--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 25 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 39372 paths analyzed, 2449 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.043ns.
--------------------------------------------------------------------------------
Slack:                  24.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_2_2 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.998ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.198 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_2_2 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   CounterX_2_5
                                                       syncgen/CounterX_2_2
    SLICE_X17Y37.B3      net (fanout=9)        2.905   CounterX_2_2
    SLICE_X17Y37.B       Tilo                  0.259   bitmap_38_0
                                                       tiles/tile18_shape0/Msub_n0056_Madd_xor<0>51
    SLICE_X4Y7.A6        net (fanout=23)       3.088   n0056[4]
    SLICE_X4Y7.A         Tilo                  0.254   bitmap_3_16
                                                       R_inv62
    SLICE_X3Y8.A2        net (fanout=1)        1.292   R_inv62
    SLICE_X3Y8.A         Tilo                  0.259   bitmap_5_16
                                                       R_inv71_SW0
    SLICE_X7Y13.B1       net (fanout=1)        1.416   N125
    SLICE_X7Y13.B        Tilo                  0.259   bitmap_38_16
                                                       R_inv71
    SLICE_X15Y16.C4      net (fanout=1)        1.375   R_inv71
    SLICE_X15Y16.C       Tilo                  0.259   tiles/tile9_shape0/orient_reg_0
                                                       R_inv97
    SLICE_X15Y17.C5      net (fanout=1)        0.385   R_inv97
    SLICE_X15Y17.C       Tilo                  0.259   tiles/tile10_shape0/base/orient_reg[0]
                                                       R_inv153
    SLICE_X9Y31.A2       net (fanout=1)        2.090   R_inv153
    SLICE_X9Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     14.998ns (2.447ns logic, 12.551ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack:                  25.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_1_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.687ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.198 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_1_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y30.AQ       Tcko                  0.430   CounterX_1_4
                                                       syncgen/CounterX_1_1
    SLICE_X15Y44.B5      net (fanout=16)       2.812   CounterX_1_1
    SLICE_X15Y44.B       Tilo                  0.259   bitmap_22_15
                                                       tiles/tile24_shape0/Msub_n0057_Madd_xor<0>31_5
    SLICE_X7Y19.B5       net (fanout=11)       2.888   Msub_n0057_Madd_xor<0>31_2
    SLICE_X7Y19.B        Tilo                  0.259   bitmap_25_14
                                                       R_inv182
    SLICE_X7Y19.A1       net (fanout=1)        0.928   R_inv182
    SLICE_X7Y19.A        Tilo                  0.259   bitmap_25_14
                                                       R_inv186
    SLICE_X9Y23.B6       net (fanout=1)        0.674   R_inv186
    SLICE_X9Y23.B        Tilo                  0.259   bitmap_49_14
                                                       R_inv188
    SLICE_X9Y23.A3       net (fanout=1)        0.564   R_inv188
    SLICE_X9Y23.A        Tilo                  0.259   bitmap_49_14
                                                       R_inv189
    SLICE_X19Y41.D3      net (fanout=1)        2.268   R_inv189
    SLICE_X19Y41.D       Tilo                  0.259   bitmap_28_13
                                                       R_inv482_SW0_SW0
    SLICE_X9Y31.B4       net (fanout=1)        1.707   N131
    SLICE_X9Y31.B        Tilo                  0.259   vga_B_OBUF
                                                       R_inv482_SW0
    SLICE_X9Y31.A5       net (fanout=1)        0.230   N117
    SLICE_X9Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     14.687ns (2.616ns logic, 12.071ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  25.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_2_2 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.649ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.198 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_2_2 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   CounterX_2_5
                                                       syncgen/CounterX_2_2
    SLICE_X17Y37.B3      net (fanout=9)        2.905   CounterX_2_2
    SLICE_X17Y37.B       Tilo                  0.259   bitmap_38_0
                                                       tiles/tile18_shape0/Msub_n0056_Madd_xor<0>51
    SLICE_X3Y8.C5        net (fanout=23)       3.282   n0056[4]
    SLICE_X3Y8.C         Tilo                  0.259   bitmap_5_16
                                                       R_inv66
    SLICE_X3Y8.A1        net (fanout=1)        0.744   R_inv66
    SLICE_X3Y8.A         Tilo                  0.259   bitmap_5_16
                                                       R_inv71_SW0
    SLICE_X7Y13.B1       net (fanout=1)        1.416   N125
    SLICE_X7Y13.B        Tilo                  0.259   bitmap_38_16
                                                       R_inv71
    SLICE_X15Y16.C4      net (fanout=1)        1.375   R_inv71
    SLICE_X15Y16.C       Tilo                  0.259   tiles/tile9_shape0/orient_reg_0
                                                       R_inv97
    SLICE_X15Y17.C5      net (fanout=1)        0.385   R_inv97
    SLICE_X15Y17.C       Tilo                  0.259   tiles/tile10_shape0/base/orient_reg[0]
                                                       R_inv153
    SLICE_X9Y31.A2       net (fanout=1)        2.090   R_inv153
    SLICE_X9Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     14.649ns (2.452ns logic, 12.197ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack:                  25.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_2_2 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.591ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.198 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_2_2 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   CounterX_2_5
                                                       syncgen/CounterX_2_2
    SLICE_X17Y37.B3      net (fanout=9)        2.905   CounterX_2_2
    SLICE_X17Y37.B       Tilo                  0.259   bitmap_38_0
                                                       tiles/tile18_shape0/Msub_n0056_Madd_xor<0>51
    SLICE_X3Y8.D2        net (fanout=23)       3.609   n0056[4]
    SLICE_X3Y8.D         Tilo                  0.259   bitmap_5_16
                                                       R_inv67
    SLICE_X3Y8.A3        net (fanout=1)        0.359   R_inv67
    SLICE_X3Y8.A         Tilo                  0.259   bitmap_5_16
                                                       R_inv71_SW0
    SLICE_X7Y13.B1       net (fanout=1)        1.416   N125
    SLICE_X7Y13.B        Tilo                  0.259   bitmap_38_16
                                                       R_inv71
    SLICE_X15Y16.C4      net (fanout=1)        1.375   R_inv71
    SLICE_X15Y16.C       Tilo                  0.259   tiles/tile9_shape0/orient_reg_0
                                                       R_inv97
    SLICE_X15Y17.C5      net (fanout=1)        0.385   R_inv97
    SLICE_X15Y17.C       Tilo                  0.259   tiles/tile10_shape0/base/orient_reg[0]
                                                       R_inv153
    SLICE_X9Y31.A2       net (fanout=1)        2.090   R_inv153
    SLICE_X9Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     14.591ns (2.452ns logic, 12.139ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack:                  25.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_2_2 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.546ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.198 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_2_2 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   CounterX_2_5
                                                       syncgen/CounterX_2_2
    SLICE_X17Y37.B3      net (fanout=9)        2.905   CounterX_2_2
    SLICE_X17Y37.B       Tilo                  0.259   bitmap_38_0
                                                       tiles/tile18_shape0/Msub_n0056_Madd_xor<0>51
    SLICE_X5Y9.A2        net (fanout=23)       3.451   n0056[4]
    SLICE_X5Y9.A         Tilo                  0.259   bitmap_33_16
                                                       R_inv64
    SLICE_X7Y13.A6       net (fanout=1)        0.831   R_inv64
    SLICE_X7Y13.A        Tilo                  0.259   bitmap_38_16
                                                       R_inv71_SW1
    SLICE_X7Y13.B3       net (fanout=1)        1.057   N126
    SLICE_X7Y13.B        Tilo                  0.259   bitmap_38_16
                                                       R_inv71
    SLICE_X15Y16.C4      net (fanout=1)        1.375   R_inv71
    SLICE_X15Y16.C       Tilo                  0.259   tiles/tile9_shape0/orient_reg_0
                                                       R_inv97
    SLICE_X15Y17.C5      net (fanout=1)        0.385   R_inv97
    SLICE_X15Y17.C       Tilo                  0.259   tiles/tile10_shape0/base/orient_reg[0]
                                                       R_inv153
    SLICE_X9Y31.A2       net (fanout=1)        2.090   R_inv153
    SLICE_X9Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     14.546ns (2.452ns logic, 12.094ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack:                  25.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_1_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.328ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.198 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_1_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y30.AQ       Tcko                  0.430   CounterX_1_4
                                                       syncgen/CounterX_1_1
    SLICE_X15Y44.B5      net (fanout=16)       2.812   CounterX_1_1
    SLICE_X15Y44.B       Tilo                  0.259   bitmap_22_15
                                                       tiles/tile24_shape0/Msub_n0057_Madd_xor<0>31_5
    SLICE_X5Y19.B4       net (fanout=11)       2.955   Msub_n0057_Madd_xor<0>31_2
    SLICE_X5Y19.B        Tilo                  0.259   R_inv183
                                                       R_inv183
    SLICE_X7Y19.A4       net (fanout=1)        0.502   R_inv183
    SLICE_X7Y19.A        Tilo                  0.259   bitmap_25_14
                                                       R_inv186
    SLICE_X9Y23.B6       net (fanout=1)        0.674   R_inv186
    SLICE_X9Y23.B        Tilo                  0.259   bitmap_49_14
                                                       R_inv188
    SLICE_X9Y23.A3       net (fanout=1)        0.564   R_inv188
    SLICE_X9Y23.A        Tilo                  0.259   bitmap_49_14
                                                       R_inv189
    SLICE_X19Y41.D3      net (fanout=1)        2.268   R_inv189
    SLICE_X19Y41.D       Tilo                  0.259   bitmap_28_13
                                                       R_inv482_SW0_SW0
    SLICE_X9Y31.B4       net (fanout=1)        1.707   N131
    SLICE_X9Y31.B        Tilo                  0.259   vga_B_OBUF
                                                       R_inv482_SW0
    SLICE_X9Y31.A5       net (fanout=1)        0.230   N117
    SLICE_X9Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     14.328ns (2.616ns logic, 11.712ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  25.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_1_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.318ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.198 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_1_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y30.AQ       Tcko                  0.430   CounterX_1_4
                                                       syncgen/CounterX_1_1
    SLICE_X18Y44.B5      net (fanout=16)       3.101   CounterX_1_1
    SLICE_X18Y44.B       Tilo                  0.235   bitmap_16_15
                                                       tiles/tile24_shape0/Msub_n0057_Madd_xor<0>31_1
    SLICE_X7Y19.C5       net (fanout=12)       2.640   Msub_n0057_Madd_xor<0>31
    SLICE_X7Y19.C        Tilo                  0.259   bitmap_25_14
                                                       R_inv184
    SLICE_X7Y19.A2       net (fanout=1)        0.542   R_inv184
    SLICE_X7Y19.A        Tilo                  0.259   bitmap_25_14
                                                       R_inv186
    SLICE_X9Y23.B6       net (fanout=1)        0.674   R_inv186
    SLICE_X9Y23.B        Tilo                  0.259   bitmap_49_14
                                                       R_inv188
    SLICE_X9Y23.A3       net (fanout=1)        0.564   R_inv188
    SLICE_X9Y23.A        Tilo                  0.259   bitmap_49_14
                                                       R_inv189
    SLICE_X19Y41.D3      net (fanout=1)        2.268   R_inv189
    SLICE_X19Y41.D       Tilo                  0.259   bitmap_28_13
                                                       R_inv482_SW0_SW0
    SLICE_X9Y31.B4       net (fanout=1)        1.707   N131
    SLICE_X9Y31.B        Tilo                  0.259   vga_B_OBUF
                                                       R_inv482_SW0
    SLICE_X9Y31.A5       net (fanout=1)        0.230   N117
    SLICE_X9Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     14.318ns (2.592ns logic, 11.726ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack:                  25.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_1_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.272ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.198 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_1_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y30.AQ       Tcko                  0.430   CounterX_1_4
                                                       syncgen/CounterX_1_1
    SLICE_X8Y49.A2       net (fanout=16)       2.777   CounterX_1_1
    SLICE_X8Y49.A        Tilo                  0.254   R_inv311
                                                       tiles/tile24_shape0/Msub_n0057_Madd_xor<0>31_3
    SLICE_X7Y21.A6       net (fanout=25)       2.919   Msub_n0057_Madd_xor<0>312_0
    SLICE_X7Y21.A        Tilo                  0.259   bitmap_29_14
                                                       R_inv175
    SLICE_X5Y23.A1       net (fanout=1)        1.245   R_inv175
    SLICE_X5Y23.A        Tilo                  0.259   bitmap_8_14
                                                       R_inv176
    SLICE_X9Y23.A5       net (fanout=1)        0.774   R_inv176
    SLICE_X9Y23.A        Tilo                  0.259   bitmap_49_14
                                                       R_inv189
    SLICE_X19Y41.D3      net (fanout=1)        2.268   R_inv189
    SLICE_X19Y41.D       Tilo                  0.259   bitmap_28_13
                                                       R_inv482_SW0_SW0
    SLICE_X9Y31.B4       net (fanout=1)        1.707   N131
    SLICE_X9Y31.B        Tilo                  0.259   vga_B_OBUF
                                                       R_inv482_SW0
    SLICE_X9Y31.A5       net (fanout=1)        0.230   N117
    SLICE_X9Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     14.272ns (2.352ns logic, 11.920ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  25.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_2_2 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.258ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.198 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_2_2 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   CounterX_2_5
                                                       syncgen/CounterX_2_2
    SLICE_X17Y37.B3      net (fanout=9)        2.905   CounterX_2_2
    SLICE_X17Y37.B       Tilo                  0.259   bitmap_38_0
                                                       tiles/tile18_shape0/Msub_n0056_Madd_xor<0>51
    SLICE_X3Y10.D4       net (fanout=23)       3.438   n0056[4]
    SLICE_X3Y10.D        Tilo                  0.259   bitmap_30_16
                                                       R_inv74
    SLICE_X5Y11.B3       net (fanout=1)        1.002   R_inv74
    SLICE_X5Y11.B        Tilo                  0.259   bitmap_24_16
                                                       R_inv76
    SLICE_X5Y11.A4       net (fanout=1)        0.503   R_inv76
    SLICE_X5Y11.A        Tilo                  0.259   bitmap_24_16
                                                       R_inv78
    SLICE_X15Y16.C5      net (fanout=1)        1.483   R_inv78
    SLICE_X15Y16.C       Tilo                  0.259   tiles/tile9_shape0/orient_reg_0
                                                       R_inv97
    SLICE_X15Y17.C5      net (fanout=1)        0.385   R_inv97
    SLICE_X15Y17.C       Tilo                  0.259   tiles/tile10_shape0/base/orient_reg[0]
                                                       R_inv153
    SLICE_X9Y31.A2       net (fanout=1)        2.090   R_inv153
    SLICE_X9Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     14.258ns (2.452ns logic, 11.806ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack:                  25.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_3_4 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.249ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.720 - 0.737)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_3_4 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y38.DQ       Tcko                  0.430   CounterX_3_4
                                                       syncgen/CounterX_3_4
    SLICE_X9Y29.B2       net (fanout=12)       2.846   CounterX_3_4
    SLICE_X9Y29.B        Tilo                  0.259   CounterX_0_6
                                                       tiles/tile24_shape0/Msub_n0057_Madd_cy<0>51
    SLICE_X5Y23.C2       net (fanout=1)        1.476   tiles/tile24_shape0/Msub_n0056_Madd_cy<0>4
    SLICE_X5Y23.C        Tilo                  0.259   bitmap_8_14
                                                       tiles/tile24_shape0/Msub_GND_67_o_GND_67_o_sub_31_OUT<5:0>_xor<5>11
    SLICE_X4Y57.A1       net (fanout=9)        3.607   GND_227_o_GND_227_o_sub_30_OUT<5>1_0
    SLICE_X4Y57.A        Tilo                  0.254   tiles/tile4_shape0/raddr_3
                                                       R_inv303
    SLICE_X3Y51.C4       net (fanout=1)        1.184   R_inv303
    SLICE_X3Y51.C        Tilo                  0.259   tiles/tile4_shape0/base/orient_reg[1]
                                                       R_inv316
    SLICE_X9Y31.B2       net (fanout=1)        2.813   R_inv316
    SLICE_X9Y31.B        Tilo                  0.259   vga_B_OBUF
                                                       R_inv482_SW0
    SLICE_X9Y31.A5       net (fanout=1)        0.230   N117
    SLICE_X9Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     14.249ns (2.093ns logic, 12.156ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack:                  25.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.268ns (Levels of Logic = 7)
  Clock Path Skew:      0.003ns (0.720 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.AQ      Tcko                  0.430   CounterX_0_4
                                                       syncgen/CounterX_0_1
    SLICE_X15Y9.B2       net (fanout=13)       2.886   CounterX_0_1
    SLICE_X15Y9.B        Tilo                  0.259   bitmap_2_5
                                                       tiles/tile19_shape0/Msub_n0057_Madd_xor<0>31_4
    SLICE_X23Y37.B4      net (fanout=23)       3.954   Msub_n0057_Madd_xor<0>313
    SLICE_X23Y37.B       Tilo                  0.259   bitmap_37_0
                                                       R_inv235
    SLICE_X19Y38.B5      net (fanout=1)        0.898   R_inv235
    SLICE_X19Y38.B       Tilo                  0.259   bitmap_42_0
                                                       R_inv236
    SLICE_X17Y38.C3      net (fanout=1)        1.230   R_inv236
    SLICE_X17Y38.C       Tilo                  0.259   bitmap_26_13
                                                       R_inv244
    SLICE_X19Y41.D1      net (fanout=1)        1.006   R_inv244
    SLICE_X19Y41.D       Tilo                  0.259   bitmap_28_13
                                                       R_inv482_SW0_SW0
    SLICE_X9Y31.B4       net (fanout=1)        1.707   N131
    SLICE_X9Y31.B        Tilo                  0.259   vga_B_OBUF
                                                       R_inv482_SW0
    SLICE_X9Y31.A5       net (fanout=1)        0.230   N117
    SLICE_X9Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     14.268ns (2.357ns logic, 11.911ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  25.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_1_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.224ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.198 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_1_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y30.AQ       Tcko                  0.430   CounterX_1_4
                                                       syncgen/CounterX_1_1
    SLICE_X18Y44.B5      net (fanout=16)       3.101   CounterX_1_1
    SLICE_X18Y44.B       Tilo                  0.235   bitmap_16_15
                                                       tiles/tile24_shape0/Msub_n0057_Madd_xor<0>31_1
    SLICE_X7Y19.D4       net (fanout=12)       2.729   Msub_n0057_Madd_xor<0>31
    SLICE_X7Y19.D        Tilo                  0.259   bitmap_25_14
                                                       R_inv185
    SLICE_X7Y19.A3       net (fanout=1)        0.359   R_inv185
    SLICE_X7Y19.A        Tilo                  0.259   bitmap_25_14
                                                       R_inv186
    SLICE_X9Y23.B6       net (fanout=1)        0.674   R_inv186
    SLICE_X9Y23.B        Tilo                  0.259   bitmap_49_14
                                                       R_inv188
    SLICE_X9Y23.A3       net (fanout=1)        0.564   R_inv188
    SLICE_X9Y23.A        Tilo                  0.259   bitmap_49_14
                                                       R_inv189
    SLICE_X19Y41.D3      net (fanout=1)        2.268   R_inv189
    SLICE_X19Y41.D       Tilo                  0.259   bitmap_28_13
                                                       R_inv482_SW0_SW0
    SLICE_X9Y31.B4       net (fanout=1)        1.707   N131
    SLICE_X9Y31.B        Tilo                  0.259   vga_B_OBUF
                                                       R_inv482_SW0
    SLICE_X9Y31.A5       net (fanout=1)        0.230   N117
    SLICE_X9Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     14.224ns (2.592ns logic, 11.632ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  25.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_2_2 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.169ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.198 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_2_2 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   CounterX_2_5
                                                       syncgen/CounterX_2_2
    SLICE_X17Y37.B3      net (fanout=9)        2.905   CounterX_2_2
    SLICE_X17Y37.B       Tilo                  0.259   bitmap_38_0
                                                       tiles/tile18_shape0/Msub_n0056_Madd_xor<0>51
    SLICE_X3Y8.B5        net (fanout=23)       3.316   n0056[4]
    SLICE_X3Y8.B         Tilo                  0.259   bitmap_5_16
                                                       R_inv61
    SLICE_X3Y8.A5        net (fanout=1)        0.230   R_inv61
    SLICE_X3Y8.A         Tilo                  0.259   bitmap_5_16
                                                       R_inv71_SW0
    SLICE_X7Y13.B1       net (fanout=1)        1.416   N125
    SLICE_X7Y13.B        Tilo                  0.259   bitmap_38_16
                                                       R_inv71
    SLICE_X15Y16.C4      net (fanout=1)        1.375   R_inv71
    SLICE_X15Y16.C       Tilo                  0.259   tiles/tile9_shape0/orient_reg_0
                                                       R_inv97
    SLICE_X15Y17.C5      net (fanout=1)        0.385   R_inv97
    SLICE_X15Y17.C       Tilo                  0.259   tiles/tile10_shape0/base/orient_reg[0]
                                                       R_inv153
    SLICE_X9Y31.A2       net (fanout=1)        2.090   R_inv153
    SLICE_X9Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     14.169ns (2.452ns logic, 11.717ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack:                  25.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_1_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.134ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.198 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_1_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y30.AQ       Tcko                  0.430   CounterX_1_4
                                                       syncgen/CounterX_1_1
    SLICE_X15Y9.B4       net (fanout=16)       2.752   CounterX_1_1
    SLICE_X15Y9.B        Tilo                  0.259   bitmap_2_5
                                                       tiles/tile19_shape0/Msub_n0057_Madd_xor<0>31_4
    SLICE_X23Y37.B4      net (fanout=23)       3.954   Msub_n0057_Madd_xor<0>313
    SLICE_X23Y37.B       Tilo                  0.259   bitmap_37_0
                                                       R_inv235
    SLICE_X19Y38.B5      net (fanout=1)        0.898   R_inv235
    SLICE_X19Y38.B       Tilo                  0.259   bitmap_42_0
                                                       R_inv236
    SLICE_X17Y38.C3      net (fanout=1)        1.230   R_inv236
    SLICE_X17Y38.C       Tilo                  0.259   bitmap_26_13
                                                       R_inv244
    SLICE_X19Y41.D1      net (fanout=1)        1.006   R_inv244
    SLICE_X19Y41.D       Tilo                  0.259   bitmap_28_13
                                                       R_inv482_SW0_SW0
    SLICE_X9Y31.B4       net (fanout=1)        1.707   N131
    SLICE_X9Y31.B        Tilo                  0.259   vga_B_OBUF
                                                       R_inv482_SW0
    SLICE_X9Y31.A5       net (fanout=1)        0.230   N117
    SLICE_X9Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     14.134ns (2.357ns logic, 11.777ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack:                  25.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_2_5 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.116ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.198 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_2_5 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.DQ       Tcko                  0.525   CounterX_2_5
                                                       syncgen/CounterX_2_5
    SLICE_X13Y50.B4      net (fanout=16)       3.811   CounterX_2_5
    SLICE_X13Y50.B       Tilo                  0.259   N138
                                                       tiles/selector/Msub_n0037_Madd_xor<0>31
    SLICE_X11Y21.D4      net (fanout=12)       3.328   n0037[2]
    SLICE_X11Y21.D       Tilo                  0.259   N136
                                                       R_inv3_G
    SLICE_X12Y51.D5      net (fanout=1)        2.629   N136
    SLICE_X12Y51.CMUX    Topdc                 0.456   N135
                                                       R_inv13_F
                                                       R_inv13
    SLICE_X11Y50.A6      net (fanout=1)        0.646   R_inv13
    SLICE_X11Y50.A       Tilo                  0.259   R_inv14
                                                       R_inv23
    SLICE_X9Y31.A6       net (fanout=1)        1.571   R_inv23
    SLICE_X9Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     14.116ns (2.131ns logic, 11.985ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack:                  25.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_2_2 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.039ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.198 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_2_2 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   CounterX_2_5
                                                       syncgen/CounterX_2_2
    SLICE_X17Y37.B3      net (fanout=9)        2.905   CounterX_2_2
    SLICE_X17Y37.B       Tilo                  0.259   bitmap_38_0
                                                       tiles/tile18_shape0/Msub_n0056_Madd_xor<0>51
    SLICE_X3Y10.A4       net (fanout=23)       3.446   n0056[4]
    SLICE_X3Y10.A        Tilo                  0.259   bitmap_30_16
                                                       R_inv75
    SLICE_X5Y11.B6       net (fanout=1)        0.775   R_inv75
    SLICE_X5Y11.B        Tilo                  0.259   bitmap_24_16
                                                       R_inv76
    SLICE_X5Y11.A4       net (fanout=1)        0.503   R_inv76
    SLICE_X5Y11.A        Tilo                  0.259   bitmap_24_16
                                                       R_inv78
    SLICE_X15Y16.C5      net (fanout=1)        1.483   R_inv78
    SLICE_X15Y16.C       Tilo                  0.259   tiles/tile9_shape0/orient_reg_0
                                                       R_inv97
    SLICE_X15Y17.C5      net (fanout=1)        0.385   R_inv97
    SLICE_X15Y17.C       Tilo                  0.259   tiles/tile10_shape0/base/orient_reg[0]
                                                       R_inv153
    SLICE_X9Y31.A2       net (fanout=1)        2.090   R_inv153
    SLICE_X9Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     14.039ns (2.452ns logic, 11.587ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  25.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_3_3 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.031ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.720 - 0.737)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_3_3 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y38.CQ       Tcko                  0.430   CounterX_3_4
                                                       syncgen/CounterX_3_3
    SLICE_X17Y5.A4       net (fanout=10)       3.734   CounterX_3_3
    SLICE_X17Y5.A        Tilo                  0.259   bitmap_5_3
                                                       tiles/tile16_shape0/Msub_n0057_Madd_xor<0>51
    SLICE_X19Y22.B5      net (fanout=23)       1.904   n0057<4>_2
    SLICE_X19Y22.B       Tilo                  0.259   bitmap_34_17
                                                       tiles/tile16_shape0/Msub_GND_120_o_GND_120_o_sub_31_OUT<5:0>_xor<5>11
    SLICE_X17Y9.A1       net (fanout=5)        1.517   GND_120_o_GND_120_o_sub_31_OUT<5>1_0
    SLICE_X17Y9.A        Tilo                  0.259   bitmap_28_3
                                                       R_inv115
    SLICE_X9Y16.C2       net (fanout=1)        1.586   R_inv115
    SLICE_X9Y16.C        Tilo                  0.259   tiles/tile17_shape0/base/orient_reg[0]
                                                       R_inv134
    SLICE_X15Y17.C3      net (fanout=1)        1.102   R_inv134
    SLICE_X15Y17.C       Tilo                  0.259   tiles/tile10_shape0/base/orient_reg[0]
                                                       R_inv153
    SLICE_X9Y31.A2       net (fanout=1)        2.090   R_inv153
    SLICE_X9Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     14.031ns (2.098ns logic, 11.933ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack:                  25.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_2_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.974ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.198 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_2_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.AQ       Tcko                  0.525   CounterX_2_5
                                                       syncgen/CounterX_2_1
    SLICE_X15Y44.B6      net (fanout=16)       2.004   CounterX_2_1
    SLICE_X15Y44.B       Tilo                  0.259   bitmap_22_15
                                                       tiles/tile24_shape0/Msub_n0057_Madd_xor<0>31_5
    SLICE_X7Y19.B5       net (fanout=11)       2.888   Msub_n0057_Madd_xor<0>31_2
    SLICE_X7Y19.B        Tilo                  0.259   bitmap_25_14
                                                       R_inv182
    SLICE_X7Y19.A1       net (fanout=1)        0.928   R_inv182
    SLICE_X7Y19.A        Tilo                  0.259   bitmap_25_14
                                                       R_inv186
    SLICE_X9Y23.B6       net (fanout=1)        0.674   R_inv186
    SLICE_X9Y23.B        Tilo                  0.259   bitmap_49_14
                                                       R_inv188
    SLICE_X9Y23.A3       net (fanout=1)        0.564   R_inv188
    SLICE_X9Y23.A        Tilo                  0.259   bitmap_49_14
                                                       R_inv189
    SLICE_X19Y41.D3      net (fanout=1)        2.268   R_inv189
    SLICE_X19Y41.D       Tilo                  0.259   bitmap_28_13
                                                       R_inv482_SW0_SW0
    SLICE_X9Y31.B4       net (fanout=1)        1.707   N131
    SLICE_X9Y31.B        Tilo                  0.259   vga_B_OBUF
                                                       R_inv482_SW0
    SLICE_X9Y31.A5       net (fanout=1)        0.230   N117
    SLICE_X9Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     13.974ns (2.711ns logic, 11.263ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  26.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_1_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.940ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.198 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_1_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y30.AQ       Tcko                  0.430   CounterX_1_4
                                                       syncgen/CounterX_1_1
    SLICE_X17Y5.A5       net (fanout=16)       3.643   CounterX_1_1
    SLICE_X17Y5.A        Tilo                  0.259   bitmap_5_3
                                                       tiles/tile16_shape0/Msub_n0057_Madd_xor<0>51
    SLICE_X19Y22.B5      net (fanout=23)       1.904   n0057<4>_2
    SLICE_X19Y22.B       Tilo                  0.259   bitmap_34_17
                                                       tiles/tile16_shape0/Msub_GND_120_o_GND_120_o_sub_31_OUT<5:0>_xor<5>11
    SLICE_X17Y9.A1       net (fanout=5)        1.517   GND_120_o_GND_120_o_sub_31_OUT<5>1_0
    SLICE_X17Y9.A        Tilo                  0.259   bitmap_28_3
                                                       R_inv115
    SLICE_X9Y16.C2       net (fanout=1)        1.586   R_inv115
    SLICE_X9Y16.C        Tilo                  0.259   tiles/tile17_shape0/base/orient_reg[0]
                                                       R_inv134
    SLICE_X15Y17.C3      net (fanout=1)        1.102   R_inv134
    SLICE_X15Y17.C       Tilo                  0.259   tiles/tile10_shape0/base/orient_reg[0]
                                                       R_inv153
    SLICE_X9Y31.A2       net (fanout=1)        2.090   R_inv153
    SLICE_X9Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     13.940ns (2.098ns logic, 11.842ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack:                  26.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_1_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.924ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.198 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_1_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y30.AQ       Tcko                  0.430   CounterX_1_4
                                                       syncgen/CounterX_1_1
    SLICE_X16Y14.B5      net (fanout=16)       3.254   CounterX_1_1
    SLICE_X16Y14.B       Tilo                  0.254   bitmap_36_5
                                                       tiles/tile19_shape0/Msub_n0057_Madd_xor<0>31_2
    SLICE_X4Y7.A5        net (fanout=24)       1.765   Msub_n0057_Madd_xor<0>311_0
    SLICE_X4Y7.A         Tilo                  0.254   bitmap_3_16
                                                       R_inv62
    SLICE_X3Y8.A2        net (fanout=1)        1.292   R_inv62
    SLICE_X3Y8.A         Tilo                  0.259   bitmap_5_16
                                                       R_inv71_SW0
    SLICE_X7Y13.B1       net (fanout=1)        1.416   N125
    SLICE_X7Y13.B        Tilo                  0.259   bitmap_38_16
                                                       R_inv71
    SLICE_X15Y16.C4      net (fanout=1)        1.375   R_inv71
    SLICE_X15Y16.C       Tilo                  0.259   tiles/tile9_shape0/orient_reg_0
                                                       R_inv97
    SLICE_X15Y17.C5      net (fanout=1)        0.385   R_inv97
    SLICE_X15Y17.C       Tilo                  0.259   tiles/tile10_shape0/base/orient_reg[0]
                                                       R_inv153
    SLICE_X9Y31.A2       net (fanout=1)        2.090   R_inv153
    SLICE_X9Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     13.924ns (2.347ns logic, 11.577ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack:                  26.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.886ns (Levels of Logic = 7)
  Clock Path Skew:      0.003ns (0.720 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.AQ      Tcko                  0.430   CounterX_0_4
                                                       syncgen/CounterX_0_1
    SLICE_X15Y9.B2       net (fanout=13)       2.886   CounterX_0_1
    SLICE_X15Y9.B        Tilo                  0.259   bitmap_2_5
                                                       tiles/tile19_shape0/Msub_n0057_Madd_xor<0>31_4
    SLICE_X23Y37.A4      net (fanout=23)       3.900   Msub_n0057_Madd_xor<0>313
    SLICE_X23Y37.A       Tilo                  0.259   bitmap_37_0
                                                       R_inv229
    SLICE_X17Y37.D3      net (fanout=1)        1.096   R_inv229
    SLICE_X17Y37.D       Tilo                  0.259   bitmap_38_0
                                                       R_inv231
    SLICE_X17Y38.C1      net (fanout=1)        0.704   R_inv231
    SLICE_X17Y38.C       Tilo                  0.259   bitmap_26_13
                                                       R_inv244
    SLICE_X19Y41.D1      net (fanout=1)        1.006   R_inv244
    SLICE_X19Y41.D       Tilo                  0.259   bitmap_28_13
                                                       R_inv482_SW0_SW0
    SLICE_X9Y31.B4       net (fanout=1)        1.707   N131
    SLICE_X9Y31.B        Tilo                  0.259   vga_B_OBUF
                                                       R_inv482_SW0
    SLICE_X9Y31.A5       net (fanout=1)        0.230   N117
    SLICE_X9Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     13.886ns (2.357ns logic, 11.529ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack:                  26.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_2_2 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.849ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.198 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_2_2 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   CounterX_2_5
                                                       syncgen/CounterX_2_2
    SLICE_X17Y37.B3      net (fanout=9)        2.905   CounterX_2_2
    SLICE_X17Y37.B       Tilo                  0.259   bitmap_38_0
                                                       tiles/tile18_shape0/Msub_n0056_Madd_xor<0>51
    SLICE_X8Y12.A4       net (fanout=23)       2.683   n0056[4]
    SLICE_X8Y12.A        Tilo                  0.254   bitmap_42_16
                                                       R_inv63
    SLICE_X7Y13.A4       net (fanout=1)        0.907   R_inv63
    SLICE_X7Y13.A        Tilo                  0.259   bitmap_38_16
                                                       R_inv71_SW1
    SLICE_X7Y13.B3       net (fanout=1)        1.057   N126
    SLICE_X7Y13.B        Tilo                  0.259   bitmap_38_16
                                                       R_inv71
    SLICE_X15Y16.C4      net (fanout=1)        1.375   R_inv71
    SLICE_X15Y16.C       Tilo                  0.259   tiles/tile9_shape0/orient_reg_0
                                                       R_inv97
    SLICE_X15Y17.C5      net (fanout=1)        0.385   R_inv97
    SLICE_X15Y17.C       Tilo                  0.259   tiles/tile10_shape0/base/orient_reg[0]
                                                       R_inv153
    SLICE_X9Y31.A2       net (fanout=1)        2.090   R_inv153
    SLICE_X9Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     13.849ns (2.447ns logic, 11.402ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  26.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_3_3 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.819ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.720 - 0.737)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_3_3 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y38.CQ       Tcko                  0.430   CounterX_3_4
                                                       syncgen/CounterX_3_3
    SLICE_X17Y5.A4       net (fanout=10)       3.734   CounterX_3_3
    SLICE_X17Y5.A        Tilo                  0.259   bitmap_5_3
                                                       tiles/tile16_shape0/Msub_n0057_Madd_xor<0>51
    SLICE_X19Y22.B5      net (fanout=23)       1.904   n0057<4>_2
    SLICE_X19Y22.B       Tilo                  0.259   bitmap_34_17
                                                       tiles/tile16_shape0/Msub_GND_120_o_GND_120_o_sub_31_OUT<5:0>_xor<5>11
    SLICE_X16Y6.C3       net (fanout=5)        1.581   GND_120_o_GND_120_o_sub_31_OUT<5>1_0
    SLICE_X16Y6.C        Tilo                  0.255   bitmap_20_3
                                                       R_inv108
    SLICE_X9Y16.C5       net (fanout=1)        1.314   R_inv108
    SLICE_X9Y16.C        Tilo                  0.259   tiles/tile17_shape0/base/orient_reg[0]
                                                       R_inv134
    SLICE_X15Y17.C3      net (fanout=1)        1.102   R_inv134
    SLICE_X15Y17.C       Tilo                  0.259   tiles/tile10_shape0/base/orient_reg[0]
                                                       R_inv153
    SLICE_X9Y31.A2       net (fanout=1)        2.090   R_inv153
    SLICE_X9Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     13.819ns (2.094ns logic, 11.725ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack:                  26.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_1_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.752ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.198 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_1_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y30.AQ       Tcko                  0.430   CounterX_1_4
                                                       syncgen/CounterX_1_1
    SLICE_X15Y9.B4       net (fanout=16)       2.752   CounterX_1_1
    SLICE_X15Y9.B        Tilo                  0.259   bitmap_2_5
                                                       tiles/tile19_shape0/Msub_n0057_Madd_xor<0>31_4
    SLICE_X23Y37.A4      net (fanout=23)       3.900   Msub_n0057_Madd_xor<0>313
    SLICE_X23Y37.A       Tilo                  0.259   bitmap_37_0
                                                       R_inv229
    SLICE_X17Y37.D3      net (fanout=1)        1.096   R_inv229
    SLICE_X17Y37.D       Tilo                  0.259   bitmap_38_0
                                                       R_inv231
    SLICE_X17Y38.C1      net (fanout=1)        0.704   R_inv231
    SLICE_X17Y38.C       Tilo                  0.259   bitmap_26_13
                                                       R_inv244
    SLICE_X19Y41.D1      net (fanout=1)        1.006   R_inv244
    SLICE_X19Y41.D       Tilo                  0.259   bitmap_28_13
                                                       R_inv482_SW0_SW0
    SLICE_X9Y31.B4       net (fanout=1)        1.707   N131
    SLICE_X9Y31.B        Tilo                  0.259   vga_B_OBUF
                                                       R_inv482_SW0
    SLICE_X9Y31.A5       net (fanout=1)        0.230   N117
    SLICE_X9Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     13.752ns (2.357ns logic, 11.395ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack:                  26.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_2_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.749ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.198 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_2_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.AQ       Tcko                  0.525   CounterX_2_5
                                                       syncgen/CounterX_2_1
    SLICE_X8Y49.A4       net (fanout=16)       2.159   CounterX_2_1
    SLICE_X8Y49.A        Tilo                  0.254   R_inv311
                                                       tiles/tile24_shape0/Msub_n0057_Madd_xor<0>31_3
    SLICE_X7Y21.A6       net (fanout=25)       2.919   Msub_n0057_Madd_xor<0>312_0
    SLICE_X7Y21.A        Tilo                  0.259   bitmap_29_14
                                                       R_inv175
    SLICE_X5Y23.A1       net (fanout=1)        1.245   R_inv175
    SLICE_X5Y23.A        Tilo                  0.259   bitmap_8_14
                                                       R_inv176
    SLICE_X9Y23.A5       net (fanout=1)        0.774   R_inv176
    SLICE_X9Y23.A        Tilo                  0.259   bitmap_49_14
                                                       R_inv189
    SLICE_X19Y41.D3      net (fanout=1)        2.268   R_inv189
    SLICE_X19Y41.D       Tilo                  0.259   bitmap_28_13
                                                       R_inv482_SW0_SW0
    SLICE_X9Y31.B4       net (fanout=1)        1.707   N131
    SLICE_X9Y31.B        Tilo                  0.259   vga_B_OBUF
                                                       R_inv482_SW0
    SLICE_X9Y31.A5       net (fanout=1)        0.230   N117
    SLICE_X9Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     13.749ns (2.447ns logic, 11.302ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  26.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_1_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.742ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.198 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_1_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y30.AQ       Tcko                  0.430   CounterX_1_4
                                                       syncgen/CounterX_1_1
    SLICE_X15Y44.B5      net (fanout=16)       2.812   CounterX_1_1
    SLICE_X15Y44.B       Tilo                  0.259   bitmap_22_15
                                                       tiles/tile24_shape0/Msub_n0057_Madd_xor<0>31_5
    SLICE_X5Y21.D5       net (fanout=11)       2.637   Msub_n0057_Madd_xor<0>31_2
    SLICE_X5Y21.D        Tilo                  0.259   bitmap_34_14
                                                       R_inv177
    SLICE_X5Y21.B3       net (fanout=1)        1.075   R_inv177
    SLICE_X5Y21.B        Tilo                  0.259   bitmap_34_14
                                                       R_inv181
    SLICE_X9Y23.A6       net (fanout=1)        0.656   R_inv181
    SLICE_X9Y23.A        Tilo                  0.259   bitmap_49_14
                                                       R_inv189
    SLICE_X19Y41.D3      net (fanout=1)        2.268   R_inv189
    SLICE_X19Y41.D       Tilo                  0.259   bitmap_28_13
                                                       R_inv482_SW0_SW0
    SLICE_X9Y31.B4       net (fanout=1)        1.707   N131
    SLICE_X9Y31.B        Tilo                  0.259   vga_B_OBUF
                                                       R_inv482_SW0
    SLICE_X9Y31.A5       net (fanout=1)        0.230   N117
    SLICE_X9Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     13.742ns (2.357ns logic, 11.385ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack:                  26.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_1_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.728ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.198 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_1_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y30.AQ       Tcko                  0.430   CounterX_1_4
                                                       syncgen/CounterX_1_1
    SLICE_X17Y5.A5       net (fanout=16)       3.643   CounterX_1_1
    SLICE_X17Y5.A        Tilo                  0.259   bitmap_5_3
                                                       tiles/tile16_shape0/Msub_n0057_Madd_xor<0>51
    SLICE_X19Y22.B5      net (fanout=23)       1.904   n0057<4>_2
    SLICE_X19Y22.B       Tilo                  0.259   bitmap_34_17
                                                       tiles/tile16_shape0/Msub_GND_120_o_GND_120_o_sub_31_OUT<5:0>_xor<5>11
    SLICE_X16Y6.C3       net (fanout=5)        1.581   GND_120_o_GND_120_o_sub_31_OUT<5>1_0
    SLICE_X16Y6.C        Tilo                  0.255   bitmap_20_3
                                                       R_inv108
    SLICE_X9Y16.C5       net (fanout=1)        1.314   R_inv108
    SLICE_X9Y16.C        Tilo                  0.259   tiles/tile17_shape0/base/orient_reg[0]
                                                       R_inv134
    SLICE_X15Y17.C3      net (fanout=1)        1.102   R_inv134
    SLICE_X15Y17.C       Tilo                  0.259   tiles/tile10_shape0/base/orient_reg[0]
                                                       R_inv153
    SLICE_X9Y31.A2       net (fanout=1)        2.090   R_inv153
    SLICE_X9Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     13.728ns (2.094ns logic, 11.634ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  26.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_1_2 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.722ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.198 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_1_2 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y30.BQ       Tcko                  0.430   CounterX_1_4
                                                       syncgen/CounterX_1_2
    SLICE_X17Y37.B1      net (fanout=14)       1.724   CounterX_1_2
    SLICE_X17Y37.B       Tilo                  0.259   bitmap_38_0
                                                       tiles/tile18_shape0/Msub_n0056_Madd_xor<0>51
    SLICE_X4Y7.A6        net (fanout=23)       3.088   n0056[4]
    SLICE_X4Y7.A         Tilo                  0.254   bitmap_3_16
                                                       R_inv62
    SLICE_X3Y8.A2        net (fanout=1)        1.292   R_inv62
    SLICE_X3Y8.A         Tilo                  0.259   bitmap_5_16
                                                       R_inv71_SW0
    SLICE_X7Y13.B1       net (fanout=1)        1.416   N125
    SLICE_X7Y13.B        Tilo                  0.259   bitmap_38_16
                                                       R_inv71
    SLICE_X15Y16.C4      net (fanout=1)        1.375   R_inv71
    SLICE_X15Y16.C       Tilo                  0.259   tiles/tile9_shape0/orient_reg_0
                                                       R_inv97
    SLICE_X15Y17.C5      net (fanout=1)        0.385   R_inv97
    SLICE_X15Y17.C       Tilo                  0.259   tiles/tile10_shape0/base/orient_reg[0]
                                                       R_inv153
    SLICE_X9Y31.A2       net (fanout=1)        2.090   R_inv153
    SLICE_X9Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     13.722ns (2.352ns logic, 11.370ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack:                  26.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_4_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.654ns (Levels of Logic = 6)
  Clock Path Skew:      0.013ns (0.720 - 0.707)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_4_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.AQ      Tcko                  0.430   CounterX_4_4
                                                       syncgen/CounterX_4_1
    SLICE_X17Y5.A6       net (fanout=10)       3.357   CounterX_4_1
    SLICE_X17Y5.A        Tilo                  0.259   bitmap_5_3
                                                       tiles/tile16_shape0/Msub_n0057_Madd_xor<0>51
    SLICE_X19Y22.B5      net (fanout=23)       1.904   n0057<4>_2
    SLICE_X19Y22.B       Tilo                  0.259   bitmap_34_17
                                                       tiles/tile16_shape0/Msub_GND_120_o_GND_120_o_sub_31_OUT<5:0>_xor<5>11
    SLICE_X17Y9.A1       net (fanout=5)        1.517   GND_120_o_GND_120_o_sub_31_OUT<5>1_0
    SLICE_X17Y9.A        Tilo                  0.259   bitmap_28_3
                                                       R_inv115
    SLICE_X9Y16.C2       net (fanout=1)        1.586   R_inv115
    SLICE_X9Y16.C        Tilo                  0.259   tiles/tile17_shape0/base/orient_reg[0]
                                                       R_inv134
    SLICE_X15Y17.C3      net (fanout=1)        1.102   R_inv134
    SLICE_X15Y17.C       Tilo                  0.259   tiles/tile10_shape0/base/orient_reg[0]
                                                       R_inv153
    SLICE_X9Y31.A2       net (fanout=1)        2.090   R_inv153
    SLICE_X9Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     13.654ns (2.098ns logic, 11.556ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  26.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_2_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.616ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.198 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_2_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.AQ       Tcko                  0.525   CounterX_2_5
                                                       syncgen/CounterX_2_1
    SLICE_X17Y5.A3       net (fanout=16)       3.224   CounterX_2_1
    SLICE_X17Y5.A        Tilo                  0.259   bitmap_5_3
                                                       tiles/tile16_shape0/Msub_n0057_Madd_xor<0>51
    SLICE_X19Y22.B5      net (fanout=23)       1.904   n0057<4>_2
    SLICE_X19Y22.B       Tilo                  0.259   bitmap_34_17
                                                       tiles/tile16_shape0/Msub_GND_120_o_GND_120_o_sub_31_OUT<5:0>_xor<5>11
    SLICE_X17Y9.A1       net (fanout=5)        1.517   GND_120_o_GND_120_o_sub_31_OUT<5>1_0
    SLICE_X17Y9.A        Tilo                  0.259   bitmap_28_3
                                                       R_inv115
    SLICE_X9Y16.C2       net (fanout=1)        1.586   R_inv115
    SLICE_X9Y16.C        Tilo                  0.259   tiles/tile17_shape0/base/orient_reg[0]
                                                       R_inv134
    SLICE_X15Y17.C3      net (fanout=1)        1.102   R_inv134
    SLICE_X15Y17.C       Tilo                  0.259   tiles/tile10_shape0/base/orient_reg[0]
                                                       R_inv153
    SLICE_X9Y31.A2       net (fanout=1)        2.090   R_inv153
    SLICE_X9Y31.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     13.616ns (2.193ns logic, 11.423ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile19_shape0/base_Mram__n07871/CLKA
  Logical resource: tiles/tile19_shape0/base_Mram__n07871/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile19_shape0/base_Mram__n07872/CLKAWRCLK
  Logical resource: tiles/tile19_shape0/base_Mram__n07872/CLKAWRCLK
  Location pin: RAMB8_X1Y6.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile3_shape0/base_Mram__n07871/CLKA
  Logical resource: tiles/tile3_shape0/base_Mram__n07871/CLKA
  Location pin: RAMB16_X0Y20.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile3_shape0/base_Mram__n07872/CLKAWRCLK
  Logical resource: tiles/tile3_shape0/base_Mram__n07872/CLKAWRCLK
  Location pin: RAMB8_X0Y19.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile5_shape0/base_Mram__n07871/CLKA
  Logical resource: tiles/tile5_shape0/base_Mram__n07871/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile5_shape0/base_Mram__n07872/CLKAWRCLK
  Logical resource: tiles/tile5_shape0/base_Mram__n07872/CLKAWRCLK
  Location pin: RAMB8_X1Y13.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile6_shape0/base_Mram__n06071/CLKA
  Logical resource: tiles/tile6_shape0/base_Mram__n06071/CLKA
  Location pin: RAMB16_X1Y10.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile6_shape0/base_Mram__n06072/CLKAWRCLK
  Logical resource: tiles/tile6_shape0/base_Mram__n06072/CLKAWRCLK
  Location pin: RAMB8_X1Y12.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile13_shape0/base_Mram__n06071/CLKA
  Logical resource: tiles/tile13_shape0/base_Mram__n06071/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile13_shape0/base_Mram__n06072/CLKAWRCLK
  Logical resource: tiles/tile13_shape0/base_Mram__n06072/CLKAWRCLK
  Location pin: RAMB8_X1Y24.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile14_shape0/base_Mram__n06071/CLKA
  Logical resource: tiles/tile14_shape0/base_Mram__n06071/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile8_shape0/base_Mram__n06071/CLKA
  Logical resource: tiles/tile8_shape0/base_Mram__n06071/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile14_shape0/base_Mram__n06072/CLKAWRCLK
  Logical resource: tiles/tile14_shape0/base_Mram__n06072/CLKAWRCLK
  Location pin: RAMB8_X0Y11.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile8_shape0/base_Mram__n06072/CLKAWRCLK
  Logical resource: tiles/tile8_shape0/base_Mram__n06072/CLKAWRCLK
  Location pin: RAMB8_X0Y6.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile9_shape0/base_Mram__n07871/CLKA
  Logical resource: tiles/tile9_shape0/base_Mram__n07871/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile15_shape0/base_Mram__n07871/CLKA
  Logical resource: tiles/tile15_shape0/base_Mram__n07871/CLKA
  Location pin: RAMB16_X0Y26.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile9_shape0/base_Mram__n07872/CLKAWRCLK
  Logical resource: tiles/tile9_shape0/base_Mram__n07872/CLKAWRCLK
  Location pin: RAMB8_X1Y7.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile15_shape0/base_Mram__n07872/CLKAWRCLK
  Logical resource: tiles/tile15_shape0/base_Mram__n07872/CLKAWRCLK
  Location pin: RAMB8_X0Y24.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile24_shape0/base_Mram__n07871/CLKA
  Logical resource: tiles/tile24_shape0/base_Mram__n07871/CLKA
  Location pin: RAMB16_X0Y14.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile16_shape0/base_Mram__n07871/CLKA
  Logical resource: tiles/tile16_shape0/base_Mram__n07871/CLKA
  Location pin: RAMB16_X1Y2.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile24_shape0/base_Mram__n07872/CLKAWRCLK
  Logical resource: tiles/tile24_shape0/base_Mram__n07872/CLKAWRCLK
  Location pin: RAMB8_X0Y13.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile16_shape0/base_Mram__n07872/CLKAWRCLK
  Logical resource: tiles/tile16_shape0/base_Mram__n07872/CLKAWRCLK
  Location pin: RAMB8_X1Y1.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile25_shape0/base_Mram__n07871/CLKA
  Logical resource: tiles/tile25_shape0/base_Mram__n07871/CLKA
  Location pin: RAMB16_X0Y16.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile25_shape0/base_Mram__n07872/CLKAWRCLK
  Logical resource: tiles/tile25_shape0/base_Mram__n07872/CLKAWRCLK
  Location pin: RAMB8_X0Y18.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile1_shape0/base_Mram__n07871/CLKA
  Logical resource: tiles/tile1_shape0/base_Mram__n07871/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile1_shape0/base_Mram__n07872/CLKAWRCLK
  Logical resource: tiles/tile1_shape0/base_Mram__n07872/CLKAWRCLK
  Location pin: RAMB8_X1Y19.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile18_shape0/base_Mram__n06071/CLKA
  Logical resource: tiles/tile18_shape0/base_Mram__n06071/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile18_shape0/base_Mram__n06072/CLKAWRCLK
  Logical resource: tiles/tile18_shape0/base_Mram__n06072/CLKAWRCLK
  Location pin: RAMB8_X1Y18.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile2_shape0/base_Mram__n07871/CLKA
  Logical resource: tiles/tile2_shape0/base_Mram__n07871/CLKA
  Location pin: RAMB16_X0Y22.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile2_shape0/base_Mram__n07872/CLKAWRCLK
  Logical resource: tiles/tile2_shape0/base_Mram__n07872/CLKAWRCLK
  Location pin: RAMB8_X0Y25.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   15.043|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 39372 paths, 0 nets, and 6138 connections

Design statistics:
   Minimum period:  15.043ns{1}   (Maximum frequency:  66.476MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 08 06:11:27 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 196 MB



