#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Nov 22 11:25:53 2017
# Process ID: 13252
# Current directory: D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11712 D:\svn\FPGA\AX7020\course_s3\06_lcd7\vivado\ts_an071_linux.xpr
# Log file: D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/vivado.log
# Journal file: D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.xpr
open_bd_design {D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/system.bd}
set_property part xc7z020clg400-2 [current_project]
report_ip_status -name ip_status 
upgrade_ip [get_ips  {system_util_vector_logic_1_0 system_xlconstant_1_0 system_processing_system7_0_0 system_util_vector_logic_0_0 system_xlconcat_0_0 system_xlconstant_0_1 system_axi_gpio_1_1 system_axi_mem_intercon_0 system_axi_vdma_0_0 system_rst_processing_system7_0_100M_0 system_axi_gpio_1_0 system_rst_processing_system7_0_140M_0 system_axi_dynclk_0_0 system_v_axi4s_vid_out_0_0 system_axis_subset_converter_0_0 system_processing_system7_0_axi_periph_0 system_v_tc_0_0}]
regenerate_bd_layout
remove_files {d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_axi_dynclk_0_0/system_axi_dynclk_0_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_axi_gpio_1_1/system_axi_gpio_1_1.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_axi_mem_intercon_0/system_axi_mem_intercon_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_axis_subset_converter_0_0/system_axis_subset_converter_0_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_processing_system7_0_axi_periph_0/system_processing_system7_0_axi_periph_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_140M_0/system_rst_processing_system7_0_140M_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_util_vector_logic_0_0/system_util_vector_logic_0_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_util_vector_logic_1_0/system_util_vector_logic_1_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_v_tc_0_0/system_v_tc_0_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_xlconcat_0_0/system_xlconcat_0_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_xlconstant_0_1/system_xlconstant_0_1.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_xlconstant_1_0/system_xlconstant_1_0.upgrade_log}
file delete -force d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_axi_dynclk_0_0/system_axi_dynclk_0_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_axi_gpio_1_1/system_axi_gpio_1_1.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_axi_mem_intercon_0/system_axi_mem_intercon_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_axis_subset_converter_0_0/system_axis_subset_converter_0_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_processing_system7_0_axi_periph_0/system_processing_system7_0_axi_periph_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_140M_0/system_rst_processing_system7_0_140M_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_util_vector_logic_0_0/system_util_vector_logic_0_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_util_vector_logic_1_0/system_util_vector_logic_1_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_v_tc_0_0/system_v_tc_0_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_xlconcat_0_0/system_xlconcat_0_0.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_xlconstant_0_1/system_xlconstant_0_1.upgrade_log d:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/ip/system_xlconstant_1_0/system_xlconstant_1_0.upgrade_log
startgroup
set_property -dict [list CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {767} CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
set_property range 1G [get_bd_addr_segs {axi_vdma_0/Data_MM2S/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
save_bd_design
generate_target all [get_files  D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects [get_files D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/system.bd] -no_script -force -quiet
export_simulation -of_objects [get_files D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.srcs/sources_1/bd/system/system.bd] -directory D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.ip_user_files/sim_scripts -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file mkdir D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.sdk
file copy -force D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.runs/impl_1/system_wrapper.sysdef D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.sdk/system_wrapper.hdf

launch_sdk -workspace D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.sdk -hwspec D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.sdk/system_wrapper.hdf
