<profile>

<section name = "Vitis HLS Report for 'matrixmul'" level="0">
<item name = "Date">Sat Jul 19 17:21:14 2025
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">MM_ColPipeline</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.425 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">31, 31, 0.310 us, 0.310 us, 27, 27, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Row_Col">29, 29, 6, 3, 1, 9, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 2, -, -, -</column>
<column name="Expression">-, -, 0, 133, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 0, 40, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 141, -</column>
<column name="Register">-, -, 29, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_8s_8s_16_1_1_U1">mul_8s_8s_16_1_1, 0, 0, 0, 40, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_8s_8s_16ns_16_4_1_U3">mac_muladd_8s_8s_16ns_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_8s_16s_16_4_1_U2">mac_muladd_8s_8s_16s_16_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln19_1_fu_313_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln19_fu_182_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln26_1_fu_270_p2">+, 0, 0, 10, 3, 2</column>
<column name="add_ln26_2_fu_237_p2">+, 0, 0, 12, 4, 3</column>
<column name="add_ln28_fu_300_p2">+, 0, 0, 12, 4, 4</column>
<column name="empty_5_fu_253_p2">+, 0, 0, 12, 4, 1</column>
<column name="empty_6_fu_222_p2">+, 0, 0, 12, 4, 2</column>
<column name="j_fu_308_p2">+, 0, 0, 9, 2, 1</column>
<column name="empty_fu_216_p2">-, 0, 0, 12, 4, 4</column>
<column name="ap_condition_178">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_387">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_392">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln19_fu_325_p2">icmp, 0, 0, 12, 4, 5</column>
<column name="icmp_ln21_fu_319_p2">icmp, 0, 0, 9, 2, 2</column>
<column name="i_fu_196_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln19_fu_188_p3">select, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="a_Addr_A_orig">20, 4, 32, 128</column>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_phi_mux_icmp_ln214_phi_fu_154_p4">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i2_load">9, 2, 2, 4</column>
<column name="ap_sig_allocacmp_j3_load">9, 2, 2, 4</column>
<column name="b_Addr_A_orig">20, 4, 32, 128</column>
<column name="i2_fu_72">9, 2, 2, 4</column>
<column name="indvar_flatten1_fu_68">9, 2, 4, 8</column>
<column name="j3_fu_76">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln28_reg_461">4, 0, 4, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="empty_reg_404">4, 0, 4, 0</column>
<column name="i2_fu_72">2, 0, 2, 0</column>
<column name="icmp_ln19_reg_476">1, 0, 1, 0</column>
<column name="icmp_ln21_reg_471">1, 0, 1, 0</column>
<column name="indvar_flatten1_fu_68">4, 0, 4, 0</column>
<column name="j3_fu_76">2, 0, 2, 0</column>
<column name="select_ln19_reg_397">2, 0, 2, 0</column>
<column name="zext_ln26_reg_416">2, 0, 4, 2</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="a_Addr_A">out, 32, bram, a, array</column>
<column name="a_EN_A">out, 1, bram, a, array</column>
<column name="a_WEN_A">out, 1, bram, a, array</column>
<column name="a_Din_A">out, 8, bram, a, array</column>
<column name="a_Dout_A">in, 8, bram, a, array</column>
<column name="a_Clk_A">out, 1, bram, a, array</column>
<column name="a_Rst_A">out, 1, bram, a, array</column>
<column name="b_Addr_A">out, 32, bram, b, array</column>
<column name="b_EN_A">out, 1, bram, b, array</column>
<column name="b_WEN_A">out, 1, bram, b, array</column>
<column name="b_Din_A">out, 8, bram, b, array</column>
<column name="b_Dout_A">in, 8, bram, b, array</column>
<column name="b_Clk_A">out, 1, bram, b, array</column>
<column name="b_Rst_A">out, 1, bram, b, array</column>
<column name="res_address0">out, 4, ap_memory, res, array</column>
<column name="res_ce0">out, 1, ap_memory, res, array</column>
<column name="res_we0">out, 1, ap_memory, res, array</column>
<column name="res_d0">out, 16, ap_memory, res, array</column>
</table>
</item>
</section>
</profile>
