<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p104" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_104{left:83px;bottom:1080px;letter-spacing:0.08px;word-spacing:0.05px;}
#t2_104{left:83px;bottom:81px;letter-spacing:-0.13px;}
#t3_104{left:829px;bottom:81px;letter-spacing:-0.13px;}
#t4_104{left:83px;bottom:1014px;letter-spacing:-0.26px;word-spacing:0.07px;}
#t5_104{left:138px;bottom:918px;letter-spacing:0.1px;word-spacing:0.01px;}
#t6_104{left:138px;bottom:900px;letter-spacing:0.08px;}
#t7_104{left:138px;bottom:863px;}
#t8_104{left:165px;bottom:863px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t9_104{left:138px;bottom:826px;}
#ta_104{left:165px;bottom:826px;letter-spacing:0.12px;word-spacing:-0.02px;}
#tb_104{left:138px;bottom:790px;}
#tc_104{left:165px;bottom:790px;letter-spacing:0.12px;word-spacing:-0.01px;}
#td_104{left:138px;bottom:753px;}
#te_104{left:165px;bottom:753px;letter-spacing:0.12px;word-spacing:-0.03px;}
#tf_104{left:83px;bottom:706px;letter-spacing:0.19px;}
#tg_104{left:123px;bottom:706px;letter-spacing:0.2px;word-spacing:-0.09px;}
#th_104{left:138px;bottom:664px;letter-spacing:0.1px;word-spacing:-0.06px;}
#ti_104{left:137px;bottom:646px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tj_104{left:137px;bottom:609px;letter-spacing:0.09px;}
#tk_104{left:137px;bottom:591px;letter-spacing:0.11px;}
#tl_104{left:137px;bottom:573px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tm_104{left:137px;bottom:554px;letter-spacing:0.1px;word-spacing:-0.31px;}
#tn_104{left:137px;bottom:536px;letter-spacing:0.1px;word-spacing:-0.01px;}
#to_104{left:137px;bottom:518px;letter-spacing:0.12px;word-spacing:0.02px;}
#tp_104{left:255px;bottom:518px;letter-spacing:0.2px;}
#tq_104{left:275px;bottom:518px;letter-spacing:0.1px;word-spacing:-0.02px;}
#tr_104{left:546px;bottom:518px;letter-spacing:0.2px;}
#ts_104{left:566px;bottom:518px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tt_104{left:137px;bottom:499px;letter-spacing:0.11px;word-spacing:0.01px;}
#tu_104{left:304px;bottom:499px;letter-spacing:0.14px;}
#tv_104{left:328px;bottom:497px;letter-spacing:0.12px;}
#tw_104{left:348px;bottom:499px;letter-spacing:0.1px;}
#tx_104{left:719px;bottom:499px;letter-spacing:0.13px;}
#ty_104{left:762px;bottom:497px;letter-spacing:0.18px;}
#tz_104{left:777px;bottom:499px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t10_104{left:138px;bottom:478px;letter-spacing:0.1px;word-spacing:0.03px;}
#t11_104{left:231px;bottom:478px;letter-spacing:0.13px;}
#t12_104{left:275px;bottom:476px;letter-spacing:0.09px;}
#t13_104{left:289px;bottom:478px;letter-spacing:0.11px;}
#t14_104{left:686px;bottom:478px;letter-spacing:0.14px;}
#t15_104{left:711px;bottom:476px;letter-spacing:0.12px;}
#t16_104{left:731px;bottom:478px;letter-spacing:0.1px;word-spacing:0.03px;}
#t17_104{left:137px;bottom:457px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t18_104{left:356px;bottom:457px;letter-spacing:0.18px;}
#t19_104{left:381px;bottom:455px;}
#t1a_104{left:389px;bottom:457px;}
#t1b_104{left:398px;bottom:457px;letter-spacing:0.14px;}
#t1c_104{left:422px;bottom:455px;}
#t1d_104{left:430px;bottom:457px;letter-spacing:0.08px;}
#t1e_104{left:137px;bottom:418px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1f_104{left:137px;bottom:399px;letter-spacing:0.09px;word-spacing:-0.01px;}
#t1g_104{left:593px;bottom:399px;letter-spacing:0.13px;}
#t1h_104{left:636px;bottom:397px;letter-spacing:0.09px;}
#t1i_104{left:651px;bottom:399px;letter-spacing:0.1px;word-spacing:-0.05px;}
#t1j_104{left:138px;bottom:378px;letter-spacing:0.1px;word-spacing:-0.31px;}
#t1k_104{left:138px;bottom:360px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1l_104{left:138px;bottom:323px;letter-spacing:0.11px;}
#t1m_104{left:138px;bottom:305px;letter-spacing:0.1px;word-spacing:-0.18px;}
#t1n_104{left:138px;bottom:286px;letter-spacing:0.11px;}
#t1o_104{left:138px;bottom:268px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t1p_104{left:83px;bottom:222px;letter-spacing:0.18px;}
#t1q_104{left:123px;bottom:222px;letter-spacing:0.19px;word-spacing:0.01px;}
#t1r_104{left:138px;bottom:180px;letter-spacing:0.11px;}
#t1s_104{left:138px;bottom:143px;}
#t1t_104{left:165px;bottom:143px;letter-spacing:0.11px;word-spacing:0.02px;}

.s1_104{font-size:18px;font-family:Times-Italic_b3;color:#000;}
.s2_104{font-size:14px;font-family:Helvetica_a-;color:#000;}
.s3_104{font-size:28px;font-family:Helvetica-Bold_7hj;color:#000;}
.s4_104{font-size:15px;font-family:Times-Roman_az;color:#000;}
.s5_104{font-size:15px;font-family:Times-Roman_az;color:#00F;}
.s6_104{font-size:21px;font-family:Helvetica-Bold_7hj;color:#000;}
.s7_104{font-size:15px;font-family:Helvetica-Oblique_b2;color:#030;}
.s8_104{font-size:12px;font-family:Times-Italic_b3;color:#030;}
.s9_104{font-size:12px;font-family:Times-Roman_az;color:#000;}
.t.v0_104{transform:scaleX(0.905);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts104" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_7hj;
	src: url("fonts/Helvetica-Bold_7hj.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_b2;
	src: url("fonts/Helvetica-Oblique_b2.woff") format("woff");
}

@font-face {
	font-family: Helvetica_a-;
	src: url("fonts/Helvetica_a-.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_b3;
	src: url("fonts/Times-Italic_b3.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_az;
	src: url("fonts/Times-Roman_az.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg104Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg104" style="-webkit-user-select: none;"><object width="935" height="1210" data="104/104.svg" type="image/svg+xml" id="pdf104" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_104" class="t v0_104 s1_104">Chapter 7 </span>
<span id="t2_104" class="t s2_104">MIPS® Architecture For Programmers Volume I-A: Introduction to the MIPS32® Architecture, Revision 6.01 </span><span id="t3_104" class="t s2_104">104 </span>
<span id="t4_104" class="t s3_104">FPU Instruction Set </span>
<span id="t5_104" class="t s4_104">This chapter describes the MIPS32instruction set architecture for the floating point unit (FPU) in the following sec- </span>
<span id="t6_104" class="t s4_104">tions: </span>
<span id="t7_104" class="t s4_104">• </span><span id="t8_104" class="t s5_104">“Binary Compatibility” on page 104 </span>
<span id="t9_104" class="t s4_104">• </span><span id="ta_104" class="t s5_104">“FPU Instructions” on page 104 </span>
<span id="tb_104" class="t s4_104">• </span><span id="tc_104" class="t s5_104">“Valid Operands for FPU Instructions” on page 115 </span>
<span id="td_104" class="t s4_104">• </span><span id="te_104" class="t s5_104">“FPU Instruction Formats” on page 117 </span>
<span id="tf_104" class="t s6_104">7.1 </span><span id="tg_104" class="t s6_104">Binary Compatibility </span>
<span id="th_104" class="t s4_104">In addition to an Instruction Set Architecture, the MIPS architecture definition includes processing resources such as </span>
<span id="ti_104" class="t s4_104">the set of Coprocessor general registers. </span>
<span id="tj_104" class="t s4_104">In Release 1 of the Architecture, the 32-bit registers in MIPS32 were enlarged to 64-bits in MIPS64; however, these </span>
<span id="tk_104" class="t s4_104">64-bit FPU registers are not backward-compatible. Instead, processors implementing the MIPS64 Architecture pro- </span>
<span id="tl_104" class="t s4_104">vide a mode bit to select either the 32-bit or 64-bit register model. In Release 2 of the Architecture and subsequent </span>
<span id="tm_104" class="t s4_104">releases, a 32-bit CPU may include a full 64-bit coprocessor, including a floating point unit that implements the same </span>
<span id="tn_104" class="t s4_104">mode bit to select a 32-bit or 64-bit FPU register model. As of Release 5 of the Architecture, if floating point is </span>
<span id="to_104" class="t s4_104">implemented, then </span><span id="tp_104" class="t s7_104">FR</span><span id="tq_104" class="t s4_104">=1 is required, i.e., the 64-bit FPU, with the </span><span id="tr_104" class="t s7_104">FR</span><span id="ts_104" class="t s4_104">=1 64-bit FPU register model, is required. As </span>
<span id="tt_104" class="t s4_104">of Release 6, 64-bit FPUs (</span><span id="tu_104" class="t s7_104">FIR </span>
<span id="tv_104" class="t s8_104">F64 </span>
<span id="tw_104" class="t s4_104">=1) no longer support the 32-bit FPU register model, that is, </span><span id="tx_104" class="t s7_104">Status </span>
<span id="ty_104" class="t s8_104">FR </span>
<span id="tz_104" class="t s4_104">=0 is not </span>
<span id="t10_104" class="t s4_104">supported, and </span><span id="t11_104" class="t s7_104">Status </span>
<span id="t12_104" class="t s8_104">FR </span>
<span id="t13_104" class="t s4_104">=1 is required and cannot be changed; whereas on a 32-bit FPU (</span><span id="t14_104" class="t s7_104">FIR </span>
<span id="t15_104" class="t s8_104">F64 </span>
<span id="t16_104" class="t s4_104">=0), 64-bit data for- </span>
<span id="t17_104" class="t s4_104">mats D and L cannot be supported (</span><span id="t18_104" class="t s7_104">FIR </span>
<span id="t19_104" class="t s8_104">D </span>
<span id="t1a_104" class="t s4_104">=</span><span id="t1b_104" class="t s7_104">FIR </span>
<span id="t1c_104" class="t s9_104">L </span>
<span id="t1d_104" class="t s4_104">=0). </span>
<span id="t1e_104" class="t s4_104">Release 6 does not provide the even-odd register pair implementation of 64-bit double-precision on a 32-bit register </span>
<span id="t1f_104" class="t s4_104">file. Release 6 provides only the flat, unpaired, 64-bit register model (as if </span><span id="t1g_104" class="t s7_104">Status </span>
<span id="t1h_104" class="t s8_104">FR </span>
<span id="t1i_104" class="t s4_104">=1); or flat, unpaired, 32-bit </span>
<span id="t1j_104" class="t s4_104">floating point registers, on a 32-bit FPU that implements 32-bit single-precision (S) and word (W) operations. but not </span>
<span id="t1k_104" class="t s4_104">64-bit double-precision (D) or longword (L) operations, which trap (and can therefore be emulated). </span>
<span id="t1l_104" class="t s4_104">In all architectures prior to Release 6, any processor implementing MIPS64 can also run MIPS32 binary programs </span>
<span id="t1m_104" class="t s4_104">built for the same, or a lower release of the Architecture, without change. For Release 6, any processor implementing </span>
<span id="t1n_104" class="t s4_104">MIPS64 Release 6 can also run MIPS32 Release 6 binary programs without change, so long as the same instruction- </span>
<span id="t1o_104" class="t s4_104">set subsets are provided. </span>
<span id="t1p_104" class="t s6_104">7.2 </span><span id="t1q_104" class="t s6_104">FPU Instructions </span>
<span id="t1r_104" class="t s4_104">The FPU instructions comprise the following functional groups: </span>
<span id="t1s_104" class="t s4_104">• </span><span id="t1t_104" class="t s5_104">Data Transfer Instructions </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
