#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Mon Feb  5 14:49:07 2018
# Process ID: 21395
# Log file: /users/btech/hritvikt/Desktop/CS220/Lab2/Lab2_3/adder5x4/planAhead_run_1/planAhead.log
# Journal file: /users/btech/hritvikt/Desktop/CS220/Lab2/Lab2_3/adder5x4/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source /users/btech/hritvikt/Desktop/CS220/Lab2/Lab2_3/adder5x4/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin D18 [get_ports pb1]
endgroup
startgroup
set_property package_pin V4 [get_ports pb2]
endgroup
startgroup
set_property package_pin H13 [get_ports pb3]
endgroup
startgroup
set_property package_pin H13 [get_ports pb3]
endgroup
startgroup
set_property package_pin K17 [get_ports pb4]
endgroup
startgroup
set_property package_pin B16 [get_ports rot]
endgroup
startgroup
set_property package_pin V16 [get_ports rot]
endgroup
set_property iostandard LVTTL [get_ports [list pb1]]
set_property iostandard LVTTL [get_ports [list pb2]]
set_property iostandard LVTTL [get_ports [list pb3]]
set_property iostandard LVTTL [get_ports [list pb4]]
set_property iostandard LVCMOS25 [get_ports [list rot]]
set_property pulltype PULLDOWN [get_ports [list pb1]]
set_property pulltype PULLDOWN [get_ports [list pb2]]
set_property pulltype PULLDOWN [get_ports [list pb3]]
set_property pulltype PULLDOWN [get_ports [list pb4]]
set_property pulltype PULLDOWN [get_ports [list rot]]
set_property iostandard LVTTL [get_ports [list rot]]
startgroup
set_property package_pin N17 [get_ports {yi[3]}]
endgroup
startgroup
set_property package_pin H18 [get_ports {yi[2]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {yi[1]}]
endgroup
startgroup
set_property package_pin L13 [get_ports {yi[0]}]
endgroup
set_property is_loc_fixed false [get_ports [list  {yi[0]}]]
set_property is_loc_fixed true [get_ports [list  {yi[0]}]]
startgroup
set_property package_pin F12 [get_ports {sum[0]}]
endgroup
startgroup
set_property package_pin E12 [get_ports {sum[1]}]
endgroup
startgroup
set_property package_pin E11 [get_ports {sum[2]}]
endgroup
startgroup
set_property package_pin F11 [get_ports {sum[3]}]
endgroup
startgroup
set_property package_pin C11 [get_ports {sum[4]}]
endgroup
startgroup
set_property package_pin D11 [get_ports {sum[5]}]
endgroup
startgroup
set_property package_pin E9 [get_ports {sum[6]}]
endgroup
set_property is_loc_fixed false [get_ports [list  {sum[6]}]]
set_property is_loc_fixed true [get_ports [list  {sum[6]}]]
save_constraints
