dom - Quartus II Compilation Report File
-------------------------------------------------------------------------------

+-----------------------------------------------------------------------------------+
| Report Information                                                                |
+--------------------+--------------------------------------------------------------+
| Project            | C:\cygwin\home\thorsten\build\dom-fpga\dom/                  |
| Compiler Settings  | dom                                                          |
| Quartus II Version | 2.2 Build 147 12/02/2002 SJ Full Version                     |
+--------------------+--------------------------------------------------------------+

Table of Contents
    Compilation Report
        Legal Notice
        Project Settings
            General Settings
        Results for "dom" Compiler Settings
            Summary
            Compiler Settings
            Messages
            Processing Time

+-----------------------------------------------------------------------------+
| Legal Notice                                                                |
+-----------------------------------------------------------------------------+
Copyright (C) 1991-2002 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.


+-----------------------------------------------------------------------------+
| General Settings                                                            |
+-----------------------------------------------------------------------------+
+-------------------+---------------------+
| Option            | Setting             |
+-------------------+---------------------+
| Start date & time | 08/07/2003 11:33:27 |
| Main task         | Compilation         |
| Settings name     | dom                 |
+-------------------+---------------------+

+-----------------------------------------------------------------------------+
| Summary                                                                     |
+-----------------------------------------------------------------------------+
+-------------------------------------+---------------------+
| Processing status                   | Design not fitted   |
| Timing requirements/analysis status | Timing not analyzed |
| Chip name                           | dom                 |
| Device for compilation              | EPXA1F672C2         |
| Total logic elements                | Not available yet   |
| Total pins                          | Not available yet   |
| Total memory bits                   | Not available yet   |
| Total PLLs                          | Not available yet   |
+-------------------------------------+---------------------+

+-----------------------------------------------------------------------------+
| Compiler Settings                                                           |
+-----------------------------------------------------------------------------+
+----------------------------------------------------------+--------------------+
| Option                                                   | Setting            |
+----------------------------------------------------------+--------------------+
| Chip name                                                | dom                |
| Family name                                              | EXCALIBUR_ARM      |
| Focus entity name                                        | |dom               |
| Device                                                   | EPXA1F672C2        |
| Disk space/compilation speed tradeoff                    | Normal             |
| Preserve fewer node names                                | On                 |
| Optimize timing                                          | Normal Compilation |
| Optimize IOC register placement for timing               | On                 |
| Fast Fit compilation                                     | Off                |
| Perform WYSIWYG primitive resynthesis                    | Off                |
| Perform gate-level register retiming                     | Off                |
| Use Fitter timing information during synthesis           | Off                |
| Duplicate logic elements during fitting                  | Off                |
| Duplicate logic elements/resythesize LUTs during fitting | Off                |
| SignalProbe compilation                                  | Off                |
| Generate compressed bitstreams                           | Off                |
+----------------------------------------------------------+--------------------+

+-----------------------------------------------------------------------------+
| Messages                                                                    |
+-----------------------------------------------------------------------------+
Error: VHDL error at FADC_interface.vhd(38): can't determine type of object at or near character '0' -- found 3 possible types 
Error: VHDL error at FADC_interface.vhd(39): object wr_addr is used but not declared
Error: VHDL error at FADC_interface.vhd(40): can't determine type of object at or near character '0' -- found 3 possible types 
Error: VHDL error at FADC_interface.vhd(41): can't determine type of object at or near character '1' -- found 3 possible types 
Error: VHDL error at FADC_interface.vhd(43): can't determine type of object at or near character '1' -- found 3 possible types 
Error: VHDL error at FADC_interface.vhd(44): object wr_addr is used but not declared
Error: VHDL error at FADC_interface.vhd(45): can't determine type of object at or near character '1' -- found 3 possible types 
Error: VHDL error at FADC_interface.vhd(46): can't determine type of object at or near character '0' -- found 3 possible types 
Error: VHDL error at FADC_interface.vhd(37): object wr_addr is used but not declared
Error: VHDL error at FADC_interface.vhd(37): object fadc_busy is used but not declared
Error: VHDL error at FADC_interface.vhd(49): can't determine type of object at or near character '0' -- found 3 possible types 
Error: VHDL error at FADC_interface.vhd(50): object wr_addr is used but not declared
Error: VHDL error at FADC_interface.vhd(51): can't determine type of object at or near character '0' -- found 3 possible types 
Error: VHDL error at FADC_interface.vhd(52): can't determine type of object at or near character '0' -- found 3 possible types 
Error: VHDL error at FADC_interface.vhd(36): object trigger is used but not declared
Error: VHDL error at FADC_interface.vhd(36): object localcincidence is used but not declared
Error: VHDL error at FADC_interface.vhd(57): object wr_data is used but not declared
Error: VHDL error at FADC_interface.vhd(57): object fadc_data is used but not declared
Error: VHDL error at FADC_interface.vhd(58): object wr_data is used but not declared

+-----------------------------------------------------------------------------+
| Processing Time                                                             |
+-----------------------------------------------------------------------------+
+------------------+--------------+
| Module Name      | Elapsed Time |
+------------------+--------------+
| Database Builder | 00:00:06     |
| Total            | 00:00:06     |
+------------------+--------------+

