
synthesis -f "EBVC_v1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Tue Aug 11 19:34:19 2020


Command Line:  synthesis -f EBVC_v1_lattice.synproj -gui -msgset C:/Users/Justin/OneDrive/Projects/EBVC/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is QFN32.
The -d option is LCMXO2-1200HC.
Using package QFN32.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-1200HC

### Package : QFN32

### Speed   : 4

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = Main.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Justin/OneDrive/Projects/EBVC (searchpath added)
-p C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/Justin/OneDrive/Projects/EBVC/v1 (searchpath added)
-p C:/Users/Justin/OneDrive/Projects/EBVC (searchpath added)
Verilog design file = C:/Users/Justin/OneDrive/Projects/EBVC/v1/source/Main.v
NGD file = EBVC_v1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/justin/onedrive/projects/ebvc/v1/source/main.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): Main
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/justin/onedrive/projects/ebvc/v1/source/main.v(24): " arg1="Main" arg2="c:/users/justin/onedrive/projects/ebvc/v1/source/main.v" arg3="24"  />
    <postMsg mid="35901220" type="Warning" dynamic="2" navigation="2" arg0="c:/users/justin/onedrive/projects/ebvc/v1/source/main.v(36): " arg1="STCK" arg2="c:/users/justin/onedrive/projects/ebvc/v1/source/main.v" arg3="36"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793): " arg1="OSCH" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1793"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="c:/users/justin/onedrive/projects/ebvc/v1/source/main.v(167): " arg1="counter" arg2="c:/users/justin/onedrive/projects/ebvc/v1/source/main.v" arg3="167"  />
    <postMsg mid="35901221" type="Warning" dynamic="2" navigation="2" arg0="c:/users/justin/onedrive/projects/ebvc/v1/source/main.v(168): " arg1="SREG" arg2="c:/users/justin/onedrive/projects/ebvc/v1/source/main.v" arg3="168"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/justin/onedrive/projects/ebvc/v1/source/main.v(173): " arg1="32" arg2="21" arg3="c:/users/justin/onedrive/projects/ebvc/v1/source/main.v" arg4="173"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/justin/onedrive/projects/ebvc/v1/source/main.v(184): " arg1="32" arg2="8" arg3="c:/users/justin/onedrive/projects/ebvc/v1/source/main.v" arg4="184"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/justin/onedrive/projects/ebvc/v1/source/main.v(190): " arg1="32" arg2="8" arg3="c:/users/justin/onedrive/projects/ebvc/v1/source/main.v" arg4="190"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/justin/onedrive/projects/ebvc/v1/source/main.v(191): " arg1="32" arg2="3" arg3="c:/users/justin/onedrive/projects/ebvc/v1/source/main.v" arg4="191"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/justin/onedrive/projects/ebvc/v1/source/main.v(196): " arg1="32" arg2="3" arg3="c:/users/justin/onedrive/projects/ebvc/v1/source/main.v" arg4="196"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/justin/onedrive/projects/ebvc/v1/source/main.v(201): " arg1="32" arg2="3" arg3="c:/users/justin/onedrive/projects/ebvc/v1/source/main.v" arg4="201"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/justin/onedrive/projects/ebvc/v1/source/main.v(205): " arg1="32" arg2="8" arg3="c:/users/justin/onedrive/projects/ebvc/v1/source/main.v" arg4="205"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/justin/onedrive/projects/ebvc/v1/source/main.v(206): " arg1="32" arg2="3" arg3="c:/users/justin/onedrive/projects/ebvc/v1/source/main.v" arg4="206"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/justin/onedrive/projects/ebvc/v1/source/main.v(211): " arg1="32" arg2="3" arg3="c:/users/justin/onedrive/projects/ebvc/v1/source/main.v" arg4="211"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/justin/onedrive/projects/ebvc/v1/source/main.v(214): " arg1="32" arg2="8" arg3="c:/users/justin/onedrive/projects/ebvc/v1/source/main.v" arg4="214"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/justin/onedrive/projects/ebvc/v1/source/main.v(215): " arg1="32" arg2="3" arg3="c:/users/justin/onedrive/projects/ebvc/v1/source/main.v" arg4="215"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/justin/onedrive/projects/ebvc/v1/source/main.v(219): " arg1="32" arg2="3" arg3="c:/users/justin/onedrive/projects/ebvc/v1/source/main.v" arg4="219"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/justin/onedrive/projects/ebvc/v1/source/main.v(382): " arg1="32" arg2="8" arg3="c:/users/justin/onedrive/projects/ebvc/v1/source/main.v" arg4="382"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/justin/onedrive/projects/ebvc/v1/source/main.v(387): " arg1="32" arg2="8" arg3="c:/users/justin/onedrive/projects/ebvc/v1/source/main.v" arg4="387"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/justin/onedrive/projects/ebvc/v1/source/main.v(437): " arg1="9" arg2="8" arg3="c:/users/justin/onedrive/projects/ebvc/v1/source/main.v" arg4="437"  />
Last elaborated design is Main()
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Preliminary    Version 1.42.
Top-level module name = Main.
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="n2022"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="MEMADDR[5]"  />
######## Missing driver on net MEMADDR[5]. Patching with GND.



######## Duplicated RTL RAM memory to memory_d0 to map to Lattice RAM.
######## Found 2 RTL RAMs in the design.
######## Mapping RTL RAM memory to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

######## Mapping RTL RAM memory_d0 to 1 EBR blocks in TRUE_DUAL_PORT Mode

SCUBA, Version Diamond (64-bit) 3.11.0.396.4
Tue Aug 11 19:34:21 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : c:/lscc/diamond/3.11_x64/ispfpga/bin/nt64/scuba.exe -w -n mult_9u_8u -lang verilog -bb -arch xo2c00 -type dspmult -pfu_mult -widtha 9 -widthb 8 -widthp 17 -pl_stages 0 
    Circuit name     : mult_9u_8u
    Module type      : dspmult
    Module Version   : 4.2
    Ports            : 
	Inputs       : A[8:0], B[7:0]
	Outputs      : P[16:0]
    I/O buffer       : not inserted
    EDIF output      : mult_9u_8u.edn
    Verilog output   : mult_9u_8u.v
    Verilog template : mult_9u_8u_tmpl.v
    Verilog testbench: tb_mult_9u_8u_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : mult_9u_8u.srp
    Estimated Resource Usage:
            LUT : 92

END   SCUBA Module Synthesis
Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file mult_9u_8u.v. VERI-1482
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="c:/users/justin/onedrive/projects/ebvc/v1/source/main.v(663): " arg1="a[8]" arg2="c:/users/justin/onedrive/projects/ebvc/v1/source/main.v" arg3="663"  />
SCUBA, Version Diamond (64-bit) 3.11.0.396.4
Tue Aug 11 19:34:21 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : c:/lscc/diamond/3.11_x64/ispfpga/bin/nt64/scuba.exe -w -n mult_9u_8u -lang verilog -bb -arch xo2c00 -type dspmult -pfu_mult -widtha 9 -widthb 8 -widthp 17 -pl_stages 0 
    Circuit name     : mult_9u_8u
    Module type      : dspmult
    Module Version   : 4.2
    Ports            : 
	Inputs       : A[8:0], B[7:0]
	Outputs      : P[16:0]
    I/O buffer       : not inserted
    EDIF output      : mult_9u_8u.edn
    Verilog output   : mult_9u_8u.v
    Verilog template : mult_9u_8u_tmpl.v
    Verilog testbench: tb_mult_9u_8u_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : mult_9u_8u.srp
    Estimated Resource Usage:
            LUT : 92

END   SCUBA Module Synthesis
Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file mult_9u_8u.v. VERI-1482
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120): " arg1="VHI" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1120"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(43): " arg1="AND2" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="43"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138): " arg1="FADD2B" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="138"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684): " arg1="MULT2" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="684"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124): " arg1="VLO" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1124"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="mult_9u_8u.v(8): " arg1="mult_9u_8u" arg2="mult_9u_8u.v" arg3="8"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="c:/users/justin/onedrive/projects/ebvc/v1/source/main.v(681): " arg1="a[8]" arg2="c:/users/justin/onedrive/projects/ebvc/v1/source/main.v" arg3="681"  />
SCUBA, Version Diamond (64-bit) 3.11.0.396.4
Tue Aug 11 19:34:21 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : c:/lscc/diamond/3.11_x64/ispfpga/bin/nt64/scuba.exe -w -n mult_9u_8u -lang verilog -bb -arch xo2c00 -type dspmult -pfu_mult -widtha 9 -widthb 8 -widthp 17 -pl_stages 0 
    Circuit name     : mult_9u_8u
    Module type      : dspmult
    Module Version   : 4.2
    Ports            : 
	Inputs       : A[8:0], B[7:0]
	Outputs      : P[16:0]
    I/O buffer       : not inserted
    EDIF output      : mult_9u_8u.edn
    Verilog output   : mult_9u_8u.v
    Verilog template : mult_9u_8u_tmpl.v
    Verilog testbench: tb_mult_9u_8u_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : mult_9u_8u.srp
    Estimated Resource Usage:
            LUT : 92

END   SCUBA Module Synthesis
Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file mult_9u_8u.v. VERI-1482
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120): " arg1="VHI" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1120"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(43): " arg1="AND2" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="43"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138): " arg1="FADD2B" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="138"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684): " arg1="MULT2" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="684"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124): " arg1="VLO" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1124"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="mult_9u_8u.v(8): " arg1="mult_9u_8u" arg2="mult_9u_8u.v" arg3="8"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="c:/users/justin/onedrive/projects/ebvc/v1/source/main.v(699): " arg1="a[8]" arg2="c:/users/justin/onedrive/projects/ebvc/v1/source/main.v" arg3="699"  />
SCUBA, Version Diamond (64-bit) 3.11.0.396.4
Tue Aug 11 19:34:21 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : c:/lscc/diamond/3.11_x64/ispfpga/bin/nt64/scuba.exe -w -n mult_9u_8u -lang verilog -bb -arch xo2c00 -type dspmult -pfu_mult -widtha 9 -widthb 8 -widthp 17 -pl_stages 0 
    Circuit name     : mult_9u_8u
    Module type      : dspmult
    Module Version   : 4.2
    Ports            : 
	Inputs       : A[8:0], B[7:0]
	Outputs      : P[16:0]
    I/O buffer       : not inserted
    EDIF output      : mult_9u_8u.edn
    Verilog output   : mult_9u_8u.v
    Verilog template : mult_9u_8u_tmpl.v
    Verilog testbench: tb_mult_9u_8u_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : mult_9u_8u.srp
    Estimated Resource Usage:
            LUT : 92

END   SCUBA Module Synthesis
Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file mult_9u_8u.v. VERI-1482
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120): " arg1="VHI" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1120"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(43): " arg1="AND2" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="43"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138): " arg1="FADD2B" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="138"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684): " arg1="MULT2" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="684"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124): " arg1="VLO" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1124"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="mult_9u_8u.v(8): " arg1="mult_9u_8u" arg2="mult_9u_8u.v" arg3="8"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="c:/users/justin/onedrive/projects/ebvc/v1/source/main.v(726): " arg1="a[8]" arg2="c:/users/justin/onedrive/projects/ebvc/v1/source/main.v" arg3="726"  />
GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in Main_drc.log.
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
    984 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file EBVC_v1.ngd.

################### Begin Area Report (Main)######################
Number of register bits => 150 of 1346 (11 % )
AND2 => 16
CCU2D => 58
DP8KC => 2
FADD2B => 52
FD1P3AX => 98
FD1S3AX => 52
GSR => 1
INV => 1
L6MUX21 => 8
LUT4 => 579
MULT2 => 40
OB => 16
OSCH => 1
PFUMX => 56
ROM256X1A => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : MEMADDR_c_12, loads : 69
  Net : clk, loads : 13
Clock Enable Nets
Number of Clock Enables: 19
Top 10 highest fanout Clock Enables:
  Net : MEMADDR_c_12_enable_13, loads : 12
  Net : MEMADDR_c_12_enable_23, loads : 12
  Net : counter_12__N_25_enable_38, loads : 9
  Net : counter_12__N_25_enable_67, loads : 8
  Net : counter_12__N_25_enable_21, loads : 8
  Net : counter_12__N_25_enable_66, loads : 8
  Net : counter_12__N_25_enable_45, loads : 8
  Net : counter_12__N_25_enable_13, loads : 8
  Net : counter_12__N_25_enable_30, loads : 8
  Net : counter_12__N_25_enable_59, loads : 8
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : IREG_1, loads : 118
  Net : IREG_2, loads : 95
  Net : IREG_0, loads : 83
  Net : counter_12__N_25, loads : 75
  Net : IREG_4, loads : 56
  Net : IREG_6, loads : 49
  Net : ALU_1, loads : 49
  Net : ALU_0, loads : 48
  Net : ALU_2, loads : 45
  Net : IREG_7, loads : 44
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk]                     |  200.000 MHz|  207.641 MHz|     8  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets MEMADDR_c_12]            |  200.000 MHz|   26.110 MHz|    11 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 82.781  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 4.156  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-1200HC -t QFN32 -s 4 -oc Commercial   "EBVC_v1.ngd" -o "EBVC_v1_map.ncd" -pr "EBVC_v1.prf" -mp "EBVC_v1.mrp" -lpf "C:/Users/Justin/OneDrive/Projects/EBVC/v1/EBVC_v1.lpf" -lpf "C:/Users/Justin/OneDrive/Projects/EBVC/EBVC.lpf" -c 0           
map:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: EBVC_v1.ngd
   Picdevice="LCMXO2-1200HC"

   Pictype="QFN32"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-1200HCQFN32, Performance used: 4.

Loading device for application map from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Preliminary    Version 1.42.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:    150 out of  1346 (11%)
      PFU registers:          150 out of  1280 (12%)
      PIO registers:            0 out of    66 (0%)
   Number of SLICEs:       454 out of   640 (71%)
      SLICEs as Logic/ROM:    454 out of   640 (71%)
      SLICEs as RAM:            0 out of   480 (0%)
      SLICEs as Carry:        150 out of   640 (23%)
   Number of LUT4s:        906 out of  1280 (71%)
      Number used as logic LUTs:        606
      Number used as distributed RAM:     0
      Number used as ripple logic:      300
      Number used as shift registers:     0
   Number of PIO sites used: 16 + 4(JTAG) out of 22 (91%)
   Number of block RAMs:  2 out of 7 (29%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 1 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  2
     Net MEMADDR_c_12: 92 loads, 37 rising, 55 falling (Driver: counter_4813_4860__i12 )
     Net clk: 7 loads, 7 rising, 0 falling (Driver: internal_oscillator_inst )
   Number of Clock Enables:  19
     Net counter_12__N_25_enable_13: 4 loads, 4 LSLICEs
     Net MEMADDR_c_12_enable_13: 6 loads, 6 LSLICEs
     Net counter_12__N_25_enable_66: 4 loads, 4 LSLICEs
     Net counter_12__N_25_enable_59: 4 loads, 4 LSLICEs
     Net counter_12__N_25_enable_45: 4 loads, 4 LSLICEs
     Net counter_12__N_25_enable_38: 9 loads, 9 LSLICEs
     Net counter_12__N_25_enable_30: 4 loads, 4 LSLICEs
     Net counter_12__N_25_enable_21: 8 loads, 8 LSLICEs
     Net counter_12__N_25_enable_67: 8 loads, 8 LSLICEs
     Net MEMADDR_c_12_enable_23: 6 loads, 5 LSLICEs
     Net MEMADDR_c_6: 3 loads, 3 LSLICEs
     Net MEMADDR_c_12_enable_24: 1 loads, 0 LSLICEs
     Net MEMADDR_6__N_23: 1 loads, 1 LSLICEs
     Net counter_12__N_25_enable_68: 1 loads, 1 LSLICEs
     Net counter_12__N_25_enable_69: 1 loads, 1 LSLICEs
     Net counter_12__N_25_enable_70: 1 loads, 1 LSLICEs
     Net counter_12__N_25_enable_51: 1 loads, 1 LSLICEs
     Net counter_12__N_25_enable_53: 1 loads, 1 LSLICEs
     Net counter_12__N_25_enable_71: 1 loads, 1 LSLICEs
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net IREG_1: 126 loads
     Net IREG_2: 99 loads
     Net IREG_0: 87 loads
     Net IREG_6: 60 loads
     Net IREG_4: 56 loads
     Net IREG_5: 52 loads
     Net ALU_1: 49 loads
     Net ALU_0: 47 loads
     Net ALU_2: 45 loads
     Net IREG_7: 43 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 44 MB

Dumping design to file EBVC_v1_map.ncd.

ncd2vdb "EBVC_v1_map.ncd" ".vdbs/EBVC_v1_map.vdb"

Loading device for application ncd2vdb from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.

mpartrce -p "EBVC_v1.p2t" -f "EBVC_v1.p3t" -tf "EBVC_v1.pt" "EBVC_v1_map.ncd" "EBVC_v1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "EBVC_v1_map.ncd"
Tue Aug 11 19:34:27 2020

PAR: Place And Route Diamond (64-bit) 3.11.0.396.4.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Users/Justin/OneDrive/Projects/EBVC/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF EBVC_v1_map.ncd EBVC_v1.dir/5_1.ncd EBVC_v1.prf
Preference file: EBVC_v1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file EBVC_v1_map.ncd.
Design name: Main
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 4
Loading device for application par from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Preliminary    Version 1.42.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   16+4(JTAG)/108     19% used
                  16+4(JTAG)/22      91% bonded

   SLICE            454/640          70% used

   OSC                1/1           100% used
   EBR                2/7            28% used


INFO: Design contains pre-loadable EBR during configuration that has a requirement: Since the GSR is disabled for the EBR, make sure write enable and chip enable are inactive during wake-up, so that the pre-loaded initialization values will not be corrupted during wake-up state.
Number of Signals: 1071
Number of Connections: 3418

Pin Constraint Summary:
   16 out of 16 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    MEMADDR_c_12 (driver: SLICE_136, clk load #: 92)


The following 1 signal is selected to use the secondary clock routing resources:
    clk (driver: internal_oscillator_inst, clk load #: 7, sr load #: 0, ce load #: 0)

No signal is selected as Global Set/Reset.
Starting Placer Phase 0.
.........
Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
....................
Placer score = 201450.
Finished Placer Phase 1.  REAL time: 9 secs 

Starting Placer Phase 2.
.
Placer score =  200208
Finished Placer Phase 2.  REAL time: 9 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 0 out of 1 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY "MEMADDR_c_12" from Q1 on comp "SLICE_136" on site "R2C13C", clk load = 92
  SECONDARY "clk" from OSC on comp "internal_oscillator_inst" on site "OSC", clk load = 7, ce load = 0, sr load = 0

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 1 out of 8 (12%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   16 + 4(JTAG) out of 108 (18.5%) PIO sites used.
   16 + 4(JTAG) out of 22 (90.9%) bonded PIO sites used.
   Number of PIO comps: 16; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+--------------+------------+-----------+
| I/O Bank | Usage        | Bank Vccio | Bank Vref |
+----------+--------------+------------+-----------+
| 0        | 3 / 9 ( 33%) | 2.5V       | -         |
| 1        | 2 / 2 (100%) | 2.5V       | -         |
| 2        | 9 / 9 (100%) | 2.5V       | -         |
| 3        | 2 / 2 (100%) | 2.5V       | -         |
+----------+--------------+------------+-----------+

Total placer CPU time: 9 secs 

Dumping design to file EBVC_v1.dir/5_1.ncd.

0 connections routed; 3418 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 10 secs 

Start NBR router at 19:34:37 08/11/20

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 19:34:37 08/11/20

Start NBR section for initial routing at 19:34:37 08/11/20
Level 4, iteration 1
104(0.12%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 477.153ns/0.000ns; real time: 11 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 19:34:38 08/11/20
Level 4, iteration 1
35(0.04%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 477.153ns/0.000ns; real time: 11 secs 
Level 4, iteration 2
8(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 477.153ns/0.000ns; real time: 11 secs 
Level 4, iteration 3
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 477.153ns/0.000ns; real time: 11 secs 
Level 4, iteration 4
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 477.153ns/0.000ns; real time: 11 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 19:34:38 08/11/20

Start NBR section for re-routing at 19:34:38 08/11/20
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 477.153ns/0.000ns; real time: 11 secs 

Start NBR section for post-routing at 19:34:38 08/11/20

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 477.153ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 12 secs 
Total REAL time: 12 secs 
Completely routed.
End of route.  3418 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file EBVC_v1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 477.153
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.377
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 12 secs 
Total REAL time to completion: 12 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "EBVC_v1.pt" -o "EBVC_v1.twr" "EBVC_v1.ncd" "EBVC_v1.prf"
trce:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file ebvc_v1.ncd.
Design name: Main
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 4
Loading device for application trce from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Preliminary    Version 1.42.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Tue Aug 11 19:34:40 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o EBVC_v1.twr -gui -msgset C:/Users/Justin/OneDrive/Projects/EBVC/promote.xml EBVC_v1.ncd EBVC_v1.prf 
Design file:     ebvc_v1.ncd
Preference file: ebvc_v1.prf
Device,speed:    LCMXO2-1200HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 91 paths, 1 nets, and 3418 connections (100.00% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Tue Aug 11 19:34:40 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o EBVC_v1.twr -gui -msgset C:/Users/Justin/OneDrive/Projects/EBVC/promote.xml EBVC_v1.ncd EBVC_v1.prf 
Design file:     ebvc_v1.ncd
Preference file: ebvc_v1.prf
Device,speed:    LCMXO2-1200HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 91 paths, 1 nets, and 3418 connections (100.00% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 50 MB


tmcheck -par "EBVC_v1.par" 

bitgen -f "EBVC_v1.t2b" -w "EBVC_v1.ncd"  -jedec "EBVC_v1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.11.0.396.4
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file EBVC_v1.ncd.
Design name: Main
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 4
Loading device for application Bitgen from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Preliminary    Version 1.42.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
INFO: Design contains pre-loadable EBR during configuration that has a requirement: Since the GSR is disabled for the EBR, make sure write enable and chip enable are inactive during wake-up, so that the pre-loaded initialization values will not be corrupted during wake-up state.
DRC detected 0 errors and 0 warnings.
Reading Preference File from EBVC_v1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "EBVC_v1.jed".
 
===========
UFM Summary.
===========
UFM Size:        511 Pages (128*511 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory:  511 Pages (Page 0 to Page 510).
Initialized UFM Pages:                     0 Page.
 
Total CPU Time: 2 secs 
Total REAL Time: 3 secs 
Peak Memory Usage: 256 MB
