vsim -gui work.mips4712_tb
# vsim -gui work.mips4712_tb 
# Start time: 17:44:44 on Dec 01,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.mips4712_tb(tb)
# Loading work.mips4712(arch)
# Loading work.datapath(arch)
# Loading work.tentothirtytwoextender(arch)
# Loading work.sramandio(arch)
# Loading work.thirtytwobitregister(arch)
# Loading work.sramandio_outputlogic(arch)
# Loading work.sramandio_outputlogic_addressdecoder(arch)
# Loading work.mux4to1(arch)
# Loading work.sramandio_sramenablelogic(arch)
# Loading altera_mf.altera_mf_components
# Loading work.sram(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.mux2to1(arch)
# Loading work.register_file(sync_read)
# Loading work.instruction_register(arch)
# Loading work.mips_alu(arch)
# Loading work.alu_controller(arch)
# Loading work.signextend(arch)
# Loading work.mips_controller(arch)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: steve  Hostname: VENOM-OMEN  ProcessID: 61864
#           Attempting to use alternate WLF file "./wlftyxqa8d".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyxqa8d
add wave -position end  sim:/mips4712_tb/UUT/datapathcircuit/memoryunit/outport/enable
add wave -position end  sim:/mips4712_tb/UUT/datapathcircuit/memoryunit/outport/input
add wave -position end  sim:/mips4712_tb/UUT/datapathcircuit/memoryunit/outport/output
add wave -position end  sim:/mips4712_tb/UUT/datapathcircuit/memoryunit/outport/reset
add wave -position end  sim:/mips4712_tb/UUT/datapathcircuit/memoryunit/inport0/enable
add wave -position end  sim:/mips4712_tb/UUT/datapathcircuit/memoryunit/inport0/input
add wave -position end  sim:/mips4712_tb/UUT/datapathcircuit/memoryunit/inport0/output
add wave -position end  sim:/mips4712_tb/UUT/datapathcircuit/memoryunit/inport0/reset
add wave -position end  sim:/mips4712_tb/UUT/datapathcircuit/memoryunit/inport1/enable
add wave -position end  sim:/mips4712_tb/UUT/datapathcircuit/memoryunit/inport1/input
add wave -position end  sim:/mips4712_tb/UUT/datapathcircuit/memoryunit/inport1/output
add wave -position end  sim:/mips4712_tb/UUT/datapathcircuit/memoryunit/inport1/reset
run
run
# ** Note: simulation finished!
#    Time: 105 ns  Iteration: 0  Instance: /mips4712_tb
run
run
run
run
run
run
run
# Compile of alu_controller.vhd was successful with warnings.
# Compile of datapath.vhd was successful.
# Compile of instruction_register.vhd was successful.
# Compile of MIPS_ALU.vhd was successful.
# Compile of mips_controller.vhd was successful.
# Compile of MIPS4712.vhd was successful.
# Compile of mux2to1.vhd was successful.
# Compile of mux4to1.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of shiftleft2.vhd was successful.
# Compile of signextend.vhd was successful.
# Compile of SRAM.vhd was successful.
# Compile of sramandio.vhd was successful.
# Compile of sramandio_outputlogic.vhd was successful.
# Compile of sramandio_outputlogic_addressdecoder.vhd was successful.
# Compile of sramandio_sramenablelogic.vhd was successful.
# Compile of tentothirtytwoextender.vhd was successful.
# Compile of thirtytwobitregister.vhd was successful.
# Compile of mips4712_TB.vhd was successful.
# 19 compiles, 0 failed with no errors.
# Compile of alu_controller.vhd was successful with warnings.
# Compile of datapath.vhd was successful.
# Compile of instruction_register.vhd was successful.
# Compile of MIPS_ALU.vhd was successful.
# Compile of mips_controller.vhd was successful.
# Compile of MIPS4712.vhd was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.mips4712_tb(tb)
# Loading work.mips4712(arch)
# Loading work.datapath(arch)
# Loading work.tentothirtytwoextender(arch)
# Loading work.sramandio(arch)
# Loading work.thirtytwobitregister(arch)
# Loading work.sramandio_outputlogic(arch)
# Loading work.sramandio_outputlogic_addressdecoder(arch)
# Loading work.mux4to1(arch)
# Loading work.sramandio_sramenablelogic(arch)
# Loading work.sram(syn)
# Loading work.mux2to1(arch)
# Loading work.register_file(sync_read)
# Loading work.instruction_register(arch)
# Loading work.mips_alu(arch)
# Loading work.alu_controller(arch)
# Loading work.signextend(arch)
# Loading work.mips_controller(arch)
# Compile of mux2to1.vhd was successful.
# Compile of mux4to1.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of shiftleft2.vhd was successful.
# Compile of signextend.vhd was successful.
run
run
# ** Note: simulation finished!
#    Time: 105 ns  Iteration: 0  Instance: /mips4712_tb
# Compile of SRAM.vhd was successful.
run
run
run
# Compile of sramandio.vhd was successful.
run
run
# Compile of sramandio_outputlogic.vhd was successful.
run
run
run
run
run
# Compile of sramandio_outputlogic_addressdecoder.vhd was successful.
# Compile of sramandio_sramenablelogic.vhd was successful.
# Compile of tentothirtytwoextender.vhd was successful.
# Compile of thirtytwobitregister.vhd was successful.
# Compile of mips4712_TB.vhd was successful.
# 19 compiles, 0 failed with no errors.
# End time: 17:59:22 on Dec 01,2023, Elapsed time: 0:14:38
# Errors: 0, Warnings: 2
