Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu May 15 23:09:35 2025
| Host         : luka-maschinsky running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a50t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    30 |
|    Minimum number of control sets                        |    30 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    59 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    30 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    20 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              61 |           28 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              83 |           38 |
| Yes          | No                    | No                     |              32 |           16 |
| Yes          | No                    | Yes                    |              96 |           21 |
| Yes          | Yes                   | No                     |             317 |          103 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |                                                     Enable Signal                                                     |                                                        Set/Reset Signal                                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clock_IBUF_BUFG | blazecore/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MTSMSR_Write                                      | blazecore/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                   |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG |                                                                                                                       | blazecore/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Use_Async_Reset.sync_reset_reg |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG |                                                                                                                       | blazecore/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                   |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG |                                                                                                                       | blazecore/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/S_0                          |                2 |              4 |         2.00 |
|  clock_IBUF_BUFG |                                                                                                                       | blazecore/inst/rst_0/U0/peripheral_reset[0]                                                                                   |                2 |              4 |         2.00 |
|  clock_IBUF_BUFG |                                                                                                                       | blazecore/inst/rst_0/U0/bus_struct_reset[0]                                                                                   |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG |                                                                                                                       | blazecore/inst/rst_0/U0/EXT_LPF/lpf_int                                                                                       |                3 |              5 |         1.67 |
|  clock_IBUF_BUFG | blazecore/inst/rst_0/U0/SEQ/seq_cnt_en                                                                                | blazecore/inst/rst_0/U0/SEQ/SEQ_COUNTER/clear                                                                                 |                1 |              6 |         6.00 |
|  clock_IBUF_BUFG | blazecore/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0 | blazecore/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/S66_out                      |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | blazecore/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write             | blazecore/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                   |                5 |             15 |         3.00 |
|  clock_IBUF_BUFG | blazecore/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/E[0]             | blazecore/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                   |                4 |             16 |         4.00 |
|  clock_IBUF_BUFG | mmio_inst/gpo_inst/wr_en                                                                                              | reset_IBUF                                                                                                                    |                7 |             16 |         2.29 |
|  clock_IBUF_BUFG | mmio_inst/xadc_inst/adc2[15]_i_1_n_0                                                                                  | reset_IBUF                                                                                                                    |                3 |             16 |         5.33 |
|  clock_IBUF_BUFG | mmio_inst/xadc_inst/adc11[15]_i_1_n_0                                                                                 | reset_IBUF                                                                                                                    |                4 |             16 |         4.00 |
|  clock_IBUF_BUFG | mmio_inst/xadc_inst/adc10[15]_i_1_n_0                                                                                 | reset_IBUF                                                                                                                    |                3 |             16 |         5.33 |
|  clock_IBUF_BUFG | mmio_inst/xadc_inst/adc3[15]_i_1_n_0                                                                                  | reset_IBUF                                                                                                                    |                4 |             16 |         4.00 |
|  clock_IBUF_BUFG | mmio_inst/xadc_inst/internal_tmp[15]_i_1_n_0                                                                          | reset_IBUF                                                                                                                    |                3 |             16 |         5.33 |
|  clock_IBUF_BUFG | mmio_inst/xadc_inst/internal_vcc[15]_i_1_n_0                                                                          | reset_IBUF                                                                                                                    |                4 |             16 |         4.00 |
|  clock_IBUF_BUFG |                                                                                                                       | blazecore/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                   |                7 |             16 |         2.29 |
|  clock_IBUF_BUFG |                                                                                                                       | reset_IBUF                                                                                                                    |                5 |             16 |         3.20 |
|  clock_IBUF_BUFG | mmio_inst/seven_seg_inst/config_reg_reg_n_0_[0]                                                                       | reset_IBUF                                                                                                                    |                5 |             17 |         3.40 |
|  clock_IBUF_BUFG | mmio_inst/seven_seg_inst/display_data0                                                                                | reset_IBUF                                                                                                                    |                9 |             32 |         3.56 |
|  clock_IBUF_BUFG | blazecore/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0 |                                                                                                                               |               16 |             32 |         2.00 |
|  clock_IBUF_BUFG |                                                                                                                       | blazecore/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data[31]_i_1_n_0                                                        |               16 |             32 |         2.00 |
|  clock_IBUF_BUFG | blazecore/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady              |                                                                                                                               |               15 |             47 |         3.13 |
|  clock_IBUF_BUFG | blazecore/inst/iomodule_0/U0/IO_Addr_Strobe00_in                                                                      | blazecore/inst/rst_0/U0/peripheral_reset[0]                                                                                   |               22 |             52 |         2.36 |
|  clock_IBUF_BUFG |                                                                                                                       |                                                                                                                               |               29 |             64 |         2.21 |
|  clock_IBUF_BUFG | mmio_inst/timer_inst/sel                                                                                              | mmio_inst/timer_inst/count[0]_i_1_n_0                                                                                         |               16 |             64 |         4.00 |
|  clock_IBUF_BUFG | blazecore/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0 | blazecore/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                   |               30 |             90 |         3.00 |
|  clock_IBUF_BUFG | blazecore/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Reg_Write                                         |                                                                                                                               |               32 |            128 |         4.00 |
+------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


