#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jul 29 21:24:06 2020
# Process ID: 15116
# Current directory: E:/Vivado/JQSJ_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5028 E:\Vivado\JQSJ_1\JQSJ.xpr
# Log file: E:/Vivado/JQSJ_1/vivado.log
# Journal file: E:/Vivado/JQSJ_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Vivado/JQSJ_1/JQSJ.xpr
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {e:/Vivado/RGB2DVI_IP e:/Vivado/SEA-master/Examples/FPGA-IP/IIC-IP/IP e:/Vivado/SEA-master/Examples/FPGA-IP/Camera-IP/IP/OV5647_Init_IP e:/Vivado/Driver_MIPI_IP e:/Vivado/Camera_Demo/IP_Core/CSI2AXIS_1.0_IP e:/Vivado/Camera_Demo/IP_Core/CSI2DPHY_RX_1.0_IP e:/Vivado/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_1 E:/Vivado/FPGA_IP} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {e:/Vivado/RGB2DVI_IP e:/Vivado/SEA-master/Examples/FPGA-IP/IIC-IP/IP e:/Vivado/SEA-master/Examples/FPGA-IP/Camera-IP/IP/OV5647_Init_IP e:/Vivado/Camera_Demo/IP_Core/CSI2AXIS_1.0_IP e:/Vivado/Camera_Demo/IP_Core/CSI2DPHY_RX_1.0_IP e:/Vivado/Camera_Demo/Camera_Demo.srcs/sources_1/ip/clk_wiz_1 e:/Vivado/FPGA_IP} [current_project]
update_ip_catalog
