Time resolution is 1 ps

========================================
 MULTICYCLE PROCESSOR TESTBENCH START 
========================================
Calculating 5! = 120
Time  | PC  | Instruction | ST | R1  | R2  | R3  | R4  | R5
------+-----+-------------+----+-----+-----+-----+-----+----
T=35000 | debug_step=1 | state=0 | debug_step_out=1
T=45000 | debug_step=1 | state=0 | debug_step_out=1
T=55000 | debug_step=1 | state=1 | debug_step_out=1
T=65000 | debug_step=1 | state=2 | debug_step_out=1
T=75000 | debug_step=1 | state=3 | debug_step_out=1
  WB: reg_write=0, mem_to_reg=0, rd=1, alu_result=ffe8, mem_data=0000
T=85000 | debug_step=1 | state=4 | debug_step_out=1
T=85000 | PC=  1 | IR=2228 | ST=4 | R1=  0 R2=  0 R3=  0 R4=  0 R5=  0
T=95000 | debug_step=1 | state=0 | debug_step_out=1
T=105000 | debug_step=1 | state=1 | debug_step_out=1
T=115000 | debug_step=1 | state=2 | debug_step_out=1
T=125000 | debug_step=1 | state=3 | debug_step_out=1
  WB: reg_write=0, mem_to_reg=0, rd=2, alu_result=ffe9, mem_data=0000
T=135000 | debug_step=1 | state=4 | debug_step_out=1
T=135000 | PC=  2 | IR=2429 | ST=4 | R1=  0 R2=  0 R3=  0 R4=  0 R5=  0
T=145000 | debug_step=1 | state=0 | debug_step_out=1
T=155000 | debug_step=1 | state=1 | debug_step_out=1
T=165000 | debug_step=1 | state=2 | debug_step_out=1
T=175000 | debug_step=1 | state=3 | debug_step_out=1
  WB: reg_write=0, mem_to_reg=0, rd=3, alu_result=ffea, mem_data=0000
T=185000 | debug_step=1 | state=4 | debug_step_out=1
T=185000 | PC=  3 | IR=262a | ST=4 | R1=  0 R2=  0 R3=  0 R4=  0 R5=  0
T=195000 | debug_step=1 | state=0 | debug_step_out=1
T=205000 | debug_step=1 | state=1 | debug_step_out=1
T=215000 | debug_step=1 | state=2 | debug_step_out=1
T=225000 | debug_step=1 | state=3 | debug_step_out=1
  WB: reg_write=0, mem_to_reg=0, rd=4, alu_result=0000, mem_data=2228
T=235000 | debug_step=1 | state=4 | debug_step_out=1
T=235000 | PC=  4 | IR=0800 | ST=4 | R1=  0 R2=  0 R3=  0 R4=  0 R5=  0
T=245000 | debug_step=1 | state=0 | debug_step_out=1
T=255000 | debug_step=1 | state=1 | debug_step_out=1
T=265000 | debug_step=1 | state=2 | debug_step_out=1
T=275000 | debug_step=1 | state=3 | debug_step_out=1
  WB: reg_write=0, mem_to_reg=0, rd=5, alu_result=0000, mem_data=2228
T=285000 | debug_step=1 | state=4 | debug_step_out=1
T=285000 | PC=  5 | IR=0a00 | ST=4 | R1=  0 R2=  0 R3=  0 R4=  0 R5=  0
T=295000 | debug_step=1 | state=0 | debug_step_out=1
T=305000 | debug_step=1 | state=1 | debug_step_out=1
T=315000 | debug_step=1 | state=2 | debug_step_out=1
T=325000 | debug_step=1 | state=3 | debug_step_out=1
  WB: reg_write=0, mem_to_reg=0, rd=4, alu_result=0000, mem_data=2228
T=335000 | debug_step=1 | state=4 | debug_step_out=1
T=335000 | PC=  6 | IR=0902 | ST=4 | R1=  0 R2=  0 R3=  0 R4=  0 R5=  0
T=345000 | debug_step=1 | state=0 | debug_step_out=1
T=355000 | debug_step=1 | state=1 | debug_step_out=1
T=365000 | debug_step=1 | state=2 | debug_step_out=1
T=375000 | debug_step=1 | state=3 | debug_step_out=1
  WB: reg_write=0, mem_to_reg=0, rd=5, alu_result=0000, mem_data=2228
T=385000 | debug_step=1 | state=4 | debug_step_out=1
T=385000 | PC=  7 | IR=0b43 | ST=4 | R1=  0 R2=  0 R3=  0 R4=  0 R5=  0
T=395000 | debug_step=1 | state=0 | debug_step_out=1
T=405000 | debug_step=1 | state=1 | debug_step_out=1
T=415000 | debug_step=1 | state=2 | debug_step_out=1
T=425000 | debug_step=1 | state=3 | debug_step_out=1
  WB: reg_write=0, mem_to_reg=0, rd=6, alu_result=0000, mem_data=2228
T=435000 | debug_step=1 | state=4 | debug_step_out=1
T=435000 | PC=  8 | IR=1c45 | ST=4 | R1=  0 R2=  0 R3=  0 R4=  0 R5=  0
T=445000 | debug_step=1 | state=0 | debug_step_out=1
T=455000 | debug_step=1 | state=1 | debug_step_out=1
T=465000 | debug_step=1 | state=2 | debug_step_out=1
T=475000 | debug_step=1 | state=3 | debug_step_out=1
T=485000 | debug_step=1 | state=0 | debug_step_out=1
T=495000 | debug_step=1 | state=1 | debug_step_out=1
T=505000 | debug_step=1 | state=2 | debug_step_out=1
T=515000 | debug_step=1 | state=3 | debug_step_out=1
  WB: reg_write=0, mem_to_reg=0, rd=1, alu_result=0000, mem_data=2228
T=525000 | debug_step=1 | state=4 | debug_step_out=1
T=525000 | PC= 12 | IR=1243 | ST=4 | R1=  0 R2=  0 R3=  0 R4=  0 R5=  0
T=535000 | debug_step=1 | state=0 | debug_step_out=1
T=545000 | debug_step=1 | state=1 | debug_step_out=1
T=555000 | debug_step=1 | state=2 | debug_step_out=1
T=565000 | debug_step=1 | state=3 | debug_step_out=1
T=575000 | debug_step=1 | state=0 | debug_step_out=1
T=585000 | debug_step=1 | state=1 | debug_step_out=1
T=595000 | debug_step=1 | state=2 | debug_step_out=1
T=605000 | debug_step=1 | state=3 | debug_step_out=1
T=615000 | debug_step=1 | state=0 | debug_step_out=1
T=625000 | debug_step=1 | state=1 | debug_step_out=1
T=635000 | debug_step=1 | state=2 | debug_step_out=1
T=645000 | debug_step=1 | state=3 | debug_step_out=1

========================================
           SIMULATION RESULTS
========================================
Final PC:          29
Final R1 (N):      0
Final R2 (Result): 0
Final R3 (Const):  0
Final R4 (Temp):   0
Total Cycles:      62

✗✗✗ TEST FAILED! Expected 120, got 0 ✗✗✗


===== EXECUTION TRACE BUFFER =====
Trace Count: 9/16
Index | Instruction (hex)
------+------------------
  0   | 2228
  1   | 2429
  2   | 262a
  3   | 0800
  4   | 0a00
  5   | 0902
  6   | 0b43
  7   | 1c45
  8   | 1243

========================================

$finish called at time : 655 ns : File "C:/Users/pushp_vnmc973/Desktop/CO project/multicycle_processor/multicycle_processor.srcs/sim_1/new/tb_processor.v" Line 151
