<pre>
<h3>
<a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a>
</h3>
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/*
top_module: 
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p193.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p193.sv</a>
time_elapsed: 0.097s


%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p193.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p193.sv:1</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: class
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p193.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p193.sv:1</a>: syntax error, unexpected IDENTIFIER
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p193.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p193.sv:1</a>: syntax error, unexpected &#39;)&#39;, expecting &#39;,&#39; or &#39;;&#39;
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p193.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p193.sv:3</a>: Unsupported: Static in this context
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p193.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p193.sv:3</a>: syntax error, unexpected task, expecting TYPE-IDENTIFIER
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p193.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p193.sv:5</a>: syntax error, unexpected ::, expecting &#39;,&#39; or &#39;;&#39;
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p193.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p193.sv:5</a>: Perhaps &#39;C&#39; is a package which needs to be predeclared? (IEEE 2012 26.3)
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p193.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p193.sv:8</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: endclass
%Error: Exiting due to 8 error(s)
%Error: See the manual and http://www.veripool.org/verilator for more assistance.
%Error: Command Failed /usr/bin/verilator_bin -Wno-fatal --cc &#39;-I/home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/*&#39; <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p193.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p193.sv</a>


</pre>