Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[29] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00776673  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[29] (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00776673  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[30] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0104288  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[30] (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0104288  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[31] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00866437  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[31] (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00866437  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRESETn (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00723909  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRESETn (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00723909  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[25] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00763415  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[25] (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00763415  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[28] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0072069  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[28] (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0072069  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[24] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00863607  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[26] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.007629  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[26] (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.007629  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[27] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00798729  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[27] (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00798729  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[23] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00907325  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[23] (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00907325  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[24] (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00863607  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[20] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0109929  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[22] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00725603  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[22] (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00725603  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[21] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00888504  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[21] (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00888504  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[19] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00579686  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[19] (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00579686  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[20] (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0109929  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[16] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00768452  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[18] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0061118  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[18] (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0061118  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[17] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00885128  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[15] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.009639  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[15] (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.009639  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[16] (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00768452  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[13] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00529118  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[14] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0102832  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[17] (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00885128  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[12] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00791073  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[11] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00764382  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[11] (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00764382  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[13] (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00529118  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[10] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00795537  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[14] (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0102832  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[8] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00502137  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[12] (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00791073  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[9] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00523617  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[7] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00798838  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[7] (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00798838  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[10] (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00795537  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[6] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00812132  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[6] (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00812132  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[8] (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00502137  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[9] (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00523617  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[3] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00837679  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[3] (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00837679  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[2] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00679824  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[2] (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00679824  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[5] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00651071  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[5] (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00651071  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[4] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00703965  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[4] (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00703965  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRESP (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00995214  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRESP (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00995214  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HREADY (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00815753  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HREADY (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00815753  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port NMI (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0145823  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[0] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00687251  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[0] (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00687251  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[1] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00620788  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port HRDATA[1] (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00620788  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port IRQ[15] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00782918  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port IRQ[13] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00539597  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port IRQ[13] (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00539597  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port NMI (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0145823  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port IRQ[12] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.007514  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port IRQ[14] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00531917  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port IRQ[14] (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00531917  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port IRQ[15] (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00782918  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port IRQ[9] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00907334  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port IRQ[9] (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00907334  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port IRQ[12] (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.007514  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port IRQ[8] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0073422  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port IRQ[10] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0110292  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port IRQ[10] (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0110292  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port IRQ[11] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00939111  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port IRQ[11] (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00939111  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port IRQ[7] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00463603  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port IRQ[7] (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00463603  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port IRQ[8] (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0073422  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port IRQ[4] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0101277  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port IRQ[5] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00655817  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port IRQ[6] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00561335  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port IRQ[6] (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00561335  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port IRQ[3] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00579468  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port IRQ[3] (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00579468  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port IRQ[4] (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0101277  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port IRQ[1] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00719983  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port IRQ[5] (min-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.00655817  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 through port IRQ[0] (max-rising)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.011786  (lib units)]
 (RC-004)
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type min_max
	-input_pins
	-max_paths 1
	-transition_time
	-sort_by slack
Design : CORTEXM0DS
Version: H-2013.06-SP1
Date   : Mon Apr  7 20:21:16 2014
****************************************


  Startpoint: u_logic/Mcc3z4_reg
               (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_logic/Mcc3z4_reg
               (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: HCLK
  Path Type: min

  Point                                          Trans       Incr       Path
  -----------------------------------------------------------------------------
  clock HCLK (rise edge)                                   0.0000     0.0000
  clock source latency                                     0.0000     0.0000
  HCLK (in)                                     0.0000     0.0000 &   0.0000 r
  HCLK__L1_I0/A (INV_X32)                       0.0014     0.0012 &   0.0012 r
  HCLK__L1_I0/ZN (INV_X32)                      0.0045     0.0065 &   0.0077 f
  HCLK__L2_I0/A (INV_X32)                       0.0054     0.0030 &   0.0108 f
  HCLK__L2_I0/ZN (INV_X32)                      0.0148     0.0162 &   0.0270 r
  HCLK__L3_I3/A (INV_X32)                       0.0154     0.0042 &   0.0312 r
  HCLK__L3_I3/ZN (INV_X32)                      0.0103     0.0131 &   0.0443 f
  HCLK__L4_I17/A (INV_X32)                      0.0121     0.0060 &   0.0503 f
  HCLK__L4_I17/ZN (INV_X32)                     0.0187     0.0232 &   0.0735 r
  u_logic/HCLK__L4_N17 (cortexm0ds_logic)       0.0000     0.0000 &   0.0735 r
  u_logic/Mcc3z4_reg/CK (DFFR_X1)               0.0191     0.0033 &   0.0768 r
  u_logic/Mcc3z4_reg/Q (DFFR_X1)                0.0082     0.0577 &   0.1345 r
  u_logic/FE_PHC529_n214/A (BUF_X32)            0.0082     0.0000 &   0.1345 r
  u_logic/FE_PHC529_n214/Z (BUF_X32)            0.0181     0.0719 &   0.2064 r
  u_logic/U158/A (OAI21_X1)                     0.0181     0.0000 &   0.2064 r
  u_logic/U158/ZN (OAI21_X1)                    0.0114     0.0209 &   0.2273 f
  u_logic/U157/A (OAI21_X1)                     0.0114     0.0000 &   0.2274 f
  u_logic/U157/ZN (OAI21_X1)                    0.0243     0.0333 &   0.2607 r
  u_logic/Mcc3z4_reg/D (DFFR_X1)                0.0243     0.0000 &   0.2607 r
  data arrival time                                                   0.2607

  clock HCLK (rise edge)                                   0.0000     0.0000
  clock source latency                                     0.0000     0.0000
  HCLK (in)                                     0.0000     0.0000 &   0.0000 r
  HCLK__L1_I0/A (INV_X32)                       0.0014     0.0012 &   0.0012 r
  HCLK__L1_I0/ZN (INV_X32)                      0.0045     0.0065 &   0.0077 f
  HCLK__L2_I0/A (INV_X32)                       0.0054     0.0030 &   0.0108 f
  HCLK__L2_I0/ZN (INV_X32)                      0.0149     0.0163 &   0.0270 r
  HCLK__L3_I3/A (INV_X32)                       0.0157     0.0042 &   0.0312 r
  HCLK__L3_I3/ZN (INV_X32)                      0.0103     0.0132 &   0.0444 f
  HCLK__L4_I17/A (INV_X32)                      0.0121     0.0060 &   0.0504 f
  HCLK__L4_I17/ZN (INV_X32)                     0.0191     0.0233 &   0.0738 r
  u_logic/HCLK__L4_N17 (cortexm0ds_logic)       0.0000     0.0000 &   0.0738 r
  u_logic/Mcc3z4_reg/CK (DFFR_X1)               0.0197     0.0034 &   0.0771 r
  library hold time                                        0.0559     0.1330
  data required time                                                  0.1330
  -----------------------------------------------------------------------------
  data required time                                                  0.1330
  data arrival time                                                  -0.2607
  -----------------------------------------------------------------------------
  slack (MET)                                                         0.1277



  Startpoint: u_logic/Nsk2z4_reg
               (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: u_logic/Pdi2z4_reg
               (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: HCLK
  Path Type: max

  Point                                          Trans       Incr       Path
  -----------------------------------------------------------------------------
  clock HCLK (rise edge)                                   0.0000     0.0000
  clock source latency                                     0.0000     0.0000
  HCLK (in)                                     0.0000     0.0000 &   0.0000 r
  HCLK__L1_I0/A (INV_X32)                       0.0014     0.0012 &   0.0012 r
  HCLK__L1_I0/ZN (INV_X32)                      0.0045     0.0065 &   0.0077 f
  HCLK__L2_I0/A (INV_X32)                       0.0054     0.0030 &   0.0108 f
  HCLK__L2_I0/ZN (INV_X32)                      0.0149     0.0163 &   0.0270 r
  HCLK__L3_I0/A (INV_X32)                       0.0156     0.0038 &   0.0308 r
  HCLK__L3_I0/ZN (INV_X32)                      0.0117     0.0153 &   0.0461 f
  HCLK__L4_I1/A (INV_X32)                       0.0129     0.0050 &   0.0510 f
  HCLK__L4_I1/ZN (INV_X32)                      0.0159     0.0190 &   0.0701 r
  u_logic/HCLK__L4_N1 (cortexm0ds_logic)        0.0000     0.0000 &   0.0701 r
  u_logic/Nsk2z4_reg/CK (DFFR_X1)               0.0177     0.0044 &   0.0745 r
  u_logic/Nsk2z4_reg/QN (DFFR_X1)               0.0285     0.0967 &   0.1712 r
  u_logic/U4281/A (INV_X8)                      0.0285     0.0000 &   0.1713 r
  u_logic/U4281/ZN (INV_X8)                     0.0378     0.0386 &   0.2099 f
  u_logic/U3722/A (INV_X4)                      0.0400     0.0039 &   0.2138 f
  u_logic/U3722/ZN (INV_X4)                     0.0661     0.0821 &   0.2959 r
  u_logic/U3297/A1 (NAND2_X4)                   0.0664     0.0039 &   0.2998 r
  u_logic/U3297/ZN (NAND2_X4)                   0.0429     0.0572 &   0.3570 f
  u_logic/U5607/A (INV_X1)                      0.0429     0.0001 &   0.3571 f
  u_logic/U5607/ZN (INV_X1)                     0.0741     0.0944 &   0.4515 r
  u_logic/U4972/A1 (NAND2_X1)                   0.0742     0.0009 &   0.4524 r
  u_logic/U4972/ZN (NAND2_X1)                   0.0394     0.0491 &   0.5015 f
  u_logic/U3678/B1 (OAI221_X2)                  0.0394     0.0001 &   0.5016 f
  u_logic/U3678/ZN (OAI221_X2)                  0.0453     0.0640 &   0.5656 r
  u_logic/U3677/A4 (NOR4_X1)                    0.0453     0.0002 &   0.5657 r
  u_logic/U3677/ZN (NOR4_X1)                    0.0272     0.0367 &   0.6024 f
  u_logic/FE_OFC76_n3602/A (BUF_X4)             0.0272     0.0000 &   0.6024 f
  u_logic/FE_OFC76_n3602/Z (BUF_X4)             0.0191     0.0533 &   0.6558 f
  u_logic/U3671/A2 (NAND2_X2)                   0.0191     0.0005 &   0.6562 f
  u_logic/U3671/ZN (NAND2_X2)                   0.0302     0.0415 &   0.6978 r
  u_logic/U3669/A3 (NOR3_X1)                    0.0302     0.0001 &   0.6979 r
  u_logic/U3669/ZN (NOR3_X1)                    0.0231     0.0363 &   0.7342 f
  u_logic/U3665/A1 (NAND2_X1)                   0.0231     0.0000 &   0.7343 f
  u_logic/U3665/ZN (NAND2_X1)                   0.0303     0.0377 &   0.7719 r
  u_logic/U3356/A (INV_X4)                      0.0303     0.0000 &   0.7720 r
  u_logic/U3356/ZN (INV_X4)                     0.0507     0.0649 &   0.8369 f
  u_logic/U1902/B1 (AOI221_X1)                  0.0507     0.0004 &   0.8373 f
  u_logic/U1902/ZN (AOI221_X1)                  0.0394     0.0679 &   0.9052 r
  u_logic/U1898/A1 (NAND2_X1)                   0.0394     0.0000 &   0.9052 r
  u_logic/U1898/ZN (NAND2_X1)                   0.0560     0.0754 &   0.9806 f
  u_logic/U1897/A (INV_X1)                      0.0560     0.0004 &   0.9810 f
  u_logic/U1897/ZN (INV_X1)                     0.0386     0.0599 &   1.0409 r
  u_logic/U1357/A2 (NOR2_X1)                    0.0386     0.0001 &   1.0410 r
  u_logic/U1357/ZN (NOR2_X1)                    0.0275     0.0418 &   1.0828 f
  u_logic/U850/A2 (AND2_X4)                     0.0275     0.0001 &   1.0829 f
  u_logic/U850/ZN (AND2_X4)                     0.0082     0.0427 &   1.1256 f
  u_logic/add_2082_U1_2/CI (FA_X1)              0.0082     0.0000 &   1.1257 f
  u_logic/add_2082_U1_2/CO (FA_X1)              0.0205     0.0587 &   1.1844 f
  u_logic/add_2082_U1_3/CI (FA_X1)              0.0205     0.0000 &   1.1844 f
  u_logic/add_2082_U1_3/CO (FA_X1)              0.0220     0.0660 &   1.2504 f
  u_logic/add_2082_U1_4/CI (FA_X1)              0.0220     0.0001 &   1.2504 f
  u_logic/add_2082_U1_4/CO (FA_X1)              0.0235     0.0689 &   1.3193 f
  u_logic/add_2082_U1_5/CI (FA_X1)              0.0235     0.0001 &   1.3194 f
  u_logic/add_2082_U1_5/CO (FA_X1)              0.0227     0.0683 &   1.3877 f
  u_logic/add_2082_U1_6/CI (FA_X1)              0.0227     0.0001 &   1.3877 f
  u_logic/add_2082_U1_6/CO (FA_X1)              0.0233     0.0689 &   1.4566 f
  u_logic/add_2082_U1_7/CI (FA_X1)              0.0233     0.0001 &   1.4567 f
  u_logic/add_2082_U1_7/CO (FA_X1)              0.0194     0.0630 &   1.5197 f
  u_logic/add_2082_U1_8/CI (FA_X1)              0.0194     0.0000 &   1.5197 f
  u_logic/add_2082_U1_8/CO (FA_X1)              0.0225     0.0662 &   1.5859 f
  u_logic/add_2082_U1_9/CI (FA_X1)              0.0225     0.0001 &   1.5860 f
  u_logic/add_2082_U1_9/CO (FA_X1)              0.0199     0.0634 &   1.6494 f
  u_logic/add_2082_U1_10/CI (FA_X1)             0.0199     0.0000 &   1.6495 f
  u_logic/add_2082_U1_10/CO (FA_X1)             0.0200     0.0624 &   1.7119 f
  u_logic/add_2082_U1_11/CI (FA_X1)             0.0200     0.0000 &   1.7119 f
  u_logic/add_2082_U1_11/CO (FA_X1)             0.0263     0.0723 &   1.7842 f
  u_logic/add_2082_U1_12/CI (FA_X1)             0.0263     0.0001 &   1.7843 f
  u_logic/add_2082_U1_12/CO (FA_X1)             0.0213     0.0673 &   1.8516 f
  u_logic/add_2082_U1_13/CI (FA_X1)             0.0213     0.0000 &   1.8516 f
  u_logic/add_2082_U1_13/CO (FA_X1)             0.0197     0.0627 &   1.9144 f
  u_logic/add_2082_U1_14/CI (FA_X1)             0.0197     0.0000 &   1.9144 f
  u_logic/add_2082_U1_14/CO (FA_X1)             0.0203     0.0630 &   1.9774 f
  u_logic/add_2082_U1_15/CI (FA_X1)             0.0203     0.0000 &   1.9774 f
  u_logic/add_2082_U1_15/CO (FA_X1)             0.0207     0.0638 &   2.0412 f
  u_logic/add_2082_U1_16/CI (FA_X1)             0.0207     0.0001 &   2.0413 f
  u_logic/add_2082_U1_16/CO (FA_X1)             0.0290     0.0766 &   2.1179 f
  u_logic/add_2082_U1_17/CI (FA_X1)             0.0290     0.0002 &   2.1181 f
  u_logic/add_2082_U1_17/CO (FA_X1)             0.0206     0.0672 &   2.1854 f
  u_logic/add_2082_U1_18/CI (FA_X1)             0.0206     0.0000 &   2.1854 f
  u_logic/add_2082_U1_18/CO (FA_X1)             0.0213     0.0648 &   2.2502 f
  u_logic/add_2082_U1_19/CI (FA_X1)             0.0213     0.0001 &   2.2503 f
  u_logic/add_2082_U1_19/CO (FA_X1)             0.0230     0.0678 &   2.3181 f
  u_logic/add_2082_U1_20/CI (FA_X1)             0.0230     0.0001 &   2.3182 f
  u_logic/add_2082_U1_20/CO (FA_X1)             0.0195     0.0630 &   2.3811 f
  u_logic/add_2082_U1_21/CI (FA_X1)             0.0195     0.0000 &   2.3812 f
  u_logic/add_2082_U1_21/CO (FA_X1)             0.0264     0.0721 &   2.4533 f
  u_logic/add_2082_U1_22/CI (FA_X1)             0.0264     0.0001 &   2.4534 f
  u_logic/add_2082_U1_22/CO (FA_X1)             0.0278     0.0771 &   2.5305 f
  u_logic/add_2082_U1_23/CI (FA_X1)             0.0278     0.0002 &   2.5307 f
  u_logic/add_2082_U1_23/CO (FA_X1)             0.0432     0.0997 &   2.6304 f
  u_logic/add_2082_U1_24/CI (FA_X1)             0.0432     0.0006 &   2.6309 f
  u_logic/add_2082_U1_24/CO (FA_X1)             0.0227     0.0760 &   2.7069 f
  u_logic/add_2082_U1_25/CI (FA_X1)             0.0227     0.0001 &   2.7070 f
  u_logic/add_2082_U1_25/CO (FA_X1)             0.0214     0.0659 &   2.7729 f
  u_logic/add_2082_U1_26/CI (FA_X1)             0.0214     0.0001 &   2.7729 f
  u_logic/add_2082_U1_26/CO (FA_X1)             0.0208     0.0644 &   2.8374 f
  u_logic/add_2082_U1_27/CI (FA_X1)             0.0208     0.0001 &   2.8374 f
  u_logic/add_2082_U1_27/CO (FA_X1)             0.0290     0.0767 &   2.9141 f
  u_logic/add_2082_U1_28/CI (FA_X1)             0.0290     0.0002 &   2.9143 f
  u_logic/add_2082_U1_28/CO (FA_X1)             0.0202     0.0667 &   2.9810 f
  u_logic/add_2082_U1_29/CI (FA_X1)             0.0202     0.0000 &   2.9811 f
  u_logic/add_2082_U1_29/CO (FA_X1)             0.0240     0.0688 &   3.0499 f
  u_logic/add_2082_U1_30/CI (FA_X1)             0.0240     0.0001 &   3.0500 f
  u_logic/add_2082_U1_30/CO (FA_X1)             0.0243     0.0709 &   3.1209 f
  u_logic/add_2082_U1_31/CI (FA_X1)             0.0243     0.0001 &   3.1210 f
  u_logic/add_2082_U1_31/S (FA_X1)              0.0231     0.0992 &   3.2202 r
  u_logic/U4699/A (XNOR2_X2)                    0.0231     0.0000 &   3.2202 r
  u_logic/U4699/ZN (XNOR2_X2)                   0.0357     0.0540 &   3.2742 r
  u_logic/U4702/A (INV_X4)                      0.0357     0.0002 &   3.2743 r
  u_logic/U4702/ZN (INV_X4)                     0.0169     0.0215 &   3.2959 f
  u_logic/U1865/A2 (NOR3_X2)                    0.0169     0.0003 &   3.2962 f
  u_logic/U1865/ZN (NOR3_X2)                    0.0406     0.0547 &   3.3509 r
  u_logic/U1864/A4 (NAND4_X1)                   0.0406     0.0003 &   3.3512 r
  u_logic/U1864/ZN (NAND4_X1)                   0.0221     0.0314 &   3.3826 f
  u_logic/U1858/B1 (OAI21_X2)                   0.0221     0.0001 &   3.3826 f
  u_logic/U1858/ZN (OAI21_X2)                   0.0245     0.0295 &   3.4121 r
  u_logic/U1857/A (OAI221_X1)                   0.0245     0.0001 &   3.4121 r
  u_logic/U1857/ZN (OAI221_X1)                  0.0385     0.0477 &   3.4598 f
  u_logic/U1852/A (AOI211_X2)                   0.0385     0.0001 &   3.4599 f
  u_logic/U1852/ZN (AOI211_X2)                  0.0586     0.0852 &   3.5451 r
  u_logic/U1851/A4 (NAND4_X1)                   0.0586     0.0004 &   3.5455 r
  u_logic/U1851/ZN (NAND4_X1)                   0.0248     0.0314 &   3.5769 f
  u_logic/U1845/A3 (NOR4_X2)                    0.0248     0.0001 &   3.5769 f
  u_logic/U1845/ZN (NOR4_X2)                    0.0495     0.0725 &   3.6494 r
  u_logic/U1844/B1 (OAI22_X1)                   0.0495     0.0003 &   3.6497 r
  u_logic/U1844/ZN (OAI22_X1)                   0.0291     0.0275 &   3.6772 f
  u_logic/U1843/A (INV_X1)                      0.0291     0.0000 &   3.6772 f
  u_logic/U1843/ZN (INV_X1)                     0.0404     0.0557 &   3.7330 r
  u_logic/U1164/B (XOR2_X1)                     0.0404     0.0002 &   3.7331 r
  u_logic/U1164/Z (XOR2_X1)                     0.0254     0.0527 &   3.7858 r
  u_logic/U1161/A1 (AOI22_X1)                   0.0254     0.0000 &   3.7858 r
  u_logic/U1161/ZN (AOI22_X1)                   0.0356     0.0379 &   3.8238 f
  u_logic/U1146/C1 (OAI211_X1)                  0.0356     0.0001 &   3.8239 f
  u_logic/U1146/ZN (OAI211_X1)                  0.0376     0.0512 &   3.8751 r
  u_logic/U1145/A (XOR2_X1)                     0.0376     0.0001 &   3.8752 r
  u_logic/U1145/Z (XOR2_X1)                     0.0730     0.1034 &   3.9786 r
  u_logic/U1144/A (INV_X1)                      0.0730     0.0002 &   3.9788 r
  u_logic/U1144/ZN (INV_X1)                     0.0207     0.0128 &   3.9916 f
  u_logic/U1141/B1 (OAI22_X1)                   0.0207     0.0000 &   3.9916 f
  u_logic/U1141/ZN (OAI22_X1)                   0.0359     0.0430 &   4.0346 r
  u_logic/U1140/C1 (AOI222_X1)                  0.0359     0.0000 &   4.0347 r
  u_logic/U1140/ZN (AOI222_X1)                  0.0409     0.0420 &   4.0767 f
  u_logic/FE_OFC48_n1479/A (BUF_X4)             0.0409     0.0000 &   4.0767 f
  u_logic/FE_OFC48_n1479/Z (BUF_X4)             0.0139     0.0507 &   4.1273 f
  u_logic/U1125/B1 (OAI221_X1)                  0.0139     0.0006 &   4.1279 f
  u_logic/U1125/ZN (OAI221_X1)                  0.0446     0.0493 &   4.1773 r
  u_logic/U1120/A1 (NOR2_X1)                    0.0446     0.0000 &   4.1773 r
  u_logic/U1120/ZN (NOR2_X1)                    0.0201     0.0235 &   4.2007 f
  u_logic/U1113/A1 (AOI22_X1)                   0.0201     0.0000 &   4.2008 f
  u_logic/U1113/ZN (AOI22_X1)                   0.0286     0.0327 &   4.2335 r
  u_logic/FE_PHC538_n11746/A (BUF_X16)          0.0286     0.0000 &   4.2335 r
  u_logic/FE_PHC538_n11746/Z (BUF_X16)          0.0102     0.0495 &   4.2830 r
  u_logic/Pdi2z4_reg/D (DFFS_X2)                0.0102     0.0000 &   4.2830 r
  data arrival time                                                   4.2830

  clock HCLK (rise edge)                                  40.0000    40.0000
  clock source latency                                     0.0000    40.0000
  HCLK (in)                                     0.0000     0.0000 &  40.0000 r
  HCLK__L1_I0/A (INV_X32)                       0.0014     0.0012 &  40.0012 r
  HCLK__L1_I0/ZN (INV_X32)                      0.0045     0.0065 &  40.0077 f
  HCLK__L2_I0/A (INV_X32)                       0.0054     0.0030 &  40.0108 f
  HCLK__L2_I0/ZN (INV_X32)                      0.0148     0.0162 &  40.0270 r
  HCLK__L3_I0/A (INV_X32)                       0.0153     0.0038 &  40.0307 r
  HCLK__L3_I0/ZN (INV_X32)                      0.0116     0.0152 &  40.0460 f
  HCLK__L4_I0/A (INV_X32)                       0.0122     0.0022 &  40.0482 f
  HCLK__L4_I0/ZN (INV_X32)                      0.0163     0.0172 &  40.0654 r
  u_logic/hclk (cortexm0ds_logic)               0.0000     0.0000 &  40.0654 r
  u_logic/Pdi2z4_reg/CK (DFFS_X2)               0.0216     0.0097 &  40.0750 r
  library setup time                                      -0.0235    40.0516
  data required time                                                 40.0516
  -----------------------------------------------------------------------------
  data required time                                                 40.0516
  data arrival time                                                  -4.2830
  -----------------------------------------------------------------------------
  slack (MET)                                                        35.7685


1
