DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "hsio"
unitName "pkg_core_globals"
)
]
libraryRefs [
"ieee"
"hsio"
]
)
version "25.1"
appVersion "2013.1 (Build 6)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 86,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 53,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
decl (Decl
n "clk125"
t "std_logic"
o 1
suid 26,0
)
)
uid 1168,0
)
*15 (LogPort
port (LogicalPort
m 1
decl (Decl
n "clks_top_ready_o"
t "std_logic"
o 13
suid 47,0
)
)
uid 2280,0
)
*16 (LogPort
port (LogicalPort
decl (Decl
n "net_usb_ready"
t "std_logic"
o 5
suid 48,0
)
)
uid 2310,0
)
*17 (LogPort
port (LogicalPort
decl (Decl
n "por_sw_ni"
t "std_ulogic"
o 6
suid 53,0
)
)
uid 2828,0
)
*18 (LogPort
port (LogicalPort
decl (Decl
n "rst_local_i"
t "std_ulogic"
o 8
suid 54,0
)
)
uid 2830,0
)
*19 (LogPort
port (LogicalPort
decl (Decl
n "clk156"
t "std_logic"
o 2
suid 62,0
)
)
uid 3972,0
)
*20 (LogPort
port (LogicalPort
m 1
decl (Decl
n "rst125"
t "std_logic"
o 14
suid 67,0
)
)
uid 4812,0
)
*21 (LogPort
port (LogicalPort
m 1
decl (Decl
n "strobe40_o"
t "std_logic"
o 18
suid 71,0
)
)
uid 6381,0
)
*22 (LogPort
port (LogicalPort
m 1
decl (Decl
n "rst_o"
t "std_logic"
o 16
suid 72,0
)
)
uid 6383,0
)
*23 (LogPort
port (LogicalPort
m 1
decl (Decl
n "clk80_o"
t "std_logic"
o 11
suid 73,0
)
)
uid 6385,0
)
*24 (LogPort
port (LogicalPort
m 1
decl (Decl
n "clk40_o"
t "std_logic"
o 10
suid 74,0
)
)
uid 6387,0
)
*25 (LogPort
port (LogicalPort
m 1
decl (Decl
n "clk160_o"
t "std_logic"
o 9
suid 75,0
)
)
uid 6455,0
)
*26 (LogPort
port (LogicalPort
m 1
decl (Decl
n "clk_ext_on_o"
t "std_logic"
o 12
suid 78,0
)
)
uid 6660,0
)
*27 (LogPort
port (LogicalPort
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 7
suid 80,0
)
)
uid 6720,0
)
*28 (LogPort
port (LogicalPort
decl (Decl
n "clk40_ext0_i"
t "std_logic"
o 3
suid 81,0
)
)
uid 6888,0
)
*29 (LogPort
port (LogicalPort
decl (Decl
n "clk40_ext1_i"
t "std_logic"
o 4
suid 82,0
)
)
uid 6890,0
)
*30 (LogPort
port (LogicalPort
m 1
decl (Decl
n "stat_o"
t "std_logic_vector"
b "(7 downto 0)"
o 17
suid 83,0
)
)
uid 6994,0
)
*31 (LogPort
port (LogicalPort
m 1
decl (Decl
n "rst156_o"
t "std_logic"
o 15
suid 86,0
)
)
uid 7102,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 66,0
optionalChildren [
*32 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *33 (MRCItem
litem &1
pos 18
dimension 20
)
uid 68,0
optionalChildren [
*34 (MRCItem
litem &2
pos 0
dimension 20
uid 69,0
)
*35 (MRCItem
litem &3
pos 1
dimension 23
uid 70,0
)
*36 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 71,0
)
*37 (MRCItem
litem &14
pos 0
dimension 20
uid 1167,0
)
*38 (MRCItem
litem &15
pos 2
dimension 20
uid 2279,0
)
*39 (MRCItem
litem &16
pos 1
dimension 20
uid 2309,0
)
*40 (MRCItem
litem &17
pos 3
dimension 20
uid 2827,0
)
*41 (MRCItem
litem &18
pos 4
dimension 20
uid 2829,0
)
*42 (MRCItem
litem &19
pos 5
dimension 20
uid 3971,0
)
*43 (MRCItem
litem &20
pos 6
dimension 20
uid 4811,0
)
*44 (MRCItem
litem &21
pos 7
dimension 20
uid 6380,0
)
*45 (MRCItem
litem &22
pos 8
dimension 20
uid 6382,0
)
*46 (MRCItem
litem &23
pos 9
dimension 20
uid 6384,0
)
*47 (MRCItem
litem &24
pos 11
dimension 20
uid 6386,0
)
*48 (MRCItem
litem &25
pos 10
dimension 20
uid 6454,0
)
*49 (MRCItem
litem &26
pos 12
dimension 20
uid 6659,0
)
*50 (MRCItem
litem &27
pos 13
dimension 20
uid 6719,0
)
*51 (MRCItem
litem &28
pos 14
dimension 20
uid 6887,0
)
*52 (MRCItem
litem &29
pos 15
dimension 20
uid 6889,0
)
*53 (MRCItem
litem &30
pos 16
dimension 20
uid 6993,0
)
*54 (MRCItem
litem &31
pos 17
dimension 20
uid 7101,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 72,0
optionalChildren [
*55 (MRCItem
litem &5
pos 0
dimension 20
uid 73,0
)
*56 (MRCItem
litem &7
pos 1
dimension 50
uid 74,0
)
*57 (MRCItem
litem &8
pos 2
dimension 100
uid 75,0
)
*58 (MRCItem
litem &9
pos 3
dimension 50
uid 76,0
)
*59 (MRCItem
litem &10
pos 4
dimension 100
uid 77,0
)
*60 (MRCItem
litem &11
pos 5
dimension 100
uid 78,0
)
*61 (MRCItem
litem &12
pos 6
dimension 50
uid 79,0
)
*62 (MRCItem
litem &13
pos 7
dimension 80
uid 80,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 67,0
vaOverrides [
]
)
]
)
uid 52,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *63 (LEmptyRow
)
uid 82,0
optionalChildren [
*64 (RefLabelRowHdr
)
*65 (TitleRowHdr
)
*66 (FilterRowHdr
)
*67 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*68 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*69 (GroupColHdr
tm "GroupColHdrMgr"
)
*70 (NameColHdr
tm "GenericNameColHdrMgr"
)
*71 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*72 (InitColHdr
tm "GenericValueColHdrMgr"
)
*73 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*74 (EolColHdr
tm "GenericEolColHdrMgr"
)
*75 (LogGeneric
generic (GiElement
name "SIM_MODE"
type "integer"
value "0"
)
uid 377,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 94,0
optionalChildren [
*76 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *77 (MRCItem
litem &63
pos 1
dimension 20
)
uid 96,0
optionalChildren [
*78 (MRCItem
litem &64
pos 0
dimension 20
uid 97,0
)
*79 (MRCItem
litem &65
pos 1
dimension 23
uid 98,0
)
*80 (MRCItem
litem &66
pos 2
hidden 1
dimension 20
uid 99,0
)
*81 (MRCItem
litem &75
pos 0
dimension 20
uid 378,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 100,0
optionalChildren [
*82 (MRCItem
litem &67
pos 0
dimension 20
uid 101,0
)
*83 (MRCItem
litem &69
pos 1
dimension 50
uid 102,0
)
*84 (MRCItem
litem &70
pos 2
dimension 100
uid 103,0
)
*85 (MRCItem
litem &71
pos 3
dimension 100
uid 104,0
)
*86 (MRCItem
litem &72
pos 4
dimension 50
uid 105,0
)
*87 (MRCItem
litem &73
pos 5
dimension 50
uid 106,0
)
*88 (MRCItem
litem &74
pos 6
dimension 80
uid 107,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 95,0
vaOverrides [
]
)
]
)
uid 81,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/clocks_top/symbol.sb.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/clocks_top/symbol.sb.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "symbol"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/clocks_top"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/clocks_top"
)
(vvPair
variable "date"
value "08/14/14"
)
(vvPair
variable "day"
value "Thu"
)
(vvPair
variable "day_long"
value "Thursday"
)
(vvPair
variable "dd"
value "14"
)
(vvPair
variable "entity_name"
value "clocks_top"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "symbol.sb"
)
(vvPair
variable "f_logical"
value "symbol.sb"
)
(vvPair
variable "f_noext"
value "symbol"
)
(vvPair
variable "graphical_source_author"
value "warren"
)
(vvPair
variable "graphical_source_date"
value "07/07/14"
)
(vvPair
variable "graphical_source_group"
value "man"
)
(vvPair
variable "graphical_source_time"
value "10:45:48"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc189.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "hsio"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../hsio/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../hsio/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../hsio/ps"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "clocks_top"
)
(vvPair
variable "month"
value "Aug"
)
(vvPair
variable "month_long"
value "August"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/clocks_top/symbol.sb"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/clocks_top/symbol.sb"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "sb"
)
(vvPair
variable "this_file"
value "symbol"
)
(vvPair
variable "this_file_logical"
value "symbol"
)
(vvPair
variable "time"
value "15:38:55"
)
(vvPair
variable "unit"
value "clocks_top"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2013.1 (Build 6)"
)
(vvPair
variable "view"
value "symbol"
)
(vvPair
variable "year"
value "2014"
)
(vvPair
variable "yy"
value "14"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 51,0
optionalChildren [
*89 (SymbolBody
uid 8,0
optionalChildren [
*90 (CptPort
uid 1189,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1190,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,29625,15000,30375"
)
tg (CPTG
uid 1191,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1192,0
va (VaSet
)
xt "16000,29500,18500,30500"
st "clk125"
blo "16000,30300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1193,0
va (VaSet
)
xt "44000,2000,55400,3000"
st "clk125           : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "clk125"
t "std_logic"
o 1
suid 26,0
)
)
)
*91 (CptPort
uid 2281,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2282,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34000,34625,34750,35375"
)
tg (CPTG
uid 2283,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2284,0
va (VaSet
)
xt "25800,34500,33000,35500"
st "clks_top_ready_o"
ju 2
blo "33000,35300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2285,0
va (VaSet
)
xt "44000,15000,57900,16000"
st "clks_top_ready_o : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "clks_top_ready_o"
t "std_logic"
o 13
suid 47,0
)
)
)
*92 (CptPort
uid 2315,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2316,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,34625,15000,35375"
)
tg (CPTG
uid 2317,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2318,0
va (VaSet
)
xt "16000,34500,22000,35500"
st "net_usb_ready"
blo "16000,35300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2319,0
va (VaSet
)
xt "44000,6000,57000,7000"
st "net_usb_ready    : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "net_usb_ready"
t "std_logic"
o 5
suid 48,0
)
)
)
*93 (CptPort
uid 2831,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2832,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,38625,15000,39375"
)
tg (CPTG
uid 2833,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2834,0
va (VaSet
)
xt "16000,38500,20000,39500"
st "por_sw_ni"
blo "16000,39300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2835,0
va (VaSet
)
xt "44000,7000,56700,8000"
st "por_sw_ni        : in     std_ulogic  ;"
)
thePort (LogicalPort
decl (Decl
n "por_sw_ni"
t "std_ulogic"
o 6
suid 53,0
)
)
)
*94 (CptPort
uid 2836,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2837,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,39625,15000,40375"
)
tg (CPTG
uid 2838,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2839,0
va (VaSet
)
xt "16000,39500,20400,40500"
st "rst_local_i"
blo "16000,40300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2840,0
va (VaSet
)
xt "44000,10000,56200,11000"
st "rst_local_i      : in     std_ulogic  ;"
)
thePort (LogicalPort
decl (Decl
n "rst_local_i"
t "std_ulogic"
o 8
suid 54,0
)
)
)
*95 (CptPort
uid 3973,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3974,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,40625,15000,41375"
)
tg (CPTG
uid 3975,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3976,0
va (VaSet
)
xt "16000,40500,18500,41500"
st "clk156"
blo "16000,41300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3977,0
va (VaSet
)
xt "44000,3000,55400,4000"
st "clk156           : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "clk156"
t "std_logic"
o 2
suid 62,0
)
)
)
*96 (CptPort
uid 4815,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4816,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34000,45625,34750,46375"
)
tg (CPTG
uid 4817,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4818,0
va (VaSet
)
xt "30500,45500,33000,46500"
st "rst125"
ju 2
blo "33000,46300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4819,0
va (VaSet
)
xt "44000,16000,55700,17000"
st "rst125           : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "rst125"
t "std_logic"
o 14
suid 67,0
)
)
)
*97 (CptPort
uid 6388,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6389,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34000,46625,34750,47375"
)
tg (CPTG
uid 6390,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6391,0
va (VaSet
)
xt "28100,46500,33000,47500"
st "strobe40_o"
ju 2
blo "33000,47300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 6392,0
va (VaSet
)
xt "44000,20000,56400,21000"
st "strobe40_o       : out    std_logic "
)
thePort (LogicalPort
m 1
decl (Decl
n "strobe40_o"
t "std_logic"
o 18
suid 71,0
)
)
)
*98 (CptPort
uid 6393,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6394,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34000,47625,34750,48375"
)
tg (CPTG
uid 6395,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6396,0
va (VaSet
)
xt "31000,47500,33000,48500"
st "rst_o"
ju 2
blo "33000,48300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 6397,0
va (VaSet
)
xt "44000,18000,55400,19000"
st "rst_o            : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_o"
t "std_logic"
o 16
suid 72,0
)
)
)
*99 (CptPort
uid 6398,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6399,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34000,48625,34750,49375"
)
tg (CPTG
uid 6400,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6401,0
va (VaSet
)
xt "30000,48500,33000,49500"
st "clk80_o"
ju 2
blo "33000,49300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 6402,0
va (VaSet
)
xt "44000,13000,56000,14000"
st "clk80_o          : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "clk80_o"
t "std_logic"
o 11
suid 73,0
)
)
)
*100 (CptPort
uid 6403,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6404,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34000,49625,34750,50375"
)
tg (CPTG
uid 6405,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6406,0
va (VaSet
)
xt "30000,49500,33000,50500"
st "clk40_o"
ju 2
blo "33000,50300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 6407,0
va (VaSet
)
xt "44000,12000,56000,13000"
st "clk40_o          : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "clk40_o"
t "std_logic"
o 10
suid 74,0
)
)
)
*101 (CptPort
uid 6456,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6457,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34000,50625,34750,51375"
)
tg (CPTG
uid 6458,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6459,0
va (VaSet
)
xt "29500,50500,33000,51500"
st "clk160_o"
ju 2
blo "33000,51300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 6460,0
va (VaSet
)
xt "44000,11000,56300,12000"
st "clk160_o         : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "clk160_o"
t "std_logic"
o 9
suid 75,0
)
)
)
*102 (CptPort
uid 6661,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6662,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34000,51625,34750,52375"
)
tg (CPTG
uid 6663,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6664,0
va (VaSet
)
xt "27300,51500,33000,52500"
st "clk_ext_on_o"
ju 2
blo "33000,52300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 6665,0
va (VaSet
)
xt "44000,14000,57200,15000"
st "clk_ext_on_o     : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "clk_ext_on_o"
t "std_logic"
o 12
suid 78,0
)
)
)
*103 (CptPort
uid 6721,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6722,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,42625,15000,43375"
)
tg (CPTG
uid 6723,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6724,0
va (VaSet
)
xt "16000,42500,17200,43500"
st "reg"
blo "16000,43300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 6725,0
va (VaSet
)
xt "44000,8000,55000,10000"
st "-- registers
reg              : in     t_reg_bus  ;"
)
thePort (LogicalPort
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 7
suid 80,0
)
)
)
*104 (CptPort
uid 6891,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6892,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,43625,15000,44375"
)
tg (CPTG
uid 6893,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6894,0
va (VaSet
)
xt "16000,43500,21400,44500"
st "clk40_ext0_i"
blo "16000,44300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 6895,0
va (VaSet
)
xt "44000,4000,56600,5000"
st "clk40_ext0_i     : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "clk40_ext0_i"
t "std_logic"
o 3
suid 81,0
)
)
)
*105 (CptPort
uid 6896,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6897,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,44625,15000,45375"
)
tg (CPTG
uid 6898,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6899,0
va (VaSet
)
xt "16000,44500,21400,45500"
st "clk40_ext1_i"
blo "16000,45300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 6900,0
va (VaSet
)
xt "44000,5000,56600,6000"
st "clk40_ext1_i     : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "clk40_ext1_i"
t "std_logic"
o 4
suid 82,0
)
)
)
*106 (CptPort
uid 6995,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6996,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34000,52625,34750,53375"
)
tg (CPTG
uid 6997,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6998,0
va (VaSet
)
xt "27700,52500,33000,53500"
st "stat_o : (7:0)"
ju 2
blo "33000,53300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 6999,0
va (VaSet
)
xt "44000,19000,63400,20000"
st "stat_o           : out    std_logic_vector (7 downto 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "stat_o"
t "std_logic_vector"
b "(7 downto 0)"
o 17
suid 83,0
)
)
)
*107 (CptPort
uid 7108,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7109,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34000,55625,34750,56375"
)
tg (CPTG
uid 7110,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7111,0
va (VaSet
)
xt "29500,55500,33000,56500"
st "rst156_o"
ju 2
blo "33000,56300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7112,0
va (VaSet
)
xt "44000,17000,56300,18000"
st "rst156_o         : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "rst156_o"
t "std_logic"
o 15
suid 86,0
)
)
)
]
shape (Rectangle
uid 1317,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,23000,34000,57000"
)
oxt "15000,23000,32000,31000"
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "helvetica,8,1"
)
xt "20850,26000,22550,27000"
st "hsio"
blo "20850,26800"
)
second (Text
uid 12,0
va (VaSet
font "helvetica,8,1"
)
xt "20850,27000,25650,28000"
st "clocks_top"
blo "20850,27800"
)
)
gi *108 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
)
xt "20000,3000,28900,6000"
st "Generic Declarations

SIM_MODE integer 0  "
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "0"
)
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
*109 (Grouping
uid 16,0
optionalChildren [
*110 (CommentText
uid 18,0
shape (Rectangle
uid 19,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,50000,49000,51000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 20,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,50000,42100,51000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*111 (CommentText
uid 21,0
shape (Rectangle
uid 22,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,46000,53000,47000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 23,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "49200,46000,52100,47000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*112 (CommentText
uid 24,0
shape (Rectangle
uid 25,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,48000,49000,49000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 26,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,48000,42100,49000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*113 (CommentText
uid 27,0
shape (Rectangle
uid 28,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,48000,32000,49000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 29,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,48000,29900,49000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*114 (CommentText
uid 30,0
shape (Rectangle
uid 31,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,47000,69000,51000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 32,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "49200,47200,58300,48200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*115 (CommentText
uid 33,0
shape (Rectangle
uid 34,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,46000,69000,47000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 35,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,46000,54800,47000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*116 (CommentText
uid 36,0
shape (Rectangle
uid 37,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,46000,49000,48000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 38,0
va (VaSet
fg "32768,0,0"
)
xt "35050,46500,41950,47500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*117 (CommentText
uid 39,0
shape (Rectangle
uid 40,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,49000,32000,50000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 41,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,49000,30200,50000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*118 (CommentText
uid 42,0
shape (Rectangle
uid 43,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,50000,32000,51000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 44,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,50000,30900,51000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*119 (CommentText
uid 45,0
shape (Rectangle
uid 46,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,49000,49000,50000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 47,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,49000,41400,50000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 17,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "28000,46000,69000,51000"
)
oxt "14000,66000,55000,71000"
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *120 (PackageList
uid 48,0
stg "VerticalLayoutStrategy"
textVec [
*121 (Text
uid 49,0
va (VaSet
font "courier,8,1"
)
xt "0,0,6500,900"
st "Package List"
blo "0,700"
)
*122 (MLText
uid 50,0
va (VaSet
)
xt "0,900,12100,6900"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
library hsio;
use hsio.pkg_core_globals.all;"
tm "PackageList"
)
]
)
windowSize "413,98,1428,788"
viewArea "-945,-945,76228,49724"
cachedDiagramExtent "0,0,69000,57000"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,1800,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
)
xt "1000,1000,3600,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName ""
entityName ""
viewName ""
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,34000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "helvetica,8,1"
)
xt "22850,15000,26150,16000"
st "<library>"
blo "22850,15800"
)
second (Text
va (VaSet
font "helvetica,8,1"
)
xt "22850,16000,24950,17000"
st "<cell>"
blo "22850,16800"
)
)
gi *123 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "0,12000,8100,13000"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1200,1750"
st "In0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
)
)
thePort (LogicalPort
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1750"
st "Buffer0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *124 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "helvetica,8,1"
)
xt "42000,0,47500,1000"
st "Declarations"
blo "42000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "helvetica,8,1"
)
xt "42000,1000,44400,2000"
st "Ports:"
blo "42000,1800"
)
externalLabel (Text
uid 4,0
va (VaSet
font "helvetica,8,1"
)
xt "42000,21000,44100,22000"
st "User:"
blo "42000,21800"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "42000,0,47800,1000"
st "Internal User:"
blo "42000,800"
)
externalText (MLText
uid 5,0
va (VaSet
)
xt "44000,22000,44000,22000"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
)
xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 7365,0
okToSyncOnLoad 1
OkToSyncGenericsOnLoad 1
activeModelName "Symbol"
)
