m255
K4
z2
Z0 !s99 nomlopt
!s11e vcom 2022.2 2022.04, Apr 25 2022
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 d/home/pwissman/cpre381/Project1Git/cpre381_project1/Control Logic
T_opt
!s110 1666289258
Vzcne=3?WTbHDaOMAK8C_H2
04 14 5 work tb_controlunit mixed 1
=1-0050569bcc16-63518e6a-59506-35a3
R0
!s124 OEM100
o-quiet -auto_acc_if_foreign -work work +acc
tCvgOpt 0
n@_opt
OL;O;2022.2;75
Eandg2
Z2 w1575899276
Z3 DPx3 std 6 textio 0 22 LS[?81n5ZHWBI9JkBZTV<2
Z4 DPx4 ieee 14 std_logic_1164 0 22 6<US`=mgl_dFdCEFF7J=m1
!i122 0
R1
Z5 8/home/pwissman/cpre381/Project1Git/cpre381_project1/Control Logic/andg2.vhd
Z6 F/home/pwissman/cpre381/Project1Git/cpre381_project1/Control Logic/andg2.vhd
l0
Z7 L23 1
VQf>?20ho>9XHGTg4:jo373
!s100 0e<Rg^QbB^Y@JP[zKSc0[3
Z8 OL;C;2022.2;75
32
Z9 !s110 1666289229
!i10b 1
Z10 !s108 1666289229.000000
Z11 !s90 -reportprogress|300|-work|work|/home/pwissman/cpre381/Project1Git/cpre381_project1/Control Logic/andg2.vhd|
Z12 !s107 /home/pwissman/cpre381/Project1Git/cpre381_project1/Control Logic/andg2.vhd|
!i113 0
Z13 o-work work
Z14 tExplicit 1 CvgOpt 0
Adataflow
R3
R4
DEx4 work 5 andg2 0 22 Qf>?20ho>9XHGTg4:jo373
!i122 0
l32
Z15 L31 6
VHdBJDB9no8cjMZ2eVYWH;1
!s100 CbBW?3Q;N[15?`QCEQ<@f2
R8
32
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Econtroldecoderog
Z16 w1666284877
R3
R4
!i122 1
R1
Z17 8/home/pwissman/cpre381/Project1Git/cpre381_project1/Control Logic/ControlDecoderOG.vhd
Z18 F/home/pwissman/cpre381/Project1Git/cpre381_project1/Control Logic/ControlDecoderOG.vhd
l0
L6 1
VNXYe2G]YPDd8:F9T53k8h0
!s100 PT]96obfmDXCY?f?BzTX]1
R8
32
R9
!i10b 1
R10
Z19 !s90 -reportprogress|300|-work|work|/home/pwissman/cpre381/Project1Git/cpre381_project1/Control Logic/ControlDecoderOG.vhd|
Z20 !s107 /home/pwissman/cpre381/Project1Git/cpre381_project1/Control Logic/ControlDecoderOG.vhd|
!i113 0
R13
R14
Adataflow
R3
R4
DEx4 work 16 controldecoderog 0 22 NXYe2G]YPDd8:F9T53k8h0
!i122 1
l15
L14 20
V;Jf<ROF6<B3:XHNC]n4V63
!s100 ;ON6W?=nlOXD_^DeEJFWz3
R8
32
R9
!i10b 1
R10
R19
R20
!i113 0
R13
R14
Econtroldecoderrtype
Z21 w1666285955
R3
R4
!i122 2
R1
Z22 8/home/pwissman/cpre381/Project1Git/cpre381_project1/Control Logic/ControlDecoderRtype.vhd
Z23 F/home/pwissman/cpre381/Project1Git/cpre381_project1/Control Logic/ControlDecoderRtype.vhd
l0
L6 1
VdjVEiF8YzJE5<YK8W4QNj0
!s100 =c<SYlRla27<b??C:VMf61
R8
32
Z24 !s110 1666289230
!i10b 1
Z25 !s108 1666289230.000000
Z26 !s90 -reportprogress|300|-work|work|/home/pwissman/cpre381/Project1Git/cpre381_project1/Control Logic/ControlDecoderRtype.vhd|
Z27 !s107 /home/pwissman/cpre381/Project1Git/cpre381_project1/Control Logic/ControlDecoderRtype.vhd|
!i113 0
R13
R14
Adataflow
R3
R4
DEx4 work 19 controldecoderrtype 0 22 djVEiF8YzJE5<YK8W4QNj0
!i122 2
l17
L15 22
VKYTzBS;6c03E0?67?UdW53
!s100 _2UmO6njJg^1B6hgYobho3
R8
32
R24
!i10b 1
R25
R26
R27
!i113 0
R13
R14
Econtrolunit
Z28 w1666288105
R3
R4
!i122 11
R1
Z29 8/home/pwissman/cpre381/Project1Git/cpre381_project1/Control Logic/controlUnit.vhd
Z30 F/home/pwissman/cpre381/Project1Git/cpre381_project1/Control Logic/controlUnit.vhd
l0
L6 1
Vj;`fH@4U9m2gfJ>:7`;X12
!s100 ;>lBJl2MR9J9@8B`j67RR2
R8
32
Z31 !s110 1666289237
!i10b 1
Z32 !s108 1666289237.000000
Z33 !s90 -reportprogress|300|-work|work|/home/pwissman/cpre381/Project1Git/cpre381_project1/Control Logic/controlUnit.vhd|
Z34 !s107 /home/pwissman/cpre381/Project1Git/cpre381_project1/Control Logic/controlUnit.vhd|
!i113 0
R13
R14
Astructural
R3
R4
DEx4 work 11 controlunit 0 22 j;`fH@4U9m2gfJ>:7`;X12
!i122 11
l52
L15 65
V;UiM?]IQ=eXJ6d]`zgKHG2
!s100 YSFQ]0SjD?X2lNWIGz:253
R8
32
R31
!i10b 1
R32
R33
R34
!i113 0
R13
R14
Einvg
R2
R3
R4
!i122 4
R1
Z35 8/home/pwissman/cpre381/Project1Git/cpre381_project1/Control Logic/invg.vhd
Z36 F/home/pwissman/cpre381/Project1Git/cpre381_project1/Control Logic/invg.vhd
l0
R7
V]eXOe]3lZ=l7S8@9?:L9T1
!s100 5^0jfQ^dVk:bl_Za_KajG0
R8
32
Z37 !s110 1666289231
!i10b 1
Z38 !s108 1666289231.000000
Z39 !s90 -reportprogress|300|-work|work|/home/pwissman/cpre381/Project1Git/cpre381_project1/Control Logic/invg.vhd|
Z40 !s107 /home/pwissman/cpre381/Project1Git/cpre381_project1/Control Logic/invg.vhd|
!i113 0
R13
R14
Adataflow
R3
R4
DEx4 work 4 invg 0 22 ]eXOe]3lZ=l7S8@9?:L9T1
!i122 4
l31
L30 6
Ve`;fA[BQP?1Y52gl`N_a?3
!s100 Q?`9^ToWC]zk1[=<LdPdE3
R8
32
R37
!i10b 1
R38
R39
R40
!i113 0
R13
R14
Emux2t1
Z41 w1661980339
R3
R4
!i122 5
R1
Z42 8/home/pwissman/cpre381/Project1Git/cpre381_project1/Control Logic/mux2t1.vhd
Z43 F/home/pwissman/cpre381/Project1Git/cpre381_project1/Control Logic/mux2t1.vhd
l0
Z44 L21 1
VT=ozIIjRfEFdj=dnZVY@D1
!s100 N9SVBX_]5CXgL@G9HIN0Y1
R8
32
R37
!i10b 1
R38
Z45 !s90 -reportprogress|300|-work|work|/home/pwissman/cpre381/Project1Git/cpre381_project1/Control Logic/mux2t1.vhd|
Z46 !s107 /home/pwissman/cpre381/Project1Git/cpre381_project1/Control Logic/mux2t1.vhd|
!i113 0
R13
R14
Astructural
R3
R4
DEx4 work 6 mux2t1 0 22 T=ozIIjRfEFdj=dnZVY@D1
!i122 5
l62
L29 68
Vnnh8RVJdcKVFFMHC^mk>X2
!s100 Hm<3AO461i<SJ0Hh10:N03
R8
32
R37
!i10b 1
R38
R45
R46
!i113 0
R13
R14
Emux2t1_n
Z47 w1666289198
R3
R4
!i122 6
R1
Z48 8/home/pwissman/cpre381/Project1Git/cpre381_project1/Control Logic/mux2t1_N.vhd
Z49 F/home/pwissman/cpre381/Project1Git/cpre381_project1/Control Logic/mux2t1_N.vhd
l0
R44
V]WjfaD9WA21?2e@<Z=>EG1
!s100 PzjR2:;1eb[e@==?_RR1:3
R8
32
Z50 !s110 1666289232
!i10b 1
Z51 !s108 1666289232.000000
Z52 !s90 -reportprogress|300|-work|work|/home/pwissman/cpre381/Project1Git/cpre381_project1/Control Logic/mux2t1_N.vhd|
Z53 !s107 /home/pwissman/cpre381/Project1Git/cpre381_project1/Control Logic/mux2t1_N.vhd|
!i113 0
R13
R14
Astructural
R3
R4
DEx4 work 8 mux2t1_n 0 22 ]WjfaD9WA21?2e@<Z=>EG1
!i122 6
l39
L30 21
Vghh^edzIST4EAi324fiR[1
!s100 `>^]M24jDEZ=7JFVDOOTo3
R8
32
R50
!i10b 1
R51
R52
R53
!i113 0
R13
R14
Eorg2
R2
R3
R4
!i122 7
R1
Z54 8/home/pwissman/cpre381/Project1Git/cpre381_project1/Control Logic/org2.vhd
Z55 F/home/pwissman/cpre381/Project1Git/cpre381_project1/Control Logic/org2.vhd
l0
R7
VhOiEZ0HVFKUfoceE;g4CN1
!s100 hJAZ>EB8bm_e<^5IFaP9e1
R8
32
R50
!i10b 1
R51
Z56 !s90 -reportprogress|300|-work|work|/home/pwissman/cpre381/Project1Git/cpre381_project1/Control Logic/org2.vhd|
Z57 !s107 /home/pwissman/cpre381/Project1Git/cpre381_project1/Control Logic/org2.vhd|
!i113 0
R13
R14
Adataflow
R3
R4
DEx4 work 4 org2 0 22 hOiEZ0HVFKUfoceE;g4CN1
!i122 7
l32
R15
VeLGLG944lJMT]Df59N0F92
!s100 nma>Pa=mMW`KzzjeW=1[d1
R8
32
R50
!i10b 1
R51
R56
R57
!i113 0
R13
R14
Etb_controldecoderog
Z58 w1666285331
Z59 DPx4 ieee 16 std_logic_textio 0 22 C8j>g0lzF^EAA]5<S6PY32
R3
R4
!i122 8
R1
Z60 8/home/pwissman/cpre381/Project1Git/cpre381_project1/Control Logic/tb_ControlDecoderOG.vhd
Z61 F/home/pwissman/cpre381/Project1Git/cpre381_project1/Control Logic/tb_ControlDecoderOG.vhd
l0
Z62 L10 1
V6dhG_OIYk6`^=>WUfMekT3
!s100 ojUTBdPAc>[@_;[YY:J`Z0
R8
32
Z63 !s110 1666289233
!i10b 1
Z64 !s108 1666289233.000000
Z65 !s90 -reportprogress|300|-work|work|/home/pwissman/cpre381/Project1Git/cpre381_project1/Control Logic/tb_ControlDecoderOG.vhd|
Z66 !s107 /home/pwissman/cpre381/Project1Git/cpre381_project1/Control Logic/tb_ControlDecoderOG.vhd|
!i113 0
R13
R14
Amixed
R59
R3
R4
DEx4 work 19 tb_controldecoderog 0 22 6dhG_OIYk6`^=>WUfMekT3
!i122 8
l33
L14 102
VABemY@gO]eRmGEJHBIYn]1
!s100 iC6AK_=jcJB^d:5bbR2`50
R8
32
R63
!i10b 1
R64
R65
R66
!i113 0
R13
R14
Etb_controldecoderrtype
Z67 w1666286354
R59
R3
R4
!i122 9
R1
Z68 8/home/pwissman/cpre381/Project1Git/cpre381_project1/Control Logic/tb_ControlDecoderRtype.vhd
Z69 F/home/pwissman/cpre381/Project1Git/cpre381_project1/Control Logic/tb_ControlDecoderRtype.vhd
l0
R62
Vb0^z[_M3<LKG8Q9z]CHNd0
!s100 91cKR`Hei^^6XzBaz[lmc3
R8
32
Z70 !s110 1666289234
!i10b 1
Z71 !s108 1666289234.000000
Z72 !s90 -reportprogress|300|-work|work|/home/pwissman/cpre381/Project1Git/cpre381_project1/Control Logic/tb_ControlDecoderRtype.vhd|
Z73 !s107 /home/pwissman/cpre381/Project1Git/cpre381_project1/Control Logic/tb_ControlDecoderRtype.vhd|
!i113 0
R13
R14
Amixed
R59
R3
R4
DEx4 work 22 tb_controldecoderrtype 0 22 b0^z[_M3<LKG8Q9z]CHNd0
!i122 9
l35
L14 124
VhLS:i04g7U6C9hKl[?=h12
!s100 ]7`VIoQo@]]R@UU]U0G>m1
R8
32
R70
!i10b 1
R71
R72
R73
!i113 0
R13
R14
Etb_controlunit
Z74 w1666289005
R59
R3
R4
!i122 10
R1
Z75 8/home/pwissman/cpre381/Project1Git/cpre381_project1/Control Logic/tb_controlUnit.vhd
Z76 F/home/pwissman/cpre381/Project1Git/cpre381_project1/Control Logic/tb_controlUnit.vhd
l0
L11 1
V@?WWSzFL>jI0d6<U73G`O1
!s100 B5?6KjP<:FI?l_@[d83=c2
R8
32
R70
!i10b 1
R71
Z77 !s90 -reportprogress|300|-work|work|/home/pwissman/cpre381/Project1Git/cpre381_project1/Control Logic/tb_controlUnit.vhd|
Z78 !s107 /home/pwissman/cpre381/Project1Git/cpre381_project1/Control Logic/tb_controlUnit.vhd|
!i113 0
R13
R14
Amixed
R59
R3
R4
DEx4 work 14 tb_controlunit 0 22 @?WWSzFL>jI0d6<U73G`O1
!i122 10
l40
L15 85
Vl2]CcoMUIhV`G;8S3nVAQ0
!s100 bIlQX3aSd2AgUbcU6mkAZ1
R8
32
R70
!i10b 1
R71
R77
R78
!i113 0
R13
R14
