{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace inst WriteOneBlock_f2r_entry_s2e_forEnd13_0 -pg 1 -lvl 2 -y 1280 -defaultsOSRD
preplace inst axi_interconnect_master -pg 1 -lvl 5 -y 1300 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 4 -y 1090 -defaultsOSRD
preplace inst IQuantize_0 -pg 1 -lvl 2 -y 210 -defaultsOSRD
preplace inst decode_start_f2r_vectorPh_s2e_forBody96Preheader_1 -pg 1 -lvl 2 -y 80 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -y 1600 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 3 -y 930 -defaultsOSRD
preplace inst ChenIDct_f2r_vectorBody_s2e_forEnd212_0 -pg 1 -lvl 2 -y 1130 -defaultsOSRD
preplace inst BoundIDctMatrix_0 -pg 1 -lvl 6 -y 1700 -defaultsOSRD
preplace inst IZigzagMatrix_f2r_forBody_s2e_forEnd_0 -pg 1 -lvl 2 -y 340 -defaultsOSRD
preplace inst ChenIDct_0 -pg 1 -lvl 2 -y 880 -defaultsOSRD
preplace inst axi_interconnect_slave -pg 1 -lvl 3 -y 420 -defaultsOSRD
preplace netloc axi_interconnect_master_M04_AXI 1 1 5 420 1010 930J 1090 1430J 980 NJ 980 2380
preplace netloc axi_interconnect_master_M08_AXI 1 1 5 430 1050 870J 1100 1410J 960 NJ 960 2410
preplace netloc axi_interconnect_master_M07_AXI 1 1 5 440 1200 NJ 1200 1420J 950 NJ 950 2420
preplace netloc WriteOneBlock_f2r_entry_s2e_forEnd13_0_m_axi_BUS_SRC 1 2 1 940
preplace netloc BoundIDctMatrix_0_interrupt 1 2 5 1060 1580 NJ 1580 NJ 1580 NJ 1580 2820
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 6 30 1290 390 420 1010 1110 1440 1000 2080 1710 N
preplace netloc decode_start_f2r_vectorPh_s2e_forBody96Preheader_1_interrupt 1 2 1 860
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 4 1 2060
preplace netloc ChenIDct_f2r_vectorBody_s2e_forEnd212_0_m_axi_BUS_SRC_DST 1 2 1 900
preplace netloc ChenIDct_0_interrupt 1 2 1 N
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 1 4 420J 1030 1030 1170 1350J 1180 2070J
preplace netloc axi_interconnect_master_M06_AXI 1 5 1 2430
preplace netloc axi_interconnect_slave_M00_AXI 1 3 1 1400
preplace netloc decode_start_f2r_vectorPh_s2e_forBody96Preheader_1_m_axi_BUS_DST 1 2 1 N
preplace netloc IZigzagMatrix_f2r_forBody_s2e_forEnd_0_interrupt 1 2 1 990
preplace netloc xlconcat_0_dout 1 3 1 1380
preplace netloc IQuantize_0_m_axi_BUS_SRC 1 2 1 1050
preplace netloc axi_interconnect_master_M03_AXI 1 1 5 430 1020 920J 1080 1370J 920 NJ 920 2440
preplace netloc ChenIDct_0_m_axi_BUS_SRC_DST 1 2 1 870
preplace netloc IQuantize_0_interrupt 1 2 1 1000
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 5 20 1040 NJ 1040 860J 1190 NJ 1190 2060
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 5 400 410 1020 1210 NJ 1210 2090 1730 NJ
preplace netloc BoundIDctMatrix_0_m_axi_BUS_DST 1 2 5 1050 1040 1340J 910 NJ 910 NJ 910 2830
preplace netloc axi_interconnect_master_M05_AXI 1 5 1 2440
preplace netloc IQuantize_0_m_axi_BUS_DST 1 2 1 890
preplace netloc IZigzagMatrix_f2r_forBody_s2e_forEnd_0_m_axi_BUS_DST 1 2 1 920
preplace netloc WriteOneBlock_f2r_entry_s2e_forEnd13_0_m_axi_BUS_DST 1 2 1 970
preplace netloc axi_interconnect_master_M01_AXI 1 1 5 440 950 960J 1060 1350J 890 NJ 890 2400
preplace netloc decode_start_f2r_vectorPh_s2e_forBody96Preheader_1_m_axi_BUS_SRC 1 2 1 N
preplace netloc WriteOneBlock_f2r_entry_s2e_forEnd13_0_interrupt 1 2 1 1040
preplace netloc axi_interconnect_master_M02_AXI 1 1 5 440 1060 910J 1070 1390J 970 NJ 970 2370
preplace netloc IZigzagMatrix_f2r_forBody_s2e_forEnd_0_m_axi_BUS_SRC 1 2 1 880
preplace netloc axi_interconnect_master_M00_AXI 1 1 5 410 1000 950J 1050 1360J 940 NJ 940 2390
preplace netloc ChenIDct_f2r_vectorBody_s2e_forEnd212_0_interrupt 1 2 1 980
levelinfo -pg 1 0 210 650 1200 1750 2230 2630 2850 -top 0 -bot 1780
",
}
{
   da_axi4_cnt: "2",
   da_clkrst_cnt: "30",
   da_zynq_ultra_ps_e_cnt: "1",
}
