#----------------------------------------------------------------------------------------------------------
# compile
#----------------------------------------------------------------------------------------------------------
# vcom -work work -2008 -explicit -stats=time,-cmd,msg ModelSim/ArithUnit.vho
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:27 on Apr 09,2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Compiling entity ArithUnit
# -- Compiling architecture structure of ArithUnit
# End time: 20:46:28 on Apr 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -work work -2008 -explicit -stats=time,-cmd,msg TBArithUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:28 on Apr 09,2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TbArithUnit
# -- Compiling architecture behavioural of TbArithUnit
# End time: 20:46:28 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -work work -2008 -explicit -stats=time,-cmd,msg ConfigExU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:28 on Apr 09,2020
# -- Loading package STANDARD
# -- Compiling configuration FuncLUSim
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity TbLogicUnit
# -- Loading architecture behavioural of TbLogicUnit
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Loading entity LogicUnit
# -- Compiling configuration TimeLUSim
# -- Loading entity TbLogicUnit
# -- Loading architecture behavioural of TbLogicUnit
# -- Loading entity LogicUnit
# -- Compiling configuration FuncAUSim
# -- Loading entity TbArithUnit
# -- Loading architecture behavioural of TbArithUnit
# -- Loading entity ArithUnit
# -- Compiling configuration TimeAUSim
# -- Loading entity TbArithUnit
# -- Loading architecture behavioural of TbArithUnit
# -- Loading entity ArithUnit
# End time: 20:46:28 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
#----------------------------------------------------------------------------------------------------------
# Start the simulation
#----------------------------------------------------------------------------------------------------------
# vsim -t 100ps -gui work.TimeAUSim -sdftyp ../DUT=ModelSim/ArithUnit.sdo
# vsim -t 100ps -gui work.TimeAUSim -sdftyp ../DUT=ModelSim/ArithUnit.sdo 
# Start time: 20:46:28 on Apr 09,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.timeausim
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading work.tbarithunit(behavioural)
# Loading work.arithunit(structure)
# Loading work.hard_block(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
# Loading instances from ModelSim/ArithUnit.sdo
# Loading timing data from ModelSim/ArithUnit.sdo
# ** Warning: Design size of 38235 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /tbarithunit File: TBArithUnit.vhd
# transcript off
#----------------------------------------------------------------------------------------------------------
# Simulation Run
#----------------------------------------------------------------------------------------------------------
# restart -f
# Loading instances from ModelSim/ArithUnit.sdo
# Loading timing data from ModelSim/ArithUnit.sdo
# ** Warning: Design size of 18876 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /tbarithunit File: TBArithUnit.vhd
# run 5320 ns
# ** Note: Simulation Completed
#    Time: 4969 ns  Iteration: 0  Instance: /tbarithunit
# transcript off
