# Verilog HDL Project: [Project Name]

This repository contains the Verilog Hardware Description Language (HDL) source code and supporting files for designing an integrated circuit (IC) that implements [brief description of IC functionality].

## Features

- Mux 2 to 1
- Mux 4 to 1
- FSM that return y1 = 1 if state == 101 and y2 = 1 if state == 0100

## Getting Started

### Prerequisites:

- Verilog simulator (ModelSim)
- Synthesis tool (Intel Quartus)


### Setup:

- Clone or download the repository.
- Install the required tools and software, following their respective installation guides.
- Open Quartus

## License

This project is licensed under the [MIT]. See the [LICENSE](LICENSE) file for details.