
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -285.18

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -20.26

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -20.26

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.55   17.88   35.98   35.98 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 17.88    0.01   35.99 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.64    8.88    7.31   43.30 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.88    0.01   43.31 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.31   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.39    8.39   library hold time
                                  8.39   data required time
-----------------------------------------------------------------------------
                                  8.39   data required time
                                -43.31   data arrival time
-----------------------------------------------------------------------------
                                 34.93   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.48   28.09   41.84   41.84 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 28.09    0.08   41.92 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.73   76.36   67.92  109.83 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 76.36    0.04  109.87 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.48    9.80   34.99  144.86 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.80    0.00  144.86 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.61   14.19   29.37  174.23 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.19    0.11  174.34 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.74   11.47   21.13  195.47 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.48    0.17  195.64 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.50   15.94   20.19  215.83 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 15.94    0.04  215.87 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.12   11.09   24.09  239.97 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.09    0.01  239.98 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.87    9.32   28.26  268.24 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.32    0.02  268.26 ^ resp_msg[13] (out)
                                268.26   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -268.26   data arrival time
-----------------------------------------------------------------------------
                                -20.26   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.48   28.09   41.84   41.84 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 28.09    0.08   41.92 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.73   76.36   67.92  109.83 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 76.36    0.04  109.87 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.48    9.80   34.99  144.86 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.80    0.00  144.86 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.61   14.19   29.37  174.23 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.19    0.11  174.34 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.74   11.47   21.13  195.47 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.48    0.17  195.64 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.50   15.94   20.19  215.83 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 15.94    0.04  215.87 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.12   11.09   24.09  239.97 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.09    0.01  239.98 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.87    9.32   28.26  268.24 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.32    0.02  268.26 ^ resp_msg[13] (out)
                                268.26   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -268.26   data arrival time
-----------------------------------------------------------------------------
                                -20.26   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
226.2499237060547

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7070

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.40131378173828

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7987

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 34

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[2]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[7]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  42.53   42.53 v dpath.b_reg.out[7]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  66.92  109.45 v _569_/SN (HAxp5_ASAP7_75t_R)
  37.74  147.19 v _303_/Y (OA211x2_ASAP7_75t_R)
  17.78  164.97 v _305_/Y (OA21x2_ASAP7_75t_R)
  20.51  185.48 v _306_/Y (OR2x2_ASAP7_75t_R)
  20.35  205.83 v _368_/Y (AO21x1_ASAP7_75t_R)
  17.31  223.14 v _370_/Y (AND3x1_ASAP7_75t_R)
  26.60  249.74 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  26.04  275.78 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
  11.04  286.82 v _450_/Y (NOR2x1_ASAP7_75t_R)
  25.58  312.40 v _451_/Y (OA33x2_ASAP7_75t_R)
   0.00  312.40 v dpath.a_reg.out[2]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         312.40   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[2]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.77  299.23   library setup time
         299.23   data required time
---------------------------------------------------------
         299.23   data required time
        -312.40   data arrival time
---------------------------------------------------------
         -13.17   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  35.98   35.98 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.33   43.30 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.01   43.31 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.31   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.39    8.39   library hold time
           8.39   data required time
---------------------------------------------------------
           8.39   data required time
         -43.31   data arrival time
---------------------------------------------------------
          34.93   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
268.2622

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-20.2622

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-7.553133

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.35e-05   5.34e-09   2.35e-04  42.0%
Combinational          1.70e-04   1.55e-04   2.17e-08   3.25e-04  58.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.78e-04   2.70e-08   5.59e-04 100.0%
                          68.1%      31.9%       0.0%
