Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jun  4 21:26:23 2020
| Host         : mohamad running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   436 |
| Unused register locations in slices containing registers |  1061 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           18 |
|      2 |           11 |
|      3 |            9 |
|      4 |           67 |
|      5 |           11 |
|      6 |           11 |
|      7 |           15 |
|      8 |           38 |
|      9 |            5 |
|     10 |           22 |
|     11 |            4 |
|     12 |            8 |
|     13 |           22 |
|     14 |            4 |
|     15 |            6 |
|    16+ |          185 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2278 |          652 |
| No           | No                    | Yes                    |             137 |           45 |
| No           | Yes                   | No                     |             684 |          264 |
| Yes          | No                    | No                     |            3178 |          934 |
| Yes          | No                    | Yes                    |              86 |           22 |
| Yes          | Yes                   | No                     |            1632 |          468 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal              |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                               | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                 | design_1_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                               | design_1_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                 | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                     |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                               | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                     |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_2/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                               | design_1_i/ila_2/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_2/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                               | design_1_i/ila_2/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                        |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_2/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                 | design_1_i/ila_2/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                               | design_1_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/ila_1/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/ila_2/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                 |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg_0[0]                                                                                                                                                                             |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                               |                2 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[27][0]                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[11][0]                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[43][0]                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[3][0]                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[2][0]                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                   | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[35][0]                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                      | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bready[0]_1[0]                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bready[0]_0[0]                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[3][0]                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                      | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                       |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                             |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bready[0]_4[0]                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bready[0]_3[0]                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bready[0]_2[0]                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bready[0][0]                                                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[3]_0[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_8_reg_14950                                                                                                                                                                                    | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[3]_4                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_4_reg_15750                                                                                                                                                                                    | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_colorFormat_reg[0]_0                                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_6_reg_15450                                                                                                                                                                                    | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_colorFormat_reg[0]_2                                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/internal_full_n_reg                                                                                                                                                                    | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                 |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                   |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                       |                4 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/internal_full_n_reg                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_667/redYuv_U/design_1_v_tpg_0_0_tpgPatternSolidRe0iy_rom_U/grp_tpgPatternSolidRed_fu_667_ap_ready                                                                                     |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_649/bluYuv_U/design_1_v_tpg_0_0_tpgPatternSolidBlYie_rom_U/grp_tpgPatternSolidBlue_fu_649_ap_ready                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[51][0]                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[3]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                      | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                      | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[19][0]                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_reg_16050                                                                                                                                                                                      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[4]_2                                                                                                                                                                        |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_12_reg_14500                                                                                                                                                                                   | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[3]_5                                                                                                                                                                        |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                   |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[2]_1[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                   |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/sel_tmp4_reg_8400                                                                                                                                                               | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelRgb_VESA_2_U/design_1_v_tpg_0_0_tpgPatternDPColordEe_rom_U/q0_reg[0]_3                                                                              |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                      | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                    | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                2 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                         |                4 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                         |                4 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                            |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                    |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/ila_2/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                            |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/ap_phi_reg_pp0_iter1_vBarSel_3_loc_2_reg_2851                                                                                                                                   | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/yCount_V_4                                                                                                                                                     |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_536/vBarSel[2]_i_1_n_2                                                                                                                                             |                4 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                            |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/ila_1/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                            |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgForeground_U0/intpix_val_0_V_1_reg_5920                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                            |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_2_reg_15900                                                                                                                                                                                    | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_colorFormat_reg[0]_8                                                                                                                                                                     |                4 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/ap_CS_fsm_reg[2]                                                                                              | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/q0_reg_0[0]                                                                                  |                1 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelYuv_601_u_2_reg_8300                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                            |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                         | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                          |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                            | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                          |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                         | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                          |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/ap_CS_fsm_reg[2]                                                                                              | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/q2_reg_0[0]                                                                                  |                1 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                         | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                          |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                            | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                          |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                            | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                          |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/ap_CS_fsm_reg[2]                                                                                              | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/SS[0]                                                                                        |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                               |                                                                                                                                                                                                                                         |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                               |                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                            |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgBackground_U0/call_ret3_tpgPatternVerticalRa_fu_625/rampVal                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                                 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                  | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgBackground_U0/call_ret16_tpgPatternDPColorRam_fu_614/call_ret16_tpgPatternDPColorRam_fu_614_ap_ready                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgBackground_U0/call_ret2_tpgPatternHorizontal_fu_707/call_ret2_tpgPatternHorizontal_fu_707_ap_ready                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgBackground_U0/call_ret13_tpgPatternVerticalHo_fu_637/call_ret13_tpgPatternVerticalHo_fu_637_ap_ready                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/ap_condition_662                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                |                4 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/ap_CS_fsm_reg[2]                                                                                              | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_19_reg_742[7]_i_1_n_2                                                                                                                                         |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_64_reg_7200                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_NS_fsm1                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_block_pp0_stage0_subdone                                                                                                                                                                                     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_CS_fsm_reg[1]_1[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgForeground_U0/outpix_val_0_V_1_reg_622[7]_i_2_n_2                                                                                                                                                                             | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/exitcond_reg_562_pp0_iter4_reg_reg[0]_1                                                                                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgForeground_U0/outpix_val_0_V_1_reg_622[7]_i_2_n_2                                                                                                                                                                             | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/exitcond_reg_562_pp0_iter4_reg_reg[0]                                                                                                                                                        |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgForeground_U0/outpix_val_0_V_1_reg_622[7]_i_2_n_2                                                                                                                                                                             | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/exitcond_reg_562_pp0_iter4_reg_reg[0]_0                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId[7]_i_1_n_2                                                                                                                                                                                       | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_colorFormat[7]_i_1_n_2                                                                                                                                                                                    | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_dpYUVCoef[7]_i_1_n_2                                                                                                                                                                                      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_dpDynamicRange[7]_i_1_n_2                                                                                                                                                                                 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_motionSpeed[7]_i_1_n_2                                                                                                                                                                                    | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_maskId[7]_i_1_n_2                                                                                                                                                                                         | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ovrlayId[7]_i_1_n_2                                                                                                                                                                                       | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_15_reg_14200                                                                                                                                                                                   | design_1_i/v_tpg_0/inst/tpgBackground_U0/outpix_val_0_V_15_reg_1420[7]_i_1_n_2                                                                                                                                                          |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_15_reg_14200                                                                                                                                                                                   | design_1_i/v_tpg_0/inst/tpgBackground_U0/outpix_val_1_V_17_reg_1425[7]_i_1_n_2                                                                                                                                                          |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_15_reg_14200                                                                                                                                                                                   | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/y_reg_405_reg[7]_0                                                                                                                                                                           |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_2_reg_15900                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/waddr                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/grp_tpgPatternDPColorSqu_fu_438_ap_ready                                                                                                                                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/ap_phi_reg_pp0_iter1_hBarSel_5_0_loc_reg_300                                                                                                                   |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                    |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                    |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                     | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                    |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                               |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_2/U0/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                           | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                       |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                           | design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                 |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state_reg[1][0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_2/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                           | design_1_i/ila_2/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                 |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_2/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                           | design_1_i/ila_2/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                       |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_536/ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_1952                                                                                                                                     | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_536/yCount_V_3                                                                                                                                                     |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_569/grp_reg_ap_uint_10_s_fu_192/ap_enable_reg_pp0_iter1_reg[0]                                                                                                                      | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_569/grp_reg_ap_uint_10_s_fu_192/SR[0]                                                                                                                              |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                       |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_2/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_503/ap_phi_reg_pp0_iter2_vBarSel_2_loc_2_reg_2012                                                                                                                                   | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_503/yCount_V                                                                                                                                                       |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                           | design_1_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                       |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                           | design_1_i/ila_1/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                 |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_503/ap_condition_222                                                                                                                                                                | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_536/SR[0]                                                                                                                                                          |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_reg_16050                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_12_reg_14500                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_1/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                               |                2 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                   |                8 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_569/vHatch[0]_i_2_n_2                                                                                                                                                               | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_569/vHatch0                                                                                                                                                        |                4 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_8_reg_14950                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                       | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                 |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                                                                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in                                                 |                                                                                                                                                                                                                                         |                4 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                      | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                 |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                               |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[2]_0[0]                                                                                     |                                                                                                                                                                                                                                         |                5 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                              | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                |                2 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                              | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                |                3 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_536/ap_condition_220                                                                                                                                                                | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_536/ap_phi_reg_pp0_iter2_hBarSel_0_loc_reg_210                                                                                                                     |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                              | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                               | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                |                3 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                               | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                               |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                              | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                |                2 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                               | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                |                2 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                               | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                |                2 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                               | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                |                2 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                               | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                              | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                     |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                              | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                |                3 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                               | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                |                2 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                               | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                              | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                |                2 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                              | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                              | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                |                2 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen41_in                                                 |                                                                                                                                                                                                                                         |                3 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_590/ap_condition_173                                                                                                                                                                 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_590/ap_phi_reg_pp0_iter2_hBarSel_4_0_loc_reg_154                                                                                                                    |                5 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                9 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                               |                5 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_1/U0/ila_core_inst/xsdb_memory_read_inst/data_out_en_1                                                                                                                                                                                    | design_1_i/ila_1/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]_2                                                                                                                                                        |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_536/tpgBarSelYuv_y352_U/design_1_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/E[0]                                                                                                          |                                                                                                                                                                                                                                         |                3 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_590/tpgBarSelYuv_y_U/design_1_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/E[0]                                                                                                              |                                                                                                                                                                                                                                         |                3 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                7 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_CS_fsm_state14                                                                                                                                                                                               | design_1_i/v_tpg_0/inst/tpgBackground_U0/y_reg_405                                                                                                                                                                                      |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                               |                9 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                               |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                               |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorR[15]_i_1_n_2                                                                                                                                                                                     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/E[0]                                                                                                                                                                             | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/SR[0]                                                                                                                                                           |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_294/ap_NS_fsm1                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_300/ap_NS_fsm1                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/ap_CS_fsm_state8                                                                                                                                                                                         | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_294/SR[0]                                                                                                                                                   |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/ap_enable_reg_pp0_iter0_reg_0                                                                                                                                                                            | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/ap_NS_fsm1                                                                                                                                                                              |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/fid_toggle_reg_5240                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgBackground_U0/x_2_reg_14150                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_CS_fsm_reg[1]_0[1]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgBackground_U0/internal_full_n_reg[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgBackground_U0/internal_full_n_reg_1[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgBackground_U0/internal_full_n_reg_3[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_CS_fsm_state10                                                                                                                                                                                               | design_1_i/v_tpg_0/inst/tpgForeground_U0/y_reg_259                                                                                                                                                                                      |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgForeground_U0/exitcond_reg_562_reg[0]_1                                                                                                                                                                                       | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                       |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgForeground_U0/x_1_reg_566[0]_i_1_n_2                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgForeground_U0/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_CS_fsm_reg[1]_0[1]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgForeground_U0/internal_full_n_reg_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgForeground_U0/internal_full_n_reg[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ar_hs                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_2                                                                                                                                                                            | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                 |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContDelta[15]_i_1_n_2                                                                                                                                                                            | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                 |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_crossHairX[15]_i_1_n_2                                                                                                                                                                                    | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                 |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_field_id[15]_i_1_n_2                                                                                                                                                                                      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                 |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_crossHairY[15]_i_1_n_2                                                                                                                                                                                    | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                 |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxSize[15]_i_1_n_2                                                                                                                                                                                       | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                 |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorB[15]_i_1_n_2                                                                                                                                                                                     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/p_0_in0                                                                                                                                                                                                       | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_width[15]_i_1_n_2                                                                                                                                                                                         | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_2/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/E[0]                                                                                                                                                                                                          | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                 |               10 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/waddr_reg[4]_0[0]                                                                                                                                                                                             | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                 |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorG[15]_i_1_n_2                                                                                                                                                                                     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                 |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                       | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                             |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                         | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg_0[0]                                                                                                                                                                             |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgForeground_U0/intpix_val_0_V_1_reg_5920                                                                                                                                                                                       | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_379/exitcond_reg_562_pp0_iter2_reg_reg[0]                                                                                                                           |                4 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[3]_3[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[2]_0[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/ila_2/U0/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                               |                9 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                 | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                |                6 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                |                6 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/ap_CS_fsm_reg[2]                                                                                              | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                 |               12 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                               |                                                                                                                                                                                                                                         |                9 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/AXI_video_strm_V_data_V_1_load_A                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/AXI_video_strm_V_data_V_1_load_B                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter6_tmp_val_0_V_reg_330[7]_i_1_n_2                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgForeground_U0/intpix_val_0_V_2_reg_607[7]_i_1_n_2                                                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter5_outpix_val_0_V_reg_307[7]_i_1_n_2                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgForeground_U0/tmp_val_0_V_1_reg_571[7]_i_1_n_2                                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_enable_reg_pp0_iter9_reg[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |               16 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/tmp_val_0_V_reg_5570                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter3_outpix_val_0_V_reg_307[7]_i_1_n_2                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter4_outpix_val_0_V_reg_307[7]_i_1_n_2                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter2_outpix_val_0_V_reg_307[7]_i_1_n_2                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_569/grp_reg_ap_uint_10_s_fu_192/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |               12 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                |               13 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                |                6 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                |                7 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelYuv_709_y_U/design_1_v_tpg_0_0_tpgPatternDPColorjbC_rom_U/E[0]                                                                                                       |                                                                                                                                                                                                                                         |                6 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                7 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                               |                                                                                                                                                                                                                                         |                6 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                             |                                                                                                                                                                                                                                         |                6 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             29 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             29 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             29 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                6 |             31 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                      | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/ila_1/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                 |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/ap_condition_247                                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/ap_condition_172                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/zonePlateVDelta[0]_i_1_n_2                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/storemerge1_reg_5910                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_694/call_ret15_tpgPRBS_fu_694_ap_ready                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               14 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               12 |             35 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             41 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/ila_2/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                 |               17 |             44 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_294/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               13 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                       | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                 |               19 |             52 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               23 |             67 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                 |               42 |             87 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_block_pp0_stage0_subdone                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               31 |             99 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               31 |            103 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_2/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               30 |            103 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               23 |            103 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/ap_CS_fsm_reg[2]                                                                                              |                                                                                                                                                                                                                                         |               48 |            147 |
|  design_1_i/clk_wiz_0/inst/clk_out1     | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/ap_CS_fsm_reg[2]                                                                                                                                                                       |                                                                                                                                                                                                                                         |               48 |            222 |
|  design_1_i/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              630 |           2276 |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


