 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : LCD_CTRL
Version: O-2018.06
Date   : Fri Feb 17 18:02:14 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: operation_point_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: matrix_reg[13][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LCD_CTRL           tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  operation_point_reg[0]/CK (DFFRX2)       0.00       0.50 r
  operation_point_reg[0]/QN (DFFRX2)       0.51       1.01 f
  U4391/Y (CLKBUFX3)                       0.61       1.62 f
  U8023/Y (NAND2BX1)                       0.54       2.16 r
  U8024/Y (NOR2X1)                         0.35       2.51 f
  U8026/Y (NAND2X1)                        0.50       3.01 r
  U3254/Y (OAI21X2)                        0.46       3.46 f
  U3660/Y (INVX1)                          0.83       4.30 r
  U7348/Y (NOR2X1)                         0.51       4.81 f
  U3066/Y (AND2X2)                         0.59       5.40 f
  U3381/Y (CLKBUFX3)                       0.92       6.32 f
  U7526/Y (AO22X1)                         0.63       6.95 f
  U7527/Y (AOI221XL)                       0.52       7.47 r
  U7534/Y (NAND4X1)                        0.29       7.76 f
  U3286/Y (AOI22XL)                        0.49       8.26 r
  U3190/Y (OAI221X4)                       0.46       8.72 f
  U3261/Y (NAND2BXL)                       0.43       9.15 f
  U8037/Y (OAI222XL)                       0.89      10.03 r
  U8038/Y (OAI222XL)                       0.46      10.50 f
  U8044/Y (AO22X1)                         0.47      10.97 f
  U3962/Y (OAI21XL)                        0.27      11.24 r
  U3332/Y (CLKBUFX3)                       0.71      11.95 r
  U3607/Y (CLKINVX1)                       0.25      12.20 f
  U3606/Y (CLKBUFX3)                       0.75      12.95 f
  U3322/Y (OAI22XL)                        0.84      13.79 r
  U3435/Y (CLKINVX1)                       0.51      14.30 f
  U8046/Y (OAI222XL)                       0.85      15.16 r
  U8047/Y (OAI222XL)                       0.46      15.62 f
  U8058/Y (AO22X1)                         0.47      16.09 f
  U3125/Y (OAI21XL)                        0.51      16.60 r
  U3373/Y (INVX3)                          0.44      17.04 f
  U4322/Y (AO22X1)                         0.48      17.52 f
  U7958/Y (AOI22X1)                        0.24      17.75 r
  U7959/Y (AOI2BB2X1)                      0.66      18.41 r
  U7972/Y (OAI211X1)                       0.32      18.74 f
  U4374/Y (AO22X1)                         0.45      19.19 f
  U4373/Y (AND2X2)                         0.57      19.76 f
  U3976/Y (CLKBUFX3)                       0.88      20.64 f
  U5858/Y (AOI222XL)                       0.83      21.47 r
  U5856/Y (OAI211X1)                       0.28      21.74 f
  matrix_reg[13][5]/D (DFFRX1)             0.00      21.74 f
  data arrival time                                  21.74

  clock clk (rise edge)                   24.00      24.00
  clock network delay (ideal)              0.50      24.50
  clock uncertainty                       -0.10      24.40
  matrix_reg[13][5]/CK (DFFRX1)            0.00      24.40 r
  library setup time                      -0.25      24.15
  data required time                                 24.15
  -----------------------------------------------------------
  data required time                                 24.15
  data arrival time                                 -21.74
  -----------------------------------------------------------
  slack (MET)                                         2.40


1
