$date
	Thu Oct 15 07:15:53 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dff_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ reset $end
$scope module dff_0 $end
$var wire 1 % clk $end
$var wire 1 & d $end
$var wire 1 ' reset $end
$var reg 1 ( q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
1'
0&
0%
1$
0#
0"
x!
$end
#2
0(
0!
1"
1%
#4
0"
0%
1#
1&
0$
0'
#6
1(
1!
1"
1%
#8
0"
0%
#10
0(
0!
1"
1%
0#
0&
#12
0"
0%
1#
1&
#14
1(
1!
1"
1%
#16
0"
0%
#18
1"
1%
#20
0"
0%
