// Seed: 1153643467
module module_0 (
    input tri1 id_0
    , id_3,
    input supply1 id_1
);
  assign id_3 = -1'b0;
  parameter id_4 = -1;
  assign id_3 = -1;
  assign module_1._id_13 = 0;
  parameter id_5 = -1;
  always @(id_5 or posedge id_0 & id_4);
endmodule
module module_1 #(
    parameter id_13 = 32'd48
) (
    output wand id_0,
    output supply0 id_1,
    output wire id_2,
    output tri0 id_3,
    input supply1 id_4,
    input tri id_5,
    output wire id_6,
    output supply1 id_7,
    input wire id_8,
    input uwire id_9,
    input supply0 id_10
    , id_22,
    output wor id_11,
    input supply1 id_12,
    input supply1 _id_13,
    output tri0 id_14,
    output wor id_15,
    output tri1 id_16,
    output tri id_17,
    input wire id_18,
    input wire id_19,
    input wor id_20
);
  logic [1 : id_13] id_23;
  module_0 modCall_1 (
      id_20,
      id_10
  );
endmodule
