-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep  4 09:44:18 MDT 2019
-- Date        : Thu Sep 19 12:55:00 2019
-- Host        : Ubu running 64-bit Ubuntu 18.04.3 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /media/sf_Projects-shared/ZynqRobotController/FPGA/Zynq_Robot_Controller_v2/Zynq_Robot_Controller.srcs/sources_1/bd/ControllerBD/ip/ControllerBD_PWM_Reader_8CH_0_0/ControllerBD_PWM_Reader_8CH_0_0_sim_netlist.vhdl
-- Design      : ControllerBD_PWM_Reader_8CH_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ControllerBD_PWM_Reader_8CH_0_0_PWM_Reader_8CH is
  port (
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_1_dutycycle_counter_reg[10]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_1_dutycycle_counter_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_1_dutycycle_counter_reg[11]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_1_dutycycle_counter_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_1_dutycycle_counter_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_1_dutycycle_counter_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_2_dutycycle_counter_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_2_dutycycle_counter_reg[10]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_2_dutycycle_counter_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_2_dutycycle_counter_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_2_dutycycle_counter_reg[11]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_2_dutycycle_counter_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_2_dutycycle_counter_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_2_dutycycle_counter_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_3_dutycycle_counter_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_3_dutycycle_counter_reg[10]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_3_dutycycle_counter_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_3_dutycycle_counter_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_3_dutycycle_counter_reg[11]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_3_dutycycle_counter_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_3_dutycycle_counter_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_3_dutycycle_counter_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_4_dutycycle_counter_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_4_dutycycle_counter_reg[10]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_4_dutycycle_counter_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_4_dutycycle_counter_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_4_dutycycle_counter_reg[11]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_4_dutycycle_counter_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_4_dutycycle_counter_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_4_dutycycle_counter_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_5_dutycycle_counter_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_5_dutycycle_counter_reg[10]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_5_dutycycle_counter_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_5_dutycycle_counter_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_5_dutycycle_counter_reg[11]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_5_dutycycle_counter_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_5_dutycycle_counter_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_5_dutycycle_counter_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_6_dutycycle_counter_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_6_dutycycle_counter_reg[10]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_6_dutycycle_counter_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_6_dutycycle_counter_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_6_dutycycle_counter_reg[11]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_6_dutycycle_counter_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_6_dutycycle_counter_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_6_dutycycle_counter_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_7_dutycycle_counter_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_7_dutycycle_counter_reg[10]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_7_dutycycle_counter_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_7_dutycycle_counter_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_7_dutycycle_counter_reg[11]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_7_dutycycle_counter_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_7_dutycycle_counter_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_7_dutycycle_counter_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_8_dutycycle_counter_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_8_dutycycle_counter_reg[10]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_8_dutycycle_counter_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_8_dutycycle_counter_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_8_dutycycle_counter_reg[11]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_8_dutycycle_counter_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_8_dutycycle_counter_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_8_dutycycle_counter_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \channel_2_dutycycle_o_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \channel_3_dutycycle_o_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \channel_4_dutycycle_o_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \channel_5_dutycycle_o_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \channel_6_dutycycle_o_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \channel_7_dutycycle_o_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \channel_8_dutycycle_o_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    channel_1_i : in STD_LOGIC;
    clock : in STD_LOGIC;
    channel_2_i : in STD_LOGIC;
    channel_3_i : in STD_LOGIC;
    channel_4_i : in STD_LOGIC;
    channel_5_i : in STD_LOGIC;
    channel_6_i : in STD_LOGIC;
    channel_7_i : in STD_LOGIC;
    channel_8_i : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_2_dutycycle_o_reg[1]_i_3_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_2_dutycycle_o_reg[1]_i_3_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_3_dutycycle_o_reg[1]_i_3_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_3_dutycycle_o_reg[1]_i_3_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_4_dutycycle_o_reg[1]_i_3_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_4_dutycycle_o_reg[1]_i_3_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_5_dutycycle_o_reg[1]_i_3_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_5_dutycycle_o_reg[1]_i_3_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_6_dutycycle_o_reg[1]_i_3_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_6_dutycycle_o_reg[1]_i_3_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_7_dutycycle_o_reg[1]_i_3_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_7_dutycycle_o_reg[1]_i_3_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_8_dutycycle_o_reg[1]_i_3_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_8_dutycycle_o_reg[1]_i_3_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_1_dutycycle_o_reg[11]_i_38_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_2_dutycycle_o_reg[11]_i_38_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_3_dutycycle_o_reg[11]_i_38_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_4_dutycycle_o_reg[11]_i_38_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_5_dutycycle_o_reg[11]_i_38_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_6_dutycycle_o_reg[11]_i_38_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_7_dutycycle_o_reg[11]_i_38_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_8_dutycycle_o_reg[11]_i_38_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_1_dutycycle_o_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_2_dutycycle_o_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_3_dutycycle_o_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_4_dutycycle_o_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_5_dutycycle_o_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_6_dutycycle_o_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_7_dutycycle_o_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_8_dutycycle_o_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_1_dutycycle_o_reg[11]_i_19_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_1_dutycycle_o_reg[11]_i_6_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_2_dutycycle_o_reg[11]_i_19_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_2_dutycycle_o_reg[11]_i_6_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_3_dutycycle_o_reg[11]_i_19_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_3_dutycycle_o_reg[11]_i_6_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_4_dutycycle_o_reg[11]_i_19_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_4_dutycycle_o_reg[11]_i_6_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_5_dutycycle_o_reg[11]_i_19_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_5_dutycycle_o_reg[11]_i_6_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_6_dutycycle_o_reg[11]_i_19_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_6_dutycycle_o_reg[11]_i_6_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_7_dutycycle_o_reg[11]_i_19_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_7_dutycycle_o_reg[11]_i_6_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_8_dutycycle_o_reg[11]_i_19_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_8_dutycycle_o_reg[11]_i_6_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ControllerBD_PWM_Reader_8CH_0_0_PWM_Reader_8CH : entity is "PWM_Reader_8CH";
end ControllerBD_PWM_Reader_8CH_0_0_PWM_Reader_8CH;

architecture STRUCTURE of ControllerBD_PWM_Reader_8CH_0_0_PWM_Reader_8CH is
  signal channel_1_dutycycle_counter0 : STD_LOGIC;
  signal \channel_1_dutycycle_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter[0]_i_3_n_0\ : STD_LOGIC;
  signal channel_1_dutycycle_counter_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \channel_1_dutycycle_counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \^channel_1_dutycycle_counter_reg[10]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^channel_1_dutycycle_counter_reg[11]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \channel_1_dutycycle_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \^channel_1_dutycycle_counter_reg[15]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^channel_1_dutycycle_counter_reg[16]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \channel_1_dutycycle_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \^channel_1_dutycycle_counter_reg[7]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \channel_1_dutycycle_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \channel_1_dutycycle_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[0]_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[10]_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_100_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_101_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_10_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_11_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_12_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_13_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_14_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_15_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_16_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_17_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_18_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_20_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_21_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_22_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_23_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_24_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_25_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_26_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_27_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_2_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_31_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_32_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_33_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_34_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_39_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_3_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_40_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_41_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_42_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_43_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_44_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_45_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_46_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_57_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_58_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_59_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_60_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_61_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_62_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_63_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_64_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_65_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_66_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_67_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_68_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_70_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_71_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_72_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_73_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_74_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_75_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_76_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_77_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_87_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_88_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_89_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_90_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_91_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_92_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_93_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_94_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_95_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_96_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_97_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_98_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_99_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_10_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_11_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_13_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_14_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_15_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_16_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_17_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_18_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_19_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_20_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_26_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_31_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_32_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_33_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_34_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_35_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_36_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_37_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_38_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_39_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_40_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_41_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_42_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_43_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_44_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_45_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_46_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_4_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_52_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_53_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_54_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_55_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_56_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_57_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_58_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_59_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_5_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_60_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_61_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_62_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_63_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_64_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_65_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_66_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_67_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_69_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_6_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_70_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_71_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_72_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_73_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_74_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_75_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_76_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_77_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_78_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_79_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_7_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_80_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_81_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_82_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_83_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_84_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_8_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_9_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[2]_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[3]_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[3]_i_3_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[4]_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[5]_i_10_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[5]_i_13_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[5]_i_14_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[5]_i_15_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[5]_i_16_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[5]_i_17_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[5]_i_18_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[5]_i_19_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[5]_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[5]_i_20_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[5]_i_21_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[5]_i_22_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[5]_i_23_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[5]_i_24_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[5]_i_25_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[5]_i_26_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[5]_i_27_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[5]_i_3_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[5]_i_4_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[5]_i_5_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[5]_i_6_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[5]_i_7_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[5]_i_8_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[5]_i_9_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[6]_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[7]_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[8]_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[9]_i_10_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[9]_i_12_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[9]_i_13_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[9]_i_14_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[9]_i_15_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[9]_i_16_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[9]_i_17_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[9]_i_18_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[9]_i_19_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[9]_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[9]_i_3_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[9]_i_4_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[9]_i_5_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[9]_i_6_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[9]_i_7_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[9]_i_8_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[9]_i_9_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_19_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_19_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_19_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_19_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_30_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_30_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_30_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_30_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_35_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_35_n_7\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_36_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_36_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_36_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_36_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_36_n_4\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_36_n_5\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_36_n_6\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_36_n_7\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_37_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_38_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_38_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_38_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_38_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_4_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_4_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_4_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_56_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_56_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_56_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_56_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_5_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_69_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_69_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_69_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_69_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_6_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_6_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_6_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_8_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_8_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_8_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_8_n_4\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_8_n_5\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_8_n_6\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_8_n_7\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_9_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_9_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_9_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_9_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_12_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_12_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_12_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_21_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_21_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_21_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_21_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_21_n_4\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_21_n_5\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_21_n_6\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_21_n_7\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_22_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_22_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_22_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_22_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_22_n_4\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_22_n_5\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_22_n_6\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_22_n_7\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_24_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_24_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_24_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_24_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_24_n_4\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_24_n_5\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_24_n_6\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_25_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_25_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_25_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_25_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_2_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_30_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_30_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_30_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_30_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_30_n_4\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_3_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_3_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_3_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_47_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_47_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_47_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_47_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_68_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_68_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_68_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_68_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[5]_i_11_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[5]_i_11_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[5]_i_11_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[5]_i_11_n_4\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[5]_i_11_n_5\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[5]_i_11_n_6\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[5]_i_11_n_7\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[5]_i_12_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[5]_i_12_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[5]_i_12_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[5]_i_12_n_4\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[5]_i_12_n_5\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[5]_i_12_n_6\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[5]_i_12_n_7\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[5]_i_2_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[5]_i_2_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[9]_i_11_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[9]_i_11_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[9]_i_11_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[9]_i_11_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[9]_i_11_n_4\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[9]_i_11_n_5\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[9]_i_11_n_6\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[9]_i_11_n_7\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[9]_i_2_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[9]_i_2_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[9]_i_2_n_3\ : STD_LOGIC;
  signal channel_1_stage_1 : STD_LOGIC;
  signal channel_1_stage_2 : STD_LOGIC;
  signal \channel_1_timeout_counter[0]_i_2_n_0\ : STD_LOGIC;
  signal \channel_1_timeout_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal channel_1_timeout_counter_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \channel_1_timeout_counter_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \channel_1_timeout_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal channel_2_dutycycle_counter0 : STD_LOGIC;
  signal \channel_2_dutycycle_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter[0]_i_3_n_0\ : STD_LOGIC;
  signal channel_2_dutycycle_counter_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \channel_2_dutycycle_counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \^channel_2_dutycycle_counter_reg[10]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^channel_2_dutycycle_counter_reg[11]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \channel_2_dutycycle_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \^channel_2_dutycycle_counter_reg[15]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^channel_2_dutycycle_counter_reg[16]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \channel_2_dutycycle_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \^channel_2_dutycycle_counter_reg[7]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \channel_2_dutycycle_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \channel_2_dutycycle_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[0]_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[10]_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_100_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_101_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_10_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_11_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_12_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_13_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_14_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_15_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_16_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_17_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_18_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_20_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_21_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_22_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_23_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_24_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_25_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_26_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_27_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_2_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_31_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_32_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_33_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_34_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_39_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_3_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_40_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_41_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_42_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_43_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_44_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_45_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_46_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_57_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_58_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_59_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_60_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_61_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_62_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_63_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_64_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_65_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_66_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_67_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_68_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_70_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_71_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_72_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_73_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_74_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_75_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_76_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_77_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_87_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_88_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_89_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_90_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_91_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_92_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_93_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_94_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_95_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_96_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_97_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_98_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_99_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_10_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_11_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_13_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_14_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_15_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_16_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_17_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_18_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_19_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_20_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_26_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_31_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_32_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_33_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_34_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_35_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_36_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_37_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_38_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_39_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_40_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_41_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_42_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_43_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_44_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_45_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_46_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_4_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_52_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_53_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_54_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_55_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_56_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_57_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_58_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_59_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_5_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_60_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_61_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_62_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_63_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_64_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_65_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_66_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_67_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_69_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_6_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_70_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_71_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_72_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_73_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_74_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_75_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_76_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_77_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_78_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_79_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_7_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_80_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_81_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_82_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_83_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_84_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_8_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_9_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[2]_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[3]_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[3]_i_3_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[4]_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[5]_i_10_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[5]_i_13_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[5]_i_14_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[5]_i_15_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[5]_i_16_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[5]_i_17_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[5]_i_18_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[5]_i_19_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[5]_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[5]_i_20_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[5]_i_21_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[5]_i_22_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[5]_i_23_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[5]_i_24_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[5]_i_25_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[5]_i_26_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[5]_i_27_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[5]_i_3_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[5]_i_4_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[5]_i_5_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[5]_i_6_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[5]_i_7_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[5]_i_8_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[5]_i_9_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[6]_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[7]_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[8]_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[9]_i_10_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[9]_i_12_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[9]_i_13_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[9]_i_14_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[9]_i_15_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[9]_i_16_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[9]_i_17_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[9]_i_18_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[9]_i_19_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[9]_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[9]_i_3_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[9]_i_4_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[9]_i_5_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[9]_i_6_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[9]_i_7_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[9]_i_8_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[9]_i_9_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_19_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_19_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_19_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_19_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_30_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_30_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_30_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_30_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_35_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_35_n_7\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_36_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_36_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_36_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_36_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_36_n_4\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_36_n_5\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_36_n_6\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_36_n_7\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_37_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_38_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_38_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_38_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_38_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_4_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_4_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_4_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_56_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_56_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_56_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_56_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_5_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_69_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_69_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_69_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_69_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_6_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_6_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_6_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_8_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_8_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_8_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_8_n_4\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_8_n_5\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_8_n_6\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_8_n_7\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_9_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_9_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_9_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_9_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_12_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_12_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_12_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_21_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_21_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_21_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_21_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_21_n_4\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_21_n_5\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_21_n_6\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_21_n_7\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_22_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_22_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_22_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_22_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_22_n_4\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_22_n_5\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_22_n_6\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_22_n_7\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_24_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_24_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_24_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_24_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_24_n_4\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_24_n_5\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_24_n_6\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_25_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_25_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_25_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_25_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_2_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_30_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_30_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_30_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_30_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_30_n_4\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_3_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_3_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_3_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_47_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_47_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_47_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_47_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_68_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_68_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_68_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_68_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[5]_i_11_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[5]_i_11_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[5]_i_11_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[5]_i_11_n_4\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[5]_i_11_n_5\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[5]_i_11_n_6\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[5]_i_11_n_7\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[5]_i_12_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[5]_i_12_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[5]_i_12_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[5]_i_12_n_4\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[5]_i_12_n_5\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[5]_i_12_n_6\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[5]_i_12_n_7\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[5]_i_2_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[5]_i_2_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[9]_i_11_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[9]_i_11_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[9]_i_11_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[9]_i_11_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[9]_i_11_n_4\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[9]_i_11_n_5\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[9]_i_11_n_6\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[9]_i_11_n_7\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[9]_i_2_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[9]_i_2_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[9]_i_2_n_3\ : STD_LOGIC;
  signal channel_2_stage_1 : STD_LOGIC;
  signal channel_2_stage_2 : STD_LOGIC;
  signal \channel_2_timeout_counter[0]_i_2_n_0\ : STD_LOGIC;
  signal \channel_2_timeout_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal channel_2_timeout_counter_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \channel_2_timeout_counter_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \channel_2_timeout_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal channel_3_dutycycle_counter0 : STD_LOGIC;
  signal \channel_3_dutycycle_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter[0]_i_3_n_0\ : STD_LOGIC;
  signal channel_3_dutycycle_counter_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \channel_3_dutycycle_counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \^channel_3_dutycycle_counter_reg[10]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^channel_3_dutycycle_counter_reg[11]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \channel_3_dutycycle_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \^channel_3_dutycycle_counter_reg[15]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^channel_3_dutycycle_counter_reg[16]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \channel_3_dutycycle_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \^channel_3_dutycycle_counter_reg[7]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \channel_3_dutycycle_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \channel_3_dutycycle_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[0]_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[10]_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_100_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_101_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_10_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_11_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_12_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_13_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_14_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_15_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_16_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_17_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_18_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_20_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_21_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_22_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_23_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_24_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_25_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_26_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_27_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_2_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_31_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_32_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_33_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_34_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_39_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_3_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_40_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_41_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_42_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_43_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_44_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_45_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_46_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_57_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_58_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_59_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_60_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_61_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_62_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_63_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_64_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_65_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_66_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_67_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_68_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_70_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_71_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_72_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_73_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_74_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_75_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_76_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_77_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_87_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_88_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_89_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_90_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_91_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_92_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_93_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_94_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_95_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_96_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_97_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_98_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_99_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_10_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_11_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_13_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_14_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_15_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_16_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_17_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_18_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_19_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_20_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_26_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_31_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_32_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_33_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_34_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_35_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_36_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_37_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_38_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_39_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_40_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_41_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_42_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_43_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_44_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_45_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_46_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_4_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_52_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_53_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_54_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_55_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_56_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_57_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_58_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_59_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_5_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_60_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_61_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_62_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_63_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_64_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_65_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_66_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_67_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_69_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_6_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_70_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_71_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_72_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_73_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_74_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_75_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_76_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_77_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_78_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_79_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_7_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_80_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_81_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_82_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_83_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_84_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_8_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_9_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[2]_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[3]_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[3]_i_3_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[4]_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[5]_i_10_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[5]_i_13_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[5]_i_14_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[5]_i_15_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[5]_i_16_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[5]_i_17_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[5]_i_18_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[5]_i_19_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[5]_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[5]_i_20_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[5]_i_21_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[5]_i_22_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[5]_i_23_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[5]_i_24_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[5]_i_25_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[5]_i_26_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[5]_i_27_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[5]_i_3_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[5]_i_4_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[5]_i_5_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[5]_i_6_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[5]_i_7_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[5]_i_8_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[5]_i_9_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[6]_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[7]_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[8]_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[9]_i_10_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[9]_i_12_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[9]_i_13_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[9]_i_14_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[9]_i_15_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[9]_i_16_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[9]_i_17_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[9]_i_18_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[9]_i_19_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[9]_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[9]_i_3_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[9]_i_4_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[9]_i_5_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[9]_i_6_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[9]_i_7_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[9]_i_8_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[9]_i_9_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_19_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_19_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_19_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_19_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_30_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_30_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_30_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_30_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_35_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_35_n_7\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_36_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_36_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_36_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_36_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_36_n_4\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_36_n_5\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_36_n_6\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_36_n_7\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_37_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_38_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_38_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_38_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_38_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_4_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_4_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_4_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_56_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_56_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_56_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_56_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_5_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_69_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_69_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_69_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_69_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_6_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_6_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_6_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_8_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_8_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_8_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_8_n_4\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_8_n_5\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_8_n_6\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_8_n_7\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_9_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_9_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_9_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_9_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_12_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_12_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_12_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_21_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_21_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_21_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_21_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_21_n_4\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_21_n_5\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_21_n_6\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_21_n_7\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_22_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_22_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_22_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_22_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_22_n_4\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_22_n_5\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_22_n_6\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_22_n_7\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_24_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_24_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_24_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_24_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_24_n_4\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_24_n_5\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_24_n_6\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_25_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_25_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_25_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_25_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_2_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_30_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_30_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_30_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_30_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_30_n_4\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_3_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_3_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_3_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_47_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_47_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_47_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_47_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_68_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_68_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_68_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_68_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[5]_i_11_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[5]_i_11_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[5]_i_11_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[5]_i_11_n_4\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[5]_i_11_n_5\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[5]_i_11_n_6\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[5]_i_11_n_7\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[5]_i_12_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[5]_i_12_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[5]_i_12_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[5]_i_12_n_4\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[5]_i_12_n_5\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[5]_i_12_n_6\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[5]_i_12_n_7\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[5]_i_2_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[5]_i_2_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[9]_i_11_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[9]_i_11_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[9]_i_11_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[9]_i_11_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[9]_i_11_n_4\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[9]_i_11_n_5\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[9]_i_11_n_6\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[9]_i_11_n_7\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[9]_i_2_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[9]_i_2_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[9]_i_2_n_3\ : STD_LOGIC;
  signal channel_3_stage_1 : STD_LOGIC;
  signal channel_3_stage_2 : STD_LOGIC;
  signal \channel_3_timeout_counter[0]_i_2_n_0\ : STD_LOGIC;
  signal \channel_3_timeout_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal channel_3_timeout_counter_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \channel_3_timeout_counter_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \channel_3_timeout_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal channel_4_dutycycle_counter0 : STD_LOGIC;
  signal \channel_4_dutycycle_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter[0]_i_3_n_0\ : STD_LOGIC;
  signal channel_4_dutycycle_counter_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \channel_4_dutycycle_counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \^channel_4_dutycycle_counter_reg[10]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^channel_4_dutycycle_counter_reg[11]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \channel_4_dutycycle_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \^channel_4_dutycycle_counter_reg[15]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^channel_4_dutycycle_counter_reg[16]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \channel_4_dutycycle_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \^channel_4_dutycycle_counter_reg[7]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \channel_4_dutycycle_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \channel_4_dutycycle_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[0]_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[10]_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_100_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_101_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_10_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_11_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_12_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_13_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_14_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_15_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_16_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_17_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_18_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_20_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_21_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_22_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_23_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_24_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_25_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_26_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_27_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_2_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_31_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_32_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_33_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_34_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_39_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_3_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_40_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_41_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_42_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_43_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_44_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_45_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_46_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_57_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_58_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_59_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_60_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_61_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_62_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_63_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_64_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_65_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_66_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_67_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_68_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_70_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_71_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_72_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_73_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_74_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_75_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_76_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_77_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_87_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_88_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_89_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_90_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_91_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_92_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_93_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_94_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_95_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_96_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_97_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_98_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_99_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_10_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_11_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_13_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_14_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_15_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_16_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_17_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_18_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_19_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_20_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_26_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_31_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_32_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_33_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_34_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_35_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_36_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_37_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_38_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_39_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_40_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_41_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_42_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_43_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_44_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_45_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_46_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_4_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_52_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_53_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_54_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_55_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_56_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_57_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_58_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_59_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_5_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_60_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_61_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_62_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_63_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_64_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_65_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_66_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_67_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_69_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_6_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_70_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_71_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_72_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_73_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_74_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_75_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_76_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_77_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_78_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_79_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_7_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_80_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_81_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_82_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_83_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_84_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_8_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_9_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[2]_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[3]_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[3]_i_3_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[4]_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[5]_i_10_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[5]_i_13_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[5]_i_14_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[5]_i_15_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[5]_i_16_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[5]_i_17_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[5]_i_18_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[5]_i_19_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[5]_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[5]_i_20_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[5]_i_21_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[5]_i_22_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[5]_i_23_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[5]_i_24_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[5]_i_25_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[5]_i_26_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[5]_i_27_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[5]_i_3_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[5]_i_4_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[5]_i_5_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[5]_i_6_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[5]_i_7_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[5]_i_8_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[5]_i_9_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[6]_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[7]_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[8]_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[9]_i_10_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[9]_i_12_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[9]_i_13_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[9]_i_14_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[9]_i_15_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[9]_i_16_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[9]_i_17_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[9]_i_18_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[9]_i_19_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[9]_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[9]_i_3_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[9]_i_4_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[9]_i_5_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[9]_i_6_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[9]_i_7_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[9]_i_8_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[9]_i_9_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_19_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_19_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_19_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_19_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_30_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_30_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_30_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_30_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_35_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_35_n_7\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_36_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_36_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_36_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_36_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_36_n_4\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_36_n_5\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_36_n_6\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_36_n_7\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_37_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_38_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_38_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_38_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_38_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_4_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_4_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_4_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_56_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_56_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_56_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_56_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_5_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_69_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_69_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_69_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_69_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_6_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_6_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_6_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_8_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_8_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_8_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_8_n_4\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_8_n_5\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_8_n_6\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_8_n_7\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_9_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_9_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_9_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_9_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_12_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_12_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_12_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_21_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_21_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_21_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_21_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_21_n_4\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_21_n_5\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_21_n_6\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_21_n_7\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_22_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_22_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_22_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_22_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_22_n_4\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_22_n_5\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_22_n_6\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_22_n_7\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_24_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_24_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_24_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_24_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_24_n_4\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_24_n_5\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_24_n_6\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_25_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_25_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_25_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_25_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_2_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_30_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_30_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_30_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_30_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_30_n_4\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_3_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_3_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_3_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_47_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_47_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_47_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_47_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_68_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_68_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_68_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_68_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[5]_i_11_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[5]_i_11_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[5]_i_11_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[5]_i_11_n_4\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[5]_i_11_n_5\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[5]_i_11_n_6\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[5]_i_11_n_7\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[5]_i_12_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[5]_i_12_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[5]_i_12_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[5]_i_12_n_4\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[5]_i_12_n_5\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[5]_i_12_n_6\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[5]_i_12_n_7\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[5]_i_2_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[5]_i_2_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[9]_i_11_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[9]_i_11_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[9]_i_11_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[9]_i_11_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[9]_i_11_n_4\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[9]_i_11_n_5\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[9]_i_11_n_6\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[9]_i_11_n_7\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[9]_i_2_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[9]_i_2_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[9]_i_2_n_3\ : STD_LOGIC;
  signal channel_4_stage_1 : STD_LOGIC;
  signal channel_4_stage_2 : STD_LOGIC;
  signal \channel_4_timeout_counter[0]_i_2_n_0\ : STD_LOGIC;
  signal \channel_4_timeout_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal channel_4_timeout_counter_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \channel_4_timeout_counter_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \channel_4_timeout_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal channel_5_dutycycle_counter0 : STD_LOGIC;
  signal \channel_5_dutycycle_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter[0]_i_3_n_0\ : STD_LOGIC;
  signal channel_5_dutycycle_counter_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \channel_5_dutycycle_counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \^channel_5_dutycycle_counter_reg[10]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^channel_5_dutycycle_counter_reg[11]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \channel_5_dutycycle_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \^channel_5_dutycycle_counter_reg[15]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^channel_5_dutycycle_counter_reg[16]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \channel_5_dutycycle_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \^channel_5_dutycycle_counter_reg[7]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \channel_5_dutycycle_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \channel_5_dutycycle_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[0]_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[10]_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_100_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_101_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_10_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_11_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_12_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_13_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_14_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_15_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_16_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_17_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_18_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_20_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_21_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_22_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_23_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_24_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_25_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_26_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_27_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_2_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_31_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_32_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_33_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_34_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_39_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_3_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_40_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_41_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_42_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_43_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_44_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_45_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_46_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_57_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_58_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_59_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_60_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_61_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_62_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_63_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_64_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_65_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_66_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_67_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_68_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_70_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_71_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_72_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_73_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_74_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_75_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_76_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_77_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_87_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_88_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_89_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_90_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_91_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_92_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_93_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_94_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_95_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_96_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_97_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_98_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_99_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_10_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_11_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_13_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_14_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_15_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_16_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_17_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_18_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_19_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_20_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_26_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_31_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_32_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_33_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_34_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_35_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_36_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_37_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_38_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_39_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_40_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_41_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_42_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_43_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_44_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_45_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_46_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_4_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_52_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_53_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_54_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_55_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_56_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_57_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_58_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_59_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_5_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_60_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_61_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_62_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_63_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_64_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_65_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_66_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_67_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_69_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_6_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_70_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_71_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_72_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_73_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_74_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_75_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_76_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_77_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_78_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_79_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_7_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_80_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_81_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_82_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_83_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_84_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_8_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_9_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[2]_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[3]_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[3]_i_3_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[4]_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[5]_i_10_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[5]_i_13_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[5]_i_14_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[5]_i_15_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[5]_i_16_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[5]_i_17_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[5]_i_18_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[5]_i_19_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[5]_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[5]_i_20_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[5]_i_21_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[5]_i_22_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[5]_i_23_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[5]_i_24_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[5]_i_25_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[5]_i_26_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[5]_i_27_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[5]_i_3_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[5]_i_4_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[5]_i_5_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[5]_i_6_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[5]_i_7_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[5]_i_8_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[5]_i_9_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[6]_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[7]_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[8]_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[9]_i_10_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[9]_i_12_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[9]_i_13_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[9]_i_14_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[9]_i_15_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[9]_i_16_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[9]_i_17_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[9]_i_18_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[9]_i_19_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[9]_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[9]_i_3_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[9]_i_4_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[9]_i_5_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[9]_i_6_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[9]_i_7_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[9]_i_8_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[9]_i_9_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_19_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_19_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_19_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_19_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_30_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_30_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_30_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_30_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_35_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_35_n_7\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_36_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_36_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_36_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_36_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_36_n_4\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_36_n_5\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_36_n_6\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_36_n_7\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_37_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_38_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_38_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_38_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_38_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_4_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_4_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_4_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_56_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_56_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_56_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_56_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_5_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_69_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_69_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_69_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_69_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_6_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_6_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_6_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_8_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_8_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_8_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_8_n_4\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_8_n_5\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_8_n_6\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_8_n_7\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_9_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_9_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_9_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_9_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_12_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_12_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_12_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_21_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_21_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_21_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_21_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_21_n_4\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_21_n_5\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_21_n_6\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_21_n_7\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_22_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_22_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_22_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_22_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_22_n_4\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_22_n_5\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_22_n_6\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_22_n_7\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_24_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_24_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_24_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_24_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_24_n_4\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_24_n_5\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_24_n_6\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_25_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_25_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_25_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_25_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_2_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_30_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_30_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_30_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_30_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_30_n_4\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_3_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_3_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_3_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_47_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_47_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_47_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_47_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_68_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_68_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_68_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_68_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[5]_i_11_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[5]_i_11_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[5]_i_11_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[5]_i_11_n_4\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[5]_i_11_n_5\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[5]_i_11_n_6\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[5]_i_11_n_7\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[5]_i_12_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[5]_i_12_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[5]_i_12_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[5]_i_12_n_4\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[5]_i_12_n_5\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[5]_i_12_n_6\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[5]_i_12_n_7\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[5]_i_2_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[5]_i_2_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[9]_i_11_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[9]_i_11_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[9]_i_11_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[9]_i_11_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[9]_i_11_n_4\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[9]_i_11_n_5\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[9]_i_11_n_6\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[9]_i_11_n_7\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[9]_i_2_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[9]_i_2_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[9]_i_2_n_3\ : STD_LOGIC;
  signal channel_5_stage_1 : STD_LOGIC;
  signal channel_5_stage_2 : STD_LOGIC;
  signal \channel_5_timeout_counter[0]_i_2_n_0\ : STD_LOGIC;
  signal \channel_5_timeout_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal channel_5_timeout_counter_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \channel_5_timeout_counter_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \channel_5_timeout_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal channel_6_dutycycle_counter0 : STD_LOGIC;
  signal \channel_6_dutycycle_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter[0]_i_3_n_0\ : STD_LOGIC;
  signal channel_6_dutycycle_counter_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \channel_6_dutycycle_counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \^channel_6_dutycycle_counter_reg[10]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^channel_6_dutycycle_counter_reg[11]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \channel_6_dutycycle_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \^channel_6_dutycycle_counter_reg[15]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^channel_6_dutycycle_counter_reg[16]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \channel_6_dutycycle_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \^channel_6_dutycycle_counter_reg[7]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \channel_6_dutycycle_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \channel_6_dutycycle_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[0]_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[10]_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_100_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_101_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_10_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_11_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_12_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_13_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_14_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_15_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_16_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_17_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_18_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_20_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_21_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_22_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_23_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_24_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_25_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_26_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_27_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_2_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_31_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_32_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_33_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_34_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_39_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_3_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_40_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_41_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_42_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_43_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_44_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_45_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_46_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_57_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_58_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_59_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_60_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_61_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_62_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_63_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_64_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_65_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_66_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_67_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_68_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_70_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_71_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_72_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_73_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_74_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_75_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_76_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_77_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_87_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_88_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_89_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_90_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_91_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_92_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_93_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_94_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_95_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_96_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_97_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_98_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_99_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_10_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_11_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_13_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_14_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_15_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_16_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_17_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_18_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_19_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_20_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_26_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_31_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_32_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_33_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_34_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_35_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_36_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_37_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_38_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_39_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_40_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_41_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_42_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_43_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_44_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_45_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_46_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_4_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_52_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_53_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_54_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_55_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_56_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_57_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_58_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_59_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_5_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_60_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_61_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_62_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_63_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_64_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_65_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_66_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_67_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_69_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_6_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_70_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_71_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_72_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_73_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_74_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_75_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_76_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_77_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_78_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_79_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_7_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_80_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_81_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_82_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_83_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_84_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_8_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_9_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[2]_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[3]_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[3]_i_3_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[4]_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[5]_i_10_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[5]_i_13_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[5]_i_14_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[5]_i_15_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[5]_i_16_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[5]_i_17_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[5]_i_18_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[5]_i_19_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[5]_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[5]_i_20_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[5]_i_21_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[5]_i_22_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[5]_i_23_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[5]_i_24_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[5]_i_25_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[5]_i_26_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[5]_i_27_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[5]_i_3_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[5]_i_4_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[5]_i_5_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[5]_i_6_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[5]_i_7_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[5]_i_8_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[5]_i_9_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[6]_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[7]_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[8]_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[9]_i_10_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[9]_i_12_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[9]_i_13_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[9]_i_14_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[9]_i_15_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[9]_i_16_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[9]_i_17_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[9]_i_18_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[9]_i_19_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[9]_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[9]_i_3_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[9]_i_4_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[9]_i_5_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[9]_i_6_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[9]_i_7_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[9]_i_8_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[9]_i_9_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_19_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_19_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_19_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_19_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_30_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_30_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_30_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_30_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_35_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_35_n_7\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_36_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_36_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_36_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_36_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_36_n_4\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_36_n_5\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_36_n_6\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_36_n_7\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_37_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_38_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_38_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_38_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_38_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_4_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_4_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_4_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_56_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_56_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_56_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_56_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_5_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_69_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_69_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_69_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_69_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_6_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_6_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_6_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_8_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_8_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_8_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_8_n_4\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_8_n_5\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_8_n_6\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_8_n_7\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_9_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_9_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_9_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_9_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_12_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_12_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_12_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_21_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_21_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_21_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_21_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_21_n_4\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_21_n_5\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_21_n_6\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_21_n_7\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_22_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_22_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_22_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_22_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_22_n_4\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_22_n_5\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_22_n_6\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_22_n_7\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_24_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_24_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_24_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_24_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_24_n_4\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_24_n_5\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_24_n_6\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_25_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_25_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_25_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_25_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_2_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_30_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_30_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_30_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_30_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_30_n_4\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_3_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_3_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_3_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_47_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_47_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_47_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_47_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_68_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_68_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_68_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_68_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[5]_i_11_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[5]_i_11_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[5]_i_11_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[5]_i_11_n_4\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[5]_i_11_n_5\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[5]_i_11_n_6\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[5]_i_11_n_7\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[5]_i_12_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[5]_i_12_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[5]_i_12_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[5]_i_12_n_4\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[5]_i_12_n_5\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[5]_i_12_n_6\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[5]_i_12_n_7\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[5]_i_2_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[5]_i_2_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[9]_i_11_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[9]_i_11_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[9]_i_11_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[9]_i_11_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[9]_i_11_n_4\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[9]_i_11_n_5\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[9]_i_11_n_6\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[9]_i_11_n_7\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[9]_i_2_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[9]_i_2_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[9]_i_2_n_3\ : STD_LOGIC;
  signal channel_6_stage_1 : STD_LOGIC;
  signal channel_6_stage_2 : STD_LOGIC;
  signal \channel_6_timeout_counter[0]_i_2_n_0\ : STD_LOGIC;
  signal \channel_6_timeout_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal channel_6_timeout_counter_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \channel_6_timeout_counter_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \channel_6_timeout_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal channel_7_dutycycle_counter0 : STD_LOGIC;
  signal \channel_7_dutycycle_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter[0]_i_3_n_0\ : STD_LOGIC;
  signal channel_7_dutycycle_counter_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \channel_7_dutycycle_counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \^channel_7_dutycycle_counter_reg[10]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^channel_7_dutycycle_counter_reg[11]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \channel_7_dutycycle_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \^channel_7_dutycycle_counter_reg[15]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^channel_7_dutycycle_counter_reg[16]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \channel_7_dutycycle_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \^channel_7_dutycycle_counter_reg[7]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \channel_7_dutycycle_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \channel_7_dutycycle_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[0]_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[10]_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_100_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_101_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_10_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_11_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_12_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_13_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_14_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_15_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_16_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_17_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_18_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_20_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_21_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_22_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_23_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_24_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_25_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_26_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_27_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_2_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_31_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_32_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_33_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_34_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_39_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_3_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_40_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_41_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_42_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_43_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_44_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_45_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_46_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_57_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_58_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_59_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_60_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_61_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_62_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_63_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_64_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_65_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_66_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_67_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_68_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_70_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_71_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_72_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_73_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_74_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_75_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_76_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_77_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_87_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_88_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_89_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_90_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_91_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_92_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_93_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_94_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_95_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_96_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_97_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_98_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_99_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_10_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_11_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_13_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_14_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_15_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_16_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_17_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_18_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_19_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_20_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_26_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_31_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_32_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_33_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_34_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_35_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_36_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_37_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_38_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_39_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_40_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_41_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_42_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_43_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_44_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_45_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_46_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_4_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_52_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_53_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_54_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_55_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_56_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_57_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_58_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_59_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_5_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_60_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_61_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_62_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_63_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_64_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_65_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_66_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_67_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_69_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_6_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_70_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_71_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_72_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_73_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_74_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_75_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_76_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_77_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_78_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_79_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_7_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_80_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_81_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_82_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_83_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_84_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_8_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_9_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[2]_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[3]_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[3]_i_3_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[4]_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[5]_i_10_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[5]_i_13_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[5]_i_14_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[5]_i_15_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[5]_i_16_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[5]_i_17_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[5]_i_18_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[5]_i_19_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[5]_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[5]_i_20_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[5]_i_21_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[5]_i_22_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[5]_i_23_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[5]_i_24_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[5]_i_25_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[5]_i_26_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[5]_i_27_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[5]_i_3_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[5]_i_4_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[5]_i_5_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[5]_i_6_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[5]_i_7_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[5]_i_8_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[5]_i_9_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[6]_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[7]_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[8]_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[9]_i_10_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[9]_i_12_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[9]_i_13_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[9]_i_14_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[9]_i_15_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[9]_i_16_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[9]_i_17_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[9]_i_18_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[9]_i_19_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[9]_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[9]_i_3_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[9]_i_4_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[9]_i_5_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[9]_i_6_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[9]_i_7_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[9]_i_8_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[9]_i_9_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_19_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_19_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_19_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_19_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_30_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_30_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_30_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_30_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_35_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_35_n_7\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_36_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_36_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_36_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_36_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_36_n_4\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_36_n_5\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_36_n_6\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_36_n_7\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_37_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_38_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_38_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_38_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_38_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_4_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_4_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_4_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_56_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_56_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_56_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_56_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_5_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_69_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_69_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_69_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_69_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_6_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_6_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_6_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_8_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_8_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_8_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_8_n_4\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_8_n_5\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_8_n_6\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_8_n_7\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_9_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_9_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_9_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_9_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_12_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_12_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_12_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_21_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_21_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_21_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_21_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_21_n_4\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_21_n_5\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_21_n_6\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_21_n_7\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_22_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_22_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_22_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_22_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_22_n_4\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_22_n_5\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_22_n_6\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_22_n_7\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_24_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_24_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_24_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_24_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_24_n_4\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_24_n_5\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_24_n_6\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_25_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_25_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_25_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_25_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_2_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_30_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_30_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_30_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_30_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_30_n_4\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_3_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_3_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_3_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_47_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_47_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_47_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_47_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_68_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_68_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_68_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_68_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[5]_i_11_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[5]_i_11_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[5]_i_11_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[5]_i_11_n_4\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[5]_i_11_n_5\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[5]_i_11_n_6\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[5]_i_11_n_7\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[5]_i_12_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[5]_i_12_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[5]_i_12_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[5]_i_12_n_4\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[5]_i_12_n_5\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[5]_i_12_n_6\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[5]_i_12_n_7\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[5]_i_2_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[5]_i_2_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[9]_i_11_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[9]_i_11_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[9]_i_11_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[9]_i_11_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[9]_i_11_n_4\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[9]_i_11_n_5\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[9]_i_11_n_6\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[9]_i_11_n_7\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[9]_i_2_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[9]_i_2_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[9]_i_2_n_3\ : STD_LOGIC;
  signal channel_7_stage_1 : STD_LOGIC;
  signal channel_7_stage_2 : STD_LOGIC;
  signal \channel_7_timeout_counter[0]_i_2_n_0\ : STD_LOGIC;
  signal \channel_7_timeout_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal channel_7_timeout_counter_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \channel_7_timeout_counter_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \channel_7_timeout_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal channel_8_dutycycle_counter0 : STD_LOGIC;
  signal \channel_8_dutycycle_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter[0]_i_3_n_0\ : STD_LOGIC;
  signal channel_8_dutycycle_counter_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \channel_8_dutycycle_counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \^channel_8_dutycycle_counter_reg[10]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^channel_8_dutycycle_counter_reg[11]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \channel_8_dutycycle_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \^channel_8_dutycycle_counter_reg[15]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^channel_8_dutycycle_counter_reg[16]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \channel_8_dutycycle_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \^channel_8_dutycycle_counter_reg[7]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \channel_8_dutycycle_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \channel_8_dutycycle_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[0]_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[10]_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_100_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_101_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_10_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_11_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_12_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_13_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_14_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_15_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_16_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_17_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_18_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_20_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_21_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_22_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_23_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_24_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_25_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_26_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_27_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_2_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_31_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_32_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_33_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_34_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_39_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_3_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_40_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_41_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_42_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_43_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_44_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_45_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_46_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_57_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_58_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_59_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_60_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_61_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_62_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_63_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_64_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_65_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_66_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_67_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_68_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_70_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_71_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_72_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_73_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_74_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_75_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_76_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_77_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_87_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_88_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_89_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_90_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_91_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_92_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_93_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_94_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_95_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_96_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_97_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_98_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_99_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_10_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_11_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_13_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_14_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_15_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_16_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_17_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_18_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_19_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_20_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_26_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_31_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_32_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_33_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_34_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_35_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_36_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_37_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_38_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_39_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_40_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_41_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_42_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_43_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_44_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_45_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_46_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_4_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_52_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_53_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_54_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_55_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_56_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_57_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_58_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_59_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_5_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_60_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_61_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_62_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_63_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_64_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_65_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_66_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_67_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_69_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_6_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_70_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_71_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_72_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_73_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_74_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_75_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_76_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_77_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_78_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_79_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_7_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_80_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_81_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_82_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_83_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_84_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_8_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_9_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[2]_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[3]_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[3]_i_3_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[4]_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[5]_i_10_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[5]_i_13_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[5]_i_14_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[5]_i_15_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[5]_i_16_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[5]_i_17_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[5]_i_18_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[5]_i_19_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[5]_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[5]_i_20_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[5]_i_21_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[5]_i_22_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[5]_i_23_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[5]_i_24_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[5]_i_25_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[5]_i_26_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[5]_i_27_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[5]_i_3_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[5]_i_4_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[5]_i_5_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[5]_i_6_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[5]_i_7_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[5]_i_8_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[5]_i_9_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[6]_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[7]_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[8]_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[9]_i_10_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[9]_i_12_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[9]_i_13_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[9]_i_14_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[9]_i_15_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[9]_i_16_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[9]_i_17_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[9]_i_18_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[9]_i_19_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[9]_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[9]_i_3_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[9]_i_4_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[9]_i_5_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[9]_i_6_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[9]_i_7_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[9]_i_8_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[9]_i_9_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_19_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_19_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_19_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_19_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_30_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_30_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_30_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_30_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_35_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_35_n_7\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_36_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_36_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_36_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_36_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_36_n_4\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_36_n_5\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_36_n_6\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_36_n_7\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_37_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_38_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_38_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_38_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_38_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_4_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_4_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_4_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_56_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_56_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_56_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_56_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_5_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_69_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_69_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_69_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_69_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_6_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_6_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_6_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_8_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_8_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_8_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_8_n_4\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_8_n_5\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_8_n_6\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_8_n_7\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_9_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_9_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_9_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_9_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_12_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_12_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_12_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_21_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_21_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_21_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_21_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_21_n_4\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_21_n_5\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_21_n_6\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_21_n_7\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_22_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_22_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_22_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_22_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_22_n_4\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_22_n_5\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_22_n_6\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_22_n_7\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_24_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_24_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_24_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_24_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_24_n_4\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_24_n_5\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_24_n_6\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_25_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_25_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_25_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_25_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_2_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_30_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_30_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_30_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_30_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_30_n_4\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_3_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_3_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_3_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_47_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_47_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_47_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_47_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_68_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_68_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_68_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_68_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[5]_i_11_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[5]_i_11_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[5]_i_11_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[5]_i_11_n_4\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[5]_i_11_n_5\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[5]_i_11_n_6\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[5]_i_11_n_7\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[5]_i_12_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[5]_i_12_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[5]_i_12_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[5]_i_12_n_4\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[5]_i_12_n_5\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[5]_i_12_n_6\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[5]_i_12_n_7\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[5]_i_2_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[5]_i_2_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[9]_i_11_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[9]_i_11_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[9]_i_11_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[9]_i_11_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[9]_i_11_n_4\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[9]_i_11_n_5\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[9]_i_11_n_6\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[9]_i_11_n_7\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[9]_i_2_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[9]_i_2_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[9]_i_2_n_3\ : STD_LOGIC;
  signal channel_8_stage_1 : STD_LOGIC;
  signal channel_8_stage_2 : STD_LOGIC;
  signal \channel_8_timeout_counter[0]_i_2_n_0\ : STD_LOGIC;
  signal \channel_8_timeout_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal channel_8_timeout_counter_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \channel_8_timeout_counter_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \channel_8_timeout_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 12 to 12 );
  signal p_1_in : STD_LOGIC;
  signal \NLW_channel_1_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_1_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_channel_1_dutycycle_o_reg[11]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_1_dutycycle_o_reg[11]_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_1_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_1_dutycycle_o_reg[11]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_1_dutycycle_o_reg[11]_i_37_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_1_dutycycle_o_reg[11]_i_37_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_1_dutycycle_o_reg[11]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_1_dutycycle_o_reg[11]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_1_dutycycle_o_reg[11]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_1_dutycycle_o_reg[11]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_channel_1_dutycycle_o_reg[11]_i_56_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_1_dutycycle_o_reg[11]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_1_dutycycle_o_reg[11]_i_69_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_1_dutycycle_o_reg[11]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_channel_1_dutycycle_o_reg[11]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_1_dutycycle_o_reg[1]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_1_dutycycle_o_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_channel_1_dutycycle_o_reg[1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_1_dutycycle_o_reg[1]_i_47_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_channel_1_timeout_counter_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_channel_2_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_2_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_channel_2_dutycycle_o_reg[11]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_2_dutycycle_o_reg[11]_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_2_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_2_dutycycle_o_reg[11]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_2_dutycycle_o_reg[11]_i_37_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_2_dutycycle_o_reg[11]_i_37_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_2_dutycycle_o_reg[11]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_2_dutycycle_o_reg[11]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_2_dutycycle_o_reg[11]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_2_dutycycle_o_reg[11]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_channel_2_dutycycle_o_reg[11]_i_56_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_2_dutycycle_o_reg[11]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_2_dutycycle_o_reg[11]_i_69_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_2_dutycycle_o_reg[11]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_channel_2_dutycycle_o_reg[11]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_2_dutycycle_o_reg[1]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_2_dutycycle_o_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_channel_2_dutycycle_o_reg[1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_2_dutycycle_o_reg[1]_i_47_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_channel_2_timeout_counter_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_channel_3_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_3_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_channel_3_dutycycle_o_reg[11]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_3_dutycycle_o_reg[11]_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_3_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_3_dutycycle_o_reg[11]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_3_dutycycle_o_reg[11]_i_37_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_3_dutycycle_o_reg[11]_i_37_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_3_dutycycle_o_reg[11]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_3_dutycycle_o_reg[11]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_3_dutycycle_o_reg[11]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_3_dutycycle_o_reg[11]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_channel_3_dutycycle_o_reg[11]_i_56_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_3_dutycycle_o_reg[11]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_3_dutycycle_o_reg[11]_i_69_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_3_dutycycle_o_reg[11]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_channel_3_dutycycle_o_reg[11]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_3_dutycycle_o_reg[1]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_3_dutycycle_o_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_channel_3_dutycycle_o_reg[1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_3_dutycycle_o_reg[1]_i_47_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_channel_3_timeout_counter_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_channel_4_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_4_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_channel_4_dutycycle_o_reg[11]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_4_dutycycle_o_reg[11]_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_4_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_4_dutycycle_o_reg[11]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_4_dutycycle_o_reg[11]_i_37_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_4_dutycycle_o_reg[11]_i_37_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_4_dutycycle_o_reg[11]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_4_dutycycle_o_reg[11]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_4_dutycycle_o_reg[11]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_4_dutycycle_o_reg[11]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_channel_4_dutycycle_o_reg[11]_i_56_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_4_dutycycle_o_reg[11]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_4_dutycycle_o_reg[11]_i_69_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_4_dutycycle_o_reg[11]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_channel_4_dutycycle_o_reg[11]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_4_dutycycle_o_reg[1]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_4_dutycycle_o_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_channel_4_dutycycle_o_reg[1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_4_dutycycle_o_reg[1]_i_47_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_channel_4_timeout_counter_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_channel_5_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_5_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_channel_5_dutycycle_o_reg[11]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_5_dutycycle_o_reg[11]_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_5_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_5_dutycycle_o_reg[11]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_5_dutycycle_o_reg[11]_i_37_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_5_dutycycle_o_reg[11]_i_37_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_5_dutycycle_o_reg[11]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_5_dutycycle_o_reg[11]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_5_dutycycle_o_reg[11]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_5_dutycycle_o_reg[11]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_channel_5_dutycycle_o_reg[11]_i_56_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_5_dutycycle_o_reg[11]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_5_dutycycle_o_reg[11]_i_69_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_5_dutycycle_o_reg[11]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_channel_5_dutycycle_o_reg[11]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_5_dutycycle_o_reg[1]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_5_dutycycle_o_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_channel_5_dutycycle_o_reg[1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_5_dutycycle_o_reg[1]_i_47_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_channel_5_timeout_counter_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_channel_6_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_6_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_channel_6_dutycycle_o_reg[11]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_6_dutycycle_o_reg[11]_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_6_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_6_dutycycle_o_reg[11]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_6_dutycycle_o_reg[11]_i_37_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_6_dutycycle_o_reg[11]_i_37_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_6_dutycycle_o_reg[11]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_6_dutycycle_o_reg[11]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_6_dutycycle_o_reg[11]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_6_dutycycle_o_reg[11]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_channel_6_dutycycle_o_reg[11]_i_56_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_6_dutycycle_o_reg[11]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_6_dutycycle_o_reg[11]_i_69_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_6_dutycycle_o_reg[11]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_channel_6_dutycycle_o_reg[11]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_6_dutycycle_o_reg[1]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_6_dutycycle_o_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_channel_6_dutycycle_o_reg[1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_6_dutycycle_o_reg[1]_i_47_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_channel_6_timeout_counter_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_channel_7_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_7_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_channel_7_dutycycle_o_reg[11]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_7_dutycycle_o_reg[11]_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_7_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_7_dutycycle_o_reg[11]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_7_dutycycle_o_reg[11]_i_37_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_7_dutycycle_o_reg[11]_i_37_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_7_dutycycle_o_reg[11]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_7_dutycycle_o_reg[11]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_7_dutycycle_o_reg[11]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_7_dutycycle_o_reg[11]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_channel_7_dutycycle_o_reg[11]_i_56_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_7_dutycycle_o_reg[11]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_7_dutycycle_o_reg[11]_i_69_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_7_dutycycle_o_reg[11]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_channel_7_dutycycle_o_reg[11]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_7_dutycycle_o_reg[1]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_7_dutycycle_o_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_channel_7_dutycycle_o_reg[1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_7_dutycycle_o_reg[1]_i_47_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_channel_7_timeout_counter_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_channel_8_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_8_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_channel_8_dutycycle_o_reg[11]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_8_dutycycle_o_reg[11]_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_8_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_8_dutycycle_o_reg[11]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_8_dutycycle_o_reg[11]_i_37_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_8_dutycycle_o_reg[11]_i_37_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_8_dutycycle_o_reg[11]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_8_dutycycle_o_reg[11]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_8_dutycycle_o_reg[11]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_8_dutycycle_o_reg[11]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_channel_8_dutycycle_o_reg[11]_i_56_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_8_dutycycle_o_reg[11]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_8_dutycycle_o_reg[11]_i_69_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_8_dutycycle_o_reg[11]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_channel_8_dutycycle_o_reg[11]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_8_dutycycle_o_reg[1]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_8_dutycycle_o_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_channel_8_dutycycle_o_reg[1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_8_dutycycle_o_reg[1]_i_47_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_channel_8_timeout_counter_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute HLUTNM : string;
  attribute HLUTNM of \channel_1_dutycycle_o[11]_i_16\ : label is "lutpair15";
  attribute HLUTNM of \channel_1_dutycycle_o[1]_i_10\ : label is "lutpair5";
  attribute HLUTNM of \channel_1_dutycycle_o[1]_i_11\ : label is "lutpair4";
  attribute HLUTNM of \channel_1_dutycycle_o[1]_i_13\ : label is "lutpair2";
  attribute HLUTNM of \channel_1_dutycycle_o[1]_i_14\ : label is "lutpair1";
  attribute HLUTNM of \channel_1_dutycycle_o[1]_i_15\ : label is "lutpair0";
  attribute HLUTNM of \channel_1_dutycycle_o[1]_i_17\ : label is "lutpair3";
  attribute HLUTNM of \channel_1_dutycycle_o[1]_i_18\ : label is "lutpair2";
  attribute HLUTNM of \channel_1_dutycycle_o[1]_i_19\ : label is "lutpair1";
  attribute HLUTNM of \channel_1_dutycycle_o[1]_i_20\ : label is "lutpair0";
  attribute HLUTNM of \channel_1_dutycycle_o[1]_i_4\ : label is "lutpair6";
  attribute HLUTNM of \channel_1_dutycycle_o[1]_i_5\ : label is "lutpair5";
  attribute HLUTNM of \channel_1_dutycycle_o[1]_i_6\ : label is "lutpair4";
  attribute HLUTNM of \channel_1_dutycycle_o[1]_i_7\ : label is "lutpair3";
  attribute HLUTNM of \channel_1_dutycycle_o[1]_i_8\ : label is "lutpair7";
  attribute HLUTNM of \channel_1_dutycycle_o[1]_i_9\ : label is "lutpair6";
  attribute HLUTNM of \channel_1_dutycycle_o[5]_i_10\ : label is "lutpair8";
  attribute HLUTNM of \channel_1_dutycycle_o[5]_i_3\ : label is "lutpair10";
  attribute HLUTNM of \channel_1_dutycycle_o[5]_i_4\ : label is "lutpair9";
  attribute HLUTNM of \channel_1_dutycycle_o[5]_i_5\ : label is "lutpair8";
  attribute HLUTNM of \channel_1_dutycycle_o[5]_i_6\ : label is "lutpair7";
  attribute HLUTNM of \channel_1_dutycycle_o[5]_i_7\ : label is "lutpair11";
  attribute HLUTNM of \channel_1_dutycycle_o[5]_i_8\ : label is "lutpair10";
  attribute HLUTNM of \channel_1_dutycycle_o[5]_i_9\ : label is "lutpair9";
  attribute HLUTNM of \channel_1_dutycycle_o[9]_i_10\ : label is "lutpair12";
  attribute HLUTNM of \channel_1_dutycycle_o[9]_i_3\ : label is "lutpair14";
  attribute HLUTNM of \channel_1_dutycycle_o[9]_i_4\ : label is "lutpair13";
  attribute HLUTNM of \channel_1_dutycycle_o[9]_i_5\ : label is "lutpair12";
  attribute HLUTNM of \channel_1_dutycycle_o[9]_i_6\ : label is "lutpair11";
  attribute HLUTNM of \channel_1_dutycycle_o[9]_i_7\ : label is "lutpair15";
  attribute HLUTNM of \channel_1_dutycycle_o[9]_i_8\ : label is "lutpair14";
  attribute HLUTNM of \channel_1_dutycycle_o[9]_i_9\ : label is "lutpair13";
  attribute HLUTNM of \channel_2_dutycycle_o[11]_i_16\ : label is "lutpair31";
  attribute HLUTNM of \channel_2_dutycycle_o[1]_i_10\ : label is "lutpair21";
  attribute HLUTNM of \channel_2_dutycycle_o[1]_i_11\ : label is "lutpair20";
  attribute HLUTNM of \channel_2_dutycycle_o[1]_i_13\ : label is "lutpair18";
  attribute HLUTNM of \channel_2_dutycycle_o[1]_i_14\ : label is "lutpair17";
  attribute HLUTNM of \channel_2_dutycycle_o[1]_i_15\ : label is "lutpair16";
  attribute HLUTNM of \channel_2_dutycycle_o[1]_i_17\ : label is "lutpair19";
  attribute HLUTNM of \channel_2_dutycycle_o[1]_i_18\ : label is "lutpair18";
  attribute HLUTNM of \channel_2_dutycycle_o[1]_i_19\ : label is "lutpair17";
  attribute HLUTNM of \channel_2_dutycycle_o[1]_i_20\ : label is "lutpair16";
  attribute HLUTNM of \channel_2_dutycycle_o[1]_i_4\ : label is "lutpair22";
  attribute HLUTNM of \channel_2_dutycycle_o[1]_i_5\ : label is "lutpair21";
  attribute HLUTNM of \channel_2_dutycycle_o[1]_i_6\ : label is "lutpair20";
  attribute HLUTNM of \channel_2_dutycycle_o[1]_i_7\ : label is "lutpair19";
  attribute HLUTNM of \channel_2_dutycycle_o[1]_i_8\ : label is "lutpair23";
  attribute HLUTNM of \channel_2_dutycycle_o[1]_i_9\ : label is "lutpair22";
  attribute HLUTNM of \channel_2_dutycycle_o[5]_i_10\ : label is "lutpair24";
  attribute HLUTNM of \channel_2_dutycycle_o[5]_i_3\ : label is "lutpair26";
  attribute HLUTNM of \channel_2_dutycycle_o[5]_i_4\ : label is "lutpair25";
  attribute HLUTNM of \channel_2_dutycycle_o[5]_i_5\ : label is "lutpair24";
  attribute HLUTNM of \channel_2_dutycycle_o[5]_i_6\ : label is "lutpair23";
  attribute HLUTNM of \channel_2_dutycycle_o[5]_i_7\ : label is "lutpair27";
  attribute HLUTNM of \channel_2_dutycycle_o[5]_i_8\ : label is "lutpair26";
  attribute HLUTNM of \channel_2_dutycycle_o[5]_i_9\ : label is "lutpair25";
  attribute HLUTNM of \channel_2_dutycycle_o[9]_i_10\ : label is "lutpair28";
  attribute HLUTNM of \channel_2_dutycycle_o[9]_i_3\ : label is "lutpair30";
  attribute HLUTNM of \channel_2_dutycycle_o[9]_i_4\ : label is "lutpair29";
  attribute HLUTNM of \channel_2_dutycycle_o[9]_i_5\ : label is "lutpair28";
  attribute HLUTNM of \channel_2_dutycycle_o[9]_i_6\ : label is "lutpair27";
  attribute HLUTNM of \channel_2_dutycycle_o[9]_i_7\ : label is "lutpair31";
  attribute HLUTNM of \channel_2_dutycycle_o[9]_i_8\ : label is "lutpair30";
  attribute HLUTNM of \channel_2_dutycycle_o[9]_i_9\ : label is "lutpair29";
  attribute HLUTNM of \channel_3_dutycycle_o[11]_i_16\ : label is "lutpair47";
  attribute HLUTNM of \channel_3_dutycycle_o[1]_i_10\ : label is "lutpair37";
  attribute HLUTNM of \channel_3_dutycycle_o[1]_i_11\ : label is "lutpair36";
  attribute HLUTNM of \channel_3_dutycycle_o[1]_i_13\ : label is "lutpair34";
  attribute HLUTNM of \channel_3_dutycycle_o[1]_i_14\ : label is "lutpair33";
  attribute HLUTNM of \channel_3_dutycycle_o[1]_i_15\ : label is "lutpair32";
  attribute HLUTNM of \channel_3_dutycycle_o[1]_i_17\ : label is "lutpair35";
  attribute HLUTNM of \channel_3_dutycycle_o[1]_i_18\ : label is "lutpair34";
  attribute HLUTNM of \channel_3_dutycycle_o[1]_i_19\ : label is "lutpair33";
  attribute HLUTNM of \channel_3_dutycycle_o[1]_i_20\ : label is "lutpair32";
  attribute HLUTNM of \channel_3_dutycycle_o[1]_i_4\ : label is "lutpair38";
  attribute HLUTNM of \channel_3_dutycycle_o[1]_i_5\ : label is "lutpair37";
  attribute HLUTNM of \channel_3_dutycycle_o[1]_i_6\ : label is "lutpair36";
  attribute HLUTNM of \channel_3_dutycycle_o[1]_i_7\ : label is "lutpair35";
  attribute HLUTNM of \channel_3_dutycycle_o[1]_i_8\ : label is "lutpair39";
  attribute HLUTNM of \channel_3_dutycycle_o[1]_i_9\ : label is "lutpair38";
  attribute HLUTNM of \channel_3_dutycycle_o[5]_i_10\ : label is "lutpair40";
  attribute HLUTNM of \channel_3_dutycycle_o[5]_i_3\ : label is "lutpair42";
  attribute HLUTNM of \channel_3_dutycycle_o[5]_i_4\ : label is "lutpair41";
  attribute HLUTNM of \channel_3_dutycycle_o[5]_i_5\ : label is "lutpair40";
  attribute HLUTNM of \channel_3_dutycycle_o[5]_i_6\ : label is "lutpair39";
  attribute HLUTNM of \channel_3_dutycycle_o[5]_i_7\ : label is "lutpair43";
  attribute HLUTNM of \channel_3_dutycycle_o[5]_i_8\ : label is "lutpair42";
  attribute HLUTNM of \channel_3_dutycycle_o[5]_i_9\ : label is "lutpair41";
  attribute HLUTNM of \channel_3_dutycycle_o[9]_i_10\ : label is "lutpair44";
  attribute HLUTNM of \channel_3_dutycycle_o[9]_i_3\ : label is "lutpair46";
  attribute HLUTNM of \channel_3_dutycycle_o[9]_i_4\ : label is "lutpair45";
  attribute HLUTNM of \channel_3_dutycycle_o[9]_i_5\ : label is "lutpair44";
  attribute HLUTNM of \channel_3_dutycycle_o[9]_i_6\ : label is "lutpair43";
  attribute HLUTNM of \channel_3_dutycycle_o[9]_i_7\ : label is "lutpair47";
  attribute HLUTNM of \channel_3_dutycycle_o[9]_i_8\ : label is "lutpair46";
  attribute HLUTNM of \channel_3_dutycycle_o[9]_i_9\ : label is "lutpair45";
  attribute HLUTNM of \channel_4_dutycycle_o[11]_i_16\ : label is "lutpair63";
  attribute HLUTNM of \channel_4_dutycycle_o[1]_i_10\ : label is "lutpair53";
  attribute HLUTNM of \channel_4_dutycycle_o[1]_i_11\ : label is "lutpair52";
  attribute HLUTNM of \channel_4_dutycycle_o[1]_i_13\ : label is "lutpair50";
  attribute HLUTNM of \channel_4_dutycycle_o[1]_i_14\ : label is "lutpair49";
  attribute HLUTNM of \channel_4_dutycycle_o[1]_i_15\ : label is "lutpair48";
  attribute HLUTNM of \channel_4_dutycycle_o[1]_i_17\ : label is "lutpair51";
  attribute HLUTNM of \channel_4_dutycycle_o[1]_i_18\ : label is "lutpair50";
  attribute HLUTNM of \channel_4_dutycycle_o[1]_i_19\ : label is "lutpair49";
  attribute HLUTNM of \channel_4_dutycycle_o[1]_i_20\ : label is "lutpair48";
  attribute HLUTNM of \channel_4_dutycycle_o[1]_i_4\ : label is "lutpair54";
  attribute HLUTNM of \channel_4_dutycycle_o[1]_i_5\ : label is "lutpair53";
  attribute HLUTNM of \channel_4_dutycycle_o[1]_i_6\ : label is "lutpair52";
  attribute HLUTNM of \channel_4_dutycycle_o[1]_i_7\ : label is "lutpair51";
  attribute HLUTNM of \channel_4_dutycycle_o[1]_i_8\ : label is "lutpair55";
  attribute HLUTNM of \channel_4_dutycycle_o[1]_i_9\ : label is "lutpair54";
  attribute HLUTNM of \channel_4_dutycycle_o[5]_i_10\ : label is "lutpair56";
  attribute HLUTNM of \channel_4_dutycycle_o[5]_i_3\ : label is "lutpair58";
  attribute HLUTNM of \channel_4_dutycycle_o[5]_i_4\ : label is "lutpair57";
  attribute HLUTNM of \channel_4_dutycycle_o[5]_i_5\ : label is "lutpair56";
  attribute HLUTNM of \channel_4_dutycycle_o[5]_i_6\ : label is "lutpair55";
  attribute HLUTNM of \channel_4_dutycycle_o[5]_i_7\ : label is "lutpair59";
  attribute HLUTNM of \channel_4_dutycycle_o[5]_i_8\ : label is "lutpair58";
  attribute HLUTNM of \channel_4_dutycycle_o[5]_i_9\ : label is "lutpair57";
  attribute HLUTNM of \channel_4_dutycycle_o[9]_i_10\ : label is "lutpair60";
  attribute HLUTNM of \channel_4_dutycycle_o[9]_i_3\ : label is "lutpair62";
  attribute HLUTNM of \channel_4_dutycycle_o[9]_i_4\ : label is "lutpair61";
  attribute HLUTNM of \channel_4_dutycycle_o[9]_i_5\ : label is "lutpair60";
  attribute HLUTNM of \channel_4_dutycycle_o[9]_i_6\ : label is "lutpair59";
  attribute HLUTNM of \channel_4_dutycycle_o[9]_i_7\ : label is "lutpair63";
  attribute HLUTNM of \channel_4_dutycycle_o[9]_i_8\ : label is "lutpair62";
  attribute HLUTNM of \channel_4_dutycycle_o[9]_i_9\ : label is "lutpair61";
  attribute HLUTNM of \channel_5_dutycycle_o[11]_i_16\ : label is "lutpair79";
  attribute HLUTNM of \channel_5_dutycycle_o[1]_i_10\ : label is "lutpair69";
  attribute HLUTNM of \channel_5_dutycycle_o[1]_i_11\ : label is "lutpair68";
  attribute HLUTNM of \channel_5_dutycycle_o[1]_i_13\ : label is "lutpair66";
  attribute HLUTNM of \channel_5_dutycycle_o[1]_i_14\ : label is "lutpair65";
  attribute HLUTNM of \channel_5_dutycycle_o[1]_i_15\ : label is "lutpair64";
  attribute HLUTNM of \channel_5_dutycycle_o[1]_i_17\ : label is "lutpair67";
  attribute HLUTNM of \channel_5_dutycycle_o[1]_i_18\ : label is "lutpair66";
  attribute HLUTNM of \channel_5_dutycycle_o[1]_i_19\ : label is "lutpair65";
  attribute HLUTNM of \channel_5_dutycycle_o[1]_i_20\ : label is "lutpair64";
  attribute HLUTNM of \channel_5_dutycycle_o[1]_i_4\ : label is "lutpair70";
  attribute HLUTNM of \channel_5_dutycycle_o[1]_i_5\ : label is "lutpair69";
  attribute HLUTNM of \channel_5_dutycycle_o[1]_i_6\ : label is "lutpair68";
  attribute HLUTNM of \channel_5_dutycycle_o[1]_i_7\ : label is "lutpair67";
  attribute HLUTNM of \channel_5_dutycycle_o[1]_i_8\ : label is "lutpair71";
  attribute HLUTNM of \channel_5_dutycycle_o[1]_i_9\ : label is "lutpair70";
  attribute HLUTNM of \channel_5_dutycycle_o[5]_i_10\ : label is "lutpair72";
  attribute HLUTNM of \channel_5_dutycycle_o[5]_i_3\ : label is "lutpair74";
  attribute HLUTNM of \channel_5_dutycycle_o[5]_i_4\ : label is "lutpair73";
  attribute HLUTNM of \channel_5_dutycycle_o[5]_i_5\ : label is "lutpair72";
  attribute HLUTNM of \channel_5_dutycycle_o[5]_i_6\ : label is "lutpair71";
  attribute HLUTNM of \channel_5_dutycycle_o[5]_i_7\ : label is "lutpair75";
  attribute HLUTNM of \channel_5_dutycycle_o[5]_i_8\ : label is "lutpair74";
  attribute HLUTNM of \channel_5_dutycycle_o[5]_i_9\ : label is "lutpair73";
  attribute HLUTNM of \channel_5_dutycycle_o[9]_i_10\ : label is "lutpair76";
  attribute HLUTNM of \channel_5_dutycycle_o[9]_i_3\ : label is "lutpair78";
  attribute HLUTNM of \channel_5_dutycycle_o[9]_i_4\ : label is "lutpair77";
  attribute HLUTNM of \channel_5_dutycycle_o[9]_i_5\ : label is "lutpair76";
  attribute HLUTNM of \channel_5_dutycycle_o[9]_i_6\ : label is "lutpair75";
  attribute HLUTNM of \channel_5_dutycycle_o[9]_i_7\ : label is "lutpair79";
  attribute HLUTNM of \channel_5_dutycycle_o[9]_i_8\ : label is "lutpair78";
  attribute HLUTNM of \channel_5_dutycycle_o[9]_i_9\ : label is "lutpair77";
  attribute HLUTNM of \channel_6_dutycycle_o[11]_i_16\ : label is "lutpair95";
  attribute HLUTNM of \channel_6_dutycycle_o[1]_i_10\ : label is "lutpair85";
  attribute HLUTNM of \channel_6_dutycycle_o[1]_i_11\ : label is "lutpair84";
  attribute HLUTNM of \channel_6_dutycycle_o[1]_i_13\ : label is "lutpair82";
  attribute HLUTNM of \channel_6_dutycycle_o[1]_i_14\ : label is "lutpair81";
  attribute HLUTNM of \channel_6_dutycycle_o[1]_i_15\ : label is "lutpair80";
  attribute HLUTNM of \channel_6_dutycycle_o[1]_i_17\ : label is "lutpair83";
  attribute HLUTNM of \channel_6_dutycycle_o[1]_i_18\ : label is "lutpair82";
  attribute HLUTNM of \channel_6_dutycycle_o[1]_i_19\ : label is "lutpair81";
  attribute HLUTNM of \channel_6_dutycycle_o[1]_i_20\ : label is "lutpair80";
  attribute HLUTNM of \channel_6_dutycycle_o[1]_i_4\ : label is "lutpair86";
  attribute HLUTNM of \channel_6_dutycycle_o[1]_i_5\ : label is "lutpair85";
  attribute HLUTNM of \channel_6_dutycycle_o[1]_i_6\ : label is "lutpair84";
  attribute HLUTNM of \channel_6_dutycycle_o[1]_i_7\ : label is "lutpair83";
  attribute HLUTNM of \channel_6_dutycycle_o[1]_i_8\ : label is "lutpair87";
  attribute HLUTNM of \channel_6_dutycycle_o[1]_i_9\ : label is "lutpair86";
  attribute HLUTNM of \channel_6_dutycycle_o[5]_i_10\ : label is "lutpair88";
  attribute HLUTNM of \channel_6_dutycycle_o[5]_i_3\ : label is "lutpair90";
  attribute HLUTNM of \channel_6_dutycycle_o[5]_i_4\ : label is "lutpair89";
  attribute HLUTNM of \channel_6_dutycycle_o[5]_i_5\ : label is "lutpair88";
  attribute HLUTNM of \channel_6_dutycycle_o[5]_i_6\ : label is "lutpair87";
  attribute HLUTNM of \channel_6_dutycycle_o[5]_i_7\ : label is "lutpair91";
  attribute HLUTNM of \channel_6_dutycycle_o[5]_i_8\ : label is "lutpair90";
  attribute HLUTNM of \channel_6_dutycycle_o[5]_i_9\ : label is "lutpair89";
  attribute HLUTNM of \channel_6_dutycycle_o[9]_i_10\ : label is "lutpair92";
  attribute HLUTNM of \channel_6_dutycycle_o[9]_i_3\ : label is "lutpair94";
  attribute HLUTNM of \channel_6_dutycycle_o[9]_i_4\ : label is "lutpair93";
  attribute HLUTNM of \channel_6_dutycycle_o[9]_i_5\ : label is "lutpair92";
  attribute HLUTNM of \channel_6_dutycycle_o[9]_i_6\ : label is "lutpair91";
  attribute HLUTNM of \channel_6_dutycycle_o[9]_i_7\ : label is "lutpair95";
  attribute HLUTNM of \channel_6_dutycycle_o[9]_i_8\ : label is "lutpair94";
  attribute HLUTNM of \channel_6_dutycycle_o[9]_i_9\ : label is "lutpair93";
  attribute HLUTNM of \channel_7_dutycycle_o[11]_i_16\ : label is "lutpair111";
  attribute HLUTNM of \channel_7_dutycycle_o[1]_i_10\ : label is "lutpair101";
  attribute HLUTNM of \channel_7_dutycycle_o[1]_i_11\ : label is "lutpair100";
  attribute HLUTNM of \channel_7_dutycycle_o[1]_i_13\ : label is "lutpair98";
  attribute HLUTNM of \channel_7_dutycycle_o[1]_i_14\ : label is "lutpair97";
  attribute HLUTNM of \channel_7_dutycycle_o[1]_i_15\ : label is "lutpair96";
  attribute HLUTNM of \channel_7_dutycycle_o[1]_i_17\ : label is "lutpair99";
  attribute HLUTNM of \channel_7_dutycycle_o[1]_i_18\ : label is "lutpair98";
  attribute HLUTNM of \channel_7_dutycycle_o[1]_i_19\ : label is "lutpair97";
  attribute HLUTNM of \channel_7_dutycycle_o[1]_i_20\ : label is "lutpair96";
  attribute HLUTNM of \channel_7_dutycycle_o[1]_i_4\ : label is "lutpair102";
  attribute HLUTNM of \channel_7_dutycycle_o[1]_i_5\ : label is "lutpair101";
  attribute HLUTNM of \channel_7_dutycycle_o[1]_i_6\ : label is "lutpair100";
  attribute HLUTNM of \channel_7_dutycycle_o[1]_i_7\ : label is "lutpair99";
  attribute HLUTNM of \channel_7_dutycycle_o[1]_i_8\ : label is "lutpair103";
  attribute HLUTNM of \channel_7_dutycycle_o[1]_i_9\ : label is "lutpair102";
  attribute HLUTNM of \channel_7_dutycycle_o[5]_i_10\ : label is "lutpair104";
  attribute HLUTNM of \channel_7_dutycycle_o[5]_i_3\ : label is "lutpair106";
  attribute HLUTNM of \channel_7_dutycycle_o[5]_i_4\ : label is "lutpair105";
  attribute HLUTNM of \channel_7_dutycycle_o[5]_i_5\ : label is "lutpair104";
  attribute HLUTNM of \channel_7_dutycycle_o[5]_i_6\ : label is "lutpair103";
  attribute HLUTNM of \channel_7_dutycycle_o[5]_i_7\ : label is "lutpair107";
  attribute HLUTNM of \channel_7_dutycycle_o[5]_i_8\ : label is "lutpair106";
  attribute HLUTNM of \channel_7_dutycycle_o[5]_i_9\ : label is "lutpair105";
  attribute HLUTNM of \channel_7_dutycycle_o[9]_i_10\ : label is "lutpair108";
  attribute HLUTNM of \channel_7_dutycycle_o[9]_i_3\ : label is "lutpair110";
  attribute HLUTNM of \channel_7_dutycycle_o[9]_i_4\ : label is "lutpair109";
  attribute HLUTNM of \channel_7_dutycycle_o[9]_i_5\ : label is "lutpair108";
  attribute HLUTNM of \channel_7_dutycycle_o[9]_i_6\ : label is "lutpair107";
  attribute HLUTNM of \channel_7_dutycycle_o[9]_i_7\ : label is "lutpair111";
  attribute HLUTNM of \channel_7_dutycycle_o[9]_i_8\ : label is "lutpair110";
  attribute HLUTNM of \channel_7_dutycycle_o[9]_i_9\ : label is "lutpair109";
  attribute HLUTNM of \channel_8_dutycycle_o[11]_i_16\ : label is "lutpair127";
  attribute HLUTNM of \channel_8_dutycycle_o[1]_i_10\ : label is "lutpair117";
  attribute HLUTNM of \channel_8_dutycycle_o[1]_i_11\ : label is "lutpair116";
  attribute HLUTNM of \channel_8_dutycycle_o[1]_i_13\ : label is "lutpair114";
  attribute HLUTNM of \channel_8_dutycycle_o[1]_i_14\ : label is "lutpair113";
  attribute HLUTNM of \channel_8_dutycycle_o[1]_i_15\ : label is "lutpair112";
  attribute HLUTNM of \channel_8_dutycycle_o[1]_i_17\ : label is "lutpair115";
  attribute HLUTNM of \channel_8_dutycycle_o[1]_i_18\ : label is "lutpair114";
  attribute HLUTNM of \channel_8_dutycycle_o[1]_i_19\ : label is "lutpair113";
  attribute HLUTNM of \channel_8_dutycycle_o[1]_i_20\ : label is "lutpair112";
  attribute HLUTNM of \channel_8_dutycycle_o[1]_i_4\ : label is "lutpair118";
  attribute HLUTNM of \channel_8_dutycycle_o[1]_i_5\ : label is "lutpair117";
  attribute HLUTNM of \channel_8_dutycycle_o[1]_i_6\ : label is "lutpair116";
  attribute HLUTNM of \channel_8_dutycycle_o[1]_i_7\ : label is "lutpair115";
  attribute HLUTNM of \channel_8_dutycycle_o[1]_i_8\ : label is "lutpair119";
  attribute HLUTNM of \channel_8_dutycycle_o[1]_i_9\ : label is "lutpair118";
  attribute HLUTNM of \channel_8_dutycycle_o[5]_i_10\ : label is "lutpair120";
  attribute HLUTNM of \channel_8_dutycycle_o[5]_i_3\ : label is "lutpair122";
  attribute HLUTNM of \channel_8_dutycycle_o[5]_i_4\ : label is "lutpair121";
  attribute HLUTNM of \channel_8_dutycycle_o[5]_i_5\ : label is "lutpair120";
  attribute HLUTNM of \channel_8_dutycycle_o[5]_i_6\ : label is "lutpair119";
  attribute HLUTNM of \channel_8_dutycycle_o[5]_i_7\ : label is "lutpair123";
  attribute HLUTNM of \channel_8_dutycycle_o[5]_i_8\ : label is "lutpair122";
  attribute HLUTNM of \channel_8_dutycycle_o[5]_i_9\ : label is "lutpair121";
  attribute HLUTNM of \channel_8_dutycycle_o[9]_i_10\ : label is "lutpair124";
  attribute HLUTNM of \channel_8_dutycycle_o[9]_i_3\ : label is "lutpair126";
  attribute HLUTNM of \channel_8_dutycycle_o[9]_i_4\ : label is "lutpair125";
  attribute HLUTNM of \channel_8_dutycycle_o[9]_i_5\ : label is "lutpair124";
  attribute HLUTNM of \channel_8_dutycycle_o[9]_i_6\ : label is "lutpair123";
  attribute HLUTNM of \channel_8_dutycycle_o[9]_i_7\ : label is "lutpair127";
  attribute HLUTNM of \channel_8_dutycycle_o[9]_i_8\ : label is "lutpair126";
  attribute HLUTNM of \channel_8_dutycycle_o[9]_i_9\ : label is "lutpair125";
begin
  \channel_1_dutycycle_counter_reg[10]_0\(2 downto 0) <= \^channel_1_dutycycle_counter_reg[10]_0\(2 downto 0);
  \channel_1_dutycycle_counter_reg[11]_0\(2 downto 0) <= \^channel_1_dutycycle_counter_reg[11]_0\(2 downto 0);
  \channel_1_dutycycle_counter_reg[15]_0\(3 downto 0) <= \^channel_1_dutycycle_counter_reg[15]_0\(3 downto 0);
  \channel_1_dutycycle_counter_reg[16]_0\(3 downto 0) <= \^channel_1_dutycycle_counter_reg[16]_0\(3 downto 0);
  \channel_1_dutycycle_counter_reg[7]_0\(0) <= \^channel_1_dutycycle_counter_reg[7]_0\(0);
  \channel_2_dutycycle_counter_reg[10]_0\(2 downto 0) <= \^channel_2_dutycycle_counter_reg[10]_0\(2 downto 0);
  \channel_2_dutycycle_counter_reg[11]_0\(2 downto 0) <= \^channel_2_dutycycle_counter_reg[11]_0\(2 downto 0);
  \channel_2_dutycycle_counter_reg[15]_0\(3 downto 0) <= \^channel_2_dutycycle_counter_reg[15]_0\(3 downto 0);
  \channel_2_dutycycle_counter_reg[16]_0\(3 downto 0) <= \^channel_2_dutycycle_counter_reg[16]_0\(3 downto 0);
  \channel_2_dutycycle_counter_reg[7]_0\(0) <= \^channel_2_dutycycle_counter_reg[7]_0\(0);
  \channel_3_dutycycle_counter_reg[10]_0\(2 downto 0) <= \^channel_3_dutycycle_counter_reg[10]_0\(2 downto 0);
  \channel_3_dutycycle_counter_reg[11]_0\(2 downto 0) <= \^channel_3_dutycycle_counter_reg[11]_0\(2 downto 0);
  \channel_3_dutycycle_counter_reg[15]_0\(3 downto 0) <= \^channel_3_dutycycle_counter_reg[15]_0\(3 downto 0);
  \channel_3_dutycycle_counter_reg[16]_0\(3 downto 0) <= \^channel_3_dutycycle_counter_reg[16]_0\(3 downto 0);
  \channel_3_dutycycle_counter_reg[7]_0\(0) <= \^channel_3_dutycycle_counter_reg[7]_0\(0);
  \channel_4_dutycycle_counter_reg[10]_0\(2 downto 0) <= \^channel_4_dutycycle_counter_reg[10]_0\(2 downto 0);
  \channel_4_dutycycle_counter_reg[11]_0\(2 downto 0) <= \^channel_4_dutycycle_counter_reg[11]_0\(2 downto 0);
  \channel_4_dutycycle_counter_reg[15]_0\(3 downto 0) <= \^channel_4_dutycycle_counter_reg[15]_0\(3 downto 0);
  \channel_4_dutycycle_counter_reg[16]_0\(3 downto 0) <= \^channel_4_dutycycle_counter_reg[16]_0\(3 downto 0);
  \channel_4_dutycycle_counter_reg[7]_0\(0) <= \^channel_4_dutycycle_counter_reg[7]_0\(0);
  \channel_5_dutycycle_counter_reg[10]_0\(2 downto 0) <= \^channel_5_dutycycle_counter_reg[10]_0\(2 downto 0);
  \channel_5_dutycycle_counter_reg[11]_0\(2 downto 0) <= \^channel_5_dutycycle_counter_reg[11]_0\(2 downto 0);
  \channel_5_dutycycle_counter_reg[15]_0\(3 downto 0) <= \^channel_5_dutycycle_counter_reg[15]_0\(3 downto 0);
  \channel_5_dutycycle_counter_reg[16]_0\(3 downto 0) <= \^channel_5_dutycycle_counter_reg[16]_0\(3 downto 0);
  \channel_5_dutycycle_counter_reg[7]_0\(0) <= \^channel_5_dutycycle_counter_reg[7]_0\(0);
  \channel_6_dutycycle_counter_reg[10]_0\(2 downto 0) <= \^channel_6_dutycycle_counter_reg[10]_0\(2 downto 0);
  \channel_6_dutycycle_counter_reg[11]_0\(2 downto 0) <= \^channel_6_dutycycle_counter_reg[11]_0\(2 downto 0);
  \channel_6_dutycycle_counter_reg[15]_0\(3 downto 0) <= \^channel_6_dutycycle_counter_reg[15]_0\(3 downto 0);
  \channel_6_dutycycle_counter_reg[16]_0\(3 downto 0) <= \^channel_6_dutycycle_counter_reg[16]_0\(3 downto 0);
  \channel_6_dutycycle_counter_reg[7]_0\(0) <= \^channel_6_dutycycle_counter_reg[7]_0\(0);
  \channel_7_dutycycle_counter_reg[10]_0\(2 downto 0) <= \^channel_7_dutycycle_counter_reg[10]_0\(2 downto 0);
  \channel_7_dutycycle_counter_reg[11]_0\(2 downto 0) <= \^channel_7_dutycycle_counter_reg[11]_0\(2 downto 0);
  \channel_7_dutycycle_counter_reg[15]_0\(3 downto 0) <= \^channel_7_dutycycle_counter_reg[15]_0\(3 downto 0);
  \channel_7_dutycycle_counter_reg[16]_0\(3 downto 0) <= \^channel_7_dutycycle_counter_reg[16]_0\(3 downto 0);
  \channel_7_dutycycle_counter_reg[7]_0\(0) <= \^channel_7_dutycycle_counter_reg[7]_0\(0);
  \channel_8_dutycycle_counter_reg[10]_0\(2 downto 0) <= \^channel_8_dutycycle_counter_reg[10]_0\(2 downto 0);
  \channel_8_dutycycle_counter_reg[11]_0\(2 downto 0) <= \^channel_8_dutycycle_counter_reg[11]_0\(2 downto 0);
  \channel_8_dutycycle_counter_reg[15]_0\(3 downto 0) <= \^channel_8_dutycycle_counter_reg[15]_0\(3 downto 0);
  \channel_8_dutycycle_counter_reg[16]_0\(3 downto 0) <= \^channel_8_dutycycle_counter_reg[16]_0\(3 downto 0);
  \channel_8_dutycycle_counter_reg[7]_0\(0) <= \^channel_8_dutycycle_counter_reg[7]_0\(0);
\channel_1_dutycycle_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => p_1_in,
      I1 => channel_1_i,
      I2 => channel_1_stage_1,
      I3 => channel_1_stage_2,
      O => \channel_1_dutycycle_counter[0]_i_1_n_0\
    );
\channel_1_dutycycle_counter[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(0),
      O => \channel_1_dutycycle_counter[0]_i_3_n_0\
    );
\channel_1_dutycycle_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_1_dutycycle_counter_reg[0]_i_2_n_7\,
      Q => channel_1_dutycycle_counter_reg(0),
      S => channel_1_dutycycle_counter0
    );
\channel_1_dutycycle_counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_1_dutycycle_counter_reg[0]_i_2_n_0\,
      CO(2) => \channel_1_dutycycle_counter_reg[0]_i_2_n_1\,
      CO(1) => \channel_1_dutycycle_counter_reg[0]_i_2_n_2\,
      CO(0) => \channel_1_dutycycle_counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \channel_1_dutycycle_counter_reg[0]_i_2_n_4\,
      O(2) => \channel_1_dutycycle_counter_reg[0]_i_2_n_5\,
      O(1) => \channel_1_dutycycle_counter_reg[0]_i_2_n_6\,
      O(0) => \channel_1_dutycycle_counter_reg[0]_i_2_n_7\,
      S(3 downto 1) => channel_1_dutycycle_counter_reg(3 downto 1),
      S(0) => \channel_1_dutycycle_counter[0]_i_3_n_0\
    );
\channel_1_dutycycle_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_1_dutycycle_counter_reg[8]_i_1_n_5\,
      Q => channel_1_dutycycle_counter_reg(10),
      R => channel_1_dutycycle_counter0
    );
\channel_1_dutycycle_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_1_dutycycle_counter_reg[8]_i_1_n_4\,
      Q => channel_1_dutycycle_counter_reg(11),
      R => channel_1_dutycycle_counter0
    );
\channel_1_dutycycle_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_1_dutycycle_counter_reg[12]_i_1_n_7\,
      Q => channel_1_dutycycle_counter_reg(12),
      R => channel_1_dutycycle_counter0
    );
\channel_1_dutycycle_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_counter_reg[8]_i_1_n_0\,
      CO(3) => \channel_1_dutycycle_counter_reg[12]_i_1_n_0\,
      CO(2) => \channel_1_dutycycle_counter_reg[12]_i_1_n_1\,
      CO(1) => \channel_1_dutycycle_counter_reg[12]_i_1_n_2\,
      CO(0) => \channel_1_dutycycle_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_1_dutycycle_counter_reg[12]_i_1_n_4\,
      O(2) => \channel_1_dutycycle_counter_reg[12]_i_1_n_5\,
      O(1) => \channel_1_dutycycle_counter_reg[12]_i_1_n_6\,
      O(0) => \channel_1_dutycycle_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => channel_1_dutycycle_counter_reg(15 downto 12)
    );
\channel_1_dutycycle_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_1_dutycycle_counter_reg[12]_i_1_n_6\,
      Q => channel_1_dutycycle_counter_reg(13),
      R => channel_1_dutycycle_counter0
    );
\channel_1_dutycycle_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_1_dutycycle_counter_reg[12]_i_1_n_5\,
      Q => channel_1_dutycycle_counter_reg(14),
      R => channel_1_dutycycle_counter0
    );
\channel_1_dutycycle_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_1_dutycycle_counter_reg[12]_i_1_n_4\,
      Q => channel_1_dutycycle_counter_reg(15),
      R => channel_1_dutycycle_counter0
    );
\channel_1_dutycycle_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_1_dutycycle_counter_reg[16]_i_1_n_7\,
      Q => channel_1_dutycycle_counter_reg(16),
      R => channel_1_dutycycle_counter0
    );
\channel_1_dutycycle_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_counter_reg[12]_i_1_n_0\,
      CO(3 downto 1) => \NLW_channel_1_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_1_dutycycle_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_channel_1_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \channel_1_dutycycle_counter_reg[16]_i_1_n_6\,
      O(0) => \channel_1_dutycycle_counter_reg[16]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => channel_1_dutycycle_counter_reg(17 downto 16)
    );
\channel_1_dutycycle_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_1_dutycycle_counter_reg[16]_i_1_n_6\,
      Q => channel_1_dutycycle_counter_reg(17),
      R => channel_1_dutycycle_counter0
    );
\channel_1_dutycycle_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_1_dutycycle_counter_reg[0]_i_2_n_6\,
      Q => channel_1_dutycycle_counter_reg(1),
      R => channel_1_dutycycle_counter0
    );
\channel_1_dutycycle_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_1_dutycycle_counter_reg[0]_i_2_n_5\,
      Q => channel_1_dutycycle_counter_reg(2),
      R => channel_1_dutycycle_counter0
    );
\channel_1_dutycycle_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_1_dutycycle_counter_reg[0]_i_2_n_4\,
      Q => channel_1_dutycycle_counter_reg(3),
      R => channel_1_dutycycle_counter0
    );
\channel_1_dutycycle_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_1_dutycycle_counter_reg[4]_i_1_n_7\,
      Q => channel_1_dutycycle_counter_reg(4),
      R => channel_1_dutycycle_counter0
    );
\channel_1_dutycycle_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_counter_reg[0]_i_2_n_0\,
      CO(3) => \channel_1_dutycycle_counter_reg[4]_i_1_n_0\,
      CO(2) => \channel_1_dutycycle_counter_reg[4]_i_1_n_1\,
      CO(1) => \channel_1_dutycycle_counter_reg[4]_i_1_n_2\,
      CO(0) => \channel_1_dutycycle_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_1_dutycycle_counter_reg[4]_i_1_n_4\,
      O(2) => \channel_1_dutycycle_counter_reg[4]_i_1_n_5\,
      O(1) => \channel_1_dutycycle_counter_reg[4]_i_1_n_6\,
      O(0) => \channel_1_dutycycle_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => channel_1_dutycycle_counter_reg(7 downto 4)
    );
\channel_1_dutycycle_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_1_dutycycle_counter_reg[4]_i_1_n_6\,
      Q => channel_1_dutycycle_counter_reg(5),
      R => channel_1_dutycycle_counter0
    );
\channel_1_dutycycle_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_1_dutycycle_counter_reg[4]_i_1_n_5\,
      Q => channel_1_dutycycle_counter_reg(6),
      R => channel_1_dutycycle_counter0
    );
\channel_1_dutycycle_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_1_dutycycle_counter_reg[4]_i_1_n_4\,
      Q => channel_1_dutycycle_counter_reg(7),
      R => channel_1_dutycycle_counter0
    );
\channel_1_dutycycle_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_1_dutycycle_counter_reg[8]_i_1_n_7\,
      Q => channel_1_dutycycle_counter_reg(8),
      R => channel_1_dutycycle_counter0
    );
\channel_1_dutycycle_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_counter_reg[4]_i_1_n_0\,
      CO(3) => \channel_1_dutycycle_counter_reg[8]_i_1_n_0\,
      CO(2) => \channel_1_dutycycle_counter_reg[8]_i_1_n_1\,
      CO(1) => \channel_1_dutycycle_counter_reg[8]_i_1_n_2\,
      CO(0) => \channel_1_dutycycle_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_1_dutycycle_counter_reg[8]_i_1_n_4\,
      O(2) => \channel_1_dutycycle_counter_reg[8]_i_1_n_5\,
      O(1) => \channel_1_dutycycle_counter_reg[8]_i_1_n_6\,
      O(0) => \channel_1_dutycycle_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => channel_1_dutycycle_counter_reg(11 downto 8)
    );
\channel_1_dutycycle_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_1_dutycycle_counter_reg[8]_i_1_n_6\,
      Q => channel_1_dutycycle_counter_reg(9),
      R => channel_1_dutycycle_counter0
    );
\channel_1_dutycycle_o[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_1_dutycycle_counter_reg[7]_0\(0),
      I1 => \channel_1_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_1_dutycycle_counter_reg(17),
      I3 => \channel_1_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_1_dutycycle_o_reg[3]_i_2_n_7\,
      O => \channel_1_dutycycle_o[0]_i_1_n_0\
    );
\channel_1_dutycycle_o[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_1_dutycycle_counter_reg[16]_0\(2),
      I1 => \channel_1_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_1_dutycycle_counter_reg(17),
      I3 => \channel_1_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_1_dutycycle_o_reg[11]_i_8_n_5\,
      O => \channel_1_dutycycle_o[10]_i_1_n_0\
    );
\channel_1_dutycycle_o[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => p_1_in,
      I1 => channel_1_stage_2,
      I2 => channel_1_stage_1,
      O => p_0_in(12)
    );
\channel_1_dutycycle_o[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_1_timeout_counter_reg(30),
      I1 => channel_1_timeout_counter_reg(31),
      O => \channel_1_dutycycle_o[11]_i_10_n_0\
    );
\channel_1_dutycycle_o[11]_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(2),
      I1 => \^channel_1_dutycycle_counter_reg[7]_0\(0),
      I2 => \^channel_1_dutycycle_counter_reg[11]_0\(0),
      I3 => channel_1_dutycycle_counter_reg(3),
      O => \channel_1_dutycycle_o[11]_i_100_n_0\
    );
\channel_1_dutycycle_o[11]_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(2),
      I1 => \^channel_1_dutycycle_counter_reg[7]_0\(0),
      O => \channel_1_dutycycle_o[11]_i_101_n_0\
    );
\channel_1_dutycycle_o[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_1_timeout_counter_reg(28),
      I1 => channel_1_timeout_counter_reg(29),
      O => \channel_1_dutycycle_o[11]_i_11_n_0\
    );
\channel_1_dutycycle_o[11]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_1_timeout_counter_reg(30),
      I1 => channel_1_timeout_counter_reg(31),
      O => \channel_1_dutycycle_o[11]_i_12_n_0\
    );
\channel_1_dutycycle_o[11]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_1_timeout_counter_reg(28),
      I1 => channel_1_timeout_counter_reg(29),
      O => \channel_1_dutycycle_o[11]_i_13_n_0\
    );
\channel_1_dutycycle_o[11]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_1_timeout_counter_reg(26),
      I1 => channel_1_timeout_counter_reg(27),
      O => \channel_1_dutycycle_o[11]_i_14_n_0\
    );
\channel_1_dutycycle_o[11]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_1_timeout_counter_reg(24),
      I1 => channel_1_timeout_counter_reg(25),
      O => \channel_1_dutycycle_o[11]_i_15_n_0\
    );
\channel_1_dutycycle_o[11]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_1_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_1_dutycycle_o_reg[11]_i_36_n_4\,
      I2 => channel_1_dutycycle_counter_reg(16),
      O => \channel_1_dutycycle_o[11]_i_16_n_0\
    );
\channel_1_dutycycle_o[11]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(17),
      I1 => \channel_1_dutycycle_o_reg[11]_i_37_n_3\,
      I2 => \channel_1_dutycycle_o_reg[11]_i_35_n_2\,
      O => \channel_1_dutycycle_o[11]_i_17_n_0\
    );
\channel_1_dutycycle_o[11]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_1_dutycycle_o[11]_i_16_n_0\,
      I1 => \channel_1_dutycycle_o_reg[11]_i_35_n_2\,
      I2 => \channel_1_dutycycle_o_reg[11]_i_37_n_3\,
      I3 => channel_1_dutycycle_counter_reg(17),
      O => \channel_1_dutycycle_o[11]_i_18_n_0\
    );
\channel_1_dutycycle_o[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_1_stage_2,
      I1 => channel_1_stage_1,
      O => \channel_1_dutycycle_o[11]_i_2_n_0\
    );
\channel_1_dutycycle_o[11]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_1_dutycycle_o_reg[11]_i_6_0\(3),
      I1 => channel_1_dutycycle_counter_reg(16),
      O => \channel_1_dutycycle_o[11]_i_20_n_0\
    );
\channel_1_dutycycle_o[11]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_1_dutycycle_o_reg[11]_i_6_0\(2),
      I1 => channel_1_dutycycle_counter_reg(15),
      O => \channel_1_dutycycle_o[11]_i_21_n_0\
    );
\channel_1_dutycycle_o[11]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_1_dutycycle_o_reg[11]_i_6_0\(1),
      I1 => channel_1_dutycycle_counter_reg(14),
      O => \channel_1_dutycycle_o[11]_i_22_n_0\
    );
\channel_1_dutycycle_o[11]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_1_dutycycle_o_reg[11]_i_6_0\(0),
      I1 => channel_1_dutycycle_counter_reg(13),
      O => \channel_1_dutycycle_o[11]_i_23_n_0\
    );
\channel_1_dutycycle_o[11]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(16),
      I1 => \channel_1_dutycycle_o_reg[11]_i_6_0\(3),
      I2 => \channel_1_dutycycle_o_reg[0]_0\(0),
      I3 => channel_1_dutycycle_counter_reg(17),
      O => \channel_1_dutycycle_o[11]_i_24_n_0\
    );
\channel_1_dutycycle_o[11]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(15),
      I1 => \channel_1_dutycycle_o_reg[11]_i_6_0\(2),
      I2 => \channel_1_dutycycle_o_reg[11]_i_6_0\(3),
      I3 => channel_1_dutycycle_counter_reg(16),
      O => \channel_1_dutycycle_o[11]_i_25_n_0\
    );
\channel_1_dutycycle_o[11]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(14),
      I1 => \channel_1_dutycycle_o_reg[11]_i_6_0\(1),
      I2 => \channel_1_dutycycle_o_reg[11]_i_6_0\(2),
      I3 => channel_1_dutycycle_counter_reg(15),
      O => \channel_1_dutycycle_o[11]_i_26_n_0\
    );
\channel_1_dutycycle_o[11]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(13),
      I1 => \channel_1_dutycycle_o_reg[11]_i_6_0\(0),
      I2 => \channel_1_dutycycle_o_reg[11]_i_6_0\(1),
      I3 => channel_1_dutycycle_counter_reg(14),
      O => \channel_1_dutycycle_o[11]_i_27_n_0\
    );
\channel_1_dutycycle_o[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_1_dutycycle_counter_reg[16]_0\(3),
      I1 => \channel_1_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_1_dutycycle_counter_reg(17),
      I3 => \channel_1_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_1_dutycycle_o_reg[11]_i_8_n_4\,
      O => \channel_1_dutycycle_o[11]_i_3_n_0\
    );
\channel_1_dutycycle_o[11]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => channel_1_timeout_counter_reg(22),
      I1 => channel_1_timeout_counter_reg(23),
      O => \channel_1_dutycycle_o[11]_i_31_n_0\
    );
\channel_1_dutycycle_o[11]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => channel_1_timeout_counter_reg(20),
      I1 => channel_1_timeout_counter_reg(21),
      O => \channel_1_dutycycle_o[11]_i_32_n_0\
    );
\channel_1_dutycycle_o[11]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_1_timeout_counter_reg(18),
      I1 => channel_1_timeout_counter_reg(19),
      O => \channel_1_dutycycle_o[11]_i_33_n_0\
    );
\channel_1_dutycycle_o[11]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_1_timeout_counter_reg(16),
      I1 => channel_1_timeout_counter_reg(17),
      O => \channel_1_dutycycle_o[11]_i_34_n_0\
    );
\channel_1_dutycycle_o[11]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_1_dutycycle_o_reg[11]_i_19_0\(3),
      I1 => channel_1_dutycycle_counter_reg(12),
      O => \channel_1_dutycycle_o[11]_i_39_n_0\
    );
\channel_1_dutycycle_o[11]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_1_dutycycle_o_reg[11]_i_19_0\(2),
      I1 => channel_1_dutycycle_counter_reg(11),
      O => \channel_1_dutycycle_o[11]_i_40_n_0\
    );
\channel_1_dutycycle_o[11]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_1_dutycycle_o_reg[11]_i_19_0\(1),
      I1 => channel_1_dutycycle_counter_reg(10),
      O => \channel_1_dutycycle_o[11]_i_41_n_0\
    );
\channel_1_dutycycle_o[11]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_1_dutycycle_o_reg[11]_i_19_0\(0),
      I1 => channel_1_dutycycle_counter_reg(9),
      O => \channel_1_dutycycle_o[11]_i_42_n_0\
    );
\channel_1_dutycycle_o[11]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(12),
      I1 => \channel_1_dutycycle_o_reg[11]_i_19_0\(3),
      I2 => \channel_1_dutycycle_o_reg[11]_i_6_0\(0),
      I3 => channel_1_dutycycle_counter_reg(13),
      O => \channel_1_dutycycle_o[11]_i_43_n_0\
    );
\channel_1_dutycycle_o[11]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(11),
      I1 => \channel_1_dutycycle_o_reg[11]_i_19_0\(2),
      I2 => \channel_1_dutycycle_o_reg[11]_i_19_0\(3),
      I3 => channel_1_dutycycle_counter_reg(12),
      O => \channel_1_dutycycle_o[11]_i_44_n_0\
    );
\channel_1_dutycycle_o[11]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(10),
      I1 => \channel_1_dutycycle_o_reg[11]_i_19_0\(1),
      I2 => \channel_1_dutycycle_o_reg[11]_i_19_0\(2),
      I3 => channel_1_dutycycle_counter_reg(11),
      O => \channel_1_dutycycle_o[11]_i_45_n_0\
    );
\channel_1_dutycycle_o[11]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(9),
      I1 => \channel_1_dutycycle_o_reg[11]_i_19_0\(0),
      I2 => \channel_1_dutycycle_o_reg[11]_i_19_0\(1),
      I3 => channel_1_dutycycle_counter_reg(10),
      O => \channel_1_dutycycle_o[11]_i_46_n_0\
    );
\channel_1_dutycycle_o[11]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => channel_1_timeout_counter_reg(12),
      I1 => channel_1_timeout_counter_reg(13),
      O => \channel_1_dutycycle_o[11]_i_57_n_0\
    );
\channel_1_dutycycle_o[11]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_1_timeout_counter_reg(10),
      I1 => channel_1_timeout_counter_reg(11),
      O => \channel_1_dutycycle_o[11]_i_58_n_0\
    );
\channel_1_dutycycle_o[11]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => channel_1_timeout_counter_reg(14),
      I1 => channel_1_timeout_counter_reg(15),
      O => \channel_1_dutycycle_o[11]_i_59_n_0\
    );
\channel_1_dutycycle_o[11]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_1_timeout_counter_reg(13),
      I1 => channel_1_timeout_counter_reg(12),
      O => \channel_1_dutycycle_o[11]_i_60_n_0\
    );
\channel_1_dutycycle_o[11]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_1_timeout_counter_reg(10),
      I1 => channel_1_timeout_counter_reg(11),
      O => \channel_1_dutycycle_o[11]_i_61_n_0\
    );
\channel_1_dutycycle_o[11]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_1_timeout_counter_reg(8),
      I1 => channel_1_timeout_counter_reg(9),
      O => \channel_1_dutycycle_o[11]_i_62_n_0\
    );
\channel_1_dutycycle_o[11]_i_63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(17),
      O => \channel_1_dutycycle_o[11]_i_63_n_0\
    );
\channel_1_dutycycle_o[11]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(17),
      I1 => channel_1_dutycycle_counter_reg(14),
      O => \channel_1_dutycycle_o[11]_i_64_n_0\
    );
\channel_1_dutycycle_o[11]_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(17),
      O => \channel_1_dutycycle_o[11]_i_65_n_0\
    );
\channel_1_dutycycle_o[11]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(16),
      I1 => channel_1_dutycycle_counter_reg(17),
      O => \channel_1_dutycycle_o[11]_i_66_n_0\
    );
\channel_1_dutycycle_o[11]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(15),
      I1 => channel_1_dutycycle_counter_reg(16),
      O => \channel_1_dutycycle_o[11]_i_67_n_0\
    );
\channel_1_dutycycle_o[11]_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(14),
      I1 => channel_1_dutycycle_counter_reg(17),
      I2 => channel_1_dutycycle_counter_reg(15),
      O => \channel_1_dutycycle_o[11]_i_68_n_0\
    );
\channel_1_dutycycle_o[11]_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_1_dutycycle_o_reg[11]_i_38_0\(3),
      I1 => channel_1_dutycycle_counter_reg(8),
      O => \channel_1_dutycycle_o[11]_i_70_n_0\
    );
\channel_1_dutycycle_o[11]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_1_dutycycle_o_reg[11]_i_38_0\(2),
      I1 => channel_1_dutycycle_counter_reg(7),
      O => \channel_1_dutycycle_o[11]_i_71_n_0\
    );
\channel_1_dutycycle_o[11]_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_1_dutycycle_o_reg[11]_i_38_0\(1),
      I1 => channel_1_dutycycle_counter_reg(6),
      O => \channel_1_dutycycle_o[11]_i_72_n_0\
    );
\channel_1_dutycycle_o[11]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_1_dutycycle_o_reg[11]_i_38_0\(0),
      I1 => channel_1_dutycycle_counter_reg(5),
      O => \channel_1_dutycycle_o[11]_i_73_n_0\
    );
\channel_1_dutycycle_o[11]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(8),
      I1 => \channel_1_dutycycle_o_reg[11]_i_38_0\(3),
      I2 => \channel_1_dutycycle_o_reg[11]_i_19_0\(0),
      I3 => channel_1_dutycycle_counter_reg(9),
      O => \channel_1_dutycycle_o[11]_i_74_n_0\
    );
\channel_1_dutycycle_o[11]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(7),
      I1 => \channel_1_dutycycle_o_reg[11]_i_38_0\(2),
      I2 => \channel_1_dutycycle_o_reg[11]_i_38_0\(3),
      I3 => channel_1_dutycycle_counter_reg(8),
      O => \channel_1_dutycycle_o[11]_i_75_n_0\
    );
\channel_1_dutycycle_o[11]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(6),
      I1 => \channel_1_dutycycle_o_reg[11]_i_38_0\(1),
      I2 => \channel_1_dutycycle_o_reg[11]_i_38_0\(2),
      I3 => channel_1_dutycycle_counter_reg(7),
      O => \channel_1_dutycycle_o[11]_i_76_n_0\
    );
\channel_1_dutycycle_o[11]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(5),
      I1 => \channel_1_dutycycle_o_reg[11]_i_38_0\(0),
      I2 => \channel_1_dutycycle_o_reg[11]_i_38_0\(1),
      I3 => channel_1_dutycycle_counter_reg(6),
      O => \channel_1_dutycycle_o[11]_i_77_n_0\
    );
\channel_1_dutycycle_o[11]_i_87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_1_timeout_counter_reg(6),
      I1 => channel_1_timeout_counter_reg(7),
      O => \channel_1_dutycycle_o[11]_i_87_n_0\
    );
\channel_1_dutycycle_o[11]_i_88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_1_timeout_counter_reg(4),
      I1 => channel_1_timeout_counter_reg(5),
      O => \channel_1_dutycycle_o[11]_i_88_n_0\
    );
\channel_1_dutycycle_o[11]_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_1_timeout_counter_reg(2),
      I1 => channel_1_timeout_counter_reg(3),
      O => \channel_1_dutycycle_o[11]_i_89_n_0\
    );
\channel_1_dutycycle_o[11]_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_1_timeout_counter_reg(0),
      I1 => channel_1_timeout_counter_reg(1),
      O => \channel_1_dutycycle_o[11]_i_90_n_0\
    );
\channel_1_dutycycle_o[11]_i_91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_1_timeout_counter_reg(6),
      I1 => channel_1_timeout_counter_reg(7),
      O => \channel_1_dutycycle_o[11]_i_91_n_0\
    );
\channel_1_dutycycle_o[11]_i_92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_1_timeout_counter_reg(4),
      I1 => channel_1_timeout_counter_reg(5),
      O => \channel_1_dutycycle_o[11]_i_92_n_0\
    );
\channel_1_dutycycle_o[11]_i_93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_1_timeout_counter_reg(2),
      I1 => channel_1_timeout_counter_reg(3),
      O => \channel_1_dutycycle_o[11]_i_93_n_0\
    );
\channel_1_dutycycle_o[11]_i_94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_1_timeout_counter_reg(0),
      I1 => channel_1_timeout_counter_reg(1),
      O => \channel_1_dutycycle_o[11]_i_94_n_0\
    );
\channel_1_dutycycle_o[11]_i_95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^channel_1_dutycycle_counter_reg[11]_0\(1),
      I1 => channel_1_dutycycle_counter_reg(4),
      O => \channel_1_dutycycle_o[11]_i_95_n_0\
    );
\channel_1_dutycycle_o[11]_i_96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^channel_1_dutycycle_counter_reg[11]_0\(0),
      I1 => channel_1_dutycycle_counter_reg(3),
      O => \channel_1_dutycycle_o[11]_i_96_n_0\
    );
\channel_1_dutycycle_o[11]_i_97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^channel_1_dutycycle_counter_reg[7]_0\(0),
      I1 => channel_1_dutycycle_counter_reg(2),
      O => \channel_1_dutycycle_o[11]_i_97_n_0\
    );
\channel_1_dutycycle_o[11]_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(4),
      I1 => \^channel_1_dutycycle_counter_reg[11]_0\(1),
      I2 => \channel_1_dutycycle_o_reg[11]_i_38_0\(0),
      I3 => channel_1_dutycycle_counter_reg(5),
      O => \channel_1_dutycycle_o[11]_i_98_n_0\
    );
\channel_1_dutycycle_o[11]_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(3),
      I1 => \^channel_1_dutycycle_counter_reg[11]_0\(0),
      I2 => \^channel_1_dutycycle_counter_reg[11]_0\(1),
      I3 => channel_1_dutycycle_counter_reg(4),
      O => \channel_1_dutycycle_o[11]_i_99_n_0\
    );
\channel_1_dutycycle_o[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_1_dutycycle_counter_reg[11]_0\(0),
      I1 => \channel_1_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_1_dutycycle_counter_reg(17),
      I3 => \channel_1_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_1_dutycycle_o_reg[3]_i_2_n_6\,
      O => \channel_1_dutycycle_o[1]_i_1_n_0\
    );
\channel_1_dutycycle_o[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_1_dutycycle_o_reg[5]_i_12_n_6\,
      I1 => \channel_1_dutycycle_o_reg[1]_i_21_n_4\,
      I2 => channel_1_dutycycle_counter_reg(6),
      I3 => \channel_1_dutycycle_o[1]_i_6_n_0\,
      O => \channel_1_dutycycle_o[1]_i_10_n_0\
    );
\channel_1_dutycycle_o[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_1_dutycycle_o_reg[5]_i_12_n_7\,
      I1 => \channel_1_dutycycle_o_reg[1]_i_21_n_5\,
      I2 => channel_1_dutycycle_counter_reg(5),
      I3 => \channel_1_dutycycle_o[1]_i_7_n_0\,
      O => \channel_1_dutycycle_o[1]_i_11_n_0\
    );
\channel_1_dutycycle_o[1]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_1_dutycycle_o_reg[1]_i_22_n_5\,
      I1 => \channel_1_dutycycle_o_reg[1]_i_21_n_7\,
      I2 => channel_1_dutycycle_counter_reg(3),
      O => \channel_1_dutycycle_o[1]_i_13_n_0\
    );
\channel_1_dutycycle_o[1]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_1_dutycycle_o_reg[1]_i_22_n_6\,
      I1 => \channel_1_dutycycle_o_reg[1]_i_24_n_4\,
      I2 => channel_1_dutycycle_counter_reg(2),
      O => \channel_1_dutycycle_o[1]_i_14_n_0\
    );
\channel_1_dutycycle_o[1]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_1_dutycycle_o_reg[1]_i_22_n_7\,
      I1 => \channel_1_dutycycle_o_reg[1]_i_24_n_5\,
      I2 => channel_1_dutycycle_counter_reg(1),
      O => \channel_1_dutycycle_o[1]_i_15_n_0\
    );
\channel_1_dutycycle_o[1]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(1),
      I1 => \channel_1_dutycycle_o_reg[1]_i_22_n_7\,
      I2 => \channel_1_dutycycle_o_reg[1]_i_24_n_5\,
      O => \channel_1_dutycycle_o[1]_i_16_n_0\
    );
\channel_1_dutycycle_o[1]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_1_dutycycle_o_reg[1]_i_22_n_4\,
      I1 => \channel_1_dutycycle_o_reg[1]_i_21_n_6\,
      I2 => channel_1_dutycycle_counter_reg(4),
      I3 => \channel_1_dutycycle_o[1]_i_13_n_0\,
      O => \channel_1_dutycycle_o[1]_i_17_n_0\
    );
\channel_1_dutycycle_o[1]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_1_dutycycle_o_reg[1]_i_22_n_5\,
      I1 => \channel_1_dutycycle_o_reg[1]_i_21_n_7\,
      I2 => channel_1_dutycycle_counter_reg(3),
      I3 => \channel_1_dutycycle_o[1]_i_14_n_0\,
      O => \channel_1_dutycycle_o[1]_i_18_n_0\
    );
\channel_1_dutycycle_o[1]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_1_dutycycle_o_reg[1]_i_22_n_6\,
      I1 => \channel_1_dutycycle_o_reg[1]_i_24_n_4\,
      I2 => channel_1_dutycycle_counter_reg(2),
      I3 => \channel_1_dutycycle_o[1]_i_15_n_0\,
      O => \channel_1_dutycycle_o[1]_i_19_n_0\
    );
\channel_1_dutycycle_o[1]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \channel_1_dutycycle_o_reg[1]_i_22_n_7\,
      I1 => \channel_1_dutycycle_o_reg[1]_i_24_n_5\,
      I2 => channel_1_dutycycle_counter_reg(1),
      I3 => \channel_1_dutycycle_o_reg[1]_i_24_n_6\,
      I4 => \channel_1_dutycycle_o_reg[1]_i_30_n_4\,
      O => \channel_1_dutycycle_o[1]_i_20_n_0\
    );
\channel_1_dutycycle_o[1]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \channel_1_dutycycle_o_reg[1]_i_30_n_4\,
      I1 => \channel_1_dutycycle_o_reg[1]_i_24_n_6\,
      I2 => channel_1_dutycycle_counter_reg(0),
      O => \channel_1_dutycycle_o[1]_i_26_n_0\
    );
\channel_1_dutycycle_o[1]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(14),
      I1 => channel_1_dutycycle_counter_reg(12),
      I2 => channel_1_dutycycle_counter_reg(16),
      O => \channel_1_dutycycle_o[1]_i_31_n_0\
    );
\channel_1_dutycycle_o[1]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(13),
      I1 => channel_1_dutycycle_counter_reg(11),
      I2 => channel_1_dutycycle_counter_reg(15),
      O => \channel_1_dutycycle_o[1]_i_32_n_0\
    );
\channel_1_dutycycle_o[1]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(12),
      I1 => channel_1_dutycycle_counter_reg(10),
      I2 => channel_1_dutycycle_counter_reg(14),
      O => \channel_1_dutycycle_o[1]_i_33_n_0\
    );
\channel_1_dutycycle_o[1]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(11),
      I1 => channel_1_dutycycle_counter_reg(9),
      I2 => channel_1_dutycycle_counter_reg(13),
      O => \channel_1_dutycycle_o[1]_i_34_n_0\
    );
\channel_1_dutycycle_o[1]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(16),
      I1 => channel_1_dutycycle_counter_reg(12),
      I2 => channel_1_dutycycle_counter_reg(14),
      I3 => channel_1_dutycycle_counter_reg(13),
      I4 => channel_1_dutycycle_counter_reg(15),
      I5 => channel_1_dutycycle_counter_reg(17),
      O => \channel_1_dutycycle_o[1]_i_35_n_0\
    );
\channel_1_dutycycle_o[1]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(15),
      I1 => channel_1_dutycycle_counter_reg(11),
      I2 => channel_1_dutycycle_counter_reg(13),
      I3 => channel_1_dutycycle_counter_reg(12),
      I4 => channel_1_dutycycle_counter_reg(14),
      I5 => channel_1_dutycycle_counter_reg(16),
      O => \channel_1_dutycycle_o[1]_i_36_n_0\
    );
\channel_1_dutycycle_o[1]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(14),
      I1 => channel_1_dutycycle_counter_reg(10),
      I2 => channel_1_dutycycle_counter_reg(12),
      I3 => channel_1_dutycycle_counter_reg(11),
      I4 => channel_1_dutycycle_counter_reg(13),
      I5 => channel_1_dutycycle_counter_reg(15),
      O => \channel_1_dutycycle_o[1]_i_37_n_0\
    );
\channel_1_dutycycle_o[1]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(13),
      I1 => channel_1_dutycycle_counter_reg(9),
      I2 => channel_1_dutycycle_counter_reg(11),
      I3 => channel_1_dutycycle_counter_reg(10),
      I4 => channel_1_dutycycle_counter_reg(12),
      I5 => channel_1_dutycycle_counter_reg(14),
      O => \channel_1_dutycycle_o[1]_i_38_n_0\
    );
\channel_1_dutycycle_o[1]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(10),
      I1 => channel_1_dutycycle_counter_reg(5),
      I2 => channel_1_dutycycle_counter_reg(8),
      O => \channel_1_dutycycle_o[1]_i_39_n_0\
    );
\channel_1_dutycycle_o[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_1_dutycycle_o_reg[5]_i_12_n_5\,
      I1 => \channel_1_dutycycle_o_reg[5]_i_11_n_7\,
      I2 => channel_1_dutycycle_counter_reg(7),
      O => \channel_1_dutycycle_o[1]_i_4_n_0\
    );
\channel_1_dutycycle_o[1]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(9),
      I1 => channel_1_dutycycle_counter_reg(4),
      I2 => channel_1_dutycycle_counter_reg(7),
      O => \channel_1_dutycycle_o[1]_i_40_n_0\
    );
\channel_1_dutycycle_o[1]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(8),
      I1 => channel_1_dutycycle_counter_reg(3),
      I2 => channel_1_dutycycle_counter_reg(6),
      O => \channel_1_dutycycle_o[1]_i_41_n_0\
    );
\channel_1_dutycycle_o[1]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(7),
      I1 => channel_1_dutycycle_counter_reg(2),
      I2 => channel_1_dutycycle_counter_reg(5),
      O => \channel_1_dutycycle_o[1]_i_42_n_0\
    );
\channel_1_dutycycle_o[1]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(8),
      I1 => channel_1_dutycycle_counter_reg(5),
      I2 => channel_1_dutycycle_counter_reg(10),
      I3 => channel_1_dutycycle_counter_reg(11),
      I4 => channel_1_dutycycle_counter_reg(6),
      I5 => channel_1_dutycycle_counter_reg(9),
      O => \channel_1_dutycycle_o[1]_i_43_n_0\
    );
\channel_1_dutycycle_o[1]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(7),
      I1 => channel_1_dutycycle_counter_reg(4),
      I2 => channel_1_dutycycle_counter_reg(9),
      I3 => channel_1_dutycycle_counter_reg(10),
      I4 => channel_1_dutycycle_counter_reg(5),
      I5 => channel_1_dutycycle_counter_reg(8),
      O => \channel_1_dutycycle_o[1]_i_44_n_0\
    );
\channel_1_dutycycle_o[1]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(6),
      I1 => channel_1_dutycycle_counter_reg(3),
      I2 => channel_1_dutycycle_counter_reg(8),
      I3 => channel_1_dutycycle_counter_reg(9),
      I4 => channel_1_dutycycle_counter_reg(4),
      I5 => channel_1_dutycycle_counter_reg(7),
      O => \channel_1_dutycycle_o[1]_i_45_n_0\
    );
\channel_1_dutycycle_o[1]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(5),
      I1 => channel_1_dutycycle_counter_reg(2),
      I2 => channel_1_dutycycle_counter_reg(7),
      I3 => channel_1_dutycycle_counter_reg(8),
      I4 => channel_1_dutycycle_counter_reg(3),
      I5 => channel_1_dutycycle_counter_reg(6),
      O => \channel_1_dutycycle_o[1]_i_46_n_0\
    );
\channel_1_dutycycle_o[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_1_dutycycle_o_reg[5]_i_12_n_6\,
      I1 => \channel_1_dutycycle_o_reg[1]_i_21_n_4\,
      I2 => channel_1_dutycycle_counter_reg(6),
      O => \channel_1_dutycycle_o[1]_i_5_n_0\
    );
\channel_1_dutycycle_o[1]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(10),
      I1 => channel_1_dutycycle_counter_reg(8),
      I2 => channel_1_dutycycle_counter_reg(12),
      O => \channel_1_dutycycle_o[1]_i_52_n_0\
    );
\channel_1_dutycycle_o[1]_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(9),
      I1 => channel_1_dutycycle_counter_reg(7),
      I2 => channel_1_dutycycle_counter_reg(11),
      O => \channel_1_dutycycle_o[1]_i_53_n_0\
    );
\channel_1_dutycycle_o[1]_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(8),
      I1 => channel_1_dutycycle_counter_reg(6),
      I2 => channel_1_dutycycle_counter_reg(10),
      O => \channel_1_dutycycle_o[1]_i_54_n_0\
    );
\channel_1_dutycycle_o[1]_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(7),
      I1 => channel_1_dutycycle_counter_reg(5),
      I2 => channel_1_dutycycle_counter_reg(9),
      O => \channel_1_dutycycle_o[1]_i_55_n_0\
    );
\channel_1_dutycycle_o[1]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(12),
      I1 => channel_1_dutycycle_counter_reg(8),
      I2 => channel_1_dutycycle_counter_reg(10),
      I3 => channel_1_dutycycle_counter_reg(9),
      I4 => channel_1_dutycycle_counter_reg(11),
      I5 => channel_1_dutycycle_counter_reg(13),
      O => \channel_1_dutycycle_o[1]_i_56_n_0\
    );
\channel_1_dutycycle_o[1]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(11),
      I1 => channel_1_dutycycle_counter_reg(7),
      I2 => channel_1_dutycycle_counter_reg(9),
      I3 => channel_1_dutycycle_counter_reg(8),
      I4 => channel_1_dutycycle_counter_reg(10),
      I5 => channel_1_dutycycle_counter_reg(12),
      O => \channel_1_dutycycle_o[1]_i_57_n_0\
    );
\channel_1_dutycycle_o[1]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(10),
      I1 => channel_1_dutycycle_counter_reg(6),
      I2 => channel_1_dutycycle_counter_reg(8),
      I3 => channel_1_dutycycle_counter_reg(7),
      I4 => channel_1_dutycycle_counter_reg(9),
      I5 => channel_1_dutycycle_counter_reg(11),
      O => \channel_1_dutycycle_o[1]_i_58_n_0\
    );
\channel_1_dutycycle_o[1]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(9),
      I1 => channel_1_dutycycle_counter_reg(5),
      I2 => channel_1_dutycycle_counter_reg(7),
      I3 => channel_1_dutycycle_counter_reg(6),
      I4 => channel_1_dutycycle_counter_reg(8),
      I5 => channel_1_dutycycle_counter_reg(10),
      O => \channel_1_dutycycle_o[1]_i_59_n_0\
    );
\channel_1_dutycycle_o[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_1_dutycycle_o_reg[5]_i_12_n_7\,
      I1 => \channel_1_dutycycle_o_reg[1]_i_21_n_5\,
      I2 => channel_1_dutycycle_counter_reg(5),
      O => \channel_1_dutycycle_o[1]_i_6_n_0\
    );
\channel_1_dutycycle_o[1]_i_60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(6),
      I1 => channel_1_dutycycle_counter_reg(4),
      I2 => channel_1_dutycycle_counter_reg(8),
      O => \channel_1_dutycycle_o[1]_i_60_n_0\
    );
\channel_1_dutycycle_o[1]_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(5),
      I1 => channel_1_dutycycle_counter_reg(3),
      I2 => channel_1_dutycycle_counter_reg(7),
      O => \channel_1_dutycycle_o[1]_i_61_n_0\
    );
\channel_1_dutycycle_o[1]_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(4),
      I1 => channel_1_dutycycle_counter_reg(2),
      I2 => channel_1_dutycycle_counter_reg(6),
      O => \channel_1_dutycycle_o[1]_i_62_n_0\
    );
\channel_1_dutycycle_o[1]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(3),
      I1 => channel_1_dutycycle_counter_reg(1),
      I2 => channel_1_dutycycle_counter_reg(5),
      O => \channel_1_dutycycle_o[1]_i_63_n_0\
    );
\channel_1_dutycycle_o[1]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(8),
      I1 => channel_1_dutycycle_counter_reg(4),
      I2 => channel_1_dutycycle_counter_reg(6),
      I3 => channel_1_dutycycle_counter_reg(5),
      I4 => channel_1_dutycycle_counter_reg(7),
      I5 => channel_1_dutycycle_counter_reg(9),
      O => \channel_1_dutycycle_o[1]_i_64_n_0\
    );
\channel_1_dutycycle_o[1]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(7),
      I1 => channel_1_dutycycle_counter_reg(3),
      I2 => channel_1_dutycycle_counter_reg(5),
      I3 => channel_1_dutycycle_counter_reg(4),
      I4 => channel_1_dutycycle_counter_reg(6),
      I5 => channel_1_dutycycle_counter_reg(8),
      O => \channel_1_dutycycle_o[1]_i_65_n_0\
    );
\channel_1_dutycycle_o[1]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(6),
      I1 => channel_1_dutycycle_counter_reg(2),
      I2 => channel_1_dutycycle_counter_reg(4),
      I3 => channel_1_dutycycle_counter_reg(3),
      I4 => channel_1_dutycycle_counter_reg(5),
      I5 => channel_1_dutycycle_counter_reg(7),
      O => \channel_1_dutycycle_o[1]_i_66_n_0\
    );
\channel_1_dutycycle_o[1]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(5),
      I1 => channel_1_dutycycle_counter_reg(1),
      I2 => channel_1_dutycycle_counter_reg(3),
      I3 => channel_1_dutycycle_counter_reg(4),
      I4 => channel_1_dutycycle_counter_reg(2),
      I5 => channel_1_dutycycle_counter_reg(6),
      O => \channel_1_dutycycle_o[1]_i_67_n_0\
    );
\channel_1_dutycycle_o[1]_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(6),
      I1 => channel_1_dutycycle_counter_reg(1),
      I2 => channel_1_dutycycle_counter_reg(4),
      O => \channel_1_dutycycle_o[1]_i_69_n_0\
    );
\channel_1_dutycycle_o[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_1_dutycycle_o_reg[1]_i_22_n_4\,
      I1 => \channel_1_dutycycle_o_reg[1]_i_21_n_6\,
      I2 => channel_1_dutycycle_counter_reg(4),
      O => \channel_1_dutycycle_o[1]_i_7_n_0\
    );
\channel_1_dutycycle_o[1]_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(6),
      I1 => channel_1_dutycycle_counter_reg(1),
      I2 => channel_1_dutycycle_counter_reg(4),
      O => \channel_1_dutycycle_o[1]_i_70_n_0\
    );
\channel_1_dutycycle_o[1]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(4),
      I1 => channel_1_dutycycle_counter_reg(1),
      I2 => channel_1_dutycycle_counter_reg(6),
      I3 => channel_1_dutycycle_counter_reg(7),
      I4 => channel_1_dutycycle_counter_reg(2),
      I5 => channel_1_dutycycle_counter_reg(5),
      O => \channel_1_dutycycle_o[1]_i_71_n_0\
    );
\channel_1_dutycycle_o[1]_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(6),
      I1 => channel_1_dutycycle_counter_reg(1),
      I2 => channel_1_dutycycle_counter_reg(4),
      I3 => channel_1_dutycycle_counter_reg(5),
      I4 => channel_1_dutycycle_counter_reg(0),
      O => \channel_1_dutycycle_o[1]_i_72_n_0\
    );
\channel_1_dutycycle_o[1]_i_73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(0),
      I1 => channel_1_dutycycle_counter_reg(5),
      I2 => channel_1_dutycycle_counter_reg(3),
      O => \channel_1_dutycycle_o[1]_i_73_n_0\
    );
\channel_1_dutycycle_o[1]_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(2),
      I1 => channel_1_dutycycle_counter_reg(4),
      O => \channel_1_dutycycle_o[1]_i_74_n_0\
    );
\channel_1_dutycycle_o[1]_i_75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(2),
      I1 => channel_1_dutycycle_counter_reg(0),
      I2 => channel_1_dutycycle_counter_reg(4),
      O => \channel_1_dutycycle_o[1]_i_75_n_0\
    );
\channel_1_dutycycle_o[1]_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(2),
      I1 => channel_1_dutycycle_counter_reg(0),
      I2 => channel_1_dutycycle_counter_reg(4),
      O => \channel_1_dutycycle_o[1]_i_76_n_0\
    );
\channel_1_dutycycle_o[1]_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(2),
      I1 => channel_1_dutycycle_counter_reg(0),
      O => \channel_1_dutycycle_o[1]_i_77_n_0\
    );
\channel_1_dutycycle_o[1]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(4),
      I1 => channel_1_dutycycle_counter_reg(0),
      I2 => channel_1_dutycycle_counter_reg(2),
      I3 => channel_1_dutycycle_counter_reg(3),
      I4 => channel_1_dutycycle_counter_reg(1),
      I5 => channel_1_dutycycle_counter_reg(5),
      O => \channel_1_dutycycle_o[1]_i_78_n_0\
    );
\channel_1_dutycycle_o[1]_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(2),
      I1 => channel_1_dutycycle_counter_reg(0),
      I2 => channel_1_dutycycle_counter_reg(4),
      I3 => channel_1_dutycycle_counter_reg(1),
      I4 => channel_1_dutycycle_counter_reg(3),
      O => \channel_1_dutycycle_o[1]_i_79_n_0\
    );
\channel_1_dutycycle_o[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_1_dutycycle_o_reg[5]_i_12_n_4\,
      I1 => \channel_1_dutycycle_o_reg[5]_i_11_n_6\,
      I2 => channel_1_dutycycle_counter_reg(8),
      I3 => \channel_1_dutycycle_o[1]_i_4_n_0\,
      O => \channel_1_dutycycle_o[1]_i_8_n_0\
    );
\channel_1_dutycycle_o[1]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(0),
      I1 => channel_1_dutycycle_counter_reg(2),
      I2 => channel_1_dutycycle_counter_reg(1),
      I3 => channel_1_dutycycle_counter_reg(3),
      O => \channel_1_dutycycle_o[1]_i_80_n_0\
    );
\channel_1_dutycycle_o[1]_i_81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(2),
      I1 => channel_1_dutycycle_counter_reg(0),
      O => \channel_1_dutycycle_o[1]_i_81_n_0\
    );
\channel_1_dutycycle_o[1]_i_82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(1),
      I1 => channel_1_dutycycle_counter_reg(3),
      O => \channel_1_dutycycle_o[1]_i_82_n_0\
    );
\channel_1_dutycycle_o[1]_i_83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(0),
      I1 => channel_1_dutycycle_counter_reg(2),
      O => \channel_1_dutycycle_o[1]_i_83_n_0\
    );
\channel_1_dutycycle_o[1]_i_84\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(1),
      O => \channel_1_dutycycle_o[1]_i_84_n_0\
    );
\channel_1_dutycycle_o[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_1_dutycycle_o_reg[5]_i_12_n_5\,
      I1 => \channel_1_dutycycle_o_reg[5]_i_11_n_7\,
      I2 => channel_1_dutycycle_counter_reg(7),
      I3 => \channel_1_dutycycle_o[1]_i_5_n_0\,
      O => \channel_1_dutycycle_o[1]_i_9_n_0\
    );
\channel_1_dutycycle_o[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_1_dutycycle_counter_reg[11]_0\(1),
      I1 => \channel_1_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_1_dutycycle_counter_reg(17),
      I3 => \channel_1_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_1_dutycycle_o_reg[3]_i_2_n_5\,
      O => \channel_1_dutycycle_o[2]_i_1_n_0\
    );
\channel_1_dutycycle_o[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_1_dutycycle_counter_reg[11]_0\(2),
      I1 => \channel_1_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_1_dutycycle_counter_reg(17),
      I3 => \channel_1_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_1_dutycycle_o_reg[3]_i_2_n_4\,
      O => \channel_1_dutycycle_o[3]_i_1_n_0\
    );
\channel_1_dutycycle_o[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^channel_1_dutycycle_counter_reg[7]_0\(0),
      O => \channel_1_dutycycle_o[3]_i_3_n_0\
    );
\channel_1_dutycycle_o[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_1_dutycycle_counter_reg[15]_0\(0),
      I1 => \channel_1_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_1_dutycycle_counter_reg(17),
      I3 => \channel_1_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_1_dutycycle_o_reg[7]_i_2_n_7\,
      O => \channel_1_dutycycle_o[4]_i_1_n_0\
    );
\channel_1_dutycycle_o[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_1_dutycycle_counter_reg[15]_0\(1),
      I1 => \channel_1_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_1_dutycycle_counter_reg(17),
      I3 => \channel_1_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_1_dutycycle_o_reg[7]_i_2_n_6\,
      O => \channel_1_dutycycle_o[5]_i_1_n_0\
    );
\channel_1_dutycycle_o[5]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_1_dutycycle_o_reg[9]_i_11_n_7\,
      I1 => \channel_1_dutycycle_o_reg[5]_i_11_n_5\,
      I2 => channel_1_dutycycle_counter_reg(9),
      I3 => \channel_1_dutycycle_o[5]_i_6_n_0\,
      O => \channel_1_dutycycle_o[5]_i_10_n_0\
    );
\channel_1_dutycycle_o[5]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(15),
      I1 => channel_1_dutycycle_counter_reg(17),
      O => \channel_1_dutycycle_o[5]_i_13_n_0\
    );
\channel_1_dutycycle_o[5]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(14),
      I1 => channel_1_dutycycle_counter_reg(16),
      O => \channel_1_dutycycle_o[5]_i_14_n_0\
    );
\channel_1_dutycycle_o[5]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(15),
      I1 => channel_1_dutycycle_counter_reg(13),
      I2 => channel_1_dutycycle_counter_reg(17),
      O => \channel_1_dutycycle_o[5]_i_15_n_0\
    );
\channel_1_dutycycle_o[5]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(16),
      I1 => channel_1_dutycycle_counter_reg(17),
      O => \channel_1_dutycycle_o[5]_i_16_n_0\
    );
\channel_1_dutycycle_o[5]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(17),
      I1 => channel_1_dutycycle_counter_reg(15),
      I2 => channel_1_dutycycle_counter_reg(16),
      O => \channel_1_dutycycle_o[5]_i_17_n_0\
    );
\channel_1_dutycycle_o[5]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(16),
      I1 => channel_1_dutycycle_counter_reg(14),
      I2 => channel_1_dutycycle_counter_reg(17),
      I3 => channel_1_dutycycle_counter_reg(15),
      O => \channel_1_dutycycle_o[5]_i_18_n_0\
    );
\channel_1_dutycycle_o[5]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(17),
      I1 => channel_1_dutycycle_counter_reg(13),
      I2 => channel_1_dutycycle_counter_reg(15),
      I3 => channel_1_dutycycle_counter_reg(16),
      I4 => channel_1_dutycycle_counter_reg(14),
      O => \channel_1_dutycycle_o[5]_i_19_n_0\
    );
\channel_1_dutycycle_o[5]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(14),
      I1 => channel_1_dutycycle_counter_reg(9),
      I2 => channel_1_dutycycle_counter_reg(12),
      O => \channel_1_dutycycle_o[5]_i_20_n_0\
    );
\channel_1_dutycycle_o[5]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(13),
      I1 => channel_1_dutycycle_counter_reg(8),
      I2 => channel_1_dutycycle_counter_reg(11),
      O => \channel_1_dutycycle_o[5]_i_21_n_0\
    );
\channel_1_dutycycle_o[5]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(12),
      I1 => channel_1_dutycycle_counter_reg(7),
      I2 => channel_1_dutycycle_counter_reg(10),
      O => \channel_1_dutycycle_o[5]_i_22_n_0\
    );
\channel_1_dutycycle_o[5]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(11),
      I1 => channel_1_dutycycle_counter_reg(6),
      I2 => channel_1_dutycycle_counter_reg(9),
      O => \channel_1_dutycycle_o[5]_i_23_n_0\
    );
\channel_1_dutycycle_o[5]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(12),
      I1 => channel_1_dutycycle_counter_reg(9),
      I2 => channel_1_dutycycle_counter_reg(14),
      I3 => channel_1_dutycycle_counter_reg(15),
      I4 => channel_1_dutycycle_counter_reg(10),
      I5 => channel_1_dutycycle_counter_reg(13),
      O => \channel_1_dutycycle_o[5]_i_24_n_0\
    );
\channel_1_dutycycle_o[5]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(11),
      I1 => channel_1_dutycycle_counter_reg(8),
      I2 => channel_1_dutycycle_counter_reg(13),
      I3 => channel_1_dutycycle_counter_reg(14),
      I4 => channel_1_dutycycle_counter_reg(9),
      I5 => channel_1_dutycycle_counter_reg(12),
      O => \channel_1_dutycycle_o[5]_i_25_n_0\
    );
\channel_1_dutycycle_o[5]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(10),
      I1 => channel_1_dutycycle_counter_reg(7),
      I2 => channel_1_dutycycle_counter_reg(12),
      I3 => channel_1_dutycycle_counter_reg(13),
      I4 => channel_1_dutycycle_counter_reg(8),
      I5 => channel_1_dutycycle_counter_reg(11),
      O => \channel_1_dutycycle_o[5]_i_26_n_0\
    );
\channel_1_dutycycle_o[5]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(9),
      I1 => channel_1_dutycycle_counter_reg(6),
      I2 => channel_1_dutycycle_counter_reg(11),
      I3 => channel_1_dutycycle_counter_reg(12),
      I4 => channel_1_dutycycle_counter_reg(7),
      I5 => channel_1_dutycycle_counter_reg(10),
      O => \channel_1_dutycycle_o[5]_i_27_n_0\
    );
\channel_1_dutycycle_o[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_1_dutycycle_o_reg[9]_i_11_n_5\,
      I1 => \channel_1_dutycycle_o_reg[11]_i_35_n_7\,
      I2 => channel_1_dutycycle_counter_reg(11),
      O => \channel_1_dutycycle_o[5]_i_3_n_0\
    );
\channel_1_dutycycle_o[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_1_dutycycle_o_reg[9]_i_11_n_6\,
      I1 => \channel_1_dutycycle_o_reg[5]_i_11_n_4\,
      I2 => channel_1_dutycycle_counter_reg(10),
      O => \channel_1_dutycycle_o[5]_i_4_n_0\
    );
\channel_1_dutycycle_o[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_1_dutycycle_o_reg[9]_i_11_n_7\,
      I1 => \channel_1_dutycycle_o_reg[5]_i_11_n_5\,
      I2 => channel_1_dutycycle_counter_reg(9),
      O => \channel_1_dutycycle_o[5]_i_5_n_0\
    );
\channel_1_dutycycle_o[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_1_dutycycle_o_reg[5]_i_12_n_4\,
      I1 => \channel_1_dutycycle_o_reg[5]_i_11_n_6\,
      I2 => channel_1_dutycycle_counter_reg(8),
      O => \channel_1_dutycycle_o[5]_i_6_n_0\
    );
\channel_1_dutycycle_o[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_1_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_1_dutycycle_o_reg[9]_i_11_n_4\,
      I2 => channel_1_dutycycle_counter_reg(12),
      I3 => \channel_1_dutycycle_o[5]_i_3_n_0\,
      O => \channel_1_dutycycle_o[5]_i_7_n_0\
    );
\channel_1_dutycycle_o[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_1_dutycycle_o_reg[9]_i_11_n_5\,
      I1 => \channel_1_dutycycle_o_reg[11]_i_35_n_7\,
      I2 => channel_1_dutycycle_counter_reg(11),
      I3 => \channel_1_dutycycle_o[5]_i_4_n_0\,
      O => \channel_1_dutycycle_o[5]_i_8_n_0\
    );
\channel_1_dutycycle_o[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_1_dutycycle_o_reg[9]_i_11_n_6\,
      I1 => \channel_1_dutycycle_o_reg[5]_i_11_n_4\,
      I2 => channel_1_dutycycle_counter_reg(10),
      I3 => \channel_1_dutycycle_o[5]_i_5_n_0\,
      O => \channel_1_dutycycle_o[5]_i_9_n_0\
    );
\channel_1_dutycycle_o[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_1_dutycycle_counter_reg[15]_0\(2),
      I1 => \channel_1_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_1_dutycycle_counter_reg(17),
      I3 => \channel_1_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_1_dutycycle_o_reg[7]_i_2_n_5\,
      O => \channel_1_dutycycle_o[6]_i_1_n_0\
    );
\channel_1_dutycycle_o[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_1_dutycycle_counter_reg[15]_0\(3),
      I1 => \channel_1_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_1_dutycycle_counter_reg(17),
      I3 => \channel_1_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_1_dutycycle_o_reg[7]_i_2_n_4\,
      O => \channel_1_dutycycle_o[7]_i_1_n_0\
    );
\channel_1_dutycycle_o[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_1_dutycycle_counter_reg[16]_0\(0),
      I1 => \channel_1_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_1_dutycycle_counter_reg(17),
      I3 => \channel_1_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_1_dutycycle_o_reg[11]_i_8_n_7\,
      O => \channel_1_dutycycle_o[8]_i_1_n_0\
    );
\channel_1_dutycycle_o[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_1_dutycycle_counter_reg[16]_0\(1),
      I1 => \channel_1_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_1_dutycycle_counter_reg(17),
      I3 => \channel_1_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_1_dutycycle_o_reg[11]_i_8_n_6\,
      O => \channel_1_dutycycle_o[9]_i_1_n_0\
    );
\channel_1_dutycycle_o[9]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_1_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_1_dutycycle_o_reg[11]_i_36_n_7\,
      I2 => channel_1_dutycycle_counter_reg(13),
      I3 => \channel_1_dutycycle_o[9]_i_6_n_0\,
      O => \channel_1_dutycycle_o[9]_i_10_n_0\
    );
\channel_1_dutycycle_o[9]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(16),
      I1 => channel_1_dutycycle_counter_reg(13),
      O => \channel_1_dutycycle_o[9]_i_12_n_0\
    );
\channel_1_dutycycle_o[9]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(17),
      I1 => channel_1_dutycycle_counter_reg(12),
      I2 => channel_1_dutycycle_counter_reg(15),
      O => \channel_1_dutycycle_o[9]_i_13_n_0\
    );
\channel_1_dutycycle_o[9]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(16),
      I1 => channel_1_dutycycle_counter_reg(11),
      I2 => channel_1_dutycycle_counter_reg(14),
      O => \channel_1_dutycycle_o[9]_i_14_n_0\
    );
\channel_1_dutycycle_o[9]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(15),
      I1 => channel_1_dutycycle_counter_reg(10),
      I2 => channel_1_dutycycle_counter_reg(13),
      O => \channel_1_dutycycle_o[9]_i_15_n_0\
    );
\channel_1_dutycycle_o[9]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(13),
      I1 => channel_1_dutycycle_counter_reg(16),
      I2 => channel_1_dutycycle_counter_reg(14),
      I3 => channel_1_dutycycle_counter_reg(17),
      O => \channel_1_dutycycle_o[9]_i_16_n_0\
    );
\channel_1_dutycycle_o[9]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(15),
      I1 => channel_1_dutycycle_counter_reg(12),
      I2 => channel_1_dutycycle_counter_reg(17),
      I3 => channel_1_dutycycle_counter_reg(13),
      I4 => channel_1_dutycycle_counter_reg(16),
      O => \channel_1_dutycycle_o[9]_i_17_n_0\
    );
\channel_1_dutycycle_o[9]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(14),
      I1 => channel_1_dutycycle_counter_reg(11),
      I2 => channel_1_dutycycle_counter_reg(16),
      I3 => channel_1_dutycycle_counter_reg(17),
      I4 => channel_1_dutycycle_counter_reg(12),
      I5 => channel_1_dutycycle_counter_reg(15),
      O => \channel_1_dutycycle_o[9]_i_18_n_0\
    );
\channel_1_dutycycle_o[9]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_1_dutycycle_counter_reg(13),
      I1 => channel_1_dutycycle_counter_reg(10),
      I2 => channel_1_dutycycle_counter_reg(15),
      I3 => channel_1_dutycycle_counter_reg(16),
      I4 => channel_1_dutycycle_counter_reg(11),
      I5 => channel_1_dutycycle_counter_reg(14),
      O => \channel_1_dutycycle_o[9]_i_19_n_0\
    );
\channel_1_dutycycle_o[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_1_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_1_dutycycle_o_reg[11]_i_36_n_5\,
      I2 => channel_1_dutycycle_counter_reg(15),
      O => \channel_1_dutycycle_o[9]_i_3_n_0\
    );
\channel_1_dutycycle_o[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_1_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_1_dutycycle_o_reg[11]_i_36_n_6\,
      I2 => channel_1_dutycycle_counter_reg(14),
      O => \channel_1_dutycycle_o[9]_i_4_n_0\
    );
\channel_1_dutycycle_o[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_1_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_1_dutycycle_o_reg[11]_i_36_n_7\,
      I2 => channel_1_dutycycle_counter_reg(13),
      O => \channel_1_dutycycle_o[9]_i_5_n_0\
    );
\channel_1_dutycycle_o[9]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_1_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_1_dutycycle_o_reg[9]_i_11_n_4\,
      I2 => channel_1_dutycycle_counter_reg(12),
      O => \channel_1_dutycycle_o[9]_i_6_n_0\
    );
\channel_1_dutycycle_o[9]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_1_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_1_dutycycle_o_reg[11]_i_36_n_4\,
      I2 => channel_1_dutycycle_counter_reg(16),
      I3 => \channel_1_dutycycle_o[9]_i_3_n_0\,
      O => \channel_1_dutycycle_o[9]_i_7_n_0\
    );
\channel_1_dutycycle_o[9]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_1_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_1_dutycycle_o_reg[11]_i_36_n_5\,
      I2 => channel_1_dutycycle_counter_reg(15),
      I3 => \channel_1_dutycycle_o[9]_i_4_n_0\,
      O => \channel_1_dutycycle_o[9]_i_8_n_0\
    );
\channel_1_dutycycle_o[9]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_1_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_1_dutycycle_o_reg[11]_i_36_n_6\,
      I2 => channel_1_dutycycle_counter_reg(14),
      I3 => \channel_1_dutycycle_o[9]_i_5_n_0\,
      O => \channel_1_dutycycle_o[9]_i_9_n_0\
    );
\channel_1_dutycycle_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_1_dutycycle_o[11]_i_2_n_0\,
      D => \channel_1_dutycycle_o[0]_i_1_n_0\,
      Q => Q(0),
      R => p_0_in(12)
    );
\channel_1_dutycycle_o_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_1_dutycycle_o[11]_i_2_n_0\,
      D => \channel_1_dutycycle_o[10]_i_1_n_0\,
      Q => Q(10),
      R => p_0_in(12)
    );
\channel_1_dutycycle_o_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_1_dutycycle_o[11]_i_2_n_0\,
      D => \channel_1_dutycycle_o[11]_i_3_n_0\,
      Q => Q(11),
      R => p_0_in(12)
    );
\channel_1_dutycycle_o_reg[11]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o_reg[11]_i_38_n_0\,
      CO(3) => \channel_1_dutycycle_o_reg[11]_i_19_n_0\,
      CO(2) => \channel_1_dutycycle_o_reg[11]_i_19_n_1\,
      CO(1) => \channel_1_dutycycle_o_reg[11]_i_19_n_2\,
      CO(0) => \channel_1_dutycycle_o_reg[11]_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \channel_1_dutycycle_o[11]_i_39_n_0\,
      DI(2) => \channel_1_dutycycle_o[11]_i_40_n_0\,
      DI(1) => \channel_1_dutycycle_o[11]_i_41_n_0\,
      DI(0) => \channel_1_dutycycle_o[11]_i_42_n_0\,
      O(3 downto 0) => \NLW_channel_1_dutycycle_o_reg[11]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_1_dutycycle_o[11]_i_43_n_0\,
      S(2) => \channel_1_dutycycle_o[11]_i_44_n_0\,
      S(1) => \channel_1_dutycycle_o[11]_i_45_n_0\,
      S(0) => \channel_1_dutycycle_o[11]_i_46_n_0\
    );
\channel_1_dutycycle_o_reg[11]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o_reg[11]_i_56_n_0\,
      CO(3) => \channel_1_dutycycle_o_reg[11]_i_30_n_0\,
      CO(2) => \channel_1_dutycycle_o_reg[11]_i_30_n_1\,
      CO(1) => \channel_1_dutycycle_o_reg[11]_i_30_n_2\,
      CO(0) => \channel_1_dutycycle_o_reg[11]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \channel_1_dutycycle_o[11]_i_57_n_0\,
      DI(1) => \channel_1_dutycycle_o[11]_i_58_n_0\,
      DI(0) => channel_1_timeout_counter_reg(9),
      O(3 downto 0) => \NLW_channel_1_dutycycle_o_reg[11]_i_30_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_1_dutycycle_o[11]_i_59_n_0\,
      S(2) => \channel_1_dutycycle_o[11]_i_60_n_0\,
      S(1) => \channel_1_dutycycle_o[11]_i_61_n_0\,
      S(0) => \channel_1_dutycycle_o[11]_i_62_n_0\
    );
\channel_1_dutycycle_o_reg[11]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o_reg[5]_i_11_n_0\,
      CO(3 downto 2) => \NLW_channel_1_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \channel_1_dutycycle_o_reg[11]_i_35_n_2\,
      CO(0) => \NLW_channel_1_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => channel_1_dutycycle_counter_reg(17),
      O(3 downto 1) => \NLW_channel_1_dutycycle_o_reg[11]_i_35_O_UNCONNECTED\(3 downto 1),
      O(0) => \channel_1_dutycycle_o_reg[11]_i_35_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \channel_1_dutycycle_o[11]_i_63_n_0\
    );
\channel_1_dutycycle_o_reg[11]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o_reg[9]_i_11_n_0\,
      CO(3) => \channel_1_dutycycle_o_reg[11]_i_36_n_0\,
      CO(2) => \channel_1_dutycycle_o_reg[11]_i_36_n_1\,
      CO(1) => \channel_1_dutycycle_o_reg[11]_i_36_n_2\,
      CO(0) => \channel_1_dutycycle_o_reg[11]_i_36_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => channel_1_dutycycle_counter_reg(17 downto 15),
      DI(0) => \channel_1_dutycycle_o[11]_i_64_n_0\,
      O(3) => \channel_1_dutycycle_o_reg[11]_i_36_n_4\,
      O(2) => \channel_1_dutycycle_o_reg[11]_i_36_n_5\,
      O(1) => \channel_1_dutycycle_o_reg[11]_i_36_n_6\,
      O(0) => \channel_1_dutycycle_o_reg[11]_i_36_n_7\,
      S(3) => \channel_1_dutycycle_o[11]_i_65_n_0\,
      S(2) => \channel_1_dutycycle_o[11]_i_66_n_0\,
      S(1) => \channel_1_dutycycle_o[11]_i_67_n_0\,
      S(0) => \channel_1_dutycycle_o[11]_i_68_n_0\
    );
\channel_1_dutycycle_o_reg[11]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o_reg[11]_i_36_n_0\,
      CO(3 downto 1) => \NLW_channel_1_dutycycle_o_reg[11]_i_37_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_1_dutycycle_o_reg[11]_i_37_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_channel_1_dutycycle_o_reg[11]_i_37_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\channel_1_dutycycle_o_reg[11]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o_reg[11]_i_69_n_0\,
      CO(3) => \channel_1_dutycycle_o_reg[11]_i_38_n_0\,
      CO(2) => \channel_1_dutycycle_o_reg[11]_i_38_n_1\,
      CO(1) => \channel_1_dutycycle_o_reg[11]_i_38_n_2\,
      CO(0) => \channel_1_dutycycle_o_reg[11]_i_38_n_3\,
      CYINIT => '0',
      DI(3) => \channel_1_dutycycle_o[11]_i_70_n_0\,
      DI(2) => \channel_1_dutycycle_o[11]_i_71_n_0\,
      DI(1) => \channel_1_dutycycle_o[11]_i_72_n_0\,
      DI(0) => \channel_1_dutycycle_o[11]_i_73_n_0\,
      O(3 downto 0) => \NLW_channel_1_dutycycle_o_reg[11]_i_38_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_1_dutycycle_o[11]_i_74_n_0\,
      S(2) => \channel_1_dutycycle_o[11]_i_75_n_0\,
      S(1) => \channel_1_dutycycle_o[11]_i_76_n_0\,
      S(0) => \channel_1_dutycycle_o[11]_i_77_n_0\
    );
\channel_1_dutycycle_o_reg[11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o_reg[11]_i_9_n_0\,
      CO(3) => p_1_in,
      CO(2) => \channel_1_dutycycle_o_reg[11]_i_4_n_1\,
      CO(1) => \channel_1_dutycycle_o_reg[11]_i_4_n_2\,
      CO(0) => \channel_1_dutycycle_o_reg[11]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \channel_1_dutycycle_o[11]_i_10_n_0\,
      DI(2) => \channel_1_dutycycle_o[11]_i_11_n_0\,
      DI(1) => channel_1_timeout_counter_reg(27),
      DI(0) => channel_1_timeout_counter_reg(25),
      O(3 downto 0) => \NLW_channel_1_dutycycle_o_reg[11]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_1_dutycycle_o[11]_i_12_n_0\,
      S(2) => \channel_1_dutycycle_o[11]_i_13_n_0\,
      S(1) => \channel_1_dutycycle_o[11]_i_14_n_0\,
      S(0) => \channel_1_dutycycle_o[11]_i_15_n_0\
    );
\channel_1_dutycycle_o_reg[11]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o_reg[9]_i_2_n_0\,
      CO(3 downto 1) => \NLW_channel_1_dutycycle_o_reg[11]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_1_dutycycle_o_reg[11]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channel_1_dutycycle_o[11]_i_16_n_0\,
      O(3 downto 2) => \NLW_channel_1_dutycycle_o_reg[11]_i_5_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^channel_1_dutycycle_counter_reg[16]_0\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \channel_1_dutycycle_o[11]_i_17_n_0\,
      S(0) => \channel_1_dutycycle_o[11]_i_18_n_0\
    );
\channel_1_dutycycle_o_reg[11]_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_1_dutycycle_o_reg[11]_i_56_n_0\,
      CO(2) => \channel_1_dutycycle_o_reg[11]_i_56_n_1\,
      CO(1) => \channel_1_dutycycle_o_reg[11]_i_56_n_2\,
      CO(0) => \channel_1_dutycycle_o_reg[11]_i_56_n_3\,
      CYINIT => '1',
      DI(3) => \channel_1_dutycycle_o[11]_i_87_n_0\,
      DI(2) => \channel_1_dutycycle_o[11]_i_88_n_0\,
      DI(1) => \channel_1_dutycycle_o[11]_i_89_n_0\,
      DI(0) => \channel_1_dutycycle_o[11]_i_90_n_0\,
      O(3 downto 0) => \NLW_channel_1_dutycycle_o_reg[11]_i_56_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_1_dutycycle_o[11]_i_91_n_0\,
      S(2) => \channel_1_dutycycle_o[11]_i_92_n_0\,
      S(1) => \channel_1_dutycycle_o[11]_i_93_n_0\,
      S(0) => \channel_1_dutycycle_o[11]_i_94_n_0\
    );
\channel_1_dutycycle_o_reg[11]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o_reg[11]_i_19_n_0\,
      CO(3) => \channel_1_dutycycle_o_reg[11]_i_6_n_0\,
      CO(2) => \channel_1_dutycycle_o_reg[11]_i_6_n_1\,
      CO(1) => \channel_1_dutycycle_o_reg[11]_i_6_n_2\,
      CO(0) => \channel_1_dutycycle_o_reg[11]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \channel_1_dutycycle_o[11]_i_20_n_0\,
      DI(2) => \channel_1_dutycycle_o[11]_i_21_n_0\,
      DI(1) => \channel_1_dutycycle_o[11]_i_22_n_0\,
      DI(0) => \channel_1_dutycycle_o[11]_i_23_n_0\,
      O(3 downto 0) => \NLW_channel_1_dutycycle_o_reg[11]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_1_dutycycle_o[11]_i_24_n_0\,
      S(2) => \channel_1_dutycycle_o[11]_i_25_n_0\,
      S(1) => \channel_1_dutycycle_o[11]_i_26_n_0\,
      S(0) => \channel_1_dutycycle_o[11]_i_27_n_0\
    );
\channel_1_dutycycle_o_reg[11]_i_69\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_1_dutycycle_o_reg[11]_i_69_n_0\,
      CO(2) => \channel_1_dutycycle_o_reg[11]_i_69_n_1\,
      CO(1) => \channel_1_dutycycle_o_reg[11]_i_69_n_2\,
      CO(0) => \channel_1_dutycycle_o_reg[11]_i_69_n_3\,
      CYINIT => '0',
      DI(3) => \channel_1_dutycycle_o[11]_i_95_n_0\,
      DI(2) => \channel_1_dutycycle_o[11]_i_96_n_0\,
      DI(1) => \channel_1_dutycycle_o[11]_i_97_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_channel_1_dutycycle_o_reg[11]_i_69_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_1_dutycycle_o[11]_i_98_n_0\,
      S(2) => \channel_1_dutycycle_o[11]_i_99_n_0\,
      S(1) => \channel_1_dutycycle_o[11]_i_100_n_0\,
      S(0) => \channel_1_dutycycle_o[11]_i_101_n_0\
    );
\channel_1_dutycycle_o_reg[11]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o_reg[7]_i_2_n_0\,
      CO(3) => \NLW_channel_1_dutycycle_o_reg[11]_i_8_CO_UNCONNECTED\(3),
      CO(2) => \channel_1_dutycycle_o_reg[11]_i_8_n_1\,
      CO(1) => \channel_1_dutycycle_o_reg[11]_i_8_n_2\,
      CO(0) => \channel_1_dutycycle_o_reg[11]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_1_dutycycle_o_reg[11]_i_8_n_4\,
      O(2) => \channel_1_dutycycle_o_reg[11]_i_8_n_5\,
      O(1) => \channel_1_dutycycle_o_reg[11]_i_8_n_6\,
      O(0) => \channel_1_dutycycle_o_reg[11]_i_8_n_7\,
      S(3 downto 0) => \^channel_1_dutycycle_counter_reg[16]_0\(3 downto 0)
    );
\channel_1_dutycycle_o_reg[11]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o_reg[11]_i_30_n_0\,
      CO(3) => \channel_1_dutycycle_o_reg[11]_i_9_n_0\,
      CO(2) => \channel_1_dutycycle_o_reg[11]_i_9_n_1\,
      CO(1) => \channel_1_dutycycle_o_reg[11]_i_9_n_2\,
      CO(0) => \channel_1_dutycycle_o_reg[11]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => channel_1_timeout_counter_reg(19),
      DI(0) => channel_1_timeout_counter_reg(17),
      O(3 downto 0) => \NLW_channel_1_dutycycle_o_reg[11]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_1_dutycycle_o[11]_i_31_n_0\,
      S(2) => \channel_1_dutycycle_o[11]_i_32_n_0\,
      S(1) => \channel_1_dutycycle_o[11]_i_33_n_0\,
      S(0) => \channel_1_dutycycle_o[11]_i_34_n_0\
    );
\channel_1_dutycycle_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_1_dutycycle_o[11]_i_2_n_0\,
      D => \channel_1_dutycycle_o[1]_i_1_n_0\,
      Q => Q(1),
      R => p_0_in(12)
    );
\channel_1_dutycycle_o_reg[1]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3) => \channel_1_dutycycle_o_reg[1]_i_12_n_0\,
      CO(2) => \channel_1_dutycycle_o_reg[1]_i_12_n_1\,
      CO(1) => \channel_1_dutycycle_o_reg[1]_i_12_n_2\,
      CO(0) => \channel_1_dutycycle_o_reg[1]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => channel_1_dutycycle_counter_reg(0),
      DI(2 downto 0) => \^channel_1_dutycycle_counter_reg[10]_0\(2 downto 0),
      O(3 downto 0) => \NLW_channel_1_dutycycle_o_reg[1]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_1_dutycycle_o[1]_i_26_n_0\,
      S(2 downto 0) => S(2 downto 0)
    );
\channel_1_dutycycle_o_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o_reg[1]_i_3_n_0\,
      CO(3) => \channel_1_dutycycle_o_reg[1]_i_2_n_0\,
      CO(2) => \channel_1_dutycycle_o_reg[1]_i_2_n_1\,
      CO(1) => \channel_1_dutycycle_o_reg[1]_i_2_n_2\,
      CO(0) => \channel_1_dutycycle_o_reg[1]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_1_dutycycle_o[1]_i_4_n_0\,
      DI(2) => \channel_1_dutycycle_o[1]_i_5_n_0\,
      DI(1) => \channel_1_dutycycle_o[1]_i_6_n_0\,
      DI(0) => \channel_1_dutycycle_o[1]_i_7_n_0\,
      O(3) => \^channel_1_dutycycle_counter_reg[11]_0\(0),
      O(2) => \^channel_1_dutycycle_counter_reg[7]_0\(0),
      O(1 downto 0) => \NLW_channel_1_dutycycle_o_reg[1]_i_2_O_UNCONNECTED\(1 downto 0),
      S(3) => \channel_1_dutycycle_o[1]_i_8_n_0\,
      S(2) => \channel_1_dutycycle_o[1]_i_9_n_0\,
      S(1) => \channel_1_dutycycle_o[1]_i_10_n_0\,
      S(0) => \channel_1_dutycycle_o[1]_i_11_n_0\
    );
\channel_1_dutycycle_o_reg[1]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o_reg[1]_i_24_n_0\,
      CO(3) => \channel_1_dutycycle_o_reg[1]_i_21_n_0\,
      CO(2) => \channel_1_dutycycle_o_reg[1]_i_21_n_1\,
      CO(1) => \channel_1_dutycycle_o_reg[1]_i_21_n_2\,
      CO(0) => \channel_1_dutycycle_o_reg[1]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \channel_1_dutycycle_o[1]_i_31_n_0\,
      DI(2) => \channel_1_dutycycle_o[1]_i_32_n_0\,
      DI(1) => \channel_1_dutycycle_o[1]_i_33_n_0\,
      DI(0) => \channel_1_dutycycle_o[1]_i_34_n_0\,
      O(3) => \channel_1_dutycycle_o_reg[1]_i_21_n_4\,
      O(2) => \channel_1_dutycycle_o_reg[1]_i_21_n_5\,
      O(1) => \channel_1_dutycycle_o_reg[1]_i_21_n_6\,
      O(0) => \channel_1_dutycycle_o_reg[1]_i_21_n_7\,
      S(3) => \channel_1_dutycycle_o[1]_i_35_n_0\,
      S(2) => \channel_1_dutycycle_o[1]_i_36_n_0\,
      S(1) => \channel_1_dutycycle_o[1]_i_37_n_0\,
      S(0) => \channel_1_dutycycle_o[1]_i_38_n_0\
    );
\channel_1_dutycycle_o_reg[1]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o_reg[1]_i_30_n_0\,
      CO(3) => \channel_1_dutycycle_o_reg[1]_i_22_n_0\,
      CO(2) => \channel_1_dutycycle_o_reg[1]_i_22_n_1\,
      CO(1) => \channel_1_dutycycle_o_reg[1]_i_22_n_2\,
      CO(0) => \channel_1_dutycycle_o_reg[1]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \channel_1_dutycycle_o[1]_i_39_n_0\,
      DI(2) => \channel_1_dutycycle_o[1]_i_40_n_0\,
      DI(1) => \channel_1_dutycycle_o[1]_i_41_n_0\,
      DI(0) => \channel_1_dutycycle_o[1]_i_42_n_0\,
      O(3) => \channel_1_dutycycle_o_reg[1]_i_22_n_4\,
      O(2) => \channel_1_dutycycle_o_reg[1]_i_22_n_5\,
      O(1) => \channel_1_dutycycle_o_reg[1]_i_22_n_6\,
      O(0) => \channel_1_dutycycle_o_reg[1]_i_22_n_7\,
      S(3) => \channel_1_dutycycle_o[1]_i_43_n_0\,
      S(2) => \channel_1_dutycycle_o[1]_i_44_n_0\,
      S(1) => \channel_1_dutycycle_o[1]_i_45_n_0\,
      S(0) => \channel_1_dutycycle_o[1]_i_46_n_0\
    );
\channel_1_dutycycle_o_reg[1]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o_reg[1]_i_25_n_0\,
      CO(3) => \channel_1_dutycycle_o_reg[1]_i_24_n_0\,
      CO(2) => \channel_1_dutycycle_o_reg[1]_i_24_n_1\,
      CO(1) => \channel_1_dutycycle_o_reg[1]_i_24_n_2\,
      CO(0) => \channel_1_dutycycle_o_reg[1]_i_24_n_3\,
      CYINIT => '0',
      DI(3) => \channel_1_dutycycle_o[1]_i_52_n_0\,
      DI(2) => \channel_1_dutycycle_o[1]_i_53_n_0\,
      DI(1) => \channel_1_dutycycle_o[1]_i_54_n_0\,
      DI(0) => \channel_1_dutycycle_o[1]_i_55_n_0\,
      O(3) => \channel_1_dutycycle_o_reg[1]_i_24_n_4\,
      O(2) => \channel_1_dutycycle_o_reg[1]_i_24_n_5\,
      O(1) => \channel_1_dutycycle_o_reg[1]_i_24_n_6\,
      O(0) => \^channel_1_dutycycle_counter_reg[10]_0\(2),
      S(3) => \channel_1_dutycycle_o[1]_i_56_n_0\,
      S(2) => \channel_1_dutycycle_o[1]_i_57_n_0\,
      S(1) => \channel_1_dutycycle_o[1]_i_58_n_0\,
      S(0) => \channel_1_dutycycle_o[1]_i_59_n_0\
    );
\channel_1_dutycycle_o_reg[1]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o_reg[1]_i_47_n_0\,
      CO(3) => \channel_1_dutycycle_o_reg[1]_i_25_n_0\,
      CO(2) => \channel_1_dutycycle_o_reg[1]_i_25_n_1\,
      CO(1) => \channel_1_dutycycle_o_reg[1]_i_25_n_2\,
      CO(0) => \channel_1_dutycycle_o_reg[1]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \channel_1_dutycycle_o[1]_i_60_n_0\,
      DI(2) => \channel_1_dutycycle_o[1]_i_61_n_0\,
      DI(1) => \channel_1_dutycycle_o[1]_i_62_n_0\,
      DI(0) => \channel_1_dutycycle_o[1]_i_63_n_0\,
      O(3 downto 2) => \^channel_1_dutycycle_counter_reg[10]_0\(1 downto 0),
      O(1 downto 0) => DI(3 downto 2),
      S(3) => \channel_1_dutycycle_o[1]_i_64_n_0\,
      S(2) => \channel_1_dutycycle_o[1]_i_65_n_0\,
      S(1) => \channel_1_dutycycle_o[1]_i_66_n_0\,
      S(0) => \channel_1_dutycycle_o[1]_i_67_n_0\
    );
\channel_1_dutycycle_o_reg[1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o_reg[1]_i_12_n_0\,
      CO(3) => \channel_1_dutycycle_o_reg[1]_i_3_n_0\,
      CO(2) => \channel_1_dutycycle_o_reg[1]_i_3_n_1\,
      CO(1) => \channel_1_dutycycle_o_reg[1]_i_3_n_2\,
      CO(0) => \channel_1_dutycycle_o_reg[1]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \channel_1_dutycycle_o[1]_i_13_n_0\,
      DI(2) => \channel_1_dutycycle_o[1]_i_14_n_0\,
      DI(1) => \channel_1_dutycycle_o[1]_i_15_n_0\,
      DI(0) => \channel_1_dutycycle_o[1]_i_16_n_0\,
      O(3 downto 0) => \NLW_channel_1_dutycycle_o_reg[1]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_1_dutycycle_o[1]_i_17_n_0\,
      S(2) => \channel_1_dutycycle_o[1]_i_18_n_0\,
      S(1) => \channel_1_dutycycle_o[1]_i_19_n_0\,
      S(0) => \channel_1_dutycycle_o[1]_i_20_n_0\
    );
\channel_1_dutycycle_o_reg[1]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o_reg[1]_i_68_n_0\,
      CO(3) => \channel_1_dutycycle_o_reg[1]_i_30_n_0\,
      CO(2) => \channel_1_dutycycle_o_reg[1]_i_30_n_1\,
      CO(1) => \channel_1_dutycycle_o_reg[1]_i_30_n_2\,
      CO(0) => \channel_1_dutycycle_o_reg[1]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \channel_1_dutycycle_o[1]_i_69_n_0\,
      DI(2) => \channel_1_dutycycle_o[1]_i_70_n_0\,
      DI(1 downto 0) => channel_1_dutycycle_counter_reg(3 downto 2),
      O(3) => \channel_1_dutycycle_o_reg[1]_i_30_n_4\,
      O(2 downto 0) => \channel_1_dutycycle_counter_reg[3]_0\(2 downto 0),
      S(3) => \channel_1_dutycycle_o[1]_i_71_n_0\,
      S(2) => \channel_1_dutycycle_o[1]_i_72_n_0\,
      S(1) => \channel_1_dutycycle_o[1]_i_73_n_0\,
      S(0) => \channel_1_dutycycle_o[1]_i_74_n_0\
    );
\channel_1_dutycycle_o_reg[1]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_1_dutycycle_o_reg[1]_i_47_n_0\,
      CO(2) => \channel_1_dutycycle_o_reg[1]_i_47_n_1\,
      CO(1) => \channel_1_dutycycle_o_reg[1]_i_47_n_2\,
      CO(0) => \channel_1_dutycycle_o_reg[1]_i_47_n_3\,
      CYINIT => '0',
      DI(3) => \channel_1_dutycycle_o[1]_i_75_n_0\,
      DI(2) => \channel_1_dutycycle_o[1]_i_76_n_0\,
      DI(1) => \channel_1_dutycycle_o[1]_i_77_n_0\,
      DI(0) => '0',
      O(3 downto 2) => DI(1 downto 0),
      O(1 downto 0) => \NLW_channel_1_dutycycle_o_reg[1]_i_47_O_UNCONNECTED\(1 downto 0),
      S(3) => \channel_1_dutycycle_o[1]_i_78_n_0\,
      S(2) => \channel_1_dutycycle_o[1]_i_79_n_0\,
      S(1) => \channel_1_dutycycle_o[1]_i_80_n_0\,
      S(0) => \channel_1_dutycycle_o[1]_i_81_n_0\
    );
\channel_1_dutycycle_o_reg[1]_i_68\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_1_dutycycle_o_reg[1]_i_68_n_0\,
      CO(2) => \channel_1_dutycycle_o_reg[1]_i_68_n_1\,
      CO(1) => \channel_1_dutycycle_o_reg[1]_i_68_n_2\,
      CO(0) => \channel_1_dutycycle_o_reg[1]_i_68_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => channel_1_dutycycle_counter_reg(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3 downto 0) => O(3 downto 0),
      S(3) => \channel_1_dutycycle_o[1]_i_82_n_0\,
      S(2) => \channel_1_dutycycle_o[1]_i_83_n_0\,
      S(1) => \channel_1_dutycycle_o[1]_i_84_n_0\,
      S(0) => channel_1_dutycycle_counter_reg(0)
    );
\channel_1_dutycycle_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_1_dutycycle_o[11]_i_2_n_0\,
      D => \channel_1_dutycycle_o[2]_i_1_n_0\,
      Q => Q(2),
      R => p_0_in(12)
    );
\channel_1_dutycycle_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_1_dutycycle_o[11]_i_2_n_0\,
      D => \channel_1_dutycycle_o[3]_i_1_n_0\,
      Q => Q(3),
      R => p_0_in(12)
    );
\channel_1_dutycycle_o_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_1_dutycycle_o_reg[3]_i_2_n_0\,
      CO(2) => \channel_1_dutycycle_o_reg[3]_i_2_n_1\,
      CO(1) => \channel_1_dutycycle_o_reg[3]_i_2_n_2\,
      CO(0) => \channel_1_dutycycle_o_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \channel_1_dutycycle_o_reg[3]_i_2_n_4\,
      O(2) => \channel_1_dutycycle_o_reg[3]_i_2_n_5\,
      O(1) => \channel_1_dutycycle_o_reg[3]_i_2_n_6\,
      O(0) => \channel_1_dutycycle_o_reg[3]_i_2_n_7\,
      S(3 downto 1) => \^channel_1_dutycycle_counter_reg[11]_0\(2 downto 0),
      S(0) => \channel_1_dutycycle_o[3]_i_3_n_0\
    );
\channel_1_dutycycle_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_1_dutycycle_o[11]_i_2_n_0\,
      D => \channel_1_dutycycle_o[4]_i_1_n_0\,
      Q => Q(4),
      R => p_0_in(12)
    );
\channel_1_dutycycle_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_1_dutycycle_o[11]_i_2_n_0\,
      D => \channel_1_dutycycle_o[5]_i_1_n_0\,
      Q => Q(5),
      R => p_0_in(12)
    );
\channel_1_dutycycle_o_reg[5]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o_reg[1]_i_21_n_0\,
      CO(3) => \channel_1_dutycycle_o_reg[5]_i_11_n_0\,
      CO(2) => \channel_1_dutycycle_o_reg[5]_i_11_n_1\,
      CO(1) => \channel_1_dutycycle_o_reg[5]_i_11_n_2\,
      CO(0) => \channel_1_dutycycle_o_reg[5]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => channel_1_dutycycle_counter_reg(16),
      DI(2) => \channel_1_dutycycle_o[5]_i_13_n_0\,
      DI(1) => \channel_1_dutycycle_o[5]_i_14_n_0\,
      DI(0) => \channel_1_dutycycle_o[5]_i_15_n_0\,
      O(3) => \channel_1_dutycycle_o_reg[5]_i_11_n_4\,
      O(2) => \channel_1_dutycycle_o_reg[5]_i_11_n_5\,
      O(1) => \channel_1_dutycycle_o_reg[5]_i_11_n_6\,
      O(0) => \channel_1_dutycycle_o_reg[5]_i_11_n_7\,
      S(3) => \channel_1_dutycycle_o[5]_i_16_n_0\,
      S(2) => \channel_1_dutycycle_o[5]_i_17_n_0\,
      S(1) => \channel_1_dutycycle_o[5]_i_18_n_0\,
      S(0) => \channel_1_dutycycle_o[5]_i_19_n_0\
    );
\channel_1_dutycycle_o_reg[5]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o_reg[1]_i_22_n_0\,
      CO(3) => \channel_1_dutycycle_o_reg[5]_i_12_n_0\,
      CO(2) => \channel_1_dutycycle_o_reg[5]_i_12_n_1\,
      CO(1) => \channel_1_dutycycle_o_reg[5]_i_12_n_2\,
      CO(0) => \channel_1_dutycycle_o_reg[5]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \channel_1_dutycycle_o[5]_i_20_n_0\,
      DI(2) => \channel_1_dutycycle_o[5]_i_21_n_0\,
      DI(1) => \channel_1_dutycycle_o[5]_i_22_n_0\,
      DI(0) => \channel_1_dutycycle_o[5]_i_23_n_0\,
      O(3) => \channel_1_dutycycle_o_reg[5]_i_12_n_4\,
      O(2) => \channel_1_dutycycle_o_reg[5]_i_12_n_5\,
      O(1) => \channel_1_dutycycle_o_reg[5]_i_12_n_6\,
      O(0) => \channel_1_dutycycle_o_reg[5]_i_12_n_7\,
      S(3) => \channel_1_dutycycle_o[5]_i_24_n_0\,
      S(2) => \channel_1_dutycycle_o[5]_i_25_n_0\,
      S(1) => \channel_1_dutycycle_o[5]_i_26_n_0\,
      S(0) => \channel_1_dutycycle_o[5]_i_27_n_0\
    );
\channel_1_dutycycle_o_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o_reg[1]_i_2_n_0\,
      CO(3) => \channel_1_dutycycle_o_reg[5]_i_2_n_0\,
      CO(2) => \channel_1_dutycycle_o_reg[5]_i_2_n_1\,
      CO(1) => \channel_1_dutycycle_o_reg[5]_i_2_n_2\,
      CO(0) => \channel_1_dutycycle_o_reg[5]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_1_dutycycle_o[5]_i_3_n_0\,
      DI(2) => \channel_1_dutycycle_o[5]_i_4_n_0\,
      DI(1) => \channel_1_dutycycle_o[5]_i_5_n_0\,
      DI(0) => \channel_1_dutycycle_o[5]_i_6_n_0\,
      O(3 downto 2) => \^channel_1_dutycycle_counter_reg[15]_0\(1 downto 0),
      O(1 downto 0) => \^channel_1_dutycycle_counter_reg[11]_0\(2 downto 1),
      S(3) => \channel_1_dutycycle_o[5]_i_7_n_0\,
      S(2) => \channel_1_dutycycle_o[5]_i_8_n_0\,
      S(1) => \channel_1_dutycycle_o[5]_i_9_n_0\,
      S(0) => \channel_1_dutycycle_o[5]_i_10_n_0\
    );
\channel_1_dutycycle_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_1_dutycycle_o[11]_i_2_n_0\,
      D => \channel_1_dutycycle_o[6]_i_1_n_0\,
      Q => Q(6),
      R => p_0_in(12)
    );
\channel_1_dutycycle_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_1_dutycycle_o[11]_i_2_n_0\,
      D => \channel_1_dutycycle_o[7]_i_1_n_0\,
      Q => Q(7),
      R => p_0_in(12)
    );
\channel_1_dutycycle_o_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o_reg[3]_i_2_n_0\,
      CO(3) => \channel_1_dutycycle_o_reg[7]_i_2_n_0\,
      CO(2) => \channel_1_dutycycle_o_reg[7]_i_2_n_1\,
      CO(1) => \channel_1_dutycycle_o_reg[7]_i_2_n_2\,
      CO(0) => \channel_1_dutycycle_o_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_1_dutycycle_o_reg[7]_i_2_n_4\,
      O(2) => \channel_1_dutycycle_o_reg[7]_i_2_n_5\,
      O(1) => \channel_1_dutycycle_o_reg[7]_i_2_n_6\,
      O(0) => \channel_1_dutycycle_o_reg[7]_i_2_n_7\,
      S(3 downto 0) => \^channel_1_dutycycle_counter_reg[15]_0\(3 downto 0)
    );
\channel_1_dutycycle_o_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_1_dutycycle_o[11]_i_2_n_0\,
      D => \channel_1_dutycycle_o[8]_i_1_n_0\,
      Q => Q(8),
      R => p_0_in(12)
    );
\channel_1_dutycycle_o_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_1_dutycycle_o[11]_i_2_n_0\,
      D => \channel_1_dutycycle_o[9]_i_1_n_0\,
      Q => Q(9),
      R => p_0_in(12)
    );
\channel_1_dutycycle_o_reg[9]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o_reg[5]_i_12_n_0\,
      CO(3) => \channel_1_dutycycle_o_reg[9]_i_11_n_0\,
      CO(2) => \channel_1_dutycycle_o_reg[9]_i_11_n_1\,
      CO(1) => \channel_1_dutycycle_o_reg[9]_i_11_n_2\,
      CO(0) => \channel_1_dutycycle_o_reg[9]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \channel_1_dutycycle_o[9]_i_12_n_0\,
      DI(2) => \channel_1_dutycycle_o[9]_i_13_n_0\,
      DI(1) => \channel_1_dutycycle_o[9]_i_14_n_0\,
      DI(0) => \channel_1_dutycycle_o[9]_i_15_n_0\,
      O(3) => \channel_1_dutycycle_o_reg[9]_i_11_n_4\,
      O(2) => \channel_1_dutycycle_o_reg[9]_i_11_n_5\,
      O(1) => \channel_1_dutycycle_o_reg[9]_i_11_n_6\,
      O(0) => \channel_1_dutycycle_o_reg[9]_i_11_n_7\,
      S(3) => \channel_1_dutycycle_o[9]_i_16_n_0\,
      S(2) => \channel_1_dutycycle_o[9]_i_17_n_0\,
      S(1) => \channel_1_dutycycle_o[9]_i_18_n_0\,
      S(0) => \channel_1_dutycycle_o[9]_i_19_n_0\
    );
\channel_1_dutycycle_o_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o_reg[5]_i_2_n_0\,
      CO(3) => \channel_1_dutycycle_o_reg[9]_i_2_n_0\,
      CO(2) => \channel_1_dutycycle_o_reg[9]_i_2_n_1\,
      CO(1) => \channel_1_dutycycle_o_reg[9]_i_2_n_2\,
      CO(0) => \channel_1_dutycycle_o_reg[9]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_1_dutycycle_o[9]_i_3_n_0\,
      DI(2) => \channel_1_dutycycle_o[9]_i_4_n_0\,
      DI(1) => \channel_1_dutycycle_o[9]_i_5_n_0\,
      DI(0) => \channel_1_dutycycle_o[9]_i_6_n_0\,
      O(3 downto 2) => \^channel_1_dutycycle_counter_reg[16]_0\(1 downto 0),
      O(1 downto 0) => \^channel_1_dutycycle_counter_reg[15]_0\(3 downto 2),
      S(3) => \channel_1_dutycycle_o[9]_i_7_n_0\,
      S(2) => \channel_1_dutycycle_o[9]_i_8_n_0\,
      S(1) => \channel_1_dutycycle_o[9]_i_9_n_0\,
      S(0) => \channel_1_dutycycle_o[9]_i_10_n_0\
    );
channel_1_stage_1_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => channel_1_i,
      Q => channel_1_stage_1,
      R => '0'
    );
channel_1_stage_2_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => channel_1_stage_1,
      Q => channel_1_stage_2,
      R => '0'
    );
\channel_1_timeout_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_1_stage_1,
      I1 => channel_1_stage_2,
      O => channel_1_dutycycle_counter0
    );
\channel_1_timeout_counter[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1011"
    )
        port map (
      I0 => channel_1_i,
      I1 => p_1_in,
      I2 => channel_1_stage_1,
      I3 => channel_1_stage_2,
      O => \channel_1_timeout_counter[0]_i_2_n_0\
    );
\channel_1_timeout_counter[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_1_timeout_counter_reg(0),
      O => \channel_1_timeout_counter[0]_i_4_n_0\
    );
\channel_1_timeout_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_timeout_counter[0]_i_2_n_0\,
      D => \channel_1_timeout_counter_reg[0]_i_3_n_7\,
      Q => channel_1_timeout_counter_reg(0),
      R => channel_1_dutycycle_counter0
    );
\channel_1_timeout_counter_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_1_timeout_counter_reg[0]_i_3_n_0\,
      CO(2) => \channel_1_timeout_counter_reg[0]_i_3_n_1\,
      CO(1) => \channel_1_timeout_counter_reg[0]_i_3_n_2\,
      CO(0) => \channel_1_timeout_counter_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \channel_1_timeout_counter_reg[0]_i_3_n_4\,
      O(2) => \channel_1_timeout_counter_reg[0]_i_3_n_5\,
      O(1) => \channel_1_timeout_counter_reg[0]_i_3_n_6\,
      O(0) => \channel_1_timeout_counter_reg[0]_i_3_n_7\,
      S(3 downto 1) => channel_1_timeout_counter_reg(3 downto 1),
      S(0) => \channel_1_timeout_counter[0]_i_4_n_0\
    );
\channel_1_timeout_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_timeout_counter[0]_i_2_n_0\,
      D => \channel_1_timeout_counter_reg[8]_i_1_n_5\,
      Q => channel_1_timeout_counter_reg(10),
      R => channel_1_dutycycle_counter0
    );
\channel_1_timeout_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_timeout_counter[0]_i_2_n_0\,
      D => \channel_1_timeout_counter_reg[8]_i_1_n_4\,
      Q => channel_1_timeout_counter_reg(11),
      R => channel_1_dutycycle_counter0
    );
\channel_1_timeout_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_timeout_counter[0]_i_2_n_0\,
      D => \channel_1_timeout_counter_reg[12]_i_1_n_7\,
      Q => channel_1_timeout_counter_reg(12),
      R => channel_1_dutycycle_counter0
    );
\channel_1_timeout_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_timeout_counter_reg[8]_i_1_n_0\,
      CO(3) => \channel_1_timeout_counter_reg[12]_i_1_n_0\,
      CO(2) => \channel_1_timeout_counter_reg[12]_i_1_n_1\,
      CO(1) => \channel_1_timeout_counter_reg[12]_i_1_n_2\,
      CO(0) => \channel_1_timeout_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_1_timeout_counter_reg[12]_i_1_n_4\,
      O(2) => \channel_1_timeout_counter_reg[12]_i_1_n_5\,
      O(1) => \channel_1_timeout_counter_reg[12]_i_1_n_6\,
      O(0) => \channel_1_timeout_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => channel_1_timeout_counter_reg(15 downto 12)
    );
\channel_1_timeout_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_timeout_counter[0]_i_2_n_0\,
      D => \channel_1_timeout_counter_reg[12]_i_1_n_6\,
      Q => channel_1_timeout_counter_reg(13),
      R => channel_1_dutycycle_counter0
    );
\channel_1_timeout_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_timeout_counter[0]_i_2_n_0\,
      D => \channel_1_timeout_counter_reg[12]_i_1_n_5\,
      Q => channel_1_timeout_counter_reg(14),
      R => channel_1_dutycycle_counter0
    );
\channel_1_timeout_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_timeout_counter[0]_i_2_n_0\,
      D => \channel_1_timeout_counter_reg[12]_i_1_n_4\,
      Q => channel_1_timeout_counter_reg(15),
      R => channel_1_dutycycle_counter0
    );
\channel_1_timeout_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_timeout_counter[0]_i_2_n_0\,
      D => \channel_1_timeout_counter_reg[16]_i_1_n_7\,
      Q => channel_1_timeout_counter_reg(16),
      R => channel_1_dutycycle_counter0
    );
\channel_1_timeout_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_timeout_counter_reg[12]_i_1_n_0\,
      CO(3) => \channel_1_timeout_counter_reg[16]_i_1_n_0\,
      CO(2) => \channel_1_timeout_counter_reg[16]_i_1_n_1\,
      CO(1) => \channel_1_timeout_counter_reg[16]_i_1_n_2\,
      CO(0) => \channel_1_timeout_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_1_timeout_counter_reg[16]_i_1_n_4\,
      O(2) => \channel_1_timeout_counter_reg[16]_i_1_n_5\,
      O(1) => \channel_1_timeout_counter_reg[16]_i_1_n_6\,
      O(0) => \channel_1_timeout_counter_reg[16]_i_1_n_7\,
      S(3 downto 0) => channel_1_timeout_counter_reg(19 downto 16)
    );
\channel_1_timeout_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_timeout_counter[0]_i_2_n_0\,
      D => \channel_1_timeout_counter_reg[16]_i_1_n_6\,
      Q => channel_1_timeout_counter_reg(17),
      R => channel_1_dutycycle_counter0
    );
\channel_1_timeout_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_timeout_counter[0]_i_2_n_0\,
      D => \channel_1_timeout_counter_reg[16]_i_1_n_5\,
      Q => channel_1_timeout_counter_reg(18),
      R => channel_1_dutycycle_counter0
    );
\channel_1_timeout_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_timeout_counter[0]_i_2_n_0\,
      D => \channel_1_timeout_counter_reg[16]_i_1_n_4\,
      Q => channel_1_timeout_counter_reg(19),
      R => channel_1_dutycycle_counter0
    );
\channel_1_timeout_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_timeout_counter[0]_i_2_n_0\,
      D => \channel_1_timeout_counter_reg[0]_i_3_n_6\,
      Q => channel_1_timeout_counter_reg(1),
      R => channel_1_dutycycle_counter0
    );
\channel_1_timeout_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_timeout_counter[0]_i_2_n_0\,
      D => \channel_1_timeout_counter_reg[20]_i_1_n_7\,
      Q => channel_1_timeout_counter_reg(20),
      R => channel_1_dutycycle_counter0
    );
\channel_1_timeout_counter_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_timeout_counter_reg[16]_i_1_n_0\,
      CO(3) => \channel_1_timeout_counter_reg[20]_i_1_n_0\,
      CO(2) => \channel_1_timeout_counter_reg[20]_i_1_n_1\,
      CO(1) => \channel_1_timeout_counter_reg[20]_i_1_n_2\,
      CO(0) => \channel_1_timeout_counter_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_1_timeout_counter_reg[20]_i_1_n_4\,
      O(2) => \channel_1_timeout_counter_reg[20]_i_1_n_5\,
      O(1) => \channel_1_timeout_counter_reg[20]_i_1_n_6\,
      O(0) => \channel_1_timeout_counter_reg[20]_i_1_n_7\,
      S(3 downto 0) => channel_1_timeout_counter_reg(23 downto 20)
    );
\channel_1_timeout_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_timeout_counter[0]_i_2_n_0\,
      D => \channel_1_timeout_counter_reg[20]_i_1_n_6\,
      Q => channel_1_timeout_counter_reg(21),
      R => channel_1_dutycycle_counter0
    );
\channel_1_timeout_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_timeout_counter[0]_i_2_n_0\,
      D => \channel_1_timeout_counter_reg[20]_i_1_n_5\,
      Q => channel_1_timeout_counter_reg(22),
      R => channel_1_dutycycle_counter0
    );
\channel_1_timeout_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_timeout_counter[0]_i_2_n_0\,
      D => \channel_1_timeout_counter_reg[20]_i_1_n_4\,
      Q => channel_1_timeout_counter_reg(23),
      R => channel_1_dutycycle_counter0
    );
\channel_1_timeout_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_timeout_counter[0]_i_2_n_0\,
      D => \channel_1_timeout_counter_reg[24]_i_1_n_7\,
      Q => channel_1_timeout_counter_reg(24),
      R => channel_1_dutycycle_counter0
    );
\channel_1_timeout_counter_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_timeout_counter_reg[20]_i_1_n_0\,
      CO(3) => \channel_1_timeout_counter_reg[24]_i_1_n_0\,
      CO(2) => \channel_1_timeout_counter_reg[24]_i_1_n_1\,
      CO(1) => \channel_1_timeout_counter_reg[24]_i_1_n_2\,
      CO(0) => \channel_1_timeout_counter_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_1_timeout_counter_reg[24]_i_1_n_4\,
      O(2) => \channel_1_timeout_counter_reg[24]_i_1_n_5\,
      O(1) => \channel_1_timeout_counter_reg[24]_i_1_n_6\,
      O(0) => \channel_1_timeout_counter_reg[24]_i_1_n_7\,
      S(3 downto 0) => channel_1_timeout_counter_reg(27 downto 24)
    );
\channel_1_timeout_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_timeout_counter[0]_i_2_n_0\,
      D => \channel_1_timeout_counter_reg[24]_i_1_n_6\,
      Q => channel_1_timeout_counter_reg(25),
      R => channel_1_dutycycle_counter0
    );
\channel_1_timeout_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_timeout_counter[0]_i_2_n_0\,
      D => \channel_1_timeout_counter_reg[24]_i_1_n_5\,
      Q => channel_1_timeout_counter_reg(26),
      R => channel_1_dutycycle_counter0
    );
\channel_1_timeout_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_timeout_counter[0]_i_2_n_0\,
      D => \channel_1_timeout_counter_reg[24]_i_1_n_4\,
      Q => channel_1_timeout_counter_reg(27),
      R => channel_1_dutycycle_counter0
    );
\channel_1_timeout_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_timeout_counter[0]_i_2_n_0\,
      D => \channel_1_timeout_counter_reg[28]_i_1_n_7\,
      Q => channel_1_timeout_counter_reg(28),
      R => channel_1_dutycycle_counter0
    );
\channel_1_timeout_counter_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_timeout_counter_reg[24]_i_1_n_0\,
      CO(3) => \NLW_channel_1_timeout_counter_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \channel_1_timeout_counter_reg[28]_i_1_n_1\,
      CO(1) => \channel_1_timeout_counter_reg[28]_i_1_n_2\,
      CO(0) => \channel_1_timeout_counter_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_1_timeout_counter_reg[28]_i_1_n_4\,
      O(2) => \channel_1_timeout_counter_reg[28]_i_1_n_5\,
      O(1) => \channel_1_timeout_counter_reg[28]_i_1_n_6\,
      O(0) => \channel_1_timeout_counter_reg[28]_i_1_n_7\,
      S(3 downto 0) => channel_1_timeout_counter_reg(31 downto 28)
    );
\channel_1_timeout_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_timeout_counter[0]_i_2_n_0\,
      D => \channel_1_timeout_counter_reg[28]_i_1_n_6\,
      Q => channel_1_timeout_counter_reg(29),
      R => channel_1_dutycycle_counter0
    );
\channel_1_timeout_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_timeout_counter[0]_i_2_n_0\,
      D => \channel_1_timeout_counter_reg[0]_i_3_n_5\,
      Q => channel_1_timeout_counter_reg(2),
      R => channel_1_dutycycle_counter0
    );
\channel_1_timeout_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_timeout_counter[0]_i_2_n_0\,
      D => \channel_1_timeout_counter_reg[28]_i_1_n_5\,
      Q => channel_1_timeout_counter_reg(30),
      R => channel_1_dutycycle_counter0
    );
\channel_1_timeout_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_timeout_counter[0]_i_2_n_0\,
      D => \channel_1_timeout_counter_reg[28]_i_1_n_4\,
      Q => channel_1_timeout_counter_reg(31),
      R => channel_1_dutycycle_counter0
    );
\channel_1_timeout_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_timeout_counter[0]_i_2_n_0\,
      D => \channel_1_timeout_counter_reg[0]_i_3_n_4\,
      Q => channel_1_timeout_counter_reg(3),
      R => channel_1_dutycycle_counter0
    );
\channel_1_timeout_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_timeout_counter[0]_i_2_n_0\,
      D => \channel_1_timeout_counter_reg[4]_i_1_n_7\,
      Q => channel_1_timeout_counter_reg(4),
      R => channel_1_dutycycle_counter0
    );
\channel_1_timeout_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_timeout_counter_reg[0]_i_3_n_0\,
      CO(3) => \channel_1_timeout_counter_reg[4]_i_1_n_0\,
      CO(2) => \channel_1_timeout_counter_reg[4]_i_1_n_1\,
      CO(1) => \channel_1_timeout_counter_reg[4]_i_1_n_2\,
      CO(0) => \channel_1_timeout_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_1_timeout_counter_reg[4]_i_1_n_4\,
      O(2) => \channel_1_timeout_counter_reg[4]_i_1_n_5\,
      O(1) => \channel_1_timeout_counter_reg[4]_i_1_n_6\,
      O(0) => \channel_1_timeout_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => channel_1_timeout_counter_reg(7 downto 4)
    );
\channel_1_timeout_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_timeout_counter[0]_i_2_n_0\,
      D => \channel_1_timeout_counter_reg[4]_i_1_n_6\,
      Q => channel_1_timeout_counter_reg(5),
      R => channel_1_dutycycle_counter0
    );
\channel_1_timeout_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_timeout_counter[0]_i_2_n_0\,
      D => \channel_1_timeout_counter_reg[4]_i_1_n_5\,
      Q => channel_1_timeout_counter_reg(6),
      R => channel_1_dutycycle_counter0
    );
\channel_1_timeout_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_timeout_counter[0]_i_2_n_0\,
      D => \channel_1_timeout_counter_reg[4]_i_1_n_4\,
      Q => channel_1_timeout_counter_reg(7),
      R => channel_1_dutycycle_counter0
    );
\channel_1_timeout_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_timeout_counter[0]_i_2_n_0\,
      D => \channel_1_timeout_counter_reg[8]_i_1_n_7\,
      Q => channel_1_timeout_counter_reg(8),
      R => channel_1_dutycycle_counter0
    );
\channel_1_timeout_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_timeout_counter_reg[4]_i_1_n_0\,
      CO(3) => \channel_1_timeout_counter_reg[8]_i_1_n_0\,
      CO(2) => \channel_1_timeout_counter_reg[8]_i_1_n_1\,
      CO(1) => \channel_1_timeout_counter_reg[8]_i_1_n_2\,
      CO(0) => \channel_1_timeout_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_1_timeout_counter_reg[8]_i_1_n_4\,
      O(2) => \channel_1_timeout_counter_reg[8]_i_1_n_5\,
      O(1) => \channel_1_timeout_counter_reg[8]_i_1_n_6\,
      O(0) => \channel_1_timeout_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => channel_1_timeout_counter_reg(11 downto 8)
    );
\channel_1_timeout_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_1_timeout_counter[0]_i_2_n_0\,
      D => \channel_1_timeout_counter_reg[8]_i_1_n_6\,
      Q => channel_1_timeout_counter_reg(9),
      R => channel_1_dutycycle_counter0
    );
\channel_2_dutycycle_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[11]_i_4_n_0\,
      I1 => channel_2_i,
      I2 => channel_2_stage_1,
      I3 => channel_2_stage_2,
      O => \channel_2_dutycycle_counter[0]_i_1_n_0\
    );
\channel_2_dutycycle_counter[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(0),
      O => \channel_2_dutycycle_counter[0]_i_3_n_0\
    );
\channel_2_dutycycle_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_2_dutycycle_counter_reg[0]_i_2_n_7\,
      Q => channel_2_dutycycle_counter_reg(0),
      S => channel_2_dutycycle_counter0
    );
\channel_2_dutycycle_counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_2_dutycycle_counter_reg[0]_i_2_n_0\,
      CO(2) => \channel_2_dutycycle_counter_reg[0]_i_2_n_1\,
      CO(1) => \channel_2_dutycycle_counter_reg[0]_i_2_n_2\,
      CO(0) => \channel_2_dutycycle_counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \channel_2_dutycycle_counter_reg[0]_i_2_n_4\,
      O(2) => \channel_2_dutycycle_counter_reg[0]_i_2_n_5\,
      O(1) => \channel_2_dutycycle_counter_reg[0]_i_2_n_6\,
      O(0) => \channel_2_dutycycle_counter_reg[0]_i_2_n_7\,
      S(3 downto 1) => channel_2_dutycycle_counter_reg(3 downto 1),
      S(0) => \channel_2_dutycycle_counter[0]_i_3_n_0\
    );
\channel_2_dutycycle_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_2_dutycycle_counter_reg[8]_i_1_n_5\,
      Q => channel_2_dutycycle_counter_reg(10),
      R => channel_2_dutycycle_counter0
    );
\channel_2_dutycycle_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_2_dutycycle_counter_reg[8]_i_1_n_4\,
      Q => channel_2_dutycycle_counter_reg(11),
      R => channel_2_dutycycle_counter0
    );
\channel_2_dutycycle_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_2_dutycycle_counter_reg[12]_i_1_n_7\,
      Q => channel_2_dutycycle_counter_reg(12),
      R => channel_2_dutycycle_counter0
    );
\channel_2_dutycycle_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_counter_reg[8]_i_1_n_0\,
      CO(3) => \channel_2_dutycycle_counter_reg[12]_i_1_n_0\,
      CO(2) => \channel_2_dutycycle_counter_reg[12]_i_1_n_1\,
      CO(1) => \channel_2_dutycycle_counter_reg[12]_i_1_n_2\,
      CO(0) => \channel_2_dutycycle_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_2_dutycycle_counter_reg[12]_i_1_n_4\,
      O(2) => \channel_2_dutycycle_counter_reg[12]_i_1_n_5\,
      O(1) => \channel_2_dutycycle_counter_reg[12]_i_1_n_6\,
      O(0) => \channel_2_dutycycle_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => channel_2_dutycycle_counter_reg(15 downto 12)
    );
\channel_2_dutycycle_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_2_dutycycle_counter_reg[12]_i_1_n_6\,
      Q => channel_2_dutycycle_counter_reg(13),
      R => channel_2_dutycycle_counter0
    );
\channel_2_dutycycle_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_2_dutycycle_counter_reg[12]_i_1_n_5\,
      Q => channel_2_dutycycle_counter_reg(14),
      R => channel_2_dutycycle_counter0
    );
\channel_2_dutycycle_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_2_dutycycle_counter_reg[12]_i_1_n_4\,
      Q => channel_2_dutycycle_counter_reg(15),
      R => channel_2_dutycycle_counter0
    );
\channel_2_dutycycle_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_2_dutycycle_counter_reg[16]_i_1_n_7\,
      Q => channel_2_dutycycle_counter_reg(16),
      R => channel_2_dutycycle_counter0
    );
\channel_2_dutycycle_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_counter_reg[12]_i_1_n_0\,
      CO(3 downto 1) => \NLW_channel_2_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_2_dutycycle_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_channel_2_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \channel_2_dutycycle_counter_reg[16]_i_1_n_6\,
      O(0) => \channel_2_dutycycle_counter_reg[16]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => channel_2_dutycycle_counter_reg(17 downto 16)
    );
\channel_2_dutycycle_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_2_dutycycle_counter_reg[16]_i_1_n_6\,
      Q => channel_2_dutycycle_counter_reg(17),
      R => channel_2_dutycycle_counter0
    );
\channel_2_dutycycle_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_2_dutycycle_counter_reg[0]_i_2_n_6\,
      Q => channel_2_dutycycle_counter_reg(1),
      R => channel_2_dutycycle_counter0
    );
\channel_2_dutycycle_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_2_dutycycle_counter_reg[0]_i_2_n_5\,
      Q => channel_2_dutycycle_counter_reg(2),
      R => channel_2_dutycycle_counter0
    );
\channel_2_dutycycle_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_2_dutycycle_counter_reg[0]_i_2_n_4\,
      Q => channel_2_dutycycle_counter_reg(3),
      R => channel_2_dutycycle_counter0
    );
\channel_2_dutycycle_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_2_dutycycle_counter_reg[4]_i_1_n_7\,
      Q => channel_2_dutycycle_counter_reg(4),
      R => channel_2_dutycycle_counter0
    );
\channel_2_dutycycle_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_counter_reg[0]_i_2_n_0\,
      CO(3) => \channel_2_dutycycle_counter_reg[4]_i_1_n_0\,
      CO(2) => \channel_2_dutycycle_counter_reg[4]_i_1_n_1\,
      CO(1) => \channel_2_dutycycle_counter_reg[4]_i_1_n_2\,
      CO(0) => \channel_2_dutycycle_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_2_dutycycle_counter_reg[4]_i_1_n_4\,
      O(2) => \channel_2_dutycycle_counter_reg[4]_i_1_n_5\,
      O(1) => \channel_2_dutycycle_counter_reg[4]_i_1_n_6\,
      O(0) => \channel_2_dutycycle_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => channel_2_dutycycle_counter_reg(7 downto 4)
    );
\channel_2_dutycycle_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_2_dutycycle_counter_reg[4]_i_1_n_6\,
      Q => channel_2_dutycycle_counter_reg(5),
      R => channel_2_dutycycle_counter0
    );
\channel_2_dutycycle_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_2_dutycycle_counter_reg[4]_i_1_n_5\,
      Q => channel_2_dutycycle_counter_reg(6),
      R => channel_2_dutycycle_counter0
    );
\channel_2_dutycycle_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_2_dutycycle_counter_reg[4]_i_1_n_4\,
      Q => channel_2_dutycycle_counter_reg(7),
      R => channel_2_dutycycle_counter0
    );
\channel_2_dutycycle_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_2_dutycycle_counter_reg[8]_i_1_n_7\,
      Q => channel_2_dutycycle_counter_reg(8),
      R => channel_2_dutycycle_counter0
    );
\channel_2_dutycycle_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_counter_reg[4]_i_1_n_0\,
      CO(3) => \channel_2_dutycycle_counter_reg[8]_i_1_n_0\,
      CO(2) => \channel_2_dutycycle_counter_reg[8]_i_1_n_1\,
      CO(1) => \channel_2_dutycycle_counter_reg[8]_i_1_n_2\,
      CO(0) => \channel_2_dutycycle_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_2_dutycycle_counter_reg[8]_i_1_n_4\,
      O(2) => \channel_2_dutycycle_counter_reg[8]_i_1_n_5\,
      O(1) => \channel_2_dutycycle_counter_reg[8]_i_1_n_6\,
      O(0) => \channel_2_dutycycle_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => channel_2_dutycycle_counter_reg(11 downto 8)
    );
\channel_2_dutycycle_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_2_dutycycle_counter_reg[8]_i_1_n_6\,
      Q => channel_2_dutycycle_counter_reg(9),
      R => channel_2_dutycycle_counter0
    );
\channel_2_dutycycle_o[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_2_dutycycle_counter_reg[7]_0\(0),
      I1 => \channel_2_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_2_dutycycle_counter_reg(17),
      I3 => \channel_2_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_2_dutycycle_o_reg[3]_i_2_n_7\,
      O => \channel_2_dutycycle_o[0]_i_1_n_0\
    );
\channel_2_dutycycle_o[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_2_dutycycle_counter_reg[16]_0\(2),
      I1 => \channel_2_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_2_dutycycle_counter_reg(17),
      I3 => \channel_2_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_2_dutycycle_o_reg[11]_i_8_n_5\,
      O => \channel_2_dutycycle_o[10]_i_1_n_0\
    );
\channel_2_dutycycle_o[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[11]_i_4_n_0\,
      I1 => channel_2_stage_2,
      I2 => channel_2_stage_1,
      O => \channel_2_dutycycle_o[11]_i_1_n_0\
    );
\channel_2_dutycycle_o[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_2_timeout_counter_reg(30),
      I1 => channel_2_timeout_counter_reg(31),
      O => \channel_2_dutycycle_o[11]_i_10_n_0\
    );
\channel_2_dutycycle_o[11]_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(2),
      I1 => \^channel_2_dutycycle_counter_reg[7]_0\(0),
      I2 => \^channel_2_dutycycle_counter_reg[11]_0\(0),
      I3 => channel_2_dutycycle_counter_reg(3),
      O => \channel_2_dutycycle_o[11]_i_100_n_0\
    );
\channel_2_dutycycle_o[11]_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(2),
      I1 => \^channel_2_dutycycle_counter_reg[7]_0\(0),
      O => \channel_2_dutycycle_o[11]_i_101_n_0\
    );
\channel_2_dutycycle_o[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_2_timeout_counter_reg(28),
      I1 => channel_2_timeout_counter_reg(29),
      O => \channel_2_dutycycle_o[11]_i_11_n_0\
    );
\channel_2_dutycycle_o[11]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_2_timeout_counter_reg(30),
      I1 => channel_2_timeout_counter_reg(31),
      O => \channel_2_dutycycle_o[11]_i_12_n_0\
    );
\channel_2_dutycycle_o[11]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_2_timeout_counter_reg(28),
      I1 => channel_2_timeout_counter_reg(29),
      O => \channel_2_dutycycle_o[11]_i_13_n_0\
    );
\channel_2_dutycycle_o[11]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_2_timeout_counter_reg(26),
      I1 => channel_2_timeout_counter_reg(27),
      O => \channel_2_dutycycle_o[11]_i_14_n_0\
    );
\channel_2_dutycycle_o[11]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_2_timeout_counter_reg(24),
      I1 => channel_2_timeout_counter_reg(25),
      O => \channel_2_dutycycle_o[11]_i_15_n_0\
    );
\channel_2_dutycycle_o[11]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_2_dutycycle_o_reg[11]_i_36_n_4\,
      I2 => channel_2_dutycycle_counter_reg(16),
      O => \channel_2_dutycycle_o[11]_i_16_n_0\
    );
\channel_2_dutycycle_o[11]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(17),
      I1 => \channel_2_dutycycle_o_reg[11]_i_37_n_3\,
      I2 => \channel_2_dutycycle_o_reg[11]_i_35_n_2\,
      O => \channel_2_dutycycle_o[11]_i_17_n_0\
    );
\channel_2_dutycycle_o[11]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_2_dutycycle_o[11]_i_16_n_0\,
      I1 => \channel_2_dutycycle_o_reg[11]_i_35_n_2\,
      I2 => \channel_2_dutycycle_o_reg[11]_i_37_n_3\,
      I3 => channel_2_dutycycle_counter_reg(17),
      O => \channel_2_dutycycle_o[11]_i_18_n_0\
    );
\channel_2_dutycycle_o[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_2_stage_2,
      I1 => channel_2_stage_1,
      O => \channel_2_dutycycle_o[11]_i_2_n_0\
    );
\channel_2_dutycycle_o[11]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[11]_i_6_0\(3),
      I1 => channel_2_dutycycle_counter_reg(16),
      O => \channel_2_dutycycle_o[11]_i_20_n_0\
    );
\channel_2_dutycycle_o[11]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[11]_i_6_0\(2),
      I1 => channel_2_dutycycle_counter_reg(15),
      O => \channel_2_dutycycle_o[11]_i_21_n_0\
    );
\channel_2_dutycycle_o[11]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[11]_i_6_0\(1),
      I1 => channel_2_dutycycle_counter_reg(14),
      O => \channel_2_dutycycle_o[11]_i_22_n_0\
    );
\channel_2_dutycycle_o[11]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[11]_i_6_0\(0),
      I1 => channel_2_dutycycle_counter_reg(13),
      O => \channel_2_dutycycle_o[11]_i_23_n_0\
    );
\channel_2_dutycycle_o[11]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(16),
      I1 => \channel_2_dutycycle_o_reg[11]_i_6_0\(3),
      I2 => \channel_2_dutycycle_o_reg[0]_0\(0),
      I3 => channel_2_dutycycle_counter_reg(17),
      O => \channel_2_dutycycle_o[11]_i_24_n_0\
    );
\channel_2_dutycycle_o[11]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(15),
      I1 => \channel_2_dutycycle_o_reg[11]_i_6_0\(2),
      I2 => \channel_2_dutycycle_o_reg[11]_i_6_0\(3),
      I3 => channel_2_dutycycle_counter_reg(16),
      O => \channel_2_dutycycle_o[11]_i_25_n_0\
    );
\channel_2_dutycycle_o[11]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(14),
      I1 => \channel_2_dutycycle_o_reg[11]_i_6_0\(1),
      I2 => \channel_2_dutycycle_o_reg[11]_i_6_0\(2),
      I3 => channel_2_dutycycle_counter_reg(15),
      O => \channel_2_dutycycle_o[11]_i_26_n_0\
    );
\channel_2_dutycycle_o[11]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(13),
      I1 => \channel_2_dutycycle_o_reg[11]_i_6_0\(0),
      I2 => \channel_2_dutycycle_o_reg[11]_i_6_0\(1),
      I3 => channel_2_dutycycle_counter_reg(14),
      O => \channel_2_dutycycle_o[11]_i_27_n_0\
    );
\channel_2_dutycycle_o[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_2_dutycycle_counter_reg[16]_0\(3),
      I1 => \channel_2_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_2_dutycycle_counter_reg(17),
      I3 => \channel_2_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_2_dutycycle_o_reg[11]_i_8_n_4\,
      O => \channel_2_dutycycle_o[11]_i_3_n_0\
    );
\channel_2_dutycycle_o[11]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => channel_2_timeout_counter_reg(22),
      I1 => channel_2_timeout_counter_reg(23),
      O => \channel_2_dutycycle_o[11]_i_31_n_0\
    );
\channel_2_dutycycle_o[11]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => channel_2_timeout_counter_reg(20),
      I1 => channel_2_timeout_counter_reg(21),
      O => \channel_2_dutycycle_o[11]_i_32_n_0\
    );
\channel_2_dutycycle_o[11]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_2_timeout_counter_reg(18),
      I1 => channel_2_timeout_counter_reg(19),
      O => \channel_2_dutycycle_o[11]_i_33_n_0\
    );
\channel_2_dutycycle_o[11]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_2_timeout_counter_reg(16),
      I1 => channel_2_timeout_counter_reg(17),
      O => \channel_2_dutycycle_o[11]_i_34_n_0\
    );
\channel_2_dutycycle_o[11]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[11]_i_19_0\(3),
      I1 => channel_2_dutycycle_counter_reg(12),
      O => \channel_2_dutycycle_o[11]_i_39_n_0\
    );
\channel_2_dutycycle_o[11]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[11]_i_19_0\(2),
      I1 => channel_2_dutycycle_counter_reg(11),
      O => \channel_2_dutycycle_o[11]_i_40_n_0\
    );
\channel_2_dutycycle_o[11]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[11]_i_19_0\(1),
      I1 => channel_2_dutycycle_counter_reg(10),
      O => \channel_2_dutycycle_o[11]_i_41_n_0\
    );
\channel_2_dutycycle_o[11]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[11]_i_19_0\(0),
      I1 => channel_2_dutycycle_counter_reg(9),
      O => \channel_2_dutycycle_o[11]_i_42_n_0\
    );
\channel_2_dutycycle_o[11]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(12),
      I1 => \channel_2_dutycycle_o_reg[11]_i_19_0\(3),
      I2 => \channel_2_dutycycle_o_reg[11]_i_6_0\(0),
      I3 => channel_2_dutycycle_counter_reg(13),
      O => \channel_2_dutycycle_o[11]_i_43_n_0\
    );
\channel_2_dutycycle_o[11]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(11),
      I1 => \channel_2_dutycycle_o_reg[11]_i_19_0\(2),
      I2 => \channel_2_dutycycle_o_reg[11]_i_19_0\(3),
      I3 => channel_2_dutycycle_counter_reg(12),
      O => \channel_2_dutycycle_o[11]_i_44_n_0\
    );
\channel_2_dutycycle_o[11]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(10),
      I1 => \channel_2_dutycycle_o_reg[11]_i_19_0\(1),
      I2 => \channel_2_dutycycle_o_reg[11]_i_19_0\(2),
      I3 => channel_2_dutycycle_counter_reg(11),
      O => \channel_2_dutycycle_o[11]_i_45_n_0\
    );
\channel_2_dutycycle_o[11]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(9),
      I1 => \channel_2_dutycycle_o_reg[11]_i_19_0\(0),
      I2 => \channel_2_dutycycle_o_reg[11]_i_19_0\(1),
      I3 => channel_2_dutycycle_counter_reg(10),
      O => \channel_2_dutycycle_o[11]_i_46_n_0\
    );
\channel_2_dutycycle_o[11]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => channel_2_timeout_counter_reg(12),
      I1 => channel_2_timeout_counter_reg(13),
      O => \channel_2_dutycycle_o[11]_i_57_n_0\
    );
\channel_2_dutycycle_o[11]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_2_timeout_counter_reg(10),
      I1 => channel_2_timeout_counter_reg(11),
      O => \channel_2_dutycycle_o[11]_i_58_n_0\
    );
\channel_2_dutycycle_o[11]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => channel_2_timeout_counter_reg(14),
      I1 => channel_2_timeout_counter_reg(15),
      O => \channel_2_dutycycle_o[11]_i_59_n_0\
    );
\channel_2_dutycycle_o[11]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_2_timeout_counter_reg(13),
      I1 => channel_2_timeout_counter_reg(12),
      O => \channel_2_dutycycle_o[11]_i_60_n_0\
    );
\channel_2_dutycycle_o[11]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_2_timeout_counter_reg(10),
      I1 => channel_2_timeout_counter_reg(11),
      O => \channel_2_dutycycle_o[11]_i_61_n_0\
    );
\channel_2_dutycycle_o[11]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_2_timeout_counter_reg(8),
      I1 => channel_2_timeout_counter_reg(9),
      O => \channel_2_dutycycle_o[11]_i_62_n_0\
    );
\channel_2_dutycycle_o[11]_i_63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(17),
      O => \channel_2_dutycycle_o[11]_i_63_n_0\
    );
\channel_2_dutycycle_o[11]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(17),
      I1 => channel_2_dutycycle_counter_reg(14),
      O => \channel_2_dutycycle_o[11]_i_64_n_0\
    );
\channel_2_dutycycle_o[11]_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(17),
      O => \channel_2_dutycycle_o[11]_i_65_n_0\
    );
\channel_2_dutycycle_o[11]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(16),
      I1 => channel_2_dutycycle_counter_reg(17),
      O => \channel_2_dutycycle_o[11]_i_66_n_0\
    );
\channel_2_dutycycle_o[11]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(15),
      I1 => channel_2_dutycycle_counter_reg(16),
      O => \channel_2_dutycycle_o[11]_i_67_n_0\
    );
\channel_2_dutycycle_o[11]_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(14),
      I1 => channel_2_dutycycle_counter_reg(17),
      I2 => channel_2_dutycycle_counter_reg(15),
      O => \channel_2_dutycycle_o[11]_i_68_n_0\
    );
\channel_2_dutycycle_o[11]_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[11]_i_38_0\(3),
      I1 => channel_2_dutycycle_counter_reg(8),
      O => \channel_2_dutycycle_o[11]_i_70_n_0\
    );
\channel_2_dutycycle_o[11]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[11]_i_38_0\(2),
      I1 => channel_2_dutycycle_counter_reg(7),
      O => \channel_2_dutycycle_o[11]_i_71_n_0\
    );
\channel_2_dutycycle_o[11]_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[11]_i_38_0\(1),
      I1 => channel_2_dutycycle_counter_reg(6),
      O => \channel_2_dutycycle_o[11]_i_72_n_0\
    );
\channel_2_dutycycle_o[11]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[11]_i_38_0\(0),
      I1 => channel_2_dutycycle_counter_reg(5),
      O => \channel_2_dutycycle_o[11]_i_73_n_0\
    );
\channel_2_dutycycle_o[11]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(8),
      I1 => \channel_2_dutycycle_o_reg[11]_i_38_0\(3),
      I2 => \channel_2_dutycycle_o_reg[11]_i_19_0\(0),
      I3 => channel_2_dutycycle_counter_reg(9),
      O => \channel_2_dutycycle_o[11]_i_74_n_0\
    );
\channel_2_dutycycle_o[11]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(7),
      I1 => \channel_2_dutycycle_o_reg[11]_i_38_0\(2),
      I2 => \channel_2_dutycycle_o_reg[11]_i_38_0\(3),
      I3 => channel_2_dutycycle_counter_reg(8),
      O => \channel_2_dutycycle_o[11]_i_75_n_0\
    );
\channel_2_dutycycle_o[11]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(6),
      I1 => \channel_2_dutycycle_o_reg[11]_i_38_0\(1),
      I2 => \channel_2_dutycycle_o_reg[11]_i_38_0\(2),
      I3 => channel_2_dutycycle_counter_reg(7),
      O => \channel_2_dutycycle_o[11]_i_76_n_0\
    );
\channel_2_dutycycle_o[11]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(5),
      I1 => \channel_2_dutycycle_o_reg[11]_i_38_0\(0),
      I2 => \channel_2_dutycycle_o_reg[11]_i_38_0\(1),
      I3 => channel_2_dutycycle_counter_reg(6),
      O => \channel_2_dutycycle_o[11]_i_77_n_0\
    );
\channel_2_dutycycle_o[11]_i_87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_2_timeout_counter_reg(6),
      I1 => channel_2_timeout_counter_reg(7),
      O => \channel_2_dutycycle_o[11]_i_87_n_0\
    );
\channel_2_dutycycle_o[11]_i_88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_2_timeout_counter_reg(4),
      I1 => channel_2_timeout_counter_reg(5),
      O => \channel_2_dutycycle_o[11]_i_88_n_0\
    );
\channel_2_dutycycle_o[11]_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_2_timeout_counter_reg(2),
      I1 => channel_2_timeout_counter_reg(3),
      O => \channel_2_dutycycle_o[11]_i_89_n_0\
    );
\channel_2_dutycycle_o[11]_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_2_timeout_counter_reg(0),
      I1 => channel_2_timeout_counter_reg(1),
      O => \channel_2_dutycycle_o[11]_i_90_n_0\
    );
\channel_2_dutycycle_o[11]_i_91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_2_timeout_counter_reg(6),
      I1 => channel_2_timeout_counter_reg(7),
      O => \channel_2_dutycycle_o[11]_i_91_n_0\
    );
\channel_2_dutycycle_o[11]_i_92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_2_timeout_counter_reg(4),
      I1 => channel_2_timeout_counter_reg(5),
      O => \channel_2_dutycycle_o[11]_i_92_n_0\
    );
\channel_2_dutycycle_o[11]_i_93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_2_timeout_counter_reg(2),
      I1 => channel_2_timeout_counter_reg(3),
      O => \channel_2_dutycycle_o[11]_i_93_n_0\
    );
\channel_2_dutycycle_o[11]_i_94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_2_timeout_counter_reg(0),
      I1 => channel_2_timeout_counter_reg(1),
      O => \channel_2_dutycycle_o[11]_i_94_n_0\
    );
\channel_2_dutycycle_o[11]_i_95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^channel_2_dutycycle_counter_reg[11]_0\(1),
      I1 => channel_2_dutycycle_counter_reg(4),
      O => \channel_2_dutycycle_o[11]_i_95_n_0\
    );
\channel_2_dutycycle_o[11]_i_96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^channel_2_dutycycle_counter_reg[11]_0\(0),
      I1 => channel_2_dutycycle_counter_reg(3),
      O => \channel_2_dutycycle_o[11]_i_96_n_0\
    );
\channel_2_dutycycle_o[11]_i_97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^channel_2_dutycycle_counter_reg[7]_0\(0),
      I1 => channel_2_dutycycle_counter_reg(2),
      O => \channel_2_dutycycle_o[11]_i_97_n_0\
    );
\channel_2_dutycycle_o[11]_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(4),
      I1 => \^channel_2_dutycycle_counter_reg[11]_0\(1),
      I2 => \channel_2_dutycycle_o_reg[11]_i_38_0\(0),
      I3 => channel_2_dutycycle_counter_reg(5),
      O => \channel_2_dutycycle_o[11]_i_98_n_0\
    );
\channel_2_dutycycle_o[11]_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(3),
      I1 => \^channel_2_dutycycle_counter_reg[11]_0\(0),
      I2 => \^channel_2_dutycycle_counter_reg[11]_0\(1),
      I3 => channel_2_dutycycle_counter_reg(4),
      O => \channel_2_dutycycle_o[11]_i_99_n_0\
    );
\channel_2_dutycycle_o[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_2_dutycycle_counter_reg[11]_0\(0),
      I1 => \channel_2_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_2_dutycycle_counter_reg(17),
      I3 => \channel_2_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_2_dutycycle_o_reg[3]_i_2_n_6\,
      O => \channel_2_dutycycle_o[1]_i_1_n_0\
    );
\channel_2_dutycycle_o[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[5]_i_12_n_6\,
      I1 => \channel_2_dutycycle_o_reg[1]_i_21_n_4\,
      I2 => channel_2_dutycycle_counter_reg(6),
      I3 => \channel_2_dutycycle_o[1]_i_6_n_0\,
      O => \channel_2_dutycycle_o[1]_i_10_n_0\
    );
\channel_2_dutycycle_o[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[5]_i_12_n_7\,
      I1 => \channel_2_dutycycle_o_reg[1]_i_21_n_5\,
      I2 => channel_2_dutycycle_counter_reg(5),
      I3 => \channel_2_dutycycle_o[1]_i_7_n_0\,
      O => \channel_2_dutycycle_o[1]_i_11_n_0\
    );
\channel_2_dutycycle_o[1]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[1]_i_22_n_5\,
      I1 => \channel_2_dutycycle_o_reg[1]_i_21_n_7\,
      I2 => channel_2_dutycycle_counter_reg(3),
      O => \channel_2_dutycycle_o[1]_i_13_n_0\
    );
\channel_2_dutycycle_o[1]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[1]_i_22_n_6\,
      I1 => \channel_2_dutycycle_o_reg[1]_i_24_n_4\,
      I2 => channel_2_dutycycle_counter_reg(2),
      O => \channel_2_dutycycle_o[1]_i_14_n_0\
    );
\channel_2_dutycycle_o[1]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[1]_i_22_n_7\,
      I1 => \channel_2_dutycycle_o_reg[1]_i_24_n_5\,
      I2 => channel_2_dutycycle_counter_reg(1),
      O => \channel_2_dutycycle_o[1]_i_15_n_0\
    );
\channel_2_dutycycle_o[1]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(1),
      I1 => \channel_2_dutycycle_o_reg[1]_i_22_n_7\,
      I2 => \channel_2_dutycycle_o_reg[1]_i_24_n_5\,
      O => \channel_2_dutycycle_o[1]_i_16_n_0\
    );
\channel_2_dutycycle_o[1]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[1]_i_22_n_4\,
      I1 => \channel_2_dutycycle_o_reg[1]_i_21_n_6\,
      I2 => channel_2_dutycycle_counter_reg(4),
      I3 => \channel_2_dutycycle_o[1]_i_13_n_0\,
      O => \channel_2_dutycycle_o[1]_i_17_n_0\
    );
\channel_2_dutycycle_o[1]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[1]_i_22_n_5\,
      I1 => \channel_2_dutycycle_o_reg[1]_i_21_n_7\,
      I2 => channel_2_dutycycle_counter_reg(3),
      I3 => \channel_2_dutycycle_o[1]_i_14_n_0\,
      O => \channel_2_dutycycle_o[1]_i_18_n_0\
    );
\channel_2_dutycycle_o[1]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[1]_i_22_n_6\,
      I1 => \channel_2_dutycycle_o_reg[1]_i_24_n_4\,
      I2 => channel_2_dutycycle_counter_reg(2),
      I3 => \channel_2_dutycycle_o[1]_i_15_n_0\,
      O => \channel_2_dutycycle_o[1]_i_19_n_0\
    );
\channel_2_dutycycle_o[1]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[1]_i_22_n_7\,
      I1 => \channel_2_dutycycle_o_reg[1]_i_24_n_5\,
      I2 => channel_2_dutycycle_counter_reg(1),
      I3 => \channel_2_dutycycle_o_reg[1]_i_24_n_6\,
      I4 => \channel_2_dutycycle_o_reg[1]_i_30_n_4\,
      O => \channel_2_dutycycle_o[1]_i_20_n_0\
    );
\channel_2_dutycycle_o[1]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[1]_i_30_n_4\,
      I1 => \channel_2_dutycycle_o_reg[1]_i_24_n_6\,
      I2 => channel_2_dutycycle_counter_reg(0),
      O => \channel_2_dutycycle_o[1]_i_26_n_0\
    );
\channel_2_dutycycle_o[1]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(14),
      I1 => channel_2_dutycycle_counter_reg(12),
      I2 => channel_2_dutycycle_counter_reg(16),
      O => \channel_2_dutycycle_o[1]_i_31_n_0\
    );
\channel_2_dutycycle_o[1]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(13),
      I1 => channel_2_dutycycle_counter_reg(11),
      I2 => channel_2_dutycycle_counter_reg(15),
      O => \channel_2_dutycycle_o[1]_i_32_n_0\
    );
\channel_2_dutycycle_o[1]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(12),
      I1 => channel_2_dutycycle_counter_reg(10),
      I2 => channel_2_dutycycle_counter_reg(14),
      O => \channel_2_dutycycle_o[1]_i_33_n_0\
    );
\channel_2_dutycycle_o[1]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(11),
      I1 => channel_2_dutycycle_counter_reg(9),
      I2 => channel_2_dutycycle_counter_reg(13),
      O => \channel_2_dutycycle_o[1]_i_34_n_0\
    );
\channel_2_dutycycle_o[1]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(16),
      I1 => channel_2_dutycycle_counter_reg(12),
      I2 => channel_2_dutycycle_counter_reg(14),
      I3 => channel_2_dutycycle_counter_reg(13),
      I4 => channel_2_dutycycle_counter_reg(15),
      I5 => channel_2_dutycycle_counter_reg(17),
      O => \channel_2_dutycycle_o[1]_i_35_n_0\
    );
\channel_2_dutycycle_o[1]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(15),
      I1 => channel_2_dutycycle_counter_reg(11),
      I2 => channel_2_dutycycle_counter_reg(13),
      I3 => channel_2_dutycycle_counter_reg(12),
      I4 => channel_2_dutycycle_counter_reg(14),
      I5 => channel_2_dutycycle_counter_reg(16),
      O => \channel_2_dutycycle_o[1]_i_36_n_0\
    );
\channel_2_dutycycle_o[1]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(14),
      I1 => channel_2_dutycycle_counter_reg(10),
      I2 => channel_2_dutycycle_counter_reg(12),
      I3 => channel_2_dutycycle_counter_reg(11),
      I4 => channel_2_dutycycle_counter_reg(13),
      I5 => channel_2_dutycycle_counter_reg(15),
      O => \channel_2_dutycycle_o[1]_i_37_n_0\
    );
\channel_2_dutycycle_o[1]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(13),
      I1 => channel_2_dutycycle_counter_reg(9),
      I2 => channel_2_dutycycle_counter_reg(11),
      I3 => channel_2_dutycycle_counter_reg(10),
      I4 => channel_2_dutycycle_counter_reg(12),
      I5 => channel_2_dutycycle_counter_reg(14),
      O => \channel_2_dutycycle_o[1]_i_38_n_0\
    );
\channel_2_dutycycle_o[1]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(10),
      I1 => channel_2_dutycycle_counter_reg(5),
      I2 => channel_2_dutycycle_counter_reg(8),
      O => \channel_2_dutycycle_o[1]_i_39_n_0\
    );
\channel_2_dutycycle_o[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[5]_i_12_n_5\,
      I1 => \channel_2_dutycycle_o_reg[5]_i_11_n_7\,
      I2 => channel_2_dutycycle_counter_reg(7),
      O => \channel_2_dutycycle_o[1]_i_4_n_0\
    );
\channel_2_dutycycle_o[1]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(9),
      I1 => channel_2_dutycycle_counter_reg(4),
      I2 => channel_2_dutycycle_counter_reg(7),
      O => \channel_2_dutycycle_o[1]_i_40_n_0\
    );
\channel_2_dutycycle_o[1]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(8),
      I1 => channel_2_dutycycle_counter_reg(3),
      I2 => channel_2_dutycycle_counter_reg(6),
      O => \channel_2_dutycycle_o[1]_i_41_n_0\
    );
\channel_2_dutycycle_o[1]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(7),
      I1 => channel_2_dutycycle_counter_reg(2),
      I2 => channel_2_dutycycle_counter_reg(5),
      O => \channel_2_dutycycle_o[1]_i_42_n_0\
    );
\channel_2_dutycycle_o[1]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(8),
      I1 => channel_2_dutycycle_counter_reg(5),
      I2 => channel_2_dutycycle_counter_reg(10),
      I3 => channel_2_dutycycle_counter_reg(11),
      I4 => channel_2_dutycycle_counter_reg(6),
      I5 => channel_2_dutycycle_counter_reg(9),
      O => \channel_2_dutycycle_o[1]_i_43_n_0\
    );
\channel_2_dutycycle_o[1]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(7),
      I1 => channel_2_dutycycle_counter_reg(4),
      I2 => channel_2_dutycycle_counter_reg(9),
      I3 => channel_2_dutycycle_counter_reg(10),
      I4 => channel_2_dutycycle_counter_reg(5),
      I5 => channel_2_dutycycle_counter_reg(8),
      O => \channel_2_dutycycle_o[1]_i_44_n_0\
    );
\channel_2_dutycycle_o[1]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(6),
      I1 => channel_2_dutycycle_counter_reg(3),
      I2 => channel_2_dutycycle_counter_reg(8),
      I3 => channel_2_dutycycle_counter_reg(9),
      I4 => channel_2_dutycycle_counter_reg(4),
      I5 => channel_2_dutycycle_counter_reg(7),
      O => \channel_2_dutycycle_o[1]_i_45_n_0\
    );
\channel_2_dutycycle_o[1]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(5),
      I1 => channel_2_dutycycle_counter_reg(2),
      I2 => channel_2_dutycycle_counter_reg(7),
      I3 => channel_2_dutycycle_counter_reg(8),
      I4 => channel_2_dutycycle_counter_reg(3),
      I5 => channel_2_dutycycle_counter_reg(6),
      O => \channel_2_dutycycle_o[1]_i_46_n_0\
    );
\channel_2_dutycycle_o[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[5]_i_12_n_6\,
      I1 => \channel_2_dutycycle_o_reg[1]_i_21_n_4\,
      I2 => channel_2_dutycycle_counter_reg(6),
      O => \channel_2_dutycycle_o[1]_i_5_n_0\
    );
\channel_2_dutycycle_o[1]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(10),
      I1 => channel_2_dutycycle_counter_reg(8),
      I2 => channel_2_dutycycle_counter_reg(12),
      O => \channel_2_dutycycle_o[1]_i_52_n_0\
    );
\channel_2_dutycycle_o[1]_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(9),
      I1 => channel_2_dutycycle_counter_reg(7),
      I2 => channel_2_dutycycle_counter_reg(11),
      O => \channel_2_dutycycle_o[1]_i_53_n_0\
    );
\channel_2_dutycycle_o[1]_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(8),
      I1 => channel_2_dutycycle_counter_reg(6),
      I2 => channel_2_dutycycle_counter_reg(10),
      O => \channel_2_dutycycle_o[1]_i_54_n_0\
    );
\channel_2_dutycycle_o[1]_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(7),
      I1 => channel_2_dutycycle_counter_reg(5),
      I2 => channel_2_dutycycle_counter_reg(9),
      O => \channel_2_dutycycle_o[1]_i_55_n_0\
    );
\channel_2_dutycycle_o[1]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(12),
      I1 => channel_2_dutycycle_counter_reg(8),
      I2 => channel_2_dutycycle_counter_reg(10),
      I3 => channel_2_dutycycle_counter_reg(9),
      I4 => channel_2_dutycycle_counter_reg(11),
      I5 => channel_2_dutycycle_counter_reg(13),
      O => \channel_2_dutycycle_o[1]_i_56_n_0\
    );
\channel_2_dutycycle_o[1]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(11),
      I1 => channel_2_dutycycle_counter_reg(7),
      I2 => channel_2_dutycycle_counter_reg(9),
      I3 => channel_2_dutycycle_counter_reg(8),
      I4 => channel_2_dutycycle_counter_reg(10),
      I5 => channel_2_dutycycle_counter_reg(12),
      O => \channel_2_dutycycle_o[1]_i_57_n_0\
    );
\channel_2_dutycycle_o[1]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(10),
      I1 => channel_2_dutycycle_counter_reg(6),
      I2 => channel_2_dutycycle_counter_reg(8),
      I3 => channel_2_dutycycle_counter_reg(7),
      I4 => channel_2_dutycycle_counter_reg(9),
      I5 => channel_2_dutycycle_counter_reg(11),
      O => \channel_2_dutycycle_o[1]_i_58_n_0\
    );
\channel_2_dutycycle_o[1]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(9),
      I1 => channel_2_dutycycle_counter_reg(5),
      I2 => channel_2_dutycycle_counter_reg(7),
      I3 => channel_2_dutycycle_counter_reg(6),
      I4 => channel_2_dutycycle_counter_reg(8),
      I5 => channel_2_dutycycle_counter_reg(10),
      O => \channel_2_dutycycle_o[1]_i_59_n_0\
    );
\channel_2_dutycycle_o[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[5]_i_12_n_7\,
      I1 => \channel_2_dutycycle_o_reg[1]_i_21_n_5\,
      I2 => channel_2_dutycycle_counter_reg(5),
      O => \channel_2_dutycycle_o[1]_i_6_n_0\
    );
\channel_2_dutycycle_o[1]_i_60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(6),
      I1 => channel_2_dutycycle_counter_reg(4),
      I2 => channel_2_dutycycle_counter_reg(8),
      O => \channel_2_dutycycle_o[1]_i_60_n_0\
    );
\channel_2_dutycycle_o[1]_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(5),
      I1 => channel_2_dutycycle_counter_reg(3),
      I2 => channel_2_dutycycle_counter_reg(7),
      O => \channel_2_dutycycle_o[1]_i_61_n_0\
    );
\channel_2_dutycycle_o[1]_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(4),
      I1 => channel_2_dutycycle_counter_reg(2),
      I2 => channel_2_dutycycle_counter_reg(6),
      O => \channel_2_dutycycle_o[1]_i_62_n_0\
    );
\channel_2_dutycycle_o[1]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(3),
      I1 => channel_2_dutycycle_counter_reg(1),
      I2 => channel_2_dutycycle_counter_reg(5),
      O => \channel_2_dutycycle_o[1]_i_63_n_0\
    );
\channel_2_dutycycle_o[1]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(8),
      I1 => channel_2_dutycycle_counter_reg(4),
      I2 => channel_2_dutycycle_counter_reg(6),
      I3 => channel_2_dutycycle_counter_reg(5),
      I4 => channel_2_dutycycle_counter_reg(7),
      I5 => channel_2_dutycycle_counter_reg(9),
      O => \channel_2_dutycycle_o[1]_i_64_n_0\
    );
\channel_2_dutycycle_o[1]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(7),
      I1 => channel_2_dutycycle_counter_reg(3),
      I2 => channel_2_dutycycle_counter_reg(5),
      I3 => channel_2_dutycycle_counter_reg(4),
      I4 => channel_2_dutycycle_counter_reg(6),
      I5 => channel_2_dutycycle_counter_reg(8),
      O => \channel_2_dutycycle_o[1]_i_65_n_0\
    );
\channel_2_dutycycle_o[1]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(6),
      I1 => channel_2_dutycycle_counter_reg(2),
      I2 => channel_2_dutycycle_counter_reg(4),
      I3 => channel_2_dutycycle_counter_reg(3),
      I4 => channel_2_dutycycle_counter_reg(5),
      I5 => channel_2_dutycycle_counter_reg(7),
      O => \channel_2_dutycycle_o[1]_i_66_n_0\
    );
\channel_2_dutycycle_o[1]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(5),
      I1 => channel_2_dutycycle_counter_reg(1),
      I2 => channel_2_dutycycle_counter_reg(3),
      I3 => channel_2_dutycycle_counter_reg(4),
      I4 => channel_2_dutycycle_counter_reg(2),
      I5 => channel_2_dutycycle_counter_reg(6),
      O => \channel_2_dutycycle_o[1]_i_67_n_0\
    );
\channel_2_dutycycle_o[1]_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(6),
      I1 => channel_2_dutycycle_counter_reg(1),
      I2 => channel_2_dutycycle_counter_reg(4),
      O => \channel_2_dutycycle_o[1]_i_69_n_0\
    );
\channel_2_dutycycle_o[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[1]_i_22_n_4\,
      I1 => \channel_2_dutycycle_o_reg[1]_i_21_n_6\,
      I2 => channel_2_dutycycle_counter_reg(4),
      O => \channel_2_dutycycle_o[1]_i_7_n_0\
    );
\channel_2_dutycycle_o[1]_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(6),
      I1 => channel_2_dutycycle_counter_reg(1),
      I2 => channel_2_dutycycle_counter_reg(4),
      O => \channel_2_dutycycle_o[1]_i_70_n_0\
    );
\channel_2_dutycycle_o[1]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(4),
      I1 => channel_2_dutycycle_counter_reg(1),
      I2 => channel_2_dutycycle_counter_reg(6),
      I3 => channel_2_dutycycle_counter_reg(7),
      I4 => channel_2_dutycycle_counter_reg(2),
      I5 => channel_2_dutycycle_counter_reg(5),
      O => \channel_2_dutycycle_o[1]_i_71_n_0\
    );
\channel_2_dutycycle_o[1]_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(6),
      I1 => channel_2_dutycycle_counter_reg(1),
      I2 => channel_2_dutycycle_counter_reg(4),
      I3 => channel_2_dutycycle_counter_reg(5),
      I4 => channel_2_dutycycle_counter_reg(0),
      O => \channel_2_dutycycle_o[1]_i_72_n_0\
    );
\channel_2_dutycycle_o[1]_i_73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(0),
      I1 => channel_2_dutycycle_counter_reg(5),
      I2 => channel_2_dutycycle_counter_reg(3),
      O => \channel_2_dutycycle_o[1]_i_73_n_0\
    );
\channel_2_dutycycle_o[1]_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(2),
      I1 => channel_2_dutycycle_counter_reg(4),
      O => \channel_2_dutycycle_o[1]_i_74_n_0\
    );
\channel_2_dutycycle_o[1]_i_75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(2),
      I1 => channel_2_dutycycle_counter_reg(0),
      I2 => channel_2_dutycycle_counter_reg(4),
      O => \channel_2_dutycycle_o[1]_i_75_n_0\
    );
\channel_2_dutycycle_o[1]_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(2),
      I1 => channel_2_dutycycle_counter_reg(0),
      I2 => channel_2_dutycycle_counter_reg(4),
      O => \channel_2_dutycycle_o[1]_i_76_n_0\
    );
\channel_2_dutycycle_o[1]_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(2),
      I1 => channel_2_dutycycle_counter_reg(0),
      O => \channel_2_dutycycle_o[1]_i_77_n_0\
    );
\channel_2_dutycycle_o[1]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(4),
      I1 => channel_2_dutycycle_counter_reg(0),
      I2 => channel_2_dutycycle_counter_reg(2),
      I3 => channel_2_dutycycle_counter_reg(3),
      I4 => channel_2_dutycycle_counter_reg(1),
      I5 => channel_2_dutycycle_counter_reg(5),
      O => \channel_2_dutycycle_o[1]_i_78_n_0\
    );
\channel_2_dutycycle_o[1]_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(2),
      I1 => channel_2_dutycycle_counter_reg(0),
      I2 => channel_2_dutycycle_counter_reg(4),
      I3 => channel_2_dutycycle_counter_reg(1),
      I4 => channel_2_dutycycle_counter_reg(3),
      O => \channel_2_dutycycle_o[1]_i_79_n_0\
    );
\channel_2_dutycycle_o[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[5]_i_12_n_4\,
      I1 => \channel_2_dutycycle_o_reg[5]_i_11_n_6\,
      I2 => channel_2_dutycycle_counter_reg(8),
      I3 => \channel_2_dutycycle_o[1]_i_4_n_0\,
      O => \channel_2_dutycycle_o[1]_i_8_n_0\
    );
\channel_2_dutycycle_o[1]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(0),
      I1 => channel_2_dutycycle_counter_reg(2),
      I2 => channel_2_dutycycle_counter_reg(1),
      I3 => channel_2_dutycycle_counter_reg(3),
      O => \channel_2_dutycycle_o[1]_i_80_n_0\
    );
\channel_2_dutycycle_o[1]_i_81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(2),
      I1 => channel_2_dutycycle_counter_reg(0),
      O => \channel_2_dutycycle_o[1]_i_81_n_0\
    );
\channel_2_dutycycle_o[1]_i_82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(1),
      I1 => channel_2_dutycycle_counter_reg(3),
      O => \channel_2_dutycycle_o[1]_i_82_n_0\
    );
\channel_2_dutycycle_o[1]_i_83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(0),
      I1 => channel_2_dutycycle_counter_reg(2),
      O => \channel_2_dutycycle_o[1]_i_83_n_0\
    );
\channel_2_dutycycle_o[1]_i_84\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(1),
      O => \channel_2_dutycycle_o[1]_i_84_n_0\
    );
\channel_2_dutycycle_o[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[5]_i_12_n_5\,
      I1 => \channel_2_dutycycle_o_reg[5]_i_11_n_7\,
      I2 => channel_2_dutycycle_counter_reg(7),
      I3 => \channel_2_dutycycle_o[1]_i_5_n_0\,
      O => \channel_2_dutycycle_o[1]_i_9_n_0\
    );
\channel_2_dutycycle_o[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_2_dutycycle_counter_reg[11]_0\(1),
      I1 => \channel_2_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_2_dutycycle_counter_reg(17),
      I3 => \channel_2_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_2_dutycycle_o_reg[3]_i_2_n_5\,
      O => \channel_2_dutycycle_o[2]_i_1_n_0\
    );
\channel_2_dutycycle_o[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_2_dutycycle_counter_reg[11]_0\(2),
      I1 => \channel_2_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_2_dutycycle_counter_reg(17),
      I3 => \channel_2_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_2_dutycycle_o_reg[3]_i_2_n_4\,
      O => \channel_2_dutycycle_o[3]_i_1_n_0\
    );
\channel_2_dutycycle_o[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^channel_2_dutycycle_counter_reg[7]_0\(0),
      O => \channel_2_dutycycle_o[3]_i_3_n_0\
    );
\channel_2_dutycycle_o[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_2_dutycycle_counter_reg[15]_0\(0),
      I1 => \channel_2_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_2_dutycycle_counter_reg(17),
      I3 => \channel_2_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_2_dutycycle_o_reg[7]_i_2_n_7\,
      O => \channel_2_dutycycle_o[4]_i_1_n_0\
    );
\channel_2_dutycycle_o[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_2_dutycycle_counter_reg[15]_0\(1),
      I1 => \channel_2_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_2_dutycycle_counter_reg(17),
      I3 => \channel_2_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_2_dutycycle_o_reg[7]_i_2_n_6\,
      O => \channel_2_dutycycle_o[5]_i_1_n_0\
    );
\channel_2_dutycycle_o[5]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[9]_i_11_n_7\,
      I1 => \channel_2_dutycycle_o_reg[5]_i_11_n_5\,
      I2 => channel_2_dutycycle_counter_reg(9),
      I3 => \channel_2_dutycycle_o[5]_i_6_n_0\,
      O => \channel_2_dutycycle_o[5]_i_10_n_0\
    );
\channel_2_dutycycle_o[5]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(15),
      I1 => channel_2_dutycycle_counter_reg(17),
      O => \channel_2_dutycycle_o[5]_i_13_n_0\
    );
\channel_2_dutycycle_o[5]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(14),
      I1 => channel_2_dutycycle_counter_reg(16),
      O => \channel_2_dutycycle_o[5]_i_14_n_0\
    );
\channel_2_dutycycle_o[5]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(15),
      I1 => channel_2_dutycycle_counter_reg(13),
      I2 => channel_2_dutycycle_counter_reg(17),
      O => \channel_2_dutycycle_o[5]_i_15_n_0\
    );
\channel_2_dutycycle_o[5]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(16),
      I1 => channel_2_dutycycle_counter_reg(17),
      O => \channel_2_dutycycle_o[5]_i_16_n_0\
    );
\channel_2_dutycycle_o[5]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(17),
      I1 => channel_2_dutycycle_counter_reg(15),
      I2 => channel_2_dutycycle_counter_reg(16),
      O => \channel_2_dutycycle_o[5]_i_17_n_0\
    );
\channel_2_dutycycle_o[5]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(16),
      I1 => channel_2_dutycycle_counter_reg(14),
      I2 => channel_2_dutycycle_counter_reg(17),
      I3 => channel_2_dutycycle_counter_reg(15),
      O => \channel_2_dutycycle_o[5]_i_18_n_0\
    );
\channel_2_dutycycle_o[5]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(17),
      I1 => channel_2_dutycycle_counter_reg(13),
      I2 => channel_2_dutycycle_counter_reg(15),
      I3 => channel_2_dutycycle_counter_reg(16),
      I4 => channel_2_dutycycle_counter_reg(14),
      O => \channel_2_dutycycle_o[5]_i_19_n_0\
    );
\channel_2_dutycycle_o[5]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(14),
      I1 => channel_2_dutycycle_counter_reg(9),
      I2 => channel_2_dutycycle_counter_reg(12),
      O => \channel_2_dutycycle_o[5]_i_20_n_0\
    );
\channel_2_dutycycle_o[5]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(13),
      I1 => channel_2_dutycycle_counter_reg(8),
      I2 => channel_2_dutycycle_counter_reg(11),
      O => \channel_2_dutycycle_o[5]_i_21_n_0\
    );
\channel_2_dutycycle_o[5]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(12),
      I1 => channel_2_dutycycle_counter_reg(7),
      I2 => channel_2_dutycycle_counter_reg(10),
      O => \channel_2_dutycycle_o[5]_i_22_n_0\
    );
\channel_2_dutycycle_o[5]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(11),
      I1 => channel_2_dutycycle_counter_reg(6),
      I2 => channel_2_dutycycle_counter_reg(9),
      O => \channel_2_dutycycle_o[5]_i_23_n_0\
    );
\channel_2_dutycycle_o[5]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(12),
      I1 => channel_2_dutycycle_counter_reg(9),
      I2 => channel_2_dutycycle_counter_reg(14),
      I3 => channel_2_dutycycle_counter_reg(15),
      I4 => channel_2_dutycycle_counter_reg(10),
      I5 => channel_2_dutycycle_counter_reg(13),
      O => \channel_2_dutycycle_o[5]_i_24_n_0\
    );
\channel_2_dutycycle_o[5]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(11),
      I1 => channel_2_dutycycle_counter_reg(8),
      I2 => channel_2_dutycycle_counter_reg(13),
      I3 => channel_2_dutycycle_counter_reg(14),
      I4 => channel_2_dutycycle_counter_reg(9),
      I5 => channel_2_dutycycle_counter_reg(12),
      O => \channel_2_dutycycle_o[5]_i_25_n_0\
    );
\channel_2_dutycycle_o[5]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(10),
      I1 => channel_2_dutycycle_counter_reg(7),
      I2 => channel_2_dutycycle_counter_reg(12),
      I3 => channel_2_dutycycle_counter_reg(13),
      I4 => channel_2_dutycycle_counter_reg(8),
      I5 => channel_2_dutycycle_counter_reg(11),
      O => \channel_2_dutycycle_o[5]_i_26_n_0\
    );
\channel_2_dutycycle_o[5]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(9),
      I1 => channel_2_dutycycle_counter_reg(6),
      I2 => channel_2_dutycycle_counter_reg(11),
      I3 => channel_2_dutycycle_counter_reg(12),
      I4 => channel_2_dutycycle_counter_reg(7),
      I5 => channel_2_dutycycle_counter_reg(10),
      O => \channel_2_dutycycle_o[5]_i_27_n_0\
    );
\channel_2_dutycycle_o[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[9]_i_11_n_5\,
      I1 => \channel_2_dutycycle_o_reg[11]_i_35_n_7\,
      I2 => channel_2_dutycycle_counter_reg(11),
      O => \channel_2_dutycycle_o[5]_i_3_n_0\
    );
\channel_2_dutycycle_o[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[9]_i_11_n_6\,
      I1 => \channel_2_dutycycle_o_reg[5]_i_11_n_4\,
      I2 => channel_2_dutycycle_counter_reg(10),
      O => \channel_2_dutycycle_o[5]_i_4_n_0\
    );
\channel_2_dutycycle_o[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[9]_i_11_n_7\,
      I1 => \channel_2_dutycycle_o_reg[5]_i_11_n_5\,
      I2 => channel_2_dutycycle_counter_reg(9),
      O => \channel_2_dutycycle_o[5]_i_5_n_0\
    );
\channel_2_dutycycle_o[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[5]_i_12_n_4\,
      I1 => \channel_2_dutycycle_o_reg[5]_i_11_n_6\,
      I2 => channel_2_dutycycle_counter_reg(8),
      O => \channel_2_dutycycle_o[5]_i_6_n_0\
    );
\channel_2_dutycycle_o[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_2_dutycycle_o_reg[9]_i_11_n_4\,
      I2 => channel_2_dutycycle_counter_reg(12),
      I3 => \channel_2_dutycycle_o[5]_i_3_n_0\,
      O => \channel_2_dutycycle_o[5]_i_7_n_0\
    );
\channel_2_dutycycle_o[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[9]_i_11_n_5\,
      I1 => \channel_2_dutycycle_o_reg[11]_i_35_n_7\,
      I2 => channel_2_dutycycle_counter_reg(11),
      I3 => \channel_2_dutycycle_o[5]_i_4_n_0\,
      O => \channel_2_dutycycle_o[5]_i_8_n_0\
    );
\channel_2_dutycycle_o[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[9]_i_11_n_6\,
      I1 => \channel_2_dutycycle_o_reg[5]_i_11_n_4\,
      I2 => channel_2_dutycycle_counter_reg(10),
      I3 => \channel_2_dutycycle_o[5]_i_5_n_0\,
      O => \channel_2_dutycycle_o[5]_i_9_n_0\
    );
\channel_2_dutycycle_o[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_2_dutycycle_counter_reg[15]_0\(2),
      I1 => \channel_2_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_2_dutycycle_counter_reg(17),
      I3 => \channel_2_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_2_dutycycle_o_reg[7]_i_2_n_5\,
      O => \channel_2_dutycycle_o[6]_i_1_n_0\
    );
\channel_2_dutycycle_o[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_2_dutycycle_counter_reg[15]_0\(3),
      I1 => \channel_2_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_2_dutycycle_counter_reg(17),
      I3 => \channel_2_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_2_dutycycle_o_reg[7]_i_2_n_4\,
      O => \channel_2_dutycycle_o[7]_i_1_n_0\
    );
\channel_2_dutycycle_o[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_2_dutycycle_counter_reg[16]_0\(0),
      I1 => \channel_2_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_2_dutycycle_counter_reg(17),
      I3 => \channel_2_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_2_dutycycle_o_reg[11]_i_8_n_7\,
      O => \channel_2_dutycycle_o[8]_i_1_n_0\
    );
\channel_2_dutycycle_o[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_2_dutycycle_counter_reg[16]_0\(1),
      I1 => \channel_2_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_2_dutycycle_counter_reg(17),
      I3 => \channel_2_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_2_dutycycle_o_reg[11]_i_8_n_6\,
      O => \channel_2_dutycycle_o[9]_i_1_n_0\
    );
\channel_2_dutycycle_o[9]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_2_dutycycle_o_reg[11]_i_36_n_7\,
      I2 => channel_2_dutycycle_counter_reg(13),
      I3 => \channel_2_dutycycle_o[9]_i_6_n_0\,
      O => \channel_2_dutycycle_o[9]_i_10_n_0\
    );
\channel_2_dutycycle_o[9]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(16),
      I1 => channel_2_dutycycle_counter_reg(13),
      O => \channel_2_dutycycle_o[9]_i_12_n_0\
    );
\channel_2_dutycycle_o[9]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(17),
      I1 => channel_2_dutycycle_counter_reg(12),
      I2 => channel_2_dutycycle_counter_reg(15),
      O => \channel_2_dutycycle_o[9]_i_13_n_0\
    );
\channel_2_dutycycle_o[9]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(16),
      I1 => channel_2_dutycycle_counter_reg(11),
      I2 => channel_2_dutycycle_counter_reg(14),
      O => \channel_2_dutycycle_o[9]_i_14_n_0\
    );
\channel_2_dutycycle_o[9]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(15),
      I1 => channel_2_dutycycle_counter_reg(10),
      I2 => channel_2_dutycycle_counter_reg(13),
      O => \channel_2_dutycycle_o[9]_i_15_n_0\
    );
\channel_2_dutycycle_o[9]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(13),
      I1 => channel_2_dutycycle_counter_reg(16),
      I2 => channel_2_dutycycle_counter_reg(14),
      I3 => channel_2_dutycycle_counter_reg(17),
      O => \channel_2_dutycycle_o[9]_i_16_n_0\
    );
\channel_2_dutycycle_o[9]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(15),
      I1 => channel_2_dutycycle_counter_reg(12),
      I2 => channel_2_dutycycle_counter_reg(17),
      I3 => channel_2_dutycycle_counter_reg(13),
      I4 => channel_2_dutycycle_counter_reg(16),
      O => \channel_2_dutycycle_o[9]_i_17_n_0\
    );
\channel_2_dutycycle_o[9]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(14),
      I1 => channel_2_dutycycle_counter_reg(11),
      I2 => channel_2_dutycycle_counter_reg(16),
      I3 => channel_2_dutycycle_counter_reg(17),
      I4 => channel_2_dutycycle_counter_reg(12),
      I5 => channel_2_dutycycle_counter_reg(15),
      O => \channel_2_dutycycle_o[9]_i_18_n_0\
    );
\channel_2_dutycycle_o[9]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_2_dutycycle_counter_reg(13),
      I1 => channel_2_dutycycle_counter_reg(10),
      I2 => channel_2_dutycycle_counter_reg(15),
      I3 => channel_2_dutycycle_counter_reg(16),
      I4 => channel_2_dutycycle_counter_reg(11),
      I5 => channel_2_dutycycle_counter_reg(14),
      O => \channel_2_dutycycle_o[9]_i_19_n_0\
    );
\channel_2_dutycycle_o[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_2_dutycycle_o_reg[11]_i_36_n_5\,
      I2 => channel_2_dutycycle_counter_reg(15),
      O => \channel_2_dutycycle_o[9]_i_3_n_0\
    );
\channel_2_dutycycle_o[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_2_dutycycle_o_reg[11]_i_36_n_6\,
      I2 => channel_2_dutycycle_counter_reg(14),
      O => \channel_2_dutycycle_o[9]_i_4_n_0\
    );
\channel_2_dutycycle_o[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_2_dutycycle_o_reg[11]_i_36_n_7\,
      I2 => channel_2_dutycycle_counter_reg(13),
      O => \channel_2_dutycycle_o[9]_i_5_n_0\
    );
\channel_2_dutycycle_o[9]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_2_dutycycle_o_reg[9]_i_11_n_4\,
      I2 => channel_2_dutycycle_counter_reg(12),
      O => \channel_2_dutycycle_o[9]_i_6_n_0\
    );
\channel_2_dutycycle_o[9]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_2_dutycycle_o_reg[11]_i_36_n_4\,
      I2 => channel_2_dutycycle_counter_reg(16),
      I3 => \channel_2_dutycycle_o[9]_i_3_n_0\,
      O => \channel_2_dutycycle_o[9]_i_7_n_0\
    );
\channel_2_dutycycle_o[9]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_2_dutycycle_o_reg[11]_i_36_n_5\,
      I2 => channel_2_dutycycle_counter_reg(15),
      I3 => \channel_2_dutycycle_o[9]_i_4_n_0\,
      O => \channel_2_dutycycle_o[9]_i_8_n_0\
    );
\channel_2_dutycycle_o[9]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_2_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_2_dutycycle_o_reg[11]_i_36_n_6\,
      I2 => channel_2_dutycycle_counter_reg(14),
      I3 => \channel_2_dutycycle_o[9]_i_5_n_0\,
      O => \channel_2_dutycycle_o[9]_i_9_n_0\
    );
\channel_2_dutycycle_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_2_dutycycle_o[11]_i_2_n_0\,
      D => \channel_2_dutycycle_o[0]_i_1_n_0\,
      Q => \channel_2_dutycycle_o_reg[11]_0\(0),
      R => \channel_2_dutycycle_o[11]_i_1_n_0\
    );
\channel_2_dutycycle_o_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_2_dutycycle_o[11]_i_2_n_0\,
      D => \channel_2_dutycycle_o[10]_i_1_n_0\,
      Q => \channel_2_dutycycle_o_reg[11]_0\(10),
      R => \channel_2_dutycycle_o[11]_i_1_n_0\
    );
\channel_2_dutycycle_o_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_2_dutycycle_o[11]_i_2_n_0\,
      D => \channel_2_dutycycle_o[11]_i_3_n_0\,
      Q => \channel_2_dutycycle_o_reg[11]_0\(11),
      R => \channel_2_dutycycle_o[11]_i_1_n_0\
    );
\channel_2_dutycycle_o_reg[11]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o_reg[11]_i_38_n_0\,
      CO(3) => \channel_2_dutycycle_o_reg[11]_i_19_n_0\,
      CO(2) => \channel_2_dutycycle_o_reg[11]_i_19_n_1\,
      CO(1) => \channel_2_dutycycle_o_reg[11]_i_19_n_2\,
      CO(0) => \channel_2_dutycycle_o_reg[11]_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \channel_2_dutycycle_o[11]_i_39_n_0\,
      DI(2) => \channel_2_dutycycle_o[11]_i_40_n_0\,
      DI(1) => \channel_2_dutycycle_o[11]_i_41_n_0\,
      DI(0) => \channel_2_dutycycle_o[11]_i_42_n_0\,
      O(3 downto 0) => \NLW_channel_2_dutycycle_o_reg[11]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_2_dutycycle_o[11]_i_43_n_0\,
      S(2) => \channel_2_dutycycle_o[11]_i_44_n_0\,
      S(1) => \channel_2_dutycycle_o[11]_i_45_n_0\,
      S(0) => \channel_2_dutycycle_o[11]_i_46_n_0\
    );
\channel_2_dutycycle_o_reg[11]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o_reg[11]_i_56_n_0\,
      CO(3) => \channel_2_dutycycle_o_reg[11]_i_30_n_0\,
      CO(2) => \channel_2_dutycycle_o_reg[11]_i_30_n_1\,
      CO(1) => \channel_2_dutycycle_o_reg[11]_i_30_n_2\,
      CO(0) => \channel_2_dutycycle_o_reg[11]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \channel_2_dutycycle_o[11]_i_57_n_0\,
      DI(1) => \channel_2_dutycycle_o[11]_i_58_n_0\,
      DI(0) => channel_2_timeout_counter_reg(9),
      O(3 downto 0) => \NLW_channel_2_dutycycle_o_reg[11]_i_30_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_2_dutycycle_o[11]_i_59_n_0\,
      S(2) => \channel_2_dutycycle_o[11]_i_60_n_0\,
      S(1) => \channel_2_dutycycle_o[11]_i_61_n_0\,
      S(0) => \channel_2_dutycycle_o[11]_i_62_n_0\
    );
\channel_2_dutycycle_o_reg[11]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o_reg[5]_i_11_n_0\,
      CO(3 downto 2) => \NLW_channel_2_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \channel_2_dutycycle_o_reg[11]_i_35_n_2\,
      CO(0) => \NLW_channel_2_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => channel_2_dutycycle_counter_reg(17),
      O(3 downto 1) => \NLW_channel_2_dutycycle_o_reg[11]_i_35_O_UNCONNECTED\(3 downto 1),
      O(0) => \channel_2_dutycycle_o_reg[11]_i_35_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \channel_2_dutycycle_o[11]_i_63_n_0\
    );
\channel_2_dutycycle_o_reg[11]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o_reg[9]_i_11_n_0\,
      CO(3) => \channel_2_dutycycle_o_reg[11]_i_36_n_0\,
      CO(2) => \channel_2_dutycycle_o_reg[11]_i_36_n_1\,
      CO(1) => \channel_2_dutycycle_o_reg[11]_i_36_n_2\,
      CO(0) => \channel_2_dutycycle_o_reg[11]_i_36_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => channel_2_dutycycle_counter_reg(17 downto 15),
      DI(0) => \channel_2_dutycycle_o[11]_i_64_n_0\,
      O(3) => \channel_2_dutycycle_o_reg[11]_i_36_n_4\,
      O(2) => \channel_2_dutycycle_o_reg[11]_i_36_n_5\,
      O(1) => \channel_2_dutycycle_o_reg[11]_i_36_n_6\,
      O(0) => \channel_2_dutycycle_o_reg[11]_i_36_n_7\,
      S(3) => \channel_2_dutycycle_o[11]_i_65_n_0\,
      S(2) => \channel_2_dutycycle_o[11]_i_66_n_0\,
      S(1) => \channel_2_dutycycle_o[11]_i_67_n_0\,
      S(0) => \channel_2_dutycycle_o[11]_i_68_n_0\
    );
\channel_2_dutycycle_o_reg[11]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o_reg[11]_i_36_n_0\,
      CO(3 downto 1) => \NLW_channel_2_dutycycle_o_reg[11]_i_37_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_2_dutycycle_o_reg[11]_i_37_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_channel_2_dutycycle_o_reg[11]_i_37_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\channel_2_dutycycle_o_reg[11]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o_reg[11]_i_69_n_0\,
      CO(3) => \channel_2_dutycycle_o_reg[11]_i_38_n_0\,
      CO(2) => \channel_2_dutycycle_o_reg[11]_i_38_n_1\,
      CO(1) => \channel_2_dutycycle_o_reg[11]_i_38_n_2\,
      CO(0) => \channel_2_dutycycle_o_reg[11]_i_38_n_3\,
      CYINIT => '0',
      DI(3) => \channel_2_dutycycle_o[11]_i_70_n_0\,
      DI(2) => \channel_2_dutycycle_o[11]_i_71_n_0\,
      DI(1) => \channel_2_dutycycle_o[11]_i_72_n_0\,
      DI(0) => \channel_2_dutycycle_o[11]_i_73_n_0\,
      O(3 downto 0) => \NLW_channel_2_dutycycle_o_reg[11]_i_38_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_2_dutycycle_o[11]_i_74_n_0\,
      S(2) => \channel_2_dutycycle_o[11]_i_75_n_0\,
      S(1) => \channel_2_dutycycle_o[11]_i_76_n_0\,
      S(0) => \channel_2_dutycycle_o[11]_i_77_n_0\
    );
\channel_2_dutycycle_o_reg[11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o_reg[11]_i_9_n_0\,
      CO(3) => \channel_2_dutycycle_o_reg[11]_i_4_n_0\,
      CO(2) => \channel_2_dutycycle_o_reg[11]_i_4_n_1\,
      CO(1) => \channel_2_dutycycle_o_reg[11]_i_4_n_2\,
      CO(0) => \channel_2_dutycycle_o_reg[11]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \channel_2_dutycycle_o[11]_i_10_n_0\,
      DI(2) => \channel_2_dutycycle_o[11]_i_11_n_0\,
      DI(1) => channel_2_timeout_counter_reg(27),
      DI(0) => channel_2_timeout_counter_reg(25),
      O(3 downto 0) => \NLW_channel_2_dutycycle_o_reg[11]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_2_dutycycle_o[11]_i_12_n_0\,
      S(2) => \channel_2_dutycycle_o[11]_i_13_n_0\,
      S(1) => \channel_2_dutycycle_o[11]_i_14_n_0\,
      S(0) => \channel_2_dutycycle_o[11]_i_15_n_0\
    );
\channel_2_dutycycle_o_reg[11]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o_reg[9]_i_2_n_0\,
      CO(3 downto 1) => \NLW_channel_2_dutycycle_o_reg[11]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_2_dutycycle_o_reg[11]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channel_2_dutycycle_o[11]_i_16_n_0\,
      O(3 downto 2) => \NLW_channel_2_dutycycle_o_reg[11]_i_5_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^channel_2_dutycycle_counter_reg[16]_0\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \channel_2_dutycycle_o[11]_i_17_n_0\,
      S(0) => \channel_2_dutycycle_o[11]_i_18_n_0\
    );
\channel_2_dutycycle_o_reg[11]_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_2_dutycycle_o_reg[11]_i_56_n_0\,
      CO(2) => \channel_2_dutycycle_o_reg[11]_i_56_n_1\,
      CO(1) => \channel_2_dutycycle_o_reg[11]_i_56_n_2\,
      CO(0) => \channel_2_dutycycle_o_reg[11]_i_56_n_3\,
      CYINIT => '1',
      DI(3) => \channel_2_dutycycle_o[11]_i_87_n_0\,
      DI(2) => \channel_2_dutycycle_o[11]_i_88_n_0\,
      DI(1) => \channel_2_dutycycle_o[11]_i_89_n_0\,
      DI(0) => \channel_2_dutycycle_o[11]_i_90_n_0\,
      O(3 downto 0) => \NLW_channel_2_dutycycle_o_reg[11]_i_56_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_2_dutycycle_o[11]_i_91_n_0\,
      S(2) => \channel_2_dutycycle_o[11]_i_92_n_0\,
      S(1) => \channel_2_dutycycle_o[11]_i_93_n_0\,
      S(0) => \channel_2_dutycycle_o[11]_i_94_n_0\
    );
\channel_2_dutycycle_o_reg[11]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o_reg[11]_i_19_n_0\,
      CO(3) => \channel_2_dutycycle_o_reg[11]_i_6_n_0\,
      CO(2) => \channel_2_dutycycle_o_reg[11]_i_6_n_1\,
      CO(1) => \channel_2_dutycycle_o_reg[11]_i_6_n_2\,
      CO(0) => \channel_2_dutycycle_o_reg[11]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \channel_2_dutycycle_o[11]_i_20_n_0\,
      DI(2) => \channel_2_dutycycle_o[11]_i_21_n_0\,
      DI(1) => \channel_2_dutycycle_o[11]_i_22_n_0\,
      DI(0) => \channel_2_dutycycle_o[11]_i_23_n_0\,
      O(3 downto 0) => \NLW_channel_2_dutycycle_o_reg[11]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_2_dutycycle_o[11]_i_24_n_0\,
      S(2) => \channel_2_dutycycle_o[11]_i_25_n_0\,
      S(1) => \channel_2_dutycycle_o[11]_i_26_n_0\,
      S(0) => \channel_2_dutycycle_o[11]_i_27_n_0\
    );
\channel_2_dutycycle_o_reg[11]_i_69\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_2_dutycycle_o_reg[11]_i_69_n_0\,
      CO(2) => \channel_2_dutycycle_o_reg[11]_i_69_n_1\,
      CO(1) => \channel_2_dutycycle_o_reg[11]_i_69_n_2\,
      CO(0) => \channel_2_dutycycle_o_reg[11]_i_69_n_3\,
      CYINIT => '0',
      DI(3) => \channel_2_dutycycle_o[11]_i_95_n_0\,
      DI(2) => \channel_2_dutycycle_o[11]_i_96_n_0\,
      DI(1) => \channel_2_dutycycle_o[11]_i_97_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_channel_2_dutycycle_o_reg[11]_i_69_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_2_dutycycle_o[11]_i_98_n_0\,
      S(2) => \channel_2_dutycycle_o[11]_i_99_n_0\,
      S(1) => \channel_2_dutycycle_o[11]_i_100_n_0\,
      S(0) => \channel_2_dutycycle_o[11]_i_101_n_0\
    );
\channel_2_dutycycle_o_reg[11]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o_reg[7]_i_2_n_0\,
      CO(3) => \NLW_channel_2_dutycycle_o_reg[11]_i_8_CO_UNCONNECTED\(3),
      CO(2) => \channel_2_dutycycle_o_reg[11]_i_8_n_1\,
      CO(1) => \channel_2_dutycycle_o_reg[11]_i_8_n_2\,
      CO(0) => \channel_2_dutycycle_o_reg[11]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_2_dutycycle_o_reg[11]_i_8_n_4\,
      O(2) => \channel_2_dutycycle_o_reg[11]_i_8_n_5\,
      O(1) => \channel_2_dutycycle_o_reg[11]_i_8_n_6\,
      O(0) => \channel_2_dutycycle_o_reg[11]_i_8_n_7\,
      S(3 downto 0) => \^channel_2_dutycycle_counter_reg[16]_0\(3 downto 0)
    );
\channel_2_dutycycle_o_reg[11]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o_reg[11]_i_30_n_0\,
      CO(3) => \channel_2_dutycycle_o_reg[11]_i_9_n_0\,
      CO(2) => \channel_2_dutycycle_o_reg[11]_i_9_n_1\,
      CO(1) => \channel_2_dutycycle_o_reg[11]_i_9_n_2\,
      CO(0) => \channel_2_dutycycle_o_reg[11]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => channel_2_timeout_counter_reg(19),
      DI(0) => channel_2_timeout_counter_reg(17),
      O(3 downto 0) => \NLW_channel_2_dutycycle_o_reg[11]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_2_dutycycle_o[11]_i_31_n_0\,
      S(2) => \channel_2_dutycycle_o[11]_i_32_n_0\,
      S(1) => \channel_2_dutycycle_o[11]_i_33_n_0\,
      S(0) => \channel_2_dutycycle_o[11]_i_34_n_0\
    );
\channel_2_dutycycle_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_2_dutycycle_o[11]_i_2_n_0\,
      D => \channel_2_dutycycle_o[1]_i_1_n_0\,
      Q => \channel_2_dutycycle_o_reg[11]_0\(1),
      R => \channel_2_dutycycle_o[11]_i_1_n_0\
    );
\channel_2_dutycycle_o_reg[1]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o_reg[1]_i_3_0\(0),
      CO(3) => \channel_2_dutycycle_o_reg[1]_i_12_n_0\,
      CO(2) => \channel_2_dutycycle_o_reg[1]_i_12_n_1\,
      CO(1) => \channel_2_dutycycle_o_reg[1]_i_12_n_2\,
      CO(0) => \channel_2_dutycycle_o_reg[1]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => channel_2_dutycycle_counter_reg(0),
      DI(2 downto 0) => \^channel_2_dutycycle_counter_reg[10]_0\(2 downto 0),
      O(3 downto 0) => \NLW_channel_2_dutycycle_o_reg[1]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_2_dutycycle_o[1]_i_26_n_0\,
      S(2 downto 0) => \channel_2_dutycycle_o_reg[1]_i_3_1\(2 downto 0)
    );
\channel_2_dutycycle_o_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o_reg[1]_i_3_n_0\,
      CO(3) => \channel_2_dutycycle_o_reg[1]_i_2_n_0\,
      CO(2) => \channel_2_dutycycle_o_reg[1]_i_2_n_1\,
      CO(1) => \channel_2_dutycycle_o_reg[1]_i_2_n_2\,
      CO(0) => \channel_2_dutycycle_o_reg[1]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_2_dutycycle_o[1]_i_4_n_0\,
      DI(2) => \channel_2_dutycycle_o[1]_i_5_n_0\,
      DI(1) => \channel_2_dutycycle_o[1]_i_6_n_0\,
      DI(0) => \channel_2_dutycycle_o[1]_i_7_n_0\,
      O(3) => \^channel_2_dutycycle_counter_reg[11]_0\(0),
      O(2) => \^channel_2_dutycycle_counter_reg[7]_0\(0),
      O(1 downto 0) => \NLW_channel_2_dutycycle_o_reg[1]_i_2_O_UNCONNECTED\(1 downto 0),
      S(3) => \channel_2_dutycycle_o[1]_i_8_n_0\,
      S(2) => \channel_2_dutycycle_o[1]_i_9_n_0\,
      S(1) => \channel_2_dutycycle_o[1]_i_10_n_0\,
      S(0) => \channel_2_dutycycle_o[1]_i_11_n_0\
    );
\channel_2_dutycycle_o_reg[1]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o_reg[1]_i_24_n_0\,
      CO(3) => \channel_2_dutycycle_o_reg[1]_i_21_n_0\,
      CO(2) => \channel_2_dutycycle_o_reg[1]_i_21_n_1\,
      CO(1) => \channel_2_dutycycle_o_reg[1]_i_21_n_2\,
      CO(0) => \channel_2_dutycycle_o_reg[1]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \channel_2_dutycycle_o[1]_i_31_n_0\,
      DI(2) => \channel_2_dutycycle_o[1]_i_32_n_0\,
      DI(1) => \channel_2_dutycycle_o[1]_i_33_n_0\,
      DI(0) => \channel_2_dutycycle_o[1]_i_34_n_0\,
      O(3) => \channel_2_dutycycle_o_reg[1]_i_21_n_4\,
      O(2) => \channel_2_dutycycle_o_reg[1]_i_21_n_5\,
      O(1) => \channel_2_dutycycle_o_reg[1]_i_21_n_6\,
      O(0) => \channel_2_dutycycle_o_reg[1]_i_21_n_7\,
      S(3) => \channel_2_dutycycle_o[1]_i_35_n_0\,
      S(2) => \channel_2_dutycycle_o[1]_i_36_n_0\,
      S(1) => \channel_2_dutycycle_o[1]_i_37_n_0\,
      S(0) => \channel_2_dutycycle_o[1]_i_38_n_0\
    );
\channel_2_dutycycle_o_reg[1]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o_reg[1]_i_30_n_0\,
      CO(3) => \channel_2_dutycycle_o_reg[1]_i_22_n_0\,
      CO(2) => \channel_2_dutycycle_o_reg[1]_i_22_n_1\,
      CO(1) => \channel_2_dutycycle_o_reg[1]_i_22_n_2\,
      CO(0) => \channel_2_dutycycle_o_reg[1]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \channel_2_dutycycle_o[1]_i_39_n_0\,
      DI(2) => \channel_2_dutycycle_o[1]_i_40_n_0\,
      DI(1) => \channel_2_dutycycle_o[1]_i_41_n_0\,
      DI(0) => \channel_2_dutycycle_o[1]_i_42_n_0\,
      O(3) => \channel_2_dutycycle_o_reg[1]_i_22_n_4\,
      O(2) => \channel_2_dutycycle_o_reg[1]_i_22_n_5\,
      O(1) => \channel_2_dutycycle_o_reg[1]_i_22_n_6\,
      O(0) => \channel_2_dutycycle_o_reg[1]_i_22_n_7\,
      S(3) => \channel_2_dutycycle_o[1]_i_43_n_0\,
      S(2) => \channel_2_dutycycle_o[1]_i_44_n_0\,
      S(1) => \channel_2_dutycycle_o[1]_i_45_n_0\,
      S(0) => \channel_2_dutycycle_o[1]_i_46_n_0\
    );
\channel_2_dutycycle_o_reg[1]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o_reg[1]_i_25_n_0\,
      CO(3) => \channel_2_dutycycle_o_reg[1]_i_24_n_0\,
      CO(2) => \channel_2_dutycycle_o_reg[1]_i_24_n_1\,
      CO(1) => \channel_2_dutycycle_o_reg[1]_i_24_n_2\,
      CO(0) => \channel_2_dutycycle_o_reg[1]_i_24_n_3\,
      CYINIT => '0',
      DI(3) => \channel_2_dutycycle_o[1]_i_52_n_0\,
      DI(2) => \channel_2_dutycycle_o[1]_i_53_n_0\,
      DI(1) => \channel_2_dutycycle_o[1]_i_54_n_0\,
      DI(0) => \channel_2_dutycycle_o[1]_i_55_n_0\,
      O(3) => \channel_2_dutycycle_o_reg[1]_i_24_n_4\,
      O(2) => \channel_2_dutycycle_o_reg[1]_i_24_n_5\,
      O(1) => \channel_2_dutycycle_o_reg[1]_i_24_n_6\,
      O(0) => \^channel_2_dutycycle_counter_reg[10]_0\(2),
      S(3) => \channel_2_dutycycle_o[1]_i_56_n_0\,
      S(2) => \channel_2_dutycycle_o[1]_i_57_n_0\,
      S(1) => \channel_2_dutycycle_o[1]_i_58_n_0\,
      S(0) => \channel_2_dutycycle_o[1]_i_59_n_0\
    );
\channel_2_dutycycle_o_reg[1]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o_reg[1]_i_47_n_0\,
      CO(3) => \channel_2_dutycycle_o_reg[1]_i_25_n_0\,
      CO(2) => \channel_2_dutycycle_o_reg[1]_i_25_n_1\,
      CO(1) => \channel_2_dutycycle_o_reg[1]_i_25_n_2\,
      CO(0) => \channel_2_dutycycle_o_reg[1]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \channel_2_dutycycle_o[1]_i_60_n_0\,
      DI(2) => \channel_2_dutycycle_o[1]_i_61_n_0\,
      DI(1) => \channel_2_dutycycle_o[1]_i_62_n_0\,
      DI(0) => \channel_2_dutycycle_o[1]_i_63_n_0\,
      O(3 downto 2) => \^channel_2_dutycycle_counter_reg[10]_0\(1 downto 0),
      O(1 downto 0) => \channel_2_dutycycle_counter_reg[6]_0\(3 downto 2),
      S(3) => \channel_2_dutycycle_o[1]_i_64_n_0\,
      S(2) => \channel_2_dutycycle_o[1]_i_65_n_0\,
      S(1) => \channel_2_dutycycle_o[1]_i_66_n_0\,
      S(0) => \channel_2_dutycycle_o[1]_i_67_n_0\
    );
\channel_2_dutycycle_o_reg[1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o_reg[1]_i_12_n_0\,
      CO(3) => \channel_2_dutycycle_o_reg[1]_i_3_n_0\,
      CO(2) => \channel_2_dutycycle_o_reg[1]_i_3_n_1\,
      CO(1) => \channel_2_dutycycle_o_reg[1]_i_3_n_2\,
      CO(0) => \channel_2_dutycycle_o_reg[1]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \channel_2_dutycycle_o[1]_i_13_n_0\,
      DI(2) => \channel_2_dutycycle_o[1]_i_14_n_0\,
      DI(1) => \channel_2_dutycycle_o[1]_i_15_n_0\,
      DI(0) => \channel_2_dutycycle_o[1]_i_16_n_0\,
      O(3 downto 0) => \NLW_channel_2_dutycycle_o_reg[1]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_2_dutycycle_o[1]_i_17_n_0\,
      S(2) => \channel_2_dutycycle_o[1]_i_18_n_0\,
      S(1) => \channel_2_dutycycle_o[1]_i_19_n_0\,
      S(0) => \channel_2_dutycycle_o[1]_i_20_n_0\
    );
\channel_2_dutycycle_o_reg[1]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o_reg[1]_i_68_n_0\,
      CO(3) => \channel_2_dutycycle_o_reg[1]_i_30_n_0\,
      CO(2) => \channel_2_dutycycle_o_reg[1]_i_30_n_1\,
      CO(1) => \channel_2_dutycycle_o_reg[1]_i_30_n_2\,
      CO(0) => \channel_2_dutycycle_o_reg[1]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \channel_2_dutycycle_o[1]_i_69_n_0\,
      DI(2) => \channel_2_dutycycle_o[1]_i_70_n_0\,
      DI(1 downto 0) => channel_2_dutycycle_counter_reg(3 downto 2),
      O(3) => \channel_2_dutycycle_o_reg[1]_i_30_n_4\,
      O(2 downto 0) => \channel_2_dutycycle_counter_reg[3]_0\(2 downto 0),
      S(3) => \channel_2_dutycycle_o[1]_i_71_n_0\,
      S(2) => \channel_2_dutycycle_o[1]_i_72_n_0\,
      S(1) => \channel_2_dutycycle_o[1]_i_73_n_0\,
      S(0) => \channel_2_dutycycle_o[1]_i_74_n_0\
    );
\channel_2_dutycycle_o_reg[1]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_2_dutycycle_o_reg[1]_i_47_n_0\,
      CO(2) => \channel_2_dutycycle_o_reg[1]_i_47_n_1\,
      CO(1) => \channel_2_dutycycle_o_reg[1]_i_47_n_2\,
      CO(0) => \channel_2_dutycycle_o_reg[1]_i_47_n_3\,
      CYINIT => '0',
      DI(3) => \channel_2_dutycycle_o[1]_i_75_n_0\,
      DI(2) => \channel_2_dutycycle_o[1]_i_76_n_0\,
      DI(1) => \channel_2_dutycycle_o[1]_i_77_n_0\,
      DI(0) => '0',
      O(3 downto 2) => \channel_2_dutycycle_counter_reg[6]_0\(1 downto 0),
      O(1 downto 0) => \NLW_channel_2_dutycycle_o_reg[1]_i_47_O_UNCONNECTED\(1 downto 0),
      S(3) => \channel_2_dutycycle_o[1]_i_78_n_0\,
      S(2) => \channel_2_dutycycle_o[1]_i_79_n_0\,
      S(1) => \channel_2_dutycycle_o[1]_i_80_n_0\,
      S(0) => \channel_2_dutycycle_o[1]_i_81_n_0\
    );
\channel_2_dutycycle_o_reg[1]_i_68\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_2_dutycycle_o_reg[1]_i_68_n_0\,
      CO(2) => \channel_2_dutycycle_o_reg[1]_i_68_n_1\,
      CO(1) => \channel_2_dutycycle_o_reg[1]_i_68_n_2\,
      CO(0) => \channel_2_dutycycle_o_reg[1]_i_68_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => channel_2_dutycycle_counter_reg(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3 downto 0) => \channel_2_dutycycle_counter_reg[1]_0\(3 downto 0),
      S(3) => \channel_2_dutycycle_o[1]_i_82_n_0\,
      S(2) => \channel_2_dutycycle_o[1]_i_83_n_0\,
      S(1) => \channel_2_dutycycle_o[1]_i_84_n_0\,
      S(0) => channel_2_dutycycle_counter_reg(0)
    );
\channel_2_dutycycle_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_2_dutycycle_o[11]_i_2_n_0\,
      D => \channel_2_dutycycle_o[2]_i_1_n_0\,
      Q => \channel_2_dutycycle_o_reg[11]_0\(2),
      R => \channel_2_dutycycle_o[11]_i_1_n_0\
    );
\channel_2_dutycycle_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_2_dutycycle_o[11]_i_2_n_0\,
      D => \channel_2_dutycycle_o[3]_i_1_n_0\,
      Q => \channel_2_dutycycle_o_reg[11]_0\(3),
      R => \channel_2_dutycycle_o[11]_i_1_n_0\
    );
\channel_2_dutycycle_o_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_2_dutycycle_o_reg[3]_i_2_n_0\,
      CO(2) => \channel_2_dutycycle_o_reg[3]_i_2_n_1\,
      CO(1) => \channel_2_dutycycle_o_reg[3]_i_2_n_2\,
      CO(0) => \channel_2_dutycycle_o_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \channel_2_dutycycle_o_reg[3]_i_2_n_4\,
      O(2) => \channel_2_dutycycle_o_reg[3]_i_2_n_5\,
      O(1) => \channel_2_dutycycle_o_reg[3]_i_2_n_6\,
      O(0) => \channel_2_dutycycle_o_reg[3]_i_2_n_7\,
      S(3 downto 1) => \^channel_2_dutycycle_counter_reg[11]_0\(2 downto 0),
      S(0) => \channel_2_dutycycle_o[3]_i_3_n_0\
    );
\channel_2_dutycycle_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_2_dutycycle_o[11]_i_2_n_0\,
      D => \channel_2_dutycycle_o[4]_i_1_n_0\,
      Q => \channel_2_dutycycle_o_reg[11]_0\(4),
      R => \channel_2_dutycycle_o[11]_i_1_n_0\
    );
\channel_2_dutycycle_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_2_dutycycle_o[11]_i_2_n_0\,
      D => \channel_2_dutycycle_o[5]_i_1_n_0\,
      Q => \channel_2_dutycycle_o_reg[11]_0\(5),
      R => \channel_2_dutycycle_o[11]_i_1_n_0\
    );
\channel_2_dutycycle_o_reg[5]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o_reg[1]_i_21_n_0\,
      CO(3) => \channel_2_dutycycle_o_reg[5]_i_11_n_0\,
      CO(2) => \channel_2_dutycycle_o_reg[5]_i_11_n_1\,
      CO(1) => \channel_2_dutycycle_o_reg[5]_i_11_n_2\,
      CO(0) => \channel_2_dutycycle_o_reg[5]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => channel_2_dutycycle_counter_reg(16),
      DI(2) => \channel_2_dutycycle_o[5]_i_13_n_0\,
      DI(1) => \channel_2_dutycycle_o[5]_i_14_n_0\,
      DI(0) => \channel_2_dutycycle_o[5]_i_15_n_0\,
      O(3) => \channel_2_dutycycle_o_reg[5]_i_11_n_4\,
      O(2) => \channel_2_dutycycle_o_reg[5]_i_11_n_5\,
      O(1) => \channel_2_dutycycle_o_reg[5]_i_11_n_6\,
      O(0) => \channel_2_dutycycle_o_reg[5]_i_11_n_7\,
      S(3) => \channel_2_dutycycle_o[5]_i_16_n_0\,
      S(2) => \channel_2_dutycycle_o[5]_i_17_n_0\,
      S(1) => \channel_2_dutycycle_o[5]_i_18_n_0\,
      S(0) => \channel_2_dutycycle_o[5]_i_19_n_0\
    );
\channel_2_dutycycle_o_reg[5]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o_reg[1]_i_22_n_0\,
      CO(3) => \channel_2_dutycycle_o_reg[5]_i_12_n_0\,
      CO(2) => \channel_2_dutycycle_o_reg[5]_i_12_n_1\,
      CO(1) => \channel_2_dutycycle_o_reg[5]_i_12_n_2\,
      CO(0) => \channel_2_dutycycle_o_reg[5]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \channel_2_dutycycle_o[5]_i_20_n_0\,
      DI(2) => \channel_2_dutycycle_o[5]_i_21_n_0\,
      DI(1) => \channel_2_dutycycle_o[5]_i_22_n_0\,
      DI(0) => \channel_2_dutycycle_o[5]_i_23_n_0\,
      O(3) => \channel_2_dutycycle_o_reg[5]_i_12_n_4\,
      O(2) => \channel_2_dutycycle_o_reg[5]_i_12_n_5\,
      O(1) => \channel_2_dutycycle_o_reg[5]_i_12_n_6\,
      O(0) => \channel_2_dutycycle_o_reg[5]_i_12_n_7\,
      S(3) => \channel_2_dutycycle_o[5]_i_24_n_0\,
      S(2) => \channel_2_dutycycle_o[5]_i_25_n_0\,
      S(1) => \channel_2_dutycycle_o[5]_i_26_n_0\,
      S(0) => \channel_2_dutycycle_o[5]_i_27_n_0\
    );
\channel_2_dutycycle_o_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o_reg[1]_i_2_n_0\,
      CO(3) => \channel_2_dutycycle_o_reg[5]_i_2_n_0\,
      CO(2) => \channel_2_dutycycle_o_reg[5]_i_2_n_1\,
      CO(1) => \channel_2_dutycycle_o_reg[5]_i_2_n_2\,
      CO(0) => \channel_2_dutycycle_o_reg[5]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_2_dutycycle_o[5]_i_3_n_0\,
      DI(2) => \channel_2_dutycycle_o[5]_i_4_n_0\,
      DI(1) => \channel_2_dutycycle_o[5]_i_5_n_0\,
      DI(0) => \channel_2_dutycycle_o[5]_i_6_n_0\,
      O(3 downto 2) => \^channel_2_dutycycle_counter_reg[15]_0\(1 downto 0),
      O(1 downto 0) => \^channel_2_dutycycle_counter_reg[11]_0\(2 downto 1),
      S(3) => \channel_2_dutycycle_o[5]_i_7_n_0\,
      S(2) => \channel_2_dutycycle_o[5]_i_8_n_0\,
      S(1) => \channel_2_dutycycle_o[5]_i_9_n_0\,
      S(0) => \channel_2_dutycycle_o[5]_i_10_n_0\
    );
\channel_2_dutycycle_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_2_dutycycle_o[11]_i_2_n_0\,
      D => \channel_2_dutycycle_o[6]_i_1_n_0\,
      Q => \channel_2_dutycycle_o_reg[11]_0\(6),
      R => \channel_2_dutycycle_o[11]_i_1_n_0\
    );
\channel_2_dutycycle_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_2_dutycycle_o[11]_i_2_n_0\,
      D => \channel_2_dutycycle_o[7]_i_1_n_0\,
      Q => \channel_2_dutycycle_o_reg[11]_0\(7),
      R => \channel_2_dutycycle_o[11]_i_1_n_0\
    );
\channel_2_dutycycle_o_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o_reg[3]_i_2_n_0\,
      CO(3) => \channel_2_dutycycle_o_reg[7]_i_2_n_0\,
      CO(2) => \channel_2_dutycycle_o_reg[7]_i_2_n_1\,
      CO(1) => \channel_2_dutycycle_o_reg[7]_i_2_n_2\,
      CO(0) => \channel_2_dutycycle_o_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_2_dutycycle_o_reg[7]_i_2_n_4\,
      O(2) => \channel_2_dutycycle_o_reg[7]_i_2_n_5\,
      O(1) => \channel_2_dutycycle_o_reg[7]_i_2_n_6\,
      O(0) => \channel_2_dutycycle_o_reg[7]_i_2_n_7\,
      S(3 downto 0) => \^channel_2_dutycycle_counter_reg[15]_0\(3 downto 0)
    );
\channel_2_dutycycle_o_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_2_dutycycle_o[11]_i_2_n_0\,
      D => \channel_2_dutycycle_o[8]_i_1_n_0\,
      Q => \channel_2_dutycycle_o_reg[11]_0\(8),
      R => \channel_2_dutycycle_o[11]_i_1_n_0\
    );
\channel_2_dutycycle_o_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_2_dutycycle_o[11]_i_2_n_0\,
      D => \channel_2_dutycycle_o[9]_i_1_n_0\,
      Q => \channel_2_dutycycle_o_reg[11]_0\(9),
      R => \channel_2_dutycycle_o[11]_i_1_n_0\
    );
\channel_2_dutycycle_o_reg[9]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o_reg[5]_i_12_n_0\,
      CO(3) => \channel_2_dutycycle_o_reg[9]_i_11_n_0\,
      CO(2) => \channel_2_dutycycle_o_reg[9]_i_11_n_1\,
      CO(1) => \channel_2_dutycycle_o_reg[9]_i_11_n_2\,
      CO(0) => \channel_2_dutycycle_o_reg[9]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \channel_2_dutycycle_o[9]_i_12_n_0\,
      DI(2) => \channel_2_dutycycle_o[9]_i_13_n_0\,
      DI(1) => \channel_2_dutycycle_o[9]_i_14_n_0\,
      DI(0) => \channel_2_dutycycle_o[9]_i_15_n_0\,
      O(3) => \channel_2_dutycycle_o_reg[9]_i_11_n_4\,
      O(2) => \channel_2_dutycycle_o_reg[9]_i_11_n_5\,
      O(1) => \channel_2_dutycycle_o_reg[9]_i_11_n_6\,
      O(0) => \channel_2_dutycycle_o_reg[9]_i_11_n_7\,
      S(3) => \channel_2_dutycycle_o[9]_i_16_n_0\,
      S(2) => \channel_2_dutycycle_o[9]_i_17_n_0\,
      S(1) => \channel_2_dutycycle_o[9]_i_18_n_0\,
      S(0) => \channel_2_dutycycle_o[9]_i_19_n_0\
    );
\channel_2_dutycycle_o_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o_reg[5]_i_2_n_0\,
      CO(3) => \channel_2_dutycycle_o_reg[9]_i_2_n_0\,
      CO(2) => \channel_2_dutycycle_o_reg[9]_i_2_n_1\,
      CO(1) => \channel_2_dutycycle_o_reg[9]_i_2_n_2\,
      CO(0) => \channel_2_dutycycle_o_reg[9]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_2_dutycycle_o[9]_i_3_n_0\,
      DI(2) => \channel_2_dutycycle_o[9]_i_4_n_0\,
      DI(1) => \channel_2_dutycycle_o[9]_i_5_n_0\,
      DI(0) => \channel_2_dutycycle_o[9]_i_6_n_0\,
      O(3 downto 2) => \^channel_2_dutycycle_counter_reg[16]_0\(1 downto 0),
      O(1 downto 0) => \^channel_2_dutycycle_counter_reg[15]_0\(3 downto 2),
      S(3) => \channel_2_dutycycle_o[9]_i_7_n_0\,
      S(2) => \channel_2_dutycycle_o[9]_i_8_n_0\,
      S(1) => \channel_2_dutycycle_o[9]_i_9_n_0\,
      S(0) => \channel_2_dutycycle_o[9]_i_10_n_0\
    );
channel_2_stage_1_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => channel_2_i,
      Q => channel_2_stage_1,
      R => '0'
    );
channel_2_stage_2_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => channel_2_stage_1,
      Q => channel_2_stage_2,
      R => '0'
    );
\channel_2_timeout_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_2_stage_1,
      I1 => channel_2_stage_2,
      O => channel_2_dutycycle_counter0
    );
\channel_2_timeout_counter[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1011"
    )
        port map (
      I0 => channel_2_i,
      I1 => \channel_2_dutycycle_o_reg[11]_i_4_n_0\,
      I2 => channel_2_stage_1,
      I3 => channel_2_stage_2,
      O => \channel_2_timeout_counter[0]_i_2_n_0\
    );
\channel_2_timeout_counter[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_2_timeout_counter_reg(0),
      O => \channel_2_timeout_counter[0]_i_4_n_0\
    );
\channel_2_timeout_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_timeout_counter[0]_i_2_n_0\,
      D => \channel_2_timeout_counter_reg[0]_i_3_n_7\,
      Q => channel_2_timeout_counter_reg(0),
      R => channel_2_dutycycle_counter0
    );
\channel_2_timeout_counter_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_2_timeout_counter_reg[0]_i_3_n_0\,
      CO(2) => \channel_2_timeout_counter_reg[0]_i_3_n_1\,
      CO(1) => \channel_2_timeout_counter_reg[0]_i_3_n_2\,
      CO(0) => \channel_2_timeout_counter_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \channel_2_timeout_counter_reg[0]_i_3_n_4\,
      O(2) => \channel_2_timeout_counter_reg[0]_i_3_n_5\,
      O(1) => \channel_2_timeout_counter_reg[0]_i_3_n_6\,
      O(0) => \channel_2_timeout_counter_reg[0]_i_3_n_7\,
      S(3 downto 1) => channel_2_timeout_counter_reg(3 downto 1),
      S(0) => \channel_2_timeout_counter[0]_i_4_n_0\
    );
\channel_2_timeout_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_timeout_counter[0]_i_2_n_0\,
      D => \channel_2_timeout_counter_reg[8]_i_1_n_5\,
      Q => channel_2_timeout_counter_reg(10),
      R => channel_2_dutycycle_counter0
    );
\channel_2_timeout_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_timeout_counter[0]_i_2_n_0\,
      D => \channel_2_timeout_counter_reg[8]_i_1_n_4\,
      Q => channel_2_timeout_counter_reg(11),
      R => channel_2_dutycycle_counter0
    );
\channel_2_timeout_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_timeout_counter[0]_i_2_n_0\,
      D => \channel_2_timeout_counter_reg[12]_i_1_n_7\,
      Q => channel_2_timeout_counter_reg(12),
      R => channel_2_dutycycle_counter0
    );
\channel_2_timeout_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_timeout_counter_reg[8]_i_1_n_0\,
      CO(3) => \channel_2_timeout_counter_reg[12]_i_1_n_0\,
      CO(2) => \channel_2_timeout_counter_reg[12]_i_1_n_1\,
      CO(1) => \channel_2_timeout_counter_reg[12]_i_1_n_2\,
      CO(0) => \channel_2_timeout_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_2_timeout_counter_reg[12]_i_1_n_4\,
      O(2) => \channel_2_timeout_counter_reg[12]_i_1_n_5\,
      O(1) => \channel_2_timeout_counter_reg[12]_i_1_n_6\,
      O(0) => \channel_2_timeout_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => channel_2_timeout_counter_reg(15 downto 12)
    );
\channel_2_timeout_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_timeout_counter[0]_i_2_n_0\,
      D => \channel_2_timeout_counter_reg[12]_i_1_n_6\,
      Q => channel_2_timeout_counter_reg(13),
      R => channel_2_dutycycle_counter0
    );
\channel_2_timeout_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_timeout_counter[0]_i_2_n_0\,
      D => \channel_2_timeout_counter_reg[12]_i_1_n_5\,
      Q => channel_2_timeout_counter_reg(14),
      R => channel_2_dutycycle_counter0
    );
\channel_2_timeout_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_timeout_counter[0]_i_2_n_0\,
      D => \channel_2_timeout_counter_reg[12]_i_1_n_4\,
      Q => channel_2_timeout_counter_reg(15),
      R => channel_2_dutycycle_counter0
    );
\channel_2_timeout_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_timeout_counter[0]_i_2_n_0\,
      D => \channel_2_timeout_counter_reg[16]_i_1_n_7\,
      Q => channel_2_timeout_counter_reg(16),
      R => channel_2_dutycycle_counter0
    );
\channel_2_timeout_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_timeout_counter_reg[12]_i_1_n_0\,
      CO(3) => \channel_2_timeout_counter_reg[16]_i_1_n_0\,
      CO(2) => \channel_2_timeout_counter_reg[16]_i_1_n_1\,
      CO(1) => \channel_2_timeout_counter_reg[16]_i_1_n_2\,
      CO(0) => \channel_2_timeout_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_2_timeout_counter_reg[16]_i_1_n_4\,
      O(2) => \channel_2_timeout_counter_reg[16]_i_1_n_5\,
      O(1) => \channel_2_timeout_counter_reg[16]_i_1_n_6\,
      O(0) => \channel_2_timeout_counter_reg[16]_i_1_n_7\,
      S(3 downto 0) => channel_2_timeout_counter_reg(19 downto 16)
    );
\channel_2_timeout_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_timeout_counter[0]_i_2_n_0\,
      D => \channel_2_timeout_counter_reg[16]_i_1_n_6\,
      Q => channel_2_timeout_counter_reg(17),
      R => channel_2_dutycycle_counter0
    );
\channel_2_timeout_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_timeout_counter[0]_i_2_n_0\,
      D => \channel_2_timeout_counter_reg[16]_i_1_n_5\,
      Q => channel_2_timeout_counter_reg(18),
      R => channel_2_dutycycle_counter0
    );
\channel_2_timeout_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_timeout_counter[0]_i_2_n_0\,
      D => \channel_2_timeout_counter_reg[16]_i_1_n_4\,
      Q => channel_2_timeout_counter_reg(19),
      R => channel_2_dutycycle_counter0
    );
\channel_2_timeout_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_timeout_counter[0]_i_2_n_0\,
      D => \channel_2_timeout_counter_reg[0]_i_3_n_6\,
      Q => channel_2_timeout_counter_reg(1),
      R => channel_2_dutycycle_counter0
    );
\channel_2_timeout_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_timeout_counter[0]_i_2_n_0\,
      D => \channel_2_timeout_counter_reg[20]_i_1_n_7\,
      Q => channel_2_timeout_counter_reg(20),
      R => channel_2_dutycycle_counter0
    );
\channel_2_timeout_counter_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_timeout_counter_reg[16]_i_1_n_0\,
      CO(3) => \channel_2_timeout_counter_reg[20]_i_1_n_0\,
      CO(2) => \channel_2_timeout_counter_reg[20]_i_1_n_1\,
      CO(1) => \channel_2_timeout_counter_reg[20]_i_1_n_2\,
      CO(0) => \channel_2_timeout_counter_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_2_timeout_counter_reg[20]_i_1_n_4\,
      O(2) => \channel_2_timeout_counter_reg[20]_i_1_n_5\,
      O(1) => \channel_2_timeout_counter_reg[20]_i_1_n_6\,
      O(0) => \channel_2_timeout_counter_reg[20]_i_1_n_7\,
      S(3 downto 0) => channel_2_timeout_counter_reg(23 downto 20)
    );
\channel_2_timeout_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_timeout_counter[0]_i_2_n_0\,
      D => \channel_2_timeout_counter_reg[20]_i_1_n_6\,
      Q => channel_2_timeout_counter_reg(21),
      R => channel_2_dutycycle_counter0
    );
\channel_2_timeout_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_timeout_counter[0]_i_2_n_0\,
      D => \channel_2_timeout_counter_reg[20]_i_1_n_5\,
      Q => channel_2_timeout_counter_reg(22),
      R => channel_2_dutycycle_counter0
    );
\channel_2_timeout_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_timeout_counter[0]_i_2_n_0\,
      D => \channel_2_timeout_counter_reg[20]_i_1_n_4\,
      Q => channel_2_timeout_counter_reg(23),
      R => channel_2_dutycycle_counter0
    );
\channel_2_timeout_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_timeout_counter[0]_i_2_n_0\,
      D => \channel_2_timeout_counter_reg[24]_i_1_n_7\,
      Q => channel_2_timeout_counter_reg(24),
      R => channel_2_dutycycle_counter0
    );
\channel_2_timeout_counter_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_timeout_counter_reg[20]_i_1_n_0\,
      CO(3) => \channel_2_timeout_counter_reg[24]_i_1_n_0\,
      CO(2) => \channel_2_timeout_counter_reg[24]_i_1_n_1\,
      CO(1) => \channel_2_timeout_counter_reg[24]_i_1_n_2\,
      CO(0) => \channel_2_timeout_counter_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_2_timeout_counter_reg[24]_i_1_n_4\,
      O(2) => \channel_2_timeout_counter_reg[24]_i_1_n_5\,
      O(1) => \channel_2_timeout_counter_reg[24]_i_1_n_6\,
      O(0) => \channel_2_timeout_counter_reg[24]_i_1_n_7\,
      S(3 downto 0) => channel_2_timeout_counter_reg(27 downto 24)
    );
\channel_2_timeout_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_timeout_counter[0]_i_2_n_0\,
      D => \channel_2_timeout_counter_reg[24]_i_1_n_6\,
      Q => channel_2_timeout_counter_reg(25),
      R => channel_2_dutycycle_counter0
    );
\channel_2_timeout_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_timeout_counter[0]_i_2_n_0\,
      D => \channel_2_timeout_counter_reg[24]_i_1_n_5\,
      Q => channel_2_timeout_counter_reg(26),
      R => channel_2_dutycycle_counter0
    );
\channel_2_timeout_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_timeout_counter[0]_i_2_n_0\,
      D => \channel_2_timeout_counter_reg[24]_i_1_n_4\,
      Q => channel_2_timeout_counter_reg(27),
      R => channel_2_dutycycle_counter0
    );
\channel_2_timeout_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_timeout_counter[0]_i_2_n_0\,
      D => \channel_2_timeout_counter_reg[28]_i_1_n_7\,
      Q => channel_2_timeout_counter_reg(28),
      R => channel_2_dutycycle_counter0
    );
\channel_2_timeout_counter_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_timeout_counter_reg[24]_i_1_n_0\,
      CO(3) => \NLW_channel_2_timeout_counter_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \channel_2_timeout_counter_reg[28]_i_1_n_1\,
      CO(1) => \channel_2_timeout_counter_reg[28]_i_1_n_2\,
      CO(0) => \channel_2_timeout_counter_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_2_timeout_counter_reg[28]_i_1_n_4\,
      O(2) => \channel_2_timeout_counter_reg[28]_i_1_n_5\,
      O(1) => \channel_2_timeout_counter_reg[28]_i_1_n_6\,
      O(0) => \channel_2_timeout_counter_reg[28]_i_1_n_7\,
      S(3 downto 0) => channel_2_timeout_counter_reg(31 downto 28)
    );
\channel_2_timeout_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_timeout_counter[0]_i_2_n_0\,
      D => \channel_2_timeout_counter_reg[28]_i_1_n_6\,
      Q => channel_2_timeout_counter_reg(29),
      R => channel_2_dutycycle_counter0
    );
\channel_2_timeout_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_timeout_counter[0]_i_2_n_0\,
      D => \channel_2_timeout_counter_reg[0]_i_3_n_5\,
      Q => channel_2_timeout_counter_reg(2),
      R => channel_2_dutycycle_counter0
    );
\channel_2_timeout_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_timeout_counter[0]_i_2_n_0\,
      D => \channel_2_timeout_counter_reg[28]_i_1_n_5\,
      Q => channel_2_timeout_counter_reg(30),
      R => channel_2_dutycycle_counter0
    );
\channel_2_timeout_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_timeout_counter[0]_i_2_n_0\,
      D => \channel_2_timeout_counter_reg[28]_i_1_n_4\,
      Q => channel_2_timeout_counter_reg(31),
      R => channel_2_dutycycle_counter0
    );
\channel_2_timeout_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_timeout_counter[0]_i_2_n_0\,
      D => \channel_2_timeout_counter_reg[0]_i_3_n_4\,
      Q => channel_2_timeout_counter_reg(3),
      R => channel_2_dutycycle_counter0
    );
\channel_2_timeout_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_timeout_counter[0]_i_2_n_0\,
      D => \channel_2_timeout_counter_reg[4]_i_1_n_7\,
      Q => channel_2_timeout_counter_reg(4),
      R => channel_2_dutycycle_counter0
    );
\channel_2_timeout_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_timeout_counter_reg[0]_i_3_n_0\,
      CO(3) => \channel_2_timeout_counter_reg[4]_i_1_n_0\,
      CO(2) => \channel_2_timeout_counter_reg[4]_i_1_n_1\,
      CO(1) => \channel_2_timeout_counter_reg[4]_i_1_n_2\,
      CO(0) => \channel_2_timeout_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_2_timeout_counter_reg[4]_i_1_n_4\,
      O(2) => \channel_2_timeout_counter_reg[4]_i_1_n_5\,
      O(1) => \channel_2_timeout_counter_reg[4]_i_1_n_6\,
      O(0) => \channel_2_timeout_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => channel_2_timeout_counter_reg(7 downto 4)
    );
\channel_2_timeout_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_timeout_counter[0]_i_2_n_0\,
      D => \channel_2_timeout_counter_reg[4]_i_1_n_6\,
      Q => channel_2_timeout_counter_reg(5),
      R => channel_2_dutycycle_counter0
    );
\channel_2_timeout_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_timeout_counter[0]_i_2_n_0\,
      D => \channel_2_timeout_counter_reg[4]_i_1_n_5\,
      Q => channel_2_timeout_counter_reg(6),
      R => channel_2_dutycycle_counter0
    );
\channel_2_timeout_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_timeout_counter[0]_i_2_n_0\,
      D => \channel_2_timeout_counter_reg[4]_i_1_n_4\,
      Q => channel_2_timeout_counter_reg(7),
      R => channel_2_dutycycle_counter0
    );
\channel_2_timeout_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_timeout_counter[0]_i_2_n_0\,
      D => \channel_2_timeout_counter_reg[8]_i_1_n_7\,
      Q => channel_2_timeout_counter_reg(8),
      R => channel_2_dutycycle_counter0
    );
\channel_2_timeout_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_timeout_counter_reg[4]_i_1_n_0\,
      CO(3) => \channel_2_timeout_counter_reg[8]_i_1_n_0\,
      CO(2) => \channel_2_timeout_counter_reg[8]_i_1_n_1\,
      CO(1) => \channel_2_timeout_counter_reg[8]_i_1_n_2\,
      CO(0) => \channel_2_timeout_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_2_timeout_counter_reg[8]_i_1_n_4\,
      O(2) => \channel_2_timeout_counter_reg[8]_i_1_n_5\,
      O(1) => \channel_2_timeout_counter_reg[8]_i_1_n_6\,
      O(0) => \channel_2_timeout_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => channel_2_timeout_counter_reg(11 downto 8)
    );
\channel_2_timeout_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_2_timeout_counter[0]_i_2_n_0\,
      D => \channel_2_timeout_counter_reg[8]_i_1_n_6\,
      Q => channel_2_timeout_counter_reg(9),
      R => channel_2_dutycycle_counter0
    );
\channel_3_dutycycle_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[11]_i_4_n_0\,
      I1 => channel_3_i,
      I2 => channel_3_stage_1,
      I3 => channel_3_stage_2,
      O => \channel_3_dutycycle_counter[0]_i_1_n_0\
    );
\channel_3_dutycycle_counter[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(0),
      O => \channel_3_dutycycle_counter[0]_i_3_n_0\
    );
\channel_3_dutycycle_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_3_dutycycle_counter_reg[0]_i_2_n_7\,
      Q => channel_3_dutycycle_counter_reg(0),
      S => channel_3_dutycycle_counter0
    );
\channel_3_dutycycle_counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_3_dutycycle_counter_reg[0]_i_2_n_0\,
      CO(2) => \channel_3_dutycycle_counter_reg[0]_i_2_n_1\,
      CO(1) => \channel_3_dutycycle_counter_reg[0]_i_2_n_2\,
      CO(0) => \channel_3_dutycycle_counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \channel_3_dutycycle_counter_reg[0]_i_2_n_4\,
      O(2) => \channel_3_dutycycle_counter_reg[0]_i_2_n_5\,
      O(1) => \channel_3_dutycycle_counter_reg[0]_i_2_n_6\,
      O(0) => \channel_3_dutycycle_counter_reg[0]_i_2_n_7\,
      S(3 downto 1) => channel_3_dutycycle_counter_reg(3 downto 1),
      S(0) => \channel_3_dutycycle_counter[0]_i_3_n_0\
    );
\channel_3_dutycycle_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_3_dutycycle_counter_reg[8]_i_1_n_5\,
      Q => channel_3_dutycycle_counter_reg(10),
      R => channel_3_dutycycle_counter0
    );
\channel_3_dutycycle_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_3_dutycycle_counter_reg[8]_i_1_n_4\,
      Q => channel_3_dutycycle_counter_reg(11),
      R => channel_3_dutycycle_counter0
    );
\channel_3_dutycycle_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_3_dutycycle_counter_reg[12]_i_1_n_7\,
      Q => channel_3_dutycycle_counter_reg(12),
      R => channel_3_dutycycle_counter0
    );
\channel_3_dutycycle_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_counter_reg[8]_i_1_n_0\,
      CO(3) => \channel_3_dutycycle_counter_reg[12]_i_1_n_0\,
      CO(2) => \channel_3_dutycycle_counter_reg[12]_i_1_n_1\,
      CO(1) => \channel_3_dutycycle_counter_reg[12]_i_1_n_2\,
      CO(0) => \channel_3_dutycycle_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_3_dutycycle_counter_reg[12]_i_1_n_4\,
      O(2) => \channel_3_dutycycle_counter_reg[12]_i_1_n_5\,
      O(1) => \channel_3_dutycycle_counter_reg[12]_i_1_n_6\,
      O(0) => \channel_3_dutycycle_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => channel_3_dutycycle_counter_reg(15 downto 12)
    );
\channel_3_dutycycle_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_3_dutycycle_counter_reg[12]_i_1_n_6\,
      Q => channel_3_dutycycle_counter_reg(13),
      R => channel_3_dutycycle_counter0
    );
\channel_3_dutycycle_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_3_dutycycle_counter_reg[12]_i_1_n_5\,
      Q => channel_3_dutycycle_counter_reg(14),
      R => channel_3_dutycycle_counter0
    );
\channel_3_dutycycle_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_3_dutycycle_counter_reg[12]_i_1_n_4\,
      Q => channel_3_dutycycle_counter_reg(15),
      R => channel_3_dutycycle_counter0
    );
\channel_3_dutycycle_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_3_dutycycle_counter_reg[16]_i_1_n_7\,
      Q => channel_3_dutycycle_counter_reg(16),
      R => channel_3_dutycycle_counter0
    );
\channel_3_dutycycle_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_counter_reg[12]_i_1_n_0\,
      CO(3 downto 1) => \NLW_channel_3_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_3_dutycycle_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_channel_3_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \channel_3_dutycycle_counter_reg[16]_i_1_n_6\,
      O(0) => \channel_3_dutycycle_counter_reg[16]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => channel_3_dutycycle_counter_reg(17 downto 16)
    );
\channel_3_dutycycle_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_3_dutycycle_counter_reg[16]_i_1_n_6\,
      Q => channel_3_dutycycle_counter_reg(17),
      R => channel_3_dutycycle_counter0
    );
\channel_3_dutycycle_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_3_dutycycle_counter_reg[0]_i_2_n_6\,
      Q => channel_3_dutycycle_counter_reg(1),
      R => channel_3_dutycycle_counter0
    );
\channel_3_dutycycle_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_3_dutycycle_counter_reg[0]_i_2_n_5\,
      Q => channel_3_dutycycle_counter_reg(2),
      R => channel_3_dutycycle_counter0
    );
\channel_3_dutycycle_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_3_dutycycle_counter_reg[0]_i_2_n_4\,
      Q => channel_3_dutycycle_counter_reg(3),
      R => channel_3_dutycycle_counter0
    );
\channel_3_dutycycle_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_3_dutycycle_counter_reg[4]_i_1_n_7\,
      Q => channel_3_dutycycle_counter_reg(4),
      R => channel_3_dutycycle_counter0
    );
\channel_3_dutycycle_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_counter_reg[0]_i_2_n_0\,
      CO(3) => \channel_3_dutycycle_counter_reg[4]_i_1_n_0\,
      CO(2) => \channel_3_dutycycle_counter_reg[4]_i_1_n_1\,
      CO(1) => \channel_3_dutycycle_counter_reg[4]_i_1_n_2\,
      CO(0) => \channel_3_dutycycle_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_3_dutycycle_counter_reg[4]_i_1_n_4\,
      O(2) => \channel_3_dutycycle_counter_reg[4]_i_1_n_5\,
      O(1) => \channel_3_dutycycle_counter_reg[4]_i_1_n_6\,
      O(0) => \channel_3_dutycycle_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => channel_3_dutycycle_counter_reg(7 downto 4)
    );
\channel_3_dutycycle_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_3_dutycycle_counter_reg[4]_i_1_n_6\,
      Q => channel_3_dutycycle_counter_reg(5),
      R => channel_3_dutycycle_counter0
    );
\channel_3_dutycycle_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_3_dutycycle_counter_reg[4]_i_1_n_5\,
      Q => channel_3_dutycycle_counter_reg(6),
      R => channel_3_dutycycle_counter0
    );
\channel_3_dutycycle_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_3_dutycycle_counter_reg[4]_i_1_n_4\,
      Q => channel_3_dutycycle_counter_reg(7),
      R => channel_3_dutycycle_counter0
    );
\channel_3_dutycycle_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_3_dutycycle_counter_reg[8]_i_1_n_7\,
      Q => channel_3_dutycycle_counter_reg(8),
      R => channel_3_dutycycle_counter0
    );
\channel_3_dutycycle_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_counter_reg[4]_i_1_n_0\,
      CO(3) => \channel_3_dutycycle_counter_reg[8]_i_1_n_0\,
      CO(2) => \channel_3_dutycycle_counter_reg[8]_i_1_n_1\,
      CO(1) => \channel_3_dutycycle_counter_reg[8]_i_1_n_2\,
      CO(0) => \channel_3_dutycycle_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_3_dutycycle_counter_reg[8]_i_1_n_4\,
      O(2) => \channel_3_dutycycle_counter_reg[8]_i_1_n_5\,
      O(1) => \channel_3_dutycycle_counter_reg[8]_i_1_n_6\,
      O(0) => \channel_3_dutycycle_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => channel_3_dutycycle_counter_reg(11 downto 8)
    );
\channel_3_dutycycle_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_3_dutycycle_counter_reg[8]_i_1_n_6\,
      Q => channel_3_dutycycle_counter_reg(9),
      R => channel_3_dutycycle_counter0
    );
\channel_3_dutycycle_o[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_3_dutycycle_counter_reg[7]_0\(0),
      I1 => \channel_3_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_3_dutycycle_counter_reg(17),
      I3 => \channel_3_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_3_dutycycle_o_reg[3]_i_2_n_7\,
      O => \channel_3_dutycycle_o[0]_i_1_n_0\
    );
\channel_3_dutycycle_o[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_3_dutycycle_counter_reg[16]_0\(2),
      I1 => \channel_3_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_3_dutycycle_counter_reg(17),
      I3 => \channel_3_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_3_dutycycle_o_reg[11]_i_8_n_5\,
      O => \channel_3_dutycycle_o[10]_i_1_n_0\
    );
\channel_3_dutycycle_o[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[11]_i_4_n_0\,
      I1 => channel_3_stage_2,
      I2 => channel_3_stage_1,
      O => \channel_3_dutycycle_o[11]_i_1_n_0\
    );
\channel_3_dutycycle_o[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_3_timeout_counter_reg(30),
      I1 => channel_3_timeout_counter_reg(31),
      O => \channel_3_dutycycle_o[11]_i_10_n_0\
    );
\channel_3_dutycycle_o[11]_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(2),
      I1 => \^channel_3_dutycycle_counter_reg[7]_0\(0),
      I2 => \^channel_3_dutycycle_counter_reg[11]_0\(0),
      I3 => channel_3_dutycycle_counter_reg(3),
      O => \channel_3_dutycycle_o[11]_i_100_n_0\
    );
\channel_3_dutycycle_o[11]_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(2),
      I1 => \^channel_3_dutycycle_counter_reg[7]_0\(0),
      O => \channel_3_dutycycle_o[11]_i_101_n_0\
    );
\channel_3_dutycycle_o[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_3_timeout_counter_reg(28),
      I1 => channel_3_timeout_counter_reg(29),
      O => \channel_3_dutycycle_o[11]_i_11_n_0\
    );
\channel_3_dutycycle_o[11]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_3_timeout_counter_reg(30),
      I1 => channel_3_timeout_counter_reg(31),
      O => \channel_3_dutycycle_o[11]_i_12_n_0\
    );
\channel_3_dutycycle_o[11]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_3_timeout_counter_reg(28),
      I1 => channel_3_timeout_counter_reg(29),
      O => \channel_3_dutycycle_o[11]_i_13_n_0\
    );
\channel_3_dutycycle_o[11]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_3_timeout_counter_reg(26),
      I1 => channel_3_timeout_counter_reg(27),
      O => \channel_3_dutycycle_o[11]_i_14_n_0\
    );
\channel_3_dutycycle_o[11]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_3_timeout_counter_reg(24),
      I1 => channel_3_timeout_counter_reg(25),
      O => \channel_3_dutycycle_o[11]_i_15_n_0\
    );
\channel_3_dutycycle_o[11]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_3_dutycycle_o_reg[11]_i_36_n_4\,
      I2 => channel_3_dutycycle_counter_reg(16),
      O => \channel_3_dutycycle_o[11]_i_16_n_0\
    );
\channel_3_dutycycle_o[11]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(17),
      I1 => \channel_3_dutycycle_o_reg[11]_i_37_n_3\,
      I2 => \channel_3_dutycycle_o_reg[11]_i_35_n_2\,
      O => \channel_3_dutycycle_o[11]_i_17_n_0\
    );
\channel_3_dutycycle_o[11]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_3_dutycycle_o[11]_i_16_n_0\,
      I1 => \channel_3_dutycycle_o_reg[11]_i_35_n_2\,
      I2 => \channel_3_dutycycle_o_reg[11]_i_37_n_3\,
      I3 => channel_3_dutycycle_counter_reg(17),
      O => \channel_3_dutycycle_o[11]_i_18_n_0\
    );
\channel_3_dutycycle_o[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_3_stage_2,
      I1 => channel_3_stage_1,
      O => \channel_3_dutycycle_o[11]_i_2_n_0\
    );
\channel_3_dutycycle_o[11]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[11]_i_6_0\(3),
      I1 => channel_3_dutycycle_counter_reg(16),
      O => \channel_3_dutycycle_o[11]_i_20_n_0\
    );
\channel_3_dutycycle_o[11]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[11]_i_6_0\(2),
      I1 => channel_3_dutycycle_counter_reg(15),
      O => \channel_3_dutycycle_o[11]_i_21_n_0\
    );
\channel_3_dutycycle_o[11]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[11]_i_6_0\(1),
      I1 => channel_3_dutycycle_counter_reg(14),
      O => \channel_3_dutycycle_o[11]_i_22_n_0\
    );
\channel_3_dutycycle_o[11]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[11]_i_6_0\(0),
      I1 => channel_3_dutycycle_counter_reg(13),
      O => \channel_3_dutycycle_o[11]_i_23_n_0\
    );
\channel_3_dutycycle_o[11]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(16),
      I1 => \channel_3_dutycycle_o_reg[11]_i_6_0\(3),
      I2 => \channel_3_dutycycle_o_reg[0]_0\(0),
      I3 => channel_3_dutycycle_counter_reg(17),
      O => \channel_3_dutycycle_o[11]_i_24_n_0\
    );
\channel_3_dutycycle_o[11]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(15),
      I1 => \channel_3_dutycycle_o_reg[11]_i_6_0\(2),
      I2 => \channel_3_dutycycle_o_reg[11]_i_6_0\(3),
      I3 => channel_3_dutycycle_counter_reg(16),
      O => \channel_3_dutycycle_o[11]_i_25_n_0\
    );
\channel_3_dutycycle_o[11]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(14),
      I1 => \channel_3_dutycycle_o_reg[11]_i_6_0\(1),
      I2 => \channel_3_dutycycle_o_reg[11]_i_6_0\(2),
      I3 => channel_3_dutycycle_counter_reg(15),
      O => \channel_3_dutycycle_o[11]_i_26_n_0\
    );
\channel_3_dutycycle_o[11]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(13),
      I1 => \channel_3_dutycycle_o_reg[11]_i_6_0\(0),
      I2 => \channel_3_dutycycle_o_reg[11]_i_6_0\(1),
      I3 => channel_3_dutycycle_counter_reg(14),
      O => \channel_3_dutycycle_o[11]_i_27_n_0\
    );
\channel_3_dutycycle_o[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_3_dutycycle_counter_reg[16]_0\(3),
      I1 => \channel_3_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_3_dutycycle_counter_reg(17),
      I3 => \channel_3_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_3_dutycycle_o_reg[11]_i_8_n_4\,
      O => \channel_3_dutycycle_o[11]_i_3_n_0\
    );
\channel_3_dutycycle_o[11]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => channel_3_timeout_counter_reg(22),
      I1 => channel_3_timeout_counter_reg(23),
      O => \channel_3_dutycycle_o[11]_i_31_n_0\
    );
\channel_3_dutycycle_o[11]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => channel_3_timeout_counter_reg(20),
      I1 => channel_3_timeout_counter_reg(21),
      O => \channel_3_dutycycle_o[11]_i_32_n_0\
    );
\channel_3_dutycycle_o[11]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_3_timeout_counter_reg(18),
      I1 => channel_3_timeout_counter_reg(19),
      O => \channel_3_dutycycle_o[11]_i_33_n_0\
    );
\channel_3_dutycycle_o[11]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_3_timeout_counter_reg(16),
      I1 => channel_3_timeout_counter_reg(17),
      O => \channel_3_dutycycle_o[11]_i_34_n_0\
    );
\channel_3_dutycycle_o[11]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[11]_i_19_0\(3),
      I1 => channel_3_dutycycle_counter_reg(12),
      O => \channel_3_dutycycle_o[11]_i_39_n_0\
    );
\channel_3_dutycycle_o[11]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[11]_i_19_0\(2),
      I1 => channel_3_dutycycle_counter_reg(11),
      O => \channel_3_dutycycle_o[11]_i_40_n_0\
    );
\channel_3_dutycycle_o[11]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[11]_i_19_0\(1),
      I1 => channel_3_dutycycle_counter_reg(10),
      O => \channel_3_dutycycle_o[11]_i_41_n_0\
    );
\channel_3_dutycycle_o[11]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[11]_i_19_0\(0),
      I1 => channel_3_dutycycle_counter_reg(9),
      O => \channel_3_dutycycle_o[11]_i_42_n_0\
    );
\channel_3_dutycycle_o[11]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(12),
      I1 => \channel_3_dutycycle_o_reg[11]_i_19_0\(3),
      I2 => \channel_3_dutycycle_o_reg[11]_i_6_0\(0),
      I3 => channel_3_dutycycle_counter_reg(13),
      O => \channel_3_dutycycle_o[11]_i_43_n_0\
    );
\channel_3_dutycycle_o[11]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(11),
      I1 => \channel_3_dutycycle_o_reg[11]_i_19_0\(2),
      I2 => \channel_3_dutycycle_o_reg[11]_i_19_0\(3),
      I3 => channel_3_dutycycle_counter_reg(12),
      O => \channel_3_dutycycle_o[11]_i_44_n_0\
    );
\channel_3_dutycycle_o[11]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(10),
      I1 => \channel_3_dutycycle_o_reg[11]_i_19_0\(1),
      I2 => \channel_3_dutycycle_o_reg[11]_i_19_0\(2),
      I3 => channel_3_dutycycle_counter_reg(11),
      O => \channel_3_dutycycle_o[11]_i_45_n_0\
    );
\channel_3_dutycycle_o[11]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(9),
      I1 => \channel_3_dutycycle_o_reg[11]_i_19_0\(0),
      I2 => \channel_3_dutycycle_o_reg[11]_i_19_0\(1),
      I3 => channel_3_dutycycle_counter_reg(10),
      O => \channel_3_dutycycle_o[11]_i_46_n_0\
    );
\channel_3_dutycycle_o[11]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => channel_3_timeout_counter_reg(12),
      I1 => channel_3_timeout_counter_reg(13),
      O => \channel_3_dutycycle_o[11]_i_57_n_0\
    );
\channel_3_dutycycle_o[11]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_3_timeout_counter_reg(10),
      I1 => channel_3_timeout_counter_reg(11),
      O => \channel_3_dutycycle_o[11]_i_58_n_0\
    );
\channel_3_dutycycle_o[11]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => channel_3_timeout_counter_reg(14),
      I1 => channel_3_timeout_counter_reg(15),
      O => \channel_3_dutycycle_o[11]_i_59_n_0\
    );
\channel_3_dutycycle_o[11]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_3_timeout_counter_reg(13),
      I1 => channel_3_timeout_counter_reg(12),
      O => \channel_3_dutycycle_o[11]_i_60_n_0\
    );
\channel_3_dutycycle_o[11]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_3_timeout_counter_reg(10),
      I1 => channel_3_timeout_counter_reg(11),
      O => \channel_3_dutycycle_o[11]_i_61_n_0\
    );
\channel_3_dutycycle_o[11]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_3_timeout_counter_reg(8),
      I1 => channel_3_timeout_counter_reg(9),
      O => \channel_3_dutycycle_o[11]_i_62_n_0\
    );
\channel_3_dutycycle_o[11]_i_63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(17),
      O => \channel_3_dutycycle_o[11]_i_63_n_0\
    );
\channel_3_dutycycle_o[11]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(17),
      I1 => channel_3_dutycycle_counter_reg(14),
      O => \channel_3_dutycycle_o[11]_i_64_n_0\
    );
\channel_3_dutycycle_o[11]_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(17),
      O => \channel_3_dutycycle_o[11]_i_65_n_0\
    );
\channel_3_dutycycle_o[11]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(16),
      I1 => channel_3_dutycycle_counter_reg(17),
      O => \channel_3_dutycycle_o[11]_i_66_n_0\
    );
\channel_3_dutycycle_o[11]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(15),
      I1 => channel_3_dutycycle_counter_reg(16),
      O => \channel_3_dutycycle_o[11]_i_67_n_0\
    );
\channel_3_dutycycle_o[11]_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(14),
      I1 => channel_3_dutycycle_counter_reg(17),
      I2 => channel_3_dutycycle_counter_reg(15),
      O => \channel_3_dutycycle_o[11]_i_68_n_0\
    );
\channel_3_dutycycle_o[11]_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[11]_i_38_0\(3),
      I1 => channel_3_dutycycle_counter_reg(8),
      O => \channel_3_dutycycle_o[11]_i_70_n_0\
    );
\channel_3_dutycycle_o[11]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[11]_i_38_0\(2),
      I1 => channel_3_dutycycle_counter_reg(7),
      O => \channel_3_dutycycle_o[11]_i_71_n_0\
    );
\channel_3_dutycycle_o[11]_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[11]_i_38_0\(1),
      I1 => channel_3_dutycycle_counter_reg(6),
      O => \channel_3_dutycycle_o[11]_i_72_n_0\
    );
\channel_3_dutycycle_o[11]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[11]_i_38_0\(0),
      I1 => channel_3_dutycycle_counter_reg(5),
      O => \channel_3_dutycycle_o[11]_i_73_n_0\
    );
\channel_3_dutycycle_o[11]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(8),
      I1 => \channel_3_dutycycle_o_reg[11]_i_38_0\(3),
      I2 => \channel_3_dutycycle_o_reg[11]_i_19_0\(0),
      I3 => channel_3_dutycycle_counter_reg(9),
      O => \channel_3_dutycycle_o[11]_i_74_n_0\
    );
\channel_3_dutycycle_o[11]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(7),
      I1 => \channel_3_dutycycle_o_reg[11]_i_38_0\(2),
      I2 => \channel_3_dutycycle_o_reg[11]_i_38_0\(3),
      I3 => channel_3_dutycycle_counter_reg(8),
      O => \channel_3_dutycycle_o[11]_i_75_n_0\
    );
\channel_3_dutycycle_o[11]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(6),
      I1 => \channel_3_dutycycle_o_reg[11]_i_38_0\(1),
      I2 => \channel_3_dutycycle_o_reg[11]_i_38_0\(2),
      I3 => channel_3_dutycycle_counter_reg(7),
      O => \channel_3_dutycycle_o[11]_i_76_n_0\
    );
\channel_3_dutycycle_o[11]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(5),
      I1 => \channel_3_dutycycle_o_reg[11]_i_38_0\(0),
      I2 => \channel_3_dutycycle_o_reg[11]_i_38_0\(1),
      I3 => channel_3_dutycycle_counter_reg(6),
      O => \channel_3_dutycycle_o[11]_i_77_n_0\
    );
\channel_3_dutycycle_o[11]_i_87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_3_timeout_counter_reg(6),
      I1 => channel_3_timeout_counter_reg(7),
      O => \channel_3_dutycycle_o[11]_i_87_n_0\
    );
\channel_3_dutycycle_o[11]_i_88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_3_timeout_counter_reg(4),
      I1 => channel_3_timeout_counter_reg(5),
      O => \channel_3_dutycycle_o[11]_i_88_n_0\
    );
\channel_3_dutycycle_o[11]_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_3_timeout_counter_reg(2),
      I1 => channel_3_timeout_counter_reg(3),
      O => \channel_3_dutycycle_o[11]_i_89_n_0\
    );
\channel_3_dutycycle_o[11]_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_3_timeout_counter_reg(0),
      I1 => channel_3_timeout_counter_reg(1),
      O => \channel_3_dutycycle_o[11]_i_90_n_0\
    );
\channel_3_dutycycle_o[11]_i_91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_3_timeout_counter_reg(6),
      I1 => channel_3_timeout_counter_reg(7),
      O => \channel_3_dutycycle_o[11]_i_91_n_0\
    );
\channel_3_dutycycle_o[11]_i_92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_3_timeout_counter_reg(4),
      I1 => channel_3_timeout_counter_reg(5),
      O => \channel_3_dutycycle_o[11]_i_92_n_0\
    );
\channel_3_dutycycle_o[11]_i_93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_3_timeout_counter_reg(2),
      I1 => channel_3_timeout_counter_reg(3),
      O => \channel_3_dutycycle_o[11]_i_93_n_0\
    );
\channel_3_dutycycle_o[11]_i_94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_3_timeout_counter_reg(0),
      I1 => channel_3_timeout_counter_reg(1),
      O => \channel_3_dutycycle_o[11]_i_94_n_0\
    );
\channel_3_dutycycle_o[11]_i_95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^channel_3_dutycycle_counter_reg[11]_0\(1),
      I1 => channel_3_dutycycle_counter_reg(4),
      O => \channel_3_dutycycle_o[11]_i_95_n_0\
    );
\channel_3_dutycycle_o[11]_i_96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^channel_3_dutycycle_counter_reg[11]_0\(0),
      I1 => channel_3_dutycycle_counter_reg(3),
      O => \channel_3_dutycycle_o[11]_i_96_n_0\
    );
\channel_3_dutycycle_o[11]_i_97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^channel_3_dutycycle_counter_reg[7]_0\(0),
      I1 => channel_3_dutycycle_counter_reg(2),
      O => \channel_3_dutycycle_o[11]_i_97_n_0\
    );
\channel_3_dutycycle_o[11]_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(4),
      I1 => \^channel_3_dutycycle_counter_reg[11]_0\(1),
      I2 => \channel_3_dutycycle_o_reg[11]_i_38_0\(0),
      I3 => channel_3_dutycycle_counter_reg(5),
      O => \channel_3_dutycycle_o[11]_i_98_n_0\
    );
\channel_3_dutycycle_o[11]_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(3),
      I1 => \^channel_3_dutycycle_counter_reg[11]_0\(0),
      I2 => \^channel_3_dutycycle_counter_reg[11]_0\(1),
      I3 => channel_3_dutycycle_counter_reg(4),
      O => \channel_3_dutycycle_o[11]_i_99_n_0\
    );
\channel_3_dutycycle_o[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_3_dutycycle_counter_reg[11]_0\(0),
      I1 => \channel_3_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_3_dutycycle_counter_reg(17),
      I3 => \channel_3_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_3_dutycycle_o_reg[3]_i_2_n_6\,
      O => \channel_3_dutycycle_o[1]_i_1_n_0\
    );
\channel_3_dutycycle_o[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[5]_i_12_n_6\,
      I1 => \channel_3_dutycycle_o_reg[1]_i_21_n_4\,
      I2 => channel_3_dutycycle_counter_reg(6),
      I3 => \channel_3_dutycycle_o[1]_i_6_n_0\,
      O => \channel_3_dutycycle_o[1]_i_10_n_0\
    );
\channel_3_dutycycle_o[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[5]_i_12_n_7\,
      I1 => \channel_3_dutycycle_o_reg[1]_i_21_n_5\,
      I2 => channel_3_dutycycle_counter_reg(5),
      I3 => \channel_3_dutycycle_o[1]_i_7_n_0\,
      O => \channel_3_dutycycle_o[1]_i_11_n_0\
    );
\channel_3_dutycycle_o[1]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[1]_i_22_n_5\,
      I1 => \channel_3_dutycycle_o_reg[1]_i_21_n_7\,
      I2 => channel_3_dutycycle_counter_reg(3),
      O => \channel_3_dutycycle_o[1]_i_13_n_0\
    );
\channel_3_dutycycle_o[1]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[1]_i_22_n_6\,
      I1 => \channel_3_dutycycle_o_reg[1]_i_24_n_4\,
      I2 => channel_3_dutycycle_counter_reg(2),
      O => \channel_3_dutycycle_o[1]_i_14_n_0\
    );
\channel_3_dutycycle_o[1]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[1]_i_22_n_7\,
      I1 => \channel_3_dutycycle_o_reg[1]_i_24_n_5\,
      I2 => channel_3_dutycycle_counter_reg(1),
      O => \channel_3_dutycycle_o[1]_i_15_n_0\
    );
\channel_3_dutycycle_o[1]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(1),
      I1 => \channel_3_dutycycle_o_reg[1]_i_22_n_7\,
      I2 => \channel_3_dutycycle_o_reg[1]_i_24_n_5\,
      O => \channel_3_dutycycle_o[1]_i_16_n_0\
    );
\channel_3_dutycycle_o[1]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[1]_i_22_n_4\,
      I1 => \channel_3_dutycycle_o_reg[1]_i_21_n_6\,
      I2 => channel_3_dutycycle_counter_reg(4),
      I3 => \channel_3_dutycycle_o[1]_i_13_n_0\,
      O => \channel_3_dutycycle_o[1]_i_17_n_0\
    );
\channel_3_dutycycle_o[1]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[1]_i_22_n_5\,
      I1 => \channel_3_dutycycle_o_reg[1]_i_21_n_7\,
      I2 => channel_3_dutycycle_counter_reg(3),
      I3 => \channel_3_dutycycle_o[1]_i_14_n_0\,
      O => \channel_3_dutycycle_o[1]_i_18_n_0\
    );
\channel_3_dutycycle_o[1]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[1]_i_22_n_6\,
      I1 => \channel_3_dutycycle_o_reg[1]_i_24_n_4\,
      I2 => channel_3_dutycycle_counter_reg(2),
      I3 => \channel_3_dutycycle_o[1]_i_15_n_0\,
      O => \channel_3_dutycycle_o[1]_i_19_n_0\
    );
\channel_3_dutycycle_o[1]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[1]_i_22_n_7\,
      I1 => \channel_3_dutycycle_o_reg[1]_i_24_n_5\,
      I2 => channel_3_dutycycle_counter_reg(1),
      I3 => \channel_3_dutycycle_o_reg[1]_i_24_n_6\,
      I4 => \channel_3_dutycycle_o_reg[1]_i_30_n_4\,
      O => \channel_3_dutycycle_o[1]_i_20_n_0\
    );
\channel_3_dutycycle_o[1]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[1]_i_30_n_4\,
      I1 => \channel_3_dutycycle_o_reg[1]_i_24_n_6\,
      I2 => channel_3_dutycycle_counter_reg(0),
      O => \channel_3_dutycycle_o[1]_i_26_n_0\
    );
\channel_3_dutycycle_o[1]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(14),
      I1 => channel_3_dutycycle_counter_reg(12),
      I2 => channel_3_dutycycle_counter_reg(16),
      O => \channel_3_dutycycle_o[1]_i_31_n_0\
    );
\channel_3_dutycycle_o[1]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(13),
      I1 => channel_3_dutycycle_counter_reg(11),
      I2 => channel_3_dutycycle_counter_reg(15),
      O => \channel_3_dutycycle_o[1]_i_32_n_0\
    );
\channel_3_dutycycle_o[1]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(12),
      I1 => channel_3_dutycycle_counter_reg(10),
      I2 => channel_3_dutycycle_counter_reg(14),
      O => \channel_3_dutycycle_o[1]_i_33_n_0\
    );
\channel_3_dutycycle_o[1]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(11),
      I1 => channel_3_dutycycle_counter_reg(9),
      I2 => channel_3_dutycycle_counter_reg(13),
      O => \channel_3_dutycycle_o[1]_i_34_n_0\
    );
\channel_3_dutycycle_o[1]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(16),
      I1 => channel_3_dutycycle_counter_reg(12),
      I2 => channel_3_dutycycle_counter_reg(14),
      I3 => channel_3_dutycycle_counter_reg(13),
      I4 => channel_3_dutycycle_counter_reg(15),
      I5 => channel_3_dutycycle_counter_reg(17),
      O => \channel_3_dutycycle_o[1]_i_35_n_0\
    );
\channel_3_dutycycle_o[1]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(15),
      I1 => channel_3_dutycycle_counter_reg(11),
      I2 => channel_3_dutycycle_counter_reg(13),
      I3 => channel_3_dutycycle_counter_reg(12),
      I4 => channel_3_dutycycle_counter_reg(14),
      I5 => channel_3_dutycycle_counter_reg(16),
      O => \channel_3_dutycycle_o[1]_i_36_n_0\
    );
\channel_3_dutycycle_o[1]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(14),
      I1 => channel_3_dutycycle_counter_reg(10),
      I2 => channel_3_dutycycle_counter_reg(12),
      I3 => channel_3_dutycycle_counter_reg(11),
      I4 => channel_3_dutycycle_counter_reg(13),
      I5 => channel_3_dutycycle_counter_reg(15),
      O => \channel_3_dutycycle_o[1]_i_37_n_0\
    );
\channel_3_dutycycle_o[1]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(13),
      I1 => channel_3_dutycycle_counter_reg(9),
      I2 => channel_3_dutycycle_counter_reg(11),
      I3 => channel_3_dutycycle_counter_reg(10),
      I4 => channel_3_dutycycle_counter_reg(12),
      I5 => channel_3_dutycycle_counter_reg(14),
      O => \channel_3_dutycycle_o[1]_i_38_n_0\
    );
\channel_3_dutycycle_o[1]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(10),
      I1 => channel_3_dutycycle_counter_reg(5),
      I2 => channel_3_dutycycle_counter_reg(8),
      O => \channel_3_dutycycle_o[1]_i_39_n_0\
    );
\channel_3_dutycycle_o[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[5]_i_12_n_5\,
      I1 => \channel_3_dutycycle_o_reg[5]_i_11_n_7\,
      I2 => channel_3_dutycycle_counter_reg(7),
      O => \channel_3_dutycycle_o[1]_i_4_n_0\
    );
\channel_3_dutycycle_o[1]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(9),
      I1 => channel_3_dutycycle_counter_reg(4),
      I2 => channel_3_dutycycle_counter_reg(7),
      O => \channel_3_dutycycle_o[1]_i_40_n_0\
    );
\channel_3_dutycycle_o[1]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(8),
      I1 => channel_3_dutycycle_counter_reg(3),
      I2 => channel_3_dutycycle_counter_reg(6),
      O => \channel_3_dutycycle_o[1]_i_41_n_0\
    );
\channel_3_dutycycle_o[1]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(7),
      I1 => channel_3_dutycycle_counter_reg(2),
      I2 => channel_3_dutycycle_counter_reg(5),
      O => \channel_3_dutycycle_o[1]_i_42_n_0\
    );
\channel_3_dutycycle_o[1]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(8),
      I1 => channel_3_dutycycle_counter_reg(5),
      I2 => channel_3_dutycycle_counter_reg(10),
      I3 => channel_3_dutycycle_counter_reg(11),
      I4 => channel_3_dutycycle_counter_reg(6),
      I5 => channel_3_dutycycle_counter_reg(9),
      O => \channel_3_dutycycle_o[1]_i_43_n_0\
    );
\channel_3_dutycycle_o[1]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(7),
      I1 => channel_3_dutycycle_counter_reg(4),
      I2 => channel_3_dutycycle_counter_reg(9),
      I3 => channel_3_dutycycle_counter_reg(10),
      I4 => channel_3_dutycycle_counter_reg(5),
      I5 => channel_3_dutycycle_counter_reg(8),
      O => \channel_3_dutycycle_o[1]_i_44_n_0\
    );
\channel_3_dutycycle_o[1]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(6),
      I1 => channel_3_dutycycle_counter_reg(3),
      I2 => channel_3_dutycycle_counter_reg(8),
      I3 => channel_3_dutycycle_counter_reg(9),
      I4 => channel_3_dutycycle_counter_reg(4),
      I5 => channel_3_dutycycle_counter_reg(7),
      O => \channel_3_dutycycle_o[1]_i_45_n_0\
    );
\channel_3_dutycycle_o[1]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(5),
      I1 => channel_3_dutycycle_counter_reg(2),
      I2 => channel_3_dutycycle_counter_reg(7),
      I3 => channel_3_dutycycle_counter_reg(8),
      I4 => channel_3_dutycycle_counter_reg(3),
      I5 => channel_3_dutycycle_counter_reg(6),
      O => \channel_3_dutycycle_o[1]_i_46_n_0\
    );
\channel_3_dutycycle_o[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[5]_i_12_n_6\,
      I1 => \channel_3_dutycycle_o_reg[1]_i_21_n_4\,
      I2 => channel_3_dutycycle_counter_reg(6),
      O => \channel_3_dutycycle_o[1]_i_5_n_0\
    );
\channel_3_dutycycle_o[1]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(10),
      I1 => channel_3_dutycycle_counter_reg(8),
      I2 => channel_3_dutycycle_counter_reg(12),
      O => \channel_3_dutycycle_o[1]_i_52_n_0\
    );
\channel_3_dutycycle_o[1]_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(9),
      I1 => channel_3_dutycycle_counter_reg(7),
      I2 => channel_3_dutycycle_counter_reg(11),
      O => \channel_3_dutycycle_o[1]_i_53_n_0\
    );
\channel_3_dutycycle_o[1]_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(8),
      I1 => channel_3_dutycycle_counter_reg(6),
      I2 => channel_3_dutycycle_counter_reg(10),
      O => \channel_3_dutycycle_o[1]_i_54_n_0\
    );
\channel_3_dutycycle_o[1]_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(7),
      I1 => channel_3_dutycycle_counter_reg(5),
      I2 => channel_3_dutycycle_counter_reg(9),
      O => \channel_3_dutycycle_o[1]_i_55_n_0\
    );
\channel_3_dutycycle_o[1]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(12),
      I1 => channel_3_dutycycle_counter_reg(8),
      I2 => channel_3_dutycycle_counter_reg(10),
      I3 => channel_3_dutycycle_counter_reg(9),
      I4 => channel_3_dutycycle_counter_reg(11),
      I5 => channel_3_dutycycle_counter_reg(13),
      O => \channel_3_dutycycle_o[1]_i_56_n_0\
    );
\channel_3_dutycycle_o[1]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(11),
      I1 => channel_3_dutycycle_counter_reg(7),
      I2 => channel_3_dutycycle_counter_reg(9),
      I3 => channel_3_dutycycle_counter_reg(8),
      I4 => channel_3_dutycycle_counter_reg(10),
      I5 => channel_3_dutycycle_counter_reg(12),
      O => \channel_3_dutycycle_o[1]_i_57_n_0\
    );
\channel_3_dutycycle_o[1]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(10),
      I1 => channel_3_dutycycle_counter_reg(6),
      I2 => channel_3_dutycycle_counter_reg(8),
      I3 => channel_3_dutycycle_counter_reg(7),
      I4 => channel_3_dutycycle_counter_reg(9),
      I5 => channel_3_dutycycle_counter_reg(11),
      O => \channel_3_dutycycle_o[1]_i_58_n_0\
    );
\channel_3_dutycycle_o[1]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(9),
      I1 => channel_3_dutycycle_counter_reg(5),
      I2 => channel_3_dutycycle_counter_reg(7),
      I3 => channel_3_dutycycle_counter_reg(6),
      I4 => channel_3_dutycycle_counter_reg(8),
      I5 => channel_3_dutycycle_counter_reg(10),
      O => \channel_3_dutycycle_o[1]_i_59_n_0\
    );
\channel_3_dutycycle_o[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[5]_i_12_n_7\,
      I1 => \channel_3_dutycycle_o_reg[1]_i_21_n_5\,
      I2 => channel_3_dutycycle_counter_reg(5),
      O => \channel_3_dutycycle_o[1]_i_6_n_0\
    );
\channel_3_dutycycle_o[1]_i_60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(6),
      I1 => channel_3_dutycycle_counter_reg(4),
      I2 => channel_3_dutycycle_counter_reg(8),
      O => \channel_3_dutycycle_o[1]_i_60_n_0\
    );
\channel_3_dutycycle_o[1]_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(5),
      I1 => channel_3_dutycycle_counter_reg(3),
      I2 => channel_3_dutycycle_counter_reg(7),
      O => \channel_3_dutycycle_o[1]_i_61_n_0\
    );
\channel_3_dutycycle_o[1]_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(4),
      I1 => channel_3_dutycycle_counter_reg(2),
      I2 => channel_3_dutycycle_counter_reg(6),
      O => \channel_3_dutycycle_o[1]_i_62_n_0\
    );
\channel_3_dutycycle_o[1]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(3),
      I1 => channel_3_dutycycle_counter_reg(1),
      I2 => channel_3_dutycycle_counter_reg(5),
      O => \channel_3_dutycycle_o[1]_i_63_n_0\
    );
\channel_3_dutycycle_o[1]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(8),
      I1 => channel_3_dutycycle_counter_reg(4),
      I2 => channel_3_dutycycle_counter_reg(6),
      I3 => channel_3_dutycycle_counter_reg(5),
      I4 => channel_3_dutycycle_counter_reg(7),
      I5 => channel_3_dutycycle_counter_reg(9),
      O => \channel_3_dutycycle_o[1]_i_64_n_0\
    );
\channel_3_dutycycle_o[1]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(7),
      I1 => channel_3_dutycycle_counter_reg(3),
      I2 => channel_3_dutycycle_counter_reg(5),
      I3 => channel_3_dutycycle_counter_reg(4),
      I4 => channel_3_dutycycle_counter_reg(6),
      I5 => channel_3_dutycycle_counter_reg(8),
      O => \channel_3_dutycycle_o[1]_i_65_n_0\
    );
\channel_3_dutycycle_o[1]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(6),
      I1 => channel_3_dutycycle_counter_reg(2),
      I2 => channel_3_dutycycle_counter_reg(4),
      I3 => channel_3_dutycycle_counter_reg(3),
      I4 => channel_3_dutycycle_counter_reg(5),
      I5 => channel_3_dutycycle_counter_reg(7),
      O => \channel_3_dutycycle_o[1]_i_66_n_0\
    );
\channel_3_dutycycle_o[1]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(5),
      I1 => channel_3_dutycycle_counter_reg(1),
      I2 => channel_3_dutycycle_counter_reg(3),
      I3 => channel_3_dutycycle_counter_reg(4),
      I4 => channel_3_dutycycle_counter_reg(2),
      I5 => channel_3_dutycycle_counter_reg(6),
      O => \channel_3_dutycycle_o[1]_i_67_n_0\
    );
\channel_3_dutycycle_o[1]_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(6),
      I1 => channel_3_dutycycle_counter_reg(1),
      I2 => channel_3_dutycycle_counter_reg(4),
      O => \channel_3_dutycycle_o[1]_i_69_n_0\
    );
\channel_3_dutycycle_o[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[1]_i_22_n_4\,
      I1 => \channel_3_dutycycle_o_reg[1]_i_21_n_6\,
      I2 => channel_3_dutycycle_counter_reg(4),
      O => \channel_3_dutycycle_o[1]_i_7_n_0\
    );
\channel_3_dutycycle_o[1]_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(6),
      I1 => channel_3_dutycycle_counter_reg(1),
      I2 => channel_3_dutycycle_counter_reg(4),
      O => \channel_3_dutycycle_o[1]_i_70_n_0\
    );
\channel_3_dutycycle_o[1]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(4),
      I1 => channel_3_dutycycle_counter_reg(1),
      I2 => channel_3_dutycycle_counter_reg(6),
      I3 => channel_3_dutycycle_counter_reg(7),
      I4 => channel_3_dutycycle_counter_reg(2),
      I5 => channel_3_dutycycle_counter_reg(5),
      O => \channel_3_dutycycle_o[1]_i_71_n_0\
    );
\channel_3_dutycycle_o[1]_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(6),
      I1 => channel_3_dutycycle_counter_reg(1),
      I2 => channel_3_dutycycle_counter_reg(4),
      I3 => channel_3_dutycycle_counter_reg(5),
      I4 => channel_3_dutycycle_counter_reg(0),
      O => \channel_3_dutycycle_o[1]_i_72_n_0\
    );
\channel_3_dutycycle_o[1]_i_73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(0),
      I1 => channel_3_dutycycle_counter_reg(5),
      I2 => channel_3_dutycycle_counter_reg(3),
      O => \channel_3_dutycycle_o[1]_i_73_n_0\
    );
\channel_3_dutycycle_o[1]_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(2),
      I1 => channel_3_dutycycle_counter_reg(4),
      O => \channel_3_dutycycle_o[1]_i_74_n_0\
    );
\channel_3_dutycycle_o[1]_i_75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(2),
      I1 => channel_3_dutycycle_counter_reg(0),
      I2 => channel_3_dutycycle_counter_reg(4),
      O => \channel_3_dutycycle_o[1]_i_75_n_0\
    );
\channel_3_dutycycle_o[1]_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(2),
      I1 => channel_3_dutycycle_counter_reg(0),
      I2 => channel_3_dutycycle_counter_reg(4),
      O => \channel_3_dutycycle_o[1]_i_76_n_0\
    );
\channel_3_dutycycle_o[1]_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(2),
      I1 => channel_3_dutycycle_counter_reg(0),
      O => \channel_3_dutycycle_o[1]_i_77_n_0\
    );
\channel_3_dutycycle_o[1]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(4),
      I1 => channel_3_dutycycle_counter_reg(0),
      I2 => channel_3_dutycycle_counter_reg(2),
      I3 => channel_3_dutycycle_counter_reg(3),
      I4 => channel_3_dutycycle_counter_reg(1),
      I5 => channel_3_dutycycle_counter_reg(5),
      O => \channel_3_dutycycle_o[1]_i_78_n_0\
    );
\channel_3_dutycycle_o[1]_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(2),
      I1 => channel_3_dutycycle_counter_reg(0),
      I2 => channel_3_dutycycle_counter_reg(4),
      I3 => channel_3_dutycycle_counter_reg(1),
      I4 => channel_3_dutycycle_counter_reg(3),
      O => \channel_3_dutycycle_o[1]_i_79_n_0\
    );
\channel_3_dutycycle_o[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[5]_i_12_n_4\,
      I1 => \channel_3_dutycycle_o_reg[5]_i_11_n_6\,
      I2 => channel_3_dutycycle_counter_reg(8),
      I3 => \channel_3_dutycycle_o[1]_i_4_n_0\,
      O => \channel_3_dutycycle_o[1]_i_8_n_0\
    );
\channel_3_dutycycle_o[1]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(0),
      I1 => channel_3_dutycycle_counter_reg(2),
      I2 => channel_3_dutycycle_counter_reg(1),
      I3 => channel_3_dutycycle_counter_reg(3),
      O => \channel_3_dutycycle_o[1]_i_80_n_0\
    );
\channel_3_dutycycle_o[1]_i_81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(2),
      I1 => channel_3_dutycycle_counter_reg(0),
      O => \channel_3_dutycycle_o[1]_i_81_n_0\
    );
\channel_3_dutycycle_o[1]_i_82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(1),
      I1 => channel_3_dutycycle_counter_reg(3),
      O => \channel_3_dutycycle_o[1]_i_82_n_0\
    );
\channel_3_dutycycle_o[1]_i_83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(0),
      I1 => channel_3_dutycycle_counter_reg(2),
      O => \channel_3_dutycycle_o[1]_i_83_n_0\
    );
\channel_3_dutycycle_o[1]_i_84\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(1),
      O => \channel_3_dutycycle_o[1]_i_84_n_0\
    );
\channel_3_dutycycle_o[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[5]_i_12_n_5\,
      I1 => \channel_3_dutycycle_o_reg[5]_i_11_n_7\,
      I2 => channel_3_dutycycle_counter_reg(7),
      I3 => \channel_3_dutycycle_o[1]_i_5_n_0\,
      O => \channel_3_dutycycle_o[1]_i_9_n_0\
    );
\channel_3_dutycycle_o[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_3_dutycycle_counter_reg[11]_0\(1),
      I1 => \channel_3_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_3_dutycycle_counter_reg(17),
      I3 => \channel_3_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_3_dutycycle_o_reg[3]_i_2_n_5\,
      O => \channel_3_dutycycle_o[2]_i_1_n_0\
    );
\channel_3_dutycycle_o[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_3_dutycycle_counter_reg[11]_0\(2),
      I1 => \channel_3_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_3_dutycycle_counter_reg(17),
      I3 => \channel_3_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_3_dutycycle_o_reg[3]_i_2_n_4\,
      O => \channel_3_dutycycle_o[3]_i_1_n_0\
    );
\channel_3_dutycycle_o[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^channel_3_dutycycle_counter_reg[7]_0\(0),
      O => \channel_3_dutycycle_o[3]_i_3_n_0\
    );
\channel_3_dutycycle_o[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_3_dutycycle_counter_reg[15]_0\(0),
      I1 => \channel_3_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_3_dutycycle_counter_reg(17),
      I3 => \channel_3_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_3_dutycycle_o_reg[7]_i_2_n_7\,
      O => \channel_3_dutycycle_o[4]_i_1_n_0\
    );
\channel_3_dutycycle_o[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_3_dutycycle_counter_reg[15]_0\(1),
      I1 => \channel_3_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_3_dutycycle_counter_reg(17),
      I3 => \channel_3_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_3_dutycycle_o_reg[7]_i_2_n_6\,
      O => \channel_3_dutycycle_o[5]_i_1_n_0\
    );
\channel_3_dutycycle_o[5]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[9]_i_11_n_7\,
      I1 => \channel_3_dutycycle_o_reg[5]_i_11_n_5\,
      I2 => channel_3_dutycycle_counter_reg(9),
      I3 => \channel_3_dutycycle_o[5]_i_6_n_0\,
      O => \channel_3_dutycycle_o[5]_i_10_n_0\
    );
\channel_3_dutycycle_o[5]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(15),
      I1 => channel_3_dutycycle_counter_reg(17),
      O => \channel_3_dutycycle_o[5]_i_13_n_0\
    );
\channel_3_dutycycle_o[5]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(14),
      I1 => channel_3_dutycycle_counter_reg(16),
      O => \channel_3_dutycycle_o[5]_i_14_n_0\
    );
\channel_3_dutycycle_o[5]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(15),
      I1 => channel_3_dutycycle_counter_reg(13),
      I2 => channel_3_dutycycle_counter_reg(17),
      O => \channel_3_dutycycle_o[5]_i_15_n_0\
    );
\channel_3_dutycycle_o[5]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(16),
      I1 => channel_3_dutycycle_counter_reg(17),
      O => \channel_3_dutycycle_o[5]_i_16_n_0\
    );
\channel_3_dutycycle_o[5]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(17),
      I1 => channel_3_dutycycle_counter_reg(15),
      I2 => channel_3_dutycycle_counter_reg(16),
      O => \channel_3_dutycycle_o[5]_i_17_n_0\
    );
\channel_3_dutycycle_o[5]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(16),
      I1 => channel_3_dutycycle_counter_reg(14),
      I2 => channel_3_dutycycle_counter_reg(17),
      I3 => channel_3_dutycycle_counter_reg(15),
      O => \channel_3_dutycycle_o[5]_i_18_n_0\
    );
\channel_3_dutycycle_o[5]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(17),
      I1 => channel_3_dutycycle_counter_reg(13),
      I2 => channel_3_dutycycle_counter_reg(15),
      I3 => channel_3_dutycycle_counter_reg(16),
      I4 => channel_3_dutycycle_counter_reg(14),
      O => \channel_3_dutycycle_o[5]_i_19_n_0\
    );
\channel_3_dutycycle_o[5]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(14),
      I1 => channel_3_dutycycle_counter_reg(9),
      I2 => channel_3_dutycycle_counter_reg(12),
      O => \channel_3_dutycycle_o[5]_i_20_n_0\
    );
\channel_3_dutycycle_o[5]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(13),
      I1 => channel_3_dutycycle_counter_reg(8),
      I2 => channel_3_dutycycle_counter_reg(11),
      O => \channel_3_dutycycle_o[5]_i_21_n_0\
    );
\channel_3_dutycycle_o[5]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(12),
      I1 => channel_3_dutycycle_counter_reg(7),
      I2 => channel_3_dutycycle_counter_reg(10),
      O => \channel_3_dutycycle_o[5]_i_22_n_0\
    );
\channel_3_dutycycle_o[5]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(11),
      I1 => channel_3_dutycycle_counter_reg(6),
      I2 => channel_3_dutycycle_counter_reg(9),
      O => \channel_3_dutycycle_o[5]_i_23_n_0\
    );
\channel_3_dutycycle_o[5]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(12),
      I1 => channel_3_dutycycle_counter_reg(9),
      I2 => channel_3_dutycycle_counter_reg(14),
      I3 => channel_3_dutycycle_counter_reg(15),
      I4 => channel_3_dutycycle_counter_reg(10),
      I5 => channel_3_dutycycle_counter_reg(13),
      O => \channel_3_dutycycle_o[5]_i_24_n_0\
    );
\channel_3_dutycycle_o[5]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(11),
      I1 => channel_3_dutycycle_counter_reg(8),
      I2 => channel_3_dutycycle_counter_reg(13),
      I3 => channel_3_dutycycle_counter_reg(14),
      I4 => channel_3_dutycycle_counter_reg(9),
      I5 => channel_3_dutycycle_counter_reg(12),
      O => \channel_3_dutycycle_o[5]_i_25_n_0\
    );
\channel_3_dutycycle_o[5]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(10),
      I1 => channel_3_dutycycle_counter_reg(7),
      I2 => channel_3_dutycycle_counter_reg(12),
      I3 => channel_3_dutycycle_counter_reg(13),
      I4 => channel_3_dutycycle_counter_reg(8),
      I5 => channel_3_dutycycle_counter_reg(11),
      O => \channel_3_dutycycle_o[5]_i_26_n_0\
    );
\channel_3_dutycycle_o[5]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(9),
      I1 => channel_3_dutycycle_counter_reg(6),
      I2 => channel_3_dutycycle_counter_reg(11),
      I3 => channel_3_dutycycle_counter_reg(12),
      I4 => channel_3_dutycycle_counter_reg(7),
      I5 => channel_3_dutycycle_counter_reg(10),
      O => \channel_3_dutycycle_o[5]_i_27_n_0\
    );
\channel_3_dutycycle_o[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[9]_i_11_n_5\,
      I1 => \channel_3_dutycycle_o_reg[11]_i_35_n_7\,
      I2 => channel_3_dutycycle_counter_reg(11),
      O => \channel_3_dutycycle_o[5]_i_3_n_0\
    );
\channel_3_dutycycle_o[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[9]_i_11_n_6\,
      I1 => \channel_3_dutycycle_o_reg[5]_i_11_n_4\,
      I2 => channel_3_dutycycle_counter_reg(10),
      O => \channel_3_dutycycle_o[5]_i_4_n_0\
    );
\channel_3_dutycycle_o[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[9]_i_11_n_7\,
      I1 => \channel_3_dutycycle_o_reg[5]_i_11_n_5\,
      I2 => channel_3_dutycycle_counter_reg(9),
      O => \channel_3_dutycycle_o[5]_i_5_n_0\
    );
\channel_3_dutycycle_o[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[5]_i_12_n_4\,
      I1 => \channel_3_dutycycle_o_reg[5]_i_11_n_6\,
      I2 => channel_3_dutycycle_counter_reg(8),
      O => \channel_3_dutycycle_o[5]_i_6_n_0\
    );
\channel_3_dutycycle_o[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_3_dutycycle_o_reg[9]_i_11_n_4\,
      I2 => channel_3_dutycycle_counter_reg(12),
      I3 => \channel_3_dutycycle_o[5]_i_3_n_0\,
      O => \channel_3_dutycycle_o[5]_i_7_n_0\
    );
\channel_3_dutycycle_o[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[9]_i_11_n_5\,
      I1 => \channel_3_dutycycle_o_reg[11]_i_35_n_7\,
      I2 => channel_3_dutycycle_counter_reg(11),
      I3 => \channel_3_dutycycle_o[5]_i_4_n_0\,
      O => \channel_3_dutycycle_o[5]_i_8_n_0\
    );
\channel_3_dutycycle_o[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[9]_i_11_n_6\,
      I1 => \channel_3_dutycycle_o_reg[5]_i_11_n_4\,
      I2 => channel_3_dutycycle_counter_reg(10),
      I3 => \channel_3_dutycycle_o[5]_i_5_n_0\,
      O => \channel_3_dutycycle_o[5]_i_9_n_0\
    );
\channel_3_dutycycle_o[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_3_dutycycle_counter_reg[15]_0\(2),
      I1 => \channel_3_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_3_dutycycle_counter_reg(17),
      I3 => \channel_3_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_3_dutycycle_o_reg[7]_i_2_n_5\,
      O => \channel_3_dutycycle_o[6]_i_1_n_0\
    );
\channel_3_dutycycle_o[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_3_dutycycle_counter_reg[15]_0\(3),
      I1 => \channel_3_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_3_dutycycle_counter_reg(17),
      I3 => \channel_3_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_3_dutycycle_o_reg[7]_i_2_n_4\,
      O => \channel_3_dutycycle_o[7]_i_1_n_0\
    );
\channel_3_dutycycle_o[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_3_dutycycle_counter_reg[16]_0\(0),
      I1 => \channel_3_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_3_dutycycle_counter_reg(17),
      I3 => \channel_3_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_3_dutycycle_o_reg[11]_i_8_n_7\,
      O => \channel_3_dutycycle_o[8]_i_1_n_0\
    );
\channel_3_dutycycle_o[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_3_dutycycle_counter_reg[16]_0\(1),
      I1 => \channel_3_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_3_dutycycle_counter_reg(17),
      I3 => \channel_3_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_3_dutycycle_o_reg[11]_i_8_n_6\,
      O => \channel_3_dutycycle_o[9]_i_1_n_0\
    );
\channel_3_dutycycle_o[9]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_3_dutycycle_o_reg[11]_i_36_n_7\,
      I2 => channel_3_dutycycle_counter_reg(13),
      I3 => \channel_3_dutycycle_o[9]_i_6_n_0\,
      O => \channel_3_dutycycle_o[9]_i_10_n_0\
    );
\channel_3_dutycycle_o[9]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(16),
      I1 => channel_3_dutycycle_counter_reg(13),
      O => \channel_3_dutycycle_o[9]_i_12_n_0\
    );
\channel_3_dutycycle_o[9]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(17),
      I1 => channel_3_dutycycle_counter_reg(12),
      I2 => channel_3_dutycycle_counter_reg(15),
      O => \channel_3_dutycycle_o[9]_i_13_n_0\
    );
\channel_3_dutycycle_o[9]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(16),
      I1 => channel_3_dutycycle_counter_reg(11),
      I2 => channel_3_dutycycle_counter_reg(14),
      O => \channel_3_dutycycle_o[9]_i_14_n_0\
    );
\channel_3_dutycycle_o[9]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(15),
      I1 => channel_3_dutycycle_counter_reg(10),
      I2 => channel_3_dutycycle_counter_reg(13),
      O => \channel_3_dutycycle_o[9]_i_15_n_0\
    );
\channel_3_dutycycle_o[9]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(13),
      I1 => channel_3_dutycycle_counter_reg(16),
      I2 => channel_3_dutycycle_counter_reg(14),
      I3 => channel_3_dutycycle_counter_reg(17),
      O => \channel_3_dutycycle_o[9]_i_16_n_0\
    );
\channel_3_dutycycle_o[9]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(15),
      I1 => channel_3_dutycycle_counter_reg(12),
      I2 => channel_3_dutycycle_counter_reg(17),
      I3 => channel_3_dutycycle_counter_reg(13),
      I4 => channel_3_dutycycle_counter_reg(16),
      O => \channel_3_dutycycle_o[9]_i_17_n_0\
    );
\channel_3_dutycycle_o[9]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(14),
      I1 => channel_3_dutycycle_counter_reg(11),
      I2 => channel_3_dutycycle_counter_reg(16),
      I3 => channel_3_dutycycle_counter_reg(17),
      I4 => channel_3_dutycycle_counter_reg(12),
      I5 => channel_3_dutycycle_counter_reg(15),
      O => \channel_3_dutycycle_o[9]_i_18_n_0\
    );
\channel_3_dutycycle_o[9]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_3_dutycycle_counter_reg(13),
      I1 => channel_3_dutycycle_counter_reg(10),
      I2 => channel_3_dutycycle_counter_reg(15),
      I3 => channel_3_dutycycle_counter_reg(16),
      I4 => channel_3_dutycycle_counter_reg(11),
      I5 => channel_3_dutycycle_counter_reg(14),
      O => \channel_3_dutycycle_o[9]_i_19_n_0\
    );
\channel_3_dutycycle_o[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_3_dutycycle_o_reg[11]_i_36_n_5\,
      I2 => channel_3_dutycycle_counter_reg(15),
      O => \channel_3_dutycycle_o[9]_i_3_n_0\
    );
\channel_3_dutycycle_o[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_3_dutycycle_o_reg[11]_i_36_n_6\,
      I2 => channel_3_dutycycle_counter_reg(14),
      O => \channel_3_dutycycle_o[9]_i_4_n_0\
    );
\channel_3_dutycycle_o[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_3_dutycycle_o_reg[11]_i_36_n_7\,
      I2 => channel_3_dutycycle_counter_reg(13),
      O => \channel_3_dutycycle_o[9]_i_5_n_0\
    );
\channel_3_dutycycle_o[9]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_3_dutycycle_o_reg[9]_i_11_n_4\,
      I2 => channel_3_dutycycle_counter_reg(12),
      O => \channel_3_dutycycle_o[9]_i_6_n_0\
    );
\channel_3_dutycycle_o[9]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_3_dutycycle_o_reg[11]_i_36_n_4\,
      I2 => channel_3_dutycycle_counter_reg(16),
      I3 => \channel_3_dutycycle_o[9]_i_3_n_0\,
      O => \channel_3_dutycycle_o[9]_i_7_n_0\
    );
\channel_3_dutycycle_o[9]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_3_dutycycle_o_reg[11]_i_36_n_5\,
      I2 => channel_3_dutycycle_counter_reg(15),
      I3 => \channel_3_dutycycle_o[9]_i_4_n_0\,
      O => \channel_3_dutycycle_o[9]_i_8_n_0\
    );
\channel_3_dutycycle_o[9]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_3_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_3_dutycycle_o_reg[11]_i_36_n_6\,
      I2 => channel_3_dutycycle_counter_reg(14),
      I3 => \channel_3_dutycycle_o[9]_i_5_n_0\,
      O => \channel_3_dutycycle_o[9]_i_9_n_0\
    );
\channel_3_dutycycle_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_3_dutycycle_o[11]_i_2_n_0\,
      D => \channel_3_dutycycle_o[0]_i_1_n_0\,
      Q => \channel_3_dutycycle_o_reg[11]_0\(0),
      R => \channel_3_dutycycle_o[11]_i_1_n_0\
    );
\channel_3_dutycycle_o_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_3_dutycycle_o[11]_i_2_n_0\,
      D => \channel_3_dutycycle_o[10]_i_1_n_0\,
      Q => \channel_3_dutycycle_o_reg[11]_0\(10),
      R => \channel_3_dutycycle_o[11]_i_1_n_0\
    );
\channel_3_dutycycle_o_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_3_dutycycle_o[11]_i_2_n_0\,
      D => \channel_3_dutycycle_o[11]_i_3_n_0\,
      Q => \channel_3_dutycycle_o_reg[11]_0\(11),
      R => \channel_3_dutycycle_o[11]_i_1_n_0\
    );
\channel_3_dutycycle_o_reg[11]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o_reg[11]_i_38_n_0\,
      CO(3) => \channel_3_dutycycle_o_reg[11]_i_19_n_0\,
      CO(2) => \channel_3_dutycycle_o_reg[11]_i_19_n_1\,
      CO(1) => \channel_3_dutycycle_o_reg[11]_i_19_n_2\,
      CO(0) => \channel_3_dutycycle_o_reg[11]_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \channel_3_dutycycle_o[11]_i_39_n_0\,
      DI(2) => \channel_3_dutycycle_o[11]_i_40_n_0\,
      DI(1) => \channel_3_dutycycle_o[11]_i_41_n_0\,
      DI(0) => \channel_3_dutycycle_o[11]_i_42_n_0\,
      O(3 downto 0) => \NLW_channel_3_dutycycle_o_reg[11]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_3_dutycycle_o[11]_i_43_n_0\,
      S(2) => \channel_3_dutycycle_o[11]_i_44_n_0\,
      S(1) => \channel_3_dutycycle_o[11]_i_45_n_0\,
      S(0) => \channel_3_dutycycle_o[11]_i_46_n_0\
    );
\channel_3_dutycycle_o_reg[11]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o_reg[11]_i_56_n_0\,
      CO(3) => \channel_3_dutycycle_o_reg[11]_i_30_n_0\,
      CO(2) => \channel_3_dutycycle_o_reg[11]_i_30_n_1\,
      CO(1) => \channel_3_dutycycle_o_reg[11]_i_30_n_2\,
      CO(0) => \channel_3_dutycycle_o_reg[11]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \channel_3_dutycycle_o[11]_i_57_n_0\,
      DI(1) => \channel_3_dutycycle_o[11]_i_58_n_0\,
      DI(0) => channel_3_timeout_counter_reg(9),
      O(3 downto 0) => \NLW_channel_3_dutycycle_o_reg[11]_i_30_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_3_dutycycle_o[11]_i_59_n_0\,
      S(2) => \channel_3_dutycycle_o[11]_i_60_n_0\,
      S(1) => \channel_3_dutycycle_o[11]_i_61_n_0\,
      S(0) => \channel_3_dutycycle_o[11]_i_62_n_0\
    );
\channel_3_dutycycle_o_reg[11]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o_reg[5]_i_11_n_0\,
      CO(3 downto 2) => \NLW_channel_3_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \channel_3_dutycycle_o_reg[11]_i_35_n_2\,
      CO(0) => \NLW_channel_3_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => channel_3_dutycycle_counter_reg(17),
      O(3 downto 1) => \NLW_channel_3_dutycycle_o_reg[11]_i_35_O_UNCONNECTED\(3 downto 1),
      O(0) => \channel_3_dutycycle_o_reg[11]_i_35_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \channel_3_dutycycle_o[11]_i_63_n_0\
    );
\channel_3_dutycycle_o_reg[11]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o_reg[9]_i_11_n_0\,
      CO(3) => \channel_3_dutycycle_o_reg[11]_i_36_n_0\,
      CO(2) => \channel_3_dutycycle_o_reg[11]_i_36_n_1\,
      CO(1) => \channel_3_dutycycle_o_reg[11]_i_36_n_2\,
      CO(0) => \channel_3_dutycycle_o_reg[11]_i_36_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => channel_3_dutycycle_counter_reg(17 downto 15),
      DI(0) => \channel_3_dutycycle_o[11]_i_64_n_0\,
      O(3) => \channel_3_dutycycle_o_reg[11]_i_36_n_4\,
      O(2) => \channel_3_dutycycle_o_reg[11]_i_36_n_5\,
      O(1) => \channel_3_dutycycle_o_reg[11]_i_36_n_6\,
      O(0) => \channel_3_dutycycle_o_reg[11]_i_36_n_7\,
      S(3) => \channel_3_dutycycle_o[11]_i_65_n_0\,
      S(2) => \channel_3_dutycycle_o[11]_i_66_n_0\,
      S(1) => \channel_3_dutycycle_o[11]_i_67_n_0\,
      S(0) => \channel_3_dutycycle_o[11]_i_68_n_0\
    );
\channel_3_dutycycle_o_reg[11]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o_reg[11]_i_36_n_0\,
      CO(3 downto 1) => \NLW_channel_3_dutycycle_o_reg[11]_i_37_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_3_dutycycle_o_reg[11]_i_37_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_channel_3_dutycycle_o_reg[11]_i_37_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\channel_3_dutycycle_o_reg[11]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o_reg[11]_i_69_n_0\,
      CO(3) => \channel_3_dutycycle_o_reg[11]_i_38_n_0\,
      CO(2) => \channel_3_dutycycle_o_reg[11]_i_38_n_1\,
      CO(1) => \channel_3_dutycycle_o_reg[11]_i_38_n_2\,
      CO(0) => \channel_3_dutycycle_o_reg[11]_i_38_n_3\,
      CYINIT => '0',
      DI(3) => \channel_3_dutycycle_o[11]_i_70_n_0\,
      DI(2) => \channel_3_dutycycle_o[11]_i_71_n_0\,
      DI(1) => \channel_3_dutycycle_o[11]_i_72_n_0\,
      DI(0) => \channel_3_dutycycle_o[11]_i_73_n_0\,
      O(3 downto 0) => \NLW_channel_3_dutycycle_o_reg[11]_i_38_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_3_dutycycle_o[11]_i_74_n_0\,
      S(2) => \channel_3_dutycycle_o[11]_i_75_n_0\,
      S(1) => \channel_3_dutycycle_o[11]_i_76_n_0\,
      S(0) => \channel_3_dutycycle_o[11]_i_77_n_0\
    );
\channel_3_dutycycle_o_reg[11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o_reg[11]_i_9_n_0\,
      CO(3) => \channel_3_dutycycle_o_reg[11]_i_4_n_0\,
      CO(2) => \channel_3_dutycycle_o_reg[11]_i_4_n_1\,
      CO(1) => \channel_3_dutycycle_o_reg[11]_i_4_n_2\,
      CO(0) => \channel_3_dutycycle_o_reg[11]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \channel_3_dutycycle_o[11]_i_10_n_0\,
      DI(2) => \channel_3_dutycycle_o[11]_i_11_n_0\,
      DI(1) => channel_3_timeout_counter_reg(27),
      DI(0) => channel_3_timeout_counter_reg(25),
      O(3 downto 0) => \NLW_channel_3_dutycycle_o_reg[11]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_3_dutycycle_o[11]_i_12_n_0\,
      S(2) => \channel_3_dutycycle_o[11]_i_13_n_0\,
      S(1) => \channel_3_dutycycle_o[11]_i_14_n_0\,
      S(0) => \channel_3_dutycycle_o[11]_i_15_n_0\
    );
\channel_3_dutycycle_o_reg[11]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o_reg[9]_i_2_n_0\,
      CO(3 downto 1) => \NLW_channel_3_dutycycle_o_reg[11]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_3_dutycycle_o_reg[11]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channel_3_dutycycle_o[11]_i_16_n_0\,
      O(3 downto 2) => \NLW_channel_3_dutycycle_o_reg[11]_i_5_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^channel_3_dutycycle_counter_reg[16]_0\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \channel_3_dutycycle_o[11]_i_17_n_0\,
      S(0) => \channel_3_dutycycle_o[11]_i_18_n_0\
    );
\channel_3_dutycycle_o_reg[11]_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_3_dutycycle_o_reg[11]_i_56_n_0\,
      CO(2) => \channel_3_dutycycle_o_reg[11]_i_56_n_1\,
      CO(1) => \channel_3_dutycycle_o_reg[11]_i_56_n_2\,
      CO(0) => \channel_3_dutycycle_o_reg[11]_i_56_n_3\,
      CYINIT => '1',
      DI(3) => \channel_3_dutycycle_o[11]_i_87_n_0\,
      DI(2) => \channel_3_dutycycle_o[11]_i_88_n_0\,
      DI(1) => \channel_3_dutycycle_o[11]_i_89_n_0\,
      DI(0) => \channel_3_dutycycle_o[11]_i_90_n_0\,
      O(3 downto 0) => \NLW_channel_3_dutycycle_o_reg[11]_i_56_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_3_dutycycle_o[11]_i_91_n_0\,
      S(2) => \channel_3_dutycycle_o[11]_i_92_n_0\,
      S(1) => \channel_3_dutycycle_o[11]_i_93_n_0\,
      S(0) => \channel_3_dutycycle_o[11]_i_94_n_0\
    );
\channel_3_dutycycle_o_reg[11]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o_reg[11]_i_19_n_0\,
      CO(3) => \channel_3_dutycycle_o_reg[11]_i_6_n_0\,
      CO(2) => \channel_3_dutycycle_o_reg[11]_i_6_n_1\,
      CO(1) => \channel_3_dutycycle_o_reg[11]_i_6_n_2\,
      CO(0) => \channel_3_dutycycle_o_reg[11]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \channel_3_dutycycle_o[11]_i_20_n_0\,
      DI(2) => \channel_3_dutycycle_o[11]_i_21_n_0\,
      DI(1) => \channel_3_dutycycle_o[11]_i_22_n_0\,
      DI(0) => \channel_3_dutycycle_o[11]_i_23_n_0\,
      O(3 downto 0) => \NLW_channel_3_dutycycle_o_reg[11]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_3_dutycycle_o[11]_i_24_n_0\,
      S(2) => \channel_3_dutycycle_o[11]_i_25_n_0\,
      S(1) => \channel_3_dutycycle_o[11]_i_26_n_0\,
      S(0) => \channel_3_dutycycle_o[11]_i_27_n_0\
    );
\channel_3_dutycycle_o_reg[11]_i_69\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_3_dutycycle_o_reg[11]_i_69_n_0\,
      CO(2) => \channel_3_dutycycle_o_reg[11]_i_69_n_1\,
      CO(1) => \channel_3_dutycycle_o_reg[11]_i_69_n_2\,
      CO(0) => \channel_3_dutycycle_o_reg[11]_i_69_n_3\,
      CYINIT => '0',
      DI(3) => \channel_3_dutycycle_o[11]_i_95_n_0\,
      DI(2) => \channel_3_dutycycle_o[11]_i_96_n_0\,
      DI(1) => \channel_3_dutycycle_o[11]_i_97_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_channel_3_dutycycle_o_reg[11]_i_69_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_3_dutycycle_o[11]_i_98_n_0\,
      S(2) => \channel_3_dutycycle_o[11]_i_99_n_0\,
      S(1) => \channel_3_dutycycle_o[11]_i_100_n_0\,
      S(0) => \channel_3_dutycycle_o[11]_i_101_n_0\
    );
\channel_3_dutycycle_o_reg[11]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o_reg[7]_i_2_n_0\,
      CO(3) => \NLW_channel_3_dutycycle_o_reg[11]_i_8_CO_UNCONNECTED\(3),
      CO(2) => \channel_3_dutycycle_o_reg[11]_i_8_n_1\,
      CO(1) => \channel_3_dutycycle_o_reg[11]_i_8_n_2\,
      CO(0) => \channel_3_dutycycle_o_reg[11]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_3_dutycycle_o_reg[11]_i_8_n_4\,
      O(2) => \channel_3_dutycycle_o_reg[11]_i_8_n_5\,
      O(1) => \channel_3_dutycycle_o_reg[11]_i_8_n_6\,
      O(0) => \channel_3_dutycycle_o_reg[11]_i_8_n_7\,
      S(3 downto 0) => \^channel_3_dutycycle_counter_reg[16]_0\(3 downto 0)
    );
\channel_3_dutycycle_o_reg[11]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o_reg[11]_i_30_n_0\,
      CO(3) => \channel_3_dutycycle_o_reg[11]_i_9_n_0\,
      CO(2) => \channel_3_dutycycle_o_reg[11]_i_9_n_1\,
      CO(1) => \channel_3_dutycycle_o_reg[11]_i_9_n_2\,
      CO(0) => \channel_3_dutycycle_o_reg[11]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => channel_3_timeout_counter_reg(19),
      DI(0) => channel_3_timeout_counter_reg(17),
      O(3 downto 0) => \NLW_channel_3_dutycycle_o_reg[11]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_3_dutycycle_o[11]_i_31_n_0\,
      S(2) => \channel_3_dutycycle_o[11]_i_32_n_0\,
      S(1) => \channel_3_dutycycle_o[11]_i_33_n_0\,
      S(0) => \channel_3_dutycycle_o[11]_i_34_n_0\
    );
\channel_3_dutycycle_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_3_dutycycle_o[11]_i_2_n_0\,
      D => \channel_3_dutycycle_o[1]_i_1_n_0\,
      Q => \channel_3_dutycycle_o_reg[11]_0\(1),
      R => \channel_3_dutycycle_o[11]_i_1_n_0\
    );
\channel_3_dutycycle_o_reg[1]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o_reg[1]_i_3_0\(0),
      CO(3) => \channel_3_dutycycle_o_reg[1]_i_12_n_0\,
      CO(2) => \channel_3_dutycycle_o_reg[1]_i_12_n_1\,
      CO(1) => \channel_3_dutycycle_o_reg[1]_i_12_n_2\,
      CO(0) => \channel_3_dutycycle_o_reg[1]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => channel_3_dutycycle_counter_reg(0),
      DI(2 downto 0) => \^channel_3_dutycycle_counter_reg[10]_0\(2 downto 0),
      O(3 downto 0) => \NLW_channel_3_dutycycle_o_reg[1]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_3_dutycycle_o[1]_i_26_n_0\,
      S(2 downto 0) => \channel_3_dutycycle_o_reg[1]_i_3_1\(2 downto 0)
    );
\channel_3_dutycycle_o_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o_reg[1]_i_3_n_0\,
      CO(3) => \channel_3_dutycycle_o_reg[1]_i_2_n_0\,
      CO(2) => \channel_3_dutycycle_o_reg[1]_i_2_n_1\,
      CO(1) => \channel_3_dutycycle_o_reg[1]_i_2_n_2\,
      CO(0) => \channel_3_dutycycle_o_reg[1]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_3_dutycycle_o[1]_i_4_n_0\,
      DI(2) => \channel_3_dutycycle_o[1]_i_5_n_0\,
      DI(1) => \channel_3_dutycycle_o[1]_i_6_n_0\,
      DI(0) => \channel_3_dutycycle_o[1]_i_7_n_0\,
      O(3) => \^channel_3_dutycycle_counter_reg[11]_0\(0),
      O(2) => \^channel_3_dutycycle_counter_reg[7]_0\(0),
      O(1 downto 0) => \NLW_channel_3_dutycycle_o_reg[1]_i_2_O_UNCONNECTED\(1 downto 0),
      S(3) => \channel_3_dutycycle_o[1]_i_8_n_0\,
      S(2) => \channel_3_dutycycle_o[1]_i_9_n_0\,
      S(1) => \channel_3_dutycycle_o[1]_i_10_n_0\,
      S(0) => \channel_3_dutycycle_o[1]_i_11_n_0\
    );
\channel_3_dutycycle_o_reg[1]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o_reg[1]_i_24_n_0\,
      CO(3) => \channel_3_dutycycle_o_reg[1]_i_21_n_0\,
      CO(2) => \channel_3_dutycycle_o_reg[1]_i_21_n_1\,
      CO(1) => \channel_3_dutycycle_o_reg[1]_i_21_n_2\,
      CO(0) => \channel_3_dutycycle_o_reg[1]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \channel_3_dutycycle_o[1]_i_31_n_0\,
      DI(2) => \channel_3_dutycycle_o[1]_i_32_n_0\,
      DI(1) => \channel_3_dutycycle_o[1]_i_33_n_0\,
      DI(0) => \channel_3_dutycycle_o[1]_i_34_n_0\,
      O(3) => \channel_3_dutycycle_o_reg[1]_i_21_n_4\,
      O(2) => \channel_3_dutycycle_o_reg[1]_i_21_n_5\,
      O(1) => \channel_3_dutycycle_o_reg[1]_i_21_n_6\,
      O(0) => \channel_3_dutycycle_o_reg[1]_i_21_n_7\,
      S(3) => \channel_3_dutycycle_o[1]_i_35_n_0\,
      S(2) => \channel_3_dutycycle_o[1]_i_36_n_0\,
      S(1) => \channel_3_dutycycle_o[1]_i_37_n_0\,
      S(0) => \channel_3_dutycycle_o[1]_i_38_n_0\
    );
\channel_3_dutycycle_o_reg[1]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o_reg[1]_i_30_n_0\,
      CO(3) => \channel_3_dutycycle_o_reg[1]_i_22_n_0\,
      CO(2) => \channel_3_dutycycle_o_reg[1]_i_22_n_1\,
      CO(1) => \channel_3_dutycycle_o_reg[1]_i_22_n_2\,
      CO(0) => \channel_3_dutycycle_o_reg[1]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \channel_3_dutycycle_o[1]_i_39_n_0\,
      DI(2) => \channel_3_dutycycle_o[1]_i_40_n_0\,
      DI(1) => \channel_3_dutycycle_o[1]_i_41_n_0\,
      DI(0) => \channel_3_dutycycle_o[1]_i_42_n_0\,
      O(3) => \channel_3_dutycycle_o_reg[1]_i_22_n_4\,
      O(2) => \channel_3_dutycycle_o_reg[1]_i_22_n_5\,
      O(1) => \channel_3_dutycycle_o_reg[1]_i_22_n_6\,
      O(0) => \channel_3_dutycycle_o_reg[1]_i_22_n_7\,
      S(3) => \channel_3_dutycycle_o[1]_i_43_n_0\,
      S(2) => \channel_3_dutycycle_o[1]_i_44_n_0\,
      S(1) => \channel_3_dutycycle_o[1]_i_45_n_0\,
      S(0) => \channel_3_dutycycle_o[1]_i_46_n_0\
    );
\channel_3_dutycycle_o_reg[1]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o_reg[1]_i_25_n_0\,
      CO(3) => \channel_3_dutycycle_o_reg[1]_i_24_n_0\,
      CO(2) => \channel_3_dutycycle_o_reg[1]_i_24_n_1\,
      CO(1) => \channel_3_dutycycle_o_reg[1]_i_24_n_2\,
      CO(0) => \channel_3_dutycycle_o_reg[1]_i_24_n_3\,
      CYINIT => '0',
      DI(3) => \channel_3_dutycycle_o[1]_i_52_n_0\,
      DI(2) => \channel_3_dutycycle_o[1]_i_53_n_0\,
      DI(1) => \channel_3_dutycycle_o[1]_i_54_n_0\,
      DI(0) => \channel_3_dutycycle_o[1]_i_55_n_0\,
      O(3) => \channel_3_dutycycle_o_reg[1]_i_24_n_4\,
      O(2) => \channel_3_dutycycle_o_reg[1]_i_24_n_5\,
      O(1) => \channel_3_dutycycle_o_reg[1]_i_24_n_6\,
      O(0) => \^channel_3_dutycycle_counter_reg[10]_0\(2),
      S(3) => \channel_3_dutycycle_o[1]_i_56_n_0\,
      S(2) => \channel_3_dutycycle_o[1]_i_57_n_0\,
      S(1) => \channel_3_dutycycle_o[1]_i_58_n_0\,
      S(0) => \channel_3_dutycycle_o[1]_i_59_n_0\
    );
\channel_3_dutycycle_o_reg[1]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o_reg[1]_i_47_n_0\,
      CO(3) => \channel_3_dutycycle_o_reg[1]_i_25_n_0\,
      CO(2) => \channel_3_dutycycle_o_reg[1]_i_25_n_1\,
      CO(1) => \channel_3_dutycycle_o_reg[1]_i_25_n_2\,
      CO(0) => \channel_3_dutycycle_o_reg[1]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \channel_3_dutycycle_o[1]_i_60_n_0\,
      DI(2) => \channel_3_dutycycle_o[1]_i_61_n_0\,
      DI(1) => \channel_3_dutycycle_o[1]_i_62_n_0\,
      DI(0) => \channel_3_dutycycle_o[1]_i_63_n_0\,
      O(3 downto 2) => \^channel_3_dutycycle_counter_reg[10]_0\(1 downto 0),
      O(1 downto 0) => \channel_3_dutycycle_counter_reg[6]_0\(3 downto 2),
      S(3) => \channel_3_dutycycle_o[1]_i_64_n_0\,
      S(2) => \channel_3_dutycycle_o[1]_i_65_n_0\,
      S(1) => \channel_3_dutycycle_o[1]_i_66_n_0\,
      S(0) => \channel_3_dutycycle_o[1]_i_67_n_0\
    );
\channel_3_dutycycle_o_reg[1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o_reg[1]_i_12_n_0\,
      CO(3) => \channel_3_dutycycle_o_reg[1]_i_3_n_0\,
      CO(2) => \channel_3_dutycycle_o_reg[1]_i_3_n_1\,
      CO(1) => \channel_3_dutycycle_o_reg[1]_i_3_n_2\,
      CO(0) => \channel_3_dutycycle_o_reg[1]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \channel_3_dutycycle_o[1]_i_13_n_0\,
      DI(2) => \channel_3_dutycycle_o[1]_i_14_n_0\,
      DI(1) => \channel_3_dutycycle_o[1]_i_15_n_0\,
      DI(0) => \channel_3_dutycycle_o[1]_i_16_n_0\,
      O(3 downto 0) => \NLW_channel_3_dutycycle_o_reg[1]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_3_dutycycle_o[1]_i_17_n_0\,
      S(2) => \channel_3_dutycycle_o[1]_i_18_n_0\,
      S(1) => \channel_3_dutycycle_o[1]_i_19_n_0\,
      S(0) => \channel_3_dutycycle_o[1]_i_20_n_0\
    );
\channel_3_dutycycle_o_reg[1]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o_reg[1]_i_68_n_0\,
      CO(3) => \channel_3_dutycycle_o_reg[1]_i_30_n_0\,
      CO(2) => \channel_3_dutycycle_o_reg[1]_i_30_n_1\,
      CO(1) => \channel_3_dutycycle_o_reg[1]_i_30_n_2\,
      CO(0) => \channel_3_dutycycle_o_reg[1]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \channel_3_dutycycle_o[1]_i_69_n_0\,
      DI(2) => \channel_3_dutycycle_o[1]_i_70_n_0\,
      DI(1 downto 0) => channel_3_dutycycle_counter_reg(3 downto 2),
      O(3) => \channel_3_dutycycle_o_reg[1]_i_30_n_4\,
      O(2 downto 0) => \channel_3_dutycycle_counter_reg[3]_0\(2 downto 0),
      S(3) => \channel_3_dutycycle_o[1]_i_71_n_0\,
      S(2) => \channel_3_dutycycle_o[1]_i_72_n_0\,
      S(1) => \channel_3_dutycycle_o[1]_i_73_n_0\,
      S(0) => \channel_3_dutycycle_o[1]_i_74_n_0\
    );
\channel_3_dutycycle_o_reg[1]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_3_dutycycle_o_reg[1]_i_47_n_0\,
      CO(2) => \channel_3_dutycycle_o_reg[1]_i_47_n_1\,
      CO(1) => \channel_3_dutycycle_o_reg[1]_i_47_n_2\,
      CO(0) => \channel_3_dutycycle_o_reg[1]_i_47_n_3\,
      CYINIT => '0',
      DI(3) => \channel_3_dutycycle_o[1]_i_75_n_0\,
      DI(2) => \channel_3_dutycycle_o[1]_i_76_n_0\,
      DI(1) => \channel_3_dutycycle_o[1]_i_77_n_0\,
      DI(0) => '0',
      O(3 downto 2) => \channel_3_dutycycle_counter_reg[6]_0\(1 downto 0),
      O(1 downto 0) => \NLW_channel_3_dutycycle_o_reg[1]_i_47_O_UNCONNECTED\(1 downto 0),
      S(3) => \channel_3_dutycycle_o[1]_i_78_n_0\,
      S(2) => \channel_3_dutycycle_o[1]_i_79_n_0\,
      S(1) => \channel_3_dutycycle_o[1]_i_80_n_0\,
      S(0) => \channel_3_dutycycle_o[1]_i_81_n_0\
    );
\channel_3_dutycycle_o_reg[1]_i_68\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_3_dutycycle_o_reg[1]_i_68_n_0\,
      CO(2) => \channel_3_dutycycle_o_reg[1]_i_68_n_1\,
      CO(1) => \channel_3_dutycycle_o_reg[1]_i_68_n_2\,
      CO(0) => \channel_3_dutycycle_o_reg[1]_i_68_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => channel_3_dutycycle_counter_reg(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3 downto 0) => \channel_3_dutycycle_counter_reg[1]_0\(3 downto 0),
      S(3) => \channel_3_dutycycle_o[1]_i_82_n_0\,
      S(2) => \channel_3_dutycycle_o[1]_i_83_n_0\,
      S(1) => \channel_3_dutycycle_o[1]_i_84_n_0\,
      S(0) => channel_3_dutycycle_counter_reg(0)
    );
\channel_3_dutycycle_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_3_dutycycle_o[11]_i_2_n_0\,
      D => \channel_3_dutycycle_o[2]_i_1_n_0\,
      Q => \channel_3_dutycycle_o_reg[11]_0\(2),
      R => \channel_3_dutycycle_o[11]_i_1_n_0\
    );
\channel_3_dutycycle_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_3_dutycycle_o[11]_i_2_n_0\,
      D => \channel_3_dutycycle_o[3]_i_1_n_0\,
      Q => \channel_3_dutycycle_o_reg[11]_0\(3),
      R => \channel_3_dutycycle_o[11]_i_1_n_0\
    );
\channel_3_dutycycle_o_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_3_dutycycle_o_reg[3]_i_2_n_0\,
      CO(2) => \channel_3_dutycycle_o_reg[3]_i_2_n_1\,
      CO(1) => \channel_3_dutycycle_o_reg[3]_i_2_n_2\,
      CO(0) => \channel_3_dutycycle_o_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \channel_3_dutycycle_o_reg[3]_i_2_n_4\,
      O(2) => \channel_3_dutycycle_o_reg[3]_i_2_n_5\,
      O(1) => \channel_3_dutycycle_o_reg[3]_i_2_n_6\,
      O(0) => \channel_3_dutycycle_o_reg[3]_i_2_n_7\,
      S(3 downto 1) => \^channel_3_dutycycle_counter_reg[11]_0\(2 downto 0),
      S(0) => \channel_3_dutycycle_o[3]_i_3_n_0\
    );
\channel_3_dutycycle_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_3_dutycycle_o[11]_i_2_n_0\,
      D => \channel_3_dutycycle_o[4]_i_1_n_0\,
      Q => \channel_3_dutycycle_o_reg[11]_0\(4),
      R => \channel_3_dutycycle_o[11]_i_1_n_0\
    );
\channel_3_dutycycle_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_3_dutycycle_o[11]_i_2_n_0\,
      D => \channel_3_dutycycle_o[5]_i_1_n_0\,
      Q => \channel_3_dutycycle_o_reg[11]_0\(5),
      R => \channel_3_dutycycle_o[11]_i_1_n_0\
    );
\channel_3_dutycycle_o_reg[5]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o_reg[1]_i_21_n_0\,
      CO(3) => \channel_3_dutycycle_o_reg[5]_i_11_n_0\,
      CO(2) => \channel_3_dutycycle_o_reg[5]_i_11_n_1\,
      CO(1) => \channel_3_dutycycle_o_reg[5]_i_11_n_2\,
      CO(0) => \channel_3_dutycycle_o_reg[5]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => channel_3_dutycycle_counter_reg(16),
      DI(2) => \channel_3_dutycycle_o[5]_i_13_n_0\,
      DI(1) => \channel_3_dutycycle_o[5]_i_14_n_0\,
      DI(0) => \channel_3_dutycycle_o[5]_i_15_n_0\,
      O(3) => \channel_3_dutycycle_o_reg[5]_i_11_n_4\,
      O(2) => \channel_3_dutycycle_o_reg[5]_i_11_n_5\,
      O(1) => \channel_3_dutycycle_o_reg[5]_i_11_n_6\,
      O(0) => \channel_3_dutycycle_o_reg[5]_i_11_n_7\,
      S(3) => \channel_3_dutycycle_o[5]_i_16_n_0\,
      S(2) => \channel_3_dutycycle_o[5]_i_17_n_0\,
      S(1) => \channel_3_dutycycle_o[5]_i_18_n_0\,
      S(0) => \channel_3_dutycycle_o[5]_i_19_n_0\
    );
\channel_3_dutycycle_o_reg[5]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o_reg[1]_i_22_n_0\,
      CO(3) => \channel_3_dutycycle_o_reg[5]_i_12_n_0\,
      CO(2) => \channel_3_dutycycle_o_reg[5]_i_12_n_1\,
      CO(1) => \channel_3_dutycycle_o_reg[5]_i_12_n_2\,
      CO(0) => \channel_3_dutycycle_o_reg[5]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \channel_3_dutycycle_o[5]_i_20_n_0\,
      DI(2) => \channel_3_dutycycle_o[5]_i_21_n_0\,
      DI(1) => \channel_3_dutycycle_o[5]_i_22_n_0\,
      DI(0) => \channel_3_dutycycle_o[5]_i_23_n_0\,
      O(3) => \channel_3_dutycycle_o_reg[5]_i_12_n_4\,
      O(2) => \channel_3_dutycycle_o_reg[5]_i_12_n_5\,
      O(1) => \channel_3_dutycycle_o_reg[5]_i_12_n_6\,
      O(0) => \channel_3_dutycycle_o_reg[5]_i_12_n_7\,
      S(3) => \channel_3_dutycycle_o[5]_i_24_n_0\,
      S(2) => \channel_3_dutycycle_o[5]_i_25_n_0\,
      S(1) => \channel_3_dutycycle_o[5]_i_26_n_0\,
      S(0) => \channel_3_dutycycle_o[5]_i_27_n_0\
    );
\channel_3_dutycycle_o_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o_reg[1]_i_2_n_0\,
      CO(3) => \channel_3_dutycycle_o_reg[5]_i_2_n_0\,
      CO(2) => \channel_3_dutycycle_o_reg[5]_i_2_n_1\,
      CO(1) => \channel_3_dutycycle_o_reg[5]_i_2_n_2\,
      CO(0) => \channel_3_dutycycle_o_reg[5]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_3_dutycycle_o[5]_i_3_n_0\,
      DI(2) => \channel_3_dutycycle_o[5]_i_4_n_0\,
      DI(1) => \channel_3_dutycycle_o[5]_i_5_n_0\,
      DI(0) => \channel_3_dutycycle_o[5]_i_6_n_0\,
      O(3 downto 2) => \^channel_3_dutycycle_counter_reg[15]_0\(1 downto 0),
      O(1 downto 0) => \^channel_3_dutycycle_counter_reg[11]_0\(2 downto 1),
      S(3) => \channel_3_dutycycle_o[5]_i_7_n_0\,
      S(2) => \channel_3_dutycycle_o[5]_i_8_n_0\,
      S(1) => \channel_3_dutycycle_o[5]_i_9_n_0\,
      S(0) => \channel_3_dutycycle_o[5]_i_10_n_0\
    );
\channel_3_dutycycle_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_3_dutycycle_o[11]_i_2_n_0\,
      D => \channel_3_dutycycle_o[6]_i_1_n_0\,
      Q => \channel_3_dutycycle_o_reg[11]_0\(6),
      R => \channel_3_dutycycle_o[11]_i_1_n_0\
    );
\channel_3_dutycycle_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_3_dutycycle_o[11]_i_2_n_0\,
      D => \channel_3_dutycycle_o[7]_i_1_n_0\,
      Q => \channel_3_dutycycle_o_reg[11]_0\(7),
      R => \channel_3_dutycycle_o[11]_i_1_n_0\
    );
\channel_3_dutycycle_o_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o_reg[3]_i_2_n_0\,
      CO(3) => \channel_3_dutycycle_o_reg[7]_i_2_n_0\,
      CO(2) => \channel_3_dutycycle_o_reg[7]_i_2_n_1\,
      CO(1) => \channel_3_dutycycle_o_reg[7]_i_2_n_2\,
      CO(0) => \channel_3_dutycycle_o_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_3_dutycycle_o_reg[7]_i_2_n_4\,
      O(2) => \channel_3_dutycycle_o_reg[7]_i_2_n_5\,
      O(1) => \channel_3_dutycycle_o_reg[7]_i_2_n_6\,
      O(0) => \channel_3_dutycycle_o_reg[7]_i_2_n_7\,
      S(3 downto 0) => \^channel_3_dutycycle_counter_reg[15]_0\(3 downto 0)
    );
\channel_3_dutycycle_o_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_3_dutycycle_o[11]_i_2_n_0\,
      D => \channel_3_dutycycle_o[8]_i_1_n_0\,
      Q => \channel_3_dutycycle_o_reg[11]_0\(8),
      R => \channel_3_dutycycle_o[11]_i_1_n_0\
    );
\channel_3_dutycycle_o_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_3_dutycycle_o[11]_i_2_n_0\,
      D => \channel_3_dutycycle_o[9]_i_1_n_0\,
      Q => \channel_3_dutycycle_o_reg[11]_0\(9),
      R => \channel_3_dutycycle_o[11]_i_1_n_0\
    );
\channel_3_dutycycle_o_reg[9]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o_reg[5]_i_12_n_0\,
      CO(3) => \channel_3_dutycycle_o_reg[9]_i_11_n_0\,
      CO(2) => \channel_3_dutycycle_o_reg[9]_i_11_n_1\,
      CO(1) => \channel_3_dutycycle_o_reg[9]_i_11_n_2\,
      CO(0) => \channel_3_dutycycle_o_reg[9]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \channel_3_dutycycle_o[9]_i_12_n_0\,
      DI(2) => \channel_3_dutycycle_o[9]_i_13_n_0\,
      DI(1) => \channel_3_dutycycle_o[9]_i_14_n_0\,
      DI(0) => \channel_3_dutycycle_o[9]_i_15_n_0\,
      O(3) => \channel_3_dutycycle_o_reg[9]_i_11_n_4\,
      O(2) => \channel_3_dutycycle_o_reg[9]_i_11_n_5\,
      O(1) => \channel_3_dutycycle_o_reg[9]_i_11_n_6\,
      O(0) => \channel_3_dutycycle_o_reg[9]_i_11_n_7\,
      S(3) => \channel_3_dutycycle_o[9]_i_16_n_0\,
      S(2) => \channel_3_dutycycle_o[9]_i_17_n_0\,
      S(1) => \channel_3_dutycycle_o[9]_i_18_n_0\,
      S(0) => \channel_3_dutycycle_o[9]_i_19_n_0\
    );
\channel_3_dutycycle_o_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o_reg[5]_i_2_n_0\,
      CO(3) => \channel_3_dutycycle_o_reg[9]_i_2_n_0\,
      CO(2) => \channel_3_dutycycle_o_reg[9]_i_2_n_1\,
      CO(1) => \channel_3_dutycycle_o_reg[9]_i_2_n_2\,
      CO(0) => \channel_3_dutycycle_o_reg[9]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_3_dutycycle_o[9]_i_3_n_0\,
      DI(2) => \channel_3_dutycycle_o[9]_i_4_n_0\,
      DI(1) => \channel_3_dutycycle_o[9]_i_5_n_0\,
      DI(0) => \channel_3_dutycycle_o[9]_i_6_n_0\,
      O(3 downto 2) => \^channel_3_dutycycle_counter_reg[16]_0\(1 downto 0),
      O(1 downto 0) => \^channel_3_dutycycle_counter_reg[15]_0\(3 downto 2),
      S(3) => \channel_3_dutycycle_o[9]_i_7_n_0\,
      S(2) => \channel_3_dutycycle_o[9]_i_8_n_0\,
      S(1) => \channel_3_dutycycle_o[9]_i_9_n_0\,
      S(0) => \channel_3_dutycycle_o[9]_i_10_n_0\
    );
channel_3_stage_1_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => channel_3_i,
      Q => channel_3_stage_1,
      R => '0'
    );
channel_3_stage_2_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => channel_3_stage_1,
      Q => channel_3_stage_2,
      R => '0'
    );
\channel_3_timeout_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_3_stage_1,
      I1 => channel_3_stage_2,
      O => channel_3_dutycycle_counter0
    );
\channel_3_timeout_counter[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1011"
    )
        port map (
      I0 => channel_3_i,
      I1 => \channel_3_dutycycle_o_reg[11]_i_4_n_0\,
      I2 => channel_3_stage_1,
      I3 => channel_3_stage_2,
      O => \channel_3_timeout_counter[0]_i_2_n_0\
    );
\channel_3_timeout_counter[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_3_timeout_counter_reg(0),
      O => \channel_3_timeout_counter[0]_i_4_n_0\
    );
\channel_3_timeout_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_timeout_counter[0]_i_2_n_0\,
      D => \channel_3_timeout_counter_reg[0]_i_3_n_7\,
      Q => channel_3_timeout_counter_reg(0),
      R => channel_3_dutycycle_counter0
    );
\channel_3_timeout_counter_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_3_timeout_counter_reg[0]_i_3_n_0\,
      CO(2) => \channel_3_timeout_counter_reg[0]_i_3_n_1\,
      CO(1) => \channel_3_timeout_counter_reg[0]_i_3_n_2\,
      CO(0) => \channel_3_timeout_counter_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \channel_3_timeout_counter_reg[0]_i_3_n_4\,
      O(2) => \channel_3_timeout_counter_reg[0]_i_3_n_5\,
      O(1) => \channel_3_timeout_counter_reg[0]_i_3_n_6\,
      O(0) => \channel_3_timeout_counter_reg[0]_i_3_n_7\,
      S(3 downto 1) => channel_3_timeout_counter_reg(3 downto 1),
      S(0) => \channel_3_timeout_counter[0]_i_4_n_0\
    );
\channel_3_timeout_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_timeout_counter[0]_i_2_n_0\,
      D => \channel_3_timeout_counter_reg[8]_i_1_n_5\,
      Q => channel_3_timeout_counter_reg(10),
      R => channel_3_dutycycle_counter0
    );
\channel_3_timeout_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_timeout_counter[0]_i_2_n_0\,
      D => \channel_3_timeout_counter_reg[8]_i_1_n_4\,
      Q => channel_3_timeout_counter_reg(11),
      R => channel_3_dutycycle_counter0
    );
\channel_3_timeout_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_timeout_counter[0]_i_2_n_0\,
      D => \channel_3_timeout_counter_reg[12]_i_1_n_7\,
      Q => channel_3_timeout_counter_reg(12),
      R => channel_3_dutycycle_counter0
    );
\channel_3_timeout_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_timeout_counter_reg[8]_i_1_n_0\,
      CO(3) => \channel_3_timeout_counter_reg[12]_i_1_n_0\,
      CO(2) => \channel_3_timeout_counter_reg[12]_i_1_n_1\,
      CO(1) => \channel_3_timeout_counter_reg[12]_i_1_n_2\,
      CO(0) => \channel_3_timeout_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_3_timeout_counter_reg[12]_i_1_n_4\,
      O(2) => \channel_3_timeout_counter_reg[12]_i_1_n_5\,
      O(1) => \channel_3_timeout_counter_reg[12]_i_1_n_6\,
      O(0) => \channel_3_timeout_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => channel_3_timeout_counter_reg(15 downto 12)
    );
\channel_3_timeout_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_timeout_counter[0]_i_2_n_0\,
      D => \channel_3_timeout_counter_reg[12]_i_1_n_6\,
      Q => channel_3_timeout_counter_reg(13),
      R => channel_3_dutycycle_counter0
    );
\channel_3_timeout_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_timeout_counter[0]_i_2_n_0\,
      D => \channel_3_timeout_counter_reg[12]_i_1_n_5\,
      Q => channel_3_timeout_counter_reg(14),
      R => channel_3_dutycycle_counter0
    );
\channel_3_timeout_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_timeout_counter[0]_i_2_n_0\,
      D => \channel_3_timeout_counter_reg[12]_i_1_n_4\,
      Q => channel_3_timeout_counter_reg(15),
      R => channel_3_dutycycle_counter0
    );
\channel_3_timeout_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_timeout_counter[0]_i_2_n_0\,
      D => \channel_3_timeout_counter_reg[16]_i_1_n_7\,
      Q => channel_3_timeout_counter_reg(16),
      R => channel_3_dutycycle_counter0
    );
\channel_3_timeout_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_timeout_counter_reg[12]_i_1_n_0\,
      CO(3) => \channel_3_timeout_counter_reg[16]_i_1_n_0\,
      CO(2) => \channel_3_timeout_counter_reg[16]_i_1_n_1\,
      CO(1) => \channel_3_timeout_counter_reg[16]_i_1_n_2\,
      CO(0) => \channel_3_timeout_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_3_timeout_counter_reg[16]_i_1_n_4\,
      O(2) => \channel_3_timeout_counter_reg[16]_i_1_n_5\,
      O(1) => \channel_3_timeout_counter_reg[16]_i_1_n_6\,
      O(0) => \channel_3_timeout_counter_reg[16]_i_1_n_7\,
      S(3 downto 0) => channel_3_timeout_counter_reg(19 downto 16)
    );
\channel_3_timeout_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_timeout_counter[0]_i_2_n_0\,
      D => \channel_3_timeout_counter_reg[16]_i_1_n_6\,
      Q => channel_3_timeout_counter_reg(17),
      R => channel_3_dutycycle_counter0
    );
\channel_3_timeout_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_timeout_counter[0]_i_2_n_0\,
      D => \channel_3_timeout_counter_reg[16]_i_1_n_5\,
      Q => channel_3_timeout_counter_reg(18),
      R => channel_3_dutycycle_counter0
    );
\channel_3_timeout_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_timeout_counter[0]_i_2_n_0\,
      D => \channel_3_timeout_counter_reg[16]_i_1_n_4\,
      Q => channel_3_timeout_counter_reg(19),
      R => channel_3_dutycycle_counter0
    );
\channel_3_timeout_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_timeout_counter[0]_i_2_n_0\,
      D => \channel_3_timeout_counter_reg[0]_i_3_n_6\,
      Q => channel_3_timeout_counter_reg(1),
      R => channel_3_dutycycle_counter0
    );
\channel_3_timeout_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_timeout_counter[0]_i_2_n_0\,
      D => \channel_3_timeout_counter_reg[20]_i_1_n_7\,
      Q => channel_3_timeout_counter_reg(20),
      R => channel_3_dutycycle_counter0
    );
\channel_3_timeout_counter_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_timeout_counter_reg[16]_i_1_n_0\,
      CO(3) => \channel_3_timeout_counter_reg[20]_i_1_n_0\,
      CO(2) => \channel_3_timeout_counter_reg[20]_i_1_n_1\,
      CO(1) => \channel_3_timeout_counter_reg[20]_i_1_n_2\,
      CO(0) => \channel_3_timeout_counter_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_3_timeout_counter_reg[20]_i_1_n_4\,
      O(2) => \channel_3_timeout_counter_reg[20]_i_1_n_5\,
      O(1) => \channel_3_timeout_counter_reg[20]_i_1_n_6\,
      O(0) => \channel_3_timeout_counter_reg[20]_i_1_n_7\,
      S(3 downto 0) => channel_3_timeout_counter_reg(23 downto 20)
    );
\channel_3_timeout_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_timeout_counter[0]_i_2_n_0\,
      D => \channel_3_timeout_counter_reg[20]_i_1_n_6\,
      Q => channel_3_timeout_counter_reg(21),
      R => channel_3_dutycycle_counter0
    );
\channel_3_timeout_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_timeout_counter[0]_i_2_n_0\,
      D => \channel_3_timeout_counter_reg[20]_i_1_n_5\,
      Q => channel_3_timeout_counter_reg(22),
      R => channel_3_dutycycle_counter0
    );
\channel_3_timeout_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_timeout_counter[0]_i_2_n_0\,
      D => \channel_3_timeout_counter_reg[20]_i_1_n_4\,
      Q => channel_3_timeout_counter_reg(23),
      R => channel_3_dutycycle_counter0
    );
\channel_3_timeout_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_timeout_counter[0]_i_2_n_0\,
      D => \channel_3_timeout_counter_reg[24]_i_1_n_7\,
      Q => channel_3_timeout_counter_reg(24),
      R => channel_3_dutycycle_counter0
    );
\channel_3_timeout_counter_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_timeout_counter_reg[20]_i_1_n_0\,
      CO(3) => \channel_3_timeout_counter_reg[24]_i_1_n_0\,
      CO(2) => \channel_3_timeout_counter_reg[24]_i_1_n_1\,
      CO(1) => \channel_3_timeout_counter_reg[24]_i_1_n_2\,
      CO(0) => \channel_3_timeout_counter_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_3_timeout_counter_reg[24]_i_1_n_4\,
      O(2) => \channel_3_timeout_counter_reg[24]_i_1_n_5\,
      O(1) => \channel_3_timeout_counter_reg[24]_i_1_n_6\,
      O(0) => \channel_3_timeout_counter_reg[24]_i_1_n_7\,
      S(3 downto 0) => channel_3_timeout_counter_reg(27 downto 24)
    );
\channel_3_timeout_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_timeout_counter[0]_i_2_n_0\,
      D => \channel_3_timeout_counter_reg[24]_i_1_n_6\,
      Q => channel_3_timeout_counter_reg(25),
      R => channel_3_dutycycle_counter0
    );
\channel_3_timeout_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_timeout_counter[0]_i_2_n_0\,
      D => \channel_3_timeout_counter_reg[24]_i_1_n_5\,
      Q => channel_3_timeout_counter_reg(26),
      R => channel_3_dutycycle_counter0
    );
\channel_3_timeout_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_timeout_counter[0]_i_2_n_0\,
      D => \channel_3_timeout_counter_reg[24]_i_1_n_4\,
      Q => channel_3_timeout_counter_reg(27),
      R => channel_3_dutycycle_counter0
    );
\channel_3_timeout_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_timeout_counter[0]_i_2_n_0\,
      D => \channel_3_timeout_counter_reg[28]_i_1_n_7\,
      Q => channel_3_timeout_counter_reg(28),
      R => channel_3_dutycycle_counter0
    );
\channel_3_timeout_counter_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_timeout_counter_reg[24]_i_1_n_0\,
      CO(3) => \NLW_channel_3_timeout_counter_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \channel_3_timeout_counter_reg[28]_i_1_n_1\,
      CO(1) => \channel_3_timeout_counter_reg[28]_i_1_n_2\,
      CO(0) => \channel_3_timeout_counter_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_3_timeout_counter_reg[28]_i_1_n_4\,
      O(2) => \channel_3_timeout_counter_reg[28]_i_1_n_5\,
      O(1) => \channel_3_timeout_counter_reg[28]_i_1_n_6\,
      O(0) => \channel_3_timeout_counter_reg[28]_i_1_n_7\,
      S(3 downto 0) => channel_3_timeout_counter_reg(31 downto 28)
    );
\channel_3_timeout_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_timeout_counter[0]_i_2_n_0\,
      D => \channel_3_timeout_counter_reg[28]_i_1_n_6\,
      Q => channel_3_timeout_counter_reg(29),
      R => channel_3_dutycycle_counter0
    );
\channel_3_timeout_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_timeout_counter[0]_i_2_n_0\,
      D => \channel_3_timeout_counter_reg[0]_i_3_n_5\,
      Q => channel_3_timeout_counter_reg(2),
      R => channel_3_dutycycle_counter0
    );
\channel_3_timeout_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_timeout_counter[0]_i_2_n_0\,
      D => \channel_3_timeout_counter_reg[28]_i_1_n_5\,
      Q => channel_3_timeout_counter_reg(30),
      R => channel_3_dutycycle_counter0
    );
\channel_3_timeout_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_timeout_counter[0]_i_2_n_0\,
      D => \channel_3_timeout_counter_reg[28]_i_1_n_4\,
      Q => channel_3_timeout_counter_reg(31),
      R => channel_3_dutycycle_counter0
    );
\channel_3_timeout_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_timeout_counter[0]_i_2_n_0\,
      D => \channel_3_timeout_counter_reg[0]_i_3_n_4\,
      Q => channel_3_timeout_counter_reg(3),
      R => channel_3_dutycycle_counter0
    );
\channel_3_timeout_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_timeout_counter[0]_i_2_n_0\,
      D => \channel_3_timeout_counter_reg[4]_i_1_n_7\,
      Q => channel_3_timeout_counter_reg(4),
      R => channel_3_dutycycle_counter0
    );
\channel_3_timeout_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_timeout_counter_reg[0]_i_3_n_0\,
      CO(3) => \channel_3_timeout_counter_reg[4]_i_1_n_0\,
      CO(2) => \channel_3_timeout_counter_reg[4]_i_1_n_1\,
      CO(1) => \channel_3_timeout_counter_reg[4]_i_1_n_2\,
      CO(0) => \channel_3_timeout_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_3_timeout_counter_reg[4]_i_1_n_4\,
      O(2) => \channel_3_timeout_counter_reg[4]_i_1_n_5\,
      O(1) => \channel_3_timeout_counter_reg[4]_i_1_n_6\,
      O(0) => \channel_3_timeout_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => channel_3_timeout_counter_reg(7 downto 4)
    );
\channel_3_timeout_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_timeout_counter[0]_i_2_n_0\,
      D => \channel_3_timeout_counter_reg[4]_i_1_n_6\,
      Q => channel_3_timeout_counter_reg(5),
      R => channel_3_dutycycle_counter0
    );
\channel_3_timeout_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_timeout_counter[0]_i_2_n_0\,
      D => \channel_3_timeout_counter_reg[4]_i_1_n_5\,
      Q => channel_3_timeout_counter_reg(6),
      R => channel_3_dutycycle_counter0
    );
\channel_3_timeout_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_timeout_counter[0]_i_2_n_0\,
      D => \channel_3_timeout_counter_reg[4]_i_1_n_4\,
      Q => channel_3_timeout_counter_reg(7),
      R => channel_3_dutycycle_counter0
    );
\channel_3_timeout_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_timeout_counter[0]_i_2_n_0\,
      D => \channel_3_timeout_counter_reg[8]_i_1_n_7\,
      Q => channel_3_timeout_counter_reg(8),
      R => channel_3_dutycycle_counter0
    );
\channel_3_timeout_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_timeout_counter_reg[4]_i_1_n_0\,
      CO(3) => \channel_3_timeout_counter_reg[8]_i_1_n_0\,
      CO(2) => \channel_3_timeout_counter_reg[8]_i_1_n_1\,
      CO(1) => \channel_3_timeout_counter_reg[8]_i_1_n_2\,
      CO(0) => \channel_3_timeout_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_3_timeout_counter_reg[8]_i_1_n_4\,
      O(2) => \channel_3_timeout_counter_reg[8]_i_1_n_5\,
      O(1) => \channel_3_timeout_counter_reg[8]_i_1_n_6\,
      O(0) => \channel_3_timeout_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => channel_3_timeout_counter_reg(11 downto 8)
    );
\channel_3_timeout_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_3_timeout_counter[0]_i_2_n_0\,
      D => \channel_3_timeout_counter_reg[8]_i_1_n_6\,
      Q => channel_3_timeout_counter_reg(9),
      R => channel_3_dutycycle_counter0
    );
\channel_4_dutycycle_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[11]_i_4_n_0\,
      I1 => channel_4_i,
      I2 => channel_4_stage_1,
      I3 => channel_4_stage_2,
      O => \channel_4_dutycycle_counter[0]_i_1_n_0\
    );
\channel_4_dutycycle_counter[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(0),
      O => \channel_4_dutycycle_counter[0]_i_3_n_0\
    );
\channel_4_dutycycle_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_4_dutycycle_counter_reg[0]_i_2_n_7\,
      Q => channel_4_dutycycle_counter_reg(0),
      S => channel_4_dutycycle_counter0
    );
\channel_4_dutycycle_counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_4_dutycycle_counter_reg[0]_i_2_n_0\,
      CO(2) => \channel_4_dutycycle_counter_reg[0]_i_2_n_1\,
      CO(1) => \channel_4_dutycycle_counter_reg[0]_i_2_n_2\,
      CO(0) => \channel_4_dutycycle_counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \channel_4_dutycycle_counter_reg[0]_i_2_n_4\,
      O(2) => \channel_4_dutycycle_counter_reg[0]_i_2_n_5\,
      O(1) => \channel_4_dutycycle_counter_reg[0]_i_2_n_6\,
      O(0) => \channel_4_dutycycle_counter_reg[0]_i_2_n_7\,
      S(3 downto 1) => channel_4_dutycycle_counter_reg(3 downto 1),
      S(0) => \channel_4_dutycycle_counter[0]_i_3_n_0\
    );
\channel_4_dutycycle_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_4_dutycycle_counter_reg[8]_i_1_n_5\,
      Q => channel_4_dutycycle_counter_reg(10),
      R => channel_4_dutycycle_counter0
    );
\channel_4_dutycycle_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_4_dutycycle_counter_reg[8]_i_1_n_4\,
      Q => channel_4_dutycycle_counter_reg(11),
      R => channel_4_dutycycle_counter0
    );
\channel_4_dutycycle_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_4_dutycycle_counter_reg[12]_i_1_n_7\,
      Q => channel_4_dutycycle_counter_reg(12),
      R => channel_4_dutycycle_counter0
    );
\channel_4_dutycycle_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_counter_reg[8]_i_1_n_0\,
      CO(3) => \channel_4_dutycycle_counter_reg[12]_i_1_n_0\,
      CO(2) => \channel_4_dutycycle_counter_reg[12]_i_1_n_1\,
      CO(1) => \channel_4_dutycycle_counter_reg[12]_i_1_n_2\,
      CO(0) => \channel_4_dutycycle_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_4_dutycycle_counter_reg[12]_i_1_n_4\,
      O(2) => \channel_4_dutycycle_counter_reg[12]_i_1_n_5\,
      O(1) => \channel_4_dutycycle_counter_reg[12]_i_1_n_6\,
      O(0) => \channel_4_dutycycle_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => channel_4_dutycycle_counter_reg(15 downto 12)
    );
\channel_4_dutycycle_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_4_dutycycle_counter_reg[12]_i_1_n_6\,
      Q => channel_4_dutycycle_counter_reg(13),
      R => channel_4_dutycycle_counter0
    );
\channel_4_dutycycle_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_4_dutycycle_counter_reg[12]_i_1_n_5\,
      Q => channel_4_dutycycle_counter_reg(14),
      R => channel_4_dutycycle_counter0
    );
\channel_4_dutycycle_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_4_dutycycle_counter_reg[12]_i_1_n_4\,
      Q => channel_4_dutycycle_counter_reg(15),
      R => channel_4_dutycycle_counter0
    );
\channel_4_dutycycle_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_4_dutycycle_counter_reg[16]_i_1_n_7\,
      Q => channel_4_dutycycle_counter_reg(16),
      R => channel_4_dutycycle_counter0
    );
\channel_4_dutycycle_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_counter_reg[12]_i_1_n_0\,
      CO(3 downto 1) => \NLW_channel_4_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_4_dutycycle_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_channel_4_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \channel_4_dutycycle_counter_reg[16]_i_1_n_6\,
      O(0) => \channel_4_dutycycle_counter_reg[16]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => channel_4_dutycycle_counter_reg(17 downto 16)
    );
\channel_4_dutycycle_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_4_dutycycle_counter_reg[16]_i_1_n_6\,
      Q => channel_4_dutycycle_counter_reg(17),
      R => channel_4_dutycycle_counter0
    );
\channel_4_dutycycle_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_4_dutycycle_counter_reg[0]_i_2_n_6\,
      Q => channel_4_dutycycle_counter_reg(1),
      R => channel_4_dutycycle_counter0
    );
\channel_4_dutycycle_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_4_dutycycle_counter_reg[0]_i_2_n_5\,
      Q => channel_4_dutycycle_counter_reg(2),
      R => channel_4_dutycycle_counter0
    );
\channel_4_dutycycle_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_4_dutycycle_counter_reg[0]_i_2_n_4\,
      Q => channel_4_dutycycle_counter_reg(3),
      R => channel_4_dutycycle_counter0
    );
\channel_4_dutycycle_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_4_dutycycle_counter_reg[4]_i_1_n_7\,
      Q => channel_4_dutycycle_counter_reg(4),
      R => channel_4_dutycycle_counter0
    );
\channel_4_dutycycle_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_counter_reg[0]_i_2_n_0\,
      CO(3) => \channel_4_dutycycle_counter_reg[4]_i_1_n_0\,
      CO(2) => \channel_4_dutycycle_counter_reg[4]_i_1_n_1\,
      CO(1) => \channel_4_dutycycle_counter_reg[4]_i_1_n_2\,
      CO(0) => \channel_4_dutycycle_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_4_dutycycle_counter_reg[4]_i_1_n_4\,
      O(2) => \channel_4_dutycycle_counter_reg[4]_i_1_n_5\,
      O(1) => \channel_4_dutycycle_counter_reg[4]_i_1_n_6\,
      O(0) => \channel_4_dutycycle_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => channel_4_dutycycle_counter_reg(7 downto 4)
    );
\channel_4_dutycycle_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_4_dutycycle_counter_reg[4]_i_1_n_6\,
      Q => channel_4_dutycycle_counter_reg(5),
      R => channel_4_dutycycle_counter0
    );
\channel_4_dutycycle_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_4_dutycycle_counter_reg[4]_i_1_n_5\,
      Q => channel_4_dutycycle_counter_reg(6),
      R => channel_4_dutycycle_counter0
    );
\channel_4_dutycycle_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_4_dutycycle_counter_reg[4]_i_1_n_4\,
      Q => channel_4_dutycycle_counter_reg(7),
      R => channel_4_dutycycle_counter0
    );
\channel_4_dutycycle_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_4_dutycycle_counter_reg[8]_i_1_n_7\,
      Q => channel_4_dutycycle_counter_reg(8),
      R => channel_4_dutycycle_counter0
    );
\channel_4_dutycycle_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_counter_reg[4]_i_1_n_0\,
      CO(3) => \channel_4_dutycycle_counter_reg[8]_i_1_n_0\,
      CO(2) => \channel_4_dutycycle_counter_reg[8]_i_1_n_1\,
      CO(1) => \channel_4_dutycycle_counter_reg[8]_i_1_n_2\,
      CO(0) => \channel_4_dutycycle_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_4_dutycycle_counter_reg[8]_i_1_n_4\,
      O(2) => \channel_4_dutycycle_counter_reg[8]_i_1_n_5\,
      O(1) => \channel_4_dutycycle_counter_reg[8]_i_1_n_6\,
      O(0) => \channel_4_dutycycle_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => channel_4_dutycycle_counter_reg(11 downto 8)
    );
\channel_4_dutycycle_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_4_dutycycle_counter_reg[8]_i_1_n_6\,
      Q => channel_4_dutycycle_counter_reg(9),
      R => channel_4_dutycycle_counter0
    );
\channel_4_dutycycle_o[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_4_dutycycle_counter_reg[7]_0\(0),
      I1 => \channel_4_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_4_dutycycle_counter_reg(17),
      I3 => \channel_4_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_4_dutycycle_o_reg[3]_i_2_n_7\,
      O => \channel_4_dutycycle_o[0]_i_1_n_0\
    );
\channel_4_dutycycle_o[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_4_dutycycle_counter_reg[16]_0\(2),
      I1 => \channel_4_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_4_dutycycle_counter_reg(17),
      I3 => \channel_4_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_4_dutycycle_o_reg[11]_i_8_n_5\,
      O => \channel_4_dutycycle_o[10]_i_1_n_0\
    );
\channel_4_dutycycle_o[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[11]_i_4_n_0\,
      I1 => channel_4_stage_2,
      I2 => channel_4_stage_1,
      O => \channel_4_dutycycle_o[11]_i_1_n_0\
    );
\channel_4_dutycycle_o[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_4_timeout_counter_reg(30),
      I1 => channel_4_timeout_counter_reg(31),
      O => \channel_4_dutycycle_o[11]_i_10_n_0\
    );
\channel_4_dutycycle_o[11]_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(2),
      I1 => \^channel_4_dutycycle_counter_reg[7]_0\(0),
      I2 => \^channel_4_dutycycle_counter_reg[11]_0\(0),
      I3 => channel_4_dutycycle_counter_reg(3),
      O => \channel_4_dutycycle_o[11]_i_100_n_0\
    );
\channel_4_dutycycle_o[11]_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(2),
      I1 => \^channel_4_dutycycle_counter_reg[7]_0\(0),
      O => \channel_4_dutycycle_o[11]_i_101_n_0\
    );
\channel_4_dutycycle_o[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_4_timeout_counter_reg(28),
      I1 => channel_4_timeout_counter_reg(29),
      O => \channel_4_dutycycle_o[11]_i_11_n_0\
    );
\channel_4_dutycycle_o[11]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_4_timeout_counter_reg(30),
      I1 => channel_4_timeout_counter_reg(31),
      O => \channel_4_dutycycle_o[11]_i_12_n_0\
    );
\channel_4_dutycycle_o[11]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_4_timeout_counter_reg(28),
      I1 => channel_4_timeout_counter_reg(29),
      O => \channel_4_dutycycle_o[11]_i_13_n_0\
    );
\channel_4_dutycycle_o[11]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_4_timeout_counter_reg(26),
      I1 => channel_4_timeout_counter_reg(27),
      O => \channel_4_dutycycle_o[11]_i_14_n_0\
    );
\channel_4_dutycycle_o[11]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_4_timeout_counter_reg(24),
      I1 => channel_4_timeout_counter_reg(25),
      O => \channel_4_dutycycle_o[11]_i_15_n_0\
    );
\channel_4_dutycycle_o[11]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_4_dutycycle_o_reg[11]_i_36_n_4\,
      I2 => channel_4_dutycycle_counter_reg(16),
      O => \channel_4_dutycycle_o[11]_i_16_n_0\
    );
\channel_4_dutycycle_o[11]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(17),
      I1 => \channel_4_dutycycle_o_reg[11]_i_37_n_3\,
      I2 => \channel_4_dutycycle_o_reg[11]_i_35_n_2\,
      O => \channel_4_dutycycle_o[11]_i_17_n_0\
    );
\channel_4_dutycycle_o[11]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_4_dutycycle_o[11]_i_16_n_0\,
      I1 => \channel_4_dutycycle_o_reg[11]_i_35_n_2\,
      I2 => \channel_4_dutycycle_o_reg[11]_i_37_n_3\,
      I3 => channel_4_dutycycle_counter_reg(17),
      O => \channel_4_dutycycle_o[11]_i_18_n_0\
    );
\channel_4_dutycycle_o[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_4_stage_2,
      I1 => channel_4_stage_1,
      O => \channel_4_dutycycle_o[11]_i_2_n_0\
    );
\channel_4_dutycycle_o[11]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[11]_i_6_0\(3),
      I1 => channel_4_dutycycle_counter_reg(16),
      O => \channel_4_dutycycle_o[11]_i_20_n_0\
    );
\channel_4_dutycycle_o[11]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[11]_i_6_0\(2),
      I1 => channel_4_dutycycle_counter_reg(15),
      O => \channel_4_dutycycle_o[11]_i_21_n_0\
    );
\channel_4_dutycycle_o[11]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[11]_i_6_0\(1),
      I1 => channel_4_dutycycle_counter_reg(14),
      O => \channel_4_dutycycle_o[11]_i_22_n_0\
    );
\channel_4_dutycycle_o[11]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[11]_i_6_0\(0),
      I1 => channel_4_dutycycle_counter_reg(13),
      O => \channel_4_dutycycle_o[11]_i_23_n_0\
    );
\channel_4_dutycycle_o[11]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(16),
      I1 => \channel_4_dutycycle_o_reg[11]_i_6_0\(3),
      I2 => \channel_4_dutycycle_o_reg[0]_0\(0),
      I3 => channel_4_dutycycle_counter_reg(17),
      O => \channel_4_dutycycle_o[11]_i_24_n_0\
    );
\channel_4_dutycycle_o[11]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(15),
      I1 => \channel_4_dutycycle_o_reg[11]_i_6_0\(2),
      I2 => \channel_4_dutycycle_o_reg[11]_i_6_0\(3),
      I3 => channel_4_dutycycle_counter_reg(16),
      O => \channel_4_dutycycle_o[11]_i_25_n_0\
    );
\channel_4_dutycycle_o[11]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(14),
      I1 => \channel_4_dutycycle_o_reg[11]_i_6_0\(1),
      I2 => \channel_4_dutycycle_o_reg[11]_i_6_0\(2),
      I3 => channel_4_dutycycle_counter_reg(15),
      O => \channel_4_dutycycle_o[11]_i_26_n_0\
    );
\channel_4_dutycycle_o[11]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(13),
      I1 => \channel_4_dutycycle_o_reg[11]_i_6_0\(0),
      I2 => \channel_4_dutycycle_o_reg[11]_i_6_0\(1),
      I3 => channel_4_dutycycle_counter_reg(14),
      O => \channel_4_dutycycle_o[11]_i_27_n_0\
    );
\channel_4_dutycycle_o[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_4_dutycycle_counter_reg[16]_0\(3),
      I1 => \channel_4_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_4_dutycycle_counter_reg(17),
      I3 => \channel_4_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_4_dutycycle_o_reg[11]_i_8_n_4\,
      O => \channel_4_dutycycle_o[11]_i_3_n_0\
    );
\channel_4_dutycycle_o[11]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => channel_4_timeout_counter_reg(22),
      I1 => channel_4_timeout_counter_reg(23),
      O => \channel_4_dutycycle_o[11]_i_31_n_0\
    );
\channel_4_dutycycle_o[11]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => channel_4_timeout_counter_reg(20),
      I1 => channel_4_timeout_counter_reg(21),
      O => \channel_4_dutycycle_o[11]_i_32_n_0\
    );
\channel_4_dutycycle_o[11]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_4_timeout_counter_reg(18),
      I1 => channel_4_timeout_counter_reg(19),
      O => \channel_4_dutycycle_o[11]_i_33_n_0\
    );
\channel_4_dutycycle_o[11]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_4_timeout_counter_reg(16),
      I1 => channel_4_timeout_counter_reg(17),
      O => \channel_4_dutycycle_o[11]_i_34_n_0\
    );
\channel_4_dutycycle_o[11]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[11]_i_19_0\(3),
      I1 => channel_4_dutycycle_counter_reg(12),
      O => \channel_4_dutycycle_o[11]_i_39_n_0\
    );
\channel_4_dutycycle_o[11]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[11]_i_19_0\(2),
      I1 => channel_4_dutycycle_counter_reg(11),
      O => \channel_4_dutycycle_o[11]_i_40_n_0\
    );
\channel_4_dutycycle_o[11]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[11]_i_19_0\(1),
      I1 => channel_4_dutycycle_counter_reg(10),
      O => \channel_4_dutycycle_o[11]_i_41_n_0\
    );
\channel_4_dutycycle_o[11]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[11]_i_19_0\(0),
      I1 => channel_4_dutycycle_counter_reg(9),
      O => \channel_4_dutycycle_o[11]_i_42_n_0\
    );
\channel_4_dutycycle_o[11]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(12),
      I1 => \channel_4_dutycycle_o_reg[11]_i_19_0\(3),
      I2 => \channel_4_dutycycle_o_reg[11]_i_6_0\(0),
      I3 => channel_4_dutycycle_counter_reg(13),
      O => \channel_4_dutycycle_o[11]_i_43_n_0\
    );
\channel_4_dutycycle_o[11]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(11),
      I1 => \channel_4_dutycycle_o_reg[11]_i_19_0\(2),
      I2 => \channel_4_dutycycle_o_reg[11]_i_19_0\(3),
      I3 => channel_4_dutycycle_counter_reg(12),
      O => \channel_4_dutycycle_o[11]_i_44_n_0\
    );
\channel_4_dutycycle_o[11]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(10),
      I1 => \channel_4_dutycycle_o_reg[11]_i_19_0\(1),
      I2 => \channel_4_dutycycle_o_reg[11]_i_19_0\(2),
      I3 => channel_4_dutycycle_counter_reg(11),
      O => \channel_4_dutycycle_o[11]_i_45_n_0\
    );
\channel_4_dutycycle_o[11]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(9),
      I1 => \channel_4_dutycycle_o_reg[11]_i_19_0\(0),
      I2 => \channel_4_dutycycle_o_reg[11]_i_19_0\(1),
      I3 => channel_4_dutycycle_counter_reg(10),
      O => \channel_4_dutycycle_o[11]_i_46_n_0\
    );
\channel_4_dutycycle_o[11]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => channel_4_timeout_counter_reg(12),
      I1 => channel_4_timeout_counter_reg(13),
      O => \channel_4_dutycycle_o[11]_i_57_n_0\
    );
\channel_4_dutycycle_o[11]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_4_timeout_counter_reg(10),
      I1 => channel_4_timeout_counter_reg(11),
      O => \channel_4_dutycycle_o[11]_i_58_n_0\
    );
\channel_4_dutycycle_o[11]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => channel_4_timeout_counter_reg(14),
      I1 => channel_4_timeout_counter_reg(15),
      O => \channel_4_dutycycle_o[11]_i_59_n_0\
    );
\channel_4_dutycycle_o[11]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_4_timeout_counter_reg(13),
      I1 => channel_4_timeout_counter_reg(12),
      O => \channel_4_dutycycle_o[11]_i_60_n_0\
    );
\channel_4_dutycycle_o[11]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_4_timeout_counter_reg(10),
      I1 => channel_4_timeout_counter_reg(11),
      O => \channel_4_dutycycle_o[11]_i_61_n_0\
    );
\channel_4_dutycycle_o[11]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_4_timeout_counter_reg(8),
      I1 => channel_4_timeout_counter_reg(9),
      O => \channel_4_dutycycle_o[11]_i_62_n_0\
    );
\channel_4_dutycycle_o[11]_i_63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(17),
      O => \channel_4_dutycycle_o[11]_i_63_n_0\
    );
\channel_4_dutycycle_o[11]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(17),
      I1 => channel_4_dutycycle_counter_reg(14),
      O => \channel_4_dutycycle_o[11]_i_64_n_0\
    );
\channel_4_dutycycle_o[11]_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(17),
      O => \channel_4_dutycycle_o[11]_i_65_n_0\
    );
\channel_4_dutycycle_o[11]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(16),
      I1 => channel_4_dutycycle_counter_reg(17),
      O => \channel_4_dutycycle_o[11]_i_66_n_0\
    );
\channel_4_dutycycle_o[11]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(15),
      I1 => channel_4_dutycycle_counter_reg(16),
      O => \channel_4_dutycycle_o[11]_i_67_n_0\
    );
\channel_4_dutycycle_o[11]_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(14),
      I1 => channel_4_dutycycle_counter_reg(17),
      I2 => channel_4_dutycycle_counter_reg(15),
      O => \channel_4_dutycycle_o[11]_i_68_n_0\
    );
\channel_4_dutycycle_o[11]_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[11]_i_38_0\(3),
      I1 => channel_4_dutycycle_counter_reg(8),
      O => \channel_4_dutycycle_o[11]_i_70_n_0\
    );
\channel_4_dutycycle_o[11]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[11]_i_38_0\(2),
      I1 => channel_4_dutycycle_counter_reg(7),
      O => \channel_4_dutycycle_o[11]_i_71_n_0\
    );
\channel_4_dutycycle_o[11]_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[11]_i_38_0\(1),
      I1 => channel_4_dutycycle_counter_reg(6),
      O => \channel_4_dutycycle_o[11]_i_72_n_0\
    );
\channel_4_dutycycle_o[11]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[11]_i_38_0\(0),
      I1 => channel_4_dutycycle_counter_reg(5),
      O => \channel_4_dutycycle_o[11]_i_73_n_0\
    );
\channel_4_dutycycle_o[11]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(8),
      I1 => \channel_4_dutycycle_o_reg[11]_i_38_0\(3),
      I2 => \channel_4_dutycycle_o_reg[11]_i_19_0\(0),
      I3 => channel_4_dutycycle_counter_reg(9),
      O => \channel_4_dutycycle_o[11]_i_74_n_0\
    );
\channel_4_dutycycle_o[11]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(7),
      I1 => \channel_4_dutycycle_o_reg[11]_i_38_0\(2),
      I2 => \channel_4_dutycycle_o_reg[11]_i_38_0\(3),
      I3 => channel_4_dutycycle_counter_reg(8),
      O => \channel_4_dutycycle_o[11]_i_75_n_0\
    );
\channel_4_dutycycle_o[11]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(6),
      I1 => \channel_4_dutycycle_o_reg[11]_i_38_0\(1),
      I2 => \channel_4_dutycycle_o_reg[11]_i_38_0\(2),
      I3 => channel_4_dutycycle_counter_reg(7),
      O => \channel_4_dutycycle_o[11]_i_76_n_0\
    );
\channel_4_dutycycle_o[11]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(5),
      I1 => \channel_4_dutycycle_o_reg[11]_i_38_0\(0),
      I2 => \channel_4_dutycycle_o_reg[11]_i_38_0\(1),
      I3 => channel_4_dutycycle_counter_reg(6),
      O => \channel_4_dutycycle_o[11]_i_77_n_0\
    );
\channel_4_dutycycle_o[11]_i_87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_4_timeout_counter_reg(6),
      I1 => channel_4_timeout_counter_reg(7),
      O => \channel_4_dutycycle_o[11]_i_87_n_0\
    );
\channel_4_dutycycle_o[11]_i_88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_4_timeout_counter_reg(4),
      I1 => channel_4_timeout_counter_reg(5),
      O => \channel_4_dutycycle_o[11]_i_88_n_0\
    );
\channel_4_dutycycle_o[11]_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_4_timeout_counter_reg(2),
      I1 => channel_4_timeout_counter_reg(3),
      O => \channel_4_dutycycle_o[11]_i_89_n_0\
    );
\channel_4_dutycycle_o[11]_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_4_timeout_counter_reg(0),
      I1 => channel_4_timeout_counter_reg(1),
      O => \channel_4_dutycycle_o[11]_i_90_n_0\
    );
\channel_4_dutycycle_o[11]_i_91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_4_timeout_counter_reg(6),
      I1 => channel_4_timeout_counter_reg(7),
      O => \channel_4_dutycycle_o[11]_i_91_n_0\
    );
\channel_4_dutycycle_o[11]_i_92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_4_timeout_counter_reg(4),
      I1 => channel_4_timeout_counter_reg(5),
      O => \channel_4_dutycycle_o[11]_i_92_n_0\
    );
\channel_4_dutycycle_o[11]_i_93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_4_timeout_counter_reg(2),
      I1 => channel_4_timeout_counter_reg(3),
      O => \channel_4_dutycycle_o[11]_i_93_n_0\
    );
\channel_4_dutycycle_o[11]_i_94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_4_timeout_counter_reg(0),
      I1 => channel_4_timeout_counter_reg(1),
      O => \channel_4_dutycycle_o[11]_i_94_n_0\
    );
\channel_4_dutycycle_o[11]_i_95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^channel_4_dutycycle_counter_reg[11]_0\(1),
      I1 => channel_4_dutycycle_counter_reg(4),
      O => \channel_4_dutycycle_o[11]_i_95_n_0\
    );
\channel_4_dutycycle_o[11]_i_96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^channel_4_dutycycle_counter_reg[11]_0\(0),
      I1 => channel_4_dutycycle_counter_reg(3),
      O => \channel_4_dutycycle_o[11]_i_96_n_0\
    );
\channel_4_dutycycle_o[11]_i_97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^channel_4_dutycycle_counter_reg[7]_0\(0),
      I1 => channel_4_dutycycle_counter_reg(2),
      O => \channel_4_dutycycle_o[11]_i_97_n_0\
    );
\channel_4_dutycycle_o[11]_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(4),
      I1 => \^channel_4_dutycycle_counter_reg[11]_0\(1),
      I2 => \channel_4_dutycycle_o_reg[11]_i_38_0\(0),
      I3 => channel_4_dutycycle_counter_reg(5),
      O => \channel_4_dutycycle_o[11]_i_98_n_0\
    );
\channel_4_dutycycle_o[11]_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(3),
      I1 => \^channel_4_dutycycle_counter_reg[11]_0\(0),
      I2 => \^channel_4_dutycycle_counter_reg[11]_0\(1),
      I3 => channel_4_dutycycle_counter_reg(4),
      O => \channel_4_dutycycle_o[11]_i_99_n_0\
    );
\channel_4_dutycycle_o[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_4_dutycycle_counter_reg[11]_0\(0),
      I1 => \channel_4_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_4_dutycycle_counter_reg(17),
      I3 => \channel_4_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_4_dutycycle_o_reg[3]_i_2_n_6\,
      O => \channel_4_dutycycle_o[1]_i_1_n_0\
    );
\channel_4_dutycycle_o[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[5]_i_12_n_6\,
      I1 => \channel_4_dutycycle_o_reg[1]_i_21_n_4\,
      I2 => channel_4_dutycycle_counter_reg(6),
      I3 => \channel_4_dutycycle_o[1]_i_6_n_0\,
      O => \channel_4_dutycycle_o[1]_i_10_n_0\
    );
\channel_4_dutycycle_o[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[5]_i_12_n_7\,
      I1 => \channel_4_dutycycle_o_reg[1]_i_21_n_5\,
      I2 => channel_4_dutycycle_counter_reg(5),
      I3 => \channel_4_dutycycle_o[1]_i_7_n_0\,
      O => \channel_4_dutycycle_o[1]_i_11_n_0\
    );
\channel_4_dutycycle_o[1]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[1]_i_22_n_5\,
      I1 => \channel_4_dutycycle_o_reg[1]_i_21_n_7\,
      I2 => channel_4_dutycycle_counter_reg(3),
      O => \channel_4_dutycycle_o[1]_i_13_n_0\
    );
\channel_4_dutycycle_o[1]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[1]_i_22_n_6\,
      I1 => \channel_4_dutycycle_o_reg[1]_i_24_n_4\,
      I2 => channel_4_dutycycle_counter_reg(2),
      O => \channel_4_dutycycle_o[1]_i_14_n_0\
    );
\channel_4_dutycycle_o[1]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[1]_i_22_n_7\,
      I1 => \channel_4_dutycycle_o_reg[1]_i_24_n_5\,
      I2 => channel_4_dutycycle_counter_reg(1),
      O => \channel_4_dutycycle_o[1]_i_15_n_0\
    );
\channel_4_dutycycle_o[1]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(1),
      I1 => \channel_4_dutycycle_o_reg[1]_i_22_n_7\,
      I2 => \channel_4_dutycycle_o_reg[1]_i_24_n_5\,
      O => \channel_4_dutycycle_o[1]_i_16_n_0\
    );
\channel_4_dutycycle_o[1]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[1]_i_22_n_4\,
      I1 => \channel_4_dutycycle_o_reg[1]_i_21_n_6\,
      I2 => channel_4_dutycycle_counter_reg(4),
      I3 => \channel_4_dutycycle_o[1]_i_13_n_0\,
      O => \channel_4_dutycycle_o[1]_i_17_n_0\
    );
\channel_4_dutycycle_o[1]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[1]_i_22_n_5\,
      I1 => \channel_4_dutycycle_o_reg[1]_i_21_n_7\,
      I2 => channel_4_dutycycle_counter_reg(3),
      I3 => \channel_4_dutycycle_o[1]_i_14_n_0\,
      O => \channel_4_dutycycle_o[1]_i_18_n_0\
    );
\channel_4_dutycycle_o[1]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[1]_i_22_n_6\,
      I1 => \channel_4_dutycycle_o_reg[1]_i_24_n_4\,
      I2 => channel_4_dutycycle_counter_reg(2),
      I3 => \channel_4_dutycycle_o[1]_i_15_n_0\,
      O => \channel_4_dutycycle_o[1]_i_19_n_0\
    );
\channel_4_dutycycle_o[1]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[1]_i_22_n_7\,
      I1 => \channel_4_dutycycle_o_reg[1]_i_24_n_5\,
      I2 => channel_4_dutycycle_counter_reg(1),
      I3 => \channel_4_dutycycle_o_reg[1]_i_24_n_6\,
      I4 => \channel_4_dutycycle_o_reg[1]_i_30_n_4\,
      O => \channel_4_dutycycle_o[1]_i_20_n_0\
    );
\channel_4_dutycycle_o[1]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[1]_i_30_n_4\,
      I1 => \channel_4_dutycycle_o_reg[1]_i_24_n_6\,
      I2 => channel_4_dutycycle_counter_reg(0),
      O => \channel_4_dutycycle_o[1]_i_26_n_0\
    );
\channel_4_dutycycle_o[1]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(14),
      I1 => channel_4_dutycycle_counter_reg(12),
      I2 => channel_4_dutycycle_counter_reg(16),
      O => \channel_4_dutycycle_o[1]_i_31_n_0\
    );
\channel_4_dutycycle_o[1]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(13),
      I1 => channel_4_dutycycle_counter_reg(11),
      I2 => channel_4_dutycycle_counter_reg(15),
      O => \channel_4_dutycycle_o[1]_i_32_n_0\
    );
\channel_4_dutycycle_o[1]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(12),
      I1 => channel_4_dutycycle_counter_reg(10),
      I2 => channel_4_dutycycle_counter_reg(14),
      O => \channel_4_dutycycle_o[1]_i_33_n_0\
    );
\channel_4_dutycycle_o[1]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(11),
      I1 => channel_4_dutycycle_counter_reg(9),
      I2 => channel_4_dutycycle_counter_reg(13),
      O => \channel_4_dutycycle_o[1]_i_34_n_0\
    );
\channel_4_dutycycle_o[1]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(16),
      I1 => channel_4_dutycycle_counter_reg(12),
      I2 => channel_4_dutycycle_counter_reg(14),
      I3 => channel_4_dutycycle_counter_reg(13),
      I4 => channel_4_dutycycle_counter_reg(15),
      I5 => channel_4_dutycycle_counter_reg(17),
      O => \channel_4_dutycycle_o[1]_i_35_n_0\
    );
\channel_4_dutycycle_o[1]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(15),
      I1 => channel_4_dutycycle_counter_reg(11),
      I2 => channel_4_dutycycle_counter_reg(13),
      I3 => channel_4_dutycycle_counter_reg(12),
      I4 => channel_4_dutycycle_counter_reg(14),
      I5 => channel_4_dutycycle_counter_reg(16),
      O => \channel_4_dutycycle_o[1]_i_36_n_0\
    );
\channel_4_dutycycle_o[1]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(14),
      I1 => channel_4_dutycycle_counter_reg(10),
      I2 => channel_4_dutycycle_counter_reg(12),
      I3 => channel_4_dutycycle_counter_reg(11),
      I4 => channel_4_dutycycle_counter_reg(13),
      I5 => channel_4_dutycycle_counter_reg(15),
      O => \channel_4_dutycycle_o[1]_i_37_n_0\
    );
\channel_4_dutycycle_o[1]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(13),
      I1 => channel_4_dutycycle_counter_reg(9),
      I2 => channel_4_dutycycle_counter_reg(11),
      I3 => channel_4_dutycycle_counter_reg(10),
      I4 => channel_4_dutycycle_counter_reg(12),
      I5 => channel_4_dutycycle_counter_reg(14),
      O => \channel_4_dutycycle_o[1]_i_38_n_0\
    );
\channel_4_dutycycle_o[1]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(10),
      I1 => channel_4_dutycycle_counter_reg(5),
      I2 => channel_4_dutycycle_counter_reg(8),
      O => \channel_4_dutycycle_o[1]_i_39_n_0\
    );
\channel_4_dutycycle_o[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[5]_i_12_n_5\,
      I1 => \channel_4_dutycycle_o_reg[5]_i_11_n_7\,
      I2 => channel_4_dutycycle_counter_reg(7),
      O => \channel_4_dutycycle_o[1]_i_4_n_0\
    );
\channel_4_dutycycle_o[1]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(9),
      I1 => channel_4_dutycycle_counter_reg(4),
      I2 => channel_4_dutycycle_counter_reg(7),
      O => \channel_4_dutycycle_o[1]_i_40_n_0\
    );
\channel_4_dutycycle_o[1]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(8),
      I1 => channel_4_dutycycle_counter_reg(3),
      I2 => channel_4_dutycycle_counter_reg(6),
      O => \channel_4_dutycycle_o[1]_i_41_n_0\
    );
\channel_4_dutycycle_o[1]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(7),
      I1 => channel_4_dutycycle_counter_reg(2),
      I2 => channel_4_dutycycle_counter_reg(5),
      O => \channel_4_dutycycle_o[1]_i_42_n_0\
    );
\channel_4_dutycycle_o[1]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(8),
      I1 => channel_4_dutycycle_counter_reg(5),
      I2 => channel_4_dutycycle_counter_reg(10),
      I3 => channel_4_dutycycle_counter_reg(11),
      I4 => channel_4_dutycycle_counter_reg(6),
      I5 => channel_4_dutycycle_counter_reg(9),
      O => \channel_4_dutycycle_o[1]_i_43_n_0\
    );
\channel_4_dutycycle_o[1]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(7),
      I1 => channel_4_dutycycle_counter_reg(4),
      I2 => channel_4_dutycycle_counter_reg(9),
      I3 => channel_4_dutycycle_counter_reg(10),
      I4 => channel_4_dutycycle_counter_reg(5),
      I5 => channel_4_dutycycle_counter_reg(8),
      O => \channel_4_dutycycle_o[1]_i_44_n_0\
    );
\channel_4_dutycycle_o[1]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(6),
      I1 => channel_4_dutycycle_counter_reg(3),
      I2 => channel_4_dutycycle_counter_reg(8),
      I3 => channel_4_dutycycle_counter_reg(9),
      I4 => channel_4_dutycycle_counter_reg(4),
      I5 => channel_4_dutycycle_counter_reg(7),
      O => \channel_4_dutycycle_o[1]_i_45_n_0\
    );
\channel_4_dutycycle_o[1]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(5),
      I1 => channel_4_dutycycle_counter_reg(2),
      I2 => channel_4_dutycycle_counter_reg(7),
      I3 => channel_4_dutycycle_counter_reg(8),
      I4 => channel_4_dutycycle_counter_reg(3),
      I5 => channel_4_dutycycle_counter_reg(6),
      O => \channel_4_dutycycle_o[1]_i_46_n_0\
    );
\channel_4_dutycycle_o[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[5]_i_12_n_6\,
      I1 => \channel_4_dutycycle_o_reg[1]_i_21_n_4\,
      I2 => channel_4_dutycycle_counter_reg(6),
      O => \channel_4_dutycycle_o[1]_i_5_n_0\
    );
\channel_4_dutycycle_o[1]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(10),
      I1 => channel_4_dutycycle_counter_reg(8),
      I2 => channel_4_dutycycle_counter_reg(12),
      O => \channel_4_dutycycle_o[1]_i_52_n_0\
    );
\channel_4_dutycycle_o[1]_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(9),
      I1 => channel_4_dutycycle_counter_reg(7),
      I2 => channel_4_dutycycle_counter_reg(11),
      O => \channel_4_dutycycle_o[1]_i_53_n_0\
    );
\channel_4_dutycycle_o[1]_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(8),
      I1 => channel_4_dutycycle_counter_reg(6),
      I2 => channel_4_dutycycle_counter_reg(10),
      O => \channel_4_dutycycle_o[1]_i_54_n_0\
    );
\channel_4_dutycycle_o[1]_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(7),
      I1 => channel_4_dutycycle_counter_reg(5),
      I2 => channel_4_dutycycle_counter_reg(9),
      O => \channel_4_dutycycle_o[1]_i_55_n_0\
    );
\channel_4_dutycycle_o[1]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(12),
      I1 => channel_4_dutycycle_counter_reg(8),
      I2 => channel_4_dutycycle_counter_reg(10),
      I3 => channel_4_dutycycle_counter_reg(9),
      I4 => channel_4_dutycycle_counter_reg(11),
      I5 => channel_4_dutycycle_counter_reg(13),
      O => \channel_4_dutycycle_o[1]_i_56_n_0\
    );
\channel_4_dutycycle_o[1]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(11),
      I1 => channel_4_dutycycle_counter_reg(7),
      I2 => channel_4_dutycycle_counter_reg(9),
      I3 => channel_4_dutycycle_counter_reg(8),
      I4 => channel_4_dutycycle_counter_reg(10),
      I5 => channel_4_dutycycle_counter_reg(12),
      O => \channel_4_dutycycle_o[1]_i_57_n_0\
    );
\channel_4_dutycycle_o[1]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(10),
      I1 => channel_4_dutycycle_counter_reg(6),
      I2 => channel_4_dutycycle_counter_reg(8),
      I3 => channel_4_dutycycle_counter_reg(7),
      I4 => channel_4_dutycycle_counter_reg(9),
      I5 => channel_4_dutycycle_counter_reg(11),
      O => \channel_4_dutycycle_o[1]_i_58_n_0\
    );
\channel_4_dutycycle_o[1]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(9),
      I1 => channel_4_dutycycle_counter_reg(5),
      I2 => channel_4_dutycycle_counter_reg(7),
      I3 => channel_4_dutycycle_counter_reg(6),
      I4 => channel_4_dutycycle_counter_reg(8),
      I5 => channel_4_dutycycle_counter_reg(10),
      O => \channel_4_dutycycle_o[1]_i_59_n_0\
    );
\channel_4_dutycycle_o[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[5]_i_12_n_7\,
      I1 => \channel_4_dutycycle_o_reg[1]_i_21_n_5\,
      I2 => channel_4_dutycycle_counter_reg(5),
      O => \channel_4_dutycycle_o[1]_i_6_n_0\
    );
\channel_4_dutycycle_o[1]_i_60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(6),
      I1 => channel_4_dutycycle_counter_reg(4),
      I2 => channel_4_dutycycle_counter_reg(8),
      O => \channel_4_dutycycle_o[1]_i_60_n_0\
    );
\channel_4_dutycycle_o[1]_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(5),
      I1 => channel_4_dutycycle_counter_reg(3),
      I2 => channel_4_dutycycle_counter_reg(7),
      O => \channel_4_dutycycle_o[1]_i_61_n_0\
    );
\channel_4_dutycycle_o[1]_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(4),
      I1 => channel_4_dutycycle_counter_reg(2),
      I2 => channel_4_dutycycle_counter_reg(6),
      O => \channel_4_dutycycle_o[1]_i_62_n_0\
    );
\channel_4_dutycycle_o[1]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(3),
      I1 => channel_4_dutycycle_counter_reg(1),
      I2 => channel_4_dutycycle_counter_reg(5),
      O => \channel_4_dutycycle_o[1]_i_63_n_0\
    );
\channel_4_dutycycle_o[1]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(8),
      I1 => channel_4_dutycycle_counter_reg(4),
      I2 => channel_4_dutycycle_counter_reg(6),
      I3 => channel_4_dutycycle_counter_reg(5),
      I4 => channel_4_dutycycle_counter_reg(7),
      I5 => channel_4_dutycycle_counter_reg(9),
      O => \channel_4_dutycycle_o[1]_i_64_n_0\
    );
\channel_4_dutycycle_o[1]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(7),
      I1 => channel_4_dutycycle_counter_reg(3),
      I2 => channel_4_dutycycle_counter_reg(5),
      I3 => channel_4_dutycycle_counter_reg(4),
      I4 => channel_4_dutycycle_counter_reg(6),
      I5 => channel_4_dutycycle_counter_reg(8),
      O => \channel_4_dutycycle_o[1]_i_65_n_0\
    );
\channel_4_dutycycle_o[1]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(6),
      I1 => channel_4_dutycycle_counter_reg(2),
      I2 => channel_4_dutycycle_counter_reg(4),
      I3 => channel_4_dutycycle_counter_reg(3),
      I4 => channel_4_dutycycle_counter_reg(5),
      I5 => channel_4_dutycycle_counter_reg(7),
      O => \channel_4_dutycycle_o[1]_i_66_n_0\
    );
\channel_4_dutycycle_o[1]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(5),
      I1 => channel_4_dutycycle_counter_reg(1),
      I2 => channel_4_dutycycle_counter_reg(3),
      I3 => channel_4_dutycycle_counter_reg(4),
      I4 => channel_4_dutycycle_counter_reg(2),
      I5 => channel_4_dutycycle_counter_reg(6),
      O => \channel_4_dutycycle_o[1]_i_67_n_0\
    );
\channel_4_dutycycle_o[1]_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(6),
      I1 => channel_4_dutycycle_counter_reg(1),
      I2 => channel_4_dutycycle_counter_reg(4),
      O => \channel_4_dutycycle_o[1]_i_69_n_0\
    );
\channel_4_dutycycle_o[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[1]_i_22_n_4\,
      I1 => \channel_4_dutycycle_o_reg[1]_i_21_n_6\,
      I2 => channel_4_dutycycle_counter_reg(4),
      O => \channel_4_dutycycle_o[1]_i_7_n_0\
    );
\channel_4_dutycycle_o[1]_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(6),
      I1 => channel_4_dutycycle_counter_reg(1),
      I2 => channel_4_dutycycle_counter_reg(4),
      O => \channel_4_dutycycle_o[1]_i_70_n_0\
    );
\channel_4_dutycycle_o[1]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(4),
      I1 => channel_4_dutycycle_counter_reg(1),
      I2 => channel_4_dutycycle_counter_reg(6),
      I3 => channel_4_dutycycle_counter_reg(7),
      I4 => channel_4_dutycycle_counter_reg(2),
      I5 => channel_4_dutycycle_counter_reg(5),
      O => \channel_4_dutycycle_o[1]_i_71_n_0\
    );
\channel_4_dutycycle_o[1]_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(6),
      I1 => channel_4_dutycycle_counter_reg(1),
      I2 => channel_4_dutycycle_counter_reg(4),
      I3 => channel_4_dutycycle_counter_reg(5),
      I4 => channel_4_dutycycle_counter_reg(0),
      O => \channel_4_dutycycle_o[1]_i_72_n_0\
    );
\channel_4_dutycycle_o[1]_i_73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(0),
      I1 => channel_4_dutycycle_counter_reg(5),
      I2 => channel_4_dutycycle_counter_reg(3),
      O => \channel_4_dutycycle_o[1]_i_73_n_0\
    );
\channel_4_dutycycle_o[1]_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(2),
      I1 => channel_4_dutycycle_counter_reg(4),
      O => \channel_4_dutycycle_o[1]_i_74_n_0\
    );
\channel_4_dutycycle_o[1]_i_75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(2),
      I1 => channel_4_dutycycle_counter_reg(0),
      I2 => channel_4_dutycycle_counter_reg(4),
      O => \channel_4_dutycycle_o[1]_i_75_n_0\
    );
\channel_4_dutycycle_o[1]_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(2),
      I1 => channel_4_dutycycle_counter_reg(0),
      I2 => channel_4_dutycycle_counter_reg(4),
      O => \channel_4_dutycycle_o[1]_i_76_n_0\
    );
\channel_4_dutycycle_o[1]_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(2),
      I1 => channel_4_dutycycle_counter_reg(0),
      O => \channel_4_dutycycle_o[1]_i_77_n_0\
    );
\channel_4_dutycycle_o[1]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(4),
      I1 => channel_4_dutycycle_counter_reg(0),
      I2 => channel_4_dutycycle_counter_reg(2),
      I3 => channel_4_dutycycle_counter_reg(3),
      I4 => channel_4_dutycycle_counter_reg(1),
      I5 => channel_4_dutycycle_counter_reg(5),
      O => \channel_4_dutycycle_o[1]_i_78_n_0\
    );
\channel_4_dutycycle_o[1]_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(2),
      I1 => channel_4_dutycycle_counter_reg(0),
      I2 => channel_4_dutycycle_counter_reg(4),
      I3 => channel_4_dutycycle_counter_reg(1),
      I4 => channel_4_dutycycle_counter_reg(3),
      O => \channel_4_dutycycle_o[1]_i_79_n_0\
    );
\channel_4_dutycycle_o[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[5]_i_12_n_4\,
      I1 => \channel_4_dutycycle_o_reg[5]_i_11_n_6\,
      I2 => channel_4_dutycycle_counter_reg(8),
      I3 => \channel_4_dutycycle_o[1]_i_4_n_0\,
      O => \channel_4_dutycycle_o[1]_i_8_n_0\
    );
\channel_4_dutycycle_o[1]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(0),
      I1 => channel_4_dutycycle_counter_reg(2),
      I2 => channel_4_dutycycle_counter_reg(1),
      I3 => channel_4_dutycycle_counter_reg(3),
      O => \channel_4_dutycycle_o[1]_i_80_n_0\
    );
\channel_4_dutycycle_o[1]_i_81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(2),
      I1 => channel_4_dutycycle_counter_reg(0),
      O => \channel_4_dutycycle_o[1]_i_81_n_0\
    );
\channel_4_dutycycle_o[1]_i_82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(1),
      I1 => channel_4_dutycycle_counter_reg(3),
      O => \channel_4_dutycycle_o[1]_i_82_n_0\
    );
\channel_4_dutycycle_o[1]_i_83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(0),
      I1 => channel_4_dutycycle_counter_reg(2),
      O => \channel_4_dutycycle_o[1]_i_83_n_0\
    );
\channel_4_dutycycle_o[1]_i_84\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(1),
      O => \channel_4_dutycycle_o[1]_i_84_n_0\
    );
\channel_4_dutycycle_o[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[5]_i_12_n_5\,
      I1 => \channel_4_dutycycle_o_reg[5]_i_11_n_7\,
      I2 => channel_4_dutycycle_counter_reg(7),
      I3 => \channel_4_dutycycle_o[1]_i_5_n_0\,
      O => \channel_4_dutycycle_o[1]_i_9_n_0\
    );
\channel_4_dutycycle_o[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_4_dutycycle_counter_reg[11]_0\(1),
      I1 => \channel_4_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_4_dutycycle_counter_reg(17),
      I3 => \channel_4_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_4_dutycycle_o_reg[3]_i_2_n_5\,
      O => \channel_4_dutycycle_o[2]_i_1_n_0\
    );
\channel_4_dutycycle_o[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_4_dutycycle_counter_reg[11]_0\(2),
      I1 => \channel_4_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_4_dutycycle_counter_reg(17),
      I3 => \channel_4_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_4_dutycycle_o_reg[3]_i_2_n_4\,
      O => \channel_4_dutycycle_o[3]_i_1_n_0\
    );
\channel_4_dutycycle_o[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^channel_4_dutycycle_counter_reg[7]_0\(0),
      O => \channel_4_dutycycle_o[3]_i_3_n_0\
    );
\channel_4_dutycycle_o[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_4_dutycycle_counter_reg[15]_0\(0),
      I1 => \channel_4_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_4_dutycycle_counter_reg(17),
      I3 => \channel_4_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_4_dutycycle_o_reg[7]_i_2_n_7\,
      O => \channel_4_dutycycle_o[4]_i_1_n_0\
    );
\channel_4_dutycycle_o[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_4_dutycycle_counter_reg[15]_0\(1),
      I1 => \channel_4_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_4_dutycycle_counter_reg(17),
      I3 => \channel_4_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_4_dutycycle_o_reg[7]_i_2_n_6\,
      O => \channel_4_dutycycle_o[5]_i_1_n_0\
    );
\channel_4_dutycycle_o[5]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[9]_i_11_n_7\,
      I1 => \channel_4_dutycycle_o_reg[5]_i_11_n_5\,
      I2 => channel_4_dutycycle_counter_reg(9),
      I3 => \channel_4_dutycycle_o[5]_i_6_n_0\,
      O => \channel_4_dutycycle_o[5]_i_10_n_0\
    );
\channel_4_dutycycle_o[5]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(15),
      I1 => channel_4_dutycycle_counter_reg(17),
      O => \channel_4_dutycycle_o[5]_i_13_n_0\
    );
\channel_4_dutycycle_o[5]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(14),
      I1 => channel_4_dutycycle_counter_reg(16),
      O => \channel_4_dutycycle_o[5]_i_14_n_0\
    );
\channel_4_dutycycle_o[5]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(15),
      I1 => channel_4_dutycycle_counter_reg(13),
      I2 => channel_4_dutycycle_counter_reg(17),
      O => \channel_4_dutycycle_o[5]_i_15_n_0\
    );
\channel_4_dutycycle_o[5]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(16),
      I1 => channel_4_dutycycle_counter_reg(17),
      O => \channel_4_dutycycle_o[5]_i_16_n_0\
    );
\channel_4_dutycycle_o[5]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(17),
      I1 => channel_4_dutycycle_counter_reg(15),
      I2 => channel_4_dutycycle_counter_reg(16),
      O => \channel_4_dutycycle_o[5]_i_17_n_0\
    );
\channel_4_dutycycle_o[5]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(16),
      I1 => channel_4_dutycycle_counter_reg(14),
      I2 => channel_4_dutycycle_counter_reg(17),
      I3 => channel_4_dutycycle_counter_reg(15),
      O => \channel_4_dutycycle_o[5]_i_18_n_0\
    );
\channel_4_dutycycle_o[5]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(17),
      I1 => channel_4_dutycycle_counter_reg(13),
      I2 => channel_4_dutycycle_counter_reg(15),
      I3 => channel_4_dutycycle_counter_reg(16),
      I4 => channel_4_dutycycle_counter_reg(14),
      O => \channel_4_dutycycle_o[5]_i_19_n_0\
    );
\channel_4_dutycycle_o[5]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(14),
      I1 => channel_4_dutycycle_counter_reg(9),
      I2 => channel_4_dutycycle_counter_reg(12),
      O => \channel_4_dutycycle_o[5]_i_20_n_0\
    );
\channel_4_dutycycle_o[5]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(13),
      I1 => channel_4_dutycycle_counter_reg(8),
      I2 => channel_4_dutycycle_counter_reg(11),
      O => \channel_4_dutycycle_o[5]_i_21_n_0\
    );
\channel_4_dutycycle_o[5]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(12),
      I1 => channel_4_dutycycle_counter_reg(7),
      I2 => channel_4_dutycycle_counter_reg(10),
      O => \channel_4_dutycycle_o[5]_i_22_n_0\
    );
\channel_4_dutycycle_o[5]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(11),
      I1 => channel_4_dutycycle_counter_reg(6),
      I2 => channel_4_dutycycle_counter_reg(9),
      O => \channel_4_dutycycle_o[5]_i_23_n_0\
    );
\channel_4_dutycycle_o[5]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(12),
      I1 => channel_4_dutycycle_counter_reg(9),
      I2 => channel_4_dutycycle_counter_reg(14),
      I3 => channel_4_dutycycle_counter_reg(15),
      I4 => channel_4_dutycycle_counter_reg(10),
      I5 => channel_4_dutycycle_counter_reg(13),
      O => \channel_4_dutycycle_o[5]_i_24_n_0\
    );
\channel_4_dutycycle_o[5]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(11),
      I1 => channel_4_dutycycle_counter_reg(8),
      I2 => channel_4_dutycycle_counter_reg(13),
      I3 => channel_4_dutycycle_counter_reg(14),
      I4 => channel_4_dutycycle_counter_reg(9),
      I5 => channel_4_dutycycle_counter_reg(12),
      O => \channel_4_dutycycle_o[5]_i_25_n_0\
    );
\channel_4_dutycycle_o[5]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(10),
      I1 => channel_4_dutycycle_counter_reg(7),
      I2 => channel_4_dutycycle_counter_reg(12),
      I3 => channel_4_dutycycle_counter_reg(13),
      I4 => channel_4_dutycycle_counter_reg(8),
      I5 => channel_4_dutycycle_counter_reg(11),
      O => \channel_4_dutycycle_o[5]_i_26_n_0\
    );
\channel_4_dutycycle_o[5]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(9),
      I1 => channel_4_dutycycle_counter_reg(6),
      I2 => channel_4_dutycycle_counter_reg(11),
      I3 => channel_4_dutycycle_counter_reg(12),
      I4 => channel_4_dutycycle_counter_reg(7),
      I5 => channel_4_dutycycle_counter_reg(10),
      O => \channel_4_dutycycle_o[5]_i_27_n_0\
    );
\channel_4_dutycycle_o[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[9]_i_11_n_5\,
      I1 => \channel_4_dutycycle_o_reg[11]_i_35_n_7\,
      I2 => channel_4_dutycycle_counter_reg(11),
      O => \channel_4_dutycycle_o[5]_i_3_n_0\
    );
\channel_4_dutycycle_o[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[9]_i_11_n_6\,
      I1 => \channel_4_dutycycle_o_reg[5]_i_11_n_4\,
      I2 => channel_4_dutycycle_counter_reg(10),
      O => \channel_4_dutycycle_o[5]_i_4_n_0\
    );
\channel_4_dutycycle_o[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[9]_i_11_n_7\,
      I1 => \channel_4_dutycycle_o_reg[5]_i_11_n_5\,
      I2 => channel_4_dutycycle_counter_reg(9),
      O => \channel_4_dutycycle_o[5]_i_5_n_0\
    );
\channel_4_dutycycle_o[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[5]_i_12_n_4\,
      I1 => \channel_4_dutycycle_o_reg[5]_i_11_n_6\,
      I2 => channel_4_dutycycle_counter_reg(8),
      O => \channel_4_dutycycle_o[5]_i_6_n_0\
    );
\channel_4_dutycycle_o[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_4_dutycycle_o_reg[9]_i_11_n_4\,
      I2 => channel_4_dutycycle_counter_reg(12),
      I3 => \channel_4_dutycycle_o[5]_i_3_n_0\,
      O => \channel_4_dutycycle_o[5]_i_7_n_0\
    );
\channel_4_dutycycle_o[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[9]_i_11_n_5\,
      I1 => \channel_4_dutycycle_o_reg[11]_i_35_n_7\,
      I2 => channel_4_dutycycle_counter_reg(11),
      I3 => \channel_4_dutycycle_o[5]_i_4_n_0\,
      O => \channel_4_dutycycle_o[5]_i_8_n_0\
    );
\channel_4_dutycycle_o[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[9]_i_11_n_6\,
      I1 => \channel_4_dutycycle_o_reg[5]_i_11_n_4\,
      I2 => channel_4_dutycycle_counter_reg(10),
      I3 => \channel_4_dutycycle_o[5]_i_5_n_0\,
      O => \channel_4_dutycycle_o[5]_i_9_n_0\
    );
\channel_4_dutycycle_o[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_4_dutycycle_counter_reg[15]_0\(2),
      I1 => \channel_4_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_4_dutycycle_counter_reg(17),
      I3 => \channel_4_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_4_dutycycle_o_reg[7]_i_2_n_5\,
      O => \channel_4_dutycycle_o[6]_i_1_n_0\
    );
\channel_4_dutycycle_o[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_4_dutycycle_counter_reg[15]_0\(3),
      I1 => \channel_4_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_4_dutycycle_counter_reg(17),
      I3 => \channel_4_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_4_dutycycle_o_reg[7]_i_2_n_4\,
      O => \channel_4_dutycycle_o[7]_i_1_n_0\
    );
\channel_4_dutycycle_o[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_4_dutycycle_counter_reg[16]_0\(0),
      I1 => \channel_4_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_4_dutycycle_counter_reg(17),
      I3 => \channel_4_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_4_dutycycle_o_reg[11]_i_8_n_7\,
      O => \channel_4_dutycycle_o[8]_i_1_n_0\
    );
\channel_4_dutycycle_o[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_4_dutycycle_counter_reg[16]_0\(1),
      I1 => \channel_4_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_4_dutycycle_counter_reg(17),
      I3 => \channel_4_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_4_dutycycle_o_reg[11]_i_8_n_6\,
      O => \channel_4_dutycycle_o[9]_i_1_n_0\
    );
\channel_4_dutycycle_o[9]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_4_dutycycle_o_reg[11]_i_36_n_7\,
      I2 => channel_4_dutycycle_counter_reg(13),
      I3 => \channel_4_dutycycle_o[9]_i_6_n_0\,
      O => \channel_4_dutycycle_o[9]_i_10_n_0\
    );
\channel_4_dutycycle_o[9]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(16),
      I1 => channel_4_dutycycle_counter_reg(13),
      O => \channel_4_dutycycle_o[9]_i_12_n_0\
    );
\channel_4_dutycycle_o[9]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(17),
      I1 => channel_4_dutycycle_counter_reg(12),
      I2 => channel_4_dutycycle_counter_reg(15),
      O => \channel_4_dutycycle_o[9]_i_13_n_0\
    );
\channel_4_dutycycle_o[9]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(16),
      I1 => channel_4_dutycycle_counter_reg(11),
      I2 => channel_4_dutycycle_counter_reg(14),
      O => \channel_4_dutycycle_o[9]_i_14_n_0\
    );
\channel_4_dutycycle_o[9]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(15),
      I1 => channel_4_dutycycle_counter_reg(10),
      I2 => channel_4_dutycycle_counter_reg(13),
      O => \channel_4_dutycycle_o[9]_i_15_n_0\
    );
\channel_4_dutycycle_o[9]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(13),
      I1 => channel_4_dutycycle_counter_reg(16),
      I2 => channel_4_dutycycle_counter_reg(14),
      I3 => channel_4_dutycycle_counter_reg(17),
      O => \channel_4_dutycycle_o[9]_i_16_n_0\
    );
\channel_4_dutycycle_o[9]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(15),
      I1 => channel_4_dutycycle_counter_reg(12),
      I2 => channel_4_dutycycle_counter_reg(17),
      I3 => channel_4_dutycycle_counter_reg(13),
      I4 => channel_4_dutycycle_counter_reg(16),
      O => \channel_4_dutycycle_o[9]_i_17_n_0\
    );
\channel_4_dutycycle_o[9]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(14),
      I1 => channel_4_dutycycle_counter_reg(11),
      I2 => channel_4_dutycycle_counter_reg(16),
      I3 => channel_4_dutycycle_counter_reg(17),
      I4 => channel_4_dutycycle_counter_reg(12),
      I5 => channel_4_dutycycle_counter_reg(15),
      O => \channel_4_dutycycle_o[9]_i_18_n_0\
    );
\channel_4_dutycycle_o[9]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_4_dutycycle_counter_reg(13),
      I1 => channel_4_dutycycle_counter_reg(10),
      I2 => channel_4_dutycycle_counter_reg(15),
      I3 => channel_4_dutycycle_counter_reg(16),
      I4 => channel_4_dutycycle_counter_reg(11),
      I5 => channel_4_dutycycle_counter_reg(14),
      O => \channel_4_dutycycle_o[9]_i_19_n_0\
    );
\channel_4_dutycycle_o[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_4_dutycycle_o_reg[11]_i_36_n_5\,
      I2 => channel_4_dutycycle_counter_reg(15),
      O => \channel_4_dutycycle_o[9]_i_3_n_0\
    );
\channel_4_dutycycle_o[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_4_dutycycle_o_reg[11]_i_36_n_6\,
      I2 => channel_4_dutycycle_counter_reg(14),
      O => \channel_4_dutycycle_o[9]_i_4_n_0\
    );
\channel_4_dutycycle_o[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_4_dutycycle_o_reg[11]_i_36_n_7\,
      I2 => channel_4_dutycycle_counter_reg(13),
      O => \channel_4_dutycycle_o[9]_i_5_n_0\
    );
\channel_4_dutycycle_o[9]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_4_dutycycle_o_reg[9]_i_11_n_4\,
      I2 => channel_4_dutycycle_counter_reg(12),
      O => \channel_4_dutycycle_o[9]_i_6_n_0\
    );
\channel_4_dutycycle_o[9]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_4_dutycycle_o_reg[11]_i_36_n_4\,
      I2 => channel_4_dutycycle_counter_reg(16),
      I3 => \channel_4_dutycycle_o[9]_i_3_n_0\,
      O => \channel_4_dutycycle_o[9]_i_7_n_0\
    );
\channel_4_dutycycle_o[9]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_4_dutycycle_o_reg[11]_i_36_n_5\,
      I2 => channel_4_dutycycle_counter_reg(15),
      I3 => \channel_4_dutycycle_o[9]_i_4_n_0\,
      O => \channel_4_dutycycle_o[9]_i_8_n_0\
    );
\channel_4_dutycycle_o[9]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_4_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_4_dutycycle_o_reg[11]_i_36_n_6\,
      I2 => channel_4_dutycycle_counter_reg(14),
      I3 => \channel_4_dutycycle_o[9]_i_5_n_0\,
      O => \channel_4_dutycycle_o[9]_i_9_n_0\
    );
\channel_4_dutycycle_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_4_dutycycle_o[11]_i_2_n_0\,
      D => \channel_4_dutycycle_o[0]_i_1_n_0\,
      Q => \channel_4_dutycycle_o_reg[11]_0\(0),
      R => \channel_4_dutycycle_o[11]_i_1_n_0\
    );
\channel_4_dutycycle_o_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_4_dutycycle_o[11]_i_2_n_0\,
      D => \channel_4_dutycycle_o[10]_i_1_n_0\,
      Q => \channel_4_dutycycle_o_reg[11]_0\(10),
      R => \channel_4_dutycycle_o[11]_i_1_n_0\
    );
\channel_4_dutycycle_o_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_4_dutycycle_o[11]_i_2_n_0\,
      D => \channel_4_dutycycle_o[11]_i_3_n_0\,
      Q => \channel_4_dutycycle_o_reg[11]_0\(11),
      R => \channel_4_dutycycle_o[11]_i_1_n_0\
    );
\channel_4_dutycycle_o_reg[11]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o_reg[11]_i_38_n_0\,
      CO(3) => \channel_4_dutycycle_o_reg[11]_i_19_n_0\,
      CO(2) => \channel_4_dutycycle_o_reg[11]_i_19_n_1\,
      CO(1) => \channel_4_dutycycle_o_reg[11]_i_19_n_2\,
      CO(0) => \channel_4_dutycycle_o_reg[11]_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \channel_4_dutycycle_o[11]_i_39_n_0\,
      DI(2) => \channel_4_dutycycle_o[11]_i_40_n_0\,
      DI(1) => \channel_4_dutycycle_o[11]_i_41_n_0\,
      DI(0) => \channel_4_dutycycle_o[11]_i_42_n_0\,
      O(3 downto 0) => \NLW_channel_4_dutycycle_o_reg[11]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_4_dutycycle_o[11]_i_43_n_0\,
      S(2) => \channel_4_dutycycle_o[11]_i_44_n_0\,
      S(1) => \channel_4_dutycycle_o[11]_i_45_n_0\,
      S(0) => \channel_4_dutycycle_o[11]_i_46_n_0\
    );
\channel_4_dutycycle_o_reg[11]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o_reg[11]_i_56_n_0\,
      CO(3) => \channel_4_dutycycle_o_reg[11]_i_30_n_0\,
      CO(2) => \channel_4_dutycycle_o_reg[11]_i_30_n_1\,
      CO(1) => \channel_4_dutycycle_o_reg[11]_i_30_n_2\,
      CO(0) => \channel_4_dutycycle_o_reg[11]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \channel_4_dutycycle_o[11]_i_57_n_0\,
      DI(1) => \channel_4_dutycycle_o[11]_i_58_n_0\,
      DI(0) => channel_4_timeout_counter_reg(9),
      O(3 downto 0) => \NLW_channel_4_dutycycle_o_reg[11]_i_30_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_4_dutycycle_o[11]_i_59_n_0\,
      S(2) => \channel_4_dutycycle_o[11]_i_60_n_0\,
      S(1) => \channel_4_dutycycle_o[11]_i_61_n_0\,
      S(0) => \channel_4_dutycycle_o[11]_i_62_n_0\
    );
\channel_4_dutycycle_o_reg[11]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o_reg[5]_i_11_n_0\,
      CO(3 downto 2) => \NLW_channel_4_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \channel_4_dutycycle_o_reg[11]_i_35_n_2\,
      CO(0) => \NLW_channel_4_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => channel_4_dutycycle_counter_reg(17),
      O(3 downto 1) => \NLW_channel_4_dutycycle_o_reg[11]_i_35_O_UNCONNECTED\(3 downto 1),
      O(0) => \channel_4_dutycycle_o_reg[11]_i_35_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \channel_4_dutycycle_o[11]_i_63_n_0\
    );
\channel_4_dutycycle_o_reg[11]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o_reg[9]_i_11_n_0\,
      CO(3) => \channel_4_dutycycle_o_reg[11]_i_36_n_0\,
      CO(2) => \channel_4_dutycycle_o_reg[11]_i_36_n_1\,
      CO(1) => \channel_4_dutycycle_o_reg[11]_i_36_n_2\,
      CO(0) => \channel_4_dutycycle_o_reg[11]_i_36_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => channel_4_dutycycle_counter_reg(17 downto 15),
      DI(0) => \channel_4_dutycycle_o[11]_i_64_n_0\,
      O(3) => \channel_4_dutycycle_o_reg[11]_i_36_n_4\,
      O(2) => \channel_4_dutycycle_o_reg[11]_i_36_n_5\,
      O(1) => \channel_4_dutycycle_o_reg[11]_i_36_n_6\,
      O(0) => \channel_4_dutycycle_o_reg[11]_i_36_n_7\,
      S(3) => \channel_4_dutycycle_o[11]_i_65_n_0\,
      S(2) => \channel_4_dutycycle_o[11]_i_66_n_0\,
      S(1) => \channel_4_dutycycle_o[11]_i_67_n_0\,
      S(0) => \channel_4_dutycycle_o[11]_i_68_n_0\
    );
\channel_4_dutycycle_o_reg[11]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o_reg[11]_i_36_n_0\,
      CO(3 downto 1) => \NLW_channel_4_dutycycle_o_reg[11]_i_37_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_4_dutycycle_o_reg[11]_i_37_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_channel_4_dutycycle_o_reg[11]_i_37_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\channel_4_dutycycle_o_reg[11]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o_reg[11]_i_69_n_0\,
      CO(3) => \channel_4_dutycycle_o_reg[11]_i_38_n_0\,
      CO(2) => \channel_4_dutycycle_o_reg[11]_i_38_n_1\,
      CO(1) => \channel_4_dutycycle_o_reg[11]_i_38_n_2\,
      CO(0) => \channel_4_dutycycle_o_reg[11]_i_38_n_3\,
      CYINIT => '0',
      DI(3) => \channel_4_dutycycle_o[11]_i_70_n_0\,
      DI(2) => \channel_4_dutycycle_o[11]_i_71_n_0\,
      DI(1) => \channel_4_dutycycle_o[11]_i_72_n_0\,
      DI(0) => \channel_4_dutycycle_o[11]_i_73_n_0\,
      O(3 downto 0) => \NLW_channel_4_dutycycle_o_reg[11]_i_38_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_4_dutycycle_o[11]_i_74_n_0\,
      S(2) => \channel_4_dutycycle_o[11]_i_75_n_0\,
      S(1) => \channel_4_dutycycle_o[11]_i_76_n_0\,
      S(0) => \channel_4_dutycycle_o[11]_i_77_n_0\
    );
\channel_4_dutycycle_o_reg[11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o_reg[11]_i_9_n_0\,
      CO(3) => \channel_4_dutycycle_o_reg[11]_i_4_n_0\,
      CO(2) => \channel_4_dutycycle_o_reg[11]_i_4_n_1\,
      CO(1) => \channel_4_dutycycle_o_reg[11]_i_4_n_2\,
      CO(0) => \channel_4_dutycycle_o_reg[11]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \channel_4_dutycycle_o[11]_i_10_n_0\,
      DI(2) => \channel_4_dutycycle_o[11]_i_11_n_0\,
      DI(1) => channel_4_timeout_counter_reg(27),
      DI(0) => channel_4_timeout_counter_reg(25),
      O(3 downto 0) => \NLW_channel_4_dutycycle_o_reg[11]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_4_dutycycle_o[11]_i_12_n_0\,
      S(2) => \channel_4_dutycycle_o[11]_i_13_n_0\,
      S(1) => \channel_4_dutycycle_o[11]_i_14_n_0\,
      S(0) => \channel_4_dutycycle_o[11]_i_15_n_0\
    );
\channel_4_dutycycle_o_reg[11]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o_reg[9]_i_2_n_0\,
      CO(3 downto 1) => \NLW_channel_4_dutycycle_o_reg[11]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_4_dutycycle_o_reg[11]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channel_4_dutycycle_o[11]_i_16_n_0\,
      O(3 downto 2) => \NLW_channel_4_dutycycle_o_reg[11]_i_5_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^channel_4_dutycycle_counter_reg[16]_0\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \channel_4_dutycycle_o[11]_i_17_n_0\,
      S(0) => \channel_4_dutycycle_o[11]_i_18_n_0\
    );
\channel_4_dutycycle_o_reg[11]_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_4_dutycycle_o_reg[11]_i_56_n_0\,
      CO(2) => \channel_4_dutycycle_o_reg[11]_i_56_n_1\,
      CO(1) => \channel_4_dutycycle_o_reg[11]_i_56_n_2\,
      CO(0) => \channel_4_dutycycle_o_reg[11]_i_56_n_3\,
      CYINIT => '1',
      DI(3) => \channel_4_dutycycle_o[11]_i_87_n_0\,
      DI(2) => \channel_4_dutycycle_o[11]_i_88_n_0\,
      DI(1) => \channel_4_dutycycle_o[11]_i_89_n_0\,
      DI(0) => \channel_4_dutycycle_o[11]_i_90_n_0\,
      O(3 downto 0) => \NLW_channel_4_dutycycle_o_reg[11]_i_56_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_4_dutycycle_o[11]_i_91_n_0\,
      S(2) => \channel_4_dutycycle_o[11]_i_92_n_0\,
      S(1) => \channel_4_dutycycle_o[11]_i_93_n_0\,
      S(0) => \channel_4_dutycycle_o[11]_i_94_n_0\
    );
\channel_4_dutycycle_o_reg[11]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o_reg[11]_i_19_n_0\,
      CO(3) => \channel_4_dutycycle_o_reg[11]_i_6_n_0\,
      CO(2) => \channel_4_dutycycle_o_reg[11]_i_6_n_1\,
      CO(1) => \channel_4_dutycycle_o_reg[11]_i_6_n_2\,
      CO(0) => \channel_4_dutycycle_o_reg[11]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \channel_4_dutycycle_o[11]_i_20_n_0\,
      DI(2) => \channel_4_dutycycle_o[11]_i_21_n_0\,
      DI(1) => \channel_4_dutycycle_o[11]_i_22_n_0\,
      DI(0) => \channel_4_dutycycle_o[11]_i_23_n_0\,
      O(3 downto 0) => \NLW_channel_4_dutycycle_o_reg[11]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_4_dutycycle_o[11]_i_24_n_0\,
      S(2) => \channel_4_dutycycle_o[11]_i_25_n_0\,
      S(1) => \channel_4_dutycycle_o[11]_i_26_n_0\,
      S(0) => \channel_4_dutycycle_o[11]_i_27_n_0\
    );
\channel_4_dutycycle_o_reg[11]_i_69\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_4_dutycycle_o_reg[11]_i_69_n_0\,
      CO(2) => \channel_4_dutycycle_o_reg[11]_i_69_n_1\,
      CO(1) => \channel_4_dutycycle_o_reg[11]_i_69_n_2\,
      CO(0) => \channel_4_dutycycle_o_reg[11]_i_69_n_3\,
      CYINIT => '0',
      DI(3) => \channel_4_dutycycle_o[11]_i_95_n_0\,
      DI(2) => \channel_4_dutycycle_o[11]_i_96_n_0\,
      DI(1) => \channel_4_dutycycle_o[11]_i_97_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_channel_4_dutycycle_o_reg[11]_i_69_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_4_dutycycle_o[11]_i_98_n_0\,
      S(2) => \channel_4_dutycycle_o[11]_i_99_n_0\,
      S(1) => \channel_4_dutycycle_o[11]_i_100_n_0\,
      S(0) => \channel_4_dutycycle_o[11]_i_101_n_0\
    );
\channel_4_dutycycle_o_reg[11]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o_reg[7]_i_2_n_0\,
      CO(3) => \NLW_channel_4_dutycycle_o_reg[11]_i_8_CO_UNCONNECTED\(3),
      CO(2) => \channel_4_dutycycle_o_reg[11]_i_8_n_1\,
      CO(1) => \channel_4_dutycycle_o_reg[11]_i_8_n_2\,
      CO(0) => \channel_4_dutycycle_o_reg[11]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_4_dutycycle_o_reg[11]_i_8_n_4\,
      O(2) => \channel_4_dutycycle_o_reg[11]_i_8_n_5\,
      O(1) => \channel_4_dutycycle_o_reg[11]_i_8_n_6\,
      O(0) => \channel_4_dutycycle_o_reg[11]_i_8_n_7\,
      S(3 downto 0) => \^channel_4_dutycycle_counter_reg[16]_0\(3 downto 0)
    );
\channel_4_dutycycle_o_reg[11]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o_reg[11]_i_30_n_0\,
      CO(3) => \channel_4_dutycycle_o_reg[11]_i_9_n_0\,
      CO(2) => \channel_4_dutycycle_o_reg[11]_i_9_n_1\,
      CO(1) => \channel_4_dutycycle_o_reg[11]_i_9_n_2\,
      CO(0) => \channel_4_dutycycle_o_reg[11]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => channel_4_timeout_counter_reg(19),
      DI(0) => channel_4_timeout_counter_reg(17),
      O(3 downto 0) => \NLW_channel_4_dutycycle_o_reg[11]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_4_dutycycle_o[11]_i_31_n_0\,
      S(2) => \channel_4_dutycycle_o[11]_i_32_n_0\,
      S(1) => \channel_4_dutycycle_o[11]_i_33_n_0\,
      S(0) => \channel_4_dutycycle_o[11]_i_34_n_0\
    );
\channel_4_dutycycle_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_4_dutycycle_o[11]_i_2_n_0\,
      D => \channel_4_dutycycle_o[1]_i_1_n_0\,
      Q => \channel_4_dutycycle_o_reg[11]_0\(1),
      R => \channel_4_dutycycle_o[11]_i_1_n_0\
    );
\channel_4_dutycycle_o_reg[1]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o_reg[1]_i_3_0\(0),
      CO(3) => \channel_4_dutycycle_o_reg[1]_i_12_n_0\,
      CO(2) => \channel_4_dutycycle_o_reg[1]_i_12_n_1\,
      CO(1) => \channel_4_dutycycle_o_reg[1]_i_12_n_2\,
      CO(0) => \channel_4_dutycycle_o_reg[1]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => channel_4_dutycycle_counter_reg(0),
      DI(2 downto 0) => \^channel_4_dutycycle_counter_reg[10]_0\(2 downto 0),
      O(3 downto 0) => \NLW_channel_4_dutycycle_o_reg[1]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_4_dutycycle_o[1]_i_26_n_0\,
      S(2 downto 0) => \channel_4_dutycycle_o_reg[1]_i_3_1\(2 downto 0)
    );
\channel_4_dutycycle_o_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o_reg[1]_i_3_n_0\,
      CO(3) => \channel_4_dutycycle_o_reg[1]_i_2_n_0\,
      CO(2) => \channel_4_dutycycle_o_reg[1]_i_2_n_1\,
      CO(1) => \channel_4_dutycycle_o_reg[1]_i_2_n_2\,
      CO(0) => \channel_4_dutycycle_o_reg[1]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_4_dutycycle_o[1]_i_4_n_0\,
      DI(2) => \channel_4_dutycycle_o[1]_i_5_n_0\,
      DI(1) => \channel_4_dutycycle_o[1]_i_6_n_0\,
      DI(0) => \channel_4_dutycycle_o[1]_i_7_n_0\,
      O(3) => \^channel_4_dutycycle_counter_reg[11]_0\(0),
      O(2) => \^channel_4_dutycycle_counter_reg[7]_0\(0),
      O(1 downto 0) => \NLW_channel_4_dutycycle_o_reg[1]_i_2_O_UNCONNECTED\(1 downto 0),
      S(3) => \channel_4_dutycycle_o[1]_i_8_n_0\,
      S(2) => \channel_4_dutycycle_o[1]_i_9_n_0\,
      S(1) => \channel_4_dutycycle_o[1]_i_10_n_0\,
      S(0) => \channel_4_dutycycle_o[1]_i_11_n_0\
    );
\channel_4_dutycycle_o_reg[1]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o_reg[1]_i_24_n_0\,
      CO(3) => \channel_4_dutycycle_o_reg[1]_i_21_n_0\,
      CO(2) => \channel_4_dutycycle_o_reg[1]_i_21_n_1\,
      CO(1) => \channel_4_dutycycle_o_reg[1]_i_21_n_2\,
      CO(0) => \channel_4_dutycycle_o_reg[1]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \channel_4_dutycycle_o[1]_i_31_n_0\,
      DI(2) => \channel_4_dutycycle_o[1]_i_32_n_0\,
      DI(1) => \channel_4_dutycycle_o[1]_i_33_n_0\,
      DI(0) => \channel_4_dutycycle_o[1]_i_34_n_0\,
      O(3) => \channel_4_dutycycle_o_reg[1]_i_21_n_4\,
      O(2) => \channel_4_dutycycle_o_reg[1]_i_21_n_5\,
      O(1) => \channel_4_dutycycle_o_reg[1]_i_21_n_6\,
      O(0) => \channel_4_dutycycle_o_reg[1]_i_21_n_7\,
      S(3) => \channel_4_dutycycle_o[1]_i_35_n_0\,
      S(2) => \channel_4_dutycycle_o[1]_i_36_n_0\,
      S(1) => \channel_4_dutycycle_o[1]_i_37_n_0\,
      S(0) => \channel_4_dutycycle_o[1]_i_38_n_0\
    );
\channel_4_dutycycle_o_reg[1]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o_reg[1]_i_30_n_0\,
      CO(3) => \channel_4_dutycycle_o_reg[1]_i_22_n_0\,
      CO(2) => \channel_4_dutycycle_o_reg[1]_i_22_n_1\,
      CO(1) => \channel_4_dutycycle_o_reg[1]_i_22_n_2\,
      CO(0) => \channel_4_dutycycle_o_reg[1]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \channel_4_dutycycle_o[1]_i_39_n_0\,
      DI(2) => \channel_4_dutycycle_o[1]_i_40_n_0\,
      DI(1) => \channel_4_dutycycle_o[1]_i_41_n_0\,
      DI(0) => \channel_4_dutycycle_o[1]_i_42_n_0\,
      O(3) => \channel_4_dutycycle_o_reg[1]_i_22_n_4\,
      O(2) => \channel_4_dutycycle_o_reg[1]_i_22_n_5\,
      O(1) => \channel_4_dutycycle_o_reg[1]_i_22_n_6\,
      O(0) => \channel_4_dutycycle_o_reg[1]_i_22_n_7\,
      S(3) => \channel_4_dutycycle_o[1]_i_43_n_0\,
      S(2) => \channel_4_dutycycle_o[1]_i_44_n_0\,
      S(1) => \channel_4_dutycycle_o[1]_i_45_n_0\,
      S(0) => \channel_4_dutycycle_o[1]_i_46_n_0\
    );
\channel_4_dutycycle_o_reg[1]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o_reg[1]_i_25_n_0\,
      CO(3) => \channel_4_dutycycle_o_reg[1]_i_24_n_0\,
      CO(2) => \channel_4_dutycycle_o_reg[1]_i_24_n_1\,
      CO(1) => \channel_4_dutycycle_o_reg[1]_i_24_n_2\,
      CO(0) => \channel_4_dutycycle_o_reg[1]_i_24_n_3\,
      CYINIT => '0',
      DI(3) => \channel_4_dutycycle_o[1]_i_52_n_0\,
      DI(2) => \channel_4_dutycycle_o[1]_i_53_n_0\,
      DI(1) => \channel_4_dutycycle_o[1]_i_54_n_0\,
      DI(0) => \channel_4_dutycycle_o[1]_i_55_n_0\,
      O(3) => \channel_4_dutycycle_o_reg[1]_i_24_n_4\,
      O(2) => \channel_4_dutycycle_o_reg[1]_i_24_n_5\,
      O(1) => \channel_4_dutycycle_o_reg[1]_i_24_n_6\,
      O(0) => \^channel_4_dutycycle_counter_reg[10]_0\(2),
      S(3) => \channel_4_dutycycle_o[1]_i_56_n_0\,
      S(2) => \channel_4_dutycycle_o[1]_i_57_n_0\,
      S(1) => \channel_4_dutycycle_o[1]_i_58_n_0\,
      S(0) => \channel_4_dutycycle_o[1]_i_59_n_0\
    );
\channel_4_dutycycle_o_reg[1]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o_reg[1]_i_47_n_0\,
      CO(3) => \channel_4_dutycycle_o_reg[1]_i_25_n_0\,
      CO(2) => \channel_4_dutycycle_o_reg[1]_i_25_n_1\,
      CO(1) => \channel_4_dutycycle_o_reg[1]_i_25_n_2\,
      CO(0) => \channel_4_dutycycle_o_reg[1]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \channel_4_dutycycle_o[1]_i_60_n_0\,
      DI(2) => \channel_4_dutycycle_o[1]_i_61_n_0\,
      DI(1) => \channel_4_dutycycle_o[1]_i_62_n_0\,
      DI(0) => \channel_4_dutycycle_o[1]_i_63_n_0\,
      O(3 downto 2) => \^channel_4_dutycycle_counter_reg[10]_0\(1 downto 0),
      O(1 downto 0) => \channel_4_dutycycle_counter_reg[6]_0\(3 downto 2),
      S(3) => \channel_4_dutycycle_o[1]_i_64_n_0\,
      S(2) => \channel_4_dutycycle_o[1]_i_65_n_0\,
      S(1) => \channel_4_dutycycle_o[1]_i_66_n_0\,
      S(0) => \channel_4_dutycycle_o[1]_i_67_n_0\
    );
\channel_4_dutycycle_o_reg[1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o_reg[1]_i_12_n_0\,
      CO(3) => \channel_4_dutycycle_o_reg[1]_i_3_n_0\,
      CO(2) => \channel_4_dutycycle_o_reg[1]_i_3_n_1\,
      CO(1) => \channel_4_dutycycle_o_reg[1]_i_3_n_2\,
      CO(0) => \channel_4_dutycycle_o_reg[1]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \channel_4_dutycycle_o[1]_i_13_n_0\,
      DI(2) => \channel_4_dutycycle_o[1]_i_14_n_0\,
      DI(1) => \channel_4_dutycycle_o[1]_i_15_n_0\,
      DI(0) => \channel_4_dutycycle_o[1]_i_16_n_0\,
      O(3 downto 0) => \NLW_channel_4_dutycycle_o_reg[1]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_4_dutycycle_o[1]_i_17_n_0\,
      S(2) => \channel_4_dutycycle_o[1]_i_18_n_0\,
      S(1) => \channel_4_dutycycle_o[1]_i_19_n_0\,
      S(0) => \channel_4_dutycycle_o[1]_i_20_n_0\
    );
\channel_4_dutycycle_o_reg[1]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o_reg[1]_i_68_n_0\,
      CO(3) => \channel_4_dutycycle_o_reg[1]_i_30_n_0\,
      CO(2) => \channel_4_dutycycle_o_reg[1]_i_30_n_1\,
      CO(1) => \channel_4_dutycycle_o_reg[1]_i_30_n_2\,
      CO(0) => \channel_4_dutycycle_o_reg[1]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \channel_4_dutycycle_o[1]_i_69_n_0\,
      DI(2) => \channel_4_dutycycle_o[1]_i_70_n_0\,
      DI(1 downto 0) => channel_4_dutycycle_counter_reg(3 downto 2),
      O(3) => \channel_4_dutycycle_o_reg[1]_i_30_n_4\,
      O(2 downto 0) => \channel_4_dutycycle_counter_reg[3]_0\(2 downto 0),
      S(3) => \channel_4_dutycycle_o[1]_i_71_n_0\,
      S(2) => \channel_4_dutycycle_o[1]_i_72_n_0\,
      S(1) => \channel_4_dutycycle_o[1]_i_73_n_0\,
      S(0) => \channel_4_dutycycle_o[1]_i_74_n_0\
    );
\channel_4_dutycycle_o_reg[1]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_4_dutycycle_o_reg[1]_i_47_n_0\,
      CO(2) => \channel_4_dutycycle_o_reg[1]_i_47_n_1\,
      CO(1) => \channel_4_dutycycle_o_reg[1]_i_47_n_2\,
      CO(0) => \channel_4_dutycycle_o_reg[1]_i_47_n_3\,
      CYINIT => '0',
      DI(3) => \channel_4_dutycycle_o[1]_i_75_n_0\,
      DI(2) => \channel_4_dutycycle_o[1]_i_76_n_0\,
      DI(1) => \channel_4_dutycycle_o[1]_i_77_n_0\,
      DI(0) => '0',
      O(3 downto 2) => \channel_4_dutycycle_counter_reg[6]_0\(1 downto 0),
      O(1 downto 0) => \NLW_channel_4_dutycycle_o_reg[1]_i_47_O_UNCONNECTED\(1 downto 0),
      S(3) => \channel_4_dutycycle_o[1]_i_78_n_0\,
      S(2) => \channel_4_dutycycle_o[1]_i_79_n_0\,
      S(1) => \channel_4_dutycycle_o[1]_i_80_n_0\,
      S(0) => \channel_4_dutycycle_o[1]_i_81_n_0\
    );
\channel_4_dutycycle_o_reg[1]_i_68\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_4_dutycycle_o_reg[1]_i_68_n_0\,
      CO(2) => \channel_4_dutycycle_o_reg[1]_i_68_n_1\,
      CO(1) => \channel_4_dutycycle_o_reg[1]_i_68_n_2\,
      CO(0) => \channel_4_dutycycle_o_reg[1]_i_68_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => channel_4_dutycycle_counter_reg(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3 downto 0) => \channel_4_dutycycle_counter_reg[1]_0\(3 downto 0),
      S(3) => \channel_4_dutycycle_o[1]_i_82_n_0\,
      S(2) => \channel_4_dutycycle_o[1]_i_83_n_0\,
      S(1) => \channel_4_dutycycle_o[1]_i_84_n_0\,
      S(0) => channel_4_dutycycle_counter_reg(0)
    );
\channel_4_dutycycle_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_4_dutycycle_o[11]_i_2_n_0\,
      D => \channel_4_dutycycle_o[2]_i_1_n_0\,
      Q => \channel_4_dutycycle_o_reg[11]_0\(2),
      R => \channel_4_dutycycle_o[11]_i_1_n_0\
    );
\channel_4_dutycycle_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_4_dutycycle_o[11]_i_2_n_0\,
      D => \channel_4_dutycycle_o[3]_i_1_n_0\,
      Q => \channel_4_dutycycle_o_reg[11]_0\(3),
      R => \channel_4_dutycycle_o[11]_i_1_n_0\
    );
\channel_4_dutycycle_o_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_4_dutycycle_o_reg[3]_i_2_n_0\,
      CO(2) => \channel_4_dutycycle_o_reg[3]_i_2_n_1\,
      CO(1) => \channel_4_dutycycle_o_reg[3]_i_2_n_2\,
      CO(0) => \channel_4_dutycycle_o_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \channel_4_dutycycle_o_reg[3]_i_2_n_4\,
      O(2) => \channel_4_dutycycle_o_reg[3]_i_2_n_5\,
      O(1) => \channel_4_dutycycle_o_reg[3]_i_2_n_6\,
      O(0) => \channel_4_dutycycle_o_reg[3]_i_2_n_7\,
      S(3 downto 1) => \^channel_4_dutycycle_counter_reg[11]_0\(2 downto 0),
      S(0) => \channel_4_dutycycle_o[3]_i_3_n_0\
    );
\channel_4_dutycycle_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_4_dutycycle_o[11]_i_2_n_0\,
      D => \channel_4_dutycycle_o[4]_i_1_n_0\,
      Q => \channel_4_dutycycle_o_reg[11]_0\(4),
      R => \channel_4_dutycycle_o[11]_i_1_n_0\
    );
\channel_4_dutycycle_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_4_dutycycle_o[11]_i_2_n_0\,
      D => \channel_4_dutycycle_o[5]_i_1_n_0\,
      Q => \channel_4_dutycycle_o_reg[11]_0\(5),
      R => \channel_4_dutycycle_o[11]_i_1_n_0\
    );
\channel_4_dutycycle_o_reg[5]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o_reg[1]_i_21_n_0\,
      CO(3) => \channel_4_dutycycle_o_reg[5]_i_11_n_0\,
      CO(2) => \channel_4_dutycycle_o_reg[5]_i_11_n_1\,
      CO(1) => \channel_4_dutycycle_o_reg[5]_i_11_n_2\,
      CO(0) => \channel_4_dutycycle_o_reg[5]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => channel_4_dutycycle_counter_reg(16),
      DI(2) => \channel_4_dutycycle_o[5]_i_13_n_0\,
      DI(1) => \channel_4_dutycycle_o[5]_i_14_n_0\,
      DI(0) => \channel_4_dutycycle_o[5]_i_15_n_0\,
      O(3) => \channel_4_dutycycle_o_reg[5]_i_11_n_4\,
      O(2) => \channel_4_dutycycle_o_reg[5]_i_11_n_5\,
      O(1) => \channel_4_dutycycle_o_reg[5]_i_11_n_6\,
      O(0) => \channel_4_dutycycle_o_reg[5]_i_11_n_7\,
      S(3) => \channel_4_dutycycle_o[5]_i_16_n_0\,
      S(2) => \channel_4_dutycycle_o[5]_i_17_n_0\,
      S(1) => \channel_4_dutycycle_o[5]_i_18_n_0\,
      S(0) => \channel_4_dutycycle_o[5]_i_19_n_0\
    );
\channel_4_dutycycle_o_reg[5]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o_reg[1]_i_22_n_0\,
      CO(3) => \channel_4_dutycycle_o_reg[5]_i_12_n_0\,
      CO(2) => \channel_4_dutycycle_o_reg[5]_i_12_n_1\,
      CO(1) => \channel_4_dutycycle_o_reg[5]_i_12_n_2\,
      CO(0) => \channel_4_dutycycle_o_reg[5]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \channel_4_dutycycle_o[5]_i_20_n_0\,
      DI(2) => \channel_4_dutycycle_o[5]_i_21_n_0\,
      DI(1) => \channel_4_dutycycle_o[5]_i_22_n_0\,
      DI(0) => \channel_4_dutycycle_o[5]_i_23_n_0\,
      O(3) => \channel_4_dutycycle_o_reg[5]_i_12_n_4\,
      O(2) => \channel_4_dutycycle_o_reg[5]_i_12_n_5\,
      O(1) => \channel_4_dutycycle_o_reg[5]_i_12_n_6\,
      O(0) => \channel_4_dutycycle_o_reg[5]_i_12_n_7\,
      S(3) => \channel_4_dutycycle_o[5]_i_24_n_0\,
      S(2) => \channel_4_dutycycle_o[5]_i_25_n_0\,
      S(1) => \channel_4_dutycycle_o[5]_i_26_n_0\,
      S(0) => \channel_4_dutycycle_o[5]_i_27_n_0\
    );
\channel_4_dutycycle_o_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o_reg[1]_i_2_n_0\,
      CO(3) => \channel_4_dutycycle_o_reg[5]_i_2_n_0\,
      CO(2) => \channel_4_dutycycle_o_reg[5]_i_2_n_1\,
      CO(1) => \channel_4_dutycycle_o_reg[5]_i_2_n_2\,
      CO(0) => \channel_4_dutycycle_o_reg[5]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_4_dutycycle_o[5]_i_3_n_0\,
      DI(2) => \channel_4_dutycycle_o[5]_i_4_n_0\,
      DI(1) => \channel_4_dutycycle_o[5]_i_5_n_0\,
      DI(0) => \channel_4_dutycycle_o[5]_i_6_n_0\,
      O(3 downto 2) => \^channel_4_dutycycle_counter_reg[15]_0\(1 downto 0),
      O(1 downto 0) => \^channel_4_dutycycle_counter_reg[11]_0\(2 downto 1),
      S(3) => \channel_4_dutycycle_o[5]_i_7_n_0\,
      S(2) => \channel_4_dutycycle_o[5]_i_8_n_0\,
      S(1) => \channel_4_dutycycle_o[5]_i_9_n_0\,
      S(0) => \channel_4_dutycycle_o[5]_i_10_n_0\
    );
\channel_4_dutycycle_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_4_dutycycle_o[11]_i_2_n_0\,
      D => \channel_4_dutycycle_o[6]_i_1_n_0\,
      Q => \channel_4_dutycycle_o_reg[11]_0\(6),
      R => \channel_4_dutycycle_o[11]_i_1_n_0\
    );
\channel_4_dutycycle_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_4_dutycycle_o[11]_i_2_n_0\,
      D => \channel_4_dutycycle_o[7]_i_1_n_0\,
      Q => \channel_4_dutycycle_o_reg[11]_0\(7),
      R => \channel_4_dutycycle_o[11]_i_1_n_0\
    );
\channel_4_dutycycle_o_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o_reg[3]_i_2_n_0\,
      CO(3) => \channel_4_dutycycle_o_reg[7]_i_2_n_0\,
      CO(2) => \channel_4_dutycycle_o_reg[7]_i_2_n_1\,
      CO(1) => \channel_4_dutycycle_o_reg[7]_i_2_n_2\,
      CO(0) => \channel_4_dutycycle_o_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_4_dutycycle_o_reg[7]_i_2_n_4\,
      O(2) => \channel_4_dutycycle_o_reg[7]_i_2_n_5\,
      O(1) => \channel_4_dutycycle_o_reg[7]_i_2_n_6\,
      O(0) => \channel_4_dutycycle_o_reg[7]_i_2_n_7\,
      S(3 downto 0) => \^channel_4_dutycycle_counter_reg[15]_0\(3 downto 0)
    );
\channel_4_dutycycle_o_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_4_dutycycle_o[11]_i_2_n_0\,
      D => \channel_4_dutycycle_o[8]_i_1_n_0\,
      Q => \channel_4_dutycycle_o_reg[11]_0\(8),
      R => \channel_4_dutycycle_o[11]_i_1_n_0\
    );
\channel_4_dutycycle_o_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_4_dutycycle_o[11]_i_2_n_0\,
      D => \channel_4_dutycycle_o[9]_i_1_n_0\,
      Q => \channel_4_dutycycle_o_reg[11]_0\(9),
      R => \channel_4_dutycycle_o[11]_i_1_n_0\
    );
\channel_4_dutycycle_o_reg[9]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o_reg[5]_i_12_n_0\,
      CO(3) => \channel_4_dutycycle_o_reg[9]_i_11_n_0\,
      CO(2) => \channel_4_dutycycle_o_reg[9]_i_11_n_1\,
      CO(1) => \channel_4_dutycycle_o_reg[9]_i_11_n_2\,
      CO(0) => \channel_4_dutycycle_o_reg[9]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \channel_4_dutycycle_o[9]_i_12_n_0\,
      DI(2) => \channel_4_dutycycle_o[9]_i_13_n_0\,
      DI(1) => \channel_4_dutycycle_o[9]_i_14_n_0\,
      DI(0) => \channel_4_dutycycle_o[9]_i_15_n_0\,
      O(3) => \channel_4_dutycycle_o_reg[9]_i_11_n_4\,
      O(2) => \channel_4_dutycycle_o_reg[9]_i_11_n_5\,
      O(1) => \channel_4_dutycycle_o_reg[9]_i_11_n_6\,
      O(0) => \channel_4_dutycycle_o_reg[9]_i_11_n_7\,
      S(3) => \channel_4_dutycycle_o[9]_i_16_n_0\,
      S(2) => \channel_4_dutycycle_o[9]_i_17_n_0\,
      S(1) => \channel_4_dutycycle_o[9]_i_18_n_0\,
      S(0) => \channel_4_dutycycle_o[9]_i_19_n_0\
    );
\channel_4_dutycycle_o_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o_reg[5]_i_2_n_0\,
      CO(3) => \channel_4_dutycycle_o_reg[9]_i_2_n_0\,
      CO(2) => \channel_4_dutycycle_o_reg[9]_i_2_n_1\,
      CO(1) => \channel_4_dutycycle_o_reg[9]_i_2_n_2\,
      CO(0) => \channel_4_dutycycle_o_reg[9]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_4_dutycycle_o[9]_i_3_n_0\,
      DI(2) => \channel_4_dutycycle_o[9]_i_4_n_0\,
      DI(1) => \channel_4_dutycycle_o[9]_i_5_n_0\,
      DI(0) => \channel_4_dutycycle_o[9]_i_6_n_0\,
      O(3 downto 2) => \^channel_4_dutycycle_counter_reg[16]_0\(1 downto 0),
      O(1 downto 0) => \^channel_4_dutycycle_counter_reg[15]_0\(3 downto 2),
      S(3) => \channel_4_dutycycle_o[9]_i_7_n_0\,
      S(2) => \channel_4_dutycycle_o[9]_i_8_n_0\,
      S(1) => \channel_4_dutycycle_o[9]_i_9_n_0\,
      S(0) => \channel_4_dutycycle_o[9]_i_10_n_0\
    );
channel_4_stage_1_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => channel_4_i,
      Q => channel_4_stage_1,
      R => '0'
    );
channel_4_stage_2_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => channel_4_stage_1,
      Q => channel_4_stage_2,
      R => '0'
    );
\channel_4_timeout_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_4_stage_1,
      I1 => channel_4_stage_2,
      O => channel_4_dutycycle_counter0
    );
\channel_4_timeout_counter[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1011"
    )
        port map (
      I0 => channel_4_i,
      I1 => \channel_4_dutycycle_o_reg[11]_i_4_n_0\,
      I2 => channel_4_stage_1,
      I3 => channel_4_stage_2,
      O => \channel_4_timeout_counter[0]_i_2_n_0\
    );
\channel_4_timeout_counter[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_4_timeout_counter_reg(0),
      O => \channel_4_timeout_counter[0]_i_4_n_0\
    );
\channel_4_timeout_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_timeout_counter[0]_i_2_n_0\,
      D => \channel_4_timeout_counter_reg[0]_i_3_n_7\,
      Q => channel_4_timeout_counter_reg(0),
      R => channel_4_dutycycle_counter0
    );
\channel_4_timeout_counter_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_4_timeout_counter_reg[0]_i_3_n_0\,
      CO(2) => \channel_4_timeout_counter_reg[0]_i_3_n_1\,
      CO(1) => \channel_4_timeout_counter_reg[0]_i_3_n_2\,
      CO(0) => \channel_4_timeout_counter_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \channel_4_timeout_counter_reg[0]_i_3_n_4\,
      O(2) => \channel_4_timeout_counter_reg[0]_i_3_n_5\,
      O(1) => \channel_4_timeout_counter_reg[0]_i_3_n_6\,
      O(0) => \channel_4_timeout_counter_reg[0]_i_3_n_7\,
      S(3 downto 1) => channel_4_timeout_counter_reg(3 downto 1),
      S(0) => \channel_4_timeout_counter[0]_i_4_n_0\
    );
\channel_4_timeout_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_timeout_counter[0]_i_2_n_0\,
      D => \channel_4_timeout_counter_reg[8]_i_1_n_5\,
      Q => channel_4_timeout_counter_reg(10),
      R => channel_4_dutycycle_counter0
    );
\channel_4_timeout_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_timeout_counter[0]_i_2_n_0\,
      D => \channel_4_timeout_counter_reg[8]_i_1_n_4\,
      Q => channel_4_timeout_counter_reg(11),
      R => channel_4_dutycycle_counter0
    );
\channel_4_timeout_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_timeout_counter[0]_i_2_n_0\,
      D => \channel_4_timeout_counter_reg[12]_i_1_n_7\,
      Q => channel_4_timeout_counter_reg(12),
      R => channel_4_dutycycle_counter0
    );
\channel_4_timeout_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_timeout_counter_reg[8]_i_1_n_0\,
      CO(3) => \channel_4_timeout_counter_reg[12]_i_1_n_0\,
      CO(2) => \channel_4_timeout_counter_reg[12]_i_1_n_1\,
      CO(1) => \channel_4_timeout_counter_reg[12]_i_1_n_2\,
      CO(0) => \channel_4_timeout_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_4_timeout_counter_reg[12]_i_1_n_4\,
      O(2) => \channel_4_timeout_counter_reg[12]_i_1_n_5\,
      O(1) => \channel_4_timeout_counter_reg[12]_i_1_n_6\,
      O(0) => \channel_4_timeout_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => channel_4_timeout_counter_reg(15 downto 12)
    );
\channel_4_timeout_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_timeout_counter[0]_i_2_n_0\,
      D => \channel_4_timeout_counter_reg[12]_i_1_n_6\,
      Q => channel_4_timeout_counter_reg(13),
      R => channel_4_dutycycle_counter0
    );
\channel_4_timeout_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_timeout_counter[0]_i_2_n_0\,
      D => \channel_4_timeout_counter_reg[12]_i_1_n_5\,
      Q => channel_4_timeout_counter_reg(14),
      R => channel_4_dutycycle_counter0
    );
\channel_4_timeout_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_timeout_counter[0]_i_2_n_0\,
      D => \channel_4_timeout_counter_reg[12]_i_1_n_4\,
      Q => channel_4_timeout_counter_reg(15),
      R => channel_4_dutycycle_counter0
    );
\channel_4_timeout_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_timeout_counter[0]_i_2_n_0\,
      D => \channel_4_timeout_counter_reg[16]_i_1_n_7\,
      Q => channel_4_timeout_counter_reg(16),
      R => channel_4_dutycycle_counter0
    );
\channel_4_timeout_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_timeout_counter_reg[12]_i_1_n_0\,
      CO(3) => \channel_4_timeout_counter_reg[16]_i_1_n_0\,
      CO(2) => \channel_4_timeout_counter_reg[16]_i_1_n_1\,
      CO(1) => \channel_4_timeout_counter_reg[16]_i_1_n_2\,
      CO(0) => \channel_4_timeout_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_4_timeout_counter_reg[16]_i_1_n_4\,
      O(2) => \channel_4_timeout_counter_reg[16]_i_1_n_5\,
      O(1) => \channel_4_timeout_counter_reg[16]_i_1_n_6\,
      O(0) => \channel_4_timeout_counter_reg[16]_i_1_n_7\,
      S(3 downto 0) => channel_4_timeout_counter_reg(19 downto 16)
    );
\channel_4_timeout_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_timeout_counter[0]_i_2_n_0\,
      D => \channel_4_timeout_counter_reg[16]_i_1_n_6\,
      Q => channel_4_timeout_counter_reg(17),
      R => channel_4_dutycycle_counter0
    );
\channel_4_timeout_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_timeout_counter[0]_i_2_n_0\,
      D => \channel_4_timeout_counter_reg[16]_i_1_n_5\,
      Q => channel_4_timeout_counter_reg(18),
      R => channel_4_dutycycle_counter0
    );
\channel_4_timeout_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_timeout_counter[0]_i_2_n_0\,
      D => \channel_4_timeout_counter_reg[16]_i_1_n_4\,
      Q => channel_4_timeout_counter_reg(19),
      R => channel_4_dutycycle_counter0
    );
\channel_4_timeout_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_timeout_counter[0]_i_2_n_0\,
      D => \channel_4_timeout_counter_reg[0]_i_3_n_6\,
      Q => channel_4_timeout_counter_reg(1),
      R => channel_4_dutycycle_counter0
    );
\channel_4_timeout_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_timeout_counter[0]_i_2_n_0\,
      D => \channel_4_timeout_counter_reg[20]_i_1_n_7\,
      Q => channel_4_timeout_counter_reg(20),
      R => channel_4_dutycycle_counter0
    );
\channel_4_timeout_counter_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_timeout_counter_reg[16]_i_1_n_0\,
      CO(3) => \channel_4_timeout_counter_reg[20]_i_1_n_0\,
      CO(2) => \channel_4_timeout_counter_reg[20]_i_1_n_1\,
      CO(1) => \channel_4_timeout_counter_reg[20]_i_1_n_2\,
      CO(0) => \channel_4_timeout_counter_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_4_timeout_counter_reg[20]_i_1_n_4\,
      O(2) => \channel_4_timeout_counter_reg[20]_i_1_n_5\,
      O(1) => \channel_4_timeout_counter_reg[20]_i_1_n_6\,
      O(0) => \channel_4_timeout_counter_reg[20]_i_1_n_7\,
      S(3 downto 0) => channel_4_timeout_counter_reg(23 downto 20)
    );
\channel_4_timeout_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_timeout_counter[0]_i_2_n_0\,
      D => \channel_4_timeout_counter_reg[20]_i_1_n_6\,
      Q => channel_4_timeout_counter_reg(21),
      R => channel_4_dutycycle_counter0
    );
\channel_4_timeout_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_timeout_counter[0]_i_2_n_0\,
      D => \channel_4_timeout_counter_reg[20]_i_1_n_5\,
      Q => channel_4_timeout_counter_reg(22),
      R => channel_4_dutycycle_counter0
    );
\channel_4_timeout_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_timeout_counter[0]_i_2_n_0\,
      D => \channel_4_timeout_counter_reg[20]_i_1_n_4\,
      Q => channel_4_timeout_counter_reg(23),
      R => channel_4_dutycycle_counter0
    );
\channel_4_timeout_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_timeout_counter[0]_i_2_n_0\,
      D => \channel_4_timeout_counter_reg[24]_i_1_n_7\,
      Q => channel_4_timeout_counter_reg(24),
      R => channel_4_dutycycle_counter0
    );
\channel_4_timeout_counter_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_timeout_counter_reg[20]_i_1_n_0\,
      CO(3) => \channel_4_timeout_counter_reg[24]_i_1_n_0\,
      CO(2) => \channel_4_timeout_counter_reg[24]_i_1_n_1\,
      CO(1) => \channel_4_timeout_counter_reg[24]_i_1_n_2\,
      CO(0) => \channel_4_timeout_counter_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_4_timeout_counter_reg[24]_i_1_n_4\,
      O(2) => \channel_4_timeout_counter_reg[24]_i_1_n_5\,
      O(1) => \channel_4_timeout_counter_reg[24]_i_1_n_6\,
      O(0) => \channel_4_timeout_counter_reg[24]_i_1_n_7\,
      S(3 downto 0) => channel_4_timeout_counter_reg(27 downto 24)
    );
\channel_4_timeout_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_timeout_counter[0]_i_2_n_0\,
      D => \channel_4_timeout_counter_reg[24]_i_1_n_6\,
      Q => channel_4_timeout_counter_reg(25),
      R => channel_4_dutycycle_counter0
    );
\channel_4_timeout_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_timeout_counter[0]_i_2_n_0\,
      D => \channel_4_timeout_counter_reg[24]_i_1_n_5\,
      Q => channel_4_timeout_counter_reg(26),
      R => channel_4_dutycycle_counter0
    );
\channel_4_timeout_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_timeout_counter[0]_i_2_n_0\,
      D => \channel_4_timeout_counter_reg[24]_i_1_n_4\,
      Q => channel_4_timeout_counter_reg(27),
      R => channel_4_dutycycle_counter0
    );
\channel_4_timeout_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_timeout_counter[0]_i_2_n_0\,
      D => \channel_4_timeout_counter_reg[28]_i_1_n_7\,
      Q => channel_4_timeout_counter_reg(28),
      R => channel_4_dutycycle_counter0
    );
\channel_4_timeout_counter_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_timeout_counter_reg[24]_i_1_n_0\,
      CO(3) => \NLW_channel_4_timeout_counter_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \channel_4_timeout_counter_reg[28]_i_1_n_1\,
      CO(1) => \channel_4_timeout_counter_reg[28]_i_1_n_2\,
      CO(0) => \channel_4_timeout_counter_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_4_timeout_counter_reg[28]_i_1_n_4\,
      O(2) => \channel_4_timeout_counter_reg[28]_i_1_n_5\,
      O(1) => \channel_4_timeout_counter_reg[28]_i_1_n_6\,
      O(0) => \channel_4_timeout_counter_reg[28]_i_1_n_7\,
      S(3 downto 0) => channel_4_timeout_counter_reg(31 downto 28)
    );
\channel_4_timeout_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_timeout_counter[0]_i_2_n_0\,
      D => \channel_4_timeout_counter_reg[28]_i_1_n_6\,
      Q => channel_4_timeout_counter_reg(29),
      R => channel_4_dutycycle_counter0
    );
\channel_4_timeout_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_timeout_counter[0]_i_2_n_0\,
      D => \channel_4_timeout_counter_reg[0]_i_3_n_5\,
      Q => channel_4_timeout_counter_reg(2),
      R => channel_4_dutycycle_counter0
    );
\channel_4_timeout_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_timeout_counter[0]_i_2_n_0\,
      D => \channel_4_timeout_counter_reg[28]_i_1_n_5\,
      Q => channel_4_timeout_counter_reg(30),
      R => channel_4_dutycycle_counter0
    );
\channel_4_timeout_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_timeout_counter[0]_i_2_n_0\,
      D => \channel_4_timeout_counter_reg[28]_i_1_n_4\,
      Q => channel_4_timeout_counter_reg(31),
      R => channel_4_dutycycle_counter0
    );
\channel_4_timeout_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_timeout_counter[0]_i_2_n_0\,
      D => \channel_4_timeout_counter_reg[0]_i_3_n_4\,
      Q => channel_4_timeout_counter_reg(3),
      R => channel_4_dutycycle_counter0
    );
\channel_4_timeout_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_timeout_counter[0]_i_2_n_0\,
      D => \channel_4_timeout_counter_reg[4]_i_1_n_7\,
      Q => channel_4_timeout_counter_reg(4),
      R => channel_4_dutycycle_counter0
    );
\channel_4_timeout_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_timeout_counter_reg[0]_i_3_n_0\,
      CO(3) => \channel_4_timeout_counter_reg[4]_i_1_n_0\,
      CO(2) => \channel_4_timeout_counter_reg[4]_i_1_n_1\,
      CO(1) => \channel_4_timeout_counter_reg[4]_i_1_n_2\,
      CO(0) => \channel_4_timeout_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_4_timeout_counter_reg[4]_i_1_n_4\,
      O(2) => \channel_4_timeout_counter_reg[4]_i_1_n_5\,
      O(1) => \channel_4_timeout_counter_reg[4]_i_1_n_6\,
      O(0) => \channel_4_timeout_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => channel_4_timeout_counter_reg(7 downto 4)
    );
\channel_4_timeout_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_timeout_counter[0]_i_2_n_0\,
      D => \channel_4_timeout_counter_reg[4]_i_1_n_6\,
      Q => channel_4_timeout_counter_reg(5),
      R => channel_4_dutycycle_counter0
    );
\channel_4_timeout_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_timeout_counter[0]_i_2_n_0\,
      D => \channel_4_timeout_counter_reg[4]_i_1_n_5\,
      Q => channel_4_timeout_counter_reg(6),
      R => channel_4_dutycycle_counter0
    );
\channel_4_timeout_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_timeout_counter[0]_i_2_n_0\,
      D => \channel_4_timeout_counter_reg[4]_i_1_n_4\,
      Q => channel_4_timeout_counter_reg(7),
      R => channel_4_dutycycle_counter0
    );
\channel_4_timeout_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_timeout_counter[0]_i_2_n_0\,
      D => \channel_4_timeout_counter_reg[8]_i_1_n_7\,
      Q => channel_4_timeout_counter_reg(8),
      R => channel_4_dutycycle_counter0
    );
\channel_4_timeout_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_timeout_counter_reg[4]_i_1_n_0\,
      CO(3) => \channel_4_timeout_counter_reg[8]_i_1_n_0\,
      CO(2) => \channel_4_timeout_counter_reg[8]_i_1_n_1\,
      CO(1) => \channel_4_timeout_counter_reg[8]_i_1_n_2\,
      CO(0) => \channel_4_timeout_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_4_timeout_counter_reg[8]_i_1_n_4\,
      O(2) => \channel_4_timeout_counter_reg[8]_i_1_n_5\,
      O(1) => \channel_4_timeout_counter_reg[8]_i_1_n_6\,
      O(0) => \channel_4_timeout_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => channel_4_timeout_counter_reg(11 downto 8)
    );
\channel_4_timeout_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_4_timeout_counter[0]_i_2_n_0\,
      D => \channel_4_timeout_counter_reg[8]_i_1_n_6\,
      Q => channel_4_timeout_counter_reg(9),
      R => channel_4_dutycycle_counter0
    );
\channel_5_dutycycle_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[11]_i_4_n_0\,
      I1 => channel_5_i,
      I2 => channel_5_stage_1,
      I3 => channel_5_stage_2,
      O => \channel_5_dutycycle_counter[0]_i_1_n_0\
    );
\channel_5_dutycycle_counter[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(0),
      O => \channel_5_dutycycle_counter[0]_i_3_n_0\
    );
\channel_5_dutycycle_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_5_dutycycle_counter_reg[0]_i_2_n_7\,
      Q => channel_5_dutycycle_counter_reg(0),
      S => channel_5_dutycycle_counter0
    );
\channel_5_dutycycle_counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_5_dutycycle_counter_reg[0]_i_2_n_0\,
      CO(2) => \channel_5_dutycycle_counter_reg[0]_i_2_n_1\,
      CO(1) => \channel_5_dutycycle_counter_reg[0]_i_2_n_2\,
      CO(0) => \channel_5_dutycycle_counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \channel_5_dutycycle_counter_reg[0]_i_2_n_4\,
      O(2) => \channel_5_dutycycle_counter_reg[0]_i_2_n_5\,
      O(1) => \channel_5_dutycycle_counter_reg[0]_i_2_n_6\,
      O(0) => \channel_5_dutycycle_counter_reg[0]_i_2_n_7\,
      S(3 downto 1) => channel_5_dutycycle_counter_reg(3 downto 1),
      S(0) => \channel_5_dutycycle_counter[0]_i_3_n_0\
    );
\channel_5_dutycycle_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_5_dutycycle_counter_reg[8]_i_1_n_5\,
      Q => channel_5_dutycycle_counter_reg(10),
      R => channel_5_dutycycle_counter0
    );
\channel_5_dutycycle_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_5_dutycycle_counter_reg[8]_i_1_n_4\,
      Q => channel_5_dutycycle_counter_reg(11),
      R => channel_5_dutycycle_counter0
    );
\channel_5_dutycycle_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_5_dutycycle_counter_reg[12]_i_1_n_7\,
      Q => channel_5_dutycycle_counter_reg(12),
      R => channel_5_dutycycle_counter0
    );
\channel_5_dutycycle_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_counter_reg[8]_i_1_n_0\,
      CO(3) => \channel_5_dutycycle_counter_reg[12]_i_1_n_0\,
      CO(2) => \channel_5_dutycycle_counter_reg[12]_i_1_n_1\,
      CO(1) => \channel_5_dutycycle_counter_reg[12]_i_1_n_2\,
      CO(0) => \channel_5_dutycycle_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_5_dutycycle_counter_reg[12]_i_1_n_4\,
      O(2) => \channel_5_dutycycle_counter_reg[12]_i_1_n_5\,
      O(1) => \channel_5_dutycycle_counter_reg[12]_i_1_n_6\,
      O(0) => \channel_5_dutycycle_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => channel_5_dutycycle_counter_reg(15 downto 12)
    );
\channel_5_dutycycle_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_5_dutycycle_counter_reg[12]_i_1_n_6\,
      Q => channel_5_dutycycle_counter_reg(13),
      R => channel_5_dutycycle_counter0
    );
\channel_5_dutycycle_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_5_dutycycle_counter_reg[12]_i_1_n_5\,
      Q => channel_5_dutycycle_counter_reg(14),
      R => channel_5_dutycycle_counter0
    );
\channel_5_dutycycle_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_5_dutycycle_counter_reg[12]_i_1_n_4\,
      Q => channel_5_dutycycle_counter_reg(15),
      R => channel_5_dutycycle_counter0
    );
\channel_5_dutycycle_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_5_dutycycle_counter_reg[16]_i_1_n_7\,
      Q => channel_5_dutycycle_counter_reg(16),
      R => channel_5_dutycycle_counter0
    );
\channel_5_dutycycle_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_counter_reg[12]_i_1_n_0\,
      CO(3 downto 1) => \NLW_channel_5_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_5_dutycycle_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_channel_5_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \channel_5_dutycycle_counter_reg[16]_i_1_n_6\,
      O(0) => \channel_5_dutycycle_counter_reg[16]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => channel_5_dutycycle_counter_reg(17 downto 16)
    );
\channel_5_dutycycle_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_5_dutycycle_counter_reg[16]_i_1_n_6\,
      Q => channel_5_dutycycle_counter_reg(17),
      R => channel_5_dutycycle_counter0
    );
\channel_5_dutycycle_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_5_dutycycle_counter_reg[0]_i_2_n_6\,
      Q => channel_5_dutycycle_counter_reg(1),
      R => channel_5_dutycycle_counter0
    );
\channel_5_dutycycle_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_5_dutycycle_counter_reg[0]_i_2_n_5\,
      Q => channel_5_dutycycle_counter_reg(2),
      R => channel_5_dutycycle_counter0
    );
\channel_5_dutycycle_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_5_dutycycle_counter_reg[0]_i_2_n_4\,
      Q => channel_5_dutycycle_counter_reg(3),
      R => channel_5_dutycycle_counter0
    );
\channel_5_dutycycle_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_5_dutycycle_counter_reg[4]_i_1_n_7\,
      Q => channel_5_dutycycle_counter_reg(4),
      R => channel_5_dutycycle_counter0
    );
\channel_5_dutycycle_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_counter_reg[0]_i_2_n_0\,
      CO(3) => \channel_5_dutycycle_counter_reg[4]_i_1_n_0\,
      CO(2) => \channel_5_dutycycle_counter_reg[4]_i_1_n_1\,
      CO(1) => \channel_5_dutycycle_counter_reg[4]_i_1_n_2\,
      CO(0) => \channel_5_dutycycle_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_5_dutycycle_counter_reg[4]_i_1_n_4\,
      O(2) => \channel_5_dutycycle_counter_reg[4]_i_1_n_5\,
      O(1) => \channel_5_dutycycle_counter_reg[4]_i_1_n_6\,
      O(0) => \channel_5_dutycycle_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => channel_5_dutycycle_counter_reg(7 downto 4)
    );
\channel_5_dutycycle_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_5_dutycycle_counter_reg[4]_i_1_n_6\,
      Q => channel_5_dutycycle_counter_reg(5),
      R => channel_5_dutycycle_counter0
    );
\channel_5_dutycycle_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_5_dutycycle_counter_reg[4]_i_1_n_5\,
      Q => channel_5_dutycycle_counter_reg(6),
      R => channel_5_dutycycle_counter0
    );
\channel_5_dutycycle_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_5_dutycycle_counter_reg[4]_i_1_n_4\,
      Q => channel_5_dutycycle_counter_reg(7),
      R => channel_5_dutycycle_counter0
    );
\channel_5_dutycycle_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_5_dutycycle_counter_reg[8]_i_1_n_7\,
      Q => channel_5_dutycycle_counter_reg(8),
      R => channel_5_dutycycle_counter0
    );
\channel_5_dutycycle_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_counter_reg[4]_i_1_n_0\,
      CO(3) => \channel_5_dutycycle_counter_reg[8]_i_1_n_0\,
      CO(2) => \channel_5_dutycycle_counter_reg[8]_i_1_n_1\,
      CO(1) => \channel_5_dutycycle_counter_reg[8]_i_1_n_2\,
      CO(0) => \channel_5_dutycycle_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_5_dutycycle_counter_reg[8]_i_1_n_4\,
      O(2) => \channel_5_dutycycle_counter_reg[8]_i_1_n_5\,
      O(1) => \channel_5_dutycycle_counter_reg[8]_i_1_n_6\,
      O(0) => \channel_5_dutycycle_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => channel_5_dutycycle_counter_reg(11 downto 8)
    );
\channel_5_dutycycle_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_5_dutycycle_counter_reg[8]_i_1_n_6\,
      Q => channel_5_dutycycle_counter_reg(9),
      R => channel_5_dutycycle_counter0
    );
\channel_5_dutycycle_o[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_5_dutycycle_counter_reg[7]_0\(0),
      I1 => \channel_5_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_5_dutycycle_counter_reg(17),
      I3 => \channel_5_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_5_dutycycle_o_reg[3]_i_2_n_7\,
      O => \channel_5_dutycycle_o[0]_i_1_n_0\
    );
\channel_5_dutycycle_o[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_5_dutycycle_counter_reg[16]_0\(2),
      I1 => \channel_5_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_5_dutycycle_counter_reg(17),
      I3 => \channel_5_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_5_dutycycle_o_reg[11]_i_8_n_5\,
      O => \channel_5_dutycycle_o[10]_i_1_n_0\
    );
\channel_5_dutycycle_o[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[11]_i_4_n_0\,
      I1 => channel_5_stage_2,
      I2 => channel_5_stage_1,
      O => \channel_5_dutycycle_o[11]_i_1_n_0\
    );
\channel_5_dutycycle_o[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_5_timeout_counter_reg(30),
      I1 => channel_5_timeout_counter_reg(31),
      O => \channel_5_dutycycle_o[11]_i_10_n_0\
    );
\channel_5_dutycycle_o[11]_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(2),
      I1 => \^channel_5_dutycycle_counter_reg[7]_0\(0),
      I2 => \^channel_5_dutycycle_counter_reg[11]_0\(0),
      I3 => channel_5_dutycycle_counter_reg(3),
      O => \channel_5_dutycycle_o[11]_i_100_n_0\
    );
\channel_5_dutycycle_o[11]_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(2),
      I1 => \^channel_5_dutycycle_counter_reg[7]_0\(0),
      O => \channel_5_dutycycle_o[11]_i_101_n_0\
    );
\channel_5_dutycycle_o[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_5_timeout_counter_reg(28),
      I1 => channel_5_timeout_counter_reg(29),
      O => \channel_5_dutycycle_o[11]_i_11_n_0\
    );
\channel_5_dutycycle_o[11]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_5_timeout_counter_reg(30),
      I1 => channel_5_timeout_counter_reg(31),
      O => \channel_5_dutycycle_o[11]_i_12_n_0\
    );
\channel_5_dutycycle_o[11]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_5_timeout_counter_reg(28),
      I1 => channel_5_timeout_counter_reg(29),
      O => \channel_5_dutycycle_o[11]_i_13_n_0\
    );
\channel_5_dutycycle_o[11]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_5_timeout_counter_reg(26),
      I1 => channel_5_timeout_counter_reg(27),
      O => \channel_5_dutycycle_o[11]_i_14_n_0\
    );
\channel_5_dutycycle_o[11]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_5_timeout_counter_reg(24),
      I1 => channel_5_timeout_counter_reg(25),
      O => \channel_5_dutycycle_o[11]_i_15_n_0\
    );
\channel_5_dutycycle_o[11]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_5_dutycycle_o_reg[11]_i_36_n_4\,
      I2 => channel_5_dutycycle_counter_reg(16),
      O => \channel_5_dutycycle_o[11]_i_16_n_0\
    );
\channel_5_dutycycle_o[11]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(17),
      I1 => \channel_5_dutycycle_o_reg[11]_i_37_n_3\,
      I2 => \channel_5_dutycycle_o_reg[11]_i_35_n_2\,
      O => \channel_5_dutycycle_o[11]_i_17_n_0\
    );
\channel_5_dutycycle_o[11]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_5_dutycycle_o[11]_i_16_n_0\,
      I1 => \channel_5_dutycycle_o_reg[11]_i_35_n_2\,
      I2 => \channel_5_dutycycle_o_reg[11]_i_37_n_3\,
      I3 => channel_5_dutycycle_counter_reg(17),
      O => \channel_5_dutycycle_o[11]_i_18_n_0\
    );
\channel_5_dutycycle_o[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_5_stage_2,
      I1 => channel_5_stage_1,
      O => \channel_5_dutycycle_o[11]_i_2_n_0\
    );
\channel_5_dutycycle_o[11]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[11]_i_6_0\(3),
      I1 => channel_5_dutycycle_counter_reg(16),
      O => \channel_5_dutycycle_o[11]_i_20_n_0\
    );
\channel_5_dutycycle_o[11]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[11]_i_6_0\(2),
      I1 => channel_5_dutycycle_counter_reg(15),
      O => \channel_5_dutycycle_o[11]_i_21_n_0\
    );
\channel_5_dutycycle_o[11]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[11]_i_6_0\(1),
      I1 => channel_5_dutycycle_counter_reg(14),
      O => \channel_5_dutycycle_o[11]_i_22_n_0\
    );
\channel_5_dutycycle_o[11]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[11]_i_6_0\(0),
      I1 => channel_5_dutycycle_counter_reg(13),
      O => \channel_5_dutycycle_o[11]_i_23_n_0\
    );
\channel_5_dutycycle_o[11]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(16),
      I1 => \channel_5_dutycycle_o_reg[11]_i_6_0\(3),
      I2 => \channel_5_dutycycle_o_reg[0]_0\(0),
      I3 => channel_5_dutycycle_counter_reg(17),
      O => \channel_5_dutycycle_o[11]_i_24_n_0\
    );
\channel_5_dutycycle_o[11]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(15),
      I1 => \channel_5_dutycycle_o_reg[11]_i_6_0\(2),
      I2 => \channel_5_dutycycle_o_reg[11]_i_6_0\(3),
      I3 => channel_5_dutycycle_counter_reg(16),
      O => \channel_5_dutycycle_o[11]_i_25_n_0\
    );
\channel_5_dutycycle_o[11]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(14),
      I1 => \channel_5_dutycycle_o_reg[11]_i_6_0\(1),
      I2 => \channel_5_dutycycle_o_reg[11]_i_6_0\(2),
      I3 => channel_5_dutycycle_counter_reg(15),
      O => \channel_5_dutycycle_o[11]_i_26_n_0\
    );
\channel_5_dutycycle_o[11]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(13),
      I1 => \channel_5_dutycycle_o_reg[11]_i_6_0\(0),
      I2 => \channel_5_dutycycle_o_reg[11]_i_6_0\(1),
      I3 => channel_5_dutycycle_counter_reg(14),
      O => \channel_5_dutycycle_o[11]_i_27_n_0\
    );
\channel_5_dutycycle_o[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_5_dutycycle_counter_reg[16]_0\(3),
      I1 => \channel_5_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_5_dutycycle_counter_reg(17),
      I3 => \channel_5_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_5_dutycycle_o_reg[11]_i_8_n_4\,
      O => \channel_5_dutycycle_o[11]_i_3_n_0\
    );
\channel_5_dutycycle_o[11]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => channel_5_timeout_counter_reg(22),
      I1 => channel_5_timeout_counter_reg(23),
      O => \channel_5_dutycycle_o[11]_i_31_n_0\
    );
\channel_5_dutycycle_o[11]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => channel_5_timeout_counter_reg(20),
      I1 => channel_5_timeout_counter_reg(21),
      O => \channel_5_dutycycle_o[11]_i_32_n_0\
    );
\channel_5_dutycycle_o[11]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_5_timeout_counter_reg(18),
      I1 => channel_5_timeout_counter_reg(19),
      O => \channel_5_dutycycle_o[11]_i_33_n_0\
    );
\channel_5_dutycycle_o[11]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_5_timeout_counter_reg(16),
      I1 => channel_5_timeout_counter_reg(17),
      O => \channel_5_dutycycle_o[11]_i_34_n_0\
    );
\channel_5_dutycycle_o[11]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[11]_i_19_0\(3),
      I1 => channel_5_dutycycle_counter_reg(12),
      O => \channel_5_dutycycle_o[11]_i_39_n_0\
    );
\channel_5_dutycycle_o[11]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[11]_i_19_0\(2),
      I1 => channel_5_dutycycle_counter_reg(11),
      O => \channel_5_dutycycle_o[11]_i_40_n_0\
    );
\channel_5_dutycycle_o[11]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[11]_i_19_0\(1),
      I1 => channel_5_dutycycle_counter_reg(10),
      O => \channel_5_dutycycle_o[11]_i_41_n_0\
    );
\channel_5_dutycycle_o[11]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[11]_i_19_0\(0),
      I1 => channel_5_dutycycle_counter_reg(9),
      O => \channel_5_dutycycle_o[11]_i_42_n_0\
    );
\channel_5_dutycycle_o[11]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(12),
      I1 => \channel_5_dutycycle_o_reg[11]_i_19_0\(3),
      I2 => \channel_5_dutycycle_o_reg[11]_i_6_0\(0),
      I3 => channel_5_dutycycle_counter_reg(13),
      O => \channel_5_dutycycle_o[11]_i_43_n_0\
    );
\channel_5_dutycycle_o[11]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(11),
      I1 => \channel_5_dutycycle_o_reg[11]_i_19_0\(2),
      I2 => \channel_5_dutycycle_o_reg[11]_i_19_0\(3),
      I3 => channel_5_dutycycle_counter_reg(12),
      O => \channel_5_dutycycle_o[11]_i_44_n_0\
    );
\channel_5_dutycycle_o[11]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(10),
      I1 => \channel_5_dutycycle_o_reg[11]_i_19_0\(1),
      I2 => \channel_5_dutycycle_o_reg[11]_i_19_0\(2),
      I3 => channel_5_dutycycle_counter_reg(11),
      O => \channel_5_dutycycle_o[11]_i_45_n_0\
    );
\channel_5_dutycycle_o[11]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(9),
      I1 => \channel_5_dutycycle_o_reg[11]_i_19_0\(0),
      I2 => \channel_5_dutycycle_o_reg[11]_i_19_0\(1),
      I3 => channel_5_dutycycle_counter_reg(10),
      O => \channel_5_dutycycle_o[11]_i_46_n_0\
    );
\channel_5_dutycycle_o[11]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => channel_5_timeout_counter_reg(12),
      I1 => channel_5_timeout_counter_reg(13),
      O => \channel_5_dutycycle_o[11]_i_57_n_0\
    );
\channel_5_dutycycle_o[11]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_5_timeout_counter_reg(10),
      I1 => channel_5_timeout_counter_reg(11),
      O => \channel_5_dutycycle_o[11]_i_58_n_0\
    );
\channel_5_dutycycle_o[11]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => channel_5_timeout_counter_reg(14),
      I1 => channel_5_timeout_counter_reg(15),
      O => \channel_5_dutycycle_o[11]_i_59_n_0\
    );
\channel_5_dutycycle_o[11]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_5_timeout_counter_reg(13),
      I1 => channel_5_timeout_counter_reg(12),
      O => \channel_5_dutycycle_o[11]_i_60_n_0\
    );
\channel_5_dutycycle_o[11]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_5_timeout_counter_reg(10),
      I1 => channel_5_timeout_counter_reg(11),
      O => \channel_5_dutycycle_o[11]_i_61_n_0\
    );
\channel_5_dutycycle_o[11]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_5_timeout_counter_reg(8),
      I1 => channel_5_timeout_counter_reg(9),
      O => \channel_5_dutycycle_o[11]_i_62_n_0\
    );
\channel_5_dutycycle_o[11]_i_63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(17),
      O => \channel_5_dutycycle_o[11]_i_63_n_0\
    );
\channel_5_dutycycle_o[11]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(17),
      I1 => channel_5_dutycycle_counter_reg(14),
      O => \channel_5_dutycycle_o[11]_i_64_n_0\
    );
\channel_5_dutycycle_o[11]_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(17),
      O => \channel_5_dutycycle_o[11]_i_65_n_0\
    );
\channel_5_dutycycle_o[11]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(16),
      I1 => channel_5_dutycycle_counter_reg(17),
      O => \channel_5_dutycycle_o[11]_i_66_n_0\
    );
\channel_5_dutycycle_o[11]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(15),
      I1 => channel_5_dutycycle_counter_reg(16),
      O => \channel_5_dutycycle_o[11]_i_67_n_0\
    );
\channel_5_dutycycle_o[11]_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(14),
      I1 => channel_5_dutycycle_counter_reg(17),
      I2 => channel_5_dutycycle_counter_reg(15),
      O => \channel_5_dutycycle_o[11]_i_68_n_0\
    );
\channel_5_dutycycle_o[11]_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[11]_i_38_0\(3),
      I1 => channel_5_dutycycle_counter_reg(8),
      O => \channel_5_dutycycle_o[11]_i_70_n_0\
    );
\channel_5_dutycycle_o[11]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[11]_i_38_0\(2),
      I1 => channel_5_dutycycle_counter_reg(7),
      O => \channel_5_dutycycle_o[11]_i_71_n_0\
    );
\channel_5_dutycycle_o[11]_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[11]_i_38_0\(1),
      I1 => channel_5_dutycycle_counter_reg(6),
      O => \channel_5_dutycycle_o[11]_i_72_n_0\
    );
\channel_5_dutycycle_o[11]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[11]_i_38_0\(0),
      I1 => channel_5_dutycycle_counter_reg(5),
      O => \channel_5_dutycycle_o[11]_i_73_n_0\
    );
\channel_5_dutycycle_o[11]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(8),
      I1 => \channel_5_dutycycle_o_reg[11]_i_38_0\(3),
      I2 => \channel_5_dutycycle_o_reg[11]_i_19_0\(0),
      I3 => channel_5_dutycycle_counter_reg(9),
      O => \channel_5_dutycycle_o[11]_i_74_n_0\
    );
\channel_5_dutycycle_o[11]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(7),
      I1 => \channel_5_dutycycle_o_reg[11]_i_38_0\(2),
      I2 => \channel_5_dutycycle_o_reg[11]_i_38_0\(3),
      I3 => channel_5_dutycycle_counter_reg(8),
      O => \channel_5_dutycycle_o[11]_i_75_n_0\
    );
\channel_5_dutycycle_o[11]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(6),
      I1 => \channel_5_dutycycle_o_reg[11]_i_38_0\(1),
      I2 => \channel_5_dutycycle_o_reg[11]_i_38_0\(2),
      I3 => channel_5_dutycycle_counter_reg(7),
      O => \channel_5_dutycycle_o[11]_i_76_n_0\
    );
\channel_5_dutycycle_o[11]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(5),
      I1 => \channel_5_dutycycle_o_reg[11]_i_38_0\(0),
      I2 => \channel_5_dutycycle_o_reg[11]_i_38_0\(1),
      I3 => channel_5_dutycycle_counter_reg(6),
      O => \channel_5_dutycycle_o[11]_i_77_n_0\
    );
\channel_5_dutycycle_o[11]_i_87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_5_timeout_counter_reg(6),
      I1 => channel_5_timeout_counter_reg(7),
      O => \channel_5_dutycycle_o[11]_i_87_n_0\
    );
\channel_5_dutycycle_o[11]_i_88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_5_timeout_counter_reg(4),
      I1 => channel_5_timeout_counter_reg(5),
      O => \channel_5_dutycycle_o[11]_i_88_n_0\
    );
\channel_5_dutycycle_o[11]_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_5_timeout_counter_reg(2),
      I1 => channel_5_timeout_counter_reg(3),
      O => \channel_5_dutycycle_o[11]_i_89_n_0\
    );
\channel_5_dutycycle_o[11]_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_5_timeout_counter_reg(0),
      I1 => channel_5_timeout_counter_reg(1),
      O => \channel_5_dutycycle_o[11]_i_90_n_0\
    );
\channel_5_dutycycle_o[11]_i_91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_5_timeout_counter_reg(6),
      I1 => channel_5_timeout_counter_reg(7),
      O => \channel_5_dutycycle_o[11]_i_91_n_0\
    );
\channel_5_dutycycle_o[11]_i_92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_5_timeout_counter_reg(4),
      I1 => channel_5_timeout_counter_reg(5),
      O => \channel_5_dutycycle_o[11]_i_92_n_0\
    );
\channel_5_dutycycle_o[11]_i_93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_5_timeout_counter_reg(2),
      I1 => channel_5_timeout_counter_reg(3),
      O => \channel_5_dutycycle_o[11]_i_93_n_0\
    );
\channel_5_dutycycle_o[11]_i_94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_5_timeout_counter_reg(0),
      I1 => channel_5_timeout_counter_reg(1),
      O => \channel_5_dutycycle_o[11]_i_94_n_0\
    );
\channel_5_dutycycle_o[11]_i_95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^channel_5_dutycycle_counter_reg[11]_0\(1),
      I1 => channel_5_dutycycle_counter_reg(4),
      O => \channel_5_dutycycle_o[11]_i_95_n_0\
    );
\channel_5_dutycycle_o[11]_i_96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^channel_5_dutycycle_counter_reg[11]_0\(0),
      I1 => channel_5_dutycycle_counter_reg(3),
      O => \channel_5_dutycycle_o[11]_i_96_n_0\
    );
\channel_5_dutycycle_o[11]_i_97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^channel_5_dutycycle_counter_reg[7]_0\(0),
      I1 => channel_5_dutycycle_counter_reg(2),
      O => \channel_5_dutycycle_o[11]_i_97_n_0\
    );
\channel_5_dutycycle_o[11]_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(4),
      I1 => \^channel_5_dutycycle_counter_reg[11]_0\(1),
      I2 => \channel_5_dutycycle_o_reg[11]_i_38_0\(0),
      I3 => channel_5_dutycycle_counter_reg(5),
      O => \channel_5_dutycycle_o[11]_i_98_n_0\
    );
\channel_5_dutycycle_o[11]_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(3),
      I1 => \^channel_5_dutycycle_counter_reg[11]_0\(0),
      I2 => \^channel_5_dutycycle_counter_reg[11]_0\(1),
      I3 => channel_5_dutycycle_counter_reg(4),
      O => \channel_5_dutycycle_o[11]_i_99_n_0\
    );
\channel_5_dutycycle_o[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_5_dutycycle_counter_reg[11]_0\(0),
      I1 => \channel_5_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_5_dutycycle_counter_reg(17),
      I3 => \channel_5_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_5_dutycycle_o_reg[3]_i_2_n_6\,
      O => \channel_5_dutycycle_o[1]_i_1_n_0\
    );
\channel_5_dutycycle_o[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[5]_i_12_n_6\,
      I1 => \channel_5_dutycycle_o_reg[1]_i_21_n_4\,
      I2 => channel_5_dutycycle_counter_reg(6),
      I3 => \channel_5_dutycycle_o[1]_i_6_n_0\,
      O => \channel_5_dutycycle_o[1]_i_10_n_0\
    );
\channel_5_dutycycle_o[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[5]_i_12_n_7\,
      I1 => \channel_5_dutycycle_o_reg[1]_i_21_n_5\,
      I2 => channel_5_dutycycle_counter_reg(5),
      I3 => \channel_5_dutycycle_o[1]_i_7_n_0\,
      O => \channel_5_dutycycle_o[1]_i_11_n_0\
    );
\channel_5_dutycycle_o[1]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[1]_i_22_n_5\,
      I1 => \channel_5_dutycycle_o_reg[1]_i_21_n_7\,
      I2 => channel_5_dutycycle_counter_reg(3),
      O => \channel_5_dutycycle_o[1]_i_13_n_0\
    );
\channel_5_dutycycle_o[1]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[1]_i_22_n_6\,
      I1 => \channel_5_dutycycle_o_reg[1]_i_24_n_4\,
      I2 => channel_5_dutycycle_counter_reg(2),
      O => \channel_5_dutycycle_o[1]_i_14_n_0\
    );
\channel_5_dutycycle_o[1]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[1]_i_22_n_7\,
      I1 => \channel_5_dutycycle_o_reg[1]_i_24_n_5\,
      I2 => channel_5_dutycycle_counter_reg(1),
      O => \channel_5_dutycycle_o[1]_i_15_n_0\
    );
\channel_5_dutycycle_o[1]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(1),
      I1 => \channel_5_dutycycle_o_reg[1]_i_22_n_7\,
      I2 => \channel_5_dutycycle_o_reg[1]_i_24_n_5\,
      O => \channel_5_dutycycle_o[1]_i_16_n_0\
    );
\channel_5_dutycycle_o[1]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[1]_i_22_n_4\,
      I1 => \channel_5_dutycycle_o_reg[1]_i_21_n_6\,
      I2 => channel_5_dutycycle_counter_reg(4),
      I3 => \channel_5_dutycycle_o[1]_i_13_n_0\,
      O => \channel_5_dutycycle_o[1]_i_17_n_0\
    );
\channel_5_dutycycle_o[1]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[1]_i_22_n_5\,
      I1 => \channel_5_dutycycle_o_reg[1]_i_21_n_7\,
      I2 => channel_5_dutycycle_counter_reg(3),
      I3 => \channel_5_dutycycle_o[1]_i_14_n_0\,
      O => \channel_5_dutycycle_o[1]_i_18_n_0\
    );
\channel_5_dutycycle_o[1]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[1]_i_22_n_6\,
      I1 => \channel_5_dutycycle_o_reg[1]_i_24_n_4\,
      I2 => channel_5_dutycycle_counter_reg(2),
      I3 => \channel_5_dutycycle_o[1]_i_15_n_0\,
      O => \channel_5_dutycycle_o[1]_i_19_n_0\
    );
\channel_5_dutycycle_o[1]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[1]_i_22_n_7\,
      I1 => \channel_5_dutycycle_o_reg[1]_i_24_n_5\,
      I2 => channel_5_dutycycle_counter_reg(1),
      I3 => \channel_5_dutycycle_o_reg[1]_i_24_n_6\,
      I4 => \channel_5_dutycycle_o_reg[1]_i_30_n_4\,
      O => \channel_5_dutycycle_o[1]_i_20_n_0\
    );
\channel_5_dutycycle_o[1]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[1]_i_30_n_4\,
      I1 => \channel_5_dutycycle_o_reg[1]_i_24_n_6\,
      I2 => channel_5_dutycycle_counter_reg(0),
      O => \channel_5_dutycycle_o[1]_i_26_n_0\
    );
\channel_5_dutycycle_o[1]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(14),
      I1 => channel_5_dutycycle_counter_reg(12),
      I2 => channel_5_dutycycle_counter_reg(16),
      O => \channel_5_dutycycle_o[1]_i_31_n_0\
    );
\channel_5_dutycycle_o[1]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(13),
      I1 => channel_5_dutycycle_counter_reg(11),
      I2 => channel_5_dutycycle_counter_reg(15),
      O => \channel_5_dutycycle_o[1]_i_32_n_0\
    );
\channel_5_dutycycle_o[1]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(12),
      I1 => channel_5_dutycycle_counter_reg(10),
      I2 => channel_5_dutycycle_counter_reg(14),
      O => \channel_5_dutycycle_o[1]_i_33_n_0\
    );
\channel_5_dutycycle_o[1]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(11),
      I1 => channel_5_dutycycle_counter_reg(9),
      I2 => channel_5_dutycycle_counter_reg(13),
      O => \channel_5_dutycycle_o[1]_i_34_n_0\
    );
\channel_5_dutycycle_o[1]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(16),
      I1 => channel_5_dutycycle_counter_reg(12),
      I2 => channel_5_dutycycle_counter_reg(14),
      I3 => channel_5_dutycycle_counter_reg(13),
      I4 => channel_5_dutycycle_counter_reg(15),
      I5 => channel_5_dutycycle_counter_reg(17),
      O => \channel_5_dutycycle_o[1]_i_35_n_0\
    );
\channel_5_dutycycle_o[1]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(15),
      I1 => channel_5_dutycycle_counter_reg(11),
      I2 => channel_5_dutycycle_counter_reg(13),
      I3 => channel_5_dutycycle_counter_reg(12),
      I4 => channel_5_dutycycle_counter_reg(14),
      I5 => channel_5_dutycycle_counter_reg(16),
      O => \channel_5_dutycycle_o[1]_i_36_n_0\
    );
\channel_5_dutycycle_o[1]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(14),
      I1 => channel_5_dutycycle_counter_reg(10),
      I2 => channel_5_dutycycle_counter_reg(12),
      I3 => channel_5_dutycycle_counter_reg(11),
      I4 => channel_5_dutycycle_counter_reg(13),
      I5 => channel_5_dutycycle_counter_reg(15),
      O => \channel_5_dutycycle_o[1]_i_37_n_0\
    );
\channel_5_dutycycle_o[1]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(13),
      I1 => channel_5_dutycycle_counter_reg(9),
      I2 => channel_5_dutycycle_counter_reg(11),
      I3 => channel_5_dutycycle_counter_reg(10),
      I4 => channel_5_dutycycle_counter_reg(12),
      I5 => channel_5_dutycycle_counter_reg(14),
      O => \channel_5_dutycycle_o[1]_i_38_n_0\
    );
\channel_5_dutycycle_o[1]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(10),
      I1 => channel_5_dutycycle_counter_reg(5),
      I2 => channel_5_dutycycle_counter_reg(8),
      O => \channel_5_dutycycle_o[1]_i_39_n_0\
    );
\channel_5_dutycycle_o[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[5]_i_12_n_5\,
      I1 => \channel_5_dutycycle_o_reg[5]_i_11_n_7\,
      I2 => channel_5_dutycycle_counter_reg(7),
      O => \channel_5_dutycycle_o[1]_i_4_n_0\
    );
\channel_5_dutycycle_o[1]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(9),
      I1 => channel_5_dutycycle_counter_reg(4),
      I2 => channel_5_dutycycle_counter_reg(7),
      O => \channel_5_dutycycle_o[1]_i_40_n_0\
    );
\channel_5_dutycycle_o[1]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(8),
      I1 => channel_5_dutycycle_counter_reg(3),
      I2 => channel_5_dutycycle_counter_reg(6),
      O => \channel_5_dutycycle_o[1]_i_41_n_0\
    );
\channel_5_dutycycle_o[1]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(7),
      I1 => channel_5_dutycycle_counter_reg(2),
      I2 => channel_5_dutycycle_counter_reg(5),
      O => \channel_5_dutycycle_o[1]_i_42_n_0\
    );
\channel_5_dutycycle_o[1]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(8),
      I1 => channel_5_dutycycle_counter_reg(5),
      I2 => channel_5_dutycycle_counter_reg(10),
      I3 => channel_5_dutycycle_counter_reg(11),
      I4 => channel_5_dutycycle_counter_reg(6),
      I5 => channel_5_dutycycle_counter_reg(9),
      O => \channel_5_dutycycle_o[1]_i_43_n_0\
    );
\channel_5_dutycycle_o[1]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(7),
      I1 => channel_5_dutycycle_counter_reg(4),
      I2 => channel_5_dutycycle_counter_reg(9),
      I3 => channel_5_dutycycle_counter_reg(10),
      I4 => channel_5_dutycycle_counter_reg(5),
      I5 => channel_5_dutycycle_counter_reg(8),
      O => \channel_5_dutycycle_o[1]_i_44_n_0\
    );
\channel_5_dutycycle_o[1]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(6),
      I1 => channel_5_dutycycle_counter_reg(3),
      I2 => channel_5_dutycycle_counter_reg(8),
      I3 => channel_5_dutycycle_counter_reg(9),
      I4 => channel_5_dutycycle_counter_reg(4),
      I5 => channel_5_dutycycle_counter_reg(7),
      O => \channel_5_dutycycle_o[1]_i_45_n_0\
    );
\channel_5_dutycycle_o[1]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(5),
      I1 => channel_5_dutycycle_counter_reg(2),
      I2 => channel_5_dutycycle_counter_reg(7),
      I3 => channel_5_dutycycle_counter_reg(8),
      I4 => channel_5_dutycycle_counter_reg(3),
      I5 => channel_5_dutycycle_counter_reg(6),
      O => \channel_5_dutycycle_o[1]_i_46_n_0\
    );
\channel_5_dutycycle_o[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[5]_i_12_n_6\,
      I1 => \channel_5_dutycycle_o_reg[1]_i_21_n_4\,
      I2 => channel_5_dutycycle_counter_reg(6),
      O => \channel_5_dutycycle_o[1]_i_5_n_0\
    );
\channel_5_dutycycle_o[1]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(10),
      I1 => channel_5_dutycycle_counter_reg(8),
      I2 => channel_5_dutycycle_counter_reg(12),
      O => \channel_5_dutycycle_o[1]_i_52_n_0\
    );
\channel_5_dutycycle_o[1]_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(9),
      I1 => channel_5_dutycycle_counter_reg(7),
      I2 => channel_5_dutycycle_counter_reg(11),
      O => \channel_5_dutycycle_o[1]_i_53_n_0\
    );
\channel_5_dutycycle_o[1]_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(8),
      I1 => channel_5_dutycycle_counter_reg(6),
      I2 => channel_5_dutycycle_counter_reg(10),
      O => \channel_5_dutycycle_o[1]_i_54_n_0\
    );
\channel_5_dutycycle_o[1]_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(7),
      I1 => channel_5_dutycycle_counter_reg(5),
      I2 => channel_5_dutycycle_counter_reg(9),
      O => \channel_5_dutycycle_o[1]_i_55_n_0\
    );
\channel_5_dutycycle_o[1]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(12),
      I1 => channel_5_dutycycle_counter_reg(8),
      I2 => channel_5_dutycycle_counter_reg(10),
      I3 => channel_5_dutycycle_counter_reg(9),
      I4 => channel_5_dutycycle_counter_reg(11),
      I5 => channel_5_dutycycle_counter_reg(13),
      O => \channel_5_dutycycle_o[1]_i_56_n_0\
    );
\channel_5_dutycycle_o[1]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(11),
      I1 => channel_5_dutycycle_counter_reg(7),
      I2 => channel_5_dutycycle_counter_reg(9),
      I3 => channel_5_dutycycle_counter_reg(8),
      I4 => channel_5_dutycycle_counter_reg(10),
      I5 => channel_5_dutycycle_counter_reg(12),
      O => \channel_5_dutycycle_o[1]_i_57_n_0\
    );
\channel_5_dutycycle_o[1]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(10),
      I1 => channel_5_dutycycle_counter_reg(6),
      I2 => channel_5_dutycycle_counter_reg(8),
      I3 => channel_5_dutycycle_counter_reg(7),
      I4 => channel_5_dutycycle_counter_reg(9),
      I5 => channel_5_dutycycle_counter_reg(11),
      O => \channel_5_dutycycle_o[1]_i_58_n_0\
    );
\channel_5_dutycycle_o[1]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(9),
      I1 => channel_5_dutycycle_counter_reg(5),
      I2 => channel_5_dutycycle_counter_reg(7),
      I3 => channel_5_dutycycle_counter_reg(6),
      I4 => channel_5_dutycycle_counter_reg(8),
      I5 => channel_5_dutycycle_counter_reg(10),
      O => \channel_5_dutycycle_o[1]_i_59_n_0\
    );
\channel_5_dutycycle_o[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[5]_i_12_n_7\,
      I1 => \channel_5_dutycycle_o_reg[1]_i_21_n_5\,
      I2 => channel_5_dutycycle_counter_reg(5),
      O => \channel_5_dutycycle_o[1]_i_6_n_0\
    );
\channel_5_dutycycle_o[1]_i_60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(6),
      I1 => channel_5_dutycycle_counter_reg(4),
      I2 => channel_5_dutycycle_counter_reg(8),
      O => \channel_5_dutycycle_o[1]_i_60_n_0\
    );
\channel_5_dutycycle_o[1]_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(5),
      I1 => channel_5_dutycycle_counter_reg(3),
      I2 => channel_5_dutycycle_counter_reg(7),
      O => \channel_5_dutycycle_o[1]_i_61_n_0\
    );
\channel_5_dutycycle_o[1]_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(4),
      I1 => channel_5_dutycycle_counter_reg(2),
      I2 => channel_5_dutycycle_counter_reg(6),
      O => \channel_5_dutycycle_o[1]_i_62_n_0\
    );
\channel_5_dutycycle_o[1]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(3),
      I1 => channel_5_dutycycle_counter_reg(1),
      I2 => channel_5_dutycycle_counter_reg(5),
      O => \channel_5_dutycycle_o[1]_i_63_n_0\
    );
\channel_5_dutycycle_o[1]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(8),
      I1 => channel_5_dutycycle_counter_reg(4),
      I2 => channel_5_dutycycle_counter_reg(6),
      I3 => channel_5_dutycycle_counter_reg(5),
      I4 => channel_5_dutycycle_counter_reg(7),
      I5 => channel_5_dutycycle_counter_reg(9),
      O => \channel_5_dutycycle_o[1]_i_64_n_0\
    );
\channel_5_dutycycle_o[1]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(7),
      I1 => channel_5_dutycycle_counter_reg(3),
      I2 => channel_5_dutycycle_counter_reg(5),
      I3 => channel_5_dutycycle_counter_reg(4),
      I4 => channel_5_dutycycle_counter_reg(6),
      I5 => channel_5_dutycycle_counter_reg(8),
      O => \channel_5_dutycycle_o[1]_i_65_n_0\
    );
\channel_5_dutycycle_o[1]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(6),
      I1 => channel_5_dutycycle_counter_reg(2),
      I2 => channel_5_dutycycle_counter_reg(4),
      I3 => channel_5_dutycycle_counter_reg(3),
      I4 => channel_5_dutycycle_counter_reg(5),
      I5 => channel_5_dutycycle_counter_reg(7),
      O => \channel_5_dutycycle_o[1]_i_66_n_0\
    );
\channel_5_dutycycle_o[1]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(5),
      I1 => channel_5_dutycycle_counter_reg(1),
      I2 => channel_5_dutycycle_counter_reg(3),
      I3 => channel_5_dutycycle_counter_reg(4),
      I4 => channel_5_dutycycle_counter_reg(2),
      I5 => channel_5_dutycycle_counter_reg(6),
      O => \channel_5_dutycycle_o[1]_i_67_n_0\
    );
\channel_5_dutycycle_o[1]_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(6),
      I1 => channel_5_dutycycle_counter_reg(1),
      I2 => channel_5_dutycycle_counter_reg(4),
      O => \channel_5_dutycycle_o[1]_i_69_n_0\
    );
\channel_5_dutycycle_o[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[1]_i_22_n_4\,
      I1 => \channel_5_dutycycle_o_reg[1]_i_21_n_6\,
      I2 => channel_5_dutycycle_counter_reg(4),
      O => \channel_5_dutycycle_o[1]_i_7_n_0\
    );
\channel_5_dutycycle_o[1]_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(6),
      I1 => channel_5_dutycycle_counter_reg(1),
      I2 => channel_5_dutycycle_counter_reg(4),
      O => \channel_5_dutycycle_o[1]_i_70_n_0\
    );
\channel_5_dutycycle_o[1]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(4),
      I1 => channel_5_dutycycle_counter_reg(1),
      I2 => channel_5_dutycycle_counter_reg(6),
      I3 => channel_5_dutycycle_counter_reg(7),
      I4 => channel_5_dutycycle_counter_reg(2),
      I5 => channel_5_dutycycle_counter_reg(5),
      O => \channel_5_dutycycle_o[1]_i_71_n_0\
    );
\channel_5_dutycycle_o[1]_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(6),
      I1 => channel_5_dutycycle_counter_reg(1),
      I2 => channel_5_dutycycle_counter_reg(4),
      I3 => channel_5_dutycycle_counter_reg(5),
      I4 => channel_5_dutycycle_counter_reg(0),
      O => \channel_5_dutycycle_o[1]_i_72_n_0\
    );
\channel_5_dutycycle_o[1]_i_73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(0),
      I1 => channel_5_dutycycle_counter_reg(5),
      I2 => channel_5_dutycycle_counter_reg(3),
      O => \channel_5_dutycycle_o[1]_i_73_n_0\
    );
\channel_5_dutycycle_o[1]_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(2),
      I1 => channel_5_dutycycle_counter_reg(4),
      O => \channel_5_dutycycle_o[1]_i_74_n_0\
    );
\channel_5_dutycycle_o[1]_i_75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(2),
      I1 => channel_5_dutycycle_counter_reg(0),
      I2 => channel_5_dutycycle_counter_reg(4),
      O => \channel_5_dutycycle_o[1]_i_75_n_0\
    );
\channel_5_dutycycle_o[1]_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(2),
      I1 => channel_5_dutycycle_counter_reg(0),
      I2 => channel_5_dutycycle_counter_reg(4),
      O => \channel_5_dutycycle_o[1]_i_76_n_0\
    );
\channel_5_dutycycle_o[1]_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(2),
      I1 => channel_5_dutycycle_counter_reg(0),
      O => \channel_5_dutycycle_o[1]_i_77_n_0\
    );
\channel_5_dutycycle_o[1]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(4),
      I1 => channel_5_dutycycle_counter_reg(0),
      I2 => channel_5_dutycycle_counter_reg(2),
      I3 => channel_5_dutycycle_counter_reg(3),
      I4 => channel_5_dutycycle_counter_reg(1),
      I5 => channel_5_dutycycle_counter_reg(5),
      O => \channel_5_dutycycle_o[1]_i_78_n_0\
    );
\channel_5_dutycycle_o[1]_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(2),
      I1 => channel_5_dutycycle_counter_reg(0),
      I2 => channel_5_dutycycle_counter_reg(4),
      I3 => channel_5_dutycycle_counter_reg(1),
      I4 => channel_5_dutycycle_counter_reg(3),
      O => \channel_5_dutycycle_o[1]_i_79_n_0\
    );
\channel_5_dutycycle_o[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[5]_i_12_n_4\,
      I1 => \channel_5_dutycycle_o_reg[5]_i_11_n_6\,
      I2 => channel_5_dutycycle_counter_reg(8),
      I3 => \channel_5_dutycycle_o[1]_i_4_n_0\,
      O => \channel_5_dutycycle_o[1]_i_8_n_0\
    );
\channel_5_dutycycle_o[1]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(0),
      I1 => channel_5_dutycycle_counter_reg(2),
      I2 => channel_5_dutycycle_counter_reg(1),
      I3 => channel_5_dutycycle_counter_reg(3),
      O => \channel_5_dutycycle_o[1]_i_80_n_0\
    );
\channel_5_dutycycle_o[1]_i_81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(2),
      I1 => channel_5_dutycycle_counter_reg(0),
      O => \channel_5_dutycycle_o[1]_i_81_n_0\
    );
\channel_5_dutycycle_o[1]_i_82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(1),
      I1 => channel_5_dutycycle_counter_reg(3),
      O => \channel_5_dutycycle_o[1]_i_82_n_0\
    );
\channel_5_dutycycle_o[1]_i_83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(0),
      I1 => channel_5_dutycycle_counter_reg(2),
      O => \channel_5_dutycycle_o[1]_i_83_n_0\
    );
\channel_5_dutycycle_o[1]_i_84\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(1),
      O => \channel_5_dutycycle_o[1]_i_84_n_0\
    );
\channel_5_dutycycle_o[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[5]_i_12_n_5\,
      I1 => \channel_5_dutycycle_o_reg[5]_i_11_n_7\,
      I2 => channel_5_dutycycle_counter_reg(7),
      I3 => \channel_5_dutycycle_o[1]_i_5_n_0\,
      O => \channel_5_dutycycle_o[1]_i_9_n_0\
    );
\channel_5_dutycycle_o[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_5_dutycycle_counter_reg[11]_0\(1),
      I1 => \channel_5_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_5_dutycycle_counter_reg(17),
      I3 => \channel_5_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_5_dutycycle_o_reg[3]_i_2_n_5\,
      O => \channel_5_dutycycle_o[2]_i_1_n_0\
    );
\channel_5_dutycycle_o[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_5_dutycycle_counter_reg[11]_0\(2),
      I1 => \channel_5_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_5_dutycycle_counter_reg(17),
      I3 => \channel_5_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_5_dutycycle_o_reg[3]_i_2_n_4\,
      O => \channel_5_dutycycle_o[3]_i_1_n_0\
    );
\channel_5_dutycycle_o[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^channel_5_dutycycle_counter_reg[7]_0\(0),
      O => \channel_5_dutycycle_o[3]_i_3_n_0\
    );
\channel_5_dutycycle_o[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_5_dutycycle_counter_reg[15]_0\(0),
      I1 => \channel_5_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_5_dutycycle_counter_reg(17),
      I3 => \channel_5_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_5_dutycycle_o_reg[7]_i_2_n_7\,
      O => \channel_5_dutycycle_o[4]_i_1_n_0\
    );
\channel_5_dutycycle_o[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_5_dutycycle_counter_reg[15]_0\(1),
      I1 => \channel_5_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_5_dutycycle_counter_reg(17),
      I3 => \channel_5_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_5_dutycycle_o_reg[7]_i_2_n_6\,
      O => \channel_5_dutycycle_o[5]_i_1_n_0\
    );
\channel_5_dutycycle_o[5]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[9]_i_11_n_7\,
      I1 => \channel_5_dutycycle_o_reg[5]_i_11_n_5\,
      I2 => channel_5_dutycycle_counter_reg(9),
      I3 => \channel_5_dutycycle_o[5]_i_6_n_0\,
      O => \channel_5_dutycycle_o[5]_i_10_n_0\
    );
\channel_5_dutycycle_o[5]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(15),
      I1 => channel_5_dutycycle_counter_reg(17),
      O => \channel_5_dutycycle_o[5]_i_13_n_0\
    );
\channel_5_dutycycle_o[5]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(14),
      I1 => channel_5_dutycycle_counter_reg(16),
      O => \channel_5_dutycycle_o[5]_i_14_n_0\
    );
\channel_5_dutycycle_o[5]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(15),
      I1 => channel_5_dutycycle_counter_reg(13),
      I2 => channel_5_dutycycle_counter_reg(17),
      O => \channel_5_dutycycle_o[5]_i_15_n_0\
    );
\channel_5_dutycycle_o[5]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(16),
      I1 => channel_5_dutycycle_counter_reg(17),
      O => \channel_5_dutycycle_o[5]_i_16_n_0\
    );
\channel_5_dutycycle_o[5]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(17),
      I1 => channel_5_dutycycle_counter_reg(15),
      I2 => channel_5_dutycycle_counter_reg(16),
      O => \channel_5_dutycycle_o[5]_i_17_n_0\
    );
\channel_5_dutycycle_o[5]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(16),
      I1 => channel_5_dutycycle_counter_reg(14),
      I2 => channel_5_dutycycle_counter_reg(17),
      I3 => channel_5_dutycycle_counter_reg(15),
      O => \channel_5_dutycycle_o[5]_i_18_n_0\
    );
\channel_5_dutycycle_o[5]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(17),
      I1 => channel_5_dutycycle_counter_reg(13),
      I2 => channel_5_dutycycle_counter_reg(15),
      I3 => channel_5_dutycycle_counter_reg(16),
      I4 => channel_5_dutycycle_counter_reg(14),
      O => \channel_5_dutycycle_o[5]_i_19_n_0\
    );
\channel_5_dutycycle_o[5]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(14),
      I1 => channel_5_dutycycle_counter_reg(9),
      I2 => channel_5_dutycycle_counter_reg(12),
      O => \channel_5_dutycycle_o[5]_i_20_n_0\
    );
\channel_5_dutycycle_o[5]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(13),
      I1 => channel_5_dutycycle_counter_reg(8),
      I2 => channel_5_dutycycle_counter_reg(11),
      O => \channel_5_dutycycle_o[5]_i_21_n_0\
    );
\channel_5_dutycycle_o[5]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(12),
      I1 => channel_5_dutycycle_counter_reg(7),
      I2 => channel_5_dutycycle_counter_reg(10),
      O => \channel_5_dutycycle_o[5]_i_22_n_0\
    );
\channel_5_dutycycle_o[5]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(11),
      I1 => channel_5_dutycycle_counter_reg(6),
      I2 => channel_5_dutycycle_counter_reg(9),
      O => \channel_5_dutycycle_o[5]_i_23_n_0\
    );
\channel_5_dutycycle_o[5]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(12),
      I1 => channel_5_dutycycle_counter_reg(9),
      I2 => channel_5_dutycycle_counter_reg(14),
      I3 => channel_5_dutycycle_counter_reg(15),
      I4 => channel_5_dutycycle_counter_reg(10),
      I5 => channel_5_dutycycle_counter_reg(13),
      O => \channel_5_dutycycle_o[5]_i_24_n_0\
    );
\channel_5_dutycycle_o[5]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(11),
      I1 => channel_5_dutycycle_counter_reg(8),
      I2 => channel_5_dutycycle_counter_reg(13),
      I3 => channel_5_dutycycle_counter_reg(14),
      I4 => channel_5_dutycycle_counter_reg(9),
      I5 => channel_5_dutycycle_counter_reg(12),
      O => \channel_5_dutycycle_o[5]_i_25_n_0\
    );
\channel_5_dutycycle_o[5]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(10),
      I1 => channel_5_dutycycle_counter_reg(7),
      I2 => channel_5_dutycycle_counter_reg(12),
      I3 => channel_5_dutycycle_counter_reg(13),
      I4 => channel_5_dutycycle_counter_reg(8),
      I5 => channel_5_dutycycle_counter_reg(11),
      O => \channel_5_dutycycle_o[5]_i_26_n_0\
    );
\channel_5_dutycycle_o[5]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(9),
      I1 => channel_5_dutycycle_counter_reg(6),
      I2 => channel_5_dutycycle_counter_reg(11),
      I3 => channel_5_dutycycle_counter_reg(12),
      I4 => channel_5_dutycycle_counter_reg(7),
      I5 => channel_5_dutycycle_counter_reg(10),
      O => \channel_5_dutycycle_o[5]_i_27_n_0\
    );
\channel_5_dutycycle_o[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[9]_i_11_n_5\,
      I1 => \channel_5_dutycycle_o_reg[11]_i_35_n_7\,
      I2 => channel_5_dutycycle_counter_reg(11),
      O => \channel_5_dutycycle_o[5]_i_3_n_0\
    );
\channel_5_dutycycle_o[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[9]_i_11_n_6\,
      I1 => \channel_5_dutycycle_o_reg[5]_i_11_n_4\,
      I2 => channel_5_dutycycle_counter_reg(10),
      O => \channel_5_dutycycle_o[5]_i_4_n_0\
    );
\channel_5_dutycycle_o[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[9]_i_11_n_7\,
      I1 => \channel_5_dutycycle_o_reg[5]_i_11_n_5\,
      I2 => channel_5_dutycycle_counter_reg(9),
      O => \channel_5_dutycycle_o[5]_i_5_n_0\
    );
\channel_5_dutycycle_o[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[5]_i_12_n_4\,
      I1 => \channel_5_dutycycle_o_reg[5]_i_11_n_6\,
      I2 => channel_5_dutycycle_counter_reg(8),
      O => \channel_5_dutycycle_o[5]_i_6_n_0\
    );
\channel_5_dutycycle_o[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_5_dutycycle_o_reg[9]_i_11_n_4\,
      I2 => channel_5_dutycycle_counter_reg(12),
      I3 => \channel_5_dutycycle_o[5]_i_3_n_0\,
      O => \channel_5_dutycycle_o[5]_i_7_n_0\
    );
\channel_5_dutycycle_o[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[9]_i_11_n_5\,
      I1 => \channel_5_dutycycle_o_reg[11]_i_35_n_7\,
      I2 => channel_5_dutycycle_counter_reg(11),
      I3 => \channel_5_dutycycle_o[5]_i_4_n_0\,
      O => \channel_5_dutycycle_o[5]_i_8_n_0\
    );
\channel_5_dutycycle_o[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[9]_i_11_n_6\,
      I1 => \channel_5_dutycycle_o_reg[5]_i_11_n_4\,
      I2 => channel_5_dutycycle_counter_reg(10),
      I3 => \channel_5_dutycycle_o[5]_i_5_n_0\,
      O => \channel_5_dutycycle_o[5]_i_9_n_0\
    );
\channel_5_dutycycle_o[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_5_dutycycle_counter_reg[15]_0\(2),
      I1 => \channel_5_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_5_dutycycle_counter_reg(17),
      I3 => \channel_5_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_5_dutycycle_o_reg[7]_i_2_n_5\,
      O => \channel_5_dutycycle_o[6]_i_1_n_0\
    );
\channel_5_dutycycle_o[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_5_dutycycle_counter_reg[15]_0\(3),
      I1 => \channel_5_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_5_dutycycle_counter_reg(17),
      I3 => \channel_5_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_5_dutycycle_o_reg[7]_i_2_n_4\,
      O => \channel_5_dutycycle_o[7]_i_1_n_0\
    );
\channel_5_dutycycle_o[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_5_dutycycle_counter_reg[16]_0\(0),
      I1 => \channel_5_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_5_dutycycle_counter_reg(17),
      I3 => \channel_5_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_5_dutycycle_o_reg[11]_i_8_n_7\,
      O => \channel_5_dutycycle_o[8]_i_1_n_0\
    );
\channel_5_dutycycle_o[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_5_dutycycle_counter_reg[16]_0\(1),
      I1 => \channel_5_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_5_dutycycle_counter_reg(17),
      I3 => \channel_5_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_5_dutycycle_o_reg[11]_i_8_n_6\,
      O => \channel_5_dutycycle_o[9]_i_1_n_0\
    );
\channel_5_dutycycle_o[9]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_5_dutycycle_o_reg[11]_i_36_n_7\,
      I2 => channel_5_dutycycle_counter_reg(13),
      I3 => \channel_5_dutycycle_o[9]_i_6_n_0\,
      O => \channel_5_dutycycle_o[9]_i_10_n_0\
    );
\channel_5_dutycycle_o[9]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(16),
      I1 => channel_5_dutycycle_counter_reg(13),
      O => \channel_5_dutycycle_o[9]_i_12_n_0\
    );
\channel_5_dutycycle_o[9]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(17),
      I1 => channel_5_dutycycle_counter_reg(12),
      I2 => channel_5_dutycycle_counter_reg(15),
      O => \channel_5_dutycycle_o[9]_i_13_n_0\
    );
\channel_5_dutycycle_o[9]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(16),
      I1 => channel_5_dutycycle_counter_reg(11),
      I2 => channel_5_dutycycle_counter_reg(14),
      O => \channel_5_dutycycle_o[9]_i_14_n_0\
    );
\channel_5_dutycycle_o[9]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(15),
      I1 => channel_5_dutycycle_counter_reg(10),
      I2 => channel_5_dutycycle_counter_reg(13),
      O => \channel_5_dutycycle_o[9]_i_15_n_0\
    );
\channel_5_dutycycle_o[9]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(13),
      I1 => channel_5_dutycycle_counter_reg(16),
      I2 => channel_5_dutycycle_counter_reg(14),
      I3 => channel_5_dutycycle_counter_reg(17),
      O => \channel_5_dutycycle_o[9]_i_16_n_0\
    );
\channel_5_dutycycle_o[9]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(15),
      I1 => channel_5_dutycycle_counter_reg(12),
      I2 => channel_5_dutycycle_counter_reg(17),
      I3 => channel_5_dutycycle_counter_reg(13),
      I4 => channel_5_dutycycle_counter_reg(16),
      O => \channel_5_dutycycle_o[9]_i_17_n_0\
    );
\channel_5_dutycycle_o[9]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(14),
      I1 => channel_5_dutycycle_counter_reg(11),
      I2 => channel_5_dutycycle_counter_reg(16),
      I3 => channel_5_dutycycle_counter_reg(17),
      I4 => channel_5_dutycycle_counter_reg(12),
      I5 => channel_5_dutycycle_counter_reg(15),
      O => \channel_5_dutycycle_o[9]_i_18_n_0\
    );
\channel_5_dutycycle_o[9]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_5_dutycycle_counter_reg(13),
      I1 => channel_5_dutycycle_counter_reg(10),
      I2 => channel_5_dutycycle_counter_reg(15),
      I3 => channel_5_dutycycle_counter_reg(16),
      I4 => channel_5_dutycycle_counter_reg(11),
      I5 => channel_5_dutycycle_counter_reg(14),
      O => \channel_5_dutycycle_o[9]_i_19_n_0\
    );
\channel_5_dutycycle_o[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_5_dutycycle_o_reg[11]_i_36_n_5\,
      I2 => channel_5_dutycycle_counter_reg(15),
      O => \channel_5_dutycycle_o[9]_i_3_n_0\
    );
\channel_5_dutycycle_o[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_5_dutycycle_o_reg[11]_i_36_n_6\,
      I2 => channel_5_dutycycle_counter_reg(14),
      O => \channel_5_dutycycle_o[9]_i_4_n_0\
    );
\channel_5_dutycycle_o[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_5_dutycycle_o_reg[11]_i_36_n_7\,
      I2 => channel_5_dutycycle_counter_reg(13),
      O => \channel_5_dutycycle_o[9]_i_5_n_0\
    );
\channel_5_dutycycle_o[9]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_5_dutycycle_o_reg[9]_i_11_n_4\,
      I2 => channel_5_dutycycle_counter_reg(12),
      O => \channel_5_dutycycle_o[9]_i_6_n_0\
    );
\channel_5_dutycycle_o[9]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_5_dutycycle_o_reg[11]_i_36_n_4\,
      I2 => channel_5_dutycycle_counter_reg(16),
      I3 => \channel_5_dutycycle_o[9]_i_3_n_0\,
      O => \channel_5_dutycycle_o[9]_i_7_n_0\
    );
\channel_5_dutycycle_o[9]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_5_dutycycle_o_reg[11]_i_36_n_5\,
      I2 => channel_5_dutycycle_counter_reg(15),
      I3 => \channel_5_dutycycle_o[9]_i_4_n_0\,
      O => \channel_5_dutycycle_o[9]_i_8_n_0\
    );
\channel_5_dutycycle_o[9]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_5_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_5_dutycycle_o_reg[11]_i_36_n_6\,
      I2 => channel_5_dutycycle_counter_reg(14),
      I3 => \channel_5_dutycycle_o[9]_i_5_n_0\,
      O => \channel_5_dutycycle_o[9]_i_9_n_0\
    );
\channel_5_dutycycle_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_5_dutycycle_o[11]_i_2_n_0\,
      D => \channel_5_dutycycle_o[0]_i_1_n_0\,
      Q => \channel_5_dutycycle_o_reg[11]_0\(0),
      R => \channel_5_dutycycle_o[11]_i_1_n_0\
    );
\channel_5_dutycycle_o_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_5_dutycycle_o[11]_i_2_n_0\,
      D => \channel_5_dutycycle_o[10]_i_1_n_0\,
      Q => \channel_5_dutycycle_o_reg[11]_0\(10),
      R => \channel_5_dutycycle_o[11]_i_1_n_0\
    );
\channel_5_dutycycle_o_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_5_dutycycle_o[11]_i_2_n_0\,
      D => \channel_5_dutycycle_o[11]_i_3_n_0\,
      Q => \channel_5_dutycycle_o_reg[11]_0\(11),
      R => \channel_5_dutycycle_o[11]_i_1_n_0\
    );
\channel_5_dutycycle_o_reg[11]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o_reg[11]_i_38_n_0\,
      CO(3) => \channel_5_dutycycle_o_reg[11]_i_19_n_0\,
      CO(2) => \channel_5_dutycycle_o_reg[11]_i_19_n_1\,
      CO(1) => \channel_5_dutycycle_o_reg[11]_i_19_n_2\,
      CO(0) => \channel_5_dutycycle_o_reg[11]_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \channel_5_dutycycle_o[11]_i_39_n_0\,
      DI(2) => \channel_5_dutycycle_o[11]_i_40_n_0\,
      DI(1) => \channel_5_dutycycle_o[11]_i_41_n_0\,
      DI(0) => \channel_5_dutycycle_o[11]_i_42_n_0\,
      O(3 downto 0) => \NLW_channel_5_dutycycle_o_reg[11]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_5_dutycycle_o[11]_i_43_n_0\,
      S(2) => \channel_5_dutycycle_o[11]_i_44_n_0\,
      S(1) => \channel_5_dutycycle_o[11]_i_45_n_0\,
      S(0) => \channel_5_dutycycle_o[11]_i_46_n_0\
    );
\channel_5_dutycycle_o_reg[11]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o_reg[11]_i_56_n_0\,
      CO(3) => \channel_5_dutycycle_o_reg[11]_i_30_n_0\,
      CO(2) => \channel_5_dutycycle_o_reg[11]_i_30_n_1\,
      CO(1) => \channel_5_dutycycle_o_reg[11]_i_30_n_2\,
      CO(0) => \channel_5_dutycycle_o_reg[11]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \channel_5_dutycycle_o[11]_i_57_n_0\,
      DI(1) => \channel_5_dutycycle_o[11]_i_58_n_0\,
      DI(0) => channel_5_timeout_counter_reg(9),
      O(3 downto 0) => \NLW_channel_5_dutycycle_o_reg[11]_i_30_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_5_dutycycle_o[11]_i_59_n_0\,
      S(2) => \channel_5_dutycycle_o[11]_i_60_n_0\,
      S(1) => \channel_5_dutycycle_o[11]_i_61_n_0\,
      S(0) => \channel_5_dutycycle_o[11]_i_62_n_0\
    );
\channel_5_dutycycle_o_reg[11]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o_reg[5]_i_11_n_0\,
      CO(3 downto 2) => \NLW_channel_5_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \channel_5_dutycycle_o_reg[11]_i_35_n_2\,
      CO(0) => \NLW_channel_5_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => channel_5_dutycycle_counter_reg(17),
      O(3 downto 1) => \NLW_channel_5_dutycycle_o_reg[11]_i_35_O_UNCONNECTED\(3 downto 1),
      O(0) => \channel_5_dutycycle_o_reg[11]_i_35_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \channel_5_dutycycle_o[11]_i_63_n_0\
    );
\channel_5_dutycycle_o_reg[11]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o_reg[9]_i_11_n_0\,
      CO(3) => \channel_5_dutycycle_o_reg[11]_i_36_n_0\,
      CO(2) => \channel_5_dutycycle_o_reg[11]_i_36_n_1\,
      CO(1) => \channel_5_dutycycle_o_reg[11]_i_36_n_2\,
      CO(0) => \channel_5_dutycycle_o_reg[11]_i_36_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => channel_5_dutycycle_counter_reg(17 downto 15),
      DI(0) => \channel_5_dutycycle_o[11]_i_64_n_0\,
      O(3) => \channel_5_dutycycle_o_reg[11]_i_36_n_4\,
      O(2) => \channel_5_dutycycle_o_reg[11]_i_36_n_5\,
      O(1) => \channel_5_dutycycle_o_reg[11]_i_36_n_6\,
      O(0) => \channel_5_dutycycle_o_reg[11]_i_36_n_7\,
      S(3) => \channel_5_dutycycle_o[11]_i_65_n_0\,
      S(2) => \channel_5_dutycycle_o[11]_i_66_n_0\,
      S(1) => \channel_5_dutycycle_o[11]_i_67_n_0\,
      S(0) => \channel_5_dutycycle_o[11]_i_68_n_0\
    );
\channel_5_dutycycle_o_reg[11]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o_reg[11]_i_36_n_0\,
      CO(3 downto 1) => \NLW_channel_5_dutycycle_o_reg[11]_i_37_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_5_dutycycle_o_reg[11]_i_37_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_channel_5_dutycycle_o_reg[11]_i_37_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\channel_5_dutycycle_o_reg[11]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o_reg[11]_i_69_n_0\,
      CO(3) => \channel_5_dutycycle_o_reg[11]_i_38_n_0\,
      CO(2) => \channel_5_dutycycle_o_reg[11]_i_38_n_1\,
      CO(1) => \channel_5_dutycycle_o_reg[11]_i_38_n_2\,
      CO(0) => \channel_5_dutycycle_o_reg[11]_i_38_n_3\,
      CYINIT => '0',
      DI(3) => \channel_5_dutycycle_o[11]_i_70_n_0\,
      DI(2) => \channel_5_dutycycle_o[11]_i_71_n_0\,
      DI(1) => \channel_5_dutycycle_o[11]_i_72_n_0\,
      DI(0) => \channel_5_dutycycle_o[11]_i_73_n_0\,
      O(3 downto 0) => \NLW_channel_5_dutycycle_o_reg[11]_i_38_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_5_dutycycle_o[11]_i_74_n_0\,
      S(2) => \channel_5_dutycycle_o[11]_i_75_n_0\,
      S(1) => \channel_5_dutycycle_o[11]_i_76_n_0\,
      S(0) => \channel_5_dutycycle_o[11]_i_77_n_0\
    );
\channel_5_dutycycle_o_reg[11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o_reg[11]_i_9_n_0\,
      CO(3) => \channel_5_dutycycle_o_reg[11]_i_4_n_0\,
      CO(2) => \channel_5_dutycycle_o_reg[11]_i_4_n_1\,
      CO(1) => \channel_5_dutycycle_o_reg[11]_i_4_n_2\,
      CO(0) => \channel_5_dutycycle_o_reg[11]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \channel_5_dutycycle_o[11]_i_10_n_0\,
      DI(2) => \channel_5_dutycycle_o[11]_i_11_n_0\,
      DI(1) => channel_5_timeout_counter_reg(27),
      DI(0) => channel_5_timeout_counter_reg(25),
      O(3 downto 0) => \NLW_channel_5_dutycycle_o_reg[11]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_5_dutycycle_o[11]_i_12_n_0\,
      S(2) => \channel_5_dutycycle_o[11]_i_13_n_0\,
      S(1) => \channel_5_dutycycle_o[11]_i_14_n_0\,
      S(0) => \channel_5_dutycycle_o[11]_i_15_n_0\
    );
\channel_5_dutycycle_o_reg[11]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o_reg[9]_i_2_n_0\,
      CO(3 downto 1) => \NLW_channel_5_dutycycle_o_reg[11]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_5_dutycycle_o_reg[11]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channel_5_dutycycle_o[11]_i_16_n_0\,
      O(3 downto 2) => \NLW_channel_5_dutycycle_o_reg[11]_i_5_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^channel_5_dutycycle_counter_reg[16]_0\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \channel_5_dutycycle_o[11]_i_17_n_0\,
      S(0) => \channel_5_dutycycle_o[11]_i_18_n_0\
    );
\channel_5_dutycycle_o_reg[11]_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_5_dutycycle_o_reg[11]_i_56_n_0\,
      CO(2) => \channel_5_dutycycle_o_reg[11]_i_56_n_1\,
      CO(1) => \channel_5_dutycycle_o_reg[11]_i_56_n_2\,
      CO(0) => \channel_5_dutycycle_o_reg[11]_i_56_n_3\,
      CYINIT => '1',
      DI(3) => \channel_5_dutycycle_o[11]_i_87_n_0\,
      DI(2) => \channel_5_dutycycle_o[11]_i_88_n_0\,
      DI(1) => \channel_5_dutycycle_o[11]_i_89_n_0\,
      DI(0) => \channel_5_dutycycle_o[11]_i_90_n_0\,
      O(3 downto 0) => \NLW_channel_5_dutycycle_o_reg[11]_i_56_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_5_dutycycle_o[11]_i_91_n_0\,
      S(2) => \channel_5_dutycycle_o[11]_i_92_n_0\,
      S(1) => \channel_5_dutycycle_o[11]_i_93_n_0\,
      S(0) => \channel_5_dutycycle_o[11]_i_94_n_0\
    );
\channel_5_dutycycle_o_reg[11]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o_reg[11]_i_19_n_0\,
      CO(3) => \channel_5_dutycycle_o_reg[11]_i_6_n_0\,
      CO(2) => \channel_5_dutycycle_o_reg[11]_i_6_n_1\,
      CO(1) => \channel_5_dutycycle_o_reg[11]_i_6_n_2\,
      CO(0) => \channel_5_dutycycle_o_reg[11]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \channel_5_dutycycle_o[11]_i_20_n_0\,
      DI(2) => \channel_5_dutycycle_o[11]_i_21_n_0\,
      DI(1) => \channel_5_dutycycle_o[11]_i_22_n_0\,
      DI(0) => \channel_5_dutycycle_o[11]_i_23_n_0\,
      O(3 downto 0) => \NLW_channel_5_dutycycle_o_reg[11]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_5_dutycycle_o[11]_i_24_n_0\,
      S(2) => \channel_5_dutycycle_o[11]_i_25_n_0\,
      S(1) => \channel_5_dutycycle_o[11]_i_26_n_0\,
      S(0) => \channel_5_dutycycle_o[11]_i_27_n_0\
    );
\channel_5_dutycycle_o_reg[11]_i_69\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_5_dutycycle_o_reg[11]_i_69_n_0\,
      CO(2) => \channel_5_dutycycle_o_reg[11]_i_69_n_1\,
      CO(1) => \channel_5_dutycycle_o_reg[11]_i_69_n_2\,
      CO(0) => \channel_5_dutycycle_o_reg[11]_i_69_n_3\,
      CYINIT => '0',
      DI(3) => \channel_5_dutycycle_o[11]_i_95_n_0\,
      DI(2) => \channel_5_dutycycle_o[11]_i_96_n_0\,
      DI(1) => \channel_5_dutycycle_o[11]_i_97_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_channel_5_dutycycle_o_reg[11]_i_69_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_5_dutycycle_o[11]_i_98_n_0\,
      S(2) => \channel_5_dutycycle_o[11]_i_99_n_0\,
      S(1) => \channel_5_dutycycle_o[11]_i_100_n_0\,
      S(0) => \channel_5_dutycycle_o[11]_i_101_n_0\
    );
\channel_5_dutycycle_o_reg[11]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o_reg[7]_i_2_n_0\,
      CO(3) => \NLW_channel_5_dutycycle_o_reg[11]_i_8_CO_UNCONNECTED\(3),
      CO(2) => \channel_5_dutycycle_o_reg[11]_i_8_n_1\,
      CO(1) => \channel_5_dutycycle_o_reg[11]_i_8_n_2\,
      CO(0) => \channel_5_dutycycle_o_reg[11]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_5_dutycycle_o_reg[11]_i_8_n_4\,
      O(2) => \channel_5_dutycycle_o_reg[11]_i_8_n_5\,
      O(1) => \channel_5_dutycycle_o_reg[11]_i_8_n_6\,
      O(0) => \channel_5_dutycycle_o_reg[11]_i_8_n_7\,
      S(3 downto 0) => \^channel_5_dutycycle_counter_reg[16]_0\(3 downto 0)
    );
\channel_5_dutycycle_o_reg[11]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o_reg[11]_i_30_n_0\,
      CO(3) => \channel_5_dutycycle_o_reg[11]_i_9_n_0\,
      CO(2) => \channel_5_dutycycle_o_reg[11]_i_9_n_1\,
      CO(1) => \channel_5_dutycycle_o_reg[11]_i_9_n_2\,
      CO(0) => \channel_5_dutycycle_o_reg[11]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => channel_5_timeout_counter_reg(19),
      DI(0) => channel_5_timeout_counter_reg(17),
      O(3 downto 0) => \NLW_channel_5_dutycycle_o_reg[11]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_5_dutycycle_o[11]_i_31_n_0\,
      S(2) => \channel_5_dutycycle_o[11]_i_32_n_0\,
      S(1) => \channel_5_dutycycle_o[11]_i_33_n_0\,
      S(0) => \channel_5_dutycycle_o[11]_i_34_n_0\
    );
\channel_5_dutycycle_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_5_dutycycle_o[11]_i_2_n_0\,
      D => \channel_5_dutycycle_o[1]_i_1_n_0\,
      Q => \channel_5_dutycycle_o_reg[11]_0\(1),
      R => \channel_5_dutycycle_o[11]_i_1_n_0\
    );
\channel_5_dutycycle_o_reg[1]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o_reg[1]_i_3_0\(0),
      CO(3) => \channel_5_dutycycle_o_reg[1]_i_12_n_0\,
      CO(2) => \channel_5_dutycycle_o_reg[1]_i_12_n_1\,
      CO(1) => \channel_5_dutycycle_o_reg[1]_i_12_n_2\,
      CO(0) => \channel_5_dutycycle_o_reg[1]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => channel_5_dutycycle_counter_reg(0),
      DI(2 downto 0) => \^channel_5_dutycycle_counter_reg[10]_0\(2 downto 0),
      O(3 downto 0) => \NLW_channel_5_dutycycle_o_reg[1]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_5_dutycycle_o[1]_i_26_n_0\,
      S(2 downto 0) => \channel_5_dutycycle_o_reg[1]_i_3_1\(2 downto 0)
    );
\channel_5_dutycycle_o_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o_reg[1]_i_3_n_0\,
      CO(3) => \channel_5_dutycycle_o_reg[1]_i_2_n_0\,
      CO(2) => \channel_5_dutycycle_o_reg[1]_i_2_n_1\,
      CO(1) => \channel_5_dutycycle_o_reg[1]_i_2_n_2\,
      CO(0) => \channel_5_dutycycle_o_reg[1]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_5_dutycycle_o[1]_i_4_n_0\,
      DI(2) => \channel_5_dutycycle_o[1]_i_5_n_0\,
      DI(1) => \channel_5_dutycycle_o[1]_i_6_n_0\,
      DI(0) => \channel_5_dutycycle_o[1]_i_7_n_0\,
      O(3) => \^channel_5_dutycycle_counter_reg[11]_0\(0),
      O(2) => \^channel_5_dutycycle_counter_reg[7]_0\(0),
      O(1 downto 0) => \NLW_channel_5_dutycycle_o_reg[1]_i_2_O_UNCONNECTED\(1 downto 0),
      S(3) => \channel_5_dutycycle_o[1]_i_8_n_0\,
      S(2) => \channel_5_dutycycle_o[1]_i_9_n_0\,
      S(1) => \channel_5_dutycycle_o[1]_i_10_n_0\,
      S(0) => \channel_5_dutycycle_o[1]_i_11_n_0\
    );
\channel_5_dutycycle_o_reg[1]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o_reg[1]_i_24_n_0\,
      CO(3) => \channel_5_dutycycle_o_reg[1]_i_21_n_0\,
      CO(2) => \channel_5_dutycycle_o_reg[1]_i_21_n_1\,
      CO(1) => \channel_5_dutycycle_o_reg[1]_i_21_n_2\,
      CO(0) => \channel_5_dutycycle_o_reg[1]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \channel_5_dutycycle_o[1]_i_31_n_0\,
      DI(2) => \channel_5_dutycycle_o[1]_i_32_n_0\,
      DI(1) => \channel_5_dutycycle_o[1]_i_33_n_0\,
      DI(0) => \channel_5_dutycycle_o[1]_i_34_n_0\,
      O(3) => \channel_5_dutycycle_o_reg[1]_i_21_n_4\,
      O(2) => \channel_5_dutycycle_o_reg[1]_i_21_n_5\,
      O(1) => \channel_5_dutycycle_o_reg[1]_i_21_n_6\,
      O(0) => \channel_5_dutycycle_o_reg[1]_i_21_n_7\,
      S(3) => \channel_5_dutycycle_o[1]_i_35_n_0\,
      S(2) => \channel_5_dutycycle_o[1]_i_36_n_0\,
      S(1) => \channel_5_dutycycle_o[1]_i_37_n_0\,
      S(0) => \channel_5_dutycycle_o[1]_i_38_n_0\
    );
\channel_5_dutycycle_o_reg[1]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o_reg[1]_i_30_n_0\,
      CO(3) => \channel_5_dutycycle_o_reg[1]_i_22_n_0\,
      CO(2) => \channel_5_dutycycle_o_reg[1]_i_22_n_1\,
      CO(1) => \channel_5_dutycycle_o_reg[1]_i_22_n_2\,
      CO(0) => \channel_5_dutycycle_o_reg[1]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \channel_5_dutycycle_o[1]_i_39_n_0\,
      DI(2) => \channel_5_dutycycle_o[1]_i_40_n_0\,
      DI(1) => \channel_5_dutycycle_o[1]_i_41_n_0\,
      DI(0) => \channel_5_dutycycle_o[1]_i_42_n_0\,
      O(3) => \channel_5_dutycycle_o_reg[1]_i_22_n_4\,
      O(2) => \channel_5_dutycycle_o_reg[1]_i_22_n_5\,
      O(1) => \channel_5_dutycycle_o_reg[1]_i_22_n_6\,
      O(0) => \channel_5_dutycycle_o_reg[1]_i_22_n_7\,
      S(3) => \channel_5_dutycycle_o[1]_i_43_n_0\,
      S(2) => \channel_5_dutycycle_o[1]_i_44_n_0\,
      S(1) => \channel_5_dutycycle_o[1]_i_45_n_0\,
      S(0) => \channel_5_dutycycle_o[1]_i_46_n_0\
    );
\channel_5_dutycycle_o_reg[1]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o_reg[1]_i_25_n_0\,
      CO(3) => \channel_5_dutycycle_o_reg[1]_i_24_n_0\,
      CO(2) => \channel_5_dutycycle_o_reg[1]_i_24_n_1\,
      CO(1) => \channel_5_dutycycle_o_reg[1]_i_24_n_2\,
      CO(0) => \channel_5_dutycycle_o_reg[1]_i_24_n_3\,
      CYINIT => '0',
      DI(3) => \channel_5_dutycycle_o[1]_i_52_n_0\,
      DI(2) => \channel_5_dutycycle_o[1]_i_53_n_0\,
      DI(1) => \channel_5_dutycycle_o[1]_i_54_n_0\,
      DI(0) => \channel_5_dutycycle_o[1]_i_55_n_0\,
      O(3) => \channel_5_dutycycle_o_reg[1]_i_24_n_4\,
      O(2) => \channel_5_dutycycle_o_reg[1]_i_24_n_5\,
      O(1) => \channel_5_dutycycle_o_reg[1]_i_24_n_6\,
      O(0) => \^channel_5_dutycycle_counter_reg[10]_0\(2),
      S(3) => \channel_5_dutycycle_o[1]_i_56_n_0\,
      S(2) => \channel_5_dutycycle_o[1]_i_57_n_0\,
      S(1) => \channel_5_dutycycle_o[1]_i_58_n_0\,
      S(0) => \channel_5_dutycycle_o[1]_i_59_n_0\
    );
\channel_5_dutycycle_o_reg[1]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o_reg[1]_i_47_n_0\,
      CO(3) => \channel_5_dutycycle_o_reg[1]_i_25_n_0\,
      CO(2) => \channel_5_dutycycle_o_reg[1]_i_25_n_1\,
      CO(1) => \channel_5_dutycycle_o_reg[1]_i_25_n_2\,
      CO(0) => \channel_5_dutycycle_o_reg[1]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \channel_5_dutycycle_o[1]_i_60_n_0\,
      DI(2) => \channel_5_dutycycle_o[1]_i_61_n_0\,
      DI(1) => \channel_5_dutycycle_o[1]_i_62_n_0\,
      DI(0) => \channel_5_dutycycle_o[1]_i_63_n_0\,
      O(3 downto 2) => \^channel_5_dutycycle_counter_reg[10]_0\(1 downto 0),
      O(1 downto 0) => \channel_5_dutycycle_counter_reg[6]_0\(3 downto 2),
      S(3) => \channel_5_dutycycle_o[1]_i_64_n_0\,
      S(2) => \channel_5_dutycycle_o[1]_i_65_n_0\,
      S(1) => \channel_5_dutycycle_o[1]_i_66_n_0\,
      S(0) => \channel_5_dutycycle_o[1]_i_67_n_0\
    );
\channel_5_dutycycle_o_reg[1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o_reg[1]_i_12_n_0\,
      CO(3) => \channel_5_dutycycle_o_reg[1]_i_3_n_0\,
      CO(2) => \channel_5_dutycycle_o_reg[1]_i_3_n_1\,
      CO(1) => \channel_5_dutycycle_o_reg[1]_i_3_n_2\,
      CO(0) => \channel_5_dutycycle_o_reg[1]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \channel_5_dutycycle_o[1]_i_13_n_0\,
      DI(2) => \channel_5_dutycycle_o[1]_i_14_n_0\,
      DI(1) => \channel_5_dutycycle_o[1]_i_15_n_0\,
      DI(0) => \channel_5_dutycycle_o[1]_i_16_n_0\,
      O(3 downto 0) => \NLW_channel_5_dutycycle_o_reg[1]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_5_dutycycle_o[1]_i_17_n_0\,
      S(2) => \channel_5_dutycycle_o[1]_i_18_n_0\,
      S(1) => \channel_5_dutycycle_o[1]_i_19_n_0\,
      S(0) => \channel_5_dutycycle_o[1]_i_20_n_0\
    );
\channel_5_dutycycle_o_reg[1]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o_reg[1]_i_68_n_0\,
      CO(3) => \channel_5_dutycycle_o_reg[1]_i_30_n_0\,
      CO(2) => \channel_5_dutycycle_o_reg[1]_i_30_n_1\,
      CO(1) => \channel_5_dutycycle_o_reg[1]_i_30_n_2\,
      CO(0) => \channel_5_dutycycle_o_reg[1]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \channel_5_dutycycle_o[1]_i_69_n_0\,
      DI(2) => \channel_5_dutycycle_o[1]_i_70_n_0\,
      DI(1 downto 0) => channel_5_dutycycle_counter_reg(3 downto 2),
      O(3) => \channel_5_dutycycle_o_reg[1]_i_30_n_4\,
      O(2 downto 0) => \channel_5_dutycycle_counter_reg[3]_0\(2 downto 0),
      S(3) => \channel_5_dutycycle_o[1]_i_71_n_0\,
      S(2) => \channel_5_dutycycle_o[1]_i_72_n_0\,
      S(1) => \channel_5_dutycycle_o[1]_i_73_n_0\,
      S(0) => \channel_5_dutycycle_o[1]_i_74_n_0\
    );
\channel_5_dutycycle_o_reg[1]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_5_dutycycle_o_reg[1]_i_47_n_0\,
      CO(2) => \channel_5_dutycycle_o_reg[1]_i_47_n_1\,
      CO(1) => \channel_5_dutycycle_o_reg[1]_i_47_n_2\,
      CO(0) => \channel_5_dutycycle_o_reg[1]_i_47_n_3\,
      CYINIT => '0',
      DI(3) => \channel_5_dutycycle_o[1]_i_75_n_0\,
      DI(2) => \channel_5_dutycycle_o[1]_i_76_n_0\,
      DI(1) => \channel_5_dutycycle_o[1]_i_77_n_0\,
      DI(0) => '0',
      O(3 downto 2) => \channel_5_dutycycle_counter_reg[6]_0\(1 downto 0),
      O(1 downto 0) => \NLW_channel_5_dutycycle_o_reg[1]_i_47_O_UNCONNECTED\(1 downto 0),
      S(3) => \channel_5_dutycycle_o[1]_i_78_n_0\,
      S(2) => \channel_5_dutycycle_o[1]_i_79_n_0\,
      S(1) => \channel_5_dutycycle_o[1]_i_80_n_0\,
      S(0) => \channel_5_dutycycle_o[1]_i_81_n_0\
    );
\channel_5_dutycycle_o_reg[1]_i_68\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_5_dutycycle_o_reg[1]_i_68_n_0\,
      CO(2) => \channel_5_dutycycle_o_reg[1]_i_68_n_1\,
      CO(1) => \channel_5_dutycycle_o_reg[1]_i_68_n_2\,
      CO(0) => \channel_5_dutycycle_o_reg[1]_i_68_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => channel_5_dutycycle_counter_reg(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3 downto 0) => \channel_5_dutycycle_counter_reg[1]_0\(3 downto 0),
      S(3) => \channel_5_dutycycle_o[1]_i_82_n_0\,
      S(2) => \channel_5_dutycycle_o[1]_i_83_n_0\,
      S(1) => \channel_5_dutycycle_o[1]_i_84_n_0\,
      S(0) => channel_5_dutycycle_counter_reg(0)
    );
\channel_5_dutycycle_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_5_dutycycle_o[11]_i_2_n_0\,
      D => \channel_5_dutycycle_o[2]_i_1_n_0\,
      Q => \channel_5_dutycycle_o_reg[11]_0\(2),
      R => \channel_5_dutycycle_o[11]_i_1_n_0\
    );
\channel_5_dutycycle_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_5_dutycycle_o[11]_i_2_n_0\,
      D => \channel_5_dutycycle_o[3]_i_1_n_0\,
      Q => \channel_5_dutycycle_o_reg[11]_0\(3),
      R => \channel_5_dutycycle_o[11]_i_1_n_0\
    );
\channel_5_dutycycle_o_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_5_dutycycle_o_reg[3]_i_2_n_0\,
      CO(2) => \channel_5_dutycycle_o_reg[3]_i_2_n_1\,
      CO(1) => \channel_5_dutycycle_o_reg[3]_i_2_n_2\,
      CO(0) => \channel_5_dutycycle_o_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \channel_5_dutycycle_o_reg[3]_i_2_n_4\,
      O(2) => \channel_5_dutycycle_o_reg[3]_i_2_n_5\,
      O(1) => \channel_5_dutycycle_o_reg[3]_i_2_n_6\,
      O(0) => \channel_5_dutycycle_o_reg[3]_i_2_n_7\,
      S(3 downto 1) => \^channel_5_dutycycle_counter_reg[11]_0\(2 downto 0),
      S(0) => \channel_5_dutycycle_o[3]_i_3_n_0\
    );
\channel_5_dutycycle_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_5_dutycycle_o[11]_i_2_n_0\,
      D => \channel_5_dutycycle_o[4]_i_1_n_0\,
      Q => \channel_5_dutycycle_o_reg[11]_0\(4),
      R => \channel_5_dutycycle_o[11]_i_1_n_0\
    );
\channel_5_dutycycle_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_5_dutycycle_o[11]_i_2_n_0\,
      D => \channel_5_dutycycle_o[5]_i_1_n_0\,
      Q => \channel_5_dutycycle_o_reg[11]_0\(5),
      R => \channel_5_dutycycle_o[11]_i_1_n_0\
    );
\channel_5_dutycycle_o_reg[5]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o_reg[1]_i_21_n_0\,
      CO(3) => \channel_5_dutycycle_o_reg[5]_i_11_n_0\,
      CO(2) => \channel_5_dutycycle_o_reg[5]_i_11_n_1\,
      CO(1) => \channel_5_dutycycle_o_reg[5]_i_11_n_2\,
      CO(0) => \channel_5_dutycycle_o_reg[5]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => channel_5_dutycycle_counter_reg(16),
      DI(2) => \channel_5_dutycycle_o[5]_i_13_n_0\,
      DI(1) => \channel_5_dutycycle_o[5]_i_14_n_0\,
      DI(0) => \channel_5_dutycycle_o[5]_i_15_n_0\,
      O(3) => \channel_5_dutycycle_o_reg[5]_i_11_n_4\,
      O(2) => \channel_5_dutycycle_o_reg[5]_i_11_n_5\,
      O(1) => \channel_5_dutycycle_o_reg[5]_i_11_n_6\,
      O(0) => \channel_5_dutycycle_o_reg[5]_i_11_n_7\,
      S(3) => \channel_5_dutycycle_o[5]_i_16_n_0\,
      S(2) => \channel_5_dutycycle_o[5]_i_17_n_0\,
      S(1) => \channel_5_dutycycle_o[5]_i_18_n_0\,
      S(0) => \channel_5_dutycycle_o[5]_i_19_n_0\
    );
\channel_5_dutycycle_o_reg[5]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o_reg[1]_i_22_n_0\,
      CO(3) => \channel_5_dutycycle_o_reg[5]_i_12_n_0\,
      CO(2) => \channel_5_dutycycle_o_reg[5]_i_12_n_1\,
      CO(1) => \channel_5_dutycycle_o_reg[5]_i_12_n_2\,
      CO(0) => \channel_5_dutycycle_o_reg[5]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \channel_5_dutycycle_o[5]_i_20_n_0\,
      DI(2) => \channel_5_dutycycle_o[5]_i_21_n_0\,
      DI(1) => \channel_5_dutycycle_o[5]_i_22_n_0\,
      DI(0) => \channel_5_dutycycle_o[5]_i_23_n_0\,
      O(3) => \channel_5_dutycycle_o_reg[5]_i_12_n_4\,
      O(2) => \channel_5_dutycycle_o_reg[5]_i_12_n_5\,
      O(1) => \channel_5_dutycycle_o_reg[5]_i_12_n_6\,
      O(0) => \channel_5_dutycycle_o_reg[5]_i_12_n_7\,
      S(3) => \channel_5_dutycycle_o[5]_i_24_n_0\,
      S(2) => \channel_5_dutycycle_o[5]_i_25_n_0\,
      S(1) => \channel_5_dutycycle_o[5]_i_26_n_0\,
      S(0) => \channel_5_dutycycle_o[5]_i_27_n_0\
    );
\channel_5_dutycycle_o_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o_reg[1]_i_2_n_0\,
      CO(3) => \channel_5_dutycycle_o_reg[5]_i_2_n_0\,
      CO(2) => \channel_5_dutycycle_o_reg[5]_i_2_n_1\,
      CO(1) => \channel_5_dutycycle_o_reg[5]_i_2_n_2\,
      CO(0) => \channel_5_dutycycle_o_reg[5]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_5_dutycycle_o[5]_i_3_n_0\,
      DI(2) => \channel_5_dutycycle_o[5]_i_4_n_0\,
      DI(1) => \channel_5_dutycycle_o[5]_i_5_n_0\,
      DI(0) => \channel_5_dutycycle_o[5]_i_6_n_0\,
      O(3 downto 2) => \^channel_5_dutycycle_counter_reg[15]_0\(1 downto 0),
      O(1 downto 0) => \^channel_5_dutycycle_counter_reg[11]_0\(2 downto 1),
      S(3) => \channel_5_dutycycle_o[5]_i_7_n_0\,
      S(2) => \channel_5_dutycycle_o[5]_i_8_n_0\,
      S(1) => \channel_5_dutycycle_o[5]_i_9_n_0\,
      S(0) => \channel_5_dutycycle_o[5]_i_10_n_0\
    );
\channel_5_dutycycle_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_5_dutycycle_o[11]_i_2_n_0\,
      D => \channel_5_dutycycle_o[6]_i_1_n_0\,
      Q => \channel_5_dutycycle_o_reg[11]_0\(6),
      R => \channel_5_dutycycle_o[11]_i_1_n_0\
    );
\channel_5_dutycycle_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_5_dutycycle_o[11]_i_2_n_0\,
      D => \channel_5_dutycycle_o[7]_i_1_n_0\,
      Q => \channel_5_dutycycle_o_reg[11]_0\(7),
      R => \channel_5_dutycycle_o[11]_i_1_n_0\
    );
\channel_5_dutycycle_o_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o_reg[3]_i_2_n_0\,
      CO(3) => \channel_5_dutycycle_o_reg[7]_i_2_n_0\,
      CO(2) => \channel_5_dutycycle_o_reg[7]_i_2_n_1\,
      CO(1) => \channel_5_dutycycle_o_reg[7]_i_2_n_2\,
      CO(0) => \channel_5_dutycycle_o_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_5_dutycycle_o_reg[7]_i_2_n_4\,
      O(2) => \channel_5_dutycycle_o_reg[7]_i_2_n_5\,
      O(1) => \channel_5_dutycycle_o_reg[7]_i_2_n_6\,
      O(0) => \channel_5_dutycycle_o_reg[7]_i_2_n_7\,
      S(3 downto 0) => \^channel_5_dutycycle_counter_reg[15]_0\(3 downto 0)
    );
\channel_5_dutycycle_o_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_5_dutycycle_o[11]_i_2_n_0\,
      D => \channel_5_dutycycle_o[8]_i_1_n_0\,
      Q => \channel_5_dutycycle_o_reg[11]_0\(8),
      R => \channel_5_dutycycle_o[11]_i_1_n_0\
    );
\channel_5_dutycycle_o_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_5_dutycycle_o[11]_i_2_n_0\,
      D => \channel_5_dutycycle_o[9]_i_1_n_0\,
      Q => \channel_5_dutycycle_o_reg[11]_0\(9),
      R => \channel_5_dutycycle_o[11]_i_1_n_0\
    );
\channel_5_dutycycle_o_reg[9]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o_reg[5]_i_12_n_0\,
      CO(3) => \channel_5_dutycycle_o_reg[9]_i_11_n_0\,
      CO(2) => \channel_5_dutycycle_o_reg[9]_i_11_n_1\,
      CO(1) => \channel_5_dutycycle_o_reg[9]_i_11_n_2\,
      CO(0) => \channel_5_dutycycle_o_reg[9]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \channel_5_dutycycle_o[9]_i_12_n_0\,
      DI(2) => \channel_5_dutycycle_o[9]_i_13_n_0\,
      DI(1) => \channel_5_dutycycle_o[9]_i_14_n_0\,
      DI(0) => \channel_5_dutycycle_o[9]_i_15_n_0\,
      O(3) => \channel_5_dutycycle_o_reg[9]_i_11_n_4\,
      O(2) => \channel_5_dutycycle_o_reg[9]_i_11_n_5\,
      O(1) => \channel_5_dutycycle_o_reg[9]_i_11_n_6\,
      O(0) => \channel_5_dutycycle_o_reg[9]_i_11_n_7\,
      S(3) => \channel_5_dutycycle_o[9]_i_16_n_0\,
      S(2) => \channel_5_dutycycle_o[9]_i_17_n_0\,
      S(1) => \channel_5_dutycycle_o[9]_i_18_n_0\,
      S(0) => \channel_5_dutycycle_o[9]_i_19_n_0\
    );
\channel_5_dutycycle_o_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o_reg[5]_i_2_n_0\,
      CO(3) => \channel_5_dutycycle_o_reg[9]_i_2_n_0\,
      CO(2) => \channel_5_dutycycle_o_reg[9]_i_2_n_1\,
      CO(1) => \channel_5_dutycycle_o_reg[9]_i_2_n_2\,
      CO(0) => \channel_5_dutycycle_o_reg[9]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_5_dutycycle_o[9]_i_3_n_0\,
      DI(2) => \channel_5_dutycycle_o[9]_i_4_n_0\,
      DI(1) => \channel_5_dutycycle_o[9]_i_5_n_0\,
      DI(0) => \channel_5_dutycycle_o[9]_i_6_n_0\,
      O(3 downto 2) => \^channel_5_dutycycle_counter_reg[16]_0\(1 downto 0),
      O(1 downto 0) => \^channel_5_dutycycle_counter_reg[15]_0\(3 downto 2),
      S(3) => \channel_5_dutycycle_o[9]_i_7_n_0\,
      S(2) => \channel_5_dutycycle_o[9]_i_8_n_0\,
      S(1) => \channel_5_dutycycle_o[9]_i_9_n_0\,
      S(0) => \channel_5_dutycycle_o[9]_i_10_n_0\
    );
channel_5_stage_1_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => channel_5_i,
      Q => channel_5_stage_1,
      R => '0'
    );
channel_5_stage_2_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => channel_5_stage_1,
      Q => channel_5_stage_2,
      R => '0'
    );
\channel_5_timeout_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_5_stage_1,
      I1 => channel_5_stage_2,
      O => channel_5_dutycycle_counter0
    );
\channel_5_timeout_counter[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1011"
    )
        port map (
      I0 => channel_5_i,
      I1 => \channel_5_dutycycle_o_reg[11]_i_4_n_0\,
      I2 => channel_5_stage_1,
      I3 => channel_5_stage_2,
      O => \channel_5_timeout_counter[0]_i_2_n_0\
    );
\channel_5_timeout_counter[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_5_timeout_counter_reg(0),
      O => \channel_5_timeout_counter[0]_i_4_n_0\
    );
\channel_5_timeout_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_timeout_counter[0]_i_2_n_0\,
      D => \channel_5_timeout_counter_reg[0]_i_3_n_7\,
      Q => channel_5_timeout_counter_reg(0),
      R => channel_5_dutycycle_counter0
    );
\channel_5_timeout_counter_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_5_timeout_counter_reg[0]_i_3_n_0\,
      CO(2) => \channel_5_timeout_counter_reg[0]_i_3_n_1\,
      CO(1) => \channel_5_timeout_counter_reg[0]_i_3_n_2\,
      CO(0) => \channel_5_timeout_counter_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \channel_5_timeout_counter_reg[0]_i_3_n_4\,
      O(2) => \channel_5_timeout_counter_reg[0]_i_3_n_5\,
      O(1) => \channel_5_timeout_counter_reg[0]_i_3_n_6\,
      O(0) => \channel_5_timeout_counter_reg[0]_i_3_n_7\,
      S(3 downto 1) => channel_5_timeout_counter_reg(3 downto 1),
      S(0) => \channel_5_timeout_counter[0]_i_4_n_0\
    );
\channel_5_timeout_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_timeout_counter[0]_i_2_n_0\,
      D => \channel_5_timeout_counter_reg[8]_i_1_n_5\,
      Q => channel_5_timeout_counter_reg(10),
      R => channel_5_dutycycle_counter0
    );
\channel_5_timeout_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_timeout_counter[0]_i_2_n_0\,
      D => \channel_5_timeout_counter_reg[8]_i_1_n_4\,
      Q => channel_5_timeout_counter_reg(11),
      R => channel_5_dutycycle_counter0
    );
\channel_5_timeout_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_timeout_counter[0]_i_2_n_0\,
      D => \channel_5_timeout_counter_reg[12]_i_1_n_7\,
      Q => channel_5_timeout_counter_reg(12),
      R => channel_5_dutycycle_counter0
    );
\channel_5_timeout_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_timeout_counter_reg[8]_i_1_n_0\,
      CO(3) => \channel_5_timeout_counter_reg[12]_i_1_n_0\,
      CO(2) => \channel_5_timeout_counter_reg[12]_i_1_n_1\,
      CO(1) => \channel_5_timeout_counter_reg[12]_i_1_n_2\,
      CO(0) => \channel_5_timeout_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_5_timeout_counter_reg[12]_i_1_n_4\,
      O(2) => \channel_5_timeout_counter_reg[12]_i_1_n_5\,
      O(1) => \channel_5_timeout_counter_reg[12]_i_1_n_6\,
      O(0) => \channel_5_timeout_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => channel_5_timeout_counter_reg(15 downto 12)
    );
\channel_5_timeout_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_timeout_counter[0]_i_2_n_0\,
      D => \channel_5_timeout_counter_reg[12]_i_1_n_6\,
      Q => channel_5_timeout_counter_reg(13),
      R => channel_5_dutycycle_counter0
    );
\channel_5_timeout_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_timeout_counter[0]_i_2_n_0\,
      D => \channel_5_timeout_counter_reg[12]_i_1_n_5\,
      Q => channel_5_timeout_counter_reg(14),
      R => channel_5_dutycycle_counter0
    );
\channel_5_timeout_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_timeout_counter[0]_i_2_n_0\,
      D => \channel_5_timeout_counter_reg[12]_i_1_n_4\,
      Q => channel_5_timeout_counter_reg(15),
      R => channel_5_dutycycle_counter0
    );
\channel_5_timeout_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_timeout_counter[0]_i_2_n_0\,
      D => \channel_5_timeout_counter_reg[16]_i_1_n_7\,
      Q => channel_5_timeout_counter_reg(16),
      R => channel_5_dutycycle_counter0
    );
\channel_5_timeout_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_timeout_counter_reg[12]_i_1_n_0\,
      CO(3) => \channel_5_timeout_counter_reg[16]_i_1_n_0\,
      CO(2) => \channel_5_timeout_counter_reg[16]_i_1_n_1\,
      CO(1) => \channel_5_timeout_counter_reg[16]_i_1_n_2\,
      CO(0) => \channel_5_timeout_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_5_timeout_counter_reg[16]_i_1_n_4\,
      O(2) => \channel_5_timeout_counter_reg[16]_i_1_n_5\,
      O(1) => \channel_5_timeout_counter_reg[16]_i_1_n_6\,
      O(0) => \channel_5_timeout_counter_reg[16]_i_1_n_7\,
      S(3 downto 0) => channel_5_timeout_counter_reg(19 downto 16)
    );
\channel_5_timeout_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_timeout_counter[0]_i_2_n_0\,
      D => \channel_5_timeout_counter_reg[16]_i_1_n_6\,
      Q => channel_5_timeout_counter_reg(17),
      R => channel_5_dutycycle_counter0
    );
\channel_5_timeout_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_timeout_counter[0]_i_2_n_0\,
      D => \channel_5_timeout_counter_reg[16]_i_1_n_5\,
      Q => channel_5_timeout_counter_reg(18),
      R => channel_5_dutycycle_counter0
    );
\channel_5_timeout_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_timeout_counter[0]_i_2_n_0\,
      D => \channel_5_timeout_counter_reg[16]_i_1_n_4\,
      Q => channel_5_timeout_counter_reg(19),
      R => channel_5_dutycycle_counter0
    );
\channel_5_timeout_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_timeout_counter[0]_i_2_n_0\,
      D => \channel_5_timeout_counter_reg[0]_i_3_n_6\,
      Q => channel_5_timeout_counter_reg(1),
      R => channel_5_dutycycle_counter0
    );
\channel_5_timeout_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_timeout_counter[0]_i_2_n_0\,
      D => \channel_5_timeout_counter_reg[20]_i_1_n_7\,
      Q => channel_5_timeout_counter_reg(20),
      R => channel_5_dutycycle_counter0
    );
\channel_5_timeout_counter_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_timeout_counter_reg[16]_i_1_n_0\,
      CO(3) => \channel_5_timeout_counter_reg[20]_i_1_n_0\,
      CO(2) => \channel_5_timeout_counter_reg[20]_i_1_n_1\,
      CO(1) => \channel_5_timeout_counter_reg[20]_i_1_n_2\,
      CO(0) => \channel_5_timeout_counter_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_5_timeout_counter_reg[20]_i_1_n_4\,
      O(2) => \channel_5_timeout_counter_reg[20]_i_1_n_5\,
      O(1) => \channel_5_timeout_counter_reg[20]_i_1_n_6\,
      O(0) => \channel_5_timeout_counter_reg[20]_i_1_n_7\,
      S(3 downto 0) => channel_5_timeout_counter_reg(23 downto 20)
    );
\channel_5_timeout_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_timeout_counter[0]_i_2_n_0\,
      D => \channel_5_timeout_counter_reg[20]_i_1_n_6\,
      Q => channel_5_timeout_counter_reg(21),
      R => channel_5_dutycycle_counter0
    );
\channel_5_timeout_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_timeout_counter[0]_i_2_n_0\,
      D => \channel_5_timeout_counter_reg[20]_i_1_n_5\,
      Q => channel_5_timeout_counter_reg(22),
      R => channel_5_dutycycle_counter0
    );
\channel_5_timeout_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_timeout_counter[0]_i_2_n_0\,
      D => \channel_5_timeout_counter_reg[20]_i_1_n_4\,
      Q => channel_5_timeout_counter_reg(23),
      R => channel_5_dutycycle_counter0
    );
\channel_5_timeout_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_timeout_counter[0]_i_2_n_0\,
      D => \channel_5_timeout_counter_reg[24]_i_1_n_7\,
      Q => channel_5_timeout_counter_reg(24),
      R => channel_5_dutycycle_counter0
    );
\channel_5_timeout_counter_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_timeout_counter_reg[20]_i_1_n_0\,
      CO(3) => \channel_5_timeout_counter_reg[24]_i_1_n_0\,
      CO(2) => \channel_5_timeout_counter_reg[24]_i_1_n_1\,
      CO(1) => \channel_5_timeout_counter_reg[24]_i_1_n_2\,
      CO(0) => \channel_5_timeout_counter_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_5_timeout_counter_reg[24]_i_1_n_4\,
      O(2) => \channel_5_timeout_counter_reg[24]_i_1_n_5\,
      O(1) => \channel_5_timeout_counter_reg[24]_i_1_n_6\,
      O(0) => \channel_5_timeout_counter_reg[24]_i_1_n_7\,
      S(3 downto 0) => channel_5_timeout_counter_reg(27 downto 24)
    );
\channel_5_timeout_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_timeout_counter[0]_i_2_n_0\,
      D => \channel_5_timeout_counter_reg[24]_i_1_n_6\,
      Q => channel_5_timeout_counter_reg(25),
      R => channel_5_dutycycle_counter0
    );
\channel_5_timeout_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_timeout_counter[0]_i_2_n_0\,
      D => \channel_5_timeout_counter_reg[24]_i_1_n_5\,
      Q => channel_5_timeout_counter_reg(26),
      R => channel_5_dutycycle_counter0
    );
\channel_5_timeout_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_timeout_counter[0]_i_2_n_0\,
      D => \channel_5_timeout_counter_reg[24]_i_1_n_4\,
      Q => channel_5_timeout_counter_reg(27),
      R => channel_5_dutycycle_counter0
    );
\channel_5_timeout_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_timeout_counter[0]_i_2_n_0\,
      D => \channel_5_timeout_counter_reg[28]_i_1_n_7\,
      Q => channel_5_timeout_counter_reg(28),
      R => channel_5_dutycycle_counter0
    );
\channel_5_timeout_counter_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_timeout_counter_reg[24]_i_1_n_0\,
      CO(3) => \NLW_channel_5_timeout_counter_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \channel_5_timeout_counter_reg[28]_i_1_n_1\,
      CO(1) => \channel_5_timeout_counter_reg[28]_i_1_n_2\,
      CO(0) => \channel_5_timeout_counter_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_5_timeout_counter_reg[28]_i_1_n_4\,
      O(2) => \channel_5_timeout_counter_reg[28]_i_1_n_5\,
      O(1) => \channel_5_timeout_counter_reg[28]_i_1_n_6\,
      O(0) => \channel_5_timeout_counter_reg[28]_i_1_n_7\,
      S(3 downto 0) => channel_5_timeout_counter_reg(31 downto 28)
    );
\channel_5_timeout_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_timeout_counter[0]_i_2_n_0\,
      D => \channel_5_timeout_counter_reg[28]_i_1_n_6\,
      Q => channel_5_timeout_counter_reg(29),
      R => channel_5_dutycycle_counter0
    );
\channel_5_timeout_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_timeout_counter[0]_i_2_n_0\,
      D => \channel_5_timeout_counter_reg[0]_i_3_n_5\,
      Q => channel_5_timeout_counter_reg(2),
      R => channel_5_dutycycle_counter0
    );
\channel_5_timeout_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_timeout_counter[0]_i_2_n_0\,
      D => \channel_5_timeout_counter_reg[28]_i_1_n_5\,
      Q => channel_5_timeout_counter_reg(30),
      R => channel_5_dutycycle_counter0
    );
\channel_5_timeout_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_timeout_counter[0]_i_2_n_0\,
      D => \channel_5_timeout_counter_reg[28]_i_1_n_4\,
      Q => channel_5_timeout_counter_reg(31),
      R => channel_5_dutycycle_counter0
    );
\channel_5_timeout_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_timeout_counter[0]_i_2_n_0\,
      D => \channel_5_timeout_counter_reg[0]_i_3_n_4\,
      Q => channel_5_timeout_counter_reg(3),
      R => channel_5_dutycycle_counter0
    );
\channel_5_timeout_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_timeout_counter[0]_i_2_n_0\,
      D => \channel_5_timeout_counter_reg[4]_i_1_n_7\,
      Q => channel_5_timeout_counter_reg(4),
      R => channel_5_dutycycle_counter0
    );
\channel_5_timeout_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_timeout_counter_reg[0]_i_3_n_0\,
      CO(3) => \channel_5_timeout_counter_reg[4]_i_1_n_0\,
      CO(2) => \channel_5_timeout_counter_reg[4]_i_1_n_1\,
      CO(1) => \channel_5_timeout_counter_reg[4]_i_1_n_2\,
      CO(0) => \channel_5_timeout_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_5_timeout_counter_reg[4]_i_1_n_4\,
      O(2) => \channel_5_timeout_counter_reg[4]_i_1_n_5\,
      O(1) => \channel_5_timeout_counter_reg[4]_i_1_n_6\,
      O(0) => \channel_5_timeout_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => channel_5_timeout_counter_reg(7 downto 4)
    );
\channel_5_timeout_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_timeout_counter[0]_i_2_n_0\,
      D => \channel_5_timeout_counter_reg[4]_i_1_n_6\,
      Q => channel_5_timeout_counter_reg(5),
      R => channel_5_dutycycle_counter0
    );
\channel_5_timeout_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_timeout_counter[0]_i_2_n_0\,
      D => \channel_5_timeout_counter_reg[4]_i_1_n_5\,
      Q => channel_5_timeout_counter_reg(6),
      R => channel_5_dutycycle_counter0
    );
\channel_5_timeout_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_timeout_counter[0]_i_2_n_0\,
      D => \channel_5_timeout_counter_reg[4]_i_1_n_4\,
      Q => channel_5_timeout_counter_reg(7),
      R => channel_5_dutycycle_counter0
    );
\channel_5_timeout_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_timeout_counter[0]_i_2_n_0\,
      D => \channel_5_timeout_counter_reg[8]_i_1_n_7\,
      Q => channel_5_timeout_counter_reg(8),
      R => channel_5_dutycycle_counter0
    );
\channel_5_timeout_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_timeout_counter_reg[4]_i_1_n_0\,
      CO(3) => \channel_5_timeout_counter_reg[8]_i_1_n_0\,
      CO(2) => \channel_5_timeout_counter_reg[8]_i_1_n_1\,
      CO(1) => \channel_5_timeout_counter_reg[8]_i_1_n_2\,
      CO(0) => \channel_5_timeout_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_5_timeout_counter_reg[8]_i_1_n_4\,
      O(2) => \channel_5_timeout_counter_reg[8]_i_1_n_5\,
      O(1) => \channel_5_timeout_counter_reg[8]_i_1_n_6\,
      O(0) => \channel_5_timeout_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => channel_5_timeout_counter_reg(11 downto 8)
    );
\channel_5_timeout_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_5_timeout_counter[0]_i_2_n_0\,
      D => \channel_5_timeout_counter_reg[8]_i_1_n_6\,
      Q => channel_5_timeout_counter_reg(9),
      R => channel_5_dutycycle_counter0
    );
\channel_6_dutycycle_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[11]_i_4_n_0\,
      I1 => channel_6_i,
      I2 => channel_6_stage_1,
      I3 => channel_6_stage_2,
      O => \channel_6_dutycycle_counter[0]_i_1_n_0\
    );
\channel_6_dutycycle_counter[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(0),
      O => \channel_6_dutycycle_counter[0]_i_3_n_0\
    );
\channel_6_dutycycle_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_6_dutycycle_counter_reg[0]_i_2_n_7\,
      Q => channel_6_dutycycle_counter_reg(0),
      S => channel_6_dutycycle_counter0
    );
\channel_6_dutycycle_counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_6_dutycycle_counter_reg[0]_i_2_n_0\,
      CO(2) => \channel_6_dutycycle_counter_reg[0]_i_2_n_1\,
      CO(1) => \channel_6_dutycycle_counter_reg[0]_i_2_n_2\,
      CO(0) => \channel_6_dutycycle_counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \channel_6_dutycycle_counter_reg[0]_i_2_n_4\,
      O(2) => \channel_6_dutycycle_counter_reg[0]_i_2_n_5\,
      O(1) => \channel_6_dutycycle_counter_reg[0]_i_2_n_6\,
      O(0) => \channel_6_dutycycle_counter_reg[0]_i_2_n_7\,
      S(3 downto 1) => channel_6_dutycycle_counter_reg(3 downto 1),
      S(0) => \channel_6_dutycycle_counter[0]_i_3_n_0\
    );
\channel_6_dutycycle_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_6_dutycycle_counter_reg[8]_i_1_n_5\,
      Q => channel_6_dutycycle_counter_reg(10),
      R => channel_6_dutycycle_counter0
    );
\channel_6_dutycycle_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_6_dutycycle_counter_reg[8]_i_1_n_4\,
      Q => channel_6_dutycycle_counter_reg(11),
      R => channel_6_dutycycle_counter0
    );
\channel_6_dutycycle_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_6_dutycycle_counter_reg[12]_i_1_n_7\,
      Q => channel_6_dutycycle_counter_reg(12),
      R => channel_6_dutycycle_counter0
    );
\channel_6_dutycycle_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_counter_reg[8]_i_1_n_0\,
      CO(3) => \channel_6_dutycycle_counter_reg[12]_i_1_n_0\,
      CO(2) => \channel_6_dutycycle_counter_reg[12]_i_1_n_1\,
      CO(1) => \channel_6_dutycycle_counter_reg[12]_i_1_n_2\,
      CO(0) => \channel_6_dutycycle_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_6_dutycycle_counter_reg[12]_i_1_n_4\,
      O(2) => \channel_6_dutycycle_counter_reg[12]_i_1_n_5\,
      O(1) => \channel_6_dutycycle_counter_reg[12]_i_1_n_6\,
      O(0) => \channel_6_dutycycle_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => channel_6_dutycycle_counter_reg(15 downto 12)
    );
\channel_6_dutycycle_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_6_dutycycle_counter_reg[12]_i_1_n_6\,
      Q => channel_6_dutycycle_counter_reg(13),
      R => channel_6_dutycycle_counter0
    );
\channel_6_dutycycle_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_6_dutycycle_counter_reg[12]_i_1_n_5\,
      Q => channel_6_dutycycle_counter_reg(14),
      R => channel_6_dutycycle_counter0
    );
\channel_6_dutycycle_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_6_dutycycle_counter_reg[12]_i_1_n_4\,
      Q => channel_6_dutycycle_counter_reg(15),
      R => channel_6_dutycycle_counter0
    );
\channel_6_dutycycle_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_6_dutycycle_counter_reg[16]_i_1_n_7\,
      Q => channel_6_dutycycle_counter_reg(16),
      R => channel_6_dutycycle_counter0
    );
\channel_6_dutycycle_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_counter_reg[12]_i_1_n_0\,
      CO(3 downto 1) => \NLW_channel_6_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_6_dutycycle_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_channel_6_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \channel_6_dutycycle_counter_reg[16]_i_1_n_6\,
      O(0) => \channel_6_dutycycle_counter_reg[16]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => channel_6_dutycycle_counter_reg(17 downto 16)
    );
\channel_6_dutycycle_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_6_dutycycle_counter_reg[16]_i_1_n_6\,
      Q => channel_6_dutycycle_counter_reg(17),
      R => channel_6_dutycycle_counter0
    );
\channel_6_dutycycle_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_6_dutycycle_counter_reg[0]_i_2_n_6\,
      Q => channel_6_dutycycle_counter_reg(1),
      R => channel_6_dutycycle_counter0
    );
\channel_6_dutycycle_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_6_dutycycle_counter_reg[0]_i_2_n_5\,
      Q => channel_6_dutycycle_counter_reg(2),
      R => channel_6_dutycycle_counter0
    );
\channel_6_dutycycle_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_6_dutycycle_counter_reg[0]_i_2_n_4\,
      Q => channel_6_dutycycle_counter_reg(3),
      R => channel_6_dutycycle_counter0
    );
\channel_6_dutycycle_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_6_dutycycle_counter_reg[4]_i_1_n_7\,
      Q => channel_6_dutycycle_counter_reg(4),
      R => channel_6_dutycycle_counter0
    );
\channel_6_dutycycle_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_counter_reg[0]_i_2_n_0\,
      CO(3) => \channel_6_dutycycle_counter_reg[4]_i_1_n_0\,
      CO(2) => \channel_6_dutycycle_counter_reg[4]_i_1_n_1\,
      CO(1) => \channel_6_dutycycle_counter_reg[4]_i_1_n_2\,
      CO(0) => \channel_6_dutycycle_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_6_dutycycle_counter_reg[4]_i_1_n_4\,
      O(2) => \channel_6_dutycycle_counter_reg[4]_i_1_n_5\,
      O(1) => \channel_6_dutycycle_counter_reg[4]_i_1_n_6\,
      O(0) => \channel_6_dutycycle_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => channel_6_dutycycle_counter_reg(7 downto 4)
    );
\channel_6_dutycycle_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_6_dutycycle_counter_reg[4]_i_1_n_6\,
      Q => channel_6_dutycycle_counter_reg(5),
      R => channel_6_dutycycle_counter0
    );
\channel_6_dutycycle_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_6_dutycycle_counter_reg[4]_i_1_n_5\,
      Q => channel_6_dutycycle_counter_reg(6),
      R => channel_6_dutycycle_counter0
    );
\channel_6_dutycycle_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_6_dutycycle_counter_reg[4]_i_1_n_4\,
      Q => channel_6_dutycycle_counter_reg(7),
      R => channel_6_dutycycle_counter0
    );
\channel_6_dutycycle_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_6_dutycycle_counter_reg[8]_i_1_n_7\,
      Q => channel_6_dutycycle_counter_reg(8),
      R => channel_6_dutycycle_counter0
    );
\channel_6_dutycycle_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_counter_reg[4]_i_1_n_0\,
      CO(3) => \channel_6_dutycycle_counter_reg[8]_i_1_n_0\,
      CO(2) => \channel_6_dutycycle_counter_reg[8]_i_1_n_1\,
      CO(1) => \channel_6_dutycycle_counter_reg[8]_i_1_n_2\,
      CO(0) => \channel_6_dutycycle_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_6_dutycycle_counter_reg[8]_i_1_n_4\,
      O(2) => \channel_6_dutycycle_counter_reg[8]_i_1_n_5\,
      O(1) => \channel_6_dutycycle_counter_reg[8]_i_1_n_6\,
      O(0) => \channel_6_dutycycle_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => channel_6_dutycycle_counter_reg(11 downto 8)
    );
\channel_6_dutycycle_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_6_dutycycle_counter_reg[8]_i_1_n_6\,
      Q => channel_6_dutycycle_counter_reg(9),
      R => channel_6_dutycycle_counter0
    );
\channel_6_dutycycle_o[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_6_dutycycle_counter_reg[7]_0\(0),
      I1 => \channel_6_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_6_dutycycle_counter_reg(17),
      I3 => \channel_6_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_6_dutycycle_o_reg[3]_i_2_n_7\,
      O => \channel_6_dutycycle_o[0]_i_1_n_0\
    );
\channel_6_dutycycle_o[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_6_dutycycle_counter_reg[16]_0\(2),
      I1 => \channel_6_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_6_dutycycle_counter_reg(17),
      I3 => \channel_6_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_6_dutycycle_o_reg[11]_i_8_n_5\,
      O => \channel_6_dutycycle_o[10]_i_1_n_0\
    );
\channel_6_dutycycle_o[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[11]_i_4_n_0\,
      I1 => channel_6_stage_2,
      I2 => channel_6_stage_1,
      O => \channel_6_dutycycle_o[11]_i_1_n_0\
    );
\channel_6_dutycycle_o[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_6_timeout_counter_reg(30),
      I1 => channel_6_timeout_counter_reg(31),
      O => \channel_6_dutycycle_o[11]_i_10_n_0\
    );
\channel_6_dutycycle_o[11]_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(2),
      I1 => \^channel_6_dutycycle_counter_reg[7]_0\(0),
      I2 => \^channel_6_dutycycle_counter_reg[11]_0\(0),
      I3 => channel_6_dutycycle_counter_reg(3),
      O => \channel_6_dutycycle_o[11]_i_100_n_0\
    );
\channel_6_dutycycle_o[11]_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(2),
      I1 => \^channel_6_dutycycle_counter_reg[7]_0\(0),
      O => \channel_6_dutycycle_o[11]_i_101_n_0\
    );
\channel_6_dutycycle_o[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_6_timeout_counter_reg(28),
      I1 => channel_6_timeout_counter_reg(29),
      O => \channel_6_dutycycle_o[11]_i_11_n_0\
    );
\channel_6_dutycycle_o[11]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_6_timeout_counter_reg(30),
      I1 => channel_6_timeout_counter_reg(31),
      O => \channel_6_dutycycle_o[11]_i_12_n_0\
    );
\channel_6_dutycycle_o[11]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_6_timeout_counter_reg(28),
      I1 => channel_6_timeout_counter_reg(29),
      O => \channel_6_dutycycle_o[11]_i_13_n_0\
    );
\channel_6_dutycycle_o[11]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_6_timeout_counter_reg(26),
      I1 => channel_6_timeout_counter_reg(27),
      O => \channel_6_dutycycle_o[11]_i_14_n_0\
    );
\channel_6_dutycycle_o[11]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_6_timeout_counter_reg(24),
      I1 => channel_6_timeout_counter_reg(25),
      O => \channel_6_dutycycle_o[11]_i_15_n_0\
    );
\channel_6_dutycycle_o[11]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_6_dutycycle_o_reg[11]_i_36_n_4\,
      I2 => channel_6_dutycycle_counter_reg(16),
      O => \channel_6_dutycycle_o[11]_i_16_n_0\
    );
\channel_6_dutycycle_o[11]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(17),
      I1 => \channel_6_dutycycle_o_reg[11]_i_37_n_3\,
      I2 => \channel_6_dutycycle_o_reg[11]_i_35_n_2\,
      O => \channel_6_dutycycle_o[11]_i_17_n_0\
    );
\channel_6_dutycycle_o[11]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_6_dutycycle_o[11]_i_16_n_0\,
      I1 => \channel_6_dutycycle_o_reg[11]_i_35_n_2\,
      I2 => \channel_6_dutycycle_o_reg[11]_i_37_n_3\,
      I3 => channel_6_dutycycle_counter_reg(17),
      O => \channel_6_dutycycle_o[11]_i_18_n_0\
    );
\channel_6_dutycycle_o[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_6_stage_2,
      I1 => channel_6_stage_1,
      O => \channel_6_dutycycle_o[11]_i_2_n_0\
    );
\channel_6_dutycycle_o[11]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[11]_i_6_0\(3),
      I1 => channel_6_dutycycle_counter_reg(16),
      O => \channel_6_dutycycle_o[11]_i_20_n_0\
    );
\channel_6_dutycycle_o[11]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[11]_i_6_0\(2),
      I1 => channel_6_dutycycle_counter_reg(15),
      O => \channel_6_dutycycle_o[11]_i_21_n_0\
    );
\channel_6_dutycycle_o[11]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[11]_i_6_0\(1),
      I1 => channel_6_dutycycle_counter_reg(14),
      O => \channel_6_dutycycle_o[11]_i_22_n_0\
    );
\channel_6_dutycycle_o[11]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[11]_i_6_0\(0),
      I1 => channel_6_dutycycle_counter_reg(13),
      O => \channel_6_dutycycle_o[11]_i_23_n_0\
    );
\channel_6_dutycycle_o[11]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(16),
      I1 => \channel_6_dutycycle_o_reg[11]_i_6_0\(3),
      I2 => \channel_6_dutycycle_o_reg[0]_0\(0),
      I3 => channel_6_dutycycle_counter_reg(17),
      O => \channel_6_dutycycle_o[11]_i_24_n_0\
    );
\channel_6_dutycycle_o[11]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(15),
      I1 => \channel_6_dutycycle_o_reg[11]_i_6_0\(2),
      I2 => \channel_6_dutycycle_o_reg[11]_i_6_0\(3),
      I3 => channel_6_dutycycle_counter_reg(16),
      O => \channel_6_dutycycle_o[11]_i_25_n_0\
    );
\channel_6_dutycycle_o[11]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(14),
      I1 => \channel_6_dutycycle_o_reg[11]_i_6_0\(1),
      I2 => \channel_6_dutycycle_o_reg[11]_i_6_0\(2),
      I3 => channel_6_dutycycle_counter_reg(15),
      O => \channel_6_dutycycle_o[11]_i_26_n_0\
    );
\channel_6_dutycycle_o[11]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(13),
      I1 => \channel_6_dutycycle_o_reg[11]_i_6_0\(0),
      I2 => \channel_6_dutycycle_o_reg[11]_i_6_0\(1),
      I3 => channel_6_dutycycle_counter_reg(14),
      O => \channel_6_dutycycle_o[11]_i_27_n_0\
    );
\channel_6_dutycycle_o[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_6_dutycycle_counter_reg[16]_0\(3),
      I1 => \channel_6_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_6_dutycycle_counter_reg(17),
      I3 => \channel_6_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_6_dutycycle_o_reg[11]_i_8_n_4\,
      O => \channel_6_dutycycle_o[11]_i_3_n_0\
    );
\channel_6_dutycycle_o[11]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => channel_6_timeout_counter_reg(22),
      I1 => channel_6_timeout_counter_reg(23),
      O => \channel_6_dutycycle_o[11]_i_31_n_0\
    );
\channel_6_dutycycle_o[11]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => channel_6_timeout_counter_reg(20),
      I1 => channel_6_timeout_counter_reg(21),
      O => \channel_6_dutycycle_o[11]_i_32_n_0\
    );
\channel_6_dutycycle_o[11]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_6_timeout_counter_reg(18),
      I1 => channel_6_timeout_counter_reg(19),
      O => \channel_6_dutycycle_o[11]_i_33_n_0\
    );
\channel_6_dutycycle_o[11]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_6_timeout_counter_reg(16),
      I1 => channel_6_timeout_counter_reg(17),
      O => \channel_6_dutycycle_o[11]_i_34_n_0\
    );
\channel_6_dutycycle_o[11]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[11]_i_19_0\(3),
      I1 => channel_6_dutycycle_counter_reg(12),
      O => \channel_6_dutycycle_o[11]_i_39_n_0\
    );
\channel_6_dutycycle_o[11]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[11]_i_19_0\(2),
      I1 => channel_6_dutycycle_counter_reg(11),
      O => \channel_6_dutycycle_o[11]_i_40_n_0\
    );
\channel_6_dutycycle_o[11]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[11]_i_19_0\(1),
      I1 => channel_6_dutycycle_counter_reg(10),
      O => \channel_6_dutycycle_o[11]_i_41_n_0\
    );
\channel_6_dutycycle_o[11]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[11]_i_19_0\(0),
      I1 => channel_6_dutycycle_counter_reg(9),
      O => \channel_6_dutycycle_o[11]_i_42_n_0\
    );
\channel_6_dutycycle_o[11]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(12),
      I1 => \channel_6_dutycycle_o_reg[11]_i_19_0\(3),
      I2 => \channel_6_dutycycle_o_reg[11]_i_6_0\(0),
      I3 => channel_6_dutycycle_counter_reg(13),
      O => \channel_6_dutycycle_o[11]_i_43_n_0\
    );
\channel_6_dutycycle_o[11]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(11),
      I1 => \channel_6_dutycycle_o_reg[11]_i_19_0\(2),
      I2 => \channel_6_dutycycle_o_reg[11]_i_19_0\(3),
      I3 => channel_6_dutycycle_counter_reg(12),
      O => \channel_6_dutycycle_o[11]_i_44_n_0\
    );
\channel_6_dutycycle_o[11]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(10),
      I1 => \channel_6_dutycycle_o_reg[11]_i_19_0\(1),
      I2 => \channel_6_dutycycle_o_reg[11]_i_19_0\(2),
      I3 => channel_6_dutycycle_counter_reg(11),
      O => \channel_6_dutycycle_o[11]_i_45_n_0\
    );
\channel_6_dutycycle_o[11]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(9),
      I1 => \channel_6_dutycycle_o_reg[11]_i_19_0\(0),
      I2 => \channel_6_dutycycle_o_reg[11]_i_19_0\(1),
      I3 => channel_6_dutycycle_counter_reg(10),
      O => \channel_6_dutycycle_o[11]_i_46_n_0\
    );
\channel_6_dutycycle_o[11]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => channel_6_timeout_counter_reg(12),
      I1 => channel_6_timeout_counter_reg(13),
      O => \channel_6_dutycycle_o[11]_i_57_n_0\
    );
\channel_6_dutycycle_o[11]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_6_timeout_counter_reg(10),
      I1 => channel_6_timeout_counter_reg(11),
      O => \channel_6_dutycycle_o[11]_i_58_n_0\
    );
\channel_6_dutycycle_o[11]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => channel_6_timeout_counter_reg(14),
      I1 => channel_6_timeout_counter_reg(15),
      O => \channel_6_dutycycle_o[11]_i_59_n_0\
    );
\channel_6_dutycycle_o[11]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_6_timeout_counter_reg(13),
      I1 => channel_6_timeout_counter_reg(12),
      O => \channel_6_dutycycle_o[11]_i_60_n_0\
    );
\channel_6_dutycycle_o[11]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_6_timeout_counter_reg(10),
      I1 => channel_6_timeout_counter_reg(11),
      O => \channel_6_dutycycle_o[11]_i_61_n_0\
    );
\channel_6_dutycycle_o[11]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_6_timeout_counter_reg(8),
      I1 => channel_6_timeout_counter_reg(9),
      O => \channel_6_dutycycle_o[11]_i_62_n_0\
    );
\channel_6_dutycycle_o[11]_i_63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(17),
      O => \channel_6_dutycycle_o[11]_i_63_n_0\
    );
\channel_6_dutycycle_o[11]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(17),
      I1 => channel_6_dutycycle_counter_reg(14),
      O => \channel_6_dutycycle_o[11]_i_64_n_0\
    );
\channel_6_dutycycle_o[11]_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(17),
      O => \channel_6_dutycycle_o[11]_i_65_n_0\
    );
\channel_6_dutycycle_o[11]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(16),
      I1 => channel_6_dutycycle_counter_reg(17),
      O => \channel_6_dutycycle_o[11]_i_66_n_0\
    );
\channel_6_dutycycle_o[11]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(15),
      I1 => channel_6_dutycycle_counter_reg(16),
      O => \channel_6_dutycycle_o[11]_i_67_n_0\
    );
\channel_6_dutycycle_o[11]_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(14),
      I1 => channel_6_dutycycle_counter_reg(17),
      I2 => channel_6_dutycycle_counter_reg(15),
      O => \channel_6_dutycycle_o[11]_i_68_n_0\
    );
\channel_6_dutycycle_o[11]_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[11]_i_38_0\(3),
      I1 => channel_6_dutycycle_counter_reg(8),
      O => \channel_6_dutycycle_o[11]_i_70_n_0\
    );
\channel_6_dutycycle_o[11]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[11]_i_38_0\(2),
      I1 => channel_6_dutycycle_counter_reg(7),
      O => \channel_6_dutycycle_o[11]_i_71_n_0\
    );
\channel_6_dutycycle_o[11]_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[11]_i_38_0\(1),
      I1 => channel_6_dutycycle_counter_reg(6),
      O => \channel_6_dutycycle_o[11]_i_72_n_0\
    );
\channel_6_dutycycle_o[11]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[11]_i_38_0\(0),
      I1 => channel_6_dutycycle_counter_reg(5),
      O => \channel_6_dutycycle_o[11]_i_73_n_0\
    );
\channel_6_dutycycle_o[11]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(8),
      I1 => \channel_6_dutycycle_o_reg[11]_i_38_0\(3),
      I2 => \channel_6_dutycycle_o_reg[11]_i_19_0\(0),
      I3 => channel_6_dutycycle_counter_reg(9),
      O => \channel_6_dutycycle_o[11]_i_74_n_0\
    );
\channel_6_dutycycle_o[11]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(7),
      I1 => \channel_6_dutycycle_o_reg[11]_i_38_0\(2),
      I2 => \channel_6_dutycycle_o_reg[11]_i_38_0\(3),
      I3 => channel_6_dutycycle_counter_reg(8),
      O => \channel_6_dutycycle_o[11]_i_75_n_0\
    );
\channel_6_dutycycle_o[11]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(6),
      I1 => \channel_6_dutycycle_o_reg[11]_i_38_0\(1),
      I2 => \channel_6_dutycycle_o_reg[11]_i_38_0\(2),
      I3 => channel_6_dutycycle_counter_reg(7),
      O => \channel_6_dutycycle_o[11]_i_76_n_0\
    );
\channel_6_dutycycle_o[11]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(5),
      I1 => \channel_6_dutycycle_o_reg[11]_i_38_0\(0),
      I2 => \channel_6_dutycycle_o_reg[11]_i_38_0\(1),
      I3 => channel_6_dutycycle_counter_reg(6),
      O => \channel_6_dutycycle_o[11]_i_77_n_0\
    );
\channel_6_dutycycle_o[11]_i_87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_6_timeout_counter_reg(6),
      I1 => channel_6_timeout_counter_reg(7),
      O => \channel_6_dutycycle_o[11]_i_87_n_0\
    );
\channel_6_dutycycle_o[11]_i_88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_6_timeout_counter_reg(4),
      I1 => channel_6_timeout_counter_reg(5),
      O => \channel_6_dutycycle_o[11]_i_88_n_0\
    );
\channel_6_dutycycle_o[11]_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_6_timeout_counter_reg(2),
      I1 => channel_6_timeout_counter_reg(3),
      O => \channel_6_dutycycle_o[11]_i_89_n_0\
    );
\channel_6_dutycycle_o[11]_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_6_timeout_counter_reg(0),
      I1 => channel_6_timeout_counter_reg(1),
      O => \channel_6_dutycycle_o[11]_i_90_n_0\
    );
\channel_6_dutycycle_o[11]_i_91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_6_timeout_counter_reg(6),
      I1 => channel_6_timeout_counter_reg(7),
      O => \channel_6_dutycycle_o[11]_i_91_n_0\
    );
\channel_6_dutycycle_o[11]_i_92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_6_timeout_counter_reg(4),
      I1 => channel_6_timeout_counter_reg(5),
      O => \channel_6_dutycycle_o[11]_i_92_n_0\
    );
\channel_6_dutycycle_o[11]_i_93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_6_timeout_counter_reg(2),
      I1 => channel_6_timeout_counter_reg(3),
      O => \channel_6_dutycycle_o[11]_i_93_n_0\
    );
\channel_6_dutycycle_o[11]_i_94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_6_timeout_counter_reg(0),
      I1 => channel_6_timeout_counter_reg(1),
      O => \channel_6_dutycycle_o[11]_i_94_n_0\
    );
\channel_6_dutycycle_o[11]_i_95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^channel_6_dutycycle_counter_reg[11]_0\(1),
      I1 => channel_6_dutycycle_counter_reg(4),
      O => \channel_6_dutycycle_o[11]_i_95_n_0\
    );
\channel_6_dutycycle_o[11]_i_96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^channel_6_dutycycle_counter_reg[11]_0\(0),
      I1 => channel_6_dutycycle_counter_reg(3),
      O => \channel_6_dutycycle_o[11]_i_96_n_0\
    );
\channel_6_dutycycle_o[11]_i_97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^channel_6_dutycycle_counter_reg[7]_0\(0),
      I1 => channel_6_dutycycle_counter_reg(2),
      O => \channel_6_dutycycle_o[11]_i_97_n_0\
    );
\channel_6_dutycycle_o[11]_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(4),
      I1 => \^channel_6_dutycycle_counter_reg[11]_0\(1),
      I2 => \channel_6_dutycycle_o_reg[11]_i_38_0\(0),
      I3 => channel_6_dutycycle_counter_reg(5),
      O => \channel_6_dutycycle_o[11]_i_98_n_0\
    );
\channel_6_dutycycle_o[11]_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(3),
      I1 => \^channel_6_dutycycle_counter_reg[11]_0\(0),
      I2 => \^channel_6_dutycycle_counter_reg[11]_0\(1),
      I3 => channel_6_dutycycle_counter_reg(4),
      O => \channel_6_dutycycle_o[11]_i_99_n_0\
    );
\channel_6_dutycycle_o[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_6_dutycycle_counter_reg[11]_0\(0),
      I1 => \channel_6_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_6_dutycycle_counter_reg(17),
      I3 => \channel_6_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_6_dutycycle_o_reg[3]_i_2_n_6\,
      O => \channel_6_dutycycle_o[1]_i_1_n_0\
    );
\channel_6_dutycycle_o[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[5]_i_12_n_6\,
      I1 => \channel_6_dutycycle_o_reg[1]_i_21_n_4\,
      I2 => channel_6_dutycycle_counter_reg(6),
      I3 => \channel_6_dutycycle_o[1]_i_6_n_0\,
      O => \channel_6_dutycycle_o[1]_i_10_n_0\
    );
\channel_6_dutycycle_o[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[5]_i_12_n_7\,
      I1 => \channel_6_dutycycle_o_reg[1]_i_21_n_5\,
      I2 => channel_6_dutycycle_counter_reg(5),
      I3 => \channel_6_dutycycle_o[1]_i_7_n_0\,
      O => \channel_6_dutycycle_o[1]_i_11_n_0\
    );
\channel_6_dutycycle_o[1]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[1]_i_22_n_5\,
      I1 => \channel_6_dutycycle_o_reg[1]_i_21_n_7\,
      I2 => channel_6_dutycycle_counter_reg(3),
      O => \channel_6_dutycycle_o[1]_i_13_n_0\
    );
\channel_6_dutycycle_o[1]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[1]_i_22_n_6\,
      I1 => \channel_6_dutycycle_o_reg[1]_i_24_n_4\,
      I2 => channel_6_dutycycle_counter_reg(2),
      O => \channel_6_dutycycle_o[1]_i_14_n_0\
    );
\channel_6_dutycycle_o[1]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[1]_i_22_n_7\,
      I1 => \channel_6_dutycycle_o_reg[1]_i_24_n_5\,
      I2 => channel_6_dutycycle_counter_reg(1),
      O => \channel_6_dutycycle_o[1]_i_15_n_0\
    );
\channel_6_dutycycle_o[1]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(1),
      I1 => \channel_6_dutycycle_o_reg[1]_i_22_n_7\,
      I2 => \channel_6_dutycycle_o_reg[1]_i_24_n_5\,
      O => \channel_6_dutycycle_o[1]_i_16_n_0\
    );
\channel_6_dutycycle_o[1]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[1]_i_22_n_4\,
      I1 => \channel_6_dutycycle_o_reg[1]_i_21_n_6\,
      I2 => channel_6_dutycycle_counter_reg(4),
      I3 => \channel_6_dutycycle_o[1]_i_13_n_0\,
      O => \channel_6_dutycycle_o[1]_i_17_n_0\
    );
\channel_6_dutycycle_o[1]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[1]_i_22_n_5\,
      I1 => \channel_6_dutycycle_o_reg[1]_i_21_n_7\,
      I2 => channel_6_dutycycle_counter_reg(3),
      I3 => \channel_6_dutycycle_o[1]_i_14_n_0\,
      O => \channel_6_dutycycle_o[1]_i_18_n_0\
    );
\channel_6_dutycycle_o[1]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[1]_i_22_n_6\,
      I1 => \channel_6_dutycycle_o_reg[1]_i_24_n_4\,
      I2 => channel_6_dutycycle_counter_reg(2),
      I3 => \channel_6_dutycycle_o[1]_i_15_n_0\,
      O => \channel_6_dutycycle_o[1]_i_19_n_0\
    );
\channel_6_dutycycle_o[1]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[1]_i_22_n_7\,
      I1 => \channel_6_dutycycle_o_reg[1]_i_24_n_5\,
      I2 => channel_6_dutycycle_counter_reg(1),
      I3 => \channel_6_dutycycle_o_reg[1]_i_24_n_6\,
      I4 => \channel_6_dutycycle_o_reg[1]_i_30_n_4\,
      O => \channel_6_dutycycle_o[1]_i_20_n_0\
    );
\channel_6_dutycycle_o[1]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[1]_i_30_n_4\,
      I1 => \channel_6_dutycycle_o_reg[1]_i_24_n_6\,
      I2 => channel_6_dutycycle_counter_reg(0),
      O => \channel_6_dutycycle_o[1]_i_26_n_0\
    );
\channel_6_dutycycle_o[1]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(14),
      I1 => channel_6_dutycycle_counter_reg(12),
      I2 => channel_6_dutycycle_counter_reg(16),
      O => \channel_6_dutycycle_o[1]_i_31_n_0\
    );
\channel_6_dutycycle_o[1]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(13),
      I1 => channel_6_dutycycle_counter_reg(11),
      I2 => channel_6_dutycycle_counter_reg(15),
      O => \channel_6_dutycycle_o[1]_i_32_n_0\
    );
\channel_6_dutycycle_o[1]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(12),
      I1 => channel_6_dutycycle_counter_reg(10),
      I2 => channel_6_dutycycle_counter_reg(14),
      O => \channel_6_dutycycle_o[1]_i_33_n_0\
    );
\channel_6_dutycycle_o[1]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(11),
      I1 => channel_6_dutycycle_counter_reg(9),
      I2 => channel_6_dutycycle_counter_reg(13),
      O => \channel_6_dutycycle_o[1]_i_34_n_0\
    );
\channel_6_dutycycle_o[1]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(16),
      I1 => channel_6_dutycycle_counter_reg(12),
      I2 => channel_6_dutycycle_counter_reg(14),
      I3 => channel_6_dutycycle_counter_reg(13),
      I4 => channel_6_dutycycle_counter_reg(15),
      I5 => channel_6_dutycycle_counter_reg(17),
      O => \channel_6_dutycycle_o[1]_i_35_n_0\
    );
\channel_6_dutycycle_o[1]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(15),
      I1 => channel_6_dutycycle_counter_reg(11),
      I2 => channel_6_dutycycle_counter_reg(13),
      I3 => channel_6_dutycycle_counter_reg(12),
      I4 => channel_6_dutycycle_counter_reg(14),
      I5 => channel_6_dutycycle_counter_reg(16),
      O => \channel_6_dutycycle_o[1]_i_36_n_0\
    );
\channel_6_dutycycle_o[1]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(14),
      I1 => channel_6_dutycycle_counter_reg(10),
      I2 => channel_6_dutycycle_counter_reg(12),
      I3 => channel_6_dutycycle_counter_reg(11),
      I4 => channel_6_dutycycle_counter_reg(13),
      I5 => channel_6_dutycycle_counter_reg(15),
      O => \channel_6_dutycycle_o[1]_i_37_n_0\
    );
\channel_6_dutycycle_o[1]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(13),
      I1 => channel_6_dutycycle_counter_reg(9),
      I2 => channel_6_dutycycle_counter_reg(11),
      I3 => channel_6_dutycycle_counter_reg(10),
      I4 => channel_6_dutycycle_counter_reg(12),
      I5 => channel_6_dutycycle_counter_reg(14),
      O => \channel_6_dutycycle_o[1]_i_38_n_0\
    );
\channel_6_dutycycle_o[1]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(10),
      I1 => channel_6_dutycycle_counter_reg(5),
      I2 => channel_6_dutycycle_counter_reg(8),
      O => \channel_6_dutycycle_o[1]_i_39_n_0\
    );
\channel_6_dutycycle_o[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[5]_i_12_n_5\,
      I1 => \channel_6_dutycycle_o_reg[5]_i_11_n_7\,
      I2 => channel_6_dutycycle_counter_reg(7),
      O => \channel_6_dutycycle_o[1]_i_4_n_0\
    );
\channel_6_dutycycle_o[1]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(9),
      I1 => channel_6_dutycycle_counter_reg(4),
      I2 => channel_6_dutycycle_counter_reg(7),
      O => \channel_6_dutycycle_o[1]_i_40_n_0\
    );
\channel_6_dutycycle_o[1]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(8),
      I1 => channel_6_dutycycle_counter_reg(3),
      I2 => channel_6_dutycycle_counter_reg(6),
      O => \channel_6_dutycycle_o[1]_i_41_n_0\
    );
\channel_6_dutycycle_o[1]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(7),
      I1 => channel_6_dutycycle_counter_reg(2),
      I2 => channel_6_dutycycle_counter_reg(5),
      O => \channel_6_dutycycle_o[1]_i_42_n_0\
    );
\channel_6_dutycycle_o[1]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(8),
      I1 => channel_6_dutycycle_counter_reg(5),
      I2 => channel_6_dutycycle_counter_reg(10),
      I3 => channel_6_dutycycle_counter_reg(11),
      I4 => channel_6_dutycycle_counter_reg(6),
      I5 => channel_6_dutycycle_counter_reg(9),
      O => \channel_6_dutycycle_o[1]_i_43_n_0\
    );
\channel_6_dutycycle_o[1]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(7),
      I1 => channel_6_dutycycle_counter_reg(4),
      I2 => channel_6_dutycycle_counter_reg(9),
      I3 => channel_6_dutycycle_counter_reg(10),
      I4 => channel_6_dutycycle_counter_reg(5),
      I5 => channel_6_dutycycle_counter_reg(8),
      O => \channel_6_dutycycle_o[1]_i_44_n_0\
    );
\channel_6_dutycycle_o[1]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(6),
      I1 => channel_6_dutycycle_counter_reg(3),
      I2 => channel_6_dutycycle_counter_reg(8),
      I3 => channel_6_dutycycle_counter_reg(9),
      I4 => channel_6_dutycycle_counter_reg(4),
      I5 => channel_6_dutycycle_counter_reg(7),
      O => \channel_6_dutycycle_o[1]_i_45_n_0\
    );
\channel_6_dutycycle_o[1]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(5),
      I1 => channel_6_dutycycle_counter_reg(2),
      I2 => channel_6_dutycycle_counter_reg(7),
      I3 => channel_6_dutycycle_counter_reg(8),
      I4 => channel_6_dutycycle_counter_reg(3),
      I5 => channel_6_dutycycle_counter_reg(6),
      O => \channel_6_dutycycle_o[1]_i_46_n_0\
    );
\channel_6_dutycycle_o[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[5]_i_12_n_6\,
      I1 => \channel_6_dutycycle_o_reg[1]_i_21_n_4\,
      I2 => channel_6_dutycycle_counter_reg(6),
      O => \channel_6_dutycycle_o[1]_i_5_n_0\
    );
\channel_6_dutycycle_o[1]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(10),
      I1 => channel_6_dutycycle_counter_reg(8),
      I2 => channel_6_dutycycle_counter_reg(12),
      O => \channel_6_dutycycle_o[1]_i_52_n_0\
    );
\channel_6_dutycycle_o[1]_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(9),
      I1 => channel_6_dutycycle_counter_reg(7),
      I2 => channel_6_dutycycle_counter_reg(11),
      O => \channel_6_dutycycle_o[1]_i_53_n_0\
    );
\channel_6_dutycycle_o[1]_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(8),
      I1 => channel_6_dutycycle_counter_reg(6),
      I2 => channel_6_dutycycle_counter_reg(10),
      O => \channel_6_dutycycle_o[1]_i_54_n_0\
    );
\channel_6_dutycycle_o[1]_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(7),
      I1 => channel_6_dutycycle_counter_reg(5),
      I2 => channel_6_dutycycle_counter_reg(9),
      O => \channel_6_dutycycle_o[1]_i_55_n_0\
    );
\channel_6_dutycycle_o[1]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(12),
      I1 => channel_6_dutycycle_counter_reg(8),
      I2 => channel_6_dutycycle_counter_reg(10),
      I3 => channel_6_dutycycle_counter_reg(9),
      I4 => channel_6_dutycycle_counter_reg(11),
      I5 => channel_6_dutycycle_counter_reg(13),
      O => \channel_6_dutycycle_o[1]_i_56_n_0\
    );
\channel_6_dutycycle_o[1]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(11),
      I1 => channel_6_dutycycle_counter_reg(7),
      I2 => channel_6_dutycycle_counter_reg(9),
      I3 => channel_6_dutycycle_counter_reg(8),
      I4 => channel_6_dutycycle_counter_reg(10),
      I5 => channel_6_dutycycle_counter_reg(12),
      O => \channel_6_dutycycle_o[1]_i_57_n_0\
    );
\channel_6_dutycycle_o[1]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(10),
      I1 => channel_6_dutycycle_counter_reg(6),
      I2 => channel_6_dutycycle_counter_reg(8),
      I3 => channel_6_dutycycle_counter_reg(7),
      I4 => channel_6_dutycycle_counter_reg(9),
      I5 => channel_6_dutycycle_counter_reg(11),
      O => \channel_6_dutycycle_o[1]_i_58_n_0\
    );
\channel_6_dutycycle_o[1]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(9),
      I1 => channel_6_dutycycle_counter_reg(5),
      I2 => channel_6_dutycycle_counter_reg(7),
      I3 => channel_6_dutycycle_counter_reg(6),
      I4 => channel_6_dutycycle_counter_reg(8),
      I5 => channel_6_dutycycle_counter_reg(10),
      O => \channel_6_dutycycle_o[1]_i_59_n_0\
    );
\channel_6_dutycycle_o[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[5]_i_12_n_7\,
      I1 => \channel_6_dutycycle_o_reg[1]_i_21_n_5\,
      I2 => channel_6_dutycycle_counter_reg(5),
      O => \channel_6_dutycycle_o[1]_i_6_n_0\
    );
\channel_6_dutycycle_o[1]_i_60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(6),
      I1 => channel_6_dutycycle_counter_reg(4),
      I2 => channel_6_dutycycle_counter_reg(8),
      O => \channel_6_dutycycle_o[1]_i_60_n_0\
    );
\channel_6_dutycycle_o[1]_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(5),
      I1 => channel_6_dutycycle_counter_reg(3),
      I2 => channel_6_dutycycle_counter_reg(7),
      O => \channel_6_dutycycle_o[1]_i_61_n_0\
    );
\channel_6_dutycycle_o[1]_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(4),
      I1 => channel_6_dutycycle_counter_reg(2),
      I2 => channel_6_dutycycle_counter_reg(6),
      O => \channel_6_dutycycle_o[1]_i_62_n_0\
    );
\channel_6_dutycycle_o[1]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(3),
      I1 => channel_6_dutycycle_counter_reg(1),
      I2 => channel_6_dutycycle_counter_reg(5),
      O => \channel_6_dutycycle_o[1]_i_63_n_0\
    );
\channel_6_dutycycle_o[1]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(8),
      I1 => channel_6_dutycycle_counter_reg(4),
      I2 => channel_6_dutycycle_counter_reg(6),
      I3 => channel_6_dutycycle_counter_reg(5),
      I4 => channel_6_dutycycle_counter_reg(7),
      I5 => channel_6_dutycycle_counter_reg(9),
      O => \channel_6_dutycycle_o[1]_i_64_n_0\
    );
\channel_6_dutycycle_o[1]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(7),
      I1 => channel_6_dutycycle_counter_reg(3),
      I2 => channel_6_dutycycle_counter_reg(5),
      I3 => channel_6_dutycycle_counter_reg(4),
      I4 => channel_6_dutycycle_counter_reg(6),
      I5 => channel_6_dutycycle_counter_reg(8),
      O => \channel_6_dutycycle_o[1]_i_65_n_0\
    );
\channel_6_dutycycle_o[1]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(6),
      I1 => channel_6_dutycycle_counter_reg(2),
      I2 => channel_6_dutycycle_counter_reg(4),
      I3 => channel_6_dutycycle_counter_reg(3),
      I4 => channel_6_dutycycle_counter_reg(5),
      I5 => channel_6_dutycycle_counter_reg(7),
      O => \channel_6_dutycycle_o[1]_i_66_n_0\
    );
\channel_6_dutycycle_o[1]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(5),
      I1 => channel_6_dutycycle_counter_reg(1),
      I2 => channel_6_dutycycle_counter_reg(3),
      I3 => channel_6_dutycycle_counter_reg(4),
      I4 => channel_6_dutycycle_counter_reg(2),
      I5 => channel_6_dutycycle_counter_reg(6),
      O => \channel_6_dutycycle_o[1]_i_67_n_0\
    );
\channel_6_dutycycle_o[1]_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(6),
      I1 => channel_6_dutycycle_counter_reg(1),
      I2 => channel_6_dutycycle_counter_reg(4),
      O => \channel_6_dutycycle_o[1]_i_69_n_0\
    );
\channel_6_dutycycle_o[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[1]_i_22_n_4\,
      I1 => \channel_6_dutycycle_o_reg[1]_i_21_n_6\,
      I2 => channel_6_dutycycle_counter_reg(4),
      O => \channel_6_dutycycle_o[1]_i_7_n_0\
    );
\channel_6_dutycycle_o[1]_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(6),
      I1 => channel_6_dutycycle_counter_reg(1),
      I2 => channel_6_dutycycle_counter_reg(4),
      O => \channel_6_dutycycle_o[1]_i_70_n_0\
    );
\channel_6_dutycycle_o[1]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(4),
      I1 => channel_6_dutycycle_counter_reg(1),
      I2 => channel_6_dutycycle_counter_reg(6),
      I3 => channel_6_dutycycle_counter_reg(7),
      I4 => channel_6_dutycycle_counter_reg(2),
      I5 => channel_6_dutycycle_counter_reg(5),
      O => \channel_6_dutycycle_o[1]_i_71_n_0\
    );
\channel_6_dutycycle_o[1]_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(6),
      I1 => channel_6_dutycycle_counter_reg(1),
      I2 => channel_6_dutycycle_counter_reg(4),
      I3 => channel_6_dutycycle_counter_reg(5),
      I4 => channel_6_dutycycle_counter_reg(0),
      O => \channel_6_dutycycle_o[1]_i_72_n_0\
    );
\channel_6_dutycycle_o[1]_i_73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(0),
      I1 => channel_6_dutycycle_counter_reg(5),
      I2 => channel_6_dutycycle_counter_reg(3),
      O => \channel_6_dutycycle_o[1]_i_73_n_0\
    );
\channel_6_dutycycle_o[1]_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(2),
      I1 => channel_6_dutycycle_counter_reg(4),
      O => \channel_6_dutycycle_o[1]_i_74_n_0\
    );
\channel_6_dutycycle_o[1]_i_75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(2),
      I1 => channel_6_dutycycle_counter_reg(0),
      I2 => channel_6_dutycycle_counter_reg(4),
      O => \channel_6_dutycycle_o[1]_i_75_n_0\
    );
\channel_6_dutycycle_o[1]_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(2),
      I1 => channel_6_dutycycle_counter_reg(0),
      I2 => channel_6_dutycycle_counter_reg(4),
      O => \channel_6_dutycycle_o[1]_i_76_n_0\
    );
\channel_6_dutycycle_o[1]_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(2),
      I1 => channel_6_dutycycle_counter_reg(0),
      O => \channel_6_dutycycle_o[1]_i_77_n_0\
    );
\channel_6_dutycycle_o[1]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(4),
      I1 => channel_6_dutycycle_counter_reg(0),
      I2 => channel_6_dutycycle_counter_reg(2),
      I3 => channel_6_dutycycle_counter_reg(3),
      I4 => channel_6_dutycycle_counter_reg(1),
      I5 => channel_6_dutycycle_counter_reg(5),
      O => \channel_6_dutycycle_o[1]_i_78_n_0\
    );
\channel_6_dutycycle_o[1]_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(2),
      I1 => channel_6_dutycycle_counter_reg(0),
      I2 => channel_6_dutycycle_counter_reg(4),
      I3 => channel_6_dutycycle_counter_reg(1),
      I4 => channel_6_dutycycle_counter_reg(3),
      O => \channel_6_dutycycle_o[1]_i_79_n_0\
    );
\channel_6_dutycycle_o[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[5]_i_12_n_4\,
      I1 => \channel_6_dutycycle_o_reg[5]_i_11_n_6\,
      I2 => channel_6_dutycycle_counter_reg(8),
      I3 => \channel_6_dutycycle_o[1]_i_4_n_0\,
      O => \channel_6_dutycycle_o[1]_i_8_n_0\
    );
\channel_6_dutycycle_o[1]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(0),
      I1 => channel_6_dutycycle_counter_reg(2),
      I2 => channel_6_dutycycle_counter_reg(1),
      I3 => channel_6_dutycycle_counter_reg(3),
      O => \channel_6_dutycycle_o[1]_i_80_n_0\
    );
\channel_6_dutycycle_o[1]_i_81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(2),
      I1 => channel_6_dutycycle_counter_reg(0),
      O => \channel_6_dutycycle_o[1]_i_81_n_0\
    );
\channel_6_dutycycle_o[1]_i_82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(1),
      I1 => channel_6_dutycycle_counter_reg(3),
      O => \channel_6_dutycycle_o[1]_i_82_n_0\
    );
\channel_6_dutycycle_o[1]_i_83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(0),
      I1 => channel_6_dutycycle_counter_reg(2),
      O => \channel_6_dutycycle_o[1]_i_83_n_0\
    );
\channel_6_dutycycle_o[1]_i_84\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(1),
      O => \channel_6_dutycycle_o[1]_i_84_n_0\
    );
\channel_6_dutycycle_o[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[5]_i_12_n_5\,
      I1 => \channel_6_dutycycle_o_reg[5]_i_11_n_7\,
      I2 => channel_6_dutycycle_counter_reg(7),
      I3 => \channel_6_dutycycle_o[1]_i_5_n_0\,
      O => \channel_6_dutycycle_o[1]_i_9_n_0\
    );
\channel_6_dutycycle_o[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_6_dutycycle_counter_reg[11]_0\(1),
      I1 => \channel_6_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_6_dutycycle_counter_reg(17),
      I3 => \channel_6_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_6_dutycycle_o_reg[3]_i_2_n_5\,
      O => \channel_6_dutycycle_o[2]_i_1_n_0\
    );
\channel_6_dutycycle_o[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_6_dutycycle_counter_reg[11]_0\(2),
      I1 => \channel_6_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_6_dutycycle_counter_reg(17),
      I3 => \channel_6_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_6_dutycycle_o_reg[3]_i_2_n_4\,
      O => \channel_6_dutycycle_o[3]_i_1_n_0\
    );
\channel_6_dutycycle_o[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^channel_6_dutycycle_counter_reg[7]_0\(0),
      O => \channel_6_dutycycle_o[3]_i_3_n_0\
    );
\channel_6_dutycycle_o[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_6_dutycycle_counter_reg[15]_0\(0),
      I1 => \channel_6_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_6_dutycycle_counter_reg(17),
      I3 => \channel_6_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_6_dutycycle_o_reg[7]_i_2_n_7\,
      O => \channel_6_dutycycle_o[4]_i_1_n_0\
    );
\channel_6_dutycycle_o[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_6_dutycycle_counter_reg[15]_0\(1),
      I1 => \channel_6_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_6_dutycycle_counter_reg(17),
      I3 => \channel_6_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_6_dutycycle_o_reg[7]_i_2_n_6\,
      O => \channel_6_dutycycle_o[5]_i_1_n_0\
    );
\channel_6_dutycycle_o[5]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[9]_i_11_n_7\,
      I1 => \channel_6_dutycycle_o_reg[5]_i_11_n_5\,
      I2 => channel_6_dutycycle_counter_reg(9),
      I3 => \channel_6_dutycycle_o[5]_i_6_n_0\,
      O => \channel_6_dutycycle_o[5]_i_10_n_0\
    );
\channel_6_dutycycle_o[5]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(15),
      I1 => channel_6_dutycycle_counter_reg(17),
      O => \channel_6_dutycycle_o[5]_i_13_n_0\
    );
\channel_6_dutycycle_o[5]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(14),
      I1 => channel_6_dutycycle_counter_reg(16),
      O => \channel_6_dutycycle_o[5]_i_14_n_0\
    );
\channel_6_dutycycle_o[5]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(15),
      I1 => channel_6_dutycycle_counter_reg(13),
      I2 => channel_6_dutycycle_counter_reg(17),
      O => \channel_6_dutycycle_o[5]_i_15_n_0\
    );
\channel_6_dutycycle_o[5]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(16),
      I1 => channel_6_dutycycle_counter_reg(17),
      O => \channel_6_dutycycle_o[5]_i_16_n_0\
    );
\channel_6_dutycycle_o[5]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(17),
      I1 => channel_6_dutycycle_counter_reg(15),
      I2 => channel_6_dutycycle_counter_reg(16),
      O => \channel_6_dutycycle_o[5]_i_17_n_0\
    );
\channel_6_dutycycle_o[5]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(16),
      I1 => channel_6_dutycycle_counter_reg(14),
      I2 => channel_6_dutycycle_counter_reg(17),
      I3 => channel_6_dutycycle_counter_reg(15),
      O => \channel_6_dutycycle_o[5]_i_18_n_0\
    );
\channel_6_dutycycle_o[5]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(17),
      I1 => channel_6_dutycycle_counter_reg(13),
      I2 => channel_6_dutycycle_counter_reg(15),
      I3 => channel_6_dutycycle_counter_reg(16),
      I4 => channel_6_dutycycle_counter_reg(14),
      O => \channel_6_dutycycle_o[5]_i_19_n_0\
    );
\channel_6_dutycycle_o[5]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(14),
      I1 => channel_6_dutycycle_counter_reg(9),
      I2 => channel_6_dutycycle_counter_reg(12),
      O => \channel_6_dutycycle_o[5]_i_20_n_0\
    );
\channel_6_dutycycle_o[5]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(13),
      I1 => channel_6_dutycycle_counter_reg(8),
      I2 => channel_6_dutycycle_counter_reg(11),
      O => \channel_6_dutycycle_o[5]_i_21_n_0\
    );
\channel_6_dutycycle_o[5]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(12),
      I1 => channel_6_dutycycle_counter_reg(7),
      I2 => channel_6_dutycycle_counter_reg(10),
      O => \channel_6_dutycycle_o[5]_i_22_n_0\
    );
\channel_6_dutycycle_o[5]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(11),
      I1 => channel_6_dutycycle_counter_reg(6),
      I2 => channel_6_dutycycle_counter_reg(9),
      O => \channel_6_dutycycle_o[5]_i_23_n_0\
    );
\channel_6_dutycycle_o[5]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(12),
      I1 => channel_6_dutycycle_counter_reg(9),
      I2 => channel_6_dutycycle_counter_reg(14),
      I3 => channel_6_dutycycle_counter_reg(15),
      I4 => channel_6_dutycycle_counter_reg(10),
      I5 => channel_6_dutycycle_counter_reg(13),
      O => \channel_6_dutycycle_o[5]_i_24_n_0\
    );
\channel_6_dutycycle_o[5]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(11),
      I1 => channel_6_dutycycle_counter_reg(8),
      I2 => channel_6_dutycycle_counter_reg(13),
      I3 => channel_6_dutycycle_counter_reg(14),
      I4 => channel_6_dutycycle_counter_reg(9),
      I5 => channel_6_dutycycle_counter_reg(12),
      O => \channel_6_dutycycle_o[5]_i_25_n_0\
    );
\channel_6_dutycycle_o[5]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(10),
      I1 => channel_6_dutycycle_counter_reg(7),
      I2 => channel_6_dutycycle_counter_reg(12),
      I3 => channel_6_dutycycle_counter_reg(13),
      I4 => channel_6_dutycycle_counter_reg(8),
      I5 => channel_6_dutycycle_counter_reg(11),
      O => \channel_6_dutycycle_o[5]_i_26_n_0\
    );
\channel_6_dutycycle_o[5]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(9),
      I1 => channel_6_dutycycle_counter_reg(6),
      I2 => channel_6_dutycycle_counter_reg(11),
      I3 => channel_6_dutycycle_counter_reg(12),
      I4 => channel_6_dutycycle_counter_reg(7),
      I5 => channel_6_dutycycle_counter_reg(10),
      O => \channel_6_dutycycle_o[5]_i_27_n_0\
    );
\channel_6_dutycycle_o[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[9]_i_11_n_5\,
      I1 => \channel_6_dutycycle_o_reg[11]_i_35_n_7\,
      I2 => channel_6_dutycycle_counter_reg(11),
      O => \channel_6_dutycycle_o[5]_i_3_n_0\
    );
\channel_6_dutycycle_o[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[9]_i_11_n_6\,
      I1 => \channel_6_dutycycle_o_reg[5]_i_11_n_4\,
      I2 => channel_6_dutycycle_counter_reg(10),
      O => \channel_6_dutycycle_o[5]_i_4_n_0\
    );
\channel_6_dutycycle_o[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[9]_i_11_n_7\,
      I1 => \channel_6_dutycycle_o_reg[5]_i_11_n_5\,
      I2 => channel_6_dutycycle_counter_reg(9),
      O => \channel_6_dutycycle_o[5]_i_5_n_0\
    );
\channel_6_dutycycle_o[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[5]_i_12_n_4\,
      I1 => \channel_6_dutycycle_o_reg[5]_i_11_n_6\,
      I2 => channel_6_dutycycle_counter_reg(8),
      O => \channel_6_dutycycle_o[5]_i_6_n_0\
    );
\channel_6_dutycycle_o[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_6_dutycycle_o_reg[9]_i_11_n_4\,
      I2 => channel_6_dutycycle_counter_reg(12),
      I3 => \channel_6_dutycycle_o[5]_i_3_n_0\,
      O => \channel_6_dutycycle_o[5]_i_7_n_0\
    );
\channel_6_dutycycle_o[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[9]_i_11_n_5\,
      I1 => \channel_6_dutycycle_o_reg[11]_i_35_n_7\,
      I2 => channel_6_dutycycle_counter_reg(11),
      I3 => \channel_6_dutycycle_o[5]_i_4_n_0\,
      O => \channel_6_dutycycle_o[5]_i_8_n_0\
    );
\channel_6_dutycycle_o[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[9]_i_11_n_6\,
      I1 => \channel_6_dutycycle_o_reg[5]_i_11_n_4\,
      I2 => channel_6_dutycycle_counter_reg(10),
      I3 => \channel_6_dutycycle_o[5]_i_5_n_0\,
      O => \channel_6_dutycycle_o[5]_i_9_n_0\
    );
\channel_6_dutycycle_o[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_6_dutycycle_counter_reg[15]_0\(2),
      I1 => \channel_6_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_6_dutycycle_counter_reg(17),
      I3 => \channel_6_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_6_dutycycle_o_reg[7]_i_2_n_5\,
      O => \channel_6_dutycycle_o[6]_i_1_n_0\
    );
\channel_6_dutycycle_o[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_6_dutycycle_counter_reg[15]_0\(3),
      I1 => \channel_6_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_6_dutycycle_counter_reg(17),
      I3 => \channel_6_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_6_dutycycle_o_reg[7]_i_2_n_4\,
      O => \channel_6_dutycycle_o[7]_i_1_n_0\
    );
\channel_6_dutycycle_o[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_6_dutycycle_counter_reg[16]_0\(0),
      I1 => \channel_6_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_6_dutycycle_counter_reg(17),
      I3 => \channel_6_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_6_dutycycle_o_reg[11]_i_8_n_7\,
      O => \channel_6_dutycycle_o[8]_i_1_n_0\
    );
\channel_6_dutycycle_o[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_6_dutycycle_counter_reg[16]_0\(1),
      I1 => \channel_6_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_6_dutycycle_counter_reg(17),
      I3 => \channel_6_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_6_dutycycle_o_reg[11]_i_8_n_6\,
      O => \channel_6_dutycycle_o[9]_i_1_n_0\
    );
\channel_6_dutycycle_o[9]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_6_dutycycle_o_reg[11]_i_36_n_7\,
      I2 => channel_6_dutycycle_counter_reg(13),
      I3 => \channel_6_dutycycle_o[9]_i_6_n_0\,
      O => \channel_6_dutycycle_o[9]_i_10_n_0\
    );
\channel_6_dutycycle_o[9]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(16),
      I1 => channel_6_dutycycle_counter_reg(13),
      O => \channel_6_dutycycle_o[9]_i_12_n_0\
    );
\channel_6_dutycycle_o[9]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(17),
      I1 => channel_6_dutycycle_counter_reg(12),
      I2 => channel_6_dutycycle_counter_reg(15),
      O => \channel_6_dutycycle_o[9]_i_13_n_0\
    );
\channel_6_dutycycle_o[9]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(16),
      I1 => channel_6_dutycycle_counter_reg(11),
      I2 => channel_6_dutycycle_counter_reg(14),
      O => \channel_6_dutycycle_o[9]_i_14_n_0\
    );
\channel_6_dutycycle_o[9]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(15),
      I1 => channel_6_dutycycle_counter_reg(10),
      I2 => channel_6_dutycycle_counter_reg(13),
      O => \channel_6_dutycycle_o[9]_i_15_n_0\
    );
\channel_6_dutycycle_o[9]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(13),
      I1 => channel_6_dutycycle_counter_reg(16),
      I2 => channel_6_dutycycle_counter_reg(14),
      I3 => channel_6_dutycycle_counter_reg(17),
      O => \channel_6_dutycycle_o[9]_i_16_n_0\
    );
\channel_6_dutycycle_o[9]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(15),
      I1 => channel_6_dutycycle_counter_reg(12),
      I2 => channel_6_dutycycle_counter_reg(17),
      I3 => channel_6_dutycycle_counter_reg(13),
      I4 => channel_6_dutycycle_counter_reg(16),
      O => \channel_6_dutycycle_o[9]_i_17_n_0\
    );
\channel_6_dutycycle_o[9]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(14),
      I1 => channel_6_dutycycle_counter_reg(11),
      I2 => channel_6_dutycycle_counter_reg(16),
      I3 => channel_6_dutycycle_counter_reg(17),
      I4 => channel_6_dutycycle_counter_reg(12),
      I5 => channel_6_dutycycle_counter_reg(15),
      O => \channel_6_dutycycle_o[9]_i_18_n_0\
    );
\channel_6_dutycycle_o[9]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_6_dutycycle_counter_reg(13),
      I1 => channel_6_dutycycle_counter_reg(10),
      I2 => channel_6_dutycycle_counter_reg(15),
      I3 => channel_6_dutycycle_counter_reg(16),
      I4 => channel_6_dutycycle_counter_reg(11),
      I5 => channel_6_dutycycle_counter_reg(14),
      O => \channel_6_dutycycle_o[9]_i_19_n_0\
    );
\channel_6_dutycycle_o[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_6_dutycycle_o_reg[11]_i_36_n_5\,
      I2 => channel_6_dutycycle_counter_reg(15),
      O => \channel_6_dutycycle_o[9]_i_3_n_0\
    );
\channel_6_dutycycle_o[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_6_dutycycle_o_reg[11]_i_36_n_6\,
      I2 => channel_6_dutycycle_counter_reg(14),
      O => \channel_6_dutycycle_o[9]_i_4_n_0\
    );
\channel_6_dutycycle_o[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_6_dutycycle_o_reg[11]_i_36_n_7\,
      I2 => channel_6_dutycycle_counter_reg(13),
      O => \channel_6_dutycycle_o[9]_i_5_n_0\
    );
\channel_6_dutycycle_o[9]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_6_dutycycle_o_reg[9]_i_11_n_4\,
      I2 => channel_6_dutycycle_counter_reg(12),
      O => \channel_6_dutycycle_o[9]_i_6_n_0\
    );
\channel_6_dutycycle_o[9]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_6_dutycycle_o_reg[11]_i_36_n_4\,
      I2 => channel_6_dutycycle_counter_reg(16),
      I3 => \channel_6_dutycycle_o[9]_i_3_n_0\,
      O => \channel_6_dutycycle_o[9]_i_7_n_0\
    );
\channel_6_dutycycle_o[9]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_6_dutycycle_o_reg[11]_i_36_n_5\,
      I2 => channel_6_dutycycle_counter_reg(15),
      I3 => \channel_6_dutycycle_o[9]_i_4_n_0\,
      O => \channel_6_dutycycle_o[9]_i_8_n_0\
    );
\channel_6_dutycycle_o[9]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_6_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_6_dutycycle_o_reg[11]_i_36_n_6\,
      I2 => channel_6_dutycycle_counter_reg(14),
      I3 => \channel_6_dutycycle_o[9]_i_5_n_0\,
      O => \channel_6_dutycycle_o[9]_i_9_n_0\
    );
\channel_6_dutycycle_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_6_dutycycle_o[11]_i_2_n_0\,
      D => \channel_6_dutycycle_o[0]_i_1_n_0\,
      Q => \channel_6_dutycycle_o_reg[11]_0\(0),
      R => \channel_6_dutycycle_o[11]_i_1_n_0\
    );
\channel_6_dutycycle_o_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_6_dutycycle_o[11]_i_2_n_0\,
      D => \channel_6_dutycycle_o[10]_i_1_n_0\,
      Q => \channel_6_dutycycle_o_reg[11]_0\(10),
      R => \channel_6_dutycycle_o[11]_i_1_n_0\
    );
\channel_6_dutycycle_o_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_6_dutycycle_o[11]_i_2_n_0\,
      D => \channel_6_dutycycle_o[11]_i_3_n_0\,
      Q => \channel_6_dutycycle_o_reg[11]_0\(11),
      R => \channel_6_dutycycle_o[11]_i_1_n_0\
    );
\channel_6_dutycycle_o_reg[11]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o_reg[11]_i_38_n_0\,
      CO(3) => \channel_6_dutycycle_o_reg[11]_i_19_n_0\,
      CO(2) => \channel_6_dutycycle_o_reg[11]_i_19_n_1\,
      CO(1) => \channel_6_dutycycle_o_reg[11]_i_19_n_2\,
      CO(0) => \channel_6_dutycycle_o_reg[11]_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \channel_6_dutycycle_o[11]_i_39_n_0\,
      DI(2) => \channel_6_dutycycle_o[11]_i_40_n_0\,
      DI(1) => \channel_6_dutycycle_o[11]_i_41_n_0\,
      DI(0) => \channel_6_dutycycle_o[11]_i_42_n_0\,
      O(3 downto 0) => \NLW_channel_6_dutycycle_o_reg[11]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_6_dutycycle_o[11]_i_43_n_0\,
      S(2) => \channel_6_dutycycle_o[11]_i_44_n_0\,
      S(1) => \channel_6_dutycycle_o[11]_i_45_n_0\,
      S(0) => \channel_6_dutycycle_o[11]_i_46_n_0\
    );
\channel_6_dutycycle_o_reg[11]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o_reg[11]_i_56_n_0\,
      CO(3) => \channel_6_dutycycle_o_reg[11]_i_30_n_0\,
      CO(2) => \channel_6_dutycycle_o_reg[11]_i_30_n_1\,
      CO(1) => \channel_6_dutycycle_o_reg[11]_i_30_n_2\,
      CO(0) => \channel_6_dutycycle_o_reg[11]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \channel_6_dutycycle_o[11]_i_57_n_0\,
      DI(1) => \channel_6_dutycycle_o[11]_i_58_n_0\,
      DI(0) => channel_6_timeout_counter_reg(9),
      O(3 downto 0) => \NLW_channel_6_dutycycle_o_reg[11]_i_30_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_6_dutycycle_o[11]_i_59_n_0\,
      S(2) => \channel_6_dutycycle_o[11]_i_60_n_0\,
      S(1) => \channel_6_dutycycle_o[11]_i_61_n_0\,
      S(0) => \channel_6_dutycycle_o[11]_i_62_n_0\
    );
\channel_6_dutycycle_o_reg[11]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o_reg[5]_i_11_n_0\,
      CO(3 downto 2) => \NLW_channel_6_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \channel_6_dutycycle_o_reg[11]_i_35_n_2\,
      CO(0) => \NLW_channel_6_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => channel_6_dutycycle_counter_reg(17),
      O(3 downto 1) => \NLW_channel_6_dutycycle_o_reg[11]_i_35_O_UNCONNECTED\(3 downto 1),
      O(0) => \channel_6_dutycycle_o_reg[11]_i_35_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \channel_6_dutycycle_o[11]_i_63_n_0\
    );
\channel_6_dutycycle_o_reg[11]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o_reg[9]_i_11_n_0\,
      CO(3) => \channel_6_dutycycle_o_reg[11]_i_36_n_0\,
      CO(2) => \channel_6_dutycycle_o_reg[11]_i_36_n_1\,
      CO(1) => \channel_6_dutycycle_o_reg[11]_i_36_n_2\,
      CO(0) => \channel_6_dutycycle_o_reg[11]_i_36_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => channel_6_dutycycle_counter_reg(17 downto 15),
      DI(0) => \channel_6_dutycycle_o[11]_i_64_n_0\,
      O(3) => \channel_6_dutycycle_o_reg[11]_i_36_n_4\,
      O(2) => \channel_6_dutycycle_o_reg[11]_i_36_n_5\,
      O(1) => \channel_6_dutycycle_o_reg[11]_i_36_n_6\,
      O(0) => \channel_6_dutycycle_o_reg[11]_i_36_n_7\,
      S(3) => \channel_6_dutycycle_o[11]_i_65_n_0\,
      S(2) => \channel_6_dutycycle_o[11]_i_66_n_0\,
      S(1) => \channel_6_dutycycle_o[11]_i_67_n_0\,
      S(0) => \channel_6_dutycycle_o[11]_i_68_n_0\
    );
\channel_6_dutycycle_o_reg[11]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o_reg[11]_i_36_n_0\,
      CO(3 downto 1) => \NLW_channel_6_dutycycle_o_reg[11]_i_37_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_6_dutycycle_o_reg[11]_i_37_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_channel_6_dutycycle_o_reg[11]_i_37_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\channel_6_dutycycle_o_reg[11]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o_reg[11]_i_69_n_0\,
      CO(3) => \channel_6_dutycycle_o_reg[11]_i_38_n_0\,
      CO(2) => \channel_6_dutycycle_o_reg[11]_i_38_n_1\,
      CO(1) => \channel_6_dutycycle_o_reg[11]_i_38_n_2\,
      CO(0) => \channel_6_dutycycle_o_reg[11]_i_38_n_3\,
      CYINIT => '0',
      DI(3) => \channel_6_dutycycle_o[11]_i_70_n_0\,
      DI(2) => \channel_6_dutycycle_o[11]_i_71_n_0\,
      DI(1) => \channel_6_dutycycle_o[11]_i_72_n_0\,
      DI(0) => \channel_6_dutycycle_o[11]_i_73_n_0\,
      O(3 downto 0) => \NLW_channel_6_dutycycle_o_reg[11]_i_38_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_6_dutycycle_o[11]_i_74_n_0\,
      S(2) => \channel_6_dutycycle_o[11]_i_75_n_0\,
      S(1) => \channel_6_dutycycle_o[11]_i_76_n_0\,
      S(0) => \channel_6_dutycycle_o[11]_i_77_n_0\
    );
\channel_6_dutycycle_o_reg[11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o_reg[11]_i_9_n_0\,
      CO(3) => \channel_6_dutycycle_o_reg[11]_i_4_n_0\,
      CO(2) => \channel_6_dutycycle_o_reg[11]_i_4_n_1\,
      CO(1) => \channel_6_dutycycle_o_reg[11]_i_4_n_2\,
      CO(0) => \channel_6_dutycycle_o_reg[11]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \channel_6_dutycycle_o[11]_i_10_n_0\,
      DI(2) => \channel_6_dutycycle_o[11]_i_11_n_0\,
      DI(1) => channel_6_timeout_counter_reg(27),
      DI(0) => channel_6_timeout_counter_reg(25),
      O(3 downto 0) => \NLW_channel_6_dutycycle_o_reg[11]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_6_dutycycle_o[11]_i_12_n_0\,
      S(2) => \channel_6_dutycycle_o[11]_i_13_n_0\,
      S(1) => \channel_6_dutycycle_o[11]_i_14_n_0\,
      S(0) => \channel_6_dutycycle_o[11]_i_15_n_0\
    );
\channel_6_dutycycle_o_reg[11]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o_reg[9]_i_2_n_0\,
      CO(3 downto 1) => \NLW_channel_6_dutycycle_o_reg[11]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_6_dutycycle_o_reg[11]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channel_6_dutycycle_o[11]_i_16_n_0\,
      O(3 downto 2) => \NLW_channel_6_dutycycle_o_reg[11]_i_5_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^channel_6_dutycycle_counter_reg[16]_0\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \channel_6_dutycycle_o[11]_i_17_n_0\,
      S(0) => \channel_6_dutycycle_o[11]_i_18_n_0\
    );
\channel_6_dutycycle_o_reg[11]_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_6_dutycycle_o_reg[11]_i_56_n_0\,
      CO(2) => \channel_6_dutycycle_o_reg[11]_i_56_n_1\,
      CO(1) => \channel_6_dutycycle_o_reg[11]_i_56_n_2\,
      CO(0) => \channel_6_dutycycle_o_reg[11]_i_56_n_3\,
      CYINIT => '1',
      DI(3) => \channel_6_dutycycle_o[11]_i_87_n_0\,
      DI(2) => \channel_6_dutycycle_o[11]_i_88_n_0\,
      DI(1) => \channel_6_dutycycle_o[11]_i_89_n_0\,
      DI(0) => \channel_6_dutycycle_o[11]_i_90_n_0\,
      O(3 downto 0) => \NLW_channel_6_dutycycle_o_reg[11]_i_56_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_6_dutycycle_o[11]_i_91_n_0\,
      S(2) => \channel_6_dutycycle_o[11]_i_92_n_0\,
      S(1) => \channel_6_dutycycle_o[11]_i_93_n_0\,
      S(0) => \channel_6_dutycycle_o[11]_i_94_n_0\
    );
\channel_6_dutycycle_o_reg[11]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o_reg[11]_i_19_n_0\,
      CO(3) => \channel_6_dutycycle_o_reg[11]_i_6_n_0\,
      CO(2) => \channel_6_dutycycle_o_reg[11]_i_6_n_1\,
      CO(1) => \channel_6_dutycycle_o_reg[11]_i_6_n_2\,
      CO(0) => \channel_6_dutycycle_o_reg[11]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \channel_6_dutycycle_o[11]_i_20_n_0\,
      DI(2) => \channel_6_dutycycle_o[11]_i_21_n_0\,
      DI(1) => \channel_6_dutycycle_o[11]_i_22_n_0\,
      DI(0) => \channel_6_dutycycle_o[11]_i_23_n_0\,
      O(3 downto 0) => \NLW_channel_6_dutycycle_o_reg[11]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_6_dutycycle_o[11]_i_24_n_0\,
      S(2) => \channel_6_dutycycle_o[11]_i_25_n_0\,
      S(1) => \channel_6_dutycycle_o[11]_i_26_n_0\,
      S(0) => \channel_6_dutycycle_o[11]_i_27_n_0\
    );
\channel_6_dutycycle_o_reg[11]_i_69\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_6_dutycycle_o_reg[11]_i_69_n_0\,
      CO(2) => \channel_6_dutycycle_o_reg[11]_i_69_n_1\,
      CO(1) => \channel_6_dutycycle_o_reg[11]_i_69_n_2\,
      CO(0) => \channel_6_dutycycle_o_reg[11]_i_69_n_3\,
      CYINIT => '0',
      DI(3) => \channel_6_dutycycle_o[11]_i_95_n_0\,
      DI(2) => \channel_6_dutycycle_o[11]_i_96_n_0\,
      DI(1) => \channel_6_dutycycle_o[11]_i_97_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_channel_6_dutycycle_o_reg[11]_i_69_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_6_dutycycle_o[11]_i_98_n_0\,
      S(2) => \channel_6_dutycycle_o[11]_i_99_n_0\,
      S(1) => \channel_6_dutycycle_o[11]_i_100_n_0\,
      S(0) => \channel_6_dutycycle_o[11]_i_101_n_0\
    );
\channel_6_dutycycle_o_reg[11]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o_reg[7]_i_2_n_0\,
      CO(3) => \NLW_channel_6_dutycycle_o_reg[11]_i_8_CO_UNCONNECTED\(3),
      CO(2) => \channel_6_dutycycle_o_reg[11]_i_8_n_1\,
      CO(1) => \channel_6_dutycycle_o_reg[11]_i_8_n_2\,
      CO(0) => \channel_6_dutycycle_o_reg[11]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_6_dutycycle_o_reg[11]_i_8_n_4\,
      O(2) => \channel_6_dutycycle_o_reg[11]_i_8_n_5\,
      O(1) => \channel_6_dutycycle_o_reg[11]_i_8_n_6\,
      O(0) => \channel_6_dutycycle_o_reg[11]_i_8_n_7\,
      S(3 downto 0) => \^channel_6_dutycycle_counter_reg[16]_0\(3 downto 0)
    );
\channel_6_dutycycle_o_reg[11]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o_reg[11]_i_30_n_0\,
      CO(3) => \channel_6_dutycycle_o_reg[11]_i_9_n_0\,
      CO(2) => \channel_6_dutycycle_o_reg[11]_i_9_n_1\,
      CO(1) => \channel_6_dutycycle_o_reg[11]_i_9_n_2\,
      CO(0) => \channel_6_dutycycle_o_reg[11]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => channel_6_timeout_counter_reg(19),
      DI(0) => channel_6_timeout_counter_reg(17),
      O(3 downto 0) => \NLW_channel_6_dutycycle_o_reg[11]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_6_dutycycle_o[11]_i_31_n_0\,
      S(2) => \channel_6_dutycycle_o[11]_i_32_n_0\,
      S(1) => \channel_6_dutycycle_o[11]_i_33_n_0\,
      S(0) => \channel_6_dutycycle_o[11]_i_34_n_0\
    );
\channel_6_dutycycle_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_6_dutycycle_o[11]_i_2_n_0\,
      D => \channel_6_dutycycle_o[1]_i_1_n_0\,
      Q => \channel_6_dutycycle_o_reg[11]_0\(1),
      R => \channel_6_dutycycle_o[11]_i_1_n_0\
    );
\channel_6_dutycycle_o_reg[1]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o_reg[1]_i_3_0\(0),
      CO(3) => \channel_6_dutycycle_o_reg[1]_i_12_n_0\,
      CO(2) => \channel_6_dutycycle_o_reg[1]_i_12_n_1\,
      CO(1) => \channel_6_dutycycle_o_reg[1]_i_12_n_2\,
      CO(0) => \channel_6_dutycycle_o_reg[1]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => channel_6_dutycycle_counter_reg(0),
      DI(2 downto 0) => \^channel_6_dutycycle_counter_reg[10]_0\(2 downto 0),
      O(3 downto 0) => \NLW_channel_6_dutycycle_o_reg[1]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_6_dutycycle_o[1]_i_26_n_0\,
      S(2 downto 0) => \channel_6_dutycycle_o_reg[1]_i_3_1\(2 downto 0)
    );
\channel_6_dutycycle_o_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o_reg[1]_i_3_n_0\,
      CO(3) => \channel_6_dutycycle_o_reg[1]_i_2_n_0\,
      CO(2) => \channel_6_dutycycle_o_reg[1]_i_2_n_1\,
      CO(1) => \channel_6_dutycycle_o_reg[1]_i_2_n_2\,
      CO(0) => \channel_6_dutycycle_o_reg[1]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_6_dutycycle_o[1]_i_4_n_0\,
      DI(2) => \channel_6_dutycycle_o[1]_i_5_n_0\,
      DI(1) => \channel_6_dutycycle_o[1]_i_6_n_0\,
      DI(0) => \channel_6_dutycycle_o[1]_i_7_n_0\,
      O(3) => \^channel_6_dutycycle_counter_reg[11]_0\(0),
      O(2) => \^channel_6_dutycycle_counter_reg[7]_0\(0),
      O(1 downto 0) => \NLW_channel_6_dutycycle_o_reg[1]_i_2_O_UNCONNECTED\(1 downto 0),
      S(3) => \channel_6_dutycycle_o[1]_i_8_n_0\,
      S(2) => \channel_6_dutycycle_o[1]_i_9_n_0\,
      S(1) => \channel_6_dutycycle_o[1]_i_10_n_0\,
      S(0) => \channel_6_dutycycle_o[1]_i_11_n_0\
    );
\channel_6_dutycycle_o_reg[1]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o_reg[1]_i_24_n_0\,
      CO(3) => \channel_6_dutycycle_o_reg[1]_i_21_n_0\,
      CO(2) => \channel_6_dutycycle_o_reg[1]_i_21_n_1\,
      CO(1) => \channel_6_dutycycle_o_reg[1]_i_21_n_2\,
      CO(0) => \channel_6_dutycycle_o_reg[1]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \channel_6_dutycycle_o[1]_i_31_n_0\,
      DI(2) => \channel_6_dutycycle_o[1]_i_32_n_0\,
      DI(1) => \channel_6_dutycycle_o[1]_i_33_n_0\,
      DI(0) => \channel_6_dutycycle_o[1]_i_34_n_0\,
      O(3) => \channel_6_dutycycle_o_reg[1]_i_21_n_4\,
      O(2) => \channel_6_dutycycle_o_reg[1]_i_21_n_5\,
      O(1) => \channel_6_dutycycle_o_reg[1]_i_21_n_6\,
      O(0) => \channel_6_dutycycle_o_reg[1]_i_21_n_7\,
      S(3) => \channel_6_dutycycle_o[1]_i_35_n_0\,
      S(2) => \channel_6_dutycycle_o[1]_i_36_n_0\,
      S(1) => \channel_6_dutycycle_o[1]_i_37_n_0\,
      S(0) => \channel_6_dutycycle_o[1]_i_38_n_0\
    );
\channel_6_dutycycle_o_reg[1]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o_reg[1]_i_30_n_0\,
      CO(3) => \channel_6_dutycycle_o_reg[1]_i_22_n_0\,
      CO(2) => \channel_6_dutycycle_o_reg[1]_i_22_n_1\,
      CO(1) => \channel_6_dutycycle_o_reg[1]_i_22_n_2\,
      CO(0) => \channel_6_dutycycle_o_reg[1]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \channel_6_dutycycle_o[1]_i_39_n_0\,
      DI(2) => \channel_6_dutycycle_o[1]_i_40_n_0\,
      DI(1) => \channel_6_dutycycle_o[1]_i_41_n_0\,
      DI(0) => \channel_6_dutycycle_o[1]_i_42_n_0\,
      O(3) => \channel_6_dutycycle_o_reg[1]_i_22_n_4\,
      O(2) => \channel_6_dutycycle_o_reg[1]_i_22_n_5\,
      O(1) => \channel_6_dutycycle_o_reg[1]_i_22_n_6\,
      O(0) => \channel_6_dutycycle_o_reg[1]_i_22_n_7\,
      S(3) => \channel_6_dutycycle_o[1]_i_43_n_0\,
      S(2) => \channel_6_dutycycle_o[1]_i_44_n_0\,
      S(1) => \channel_6_dutycycle_o[1]_i_45_n_0\,
      S(0) => \channel_6_dutycycle_o[1]_i_46_n_0\
    );
\channel_6_dutycycle_o_reg[1]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o_reg[1]_i_25_n_0\,
      CO(3) => \channel_6_dutycycle_o_reg[1]_i_24_n_0\,
      CO(2) => \channel_6_dutycycle_o_reg[1]_i_24_n_1\,
      CO(1) => \channel_6_dutycycle_o_reg[1]_i_24_n_2\,
      CO(0) => \channel_6_dutycycle_o_reg[1]_i_24_n_3\,
      CYINIT => '0',
      DI(3) => \channel_6_dutycycle_o[1]_i_52_n_0\,
      DI(2) => \channel_6_dutycycle_o[1]_i_53_n_0\,
      DI(1) => \channel_6_dutycycle_o[1]_i_54_n_0\,
      DI(0) => \channel_6_dutycycle_o[1]_i_55_n_0\,
      O(3) => \channel_6_dutycycle_o_reg[1]_i_24_n_4\,
      O(2) => \channel_6_dutycycle_o_reg[1]_i_24_n_5\,
      O(1) => \channel_6_dutycycle_o_reg[1]_i_24_n_6\,
      O(0) => \^channel_6_dutycycle_counter_reg[10]_0\(2),
      S(3) => \channel_6_dutycycle_o[1]_i_56_n_0\,
      S(2) => \channel_6_dutycycle_o[1]_i_57_n_0\,
      S(1) => \channel_6_dutycycle_o[1]_i_58_n_0\,
      S(0) => \channel_6_dutycycle_o[1]_i_59_n_0\
    );
\channel_6_dutycycle_o_reg[1]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o_reg[1]_i_47_n_0\,
      CO(3) => \channel_6_dutycycle_o_reg[1]_i_25_n_0\,
      CO(2) => \channel_6_dutycycle_o_reg[1]_i_25_n_1\,
      CO(1) => \channel_6_dutycycle_o_reg[1]_i_25_n_2\,
      CO(0) => \channel_6_dutycycle_o_reg[1]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \channel_6_dutycycle_o[1]_i_60_n_0\,
      DI(2) => \channel_6_dutycycle_o[1]_i_61_n_0\,
      DI(1) => \channel_6_dutycycle_o[1]_i_62_n_0\,
      DI(0) => \channel_6_dutycycle_o[1]_i_63_n_0\,
      O(3 downto 2) => \^channel_6_dutycycle_counter_reg[10]_0\(1 downto 0),
      O(1 downto 0) => \channel_6_dutycycle_counter_reg[6]_0\(3 downto 2),
      S(3) => \channel_6_dutycycle_o[1]_i_64_n_0\,
      S(2) => \channel_6_dutycycle_o[1]_i_65_n_0\,
      S(1) => \channel_6_dutycycle_o[1]_i_66_n_0\,
      S(0) => \channel_6_dutycycle_o[1]_i_67_n_0\
    );
\channel_6_dutycycle_o_reg[1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o_reg[1]_i_12_n_0\,
      CO(3) => \channel_6_dutycycle_o_reg[1]_i_3_n_0\,
      CO(2) => \channel_6_dutycycle_o_reg[1]_i_3_n_1\,
      CO(1) => \channel_6_dutycycle_o_reg[1]_i_3_n_2\,
      CO(0) => \channel_6_dutycycle_o_reg[1]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \channel_6_dutycycle_o[1]_i_13_n_0\,
      DI(2) => \channel_6_dutycycle_o[1]_i_14_n_0\,
      DI(1) => \channel_6_dutycycle_o[1]_i_15_n_0\,
      DI(0) => \channel_6_dutycycle_o[1]_i_16_n_0\,
      O(3 downto 0) => \NLW_channel_6_dutycycle_o_reg[1]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_6_dutycycle_o[1]_i_17_n_0\,
      S(2) => \channel_6_dutycycle_o[1]_i_18_n_0\,
      S(1) => \channel_6_dutycycle_o[1]_i_19_n_0\,
      S(0) => \channel_6_dutycycle_o[1]_i_20_n_0\
    );
\channel_6_dutycycle_o_reg[1]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o_reg[1]_i_68_n_0\,
      CO(3) => \channel_6_dutycycle_o_reg[1]_i_30_n_0\,
      CO(2) => \channel_6_dutycycle_o_reg[1]_i_30_n_1\,
      CO(1) => \channel_6_dutycycle_o_reg[1]_i_30_n_2\,
      CO(0) => \channel_6_dutycycle_o_reg[1]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \channel_6_dutycycle_o[1]_i_69_n_0\,
      DI(2) => \channel_6_dutycycle_o[1]_i_70_n_0\,
      DI(1 downto 0) => channel_6_dutycycle_counter_reg(3 downto 2),
      O(3) => \channel_6_dutycycle_o_reg[1]_i_30_n_4\,
      O(2 downto 0) => \channel_6_dutycycle_counter_reg[3]_0\(2 downto 0),
      S(3) => \channel_6_dutycycle_o[1]_i_71_n_0\,
      S(2) => \channel_6_dutycycle_o[1]_i_72_n_0\,
      S(1) => \channel_6_dutycycle_o[1]_i_73_n_0\,
      S(0) => \channel_6_dutycycle_o[1]_i_74_n_0\
    );
\channel_6_dutycycle_o_reg[1]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_6_dutycycle_o_reg[1]_i_47_n_0\,
      CO(2) => \channel_6_dutycycle_o_reg[1]_i_47_n_1\,
      CO(1) => \channel_6_dutycycle_o_reg[1]_i_47_n_2\,
      CO(0) => \channel_6_dutycycle_o_reg[1]_i_47_n_3\,
      CYINIT => '0',
      DI(3) => \channel_6_dutycycle_o[1]_i_75_n_0\,
      DI(2) => \channel_6_dutycycle_o[1]_i_76_n_0\,
      DI(1) => \channel_6_dutycycle_o[1]_i_77_n_0\,
      DI(0) => '0',
      O(3 downto 2) => \channel_6_dutycycle_counter_reg[6]_0\(1 downto 0),
      O(1 downto 0) => \NLW_channel_6_dutycycle_o_reg[1]_i_47_O_UNCONNECTED\(1 downto 0),
      S(3) => \channel_6_dutycycle_o[1]_i_78_n_0\,
      S(2) => \channel_6_dutycycle_o[1]_i_79_n_0\,
      S(1) => \channel_6_dutycycle_o[1]_i_80_n_0\,
      S(0) => \channel_6_dutycycle_o[1]_i_81_n_0\
    );
\channel_6_dutycycle_o_reg[1]_i_68\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_6_dutycycle_o_reg[1]_i_68_n_0\,
      CO(2) => \channel_6_dutycycle_o_reg[1]_i_68_n_1\,
      CO(1) => \channel_6_dutycycle_o_reg[1]_i_68_n_2\,
      CO(0) => \channel_6_dutycycle_o_reg[1]_i_68_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => channel_6_dutycycle_counter_reg(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3 downto 0) => \channel_6_dutycycle_counter_reg[1]_0\(3 downto 0),
      S(3) => \channel_6_dutycycle_o[1]_i_82_n_0\,
      S(2) => \channel_6_dutycycle_o[1]_i_83_n_0\,
      S(1) => \channel_6_dutycycle_o[1]_i_84_n_0\,
      S(0) => channel_6_dutycycle_counter_reg(0)
    );
\channel_6_dutycycle_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_6_dutycycle_o[11]_i_2_n_0\,
      D => \channel_6_dutycycle_o[2]_i_1_n_0\,
      Q => \channel_6_dutycycle_o_reg[11]_0\(2),
      R => \channel_6_dutycycle_o[11]_i_1_n_0\
    );
\channel_6_dutycycle_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_6_dutycycle_o[11]_i_2_n_0\,
      D => \channel_6_dutycycle_o[3]_i_1_n_0\,
      Q => \channel_6_dutycycle_o_reg[11]_0\(3),
      R => \channel_6_dutycycle_o[11]_i_1_n_0\
    );
\channel_6_dutycycle_o_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_6_dutycycle_o_reg[3]_i_2_n_0\,
      CO(2) => \channel_6_dutycycle_o_reg[3]_i_2_n_1\,
      CO(1) => \channel_6_dutycycle_o_reg[3]_i_2_n_2\,
      CO(0) => \channel_6_dutycycle_o_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \channel_6_dutycycle_o_reg[3]_i_2_n_4\,
      O(2) => \channel_6_dutycycle_o_reg[3]_i_2_n_5\,
      O(1) => \channel_6_dutycycle_o_reg[3]_i_2_n_6\,
      O(0) => \channel_6_dutycycle_o_reg[3]_i_2_n_7\,
      S(3 downto 1) => \^channel_6_dutycycle_counter_reg[11]_0\(2 downto 0),
      S(0) => \channel_6_dutycycle_o[3]_i_3_n_0\
    );
\channel_6_dutycycle_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_6_dutycycle_o[11]_i_2_n_0\,
      D => \channel_6_dutycycle_o[4]_i_1_n_0\,
      Q => \channel_6_dutycycle_o_reg[11]_0\(4),
      R => \channel_6_dutycycle_o[11]_i_1_n_0\
    );
\channel_6_dutycycle_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_6_dutycycle_o[11]_i_2_n_0\,
      D => \channel_6_dutycycle_o[5]_i_1_n_0\,
      Q => \channel_6_dutycycle_o_reg[11]_0\(5),
      R => \channel_6_dutycycle_o[11]_i_1_n_0\
    );
\channel_6_dutycycle_o_reg[5]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o_reg[1]_i_21_n_0\,
      CO(3) => \channel_6_dutycycle_o_reg[5]_i_11_n_0\,
      CO(2) => \channel_6_dutycycle_o_reg[5]_i_11_n_1\,
      CO(1) => \channel_6_dutycycle_o_reg[5]_i_11_n_2\,
      CO(0) => \channel_6_dutycycle_o_reg[5]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => channel_6_dutycycle_counter_reg(16),
      DI(2) => \channel_6_dutycycle_o[5]_i_13_n_0\,
      DI(1) => \channel_6_dutycycle_o[5]_i_14_n_0\,
      DI(0) => \channel_6_dutycycle_o[5]_i_15_n_0\,
      O(3) => \channel_6_dutycycle_o_reg[5]_i_11_n_4\,
      O(2) => \channel_6_dutycycle_o_reg[5]_i_11_n_5\,
      O(1) => \channel_6_dutycycle_o_reg[5]_i_11_n_6\,
      O(0) => \channel_6_dutycycle_o_reg[5]_i_11_n_7\,
      S(3) => \channel_6_dutycycle_o[5]_i_16_n_0\,
      S(2) => \channel_6_dutycycle_o[5]_i_17_n_0\,
      S(1) => \channel_6_dutycycle_o[5]_i_18_n_0\,
      S(0) => \channel_6_dutycycle_o[5]_i_19_n_0\
    );
\channel_6_dutycycle_o_reg[5]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o_reg[1]_i_22_n_0\,
      CO(3) => \channel_6_dutycycle_o_reg[5]_i_12_n_0\,
      CO(2) => \channel_6_dutycycle_o_reg[5]_i_12_n_1\,
      CO(1) => \channel_6_dutycycle_o_reg[5]_i_12_n_2\,
      CO(0) => \channel_6_dutycycle_o_reg[5]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \channel_6_dutycycle_o[5]_i_20_n_0\,
      DI(2) => \channel_6_dutycycle_o[5]_i_21_n_0\,
      DI(1) => \channel_6_dutycycle_o[5]_i_22_n_0\,
      DI(0) => \channel_6_dutycycle_o[5]_i_23_n_0\,
      O(3) => \channel_6_dutycycle_o_reg[5]_i_12_n_4\,
      O(2) => \channel_6_dutycycle_o_reg[5]_i_12_n_5\,
      O(1) => \channel_6_dutycycle_o_reg[5]_i_12_n_6\,
      O(0) => \channel_6_dutycycle_o_reg[5]_i_12_n_7\,
      S(3) => \channel_6_dutycycle_o[5]_i_24_n_0\,
      S(2) => \channel_6_dutycycle_o[5]_i_25_n_0\,
      S(1) => \channel_6_dutycycle_o[5]_i_26_n_0\,
      S(0) => \channel_6_dutycycle_o[5]_i_27_n_0\
    );
\channel_6_dutycycle_o_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o_reg[1]_i_2_n_0\,
      CO(3) => \channel_6_dutycycle_o_reg[5]_i_2_n_0\,
      CO(2) => \channel_6_dutycycle_o_reg[5]_i_2_n_1\,
      CO(1) => \channel_6_dutycycle_o_reg[5]_i_2_n_2\,
      CO(0) => \channel_6_dutycycle_o_reg[5]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_6_dutycycle_o[5]_i_3_n_0\,
      DI(2) => \channel_6_dutycycle_o[5]_i_4_n_0\,
      DI(1) => \channel_6_dutycycle_o[5]_i_5_n_0\,
      DI(0) => \channel_6_dutycycle_o[5]_i_6_n_0\,
      O(3 downto 2) => \^channel_6_dutycycle_counter_reg[15]_0\(1 downto 0),
      O(1 downto 0) => \^channel_6_dutycycle_counter_reg[11]_0\(2 downto 1),
      S(3) => \channel_6_dutycycle_o[5]_i_7_n_0\,
      S(2) => \channel_6_dutycycle_o[5]_i_8_n_0\,
      S(1) => \channel_6_dutycycle_o[5]_i_9_n_0\,
      S(0) => \channel_6_dutycycle_o[5]_i_10_n_0\
    );
\channel_6_dutycycle_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_6_dutycycle_o[11]_i_2_n_0\,
      D => \channel_6_dutycycle_o[6]_i_1_n_0\,
      Q => \channel_6_dutycycle_o_reg[11]_0\(6),
      R => \channel_6_dutycycle_o[11]_i_1_n_0\
    );
\channel_6_dutycycle_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_6_dutycycle_o[11]_i_2_n_0\,
      D => \channel_6_dutycycle_o[7]_i_1_n_0\,
      Q => \channel_6_dutycycle_o_reg[11]_0\(7),
      R => \channel_6_dutycycle_o[11]_i_1_n_0\
    );
\channel_6_dutycycle_o_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o_reg[3]_i_2_n_0\,
      CO(3) => \channel_6_dutycycle_o_reg[7]_i_2_n_0\,
      CO(2) => \channel_6_dutycycle_o_reg[7]_i_2_n_1\,
      CO(1) => \channel_6_dutycycle_o_reg[7]_i_2_n_2\,
      CO(0) => \channel_6_dutycycle_o_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_6_dutycycle_o_reg[7]_i_2_n_4\,
      O(2) => \channel_6_dutycycle_o_reg[7]_i_2_n_5\,
      O(1) => \channel_6_dutycycle_o_reg[7]_i_2_n_6\,
      O(0) => \channel_6_dutycycle_o_reg[7]_i_2_n_7\,
      S(3 downto 0) => \^channel_6_dutycycle_counter_reg[15]_0\(3 downto 0)
    );
\channel_6_dutycycle_o_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_6_dutycycle_o[11]_i_2_n_0\,
      D => \channel_6_dutycycle_o[8]_i_1_n_0\,
      Q => \channel_6_dutycycle_o_reg[11]_0\(8),
      R => \channel_6_dutycycle_o[11]_i_1_n_0\
    );
\channel_6_dutycycle_o_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_6_dutycycle_o[11]_i_2_n_0\,
      D => \channel_6_dutycycle_o[9]_i_1_n_0\,
      Q => \channel_6_dutycycle_o_reg[11]_0\(9),
      R => \channel_6_dutycycle_o[11]_i_1_n_0\
    );
\channel_6_dutycycle_o_reg[9]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o_reg[5]_i_12_n_0\,
      CO(3) => \channel_6_dutycycle_o_reg[9]_i_11_n_0\,
      CO(2) => \channel_6_dutycycle_o_reg[9]_i_11_n_1\,
      CO(1) => \channel_6_dutycycle_o_reg[9]_i_11_n_2\,
      CO(0) => \channel_6_dutycycle_o_reg[9]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \channel_6_dutycycle_o[9]_i_12_n_0\,
      DI(2) => \channel_6_dutycycle_o[9]_i_13_n_0\,
      DI(1) => \channel_6_dutycycle_o[9]_i_14_n_0\,
      DI(0) => \channel_6_dutycycle_o[9]_i_15_n_0\,
      O(3) => \channel_6_dutycycle_o_reg[9]_i_11_n_4\,
      O(2) => \channel_6_dutycycle_o_reg[9]_i_11_n_5\,
      O(1) => \channel_6_dutycycle_o_reg[9]_i_11_n_6\,
      O(0) => \channel_6_dutycycle_o_reg[9]_i_11_n_7\,
      S(3) => \channel_6_dutycycle_o[9]_i_16_n_0\,
      S(2) => \channel_6_dutycycle_o[9]_i_17_n_0\,
      S(1) => \channel_6_dutycycle_o[9]_i_18_n_0\,
      S(0) => \channel_6_dutycycle_o[9]_i_19_n_0\
    );
\channel_6_dutycycle_o_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o_reg[5]_i_2_n_0\,
      CO(3) => \channel_6_dutycycle_o_reg[9]_i_2_n_0\,
      CO(2) => \channel_6_dutycycle_o_reg[9]_i_2_n_1\,
      CO(1) => \channel_6_dutycycle_o_reg[9]_i_2_n_2\,
      CO(0) => \channel_6_dutycycle_o_reg[9]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_6_dutycycle_o[9]_i_3_n_0\,
      DI(2) => \channel_6_dutycycle_o[9]_i_4_n_0\,
      DI(1) => \channel_6_dutycycle_o[9]_i_5_n_0\,
      DI(0) => \channel_6_dutycycle_o[9]_i_6_n_0\,
      O(3 downto 2) => \^channel_6_dutycycle_counter_reg[16]_0\(1 downto 0),
      O(1 downto 0) => \^channel_6_dutycycle_counter_reg[15]_0\(3 downto 2),
      S(3) => \channel_6_dutycycle_o[9]_i_7_n_0\,
      S(2) => \channel_6_dutycycle_o[9]_i_8_n_0\,
      S(1) => \channel_6_dutycycle_o[9]_i_9_n_0\,
      S(0) => \channel_6_dutycycle_o[9]_i_10_n_0\
    );
channel_6_stage_1_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => channel_6_i,
      Q => channel_6_stage_1,
      R => '0'
    );
channel_6_stage_2_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => channel_6_stage_1,
      Q => channel_6_stage_2,
      R => '0'
    );
\channel_6_timeout_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_6_stage_1,
      I1 => channel_6_stage_2,
      O => channel_6_dutycycle_counter0
    );
\channel_6_timeout_counter[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1011"
    )
        port map (
      I0 => channel_6_i,
      I1 => \channel_6_dutycycle_o_reg[11]_i_4_n_0\,
      I2 => channel_6_stage_1,
      I3 => channel_6_stage_2,
      O => \channel_6_timeout_counter[0]_i_2_n_0\
    );
\channel_6_timeout_counter[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_6_timeout_counter_reg(0),
      O => \channel_6_timeout_counter[0]_i_4_n_0\
    );
\channel_6_timeout_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_timeout_counter[0]_i_2_n_0\,
      D => \channel_6_timeout_counter_reg[0]_i_3_n_7\,
      Q => channel_6_timeout_counter_reg(0),
      R => channel_6_dutycycle_counter0
    );
\channel_6_timeout_counter_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_6_timeout_counter_reg[0]_i_3_n_0\,
      CO(2) => \channel_6_timeout_counter_reg[0]_i_3_n_1\,
      CO(1) => \channel_6_timeout_counter_reg[0]_i_3_n_2\,
      CO(0) => \channel_6_timeout_counter_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \channel_6_timeout_counter_reg[0]_i_3_n_4\,
      O(2) => \channel_6_timeout_counter_reg[0]_i_3_n_5\,
      O(1) => \channel_6_timeout_counter_reg[0]_i_3_n_6\,
      O(0) => \channel_6_timeout_counter_reg[0]_i_3_n_7\,
      S(3 downto 1) => channel_6_timeout_counter_reg(3 downto 1),
      S(0) => \channel_6_timeout_counter[0]_i_4_n_0\
    );
\channel_6_timeout_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_timeout_counter[0]_i_2_n_0\,
      D => \channel_6_timeout_counter_reg[8]_i_1_n_5\,
      Q => channel_6_timeout_counter_reg(10),
      R => channel_6_dutycycle_counter0
    );
\channel_6_timeout_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_timeout_counter[0]_i_2_n_0\,
      D => \channel_6_timeout_counter_reg[8]_i_1_n_4\,
      Q => channel_6_timeout_counter_reg(11),
      R => channel_6_dutycycle_counter0
    );
\channel_6_timeout_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_timeout_counter[0]_i_2_n_0\,
      D => \channel_6_timeout_counter_reg[12]_i_1_n_7\,
      Q => channel_6_timeout_counter_reg(12),
      R => channel_6_dutycycle_counter0
    );
\channel_6_timeout_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_timeout_counter_reg[8]_i_1_n_0\,
      CO(3) => \channel_6_timeout_counter_reg[12]_i_1_n_0\,
      CO(2) => \channel_6_timeout_counter_reg[12]_i_1_n_1\,
      CO(1) => \channel_6_timeout_counter_reg[12]_i_1_n_2\,
      CO(0) => \channel_6_timeout_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_6_timeout_counter_reg[12]_i_1_n_4\,
      O(2) => \channel_6_timeout_counter_reg[12]_i_1_n_5\,
      O(1) => \channel_6_timeout_counter_reg[12]_i_1_n_6\,
      O(0) => \channel_6_timeout_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => channel_6_timeout_counter_reg(15 downto 12)
    );
\channel_6_timeout_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_timeout_counter[0]_i_2_n_0\,
      D => \channel_6_timeout_counter_reg[12]_i_1_n_6\,
      Q => channel_6_timeout_counter_reg(13),
      R => channel_6_dutycycle_counter0
    );
\channel_6_timeout_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_timeout_counter[0]_i_2_n_0\,
      D => \channel_6_timeout_counter_reg[12]_i_1_n_5\,
      Q => channel_6_timeout_counter_reg(14),
      R => channel_6_dutycycle_counter0
    );
\channel_6_timeout_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_timeout_counter[0]_i_2_n_0\,
      D => \channel_6_timeout_counter_reg[12]_i_1_n_4\,
      Q => channel_6_timeout_counter_reg(15),
      R => channel_6_dutycycle_counter0
    );
\channel_6_timeout_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_timeout_counter[0]_i_2_n_0\,
      D => \channel_6_timeout_counter_reg[16]_i_1_n_7\,
      Q => channel_6_timeout_counter_reg(16),
      R => channel_6_dutycycle_counter0
    );
\channel_6_timeout_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_timeout_counter_reg[12]_i_1_n_0\,
      CO(3) => \channel_6_timeout_counter_reg[16]_i_1_n_0\,
      CO(2) => \channel_6_timeout_counter_reg[16]_i_1_n_1\,
      CO(1) => \channel_6_timeout_counter_reg[16]_i_1_n_2\,
      CO(0) => \channel_6_timeout_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_6_timeout_counter_reg[16]_i_1_n_4\,
      O(2) => \channel_6_timeout_counter_reg[16]_i_1_n_5\,
      O(1) => \channel_6_timeout_counter_reg[16]_i_1_n_6\,
      O(0) => \channel_6_timeout_counter_reg[16]_i_1_n_7\,
      S(3 downto 0) => channel_6_timeout_counter_reg(19 downto 16)
    );
\channel_6_timeout_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_timeout_counter[0]_i_2_n_0\,
      D => \channel_6_timeout_counter_reg[16]_i_1_n_6\,
      Q => channel_6_timeout_counter_reg(17),
      R => channel_6_dutycycle_counter0
    );
\channel_6_timeout_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_timeout_counter[0]_i_2_n_0\,
      D => \channel_6_timeout_counter_reg[16]_i_1_n_5\,
      Q => channel_6_timeout_counter_reg(18),
      R => channel_6_dutycycle_counter0
    );
\channel_6_timeout_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_timeout_counter[0]_i_2_n_0\,
      D => \channel_6_timeout_counter_reg[16]_i_1_n_4\,
      Q => channel_6_timeout_counter_reg(19),
      R => channel_6_dutycycle_counter0
    );
\channel_6_timeout_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_timeout_counter[0]_i_2_n_0\,
      D => \channel_6_timeout_counter_reg[0]_i_3_n_6\,
      Q => channel_6_timeout_counter_reg(1),
      R => channel_6_dutycycle_counter0
    );
\channel_6_timeout_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_timeout_counter[0]_i_2_n_0\,
      D => \channel_6_timeout_counter_reg[20]_i_1_n_7\,
      Q => channel_6_timeout_counter_reg(20),
      R => channel_6_dutycycle_counter0
    );
\channel_6_timeout_counter_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_timeout_counter_reg[16]_i_1_n_0\,
      CO(3) => \channel_6_timeout_counter_reg[20]_i_1_n_0\,
      CO(2) => \channel_6_timeout_counter_reg[20]_i_1_n_1\,
      CO(1) => \channel_6_timeout_counter_reg[20]_i_1_n_2\,
      CO(0) => \channel_6_timeout_counter_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_6_timeout_counter_reg[20]_i_1_n_4\,
      O(2) => \channel_6_timeout_counter_reg[20]_i_1_n_5\,
      O(1) => \channel_6_timeout_counter_reg[20]_i_1_n_6\,
      O(0) => \channel_6_timeout_counter_reg[20]_i_1_n_7\,
      S(3 downto 0) => channel_6_timeout_counter_reg(23 downto 20)
    );
\channel_6_timeout_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_timeout_counter[0]_i_2_n_0\,
      D => \channel_6_timeout_counter_reg[20]_i_1_n_6\,
      Q => channel_6_timeout_counter_reg(21),
      R => channel_6_dutycycle_counter0
    );
\channel_6_timeout_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_timeout_counter[0]_i_2_n_0\,
      D => \channel_6_timeout_counter_reg[20]_i_1_n_5\,
      Q => channel_6_timeout_counter_reg(22),
      R => channel_6_dutycycle_counter0
    );
\channel_6_timeout_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_timeout_counter[0]_i_2_n_0\,
      D => \channel_6_timeout_counter_reg[20]_i_1_n_4\,
      Q => channel_6_timeout_counter_reg(23),
      R => channel_6_dutycycle_counter0
    );
\channel_6_timeout_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_timeout_counter[0]_i_2_n_0\,
      D => \channel_6_timeout_counter_reg[24]_i_1_n_7\,
      Q => channel_6_timeout_counter_reg(24),
      R => channel_6_dutycycle_counter0
    );
\channel_6_timeout_counter_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_timeout_counter_reg[20]_i_1_n_0\,
      CO(3) => \channel_6_timeout_counter_reg[24]_i_1_n_0\,
      CO(2) => \channel_6_timeout_counter_reg[24]_i_1_n_1\,
      CO(1) => \channel_6_timeout_counter_reg[24]_i_1_n_2\,
      CO(0) => \channel_6_timeout_counter_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_6_timeout_counter_reg[24]_i_1_n_4\,
      O(2) => \channel_6_timeout_counter_reg[24]_i_1_n_5\,
      O(1) => \channel_6_timeout_counter_reg[24]_i_1_n_6\,
      O(0) => \channel_6_timeout_counter_reg[24]_i_1_n_7\,
      S(3 downto 0) => channel_6_timeout_counter_reg(27 downto 24)
    );
\channel_6_timeout_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_timeout_counter[0]_i_2_n_0\,
      D => \channel_6_timeout_counter_reg[24]_i_1_n_6\,
      Q => channel_6_timeout_counter_reg(25),
      R => channel_6_dutycycle_counter0
    );
\channel_6_timeout_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_timeout_counter[0]_i_2_n_0\,
      D => \channel_6_timeout_counter_reg[24]_i_1_n_5\,
      Q => channel_6_timeout_counter_reg(26),
      R => channel_6_dutycycle_counter0
    );
\channel_6_timeout_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_timeout_counter[0]_i_2_n_0\,
      D => \channel_6_timeout_counter_reg[24]_i_1_n_4\,
      Q => channel_6_timeout_counter_reg(27),
      R => channel_6_dutycycle_counter0
    );
\channel_6_timeout_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_timeout_counter[0]_i_2_n_0\,
      D => \channel_6_timeout_counter_reg[28]_i_1_n_7\,
      Q => channel_6_timeout_counter_reg(28),
      R => channel_6_dutycycle_counter0
    );
\channel_6_timeout_counter_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_timeout_counter_reg[24]_i_1_n_0\,
      CO(3) => \NLW_channel_6_timeout_counter_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \channel_6_timeout_counter_reg[28]_i_1_n_1\,
      CO(1) => \channel_6_timeout_counter_reg[28]_i_1_n_2\,
      CO(0) => \channel_6_timeout_counter_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_6_timeout_counter_reg[28]_i_1_n_4\,
      O(2) => \channel_6_timeout_counter_reg[28]_i_1_n_5\,
      O(1) => \channel_6_timeout_counter_reg[28]_i_1_n_6\,
      O(0) => \channel_6_timeout_counter_reg[28]_i_1_n_7\,
      S(3 downto 0) => channel_6_timeout_counter_reg(31 downto 28)
    );
\channel_6_timeout_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_timeout_counter[0]_i_2_n_0\,
      D => \channel_6_timeout_counter_reg[28]_i_1_n_6\,
      Q => channel_6_timeout_counter_reg(29),
      R => channel_6_dutycycle_counter0
    );
\channel_6_timeout_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_timeout_counter[0]_i_2_n_0\,
      D => \channel_6_timeout_counter_reg[0]_i_3_n_5\,
      Q => channel_6_timeout_counter_reg(2),
      R => channel_6_dutycycle_counter0
    );
\channel_6_timeout_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_timeout_counter[0]_i_2_n_0\,
      D => \channel_6_timeout_counter_reg[28]_i_1_n_5\,
      Q => channel_6_timeout_counter_reg(30),
      R => channel_6_dutycycle_counter0
    );
\channel_6_timeout_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_timeout_counter[0]_i_2_n_0\,
      D => \channel_6_timeout_counter_reg[28]_i_1_n_4\,
      Q => channel_6_timeout_counter_reg(31),
      R => channel_6_dutycycle_counter0
    );
\channel_6_timeout_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_timeout_counter[0]_i_2_n_0\,
      D => \channel_6_timeout_counter_reg[0]_i_3_n_4\,
      Q => channel_6_timeout_counter_reg(3),
      R => channel_6_dutycycle_counter0
    );
\channel_6_timeout_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_timeout_counter[0]_i_2_n_0\,
      D => \channel_6_timeout_counter_reg[4]_i_1_n_7\,
      Q => channel_6_timeout_counter_reg(4),
      R => channel_6_dutycycle_counter0
    );
\channel_6_timeout_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_timeout_counter_reg[0]_i_3_n_0\,
      CO(3) => \channel_6_timeout_counter_reg[4]_i_1_n_0\,
      CO(2) => \channel_6_timeout_counter_reg[4]_i_1_n_1\,
      CO(1) => \channel_6_timeout_counter_reg[4]_i_1_n_2\,
      CO(0) => \channel_6_timeout_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_6_timeout_counter_reg[4]_i_1_n_4\,
      O(2) => \channel_6_timeout_counter_reg[4]_i_1_n_5\,
      O(1) => \channel_6_timeout_counter_reg[4]_i_1_n_6\,
      O(0) => \channel_6_timeout_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => channel_6_timeout_counter_reg(7 downto 4)
    );
\channel_6_timeout_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_timeout_counter[0]_i_2_n_0\,
      D => \channel_6_timeout_counter_reg[4]_i_1_n_6\,
      Q => channel_6_timeout_counter_reg(5),
      R => channel_6_dutycycle_counter0
    );
\channel_6_timeout_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_timeout_counter[0]_i_2_n_0\,
      D => \channel_6_timeout_counter_reg[4]_i_1_n_5\,
      Q => channel_6_timeout_counter_reg(6),
      R => channel_6_dutycycle_counter0
    );
\channel_6_timeout_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_timeout_counter[0]_i_2_n_0\,
      D => \channel_6_timeout_counter_reg[4]_i_1_n_4\,
      Q => channel_6_timeout_counter_reg(7),
      R => channel_6_dutycycle_counter0
    );
\channel_6_timeout_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_timeout_counter[0]_i_2_n_0\,
      D => \channel_6_timeout_counter_reg[8]_i_1_n_7\,
      Q => channel_6_timeout_counter_reg(8),
      R => channel_6_dutycycle_counter0
    );
\channel_6_timeout_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_timeout_counter_reg[4]_i_1_n_0\,
      CO(3) => \channel_6_timeout_counter_reg[8]_i_1_n_0\,
      CO(2) => \channel_6_timeout_counter_reg[8]_i_1_n_1\,
      CO(1) => \channel_6_timeout_counter_reg[8]_i_1_n_2\,
      CO(0) => \channel_6_timeout_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_6_timeout_counter_reg[8]_i_1_n_4\,
      O(2) => \channel_6_timeout_counter_reg[8]_i_1_n_5\,
      O(1) => \channel_6_timeout_counter_reg[8]_i_1_n_6\,
      O(0) => \channel_6_timeout_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => channel_6_timeout_counter_reg(11 downto 8)
    );
\channel_6_timeout_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_6_timeout_counter[0]_i_2_n_0\,
      D => \channel_6_timeout_counter_reg[8]_i_1_n_6\,
      Q => channel_6_timeout_counter_reg(9),
      R => channel_6_dutycycle_counter0
    );
\channel_7_dutycycle_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[11]_i_4_n_0\,
      I1 => channel_7_i,
      I2 => channel_7_stage_1,
      I3 => channel_7_stage_2,
      O => \channel_7_dutycycle_counter[0]_i_1_n_0\
    );
\channel_7_dutycycle_counter[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(0),
      O => \channel_7_dutycycle_counter[0]_i_3_n_0\
    );
\channel_7_dutycycle_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_7_dutycycle_counter_reg[0]_i_2_n_7\,
      Q => channel_7_dutycycle_counter_reg(0),
      S => channel_7_dutycycle_counter0
    );
\channel_7_dutycycle_counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_7_dutycycle_counter_reg[0]_i_2_n_0\,
      CO(2) => \channel_7_dutycycle_counter_reg[0]_i_2_n_1\,
      CO(1) => \channel_7_dutycycle_counter_reg[0]_i_2_n_2\,
      CO(0) => \channel_7_dutycycle_counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \channel_7_dutycycle_counter_reg[0]_i_2_n_4\,
      O(2) => \channel_7_dutycycle_counter_reg[0]_i_2_n_5\,
      O(1) => \channel_7_dutycycle_counter_reg[0]_i_2_n_6\,
      O(0) => \channel_7_dutycycle_counter_reg[0]_i_2_n_7\,
      S(3 downto 1) => channel_7_dutycycle_counter_reg(3 downto 1),
      S(0) => \channel_7_dutycycle_counter[0]_i_3_n_0\
    );
\channel_7_dutycycle_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_7_dutycycle_counter_reg[8]_i_1_n_5\,
      Q => channel_7_dutycycle_counter_reg(10),
      R => channel_7_dutycycle_counter0
    );
\channel_7_dutycycle_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_7_dutycycle_counter_reg[8]_i_1_n_4\,
      Q => channel_7_dutycycle_counter_reg(11),
      R => channel_7_dutycycle_counter0
    );
\channel_7_dutycycle_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_7_dutycycle_counter_reg[12]_i_1_n_7\,
      Q => channel_7_dutycycle_counter_reg(12),
      R => channel_7_dutycycle_counter0
    );
\channel_7_dutycycle_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_counter_reg[8]_i_1_n_0\,
      CO(3) => \channel_7_dutycycle_counter_reg[12]_i_1_n_0\,
      CO(2) => \channel_7_dutycycle_counter_reg[12]_i_1_n_1\,
      CO(1) => \channel_7_dutycycle_counter_reg[12]_i_1_n_2\,
      CO(0) => \channel_7_dutycycle_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_7_dutycycle_counter_reg[12]_i_1_n_4\,
      O(2) => \channel_7_dutycycle_counter_reg[12]_i_1_n_5\,
      O(1) => \channel_7_dutycycle_counter_reg[12]_i_1_n_6\,
      O(0) => \channel_7_dutycycle_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => channel_7_dutycycle_counter_reg(15 downto 12)
    );
\channel_7_dutycycle_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_7_dutycycle_counter_reg[12]_i_1_n_6\,
      Q => channel_7_dutycycle_counter_reg(13),
      R => channel_7_dutycycle_counter0
    );
\channel_7_dutycycle_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_7_dutycycle_counter_reg[12]_i_1_n_5\,
      Q => channel_7_dutycycle_counter_reg(14),
      R => channel_7_dutycycle_counter0
    );
\channel_7_dutycycle_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_7_dutycycle_counter_reg[12]_i_1_n_4\,
      Q => channel_7_dutycycle_counter_reg(15),
      R => channel_7_dutycycle_counter0
    );
\channel_7_dutycycle_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_7_dutycycle_counter_reg[16]_i_1_n_7\,
      Q => channel_7_dutycycle_counter_reg(16),
      R => channel_7_dutycycle_counter0
    );
\channel_7_dutycycle_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_counter_reg[12]_i_1_n_0\,
      CO(3 downto 1) => \NLW_channel_7_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_7_dutycycle_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_channel_7_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \channel_7_dutycycle_counter_reg[16]_i_1_n_6\,
      O(0) => \channel_7_dutycycle_counter_reg[16]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => channel_7_dutycycle_counter_reg(17 downto 16)
    );
\channel_7_dutycycle_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_7_dutycycle_counter_reg[16]_i_1_n_6\,
      Q => channel_7_dutycycle_counter_reg(17),
      R => channel_7_dutycycle_counter0
    );
\channel_7_dutycycle_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_7_dutycycle_counter_reg[0]_i_2_n_6\,
      Q => channel_7_dutycycle_counter_reg(1),
      R => channel_7_dutycycle_counter0
    );
\channel_7_dutycycle_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_7_dutycycle_counter_reg[0]_i_2_n_5\,
      Q => channel_7_dutycycle_counter_reg(2),
      R => channel_7_dutycycle_counter0
    );
\channel_7_dutycycle_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_7_dutycycle_counter_reg[0]_i_2_n_4\,
      Q => channel_7_dutycycle_counter_reg(3),
      R => channel_7_dutycycle_counter0
    );
\channel_7_dutycycle_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_7_dutycycle_counter_reg[4]_i_1_n_7\,
      Q => channel_7_dutycycle_counter_reg(4),
      R => channel_7_dutycycle_counter0
    );
\channel_7_dutycycle_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_counter_reg[0]_i_2_n_0\,
      CO(3) => \channel_7_dutycycle_counter_reg[4]_i_1_n_0\,
      CO(2) => \channel_7_dutycycle_counter_reg[4]_i_1_n_1\,
      CO(1) => \channel_7_dutycycle_counter_reg[4]_i_1_n_2\,
      CO(0) => \channel_7_dutycycle_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_7_dutycycle_counter_reg[4]_i_1_n_4\,
      O(2) => \channel_7_dutycycle_counter_reg[4]_i_1_n_5\,
      O(1) => \channel_7_dutycycle_counter_reg[4]_i_1_n_6\,
      O(0) => \channel_7_dutycycle_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => channel_7_dutycycle_counter_reg(7 downto 4)
    );
\channel_7_dutycycle_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_7_dutycycle_counter_reg[4]_i_1_n_6\,
      Q => channel_7_dutycycle_counter_reg(5),
      R => channel_7_dutycycle_counter0
    );
\channel_7_dutycycle_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_7_dutycycle_counter_reg[4]_i_1_n_5\,
      Q => channel_7_dutycycle_counter_reg(6),
      R => channel_7_dutycycle_counter0
    );
\channel_7_dutycycle_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_7_dutycycle_counter_reg[4]_i_1_n_4\,
      Q => channel_7_dutycycle_counter_reg(7),
      R => channel_7_dutycycle_counter0
    );
\channel_7_dutycycle_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_7_dutycycle_counter_reg[8]_i_1_n_7\,
      Q => channel_7_dutycycle_counter_reg(8),
      R => channel_7_dutycycle_counter0
    );
\channel_7_dutycycle_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_counter_reg[4]_i_1_n_0\,
      CO(3) => \channel_7_dutycycle_counter_reg[8]_i_1_n_0\,
      CO(2) => \channel_7_dutycycle_counter_reg[8]_i_1_n_1\,
      CO(1) => \channel_7_dutycycle_counter_reg[8]_i_1_n_2\,
      CO(0) => \channel_7_dutycycle_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_7_dutycycle_counter_reg[8]_i_1_n_4\,
      O(2) => \channel_7_dutycycle_counter_reg[8]_i_1_n_5\,
      O(1) => \channel_7_dutycycle_counter_reg[8]_i_1_n_6\,
      O(0) => \channel_7_dutycycle_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => channel_7_dutycycle_counter_reg(11 downto 8)
    );
\channel_7_dutycycle_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_7_dutycycle_counter_reg[8]_i_1_n_6\,
      Q => channel_7_dutycycle_counter_reg(9),
      R => channel_7_dutycycle_counter0
    );
\channel_7_dutycycle_o[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_7_dutycycle_counter_reg[7]_0\(0),
      I1 => \channel_7_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_7_dutycycle_counter_reg(17),
      I3 => \channel_7_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_7_dutycycle_o_reg[3]_i_2_n_7\,
      O => \channel_7_dutycycle_o[0]_i_1_n_0\
    );
\channel_7_dutycycle_o[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_7_dutycycle_counter_reg[16]_0\(2),
      I1 => \channel_7_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_7_dutycycle_counter_reg(17),
      I3 => \channel_7_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_7_dutycycle_o_reg[11]_i_8_n_5\,
      O => \channel_7_dutycycle_o[10]_i_1_n_0\
    );
\channel_7_dutycycle_o[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[11]_i_4_n_0\,
      I1 => channel_7_stage_2,
      I2 => channel_7_stage_1,
      O => \channel_7_dutycycle_o[11]_i_1_n_0\
    );
\channel_7_dutycycle_o[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_7_timeout_counter_reg(30),
      I1 => channel_7_timeout_counter_reg(31),
      O => \channel_7_dutycycle_o[11]_i_10_n_0\
    );
\channel_7_dutycycle_o[11]_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(2),
      I1 => \^channel_7_dutycycle_counter_reg[7]_0\(0),
      I2 => \^channel_7_dutycycle_counter_reg[11]_0\(0),
      I3 => channel_7_dutycycle_counter_reg(3),
      O => \channel_7_dutycycle_o[11]_i_100_n_0\
    );
\channel_7_dutycycle_o[11]_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(2),
      I1 => \^channel_7_dutycycle_counter_reg[7]_0\(0),
      O => \channel_7_dutycycle_o[11]_i_101_n_0\
    );
\channel_7_dutycycle_o[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_7_timeout_counter_reg(28),
      I1 => channel_7_timeout_counter_reg(29),
      O => \channel_7_dutycycle_o[11]_i_11_n_0\
    );
\channel_7_dutycycle_o[11]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_7_timeout_counter_reg(30),
      I1 => channel_7_timeout_counter_reg(31),
      O => \channel_7_dutycycle_o[11]_i_12_n_0\
    );
\channel_7_dutycycle_o[11]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_7_timeout_counter_reg(28),
      I1 => channel_7_timeout_counter_reg(29),
      O => \channel_7_dutycycle_o[11]_i_13_n_0\
    );
\channel_7_dutycycle_o[11]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_7_timeout_counter_reg(26),
      I1 => channel_7_timeout_counter_reg(27),
      O => \channel_7_dutycycle_o[11]_i_14_n_0\
    );
\channel_7_dutycycle_o[11]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_7_timeout_counter_reg(24),
      I1 => channel_7_timeout_counter_reg(25),
      O => \channel_7_dutycycle_o[11]_i_15_n_0\
    );
\channel_7_dutycycle_o[11]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_7_dutycycle_o_reg[11]_i_36_n_4\,
      I2 => channel_7_dutycycle_counter_reg(16),
      O => \channel_7_dutycycle_o[11]_i_16_n_0\
    );
\channel_7_dutycycle_o[11]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(17),
      I1 => \channel_7_dutycycle_o_reg[11]_i_37_n_3\,
      I2 => \channel_7_dutycycle_o_reg[11]_i_35_n_2\,
      O => \channel_7_dutycycle_o[11]_i_17_n_0\
    );
\channel_7_dutycycle_o[11]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_7_dutycycle_o[11]_i_16_n_0\,
      I1 => \channel_7_dutycycle_o_reg[11]_i_35_n_2\,
      I2 => \channel_7_dutycycle_o_reg[11]_i_37_n_3\,
      I3 => channel_7_dutycycle_counter_reg(17),
      O => \channel_7_dutycycle_o[11]_i_18_n_0\
    );
\channel_7_dutycycle_o[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_7_stage_2,
      I1 => channel_7_stage_1,
      O => \channel_7_dutycycle_o[11]_i_2_n_0\
    );
\channel_7_dutycycle_o[11]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[11]_i_6_0\(3),
      I1 => channel_7_dutycycle_counter_reg(16),
      O => \channel_7_dutycycle_o[11]_i_20_n_0\
    );
\channel_7_dutycycle_o[11]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[11]_i_6_0\(2),
      I1 => channel_7_dutycycle_counter_reg(15),
      O => \channel_7_dutycycle_o[11]_i_21_n_0\
    );
\channel_7_dutycycle_o[11]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[11]_i_6_0\(1),
      I1 => channel_7_dutycycle_counter_reg(14),
      O => \channel_7_dutycycle_o[11]_i_22_n_0\
    );
\channel_7_dutycycle_o[11]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[11]_i_6_0\(0),
      I1 => channel_7_dutycycle_counter_reg(13),
      O => \channel_7_dutycycle_o[11]_i_23_n_0\
    );
\channel_7_dutycycle_o[11]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(16),
      I1 => \channel_7_dutycycle_o_reg[11]_i_6_0\(3),
      I2 => \channel_7_dutycycle_o_reg[0]_0\(0),
      I3 => channel_7_dutycycle_counter_reg(17),
      O => \channel_7_dutycycle_o[11]_i_24_n_0\
    );
\channel_7_dutycycle_o[11]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(15),
      I1 => \channel_7_dutycycle_o_reg[11]_i_6_0\(2),
      I2 => \channel_7_dutycycle_o_reg[11]_i_6_0\(3),
      I3 => channel_7_dutycycle_counter_reg(16),
      O => \channel_7_dutycycle_o[11]_i_25_n_0\
    );
\channel_7_dutycycle_o[11]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(14),
      I1 => \channel_7_dutycycle_o_reg[11]_i_6_0\(1),
      I2 => \channel_7_dutycycle_o_reg[11]_i_6_0\(2),
      I3 => channel_7_dutycycle_counter_reg(15),
      O => \channel_7_dutycycle_o[11]_i_26_n_0\
    );
\channel_7_dutycycle_o[11]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(13),
      I1 => \channel_7_dutycycle_o_reg[11]_i_6_0\(0),
      I2 => \channel_7_dutycycle_o_reg[11]_i_6_0\(1),
      I3 => channel_7_dutycycle_counter_reg(14),
      O => \channel_7_dutycycle_o[11]_i_27_n_0\
    );
\channel_7_dutycycle_o[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_7_dutycycle_counter_reg[16]_0\(3),
      I1 => \channel_7_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_7_dutycycle_counter_reg(17),
      I3 => \channel_7_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_7_dutycycle_o_reg[11]_i_8_n_4\,
      O => \channel_7_dutycycle_o[11]_i_3_n_0\
    );
\channel_7_dutycycle_o[11]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => channel_7_timeout_counter_reg(22),
      I1 => channel_7_timeout_counter_reg(23),
      O => \channel_7_dutycycle_o[11]_i_31_n_0\
    );
\channel_7_dutycycle_o[11]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => channel_7_timeout_counter_reg(20),
      I1 => channel_7_timeout_counter_reg(21),
      O => \channel_7_dutycycle_o[11]_i_32_n_0\
    );
\channel_7_dutycycle_o[11]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_7_timeout_counter_reg(18),
      I1 => channel_7_timeout_counter_reg(19),
      O => \channel_7_dutycycle_o[11]_i_33_n_0\
    );
\channel_7_dutycycle_o[11]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_7_timeout_counter_reg(16),
      I1 => channel_7_timeout_counter_reg(17),
      O => \channel_7_dutycycle_o[11]_i_34_n_0\
    );
\channel_7_dutycycle_o[11]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[11]_i_19_0\(3),
      I1 => channel_7_dutycycle_counter_reg(12),
      O => \channel_7_dutycycle_o[11]_i_39_n_0\
    );
\channel_7_dutycycle_o[11]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[11]_i_19_0\(2),
      I1 => channel_7_dutycycle_counter_reg(11),
      O => \channel_7_dutycycle_o[11]_i_40_n_0\
    );
\channel_7_dutycycle_o[11]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[11]_i_19_0\(1),
      I1 => channel_7_dutycycle_counter_reg(10),
      O => \channel_7_dutycycle_o[11]_i_41_n_0\
    );
\channel_7_dutycycle_o[11]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[11]_i_19_0\(0),
      I1 => channel_7_dutycycle_counter_reg(9),
      O => \channel_7_dutycycle_o[11]_i_42_n_0\
    );
\channel_7_dutycycle_o[11]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(12),
      I1 => \channel_7_dutycycle_o_reg[11]_i_19_0\(3),
      I2 => \channel_7_dutycycle_o_reg[11]_i_6_0\(0),
      I3 => channel_7_dutycycle_counter_reg(13),
      O => \channel_7_dutycycle_o[11]_i_43_n_0\
    );
\channel_7_dutycycle_o[11]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(11),
      I1 => \channel_7_dutycycle_o_reg[11]_i_19_0\(2),
      I2 => \channel_7_dutycycle_o_reg[11]_i_19_0\(3),
      I3 => channel_7_dutycycle_counter_reg(12),
      O => \channel_7_dutycycle_o[11]_i_44_n_0\
    );
\channel_7_dutycycle_o[11]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(10),
      I1 => \channel_7_dutycycle_o_reg[11]_i_19_0\(1),
      I2 => \channel_7_dutycycle_o_reg[11]_i_19_0\(2),
      I3 => channel_7_dutycycle_counter_reg(11),
      O => \channel_7_dutycycle_o[11]_i_45_n_0\
    );
\channel_7_dutycycle_o[11]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(9),
      I1 => \channel_7_dutycycle_o_reg[11]_i_19_0\(0),
      I2 => \channel_7_dutycycle_o_reg[11]_i_19_0\(1),
      I3 => channel_7_dutycycle_counter_reg(10),
      O => \channel_7_dutycycle_o[11]_i_46_n_0\
    );
\channel_7_dutycycle_o[11]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => channel_7_timeout_counter_reg(12),
      I1 => channel_7_timeout_counter_reg(13),
      O => \channel_7_dutycycle_o[11]_i_57_n_0\
    );
\channel_7_dutycycle_o[11]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_7_timeout_counter_reg(10),
      I1 => channel_7_timeout_counter_reg(11),
      O => \channel_7_dutycycle_o[11]_i_58_n_0\
    );
\channel_7_dutycycle_o[11]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => channel_7_timeout_counter_reg(14),
      I1 => channel_7_timeout_counter_reg(15),
      O => \channel_7_dutycycle_o[11]_i_59_n_0\
    );
\channel_7_dutycycle_o[11]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_7_timeout_counter_reg(13),
      I1 => channel_7_timeout_counter_reg(12),
      O => \channel_7_dutycycle_o[11]_i_60_n_0\
    );
\channel_7_dutycycle_o[11]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_7_timeout_counter_reg(10),
      I1 => channel_7_timeout_counter_reg(11),
      O => \channel_7_dutycycle_o[11]_i_61_n_0\
    );
\channel_7_dutycycle_o[11]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_7_timeout_counter_reg(8),
      I1 => channel_7_timeout_counter_reg(9),
      O => \channel_7_dutycycle_o[11]_i_62_n_0\
    );
\channel_7_dutycycle_o[11]_i_63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(17),
      O => \channel_7_dutycycle_o[11]_i_63_n_0\
    );
\channel_7_dutycycle_o[11]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(17),
      I1 => channel_7_dutycycle_counter_reg(14),
      O => \channel_7_dutycycle_o[11]_i_64_n_0\
    );
\channel_7_dutycycle_o[11]_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(17),
      O => \channel_7_dutycycle_o[11]_i_65_n_0\
    );
\channel_7_dutycycle_o[11]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(16),
      I1 => channel_7_dutycycle_counter_reg(17),
      O => \channel_7_dutycycle_o[11]_i_66_n_0\
    );
\channel_7_dutycycle_o[11]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(15),
      I1 => channel_7_dutycycle_counter_reg(16),
      O => \channel_7_dutycycle_o[11]_i_67_n_0\
    );
\channel_7_dutycycle_o[11]_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(14),
      I1 => channel_7_dutycycle_counter_reg(17),
      I2 => channel_7_dutycycle_counter_reg(15),
      O => \channel_7_dutycycle_o[11]_i_68_n_0\
    );
\channel_7_dutycycle_o[11]_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[11]_i_38_0\(3),
      I1 => channel_7_dutycycle_counter_reg(8),
      O => \channel_7_dutycycle_o[11]_i_70_n_0\
    );
\channel_7_dutycycle_o[11]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[11]_i_38_0\(2),
      I1 => channel_7_dutycycle_counter_reg(7),
      O => \channel_7_dutycycle_o[11]_i_71_n_0\
    );
\channel_7_dutycycle_o[11]_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[11]_i_38_0\(1),
      I1 => channel_7_dutycycle_counter_reg(6),
      O => \channel_7_dutycycle_o[11]_i_72_n_0\
    );
\channel_7_dutycycle_o[11]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[11]_i_38_0\(0),
      I1 => channel_7_dutycycle_counter_reg(5),
      O => \channel_7_dutycycle_o[11]_i_73_n_0\
    );
\channel_7_dutycycle_o[11]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(8),
      I1 => \channel_7_dutycycle_o_reg[11]_i_38_0\(3),
      I2 => \channel_7_dutycycle_o_reg[11]_i_19_0\(0),
      I3 => channel_7_dutycycle_counter_reg(9),
      O => \channel_7_dutycycle_o[11]_i_74_n_0\
    );
\channel_7_dutycycle_o[11]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(7),
      I1 => \channel_7_dutycycle_o_reg[11]_i_38_0\(2),
      I2 => \channel_7_dutycycle_o_reg[11]_i_38_0\(3),
      I3 => channel_7_dutycycle_counter_reg(8),
      O => \channel_7_dutycycle_o[11]_i_75_n_0\
    );
\channel_7_dutycycle_o[11]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(6),
      I1 => \channel_7_dutycycle_o_reg[11]_i_38_0\(1),
      I2 => \channel_7_dutycycle_o_reg[11]_i_38_0\(2),
      I3 => channel_7_dutycycle_counter_reg(7),
      O => \channel_7_dutycycle_o[11]_i_76_n_0\
    );
\channel_7_dutycycle_o[11]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(5),
      I1 => \channel_7_dutycycle_o_reg[11]_i_38_0\(0),
      I2 => \channel_7_dutycycle_o_reg[11]_i_38_0\(1),
      I3 => channel_7_dutycycle_counter_reg(6),
      O => \channel_7_dutycycle_o[11]_i_77_n_0\
    );
\channel_7_dutycycle_o[11]_i_87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_7_timeout_counter_reg(6),
      I1 => channel_7_timeout_counter_reg(7),
      O => \channel_7_dutycycle_o[11]_i_87_n_0\
    );
\channel_7_dutycycle_o[11]_i_88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_7_timeout_counter_reg(4),
      I1 => channel_7_timeout_counter_reg(5),
      O => \channel_7_dutycycle_o[11]_i_88_n_0\
    );
\channel_7_dutycycle_o[11]_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_7_timeout_counter_reg(2),
      I1 => channel_7_timeout_counter_reg(3),
      O => \channel_7_dutycycle_o[11]_i_89_n_0\
    );
\channel_7_dutycycle_o[11]_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_7_timeout_counter_reg(0),
      I1 => channel_7_timeout_counter_reg(1),
      O => \channel_7_dutycycle_o[11]_i_90_n_0\
    );
\channel_7_dutycycle_o[11]_i_91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_7_timeout_counter_reg(6),
      I1 => channel_7_timeout_counter_reg(7),
      O => \channel_7_dutycycle_o[11]_i_91_n_0\
    );
\channel_7_dutycycle_o[11]_i_92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_7_timeout_counter_reg(4),
      I1 => channel_7_timeout_counter_reg(5),
      O => \channel_7_dutycycle_o[11]_i_92_n_0\
    );
\channel_7_dutycycle_o[11]_i_93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_7_timeout_counter_reg(2),
      I1 => channel_7_timeout_counter_reg(3),
      O => \channel_7_dutycycle_o[11]_i_93_n_0\
    );
\channel_7_dutycycle_o[11]_i_94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_7_timeout_counter_reg(0),
      I1 => channel_7_timeout_counter_reg(1),
      O => \channel_7_dutycycle_o[11]_i_94_n_0\
    );
\channel_7_dutycycle_o[11]_i_95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^channel_7_dutycycle_counter_reg[11]_0\(1),
      I1 => channel_7_dutycycle_counter_reg(4),
      O => \channel_7_dutycycle_o[11]_i_95_n_0\
    );
\channel_7_dutycycle_o[11]_i_96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^channel_7_dutycycle_counter_reg[11]_0\(0),
      I1 => channel_7_dutycycle_counter_reg(3),
      O => \channel_7_dutycycle_o[11]_i_96_n_0\
    );
\channel_7_dutycycle_o[11]_i_97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^channel_7_dutycycle_counter_reg[7]_0\(0),
      I1 => channel_7_dutycycle_counter_reg(2),
      O => \channel_7_dutycycle_o[11]_i_97_n_0\
    );
\channel_7_dutycycle_o[11]_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(4),
      I1 => \^channel_7_dutycycle_counter_reg[11]_0\(1),
      I2 => \channel_7_dutycycle_o_reg[11]_i_38_0\(0),
      I3 => channel_7_dutycycle_counter_reg(5),
      O => \channel_7_dutycycle_o[11]_i_98_n_0\
    );
\channel_7_dutycycle_o[11]_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(3),
      I1 => \^channel_7_dutycycle_counter_reg[11]_0\(0),
      I2 => \^channel_7_dutycycle_counter_reg[11]_0\(1),
      I3 => channel_7_dutycycle_counter_reg(4),
      O => \channel_7_dutycycle_o[11]_i_99_n_0\
    );
\channel_7_dutycycle_o[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_7_dutycycle_counter_reg[11]_0\(0),
      I1 => \channel_7_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_7_dutycycle_counter_reg(17),
      I3 => \channel_7_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_7_dutycycle_o_reg[3]_i_2_n_6\,
      O => \channel_7_dutycycle_o[1]_i_1_n_0\
    );
\channel_7_dutycycle_o[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[5]_i_12_n_6\,
      I1 => \channel_7_dutycycle_o_reg[1]_i_21_n_4\,
      I2 => channel_7_dutycycle_counter_reg(6),
      I3 => \channel_7_dutycycle_o[1]_i_6_n_0\,
      O => \channel_7_dutycycle_o[1]_i_10_n_0\
    );
\channel_7_dutycycle_o[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[5]_i_12_n_7\,
      I1 => \channel_7_dutycycle_o_reg[1]_i_21_n_5\,
      I2 => channel_7_dutycycle_counter_reg(5),
      I3 => \channel_7_dutycycle_o[1]_i_7_n_0\,
      O => \channel_7_dutycycle_o[1]_i_11_n_0\
    );
\channel_7_dutycycle_o[1]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[1]_i_22_n_5\,
      I1 => \channel_7_dutycycle_o_reg[1]_i_21_n_7\,
      I2 => channel_7_dutycycle_counter_reg(3),
      O => \channel_7_dutycycle_o[1]_i_13_n_0\
    );
\channel_7_dutycycle_o[1]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[1]_i_22_n_6\,
      I1 => \channel_7_dutycycle_o_reg[1]_i_24_n_4\,
      I2 => channel_7_dutycycle_counter_reg(2),
      O => \channel_7_dutycycle_o[1]_i_14_n_0\
    );
\channel_7_dutycycle_o[1]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[1]_i_22_n_7\,
      I1 => \channel_7_dutycycle_o_reg[1]_i_24_n_5\,
      I2 => channel_7_dutycycle_counter_reg(1),
      O => \channel_7_dutycycle_o[1]_i_15_n_0\
    );
\channel_7_dutycycle_o[1]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(1),
      I1 => \channel_7_dutycycle_o_reg[1]_i_22_n_7\,
      I2 => \channel_7_dutycycle_o_reg[1]_i_24_n_5\,
      O => \channel_7_dutycycle_o[1]_i_16_n_0\
    );
\channel_7_dutycycle_o[1]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[1]_i_22_n_4\,
      I1 => \channel_7_dutycycle_o_reg[1]_i_21_n_6\,
      I2 => channel_7_dutycycle_counter_reg(4),
      I3 => \channel_7_dutycycle_o[1]_i_13_n_0\,
      O => \channel_7_dutycycle_o[1]_i_17_n_0\
    );
\channel_7_dutycycle_o[1]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[1]_i_22_n_5\,
      I1 => \channel_7_dutycycle_o_reg[1]_i_21_n_7\,
      I2 => channel_7_dutycycle_counter_reg(3),
      I3 => \channel_7_dutycycle_o[1]_i_14_n_0\,
      O => \channel_7_dutycycle_o[1]_i_18_n_0\
    );
\channel_7_dutycycle_o[1]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[1]_i_22_n_6\,
      I1 => \channel_7_dutycycle_o_reg[1]_i_24_n_4\,
      I2 => channel_7_dutycycle_counter_reg(2),
      I3 => \channel_7_dutycycle_o[1]_i_15_n_0\,
      O => \channel_7_dutycycle_o[1]_i_19_n_0\
    );
\channel_7_dutycycle_o[1]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[1]_i_22_n_7\,
      I1 => \channel_7_dutycycle_o_reg[1]_i_24_n_5\,
      I2 => channel_7_dutycycle_counter_reg(1),
      I3 => \channel_7_dutycycle_o_reg[1]_i_24_n_6\,
      I4 => \channel_7_dutycycle_o_reg[1]_i_30_n_4\,
      O => \channel_7_dutycycle_o[1]_i_20_n_0\
    );
\channel_7_dutycycle_o[1]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[1]_i_30_n_4\,
      I1 => \channel_7_dutycycle_o_reg[1]_i_24_n_6\,
      I2 => channel_7_dutycycle_counter_reg(0),
      O => \channel_7_dutycycle_o[1]_i_26_n_0\
    );
\channel_7_dutycycle_o[1]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(14),
      I1 => channel_7_dutycycle_counter_reg(12),
      I2 => channel_7_dutycycle_counter_reg(16),
      O => \channel_7_dutycycle_o[1]_i_31_n_0\
    );
\channel_7_dutycycle_o[1]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(13),
      I1 => channel_7_dutycycle_counter_reg(11),
      I2 => channel_7_dutycycle_counter_reg(15),
      O => \channel_7_dutycycle_o[1]_i_32_n_0\
    );
\channel_7_dutycycle_o[1]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(12),
      I1 => channel_7_dutycycle_counter_reg(10),
      I2 => channel_7_dutycycle_counter_reg(14),
      O => \channel_7_dutycycle_o[1]_i_33_n_0\
    );
\channel_7_dutycycle_o[1]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(11),
      I1 => channel_7_dutycycle_counter_reg(9),
      I2 => channel_7_dutycycle_counter_reg(13),
      O => \channel_7_dutycycle_o[1]_i_34_n_0\
    );
\channel_7_dutycycle_o[1]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(16),
      I1 => channel_7_dutycycle_counter_reg(12),
      I2 => channel_7_dutycycle_counter_reg(14),
      I3 => channel_7_dutycycle_counter_reg(13),
      I4 => channel_7_dutycycle_counter_reg(15),
      I5 => channel_7_dutycycle_counter_reg(17),
      O => \channel_7_dutycycle_o[1]_i_35_n_0\
    );
\channel_7_dutycycle_o[1]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(15),
      I1 => channel_7_dutycycle_counter_reg(11),
      I2 => channel_7_dutycycle_counter_reg(13),
      I3 => channel_7_dutycycle_counter_reg(12),
      I4 => channel_7_dutycycle_counter_reg(14),
      I5 => channel_7_dutycycle_counter_reg(16),
      O => \channel_7_dutycycle_o[1]_i_36_n_0\
    );
\channel_7_dutycycle_o[1]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(14),
      I1 => channel_7_dutycycle_counter_reg(10),
      I2 => channel_7_dutycycle_counter_reg(12),
      I3 => channel_7_dutycycle_counter_reg(11),
      I4 => channel_7_dutycycle_counter_reg(13),
      I5 => channel_7_dutycycle_counter_reg(15),
      O => \channel_7_dutycycle_o[1]_i_37_n_0\
    );
\channel_7_dutycycle_o[1]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(13),
      I1 => channel_7_dutycycle_counter_reg(9),
      I2 => channel_7_dutycycle_counter_reg(11),
      I3 => channel_7_dutycycle_counter_reg(10),
      I4 => channel_7_dutycycle_counter_reg(12),
      I5 => channel_7_dutycycle_counter_reg(14),
      O => \channel_7_dutycycle_o[1]_i_38_n_0\
    );
\channel_7_dutycycle_o[1]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(10),
      I1 => channel_7_dutycycle_counter_reg(5),
      I2 => channel_7_dutycycle_counter_reg(8),
      O => \channel_7_dutycycle_o[1]_i_39_n_0\
    );
\channel_7_dutycycle_o[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[5]_i_12_n_5\,
      I1 => \channel_7_dutycycle_o_reg[5]_i_11_n_7\,
      I2 => channel_7_dutycycle_counter_reg(7),
      O => \channel_7_dutycycle_o[1]_i_4_n_0\
    );
\channel_7_dutycycle_o[1]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(9),
      I1 => channel_7_dutycycle_counter_reg(4),
      I2 => channel_7_dutycycle_counter_reg(7),
      O => \channel_7_dutycycle_o[1]_i_40_n_0\
    );
\channel_7_dutycycle_o[1]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(8),
      I1 => channel_7_dutycycle_counter_reg(3),
      I2 => channel_7_dutycycle_counter_reg(6),
      O => \channel_7_dutycycle_o[1]_i_41_n_0\
    );
\channel_7_dutycycle_o[1]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(7),
      I1 => channel_7_dutycycle_counter_reg(2),
      I2 => channel_7_dutycycle_counter_reg(5),
      O => \channel_7_dutycycle_o[1]_i_42_n_0\
    );
\channel_7_dutycycle_o[1]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(8),
      I1 => channel_7_dutycycle_counter_reg(5),
      I2 => channel_7_dutycycle_counter_reg(10),
      I3 => channel_7_dutycycle_counter_reg(11),
      I4 => channel_7_dutycycle_counter_reg(6),
      I5 => channel_7_dutycycle_counter_reg(9),
      O => \channel_7_dutycycle_o[1]_i_43_n_0\
    );
\channel_7_dutycycle_o[1]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(7),
      I1 => channel_7_dutycycle_counter_reg(4),
      I2 => channel_7_dutycycle_counter_reg(9),
      I3 => channel_7_dutycycle_counter_reg(10),
      I4 => channel_7_dutycycle_counter_reg(5),
      I5 => channel_7_dutycycle_counter_reg(8),
      O => \channel_7_dutycycle_o[1]_i_44_n_0\
    );
\channel_7_dutycycle_o[1]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(6),
      I1 => channel_7_dutycycle_counter_reg(3),
      I2 => channel_7_dutycycle_counter_reg(8),
      I3 => channel_7_dutycycle_counter_reg(9),
      I4 => channel_7_dutycycle_counter_reg(4),
      I5 => channel_7_dutycycle_counter_reg(7),
      O => \channel_7_dutycycle_o[1]_i_45_n_0\
    );
\channel_7_dutycycle_o[1]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(5),
      I1 => channel_7_dutycycle_counter_reg(2),
      I2 => channel_7_dutycycle_counter_reg(7),
      I3 => channel_7_dutycycle_counter_reg(8),
      I4 => channel_7_dutycycle_counter_reg(3),
      I5 => channel_7_dutycycle_counter_reg(6),
      O => \channel_7_dutycycle_o[1]_i_46_n_0\
    );
\channel_7_dutycycle_o[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[5]_i_12_n_6\,
      I1 => \channel_7_dutycycle_o_reg[1]_i_21_n_4\,
      I2 => channel_7_dutycycle_counter_reg(6),
      O => \channel_7_dutycycle_o[1]_i_5_n_0\
    );
\channel_7_dutycycle_o[1]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(10),
      I1 => channel_7_dutycycle_counter_reg(8),
      I2 => channel_7_dutycycle_counter_reg(12),
      O => \channel_7_dutycycle_o[1]_i_52_n_0\
    );
\channel_7_dutycycle_o[1]_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(9),
      I1 => channel_7_dutycycle_counter_reg(7),
      I2 => channel_7_dutycycle_counter_reg(11),
      O => \channel_7_dutycycle_o[1]_i_53_n_0\
    );
\channel_7_dutycycle_o[1]_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(8),
      I1 => channel_7_dutycycle_counter_reg(6),
      I2 => channel_7_dutycycle_counter_reg(10),
      O => \channel_7_dutycycle_o[1]_i_54_n_0\
    );
\channel_7_dutycycle_o[1]_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(7),
      I1 => channel_7_dutycycle_counter_reg(5),
      I2 => channel_7_dutycycle_counter_reg(9),
      O => \channel_7_dutycycle_o[1]_i_55_n_0\
    );
\channel_7_dutycycle_o[1]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(12),
      I1 => channel_7_dutycycle_counter_reg(8),
      I2 => channel_7_dutycycle_counter_reg(10),
      I3 => channel_7_dutycycle_counter_reg(9),
      I4 => channel_7_dutycycle_counter_reg(11),
      I5 => channel_7_dutycycle_counter_reg(13),
      O => \channel_7_dutycycle_o[1]_i_56_n_0\
    );
\channel_7_dutycycle_o[1]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(11),
      I1 => channel_7_dutycycle_counter_reg(7),
      I2 => channel_7_dutycycle_counter_reg(9),
      I3 => channel_7_dutycycle_counter_reg(8),
      I4 => channel_7_dutycycle_counter_reg(10),
      I5 => channel_7_dutycycle_counter_reg(12),
      O => \channel_7_dutycycle_o[1]_i_57_n_0\
    );
\channel_7_dutycycle_o[1]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(10),
      I1 => channel_7_dutycycle_counter_reg(6),
      I2 => channel_7_dutycycle_counter_reg(8),
      I3 => channel_7_dutycycle_counter_reg(7),
      I4 => channel_7_dutycycle_counter_reg(9),
      I5 => channel_7_dutycycle_counter_reg(11),
      O => \channel_7_dutycycle_o[1]_i_58_n_0\
    );
\channel_7_dutycycle_o[1]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(9),
      I1 => channel_7_dutycycle_counter_reg(5),
      I2 => channel_7_dutycycle_counter_reg(7),
      I3 => channel_7_dutycycle_counter_reg(6),
      I4 => channel_7_dutycycle_counter_reg(8),
      I5 => channel_7_dutycycle_counter_reg(10),
      O => \channel_7_dutycycle_o[1]_i_59_n_0\
    );
\channel_7_dutycycle_o[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[5]_i_12_n_7\,
      I1 => \channel_7_dutycycle_o_reg[1]_i_21_n_5\,
      I2 => channel_7_dutycycle_counter_reg(5),
      O => \channel_7_dutycycle_o[1]_i_6_n_0\
    );
\channel_7_dutycycle_o[1]_i_60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(6),
      I1 => channel_7_dutycycle_counter_reg(4),
      I2 => channel_7_dutycycle_counter_reg(8),
      O => \channel_7_dutycycle_o[1]_i_60_n_0\
    );
\channel_7_dutycycle_o[1]_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(5),
      I1 => channel_7_dutycycle_counter_reg(3),
      I2 => channel_7_dutycycle_counter_reg(7),
      O => \channel_7_dutycycle_o[1]_i_61_n_0\
    );
\channel_7_dutycycle_o[1]_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(4),
      I1 => channel_7_dutycycle_counter_reg(2),
      I2 => channel_7_dutycycle_counter_reg(6),
      O => \channel_7_dutycycle_o[1]_i_62_n_0\
    );
\channel_7_dutycycle_o[1]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(3),
      I1 => channel_7_dutycycle_counter_reg(1),
      I2 => channel_7_dutycycle_counter_reg(5),
      O => \channel_7_dutycycle_o[1]_i_63_n_0\
    );
\channel_7_dutycycle_o[1]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(8),
      I1 => channel_7_dutycycle_counter_reg(4),
      I2 => channel_7_dutycycle_counter_reg(6),
      I3 => channel_7_dutycycle_counter_reg(5),
      I4 => channel_7_dutycycle_counter_reg(7),
      I5 => channel_7_dutycycle_counter_reg(9),
      O => \channel_7_dutycycle_o[1]_i_64_n_0\
    );
\channel_7_dutycycle_o[1]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(7),
      I1 => channel_7_dutycycle_counter_reg(3),
      I2 => channel_7_dutycycle_counter_reg(5),
      I3 => channel_7_dutycycle_counter_reg(4),
      I4 => channel_7_dutycycle_counter_reg(6),
      I5 => channel_7_dutycycle_counter_reg(8),
      O => \channel_7_dutycycle_o[1]_i_65_n_0\
    );
\channel_7_dutycycle_o[1]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(6),
      I1 => channel_7_dutycycle_counter_reg(2),
      I2 => channel_7_dutycycle_counter_reg(4),
      I3 => channel_7_dutycycle_counter_reg(3),
      I4 => channel_7_dutycycle_counter_reg(5),
      I5 => channel_7_dutycycle_counter_reg(7),
      O => \channel_7_dutycycle_o[1]_i_66_n_0\
    );
\channel_7_dutycycle_o[1]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(5),
      I1 => channel_7_dutycycle_counter_reg(1),
      I2 => channel_7_dutycycle_counter_reg(3),
      I3 => channel_7_dutycycle_counter_reg(4),
      I4 => channel_7_dutycycle_counter_reg(2),
      I5 => channel_7_dutycycle_counter_reg(6),
      O => \channel_7_dutycycle_o[1]_i_67_n_0\
    );
\channel_7_dutycycle_o[1]_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(6),
      I1 => channel_7_dutycycle_counter_reg(1),
      I2 => channel_7_dutycycle_counter_reg(4),
      O => \channel_7_dutycycle_o[1]_i_69_n_0\
    );
\channel_7_dutycycle_o[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[1]_i_22_n_4\,
      I1 => \channel_7_dutycycle_o_reg[1]_i_21_n_6\,
      I2 => channel_7_dutycycle_counter_reg(4),
      O => \channel_7_dutycycle_o[1]_i_7_n_0\
    );
\channel_7_dutycycle_o[1]_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(6),
      I1 => channel_7_dutycycle_counter_reg(1),
      I2 => channel_7_dutycycle_counter_reg(4),
      O => \channel_7_dutycycle_o[1]_i_70_n_0\
    );
\channel_7_dutycycle_o[1]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(4),
      I1 => channel_7_dutycycle_counter_reg(1),
      I2 => channel_7_dutycycle_counter_reg(6),
      I3 => channel_7_dutycycle_counter_reg(7),
      I4 => channel_7_dutycycle_counter_reg(2),
      I5 => channel_7_dutycycle_counter_reg(5),
      O => \channel_7_dutycycle_o[1]_i_71_n_0\
    );
\channel_7_dutycycle_o[1]_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(6),
      I1 => channel_7_dutycycle_counter_reg(1),
      I2 => channel_7_dutycycle_counter_reg(4),
      I3 => channel_7_dutycycle_counter_reg(5),
      I4 => channel_7_dutycycle_counter_reg(0),
      O => \channel_7_dutycycle_o[1]_i_72_n_0\
    );
\channel_7_dutycycle_o[1]_i_73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(0),
      I1 => channel_7_dutycycle_counter_reg(5),
      I2 => channel_7_dutycycle_counter_reg(3),
      O => \channel_7_dutycycle_o[1]_i_73_n_0\
    );
\channel_7_dutycycle_o[1]_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(2),
      I1 => channel_7_dutycycle_counter_reg(4),
      O => \channel_7_dutycycle_o[1]_i_74_n_0\
    );
\channel_7_dutycycle_o[1]_i_75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(2),
      I1 => channel_7_dutycycle_counter_reg(0),
      I2 => channel_7_dutycycle_counter_reg(4),
      O => \channel_7_dutycycle_o[1]_i_75_n_0\
    );
\channel_7_dutycycle_o[1]_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(2),
      I1 => channel_7_dutycycle_counter_reg(0),
      I2 => channel_7_dutycycle_counter_reg(4),
      O => \channel_7_dutycycle_o[1]_i_76_n_0\
    );
\channel_7_dutycycle_o[1]_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(2),
      I1 => channel_7_dutycycle_counter_reg(0),
      O => \channel_7_dutycycle_o[1]_i_77_n_0\
    );
\channel_7_dutycycle_o[1]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(4),
      I1 => channel_7_dutycycle_counter_reg(0),
      I2 => channel_7_dutycycle_counter_reg(2),
      I3 => channel_7_dutycycle_counter_reg(3),
      I4 => channel_7_dutycycle_counter_reg(1),
      I5 => channel_7_dutycycle_counter_reg(5),
      O => \channel_7_dutycycle_o[1]_i_78_n_0\
    );
\channel_7_dutycycle_o[1]_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(2),
      I1 => channel_7_dutycycle_counter_reg(0),
      I2 => channel_7_dutycycle_counter_reg(4),
      I3 => channel_7_dutycycle_counter_reg(1),
      I4 => channel_7_dutycycle_counter_reg(3),
      O => \channel_7_dutycycle_o[1]_i_79_n_0\
    );
\channel_7_dutycycle_o[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[5]_i_12_n_4\,
      I1 => \channel_7_dutycycle_o_reg[5]_i_11_n_6\,
      I2 => channel_7_dutycycle_counter_reg(8),
      I3 => \channel_7_dutycycle_o[1]_i_4_n_0\,
      O => \channel_7_dutycycle_o[1]_i_8_n_0\
    );
\channel_7_dutycycle_o[1]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(0),
      I1 => channel_7_dutycycle_counter_reg(2),
      I2 => channel_7_dutycycle_counter_reg(1),
      I3 => channel_7_dutycycle_counter_reg(3),
      O => \channel_7_dutycycle_o[1]_i_80_n_0\
    );
\channel_7_dutycycle_o[1]_i_81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(2),
      I1 => channel_7_dutycycle_counter_reg(0),
      O => \channel_7_dutycycle_o[1]_i_81_n_0\
    );
\channel_7_dutycycle_o[1]_i_82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(1),
      I1 => channel_7_dutycycle_counter_reg(3),
      O => \channel_7_dutycycle_o[1]_i_82_n_0\
    );
\channel_7_dutycycle_o[1]_i_83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(0),
      I1 => channel_7_dutycycle_counter_reg(2),
      O => \channel_7_dutycycle_o[1]_i_83_n_0\
    );
\channel_7_dutycycle_o[1]_i_84\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(1),
      O => \channel_7_dutycycle_o[1]_i_84_n_0\
    );
\channel_7_dutycycle_o[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[5]_i_12_n_5\,
      I1 => \channel_7_dutycycle_o_reg[5]_i_11_n_7\,
      I2 => channel_7_dutycycle_counter_reg(7),
      I3 => \channel_7_dutycycle_o[1]_i_5_n_0\,
      O => \channel_7_dutycycle_o[1]_i_9_n_0\
    );
\channel_7_dutycycle_o[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_7_dutycycle_counter_reg[11]_0\(1),
      I1 => \channel_7_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_7_dutycycle_counter_reg(17),
      I3 => \channel_7_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_7_dutycycle_o_reg[3]_i_2_n_5\,
      O => \channel_7_dutycycle_o[2]_i_1_n_0\
    );
\channel_7_dutycycle_o[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_7_dutycycle_counter_reg[11]_0\(2),
      I1 => \channel_7_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_7_dutycycle_counter_reg(17),
      I3 => \channel_7_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_7_dutycycle_o_reg[3]_i_2_n_4\,
      O => \channel_7_dutycycle_o[3]_i_1_n_0\
    );
\channel_7_dutycycle_o[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^channel_7_dutycycle_counter_reg[7]_0\(0),
      O => \channel_7_dutycycle_o[3]_i_3_n_0\
    );
\channel_7_dutycycle_o[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_7_dutycycle_counter_reg[15]_0\(0),
      I1 => \channel_7_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_7_dutycycle_counter_reg(17),
      I3 => \channel_7_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_7_dutycycle_o_reg[7]_i_2_n_7\,
      O => \channel_7_dutycycle_o[4]_i_1_n_0\
    );
\channel_7_dutycycle_o[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_7_dutycycle_counter_reg[15]_0\(1),
      I1 => \channel_7_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_7_dutycycle_counter_reg(17),
      I3 => \channel_7_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_7_dutycycle_o_reg[7]_i_2_n_6\,
      O => \channel_7_dutycycle_o[5]_i_1_n_0\
    );
\channel_7_dutycycle_o[5]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[9]_i_11_n_7\,
      I1 => \channel_7_dutycycle_o_reg[5]_i_11_n_5\,
      I2 => channel_7_dutycycle_counter_reg(9),
      I3 => \channel_7_dutycycle_o[5]_i_6_n_0\,
      O => \channel_7_dutycycle_o[5]_i_10_n_0\
    );
\channel_7_dutycycle_o[5]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(15),
      I1 => channel_7_dutycycle_counter_reg(17),
      O => \channel_7_dutycycle_o[5]_i_13_n_0\
    );
\channel_7_dutycycle_o[5]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(14),
      I1 => channel_7_dutycycle_counter_reg(16),
      O => \channel_7_dutycycle_o[5]_i_14_n_0\
    );
\channel_7_dutycycle_o[5]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(15),
      I1 => channel_7_dutycycle_counter_reg(13),
      I2 => channel_7_dutycycle_counter_reg(17),
      O => \channel_7_dutycycle_o[5]_i_15_n_0\
    );
\channel_7_dutycycle_o[5]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(16),
      I1 => channel_7_dutycycle_counter_reg(17),
      O => \channel_7_dutycycle_o[5]_i_16_n_0\
    );
\channel_7_dutycycle_o[5]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(17),
      I1 => channel_7_dutycycle_counter_reg(15),
      I2 => channel_7_dutycycle_counter_reg(16),
      O => \channel_7_dutycycle_o[5]_i_17_n_0\
    );
\channel_7_dutycycle_o[5]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(16),
      I1 => channel_7_dutycycle_counter_reg(14),
      I2 => channel_7_dutycycle_counter_reg(17),
      I3 => channel_7_dutycycle_counter_reg(15),
      O => \channel_7_dutycycle_o[5]_i_18_n_0\
    );
\channel_7_dutycycle_o[5]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(17),
      I1 => channel_7_dutycycle_counter_reg(13),
      I2 => channel_7_dutycycle_counter_reg(15),
      I3 => channel_7_dutycycle_counter_reg(16),
      I4 => channel_7_dutycycle_counter_reg(14),
      O => \channel_7_dutycycle_o[5]_i_19_n_0\
    );
\channel_7_dutycycle_o[5]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(14),
      I1 => channel_7_dutycycle_counter_reg(9),
      I2 => channel_7_dutycycle_counter_reg(12),
      O => \channel_7_dutycycle_o[5]_i_20_n_0\
    );
\channel_7_dutycycle_o[5]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(13),
      I1 => channel_7_dutycycle_counter_reg(8),
      I2 => channel_7_dutycycle_counter_reg(11),
      O => \channel_7_dutycycle_o[5]_i_21_n_0\
    );
\channel_7_dutycycle_o[5]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(12),
      I1 => channel_7_dutycycle_counter_reg(7),
      I2 => channel_7_dutycycle_counter_reg(10),
      O => \channel_7_dutycycle_o[5]_i_22_n_0\
    );
\channel_7_dutycycle_o[5]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(11),
      I1 => channel_7_dutycycle_counter_reg(6),
      I2 => channel_7_dutycycle_counter_reg(9),
      O => \channel_7_dutycycle_o[5]_i_23_n_0\
    );
\channel_7_dutycycle_o[5]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(12),
      I1 => channel_7_dutycycle_counter_reg(9),
      I2 => channel_7_dutycycle_counter_reg(14),
      I3 => channel_7_dutycycle_counter_reg(15),
      I4 => channel_7_dutycycle_counter_reg(10),
      I5 => channel_7_dutycycle_counter_reg(13),
      O => \channel_7_dutycycle_o[5]_i_24_n_0\
    );
\channel_7_dutycycle_o[5]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(11),
      I1 => channel_7_dutycycle_counter_reg(8),
      I2 => channel_7_dutycycle_counter_reg(13),
      I3 => channel_7_dutycycle_counter_reg(14),
      I4 => channel_7_dutycycle_counter_reg(9),
      I5 => channel_7_dutycycle_counter_reg(12),
      O => \channel_7_dutycycle_o[5]_i_25_n_0\
    );
\channel_7_dutycycle_o[5]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(10),
      I1 => channel_7_dutycycle_counter_reg(7),
      I2 => channel_7_dutycycle_counter_reg(12),
      I3 => channel_7_dutycycle_counter_reg(13),
      I4 => channel_7_dutycycle_counter_reg(8),
      I5 => channel_7_dutycycle_counter_reg(11),
      O => \channel_7_dutycycle_o[5]_i_26_n_0\
    );
\channel_7_dutycycle_o[5]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(9),
      I1 => channel_7_dutycycle_counter_reg(6),
      I2 => channel_7_dutycycle_counter_reg(11),
      I3 => channel_7_dutycycle_counter_reg(12),
      I4 => channel_7_dutycycle_counter_reg(7),
      I5 => channel_7_dutycycle_counter_reg(10),
      O => \channel_7_dutycycle_o[5]_i_27_n_0\
    );
\channel_7_dutycycle_o[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[9]_i_11_n_5\,
      I1 => \channel_7_dutycycle_o_reg[11]_i_35_n_7\,
      I2 => channel_7_dutycycle_counter_reg(11),
      O => \channel_7_dutycycle_o[5]_i_3_n_0\
    );
\channel_7_dutycycle_o[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[9]_i_11_n_6\,
      I1 => \channel_7_dutycycle_o_reg[5]_i_11_n_4\,
      I2 => channel_7_dutycycle_counter_reg(10),
      O => \channel_7_dutycycle_o[5]_i_4_n_0\
    );
\channel_7_dutycycle_o[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[9]_i_11_n_7\,
      I1 => \channel_7_dutycycle_o_reg[5]_i_11_n_5\,
      I2 => channel_7_dutycycle_counter_reg(9),
      O => \channel_7_dutycycle_o[5]_i_5_n_0\
    );
\channel_7_dutycycle_o[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[5]_i_12_n_4\,
      I1 => \channel_7_dutycycle_o_reg[5]_i_11_n_6\,
      I2 => channel_7_dutycycle_counter_reg(8),
      O => \channel_7_dutycycle_o[5]_i_6_n_0\
    );
\channel_7_dutycycle_o[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_7_dutycycle_o_reg[9]_i_11_n_4\,
      I2 => channel_7_dutycycle_counter_reg(12),
      I3 => \channel_7_dutycycle_o[5]_i_3_n_0\,
      O => \channel_7_dutycycle_o[5]_i_7_n_0\
    );
\channel_7_dutycycle_o[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[9]_i_11_n_5\,
      I1 => \channel_7_dutycycle_o_reg[11]_i_35_n_7\,
      I2 => channel_7_dutycycle_counter_reg(11),
      I3 => \channel_7_dutycycle_o[5]_i_4_n_0\,
      O => \channel_7_dutycycle_o[5]_i_8_n_0\
    );
\channel_7_dutycycle_o[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[9]_i_11_n_6\,
      I1 => \channel_7_dutycycle_o_reg[5]_i_11_n_4\,
      I2 => channel_7_dutycycle_counter_reg(10),
      I3 => \channel_7_dutycycle_o[5]_i_5_n_0\,
      O => \channel_7_dutycycle_o[5]_i_9_n_0\
    );
\channel_7_dutycycle_o[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_7_dutycycle_counter_reg[15]_0\(2),
      I1 => \channel_7_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_7_dutycycle_counter_reg(17),
      I3 => \channel_7_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_7_dutycycle_o_reg[7]_i_2_n_5\,
      O => \channel_7_dutycycle_o[6]_i_1_n_0\
    );
\channel_7_dutycycle_o[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_7_dutycycle_counter_reg[15]_0\(3),
      I1 => \channel_7_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_7_dutycycle_counter_reg(17),
      I3 => \channel_7_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_7_dutycycle_o_reg[7]_i_2_n_4\,
      O => \channel_7_dutycycle_o[7]_i_1_n_0\
    );
\channel_7_dutycycle_o[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_7_dutycycle_counter_reg[16]_0\(0),
      I1 => \channel_7_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_7_dutycycle_counter_reg(17),
      I3 => \channel_7_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_7_dutycycle_o_reg[11]_i_8_n_7\,
      O => \channel_7_dutycycle_o[8]_i_1_n_0\
    );
\channel_7_dutycycle_o[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_7_dutycycle_counter_reg[16]_0\(1),
      I1 => \channel_7_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_7_dutycycle_counter_reg(17),
      I3 => \channel_7_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_7_dutycycle_o_reg[11]_i_8_n_6\,
      O => \channel_7_dutycycle_o[9]_i_1_n_0\
    );
\channel_7_dutycycle_o[9]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_7_dutycycle_o_reg[11]_i_36_n_7\,
      I2 => channel_7_dutycycle_counter_reg(13),
      I3 => \channel_7_dutycycle_o[9]_i_6_n_0\,
      O => \channel_7_dutycycle_o[9]_i_10_n_0\
    );
\channel_7_dutycycle_o[9]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(16),
      I1 => channel_7_dutycycle_counter_reg(13),
      O => \channel_7_dutycycle_o[9]_i_12_n_0\
    );
\channel_7_dutycycle_o[9]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(17),
      I1 => channel_7_dutycycle_counter_reg(12),
      I2 => channel_7_dutycycle_counter_reg(15),
      O => \channel_7_dutycycle_o[9]_i_13_n_0\
    );
\channel_7_dutycycle_o[9]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(16),
      I1 => channel_7_dutycycle_counter_reg(11),
      I2 => channel_7_dutycycle_counter_reg(14),
      O => \channel_7_dutycycle_o[9]_i_14_n_0\
    );
\channel_7_dutycycle_o[9]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(15),
      I1 => channel_7_dutycycle_counter_reg(10),
      I2 => channel_7_dutycycle_counter_reg(13),
      O => \channel_7_dutycycle_o[9]_i_15_n_0\
    );
\channel_7_dutycycle_o[9]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(13),
      I1 => channel_7_dutycycle_counter_reg(16),
      I2 => channel_7_dutycycle_counter_reg(14),
      I3 => channel_7_dutycycle_counter_reg(17),
      O => \channel_7_dutycycle_o[9]_i_16_n_0\
    );
\channel_7_dutycycle_o[9]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(15),
      I1 => channel_7_dutycycle_counter_reg(12),
      I2 => channel_7_dutycycle_counter_reg(17),
      I3 => channel_7_dutycycle_counter_reg(13),
      I4 => channel_7_dutycycle_counter_reg(16),
      O => \channel_7_dutycycle_o[9]_i_17_n_0\
    );
\channel_7_dutycycle_o[9]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(14),
      I1 => channel_7_dutycycle_counter_reg(11),
      I2 => channel_7_dutycycle_counter_reg(16),
      I3 => channel_7_dutycycle_counter_reg(17),
      I4 => channel_7_dutycycle_counter_reg(12),
      I5 => channel_7_dutycycle_counter_reg(15),
      O => \channel_7_dutycycle_o[9]_i_18_n_0\
    );
\channel_7_dutycycle_o[9]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_7_dutycycle_counter_reg(13),
      I1 => channel_7_dutycycle_counter_reg(10),
      I2 => channel_7_dutycycle_counter_reg(15),
      I3 => channel_7_dutycycle_counter_reg(16),
      I4 => channel_7_dutycycle_counter_reg(11),
      I5 => channel_7_dutycycle_counter_reg(14),
      O => \channel_7_dutycycle_o[9]_i_19_n_0\
    );
\channel_7_dutycycle_o[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_7_dutycycle_o_reg[11]_i_36_n_5\,
      I2 => channel_7_dutycycle_counter_reg(15),
      O => \channel_7_dutycycle_o[9]_i_3_n_0\
    );
\channel_7_dutycycle_o[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_7_dutycycle_o_reg[11]_i_36_n_6\,
      I2 => channel_7_dutycycle_counter_reg(14),
      O => \channel_7_dutycycle_o[9]_i_4_n_0\
    );
\channel_7_dutycycle_o[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_7_dutycycle_o_reg[11]_i_36_n_7\,
      I2 => channel_7_dutycycle_counter_reg(13),
      O => \channel_7_dutycycle_o[9]_i_5_n_0\
    );
\channel_7_dutycycle_o[9]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_7_dutycycle_o_reg[9]_i_11_n_4\,
      I2 => channel_7_dutycycle_counter_reg(12),
      O => \channel_7_dutycycle_o[9]_i_6_n_0\
    );
\channel_7_dutycycle_o[9]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_7_dutycycle_o_reg[11]_i_36_n_4\,
      I2 => channel_7_dutycycle_counter_reg(16),
      I3 => \channel_7_dutycycle_o[9]_i_3_n_0\,
      O => \channel_7_dutycycle_o[9]_i_7_n_0\
    );
\channel_7_dutycycle_o[9]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_7_dutycycle_o_reg[11]_i_36_n_5\,
      I2 => channel_7_dutycycle_counter_reg(15),
      I3 => \channel_7_dutycycle_o[9]_i_4_n_0\,
      O => \channel_7_dutycycle_o[9]_i_8_n_0\
    );
\channel_7_dutycycle_o[9]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_7_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_7_dutycycle_o_reg[11]_i_36_n_6\,
      I2 => channel_7_dutycycle_counter_reg(14),
      I3 => \channel_7_dutycycle_o[9]_i_5_n_0\,
      O => \channel_7_dutycycle_o[9]_i_9_n_0\
    );
\channel_7_dutycycle_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_7_dutycycle_o[11]_i_2_n_0\,
      D => \channel_7_dutycycle_o[0]_i_1_n_0\,
      Q => \channel_7_dutycycle_o_reg[11]_0\(0),
      R => \channel_7_dutycycle_o[11]_i_1_n_0\
    );
\channel_7_dutycycle_o_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_7_dutycycle_o[11]_i_2_n_0\,
      D => \channel_7_dutycycle_o[10]_i_1_n_0\,
      Q => \channel_7_dutycycle_o_reg[11]_0\(10),
      R => \channel_7_dutycycle_o[11]_i_1_n_0\
    );
\channel_7_dutycycle_o_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_7_dutycycle_o[11]_i_2_n_0\,
      D => \channel_7_dutycycle_o[11]_i_3_n_0\,
      Q => \channel_7_dutycycle_o_reg[11]_0\(11),
      R => \channel_7_dutycycle_o[11]_i_1_n_0\
    );
\channel_7_dutycycle_o_reg[11]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o_reg[11]_i_38_n_0\,
      CO(3) => \channel_7_dutycycle_o_reg[11]_i_19_n_0\,
      CO(2) => \channel_7_dutycycle_o_reg[11]_i_19_n_1\,
      CO(1) => \channel_7_dutycycle_o_reg[11]_i_19_n_2\,
      CO(0) => \channel_7_dutycycle_o_reg[11]_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \channel_7_dutycycle_o[11]_i_39_n_0\,
      DI(2) => \channel_7_dutycycle_o[11]_i_40_n_0\,
      DI(1) => \channel_7_dutycycle_o[11]_i_41_n_0\,
      DI(0) => \channel_7_dutycycle_o[11]_i_42_n_0\,
      O(3 downto 0) => \NLW_channel_7_dutycycle_o_reg[11]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_7_dutycycle_o[11]_i_43_n_0\,
      S(2) => \channel_7_dutycycle_o[11]_i_44_n_0\,
      S(1) => \channel_7_dutycycle_o[11]_i_45_n_0\,
      S(0) => \channel_7_dutycycle_o[11]_i_46_n_0\
    );
\channel_7_dutycycle_o_reg[11]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o_reg[11]_i_56_n_0\,
      CO(3) => \channel_7_dutycycle_o_reg[11]_i_30_n_0\,
      CO(2) => \channel_7_dutycycle_o_reg[11]_i_30_n_1\,
      CO(1) => \channel_7_dutycycle_o_reg[11]_i_30_n_2\,
      CO(0) => \channel_7_dutycycle_o_reg[11]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \channel_7_dutycycle_o[11]_i_57_n_0\,
      DI(1) => \channel_7_dutycycle_o[11]_i_58_n_0\,
      DI(0) => channel_7_timeout_counter_reg(9),
      O(3 downto 0) => \NLW_channel_7_dutycycle_o_reg[11]_i_30_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_7_dutycycle_o[11]_i_59_n_0\,
      S(2) => \channel_7_dutycycle_o[11]_i_60_n_0\,
      S(1) => \channel_7_dutycycle_o[11]_i_61_n_0\,
      S(0) => \channel_7_dutycycle_o[11]_i_62_n_0\
    );
\channel_7_dutycycle_o_reg[11]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o_reg[5]_i_11_n_0\,
      CO(3 downto 2) => \NLW_channel_7_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \channel_7_dutycycle_o_reg[11]_i_35_n_2\,
      CO(0) => \NLW_channel_7_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => channel_7_dutycycle_counter_reg(17),
      O(3 downto 1) => \NLW_channel_7_dutycycle_o_reg[11]_i_35_O_UNCONNECTED\(3 downto 1),
      O(0) => \channel_7_dutycycle_o_reg[11]_i_35_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \channel_7_dutycycle_o[11]_i_63_n_0\
    );
\channel_7_dutycycle_o_reg[11]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o_reg[9]_i_11_n_0\,
      CO(3) => \channel_7_dutycycle_o_reg[11]_i_36_n_0\,
      CO(2) => \channel_7_dutycycle_o_reg[11]_i_36_n_1\,
      CO(1) => \channel_7_dutycycle_o_reg[11]_i_36_n_2\,
      CO(0) => \channel_7_dutycycle_o_reg[11]_i_36_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => channel_7_dutycycle_counter_reg(17 downto 15),
      DI(0) => \channel_7_dutycycle_o[11]_i_64_n_0\,
      O(3) => \channel_7_dutycycle_o_reg[11]_i_36_n_4\,
      O(2) => \channel_7_dutycycle_o_reg[11]_i_36_n_5\,
      O(1) => \channel_7_dutycycle_o_reg[11]_i_36_n_6\,
      O(0) => \channel_7_dutycycle_o_reg[11]_i_36_n_7\,
      S(3) => \channel_7_dutycycle_o[11]_i_65_n_0\,
      S(2) => \channel_7_dutycycle_o[11]_i_66_n_0\,
      S(1) => \channel_7_dutycycle_o[11]_i_67_n_0\,
      S(0) => \channel_7_dutycycle_o[11]_i_68_n_0\
    );
\channel_7_dutycycle_o_reg[11]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o_reg[11]_i_36_n_0\,
      CO(3 downto 1) => \NLW_channel_7_dutycycle_o_reg[11]_i_37_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_7_dutycycle_o_reg[11]_i_37_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_channel_7_dutycycle_o_reg[11]_i_37_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\channel_7_dutycycle_o_reg[11]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o_reg[11]_i_69_n_0\,
      CO(3) => \channel_7_dutycycle_o_reg[11]_i_38_n_0\,
      CO(2) => \channel_7_dutycycle_o_reg[11]_i_38_n_1\,
      CO(1) => \channel_7_dutycycle_o_reg[11]_i_38_n_2\,
      CO(0) => \channel_7_dutycycle_o_reg[11]_i_38_n_3\,
      CYINIT => '0',
      DI(3) => \channel_7_dutycycle_o[11]_i_70_n_0\,
      DI(2) => \channel_7_dutycycle_o[11]_i_71_n_0\,
      DI(1) => \channel_7_dutycycle_o[11]_i_72_n_0\,
      DI(0) => \channel_7_dutycycle_o[11]_i_73_n_0\,
      O(3 downto 0) => \NLW_channel_7_dutycycle_o_reg[11]_i_38_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_7_dutycycle_o[11]_i_74_n_0\,
      S(2) => \channel_7_dutycycle_o[11]_i_75_n_0\,
      S(1) => \channel_7_dutycycle_o[11]_i_76_n_0\,
      S(0) => \channel_7_dutycycle_o[11]_i_77_n_0\
    );
\channel_7_dutycycle_o_reg[11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o_reg[11]_i_9_n_0\,
      CO(3) => \channel_7_dutycycle_o_reg[11]_i_4_n_0\,
      CO(2) => \channel_7_dutycycle_o_reg[11]_i_4_n_1\,
      CO(1) => \channel_7_dutycycle_o_reg[11]_i_4_n_2\,
      CO(0) => \channel_7_dutycycle_o_reg[11]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \channel_7_dutycycle_o[11]_i_10_n_0\,
      DI(2) => \channel_7_dutycycle_o[11]_i_11_n_0\,
      DI(1) => channel_7_timeout_counter_reg(27),
      DI(0) => channel_7_timeout_counter_reg(25),
      O(3 downto 0) => \NLW_channel_7_dutycycle_o_reg[11]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_7_dutycycle_o[11]_i_12_n_0\,
      S(2) => \channel_7_dutycycle_o[11]_i_13_n_0\,
      S(1) => \channel_7_dutycycle_o[11]_i_14_n_0\,
      S(0) => \channel_7_dutycycle_o[11]_i_15_n_0\
    );
\channel_7_dutycycle_o_reg[11]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o_reg[9]_i_2_n_0\,
      CO(3 downto 1) => \NLW_channel_7_dutycycle_o_reg[11]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_7_dutycycle_o_reg[11]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channel_7_dutycycle_o[11]_i_16_n_0\,
      O(3 downto 2) => \NLW_channel_7_dutycycle_o_reg[11]_i_5_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^channel_7_dutycycle_counter_reg[16]_0\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \channel_7_dutycycle_o[11]_i_17_n_0\,
      S(0) => \channel_7_dutycycle_o[11]_i_18_n_0\
    );
\channel_7_dutycycle_o_reg[11]_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_7_dutycycle_o_reg[11]_i_56_n_0\,
      CO(2) => \channel_7_dutycycle_o_reg[11]_i_56_n_1\,
      CO(1) => \channel_7_dutycycle_o_reg[11]_i_56_n_2\,
      CO(0) => \channel_7_dutycycle_o_reg[11]_i_56_n_3\,
      CYINIT => '1',
      DI(3) => \channel_7_dutycycle_o[11]_i_87_n_0\,
      DI(2) => \channel_7_dutycycle_o[11]_i_88_n_0\,
      DI(1) => \channel_7_dutycycle_o[11]_i_89_n_0\,
      DI(0) => \channel_7_dutycycle_o[11]_i_90_n_0\,
      O(3 downto 0) => \NLW_channel_7_dutycycle_o_reg[11]_i_56_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_7_dutycycle_o[11]_i_91_n_0\,
      S(2) => \channel_7_dutycycle_o[11]_i_92_n_0\,
      S(1) => \channel_7_dutycycle_o[11]_i_93_n_0\,
      S(0) => \channel_7_dutycycle_o[11]_i_94_n_0\
    );
\channel_7_dutycycle_o_reg[11]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o_reg[11]_i_19_n_0\,
      CO(3) => \channel_7_dutycycle_o_reg[11]_i_6_n_0\,
      CO(2) => \channel_7_dutycycle_o_reg[11]_i_6_n_1\,
      CO(1) => \channel_7_dutycycle_o_reg[11]_i_6_n_2\,
      CO(0) => \channel_7_dutycycle_o_reg[11]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \channel_7_dutycycle_o[11]_i_20_n_0\,
      DI(2) => \channel_7_dutycycle_o[11]_i_21_n_0\,
      DI(1) => \channel_7_dutycycle_o[11]_i_22_n_0\,
      DI(0) => \channel_7_dutycycle_o[11]_i_23_n_0\,
      O(3 downto 0) => \NLW_channel_7_dutycycle_o_reg[11]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_7_dutycycle_o[11]_i_24_n_0\,
      S(2) => \channel_7_dutycycle_o[11]_i_25_n_0\,
      S(1) => \channel_7_dutycycle_o[11]_i_26_n_0\,
      S(0) => \channel_7_dutycycle_o[11]_i_27_n_0\
    );
\channel_7_dutycycle_o_reg[11]_i_69\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_7_dutycycle_o_reg[11]_i_69_n_0\,
      CO(2) => \channel_7_dutycycle_o_reg[11]_i_69_n_1\,
      CO(1) => \channel_7_dutycycle_o_reg[11]_i_69_n_2\,
      CO(0) => \channel_7_dutycycle_o_reg[11]_i_69_n_3\,
      CYINIT => '0',
      DI(3) => \channel_7_dutycycle_o[11]_i_95_n_0\,
      DI(2) => \channel_7_dutycycle_o[11]_i_96_n_0\,
      DI(1) => \channel_7_dutycycle_o[11]_i_97_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_channel_7_dutycycle_o_reg[11]_i_69_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_7_dutycycle_o[11]_i_98_n_0\,
      S(2) => \channel_7_dutycycle_o[11]_i_99_n_0\,
      S(1) => \channel_7_dutycycle_o[11]_i_100_n_0\,
      S(0) => \channel_7_dutycycle_o[11]_i_101_n_0\
    );
\channel_7_dutycycle_o_reg[11]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o_reg[7]_i_2_n_0\,
      CO(3) => \NLW_channel_7_dutycycle_o_reg[11]_i_8_CO_UNCONNECTED\(3),
      CO(2) => \channel_7_dutycycle_o_reg[11]_i_8_n_1\,
      CO(1) => \channel_7_dutycycle_o_reg[11]_i_8_n_2\,
      CO(0) => \channel_7_dutycycle_o_reg[11]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_7_dutycycle_o_reg[11]_i_8_n_4\,
      O(2) => \channel_7_dutycycle_o_reg[11]_i_8_n_5\,
      O(1) => \channel_7_dutycycle_o_reg[11]_i_8_n_6\,
      O(0) => \channel_7_dutycycle_o_reg[11]_i_8_n_7\,
      S(3 downto 0) => \^channel_7_dutycycle_counter_reg[16]_0\(3 downto 0)
    );
\channel_7_dutycycle_o_reg[11]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o_reg[11]_i_30_n_0\,
      CO(3) => \channel_7_dutycycle_o_reg[11]_i_9_n_0\,
      CO(2) => \channel_7_dutycycle_o_reg[11]_i_9_n_1\,
      CO(1) => \channel_7_dutycycle_o_reg[11]_i_9_n_2\,
      CO(0) => \channel_7_dutycycle_o_reg[11]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => channel_7_timeout_counter_reg(19),
      DI(0) => channel_7_timeout_counter_reg(17),
      O(3 downto 0) => \NLW_channel_7_dutycycle_o_reg[11]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_7_dutycycle_o[11]_i_31_n_0\,
      S(2) => \channel_7_dutycycle_o[11]_i_32_n_0\,
      S(1) => \channel_7_dutycycle_o[11]_i_33_n_0\,
      S(0) => \channel_7_dutycycle_o[11]_i_34_n_0\
    );
\channel_7_dutycycle_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_7_dutycycle_o[11]_i_2_n_0\,
      D => \channel_7_dutycycle_o[1]_i_1_n_0\,
      Q => \channel_7_dutycycle_o_reg[11]_0\(1),
      R => \channel_7_dutycycle_o[11]_i_1_n_0\
    );
\channel_7_dutycycle_o_reg[1]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o_reg[1]_i_3_0\(0),
      CO(3) => \channel_7_dutycycle_o_reg[1]_i_12_n_0\,
      CO(2) => \channel_7_dutycycle_o_reg[1]_i_12_n_1\,
      CO(1) => \channel_7_dutycycle_o_reg[1]_i_12_n_2\,
      CO(0) => \channel_7_dutycycle_o_reg[1]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => channel_7_dutycycle_counter_reg(0),
      DI(2 downto 0) => \^channel_7_dutycycle_counter_reg[10]_0\(2 downto 0),
      O(3 downto 0) => \NLW_channel_7_dutycycle_o_reg[1]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_7_dutycycle_o[1]_i_26_n_0\,
      S(2 downto 0) => \channel_7_dutycycle_o_reg[1]_i_3_1\(2 downto 0)
    );
\channel_7_dutycycle_o_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o_reg[1]_i_3_n_0\,
      CO(3) => \channel_7_dutycycle_o_reg[1]_i_2_n_0\,
      CO(2) => \channel_7_dutycycle_o_reg[1]_i_2_n_1\,
      CO(1) => \channel_7_dutycycle_o_reg[1]_i_2_n_2\,
      CO(0) => \channel_7_dutycycle_o_reg[1]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_7_dutycycle_o[1]_i_4_n_0\,
      DI(2) => \channel_7_dutycycle_o[1]_i_5_n_0\,
      DI(1) => \channel_7_dutycycle_o[1]_i_6_n_0\,
      DI(0) => \channel_7_dutycycle_o[1]_i_7_n_0\,
      O(3) => \^channel_7_dutycycle_counter_reg[11]_0\(0),
      O(2) => \^channel_7_dutycycle_counter_reg[7]_0\(0),
      O(1 downto 0) => \NLW_channel_7_dutycycle_o_reg[1]_i_2_O_UNCONNECTED\(1 downto 0),
      S(3) => \channel_7_dutycycle_o[1]_i_8_n_0\,
      S(2) => \channel_7_dutycycle_o[1]_i_9_n_0\,
      S(1) => \channel_7_dutycycle_o[1]_i_10_n_0\,
      S(0) => \channel_7_dutycycle_o[1]_i_11_n_0\
    );
\channel_7_dutycycle_o_reg[1]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o_reg[1]_i_24_n_0\,
      CO(3) => \channel_7_dutycycle_o_reg[1]_i_21_n_0\,
      CO(2) => \channel_7_dutycycle_o_reg[1]_i_21_n_1\,
      CO(1) => \channel_7_dutycycle_o_reg[1]_i_21_n_2\,
      CO(0) => \channel_7_dutycycle_o_reg[1]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \channel_7_dutycycle_o[1]_i_31_n_0\,
      DI(2) => \channel_7_dutycycle_o[1]_i_32_n_0\,
      DI(1) => \channel_7_dutycycle_o[1]_i_33_n_0\,
      DI(0) => \channel_7_dutycycle_o[1]_i_34_n_0\,
      O(3) => \channel_7_dutycycle_o_reg[1]_i_21_n_4\,
      O(2) => \channel_7_dutycycle_o_reg[1]_i_21_n_5\,
      O(1) => \channel_7_dutycycle_o_reg[1]_i_21_n_6\,
      O(0) => \channel_7_dutycycle_o_reg[1]_i_21_n_7\,
      S(3) => \channel_7_dutycycle_o[1]_i_35_n_0\,
      S(2) => \channel_7_dutycycle_o[1]_i_36_n_0\,
      S(1) => \channel_7_dutycycle_o[1]_i_37_n_0\,
      S(0) => \channel_7_dutycycle_o[1]_i_38_n_0\
    );
\channel_7_dutycycle_o_reg[1]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o_reg[1]_i_30_n_0\,
      CO(3) => \channel_7_dutycycle_o_reg[1]_i_22_n_0\,
      CO(2) => \channel_7_dutycycle_o_reg[1]_i_22_n_1\,
      CO(1) => \channel_7_dutycycle_o_reg[1]_i_22_n_2\,
      CO(0) => \channel_7_dutycycle_o_reg[1]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \channel_7_dutycycle_o[1]_i_39_n_0\,
      DI(2) => \channel_7_dutycycle_o[1]_i_40_n_0\,
      DI(1) => \channel_7_dutycycle_o[1]_i_41_n_0\,
      DI(0) => \channel_7_dutycycle_o[1]_i_42_n_0\,
      O(3) => \channel_7_dutycycle_o_reg[1]_i_22_n_4\,
      O(2) => \channel_7_dutycycle_o_reg[1]_i_22_n_5\,
      O(1) => \channel_7_dutycycle_o_reg[1]_i_22_n_6\,
      O(0) => \channel_7_dutycycle_o_reg[1]_i_22_n_7\,
      S(3) => \channel_7_dutycycle_o[1]_i_43_n_0\,
      S(2) => \channel_7_dutycycle_o[1]_i_44_n_0\,
      S(1) => \channel_7_dutycycle_o[1]_i_45_n_0\,
      S(0) => \channel_7_dutycycle_o[1]_i_46_n_0\
    );
\channel_7_dutycycle_o_reg[1]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o_reg[1]_i_25_n_0\,
      CO(3) => \channel_7_dutycycle_o_reg[1]_i_24_n_0\,
      CO(2) => \channel_7_dutycycle_o_reg[1]_i_24_n_1\,
      CO(1) => \channel_7_dutycycle_o_reg[1]_i_24_n_2\,
      CO(0) => \channel_7_dutycycle_o_reg[1]_i_24_n_3\,
      CYINIT => '0',
      DI(3) => \channel_7_dutycycle_o[1]_i_52_n_0\,
      DI(2) => \channel_7_dutycycle_o[1]_i_53_n_0\,
      DI(1) => \channel_7_dutycycle_o[1]_i_54_n_0\,
      DI(0) => \channel_7_dutycycle_o[1]_i_55_n_0\,
      O(3) => \channel_7_dutycycle_o_reg[1]_i_24_n_4\,
      O(2) => \channel_7_dutycycle_o_reg[1]_i_24_n_5\,
      O(1) => \channel_7_dutycycle_o_reg[1]_i_24_n_6\,
      O(0) => \^channel_7_dutycycle_counter_reg[10]_0\(2),
      S(3) => \channel_7_dutycycle_o[1]_i_56_n_0\,
      S(2) => \channel_7_dutycycle_o[1]_i_57_n_0\,
      S(1) => \channel_7_dutycycle_o[1]_i_58_n_0\,
      S(0) => \channel_7_dutycycle_o[1]_i_59_n_0\
    );
\channel_7_dutycycle_o_reg[1]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o_reg[1]_i_47_n_0\,
      CO(3) => \channel_7_dutycycle_o_reg[1]_i_25_n_0\,
      CO(2) => \channel_7_dutycycle_o_reg[1]_i_25_n_1\,
      CO(1) => \channel_7_dutycycle_o_reg[1]_i_25_n_2\,
      CO(0) => \channel_7_dutycycle_o_reg[1]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \channel_7_dutycycle_o[1]_i_60_n_0\,
      DI(2) => \channel_7_dutycycle_o[1]_i_61_n_0\,
      DI(1) => \channel_7_dutycycle_o[1]_i_62_n_0\,
      DI(0) => \channel_7_dutycycle_o[1]_i_63_n_0\,
      O(3 downto 2) => \^channel_7_dutycycle_counter_reg[10]_0\(1 downto 0),
      O(1 downto 0) => \channel_7_dutycycle_counter_reg[6]_0\(3 downto 2),
      S(3) => \channel_7_dutycycle_o[1]_i_64_n_0\,
      S(2) => \channel_7_dutycycle_o[1]_i_65_n_0\,
      S(1) => \channel_7_dutycycle_o[1]_i_66_n_0\,
      S(0) => \channel_7_dutycycle_o[1]_i_67_n_0\
    );
\channel_7_dutycycle_o_reg[1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o_reg[1]_i_12_n_0\,
      CO(3) => \channel_7_dutycycle_o_reg[1]_i_3_n_0\,
      CO(2) => \channel_7_dutycycle_o_reg[1]_i_3_n_1\,
      CO(1) => \channel_7_dutycycle_o_reg[1]_i_3_n_2\,
      CO(0) => \channel_7_dutycycle_o_reg[1]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \channel_7_dutycycle_o[1]_i_13_n_0\,
      DI(2) => \channel_7_dutycycle_o[1]_i_14_n_0\,
      DI(1) => \channel_7_dutycycle_o[1]_i_15_n_0\,
      DI(0) => \channel_7_dutycycle_o[1]_i_16_n_0\,
      O(3 downto 0) => \NLW_channel_7_dutycycle_o_reg[1]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_7_dutycycle_o[1]_i_17_n_0\,
      S(2) => \channel_7_dutycycle_o[1]_i_18_n_0\,
      S(1) => \channel_7_dutycycle_o[1]_i_19_n_0\,
      S(0) => \channel_7_dutycycle_o[1]_i_20_n_0\
    );
\channel_7_dutycycle_o_reg[1]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o_reg[1]_i_68_n_0\,
      CO(3) => \channel_7_dutycycle_o_reg[1]_i_30_n_0\,
      CO(2) => \channel_7_dutycycle_o_reg[1]_i_30_n_1\,
      CO(1) => \channel_7_dutycycle_o_reg[1]_i_30_n_2\,
      CO(0) => \channel_7_dutycycle_o_reg[1]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \channel_7_dutycycle_o[1]_i_69_n_0\,
      DI(2) => \channel_7_dutycycle_o[1]_i_70_n_0\,
      DI(1 downto 0) => channel_7_dutycycle_counter_reg(3 downto 2),
      O(3) => \channel_7_dutycycle_o_reg[1]_i_30_n_4\,
      O(2 downto 0) => \channel_7_dutycycle_counter_reg[3]_0\(2 downto 0),
      S(3) => \channel_7_dutycycle_o[1]_i_71_n_0\,
      S(2) => \channel_7_dutycycle_o[1]_i_72_n_0\,
      S(1) => \channel_7_dutycycle_o[1]_i_73_n_0\,
      S(0) => \channel_7_dutycycle_o[1]_i_74_n_0\
    );
\channel_7_dutycycle_o_reg[1]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_7_dutycycle_o_reg[1]_i_47_n_0\,
      CO(2) => \channel_7_dutycycle_o_reg[1]_i_47_n_1\,
      CO(1) => \channel_7_dutycycle_o_reg[1]_i_47_n_2\,
      CO(0) => \channel_7_dutycycle_o_reg[1]_i_47_n_3\,
      CYINIT => '0',
      DI(3) => \channel_7_dutycycle_o[1]_i_75_n_0\,
      DI(2) => \channel_7_dutycycle_o[1]_i_76_n_0\,
      DI(1) => \channel_7_dutycycle_o[1]_i_77_n_0\,
      DI(0) => '0',
      O(3 downto 2) => \channel_7_dutycycle_counter_reg[6]_0\(1 downto 0),
      O(1 downto 0) => \NLW_channel_7_dutycycle_o_reg[1]_i_47_O_UNCONNECTED\(1 downto 0),
      S(3) => \channel_7_dutycycle_o[1]_i_78_n_0\,
      S(2) => \channel_7_dutycycle_o[1]_i_79_n_0\,
      S(1) => \channel_7_dutycycle_o[1]_i_80_n_0\,
      S(0) => \channel_7_dutycycle_o[1]_i_81_n_0\
    );
\channel_7_dutycycle_o_reg[1]_i_68\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_7_dutycycle_o_reg[1]_i_68_n_0\,
      CO(2) => \channel_7_dutycycle_o_reg[1]_i_68_n_1\,
      CO(1) => \channel_7_dutycycle_o_reg[1]_i_68_n_2\,
      CO(0) => \channel_7_dutycycle_o_reg[1]_i_68_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => channel_7_dutycycle_counter_reg(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3 downto 0) => \channel_7_dutycycle_counter_reg[1]_0\(3 downto 0),
      S(3) => \channel_7_dutycycle_o[1]_i_82_n_0\,
      S(2) => \channel_7_dutycycle_o[1]_i_83_n_0\,
      S(1) => \channel_7_dutycycle_o[1]_i_84_n_0\,
      S(0) => channel_7_dutycycle_counter_reg(0)
    );
\channel_7_dutycycle_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_7_dutycycle_o[11]_i_2_n_0\,
      D => \channel_7_dutycycle_o[2]_i_1_n_0\,
      Q => \channel_7_dutycycle_o_reg[11]_0\(2),
      R => \channel_7_dutycycle_o[11]_i_1_n_0\
    );
\channel_7_dutycycle_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_7_dutycycle_o[11]_i_2_n_0\,
      D => \channel_7_dutycycle_o[3]_i_1_n_0\,
      Q => \channel_7_dutycycle_o_reg[11]_0\(3),
      R => \channel_7_dutycycle_o[11]_i_1_n_0\
    );
\channel_7_dutycycle_o_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_7_dutycycle_o_reg[3]_i_2_n_0\,
      CO(2) => \channel_7_dutycycle_o_reg[3]_i_2_n_1\,
      CO(1) => \channel_7_dutycycle_o_reg[3]_i_2_n_2\,
      CO(0) => \channel_7_dutycycle_o_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \channel_7_dutycycle_o_reg[3]_i_2_n_4\,
      O(2) => \channel_7_dutycycle_o_reg[3]_i_2_n_5\,
      O(1) => \channel_7_dutycycle_o_reg[3]_i_2_n_6\,
      O(0) => \channel_7_dutycycle_o_reg[3]_i_2_n_7\,
      S(3 downto 1) => \^channel_7_dutycycle_counter_reg[11]_0\(2 downto 0),
      S(0) => \channel_7_dutycycle_o[3]_i_3_n_0\
    );
\channel_7_dutycycle_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_7_dutycycle_o[11]_i_2_n_0\,
      D => \channel_7_dutycycle_o[4]_i_1_n_0\,
      Q => \channel_7_dutycycle_o_reg[11]_0\(4),
      R => \channel_7_dutycycle_o[11]_i_1_n_0\
    );
\channel_7_dutycycle_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_7_dutycycle_o[11]_i_2_n_0\,
      D => \channel_7_dutycycle_o[5]_i_1_n_0\,
      Q => \channel_7_dutycycle_o_reg[11]_0\(5),
      R => \channel_7_dutycycle_o[11]_i_1_n_0\
    );
\channel_7_dutycycle_o_reg[5]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o_reg[1]_i_21_n_0\,
      CO(3) => \channel_7_dutycycle_o_reg[5]_i_11_n_0\,
      CO(2) => \channel_7_dutycycle_o_reg[5]_i_11_n_1\,
      CO(1) => \channel_7_dutycycle_o_reg[5]_i_11_n_2\,
      CO(0) => \channel_7_dutycycle_o_reg[5]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => channel_7_dutycycle_counter_reg(16),
      DI(2) => \channel_7_dutycycle_o[5]_i_13_n_0\,
      DI(1) => \channel_7_dutycycle_o[5]_i_14_n_0\,
      DI(0) => \channel_7_dutycycle_o[5]_i_15_n_0\,
      O(3) => \channel_7_dutycycle_o_reg[5]_i_11_n_4\,
      O(2) => \channel_7_dutycycle_o_reg[5]_i_11_n_5\,
      O(1) => \channel_7_dutycycle_o_reg[5]_i_11_n_6\,
      O(0) => \channel_7_dutycycle_o_reg[5]_i_11_n_7\,
      S(3) => \channel_7_dutycycle_o[5]_i_16_n_0\,
      S(2) => \channel_7_dutycycle_o[5]_i_17_n_0\,
      S(1) => \channel_7_dutycycle_o[5]_i_18_n_0\,
      S(0) => \channel_7_dutycycle_o[5]_i_19_n_0\
    );
\channel_7_dutycycle_o_reg[5]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o_reg[1]_i_22_n_0\,
      CO(3) => \channel_7_dutycycle_o_reg[5]_i_12_n_0\,
      CO(2) => \channel_7_dutycycle_o_reg[5]_i_12_n_1\,
      CO(1) => \channel_7_dutycycle_o_reg[5]_i_12_n_2\,
      CO(0) => \channel_7_dutycycle_o_reg[5]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \channel_7_dutycycle_o[5]_i_20_n_0\,
      DI(2) => \channel_7_dutycycle_o[5]_i_21_n_0\,
      DI(1) => \channel_7_dutycycle_o[5]_i_22_n_0\,
      DI(0) => \channel_7_dutycycle_o[5]_i_23_n_0\,
      O(3) => \channel_7_dutycycle_o_reg[5]_i_12_n_4\,
      O(2) => \channel_7_dutycycle_o_reg[5]_i_12_n_5\,
      O(1) => \channel_7_dutycycle_o_reg[5]_i_12_n_6\,
      O(0) => \channel_7_dutycycle_o_reg[5]_i_12_n_7\,
      S(3) => \channel_7_dutycycle_o[5]_i_24_n_0\,
      S(2) => \channel_7_dutycycle_o[5]_i_25_n_0\,
      S(1) => \channel_7_dutycycle_o[5]_i_26_n_0\,
      S(0) => \channel_7_dutycycle_o[5]_i_27_n_0\
    );
\channel_7_dutycycle_o_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o_reg[1]_i_2_n_0\,
      CO(3) => \channel_7_dutycycle_o_reg[5]_i_2_n_0\,
      CO(2) => \channel_7_dutycycle_o_reg[5]_i_2_n_1\,
      CO(1) => \channel_7_dutycycle_o_reg[5]_i_2_n_2\,
      CO(0) => \channel_7_dutycycle_o_reg[5]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_7_dutycycle_o[5]_i_3_n_0\,
      DI(2) => \channel_7_dutycycle_o[5]_i_4_n_0\,
      DI(1) => \channel_7_dutycycle_o[5]_i_5_n_0\,
      DI(0) => \channel_7_dutycycle_o[5]_i_6_n_0\,
      O(3 downto 2) => \^channel_7_dutycycle_counter_reg[15]_0\(1 downto 0),
      O(1 downto 0) => \^channel_7_dutycycle_counter_reg[11]_0\(2 downto 1),
      S(3) => \channel_7_dutycycle_o[5]_i_7_n_0\,
      S(2) => \channel_7_dutycycle_o[5]_i_8_n_0\,
      S(1) => \channel_7_dutycycle_o[5]_i_9_n_0\,
      S(0) => \channel_7_dutycycle_o[5]_i_10_n_0\
    );
\channel_7_dutycycle_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_7_dutycycle_o[11]_i_2_n_0\,
      D => \channel_7_dutycycle_o[6]_i_1_n_0\,
      Q => \channel_7_dutycycle_o_reg[11]_0\(6),
      R => \channel_7_dutycycle_o[11]_i_1_n_0\
    );
\channel_7_dutycycle_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_7_dutycycle_o[11]_i_2_n_0\,
      D => \channel_7_dutycycle_o[7]_i_1_n_0\,
      Q => \channel_7_dutycycle_o_reg[11]_0\(7),
      R => \channel_7_dutycycle_o[11]_i_1_n_0\
    );
\channel_7_dutycycle_o_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o_reg[3]_i_2_n_0\,
      CO(3) => \channel_7_dutycycle_o_reg[7]_i_2_n_0\,
      CO(2) => \channel_7_dutycycle_o_reg[7]_i_2_n_1\,
      CO(1) => \channel_7_dutycycle_o_reg[7]_i_2_n_2\,
      CO(0) => \channel_7_dutycycle_o_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_7_dutycycle_o_reg[7]_i_2_n_4\,
      O(2) => \channel_7_dutycycle_o_reg[7]_i_2_n_5\,
      O(1) => \channel_7_dutycycle_o_reg[7]_i_2_n_6\,
      O(0) => \channel_7_dutycycle_o_reg[7]_i_2_n_7\,
      S(3 downto 0) => \^channel_7_dutycycle_counter_reg[15]_0\(3 downto 0)
    );
\channel_7_dutycycle_o_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_7_dutycycle_o[11]_i_2_n_0\,
      D => \channel_7_dutycycle_o[8]_i_1_n_0\,
      Q => \channel_7_dutycycle_o_reg[11]_0\(8),
      R => \channel_7_dutycycle_o[11]_i_1_n_0\
    );
\channel_7_dutycycle_o_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_7_dutycycle_o[11]_i_2_n_0\,
      D => \channel_7_dutycycle_o[9]_i_1_n_0\,
      Q => \channel_7_dutycycle_o_reg[11]_0\(9),
      R => \channel_7_dutycycle_o[11]_i_1_n_0\
    );
\channel_7_dutycycle_o_reg[9]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o_reg[5]_i_12_n_0\,
      CO(3) => \channel_7_dutycycle_o_reg[9]_i_11_n_0\,
      CO(2) => \channel_7_dutycycle_o_reg[9]_i_11_n_1\,
      CO(1) => \channel_7_dutycycle_o_reg[9]_i_11_n_2\,
      CO(0) => \channel_7_dutycycle_o_reg[9]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \channel_7_dutycycle_o[9]_i_12_n_0\,
      DI(2) => \channel_7_dutycycle_o[9]_i_13_n_0\,
      DI(1) => \channel_7_dutycycle_o[9]_i_14_n_0\,
      DI(0) => \channel_7_dutycycle_o[9]_i_15_n_0\,
      O(3) => \channel_7_dutycycle_o_reg[9]_i_11_n_4\,
      O(2) => \channel_7_dutycycle_o_reg[9]_i_11_n_5\,
      O(1) => \channel_7_dutycycle_o_reg[9]_i_11_n_6\,
      O(0) => \channel_7_dutycycle_o_reg[9]_i_11_n_7\,
      S(3) => \channel_7_dutycycle_o[9]_i_16_n_0\,
      S(2) => \channel_7_dutycycle_o[9]_i_17_n_0\,
      S(1) => \channel_7_dutycycle_o[9]_i_18_n_0\,
      S(0) => \channel_7_dutycycle_o[9]_i_19_n_0\
    );
\channel_7_dutycycle_o_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o_reg[5]_i_2_n_0\,
      CO(3) => \channel_7_dutycycle_o_reg[9]_i_2_n_0\,
      CO(2) => \channel_7_dutycycle_o_reg[9]_i_2_n_1\,
      CO(1) => \channel_7_dutycycle_o_reg[9]_i_2_n_2\,
      CO(0) => \channel_7_dutycycle_o_reg[9]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_7_dutycycle_o[9]_i_3_n_0\,
      DI(2) => \channel_7_dutycycle_o[9]_i_4_n_0\,
      DI(1) => \channel_7_dutycycle_o[9]_i_5_n_0\,
      DI(0) => \channel_7_dutycycle_o[9]_i_6_n_0\,
      O(3 downto 2) => \^channel_7_dutycycle_counter_reg[16]_0\(1 downto 0),
      O(1 downto 0) => \^channel_7_dutycycle_counter_reg[15]_0\(3 downto 2),
      S(3) => \channel_7_dutycycle_o[9]_i_7_n_0\,
      S(2) => \channel_7_dutycycle_o[9]_i_8_n_0\,
      S(1) => \channel_7_dutycycle_o[9]_i_9_n_0\,
      S(0) => \channel_7_dutycycle_o[9]_i_10_n_0\
    );
channel_7_stage_1_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => channel_7_i,
      Q => channel_7_stage_1,
      R => '0'
    );
channel_7_stage_2_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => channel_7_stage_1,
      Q => channel_7_stage_2,
      R => '0'
    );
\channel_7_timeout_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_7_stage_1,
      I1 => channel_7_stage_2,
      O => channel_7_dutycycle_counter0
    );
\channel_7_timeout_counter[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1011"
    )
        port map (
      I0 => channel_7_i,
      I1 => \channel_7_dutycycle_o_reg[11]_i_4_n_0\,
      I2 => channel_7_stage_1,
      I3 => channel_7_stage_2,
      O => \channel_7_timeout_counter[0]_i_2_n_0\
    );
\channel_7_timeout_counter[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_7_timeout_counter_reg(0),
      O => \channel_7_timeout_counter[0]_i_4_n_0\
    );
\channel_7_timeout_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_timeout_counter[0]_i_2_n_0\,
      D => \channel_7_timeout_counter_reg[0]_i_3_n_7\,
      Q => channel_7_timeout_counter_reg(0),
      R => channel_7_dutycycle_counter0
    );
\channel_7_timeout_counter_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_7_timeout_counter_reg[0]_i_3_n_0\,
      CO(2) => \channel_7_timeout_counter_reg[0]_i_3_n_1\,
      CO(1) => \channel_7_timeout_counter_reg[0]_i_3_n_2\,
      CO(0) => \channel_7_timeout_counter_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \channel_7_timeout_counter_reg[0]_i_3_n_4\,
      O(2) => \channel_7_timeout_counter_reg[0]_i_3_n_5\,
      O(1) => \channel_7_timeout_counter_reg[0]_i_3_n_6\,
      O(0) => \channel_7_timeout_counter_reg[0]_i_3_n_7\,
      S(3 downto 1) => channel_7_timeout_counter_reg(3 downto 1),
      S(0) => \channel_7_timeout_counter[0]_i_4_n_0\
    );
\channel_7_timeout_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_timeout_counter[0]_i_2_n_0\,
      D => \channel_7_timeout_counter_reg[8]_i_1_n_5\,
      Q => channel_7_timeout_counter_reg(10),
      R => channel_7_dutycycle_counter0
    );
\channel_7_timeout_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_timeout_counter[0]_i_2_n_0\,
      D => \channel_7_timeout_counter_reg[8]_i_1_n_4\,
      Q => channel_7_timeout_counter_reg(11),
      R => channel_7_dutycycle_counter0
    );
\channel_7_timeout_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_timeout_counter[0]_i_2_n_0\,
      D => \channel_7_timeout_counter_reg[12]_i_1_n_7\,
      Q => channel_7_timeout_counter_reg(12),
      R => channel_7_dutycycle_counter0
    );
\channel_7_timeout_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_timeout_counter_reg[8]_i_1_n_0\,
      CO(3) => \channel_7_timeout_counter_reg[12]_i_1_n_0\,
      CO(2) => \channel_7_timeout_counter_reg[12]_i_1_n_1\,
      CO(1) => \channel_7_timeout_counter_reg[12]_i_1_n_2\,
      CO(0) => \channel_7_timeout_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_7_timeout_counter_reg[12]_i_1_n_4\,
      O(2) => \channel_7_timeout_counter_reg[12]_i_1_n_5\,
      O(1) => \channel_7_timeout_counter_reg[12]_i_1_n_6\,
      O(0) => \channel_7_timeout_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => channel_7_timeout_counter_reg(15 downto 12)
    );
\channel_7_timeout_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_timeout_counter[0]_i_2_n_0\,
      D => \channel_7_timeout_counter_reg[12]_i_1_n_6\,
      Q => channel_7_timeout_counter_reg(13),
      R => channel_7_dutycycle_counter0
    );
\channel_7_timeout_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_timeout_counter[0]_i_2_n_0\,
      D => \channel_7_timeout_counter_reg[12]_i_1_n_5\,
      Q => channel_7_timeout_counter_reg(14),
      R => channel_7_dutycycle_counter0
    );
\channel_7_timeout_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_timeout_counter[0]_i_2_n_0\,
      D => \channel_7_timeout_counter_reg[12]_i_1_n_4\,
      Q => channel_7_timeout_counter_reg(15),
      R => channel_7_dutycycle_counter0
    );
\channel_7_timeout_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_timeout_counter[0]_i_2_n_0\,
      D => \channel_7_timeout_counter_reg[16]_i_1_n_7\,
      Q => channel_7_timeout_counter_reg(16),
      R => channel_7_dutycycle_counter0
    );
\channel_7_timeout_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_timeout_counter_reg[12]_i_1_n_0\,
      CO(3) => \channel_7_timeout_counter_reg[16]_i_1_n_0\,
      CO(2) => \channel_7_timeout_counter_reg[16]_i_1_n_1\,
      CO(1) => \channel_7_timeout_counter_reg[16]_i_1_n_2\,
      CO(0) => \channel_7_timeout_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_7_timeout_counter_reg[16]_i_1_n_4\,
      O(2) => \channel_7_timeout_counter_reg[16]_i_1_n_5\,
      O(1) => \channel_7_timeout_counter_reg[16]_i_1_n_6\,
      O(0) => \channel_7_timeout_counter_reg[16]_i_1_n_7\,
      S(3 downto 0) => channel_7_timeout_counter_reg(19 downto 16)
    );
\channel_7_timeout_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_timeout_counter[0]_i_2_n_0\,
      D => \channel_7_timeout_counter_reg[16]_i_1_n_6\,
      Q => channel_7_timeout_counter_reg(17),
      R => channel_7_dutycycle_counter0
    );
\channel_7_timeout_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_timeout_counter[0]_i_2_n_0\,
      D => \channel_7_timeout_counter_reg[16]_i_1_n_5\,
      Q => channel_7_timeout_counter_reg(18),
      R => channel_7_dutycycle_counter0
    );
\channel_7_timeout_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_timeout_counter[0]_i_2_n_0\,
      D => \channel_7_timeout_counter_reg[16]_i_1_n_4\,
      Q => channel_7_timeout_counter_reg(19),
      R => channel_7_dutycycle_counter0
    );
\channel_7_timeout_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_timeout_counter[0]_i_2_n_0\,
      D => \channel_7_timeout_counter_reg[0]_i_3_n_6\,
      Q => channel_7_timeout_counter_reg(1),
      R => channel_7_dutycycle_counter0
    );
\channel_7_timeout_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_timeout_counter[0]_i_2_n_0\,
      D => \channel_7_timeout_counter_reg[20]_i_1_n_7\,
      Q => channel_7_timeout_counter_reg(20),
      R => channel_7_dutycycle_counter0
    );
\channel_7_timeout_counter_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_timeout_counter_reg[16]_i_1_n_0\,
      CO(3) => \channel_7_timeout_counter_reg[20]_i_1_n_0\,
      CO(2) => \channel_7_timeout_counter_reg[20]_i_1_n_1\,
      CO(1) => \channel_7_timeout_counter_reg[20]_i_1_n_2\,
      CO(0) => \channel_7_timeout_counter_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_7_timeout_counter_reg[20]_i_1_n_4\,
      O(2) => \channel_7_timeout_counter_reg[20]_i_1_n_5\,
      O(1) => \channel_7_timeout_counter_reg[20]_i_1_n_6\,
      O(0) => \channel_7_timeout_counter_reg[20]_i_1_n_7\,
      S(3 downto 0) => channel_7_timeout_counter_reg(23 downto 20)
    );
\channel_7_timeout_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_timeout_counter[0]_i_2_n_0\,
      D => \channel_7_timeout_counter_reg[20]_i_1_n_6\,
      Q => channel_7_timeout_counter_reg(21),
      R => channel_7_dutycycle_counter0
    );
\channel_7_timeout_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_timeout_counter[0]_i_2_n_0\,
      D => \channel_7_timeout_counter_reg[20]_i_1_n_5\,
      Q => channel_7_timeout_counter_reg(22),
      R => channel_7_dutycycle_counter0
    );
\channel_7_timeout_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_timeout_counter[0]_i_2_n_0\,
      D => \channel_7_timeout_counter_reg[20]_i_1_n_4\,
      Q => channel_7_timeout_counter_reg(23),
      R => channel_7_dutycycle_counter0
    );
\channel_7_timeout_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_timeout_counter[0]_i_2_n_0\,
      D => \channel_7_timeout_counter_reg[24]_i_1_n_7\,
      Q => channel_7_timeout_counter_reg(24),
      R => channel_7_dutycycle_counter0
    );
\channel_7_timeout_counter_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_timeout_counter_reg[20]_i_1_n_0\,
      CO(3) => \channel_7_timeout_counter_reg[24]_i_1_n_0\,
      CO(2) => \channel_7_timeout_counter_reg[24]_i_1_n_1\,
      CO(1) => \channel_7_timeout_counter_reg[24]_i_1_n_2\,
      CO(0) => \channel_7_timeout_counter_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_7_timeout_counter_reg[24]_i_1_n_4\,
      O(2) => \channel_7_timeout_counter_reg[24]_i_1_n_5\,
      O(1) => \channel_7_timeout_counter_reg[24]_i_1_n_6\,
      O(0) => \channel_7_timeout_counter_reg[24]_i_1_n_7\,
      S(3 downto 0) => channel_7_timeout_counter_reg(27 downto 24)
    );
\channel_7_timeout_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_timeout_counter[0]_i_2_n_0\,
      D => \channel_7_timeout_counter_reg[24]_i_1_n_6\,
      Q => channel_7_timeout_counter_reg(25),
      R => channel_7_dutycycle_counter0
    );
\channel_7_timeout_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_timeout_counter[0]_i_2_n_0\,
      D => \channel_7_timeout_counter_reg[24]_i_1_n_5\,
      Q => channel_7_timeout_counter_reg(26),
      R => channel_7_dutycycle_counter0
    );
\channel_7_timeout_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_timeout_counter[0]_i_2_n_0\,
      D => \channel_7_timeout_counter_reg[24]_i_1_n_4\,
      Q => channel_7_timeout_counter_reg(27),
      R => channel_7_dutycycle_counter0
    );
\channel_7_timeout_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_timeout_counter[0]_i_2_n_0\,
      D => \channel_7_timeout_counter_reg[28]_i_1_n_7\,
      Q => channel_7_timeout_counter_reg(28),
      R => channel_7_dutycycle_counter0
    );
\channel_7_timeout_counter_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_timeout_counter_reg[24]_i_1_n_0\,
      CO(3) => \NLW_channel_7_timeout_counter_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \channel_7_timeout_counter_reg[28]_i_1_n_1\,
      CO(1) => \channel_7_timeout_counter_reg[28]_i_1_n_2\,
      CO(0) => \channel_7_timeout_counter_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_7_timeout_counter_reg[28]_i_1_n_4\,
      O(2) => \channel_7_timeout_counter_reg[28]_i_1_n_5\,
      O(1) => \channel_7_timeout_counter_reg[28]_i_1_n_6\,
      O(0) => \channel_7_timeout_counter_reg[28]_i_1_n_7\,
      S(3 downto 0) => channel_7_timeout_counter_reg(31 downto 28)
    );
\channel_7_timeout_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_timeout_counter[0]_i_2_n_0\,
      D => \channel_7_timeout_counter_reg[28]_i_1_n_6\,
      Q => channel_7_timeout_counter_reg(29),
      R => channel_7_dutycycle_counter0
    );
\channel_7_timeout_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_timeout_counter[0]_i_2_n_0\,
      D => \channel_7_timeout_counter_reg[0]_i_3_n_5\,
      Q => channel_7_timeout_counter_reg(2),
      R => channel_7_dutycycle_counter0
    );
\channel_7_timeout_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_timeout_counter[0]_i_2_n_0\,
      D => \channel_7_timeout_counter_reg[28]_i_1_n_5\,
      Q => channel_7_timeout_counter_reg(30),
      R => channel_7_dutycycle_counter0
    );
\channel_7_timeout_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_timeout_counter[0]_i_2_n_0\,
      D => \channel_7_timeout_counter_reg[28]_i_1_n_4\,
      Q => channel_7_timeout_counter_reg(31),
      R => channel_7_dutycycle_counter0
    );
\channel_7_timeout_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_timeout_counter[0]_i_2_n_0\,
      D => \channel_7_timeout_counter_reg[0]_i_3_n_4\,
      Q => channel_7_timeout_counter_reg(3),
      R => channel_7_dutycycle_counter0
    );
\channel_7_timeout_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_timeout_counter[0]_i_2_n_0\,
      D => \channel_7_timeout_counter_reg[4]_i_1_n_7\,
      Q => channel_7_timeout_counter_reg(4),
      R => channel_7_dutycycle_counter0
    );
\channel_7_timeout_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_timeout_counter_reg[0]_i_3_n_0\,
      CO(3) => \channel_7_timeout_counter_reg[4]_i_1_n_0\,
      CO(2) => \channel_7_timeout_counter_reg[4]_i_1_n_1\,
      CO(1) => \channel_7_timeout_counter_reg[4]_i_1_n_2\,
      CO(0) => \channel_7_timeout_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_7_timeout_counter_reg[4]_i_1_n_4\,
      O(2) => \channel_7_timeout_counter_reg[4]_i_1_n_5\,
      O(1) => \channel_7_timeout_counter_reg[4]_i_1_n_6\,
      O(0) => \channel_7_timeout_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => channel_7_timeout_counter_reg(7 downto 4)
    );
\channel_7_timeout_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_timeout_counter[0]_i_2_n_0\,
      D => \channel_7_timeout_counter_reg[4]_i_1_n_6\,
      Q => channel_7_timeout_counter_reg(5),
      R => channel_7_dutycycle_counter0
    );
\channel_7_timeout_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_timeout_counter[0]_i_2_n_0\,
      D => \channel_7_timeout_counter_reg[4]_i_1_n_5\,
      Q => channel_7_timeout_counter_reg(6),
      R => channel_7_dutycycle_counter0
    );
\channel_7_timeout_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_timeout_counter[0]_i_2_n_0\,
      D => \channel_7_timeout_counter_reg[4]_i_1_n_4\,
      Q => channel_7_timeout_counter_reg(7),
      R => channel_7_dutycycle_counter0
    );
\channel_7_timeout_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_timeout_counter[0]_i_2_n_0\,
      D => \channel_7_timeout_counter_reg[8]_i_1_n_7\,
      Q => channel_7_timeout_counter_reg(8),
      R => channel_7_dutycycle_counter0
    );
\channel_7_timeout_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_timeout_counter_reg[4]_i_1_n_0\,
      CO(3) => \channel_7_timeout_counter_reg[8]_i_1_n_0\,
      CO(2) => \channel_7_timeout_counter_reg[8]_i_1_n_1\,
      CO(1) => \channel_7_timeout_counter_reg[8]_i_1_n_2\,
      CO(0) => \channel_7_timeout_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_7_timeout_counter_reg[8]_i_1_n_4\,
      O(2) => \channel_7_timeout_counter_reg[8]_i_1_n_5\,
      O(1) => \channel_7_timeout_counter_reg[8]_i_1_n_6\,
      O(0) => \channel_7_timeout_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => channel_7_timeout_counter_reg(11 downto 8)
    );
\channel_7_timeout_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_7_timeout_counter[0]_i_2_n_0\,
      D => \channel_7_timeout_counter_reg[8]_i_1_n_6\,
      Q => channel_7_timeout_counter_reg(9),
      R => channel_7_dutycycle_counter0
    );
\channel_8_dutycycle_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[11]_i_4_n_0\,
      I1 => channel_8_i,
      I2 => channel_8_stage_1,
      I3 => channel_8_stage_2,
      O => \channel_8_dutycycle_counter[0]_i_1_n_0\
    );
\channel_8_dutycycle_counter[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(0),
      O => \channel_8_dutycycle_counter[0]_i_3_n_0\
    );
\channel_8_dutycycle_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_8_dutycycle_counter_reg[0]_i_2_n_7\,
      Q => channel_8_dutycycle_counter_reg(0),
      S => channel_8_dutycycle_counter0
    );
\channel_8_dutycycle_counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_8_dutycycle_counter_reg[0]_i_2_n_0\,
      CO(2) => \channel_8_dutycycle_counter_reg[0]_i_2_n_1\,
      CO(1) => \channel_8_dutycycle_counter_reg[0]_i_2_n_2\,
      CO(0) => \channel_8_dutycycle_counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \channel_8_dutycycle_counter_reg[0]_i_2_n_4\,
      O(2) => \channel_8_dutycycle_counter_reg[0]_i_2_n_5\,
      O(1) => \channel_8_dutycycle_counter_reg[0]_i_2_n_6\,
      O(0) => \channel_8_dutycycle_counter_reg[0]_i_2_n_7\,
      S(3 downto 1) => channel_8_dutycycle_counter_reg(3 downto 1),
      S(0) => \channel_8_dutycycle_counter[0]_i_3_n_0\
    );
\channel_8_dutycycle_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_8_dutycycle_counter_reg[8]_i_1_n_5\,
      Q => channel_8_dutycycle_counter_reg(10),
      R => channel_8_dutycycle_counter0
    );
\channel_8_dutycycle_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_8_dutycycle_counter_reg[8]_i_1_n_4\,
      Q => channel_8_dutycycle_counter_reg(11),
      R => channel_8_dutycycle_counter0
    );
\channel_8_dutycycle_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_8_dutycycle_counter_reg[12]_i_1_n_7\,
      Q => channel_8_dutycycle_counter_reg(12),
      R => channel_8_dutycycle_counter0
    );
\channel_8_dutycycle_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_counter_reg[8]_i_1_n_0\,
      CO(3) => \channel_8_dutycycle_counter_reg[12]_i_1_n_0\,
      CO(2) => \channel_8_dutycycle_counter_reg[12]_i_1_n_1\,
      CO(1) => \channel_8_dutycycle_counter_reg[12]_i_1_n_2\,
      CO(0) => \channel_8_dutycycle_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_8_dutycycle_counter_reg[12]_i_1_n_4\,
      O(2) => \channel_8_dutycycle_counter_reg[12]_i_1_n_5\,
      O(1) => \channel_8_dutycycle_counter_reg[12]_i_1_n_6\,
      O(0) => \channel_8_dutycycle_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => channel_8_dutycycle_counter_reg(15 downto 12)
    );
\channel_8_dutycycle_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_8_dutycycle_counter_reg[12]_i_1_n_6\,
      Q => channel_8_dutycycle_counter_reg(13),
      R => channel_8_dutycycle_counter0
    );
\channel_8_dutycycle_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_8_dutycycle_counter_reg[12]_i_1_n_5\,
      Q => channel_8_dutycycle_counter_reg(14),
      R => channel_8_dutycycle_counter0
    );
\channel_8_dutycycle_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_8_dutycycle_counter_reg[12]_i_1_n_4\,
      Q => channel_8_dutycycle_counter_reg(15),
      R => channel_8_dutycycle_counter0
    );
\channel_8_dutycycle_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_8_dutycycle_counter_reg[16]_i_1_n_7\,
      Q => channel_8_dutycycle_counter_reg(16),
      R => channel_8_dutycycle_counter0
    );
\channel_8_dutycycle_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_counter_reg[12]_i_1_n_0\,
      CO(3 downto 1) => \NLW_channel_8_dutycycle_counter_reg[16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_8_dutycycle_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_channel_8_dutycycle_counter_reg[16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \channel_8_dutycycle_counter_reg[16]_i_1_n_6\,
      O(0) => \channel_8_dutycycle_counter_reg[16]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => channel_8_dutycycle_counter_reg(17 downto 16)
    );
\channel_8_dutycycle_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_8_dutycycle_counter_reg[16]_i_1_n_6\,
      Q => channel_8_dutycycle_counter_reg(17),
      R => channel_8_dutycycle_counter0
    );
\channel_8_dutycycle_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_8_dutycycle_counter_reg[0]_i_2_n_6\,
      Q => channel_8_dutycycle_counter_reg(1),
      R => channel_8_dutycycle_counter0
    );
\channel_8_dutycycle_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_8_dutycycle_counter_reg[0]_i_2_n_5\,
      Q => channel_8_dutycycle_counter_reg(2),
      R => channel_8_dutycycle_counter0
    );
\channel_8_dutycycle_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_8_dutycycle_counter_reg[0]_i_2_n_4\,
      Q => channel_8_dutycycle_counter_reg(3),
      R => channel_8_dutycycle_counter0
    );
\channel_8_dutycycle_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_8_dutycycle_counter_reg[4]_i_1_n_7\,
      Q => channel_8_dutycycle_counter_reg(4),
      R => channel_8_dutycycle_counter0
    );
\channel_8_dutycycle_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_counter_reg[0]_i_2_n_0\,
      CO(3) => \channel_8_dutycycle_counter_reg[4]_i_1_n_0\,
      CO(2) => \channel_8_dutycycle_counter_reg[4]_i_1_n_1\,
      CO(1) => \channel_8_dutycycle_counter_reg[4]_i_1_n_2\,
      CO(0) => \channel_8_dutycycle_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_8_dutycycle_counter_reg[4]_i_1_n_4\,
      O(2) => \channel_8_dutycycle_counter_reg[4]_i_1_n_5\,
      O(1) => \channel_8_dutycycle_counter_reg[4]_i_1_n_6\,
      O(0) => \channel_8_dutycycle_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => channel_8_dutycycle_counter_reg(7 downto 4)
    );
\channel_8_dutycycle_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_8_dutycycle_counter_reg[4]_i_1_n_6\,
      Q => channel_8_dutycycle_counter_reg(5),
      R => channel_8_dutycycle_counter0
    );
\channel_8_dutycycle_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_8_dutycycle_counter_reg[4]_i_1_n_5\,
      Q => channel_8_dutycycle_counter_reg(6),
      R => channel_8_dutycycle_counter0
    );
\channel_8_dutycycle_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_8_dutycycle_counter_reg[4]_i_1_n_4\,
      Q => channel_8_dutycycle_counter_reg(7),
      R => channel_8_dutycycle_counter0
    );
\channel_8_dutycycle_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_8_dutycycle_counter_reg[8]_i_1_n_7\,
      Q => channel_8_dutycycle_counter_reg(8),
      R => channel_8_dutycycle_counter0
    );
\channel_8_dutycycle_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_counter_reg[4]_i_1_n_0\,
      CO(3) => \channel_8_dutycycle_counter_reg[8]_i_1_n_0\,
      CO(2) => \channel_8_dutycycle_counter_reg[8]_i_1_n_1\,
      CO(1) => \channel_8_dutycycle_counter_reg[8]_i_1_n_2\,
      CO(0) => \channel_8_dutycycle_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_8_dutycycle_counter_reg[8]_i_1_n_4\,
      O(2) => \channel_8_dutycycle_counter_reg[8]_i_1_n_5\,
      O(1) => \channel_8_dutycycle_counter_reg[8]_i_1_n_6\,
      O(0) => \channel_8_dutycycle_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => channel_8_dutycycle_counter_reg(11 downto 8)
    );
\channel_8_dutycycle_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_dutycycle_counter[0]_i_1_n_0\,
      D => \channel_8_dutycycle_counter_reg[8]_i_1_n_6\,
      Q => channel_8_dutycycle_counter_reg(9),
      R => channel_8_dutycycle_counter0
    );
\channel_8_dutycycle_o[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_8_dutycycle_counter_reg[7]_0\(0),
      I1 => \channel_8_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_8_dutycycle_counter_reg(17),
      I3 => \channel_8_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_8_dutycycle_o_reg[3]_i_2_n_7\,
      O => \channel_8_dutycycle_o[0]_i_1_n_0\
    );
\channel_8_dutycycle_o[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_8_dutycycle_counter_reg[16]_0\(2),
      I1 => \channel_8_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_8_dutycycle_counter_reg(17),
      I3 => \channel_8_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_8_dutycycle_o_reg[11]_i_8_n_5\,
      O => \channel_8_dutycycle_o[10]_i_1_n_0\
    );
\channel_8_dutycycle_o[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[11]_i_4_n_0\,
      I1 => channel_8_stage_2,
      I2 => channel_8_stage_1,
      O => \channel_8_dutycycle_o[11]_i_1_n_0\
    );
\channel_8_dutycycle_o[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_8_timeout_counter_reg(30),
      I1 => channel_8_timeout_counter_reg(31),
      O => \channel_8_dutycycle_o[11]_i_10_n_0\
    );
\channel_8_dutycycle_o[11]_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(2),
      I1 => \^channel_8_dutycycle_counter_reg[7]_0\(0),
      I2 => \^channel_8_dutycycle_counter_reg[11]_0\(0),
      I3 => channel_8_dutycycle_counter_reg(3),
      O => \channel_8_dutycycle_o[11]_i_100_n_0\
    );
\channel_8_dutycycle_o[11]_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(2),
      I1 => \^channel_8_dutycycle_counter_reg[7]_0\(0),
      O => \channel_8_dutycycle_o[11]_i_101_n_0\
    );
\channel_8_dutycycle_o[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_8_timeout_counter_reg(28),
      I1 => channel_8_timeout_counter_reg(29),
      O => \channel_8_dutycycle_o[11]_i_11_n_0\
    );
\channel_8_dutycycle_o[11]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_8_timeout_counter_reg(30),
      I1 => channel_8_timeout_counter_reg(31),
      O => \channel_8_dutycycle_o[11]_i_12_n_0\
    );
\channel_8_dutycycle_o[11]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_8_timeout_counter_reg(28),
      I1 => channel_8_timeout_counter_reg(29),
      O => \channel_8_dutycycle_o[11]_i_13_n_0\
    );
\channel_8_dutycycle_o[11]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_8_timeout_counter_reg(26),
      I1 => channel_8_timeout_counter_reg(27),
      O => \channel_8_dutycycle_o[11]_i_14_n_0\
    );
\channel_8_dutycycle_o[11]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_8_timeout_counter_reg(24),
      I1 => channel_8_timeout_counter_reg(25),
      O => \channel_8_dutycycle_o[11]_i_15_n_0\
    );
\channel_8_dutycycle_o[11]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_8_dutycycle_o_reg[11]_i_36_n_4\,
      I2 => channel_8_dutycycle_counter_reg(16),
      O => \channel_8_dutycycle_o[11]_i_16_n_0\
    );
\channel_8_dutycycle_o[11]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(17),
      I1 => \channel_8_dutycycle_o_reg[11]_i_37_n_3\,
      I2 => \channel_8_dutycycle_o_reg[11]_i_35_n_2\,
      O => \channel_8_dutycycle_o[11]_i_17_n_0\
    );
\channel_8_dutycycle_o[11]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_8_dutycycle_o[11]_i_16_n_0\,
      I1 => \channel_8_dutycycle_o_reg[11]_i_35_n_2\,
      I2 => \channel_8_dutycycle_o_reg[11]_i_37_n_3\,
      I3 => channel_8_dutycycle_counter_reg(17),
      O => \channel_8_dutycycle_o[11]_i_18_n_0\
    );
\channel_8_dutycycle_o[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_8_stage_2,
      I1 => channel_8_stage_1,
      O => \channel_8_dutycycle_o[11]_i_2_n_0\
    );
\channel_8_dutycycle_o[11]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[11]_i_6_0\(3),
      I1 => channel_8_dutycycle_counter_reg(16),
      O => \channel_8_dutycycle_o[11]_i_20_n_0\
    );
\channel_8_dutycycle_o[11]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[11]_i_6_0\(2),
      I1 => channel_8_dutycycle_counter_reg(15),
      O => \channel_8_dutycycle_o[11]_i_21_n_0\
    );
\channel_8_dutycycle_o[11]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[11]_i_6_0\(1),
      I1 => channel_8_dutycycle_counter_reg(14),
      O => \channel_8_dutycycle_o[11]_i_22_n_0\
    );
\channel_8_dutycycle_o[11]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[11]_i_6_0\(0),
      I1 => channel_8_dutycycle_counter_reg(13),
      O => \channel_8_dutycycle_o[11]_i_23_n_0\
    );
\channel_8_dutycycle_o[11]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(16),
      I1 => \channel_8_dutycycle_o_reg[11]_i_6_0\(3),
      I2 => \channel_8_dutycycle_o_reg[0]_0\(0),
      I3 => channel_8_dutycycle_counter_reg(17),
      O => \channel_8_dutycycle_o[11]_i_24_n_0\
    );
\channel_8_dutycycle_o[11]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(15),
      I1 => \channel_8_dutycycle_o_reg[11]_i_6_0\(2),
      I2 => \channel_8_dutycycle_o_reg[11]_i_6_0\(3),
      I3 => channel_8_dutycycle_counter_reg(16),
      O => \channel_8_dutycycle_o[11]_i_25_n_0\
    );
\channel_8_dutycycle_o[11]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(14),
      I1 => \channel_8_dutycycle_o_reg[11]_i_6_0\(1),
      I2 => \channel_8_dutycycle_o_reg[11]_i_6_0\(2),
      I3 => channel_8_dutycycle_counter_reg(15),
      O => \channel_8_dutycycle_o[11]_i_26_n_0\
    );
\channel_8_dutycycle_o[11]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(13),
      I1 => \channel_8_dutycycle_o_reg[11]_i_6_0\(0),
      I2 => \channel_8_dutycycle_o_reg[11]_i_6_0\(1),
      I3 => channel_8_dutycycle_counter_reg(14),
      O => \channel_8_dutycycle_o[11]_i_27_n_0\
    );
\channel_8_dutycycle_o[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_8_dutycycle_counter_reg[16]_0\(3),
      I1 => \channel_8_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_8_dutycycle_counter_reg(17),
      I3 => \channel_8_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_8_dutycycle_o_reg[11]_i_8_n_4\,
      O => \channel_8_dutycycle_o[11]_i_3_n_0\
    );
\channel_8_dutycycle_o[11]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => channel_8_timeout_counter_reg(22),
      I1 => channel_8_timeout_counter_reg(23),
      O => \channel_8_dutycycle_o[11]_i_31_n_0\
    );
\channel_8_dutycycle_o[11]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => channel_8_timeout_counter_reg(20),
      I1 => channel_8_timeout_counter_reg(21),
      O => \channel_8_dutycycle_o[11]_i_32_n_0\
    );
\channel_8_dutycycle_o[11]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_8_timeout_counter_reg(18),
      I1 => channel_8_timeout_counter_reg(19),
      O => \channel_8_dutycycle_o[11]_i_33_n_0\
    );
\channel_8_dutycycle_o[11]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_8_timeout_counter_reg(16),
      I1 => channel_8_timeout_counter_reg(17),
      O => \channel_8_dutycycle_o[11]_i_34_n_0\
    );
\channel_8_dutycycle_o[11]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[11]_i_19_0\(3),
      I1 => channel_8_dutycycle_counter_reg(12),
      O => \channel_8_dutycycle_o[11]_i_39_n_0\
    );
\channel_8_dutycycle_o[11]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[11]_i_19_0\(2),
      I1 => channel_8_dutycycle_counter_reg(11),
      O => \channel_8_dutycycle_o[11]_i_40_n_0\
    );
\channel_8_dutycycle_o[11]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[11]_i_19_0\(1),
      I1 => channel_8_dutycycle_counter_reg(10),
      O => \channel_8_dutycycle_o[11]_i_41_n_0\
    );
\channel_8_dutycycle_o[11]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[11]_i_19_0\(0),
      I1 => channel_8_dutycycle_counter_reg(9),
      O => \channel_8_dutycycle_o[11]_i_42_n_0\
    );
\channel_8_dutycycle_o[11]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(12),
      I1 => \channel_8_dutycycle_o_reg[11]_i_19_0\(3),
      I2 => \channel_8_dutycycle_o_reg[11]_i_6_0\(0),
      I3 => channel_8_dutycycle_counter_reg(13),
      O => \channel_8_dutycycle_o[11]_i_43_n_0\
    );
\channel_8_dutycycle_o[11]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(11),
      I1 => \channel_8_dutycycle_o_reg[11]_i_19_0\(2),
      I2 => \channel_8_dutycycle_o_reg[11]_i_19_0\(3),
      I3 => channel_8_dutycycle_counter_reg(12),
      O => \channel_8_dutycycle_o[11]_i_44_n_0\
    );
\channel_8_dutycycle_o[11]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(10),
      I1 => \channel_8_dutycycle_o_reg[11]_i_19_0\(1),
      I2 => \channel_8_dutycycle_o_reg[11]_i_19_0\(2),
      I3 => channel_8_dutycycle_counter_reg(11),
      O => \channel_8_dutycycle_o[11]_i_45_n_0\
    );
\channel_8_dutycycle_o[11]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(9),
      I1 => \channel_8_dutycycle_o_reg[11]_i_19_0\(0),
      I2 => \channel_8_dutycycle_o_reg[11]_i_19_0\(1),
      I3 => channel_8_dutycycle_counter_reg(10),
      O => \channel_8_dutycycle_o[11]_i_46_n_0\
    );
\channel_8_dutycycle_o[11]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => channel_8_timeout_counter_reg(12),
      I1 => channel_8_timeout_counter_reg(13),
      O => \channel_8_dutycycle_o[11]_i_57_n_0\
    );
\channel_8_dutycycle_o[11]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_8_timeout_counter_reg(10),
      I1 => channel_8_timeout_counter_reg(11),
      O => \channel_8_dutycycle_o[11]_i_58_n_0\
    );
\channel_8_dutycycle_o[11]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => channel_8_timeout_counter_reg(14),
      I1 => channel_8_timeout_counter_reg(15),
      O => \channel_8_dutycycle_o[11]_i_59_n_0\
    );
\channel_8_dutycycle_o[11]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_8_timeout_counter_reg(13),
      I1 => channel_8_timeout_counter_reg(12),
      O => \channel_8_dutycycle_o[11]_i_60_n_0\
    );
\channel_8_dutycycle_o[11]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_8_timeout_counter_reg(10),
      I1 => channel_8_timeout_counter_reg(11),
      O => \channel_8_dutycycle_o[11]_i_61_n_0\
    );
\channel_8_dutycycle_o[11]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_8_timeout_counter_reg(8),
      I1 => channel_8_timeout_counter_reg(9),
      O => \channel_8_dutycycle_o[11]_i_62_n_0\
    );
\channel_8_dutycycle_o[11]_i_63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(17),
      O => \channel_8_dutycycle_o[11]_i_63_n_0\
    );
\channel_8_dutycycle_o[11]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(17),
      I1 => channel_8_dutycycle_counter_reg(14),
      O => \channel_8_dutycycle_o[11]_i_64_n_0\
    );
\channel_8_dutycycle_o[11]_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(17),
      O => \channel_8_dutycycle_o[11]_i_65_n_0\
    );
\channel_8_dutycycle_o[11]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(16),
      I1 => channel_8_dutycycle_counter_reg(17),
      O => \channel_8_dutycycle_o[11]_i_66_n_0\
    );
\channel_8_dutycycle_o[11]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(15),
      I1 => channel_8_dutycycle_counter_reg(16),
      O => \channel_8_dutycycle_o[11]_i_67_n_0\
    );
\channel_8_dutycycle_o[11]_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(14),
      I1 => channel_8_dutycycle_counter_reg(17),
      I2 => channel_8_dutycycle_counter_reg(15),
      O => \channel_8_dutycycle_o[11]_i_68_n_0\
    );
\channel_8_dutycycle_o[11]_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[11]_i_38_0\(3),
      I1 => channel_8_dutycycle_counter_reg(8),
      O => \channel_8_dutycycle_o[11]_i_70_n_0\
    );
\channel_8_dutycycle_o[11]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[11]_i_38_0\(2),
      I1 => channel_8_dutycycle_counter_reg(7),
      O => \channel_8_dutycycle_o[11]_i_71_n_0\
    );
\channel_8_dutycycle_o[11]_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[11]_i_38_0\(1),
      I1 => channel_8_dutycycle_counter_reg(6),
      O => \channel_8_dutycycle_o[11]_i_72_n_0\
    );
\channel_8_dutycycle_o[11]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[11]_i_38_0\(0),
      I1 => channel_8_dutycycle_counter_reg(5),
      O => \channel_8_dutycycle_o[11]_i_73_n_0\
    );
\channel_8_dutycycle_o[11]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(8),
      I1 => \channel_8_dutycycle_o_reg[11]_i_38_0\(3),
      I2 => \channel_8_dutycycle_o_reg[11]_i_19_0\(0),
      I3 => channel_8_dutycycle_counter_reg(9),
      O => \channel_8_dutycycle_o[11]_i_74_n_0\
    );
\channel_8_dutycycle_o[11]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(7),
      I1 => \channel_8_dutycycle_o_reg[11]_i_38_0\(2),
      I2 => \channel_8_dutycycle_o_reg[11]_i_38_0\(3),
      I3 => channel_8_dutycycle_counter_reg(8),
      O => \channel_8_dutycycle_o[11]_i_75_n_0\
    );
\channel_8_dutycycle_o[11]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(6),
      I1 => \channel_8_dutycycle_o_reg[11]_i_38_0\(1),
      I2 => \channel_8_dutycycle_o_reg[11]_i_38_0\(2),
      I3 => channel_8_dutycycle_counter_reg(7),
      O => \channel_8_dutycycle_o[11]_i_76_n_0\
    );
\channel_8_dutycycle_o[11]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(5),
      I1 => \channel_8_dutycycle_o_reg[11]_i_38_0\(0),
      I2 => \channel_8_dutycycle_o_reg[11]_i_38_0\(1),
      I3 => channel_8_dutycycle_counter_reg(6),
      O => \channel_8_dutycycle_o[11]_i_77_n_0\
    );
\channel_8_dutycycle_o[11]_i_87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_8_timeout_counter_reg(6),
      I1 => channel_8_timeout_counter_reg(7),
      O => \channel_8_dutycycle_o[11]_i_87_n_0\
    );
\channel_8_dutycycle_o[11]_i_88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_8_timeout_counter_reg(4),
      I1 => channel_8_timeout_counter_reg(5),
      O => \channel_8_dutycycle_o[11]_i_88_n_0\
    );
\channel_8_dutycycle_o[11]_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_8_timeout_counter_reg(2),
      I1 => channel_8_timeout_counter_reg(3),
      O => \channel_8_dutycycle_o[11]_i_89_n_0\
    );
\channel_8_dutycycle_o[11]_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_8_timeout_counter_reg(0),
      I1 => channel_8_timeout_counter_reg(1),
      O => \channel_8_dutycycle_o[11]_i_90_n_0\
    );
\channel_8_dutycycle_o[11]_i_91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_8_timeout_counter_reg(6),
      I1 => channel_8_timeout_counter_reg(7),
      O => \channel_8_dutycycle_o[11]_i_91_n_0\
    );
\channel_8_dutycycle_o[11]_i_92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_8_timeout_counter_reg(4),
      I1 => channel_8_timeout_counter_reg(5),
      O => \channel_8_dutycycle_o[11]_i_92_n_0\
    );
\channel_8_dutycycle_o[11]_i_93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_8_timeout_counter_reg(2),
      I1 => channel_8_timeout_counter_reg(3),
      O => \channel_8_dutycycle_o[11]_i_93_n_0\
    );
\channel_8_dutycycle_o[11]_i_94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_8_timeout_counter_reg(0),
      I1 => channel_8_timeout_counter_reg(1),
      O => \channel_8_dutycycle_o[11]_i_94_n_0\
    );
\channel_8_dutycycle_o[11]_i_95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^channel_8_dutycycle_counter_reg[11]_0\(1),
      I1 => channel_8_dutycycle_counter_reg(4),
      O => \channel_8_dutycycle_o[11]_i_95_n_0\
    );
\channel_8_dutycycle_o[11]_i_96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^channel_8_dutycycle_counter_reg[11]_0\(0),
      I1 => channel_8_dutycycle_counter_reg(3),
      O => \channel_8_dutycycle_o[11]_i_96_n_0\
    );
\channel_8_dutycycle_o[11]_i_97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^channel_8_dutycycle_counter_reg[7]_0\(0),
      I1 => channel_8_dutycycle_counter_reg(2),
      O => \channel_8_dutycycle_o[11]_i_97_n_0\
    );
\channel_8_dutycycle_o[11]_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(4),
      I1 => \^channel_8_dutycycle_counter_reg[11]_0\(1),
      I2 => \channel_8_dutycycle_o_reg[11]_i_38_0\(0),
      I3 => channel_8_dutycycle_counter_reg(5),
      O => \channel_8_dutycycle_o[11]_i_98_n_0\
    );
\channel_8_dutycycle_o[11]_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(3),
      I1 => \^channel_8_dutycycle_counter_reg[11]_0\(0),
      I2 => \^channel_8_dutycycle_counter_reg[11]_0\(1),
      I3 => channel_8_dutycycle_counter_reg(4),
      O => \channel_8_dutycycle_o[11]_i_99_n_0\
    );
\channel_8_dutycycle_o[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_8_dutycycle_counter_reg[11]_0\(0),
      I1 => \channel_8_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_8_dutycycle_counter_reg(17),
      I3 => \channel_8_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_8_dutycycle_o_reg[3]_i_2_n_6\,
      O => \channel_8_dutycycle_o[1]_i_1_n_0\
    );
\channel_8_dutycycle_o[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[5]_i_12_n_6\,
      I1 => \channel_8_dutycycle_o_reg[1]_i_21_n_4\,
      I2 => channel_8_dutycycle_counter_reg(6),
      I3 => \channel_8_dutycycle_o[1]_i_6_n_0\,
      O => \channel_8_dutycycle_o[1]_i_10_n_0\
    );
\channel_8_dutycycle_o[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[5]_i_12_n_7\,
      I1 => \channel_8_dutycycle_o_reg[1]_i_21_n_5\,
      I2 => channel_8_dutycycle_counter_reg(5),
      I3 => \channel_8_dutycycle_o[1]_i_7_n_0\,
      O => \channel_8_dutycycle_o[1]_i_11_n_0\
    );
\channel_8_dutycycle_o[1]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[1]_i_22_n_5\,
      I1 => \channel_8_dutycycle_o_reg[1]_i_21_n_7\,
      I2 => channel_8_dutycycle_counter_reg(3),
      O => \channel_8_dutycycle_o[1]_i_13_n_0\
    );
\channel_8_dutycycle_o[1]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[1]_i_22_n_6\,
      I1 => \channel_8_dutycycle_o_reg[1]_i_24_n_4\,
      I2 => channel_8_dutycycle_counter_reg(2),
      O => \channel_8_dutycycle_o[1]_i_14_n_0\
    );
\channel_8_dutycycle_o[1]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[1]_i_22_n_7\,
      I1 => \channel_8_dutycycle_o_reg[1]_i_24_n_5\,
      I2 => channel_8_dutycycle_counter_reg(1),
      O => \channel_8_dutycycle_o[1]_i_15_n_0\
    );
\channel_8_dutycycle_o[1]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(1),
      I1 => \channel_8_dutycycle_o_reg[1]_i_22_n_7\,
      I2 => \channel_8_dutycycle_o_reg[1]_i_24_n_5\,
      O => \channel_8_dutycycle_o[1]_i_16_n_0\
    );
\channel_8_dutycycle_o[1]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[1]_i_22_n_4\,
      I1 => \channel_8_dutycycle_o_reg[1]_i_21_n_6\,
      I2 => channel_8_dutycycle_counter_reg(4),
      I3 => \channel_8_dutycycle_o[1]_i_13_n_0\,
      O => \channel_8_dutycycle_o[1]_i_17_n_0\
    );
\channel_8_dutycycle_o[1]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[1]_i_22_n_5\,
      I1 => \channel_8_dutycycle_o_reg[1]_i_21_n_7\,
      I2 => channel_8_dutycycle_counter_reg(3),
      I3 => \channel_8_dutycycle_o[1]_i_14_n_0\,
      O => \channel_8_dutycycle_o[1]_i_18_n_0\
    );
\channel_8_dutycycle_o[1]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[1]_i_22_n_6\,
      I1 => \channel_8_dutycycle_o_reg[1]_i_24_n_4\,
      I2 => channel_8_dutycycle_counter_reg(2),
      I3 => \channel_8_dutycycle_o[1]_i_15_n_0\,
      O => \channel_8_dutycycle_o[1]_i_19_n_0\
    );
\channel_8_dutycycle_o[1]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[1]_i_22_n_7\,
      I1 => \channel_8_dutycycle_o_reg[1]_i_24_n_5\,
      I2 => channel_8_dutycycle_counter_reg(1),
      I3 => \channel_8_dutycycle_o_reg[1]_i_24_n_6\,
      I4 => \channel_8_dutycycle_o_reg[1]_i_30_n_4\,
      O => \channel_8_dutycycle_o[1]_i_20_n_0\
    );
\channel_8_dutycycle_o[1]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[1]_i_30_n_4\,
      I1 => \channel_8_dutycycle_o_reg[1]_i_24_n_6\,
      I2 => channel_8_dutycycle_counter_reg(0),
      O => \channel_8_dutycycle_o[1]_i_26_n_0\
    );
\channel_8_dutycycle_o[1]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(14),
      I1 => channel_8_dutycycle_counter_reg(12),
      I2 => channel_8_dutycycle_counter_reg(16),
      O => \channel_8_dutycycle_o[1]_i_31_n_0\
    );
\channel_8_dutycycle_o[1]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(13),
      I1 => channel_8_dutycycle_counter_reg(11),
      I2 => channel_8_dutycycle_counter_reg(15),
      O => \channel_8_dutycycle_o[1]_i_32_n_0\
    );
\channel_8_dutycycle_o[1]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(12),
      I1 => channel_8_dutycycle_counter_reg(10),
      I2 => channel_8_dutycycle_counter_reg(14),
      O => \channel_8_dutycycle_o[1]_i_33_n_0\
    );
\channel_8_dutycycle_o[1]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(11),
      I1 => channel_8_dutycycle_counter_reg(9),
      I2 => channel_8_dutycycle_counter_reg(13),
      O => \channel_8_dutycycle_o[1]_i_34_n_0\
    );
\channel_8_dutycycle_o[1]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(16),
      I1 => channel_8_dutycycle_counter_reg(12),
      I2 => channel_8_dutycycle_counter_reg(14),
      I3 => channel_8_dutycycle_counter_reg(13),
      I4 => channel_8_dutycycle_counter_reg(15),
      I5 => channel_8_dutycycle_counter_reg(17),
      O => \channel_8_dutycycle_o[1]_i_35_n_0\
    );
\channel_8_dutycycle_o[1]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(15),
      I1 => channel_8_dutycycle_counter_reg(11),
      I2 => channel_8_dutycycle_counter_reg(13),
      I3 => channel_8_dutycycle_counter_reg(12),
      I4 => channel_8_dutycycle_counter_reg(14),
      I5 => channel_8_dutycycle_counter_reg(16),
      O => \channel_8_dutycycle_o[1]_i_36_n_0\
    );
\channel_8_dutycycle_o[1]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(14),
      I1 => channel_8_dutycycle_counter_reg(10),
      I2 => channel_8_dutycycle_counter_reg(12),
      I3 => channel_8_dutycycle_counter_reg(11),
      I4 => channel_8_dutycycle_counter_reg(13),
      I5 => channel_8_dutycycle_counter_reg(15),
      O => \channel_8_dutycycle_o[1]_i_37_n_0\
    );
\channel_8_dutycycle_o[1]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(13),
      I1 => channel_8_dutycycle_counter_reg(9),
      I2 => channel_8_dutycycle_counter_reg(11),
      I3 => channel_8_dutycycle_counter_reg(10),
      I4 => channel_8_dutycycle_counter_reg(12),
      I5 => channel_8_dutycycle_counter_reg(14),
      O => \channel_8_dutycycle_o[1]_i_38_n_0\
    );
\channel_8_dutycycle_o[1]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(10),
      I1 => channel_8_dutycycle_counter_reg(5),
      I2 => channel_8_dutycycle_counter_reg(8),
      O => \channel_8_dutycycle_o[1]_i_39_n_0\
    );
\channel_8_dutycycle_o[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[5]_i_12_n_5\,
      I1 => \channel_8_dutycycle_o_reg[5]_i_11_n_7\,
      I2 => channel_8_dutycycle_counter_reg(7),
      O => \channel_8_dutycycle_o[1]_i_4_n_0\
    );
\channel_8_dutycycle_o[1]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(9),
      I1 => channel_8_dutycycle_counter_reg(4),
      I2 => channel_8_dutycycle_counter_reg(7),
      O => \channel_8_dutycycle_o[1]_i_40_n_0\
    );
\channel_8_dutycycle_o[1]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(8),
      I1 => channel_8_dutycycle_counter_reg(3),
      I2 => channel_8_dutycycle_counter_reg(6),
      O => \channel_8_dutycycle_o[1]_i_41_n_0\
    );
\channel_8_dutycycle_o[1]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(7),
      I1 => channel_8_dutycycle_counter_reg(2),
      I2 => channel_8_dutycycle_counter_reg(5),
      O => \channel_8_dutycycle_o[1]_i_42_n_0\
    );
\channel_8_dutycycle_o[1]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(8),
      I1 => channel_8_dutycycle_counter_reg(5),
      I2 => channel_8_dutycycle_counter_reg(10),
      I3 => channel_8_dutycycle_counter_reg(11),
      I4 => channel_8_dutycycle_counter_reg(6),
      I5 => channel_8_dutycycle_counter_reg(9),
      O => \channel_8_dutycycle_o[1]_i_43_n_0\
    );
\channel_8_dutycycle_o[1]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(7),
      I1 => channel_8_dutycycle_counter_reg(4),
      I2 => channel_8_dutycycle_counter_reg(9),
      I3 => channel_8_dutycycle_counter_reg(10),
      I4 => channel_8_dutycycle_counter_reg(5),
      I5 => channel_8_dutycycle_counter_reg(8),
      O => \channel_8_dutycycle_o[1]_i_44_n_0\
    );
\channel_8_dutycycle_o[1]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(6),
      I1 => channel_8_dutycycle_counter_reg(3),
      I2 => channel_8_dutycycle_counter_reg(8),
      I3 => channel_8_dutycycle_counter_reg(9),
      I4 => channel_8_dutycycle_counter_reg(4),
      I5 => channel_8_dutycycle_counter_reg(7),
      O => \channel_8_dutycycle_o[1]_i_45_n_0\
    );
\channel_8_dutycycle_o[1]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(5),
      I1 => channel_8_dutycycle_counter_reg(2),
      I2 => channel_8_dutycycle_counter_reg(7),
      I3 => channel_8_dutycycle_counter_reg(8),
      I4 => channel_8_dutycycle_counter_reg(3),
      I5 => channel_8_dutycycle_counter_reg(6),
      O => \channel_8_dutycycle_o[1]_i_46_n_0\
    );
\channel_8_dutycycle_o[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[5]_i_12_n_6\,
      I1 => \channel_8_dutycycle_o_reg[1]_i_21_n_4\,
      I2 => channel_8_dutycycle_counter_reg(6),
      O => \channel_8_dutycycle_o[1]_i_5_n_0\
    );
\channel_8_dutycycle_o[1]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(10),
      I1 => channel_8_dutycycle_counter_reg(8),
      I2 => channel_8_dutycycle_counter_reg(12),
      O => \channel_8_dutycycle_o[1]_i_52_n_0\
    );
\channel_8_dutycycle_o[1]_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(9),
      I1 => channel_8_dutycycle_counter_reg(7),
      I2 => channel_8_dutycycle_counter_reg(11),
      O => \channel_8_dutycycle_o[1]_i_53_n_0\
    );
\channel_8_dutycycle_o[1]_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(8),
      I1 => channel_8_dutycycle_counter_reg(6),
      I2 => channel_8_dutycycle_counter_reg(10),
      O => \channel_8_dutycycle_o[1]_i_54_n_0\
    );
\channel_8_dutycycle_o[1]_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(7),
      I1 => channel_8_dutycycle_counter_reg(5),
      I2 => channel_8_dutycycle_counter_reg(9),
      O => \channel_8_dutycycle_o[1]_i_55_n_0\
    );
\channel_8_dutycycle_o[1]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(12),
      I1 => channel_8_dutycycle_counter_reg(8),
      I2 => channel_8_dutycycle_counter_reg(10),
      I3 => channel_8_dutycycle_counter_reg(9),
      I4 => channel_8_dutycycle_counter_reg(11),
      I5 => channel_8_dutycycle_counter_reg(13),
      O => \channel_8_dutycycle_o[1]_i_56_n_0\
    );
\channel_8_dutycycle_o[1]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(11),
      I1 => channel_8_dutycycle_counter_reg(7),
      I2 => channel_8_dutycycle_counter_reg(9),
      I3 => channel_8_dutycycle_counter_reg(8),
      I4 => channel_8_dutycycle_counter_reg(10),
      I5 => channel_8_dutycycle_counter_reg(12),
      O => \channel_8_dutycycle_o[1]_i_57_n_0\
    );
\channel_8_dutycycle_o[1]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(10),
      I1 => channel_8_dutycycle_counter_reg(6),
      I2 => channel_8_dutycycle_counter_reg(8),
      I3 => channel_8_dutycycle_counter_reg(7),
      I4 => channel_8_dutycycle_counter_reg(9),
      I5 => channel_8_dutycycle_counter_reg(11),
      O => \channel_8_dutycycle_o[1]_i_58_n_0\
    );
\channel_8_dutycycle_o[1]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(9),
      I1 => channel_8_dutycycle_counter_reg(5),
      I2 => channel_8_dutycycle_counter_reg(7),
      I3 => channel_8_dutycycle_counter_reg(6),
      I4 => channel_8_dutycycle_counter_reg(8),
      I5 => channel_8_dutycycle_counter_reg(10),
      O => \channel_8_dutycycle_o[1]_i_59_n_0\
    );
\channel_8_dutycycle_o[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[5]_i_12_n_7\,
      I1 => \channel_8_dutycycle_o_reg[1]_i_21_n_5\,
      I2 => channel_8_dutycycle_counter_reg(5),
      O => \channel_8_dutycycle_o[1]_i_6_n_0\
    );
\channel_8_dutycycle_o[1]_i_60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(6),
      I1 => channel_8_dutycycle_counter_reg(4),
      I2 => channel_8_dutycycle_counter_reg(8),
      O => \channel_8_dutycycle_o[1]_i_60_n_0\
    );
\channel_8_dutycycle_o[1]_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(5),
      I1 => channel_8_dutycycle_counter_reg(3),
      I2 => channel_8_dutycycle_counter_reg(7),
      O => \channel_8_dutycycle_o[1]_i_61_n_0\
    );
\channel_8_dutycycle_o[1]_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(4),
      I1 => channel_8_dutycycle_counter_reg(2),
      I2 => channel_8_dutycycle_counter_reg(6),
      O => \channel_8_dutycycle_o[1]_i_62_n_0\
    );
\channel_8_dutycycle_o[1]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(3),
      I1 => channel_8_dutycycle_counter_reg(1),
      I2 => channel_8_dutycycle_counter_reg(5),
      O => \channel_8_dutycycle_o[1]_i_63_n_0\
    );
\channel_8_dutycycle_o[1]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(8),
      I1 => channel_8_dutycycle_counter_reg(4),
      I2 => channel_8_dutycycle_counter_reg(6),
      I3 => channel_8_dutycycle_counter_reg(5),
      I4 => channel_8_dutycycle_counter_reg(7),
      I5 => channel_8_dutycycle_counter_reg(9),
      O => \channel_8_dutycycle_o[1]_i_64_n_0\
    );
\channel_8_dutycycle_o[1]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(7),
      I1 => channel_8_dutycycle_counter_reg(3),
      I2 => channel_8_dutycycle_counter_reg(5),
      I3 => channel_8_dutycycle_counter_reg(4),
      I4 => channel_8_dutycycle_counter_reg(6),
      I5 => channel_8_dutycycle_counter_reg(8),
      O => \channel_8_dutycycle_o[1]_i_65_n_0\
    );
\channel_8_dutycycle_o[1]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(6),
      I1 => channel_8_dutycycle_counter_reg(2),
      I2 => channel_8_dutycycle_counter_reg(4),
      I3 => channel_8_dutycycle_counter_reg(3),
      I4 => channel_8_dutycycle_counter_reg(5),
      I5 => channel_8_dutycycle_counter_reg(7),
      O => \channel_8_dutycycle_o[1]_i_66_n_0\
    );
\channel_8_dutycycle_o[1]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(5),
      I1 => channel_8_dutycycle_counter_reg(1),
      I2 => channel_8_dutycycle_counter_reg(3),
      I3 => channel_8_dutycycle_counter_reg(4),
      I4 => channel_8_dutycycle_counter_reg(2),
      I5 => channel_8_dutycycle_counter_reg(6),
      O => \channel_8_dutycycle_o[1]_i_67_n_0\
    );
\channel_8_dutycycle_o[1]_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(6),
      I1 => channel_8_dutycycle_counter_reg(1),
      I2 => channel_8_dutycycle_counter_reg(4),
      O => \channel_8_dutycycle_o[1]_i_69_n_0\
    );
\channel_8_dutycycle_o[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[1]_i_22_n_4\,
      I1 => \channel_8_dutycycle_o_reg[1]_i_21_n_6\,
      I2 => channel_8_dutycycle_counter_reg(4),
      O => \channel_8_dutycycle_o[1]_i_7_n_0\
    );
\channel_8_dutycycle_o[1]_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(6),
      I1 => channel_8_dutycycle_counter_reg(1),
      I2 => channel_8_dutycycle_counter_reg(4),
      O => \channel_8_dutycycle_o[1]_i_70_n_0\
    );
\channel_8_dutycycle_o[1]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(4),
      I1 => channel_8_dutycycle_counter_reg(1),
      I2 => channel_8_dutycycle_counter_reg(6),
      I3 => channel_8_dutycycle_counter_reg(7),
      I4 => channel_8_dutycycle_counter_reg(2),
      I5 => channel_8_dutycycle_counter_reg(5),
      O => \channel_8_dutycycle_o[1]_i_71_n_0\
    );
\channel_8_dutycycle_o[1]_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(6),
      I1 => channel_8_dutycycle_counter_reg(1),
      I2 => channel_8_dutycycle_counter_reg(4),
      I3 => channel_8_dutycycle_counter_reg(5),
      I4 => channel_8_dutycycle_counter_reg(0),
      O => \channel_8_dutycycle_o[1]_i_72_n_0\
    );
\channel_8_dutycycle_o[1]_i_73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(0),
      I1 => channel_8_dutycycle_counter_reg(5),
      I2 => channel_8_dutycycle_counter_reg(3),
      O => \channel_8_dutycycle_o[1]_i_73_n_0\
    );
\channel_8_dutycycle_o[1]_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(2),
      I1 => channel_8_dutycycle_counter_reg(4),
      O => \channel_8_dutycycle_o[1]_i_74_n_0\
    );
\channel_8_dutycycle_o[1]_i_75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(2),
      I1 => channel_8_dutycycle_counter_reg(0),
      I2 => channel_8_dutycycle_counter_reg(4),
      O => \channel_8_dutycycle_o[1]_i_75_n_0\
    );
\channel_8_dutycycle_o[1]_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(2),
      I1 => channel_8_dutycycle_counter_reg(0),
      I2 => channel_8_dutycycle_counter_reg(4),
      O => \channel_8_dutycycle_o[1]_i_76_n_0\
    );
\channel_8_dutycycle_o[1]_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(2),
      I1 => channel_8_dutycycle_counter_reg(0),
      O => \channel_8_dutycycle_o[1]_i_77_n_0\
    );
\channel_8_dutycycle_o[1]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(4),
      I1 => channel_8_dutycycle_counter_reg(0),
      I2 => channel_8_dutycycle_counter_reg(2),
      I3 => channel_8_dutycycle_counter_reg(3),
      I4 => channel_8_dutycycle_counter_reg(1),
      I5 => channel_8_dutycycle_counter_reg(5),
      O => \channel_8_dutycycle_o[1]_i_78_n_0\
    );
\channel_8_dutycycle_o[1]_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(2),
      I1 => channel_8_dutycycle_counter_reg(0),
      I2 => channel_8_dutycycle_counter_reg(4),
      I3 => channel_8_dutycycle_counter_reg(1),
      I4 => channel_8_dutycycle_counter_reg(3),
      O => \channel_8_dutycycle_o[1]_i_79_n_0\
    );
\channel_8_dutycycle_o[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[5]_i_12_n_4\,
      I1 => \channel_8_dutycycle_o_reg[5]_i_11_n_6\,
      I2 => channel_8_dutycycle_counter_reg(8),
      I3 => \channel_8_dutycycle_o[1]_i_4_n_0\,
      O => \channel_8_dutycycle_o[1]_i_8_n_0\
    );
\channel_8_dutycycle_o[1]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(0),
      I1 => channel_8_dutycycle_counter_reg(2),
      I2 => channel_8_dutycycle_counter_reg(1),
      I3 => channel_8_dutycycle_counter_reg(3),
      O => \channel_8_dutycycle_o[1]_i_80_n_0\
    );
\channel_8_dutycycle_o[1]_i_81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(2),
      I1 => channel_8_dutycycle_counter_reg(0),
      O => \channel_8_dutycycle_o[1]_i_81_n_0\
    );
\channel_8_dutycycle_o[1]_i_82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(1),
      I1 => channel_8_dutycycle_counter_reg(3),
      O => \channel_8_dutycycle_o[1]_i_82_n_0\
    );
\channel_8_dutycycle_o[1]_i_83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(0),
      I1 => channel_8_dutycycle_counter_reg(2),
      O => \channel_8_dutycycle_o[1]_i_83_n_0\
    );
\channel_8_dutycycle_o[1]_i_84\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(1),
      O => \channel_8_dutycycle_o[1]_i_84_n_0\
    );
\channel_8_dutycycle_o[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[5]_i_12_n_5\,
      I1 => \channel_8_dutycycle_o_reg[5]_i_11_n_7\,
      I2 => channel_8_dutycycle_counter_reg(7),
      I3 => \channel_8_dutycycle_o[1]_i_5_n_0\,
      O => \channel_8_dutycycle_o[1]_i_9_n_0\
    );
\channel_8_dutycycle_o[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_8_dutycycle_counter_reg[11]_0\(1),
      I1 => \channel_8_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_8_dutycycle_counter_reg(17),
      I3 => \channel_8_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_8_dutycycle_o_reg[3]_i_2_n_5\,
      O => \channel_8_dutycycle_o[2]_i_1_n_0\
    );
\channel_8_dutycycle_o[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_8_dutycycle_counter_reg[11]_0\(2),
      I1 => \channel_8_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_8_dutycycle_counter_reg(17),
      I3 => \channel_8_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_8_dutycycle_o_reg[3]_i_2_n_4\,
      O => \channel_8_dutycycle_o[3]_i_1_n_0\
    );
\channel_8_dutycycle_o[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^channel_8_dutycycle_counter_reg[7]_0\(0),
      O => \channel_8_dutycycle_o[3]_i_3_n_0\
    );
\channel_8_dutycycle_o[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_8_dutycycle_counter_reg[15]_0\(0),
      I1 => \channel_8_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_8_dutycycle_counter_reg(17),
      I3 => \channel_8_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_8_dutycycle_o_reg[7]_i_2_n_7\,
      O => \channel_8_dutycycle_o[4]_i_1_n_0\
    );
\channel_8_dutycycle_o[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_8_dutycycle_counter_reg[15]_0\(1),
      I1 => \channel_8_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_8_dutycycle_counter_reg(17),
      I3 => \channel_8_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_8_dutycycle_o_reg[7]_i_2_n_6\,
      O => \channel_8_dutycycle_o[5]_i_1_n_0\
    );
\channel_8_dutycycle_o[5]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[9]_i_11_n_7\,
      I1 => \channel_8_dutycycle_o_reg[5]_i_11_n_5\,
      I2 => channel_8_dutycycle_counter_reg(9),
      I3 => \channel_8_dutycycle_o[5]_i_6_n_0\,
      O => \channel_8_dutycycle_o[5]_i_10_n_0\
    );
\channel_8_dutycycle_o[5]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(15),
      I1 => channel_8_dutycycle_counter_reg(17),
      O => \channel_8_dutycycle_o[5]_i_13_n_0\
    );
\channel_8_dutycycle_o[5]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(14),
      I1 => channel_8_dutycycle_counter_reg(16),
      O => \channel_8_dutycycle_o[5]_i_14_n_0\
    );
\channel_8_dutycycle_o[5]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(15),
      I1 => channel_8_dutycycle_counter_reg(13),
      I2 => channel_8_dutycycle_counter_reg(17),
      O => \channel_8_dutycycle_o[5]_i_15_n_0\
    );
\channel_8_dutycycle_o[5]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(16),
      I1 => channel_8_dutycycle_counter_reg(17),
      O => \channel_8_dutycycle_o[5]_i_16_n_0\
    );
\channel_8_dutycycle_o[5]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(17),
      I1 => channel_8_dutycycle_counter_reg(15),
      I2 => channel_8_dutycycle_counter_reg(16),
      O => \channel_8_dutycycle_o[5]_i_17_n_0\
    );
\channel_8_dutycycle_o[5]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(16),
      I1 => channel_8_dutycycle_counter_reg(14),
      I2 => channel_8_dutycycle_counter_reg(17),
      I3 => channel_8_dutycycle_counter_reg(15),
      O => \channel_8_dutycycle_o[5]_i_18_n_0\
    );
\channel_8_dutycycle_o[5]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(17),
      I1 => channel_8_dutycycle_counter_reg(13),
      I2 => channel_8_dutycycle_counter_reg(15),
      I3 => channel_8_dutycycle_counter_reg(16),
      I4 => channel_8_dutycycle_counter_reg(14),
      O => \channel_8_dutycycle_o[5]_i_19_n_0\
    );
\channel_8_dutycycle_o[5]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(14),
      I1 => channel_8_dutycycle_counter_reg(9),
      I2 => channel_8_dutycycle_counter_reg(12),
      O => \channel_8_dutycycle_o[5]_i_20_n_0\
    );
\channel_8_dutycycle_o[5]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(13),
      I1 => channel_8_dutycycle_counter_reg(8),
      I2 => channel_8_dutycycle_counter_reg(11),
      O => \channel_8_dutycycle_o[5]_i_21_n_0\
    );
\channel_8_dutycycle_o[5]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(12),
      I1 => channel_8_dutycycle_counter_reg(7),
      I2 => channel_8_dutycycle_counter_reg(10),
      O => \channel_8_dutycycle_o[5]_i_22_n_0\
    );
\channel_8_dutycycle_o[5]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(11),
      I1 => channel_8_dutycycle_counter_reg(6),
      I2 => channel_8_dutycycle_counter_reg(9),
      O => \channel_8_dutycycle_o[5]_i_23_n_0\
    );
\channel_8_dutycycle_o[5]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(12),
      I1 => channel_8_dutycycle_counter_reg(9),
      I2 => channel_8_dutycycle_counter_reg(14),
      I3 => channel_8_dutycycle_counter_reg(15),
      I4 => channel_8_dutycycle_counter_reg(10),
      I5 => channel_8_dutycycle_counter_reg(13),
      O => \channel_8_dutycycle_o[5]_i_24_n_0\
    );
\channel_8_dutycycle_o[5]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(11),
      I1 => channel_8_dutycycle_counter_reg(8),
      I2 => channel_8_dutycycle_counter_reg(13),
      I3 => channel_8_dutycycle_counter_reg(14),
      I4 => channel_8_dutycycle_counter_reg(9),
      I5 => channel_8_dutycycle_counter_reg(12),
      O => \channel_8_dutycycle_o[5]_i_25_n_0\
    );
\channel_8_dutycycle_o[5]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(10),
      I1 => channel_8_dutycycle_counter_reg(7),
      I2 => channel_8_dutycycle_counter_reg(12),
      I3 => channel_8_dutycycle_counter_reg(13),
      I4 => channel_8_dutycycle_counter_reg(8),
      I5 => channel_8_dutycycle_counter_reg(11),
      O => \channel_8_dutycycle_o[5]_i_26_n_0\
    );
\channel_8_dutycycle_o[5]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(9),
      I1 => channel_8_dutycycle_counter_reg(6),
      I2 => channel_8_dutycycle_counter_reg(11),
      I3 => channel_8_dutycycle_counter_reg(12),
      I4 => channel_8_dutycycle_counter_reg(7),
      I5 => channel_8_dutycycle_counter_reg(10),
      O => \channel_8_dutycycle_o[5]_i_27_n_0\
    );
\channel_8_dutycycle_o[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[9]_i_11_n_5\,
      I1 => \channel_8_dutycycle_o_reg[11]_i_35_n_7\,
      I2 => channel_8_dutycycle_counter_reg(11),
      O => \channel_8_dutycycle_o[5]_i_3_n_0\
    );
\channel_8_dutycycle_o[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[9]_i_11_n_6\,
      I1 => \channel_8_dutycycle_o_reg[5]_i_11_n_4\,
      I2 => channel_8_dutycycle_counter_reg(10),
      O => \channel_8_dutycycle_o[5]_i_4_n_0\
    );
\channel_8_dutycycle_o[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[9]_i_11_n_7\,
      I1 => \channel_8_dutycycle_o_reg[5]_i_11_n_5\,
      I2 => channel_8_dutycycle_counter_reg(9),
      O => \channel_8_dutycycle_o[5]_i_5_n_0\
    );
\channel_8_dutycycle_o[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[5]_i_12_n_4\,
      I1 => \channel_8_dutycycle_o_reg[5]_i_11_n_6\,
      I2 => channel_8_dutycycle_counter_reg(8),
      O => \channel_8_dutycycle_o[5]_i_6_n_0\
    );
\channel_8_dutycycle_o[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_8_dutycycle_o_reg[9]_i_11_n_4\,
      I2 => channel_8_dutycycle_counter_reg(12),
      I3 => \channel_8_dutycycle_o[5]_i_3_n_0\,
      O => \channel_8_dutycycle_o[5]_i_7_n_0\
    );
\channel_8_dutycycle_o[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[9]_i_11_n_5\,
      I1 => \channel_8_dutycycle_o_reg[11]_i_35_n_7\,
      I2 => channel_8_dutycycle_counter_reg(11),
      I3 => \channel_8_dutycycle_o[5]_i_4_n_0\,
      O => \channel_8_dutycycle_o[5]_i_8_n_0\
    );
\channel_8_dutycycle_o[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[9]_i_11_n_6\,
      I1 => \channel_8_dutycycle_o_reg[5]_i_11_n_4\,
      I2 => channel_8_dutycycle_counter_reg(10),
      I3 => \channel_8_dutycycle_o[5]_i_5_n_0\,
      O => \channel_8_dutycycle_o[5]_i_9_n_0\
    );
\channel_8_dutycycle_o[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_8_dutycycle_counter_reg[15]_0\(2),
      I1 => \channel_8_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_8_dutycycle_counter_reg(17),
      I3 => \channel_8_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_8_dutycycle_o_reg[7]_i_2_n_5\,
      O => \channel_8_dutycycle_o[6]_i_1_n_0\
    );
\channel_8_dutycycle_o[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_8_dutycycle_counter_reg[15]_0\(3),
      I1 => \channel_8_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_8_dutycycle_counter_reg(17),
      I3 => \channel_8_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_8_dutycycle_o_reg[7]_i_2_n_4\,
      O => \channel_8_dutycycle_o[7]_i_1_n_0\
    );
\channel_8_dutycycle_o[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_8_dutycycle_counter_reg[16]_0\(0),
      I1 => \channel_8_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_8_dutycycle_counter_reg(17),
      I3 => \channel_8_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_8_dutycycle_o_reg[11]_i_8_n_7\,
      O => \channel_8_dutycycle_o[8]_i_1_n_0\
    );
\channel_8_dutycycle_o[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \^channel_8_dutycycle_counter_reg[16]_0\(1),
      I1 => \channel_8_dutycycle_o_reg[11]_i_6_n_0\,
      I2 => channel_8_dutycycle_counter_reg(17),
      I3 => \channel_8_dutycycle_o_reg[0]_0\(0),
      I4 => \channel_8_dutycycle_o_reg[11]_i_8_n_6\,
      O => \channel_8_dutycycle_o[9]_i_1_n_0\
    );
\channel_8_dutycycle_o[9]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_8_dutycycle_o_reg[11]_i_36_n_7\,
      I2 => channel_8_dutycycle_counter_reg(13),
      I3 => \channel_8_dutycycle_o[9]_i_6_n_0\,
      O => \channel_8_dutycycle_o[9]_i_10_n_0\
    );
\channel_8_dutycycle_o[9]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(16),
      I1 => channel_8_dutycycle_counter_reg(13),
      O => \channel_8_dutycycle_o[9]_i_12_n_0\
    );
\channel_8_dutycycle_o[9]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(17),
      I1 => channel_8_dutycycle_counter_reg(12),
      I2 => channel_8_dutycycle_counter_reg(15),
      O => \channel_8_dutycycle_o[9]_i_13_n_0\
    );
\channel_8_dutycycle_o[9]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(16),
      I1 => channel_8_dutycycle_counter_reg(11),
      I2 => channel_8_dutycycle_counter_reg(14),
      O => \channel_8_dutycycle_o[9]_i_14_n_0\
    );
\channel_8_dutycycle_o[9]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(15),
      I1 => channel_8_dutycycle_counter_reg(10),
      I2 => channel_8_dutycycle_counter_reg(13),
      O => \channel_8_dutycycle_o[9]_i_15_n_0\
    );
\channel_8_dutycycle_o[9]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(13),
      I1 => channel_8_dutycycle_counter_reg(16),
      I2 => channel_8_dutycycle_counter_reg(14),
      I3 => channel_8_dutycycle_counter_reg(17),
      O => \channel_8_dutycycle_o[9]_i_16_n_0\
    );
\channel_8_dutycycle_o[9]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(15),
      I1 => channel_8_dutycycle_counter_reg(12),
      I2 => channel_8_dutycycle_counter_reg(17),
      I3 => channel_8_dutycycle_counter_reg(13),
      I4 => channel_8_dutycycle_counter_reg(16),
      O => \channel_8_dutycycle_o[9]_i_17_n_0\
    );
\channel_8_dutycycle_o[9]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(14),
      I1 => channel_8_dutycycle_counter_reg(11),
      I2 => channel_8_dutycycle_counter_reg(16),
      I3 => channel_8_dutycycle_counter_reg(17),
      I4 => channel_8_dutycycle_counter_reg(12),
      I5 => channel_8_dutycycle_counter_reg(15),
      O => \channel_8_dutycycle_o[9]_i_18_n_0\
    );
\channel_8_dutycycle_o[9]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => channel_8_dutycycle_counter_reg(13),
      I1 => channel_8_dutycycle_counter_reg(10),
      I2 => channel_8_dutycycle_counter_reg(15),
      I3 => channel_8_dutycycle_counter_reg(16),
      I4 => channel_8_dutycycle_counter_reg(11),
      I5 => channel_8_dutycycle_counter_reg(14),
      O => \channel_8_dutycycle_o[9]_i_19_n_0\
    );
\channel_8_dutycycle_o[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_8_dutycycle_o_reg[11]_i_36_n_5\,
      I2 => channel_8_dutycycle_counter_reg(15),
      O => \channel_8_dutycycle_o[9]_i_3_n_0\
    );
\channel_8_dutycycle_o[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_8_dutycycle_o_reg[11]_i_36_n_6\,
      I2 => channel_8_dutycycle_counter_reg(14),
      O => \channel_8_dutycycle_o[9]_i_4_n_0\
    );
\channel_8_dutycycle_o[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_8_dutycycle_o_reg[11]_i_36_n_7\,
      I2 => channel_8_dutycycle_counter_reg(13),
      O => \channel_8_dutycycle_o[9]_i_5_n_0\
    );
\channel_8_dutycycle_o[9]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_8_dutycycle_o_reg[9]_i_11_n_4\,
      I2 => channel_8_dutycycle_counter_reg(12),
      O => \channel_8_dutycycle_o[9]_i_6_n_0\
    );
\channel_8_dutycycle_o[9]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_8_dutycycle_o_reg[11]_i_36_n_4\,
      I2 => channel_8_dutycycle_counter_reg(16),
      I3 => \channel_8_dutycycle_o[9]_i_3_n_0\,
      O => \channel_8_dutycycle_o[9]_i_7_n_0\
    );
\channel_8_dutycycle_o[9]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_8_dutycycle_o_reg[11]_i_36_n_5\,
      I2 => channel_8_dutycycle_counter_reg(15),
      I3 => \channel_8_dutycycle_o[9]_i_4_n_0\,
      O => \channel_8_dutycycle_o[9]_i_8_n_0\
    );
\channel_8_dutycycle_o[9]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \channel_8_dutycycle_o_reg[11]_i_35_n_2\,
      I1 => \channel_8_dutycycle_o_reg[11]_i_36_n_6\,
      I2 => channel_8_dutycycle_counter_reg(14),
      I3 => \channel_8_dutycycle_o[9]_i_5_n_0\,
      O => \channel_8_dutycycle_o[9]_i_9_n_0\
    );
\channel_8_dutycycle_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_8_dutycycle_o[11]_i_2_n_0\,
      D => \channel_8_dutycycle_o[0]_i_1_n_0\,
      Q => \channel_8_dutycycle_o_reg[11]_0\(0),
      R => \channel_8_dutycycle_o[11]_i_1_n_0\
    );
\channel_8_dutycycle_o_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_8_dutycycle_o[11]_i_2_n_0\,
      D => \channel_8_dutycycle_o[10]_i_1_n_0\,
      Q => \channel_8_dutycycle_o_reg[11]_0\(10),
      R => \channel_8_dutycycle_o[11]_i_1_n_0\
    );
\channel_8_dutycycle_o_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_8_dutycycle_o[11]_i_2_n_0\,
      D => \channel_8_dutycycle_o[11]_i_3_n_0\,
      Q => \channel_8_dutycycle_o_reg[11]_0\(11),
      R => \channel_8_dutycycle_o[11]_i_1_n_0\
    );
\channel_8_dutycycle_o_reg[11]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o_reg[11]_i_38_n_0\,
      CO(3) => \channel_8_dutycycle_o_reg[11]_i_19_n_0\,
      CO(2) => \channel_8_dutycycle_o_reg[11]_i_19_n_1\,
      CO(1) => \channel_8_dutycycle_o_reg[11]_i_19_n_2\,
      CO(0) => \channel_8_dutycycle_o_reg[11]_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \channel_8_dutycycle_o[11]_i_39_n_0\,
      DI(2) => \channel_8_dutycycle_o[11]_i_40_n_0\,
      DI(1) => \channel_8_dutycycle_o[11]_i_41_n_0\,
      DI(0) => \channel_8_dutycycle_o[11]_i_42_n_0\,
      O(3 downto 0) => \NLW_channel_8_dutycycle_o_reg[11]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_8_dutycycle_o[11]_i_43_n_0\,
      S(2) => \channel_8_dutycycle_o[11]_i_44_n_0\,
      S(1) => \channel_8_dutycycle_o[11]_i_45_n_0\,
      S(0) => \channel_8_dutycycle_o[11]_i_46_n_0\
    );
\channel_8_dutycycle_o_reg[11]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o_reg[11]_i_56_n_0\,
      CO(3) => \channel_8_dutycycle_o_reg[11]_i_30_n_0\,
      CO(2) => \channel_8_dutycycle_o_reg[11]_i_30_n_1\,
      CO(1) => \channel_8_dutycycle_o_reg[11]_i_30_n_2\,
      CO(0) => \channel_8_dutycycle_o_reg[11]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \channel_8_dutycycle_o[11]_i_57_n_0\,
      DI(1) => \channel_8_dutycycle_o[11]_i_58_n_0\,
      DI(0) => channel_8_timeout_counter_reg(9),
      O(3 downto 0) => \NLW_channel_8_dutycycle_o_reg[11]_i_30_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_8_dutycycle_o[11]_i_59_n_0\,
      S(2) => \channel_8_dutycycle_o[11]_i_60_n_0\,
      S(1) => \channel_8_dutycycle_o[11]_i_61_n_0\,
      S(0) => \channel_8_dutycycle_o[11]_i_62_n_0\
    );
\channel_8_dutycycle_o_reg[11]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o_reg[5]_i_11_n_0\,
      CO(3 downto 2) => \NLW_channel_8_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \channel_8_dutycycle_o_reg[11]_i_35_n_2\,
      CO(0) => \NLW_channel_8_dutycycle_o_reg[11]_i_35_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => channel_8_dutycycle_counter_reg(17),
      O(3 downto 1) => \NLW_channel_8_dutycycle_o_reg[11]_i_35_O_UNCONNECTED\(3 downto 1),
      O(0) => \channel_8_dutycycle_o_reg[11]_i_35_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \channel_8_dutycycle_o[11]_i_63_n_0\
    );
\channel_8_dutycycle_o_reg[11]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o_reg[9]_i_11_n_0\,
      CO(3) => \channel_8_dutycycle_o_reg[11]_i_36_n_0\,
      CO(2) => \channel_8_dutycycle_o_reg[11]_i_36_n_1\,
      CO(1) => \channel_8_dutycycle_o_reg[11]_i_36_n_2\,
      CO(0) => \channel_8_dutycycle_o_reg[11]_i_36_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => channel_8_dutycycle_counter_reg(17 downto 15),
      DI(0) => \channel_8_dutycycle_o[11]_i_64_n_0\,
      O(3) => \channel_8_dutycycle_o_reg[11]_i_36_n_4\,
      O(2) => \channel_8_dutycycle_o_reg[11]_i_36_n_5\,
      O(1) => \channel_8_dutycycle_o_reg[11]_i_36_n_6\,
      O(0) => \channel_8_dutycycle_o_reg[11]_i_36_n_7\,
      S(3) => \channel_8_dutycycle_o[11]_i_65_n_0\,
      S(2) => \channel_8_dutycycle_o[11]_i_66_n_0\,
      S(1) => \channel_8_dutycycle_o[11]_i_67_n_0\,
      S(0) => \channel_8_dutycycle_o[11]_i_68_n_0\
    );
\channel_8_dutycycle_o_reg[11]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o_reg[11]_i_36_n_0\,
      CO(3 downto 1) => \NLW_channel_8_dutycycle_o_reg[11]_i_37_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_8_dutycycle_o_reg[11]_i_37_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_channel_8_dutycycle_o_reg[11]_i_37_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\channel_8_dutycycle_o_reg[11]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o_reg[11]_i_69_n_0\,
      CO(3) => \channel_8_dutycycle_o_reg[11]_i_38_n_0\,
      CO(2) => \channel_8_dutycycle_o_reg[11]_i_38_n_1\,
      CO(1) => \channel_8_dutycycle_o_reg[11]_i_38_n_2\,
      CO(0) => \channel_8_dutycycle_o_reg[11]_i_38_n_3\,
      CYINIT => '0',
      DI(3) => \channel_8_dutycycle_o[11]_i_70_n_0\,
      DI(2) => \channel_8_dutycycle_o[11]_i_71_n_0\,
      DI(1) => \channel_8_dutycycle_o[11]_i_72_n_0\,
      DI(0) => \channel_8_dutycycle_o[11]_i_73_n_0\,
      O(3 downto 0) => \NLW_channel_8_dutycycle_o_reg[11]_i_38_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_8_dutycycle_o[11]_i_74_n_0\,
      S(2) => \channel_8_dutycycle_o[11]_i_75_n_0\,
      S(1) => \channel_8_dutycycle_o[11]_i_76_n_0\,
      S(0) => \channel_8_dutycycle_o[11]_i_77_n_0\
    );
\channel_8_dutycycle_o_reg[11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o_reg[11]_i_9_n_0\,
      CO(3) => \channel_8_dutycycle_o_reg[11]_i_4_n_0\,
      CO(2) => \channel_8_dutycycle_o_reg[11]_i_4_n_1\,
      CO(1) => \channel_8_dutycycle_o_reg[11]_i_4_n_2\,
      CO(0) => \channel_8_dutycycle_o_reg[11]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \channel_8_dutycycle_o[11]_i_10_n_0\,
      DI(2) => \channel_8_dutycycle_o[11]_i_11_n_0\,
      DI(1) => channel_8_timeout_counter_reg(27),
      DI(0) => channel_8_timeout_counter_reg(25),
      O(3 downto 0) => \NLW_channel_8_dutycycle_o_reg[11]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_8_dutycycle_o[11]_i_12_n_0\,
      S(2) => \channel_8_dutycycle_o[11]_i_13_n_0\,
      S(1) => \channel_8_dutycycle_o[11]_i_14_n_0\,
      S(0) => \channel_8_dutycycle_o[11]_i_15_n_0\
    );
\channel_8_dutycycle_o_reg[11]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o_reg[9]_i_2_n_0\,
      CO(3 downto 1) => \NLW_channel_8_dutycycle_o_reg[11]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \channel_8_dutycycle_o_reg[11]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \channel_8_dutycycle_o[11]_i_16_n_0\,
      O(3 downto 2) => \NLW_channel_8_dutycycle_o_reg[11]_i_5_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^channel_8_dutycycle_counter_reg[16]_0\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \channel_8_dutycycle_o[11]_i_17_n_0\,
      S(0) => \channel_8_dutycycle_o[11]_i_18_n_0\
    );
\channel_8_dutycycle_o_reg[11]_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_8_dutycycle_o_reg[11]_i_56_n_0\,
      CO(2) => \channel_8_dutycycle_o_reg[11]_i_56_n_1\,
      CO(1) => \channel_8_dutycycle_o_reg[11]_i_56_n_2\,
      CO(0) => \channel_8_dutycycle_o_reg[11]_i_56_n_3\,
      CYINIT => '1',
      DI(3) => \channel_8_dutycycle_o[11]_i_87_n_0\,
      DI(2) => \channel_8_dutycycle_o[11]_i_88_n_0\,
      DI(1) => \channel_8_dutycycle_o[11]_i_89_n_0\,
      DI(0) => \channel_8_dutycycle_o[11]_i_90_n_0\,
      O(3 downto 0) => \NLW_channel_8_dutycycle_o_reg[11]_i_56_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_8_dutycycle_o[11]_i_91_n_0\,
      S(2) => \channel_8_dutycycle_o[11]_i_92_n_0\,
      S(1) => \channel_8_dutycycle_o[11]_i_93_n_0\,
      S(0) => \channel_8_dutycycle_o[11]_i_94_n_0\
    );
\channel_8_dutycycle_o_reg[11]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o_reg[11]_i_19_n_0\,
      CO(3) => \channel_8_dutycycle_o_reg[11]_i_6_n_0\,
      CO(2) => \channel_8_dutycycle_o_reg[11]_i_6_n_1\,
      CO(1) => \channel_8_dutycycle_o_reg[11]_i_6_n_2\,
      CO(0) => \channel_8_dutycycle_o_reg[11]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \channel_8_dutycycle_o[11]_i_20_n_0\,
      DI(2) => \channel_8_dutycycle_o[11]_i_21_n_0\,
      DI(1) => \channel_8_dutycycle_o[11]_i_22_n_0\,
      DI(0) => \channel_8_dutycycle_o[11]_i_23_n_0\,
      O(3 downto 0) => \NLW_channel_8_dutycycle_o_reg[11]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_8_dutycycle_o[11]_i_24_n_0\,
      S(2) => \channel_8_dutycycle_o[11]_i_25_n_0\,
      S(1) => \channel_8_dutycycle_o[11]_i_26_n_0\,
      S(0) => \channel_8_dutycycle_o[11]_i_27_n_0\
    );
\channel_8_dutycycle_o_reg[11]_i_69\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_8_dutycycle_o_reg[11]_i_69_n_0\,
      CO(2) => \channel_8_dutycycle_o_reg[11]_i_69_n_1\,
      CO(1) => \channel_8_dutycycle_o_reg[11]_i_69_n_2\,
      CO(0) => \channel_8_dutycycle_o_reg[11]_i_69_n_3\,
      CYINIT => '0',
      DI(3) => \channel_8_dutycycle_o[11]_i_95_n_0\,
      DI(2) => \channel_8_dutycycle_o[11]_i_96_n_0\,
      DI(1) => \channel_8_dutycycle_o[11]_i_97_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_channel_8_dutycycle_o_reg[11]_i_69_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_8_dutycycle_o[11]_i_98_n_0\,
      S(2) => \channel_8_dutycycle_o[11]_i_99_n_0\,
      S(1) => \channel_8_dutycycle_o[11]_i_100_n_0\,
      S(0) => \channel_8_dutycycle_o[11]_i_101_n_0\
    );
\channel_8_dutycycle_o_reg[11]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o_reg[7]_i_2_n_0\,
      CO(3) => \NLW_channel_8_dutycycle_o_reg[11]_i_8_CO_UNCONNECTED\(3),
      CO(2) => \channel_8_dutycycle_o_reg[11]_i_8_n_1\,
      CO(1) => \channel_8_dutycycle_o_reg[11]_i_8_n_2\,
      CO(0) => \channel_8_dutycycle_o_reg[11]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_8_dutycycle_o_reg[11]_i_8_n_4\,
      O(2) => \channel_8_dutycycle_o_reg[11]_i_8_n_5\,
      O(1) => \channel_8_dutycycle_o_reg[11]_i_8_n_6\,
      O(0) => \channel_8_dutycycle_o_reg[11]_i_8_n_7\,
      S(3 downto 0) => \^channel_8_dutycycle_counter_reg[16]_0\(3 downto 0)
    );
\channel_8_dutycycle_o_reg[11]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o_reg[11]_i_30_n_0\,
      CO(3) => \channel_8_dutycycle_o_reg[11]_i_9_n_0\,
      CO(2) => \channel_8_dutycycle_o_reg[11]_i_9_n_1\,
      CO(1) => \channel_8_dutycycle_o_reg[11]_i_9_n_2\,
      CO(0) => \channel_8_dutycycle_o_reg[11]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => channel_8_timeout_counter_reg(19),
      DI(0) => channel_8_timeout_counter_reg(17),
      O(3 downto 0) => \NLW_channel_8_dutycycle_o_reg[11]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_8_dutycycle_o[11]_i_31_n_0\,
      S(2) => \channel_8_dutycycle_o[11]_i_32_n_0\,
      S(1) => \channel_8_dutycycle_o[11]_i_33_n_0\,
      S(0) => \channel_8_dutycycle_o[11]_i_34_n_0\
    );
\channel_8_dutycycle_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_8_dutycycle_o[11]_i_2_n_0\,
      D => \channel_8_dutycycle_o[1]_i_1_n_0\,
      Q => \channel_8_dutycycle_o_reg[11]_0\(1),
      R => \channel_8_dutycycle_o[11]_i_1_n_0\
    );
\channel_8_dutycycle_o_reg[1]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o_reg[1]_i_3_0\(0),
      CO(3) => \channel_8_dutycycle_o_reg[1]_i_12_n_0\,
      CO(2) => \channel_8_dutycycle_o_reg[1]_i_12_n_1\,
      CO(1) => \channel_8_dutycycle_o_reg[1]_i_12_n_2\,
      CO(0) => \channel_8_dutycycle_o_reg[1]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => channel_8_dutycycle_counter_reg(0),
      DI(2 downto 0) => \^channel_8_dutycycle_counter_reg[10]_0\(2 downto 0),
      O(3 downto 0) => \NLW_channel_8_dutycycle_o_reg[1]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_8_dutycycle_o[1]_i_26_n_0\,
      S(2 downto 0) => \channel_8_dutycycle_o_reg[1]_i_3_1\(2 downto 0)
    );
\channel_8_dutycycle_o_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o_reg[1]_i_3_n_0\,
      CO(3) => \channel_8_dutycycle_o_reg[1]_i_2_n_0\,
      CO(2) => \channel_8_dutycycle_o_reg[1]_i_2_n_1\,
      CO(1) => \channel_8_dutycycle_o_reg[1]_i_2_n_2\,
      CO(0) => \channel_8_dutycycle_o_reg[1]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_8_dutycycle_o[1]_i_4_n_0\,
      DI(2) => \channel_8_dutycycle_o[1]_i_5_n_0\,
      DI(1) => \channel_8_dutycycle_o[1]_i_6_n_0\,
      DI(0) => \channel_8_dutycycle_o[1]_i_7_n_0\,
      O(3) => \^channel_8_dutycycle_counter_reg[11]_0\(0),
      O(2) => \^channel_8_dutycycle_counter_reg[7]_0\(0),
      O(1 downto 0) => \NLW_channel_8_dutycycle_o_reg[1]_i_2_O_UNCONNECTED\(1 downto 0),
      S(3) => \channel_8_dutycycle_o[1]_i_8_n_0\,
      S(2) => \channel_8_dutycycle_o[1]_i_9_n_0\,
      S(1) => \channel_8_dutycycle_o[1]_i_10_n_0\,
      S(0) => \channel_8_dutycycle_o[1]_i_11_n_0\
    );
\channel_8_dutycycle_o_reg[1]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o_reg[1]_i_24_n_0\,
      CO(3) => \channel_8_dutycycle_o_reg[1]_i_21_n_0\,
      CO(2) => \channel_8_dutycycle_o_reg[1]_i_21_n_1\,
      CO(1) => \channel_8_dutycycle_o_reg[1]_i_21_n_2\,
      CO(0) => \channel_8_dutycycle_o_reg[1]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \channel_8_dutycycle_o[1]_i_31_n_0\,
      DI(2) => \channel_8_dutycycle_o[1]_i_32_n_0\,
      DI(1) => \channel_8_dutycycle_o[1]_i_33_n_0\,
      DI(0) => \channel_8_dutycycle_o[1]_i_34_n_0\,
      O(3) => \channel_8_dutycycle_o_reg[1]_i_21_n_4\,
      O(2) => \channel_8_dutycycle_o_reg[1]_i_21_n_5\,
      O(1) => \channel_8_dutycycle_o_reg[1]_i_21_n_6\,
      O(0) => \channel_8_dutycycle_o_reg[1]_i_21_n_7\,
      S(3) => \channel_8_dutycycle_o[1]_i_35_n_0\,
      S(2) => \channel_8_dutycycle_o[1]_i_36_n_0\,
      S(1) => \channel_8_dutycycle_o[1]_i_37_n_0\,
      S(0) => \channel_8_dutycycle_o[1]_i_38_n_0\
    );
\channel_8_dutycycle_o_reg[1]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o_reg[1]_i_30_n_0\,
      CO(3) => \channel_8_dutycycle_o_reg[1]_i_22_n_0\,
      CO(2) => \channel_8_dutycycle_o_reg[1]_i_22_n_1\,
      CO(1) => \channel_8_dutycycle_o_reg[1]_i_22_n_2\,
      CO(0) => \channel_8_dutycycle_o_reg[1]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \channel_8_dutycycle_o[1]_i_39_n_0\,
      DI(2) => \channel_8_dutycycle_o[1]_i_40_n_0\,
      DI(1) => \channel_8_dutycycle_o[1]_i_41_n_0\,
      DI(0) => \channel_8_dutycycle_o[1]_i_42_n_0\,
      O(3) => \channel_8_dutycycle_o_reg[1]_i_22_n_4\,
      O(2) => \channel_8_dutycycle_o_reg[1]_i_22_n_5\,
      O(1) => \channel_8_dutycycle_o_reg[1]_i_22_n_6\,
      O(0) => \channel_8_dutycycle_o_reg[1]_i_22_n_7\,
      S(3) => \channel_8_dutycycle_o[1]_i_43_n_0\,
      S(2) => \channel_8_dutycycle_o[1]_i_44_n_0\,
      S(1) => \channel_8_dutycycle_o[1]_i_45_n_0\,
      S(0) => \channel_8_dutycycle_o[1]_i_46_n_0\
    );
\channel_8_dutycycle_o_reg[1]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o_reg[1]_i_25_n_0\,
      CO(3) => \channel_8_dutycycle_o_reg[1]_i_24_n_0\,
      CO(2) => \channel_8_dutycycle_o_reg[1]_i_24_n_1\,
      CO(1) => \channel_8_dutycycle_o_reg[1]_i_24_n_2\,
      CO(0) => \channel_8_dutycycle_o_reg[1]_i_24_n_3\,
      CYINIT => '0',
      DI(3) => \channel_8_dutycycle_o[1]_i_52_n_0\,
      DI(2) => \channel_8_dutycycle_o[1]_i_53_n_0\,
      DI(1) => \channel_8_dutycycle_o[1]_i_54_n_0\,
      DI(0) => \channel_8_dutycycle_o[1]_i_55_n_0\,
      O(3) => \channel_8_dutycycle_o_reg[1]_i_24_n_4\,
      O(2) => \channel_8_dutycycle_o_reg[1]_i_24_n_5\,
      O(1) => \channel_8_dutycycle_o_reg[1]_i_24_n_6\,
      O(0) => \^channel_8_dutycycle_counter_reg[10]_0\(2),
      S(3) => \channel_8_dutycycle_o[1]_i_56_n_0\,
      S(2) => \channel_8_dutycycle_o[1]_i_57_n_0\,
      S(1) => \channel_8_dutycycle_o[1]_i_58_n_0\,
      S(0) => \channel_8_dutycycle_o[1]_i_59_n_0\
    );
\channel_8_dutycycle_o_reg[1]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o_reg[1]_i_47_n_0\,
      CO(3) => \channel_8_dutycycle_o_reg[1]_i_25_n_0\,
      CO(2) => \channel_8_dutycycle_o_reg[1]_i_25_n_1\,
      CO(1) => \channel_8_dutycycle_o_reg[1]_i_25_n_2\,
      CO(0) => \channel_8_dutycycle_o_reg[1]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \channel_8_dutycycle_o[1]_i_60_n_0\,
      DI(2) => \channel_8_dutycycle_o[1]_i_61_n_0\,
      DI(1) => \channel_8_dutycycle_o[1]_i_62_n_0\,
      DI(0) => \channel_8_dutycycle_o[1]_i_63_n_0\,
      O(3 downto 2) => \^channel_8_dutycycle_counter_reg[10]_0\(1 downto 0),
      O(1 downto 0) => \channel_8_dutycycle_counter_reg[6]_0\(3 downto 2),
      S(3) => \channel_8_dutycycle_o[1]_i_64_n_0\,
      S(2) => \channel_8_dutycycle_o[1]_i_65_n_0\,
      S(1) => \channel_8_dutycycle_o[1]_i_66_n_0\,
      S(0) => \channel_8_dutycycle_o[1]_i_67_n_0\
    );
\channel_8_dutycycle_o_reg[1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o_reg[1]_i_12_n_0\,
      CO(3) => \channel_8_dutycycle_o_reg[1]_i_3_n_0\,
      CO(2) => \channel_8_dutycycle_o_reg[1]_i_3_n_1\,
      CO(1) => \channel_8_dutycycle_o_reg[1]_i_3_n_2\,
      CO(0) => \channel_8_dutycycle_o_reg[1]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \channel_8_dutycycle_o[1]_i_13_n_0\,
      DI(2) => \channel_8_dutycycle_o[1]_i_14_n_0\,
      DI(1) => \channel_8_dutycycle_o[1]_i_15_n_0\,
      DI(0) => \channel_8_dutycycle_o[1]_i_16_n_0\,
      O(3 downto 0) => \NLW_channel_8_dutycycle_o_reg[1]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_8_dutycycle_o[1]_i_17_n_0\,
      S(2) => \channel_8_dutycycle_o[1]_i_18_n_0\,
      S(1) => \channel_8_dutycycle_o[1]_i_19_n_0\,
      S(0) => \channel_8_dutycycle_o[1]_i_20_n_0\
    );
\channel_8_dutycycle_o_reg[1]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o_reg[1]_i_68_n_0\,
      CO(3) => \channel_8_dutycycle_o_reg[1]_i_30_n_0\,
      CO(2) => \channel_8_dutycycle_o_reg[1]_i_30_n_1\,
      CO(1) => \channel_8_dutycycle_o_reg[1]_i_30_n_2\,
      CO(0) => \channel_8_dutycycle_o_reg[1]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \channel_8_dutycycle_o[1]_i_69_n_0\,
      DI(2) => \channel_8_dutycycle_o[1]_i_70_n_0\,
      DI(1 downto 0) => channel_8_dutycycle_counter_reg(3 downto 2),
      O(3) => \channel_8_dutycycle_o_reg[1]_i_30_n_4\,
      O(2 downto 0) => \channel_8_dutycycle_counter_reg[3]_0\(2 downto 0),
      S(3) => \channel_8_dutycycle_o[1]_i_71_n_0\,
      S(2) => \channel_8_dutycycle_o[1]_i_72_n_0\,
      S(1) => \channel_8_dutycycle_o[1]_i_73_n_0\,
      S(0) => \channel_8_dutycycle_o[1]_i_74_n_0\
    );
\channel_8_dutycycle_o_reg[1]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_8_dutycycle_o_reg[1]_i_47_n_0\,
      CO(2) => \channel_8_dutycycle_o_reg[1]_i_47_n_1\,
      CO(1) => \channel_8_dutycycle_o_reg[1]_i_47_n_2\,
      CO(0) => \channel_8_dutycycle_o_reg[1]_i_47_n_3\,
      CYINIT => '0',
      DI(3) => \channel_8_dutycycle_o[1]_i_75_n_0\,
      DI(2) => \channel_8_dutycycle_o[1]_i_76_n_0\,
      DI(1) => \channel_8_dutycycle_o[1]_i_77_n_0\,
      DI(0) => '0',
      O(3 downto 2) => \channel_8_dutycycle_counter_reg[6]_0\(1 downto 0),
      O(1 downto 0) => \NLW_channel_8_dutycycle_o_reg[1]_i_47_O_UNCONNECTED\(1 downto 0),
      S(3) => \channel_8_dutycycle_o[1]_i_78_n_0\,
      S(2) => \channel_8_dutycycle_o[1]_i_79_n_0\,
      S(1) => \channel_8_dutycycle_o[1]_i_80_n_0\,
      S(0) => \channel_8_dutycycle_o[1]_i_81_n_0\
    );
\channel_8_dutycycle_o_reg[1]_i_68\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_8_dutycycle_o_reg[1]_i_68_n_0\,
      CO(2) => \channel_8_dutycycle_o_reg[1]_i_68_n_1\,
      CO(1) => \channel_8_dutycycle_o_reg[1]_i_68_n_2\,
      CO(0) => \channel_8_dutycycle_o_reg[1]_i_68_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => channel_8_dutycycle_counter_reg(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3 downto 0) => \channel_8_dutycycle_counter_reg[1]_0\(3 downto 0),
      S(3) => \channel_8_dutycycle_o[1]_i_82_n_0\,
      S(2) => \channel_8_dutycycle_o[1]_i_83_n_0\,
      S(1) => \channel_8_dutycycle_o[1]_i_84_n_0\,
      S(0) => channel_8_dutycycle_counter_reg(0)
    );
\channel_8_dutycycle_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_8_dutycycle_o[11]_i_2_n_0\,
      D => \channel_8_dutycycle_o[2]_i_1_n_0\,
      Q => \channel_8_dutycycle_o_reg[11]_0\(2),
      R => \channel_8_dutycycle_o[11]_i_1_n_0\
    );
\channel_8_dutycycle_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_8_dutycycle_o[11]_i_2_n_0\,
      D => \channel_8_dutycycle_o[3]_i_1_n_0\,
      Q => \channel_8_dutycycle_o_reg[11]_0\(3),
      R => \channel_8_dutycycle_o[11]_i_1_n_0\
    );
\channel_8_dutycycle_o_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_8_dutycycle_o_reg[3]_i_2_n_0\,
      CO(2) => \channel_8_dutycycle_o_reg[3]_i_2_n_1\,
      CO(1) => \channel_8_dutycycle_o_reg[3]_i_2_n_2\,
      CO(0) => \channel_8_dutycycle_o_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \channel_8_dutycycle_o_reg[3]_i_2_n_4\,
      O(2) => \channel_8_dutycycle_o_reg[3]_i_2_n_5\,
      O(1) => \channel_8_dutycycle_o_reg[3]_i_2_n_6\,
      O(0) => \channel_8_dutycycle_o_reg[3]_i_2_n_7\,
      S(3 downto 1) => \^channel_8_dutycycle_counter_reg[11]_0\(2 downto 0),
      S(0) => \channel_8_dutycycle_o[3]_i_3_n_0\
    );
\channel_8_dutycycle_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_8_dutycycle_o[11]_i_2_n_0\,
      D => \channel_8_dutycycle_o[4]_i_1_n_0\,
      Q => \channel_8_dutycycle_o_reg[11]_0\(4),
      R => \channel_8_dutycycle_o[11]_i_1_n_0\
    );
\channel_8_dutycycle_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_8_dutycycle_o[11]_i_2_n_0\,
      D => \channel_8_dutycycle_o[5]_i_1_n_0\,
      Q => \channel_8_dutycycle_o_reg[11]_0\(5),
      R => \channel_8_dutycycle_o[11]_i_1_n_0\
    );
\channel_8_dutycycle_o_reg[5]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o_reg[1]_i_21_n_0\,
      CO(3) => \channel_8_dutycycle_o_reg[5]_i_11_n_0\,
      CO(2) => \channel_8_dutycycle_o_reg[5]_i_11_n_1\,
      CO(1) => \channel_8_dutycycle_o_reg[5]_i_11_n_2\,
      CO(0) => \channel_8_dutycycle_o_reg[5]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => channel_8_dutycycle_counter_reg(16),
      DI(2) => \channel_8_dutycycle_o[5]_i_13_n_0\,
      DI(1) => \channel_8_dutycycle_o[5]_i_14_n_0\,
      DI(0) => \channel_8_dutycycle_o[5]_i_15_n_0\,
      O(3) => \channel_8_dutycycle_o_reg[5]_i_11_n_4\,
      O(2) => \channel_8_dutycycle_o_reg[5]_i_11_n_5\,
      O(1) => \channel_8_dutycycle_o_reg[5]_i_11_n_6\,
      O(0) => \channel_8_dutycycle_o_reg[5]_i_11_n_7\,
      S(3) => \channel_8_dutycycle_o[5]_i_16_n_0\,
      S(2) => \channel_8_dutycycle_o[5]_i_17_n_0\,
      S(1) => \channel_8_dutycycle_o[5]_i_18_n_0\,
      S(0) => \channel_8_dutycycle_o[5]_i_19_n_0\
    );
\channel_8_dutycycle_o_reg[5]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o_reg[1]_i_22_n_0\,
      CO(3) => \channel_8_dutycycle_o_reg[5]_i_12_n_0\,
      CO(2) => \channel_8_dutycycle_o_reg[5]_i_12_n_1\,
      CO(1) => \channel_8_dutycycle_o_reg[5]_i_12_n_2\,
      CO(0) => \channel_8_dutycycle_o_reg[5]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \channel_8_dutycycle_o[5]_i_20_n_0\,
      DI(2) => \channel_8_dutycycle_o[5]_i_21_n_0\,
      DI(1) => \channel_8_dutycycle_o[5]_i_22_n_0\,
      DI(0) => \channel_8_dutycycle_o[5]_i_23_n_0\,
      O(3) => \channel_8_dutycycle_o_reg[5]_i_12_n_4\,
      O(2) => \channel_8_dutycycle_o_reg[5]_i_12_n_5\,
      O(1) => \channel_8_dutycycle_o_reg[5]_i_12_n_6\,
      O(0) => \channel_8_dutycycle_o_reg[5]_i_12_n_7\,
      S(3) => \channel_8_dutycycle_o[5]_i_24_n_0\,
      S(2) => \channel_8_dutycycle_o[5]_i_25_n_0\,
      S(1) => \channel_8_dutycycle_o[5]_i_26_n_0\,
      S(0) => \channel_8_dutycycle_o[5]_i_27_n_0\
    );
\channel_8_dutycycle_o_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o_reg[1]_i_2_n_0\,
      CO(3) => \channel_8_dutycycle_o_reg[5]_i_2_n_0\,
      CO(2) => \channel_8_dutycycle_o_reg[5]_i_2_n_1\,
      CO(1) => \channel_8_dutycycle_o_reg[5]_i_2_n_2\,
      CO(0) => \channel_8_dutycycle_o_reg[5]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_8_dutycycle_o[5]_i_3_n_0\,
      DI(2) => \channel_8_dutycycle_o[5]_i_4_n_0\,
      DI(1) => \channel_8_dutycycle_o[5]_i_5_n_0\,
      DI(0) => \channel_8_dutycycle_o[5]_i_6_n_0\,
      O(3 downto 2) => \^channel_8_dutycycle_counter_reg[15]_0\(1 downto 0),
      O(1 downto 0) => \^channel_8_dutycycle_counter_reg[11]_0\(2 downto 1),
      S(3) => \channel_8_dutycycle_o[5]_i_7_n_0\,
      S(2) => \channel_8_dutycycle_o[5]_i_8_n_0\,
      S(1) => \channel_8_dutycycle_o[5]_i_9_n_0\,
      S(0) => \channel_8_dutycycle_o[5]_i_10_n_0\
    );
\channel_8_dutycycle_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_8_dutycycle_o[11]_i_2_n_0\,
      D => \channel_8_dutycycle_o[6]_i_1_n_0\,
      Q => \channel_8_dutycycle_o_reg[11]_0\(6),
      R => \channel_8_dutycycle_o[11]_i_1_n_0\
    );
\channel_8_dutycycle_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_8_dutycycle_o[11]_i_2_n_0\,
      D => \channel_8_dutycycle_o[7]_i_1_n_0\,
      Q => \channel_8_dutycycle_o_reg[11]_0\(7),
      R => \channel_8_dutycycle_o[11]_i_1_n_0\
    );
\channel_8_dutycycle_o_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o_reg[3]_i_2_n_0\,
      CO(3) => \channel_8_dutycycle_o_reg[7]_i_2_n_0\,
      CO(2) => \channel_8_dutycycle_o_reg[7]_i_2_n_1\,
      CO(1) => \channel_8_dutycycle_o_reg[7]_i_2_n_2\,
      CO(0) => \channel_8_dutycycle_o_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_8_dutycycle_o_reg[7]_i_2_n_4\,
      O(2) => \channel_8_dutycycle_o_reg[7]_i_2_n_5\,
      O(1) => \channel_8_dutycycle_o_reg[7]_i_2_n_6\,
      O(0) => \channel_8_dutycycle_o_reg[7]_i_2_n_7\,
      S(3 downto 0) => \^channel_8_dutycycle_counter_reg[15]_0\(3 downto 0)
    );
\channel_8_dutycycle_o_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_8_dutycycle_o[11]_i_2_n_0\,
      D => \channel_8_dutycycle_o[8]_i_1_n_0\,
      Q => \channel_8_dutycycle_o_reg[11]_0\(8),
      R => \channel_8_dutycycle_o[11]_i_1_n_0\
    );
\channel_8_dutycycle_o_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \channel_8_dutycycle_o[11]_i_2_n_0\,
      D => \channel_8_dutycycle_o[9]_i_1_n_0\,
      Q => \channel_8_dutycycle_o_reg[11]_0\(9),
      R => \channel_8_dutycycle_o[11]_i_1_n_0\
    );
\channel_8_dutycycle_o_reg[9]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o_reg[5]_i_12_n_0\,
      CO(3) => \channel_8_dutycycle_o_reg[9]_i_11_n_0\,
      CO(2) => \channel_8_dutycycle_o_reg[9]_i_11_n_1\,
      CO(1) => \channel_8_dutycycle_o_reg[9]_i_11_n_2\,
      CO(0) => \channel_8_dutycycle_o_reg[9]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \channel_8_dutycycle_o[9]_i_12_n_0\,
      DI(2) => \channel_8_dutycycle_o[9]_i_13_n_0\,
      DI(1) => \channel_8_dutycycle_o[9]_i_14_n_0\,
      DI(0) => \channel_8_dutycycle_o[9]_i_15_n_0\,
      O(3) => \channel_8_dutycycle_o_reg[9]_i_11_n_4\,
      O(2) => \channel_8_dutycycle_o_reg[9]_i_11_n_5\,
      O(1) => \channel_8_dutycycle_o_reg[9]_i_11_n_6\,
      O(0) => \channel_8_dutycycle_o_reg[9]_i_11_n_7\,
      S(3) => \channel_8_dutycycle_o[9]_i_16_n_0\,
      S(2) => \channel_8_dutycycle_o[9]_i_17_n_0\,
      S(1) => \channel_8_dutycycle_o[9]_i_18_n_0\,
      S(0) => \channel_8_dutycycle_o[9]_i_19_n_0\
    );
\channel_8_dutycycle_o_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o_reg[5]_i_2_n_0\,
      CO(3) => \channel_8_dutycycle_o_reg[9]_i_2_n_0\,
      CO(2) => \channel_8_dutycycle_o_reg[9]_i_2_n_1\,
      CO(1) => \channel_8_dutycycle_o_reg[9]_i_2_n_2\,
      CO(0) => \channel_8_dutycycle_o_reg[9]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \channel_8_dutycycle_o[9]_i_3_n_0\,
      DI(2) => \channel_8_dutycycle_o[9]_i_4_n_0\,
      DI(1) => \channel_8_dutycycle_o[9]_i_5_n_0\,
      DI(0) => \channel_8_dutycycle_o[9]_i_6_n_0\,
      O(3 downto 2) => \^channel_8_dutycycle_counter_reg[16]_0\(1 downto 0),
      O(1 downto 0) => \^channel_8_dutycycle_counter_reg[15]_0\(3 downto 2),
      S(3) => \channel_8_dutycycle_o[9]_i_7_n_0\,
      S(2) => \channel_8_dutycycle_o[9]_i_8_n_0\,
      S(1) => \channel_8_dutycycle_o[9]_i_9_n_0\,
      S(0) => \channel_8_dutycycle_o[9]_i_10_n_0\
    );
channel_8_stage_1_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => channel_8_i,
      Q => channel_8_stage_1,
      R => '0'
    );
channel_8_stage_2_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => channel_8_stage_1,
      Q => channel_8_stage_2,
      R => '0'
    );
\channel_8_timeout_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => channel_8_stage_1,
      I1 => channel_8_stage_2,
      O => channel_8_dutycycle_counter0
    );
\channel_8_timeout_counter[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1011"
    )
        port map (
      I0 => channel_8_i,
      I1 => \channel_8_dutycycle_o_reg[11]_i_4_n_0\,
      I2 => channel_8_stage_1,
      I3 => channel_8_stage_2,
      O => \channel_8_timeout_counter[0]_i_2_n_0\
    );
\channel_8_timeout_counter[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel_8_timeout_counter_reg(0),
      O => \channel_8_timeout_counter[0]_i_4_n_0\
    );
\channel_8_timeout_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_timeout_counter[0]_i_2_n_0\,
      D => \channel_8_timeout_counter_reg[0]_i_3_n_7\,
      Q => channel_8_timeout_counter_reg(0),
      R => channel_8_dutycycle_counter0
    );
\channel_8_timeout_counter_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_8_timeout_counter_reg[0]_i_3_n_0\,
      CO(2) => \channel_8_timeout_counter_reg[0]_i_3_n_1\,
      CO(1) => \channel_8_timeout_counter_reg[0]_i_3_n_2\,
      CO(0) => \channel_8_timeout_counter_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \channel_8_timeout_counter_reg[0]_i_3_n_4\,
      O(2) => \channel_8_timeout_counter_reg[0]_i_3_n_5\,
      O(1) => \channel_8_timeout_counter_reg[0]_i_3_n_6\,
      O(0) => \channel_8_timeout_counter_reg[0]_i_3_n_7\,
      S(3 downto 1) => channel_8_timeout_counter_reg(3 downto 1),
      S(0) => \channel_8_timeout_counter[0]_i_4_n_0\
    );
\channel_8_timeout_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_timeout_counter[0]_i_2_n_0\,
      D => \channel_8_timeout_counter_reg[8]_i_1_n_5\,
      Q => channel_8_timeout_counter_reg(10),
      R => channel_8_dutycycle_counter0
    );
\channel_8_timeout_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_timeout_counter[0]_i_2_n_0\,
      D => \channel_8_timeout_counter_reg[8]_i_1_n_4\,
      Q => channel_8_timeout_counter_reg(11),
      R => channel_8_dutycycle_counter0
    );
\channel_8_timeout_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_timeout_counter[0]_i_2_n_0\,
      D => \channel_8_timeout_counter_reg[12]_i_1_n_7\,
      Q => channel_8_timeout_counter_reg(12),
      R => channel_8_dutycycle_counter0
    );
\channel_8_timeout_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_timeout_counter_reg[8]_i_1_n_0\,
      CO(3) => \channel_8_timeout_counter_reg[12]_i_1_n_0\,
      CO(2) => \channel_8_timeout_counter_reg[12]_i_1_n_1\,
      CO(1) => \channel_8_timeout_counter_reg[12]_i_1_n_2\,
      CO(0) => \channel_8_timeout_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_8_timeout_counter_reg[12]_i_1_n_4\,
      O(2) => \channel_8_timeout_counter_reg[12]_i_1_n_5\,
      O(1) => \channel_8_timeout_counter_reg[12]_i_1_n_6\,
      O(0) => \channel_8_timeout_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => channel_8_timeout_counter_reg(15 downto 12)
    );
\channel_8_timeout_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_timeout_counter[0]_i_2_n_0\,
      D => \channel_8_timeout_counter_reg[12]_i_1_n_6\,
      Q => channel_8_timeout_counter_reg(13),
      R => channel_8_dutycycle_counter0
    );
\channel_8_timeout_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_timeout_counter[0]_i_2_n_0\,
      D => \channel_8_timeout_counter_reg[12]_i_1_n_5\,
      Q => channel_8_timeout_counter_reg(14),
      R => channel_8_dutycycle_counter0
    );
\channel_8_timeout_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_timeout_counter[0]_i_2_n_0\,
      D => \channel_8_timeout_counter_reg[12]_i_1_n_4\,
      Q => channel_8_timeout_counter_reg(15),
      R => channel_8_dutycycle_counter0
    );
\channel_8_timeout_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_timeout_counter[0]_i_2_n_0\,
      D => \channel_8_timeout_counter_reg[16]_i_1_n_7\,
      Q => channel_8_timeout_counter_reg(16),
      R => channel_8_dutycycle_counter0
    );
\channel_8_timeout_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_timeout_counter_reg[12]_i_1_n_0\,
      CO(3) => \channel_8_timeout_counter_reg[16]_i_1_n_0\,
      CO(2) => \channel_8_timeout_counter_reg[16]_i_1_n_1\,
      CO(1) => \channel_8_timeout_counter_reg[16]_i_1_n_2\,
      CO(0) => \channel_8_timeout_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_8_timeout_counter_reg[16]_i_1_n_4\,
      O(2) => \channel_8_timeout_counter_reg[16]_i_1_n_5\,
      O(1) => \channel_8_timeout_counter_reg[16]_i_1_n_6\,
      O(0) => \channel_8_timeout_counter_reg[16]_i_1_n_7\,
      S(3 downto 0) => channel_8_timeout_counter_reg(19 downto 16)
    );
\channel_8_timeout_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_timeout_counter[0]_i_2_n_0\,
      D => \channel_8_timeout_counter_reg[16]_i_1_n_6\,
      Q => channel_8_timeout_counter_reg(17),
      R => channel_8_dutycycle_counter0
    );
\channel_8_timeout_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_timeout_counter[0]_i_2_n_0\,
      D => \channel_8_timeout_counter_reg[16]_i_1_n_5\,
      Q => channel_8_timeout_counter_reg(18),
      R => channel_8_dutycycle_counter0
    );
\channel_8_timeout_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_timeout_counter[0]_i_2_n_0\,
      D => \channel_8_timeout_counter_reg[16]_i_1_n_4\,
      Q => channel_8_timeout_counter_reg(19),
      R => channel_8_dutycycle_counter0
    );
\channel_8_timeout_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_timeout_counter[0]_i_2_n_0\,
      D => \channel_8_timeout_counter_reg[0]_i_3_n_6\,
      Q => channel_8_timeout_counter_reg(1),
      R => channel_8_dutycycle_counter0
    );
\channel_8_timeout_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_timeout_counter[0]_i_2_n_0\,
      D => \channel_8_timeout_counter_reg[20]_i_1_n_7\,
      Q => channel_8_timeout_counter_reg(20),
      R => channel_8_dutycycle_counter0
    );
\channel_8_timeout_counter_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_timeout_counter_reg[16]_i_1_n_0\,
      CO(3) => \channel_8_timeout_counter_reg[20]_i_1_n_0\,
      CO(2) => \channel_8_timeout_counter_reg[20]_i_1_n_1\,
      CO(1) => \channel_8_timeout_counter_reg[20]_i_1_n_2\,
      CO(0) => \channel_8_timeout_counter_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_8_timeout_counter_reg[20]_i_1_n_4\,
      O(2) => \channel_8_timeout_counter_reg[20]_i_1_n_5\,
      O(1) => \channel_8_timeout_counter_reg[20]_i_1_n_6\,
      O(0) => \channel_8_timeout_counter_reg[20]_i_1_n_7\,
      S(3 downto 0) => channel_8_timeout_counter_reg(23 downto 20)
    );
\channel_8_timeout_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_timeout_counter[0]_i_2_n_0\,
      D => \channel_8_timeout_counter_reg[20]_i_1_n_6\,
      Q => channel_8_timeout_counter_reg(21),
      R => channel_8_dutycycle_counter0
    );
\channel_8_timeout_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_timeout_counter[0]_i_2_n_0\,
      D => \channel_8_timeout_counter_reg[20]_i_1_n_5\,
      Q => channel_8_timeout_counter_reg(22),
      R => channel_8_dutycycle_counter0
    );
\channel_8_timeout_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_timeout_counter[0]_i_2_n_0\,
      D => \channel_8_timeout_counter_reg[20]_i_1_n_4\,
      Q => channel_8_timeout_counter_reg(23),
      R => channel_8_dutycycle_counter0
    );
\channel_8_timeout_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_timeout_counter[0]_i_2_n_0\,
      D => \channel_8_timeout_counter_reg[24]_i_1_n_7\,
      Q => channel_8_timeout_counter_reg(24),
      R => channel_8_dutycycle_counter0
    );
\channel_8_timeout_counter_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_timeout_counter_reg[20]_i_1_n_0\,
      CO(3) => \channel_8_timeout_counter_reg[24]_i_1_n_0\,
      CO(2) => \channel_8_timeout_counter_reg[24]_i_1_n_1\,
      CO(1) => \channel_8_timeout_counter_reg[24]_i_1_n_2\,
      CO(0) => \channel_8_timeout_counter_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_8_timeout_counter_reg[24]_i_1_n_4\,
      O(2) => \channel_8_timeout_counter_reg[24]_i_1_n_5\,
      O(1) => \channel_8_timeout_counter_reg[24]_i_1_n_6\,
      O(0) => \channel_8_timeout_counter_reg[24]_i_1_n_7\,
      S(3 downto 0) => channel_8_timeout_counter_reg(27 downto 24)
    );
\channel_8_timeout_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_timeout_counter[0]_i_2_n_0\,
      D => \channel_8_timeout_counter_reg[24]_i_1_n_6\,
      Q => channel_8_timeout_counter_reg(25),
      R => channel_8_dutycycle_counter0
    );
\channel_8_timeout_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_timeout_counter[0]_i_2_n_0\,
      D => \channel_8_timeout_counter_reg[24]_i_1_n_5\,
      Q => channel_8_timeout_counter_reg(26),
      R => channel_8_dutycycle_counter0
    );
\channel_8_timeout_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_timeout_counter[0]_i_2_n_0\,
      D => \channel_8_timeout_counter_reg[24]_i_1_n_4\,
      Q => channel_8_timeout_counter_reg(27),
      R => channel_8_dutycycle_counter0
    );
\channel_8_timeout_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_timeout_counter[0]_i_2_n_0\,
      D => \channel_8_timeout_counter_reg[28]_i_1_n_7\,
      Q => channel_8_timeout_counter_reg(28),
      R => channel_8_dutycycle_counter0
    );
\channel_8_timeout_counter_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_timeout_counter_reg[24]_i_1_n_0\,
      CO(3) => \NLW_channel_8_timeout_counter_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \channel_8_timeout_counter_reg[28]_i_1_n_1\,
      CO(1) => \channel_8_timeout_counter_reg[28]_i_1_n_2\,
      CO(0) => \channel_8_timeout_counter_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_8_timeout_counter_reg[28]_i_1_n_4\,
      O(2) => \channel_8_timeout_counter_reg[28]_i_1_n_5\,
      O(1) => \channel_8_timeout_counter_reg[28]_i_1_n_6\,
      O(0) => \channel_8_timeout_counter_reg[28]_i_1_n_7\,
      S(3 downto 0) => channel_8_timeout_counter_reg(31 downto 28)
    );
\channel_8_timeout_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_timeout_counter[0]_i_2_n_0\,
      D => \channel_8_timeout_counter_reg[28]_i_1_n_6\,
      Q => channel_8_timeout_counter_reg(29),
      R => channel_8_dutycycle_counter0
    );
\channel_8_timeout_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_timeout_counter[0]_i_2_n_0\,
      D => \channel_8_timeout_counter_reg[0]_i_3_n_5\,
      Q => channel_8_timeout_counter_reg(2),
      R => channel_8_dutycycle_counter0
    );
\channel_8_timeout_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_timeout_counter[0]_i_2_n_0\,
      D => \channel_8_timeout_counter_reg[28]_i_1_n_5\,
      Q => channel_8_timeout_counter_reg(30),
      R => channel_8_dutycycle_counter0
    );
\channel_8_timeout_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_timeout_counter[0]_i_2_n_0\,
      D => \channel_8_timeout_counter_reg[28]_i_1_n_4\,
      Q => channel_8_timeout_counter_reg(31),
      R => channel_8_dutycycle_counter0
    );
\channel_8_timeout_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_timeout_counter[0]_i_2_n_0\,
      D => \channel_8_timeout_counter_reg[0]_i_3_n_4\,
      Q => channel_8_timeout_counter_reg(3),
      R => channel_8_dutycycle_counter0
    );
\channel_8_timeout_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_timeout_counter[0]_i_2_n_0\,
      D => \channel_8_timeout_counter_reg[4]_i_1_n_7\,
      Q => channel_8_timeout_counter_reg(4),
      R => channel_8_dutycycle_counter0
    );
\channel_8_timeout_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_timeout_counter_reg[0]_i_3_n_0\,
      CO(3) => \channel_8_timeout_counter_reg[4]_i_1_n_0\,
      CO(2) => \channel_8_timeout_counter_reg[4]_i_1_n_1\,
      CO(1) => \channel_8_timeout_counter_reg[4]_i_1_n_2\,
      CO(0) => \channel_8_timeout_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_8_timeout_counter_reg[4]_i_1_n_4\,
      O(2) => \channel_8_timeout_counter_reg[4]_i_1_n_5\,
      O(1) => \channel_8_timeout_counter_reg[4]_i_1_n_6\,
      O(0) => \channel_8_timeout_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => channel_8_timeout_counter_reg(7 downto 4)
    );
\channel_8_timeout_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_timeout_counter[0]_i_2_n_0\,
      D => \channel_8_timeout_counter_reg[4]_i_1_n_6\,
      Q => channel_8_timeout_counter_reg(5),
      R => channel_8_dutycycle_counter0
    );
\channel_8_timeout_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_timeout_counter[0]_i_2_n_0\,
      D => \channel_8_timeout_counter_reg[4]_i_1_n_5\,
      Q => channel_8_timeout_counter_reg(6),
      R => channel_8_dutycycle_counter0
    );
\channel_8_timeout_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_timeout_counter[0]_i_2_n_0\,
      D => \channel_8_timeout_counter_reg[4]_i_1_n_4\,
      Q => channel_8_timeout_counter_reg(7),
      R => channel_8_dutycycle_counter0
    );
\channel_8_timeout_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_timeout_counter[0]_i_2_n_0\,
      D => \channel_8_timeout_counter_reg[8]_i_1_n_7\,
      Q => channel_8_timeout_counter_reg(8),
      R => channel_8_dutycycle_counter0
    );
\channel_8_timeout_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_timeout_counter_reg[4]_i_1_n_0\,
      CO(3) => \channel_8_timeout_counter_reg[8]_i_1_n_0\,
      CO(2) => \channel_8_timeout_counter_reg[8]_i_1_n_1\,
      CO(1) => \channel_8_timeout_counter_reg[8]_i_1_n_2\,
      CO(0) => \channel_8_timeout_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \channel_8_timeout_counter_reg[8]_i_1_n_4\,
      O(2) => \channel_8_timeout_counter_reg[8]_i_1_n_5\,
      O(1) => \channel_8_timeout_counter_reg[8]_i_1_n_6\,
      O(0) => \channel_8_timeout_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => channel_8_timeout_counter_reg(11 downto 8)
    );
\channel_8_timeout_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \channel_8_timeout_counter[0]_i_2_n_0\,
      D => \channel_8_timeout_counter_reg[8]_i_1_n_6\,
      Q => channel_8_timeout_counter_reg(9),
      R => channel_8_dutycycle_counter0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ControllerBD_PWM_Reader_8CH_0_0_PWM_Reader_8CH_v2_0_PWM_Reader_AXI is
  port (
    pwm_reader_axi_wready : out STD_LOGIC;
    pwm_reader_axi_awready : out STD_LOGIC;
    pwm_reader_axi_arready : out STD_LOGIC;
    pwm_reader_axi_rdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    pwm_reader_axi_bvalid : out STD_LOGIC;
    pwm_reader_axi_rvalid : out STD_LOGIC;
    pwm_reader_axi_aclk : in STD_LOGIC;
    pwm_reader_axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pwm_reader_axi_arvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \axi_rdata_reg[27]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \axi_rdata_reg[27]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \axi_rdata_reg[27]_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \axi_rdata_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \axi_rdata_reg[11]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \axi_rdata_reg[11]_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \axi_rdata_reg[11]_3\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    pwm_reader_axi_aresetn : in STD_LOGIC;
    pwm_reader_axi_wvalid : in STD_LOGIC;
    pwm_reader_axi_awvalid : in STD_LOGIC;
    pwm_reader_axi_bready : in STD_LOGIC;
    pwm_reader_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ControllerBD_PWM_Reader_8CH_0_0_PWM_Reader_8CH_v2_0_PWM_Reader_AXI : entity is "PWM_Reader_8CH_v2_0_PWM_Reader_AXI";
end ControllerBD_PWM_Reader_8CH_0_0_PWM_Reader_8CH_v2_0_PWM_Reader_AXI;

architecture STRUCTURE of ControllerBD_PWM_Reader_8CH_0_0_PWM_Reader_8CH_v2_0_PWM_Reader_AXI is
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal axi_araddr : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \axi_araddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[3]_i_1_n_0\ : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal \axi_awready0__0\ : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal \axi_wready0__0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \^pwm_reader_axi_arready\ : STD_LOGIC;
  signal \^pwm_reader_axi_awready\ : STD_LOGIC;
  signal \^pwm_reader_axi_bvalid\ : STD_LOGIC;
  signal \^pwm_reader_axi_rvalid\ : STD_LOGIC;
  signal \^pwm_reader_axi_wready\ : STD_LOGIC;
  signal reg_data_out : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal slv_reg_rden : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_arready_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of axi_awready0 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of axi_rvalid_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of axi_wready0 : label is "soft_lutpair1";
begin
  pwm_reader_axi_arready <= \^pwm_reader_axi_arready\;
  pwm_reader_axi_awready <= \^pwm_reader_axi_awready\;
  pwm_reader_axi_bvalid <= \^pwm_reader_axi_bvalid\;
  pwm_reader_axi_rvalid <= \^pwm_reader_axi_rvalid\;
  pwm_reader_axi_wready <= \^pwm_reader_axi_wready\;
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF700F700F700"
    )
        port map (
      I0 => pwm_reader_axi_wvalid,
      I1 => pwm_reader_axi_awvalid,
      I2 => \^pwm_reader_axi_awready\,
      I3 => aw_en_reg_n_0,
      I4 => pwm_reader_axi_bready,
      I5 => \^pwm_reader_axi_bvalid\,
      O => aw_en_i_1_n_0
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => pwm_reader_axi_aclk,
      CE => '1',
      D => aw_en_i_1_n_0,
      Q => aw_en_reg_n_0,
      S => p_0_in
    );
\axi_araddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => pwm_reader_axi_araddr(0),
      I1 => pwm_reader_axi_arvalid,
      I2 => \^pwm_reader_axi_arready\,
      I3 => axi_araddr(2),
      O => \axi_araddr[2]_i_1_n_0\
    );
\axi_araddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => pwm_reader_axi_araddr(1),
      I1 => pwm_reader_axi_arvalid,
      I2 => \^pwm_reader_axi_arready\,
      I3 => axi_araddr(3),
      O => \axi_araddr[3]_i_1_n_0\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => pwm_reader_axi_aclk,
      CE => '1',
      D => \axi_araddr[2]_i_1_n_0\,
      Q => axi_araddr(2),
      S => p_0_in
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => pwm_reader_axi_aclk,
      CE => '1',
      D => \axi_araddr[3]_i_1_n_0\,
      Q => axi_araddr(3),
      S => p_0_in
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pwm_reader_axi_arvalid,
      I1 => \^pwm_reader_axi_arready\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^pwm_reader_axi_arready\,
      R => p_0_in
    );
axi_awready0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => aw_en_reg_n_0,
      I1 => \^pwm_reader_axi_awready\,
      I2 => pwm_reader_axi_awvalid,
      I3 => pwm_reader_axi_wvalid,
      O => \axi_awready0__0\
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pwm_reader_axi_aresetn,
      O => p_0_in
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => '1',
      D => \axi_awready0__0\,
      Q => \^pwm_reader_axi_awready\,
      R => p_0_in
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => \^pwm_reader_axi_awready\,
      I1 => pwm_reader_axi_wvalid,
      I2 => pwm_reader_axi_awvalid,
      I3 => \^pwm_reader_axi_wready\,
      I4 => pwm_reader_axi_bready,
      I5 => \^pwm_reader_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^pwm_reader_axi_bvalid\,
      R => p_0_in
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \axi_rdata_reg[11]_0\(0),
      I1 => \axi_rdata_reg[11]_1\(0),
      I2 => \axi_rdata_reg[11]_2\(0),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[11]_3\(0),
      O => reg_data_out(0)
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \axi_rdata_reg[11]_0\(10),
      I1 => \axi_rdata_reg[11]_1\(10),
      I2 => \axi_rdata_reg[11]_2\(10),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[11]_3\(10),
      O => reg_data_out(10)
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \axi_rdata_reg[11]_0\(11),
      I1 => \axi_rdata_reg[11]_1\(11),
      I2 => \axi_rdata_reg[11]_2\(11),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[11]_3\(11),
      O => reg_data_out(11)
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => Q(0),
      I1 => \axi_rdata_reg[27]_0\(0),
      I2 => \axi_rdata_reg[27]_1\(0),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[27]_2\(0),
      O => reg_data_out(16)
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => Q(1),
      I1 => \axi_rdata_reg[27]_0\(1),
      I2 => \axi_rdata_reg[27]_1\(1),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[27]_2\(1),
      O => reg_data_out(17)
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => Q(2),
      I1 => \axi_rdata_reg[27]_0\(2),
      I2 => \axi_rdata_reg[27]_1\(2),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[27]_2\(2),
      O => reg_data_out(18)
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => Q(3),
      I1 => \axi_rdata_reg[27]_0\(3),
      I2 => \axi_rdata_reg[27]_1\(3),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[27]_2\(3),
      O => reg_data_out(19)
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \axi_rdata_reg[11]_0\(1),
      I1 => \axi_rdata_reg[11]_1\(1),
      I2 => \axi_rdata_reg[11]_2\(1),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[11]_3\(1),
      O => reg_data_out(1)
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => Q(4),
      I1 => \axi_rdata_reg[27]_0\(4),
      I2 => \axi_rdata_reg[27]_1\(4),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[27]_2\(4),
      O => reg_data_out(20)
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => Q(5),
      I1 => \axi_rdata_reg[27]_0\(5),
      I2 => \axi_rdata_reg[27]_1\(5),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[27]_2\(5),
      O => reg_data_out(21)
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => Q(6),
      I1 => \axi_rdata_reg[27]_0\(6),
      I2 => \axi_rdata_reg[27]_1\(6),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[27]_2\(6),
      O => reg_data_out(22)
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => Q(7),
      I1 => \axi_rdata_reg[27]_0\(7),
      I2 => \axi_rdata_reg[27]_1\(7),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[27]_2\(7),
      O => reg_data_out(23)
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => Q(8),
      I1 => \axi_rdata_reg[27]_0\(8),
      I2 => \axi_rdata_reg[27]_1\(8),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[27]_2\(8),
      O => reg_data_out(24)
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => Q(9),
      I1 => \axi_rdata_reg[27]_0\(9),
      I2 => \axi_rdata_reg[27]_1\(9),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[27]_2\(9),
      O => reg_data_out(25)
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => Q(10),
      I1 => \axi_rdata_reg[27]_0\(10),
      I2 => \axi_rdata_reg[27]_1\(10),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[27]_2\(10),
      O => reg_data_out(26)
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^pwm_reader_axi_arready\,
      I1 => pwm_reader_axi_arvalid,
      I2 => \^pwm_reader_axi_rvalid\,
      O => slv_reg_rden
    );
\axi_rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => Q(11),
      I1 => \axi_rdata_reg[27]_0\(11),
      I2 => \axi_rdata_reg[27]_1\(11),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[27]_2\(11),
      O => reg_data_out(27)
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \axi_rdata_reg[11]_0\(2),
      I1 => \axi_rdata_reg[11]_1\(2),
      I2 => \axi_rdata_reg[11]_2\(2),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[11]_3\(2),
      O => reg_data_out(2)
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \axi_rdata_reg[11]_0\(3),
      I1 => \axi_rdata_reg[11]_1\(3),
      I2 => \axi_rdata_reg[11]_2\(3),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[11]_3\(3),
      O => reg_data_out(3)
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \axi_rdata_reg[11]_0\(4),
      I1 => \axi_rdata_reg[11]_1\(4),
      I2 => \axi_rdata_reg[11]_2\(4),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[11]_3\(4),
      O => reg_data_out(4)
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \axi_rdata_reg[11]_0\(5),
      I1 => \axi_rdata_reg[11]_1\(5),
      I2 => \axi_rdata_reg[11]_2\(5),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[11]_3\(5),
      O => reg_data_out(5)
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \axi_rdata_reg[11]_0\(6),
      I1 => \axi_rdata_reg[11]_1\(6),
      I2 => \axi_rdata_reg[11]_2\(6),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[11]_3\(6),
      O => reg_data_out(6)
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \axi_rdata_reg[11]_0\(7),
      I1 => \axi_rdata_reg[11]_1\(7),
      I2 => \axi_rdata_reg[11]_2\(7),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[11]_3\(7),
      O => reg_data_out(7)
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \axi_rdata_reg[11]_0\(8),
      I1 => \axi_rdata_reg[11]_1\(8),
      I2 => \axi_rdata_reg[11]_2\(8),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[11]_3\(8),
      O => reg_data_out(8)
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \axi_rdata_reg[11]_0\(9),
      I1 => \axi_rdata_reg[11]_1\(9),
      I2 => \axi_rdata_reg[11]_2\(9),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \axi_rdata_reg[11]_3\(9),
      O => reg_data_out(9)
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(0),
      Q => pwm_reader_axi_rdata(0),
      R => p_0_in
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(10),
      Q => pwm_reader_axi_rdata(10),
      R => p_0_in
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(11),
      Q => pwm_reader_axi_rdata(11),
      R => p_0_in
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(16),
      Q => pwm_reader_axi_rdata(12),
      R => p_0_in
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(17),
      Q => pwm_reader_axi_rdata(13),
      R => p_0_in
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(18),
      Q => pwm_reader_axi_rdata(14),
      R => p_0_in
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(19),
      Q => pwm_reader_axi_rdata(15),
      R => p_0_in
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(1),
      Q => pwm_reader_axi_rdata(1),
      R => p_0_in
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(20),
      Q => pwm_reader_axi_rdata(16),
      R => p_0_in
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(21),
      Q => pwm_reader_axi_rdata(17),
      R => p_0_in
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(22),
      Q => pwm_reader_axi_rdata(18),
      R => p_0_in
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(23),
      Q => pwm_reader_axi_rdata(19),
      R => p_0_in
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(24),
      Q => pwm_reader_axi_rdata(20),
      R => p_0_in
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(25),
      Q => pwm_reader_axi_rdata(21),
      R => p_0_in
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(26),
      Q => pwm_reader_axi_rdata(22),
      R => p_0_in
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(27),
      Q => pwm_reader_axi_rdata(23),
      R => p_0_in
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(2),
      Q => pwm_reader_axi_rdata(2),
      R => p_0_in
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(3),
      Q => pwm_reader_axi_rdata(3),
      R => p_0_in
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(4),
      Q => pwm_reader_axi_rdata(4),
      R => p_0_in
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(5),
      Q => pwm_reader_axi_rdata(5),
      R => p_0_in
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(6),
      Q => pwm_reader_axi_rdata(6),
      R => p_0_in
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(7),
      Q => pwm_reader_axi_rdata(7),
      R => p_0_in
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(8),
      Q => pwm_reader_axi_rdata(8),
      R => p_0_in
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(9),
      Q => pwm_reader_axi_rdata(9),
      R => p_0_in
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => pwm_reader_axi_arvalid,
      I1 => \^pwm_reader_axi_arready\,
      I2 => \^pwm_reader_axi_rvalid\,
      I3 => pwm_reader_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^pwm_reader_axi_rvalid\,
      R => p_0_in
    );
axi_wready0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => aw_en_reg_n_0,
      I1 => \^pwm_reader_axi_wready\,
      I2 => pwm_reader_axi_awvalid,
      I3 => pwm_reader_axi_wvalid,
      O => \axi_wready0__0\
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => pwm_reader_axi_aclk,
      CE => '1',
      D => \axi_wready0__0\,
      Q => \^pwm_reader_axi_wready\,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ControllerBD_PWM_Reader_8CH_0_0_PWM_Reader_8CH_v2_0 is
  port (
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_1_dutycycle_counter_reg[10]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_1_dutycycle_counter_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_1_dutycycle_counter_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \channel_1_dutycycle_counter_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_1_dutycycle_counter_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_1_dutycycle_counter_reg[16]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \channel_2_dutycycle_counter_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_2_dutycycle_counter_reg[10]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_2_dutycycle_counter_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_2_dutycycle_counter_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_2_dutycycle_counter_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \channel_2_dutycycle_counter_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_2_dutycycle_counter_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_2_dutycycle_counter_reg[16]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \channel_3_dutycycle_counter_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_3_dutycycle_counter_reg[10]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_3_dutycycle_counter_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_3_dutycycle_counter_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_3_dutycycle_counter_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \channel_3_dutycycle_counter_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_3_dutycycle_counter_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_3_dutycycle_counter_reg[16]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \channel_4_dutycycle_counter_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_4_dutycycle_counter_reg[10]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_4_dutycycle_counter_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_4_dutycycle_counter_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_4_dutycycle_counter_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \channel_4_dutycycle_counter_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_4_dutycycle_counter_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_4_dutycycle_counter_reg[16]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \channel_5_dutycycle_counter_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_5_dutycycle_counter_reg[10]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_5_dutycycle_counter_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_5_dutycycle_counter_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_5_dutycycle_counter_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \channel_5_dutycycle_counter_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_5_dutycycle_counter_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_5_dutycycle_counter_reg[16]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \channel_6_dutycycle_counter_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_6_dutycycle_counter_reg[10]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_6_dutycycle_counter_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_6_dutycycle_counter_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_6_dutycycle_counter_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \channel_6_dutycycle_counter_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_6_dutycycle_counter_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_6_dutycycle_counter_reg[16]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \channel_7_dutycycle_counter_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_7_dutycycle_counter_reg[10]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_7_dutycycle_counter_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_7_dutycycle_counter_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_7_dutycycle_counter_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \channel_7_dutycycle_counter_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_7_dutycycle_counter_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_7_dutycycle_counter_reg[16]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \channel_8_dutycycle_counter_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_8_dutycycle_counter_reg[10]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_8_dutycycle_counter_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_8_dutycycle_counter_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_8_dutycycle_counter_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \channel_8_dutycycle_counter_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_8_dutycycle_counter_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_8_dutycycle_counter_reg[16]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pwm_reader_axi_wready : out STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    pwm_reader_axi_rdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    pwm_reader_axi_bvalid : out STD_LOGIC;
    pwm_reader_axi_rvalid : out STD_LOGIC;
    channel_1_i : in STD_LOGIC;
    clock : in STD_LOGIC;
    channel_2_i : in STD_LOGIC;
    channel_3_i : in STD_LOGIC;
    channel_4_i : in STD_LOGIC;
    channel_5_i : in STD_LOGIC;
    channel_6_i : in STD_LOGIC;
    channel_7_i : in STD_LOGIC;
    channel_8_i : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_2_dutycycle_o_reg[1]_i_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_2_dutycycle_o_reg[1]_i_3_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_3_dutycycle_o_reg[1]_i_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_3_dutycycle_o_reg[1]_i_3_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_4_dutycycle_o_reg[1]_i_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_4_dutycycle_o_reg[1]_i_3_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_5_dutycycle_o_reg[1]_i_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_5_dutycycle_o_reg[1]_i_3_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_6_dutycycle_o_reg[1]_i_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_6_dutycycle_o_reg[1]_i_3_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_7_dutycycle_o_reg[1]_i_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_7_dutycycle_o_reg[1]_i_3_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_8_dutycycle_o_reg[1]_i_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_8_dutycycle_o_reg[1]_i_3_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \channel_1_dutycycle_o_reg[11]_i_38\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_2_dutycycle_o_reg[11]_i_38\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_3_dutycycle_o_reg[11]_i_38\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_4_dutycycle_o_reg[11]_i_38\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_5_dutycycle_o_reg[11]_i_38\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_6_dutycycle_o_reg[11]_i_38\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_7_dutycycle_o_reg[11]_i_38\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_8_dutycycle_o_reg[11]_i_38\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_1_dutycycle_o_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_2_dutycycle_o_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_3_dutycycle_o_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_4_dutycycle_o_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_5_dutycycle_o_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_6_dutycycle_o_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_7_dutycycle_o_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_8_dutycycle_o_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_1_dutycycle_o_reg[11]_i_19\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_1_dutycycle_o_reg[11]_i_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_2_dutycycle_o_reg[11]_i_19\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_2_dutycycle_o_reg[11]_i_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_3_dutycycle_o_reg[11]_i_19\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_3_dutycycle_o_reg[11]_i_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_4_dutycycle_o_reg[11]_i_19\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_4_dutycycle_o_reg[11]_i_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_5_dutycycle_o_reg[11]_i_19\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_5_dutycycle_o_reg[11]_i_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_6_dutycycle_o_reg[11]_i_19\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_6_dutycycle_o_reg[11]_i_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_7_dutycycle_o_reg[11]_i_19\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_7_dutycycle_o_reg[11]_i_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_8_dutycycle_o_reg[11]_i_19\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \channel_8_dutycycle_o_reg[11]_i_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pwm_reader_axi_aclk : in STD_LOGIC;
    pwm_reader_axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pwm_reader_axi_arvalid : in STD_LOGIC;
    pwm_reader_axi_aresetn : in STD_LOGIC;
    pwm_reader_axi_wvalid : in STD_LOGIC;
    pwm_reader_axi_awvalid : in STD_LOGIC;
    pwm_reader_axi_bready : in STD_LOGIC;
    pwm_reader_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ControllerBD_PWM_Reader_8CH_0_0_PWM_Reader_8CH_v2_0 : entity is "PWM_Reader_8CH_v2_0";
end ControllerBD_PWM_Reader_8CH_0_0_PWM_Reader_8CH_v2_0;

architecture STRUCTURE of ControllerBD_PWM_Reader_8CH_0_0_PWM_Reader_8CH_v2_0 is
  signal channel_1_dutycycle : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal channel_2_dutycycle : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal channel_3_dutycycle : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal channel_4_dutycycle : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal channel_5_dutycycle : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal channel_6_dutycycle : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal channel_7_dutycycle : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal channel_8_dutycycle : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
PWM_Reader_8CH_v2_0_PWM_Reader_AXI_inst: entity work.ControllerBD_PWM_Reader_8CH_0_0_PWM_Reader_8CH_v2_0_PWM_Reader_AXI
     port map (
      Q(11 downto 0) => channel_4_dutycycle(11 downto 0),
      \axi_rdata_reg[11]_0\(11 downto 0) => channel_3_dutycycle(11 downto 0),
      \axi_rdata_reg[11]_1\(11 downto 0) => channel_1_dutycycle(11 downto 0),
      \axi_rdata_reg[11]_2\(11 downto 0) => channel_7_dutycycle(11 downto 0),
      \axi_rdata_reg[11]_3\(11 downto 0) => channel_5_dutycycle(11 downto 0),
      \axi_rdata_reg[27]_0\(11 downto 0) => channel_2_dutycycle(11 downto 0),
      \axi_rdata_reg[27]_1\(11 downto 0) => channel_8_dutycycle(11 downto 0),
      \axi_rdata_reg[27]_2\(11 downto 0) => channel_6_dutycycle(11 downto 0),
      pwm_reader_axi_aclk => pwm_reader_axi_aclk,
      pwm_reader_axi_araddr(1 downto 0) => pwm_reader_axi_araddr(1 downto 0),
      pwm_reader_axi_aresetn => pwm_reader_axi_aresetn,
      pwm_reader_axi_arready => S_AXI_ARREADY,
      pwm_reader_axi_arvalid => pwm_reader_axi_arvalid,
      pwm_reader_axi_awready => S_AXI_AWREADY,
      pwm_reader_axi_awvalid => pwm_reader_axi_awvalid,
      pwm_reader_axi_bready => pwm_reader_axi_bready,
      pwm_reader_axi_bvalid => pwm_reader_axi_bvalid,
      pwm_reader_axi_rdata(23 downto 0) => pwm_reader_axi_rdata(23 downto 0),
      pwm_reader_axi_rready => pwm_reader_axi_rready,
      pwm_reader_axi_rvalid => pwm_reader_axi_rvalid,
      pwm_reader_axi_wready => pwm_reader_axi_wready,
      pwm_reader_axi_wvalid => pwm_reader_axi_wvalid
    );
Reader: entity work.ControllerBD_PWM_Reader_8CH_0_0_PWM_Reader_8CH
     port map (
      CO(0) => CO(0),
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      Q(11 downto 0) => channel_1_dutycycle(11 downto 0),
      S(2 downto 0) => S(2 downto 0),
      \channel_1_dutycycle_counter_reg[10]_0\(2 downto 0) => \channel_1_dutycycle_counter_reg[10]\(2 downto 0),
      \channel_1_dutycycle_counter_reg[11]_0\(2 downto 1) => \channel_1_dutycycle_counter_reg[11]\(1 downto 0),
      \channel_1_dutycycle_counter_reg[11]_0\(0) => \channel_1_dutycycle_counter_reg[7]\(1),
      \channel_1_dutycycle_counter_reg[15]_0\(3 downto 2) => \channel_1_dutycycle_counter_reg[15]\(1 downto 0),
      \channel_1_dutycycle_counter_reg[15]_0\(1 downto 0) => \channel_1_dutycycle_counter_reg[11]\(3 downto 2),
      \channel_1_dutycycle_counter_reg[16]_0\(3 downto 2) => \channel_1_dutycycle_counter_reg[16]\(1 downto 0),
      \channel_1_dutycycle_counter_reg[16]_0\(1 downto 0) => \channel_1_dutycycle_counter_reg[15]\(3 downto 2),
      \channel_1_dutycycle_counter_reg[3]_0\(2 downto 0) => \channel_1_dutycycle_counter_reg[3]\(2 downto 0),
      \channel_1_dutycycle_counter_reg[7]_0\(0) => \channel_1_dutycycle_counter_reg[7]\(0),
      \channel_1_dutycycle_o_reg[0]_0\(0) => \channel_1_dutycycle_o_reg[0]\(0),
      \channel_1_dutycycle_o_reg[11]_i_19_0\(3 downto 0) => \channel_1_dutycycle_o_reg[11]_i_19\(3 downto 0),
      \channel_1_dutycycle_o_reg[11]_i_38_0\(3 downto 0) => \channel_1_dutycycle_o_reg[11]_i_38\(3 downto 0),
      \channel_1_dutycycle_o_reg[11]_i_6_0\(3 downto 0) => \channel_1_dutycycle_o_reg[11]_i_6\(3 downto 0),
      channel_1_i => channel_1_i,
      \channel_2_dutycycle_counter_reg[10]_0\(2 downto 0) => \channel_2_dutycycle_counter_reg[10]\(2 downto 0),
      \channel_2_dutycycle_counter_reg[11]_0\(2 downto 1) => \channel_2_dutycycle_counter_reg[11]\(1 downto 0),
      \channel_2_dutycycle_counter_reg[11]_0\(0) => \channel_2_dutycycle_counter_reg[7]\(1),
      \channel_2_dutycycle_counter_reg[15]_0\(3 downto 2) => \channel_2_dutycycle_counter_reg[15]\(1 downto 0),
      \channel_2_dutycycle_counter_reg[15]_0\(1 downto 0) => \channel_2_dutycycle_counter_reg[11]\(3 downto 2),
      \channel_2_dutycycle_counter_reg[16]_0\(3 downto 2) => \channel_2_dutycycle_counter_reg[16]\(1 downto 0),
      \channel_2_dutycycle_counter_reg[16]_0\(1 downto 0) => \channel_2_dutycycle_counter_reg[15]\(3 downto 2),
      \channel_2_dutycycle_counter_reg[1]_0\(3 downto 0) => \channel_2_dutycycle_counter_reg[1]\(3 downto 0),
      \channel_2_dutycycle_counter_reg[3]_0\(2 downto 0) => \channel_2_dutycycle_counter_reg[3]\(2 downto 0),
      \channel_2_dutycycle_counter_reg[6]_0\(3 downto 0) => \channel_2_dutycycle_counter_reg[6]\(3 downto 0),
      \channel_2_dutycycle_counter_reg[7]_0\(0) => \channel_2_dutycycle_counter_reg[7]\(0),
      \channel_2_dutycycle_o_reg[0]_0\(0) => \channel_2_dutycycle_o_reg[0]\(0),
      \channel_2_dutycycle_o_reg[11]_0\(11 downto 0) => channel_2_dutycycle(11 downto 0),
      \channel_2_dutycycle_o_reg[11]_i_19_0\(3 downto 0) => \channel_2_dutycycle_o_reg[11]_i_19\(3 downto 0),
      \channel_2_dutycycle_o_reg[11]_i_38_0\(3 downto 0) => \channel_2_dutycycle_o_reg[11]_i_38\(3 downto 0),
      \channel_2_dutycycle_o_reg[11]_i_6_0\(3 downto 0) => \channel_2_dutycycle_o_reg[11]_i_6\(3 downto 0),
      \channel_2_dutycycle_o_reg[1]_i_3_0\(0) => \channel_2_dutycycle_o_reg[1]_i_3\(0),
      \channel_2_dutycycle_o_reg[1]_i_3_1\(2 downto 0) => \channel_2_dutycycle_o_reg[1]_i_3_0\(2 downto 0),
      channel_2_i => channel_2_i,
      \channel_3_dutycycle_counter_reg[10]_0\(2 downto 0) => \channel_3_dutycycle_counter_reg[10]\(2 downto 0),
      \channel_3_dutycycle_counter_reg[11]_0\(2 downto 1) => \channel_3_dutycycle_counter_reg[11]\(1 downto 0),
      \channel_3_dutycycle_counter_reg[11]_0\(0) => \channel_3_dutycycle_counter_reg[7]\(1),
      \channel_3_dutycycle_counter_reg[15]_0\(3 downto 2) => \channel_3_dutycycle_counter_reg[15]\(1 downto 0),
      \channel_3_dutycycle_counter_reg[15]_0\(1 downto 0) => \channel_3_dutycycle_counter_reg[11]\(3 downto 2),
      \channel_3_dutycycle_counter_reg[16]_0\(3 downto 2) => \channel_3_dutycycle_counter_reg[16]\(1 downto 0),
      \channel_3_dutycycle_counter_reg[16]_0\(1 downto 0) => \channel_3_dutycycle_counter_reg[15]\(3 downto 2),
      \channel_3_dutycycle_counter_reg[1]_0\(3 downto 0) => \channel_3_dutycycle_counter_reg[1]\(3 downto 0),
      \channel_3_dutycycle_counter_reg[3]_0\(2 downto 0) => \channel_3_dutycycle_counter_reg[3]\(2 downto 0),
      \channel_3_dutycycle_counter_reg[6]_0\(3 downto 0) => \channel_3_dutycycle_counter_reg[6]\(3 downto 0),
      \channel_3_dutycycle_counter_reg[7]_0\(0) => \channel_3_dutycycle_counter_reg[7]\(0),
      \channel_3_dutycycle_o_reg[0]_0\(0) => \channel_3_dutycycle_o_reg[0]\(0),
      \channel_3_dutycycle_o_reg[11]_0\(11 downto 0) => channel_3_dutycycle(11 downto 0),
      \channel_3_dutycycle_o_reg[11]_i_19_0\(3 downto 0) => \channel_3_dutycycle_o_reg[11]_i_19\(3 downto 0),
      \channel_3_dutycycle_o_reg[11]_i_38_0\(3 downto 0) => \channel_3_dutycycle_o_reg[11]_i_38\(3 downto 0),
      \channel_3_dutycycle_o_reg[11]_i_6_0\(3 downto 0) => \channel_3_dutycycle_o_reg[11]_i_6\(3 downto 0),
      \channel_3_dutycycle_o_reg[1]_i_3_0\(0) => \channel_3_dutycycle_o_reg[1]_i_3\(0),
      \channel_3_dutycycle_o_reg[1]_i_3_1\(2 downto 0) => \channel_3_dutycycle_o_reg[1]_i_3_0\(2 downto 0),
      channel_3_i => channel_3_i,
      \channel_4_dutycycle_counter_reg[10]_0\(2 downto 0) => \channel_4_dutycycle_counter_reg[10]\(2 downto 0),
      \channel_4_dutycycle_counter_reg[11]_0\(2 downto 1) => \channel_4_dutycycle_counter_reg[11]\(1 downto 0),
      \channel_4_dutycycle_counter_reg[11]_0\(0) => \channel_4_dutycycle_counter_reg[7]\(1),
      \channel_4_dutycycle_counter_reg[15]_0\(3 downto 2) => \channel_4_dutycycle_counter_reg[15]\(1 downto 0),
      \channel_4_dutycycle_counter_reg[15]_0\(1 downto 0) => \channel_4_dutycycle_counter_reg[11]\(3 downto 2),
      \channel_4_dutycycle_counter_reg[16]_0\(3 downto 2) => \channel_4_dutycycle_counter_reg[16]\(1 downto 0),
      \channel_4_dutycycle_counter_reg[16]_0\(1 downto 0) => \channel_4_dutycycle_counter_reg[15]\(3 downto 2),
      \channel_4_dutycycle_counter_reg[1]_0\(3 downto 0) => \channel_4_dutycycle_counter_reg[1]\(3 downto 0),
      \channel_4_dutycycle_counter_reg[3]_0\(2 downto 0) => \channel_4_dutycycle_counter_reg[3]\(2 downto 0),
      \channel_4_dutycycle_counter_reg[6]_0\(3 downto 0) => \channel_4_dutycycle_counter_reg[6]\(3 downto 0),
      \channel_4_dutycycle_counter_reg[7]_0\(0) => \channel_4_dutycycle_counter_reg[7]\(0),
      \channel_4_dutycycle_o_reg[0]_0\(0) => \channel_4_dutycycle_o_reg[0]\(0),
      \channel_4_dutycycle_o_reg[11]_0\(11 downto 0) => channel_4_dutycycle(11 downto 0),
      \channel_4_dutycycle_o_reg[11]_i_19_0\(3 downto 0) => \channel_4_dutycycle_o_reg[11]_i_19\(3 downto 0),
      \channel_4_dutycycle_o_reg[11]_i_38_0\(3 downto 0) => \channel_4_dutycycle_o_reg[11]_i_38\(3 downto 0),
      \channel_4_dutycycle_o_reg[11]_i_6_0\(3 downto 0) => \channel_4_dutycycle_o_reg[11]_i_6\(3 downto 0),
      \channel_4_dutycycle_o_reg[1]_i_3_0\(0) => \channel_4_dutycycle_o_reg[1]_i_3\(0),
      \channel_4_dutycycle_o_reg[1]_i_3_1\(2 downto 0) => \channel_4_dutycycle_o_reg[1]_i_3_0\(2 downto 0),
      channel_4_i => channel_4_i,
      \channel_5_dutycycle_counter_reg[10]_0\(2 downto 0) => \channel_5_dutycycle_counter_reg[10]\(2 downto 0),
      \channel_5_dutycycle_counter_reg[11]_0\(2 downto 1) => \channel_5_dutycycle_counter_reg[11]\(1 downto 0),
      \channel_5_dutycycle_counter_reg[11]_0\(0) => \channel_5_dutycycle_counter_reg[7]\(1),
      \channel_5_dutycycle_counter_reg[15]_0\(3 downto 2) => \channel_5_dutycycle_counter_reg[15]\(1 downto 0),
      \channel_5_dutycycle_counter_reg[15]_0\(1 downto 0) => \channel_5_dutycycle_counter_reg[11]\(3 downto 2),
      \channel_5_dutycycle_counter_reg[16]_0\(3 downto 2) => \channel_5_dutycycle_counter_reg[16]\(1 downto 0),
      \channel_5_dutycycle_counter_reg[16]_0\(1 downto 0) => \channel_5_dutycycle_counter_reg[15]\(3 downto 2),
      \channel_5_dutycycle_counter_reg[1]_0\(3 downto 0) => \channel_5_dutycycle_counter_reg[1]\(3 downto 0),
      \channel_5_dutycycle_counter_reg[3]_0\(2 downto 0) => \channel_5_dutycycle_counter_reg[3]\(2 downto 0),
      \channel_5_dutycycle_counter_reg[6]_0\(3 downto 0) => \channel_5_dutycycle_counter_reg[6]\(3 downto 0),
      \channel_5_dutycycle_counter_reg[7]_0\(0) => \channel_5_dutycycle_counter_reg[7]\(0),
      \channel_5_dutycycle_o_reg[0]_0\(0) => \channel_5_dutycycle_o_reg[0]\(0),
      \channel_5_dutycycle_o_reg[11]_0\(11 downto 0) => channel_5_dutycycle(11 downto 0),
      \channel_5_dutycycle_o_reg[11]_i_19_0\(3 downto 0) => \channel_5_dutycycle_o_reg[11]_i_19\(3 downto 0),
      \channel_5_dutycycle_o_reg[11]_i_38_0\(3 downto 0) => \channel_5_dutycycle_o_reg[11]_i_38\(3 downto 0),
      \channel_5_dutycycle_o_reg[11]_i_6_0\(3 downto 0) => \channel_5_dutycycle_o_reg[11]_i_6\(3 downto 0),
      \channel_5_dutycycle_o_reg[1]_i_3_0\(0) => \channel_5_dutycycle_o_reg[1]_i_3\(0),
      \channel_5_dutycycle_o_reg[1]_i_3_1\(2 downto 0) => \channel_5_dutycycle_o_reg[1]_i_3_0\(2 downto 0),
      channel_5_i => channel_5_i,
      \channel_6_dutycycle_counter_reg[10]_0\(2 downto 0) => \channel_6_dutycycle_counter_reg[10]\(2 downto 0),
      \channel_6_dutycycle_counter_reg[11]_0\(2 downto 1) => \channel_6_dutycycle_counter_reg[11]\(1 downto 0),
      \channel_6_dutycycle_counter_reg[11]_0\(0) => \channel_6_dutycycle_counter_reg[7]\(1),
      \channel_6_dutycycle_counter_reg[15]_0\(3 downto 2) => \channel_6_dutycycle_counter_reg[15]\(1 downto 0),
      \channel_6_dutycycle_counter_reg[15]_0\(1 downto 0) => \channel_6_dutycycle_counter_reg[11]\(3 downto 2),
      \channel_6_dutycycle_counter_reg[16]_0\(3 downto 2) => \channel_6_dutycycle_counter_reg[16]\(1 downto 0),
      \channel_6_dutycycle_counter_reg[16]_0\(1 downto 0) => \channel_6_dutycycle_counter_reg[15]\(3 downto 2),
      \channel_6_dutycycle_counter_reg[1]_0\(3 downto 0) => \channel_6_dutycycle_counter_reg[1]\(3 downto 0),
      \channel_6_dutycycle_counter_reg[3]_0\(2 downto 0) => \channel_6_dutycycle_counter_reg[3]\(2 downto 0),
      \channel_6_dutycycle_counter_reg[6]_0\(3 downto 0) => \channel_6_dutycycle_counter_reg[6]\(3 downto 0),
      \channel_6_dutycycle_counter_reg[7]_0\(0) => \channel_6_dutycycle_counter_reg[7]\(0),
      \channel_6_dutycycle_o_reg[0]_0\(0) => \channel_6_dutycycle_o_reg[0]\(0),
      \channel_6_dutycycle_o_reg[11]_0\(11 downto 0) => channel_6_dutycycle(11 downto 0),
      \channel_6_dutycycle_o_reg[11]_i_19_0\(3 downto 0) => \channel_6_dutycycle_o_reg[11]_i_19\(3 downto 0),
      \channel_6_dutycycle_o_reg[11]_i_38_0\(3 downto 0) => \channel_6_dutycycle_o_reg[11]_i_38\(3 downto 0),
      \channel_6_dutycycle_o_reg[11]_i_6_0\(3 downto 0) => \channel_6_dutycycle_o_reg[11]_i_6\(3 downto 0),
      \channel_6_dutycycle_o_reg[1]_i_3_0\(0) => \channel_6_dutycycle_o_reg[1]_i_3\(0),
      \channel_6_dutycycle_o_reg[1]_i_3_1\(2 downto 0) => \channel_6_dutycycle_o_reg[1]_i_3_0\(2 downto 0),
      channel_6_i => channel_6_i,
      \channel_7_dutycycle_counter_reg[10]_0\(2 downto 0) => \channel_7_dutycycle_counter_reg[10]\(2 downto 0),
      \channel_7_dutycycle_counter_reg[11]_0\(2 downto 1) => \channel_7_dutycycle_counter_reg[11]\(1 downto 0),
      \channel_7_dutycycle_counter_reg[11]_0\(0) => \channel_7_dutycycle_counter_reg[7]\(1),
      \channel_7_dutycycle_counter_reg[15]_0\(3 downto 2) => \channel_7_dutycycle_counter_reg[15]\(1 downto 0),
      \channel_7_dutycycle_counter_reg[15]_0\(1 downto 0) => \channel_7_dutycycle_counter_reg[11]\(3 downto 2),
      \channel_7_dutycycle_counter_reg[16]_0\(3 downto 2) => \channel_7_dutycycle_counter_reg[16]\(1 downto 0),
      \channel_7_dutycycle_counter_reg[16]_0\(1 downto 0) => \channel_7_dutycycle_counter_reg[15]\(3 downto 2),
      \channel_7_dutycycle_counter_reg[1]_0\(3 downto 0) => \channel_7_dutycycle_counter_reg[1]\(3 downto 0),
      \channel_7_dutycycle_counter_reg[3]_0\(2 downto 0) => \channel_7_dutycycle_counter_reg[3]\(2 downto 0),
      \channel_7_dutycycle_counter_reg[6]_0\(3 downto 0) => \channel_7_dutycycle_counter_reg[6]\(3 downto 0),
      \channel_7_dutycycle_counter_reg[7]_0\(0) => \channel_7_dutycycle_counter_reg[7]\(0),
      \channel_7_dutycycle_o_reg[0]_0\(0) => \channel_7_dutycycle_o_reg[0]\(0),
      \channel_7_dutycycle_o_reg[11]_0\(11 downto 0) => channel_7_dutycycle(11 downto 0),
      \channel_7_dutycycle_o_reg[11]_i_19_0\(3 downto 0) => \channel_7_dutycycle_o_reg[11]_i_19\(3 downto 0),
      \channel_7_dutycycle_o_reg[11]_i_38_0\(3 downto 0) => \channel_7_dutycycle_o_reg[11]_i_38\(3 downto 0),
      \channel_7_dutycycle_o_reg[11]_i_6_0\(3 downto 0) => \channel_7_dutycycle_o_reg[11]_i_6\(3 downto 0),
      \channel_7_dutycycle_o_reg[1]_i_3_0\(0) => \channel_7_dutycycle_o_reg[1]_i_3\(0),
      \channel_7_dutycycle_o_reg[1]_i_3_1\(2 downto 0) => \channel_7_dutycycle_o_reg[1]_i_3_0\(2 downto 0),
      channel_7_i => channel_7_i,
      \channel_8_dutycycle_counter_reg[10]_0\(2 downto 0) => \channel_8_dutycycle_counter_reg[10]\(2 downto 0),
      \channel_8_dutycycle_counter_reg[11]_0\(2 downto 1) => \channel_8_dutycycle_counter_reg[11]\(1 downto 0),
      \channel_8_dutycycle_counter_reg[11]_0\(0) => \channel_8_dutycycle_counter_reg[7]\(1),
      \channel_8_dutycycle_counter_reg[15]_0\(3 downto 2) => \channel_8_dutycycle_counter_reg[15]\(1 downto 0),
      \channel_8_dutycycle_counter_reg[15]_0\(1 downto 0) => \channel_8_dutycycle_counter_reg[11]\(3 downto 2),
      \channel_8_dutycycle_counter_reg[16]_0\(3 downto 2) => \channel_8_dutycycle_counter_reg[16]\(1 downto 0),
      \channel_8_dutycycle_counter_reg[16]_0\(1 downto 0) => \channel_8_dutycycle_counter_reg[15]\(3 downto 2),
      \channel_8_dutycycle_counter_reg[1]_0\(3 downto 0) => \channel_8_dutycycle_counter_reg[1]\(3 downto 0),
      \channel_8_dutycycle_counter_reg[3]_0\(2 downto 0) => \channel_8_dutycycle_counter_reg[3]\(2 downto 0),
      \channel_8_dutycycle_counter_reg[6]_0\(3 downto 0) => \channel_8_dutycycle_counter_reg[6]\(3 downto 0),
      \channel_8_dutycycle_counter_reg[7]_0\(0) => \channel_8_dutycycle_counter_reg[7]\(0),
      \channel_8_dutycycle_o_reg[0]_0\(0) => \channel_8_dutycycle_o_reg[0]\(0),
      \channel_8_dutycycle_o_reg[11]_0\(11 downto 0) => channel_8_dutycycle(11 downto 0),
      \channel_8_dutycycle_o_reg[11]_i_19_0\(3 downto 0) => \channel_8_dutycycle_o_reg[11]_i_19\(3 downto 0),
      \channel_8_dutycycle_o_reg[11]_i_38_0\(3 downto 0) => \channel_8_dutycycle_o_reg[11]_i_38\(3 downto 0),
      \channel_8_dutycycle_o_reg[11]_i_6_0\(3 downto 0) => \channel_8_dutycycle_o_reg[11]_i_6\(3 downto 0),
      \channel_8_dutycycle_o_reg[1]_i_3_0\(0) => \channel_8_dutycycle_o_reg[1]_i_3\(0),
      \channel_8_dutycycle_o_reg[1]_i_3_1\(2 downto 0) => \channel_8_dutycycle_o_reg[1]_i_3_0\(2 downto 0),
      channel_8_i => channel_8_i,
      clock => clock
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ControllerBD_PWM_Reader_8CH_0_0 is
  port (
    clock : in STD_LOGIC;
    channel_1_i : in STD_LOGIC;
    channel_2_i : in STD_LOGIC;
    channel_3_i : in STD_LOGIC;
    channel_4_i : in STD_LOGIC;
    channel_5_i : in STD_LOGIC;
    channel_6_i : in STD_LOGIC;
    channel_7_i : in STD_LOGIC;
    channel_8_i : in STD_LOGIC;
    pwm_reader_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pwm_reader_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pwm_reader_axi_awvalid : in STD_LOGIC;
    pwm_reader_axi_awready : out STD_LOGIC;
    pwm_reader_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    pwm_reader_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pwm_reader_axi_wvalid : in STD_LOGIC;
    pwm_reader_axi_wready : out STD_LOGIC;
    pwm_reader_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pwm_reader_axi_bvalid : out STD_LOGIC;
    pwm_reader_axi_bready : in STD_LOGIC;
    pwm_reader_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pwm_reader_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pwm_reader_axi_arvalid : in STD_LOGIC;
    pwm_reader_axi_arready : out STD_LOGIC;
    pwm_reader_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    pwm_reader_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pwm_reader_axi_rvalid : out STD_LOGIC;
    pwm_reader_axi_rready : in STD_LOGIC;
    pwm_reader_axi_aclk : in STD_LOGIC;
    pwm_reader_axi_aresetn : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of ControllerBD_PWM_Reader_8CH_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of ControllerBD_PWM_Reader_8CH_0_0 : entity is "ControllerBD_PWM_Reader_8CH_0_0,PWM_Reader_8CH_v2_0,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of ControllerBD_PWM_Reader_8CH_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of ControllerBD_PWM_Reader_8CH_0_0 : entity is "PWM_Reader_8CH_v2_0,Vivado 2019.1.3";
end ControllerBD_PWM_Reader_8CH_0_0;

architecture STRUCTURE of ControllerBD_PWM_Reader_8CH_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal U0_n_0 : STD_LOGIC;
  signal U0_n_1 : STD_LOGIC;
  signal U0_n_10 : STD_LOGIC;
  signal U0_n_100 : STD_LOGIC;
  signal U0_n_101 : STD_LOGIC;
  signal U0_n_102 : STD_LOGIC;
  signal U0_n_103 : STD_LOGIC;
  signal U0_n_104 : STD_LOGIC;
  signal U0_n_105 : STD_LOGIC;
  signal U0_n_106 : STD_LOGIC;
  signal U0_n_107 : STD_LOGIC;
  signal U0_n_108 : STD_LOGIC;
  signal U0_n_109 : STD_LOGIC;
  signal U0_n_11 : STD_LOGIC;
  signal U0_n_110 : STD_LOGIC;
  signal U0_n_111 : STD_LOGIC;
  signal U0_n_112 : STD_LOGIC;
  signal U0_n_113 : STD_LOGIC;
  signal U0_n_114 : STD_LOGIC;
  signal U0_n_115 : STD_LOGIC;
  signal U0_n_116 : STD_LOGIC;
  signal U0_n_117 : STD_LOGIC;
  signal U0_n_118 : STD_LOGIC;
  signal U0_n_119 : STD_LOGIC;
  signal U0_n_12 : STD_LOGIC;
  signal U0_n_120 : STD_LOGIC;
  signal U0_n_121 : STD_LOGIC;
  signal U0_n_122 : STD_LOGIC;
  signal U0_n_123 : STD_LOGIC;
  signal U0_n_124 : STD_LOGIC;
  signal U0_n_125 : STD_LOGIC;
  signal U0_n_126 : STD_LOGIC;
  signal U0_n_127 : STD_LOGIC;
  signal U0_n_128 : STD_LOGIC;
  signal U0_n_129 : STD_LOGIC;
  signal U0_n_13 : STD_LOGIC;
  signal U0_n_130 : STD_LOGIC;
  signal U0_n_131 : STD_LOGIC;
  signal U0_n_132 : STD_LOGIC;
  signal U0_n_133 : STD_LOGIC;
  signal U0_n_134 : STD_LOGIC;
  signal U0_n_135 : STD_LOGIC;
  signal U0_n_136 : STD_LOGIC;
  signal U0_n_137 : STD_LOGIC;
  signal U0_n_138 : STD_LOGIC;
  signal U0_n_139 : STD_LOGIC;
  signal U0_n_14 : STD_LOGIC;
  signal U0_n_140 : STD_LOGIC;
  signal U0_n_141 : STD_LOGIC;
  signal U0_n_142 : STD_LOGIC;
  signal U0_n_143 : STD_LOGIC;
  signal U0_n_144 : STD_LOGIC;
  signal U0_n_145 : STD_LOGIC;
  signal U0_n_146 : STD_LOGIC;
  signal U0_n_147 : STD_LOGIC;
  signal U0_n_148 : STD_LOGIC;
  signal U0_n_149 : STD_LOGIC;
  signal U0_n_15 : STD_LOGIC;
  signal U0_n_150 : STD_LOGIC;
  signal U0_n_151 : STD_LOGIC;
  signal U0_n_152 : STD_LOGIC;
  signal U0_n_153 : STD_LOGIC;
  signal U0_n_154 : STD_LOGIC;
  signal U0_n_155 : STD_LOGIC;
  signal U0_n_156 : STD_LOGIC;
  signal U0_n_157 : STD_LOGIC;
  signal U0_n_158 : STD_LOGIC;
  signal U0_n_159 : STD_LOGIC;
  signal U0_n_16 : STD_LOGIC;
  signal U0_n_160 : STD_LOGIC;
  signal U0_n_161 : STD_LOGIC;
  signal U0_n_162 : STD_LOGIC;
  signal U0_n_163 : STD_LOGIC;
  signal U0_n_164 : STD_LOGIC;
  signal U0_n_165 : STD_LOGIC;
  signal U0_n_166 : STD_LOGIC;
  signal U0_n_167 : STD_LOGIC;
  signal U0_n_168 : STD_LOGIC;
  signal U0_n_169 : STD_LOGIC;
  signal U0_n_17 : STD_LOGIC;
  signal U0_n_170 : STD_LOGIC;
  signal U0_n_171 : STD_LOGIC;
  signal U0_n_172 : STD_LOGIC;
  signal U0_n_173 : STD_LOGIC;
  signal U0_n_174 : STD_LOGIC;
  signal U0_n_175 : STD_LOGIC;
  signal U0_n_176 : STD_LOGIC;
  signal U0_n_177 : STD_LOGIC;
  signal U0_n_178 : STD_LOGIC;
  signal U0_n_179 : STD_LOGIC;
  signal U0_n_18 : STD_LOGIC;
  signal U0_n_180 : STD_LOGIC;
  signal U0_n_181 : STD_LOGIC;
  signal U0_n_182 : STD_LOGIC;
  signal U0_n_183 : STD_LOGIC;
  signal U0_n_184 : STD_LOGIC;
  signal U0_n_185 : STD_LOGIC;
  signal U0_n_186 : STD_LOGIC;
  signal U0_n_187 : STD_LOGIC;
  signal U0_n_188 : STD_LOGIC;
  signal U0_n_189 : STD_LOGIC;
  signal U0_n_19 : STD_LOGIC;
  signal U0_n_190 : STD_LOGIC;
  signal U0_n_191 : STD_LOGIC;
  signal U0_n_192 : STD_LOGIC;
  signal U0_n_193 : STD_LOGIC;
  signal U0_n_194 : STD_LOGIC;
  signal U0_n_195 : STD_LOGIC;
  signal U0_n_196 : STD_LOGIC;
  signal U0_n_197 : STD_LOGIC;
  signal U0_n_198 : STD_LOGIC;
  signal U0_n_199 : STD_LOGIC;
  signal U0_n_2 : STD_LOGIC;
  signal U0_n_20 : STD_LOGIC;
  signal U0_n_200 : STD_LOGIC;
  signal U0_n_201 : STD_LOGIC;
  signal U0_n_202 : STD_LOGIC;
  signal U0_n_203 : STD_LOGIC;
  signal U0_n_204 : STD_LOGIC;
  signal U0_n_205 : STD_LOGIC;
  signal U0_n_206 : STD_LOGIC;
  signal U0_n_207 : STD_LOGIC;
  signal U0_n_21 : STD_LOGIC;
  signal U0_n_22 : STD_LOGIC;
  signal U0_n_23 : STD_LOGIC;
  signal U0_n_24 : STD_LOGIC;
  signal U0_n_25 : STD_LOGIC;
  signal U0_n_26 : STD_LOGIC;
  signal U0_n_27 : STD_LOGIC;
  signal U0_n_28 : STD_LOGIC;
  signal U0_n_29 : STD_LOGIC;
  signal U0_n_3 : STD_LOGIC;
  signal U0_n_30 : STD_LOGIC;
  signal U0_n_31 : STD_LOGIC;
  signal U0_n_32 : STD_LOGIC;
  signal U0_n_33 : STD_LOGIC;
  signal U0_n_34 : STD_LOGIC;
  signal U0_n_35 : STD_LOGIC;
  signal U0_n_36 : STD_LOGIC;
  signal U0_n_37 : STD_LOGIC;
  signal U0_n_38 : STD_LOGIC;
  signal U0_n_39 : STD_LOGIC;
  signal U0_n_4 : STD_LOGIC;
  signal U0_n_40 : STD_LOGIC;
  signal U0_n_41 : STD_LOGIC;
  signal U0_n_42 : STD_LOGIC;
  signal U0_n_43 : STD_LOGIC;
  signal U0_n_44 : STD_LOGIC;
  signal U0_n_45 : STD_LOGIC;
  signal U0_n_46 : STD_LOGIC;
  signal U0_n_47 : STD_LOGIC;
  signal U0_n_48 : STD_LOGIC;
  signal U0_n_49 : STD_LOGIC;
  signal U0_n_5 : STD_LOGIC;
  signal U0_n_50 : STD_LOGIC;
  signal U0_n_51 : STD_LOGIC;
  signal U0_n_52 : STD_LOGIC;
  signal U0_n_53 : STD_LOGIC;
  signal U0_n_54 : STD_LOGIC;
  signal U0_n_55 : STD_LOGIC;
  signal U0_n_56 : STD_LOGIC;
  signal U0_n_57 : STD_LOGIC;
  signal U0_n_58 : STD_LOGIC;
  signal U0_n_59 : STD_LOGIC;
  signal U0_n_6 : STD_LOGIC;
  signal U0_n_60 : STD_LOGIC;
  signal U0_n_61 : STD_LOGIC;
  signal U0_n_62 : STD_LOGIC;
  signal U0_n_63 : STD_LOGIC;
  signal U0_n_64 : STD_LOGIC;
  signal U0_n_65 : STD_LOGIC;
  signal U0_n_66 : STD_LOGIC;
  signal U0_n_67 : STD_LOGIC;
  signal U0_n_68 : STD_LOGIC;
  signal U0_n_69 : STD_LOGIC;
  signal U0_n_7 : STD_LOGIC;
  signal U0_n_70 : STD_LOGIC;
  signal U0_n_71 : STD_LOGIC;
  signal U0_n_72 : STD_LOGIC;
  signal U0_n_73 : STD_LOGIC;
  signal U0_n_74 : STD_LOGIC;
  signal U0_n_75 : STD_LOGIC;
  signal U0_n_76 : STD_LOGIC;
  signal U0_n_77 : STD_LOGIC;
  signal U0_n_78 : STD_LOGIC;
  signal U0_n_79 : STD_LOGIC;
  signal U0_n_8 : STD_LOGIC;
  signal U0_n_80 : STD_LOGIC;
  signal U0_n_81 : STD_LOGIC;
  signal U0_n_82 : STD_LOGIC;
  signal U0_n_83 : STD_LOGIC;
  signal U0_n_84 : STD_LOGIC;
  signal U0_n_85 : STD_LOGIC;
  signal U0_n_86 : STD_LOGIC;
  signal U0_n_87 : STD_LOGIC;
  signal U0_n_88 : STD_LOGIC;
  signal U0_n_89 : STD_LOGIC;
  signal U0_n_9 : STD_LOGIC;
  signal U0_n_90 : STD_LOGIC;
  signal U0_n_91 : STD_LOGIC;
  signal U0_n_92 : STD_LOGIC;
  signal U0_n_93 : STD_LOGIC;
  signal U0_n_94 : STD_LOGIC;
  signal U0_n_95 : STD_LOGIC;
  signal U0_n_96 : STD_LOGIC;
  signal U0_n_97 : STD_LOGIC;
  signal U0_n_98 : STD_LOGIC;
  signal U0_n_99 : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_102_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_103_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_104_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_105_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_106_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_107_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_108_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_29_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_48_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_49_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_50_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_51_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_52_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_53_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_54_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_55_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_79_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_80_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_81_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_82_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_83_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_84_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_85_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[11]_i_86_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_27_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_28_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_29_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_48_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_49_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_50_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o[1]_i_51_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_28_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_28_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_28_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_28_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_28_n_4\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_28_n_5\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_28_n_6\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_28_n_7\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_47_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_47_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_47_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_47_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_47_n_4\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_47_n_5\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_47_n_6\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_47_n_7\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_78_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_78_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_78_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_78_n_3\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_78_n_4\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_78_n_5\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_78_n_6\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_78_n_7\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[11]_i_7_n_7\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_23_n_0\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_23_n_1\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_23_n_2\ : STD_LOGIC;
  signal \channel_1_dutycycle_o_reg[1]_i_23_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_102_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_103_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_104_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_105_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_106_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_107_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_108_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_29_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_48_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_49_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_50_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_51_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_52_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_53_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_54_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_55_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_79_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_80_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_81_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_82_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_83_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_84_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_85_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[11]_i_86_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_27_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_28_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_29_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_48_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_49_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_50_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o[1]_i_51_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_28_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_28_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_28_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_28_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_28_n_4\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_28_n_5\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_28_n_6\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_28_n_7\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_47_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_47_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_47_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_47_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_47_n_4\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_47_n_5\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_47_n_6\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_47_n_7\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_78_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_78_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_78_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_78_n_3\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_78_n_4\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_78_n_5\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_78_n_6\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_78_n_7\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[11]_i_7_n_7\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_23_n_0\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_23_n_1\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_23_n_2\ : STD_LOGIC;
  signal \channel_2_dutycycle_o_reg[1]_i_23_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_102_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_103_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_104_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_105_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_106_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_107_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_108_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_29_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_48_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_49_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_50_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_51_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_52_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_53_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_54_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_55_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_79_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_80_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_81_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_82_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_83_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_84_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_85_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[11]_i_86_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_27_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_28_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_29_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_48_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_49_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_50_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o[1]_i_51_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_28_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_28_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_28_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_28_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_28_n_4\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_28_n_5\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_28_n_6\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_28_n_7\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_47_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_47_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_47_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_47_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_47_n_4\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_47_n_5\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_47_n_6\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_47_n_7\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_78_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_78_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_78_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_78_n_3\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_78_n_4\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_78_n_5\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_78_n_6\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_78_n_7\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[11]_i_7_n_7\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_23_n_0\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_23_n_1\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_23_n_2\ : STD_LOGIC;
  signal \channel_3_dutycycle_o_reg[1]_i_23_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_102_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_103_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_104_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_105_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_106_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_107_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_108_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_29_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_48_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_49_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_50_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_51_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_52_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_53_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_54_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_55_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_79_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_80_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_81_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_82_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_83_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_84_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_85_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[11]_i_86_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_27_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_28_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_29_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_48_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_49_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_50_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o[1]_i_51_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_28_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_28_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_28_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_28_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_28_n_4\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_28_n_5\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_28_n_6\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_28_n_7\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_47_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_47_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_47_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_47_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_47_n_4\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_47_n_5\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_47_n_6\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_47_n_7\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_78_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_78_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_78_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_78_n_3\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_78_n_4\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_78_n_5\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_78_n_6\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_78_n_7\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[11]_i_7_n_7\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_23_n_0\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_23_n_1\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_23_n_2\ : STD_LOGIC;
  signal \channel_4_dutycycle_o_reg[1]_i_23_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_102_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_103_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_104_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_105_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_106_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_107_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_108_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_29_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_48_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_49_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_50_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_51_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_52_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_53_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_54_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_55_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_79_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_80_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_81_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_82_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_83_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_84_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_85_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[11]_i_86_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_27_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_28_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_29_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_48_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_49_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_50_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o[1]_i_51_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_28_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_28_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_28_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_28_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_28_n_4\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_28_n_5\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_28_n_6\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_28_n_7\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_47_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_47_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_47_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_47_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_47_n_4\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_47_n_5\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_47_n_6\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_47_n_7\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_78_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_78_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_78_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_78_n_3\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_78_n_4\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_78_n_5\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_78_n_6\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_78_n_7\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[11]_i_7_n_7\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_23_n_0\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_23_n_1\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_23_n_2\ : STD_LOGIC;
  signal \channel_5_dutycycle_o_reg[1]_i_23_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_102_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_103_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_104_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_105_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_106_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_107_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_108_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_29_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_48_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_49_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_50_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_51_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_52_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_53_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_54_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_55_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_79_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_80_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_81_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_82_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_83_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_84_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_85_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[11]_i_86_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_27_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_28_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_29_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_48_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_49_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_50_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o[1]_i_51_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_28_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_28_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_28_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_28_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_28_n_4\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_28_n_5\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_28_n_6\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_28_n_7\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_47_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_47_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_47_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_47_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_47_n_4\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_47_n_5\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_47_n_6\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_47_n_7\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_78_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_78_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_78_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_78_n_3\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_78_n_4\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_78_n_5\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_78_n_6\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_78_n_7\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[11]_i_7_n_7\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_23_n_0\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_23_n_1\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_23_n_2\ : STD_LOGIC;
  signal \channel_6_dutycycle_o_reg[1]_i_23_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_102_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_103_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_104_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_105_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_106_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_107_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_108_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_29_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_48_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_49_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_50_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_51_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_52_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_53_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_54_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_55_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_79_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_80_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_81_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_82_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_83_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_84_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_85_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[11]_i_86_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_27_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_28_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_29_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_48_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_49_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_50_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o[1]_i_51_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_28_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_28_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_28_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_28_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_28_n_4\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_28_n_5\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_28_n_6\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_28_n_7\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_47_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_47_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_47_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_47_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_47_n_4\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_47_n_5\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_47_n_6\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_47_n_7\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_78_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_78_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_78_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_78_n_3\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_78_n_4\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_78_n_5\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_78_n_6\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_78_n_7\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[11]_i_7_n_7\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_23_n_0\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_23_n_1\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_23_n_2\ : STD_LOGIC;
  signal \channel_7_dutycycle_o_reg[1]_i_23_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_102_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_103_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_104_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_105_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_106_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_107_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_108_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_29_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_48_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_49_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_50_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_51_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_52_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_53_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_54_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_55_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_79_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_80_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_81_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_82_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_83_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_84_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_85_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[11]_i_86_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_27_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_28_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_29_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_48_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_49_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_50_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o[1]_i_51_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_28_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_28_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_28_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_28_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_28_n_4\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_28_n_5\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_28_n_6\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_28_n_7\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_47_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_47_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_47_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_47_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_47_n_4\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_47_n_5\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_47_n_6\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_47_n_7\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_78_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_78_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_78_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_78_n_3\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_78_n_4\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_78_n_5\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_78_n_6\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_78_n_7\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[11]_i_7_n_7\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_23_n_0\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_23_n_1\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_23_n_2\ : STD_LOGIC;
  signal \channel_8_dutycycle_o_reg[1]_i_23_n_3\ : STD_LOGIC;
  signal \^pwm_reader_axi_rdata\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \NLW_channel_1_dutycycle_o_reg[11]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_1_dutycycle_o_reg[11]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_1_dutycycle_o_reg[1]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_2_dutycycle_o_reg[11]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_2_dutycycle_o_reg[11]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_2_dutycycle_o_reg[1]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_3_dutycycle_o_reg[11]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_3_dutycycle_o_reg[11]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_3_dutycycle_o_reg[1]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_4_dutycycle_o_reg[11]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_4_dutycycle_o_reg[11]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_4_dutycycle_o_reg[1]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_5_dutycycle_o_reg[11]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_5_dutycycle_o_reg[11]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_5_dutycycle_o_reg[1]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_6_dutycycle_o_reg[11]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_6_dutycycle_o_reg[11]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_6_dutycycle_o_reg[1]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_7_dutycycle_o_reg[11]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_7_dutycycle_o_reg[11]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_7_dutycycle_o_reg[1]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_8_dutycycle_o_reg[11]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_channel_8_dutycycle_o_reg[11]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_channel_8_dutycycle_o_reg[1]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute x_interface_info : string;
  attribute x_interface_info of clock : signal is "xilinx.com:signal:clock:1.0 clock CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clock : signal is "XIL_INTERFACENAME clock, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0";
  attribute x_interface_info of pwm_reader_axi_aclk : signal is "xilinx.com:signal:clock:1.0 PWM_Reader_AXI_CLK CLK";
  attribute x_interface_parameter of pwm_reader_axi_aclk : signal is "XIL_INTERFACENAME PWM_Reader_AXI_CLK, ASSOCIATED_BUSIF PWM_Reader_AXI, ASSOCIATED_RESET pwm_reader_axi_aresetn, FREQ_HZ 50000000, PHASE 0.000, CLK_DOMAIN ControllerBD_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute x_interface_info of pwm_reader_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 PWM_Reader_AXI_RST RST";
  attribute x_interface_parameter of pwm_reader_axi_aresetn : signal is "XIL_INTERFACENAME PWM_Reader_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of pwm_reader_axi_arready : signal is "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI ARREADY";
  attribute x_interface_info of pwm_reader_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI ARVALID";
  attribute x_interface_info of pwm_reader_axi_awready : signal is "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI AWREADY";
  attribute x_interface_info of pwm_reader_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI AWVALID";
  attribute x_interface_info of pwm_reader_axi_bready : signal is "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI BREADY";
  attribute x_interface_info of pwm_reader_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI BVALID";
  attribute x_interface_info of pwm_reader_axi_rready : signal is "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI RREADY";
  attribute x_interface_info of pwm_reader_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI RVALID";
  attribute x_interface_info of pwm_reader_axi_wready : signal is "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI WREADY";
  attribute x_interface_info of pwm_reader_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI WVALID";
  attribute x_interface_info of pwm_reader_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI ARADDR";
  attribute x_interface_info of pwm_reader_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI ARPROT";
  attribute x_interface_info of pwm_reader_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI AWADDR";
  attribute x_interface_parameter of pwm_reader_axi_awaddr : signal is "XIL_INTERFACENAME PWM_Reader_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 4, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN ControllerBD_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of pwm_reader_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI AWPROT";
  attribute x_interface_info of pwm_reader_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI BRESP";
  attribute x_interface_info of pwm_reader_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI RDATA";
  attribute x_interface_info of pwm_reader_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI RRESP";
  attribute x_interface_info of pwm_reader_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI WDATA";
  attribute x_interface_info of pwm_reader_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 PWM_Reader_AXI WSTRB";
begin
  pwm_reader_axi_bresp(1) <= \<const0>\;
  pwm_reader_axi_bresp(0) <= \<const0>\;
  pwm_reader_axi_rdata(31) <= \<const0>\;
  pwm_reader_axi_rdata(30) <= \<const0>\;
  pwm_reader_axi_rdata(29) <= \<const0>\;
  pwm_reader_axi_rdata(28) <= \<const0>\;
  pwm_reader_axi_rdata(27 downto 16) <= \^pwm_reader_axi_rdata\(27 downto 16);
  pwm_reader_axi_rdata(15) <= \<const0>\;
  pwm_reader_axi_rdata(14) <= \<const0>\;
  pwm_reader_axi_rdata(13) <= \<const0>\;
  pwm_reader_axi_rdata(12) <= \<const0>\;
  pwm_reader_axi_rdata(11 downto 0) <= \^pwm_reader_axi_rdata\(11 downto 0);
  pwm_reader_axi_rresp(1) <= \<const0>\;
  pwm_reader_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.ControllerBD_PWM_Reader_8CH_0_0_PWM_Reader_8CH_v2_0
     port map (
      CO(0) => \channel_1_dutycycle_o_reg[1]_i_23_n_0\,
      DI(3) => U0_n_0,
      DI(2) => U0_n_1,
      DI(1) => U0_n_2,
      DI(0) => U0_n_3,
      O(3) => U0_n_7,
      O(2) => U0_n_8,
      O(1) => U0_n_9,
      O(0) => U0_n_10,
      S(2) => \channel_1_dutycycle_o[1]_i_27_n_0\,
      S(1) => \channel_1_dutycycle_o[1]_i_28_n_0\,
      S(0) => \channel_1_dutycycle_o[1]_i_29_n_0\,
      S_AXI_ARREADY => pwm_reader_axi_arready,
      S_AXI_AWREADY => pwm_reader_axi_awready,
      \channel_1_dutycycle_counter_reg[10]\(2) => U0_n_4,
      \channel_1_dutycycle_counter_reg[10]\(1) => U0_n_5,
      \channel_1_dutycycle_counter_reg[10]\(0) => U0_n_6,
      \channel_1_dutycycle_counter_reg[11]\(3) => U0_n_16,
      \channel_1_dutycycle_counter_reg[11]\(2) => U0_n_17,
      \channel_1_dutycycle_counter_reg[11]\(1) => U0_n_18,
      \channel_1_dutycycle_counter_reg[11]\(0) => U0_n_19,
      \channel_1_dutycycle_counter_reg[15]\(3) => U0_n_20,
      \channel_1_dutycycle_counter_reg[15]\(2) => U0_n_21,
      \channel_1_dutycycle_counter_reg[15]\(1) => U0_n_22,
      \channel_1_dutycycle_counter_reg[15]\(0) => U0_n_23,
      \channel_1_dutycycle_counter_reg[16]\(1) => U0_n_24,
      \channel_1_dutycycle_counter_reg[16]\(0) => U0_n_25,
      \channel_1_dutycycle_counter_reg[3]\(2) => U0_n_11,
      \channel_1_dutycycle_counter_reg[3]\(1) => U0_n_12,
      \channel_1_dutycycle_counter_reg[3]\(0) => U0_n_13,
      \channel_1_dutycycle_counter_reg[7]\(1) => U0_n_14,
      \channel_1_dutycycle_counter_reg[7]\(0) => U0_n_15,
      \channel_1_dutycycle_o_reg[0]\(0) => \channel_1_dutycycle_o_reg[11]_i_7_n_7\,
      \channel_1_dutycycle_o_reg[11]_i_19\(3) => \channel_1_dutycycle_o_reg[11]_i_47_n_4\,
      \channel_1_dutycycle_o_reg[11]_i_19\(2) => \channel_1_dutycycle_o_reg[11]_i_47_n_5\,
      \channel_1_dutycycle_o_reg[11]_i_19\(1) => \channel_1_dutycycle_o_reg[11]_i_47_n_6\,
      \channel_1_dutycycle_o_reg[11]_i_19\(0) => \channel_1_dutycycle_o_reg[11]_i_47_n_7\,
      \channel_1_dutycycle_o_reg[11]_i_38\(3) => \channel_1_dutycycle_o_reg[11]_i_78_n_4\,
      \channel_1_dutycycle_o_reg[11]_i_38\(2) => \channel_1_dutycycle_o_reg[11]_i_78_n_5\,
      \channel_1_dutycycle_o_reg[11]_i_38\(1) => \channel_1_dutycycle_o_reg[11]_i_78_n_6\,
      \channel_1_dutycycle_o_reg[11]_i_38\(0) => \channel_1_dutycycle_o_reg[11]_i_78_n_7\,
      \channel_1_dutycycle_o_reg[11]_i_6\(3) => \channel_1_dutycycle_o_reg[11]_i_28_n_4\,
      \channel_1_dutycycle_o_reg[11]_i_6\(2) => \channel_1_dutycycle_o_reg[11]_i_28_n_5\,
      \channel_1_dutycycle_o_reg[11]_i_6\(1) => \channel_1_dutycycle_o_reg[11]_i_28_n_6\,
      \channel_1_dutycycle_o_reg[11]_i_6\(0) => \channel_1_dutycycle_o_reg[11]_i_28_n_7\,
      channel_1_i => channel_1_i,
      \channel_2_dutycycle_counter_reg[10]\(2) => U0_n_30,
      \channel_2_dutycycle_counter_reg[10]\(1) => U0_n_31,
      \channel_2_dutycycle_counter_reg[10]\(0) => U0_n_32,
      \channel_2_dutycycle_counter_reg[11]\(3) => U0_n_42,
      \channel_2_dutycycle_counter_reg[11]\(2) => U0_n_43,
      \channel_2_dutycycle_counter_reg[11]\(1) => U0_n_44,
      \channel_2_dutycycle_counter_reg[11]\(0) => U0_n_45,
      \channel_2_dutycycle_counter_reg[15]\(3) => U0_n_46,
      \channel_2_dutycycle_counter_reg[15]\(2) => U0_n_47,
      \channel_2_dutycycle_counter_reg[15]\(1) => U0_n_48,
      \channel_2_dutycycle_counter_reg[15]\(0) => U0_n_49,
      \channel_2_dutycycle_counter_reg[16]\(1) => U0_n_50,
      \channel_2_dutycycle_counter_reg[16]\(0) => U0_n_51,
      \channel_2_dutycycle_counter_reg[1]\(3) => U0_n_33,
      \channel_2_dutycycle_counter_reg[1]\(2) => U0_n_34,
      \channel_2_dutycycle_counter_reg[1]\(1) => U0_n_35,
      \channel_2_dutycycle_counter_reg[1]\(0) => U0_n_36,
      \channel_2_dutycycle_counter_reg[3]\(2) => U0_n_37,
      \channel_2_dutycycle_counter_reg[3]\(1) => U0_n_38,
      \channel_2_dutycycle_counter_reg[3]\(0) => U0_n_39,
      \channel_2_dutycycle_counter_reg[6]\(3) => U0_n_26,
      \channel_2_dutycycle_counter_reg[6]\(2) => U0_n_27,
      \channel_2_dutycycle_counter_reg[6]\(1) => U0_n_28,
      \channel_2_dutycycle_counter_reg[6]\(0) => U0_n_29,
      \channel_2_dutycycle_counter_reg[7]\(1) => U0_n_40,
      \channel_2_dutycycle_counter_reg[7]\(0) => U0_n_41,
      \channel_2_dutycycle_o_reg[0]\(0) => \channel_2_dutycycle_o_reg[11]_i_7_n_7\,
      \channel_2_dutycycle_o_reg[11]_i_19\(3) => \channel_2_dutycycle_o_reg[11]_i_47_n_4\,
      \channel_2_dutycycle_o_reg[11]_i_19\(2) => \channel_2_dutycycle_o_reg[11]_i_47_n_5\,
      \channel_2_dutycycle_o_reg[11]_i_19\(1) => \channel_2_dutycycle_o_reg[11]_i_47_n_6\,
      \channel_2_dutycycle_o_reg[11]_i_19\(0) => \channel_2_dutycycle_o_reg[11]_i_47_n_7\,
      \channel_2_dutycycle_o_reg[11]_i_38\(3) => \channel_2_dutycycle_o_reg[11]_i_78_n_4\,
      \channel_2_dutycycle_o_reg[11]_i_38\(2) => \channel_2_dutycycle_o_reg[11]_i_78_n_5\,
      \channel_2_dutycycle_o_reg[11]_i_38\(1) => \channel_2_dutycycle_o_reg[11]_i_78_n_6\,
      \channel_2_dutycycle_o_reg[11]_i_38\(0) => \channel_2_dutycycle_o_reg[11]_i_78_n_7\,
      \channel_2_dutycycle_o_reg[11]_i_6\(3) => \channel_2_dutycycle_o_reg[11]_i_28_n_4\,
      \channel_2_dutycycle_o_reg[11]_i_6\(2) => \channel_2_dutycycle_o_reg[11]_i_28_n_5\,
      \channel_2_dutycycle_o_reg[11]_i_6\(1) => \channel_2_dutycycle_o_reg[11]_i_28_n_6\,
      \channel_2_dutycycle_o_reg[11]_i_6\(0) => \channel_2_dutycycle_o_reg[11]_i_28_n_7\,
      \channel_2_dutycycle_o_reg[1]_i_3\(0) => \channel_2_dutycycle_o_reg[1]_i_23_n_0\,
      \channel_2_dutycycle_o_reg[1]_i_3_0\(2) => \channel_2_dutycycle_o[1]_i_27_n_0\,
      \channel_2_dutycycle_o_reg[1]_i_3_0\(1) => \channel_2_dutycycle_o[1]_i_28_n_0\,
      \channel_2_dutycycle_o_reg[1]_i_3_0\(0) => \channel_2_dutycycle_o[1]_i_29_n_0\,
      channel_2_i => channel_2_i,
      \channel_3_dutycycle_counter_reg[10]\(2) => U0_n_56,
      \channel_3_dutycycle_counter_reg[10]\(1) => U0_n_57,
      \channel_3_dutycycle_counter_reg[10]\(0) => U0_n_58,
      \channel_3_dutycycle_counter_reg[11]\(3) => U0_n_68,
      \channel_3_dutycycle_counter_reg[11]\(2) => U0_n_69,
      \channel_3_dutycycle_counter_reg[11]\(1) => U0_n_70,
      \channel_3_dutycycle_counter_reg[11]\(0) => U0_n_71,
      \channel_3_dutycycle_counter_reg[15]\(3) => U0_n_72,
      \channel_3_dutycycle_counter_reg[15]\(2) => U0_n_73,
      \channel_3_dutycycle_counter_reg[15]\(1) => U0_n_74,
      \channel_3_dutycycle_counter_reg[15]\(0) => U0_n_75,
      \channel_3_dutycycle_counter_reg[16]\(1) => U0_n_76,
      \channel_3_dutycycle_counter_reg[16]\(0) => U0_n_77,
      \channel_3_dutycycle_counter_reg[1]\(3) => U0_n_59,
      \channel_3_dutycycle_counter_reg[1]\(2) => U0_n_60,
      \channel_3_dutycycle_counter_reg[1]\(1) => U0_n_61,
      \channel_3_dutycycle_counter_reg[1]\(0) => U0_n_62,
      \channel_3_dutycycle_counter_reg[3]\(2) => U0_n_63,
      \channel_3_dutycycle_counter_reg[3]\(1) => U0_n_64,
      \channel_3_dutycycle_counter_reg[3]\(0) => U0_n_65,
      \channel_3_dutycycle_counter_reg[6]\(3) => U0_n_52,
      \channel_3_dutycycle_counter_reg[6]\(2) => U0_n_53,
      \channel_3_dutycycle_counter_reg[6]\(1) => U0_n_54,
      \channel_3_dutycycle_counter_reg[6]\(0) => U0_n_55,
      \channel_3_dutycycle_counter_reg[7]\(1) => U0_n_66,
      \channel_3_dutycycle_counter_reg[7]\(0) => U0_n_67,
      \channel_3_dutycycle_o_reg[0]\(0) => \channel_3_dutycycle_o_reg[11]_i_7_n_7\,
      \channel_3_dutycycle_o_reg[11]_i_19\(3) => \channel_3_dutycycle_o_reg[11]_i_47_n_4\,
      \channel_3_dutycycle_o_reg[11]_i_19\(2) => \channel_3_dutycycle_o_reg[11]_i_47_n_5\,
      \channel_3_dutycycle_o_reg[11]_i_19\(1) => \channel_3_dutycycle_o_reg[11]_i_47_n_6\,
      \channel_3_dutycycle_o_reg[11]_i_19\(0) => \channel_3_dutycycle_o_reg[11]_i_47_n_7\,
      \channel_3_dutycycle_o_reg[11]_i_38\(3) => \channel_3_dutycycle_o_reg[11]_i_78_n_4\,
      \channel_3_dutycycle_o_reg[11]_i_38\(2) => \channel_3_dutycycle_o_reg[11]_i_78_n_5\,
      \channel_3_dutycycle_o_reg[11]_i_38\(1) => \channel_3_dutycycle_o_reg[11]_i_78_n_6\,
      \channel_3_dutycycle_o_reg[11]_i_38\(0) => \channel_3_dutycycle_o_reg[11]_i_78_n_7\,
      \channel_3_dutycycle_o_reg[11]_i_6\(3) => \channel_3_dutycycle_o_reg[11]_i_28_n_4\,
      \channel_3_dutycycle_o_reg[11]_i_6\(2) => \channel_3_dutycycle_o_reg[11]_i_28_n_5\,
      \channel_3_dutycycle_o_reg[11]_i_6\(1) => \channel_3_dutycycle_o_reg[11]_i_28_n_6\,
      \channel_3_dutycycle_o_reg[11]_i_6\(0) => \channel_3_dutycycle_o_reg[11]_i_28_n_7\,
      \channel_3_dutycycle_o_reg[1]_i_3\(0) => \channel_3_dutycycle_o_reg[1]_i_23_n_0\,
      \channel_3_dutycycle_o_reg[1]_i_3_0\(2) => \channel_3_dutycycle_o[1]_i_27_n_0\,
      \channel_3_dutycycle_o_reg[1]_i_3_0\(1) => \channel_3_dutycycle_o[1]_i_28_n_0\,
      \channel_3_dutycycle_o_reg[1]_i_3_0\(0) => \channel_3_dutycycle_o[1]_i_29_n_0\,
      channel_3_i => channel_3_i,
      \channel_4_dutycycle_counter_reg[10]\(2) => U0_n_82,
      \channel_4_dutycycle_counter_reg[10]\(1) => U0_n_83,
      \channel_4_dutycycle_counter_reg[10]\(0) => U0_n_84,
      \channel_4_dutycycle_counter_reg[11]\(3) => U0_n_94,
      \channel_4_dutycycle_counter_reg[11]\(2) => U0_n_95,
      \channel_4_dutycycle_counter_reg[11]\(1) => U0_n_96,
      \channel_4_dutycycle_counter_reg[11]\(0) => U0_n_97,
      \channel_4_dutycycle_counter_reg[15]\(3) => U0_n_98,
      \channel_4_dutycycle_counter_reg[15]\(2) => U0_n_99,
      \channel_4_dutycycle_counter_reg[15]\(1) => U0_n_100,
      \channel_4_dutycycle_counter_reg[15]\(0) => U0_n_101,
      \channel_4_dutycycle_counter_reg[16]\(1) => U0_n_102,
      \channel_4_dutycycle_counter_reg[16]\(0) => U0_n_103,
      \channel_4_dutycycle_counter_reg[1]\(3) => U0_n_85,
      \channel_4_dutycycle_counter_reg[1]\(2) => U0_n_86,
      \channel_4_dutycycle_counter_reg[1]\(1) => U0_n_87,
      \channel_4_dutycycle_counter_reg[1]\(0) => U0_n_88,
      \channel_4_dutycycle_counter_reg[3]\(2) => U0_n_89,
      \channel_4_dutycycle_counter_reg[3]\(1) => U0_n_90,
      \channel_4_dutycycle_counter_reg[3]\(0) => U0_n_91,
      \channel_4_dutycycle_counter_reg[6]\(3) => U0_n_78,
      \channel_4_dutycycle_counter_reg[6]\(2) => U0_n_79,
      \channel_4_dutycycle_counter_reg[6]\(1) => U0_n_80,
      \channel_4_dutycycle_counter_reg[6]\(0) => U0_n_81,
      \channel_4_dutycycle_counter_reg[7]\(1) => U0_n_92,
      \channel_4_dutycycle_counter_reg[7]\(0) => U0_n_93,
      \channel_4_dutycycle_o_reg[0]\(0) => \channel_4_dutycycle_o_reg[11]_i_7_n_7\,
      \channel_4_dutycycle_o_reg[11]_i_19\(3) => \channel_4_dutycycle_o_reg[11]_i_47_n_4\,
      \channel_4_dutycycle_o_reg[11]_i_19\(2) => \channel_4_dutycycle_o_reg[11]_i_47_n_5\,
      \channel_4_dutycycle_o_reg[11]_i_19\(1) => \channel_4_dutycycle_o_reg[11]_i_47_n_6\,
      \channel_4_dutycycle_o_reg[11]_i_19\(0) => \channel_4_dutycycle_o_reg[11]_i_47_n_7\,
      \channel_4_dutycycle_o_reg[11]_i_38\(3) => \channel_4_dutycycle_o_reg[11]_i_78_n_4\,
      \channel_4_dutycycle_o_reg[11]_i_38\(2) => \channel_4_dutycycle_o_reg[11]_i_78_n_5\,
      \channel_4_dutycycle_o_reg[11]_i_38\(1) => \channel_4_dutycycle_o_reg[11]_i_78_n_6\,
      \channel_4_dutycycle_o_reg[11]_i_38\(0) => \channel_4_dutycycle_o_reg[11]_i_78_n_7\,
      \channel_4_dutycycle_o_reg[11]_i_6\(3) => \channel_4_dutycycle_o_reg[11]_i_28_n_4\,
      \channel_4_dutycycle_o_reg[11]_i_6\(2) => \channel_4_dutycycle_o_reg[11]_i_28_n_5\,
      \channel_4_dutycycle_o_reg[11]_i_6\(1) => \channel_4_dutycycle_o_reg[11]_i_28_n_6\,
      \channel_4_dutycycle_o_reg[11]_i_6\(0) => \channel_4_dutycycle_o_reg[11]_i_28_n_7\,
      \channel_4_dutycycle_o_reg[1]_i_3\(0) => \channel_4_dutycycle_o_reg[1]_i_23_n_0\,
      \channel_4_dutycycle_o_reg[1]_i_3_0\(2) => \channel_4_dutycycle_o[1]_i_27_n_0\,
      \channel_4_dutycycle_o_reg[1]_i_3_0\(1) => \channel_4_dutycycle_o[1]_i_28_n_0\,
      \channel_4_dutycycle_o_reg[1]_i_3_0\(0) => \channel_4_dutycycle_o[1]_i_29_n_0\,
      channel_4_i => channel_4_i,
      \channel_5_dutycycle_counter_reg[10]\(2) => U0_n_108,
      \channel_5_dutycycle_counter_reg[10]\(1) => U0_n_109,
      \channel_5_dutycycle_counter_reg[10]\(0) => U0_n_110,
      \channel_5_dutycycle_counter_reg[11]\(3) => U0_n_120,
      \channel_5_dutycycle_counter_reg[11]\(2) => U0_n_121,
      \channel_5_dutycycle_counter_reg[11]\(1) => U0_n_122,
      \channel_5_dutycycle_counter_reg[11]\(0) => U0_n_123,
      \channel_5_dutycycle_counter_reg[15]\(3) => U0_n_124,
      \channel_5_dutycycle_counter_reg[15]\(2) => U0_n_125,
      \channel_5_dutycycle_counter_reg[15]\(1) => U0_n_126,
      \channel_5_dutycycle_counter_reg[15]\(0) => U0_n_127,
      \channel_5_dutycycle_counter_reg[16]\(1) => U0_n_128,
      \channel_5_dutycycle_counter_reg[16]\(0) => U0_n_129,
      \channel_5_dutycycle_counter_reg[1]\(3) => U0_n_111,
      \channel_5_dutycycle_counter_reg[1]\(2) => U0_n_112,
      \channel_5_dutycycle_counter_reg[1]\(1) => U0_n_113,
      \channel_5_dutycycle_counter_reg[1]\(0) => U0_n_114,
      \channel_5_dutycycle_counter_reg[3]\(2) => U0_n_115,
      \channel_5_dutycycle_counter_reg[3]\(1) => U0_n_116,
      \channel_5_dutycycle_counter_reg[3]\(0) => U0_n_117,
      \channel_5_dutycycle_counter_reg[6]\(3) => U0_n_104,
      \channel_5_dutycycle_counter_reg[6]\(2) => U0_n_105,
      \channel_5_dutycycle_counter_reg[6]\(1) => U0_n_106,
      \channel_5_dutycycle_counter_reg[6]\(0) => U0_n_107,
      \channel_5_dutycycle_counter_reg[7]\(1) => U0_n_118,
      \channel_5_dutycycle_counter_reg[7]\(0) => U0_n_119,
      \channel_5_dutycycle_o_reg[0]\(0) => \channel_5_dutycycle_o_reg[11]_i_7_n_7\,
      \channel_5_dutycycle_o_reg[11]_i_19\(3) => \channel_5_dutycycle_o_reg[11]_i_47_n_4\,
      \channel_5_dutycycle_o_reg[11]_i_19\(2) => \channel_5_dutycycle_o_reg[11]_i_47_n_5\,
      \channel_5_dutycycle_o_reg[11]_i_19\(1) => \channel_5_dutycycle_o_reg[11]_i_47_n_6\,
      \channel_5_dutycycle_o_reg[11]_i_19\(0) => \channel_5_dutycycle_o_reg[11]_i_47_n_7\,
      \channel_5_dutycycle_o_reg[11]_i_38\(3) => \channel_5_dutycycle_o_reg[11]_i_78_n_4\,
      \channel_5_dutycycle_o_reg[11]_i_38\(2) => \channel_5_dutycycle_o_reg[11]_i_78_n_5\,
      \channel_5_dutycycle_o_reg[11]_i_38\(1) => \channel_5_dutycycle_o_reg[11]_i_78_n_6\,
      \channel_5_dutycycle_o_reg[11]_i_38\(0) => \channel_5_dutycycle_o_reg[11]_i_78_n_7\,
      \channel_5_dutycycle_o_reg[11]_i_6\(3) => \channel_5_dutycycle_o_reg[11]_i_28_n_4\,
      \channel_5_dutycycle_o_reg[11]_i_6\(2) => \channel_5_dutycycle_o_reg[11]_i_28_n_5\,
      \channel_5_dutycycle_o_reg[11]_i_6\(1) => \channel_5_dutycycle_o_reg[11]_i_28_n_6\,
      \channel_5_dutycycle_o_reg[11]_i_6\(0) => \channel_5_dutycycle_o_reg[11]_i_28_n_7\,
      \channel_5_dutycycle_o_reg[1]_i_3\(0) => \channel_5_dutycycle_o_reg[1]_i_23_n_0\,
      \channel_5_dutycycle_o_reg[1]_i_3_0\(2) => \channel_5_dutycycle_o[1]_i_27_n_0\,
      \channel_5_dutycycle_o_reg[1]_i_3_0\(1) => \channel_5_dutycycle_o[1]_i_28_n_0\,
      \channel_5_dutycycle_o_reg[1]_i_3_0\(0) => \channel_5_dutycycle_o[1]_i_29_n_0\,
      channel_5_i => channel_5_i,
      \channel_6_dutycycle_counter_reg[10]\(2) => U0_n_134,
      \channel_6_dutycycle_counter_reg[10]\(1) => U0_n_135,
      \channel_6_dutycycle_counter_reg[10]\(0) => U0_n_136,
      \channel_6_dutycycle_counter_reg[11]\(3) => U0_n_146,
      \channel_6_dutycycle_counter_reg[11]\(2) => U0_n_147,
      \channel_6_dutycycle_counter_reg[11]\(1) => U0_n_148,
      \channel_6_dutycycle_counter_reg[11]\(0) => U0_n_149,
      \channel_6_dutycycle_counter_reg[15]\(3) => U0_n_150,
      \channel_6_dutycycle_counter_reg[15]\(2) => U0_n_151,
      \channel_6_dutycycle_counter_reg[15]\(1) => U0_n_152,
      \channel_6_dutycycle_counter_reg[15]\(0) => U0_n_153,
      \channel_6_dutycycle_counter_reg[16]\(1) => U0_n_154,
      \channel_6_dutycycle_counter_reg[16]\(0) => U0_n_155,
      \channel_6_dutycycle_counter_reg[1]\(3) => U0_n_137,
      \channel_6_dutycycle_counter_reg[1]\(2) => U0_n_138,
      \channel_6_dutycycle_counter_reg[1]\(1) => U0_n_139,
      \channel_6_dutycycle_counter_reg[1]\(0) => U0_n_140,
      \channel_6_dutycycle_counter_reg[3]\(2) => U0_n_141,
      \channel_6_dutycycle_counter_reg[3]\(1) => U0_n_142,
      \channel_6_dutycycle_counter_reg[3]\(0) => U0_n_143,
      \channel_6_dutycycle_counter_reg[6]\(3) => U0_n_130,
      \channel_6_dutycycle_counter_reg[6]\(2) => U0_n_131,
      \channel_6_dutycycle_counter_reg[6]\(1) => U0_n_132,
      \channel_6_dutycycle_counter_reg[6]\(0) => U0_n_133,
      \channel_6_dutycycle_counter_reg[7]\(1) => U0_n_144,
      \channel_6_dutycycle_counter_reg[7]\(0) => U0_n_145,
      \channel_6_dutycycle_o_reg[0]\(0) => \channel_6_dutycycle_o_reg[11]_i_7_n_7\,
      \channel_6_dutycycle_o_reg[11]_i_19\(3) => \channel_6_dutycycle_o_reg[11]_i_47_n_4\,
      \channel_6_dutycycle_o_reg[11]_i_19\(2) => \channel_6_dutycycle_o_reg[11]_i_47_n_5\,
      \channel_6_dutycycle_o_reg[11]_i_19\(1) => \channel_6_dutycycle_o_reg[11]_i_47_n_6\,
      \channel_6_dutycycle_o_reg[11]_i_19\(0) => \channel_6_dutycycle_o_reg[11]_i_47_n_7\,
      \channel_6_dutycycle_o_reg[11]_i_38\(3) => \channel_6_dutycycle_o_reg[11]_i_78_n_4\,
      \channel_6_dutycycle_o_reg[11]_i_38\(2) => \channel_6_dutycycle_o_reg[11]_i_78_n_5\,
      \channel_6_dutycycle_o_reg[11]_i_38\(1) => \channel_6_dutycycle_o_reg[11]_i_78_n_6\,
      \channel_6_dutycycle_o_reg[11]_i_38\(0) => \channel_6_dutycycle_o_reg[11]_i_78_n_7\,
      \channel_6_dutycycle_o_reg[11]_i_6\(3) => \channel_6_dutycycle_o_reg[11]_i_28_n_4\,
      \channel_6_dutycycle_o_reg[11]_i_6\(2) => \channel_6_dutycycle_o_reg[11]_i_28_n_5\,
      \channel_6_dutycycle_o_reg[11]_i_6\(1) => \channel_6_dutycycle_o_reg[11]_i_28_n_6\,
      \channel_6_dutycycle_o_reg[11]_i_6\(0) => \channel_6_dutycycle_o_reg[11]_i_28_n_7\,
      \channel_6_dutycycle_o_reg[1]_i_3\(0) => \channel_6_dutycycle_o_reg[1]_i_23_n_0\,
      \channel_6_dutycycle_o_reg[1]_i_3_0\(2) => \channel_6_dutycycle_o[1]_i_27_n_0\,
      \channel_6_dutycycle_o_reg[1]_i_3_0\(1) => \channel_6_dutycycle_o[1]_i_28_n_0\,
      \channel_6_dutycycle_o_reg[1]_i_3_0\(0) => \channel_6_dutycycle_o[1]_i_29_n_0\,
      channel_6_i => channel_6_i,
      \channel_7_dutycycle_counter_reg[10]\(2) => U0_n_160,
      \channel_7_dutycycle_counter_reg[10]\(1) => U0_n_161,
      \channel_7_dutycycle_counter_reg[10]\(0) => U0_n_162,
      \channel_7_dutycycle_counter_reg[11]\(3) => U0_n_172,
      \channel_7_dutycycle_counter_reg[11]\(2) => U0_n_173,
      \channel_7_dutycycle_counter_reg[11]\(1) => U0_n_174,
      \channel_7_dutycycle_counter_reg[11]\(0) => U0_n_175,
      \channel_7_dutycycle_counter_reg[15]\(3) => U0_n_176,
      \channel_7_dutycycle_counter_reg[15]\(2) => U0_n_177,
      \channel_7_dutycycle_counter_reg[15]\(1) => U0_n_178,
      \channel_7_dutycycle_counter_reg[15]\(0) => U0_n_179,
      \channel_7_dutycycle_counter_reg[16]\(1) => U0_n_180,
      \channel_7_dutycycle_counter_reg[16]\(0) => U0_n_181,
      \channel_7_dutycycle_counter_reg[1]\(3) => U0_n_163,
      \channel_7_dutycycle_counter_reg[1]\(2) => U0_n_164,
      \channel_7_dutycycle_counter_reg[1]\(1) => U0_n_165,
      \channel_7_dutycycle_counter_reg[1]\(0) => U0_n_166,
      \channel_7_dutycycle_counter_reg[3]\(2) => U0_n_167,
      \channel_7_dutycycle_counter_reg[3]\(1) => U0_n_168,
      \channel_7_dutycycle_counter_reg[3]\(0) => U0_n_169,
      \channel_7_dutycycle_counter_reg[6]\(3) => U0_n_156,
      \channel_7_dutycycle_counter_reg[6]\(2) => U0_n_157,
      \channel_7_dutycycle_counter_reg[6]\(1) => U0_n_158,
      \channel_7_dutycycle_counter_reg[6]\(0) => U0_n_159,
      \channel_7_dutycycle_counter_reg[7]\(1) => U0_n_170,
      \channel_7_dutycycle_counter_reg[7]\(0) => U0_n_171,
      \channel_7_dutycycle_o_reg[0]\(0) => \channel_7_dutycycle_o_reg[11]_i_7_n_7\,
      \channel_7_dutycycle_o_reg[11]_i_19\(3) => \channel_7_dutycycle_o_reg[11]_i_47_n_4\,
      \channel_7_dutycycle_o_reg[11]_i_19\(2) => \channel_7_dutycycle_o_reg[11]_i_47_n_5\,
      \channel_7_dutycycle_o_reg[11]_i_19\(1) => \channel_7_dutycycle_o_reg[11]_i_47_n_6\,
      \channel_7_dutycycle_o_reg[11]_i_19\(0) => \channel_7_dutycycle_o_reg[11]_i_47_n_7\,
      \channel_7_dutycycle_o_reg[11]_i_38\(3) => \channel_7_dutycycle_o_reg[11]_i_78_n_4\,
      \channel_7_dutycycle_o_reg[11]_i_38\(2) => \channel_7_dutycycle_o_reg[11]_i_78_n_5\,
      \channel_7_dutycycle_o_reg[11]_i_38\(1) => \channel_7_dutycycle_o_reg[11]_i_78_n_6\,
      \channel_7_dutycycle_o_reg[11]_i_38\(0) => \channel_7_dutycycle_o_reg[11]_i_78_n_7\,
      \channel_7_dutycycle_o_reg[11]_i_6\(3) => \channel_7_dutycycle_o_reg[11]_i_28_n_4\,
      \channel_7_dutycycle_o_reg[11]_i_6\(2) => \channel_7_dutycycle_o_reg[11]_i_28_n_5\,
      \channel_7_dutycycle_o_reg[11]_i_6\(1) => \channel_7_dutycycle_o_reg[11]_i_28_n_6\,
      \channel_7_dutycycle_o_reg[11]_i_6\(0) => \channel_7_dutycycle_o_reg[11]_i_28_n_7\,
      \channel_7_dutycycle_o_reg[1]_i_3\(0) => \channel_7_dutycycle_o_reg[1]_i_23_n_0\,
      \channel_7_dutycycle_o_reg[1]_i_3_0\(2) => \channel_7_dutycycle_o[1]_i_27_n_0\,
      \channel_7_dutycycle_o_reg[1]_i_3_0\(1) => \channel_7_dutycycle_o[1]_i_28_n_0\,
      \channel_7_dutycycle_o_reg[1]_i_3_0\(0) => \channel_7_dutycycle_o[1]_i_29_n_0\,
      channel_7_i => channel_7_i,
      \channel_8_dutycycle_counter_reg[10]\(2) => U0_n_186,
      \channel_8_dutycycle_counter_reg[10]\(1) => U0_n_187,
      \channel_8_dutycycle_counter_reg[10]\(0) => U0_n_188,
      \channel_8_dutycycle_counter_reg[11]\(3) => U0_n_198,
      \channel_8_dutycycle_counter_reg[11]\(2) => U0_n_199,
      \channel_8_dutycycle_counter_reg[11]\(1) => U0_n_200,
      \channel_8_dutycycle_counter_reg[11]\(0) => U0_n_201,
      \channel_8_dutycycle_counter_reg[15]\(3) => U0_n_202,
      \channel_8_dutycycle_counter_reg[15]\(2) => U0_n_203,
      \channel_8_dutycycle_counter_reg[15]\(1) => U0_n_204,
      \channel_8_dutycycle_counter_reg[15]\(0) => U0_n_205,
      \channel_8_dutycycle_counter_reg[16]\(1) => U0_n_206,
      \channel_8_dutycycle_counter_reg[16]\(0) => U0_n_207,
      \channel_8_dutycycle_counter_reg[1]\(3) => U0_n_189,
      \channel_8_dutycycle_counter_reg[1]\(2) => U0_n_190,
      \channel_8_dutycycle_counter_reg[1]\(1) => U0_n_191,
      \channel_8_dutycycle_counter_reg[1]\(0) => U0_n_192,
      \channel_8_dutycycle_counter_reg[3]\(2) => U0_n_193,
      \channel_8_dutycycle_counter_reg[3]\(1) => U0_n_194,
      \channel_8_dutycycle_counter_reg[3]\(0) => U0_n_195,
      \channel_8_dutycycle_counter_reg[6]\(3) => U0_n_182,
      \channel_8_dutycycle_counter_reg[6]\(2) => U0_n_183,
      \channel_8_dutycycle_counter_reg[6]\(1) => U0_n_184,
      \channel_8_dutycycle_counter_reg[6]\(0) => U0_n_185,
      \channel_8_dutycycle_counter_reg[7]\(1) => U0_n_196,
      \channel_8_dutycycle_counter_reg[7]\(0) => U0_n_197,
      \channel_8_dutycycle_o_reg[0]\(0) => \channel_8_dutycycle_o_reg[11]_i_7_n_7\,
      \channel_8_dutycycle_o_reg[11]_i_19\(3) => \channel_8_dutycycle_o_reg[11]_i_47_n_4\,
      \channel_8_dutycycle_o_reg[11]_i_19\(2) => \channel_8_dutycycle_o_reg[11]_i_47_n_5\,
      \channel_8_dutycycle_o_reg[11]_i_19\(1) => \channel_8_dutycycle_o_reg[11]_i_47_n_6\,
      \channel_8_dutycycle_o_reg[11]_i_19\(0) => \channel_8_dutycycle_o_reg[11]_i_47_n_7\,
      \channel_8_dutycycle_o_reg[11]_i_38\(3) => \channel_8_dutycycle_o_reg[11]_i_78_n_4\,
      \channel_8_dutycycle_o_reg[11]_i_38\(2) => \channel_8_dutycycle_o_reg[11]_i_78_n_5\,
      \channel_8_dutycycle_o_reg[11]_i_38\(1) => \channel_8_dutycycle_o_reg[11]_i_78_n_6\,
      \channel_8_dutycycle_o_reg[11]_i_38\(0) => \channel_8_dutycycle_o_reg[11]_i_78_n_7\,
      \channel_8_dutycycle_o_reg[11]_i_6\(3) => \channel_8_dutycycle_o_reg[11]_i_28_n_4\,
      \channel_8_dutycycle_o_reg[11]_i_6\(2) => \channel_8_dutycycle_o_reg[11]_i_28_n_5\,
      \channel_8_dutycycle_o_reg[11]_i_6\(1) => \channel_8_dutycycle_o_reg[11]_i_28_n_6\,
      \channel_8_dutycycle_o_reg[11]_i_6\(0) => \channel_8_dutycycle_o_reg[11]_i_28_n_7\,
      \channel_8_dutycycle_o_reg[1]_i_3\(0) => \channel_8_dutycycle_o_reg[1]_i_23_n_0\,
      \channel_8_dutycycle_o_reg[1]_i_3_0\(2) => \channel_8_dutycycle_o[1]_i_27_n_0\,
      \channel_8_dutycycle_o_reg[1]_i_3_0\(1) => \channel_8_dutycycle_o[1]_i_28_n_0\,
      \channel_8_dutycycle_o_reg[1]_i_3_0\(0) => \channel_8_dutycycle_o[1]_i_29_n_0\,
      channel_8_i => channel_8_i,
      clock => clock,
      pwm_reader_axi_aclk => pwm_reader_axi_aclk,
      pwm_reader_axi_araddr(1 downto 0) => pwm_reader_axi_araddr(3 downto 2),
      pwm_reader_axi_aresetn => pwm_reader_axi_aresetn,
      pwm_reader_axi_arvalid => pwm_reader_axi_arvalid,
      pwm_reader_axi_awvalid => pwm_reader_axi_awvalid,
      pwm_reader_axi_bready => pwm_reader_axi_bready,
      pwm_reader_axi_bvalid => pwm_reader_axi_bvalid,
      pwm_reader_axi_rdata(23 downto 12) => \^pwm_reader_axi_rdata\(27 downto 16),
      pwm_reader_axi_rdata(11 downto 0) => \^pwm_reader_axi_rdata\(11 downto 0),
      pwm_reader_axi_rready => pwm_reader_axi_rready,
      pwm_reader_axi_rvalid => pwm_reader_axi_rvalid,
      pwm_reader_axi_wready => pwm_reader_axi_wready,
      pwm_reader_axi_wvalid => pwm_reader_axi_wvalid
    );
\channel_1_dutycycle_o[11]_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_19,
      I1 => U0_n_15,
      I2 => U0_n_16,
      O => \channel_1_dutycycle_o[11]_i_102_n_0\
    );
\channel_1_dutycycle_o[11]_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_15,
      I1 => U0_n_19,
      I2 => U0_n_16,
      O => \channel_1_dutycycle_o[11]_i_103_n_0\
    );
\channel_1_dutycycle_o[11]_i_104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => U0_n_18,
      I1 => U0_n_15,
      O => \channel_1_dutycycle_o[11]_i_104_n_0\
    );
\channel_1_dutycycle_o[11]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_16,
      I1 => U0_n_15,
      I2 => U0_n_19,
      I3 => U0_n_14,
      I4 => U0_n_18,
      I5 => U0_n_23,
      O => \channel_1_dutycycle_o[11]_i_105_n_0\
    );
\channel_1_dutycycle_o[11]_i_106\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => U0_n_15,
      I1 => U0_n_19,
      I2 => U0_n_16,
      I3 => U0_n_14,
      I4 => U0_n_17,
      O => \channel_1_dutycycle_o[11]_i_106_n_0\
    );
\channel_1_dutycycle_o[11]_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => U0_n_15,
      I1 => U0_n_18,
      I2 => U0_n_14,
      I3 => U0_n_17,
      O => \channel_1_dutycycle_o[11]_i_107_n_0\
    );
\channel_1_dutycycle_o[11]_i_108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_18,
      I1 => U0_n_15,
      O => \channel_1_dutycycle_o[11]_i_108_n_0\
    );
\channel_1_dutycycle_o[11]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => U0_n_24,
      I1 => U0_n_20,
      I2 => U0_n_25,
      O => \channel_1_dutycycle_o[11]_i_29_n_0\
    );
\channel_1_dutycycle_o[11]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => U0_n_21,
      I1 => U0_n_25,
      O => \channel_1_dutycycle_o[11]_i_48_n_0\
    );
\channel_1_dutycycle_o[11]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => U0_n_22,
      I1 => U0_n_20,
      O => \channel_1_dutycycle_o[11]_i_49_n_0\
    );
\channel_1_dutycycle_o[11]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_21,
      I1 => U0_n_23,
      I2 => U0_n_24,
      O => \channel_1_dutycycle_o[11]_i_50_n_0\
    );
\channel_1_dutycycle_o[11]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_22,
      I1 => U0_n_16,
      I2 => U0_n_25,
      O => \channel_1_dutycycle_o[11]_i_51_n_0\
    );
\channel_1_dutycycle_o[11]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => U0_n_25,
      I1 => U0_n_21,
      I2 => U0_n_24,
      I3 => U0_n_20,
      O => \channel_1_dutycycle_o[11]_i_52_n_0\
    );
\channel_1_dutycycle_o[11]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => U0_n_20,
      I1 => U0_n_22,
      I2 => U0_n_25,
      I3 => U0_n_21,
      O => \channel_1_dutycycle_o[11]_i_53_n_0\
    );
\channel_1_dutycycle_o[11]_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => U0_n_24,
      I1 => U0_n_23,
      I2 => U0_n_21,
      I3 => U0_n_20,
      I4 => U0_n_22,
      O => \channel_1_dutycycle_o[11]_i_54_n_0\
    );
\channel_1_dutycycle_o[11]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_25,
      I1 => U0_n_16,
      I2 => U0_n_22,
      I3 => U0_n_23,
      I4 => U0_n_21,
      I5 => U0_n_24,
      O => \channel_1_dutycycle_o[11]_i_55_n_0\
    );
\channel_1_dutycycle_o[11]_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_23,
      I1 => U0_n_17,
      I2 => U0_n_20,
      O => \channel_1_dutycycle_o[11]_i_79_n_0\
    );
\channel_1_dutycycle_o[11]_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_16,
      I1 => U0_n_18,
      I2 => U0_n_21,
      O => \channel_1_dutycycle_o[11]_i_80_n_0\
    );
\channel_1_dutycycle_o[11]_i_81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_17,
      I1 => U0_n_19,
      I2 => U0_n_22,
      O => \channel_1_dutycycle_o[11]_i_81_n_0\
    );
\channel_1_dutycycle_o[11]_i_82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_18,
      I1 => U0_n_14,
      I2 => U0_n_23,
      O => \channel_1_dutycycle_o[11]_i_82_n_0\
    );
\channel_1_dutycycle_o[11]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_20,
      I1 => U0_n_17,
      I2 => U0_n_23,
      I3 => U0_n_16,
      I4 => U0_n_22,
      I5 => U0_n_25,
      O => \channel_1_dutycycle_o[11]_i_83_n_0\
    );
\channel_1_dutycycle_o[11]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_21,
      I1 => U0_n_18,
      I2 => U0_n_16,
      I3 => U0_n_17,
      I4 => U0_n_23,
      I5 => U0_n_20,
      O => \channel_1_dutycycle_o[11]_i_84_n_0\
    );
\channel_1_dutycycle_o[11]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_22,
      I1 => U0_n_19,
      I2 => U0_n_17,
      I3 => U0_n_18,
      I4 => U0_n_16,
      I5 => U0_n_21,
      O => \channel_1_dutycycle_o[11]_i_85_n_0\
    );
\channel_1_dutycycle_o[11]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_23,
      I1 => U0_n_14,
      I2 => U0_n_18,
      I3 => U0_n_19,
      I4 => U0_n_17,
      I5 => U0_n_22,
      O => \channel_1_dutycycle_o[11]_i_86_n_0\
    );
\channel_1_dutycycle_o[1]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_4,
      I1 => U0_n_11,
      O => \channel_1_dutycycle_o[1]_i_27_n_0\
    );
\channel_1_dutycycle_o[1]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_5,
      I1 => U0_n_12,
      O => \channel_1_dutycycle_o[1]_i_28_n_0\
    );
\channel_1_dutycycle_o[1]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_6,
      I1 => U0_n_13,
      O => \channel_1_dutycycle_o[1]_i_29_n_0\
    );
\channel_1_dutycycle_o[1]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_0,
      I1 => U0_n_7,
      O => \channel_1_dutycycle_o[1]_i_48_n_0\
    );
\channel_1_dutycycle_o[1]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_1,
      I1 => U0_n_8,
      O => \channel_1_dutycycle_o[1]_i_49_n_0\
    );
\channel_1_dutycycle_o[1]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_2,
      I1 => U0_n_9,
      O => \channel_1_dutycycle_o[1]_i_50_n_0\
    );
\channel_1_dutycycle_o[1]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_3,
      I1 => U0_n_10,
      O => \channel_1_dutycycle_o[1]_i_51_n_0\
    );
\channel_1_dutycycle_o_reg[11]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o_reg[11]_i_47_n_0\,
      CO(3) => \channel_1_dutycycle_o_reg[11]_i_28_n_0\,
      CO(2) => \channel_1_dutycycle_o_reg[11]_i_28_n_1\,
      CO(1) => \channel_1_dutycycle_o_reg[11]_i_28_n_2\,
      CO(0) => \channel_1_dutycycle_o_reg[11]_i_28_n_3\,
      CYINIT => '0',
      DI(3) => \channel_1_dutycycle_o[11]_i_48_n_0\,
      DI(2) => \channel_1_dutycycle_o[11]_i_49_n_0\,
      DI(1) => \channel_1_dutycycle_o[11]_i_50_n_0\,
      DI(0) => \channel_1_dutycycle_o[11]_i_51_n_0\,
      O(3) => \channel_1_dutycycle_o_reg[11]_i_28_n_4\,
      O(2) => \channel_1_dutycycle_o_reg[11]_i_28_n_5\,
      O(1) => \channel_1_dutycycle_o_reg[11]_i_28_n_6\,
      O(0) => \channel_1_dutycycle_o_reg[11]_i_28_n_7\,
      S(3) => \channel_1_dutycycle_o[11]_i_52_n_0\,
      S(2) => \channel_1_dutycycle_o[11]_i_53_n_0\,
      S(1) => \channel_1_dutycycle_o[11]_i_54_n_0\,
      S(0) => \channel_1_dutycycle_o[11]_i_55_n_0\
    );
\channel_1_dutycycle_o_reg[11]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o_reg[11]_i_78_n_0\,
      CO(3) => \channel_1_dutycycle_o_reg[11]_i_47_n_0\,
      CO(2) => \channel_1_dutycycle_o_reg[11]_i_47_n_1\,
      CO(1) => \channel_1_dutycycle_o_reg[11]_i_47_n_2\,
      CO(0) => \channel_1_dutycycle_o_reg[11]_i_47_n_3\,
      CYINIT => '0',
      DI(3) => \channel_1_dutycycle_o[11]_i_79_n_0\,
      DI(2) => \channel_1_dutycycle_o[11]_i_80_n_0\,
      DI(1) => \channel_1_dutycycle_o[11]_i_81_n_0\,
      DI(0) => \channel_1_dutycycle_o[11]_i_82_n_0\,
      O(3) => \channel_1_dutycycle_o_reg[11]_i_47_n_4\,
      O(2) => \channel_1_dutycycle_o_reg[11]_i_47_n_5\,
      O(1) => \channel_1_dutycycle_o_reg[11]_i_47_n_6\,
      O(0) => \channel_1_dutycycle_o_reg[11]_i_47_n_7\,
      S(3) => \channel_1_dutycycle_o[11]_i_83_n_0\,
      S(2) => \channel_1_dutycycle_o[11]_i_84_n_0\,
      S(1) => \channel_1_dutycycle_o[11]_i_85_n_0\,
      S(0) => \channel_1_dutycycle_o[11]_i_86_n_0\
    );
\channel_1_dutycycle_o_reg[11]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_1_dutycycle_o_reg[11]_i_28_n_0\,
      CO(3 downto 0) => \NLW_channel_1_dutycycle_o_reg[11]_i_7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_channel_1_dutycycle_o_reg[11]_i_7_O_UNCONNECTED\(3 downto 1),
      O(0) => \channel_1_dutycycle_o_reg[11]_i_7_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \channel_1_dutycycle_o[11]_i_29_n_0\
    );
\channel_1_dutycycle_o_reg[11]_i_78\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_1_dutycycle_o_reg[11]_i_78_n_0\,
      CO(2) => \channel_1_dutycycle_o_reg[11]_i_78_n_1\,
      CO(1) => \channel_1_dutycycle_o_reg[11]_i_78_n_2\,
      CO(0) => \channel_1_dutycycle_o_reg[11]_i_78_n_3\,
      CYINIT => '0',
      DI(3) => \channel_1_dutycycle_o[11]_i_102_n_0\,
      DI(2) => \channel_1_dutycycle_o[11]_i_103_n_0\,
      DI(1) => \channel_1_dutycycle_o[11]_i_104_n_0\,
      DI(0) => '0',
      O(3) => \channel_1_dutycycle_o_reg[11]_i_78_n_4\,
      O(2) => \channel_1_dutycycle_o_reg[11]_i_78_n_5\,
      O(1) => \channel_1_dutycycle_o_reg[11]_i_78_n_6\,
      O(0) => \channel_1_dutycycle_o_reg[11]_i_78_n_7\,
      S(3) => \channel_1_dutycycle_o[11]_i_105_n_0\,
      S(2) => \channel_1_dutycycle_o[11]_i_106_n_0\,
      S(1) => \channel_1_dutycycle_o[11]_i_107_n_0\,
      S(0) => \channel_1_dutycycle_o[11]_i_108_n_0\
    );
\channel_1_dutycycle_o_reg[1]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_1_dutycycle_o_reg[1]_i_23_n_0\,
      CO(2) => \channel_1_dutycycle_o_reg[1]_i_23_n_1\,
      CO(1) => \channel_1_dutycycle_o_reg[1]_i_23_n_2\,
      CO(0) => \channel_1_dutycycle_o_reg[1]_i_23_n_3\,
      CYINIT => '0',
      DI(3) => U0_n_0,
      DI(2) => U0_n_1,
      DI(1) => U0_n_2,
      DI(0) => U0_n_3,
      O(3 downto 0) => \NLW_channel_1_dutycycle_o_reg[1]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_1_dutycycle_o[1]_i_48_n_0\,
      S(2) => \channel_1_dutycycle_o[1]_i_49_n_0\,
      S(1) => \channel_1_dutycycle_o[1]_i_50_n_0\,
      S(0) => \channel_1_dutycycle_o[1]_i_51_n_0\
    );
\channel_2_dutycycle_o[11]_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_45,
      I1 => U0_n_41,
      I2 => U0_n_42,
      O => \channel_2_dutycycle_o[11]_i_102_n_0\
    );
\channel_2_dutycycle_o[11]_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_41,
      I1 => U0_n_45,
      I2 => U0_n_42,
      O => \channel_2_dutycycle_o[11]_i_103_n_0\
    );
\channel_2_dutycycle_o[11]_i_104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => U0_n_44,
      I1 => U0_n_41,
      O => \channel_2_dutycycle_o[11]_i_104_n_0\
    );
\channel_2_dutycycle_o[11]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_42,
      I1 => U0_n_41,
      I2 => U0_n_45,
      I3 => U0_n_40,
      I4 => U0_n_44,
      I5 => U0_n_49,
      O => \channel_2_dutycycle_o[11]_i_105_n_0\
    );
\channel_2_dutycycle_o[11]_i_106\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => U0_n_41,
      I1 => U0_n_45,
      I2 => U0_n_42,
      I3 => U0_n_40,
      I4 => U0_n_43,
      O => \channel_2_dutycycle_o[11]_i_106_n_0\
    );
\channel_2_dutycycle_o[11]_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => U0_n_41,
      I1 => U0_n_44,
      I2 => U0_n_40,
      I3 => U0_n_43,
      O => \channel_2_dutycycle_o[11]_i_107_n_0\
    );
\channel_2_dutycycle_o[11]_i_108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_44,
      I1 => U0_n_41,
      O => \channel_2_dutycycle_o[11]_i_108_n_0\
    );
\channel_2_dutycycle_o[11]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => U0_n_50,
      I1 => U0_n_46,
      I2 => U0_n_51,
      O => \channel_2_dutycycle_o[11]_i_29_n_0\
    );
\channel_2_dutycycle_o[11]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => U0_n_47,
      I1 => U0_n_51,
      O => \channel_2_dutycycle_o[11]_i_48_n_0\
    );
\channel_2_dutycycle_o[11]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => U0_n_48,
      I1 => U0_n_46,
      O => \channel_2_dutycycle_o[11]_i_49_n_0\
    );
\channel_2_dutycycle_o[11]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_47,
      I1 => U0_n_49,
      I2 => U0_n_50,
      O => \channel_2_dutycycle_o[11]_i_50_n_0\
    );
\channel_2_dutycycle_o[11]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_48,
      I1 => U0_n_42,
      I2 => U0_n_51,
      O => \channel_2_dutycycle_o[11]_i_51_n_0\
    );
\channel_2_dutycycle_o[11]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => U0_n_51,
      I1 => U0_n_47,
      I2 => U0_n_50,
      I3 => U0_n_46,
      O => \channel_2_dutycycle_o[11]_i_52_n_0\
    );
\channel_2_dutycycle_o[11]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => U0_n_46,
      I1 => U0_n_48,
      I2 => U0_n_51,
      I3 => U0_n_47,
      O => \channel_2_dutycycle_o[11]_i_53_n_0\
    );
\channel_2_dutycycle_o[11]_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => U0_n_50,
      I1 => U0_n_49,
      I2 => U0_n_47,
      I3 => U0_n_46,
      I4 => U0_n_48,
      O => \channel_2_dutycycle_o[11]_i_54_n_0\
    );
\channel_2_dutycycle_o[11]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_51,
      I1 => U0_n_42,
      I2 => U0_n_48,
      I3 => U0_n_49,
      I4 => U0_n_47,
      I5 => U0_n_50,
      O => \channel_2_dutycycle_o[11]_i_55_n_0\
    );
\channel_2_dutycycle_o[11]_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_49,
      I1 => U0_n_43,
      I2 => U0_n_46,
      O => \channel_2_dutycycle_o[11]_i_79_n_0\
    );
\channel_2_dutycycle_o[11]_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_42,
      I1 => U0_n_44,
      I2 => U0_n_47,
      O => \channel_2_dutycycle_o[11]_i_80_n_0\
    );
\channel_2_dutycycle_o[11]_i_81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_43,
      I1 => U0_n_45,
      I2 => U0_n_48,
      O => \channel_2_dutycycle_o[11]_i_81_n_0\
    );
\channel_2_dutycycle_o[11]_i_82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_44,
      I1 => U0_n_40,
      I2 => U0_n_49,
      O => \channel_2_dutycycle_o[11]_i_82_n_0\
    );
\channel_2_dutycycle_o[11]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_46,
      I1 => U0_n_43,
      I2 => U0_n_49,
      I3 => U0_n_42,
      I4 => U0_n_48,
      I5 => U0_n_51,
      O => \channel_2_dutycycle_o[11]_i_83_n_0\
    );
\channel_2_dutycycle_o[11]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_47,
      I1 => U0_n_44,
      I2 => U0_n_42,
      I3 => U0_n_43,
      I4 => U0_n_49,
      I5 => U0_n_46,
      O => \channel_2_dutycycle_o[11]_i_84_n_0\
    );
\channel_2_dutycycle_o[11]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_48,
      I1 => U0_n_45,
      I2 => U0_n_43,
      I3 => U0_n_44,
      I4 => U0_n_42,
      I5 => U0_n_47,
      O => \channel_2_dutycycle_o[11]_i_85_n_0\
    );
\channel_2_dutycycle_o[11]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_49,
      I1 => U0_n_40,
      I2 => U0_n_44,
      I3 => U0_n_45,
      I4 => U0_n_43,
      I5 => U0_n_48,
      O => \channel_2_dutycycle_o[11]_i_86_n_0\
    );
\channel_2_dutycycle_o[1]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_30,
      I1 => U0_n_37,
      O => \channel_2_dutycycle_o[1]_i_27_n_0\
    );
\channel_2_dutycycle_o[1]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_31,
      I1 => U0_n_38,
      O => \channel_2_dutycycle_o[1]_i_28_n_0\
    );
\channel_2_dutycycle_o[1]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_32,
      I1 => U0_n_39,
      O => \channel_2_dutycycle_o[1]_i_29_n_0\
    );
\channel_2_dutycycle_o[1]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_26,
      I1 => U0_n_33,
      O => \channel_2_dutycycle_o[1]_i_48_n_0\
    );
\channel_2_dutycycle_o[1]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_27,
      I1 => U0_n_34,
      O => \channel_2_dutycycle_o[1]_i_49_n_0\
    );
\channel_2_dutycycle_o[1]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_28,
      I1 => U0_n_35,
      O => \channel_2_dutycycle_o[1]_i_50_n_0\
    );
\channel_2_dutycycle_o[1]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_29,
      I1 => U0_n_36,
      O => \channel_2_dutycycle_o[1]_i_51_n_0\
    );
\channel_2_dutycycle_o_reg[11]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o_reg[11]_i_47_n_0\,
      CO(3) => \channel_2_dutycycle_o_reg[11]_i_28_n_0\,
      CO(2) => \channel_2_dutycycle_o_reg[11]_i_28_n_1\,
      CO(1) => \channel_2_dutycycle_o_reg[11]_i_28_n_2\,
      CO(0) => \channel_2_dutycycle_o_reg[11]_i_28_n_3\,
      CYINIT => '0',
      DI(3) => \channel_2_dutycycle_o[11]_i_48_n_0\,
      DI(2) => \channel_2_dutycycle_o[11]_i_49_n_0\,
      DI(1) => \channel_2_dutycycle_o[11]_i_50_n_0\,
      DI(0) => \channel_2_dutycycle_o[11]_i_51_n_0\,
      O(3) => \channel_2_dutycycle_o_reg[11]_i_28_n_4\,
      O(2) => \channel_2_dutycycle_o_reg[11]_i_28_n_5\,
      O(1) => \channel_2_dutycycle_o_reg[11]_i_28_n_6\,
      O(0) => \channel_2_dutycycle_o_reg[11]_i_28_n_7\,
      S(3) => \channel_2_dutycycle_o[11]_i_52_n_0\,
      S(2) => \channel_2_dutycycle_o[11]_i_53_n_0\,
      S(1) => \channel_2_dutycycle_o[11]_i_54_n_0\,
      S(0) => \channel_2_dutycycle_o[11]_i_55_n_0\
    );
\channel_2_dutycycle_o_reg[11]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o_reg[11]_i_78_n_0\,
      CO(3) => \channel_2_dutycycle_o_reg[11]_i_47_n_0\,
      CO(2) => \channel_2_dutycycle_o_reg[11]_i_47_n_1\,
      CO(1) => \channel_2_dutycycle_o_reg[11]_i_47_n_2\,
      CO(0) => \channel_2_dutycycle_o_reg[11]_i_47_n_3\,
      CYINIT => '0',
      DI(3) => \channel_2_dutycycle_o[11]_i_79_n_0\,
      DI(2) => \channel_2_dutycycle_o[11]_i_80_n_0\,
      DI(1) => \channel_2_dutycycle_o[11]_i_81_n_0\,
      DI(0) => \channel_2_dutycycle_o[11]_i_82_n_0\,
      O(3) => \channel_2_dutycycle_o_reg[11]_i_47_n_4\,
      O(2) => \channel_2_dutycycle_o_reg[11]_i_47_n_5\,
      O(1) => \channel_2_dutycycle_o_reg[11]_i_47_n_6\,
      O(0) => \channel_2_dutycycle_o_reg[11]_i_47_n_7\,
      S(3) => \channel_2_dutycycle_o[11]_i_83_n_0\,
      S(2) => \channel_2_dutycycle_o[11]_i_84_n_0\,
      S(1) => \channel_2_dutycycle_o[11]_i_85_n_0\,
      S(0) => \channel_2_dutycycle_o[11]_i_86_n_0\
    );
\channel_2_dutycycle_o_reg[11]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_2_dutycycle_o_reg[11]_i_28_n_0\,
      CO(3 downto 0) => \NLW_channel_2_dutycycle_o_reg[11]_i_7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_channel_2_dutycycle_o_reg[11]_i_7_O_UNCONNECTED\(3 downto 1),
      O(0) => \channel_2_dutycycle_o_reg[11]_i_7_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \channel_2_dutycycle_o[11]_i_29_n_0\
    );
\channel_2_dutycycle_o_reg[11]_i_78\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_2_dutycycle_o_reg[11]_i_78_n_0\,
      CO(2) => \channel_2_dutycycle_o_reg[11]_i_78_n_1\,
      CO(1) => \channel_2_dutycycle_o_reg[11]_i_78_n_2\,
      CO(0) => \channel_2_dutycycle_o_reg[11]_i_78_n_3\,
      CYINIT => '0',
      DI(3) => \channel_2_dutycycle_o[11]_i_102_n_0\,
      DI(2) => \channel_2_dutycycle_o[11]_i_103_n_0\,
      DI(1) => \channel_2_dutycycle_o[11]_i_104_n_0\,
      DI(0) => '0',
      O(3) => \channel_2_dutycycle_o_reg[11]_i_78_n_4\,
      O(2) => \channel_2_dutycycle_o_reg[11]_i_78_n_5\,
      O(1) => \channel_2_dutycycle_o_reg[11]_i_78_n_6\,
      O(0) => \channel_2_dutycycle_o_reg[11]_i_78_n_7\,
      S(3) => \channel_2_dutycycle_o[11]_i_105_n_0\,
      S(2) => \channel_2_dutycycle_o[11]_i_106_n_0\,
      S(1) => \channel_2_dutycycle_o[11]_i_107_n_0\,
      S(0) => \channel_2_dutycycle_o[11]_i_108_n_0\
    );
\channel_2_dutycycle_o_reg[1]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_2_dutycycle_o_reg[1]_i_23_n_0\,
      CO(2) => \channel_2_dutycycle_o_reg[1]_i_23_n_1\,
      CO(1) => \channel_2_dutycycle_o_reg[1]_i_23_n_2\,
      CO(0) => \channel_2_dutycycle_o_reg[1]_i_23_n_3\,
      CYINIT => '0',
      DI(3) => U0_n_26,
      DI(2) => U0_n_27,
      DI(1) => U0_n_28,
      DI(0) => U0_n_29,
      O(3 downto 0) => \NLW_channel_2_dutycycle_o_reg[1]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_2_dutycycle_o[1]_i_48_n_0\,
      S(2) => \channel_2_dutycycle_o[1]_i_49_n_0\,
      S(1) => \channel_2_dutycycle_o[1]_i_50_n_0\,
      S(0) => \channel_2_dutycycle_o[1]_i_51_n_0\
    );
\channel_3_dutycycle_o[11]_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_71,
      I1 => U0_n_67,
      I2 => U0_n_68,
      O => \channel_3_dutycycle_o[11]_i_102_n_0\
    );
\channel_3_dutycycle_o[11]_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_67,
      I1 => U0_n_71,
      I2 => U0_n_68,
      O => \channel_3_dutycycle_o[11]_i_103_n_0\
    );
\channel_3_dutycycle_o[11]_i_104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => U0_n_70,
      I1 => U0_n_67,
      O => \channel_3_dutycycle_o[11]_i_104_n_0\
    );
\channel_3_dutycycle_o[11]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_68,
      I1 => U0_n_67,
      I2 => U0_n_71,
      I3 => U0_n_66,
      I4 => U0_n_70,
      I5 => U0_n_75,
      O => \channel_3_dutycycle_o[11]_i_105_n_0\
    );
\channel_3_dutycycle_o[11]_i_106\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => U0_n_67,
      I1 => U0_n_71,
      I2 => U0_n_68,
      I3 => U0_n_66,
      I4 => U0_n_69,
      O => \channel_3_dutycycle_o[11]_i_106_n_0\
    );
\channel_3_dutycycle_o[11]_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => U0_n_67,
      I1 => U0_n_70,
      I2 => U0_n_66,
      I3 => U0_n_69,
      O => \channel_3_dutycycle_o[11]_i_107_n_0\
    );
\channel_3_dutycycle_o[11]_i_108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_70,
      I1 => U0_n_67,
      O => \channel_3_dutycycle_o[11]_i_108_n_0\
    );
\channel_3_dutycycle_o[11]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => U0_n_76,
      I1 => U0_n_72,
      I2 => U0_n_77,
      O => \channel_3_dutycycle_o[11]_i_29_n_0\
    );
\channel_3_dutycycle_o[11]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => U0_n_73,
      I1 => U0_n_77,
      O => \channel_3_dutycycle_o[11]_i_48_n_0\
    );
\channel_3_dutycycle_o[11]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => U0_n_74,
      I1 => U0_n_72,
      O => \channel_3_dutycycle_o[11]_i_49_n_0\
    );
\channel_3_dutycycle_o[11]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_73,
      I1 => U0_n_75,
      I2 => U0_n_76,
      O => \channel_3_dutycycle_o[11]_i_50_n_0\
    );
\channel_3_dutycycle_o[11]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_74,
      I1 => U0_n_68,
      I2 => U0_n_77,
      O => \channel_3_dutycycle_o[11]_i_51_n_0\
    );
\channel_3_dutycycle_o[11]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => U0_n_77,
      I1 => U0_n_73,
      I2 => U0_n_76,
      I3 => U0_n_72,
      O => \channel_3_dutycycle_o[11]_i_52_n_0\
    );
\channel_3_dutycycle_o[11]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => U0_n_72,
      I1 => U0_n_74,
      I2 => U0_n_77,
      I3 => U0_n_73,
      O => \channel_3_dutycycle_o[11]_i_53_n_0\
    );
\channel_3_dutycycle_o[11]_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => U0_n_76,
      I1 => U0_n_75,
      I2 => U0_n_73,
      I3 => U0_n_72,
      I4 => U0_n_74,
      O => \channel_3_dutycycle_o[11]_i_54_n_0\
    );
\channel_3_dutycycle_o[11]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_77,
      I1 => U0_n_68,
      I2 => U0_n_74,
      I3 => U0_n_75,
      I4 => U0_n_73,
      I5 => U0_n_76,
      O => \channel_3_dutycycle_o[11]_i_55_n_0\
    );
\channel_3_dutycycle_o[11]_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_75,
      I1 => U0_n_69,
      I2 => U0_n_72,
      O => \channel_3_dutycycle_o[11]_i_79_n_0\
    );
\channel_3_dutycycle_o[11]_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_68,
      I1 => U0_n_70,
      I2 => U0_n_73,
      O => \channel_3_dutycycle_o[11]_i_80_n_0\
    );
\channel_3_dutycycle_o[11]_i_81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_69,
      I1 => U0_n_71,
      I2 => U0_n_74,
      O => \channel_3_dutycycle_o[11]_i_81_n_0\
    );
\channel_3_dutycycle_o[11]_i_82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_70,
      I1 => U0_n_66,
      I2 => U0_n_75,
      O => \channel_3_dutycycle_o[11]_i_82_n_0\
    );
\channel_3_dutycycle_o[11]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_72,
      I1 => U0_n_69,
      I2 => U0_n_75,
      I3 => U0_n_68,
      I4 => U0_n_74,
      I5 => U0_n_77,
      O => \channel_3_dutycycle_o[11]_i_83_n_0\
    );
\channel_3_dutycycle_o[11]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_73,
      I1 => U0_n_70,
      I2 => U0_n_68,
      I3 => U0_n_69,
      I4 => U0_n_75,
      I5 => U0_n_72,
      O => \channel_3_dutycycle_o[11]_i_84_n_0\
    );
\channel_3_dutycycle_o[11]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_74,
      I1 => U0_n_71,
      I2 => U0_n_69,
      I3 => U0_n_70,
      I4 => U0_n_68,
      I5 => U0_n_73,
      O => \channel_3_dutycycle_o[11]_i_85_n_0\
    );
\channel_3_dutycycle_o[11]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_75,
      I1 => U0_n_66,
      I2 => U0_n_70,
      I3 => U0_n_71,
      I4 => U0_n_69,
      I5 => U0_n_74,
      O => \channel_3_dutycycle_o[11]_i_86_n_0\
    );
\channel_3_dutycycle_o[1]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_56,
      I1 => U0_n_63,
      O => \channel_3_dutycycle_o[1]_i_27_n_0\
    );
\channel_3_dutycycle_o[1]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_57,
      I1 => U0_n_64,
      O => \channel_3_dutycycle_o[1]_i_28_n_0\
    );
\channel_3_dutycycle_o[1]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_58,
      I1 => U0_n_65,
      O => \channel_3_dutycycle_o[1]_i_29_n_0\
    );
\channel_3_dutycycle_o[1]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_52,
      I1 => U0_n_59,
      O => \channel_3_dutycycle_o[1]_i_48_n_0\
    );
\channel_3_dutycycle_o[1]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_53,
      I1 => U0_n_60,
      O => \channel_3_dutycycle_o[1]_i_49_n_0\
    );
\channel_3_dutycycle_o[1]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_54,
      I1 => U0_n_61,
      O => \channel_3_dutycycle_o[1]_i_50_n_0\
    );
\channel_3_dutycycle_o[1]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_55,
      I1 => U0_n_62,
      O => \channel_3_dutycycle_o[1]_i_51_n_0\
    );
\channel_3_dutycycle_o_reg[11]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o_reg[11]_i_47_n_0\,
      CO(3) => \channel_3_dutycycle_o_reg[11]_i_28_n_0\,
      CO(2) => \channel_3_dutycycle_o_reg[11]_i_28_n_1\,
      CO(1) => \channel_3_dutycycle_o_reg[11]_i_28_n_2\,
      CO(0) => \channel_3_dutycycle_o_reg[11]_i_28_n_3\,
      CYINIT => '0',
      DI(3) => \channel_3_dutycycle_o[11]_i_48_n_0\,
      DI(2) => \channel_3_dutycycle_o[11]_i_49_n_0\,
      DI(1) => \channel_3_dutycycle_o[11]_i_50_n_0\,
      DI(0) => \channel_3_dutycycle_o[11]_i_51_n_0\,
      O(3) => \channel_3_dutycycle_o_reg[11]_i_28_n_4\,
      O(2) => \channel_3_dutycycle_o_reg[11]_i_28_n_5\,
      O(1) => \channel_3_dutycycle_o_reg[11]_i_28_n_6\,
      O(0) => \channel_3_dutycycle_o_reg[11]_i_28_n_7\,
      S(3) => \channel_3_dutycycle_o[11]_i_52_n_0\,
      S(2) => \channel_3_dutycycle_o[11]_i_53_n_0\,
      S(1) => \channel_3_dutycycle_o[11]_i_54_n_0\,
      S(0) => \channel_3_dutycycle_o[11]_i_55_n_0\
    );
\channel_3_dutycycle_o_reg[11]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o_reg[11]_i_78_n_0\,
      CO(3) => \channel_3_dutycycle_o_reg[11]_i_47_n_0\,
      CO(2) => \channel_3_dutycycle_o_reg[11]_i_47_n_1\,
      CO(1) => \channel_3_dutycycle_o_reg[11]_i_47_n_2\,
      CO(0) => \channel_3_dutycycle_o_reg[11]_i_47_n_3\,
      CYINIT => '0',
      DI(3) => \channel_3_dutycycle_o[11]_i_79_n_0\,
      DI(2) => \channel_3_dutycycle_o[11]_i_80_n_0\,
      DI(1) => \channel_3_dutycycle_o[11]_i_81_n_0\,
      DI(0) => \channel_3_dutycycle_o[11]_i_82_n_0\,
      O(3) => \channel_3_dutycycle_o_reg[11]_i_47_n_4\,
      O(2) => \channel_3_dutycycle_o_reg[11]_i_47_n_5\,
      O(1) => \channel_3_dutycycle_o_reg[11]_i_47_n_6\,
      O(0) => \channel_3_dutycycle_o_reg[11]_i_47_n_7\,
      S(3) => \channel_3_dutycycle_o[11]_i_83_n_0\,
      S(2) => \channel_3_dutycycle_o[11]_i_84_n_0\,
      S(1) => \channel_3_dutycycle_o[11]_i_85_n_0\,
      S(0) => \channel_3_dutycycle_o[11]_i_86_n_0\
    );
\channel_3_dutycycle_o_reg[11]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_3_dutycycle_o_reg[11]_i_28_n_0\,
      CO(3 downto 0) => \NLW_channel_3_dutycycle_o_reg[11]_i_7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_channel_3_dutycycle_o_reg[11]_i_7_O_UNCONNECTED\(3 downto 1),
      O(0) => \channel_3_dutycycle_o_reg[11]_i_7_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \channel_3_dutycycle_o[11]_i_29_n_0\
    );
\channel_3_dutycycle_o_reg[11]_i_78\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_3_dutycycle_o_reg[11]_i_78_n_0\,
      CO(2) => \channel_3_dutycycle_o_reg[11]_i_78_n_1\,
      CO(1) => \channel_3_dutycycle_o_reg[11]_i_78_n_2\,
      CO(0) => \channel_3_dutycycle_o_reg[11]_i_78_n_3\,
      CYINIT => '0',
      DI(3) => \channel_3_dutycycle_o[11]_i_102_n_0\,
      DI(2) => \channel_3_dutycycle_o[11]_i_103_n_0\,
      DI(1) => \channel_3_dutycycle_o[11]_i_104_n_0\,
      DI(0) => '0',
      O(3) => \channel_3_dutycycle_o_reg[11]_i_78_n_4\,
      O(2) => \channel_3_dutycycle_o_reg[11]_i_78_n_5\,
      O(1) => \channel_3_dutycycle_o_reg[11]_i_78_n_6\,
      O(0) => \channel_3_dutycycle_o_reg[11]_i_78_n_7\,
      S(3) => \channel_3_dutycycle_o[11]_i_105_n_0\,
      S(2) => \channel_3_dutycycle_o[11]_i_106_n_0\,
      S(1) => \channel_3_dutycycle_o[11]_i_107_n_0\,
      S(0) => \channel_3_dutycycle_o[11]_i_108_n_0\
    );
\channel_3_dutycycle_o_reg[1]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_3_dutycycle_o_reg[1]_i_23_n_0\,
      CO(2) => \channel_3_dutycycle_o_reg[1]_i_23_n_1\,
      CO(1) => \channel_3_dutycycle_o_reg[1]_i_23_n_2\,
      CO(0) => \channel_3_dutycycle_o_reg[1]_i_23_n_3\,
      CYINIT => '0',
      DI(3) => U0_n_52,
      DI(2) => U0_n_53,
      DI(1) => U0_n_54,
      DI(0) => U0_n_55,
      O(3 downto 0) => \NLW_channel_3_dutycycle_o_reg[1]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_3_dutycycle_o[1]_i_48_n_0\,
      S(2) => \channel_3_dutycycle_o[1]_i_49_n_0\,
      S(1) => \channel_3_dutycycle_o[1]_i_50_n_0\,
      S(0) => \channel_3_dutycycle_o[1]_i_51_n_0\
    );
\channel_4_dutycycle_o[11]_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_97,
      I1 => U0_n_93,
      I2 => U0_n_94,
      O => \channel_4_dutycycle_o[11]_i_102_n_0\
    );
\channel_4_dutycycle_o[11]_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_93,
      I1 => U0_n_97,
      I2 => U0_n_94,
      O => \channel_4_dutycycle_o[11]_i_103_n_0\
    );
\channel_4_dutycycle_o[11]_i_104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => U0_n_96,
      I1 => U0_n_93,
      O => \channel_4_dutycycle_o[11]_i_104_n_0\
    );
\channel_4_dutycycle_o[11]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_94,
      I1 => U0_n_93,
      I2 => U0_n_97,
      I3 => U0_n_92,
      I4 => U0_n_96,
      I5 => U0_n_101,
      O => \channel_4_dutycycle_o[11]_i_105_n_0\
    );
\channel_4_dutycycle_o[11]_i_106\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => U0_n_93,
      I1 => U0_n_97,
      I2 => U0_n_94,
      I3 => U0_n_92,
      I4 => U0_n_95,
      O => \channel_4_dutycycle_o[11]_i_106_n_0\
    );
\channel_4_dutycycle_o[11]_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => U0_n_93,
      I1 => U0_n_96,
      I2 => U0_n_92,
      I3 => U0_n_95,
      O => \channel_4_dutycycle_o[11]_i_107_n_0\
    );
\channel_4_dutycycle_o[11]_i_108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_96,
      I1 => U0_n_93,
      O => \channel_4_dutycycle_o[11]_i_108_n_0\
    );
\channel_4_dutycycle_o[11]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => U0_n_102,
      I1 => U0_n_98,
      I2 => U0_n_103,
      O => \channel_4_dutycycle_o[11]_i_29_n_0\
    );
\channel_4_dutycycle_o[11]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => U0_n_99,
      I1 => U0_n_103,
      O => \channel_4_dutycycle_o[11]_i_48_n_0\
    );
\channel_4_dutycycle_o[11]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => U0_n_100,
      I1 => U0_n_98,
      O => \channel_4_dutycycle_o[11]_i_49_n_0\
    );
\channel_4_dutycycle_o[11]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_99,
      I1 => U0_n_101,
      I2 => U0_n_102,
      O => \channel_4_dutycycle_o[11]_i_50_n_0\
    );
\channel_4_dutycycle_o[11]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_100,
      I1 => U0_n_94,
      I2 => U0_n_103,
      O => \channel_4_dutycycle_o[11]_i_51_n_0\
    );
\channel_4_dutycycle_o[11]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => U0_n_103,
      I1 => U0_n_99,
      I2 => U0_n_102,
      I3 => U0_n_98,
      O => \channel_4_dutycycle_o[11]_i_52_n_0\
    );
\channel_4_dutycycle_o[11]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => U0_n_98,
      I1 => U0_n_100,
      I2 => U0_n_103,
      I3 => U0_n_99,
      O => \channel_4_dutycycle_o[11]_i_53_n_0\
    );
\channel_4_dutycycle_o[11]_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => U0_n_102,
      I1 => U0_n_101,
      I2 => U0_n_99,
      I3 => U0_n_98,
      I4 => U0_n_100,
      O => \channel_4_dutycycle_o[11]_i_54_n_0\
    );
\channel_4_dutycycle_o[11]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_103,
      I1 => U0_n_94,
      I2 => U0_n_100,
      I3 => U0_n_101,
      I4 => U0_n_99,
      I5 => U0_n_102,
      O => \channel_4_dutycycle_o[11]_i_55_n_0\
    );
\channel_4_dutycycle_o[11]_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_101,
      I1 => U0_n_95,
      I2 => U0_n_98,
      O => \channel_4_dutycycle_o[11]_i_79_n_0\
    );
\channel_4_dutycycle_o[11]_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_94,
      I1 => U0_n_96,
      I2 => U0_n_99,
      O => \channel_4_dutycycle_o[11]_i_80_n_0\
    );
\channel_4_dutycycle_o[11]_i_81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_95,
      I1 => U0_n_97,
      I2 => U0_n_100,
      O => \channel_4_dutycycle_o[11]_i_81_n_0\
    );
\channel_4_dutycycle_o[11]_i_82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_96,
      I1 => U0_n_92,
      I2 => U0_n_101,
      O => \channel_4_dutycycle_o[11]_i_82_n_0\
    );
\channel_4_dutycycle_o[11]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_98,
      I1 => U0_n_95,
      I2 => U0_n_101,
      I3 => U0_n_94,
      I4 => U0_n_100,
      I5 => U0_n_103,
      O => \channel_4_dutycycle_o[11]_i_83_n_0\
    );
\channel_4_dutycycle_o[11]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_99,
      I1 => U0_n_96,
      I2 => U0_n_94,
      I3 => U0_n_95,
      I4 => U0_n_101,
      I5 => U0_n_98,
      O => \channel_4_dutycycle_o[11]_i_84_n_0\
    );
\channel_4_dutycycle_o[11]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_100,
      I1 => U0_n_97,
      I2 => U0_n_95,
      I3 => U0_n_96,
      I4 => U0_n_94,
      I5 => U0_n_99,
      O => \channel_4_dutycycle_o[11]_i_85_n_0\
    );
\channel_4_dutycycle_o[11]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_101,
      I1 => U0_n_92,
      I2 => U0_n_96,
      I3 => U0_n_97,
      I4 => U0_n_95,
      I5 => U0_n_100,
      O => \channel_4_dutycycle_o[11]_i_86_n_0\
    );
\channel_4_dutycycle_o[1]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_82,
      I1 => U0_n_89,
      O => \channel_4_dutycycle_o[1]_i_27_n_0\
    );
\channel_4_dutycycle_o[1]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_83,
      I1 => U0_n_90,
      O => \channel_4_dutycycle_o[1]_i_28_n_0\
    );
\channel_4_dutycycle_o[1]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_84,
      I1 => U0_n_91,
      O => \channel_4_dutycycle_o[1]_i_29_n_0\
    );
\channel_4_dutycycle_o[1]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_78,
      I1 => U0_n_85,
      O => \channel_4_dutycycle_o[1]_i_48_n_0\
    );
\channel_4_dutycycle_o[1]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_79,
      I1 => U0_n_86,
      O => \channel_4_dutycycle_o[1]_i_49_n_0\
    );
\channel_4_dutycycle_o[1]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_80,
      I1 => U0_n_87,
      O => \channel_4_dutycycle_o[1]_i_50_n_0\
    );
\channel_4_dutycycle_o[1]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_81,
      I1 => U0_n_88,
      O => \channel_4_dutycycle_o[1]_i_51_n_0\
    );
\channel_4_dutycycle_o_reg[11]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o_reg[11]_i_47_n_0\,
      CO(3) => \channel_4_dutycycle_o_reg[11]_i_28_n_0\,
      CO(2) => \channel_4_dutycycle_o_reg[11]_i_28_n_1\,
      CO(1) => \channel_4_dutycycle_o_reg[11]_i_28_n_2\,
      CO(0) => \channel_4_dutycycle_o_reg[11]_i_28_n_3\,
      CYINIT => '0',
      DI(3) => \channel_4_dutycycle_o[11]_i_48_n_0\,
      DI(2) => \channel_4_dutycycle_o[11]_i_49_n_0\,
      DI(1) => \channel_4_dutycycle_o[11]_i_50_n_0\,
      DI(0) => \channel_4_dutycycle_o[11]_i_51_n_0\,
      O(3) => \channel_4_dutycycle_o_reg[11]_i_28_n_4\,
      O(2) => \channel_4_dutycycle_o_reg[11]_i_28_n_5\,
      O(1) => \channel_4_dutycycle_o_reg[11]_i_28_n_6\,
      O(0) => \channel_4_dutycycle_o_reg[11]_i_28_n_7\,
      S(3) => \channel_4_dutycycle_o[11]_i_52_n_0\,
      S(2) => \channel_4_dutycycle_o[11]_i_53_n_0\,
      S(1) => \channel_4_dutycycle_o[11]_i_54_n_0\,
      S(0) => \channel_4_dutycycle_o[11]_i_55_n_0\
    );
\channel_4_dutycycle_o_reg[11]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o_reg[11]_i_78_n_0\,
      CO(3) => \channel_4_dutycycle_o_reg[11]_i_47_n_0\,
      CO(2) => \channel_4_dutycycle_o_reg[11]_i_47_n_1\,
      CO(1) => \channel_4_dutycycle_o_reg[11]_i_47_n_2\,
      CO(0) => \channel_4_dutycycle_o_reg[11]_i_47_n_3\,
      CYINIT => '0',
      DI(3) => \channel_4_dutycycle_o[11]_i_79_n_0\,
      DI(2) => \channel_4_dutycycle_o[11]_i_80_n_0\,
      DI(1) => \channel_4_dutycycle_o[11]_i_81_n_0\,
      DI(0) => \channel_4_dutycycle_o[11]_i_82_n_0\,
      O(3) => \channel_4_dutycycle_o_reg[11]_i_47_n_4\,
      O(2) => \channel_4_dutycycle_o_reg[11]_i_47_n_5\,
      O(1) => \channel_4_dutycycle_o_reg[11]_i_47_n_6\,
      O(0) => \channel_4_dutycycle_o_reg[11]_i_47_n_7\,
      S(3) => \channel_4_dutycycle_o[11]_i_83_n_0\,
      S(2) => \channel_4_dutycycle_o[11]_i_84_n_0\,
      S(1) => \channel_4_dutycycle_o[11]_i_85_n_0\,
      S(0) => \channel_4_dutycycle_o[11]_i_86_n_0\
    );
\channel_4_dutycycle_o_reg[11]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_4_dutycycle_o_reg[11]_i_28_n_0\,
      CO(3 downto 0) => \NLW_channel_4_dutycycle_o_reg[11]_i_7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_channel_4_dutycycle_o_reg[11]_i_7_O_UNCONNECTED\(3 downto 1),
      O(0) => \channel_4_dutycycle_o_reg[11]_i_7_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \channel_4_dutycycle_o[11]_i_29_n_0\
    );
\channel_4_dutycycle_o_reg[11]_i_78\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_4_dutycycle_o_reg[11]_i_78_n_0\,
      CO(2) => \channel_4_dutycycle_o_reg[11]_i_78_n_1\,
      CO(1) => \channel_4_dutycycle_o_reg[11]_i_78_n_2\,
      CO(0) => \channel_4_dutycycle_o_reg[11]_i_78_n_3\,
      CYINIT => '0',
      DI(3) => \channel_4_dutycycle_o[11]_i_102_n_0\,
      DI(2) => \channel_4_dutycycle_o[11]_i_103_n_0\,
      DI(1) => \channel_4_dutycycle_o[11]_i_104_n_0\,
      DI(0) => '0',
      O(3) => \channel_4_dutycycle_o_reg[11]_i_78_n_4\,
      O(2) => \channel_4_dutycycle_o_reg[11]_i_78_n_5\,
      O(1) => \channel_4_dutycycle_o_reg[11]_i_78_n_6\,
      O(0) => \channel_4_dutycycle_o_reg[11]_i_78_n_7\,
      S(3) => \channel_4_dutycycle_o[11]_i_105_n_0\,
      S(2) => \channel_4_dutycycle_o[11]_i_106_n_0\,
      S(1) => \channel_4_dutycycle_o[11]_i_107_n_0\,
      S(0) => \channel_4_dutycycle_o[11]_i_108_n_0\
    );
\channel_4_dutycycle_o_reg[1]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_4_dutycycle_o_reg[1]_i_23_n_0\,
      CO(2) => \channel_4_dutycycle_o_reg[1]_i_23_n_1\,
      CO(1) => \channel_4_dutycycle_o_reg[1]_i_23_n_2\,
      CO(0) => \channel_4_dutycycle_o_reg[1]_i_23_n_3\,
      CYINIT => '0',
      DI(3) => U0_n_78,
      DI(2) => U0_n_79,
      DI(1) => U0_n_80,
      DI(0) => U0_n_81,
      O(3 downto 0) => \NLW_channel_4_dutycycle_o_reg[1]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_4_dutycycle_o[1]_i_48_n_0\,
      S(2) => \channel_4_dutycycle_o[1]_i_49_n_0\,
      S(1) => \channel_4_dutycycle_o[1]_i_50_n_0\,
      S(0) => \channel_4_dutycycle_o[1]_i_51_n_0\
    );
\channel_5_dutycycle_o[11]_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_123,
      I1 => U0_n_119,
      I2 => U0_n_120,
      O => \channel_5_dutycycle_o[11]_i_102_n_0\
    );
\channel_5_dutycycle_o[11]_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_119,
      I1 => U0_n_123,
      I2 => U0_n_120,
      O => \channel_5_dutycycle_o[11]_i_103_n_0\
    );
\channel_5_dutycycle_o[11]_i_104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => U0_n_122,
      I1 => U0_n_119,
      O => \channel_5_dutycycle_o[11]_i_104_n_0\
    );
\channel_5_dutycycle_o[11]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_120,
      I1 => U0_n_119,
      I2 => U0_n_123,
      I3 => U0_n_118,
      I4 => U0_n_122,
      I5 => U0_n_127,
      O => \channel_5_dutycycle_o[11]_i_105_n_0\
    );
\channel_5_dutycycle_o[11]_i_106\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => U0_n_119,
      I1 => U0_n_123,
      I2 => U0_n_120,
      I3 => U0_n_118,
      I4 => U0_n_121,
      O => \channel_5_dutycycle_o[11]_i_106_n_0\
    );
\channel_5_dutycycle_o[11]_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => U0_n_119,
      I1 => U0_n_122,
      I2 => U0_n_118,
      I3 => U0_n_121,
      O => \channel_5_dutycycle_o[11]_i_107_n_0\
    );
\channel_5_dutycycle_o[11]_i_108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_122,
      I1 => U0_n_119,
      O => \channel_5_dutycycle_o[11]_i_108_n_0\
    );
\channel_5_dutycycle_o[11]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => U0_n_128,
      I1 => U0_n_124,
      I2 => U0_n_129,
      O => \channel_5_dutycycle_o[11]_i_29_n_0\
    );
\channel_5_dutycycle_o[11]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => U0_n_125,
      I1 => U0_n_129,
      O => \channel_5_dutycycle_o[11]_i_48_n_0\
    );
\channel_5_dutycycle_o[11]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => U0_n_126,
      I1 => U0_n_124,
      O => \channel_5_dutycycle_o[11]_i_49_n_0\
    );
\channel_5_dutycycle_o[11]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_125,
      I1 => U0_n_127,
      I2 => U0_n_128,
      O => \channel_5_dutycycle_o[11]_i_50_n_0\
    );
\channel_5_dutycycle_o[11]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_126,
      I1 => U0_n_120,
      I2 => U0_n_129,
      O => \channel_5_dutycycle_o[11]_i_51_n_0\
    );
\channel_5_dutycycle_o[11]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => U0_n_129,
      I1 => U0_n_125,
      I2 => U0_n_128,
      I3 => U0_n_124,
      O => \channel_5_dutycycle_o[11]_i_52_n_0\
    );
\channel_5_dutycycle_o[11]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => U0_n_124,
      I1 => U0_n_126,
      I2 => U0_n_129,
      I3 => U0_n_125,
      O => \channel_5_dutycycle_o[11]_i_53_n_0\
    );
\channel_5_dutycycle_o[11]_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => U0_n_128,
      I1 => U0_n_127,
      I2 => U0_n_125,
      I3 => U0_n_124,
      I4 => U0_n_126,
      O => \channel_5_dutycycle_o[11]_i_54_n_0\
    );
\channel_5_dutycycle_o[11]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_129,
      I1 => U0_n_120,
      I2 => U0_n_126,
      I3 => U0_n_127,
      I4 => U0_n_125,
      I5 => U0_n_128,
      O => \channel_5_dutycycle_o[11]_i_55_n_0\
    );
\channel_5_dutycycle_o[11]_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_127,
      I1 => U0_n_121,
      I2 => U0_n_124,
      O => \channel_5_dutycycle_o[11]_i_79_n_0\
    );
\channel_5_dutycycle_o[11]_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_120,
      I1 => U0_n_122,
      I2 => U0_n_125,
      O => \channel_5_dutycycle_o[11]_i_80_n_0\
    );
\channel_5_dutycycle_o[11]_i_81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_121,
      I1 => U0_n_123,
      I2 => U0_n_126,
      O => \channel_5_dutycycle_o[11]_i_81_n_0\
    );
\channel_5_dutycycle_o[11]_i_82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_122,
      I1 => U0_n_118,
      I2 => U0_n_127,
      O => \channel_5_dutycycle_o[11]_i_82_n_0\
    );
\channel_5_dutycycle_o[11]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_124,
      I1 => U0_n_121,
      I2 => U0_n_127,
      I3 => U0_n_120,
      I4 => U0_n_126,
      I5 => U0_n_129,
      O => \channel_5_dutycycle_o[11]_i_83_n_0\
    );
\channel_5_dutycycle_o[11]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_125,
      I1 => U0_n_122,
      I2 => U0_n_120,
      I3 => U0_n_121,
      I4 => U0_n_127,
      I5 => U0_n_124,
      O => \channel_5_dutycycle_o[11]_i_84_n_0\
    );
\channel_5_dutycycle_o[11]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_126,
      I1 => U0_n_123,
      I2 => U0_n_121,
      I3 => U0_n_122,
      I4 => U0_n_120,
      I5 => U0_n_125,
      O => \channel_5_dutycycle_o[11]_i_85_n_0\
    );
\channel_5_dutycycle_o[11]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_127,
      I1 => U0_n_118,
      I2 => U0_n_122,
      I3 => U0_n_123,
      I4 => U0_n_121,
      I5 => U0_n_126,
      O => \channel_5_dutycycle_o[11]_i_86_n_0\
    );
\channel_5_dutycycle_o[1]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_108,
      I1 => U0_n_115,
      O => \channel_5_dutycycle_o[1]_i_27_n_0\
    );
\channel_5_dutycycle_o[1]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_109,
      I1 => U0_n_116,
      O => \channel_5_dutycycle_o[1]_i_28_n_0\
    );
\channel_5_dutycycle_o[1]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_110,
      I1 => U0_n_117,
      O => \channel_5_dutycycle_o[1]_i_29_n_0\
    );
\channel_5_dutycycle_o[1]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_104,
      I1 => U0_n_111,
      O => \channel_5_dutycycle_o[1]_i_48_n_0\
    );
\channel_5_dutycycle_o[1]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_105,
      I1 => U0_n_112,
      O => \channel_5_dutycycle_o[1]_i_49_n_0\
    );
\channel_5_dutycycle_o[1]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_106,
      I1 => U0_n_113,
      O => \channel_5_dutycycle_o[1]_i_50_n_0\
    );
\channel_5_dutycycle_o[1]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_107,
      I1 => U0_n_114,
      O => \channel_5_dutycycle_o[1]_i_51_n_0\
    );
\channel_5_dutycycle_o_reg[11]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o_reg[11]_i_47_n_0\,
      CO(3) => \channel_5_dutycycle_o_reg[11]_i_28_n_0\,
      CO(2) => \channel_5_dutycycle_o_reg[11]_i_28_n_1\,
      CO(1) => \channel_5_dutycycle_o_reg[11]_i_28_n_2\,
      CO(0) => \channel_5_dutycycle_o_reg[11]_i_28_n_3\,
      CYINIT => '0',
      DI(3) => \channel_5_dutycycle_o[11]_i_48_n_0\,
      DI(2) => \channel_5_dutycycle_o[11]_i_49_n_0\,
      DI(1) => \channel_5_dutycycle_o[11]_i_50_n_0\,
      DI(0) => \channel_5_dutycycle_o[11]_i_51_n_0\,
      O(3) => \channel_5_dutycycle_o_reg[11]_i_28_n_4\,
      O(2) => \channel_5_dutycycle_o_reg[11]_i_28_n_5\,
      O(1) => \channel_5_dutycycle_o_reg[11]_i_28_n_6\,
      O(0) => \channel_5_dutycycle_o_reg[11]_i_28_n_7\,
      S(3) => \channel_5_dutycycle_o[11]_i_52_n_0\,
      S(2) => \channel_5_dutycycle_o[11]_i_53_n_0\,
      S(1) => \channel_5_dutycycle_o[11]_i_54_n_0\,
      S(0) => \channel_5_dutycycle_o[11]_i_55_n_0\
    );
\channel_5_dutycycle_o_reg[11]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o_reg[11]_i_78_n_0\,
      CO(3) => \channel_5_dutycycle_o_reg[11]_i_47_n_0\,
      CO(2) => \channel_5_dutycycle_o_reg[11]_i_47_n_1\,
      CO(1) => \channel_5_dutycycle_o_reg[11]_i_47_n_2\,
      CO(0) => \channel_5_dutycycle_o_reg[11]_i_47_n_3\,
      CYINIT => '0',
      DI(3) => \channel_5_dutycycle_o[11]_i_79_n_0\,
      DI(2) => \channel_5_dutycycle_o[11]_i_80_n_0\,
      DI(1) => \channel_5_dutycycle_o[11]_i_81_n_0\,
      DI(0) => \channel_5_dutycycle_o[11]_i_82_n_0\,
      O(3) => \channel_5_dutycycle_o_reg[11]_i_47_n_4\,
      O(2) => \channel_5_dutycycle_o_reg[11]_i_47_n_5\,
      O(1) => \channel_5_dutycycle_o_reg[11]_i_47_n_6\,
      O(0) => \channel_5_dutycycle_o_reg[11]_i_47_n_7\,
      S(3) => \channel_5_dutycycle_o[11]_i_83_n_0\,
      S(2) => \channel_5_dutycycle_o[11]_i_84_n_0\,
      S(1) => \channel_5_dutycycle_o[11]_i_85_n_0\,
      S(0) => \channel_5_dutycycle_o[11]_i_86_n_0\
    );
\channel_5_dutycycle_o_reg[11]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_5_dutycycle_o_reg[11]_i_28_n_0\,
      CO(3 downto 0) => \NLW_channel_5_dutycycle_o_reg[11]_i_7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_channel_5_dutycycle_o_reg[11]_i_7_O_UNCONNECTED\(3 downto 1),
      O(0) => \channel_5_dutycycle_o_reg[11]_i_7_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \channel_5_dutycycle_o[11]_i_29_n_0\
    );
\channel_5_dutycycle_o_reg[11]_i_78\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_5_dutycycle_o_reg[11]_i_78_n_0\,
      CO(2) => \channel_5_dutycycle_o_reg[11]_i_78_n_1\,
      CO(1) => \channel_5_dutycycle_o_reg[11]_i_78_n_2\,
      CO(0) => \channel_5_dutycycle_o_reg[11]_i_78_n_3\,
      CYINIT => '0',
      DI(3) => \channel_5_dutycycle_o[11]_i_102_n_0\,
      DI(2) => \channel_5_dutycycle_o[11]_i_103_n_0\,
      DI(1) => \channel_5_dutycycle_o[11]_i_104_n_0\,
      DI(0) => '0',
      O(3) => \channel_5_dutycycle_o_reg[11]_i_78_n_4\,
      O(2) => \channel_5_dutycycle_o_reg[11]_i_78_n_5\,
      O(1) => \channel_5_dutycycle_o_reg[11]_i_78_n_6\,
      O(0) => \channel_5_dutycycle_o_reg[11]_i_78_n_7\,
      S(3) => \channel_5_dutycycle_o[11]_i_105_n_0\,
      S(2) => \channel_5_dutycycle_o[11]_i_106_n_0\,
      S(1) => \channel_5_dutycycle_o[11]_i_107_n_0\,
      S(0) => \channel_5_dutycycle_o[11]_i_108_n_0\
    );
\channel_5_dutycycle_o_reg[1]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_5_dutycycle_o_reg[1]_i_23_n_0\,
      CO(2) => \channel_5_dutycycle_o_reg[1]_i_23_n_1\,
      CO(1) => \channel_5_dutycycle_o_reg[1]_i_23_n_2\,
      CO(0) => \channel_5_dutycycle_o_reg[1]_i_23_n_3\,
      CYINIT => '0',
      DI(3) => U0_n_104,
      DI(2) => U0_n_105,
      DI(1) => U0_n_106,
      DI(0) => U0_n_107,
      O(3 downto 0) => \NLW_channel_5_dutycycle_o_reg[1]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_5_dutycycle_o[1]_i_48_n_0\,
      S(2) => \channel_5_dutycycle_o[1]_i_49_n_0\,
      S(1) => \channel_5_dutycycle_o[1]_i_50_n_0\,
      S(0) => \channel_5_dutycycle_o[1]_i_51_n_0\
    );
\channel_6_dutycycle_o[11]_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_149,
      I1 => U0_n_145,
      I2 => U0_n_146,
      O => \channel_6_dutycycle_o[11]_i_102_n_0\
    );
\channel_6_dutycycle_o[11]_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_145,
      I1 => U0_n_149,
      I2 => U0_n_146,
      O => \channel_6_dutycycle_o[11]_i_103_n_0\
    );
\channel_6_dutycycle_o[11]_i_104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => U0_n_148,
      I1 => U0_n_145,
      O => \channel_6_dutycycle_o[11]_i_104_n_0\
    );
\channel_6_dutycycle_o[11]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_146,
      I1 => U0_n_145,
      I2 => U0_n_149,
      I3 => U0_n_144,
      I4 => U0_n_148,
      I5 => U0_n_153,
      O => \channel_6_dutycycle_o[11]_i_105_n_0\
    );
\channel_6_dutycycle_o[11]_i_106\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => U0_n_145,
      I1 => U0_n_149,
      I2 => U0_n_146,
      I3 => U0_n_144,
      I4 => U0_n_147,
      O => \channel_6_dutycycle_o[11]_i_106_n_0\
    );
\channel_6_dutycycle_o[11]_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => U0_n_145,
      I1 => U0_n_148,
      I2 => U0_n_144,
      I3 => U0_n_147,
      O => \channel_6_dutycycle_o[11]_i_107_n_0\
    );
\channel_6_dutycycle_o[11]_i_108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_148,
      I1 => U0_n_145,
      O => \channel_6_dutycycle_o[11]_i_108_n_0\
    );
\channel_6_dutycycle_o[11]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => U0_n_154,
      I1 => U0_n_150,
      I2 => U0_n_155,
      O => \channel_6_dutycycle_o[11]_i_29_n_0\
    );
\channel_6_dutycycle_o[11]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => U0_n_151,
      I1 => U0_n_155,
      O => \channel_6_dutycycle_o[11]_i_48_n_0\
    );
\channel_6_dutycycle_o[11]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => U0_n_152,
      I1 => U0_n_150,
      O => \channel_6_dutycycle_o[11]_i_49_n_0\
    );
\channel_6_dutycycle_o[11]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_151,
      I1 => U0_n_153,
      I2 => U0_n_154,
      O => \channel_6_dutycycle_o[11]_i_50_n_0\
    );
\channel_6_dutycycle_o[11]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_152,
      I1 => U0_n_146,
      I2 => U0_n_155,
      O => \channel_6_dutycycle_o[11]_i_51_n_0\
    );
\channel_6_dutycycle_o[11]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => U0_n_155,
      I1 => U0_n_151,
      I2 => U0_n_154,
      I3 => U0_n_150,
      O => \channel_6_dutycycle_o[11]_i_52_n_0\
    );
\channel_6_dutycycle_o[11]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => U0_n_150,
      I1 => U0_n_152,
      I2 => U0_n_155,
      I3 => U0_n_151,
      O => \channel_6_dutycycle_o[11]_i_53_n_0\
    );
\channel_6_dutycycle_o[11]_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => U0_n_154,
      I1 => U0_n_153,
      I2 => U0_n_151,
      I3 => U0_n_150,
      I4 => U0_n_152,
      O => \channel_6_dutycycle_o[11]_i_54_n_0\
    );
\channel_6_dutycycle_o[11]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_155,
      I1 => U0_n_146,
      I2 => U0_n_152,
      I3 => U0_n_153,
      I4 => U0_n_151,
      I5 => U0_n_154,
      O => \channel_6_dutycycle_o[11]_i_55_n_0\
    );
\channel_6_dutycycle_o[11]_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_153,
      I1 => U0_n_147,
      I2 => U0_n_150,
      O => \channel_6_dutycycle_o[11]_i_79_n_0\
    );
\channel_6_dutycycle_o[11]_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_146,
      I1 => U0_n_148,
      I2 => U0_n_151,
      O => \channel_6_dutycycle_o[11]_i_80_n_0\
    );
\channel_6_dutycycle_o[11]_i_81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_147,
      I1 => U0_n_149,
      I2 => U0_n_152,
      O => \channel_6_dutycycle_o[11]_i_81_n_0\
    );
\channel_6_dutycycle_o[11]_i_82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_148,
      I1 => U0_n_144,
      I2 => U0_n_153,
      O => \channel_6_dutycycle_o[11]_i_82_n_0\
    );
\channel_6_dutycycle_o[11]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_150,
      I1 => U0_n_147,
      I2 => U0_n_153,
      I3 => U0_n_146,
      I4 => U0_n_152,
      I5 => U0_n_155,
      O => \channel_6_dutycycle_o[11]_i_83_n_0\
    );
\channel_6_dutycycle_o[11]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_151,
      I1 => U0_n_148,
      I2 => U0_n_146,
      I3 => U0_n_147,
      I4 => U0_n_153,
      I5 => U0_n_150,
      O => \channel_6_dutycycle_o[11]_i_84_n_0\
    );
\channel_6_dutycycle_o[11]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_152,
      I1 => U0_n_149,
      I2 => U0_n_147,
      I3 => U0_n_148,
      I4 => U0_n_146,
      I5 => U0_n_151,
      O => \channel_6_dutycycle_o[11]_i_85_n_0\
    );
\channel_6_dutycycle_o[11]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_153,
      I1 => U0_n_144,
      I2 => U0_n_148,
      I3 => U0_n_149,
      I4 => U0_n_147,
      I5 => U0_n_152,
      O => \channel_6_dutycycle_o[11]_i_86_n_0\
    );
\channel_6_dutycycle_o[1]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_134,
      I1 => U0_n_141,
      O => \channel_6_dutycycle_o[1]_i_27_n_0\
    );
\channel_6_dutycycle_o[1]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_135,
      I1 => U0_n_142,
      O => \channel_6_dutycycle_o[1]_i_28_n_0\
    );
\channel_6_dutycycle_o[1]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_136,
      I1 => U0_n_143,
      O => \channel_6_dutycycle_o[1]_i_29_n_0\
    );
\channel_6_dutycycle_o[1]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_130,
      I1 => U0_n_137,
      O => \channel_6_dutycycle_o[1]_i_48_n_0\
    );
\channel_6_dutycycle_o[1]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_131,
      I1 => U0_n_138,
      O => \channel_6_dutycycle_o[1]_i_49_n_0\
    );
\channel_6_dutycycle_o[1]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_132,
      I1 => U0_n_139,
      O => \channel_6_dutycycle_o[1]_i_50_n_0\
    );
\channel_6_dutycycle_o[1]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_133,
      I1 => U0_n_140,
      O => \channel_6_dutycycle_o[1]_i_51_n_0\
    );
\channel_6_dutycycle_o_reg[11]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o_reg[11]_i_47_n_0\,
      CO(3) => \channel_6_dutycycle_o_reg[11]_i_28_n_0\,
      CO(2) => \channel_6_dutycycle_o_reg[11]_i_28_n_1\,
      CO(1) => \channel_6_dutycycle_o_reg[11]_i_28_n_2\,
      CO(0) => \channel_6_dutycycle_o_reg[11]_i_28_n_3\,
      CYINIT => '0',
      DI(3) => \channel_6_dutycycle_o[11]_i_48_n_0\,
      DI(2) => \channel_6_dutycycle_o[11]_i_49_n_0\,
      DI(1) => \channel_6_dutycycle_o[11]_i_50_n_0\,
      DI(0) => \channel_6_dutycycle_o[11]_i_51_n_0\,
      O(3) => \channel_6_dutycycle_o_reg[11]_i_28_n_4\,
      O(2) => \channel_6_dutycycle_o_reg[11]_i_28_n_5\,
      O(1) => \channel_6_dutycycle_o_reg[11]_i_28_n_6\,
      O(0) => \channel_6_dutycycle_o_reg[11]_i_28_n_7\,
      S(3) => \channel_6_dutycycle_o[11]_i_52_n_0\,
      S(2) => \channel_6_dutycycle_o[11]_i_53_n_0\,
      S(1) => \channel_6_dutycycle_o[11]_i_54_n_0\,
      S(0) => \channel_6_dutycycle_o[11]_i_55_n_0\
    );
\channel_6_dutycycle_o_reg[11]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o_reg[11]_i_78_n_0\,
      CO(3) => \channel_6_dutycycle_o_reg[11]_i_47_n_0\,
      CO(2) => \channel_6_dutycycle_o_reg[11]_i_47_n_1\,
      CO(1) => \channel_6_dutycycle_o_reg[11]_i_47_n_2\,
      CO(0) => \channel_6_dutycycle_o_reg[11]_i_47_n_3\,
      CYINIT => '0',
      DI(3) => \channel_6_dutycycle_o[11]_i_79_n_0\,
      DI(2) => \channel_6_dutycycle_o[11]_i_80_n_0\,
      DI(1) => \channel_6_dutycycle_o[11]_i_81_n_0\,
      DI(0) => \channel_6_dutycycle_o[11]_i_82_n_0\,
      O(3) => \channel_6_dutycycle_o_reg[11]_i_47_n_4\,
      O(2) => \channel_6_dutycycle_o_reg[11]_i_47_n_5\,
      O(1) => \channel_6_dutycycle_o_reg[11]_i_47_n_6\,
      O(0) => \channel_6_dutycycle_o_reg[11]_i_47_n_7\,
      S(3) => \channel_6_dutycycle_o[11]_i_83_n_0\,
      S(2) => \channel_6_dutycycle_o[11]_i_84_n_0\,
      S(1) => \channel_6_dutycycle_o[11]_i_85_n_0\,
      S(0) => \channel_6_dutycycle_o[11]_i_86_n_0\
    );
\channel_6_dutycycle_o_reg[11]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_6_dutycycle_o_reg[11]_i_28_n_0\,
      CO(3 downto 0) => \NLW_channel_6_dutycycle_o_reg[11]_i_7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_channel_6_dutycycle_o_reg[11]_i_7_O_UNCONNECTED\(3 downto 1),
      O(0) => \channel_6_dutycycle_o_reg[11]_i_7_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \channel_6_dutycycle_o[11]_i_29_n_0\
    );
\channel_6_dutycycle_o_reg[11]_i_78\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_6_dutycycle_o_reg[11]_i_78_n_0\,
      CO(2) => \channel_6_dutycycle_o_reg[11]_i_78_n_1\,
      CO(1) => \channel_6_dutycycle_o_reg[11]_i_78_n_2\,
      CO(0) => \channel_6_dutycycle_o_reg[11]_i_78_n_3\,
      CYINIT => '0',
      DI(3) => \channel_6_dutycycle_o[11]_i_102_n_0\,
      DI(2) => \channel_6_dutycycle_o[11]_i_103_n_0\,
      DI(1) => \channel_6_dutycycle_o[11]_i_104_n_0\,
      DI(0) => '0',
      O(3) => \channel_6_dutycycle_o_reg[11]_i_78_n_4\,
      O(2) => \channel_6_dutycycle_o_reg[11]_i_78_n_5\,
      O(1) => \channel_6_dutycycle_o_reg[11]_i_78_n_6\,
      O(0) => \channel_6_dutycycle_o_reg[11]_i_78_n_7\,
      S(3) => \channel_6_dutycycle_o[11]_i_105_n_0\,
      S(2) => \channel_6_dutycycle_o[11]_i_106_n_0\,
      S(1) => \channel_6_dutycycle_o[11]_i_107_n_0\,
      S(0) => \channel_6_dutycycle_o[11]_i_108_n_0\
    );
\channel_6_dutycycle_o_reg[1]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_6_dutycycle_o_reg[1]_i_23_n_0\,
      CO(2) => \channel_6_dutycycle_o_reg[1]_i_23_n_1\,
      CO(1) => \channel_6_dutycycle_o_reg[1]_i_23_n_2\,
      CO(0) => \channel_6_dutycycle_o_reg[1]_i_23_n_3\,
      CYINIT => '0',
      DI(3) => U0_n_130,
      DI(2) => U0_n_131,
      DI(1) => U0_n_132,
      DI(0) => U0_n_133,
      O(3 downto 0) => \NLW_channel_6_dutycycle_o_reg[1]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_6_dutycycle_o[1]_i_48_n_0\,
      S(2) => \channel_6_dutycycle_o[1]_i_49_n_0\,
      S(1) => \channel_6_dutycycle_o[1]_i_50_n_0\,
      S(0) => \channel_6_dutycycle_o[1]_i_51_n_0\
    );
\channel_7_dutycycle_o[11]_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_175,
      I1 => U0_n_171,
      I2 => U0_n_172,
      O => \channel_7_dutycycle_o[11]_i_102_n_0\
    );
\channel_7_dutycycle_o[11]_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_171,
      I1 => U0_n_175,
      I2 => U0_n_172,
      O => \channel_7_dutycycle_o[11]_i_103_n_0\
    );
\channel_7_dutycycle_o[11]_i_104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => U0_n_174,
      I1 => U0_n_171,
      O => \channel_7_dutycycle_o[11]_i_104_n_0\
    );
\channel_7_dutycycle_o[11]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_172,
      I1 => U0_n_171,
      I2 => U0_n_175,
      I3 => U0_n_170,
      I4 => U0_n_174,
      I5 => U0_n_179,
      O => \channel_7_dutycycle_o[11]_i_105_n_0\
    );
\channel_7_dutycycle_o[11]_i_106\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => U0_n_171,
      I1 => U0_n_175,
      I2 => U0_n_172,
      I3 => U0_n_170,
      I4 => U0_n_173,
      O => \channel_7_dutycycle_o[11]_i_106_n_0\
    );
\channel_7_dutycycle_o[11]_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => U0_n_171,
      I1 => U0_n_174,
      I2 => U0_n_170,
      I3 => U0_n_173,
      O => \channel_7_dutycycle_o[11]_i_107_n_0\
    );
\channel_7_dutycycle_o[11]_i_108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_174,
      I1 => U0_n_171,
      O => \channel_7_dutycycle_o[11]_i_108_n_0\
    );
\channel_7_dutycycle_o[11]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => U0_n_180,
      I1 => U0_n_176,
      I2 => U0_n_181,
      O => \channel_7_dutycycle_o[11]_i_29_n_0\
    );
\channel_7_dutycycle_o[11]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => U0_n_177,
      I1 => U0_n_181,
      O => \channel_7_dutycycle_o[11]_i_48_n_0\
    );
\channel_7_dutycycle_o[11]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => U0_n_178,
      I1 => U0_n_176,
      O => \channel_7_dutycycle_o[11]_i_49_n_0\
    );
\channel_7_dutycycle_o[11]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_177,
      I1 => U0_n_179,
      I2 => U0_n_180,
      O => \channel_7_dutycycle_o[11]_i_50_n_0\
    );
\channel_7_dutycycle_o[11]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_178,
      I1 => U0_n_172,
      I2 => U0_n_181,
      O => \channel_7_dutycycle_o[11]_i_51_n_0\
    );
\channel_7_dutycycle_o[11]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => U0_n_181,
      I1 => U0_n_177,
      I2 => U0_n_180,
      I3 => U0_n_176,
      O => \channel_7_dutycycle_o[11]_i_52_n_0\
    );
\channel_7_dutycycle_o[11]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => U0_n_176,
      I1 => U0_n_178,
      I2 => U0_n_181,
      I3 => U0_n_177,
      O => \channel_7_dutycycle_o[11]_i_53_n_0\
    );
\channel_7_dutycycle_o[11]_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => U0_n_180,
      I1 => U0_n_179,
      I2 => U0_n_177,
      I3 => U0_n_176,
      I4 => U0_n_178,
      O => \channel_7_dutycycle_o[11]_i_54_n_0\
    );
\channel_7_dutycycle_o[11]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_181,
      I1 => U0_n_172,
      I2 => U0_n_178,
      I3 => U0_n_179,
      I4 => U0_n_177,
      I5 => U0_n_180,
      O => \channel_7_dutycycle_o[11]_i_55_n_0\
    );
\channel_7_dutycycle_o[11]_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_179,
      I1 => U0_n_173,
      I2 => U0_n_176,
      O => \channel_7_dutycycle_o[11]_i_79_n_0\
    );
\channel_7_dutycycle_o[11]_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_172,
      I1 => U0_n_174,
      I2 => U0_n_177,
      O => \channel_7_dutycycle_o[11]_i_80_n_0\
    );
\channel_7_dutycycle_o[11]_i_81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_173,
      I1 => U0_n_175,
      I2 => U0_n_178,
      O => \channel_7_dutycycle_o[11]_i_81_n_0\
    );
\channel_7_dutycycle_o[11]_i_82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_174,
      I1 => U0_n_170,
      I2 => U0_n_179,
      O => \channel_7_dutycycle_o[11]_i_82_n_0\
    );
\channel_7_dutycycle_o[11]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_176,
      I1 => U0_n_173,
      I2 => U0_n_179,
      I3 => U0_n_172,
      I4 => U0_n_178,
      I5 => U0_n_181,
      O => \channel_7_dutycycle_o[11]_i_83_n_0\
    );
\channel_7_dutycycle_o[11]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_177,
      I1 => U0_n_174,
      I2 => U0_n_172,
      I3 => U0_n_173,
      I4 => U0_n_179,
      I5 => U0_n_176,
      O => \channel_7_dutycycle_o[11]_i_84_n_0\
    );
\channel_7_dutycycle_o[11]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_178,
      I1 => U0_n_175,
      I2 => U0_n_173,
      I3 => U0_n_174,
      I4 => U0_n_172,
      I5 => U0_n_177,
      O => \channel_7_dutycycle_o[11]_i_85_n_0\
    );
\channel_7_dutycycle_o[11]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_179,
      I1 => U0_n_170,
      I2 => U0_n_174,
      I3 => U0_n_175,
      I4 => U0_n_173,
      I5 => U0_n_178,
      O => \channel_7_dutycycle_o[11]_i_86_n_0\
    );
\channel_7_dutycycle_o[1]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_160,
      I1 => U0_n_167,
      O => \channel_7_dutycycle_o[1]_i_27_n_0\
    );
\channel_7_dutycycle_o[1]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_161,
      I1 => U0_n_168,
      O => \channel_7_dutycycle_o[1]_i_28_n_0\
    );
\channel_7_dutycycle_o[1]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_162,
      I1 => U0_n_169,
      O => \channel_7_dutycycle_o[1]_i_29_n_0\
    );
\channel_7_dutycycle_o[1]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_156,
      I1 => U0_n_163,
      O => \channel_7_dutycycle_o[1]_i_48_n_0\
    );
\channel_7_dutycycle_o[1]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_157,
      I1 => U0_n_164,
      O => \channel_7_dutycycle_o[1]_i_49_n_0\
    );
\channel_7_dutycycle_o[1]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_158,
      I1 => U0_n_165,
      O => \channel_7_dutycycle_o[1]_i_50_n_0\
    );
\channel_7_dutycycle_o[1]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_159,
      I1 => U0_n_166,
      O => \channel_7_dutycycle_o[1]_i_51_n_0\
    );
\channel_7_dutycycle_o_reg[11]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o_reg[11]_i_47_n_0\,
      CO(3) => \channel_7_dutycycle_o_reg[11]_i_28_n_0\,
      CO(2) => \channel_7_dutycycle_o_reg[11]_i_28_n_1\,
      CO(1) => \channel_7_dutycycle_o_reg[11]_i_28_n_2\,
      CO(0) => \channel_7_dutycycle_o_reg[11]_i_28_n_3\,
      CYINIT => '0',
      DI(3) => \channel_7_dutycycle_o[11]_i_48_n_0\,
      DI(2) => \channel_7_dutycycle_o[11]_i_49_n_0\,
      DI(1) => \channel_7_dutycycle_o[11]_i_50_n_0\,
      DI(0) => \channel_7_dutycycle_o[11]_i_51_n_0\,
      O(3) => \channel_7_dutycycle_o_reg[11]_i_28_n_4\,
      O(2) => \channel_7_dutycycle_o_reg[11]_i_28_n_5\,
      O(1) => \channel_7_dutycycle_o_reg[11]_i_28_n_6\,
      O(0) => \channel_7_dutycycle_o_reg[11]_i_28_n_7\,
      S(3) => \channel_7_dutycycle_o[11]_i_52_n_0\,
      S(2) => \channel_7_dutycycle_o[11]_i_53_n_0\,
      S(1) => \channel_7_dutycycle_o[11]_i_54_n_0\,
      S(0) => \channel_7_dutycycle_o[11]_i_55_n_0\
    );
\channel_7_dutycycle_o_reg[11]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o_reg[11]_i_78_n_0\,
      CO(3) => \channel_7_dutycycle_o_reg[11]_i_47_n_0\,
      CO(2) => \channel_7_dutycycle_o_reg[11]_i_47_n_1\,
      CO(1) => \channel_7_dutycycle_o_reg[11]_i_47_n_2\,
      CO(0) => \channel_7_dutycycle_o_reg[11]_i_47_n_3\,
      CYINIT => '0',
      DI(3) => \channel_7_dutycycle_o[11]_i_79_n_0\,
      DI(2) => \channel_7_dutycycle_o[11]_i_80_n_0\,
      DI(1) => \channel_7_dutycycle_o[11]_i_81_n_0\,
      DI(0) => \channel_7_dutycycle_o[11]_i_82_n_0\,
      O(3) => \channel_7_dutycycle_o_reg[11]_i_47_n_4\,
      O(2) => \channel_7_dutycycle_o_reg[11]_i_47_n_5\,
      O(1) => \channel_7_dutycycle_o_reg[11]_i_47_n_6\,
      O(0) => \channel_7_dutycycle_o_reg[11]_i_47_n_7\,
      S(3) => \channel_7_dutycycle_o[11]_i_83_n_0\,
      S(2) => \channel_7_dutycycle_o[11]_i_84_n_0\,
      S(1) => \channel_7_dutycycle_o[11]_i_85_n_0\,
      S(0) => \channel_7_dutycycle_o[11]_i_86_n_0\
    );
\channel_7_dutycycle_o_reg[11]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_7_dutycycle_o_reg[11]_i_28_n_0\,
      CO(3 downto 0) => \NLW_channel_7_dutycycle_o_reg[11]_i_7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_channel_7_dutycycle_o_reg[11]_i_7_O_UNCONNECTED\(3 downto 1),
      O(0) => \channel_7_dutycycle_o_reg[11]_i_7_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \channel_7_dutycycle_o[11]_i_29_n_0\
    );
\channel_7_dutycycle_o_reg[11]_i_78\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_7_dutycycle_o_reg[11]_i_78_n_0\,
      CO(2) => \channel_7_dutycycle_o_reg[11]_i_78_n_1\,
      CO(1) => \channel_7_dutycycle_o_reg[11]_i_78_n_2\,
      CO(0) => \channel_7_dutycycle_o_reg[11]_i_78_n_3\,
      CYINIT => '0',
      DI(3) => \channel_7_dutycycle_o[11]_i_102_n_0\,
      DI(2) => \channel_7_dutycycle_o[11]_i_103_n_0\,
      DI(1) => \channel_7_dutycycle_o[11]_i_104_n_0\,
      DI(0) => '0',
      O(3) => \channel_7_dutycycle_o_reg[11]_i_78_n_4\,
      O(2) => \channel_7_dutycycle_o_reg[11]_i_78_n_5\,
      O(1) => \channel_7_dutycycle_o_reg[11]_i_78_n_6\,
      O(0) => \channel_7_dutycycle_o_reg[11]_i_78_n_7\,
      S(3) => \channel_7_dutycycle_o[11]_i_105_n_0\,
      S(2) => \channel_7_dutycycle_o[11]_i_106_n_0\,
      S(1) => \channel_7_dutycycle_o[11]_i_107_n_0\,
      S(0) => \channel_7_dutycycle_o[11]_i_108_n_0\
    );
\channel_7_dutycycle_o_reg[1]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_7_dutycycle_o_reg[1]_i_23_n_0\,
      CO(2) => \channel_7_dutycycle_o_reg[1]_i_23_n_1\,
      CO(1) => \channel_7_dutycycle_o_reg[1]_i_23_n_2\,
      CO(0) => \channel_7_dutycycle_o_reg[1]_i_23_n_3\,
      CYINIT => '0',
      DI(3) => U0_n_156,
      DI(2) => U0_n_157,
      DI(1) => U0_n_158,
      DI(0) => U0_n_159,
      O(3 downto 0) => \NLW_channel_7_dutycycle_o_reg[1]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_7_dutycycle_o[1]_i_48_n_0\,
      S(2) => \channel_7_dutycycle_o[1]_i_49_n_0\,
      S(1) => \channel_7_dutycycle_o[1]_i_50_n_0\,
      S(0) => \channel_7_dutycycle_o[1]_i_51_n_0\
    );
\channel_8_dutycycle_o[11]_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_201,
      I1 => U0_n_197,
      I2 => U0_n_198,
      O => \channel_8_dutycycle_o[11]_i_102_n_0\
    );
\channel_8_dutycycle_o[11]_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => U0_n_197,
      I1 => U0_n_201,
      I2 => U0_n_198,
      O => \channel_8_dutycycle_o[11]_i_103_n_0\
    );
\channel_8_dutycycle_o[11]_i_104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => U0_n_200,
      I1 => U0_n_197,
      O => \channel_8_dutycycle_o[11]_i_104_n_0\
    );
\channel_8_dutycycle_o[11]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_198,
      I1 => U0_n_197,
      I2 => U0_n_201,
      I3 => U0_n_196,
      I4 => U0_n_200,
      I5 => U0_n_205,
      O => \channel_8_dutycycle_o[11]_i_105_n_0\
    );
\channel_8_dutycycle_o[11]_i_106\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => U0_n_197,
      I1 => U0_n_201,
      I2 => U0_n_198,
      I3 => U0_n_196,
      I4 => U0_n_199,
      O => \channel_8_dutycycle_o[11]_i_106_n_0\
    );
\channel_8_dutycycle_o[11]_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => U0_n_197,
      I1 => U0_n_200,
      I2 => U0_n_196,
      I3 => U0_n_199,
      O => \channel_8_dutycycle_o[11]_i_107_n_0\
    );
\channel_8_dutycycle_o[11]_i_108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_200,
      I1 => U0_n_197,
      O => \channel_8_dutycycle_o[11]_i_108_n_0\
    );
\channel_8_dutycycle_o[11]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => U0_n_206,
      I1 => U0_n_202,
      I2 => U0_n_207,
      O => \channel_8_dutycycle_o[11]_i_29_n_0\
    );
\channel_8_dutycycle_o[11]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => U0_n_203,
      I1 => U0_n_207,
      O => \channel_8_dutycycle_o[11]_i_48_n_0\
    );
\channel_8_dutycycle_o[11]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => U0_n_204,
      I1 => U0_n_202,
      O => \channel_8_dutycycle_o[11]_i_49_n_0\
    );
\channel_8_dutycycle_o[11]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_203,
      I1 => U0_n_205,
      I2 => U0_n_206,
      O => \channel_8_dutycycle_o[11]_i_50_n_0\
    );
\channel_8_dutycycle_o[11]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_204,
      I1 => U0_n_198,
      I2 => U0_n_207,
      O => \channel_8_dutycycle_o[11]_i_51_n_0\
    );
\channel_8_dutycycle_o[11]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => U0_n_207,
      I1 => U0_n_203,
      I2 => U0_n_206,
      I3 => U0_n_202,
      O => \channel_8_dutycycle_o[11]_i_52_n_0\
    );
\channel_8_dutycycle_o[11]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => U0_n_202,
      I1 => U0_n_204,
      I2 => U0_n_207,
      I3 => U0_n_203,
      O => \channel_8_dutycycle_o[11]_i_53_n_0\
    );
\channel_8_dutycycle_o[11]_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => U0_n_206,
      I1 => U0_n_205,
      I2 => U0_n_203,
      I3 => U0_n_202,
      I4 => U0_n_204,
      O => \channel_8_dutycycle_o[11]_i_54_n_0\
    );
\channel_8_dutycycle_o[11]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_207,
      I1 => U0_n_198,
      I2 => U0_n_204,
      I3 => U0_n_205,
      I4 => U0_n_203,
      I5 => U0_n_206,
      O => \channel_8_dutycycle_o[11]_i_55_n_0\
    );
\channel_8_dutycycle_o[11]_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_205,
      I1 => U0_n_199,
      I2 => U0_n_202,
      O => \channel_8_dutycycle_o[11]_i_79_n_0\
    );
\channel_8_dutycycle_o[11]_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_198,
      I1 => U0_n_200,
      I2 => U0_n_203,
      O => \channel_8_dutycycle_o[11]_i_80_n_0\
    );
\channel_8_dutycycle_o[11]_i_81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_199,
      I1 => U0_n_201,
      I2 => U0_n_204,
      O => \channel_8_dutycycle_o[11]_i_81_n_0\
    );
\channel_8_dutycycle_o[11]_i_82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => U0_n_200,
      I1 => U0_n_196,
      I2 => U0_n_205,
      O => \channel_8_dutycycle_o[11]_i_82_n_0\
    );
\channel_8_dutycycle_o[11]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_202,
      I1 => U0_n_199,
      I2 => U0_n_205,
      I3 => U0_n_198,
      I4 => U0_n_204,
      I5 => U0_n_207,
      O => \channel_8_dutycycle_o[11]_i_83_n_0\
    );
\channel_8_dutycycle_o[11]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_203,
      I1 => U0_n_200,
      I2 => U0_n_198,
      I3 => U0_n_199,
      I4 => U0_n_205,
      I5 => U0_n_202,
      O => \channel_8_dutycycle_o[11]_i_84_n_0\
    );
\channel_8_dutycycle_o[11]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_204,
      I1 => U0_n_201,
      I2 => U0_n_199,
      I3 => U0_n_200,
      I4 => U0_n_198,
      I5 => U0_n_203,
      O => \channel_8_dutycycle_o[11]_i_85_n_0\
    );
\channel_8_dutycycle_o[11]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => U0_n_205,
      I1 => U0_n_196,
      I2 => U0_n_200,
      I3 => U0_n_201,
      I4 => U0_n_199,
      I5 => U0_n_204,
      O => \channel_8_dutycycle_o[11]_i_86_n_0\
    );
\channel_8_dutycycle_o[1]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_186,
      I1 => U0_n_193,
      O => \channel_8_dutycycle_o[1]_i_27_n_0\
    );
\channel_8_dutycycle_o[1]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_187,
      I1 => U0_n_194,
      O => \channel_8_dutycycle_o[1]_i_28_n_0\
    );
\channel_8_dutycycle_o[1]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_188,
      I1 => U0_n_195,
      O => \channel_8_dutycycle_o[1]_i_29_n_0\
    );
\channel_8_dutycycle_o[1]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_182,
      I1 => U0_n_189,
      O => \channel_8_dutycycle_o[1]_i_48_n_0\
    );
\channel_8_dutycycle_o[1]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_183,
      I1 => U0_n_190,
      O => \channel_8_dutycycle_o[1]_i_49_n_0\
    );
\channel_8_dutycycle_o[1]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_184,
      I1 => U0_n_191,
      O => \channel_8_dutycycle_o[1]_i_50_n_0\
    );
\channel_8_dutycycle_o[1]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => U0_n_185,
      I1 => U0_n_192,
      O => \channel_8_dutycycle_o[1]_i_51_n_0\
    );
\channel_8_dutycycle_o_reg[11]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o_reg[11]_i_47_n_0\,
      CO(3) => \channel_8_dutycycle_o_reg[11]_i_28_n_0\,
      CO(2) => \channel_8_dutycycle_o_reg[11]_i_28_n_1\,
      CO(1) => \channel_8_dutycycle_o_reg[11]_i_28_n_2\,
      CO(0) => \channel_8_dutycycle_o_reg[11]_i_28_n_3\,
      CYINIT => '0',
      DI(3) => \channel_8_dutycycle_o[11]_i_48_n_0\,
      DI(2) => \channel_8_dutycycle_o[11]_i_49_n_0\,
      DI(1) => \channel_8_dutycycle_o[11]_i_50_n_0\,
      DI(0) => \channel_8_dutycycle_o[11]_i_51_n_0\,
      O(3) => \channel_8_dutycycle_o_reg[11]_i_28_n_4\,
      O(2) => \channel_8_dutycycle_o_reg[11]_i_28_n_5\,
      O(1) => \channel_8_dutycycle_o_reg[11]_i_28_n_6\,
      O(0) => \channel_8_dutycycle_o_reg[11]_i_28_n_7\,
      S(3) => \channel_8_dutycycle_o[11]_i_52_n_0\,
      S(2) => \channel_8_dutycycle_o[11]_i_53_n_0\,
      S(1) => \channel_8_dutycycle_o[11]_i_54_n_0\,
      S(0) => \channel_8_dutycycle_o[11]_i_55_n_0\
    );
\channel_8_dutycycle_o_reg[11]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o_reg[11]_i_78_n_0\,
      CO(3) => \channel_8_dutycycle_o_reg[11]_i_47_n_0\,
      CO(2) => \channel_8_dutycycle_o_reg[11]_i_47_n_1\,
      CO(1) => \channel_8_dutycycle_o_reg[11]_i_47_n_2\,
      CO(0) => \channel_8_dutycycle_o_reg[11]_i_47_n_3\,
      CYINIT => '0',
      DI(3) => \channel_8_dutycycle_o[11]_i_79_n_0\,
      DI(2) => \channel_8_dutycycle_o[11]_i_80_n_0\,
      DI(1) => \channel_8_dutycycle_o[11]_i_81_n_0\,
      DI(0) => \channel_8_dutycycle_o[11]_i_82_n_0\,
      O(3) => \channel_8_dutycycle_o_reg[11]_i_47_n_4\,
      O(2) => \channel_8_dutycycle_o_reg[11]_i_47_n_5\,
      O(1) => \channel_8_dutycycle_o_reg[11]_i_47_n_6\,
      O(0) => \channel_8_dutycycle_o_reg[11]_i_47_n_7\,
      S(3) => \channel_8_dutycycle_o[11]_i_83_n_0\,
      S(2) => \channel_8_dutycycle_o[11]_i_84_n_0\,
      S(1) => \channel_8_dutycycle_o[11]_i_85_n_0\,
      S(0) => \channel_8_dutycycle_o[11]_i_86_n_0\
    );
\channel_8_dutycycle_o_reg[11]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \channel_8_dutycycle_o_reg[11]_i_28_n_0\,
      CO(3 downto 0) => \NLW_channel_8_dutycycle_o_reg[11]_i_7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_channel_8_dutycycle_o_reg[11]_i_7_O_UNCONNECTED\(3 downto 1),
      O(0) => \channel_8_dutycycle_o_reg[11]_i_7_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \channel_8_dutycycle_o[11]_i_29_n_0\
    );
\channel_8_dutycycle_o_reg[11]_i_78\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_8_dutycycle_o_reg[11]_i_78_n_0\,
      CO(2) => \channel_8_dutycycle_o_reg[11]_i_78_n_1\,
      CO(1) => \channel_8_dutycycle_o_reg[11]_i_78_n_2\,
      CO(0) => \channel_8_dutycycle_o_reg[11]_i_78_n_3\,
      CYINIT => '0',
      DI(3) => \channel_8_dutycycle_o[11]_i_102_n_0\,
      DI(2) => \channel_8_dutycycle_o[11]_i_103_n_0\,
      DI(1) => \channel_8_dutycycle_o[11]_i_104_n_0\,
      DI(0) => '0',
      O(3) => \channel_8_dutycycle_o_reg[11]_i_78_n_4\,
      O(2) => \channel_8_dutycycle_o_reg[11]_i_78_n_5\,
      O(1) => \channel_8_dutycycle_o_reg[11]_i_78_n_6\,
      O(0) => \channel_8_dutycycle_o_reg[11]_i_78_n_7\,
      S(3) => \channel_8_dutycycle_o[11]_i_105_n_0\,
      S(2) => \channel_8_dutycycle_o[11]_i_106_n_0\,
      S(1) => \channel_8_dutycycle_o[11]_i_107_n_0\,
      S(0) => \channel_8_dutycycle_o[11]_i_108_n_0\
    );
\channel_8_dutycycle_o_reg[1]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \channel_8_dutycycle_o_reg[1]_i_23_n_0\,
      CO(2) => \channel_8_dutycycle_o_reg[1]_i_23_n_1\,
      CO(1) => \channel_8_dutycycle_o_reg[1]_i_23_n_2\,
      CO(0) => \channel_8_dutycycle_o_reg[1]_i_23_n_3\,
      CYINIT => '0',
      DI(3) => U0_n_182,
      DI(2) => U0_n_183,
      DI(1) => U0_n_184,
      DI(0) => U0_n_185,
      O(3 downto 0) => \NLW_channel_8_dutycycle_o_reg[1]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \channel_8_dutycycle_o[1]_i_48_n_0\,
      S(2) => \channel_8_dutycycle_o[1]_i_49_n_0\,
      S(1) => \channel_8_dutycycle_o[1]_i_50_n_0\,
      S(0) => \channel_8_dutycycle_o[1]_i_51_n_0\
    );
end STRUCTURE;
