// Seed: 424248608
module module_0 (
    output tri0 id_0,
    input  wor  id_1
);
  assign id_0 = 1;
  always_latch @(*) id_0 = id_1;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    input uwire id_2,
    output uwire id_3,
    input wor id_4,
    output wor id_5,
    input uwire id_6,
    input uwire id_7,
    input wire id_8,
    output wor id_9
    , id_12,
    input supply0 id_10
);
  assign id_5 = 1'b0 - 1;
  wire id_13;
  assign id_5 = 1;
  module_0 modCall_1 (
      id_5,
      id_7
  );
endmodule
