
# ##############################################################################
# This is complete Pele System mhs file with tags on it
# Manually created PS7 Internal peripherals for ps7 instance mhs generation
# Tue Aug  9 17:37:48 2011
# Target Board:  xilinx.com ml605 Rev D
# Family:   zynq
# Speed Grade:  -1
# ##############################################################################
PARAMETER VERSION = 2.1.0


PORT IRQ_F2P    =  ps7_IRQ_F2P    , VEC=[15:0], DIR = I
PORT Core0_nFIQ =  ps7_Core0_nFIQ , DIR = I
PORT Core0_nIRQ =  ps7_Core0_nIRQ , DIR = I
PORT Core1_nFIQ =  ps7_Core1_nFIQ , DIR = I
PORT Core1_nIRQ =  ps7_Core1_nIRQ , DIR = I

# TAG_NO__START PCW::MPD::PS7::C_USE_CAN0
 PORT ps7_can_0_CAN_PHY_RX_pin = ps7_can_0_CAN_PHY_RX, DIR = I
 PORT ps7_can_0_CAN_PHY_TX_pin = ps7_can_0_CAN_PHY_TX, DIR = O
# TAG_NO__END
# TAG_NO__START PCW::MPD::PS7::C_USE_M_AXI_GP0
 PORT M_AXI_GP0_BREADY = ps7_axi_interconnect_0_M_AXI_GP0_BREADY, DIR = O
 PORT M_AXI_GP0_ARVALID = ps7_axi_interconnect_0_M_AXI_GP0_ARVALID, DIR = O
 PORT M_AXI_GP0_AWVALID = ps7_axi_interconnect_0_M_AXI_GP0_AWVALID, DIR = O
 PORT M_AXI_GP0_WVALID = ps7_axi_interconnect_0_M_AXI_GP0_WVALID, DIR = O
 PORT M_AXI_GP0_AWID = ps7_axi_interconnect_0_M_AXI_GP0_AWID, DIR = O, VEC = [31:0]
 PORT M_AXI_GP0_RREADY = ps7_axi_interconnect_0_M_AXI_GP0_RREADY, DIR = O
 PORT M_AXI_GP0_ARSIZE = ps7_axi_interconnect_0_M_AXI_GP0_ARSIZE, DIR = O, VEC = [2:0]
 PORT M_AXI_GP0_AWREADY = ps7_axi_interconnect_0_M_AXI_GP0_AWREADY, DIR = I
 PORT M_AXI_GP0_ARID = ps7_axi_interconnect_0_M_AXI_GP0_ARID, DIR = O, VEC = [31:0]
 PORT M_AXI_GP0_WID = ps7_axi_interconnect_0_M_AXI_GP0_WID, DIR = O, VEC = [31:0]
 PORT M_AXI_GP0_AWBURST = ps7_axi_interconnect_0_M_AXI_GP0_AWBURST, DIR = O, VEC = [1:0]
 PORT M_AXI_GP0_ARBURST = ps7_axi_interconnect_0_M_AXI_GP0_ARBURST, DIR = O, VEC = [1:0]
 PORT M_AXI_GP0_ARLOCK = ps7_axi_interconnect_0_M_AXI_GP0_ARLOCK, DIR = O, VEC = [1:0]
 PORT M_AXI_GP0_AWLOCK = ps7_axi_interconnect_0_M_AXI_GP0_AWLOCK, DIR = O, VEC = [1:0]
 PORT M_AXI_GP0_AWSIZE = ps7_axi_interconnect_0_M_AXI_GP0_AWSIZE, DIR = O, VEC = [2:0]
 PORT M_AXI_GP0_ARPROT = ps7_axi_interconnect_0_M_AXI_GP0_ARPROT, DIR = O, VEC = [2:0]
 PORT M_AXI_GP0_AWPROT = ps7_axi_interconnect_0_M_AXI_GP0_AWPROT, DIR = O, VEC = [2:0]
 PORT M_AXI_GP0_ARADDR = ps7_axi_interconnect_0_M_AXI_GP0_ARADDR, DIR = O, VEC = [31:0]
 PORT M_AXI_GP0_BID = ps7_axi_interconnect_0_M_AXI_GP0_BID, DIR = I, VEC = [31:0]
 PORT M_AXI_GP0_AWADDR = ps7_axi_interconnect_0_M_AXI_GP0_AWADDR, DIR = O, VEC = [31:0]
 PORT M_AXI_GP0_WDATA = ps7_axi_interconnect_0_M_AXI_GP0_WDATA, DIR = O, VEC = [31:0]
 PORT M_AXI_GP0_ARCACHE = ps7_axi_interconnect_0_M_AXI_GP0_ARCACHE, DIR = O, VEC = [3:0]
 PORT M_AXI_GP0_AWQOS = ps7_axi_interconnect_0_M_AXI_GP0_AWQOS, DIR = O, VEC = [3:0]
 PORT M_AXI_GP0_ARLEN = ps7_axi_interconnect_0_M_AXI_GP0_ARLEN, DIR = O, VEC = [3:0]
 PORT M_AXI_GP0_ARQOS = ps7_axi_interconnect_0_M_AXI_GP0_ARQOS, DIR = O, VEC = [3:0]
 PORT M_AXI_GP0_AWCACHE = ps7_axi_interconnect_0_M_AXI_GP0_AWCACHE, DIR = O, VEC = [3:0]
 PORT M_AXI_GP0_WREADY = ps7_axi_interconnect_0_M_AXI_GP0_WREADY, DIR = I
 PORT M_AXI_GP0_AWLEN = ps7_axi_interconnect_0_M_AXI_GP0_AWLEN, DIR = O, VEC = [3:0]
 PORT M_AXI_GP0_WSTRB = ps7_axi_interconnect_0_M_AXI_GP0_WSTRB, DIR = O, VEC = [3:0]
 PORT M_AXI_GP0_ACLK = ps7_axi_interconnect_0_M_AXI_GP0_ACLK, DIR = I, SIGIS = CLK
 PORT M_AXI_GP0_ARREADY = ps7_axi_interconnect_0_M_AXI_GP0_ARREADY, DIR = I
 PORT M_AXI_GP0_BVALID = ps7_axi_interconnect_0_M_AXI_GP0_BVALID, DIR = I
 PORT M_AXI_GP0_RLAST = ps7_axi_interconnect_0_M_AXI_GP0_RLAST, DIR = I
 PORT M_AXI_GP0_RVALID = ps7_axi_interconnect_0_M_AXI_GP0_RVALID, DIR = I
 PORT M_AXI_GP0_RID = ps7_axi_interconnect_0_M_AXI_GP0_RID, DIR = I, VEC = [31:0]
 PORT M_AXI_GP0_BRESP = ps7_axi_interconnect_0_M_AXI_GP0_BRESP, DIR = I, VEC = [1:0]
 PORT M_AXI_GP0_RRESP = ps7_axi_interconnect_0_M_AXI_GP0_RRESP, DIR = I, VEC = [1:0]
 PORT M_AXI_GP0_RDATA = ps7_axi_interconnect_0_M_AXI_GP0_RDATA, DIR = I, VEC = [31:0]
# TAG_NO__END
# TAG_NO__START PCW::MPD::PS7::C_USE_M_AXI_GP1
 PORT M_AXI_GP0_WLAST = ps7_axi_interconnect_0_M_AXI_GP0_WLAST, DIR = O
 PORT M_AXI_GP1_BREADY = ps7_axi_interconnect_0_M_AXI_GP1_BREADY, DIR = O
 PORT M_AXI_GP1_ARQOS = ps7_axi_interconnect_0_M_AXI_GP1_ARQOS, DIR = O, VEC = [3:0]
 PORT M_AXI_GP1_ARID = ps7_axi_interconnect_0_M_AXI_GP1_ARID, DIR = O, VEC = [31:0]
 PORT M_AXI_GP1_WID = ps7_axi_interconnect_0_M_AXI_GP1_WID, DIR = O, VEC = [31:0]
 PORT M_AXI_GP1_AWBURST = ps7_axi_interconnect_0_M_AXI_GP1_AWBURST, DIR = O, VEC = [1:0]
 PORT M_AXI_GP1_ARBURST = ps7_axi_interconnect_0_M_AXI_GP1_ARBURST, DIR = O, VEC = [1:0]
 PORT M_AXI_GP1_ARLOCK = ps7_axi_interconnect_0_M_AXI_GP1_ARLOCK, DIR = O, VEC = [1:0]
 PORT M_AXI_GP1_AWLOCK = ps7_axi_interconnect_0_M_AXI_GP1_AWLOCK, DIR = O, VEC = [1:0]
 PORT M_AXI_GP1_AWSIZE = ps7_axi_interconnect_0_M_AXI_GP1_AWSIZE, DIR = O, VEC = [2:0]
 PORT M_AXI_GP1_ARPROT = ps7_axi_interconnect_0_M_AXI_GP1_ARPROT, DIR = O, VEC = [2:0]
 PORT M_AXI_GP1_AWPROT = ps7_axi_interconnect_0_M_AXI_GP1_AWPROT, DIR = O, VEC = [2:0]
 PORT M_AXI_GP1_ARADDR = ps7_axi_interconnect_0_M_AXI_GP1_ARADDR, DIR = O, VEC = [31:0]
 PORT M_AXI_GP1_BID = ps7_axi_interconnect_0_M_AXI_GP1_BID, DIR = I, VEC = [31:0]
 PORT M_AXI_GP1_AWADDR = ps7_axi_interconnect_0_M_AXI_GP1_AWADDR, DIR = O, VEC = [31:0]
 PORT M_AXI_GP1_WDATA = ps7_axi_interconnect_0_M_AXI_GP1_WDATA, DIR = O, VEC = [31:0]
 PORT M_AXI_GP1_ARCACHE = ps7_axi_interconnect_0_M_AXI_GP1_ARCACHE, DIR = O, VEC = [3:0]
 PORT M_AXI_GP1_ARLEN = ps7_axi_interconnect_0_M_AXI_GP1_ARLEN, DIR = O, VEC = [3:0]
 PORT M_AXI_GP1_RLAST = ps7_axi_interconnect_0_M_AXI_GP1_RLAST, DIR = I
 PORT M_AXI_GP1_AWQOS = ps7_axi_interconnect_0_M_AXI_GP1_AWQOS, DIR = O, VEC = [3:0]
 PORT M_AXI_GP1_AWREADY = ps7_axi_interconnect_0_M_AXI_GP1_AWREADY, DIR = I
 PORT M_AXI_GP1_AWCACHE = ps7_axi_interconnect_0_M_AXI_GP1_AWCACHE, DIR = O, VEC = [3:0]
 PORT M_AXI_GP1_AWLEN = ps7_axi_interconnect_0_M_AXI_GP1_AWLEN, DIR = O, VEC = [3:0]
 PORT M_AXI_GP1_WSTRB = ps7_axi_interconnect_0_M_AXI_GP1_WSTRB, DIR = O, VEC = [3:0]
 PORT M_AXI_GP1_WREADY = ps7_axi_interconnect_0_M_AXI_GP1_WREADY, DIR = I
 PORT M_AXI_GP1_ACLK = ps7_axi_interconnect_0_M_AXI_GP1_ACLK, DIR = I, SIGIS = CLK
 PORT M_AXI_GP1_ARREADY = ps7_axi_interconnect_0_M_AXI_GP1_ARREADY, DIR = I
 PORT M_AXI_GP1_BVALID = ps7_axi_interconnect_0_M_AXI_GP1_BVALID, DIR = I
 PORT M_AXI_GP1_RVALID = ps7_axi_interconnect_0_M_AXI_GP1_RVALID, DIR = I
 PORT M_AXI_GP1_RDATA = ps7_axi_interconnect_0_M_AXI_GP1_RDATA, DIR = I, VEC = [31:0]
 PORT M_AXI_GP1_RID = ps7_axi_interconnect_0_M_AXI_GP1_RID, DIR = I, VEC = [31:0]
 PORT M_AXI_GP1_BRESP = ps7_axi_interconnect_0_M_AXI_GP1_BRESP, DIR = I, VEC = [1:0]
 PORT M_AXI_GP1_RRESP = ps7_axi_interconnect_0_M_AXI_GP1_RRESP, DIR = I, VEC = [1:0]
 PORT M_AXI_GP1_RREADY = ps7_axi_interconnect_0_M_AXI_GP1_RREADY, DIR = O
 PORT M_AXI_GP1_WVALID = ps7_axi_interconnect_0_M_AXI_GP1_WVALID, DIR = O
 PORT M_AXI_GP1_ARVALID = ps7_axi_interconnect_0_M_AXI_GP1_ARVALID, DIR = O
 PORT M_AXI_GP1_AWID = ps7_axi_interconnect_0_M_AXI_GP1_AWID, DIR = O, VEC = [31:0]
 PORT M_AXI_GP1_WLAST = ps7_axi_interconnect_0_M_AXI_GP1_WLAST, DIR = O
 PORT M_AXI_GP1_ARSIZE = ps7_axi_interconnect_0_M_AXI_GP1_ARSIZE, DIR = O, VEC = [2:0]
 PORT M_AXI_GP1_AWVALID = ps7_axi_interconnect_0_M_AXI_GP1_AWVALID, DIR = O
# TAG_NO__END
# TAG_NO__START PCW::MPD::PS7::C_USE_S_AXI_GP0
 PORT S_AXI_GP0_RLAST = ps7_axi_interconnect_0_S_AXI_GP0_RLAST, DIR = O
 PORT S_AXI_GP0_BVALID = ps7_axi_interconnect_0_S_AXI_GP0_BVALID, DIR = O
 PORT S_AXI_GP0_ARQOS = ps7_axi_interconnect_0_S_AXI_GP0_ARQOS, DIR = I, VEC = [3:0]
 PORT S_AXI_GP0_AWBURST = ps7_axi_interconnect_0_S_AXI_GP0_AWBURST, DIR = I, VEC = [1:0]
 PORT S_AXI_GP0_AWLOCK = ps7_axi_interconnect_0_S_AXI_GP0_AWLOCK, DIR = I, VEC = [1:0]
 PORT S_AXI_GP0_AWSIZE = ps7_axi_interconnect_0_S_AXI_GP0_AWSIZE, DIR = I, VEC = [2:0]
 PORT S_AXI_GP0_ARPROT = ps7_axi_interconnect_0_S_AXI_GP0_ARPROT, DIR = I, VEC = [2:0]
 PORT S_AXI_GP0_AWPROT = ps7_axi_interconnect_0_S_AXI_GP0_AWPROT, DIR = I, VEC = [2:0]
 PORT S_AXI_GP0_ARADDR = ps7_axi_interconnect_0_S_AXI_GP0_ARADDR, DIR = I, VEC = [31:0]
 PORT S_AXI_GP0_AWADDR = ps7_axi_interconnect_0_S_AXI_GP0_AWADDR, DIR = I, VEC = [31:0]
 PORT S_AXI_GP0_WDATA = ps7_axi_interconnect_0_S_AXI_GP0_WDATA, DIR = I, VEC = [31:0]
 PORT S_AXI_GP0_ARCACHE = ps7_axi_interconnect_0_S_AXI_GP0_ARCACHE, DIR = I, VEC = [3:0]
 PORT S_AXI_GP0_ARLEN = ps7_axi_interconnect_0_S_AXI_GP0_ARLEN, DIR = I, VEC = [3:0]
 PORT S_AXI_GP0_AWQOS = ps7_axi_interconnect_0_S_AXI_GP0_AWQOS, DIR = I, VEC = [3:0]
 PORT S_AXI_GP0_AWCACHE = ps7_axi_interconnect_0_S_AXI_GP0_AWCACHE, DIR = I, VEC = [3:0]
 PORT S_AXI_GP0_WSTRB = ps7_axi_interconnect_0_S_AXI_GP0_WSTRB, DIR = I, VEC = [3:0]
 PORT S_AXI_GP0_ARID = ps7_axi_interconnect_0_S_AXI_GP0_ARID, DIR = I, VEC = [31:0]
 PORT S_AXI_GP0_AWID = ps7_axi_interconnect_0_S_AXI_GP0_AWID, DIR = I, VEC = [31:0]
 PORT S_AXI_GP0_WID = ps7_axi_interconnect_0_S_AXI_GP0_WID, DIR = I, VEC = [31:0]
 PORT S_AXI_GP0_AWREADY = ps7_axi_interconnect_0_S_AXI_GP0_AWREADY, DIR = O
 PORT S_AXI_GP0_BRESP = ps7_axi_interconnect_0_S_AXI_GP0_BRESP, DIR = O, VEC = [1:0]
 PORT S_AXI_GP0_ARREADY = ps7_axi_interconnect_0_S_AXI_GP0_ARREADY, DIR = O
 PORT S_AXI_GP0_RVALID = ps7_axi_interconnect_0_S_AXI_GP0_RVALID, DIR = O
 PORT S_AXI_GP0_RRESP = ps7_axi_interconnect_0_S_AXI_GP0_RRESP, DIR = O, VEC = [1:0]
 PORT S_AXI_GP0_AWVALID = ps7_axi_interconnect_0_S_AXI_GP0_AWVALID, DIR = I
 PORT S_AXI_GP0_RREADY = ps7_axi_interconnect_0_S_AXI_GP0_RREADY, DIR = I
 PORT S_AXI_GP0_RDATA = ps7_axi_interconnect_0_S_AXI_GP0_RDATA, DIR = O, VEC = [31:0]
 PORT S_AXI_GP0_WLAST = ps7_axi_interconnect_0_S_AXI_GP0_WLAST, DIR = I
 PORT S_AXI_GP0_BID = ps7_axi_interconnect_0_S_AXI_GP0_BID, DIR = O, VEC = [31:0]
 PORT S_AXI_GP0_RID = ps7_axi_interconnect_0_S_AXI_GP0_RID, DIR = O, VEC = [31:0]
 PORT S_AXI_GP0_ACLK = ps7_axi_interconnect_0_S_AXI_GP0_ACLK, DIR = I, SIGIS = CLK
 PORT S_AXI_GP0_ARVALID = ps7_axi_interconnect_0_S_AXI_GP0_ARVALID, DIR = I
 PORT S_AXI_GP0_BREADY = ps7_axi_interconnect_0_S_AXI_GP0_BREADY, DIR = I
 PORT S_AXI_GP0_WVALID = ps7_axi_interconnect_0_S_AXI_GP0_WVALID, DIR = I
 PORT S_AXI_GP0_ARSIZE = ps7_axi_interconnect_0_S_AXI_GP0_ARSIZE, DIR = I, VEC = [2:0]
 PORT S_AXI_GP0_AWLEN = ps7_axi_interconnect_0_S_AXI_GP0_AWLEN, DIR = I, VEC = [3:0]
 PORT S_AXI_GP0_ARBURST = ps7_axi_interconnect_0_S_AXI_GP0_ARBURST, DIR = I, VEC = [1:0]
 PORT S_AXI_GP0_ARLOCK = ps7_axi_interconnect_0_S_AXI_GP0_ARLOCK, DIR = I, VEC = [1:0]
 PORT S_AXI_GP0_WREADY = ps7_axi_interconnect_0_S_AXI_GP0_WREADY, DIR = O
# TAG_NO__END
# TAG_NO__START PCW::MPD::PS7::C_USE_S_AXI_GP1
 PORT S_AXI_GP1_WREADY = ps7_axi_interconnect_0_S_AXI_GP1_WREADY, DIR = O
 PORT S_AXI_GP1_RID = ps7_axi_interconnect_0_S_AXI_GP1_RID, DIR = O, VEC = [2:0]
 PORT S_AXI_GP1_ACLK = ps7_axi_interconnect_0_S_AXI_GP1_ACLK, DIR = I, SIGIS = CLK
 PORT S_AXI_GP1_ARVALID = ps7_axi_interconnect_0_S_AXI_GP1_ARVALID, DIR = I
 PORT S_AXI_GP1_BREADY = ps7_axi_interconnect_0_S_AXI_GP1_BREADY, DIR = I
 PORT S_AXI_GP1_WVALID = ps7_axi_interconnect_0_S_AXI_GP1_WVALID, DIR = I
 PORT S_AXI_GP1_ARSIZE = ps7_axi_interconnect_0_S_AXI_GP1_ARSIZE, DIR = I, VEC = [2:0]
 PORT S_AXI_GP1_ARBURST = ps7_axi_interconnect_0_S_AXI_GP1_ARBURST, DIR = I, VEC = [1:0]
 PORT S_AXI_GP1_ARLOCK = ps7_axi_interconnect_0_S_AXI_GP1_ARLOCK, DIR = I, VEC = [1:0]
 PORT S_AXI_GP1_AWBURST = ps7_axi_interconnect_0_S_AXI_GP1_AWBURST, DIR = I, VEC = [1:0]
 PORT S_AXI_GP1_AWLOCK = ps7_axi_interconnect_0_S_AXI_GP1_AWLOCK, DIR = I, VEC = [1:0]
 PORT S_AXI_GP1_AWSIZE = ps7_axi_interconnect_0_S_AXI_GP1_AWSIZE, DIR = I, VEC = [2:0]
 PORT S_AXI_GP1_ARPROT = ps7_axi_interconnect_0_S_AXI_GP1_ARPROT, DIR = I, VEC = [2:0]
 PORT S_AXI_GP1_AWPROT = ps7_axi_interconnect_0_S_AXI_GP1_AWPROT, DIR = I, VEC = [2:0]
 PORT S_AXI_GP1_ARADDR = ps7_axi_interconnect_0_S_AXI_GP1_ARADDR, DIR = I, VEC = [31:0]
 PORT S_AXI_GP1_AWADDR = ps7_axi_interconnect_0_S_AXI_GP1_AWADDR, DIR = I, VEC = [31:0]
 PORT S_AXI_GP1_WDATA = ps7_axi_interconnect_0_S_AXI_GP1_WDATA, DIR = I, VEC = [31:0]
 PORT S_AXI_GP1_ARCACHE = ps7_axi_interconnect_0_S_AXI_GP1_ARCACHE, DIR = I, VEC = [3:0]
 PORT S_AXI_GP1_ARQOS = ps7_axi_interconnect_0_S_AXI_GP1_ARQOS, DIR = I, VEC = [3:0]
 PORT S_AXI_GP1_ARLEN = ps7_axi_interconnect_0_S_AXI_GP1_ARLEN, DIR = I, VEC = [3:0]
 PORT S_AXI_GP1_AWQOS = ps7_axi_interconnect_0_S_AXI_GP1_AWQOS, DIR = I, VEC = [3:0]
 PORT S_AXI_GP1_AWCACHE = ps7_axi_interconnect_0_S_AXI_GP1_AWCACHE, DIR = I, VEC = [3:0]
 PORT S_AXI_GP1_AWLEN = ps7_axi_interconnect_0_S_AXI_GP1_AWLEN, DIR = I, VEC = [3:0]
 PORT S_AXI_GP1_WSTRB = ps7_axi_interconnect_0_S_AXI_GP1_WSTRB, DIR = I, VEC = [3:0]
 PORT S_AXI_GP1_ARID = ps7_axi_interconnect_0_S_AXI_GP1_ARID, DIR = I, VEC = [31:0]
 PORT S_AXI_GP1_AWID = ps7_axi_interconnect_0_S_AXI_GP1_AWID, DIR = I, VEC = [31:0]
 PORT S_AXI_GP1_WID = ps7_axi_interconnect_0_S_AXI_GP1_WID, DIR = I, VEC = [31:0]
 PORT S_AXI_GP1_BVALID = ps7_axi_interconnect_0_S_AXI_GP1_BVALID, DIR = O
 PORT S_AXI_GP1_ARREADY = ps7_axi_interconnect_0_S_AXI_GP1_ARREADY, DIR = O
 PORT S_AXI_GP1_RVALID = ps7_axi_interconnect_0_S_AXI_GP1_RVALID, DIR = O
 PORT S_AXI_GP1_RRESP = ps7_axi_interconnect_0_S_AXI_GP1_RRESP, DIR = O, VEC = [1:0]
 PORT S_AXI_GP1_AWVALID = ps7_axi_interconnect_0_S_AXI_GP1_AWVALID, DIR = I
 PORT S_AXI_GP1_RREADY = ps7_axi_interconnect_0_S_AXI_GP1_RREADY, DIR = I
 PORT S_AXI_GP1_RDATA = ps7_axi_interconnect_0_S_AXI_GP1_RDATA, DIR = O, VEC = [31:0]
 PORT S_AXI_GP1_WLAST = ps7_axi_interconnect_0_S_AXI_GP1_WLAST, DIR = I
 PORT S_AXI_GP1_BID = ps7_axi_interconnect_0_S_AXI_GP1_BID, DIR = O, VEC = [2:0]
 PORT S_AXI_GP1_BRESP = ps7_axi_interconnect_0_S_AXI_GP1_BRESP, DIR = O, VEC = [1:0]
 PORT S_AXI_GP1_RLAST = ps7_axi_interconnect_0_S_AXI_GP1_RLAST, DIR = O
 PORT S_AXI_GP1_AWREADY = ps7_axi_interconnect_0_S_AXI_GP1_AWREADY, DIR = O
# TAG_NO__END
# TAG_NO__START PCW::MPD::PS7::C_USE_S_AXI_HP0
 PORT S_AXI_HP0_BRESP = ps7_axi_interconnect_0_S_AXI_HP0_BRESP, DIR = O, VEC = [1:0]
 PORT S_AXI_HP0_WREADY = ps7_axi_interconnect_0_S_AXI_HP0_WREADY, DIR = O
 PORT S_AXI_HP0_RLAST = ps7_axi_interconnect_0_S_AXI_HP0_RLAST, DIR = O
 PORT S_AXI_HP0_BVALID = ps7_axi_interconnect_0_S_AXI_HP0_BVALID, DIR = O
 PORT S_AXI_HP0_AWREADY = ps7_axi_interconnect_0_S_AXI_HP0_AWREADY, DIR = O
 PORT S_AXI_HP0_ARREADY = ps7_axi_interconnect_0_S_AXI_HP0_ARREADY, DIR = O
 PORT S_AXI_HP0_RVALID = ps7_axi_interconnect_0_S_AXI_HP0_RVALID, DIR = O
 PORT S_AXI_HP0_AWID = ps7_axi_interconnect_0_S_AXI_HP0_AWID, DIR = I, VEC = [5:0]
 PORT S_AXI_HP0_WID = ps7_axi_interconnect_0_S_AXI_HP0_WID, DIR = I, VEC = [5:0]
 PORT S_AXI_HP0_WDATA = ps7_axi_interconnect_0_S_AXI_HP0_WDATA, DIR = I, VEC = [63:0]
 PORT S_AXI_HP0_WSTRB = ps7_axi_interconnect_0_S_AXI_HP0_WSTRB, DIR = I, VEC = [7:0]
 PORT S_AXI_HP0_RRESP = ps7_axi_interconnect_0_S_AXI_HP0_RRESP, DIR = O, VEC = [1:0]
 PORT S_AXI_HP0_AWVALID = ps7_axi_interconnect_0_S_AXI_HP0_AWVALID, DIR = I
 PORT S_AXI_HP0_RREADY = ps7_axi_interconnect_0_S_AXI_HP0_RREADY, DIR = I
 PORT S_AXI_HP0_BID = ps7_axi_interconnect_0_S_AXI_HP0_BID, DIR = O, VEC = [5:0]
 PORT S_AXI_HP0_WLAST = ps7_axi_interconnect_0_S_AXI_HP0_WLAST, DIR = I
 PORT S_AXI_HP0_RID = ps7_axi_interconnect_0_S_AXI_HP0_RID, DIR = O, VEC = [5:0]
 PORT S_AXI_HP0_RDATA = ps7_axi_interconnect_0_S_AXI_HP0_RDATA, DIR = O, VEC = [63:0]
 PORT S_AXI_HP0_ACLK = ps7_axi_interconnect_0_S_AXI_HP0_ACLK, DIR = I, SIGIS = CLK
 PORT S_AXI_HP0_ARVALID = ps7_axi_interconnect_0_S_AXI_HP0_ARVALID, DIR = I
 PORT S_AXI_HP0_BREADY = ps7_axi_interconnect_0_S_AXI_HP0_BREADY, DIR = I
 PORT S_AXI_HP0_WVALID = ps7_axi_interconnect_0_S_AXI_HP0_WVALID, DIR = I
 PORT S_AXI_HP0_ARSIZE = ps7_axi_interconnect_0_S_AXI_HP0_ARSIZE, DIR = I, VEC = [2:0]
 PORT S_AXI_HP0_ARBURST = ps7_axi_interconnect_0_S_AXI_HP0_ARBURST, DIR = I, VEC = [1:0]
 PORT S_AXI_HP0_ARLOCK = ps7_axi_interconnect_0_S_AXI_HP0_ARLOCK, DIR = I, VEC = [1:0]
 PORT S_AXI_HP0_AWBURST = ps7_axi_interconnect_0_S_AXI_HP0_AWBURST, DIR = I, VEC = [1:0]
 PORT S_AXI_HP0_AWLOCK = ps7_axi_interconnect_0_S_AXI_HP0_AWLOCK, DIR = I, VEC = [1:0]
 PORT S_AXI_HP0_AWSIZE = ps7_axi_interconnect_0_S_AXI_HP0_AWSIZE, DIR = I, VEC = [2:0]
 PORT S_AXI_HP0_ARPROT = ps7_axi_interconnect_0_S_AXI_HP0_ARPROT, DIR = I, VEC = [2:0]
 PORT S_AXI_HP0_AWPROT = ps7_axi_interconnect_0_S_AXI_HP0_AWPROT, DIR = I, VEC = [2:0]
 PORT S_AXI_HP0_ARADDR = ps7_axi_interconnect_0_S_AXI_HP0_ARADDR, DIR = I, VEC = [31:0]
 PORT S_AXI_HP0_AWADDR = ps7_axi_interconnect_0_S_AXI_HP0_AWADDR, DIR = I, VEC = [31:0]
 PORT S_AXI_HP0_ARCACHE = ps7_axi_interconnect_0_S_AXI_HP0_ARCACHE, DIR = I, VEC = [3:0]
 PORT S_AXI_HP0_ARLEN = ps7_axi_interconnect_0_S_AXI_HP0_ARLEN, DIR = I, VEC = [3:0]
 PORT S_AXI_HP0_ARQOS = ps7_axi_interconnect_0_S_AXI_HP0_ARQOS, DIR = I, VEC = [3:0]
 PORT S_AXI_HP0_AWCACHE = ps7_axi_interconnect_0_S_AXI_HP0_AWCACHE, DIR = I, VEC = [3:0]
 PORT S_AXI_HP0_AWQOS = ps7_axi_interconnect_0_S_AXI_HP0_AWQOS, DIR = I, VEC = [3:0]
 PORT S_AXI_HP0_AWLEN = ps7_axi_interconnect_0_S_AXI_HP0_AWLEN, DIR = I, VEC = [3:0]
 PORT S_AXI_HP0_ARID = ps7_axi_interconnect_0_S_AXI_HP0_ARID, DIR = I, VEC = [5:0]
# TAG_NO__END
# TAG_NO__START PCW::MPD::PS7::C_USE_S_AXI_HP1
 PORT S_AXI_HP1_RLAST = ps7_axi_interconnect_0_S_AXI_HP1_RLAST, DIR = O
 PORT S_AXI_HP1_BRESP = ps7_axi_interconnect_0_S_AXI_HP1_BRESP, DIR = O, VEC = [1:0]
 PORT S_AXI_HP1_ARREADY = ps7_axi_interconnect_0_S_AXI_HP1_ARREADY, DIR = O
 PORT S_AXI_HP1_AWREADY = ps7_axi_interconnect_0_S_AXI_HP1_AWREADY, DIR = O
 PORT S_AXI_HP1_WREADY = ps7_axi_interconnect_0_S_AXI_HP1_WREADY, DIR = O
 PORT S_AXI_HP1_RVALID = ps7_axi_interconnect_0_S_AXI_HP1_RVALID, DIR = O
 PORT S_AXI_HP1_RRESP = ps7_axi_interconnect_0_S_AXI_HP1_RRESP, DIR = O, VEC = [1:0]
 PORT S_AXI_HP1_AWVALID = ps7_axi_interconnect_0_S_AXI_HP1_AWVALID, DIR = I
 PORT S_AXI_HP1_RREADY = ps7_axi_interconnect_0_S_AXI_HP1_RREADY, DIR = I
 PORT S_AXI_HP1_BID = ps7_axi_interconnect_0_S_AXI_HP1_BID, DIR = O, VEC = [5:0]
 PORT S_AXI_HP1_WLAST = ps7_axi_interconnect_0_S_AXI_HP1_WLAST, DIR = I
 PORT S_AXI_HP1_RID = ps7_axi_interconnect_0_S_AXI_HP1_RID, DIR = O, VEC = [5:0]
 PORT S_AXI_HP1_RDATA = ps7_axi_interconnect_0_S_AXI_HP1_RDATA, DIR = O, VEC = [63:0]
 PORT S_AXI_HP1_ACLK = ps7_axi_interconnect_0_S_AXI_HP1_ACLK, DIR = I, SIGIS = CLK
 PORT S_AXI_HP1_ARVALID = ps7_axi_interconnect_0_S_AXI_HP1_ARVALID, DIR = I
 PORT S_AXI_HP1_BREADY = ps7_axi_interconnect_0_S_AXI_HP1_BREADY, DIR = I
 PORT S_AXI_HP1_WVALID = ps7_axi_interconnect_0_S_AXI_HP1_WVALID, DIR = I
 PORT S_AXI_HP1_ARSIZE = ps7_axi_interconnect_0_S_AXI_HP1_ARSIZE, DIR = I, VEC = [2:0]
 PORT S_AXI_HP1_ARBURST = ps7_axi_interconnect_0_S_AXI_HP1_ARBURST, DIR = I, VEC = [1:0]
 PORT S_AXI_HP1_ARLOCK = ps7_axi_interconnect_0_S_AXI_HP1_ARLOCK, DIR = I, VEC = [1:0]
 PORT S_AXI_HP1_AWBURST = ps7_axi_interconnect_0_S_AXI_HP1_AWBURST, DIR = I, VEC = [1:0]
 PORT S_AXI_HP1_AWLOCK = ps7_axi_interconnect_0_S_AXI_HP1_AWLOCK, DIR = I, VEC = [1:0]
 PORT S_AXI_HP1_AWSIZE = ps7_axi_interconnect_0_S_AXI_HP1_AWSIZE, DIR = I, VEC = [2:0]
 PORT S_AXI_HP1_ARPROT = ps7_axi_interconnect_0_S_AXI_HP1_ARPROT, DIR = I, VEC = [2:0]
 PORT S_AXI_HP1_AWPROT = ps7_axi_interconnect_0_S_AXI_HP1_AWPROT, DIR = I, VEC = [2:0]
 PORT S_AXI_HP1_ARADDR = ps7_axi_interconnect_0_S_AXI_HP1_ARADDR, DIR = I, VEC = [31:0]
 PORT S_AXI_HP1_AWADDR = ps7_axi_interconnect_0_S_AXI_HP1_AWADDR, DIR = I, VEC = [31:0]
 PORT S_AXI_HP1_ARCACHE = ps7_axi_interconnect_0_S_AXI_HP1_ARCACHE, DIR = I, VEC = [3:0]
 PORT S_AXI_HP1_ARLEN = ps7_axi_interconnect_0_S_AXI_HP1_ARLEN, DIR = I, VEC = [3:0]
 PORT S_AXI_HP1_ARQOS = ps7_axi_interconnect_0_S_AXI_HP1_ARQOS, DIR = I, VEC = [3:0]
 PORT S_AXI_HP1_AWCACHE = ps7_axi_interconnect_0_S_AXI_HP1_AWCACHE, DIR = I, VEC = [3:0]
 PORT S_AXI_HP1_AWQOS = ps7_axi_interconnect_0_S_AXI_HP1_AWQOS, DIR = I, VEC = [3:0]
 PORT S_AXI_HP1_AWLEN = ps7_axi_interconnect_0_S_AXI_HP1_AWLEN, DIR = I, VEC = [3:0]
 PORT S_AXI_HP1_ARID = ps7_axi_interconnect_0_S_AXI_HP1_ARID, DIR = I, VEC = [5:0]
 PORT S_AXI_HP1_AWID = ps7_axi_interconnect_0_S_AXI_HP1_AWID, DIR = I, VEC = [5:0]
 PORT S_AXI_HP1_WID = ps7_axi_interconnect_0_S_AXI_HP1_WID, DIR = I, VEC = [5:0]
 PORT S_AXI_HP1_WDATA = ps7_axi_interconnect_0_S_AXI_HP1_WDATA, DIR = I, VEC = [63:0]
 PORT S_AXI_HP1_WSTRB = ps7_axi_interconnect_0_S_AXI_HP1_WSTRB, DIR = I, VEC = [7:0]
 PORT S_AXI_HP1_BVALID = ps7_axi_interconnect_0_S_AXI_HP1_BVALID, DIR = O
# TAG_NO__END
# TAG_NO__START PCW::MPD::PS7::C_USE_S_AXI_HP2
 PORT S_AXI_HP2_ARREADY = ps7_axi_interconnect_0_S_AXI_HP2_ARREADY, DIR = O
 PORT S_AXI_HP2_BVALID = ps7_axi_interconnect_0_S_AXI_HP2_BVALID, DIR = O
 PORT S_AXI_HP2_BRESP = ps7_axi_interconnect_0_S_AXI_HP2_BRESP, DIR = O, VEC = [1:0]
 PORT S_AXI_HP2_WREADY = ps7_axi_interconnect_0_S_AXI_HP2_WREADY, DIR = O
 PORT S_AXI_HP2_RLAST = ps7_axi_interconnect_0_S_AXI_HP2_RLAST, DIR = O
 PORT S_AXI_HP2_AWREADY = ps7_axi_interconnect_0_S_AXI_HP2_AWREADY, DIR = O
 PORT S_AXI_HP2_AWSIZE = ps7_axi_interconnect_0_S_AXI_HP2_AWSIZE, DIR = I, VEC = [2:0]
 PORT S_AXI_HP2_ARPROT = ps7_axi_interconnect_0_S_AXI_HP2_ARPROT, DIR = I, VEC = [2:0]
 PORT S_AXI_HP2_AWPROT = ps7_axi_interconnect_0_S_AXI_HP2_AWPROT, DIR = I, VEC = [2:0]
 PORT S_AXI_HP2_ARADDR = ps7_axi_interconnect_0_S_AXI_HP2_ARADDR, DIR = I, VEC = [31:0]
 PORT S_AXI_HP2_AWADDR = ps7_axi_interconnect_0_S_AXI_HP2_AWADDR, DIR = I, VEC = [31:0]
 PORT S_AXI_HP2_ARCACHE = ps7_axi_interconnect_0_S_AXI_HP2_ARCACHE, DIR = I, VEC = [3:0]
 PORT S_AXI_HP2_ARLEN = ps7_axi_interconnect_0_S_AXI_HP2_ARLEN, DIR = I, VEC = [3:0]
 PORT S_AXI_HP2_ARQOS = ps7_axi_interconnect_0_S_AXI_HP2_ARQOS, DIR = I, VEC = [3:0]
 PORT S_AXI_HP2_AWCACHE = ps7_axi_interconnect_0_S_AXI_HP2_AWCACHE, DIR = I, VEC = [3:0]
 PORT S_AXI_HP2_AWQOS = ps7_axi_interconnect_0_S_AXI_HP2_AWQOS, DIR = I, VEC = [3:0]
 PORT S_AXI_HP2_AWLEN = ps7_axi_interconnect_0_S_AXI_HP2_AWLEN, DIR = I, VEC = [3:0]
 PORT S_AXI_HP2_ARID = ps7_axi_interconnect_0_S_AXI_HP2_ARID, DIR = I, VEC = [5:0]
 PORT S_AXI_HP2_AWID = ps7_axi_interconnect_0_S_AXI_HP2_AWID, DIR = I, VEC = [5:0]
 PORT S_AXI_HP2_WID = ps7_axi_interconnect_0_S_AXI_HP2_WID, DIR = I, VEC = [5:0]
 PORT S_AXI_HP2_WDATA = ps7_axi_interconnect_0_S_AXI_HP2_WDATA, DIR = I, VEC = [63:0]
 PORT S_AXI_HP2_WSTRB = ps7_axi_interconnect_0_S_AXI_HP2_WSTRB, DIR = I, VEC = [7:0]
 PORT S_AXI_HP2_RVALID = ps7_axi_interconnect_0_S_AXI_HP2_RVALID, DIR = O
 PORT S_AXI_HP2_RRESP = ps7_axi_interconnect_0_S_AXI_HP2_RRESP, DIR = O, VEC = [1:0]
 PORT S_AXI_HP2_AWVALID = ps7_axi_interconnect_0_S_AXI_HP2_AWVALID, DIR = I
 PORT S_AXI_HP2_RREADY = ps7_axi_interconnect_0_S_AXI_HP2_RREADY, DIR = I
 PORT S_AXI_HP2_BID = ps7_axi_interconnect_0_S_AXI_HP2_BID, DIR = O, VEC = [5:0]
 PORT S_AXI_HP2_WLAST = ps7_axi_interconnect_0_S_AXI_HP2_WLAST, DIR = I
 PORT S_AXI_HP2_RID = ps7_axi_interconnect_0_S_AXI_HP2_RID, DIR = O, VEC = [5:0]
 PORT S_AXI_HP2_RDATA = ps7_axi_interconnect_0_S_AXI_HP2_RDATA, DIR = O, VEC = [63:0]
 PORT S_AXI_HP2_ACLK = ps7_axi_interconnect_0_S_AXI_HP2_ACLK, DIR = I, SIGIS = CLK
 PORT S_AXI_HP2_ARVALID = ps7_axi_interconnect_0_S_AXI_HP2_ARVALID, DIR = I
 PORT S_AXI_HP2_BREADY = ps7_axi_interconnect_0_S_AXI_HP2_BREADY, DIR = I
 PORT S_AXI_HP2_WVALID = ps7_axi_interconnect_0_S_AXI_HP2_WVALID, DIR = I
 PORT S_AXI_HP2_ARSIZE = ps7_axi_interconnect_0_S_AXI_HP2_ARSIZE, DIR = I, VEC = [2:0]
 PORT S_AXI_HP2_ARBURST = ps7_axi_interconnect_0_S_AXI_HP2_ARBURST, DIR = I, VEC = [1:0]
 PORT S_AXI_HP2_ARLOCK = ps7_axi_interconnect_0_S_AXI_HP2_ARLOCK, DIR = I, VEC = [1:0]
 PORT S_AXI_HP2_AWBURST = ps7_axi_interconnect_0_S_AXI_HP2_AWBURST, DIR = I, VEC = [1:0]
 PORT S_AXI_HP2_AWLOCK = ps7_axi_interconnect_0_S_AXI_HP2_AWLOCK, DIR = I, VEC = [1:0]
# TAG_NO__END
# TAG_NO__START PCW::MPD::PS7::C_USE_S_AXI_HP3
 PORT S_AXI_HP3_ARREADY = ps7_axi_interconnect_0_S_AXI_HP3_ARREADY, DIR = O
 PORT S_AXI_HP3_WREADY = ps7_axi_interconnect_0_S_AXI_HP3_WREADY, DIR = O
 PORT S_AXI_HP3_BVALID = ps7_axi_interconnect_0_S_AXI_HP3_BVALID, DIR = O
 PORT S_AXI_HP3_BRESP = ps7_axi_interconnect_0_S_AXI_HP3_BRESP, DIR = O, VEC = [1:0]
 PORT S_AXI_HP3_RVALID = ps7_axi_interconnect_0_S_AXI_HP3_RVALID, DIR = O
 PORT S_AXI_HP3_RRESP = ps7_axi_interconnect_0_S_AXI_HP3_RRESP, DIR = O, VEC = [1:0]
 PORT S_AXI_HP3_AWVALID = ps7_axi_interconnect_0_S_AXI_HP3_AWVALID, DIR = I
 PORT S_AXI_HP3_RREADY = ps7_axi_interconnect_0_S_AXI_HP3_RREADY, DIR = I
 PORT S_AXI_HP3_BID = ps7_axi_interconnect_0_S_AXI_HP3_BID, DIR = O, VEC = [5:0]
 PORT S_AXI_HP3_WLAST = ps7_axi_interconnect_0_S_AXI_HP3_WLAST, DIR = I
 PORT S_AXI_HP3_RID = ps7_axi_interconnect_0_S_AXI_HP3_RID, DIR = O, VEC = [5:0]
 PORT S_AXI_HP3_RDATA = ps7_axi_interconnect_0_S_AXI_HP3_RDATA, DIR = O, VEC = [63:0]
 PORT S_AXI_HP3_ACLK = ps7_axi_interconnect_0_S_AXI_HP3_ACLK, DIR = I, SIGIS = CLK
 PORT S_AXI_HP3_ARVALID = ps7_axi_interconnect_0_S_AXI_HP3_ARVALID, DIR = I
 PORT S_AXI_HP3_BREADY = ps7_axi_interconnect_0_S_AXI_HP3_BREADY, DIR = I
 PORT S_AXI_HP3_WVALID = ps7_axi_interconnect_0_S_AXI_HP3_WVALID, DIR = I
 PORT S_AXI_HP3_ARSIZE = ps7_axi_interconnect_0_S_AXI_HP3_ARSIZE, DIR = I, VEC = [2:0]
 PORT S_AXI_HP3_ARBURST = ps7_axi_interconnect_0_S_AXI_HP3_ARBURST, DIR = I, VEC = [1:0]
 PORT S_AXI_HP3_ARLOCK = ps7_axi_interconnect_0_S_AXI_HP3_ARLOCK, DIR = I, VEC = [1:0]
 PORT S_AXI_HP3_AWBURST = ps7_axi_interconnect_0_S_AXI_HP3_AWBURST, DIR = I, VEC = [1:0]
 PORT S_AXI_HP3_AWLOCK = ps7_axi_interconnect_0_S_AXI_HP3_AWLOCK, DIR = I, VEC = [1:0]
 PORT S_AXI_HP3_AWSIZE = ps7_axi_interconnect_0_S_AXI_HP3_AWSIZE, DIR = I, VEC = [2:0]
 PORT S_AXI_HP3_ARPROT = ps7_axi_interconnect_0_S_AXI_HP3_ARPROT, DIR = I, VEC = [2:0]
 PORT S_AXI_HP3_AWPROT = ps7_axi_interconnect_0_S_AXI_HP3_AWPROT, DIR = I, VEC = [2:0]
 PORT S_AXI_HP3_ARADDR = ps7_axi_interconnect_0_S_AXI_HP3_ARADDR, DIR = I, VEC = [31:0]
 PORT S_AXI_HP3_AWADDR = ps7_axi_interconnect_0_S_AXI_HP3_AWADDR, DIR = I, VEC = [31:0]
 PORT S_AXI_HP3_ARCACHE = ps7_axi_interconnect_0_S_AXI_HP3_ARCACHE, DIR = I, VEC = [3:0]
 PORT S_AXI_HP3_ARLEN = ps7_axi_interconnect_0_S_AXI_HP3_ARLEN, DIR = I, VEC = [3:0]
 PORT S_AXI_HP3_ARQOS = ps7_axi_interconnect_0_S_AXI_HP3_ARQOS, DIR = I, VEC = [3:0]
 PORT S_AXI_HP3_AWCACHE = ps7_axi_interconnect_0_S_AXI_HP3_AWCACHE, DIR = I, VEC = [3:0]
 PORT S_AXI_HP3_AWQOS = ps7_axi_interconnect_0_S_AXI_HP3_AWQOS, DIR = I, VEC = [3:0]
 PORT S_AXI_HP3_AWLEN = ps7_axi_interconnect_0_S_AXI_HP3_AWLEN, DIR = I, VEC = [3:0]
 PORT S_AXI_HP3_ARID = ps7_axi_interconnect_0_S_AXI_HP3_ARID, DIR = I, VEC = [5:0]
 PORT S_AXI_HP3_AWID = ps7_axi_interconnect_0_S_AXI_HP3_AWID, DIR = I, VEC = [5:0]
 PORT S_AXI_HP3_WID = ps7_axi_interconnect_0_S_AXI_HP3_WID, DIR = I, VEC = [5:0]
 PORT S_AXI_HP3_WDATA = ps7_axi_interconnect_0_S_AXI_HP3_WDATA, DIR = I, VEC = [63:0]
 PORT S_AXI_HP3_WSTRB = ps7_axi_interconnect_0_S_AXI_HP3_WSTRB, DIR = I, VEC = [7:0]
 PORT S_AXI_HP3_RLAST = ps7_axi_interconnect_0_S_AXI_HP3_RLAST, DIR = O
 PORT S_AXI_HP3_AWREADY = ps7_axi_interconnect_0_S_AXI_HP3_AWREADY, DIR = O
# TAG_NO__END
# TAG_NO__START PCW::MPD::PS7::C_USE_S_AXI_ACP
 PORT S_AXI_ACP_BVALID = ps7_axi_interconnect_0_S_AXI_ACP_BVALID, DIR = O
 PORT S_AXI_ACP_BRESP = ps7_axi_interconnect_0_S_AXI_ACP_BRESP, DIR = O, VEC = [1:0]
 PORT S_AXI_ACP_AWREADY = ps7_axi_interconnect_0_S_AXI_ACP_AWREADY, DIR = O
 PORT S_AXI_ACP_RVALID = ps7_axi_interconnect_0_S_AXI_ACP_RVALID, DIR = O
 PORT S_AXI_ACP_WLAST = ps7_axi_interconnect_0_S_AXI_ACP_WLAST, DIR = I
 PORT S_AXI_ACP_RRESP = ps7_axi_interconnect_0_S_AXI_ACP_RRESP, DIR = O, VEC = [1:0]
 PORT S_AXI_ACP_BID = ps7_axi_interconnect_0_S_AXI_ACP_BID, DIR = O, VEC = [2:0]
 PORT S_AXI_ACP_AWVALID = ps7_axi_interconnect_0_S_AXI_ACP_AWVALID, DIR = I
 PORT S_AXI_ACP_WREADY = ps7_axi_interconnect_0_S_AXI_ACP_WREADY, DIR = O
 PORT S_AXI_ACP_RREADY = ps7_axi_interconnect_0_S_AXI_ACP_RREADY, DIR = I
 PORT S_AXI_ACP_RID = ps7_axi_interconnect_0_S_AXI_ACP_RID, DIR = O, VEC = [2:0]
 PORT S_AXI_ACP_RDATA = ps7_axi_interconnect_0_S_AXI_ACP_RDATA, DIR = O, VEC = [63:0]
 PORT S_AXI_ACP_ACLK = ps7_axi_interconnect_0_S_AXI_ACP_ACLK, DIR = I, SIGIS = CLK
 PORT S_AXI_ACP_ARVALID = ps7_axi_interconnect_0_S_AXI_ACP_ARVALID, DIR = I
 PORT S_AXI_ACP_BREADY = ps7_axi_interconnect_0_S_AXI_ACP_BREADY, DIR = I
 PORT S_AXI_ACP_WVALID = ps7_axi_interconnect_0_S_AXI_ACP_WVALID, DIR = I
 PORT S_AXI_ACP_AWQOS = ps7_axi_interconnect_0_S_AXI_ACP_AWQOS, DIR = I, VEC = [3:0]
 PORT S_AXI_ACP_ARID = ps7_axi_interconnect_0_S_AXI_ACP_ARID, DIR = I, VEC = [2:0]
 PORT S_AXI_ACP_ARLEN = ps7_axi_interconnect_0_S_AXI_ACP_ARLEN, DIR = I, VEC = [3:0]
 PORT S_AXI_ACP_ARPROT = ps7_axi_interconnect_0_S_AXI_ACP_ARPROT, DIR = I, VEC = [2:0]
 PORT S_AXI_ACP_AWID = ps7_axi_interconnect_0_S_AXI_ACP_AWID, DIR = I, VEC = [2:0]
 PORT S_AXI_ACP_AWPROT = ps7_axi_interconnect_0_S_AXI_ACP_AWPROT, DIR = I, VEC = [2:0]
 PORT S_AXI_ACP_WID = ps7_axi_interconnect_0_S_AXI_ACP_WID, DIR = I, VEC = [2:0]
 PORT S_AXI_ACP_ARADDR = ps7_axi_interconnect_0_S_AXI_ACP_ARADDR, DIR = I, VEC = [31:0]
 PORT S_AXI_ACP_AWADDR = ps7_axi_interconnect_0_S_AXI_ACP_AWADDR, DIR = I, VEC = [31:0]
 PORT S_AXI_ACP_ARCACHE = ps7_axi_interconnect_0_S_AXI_ACP_ARCACHE, DIR = I, VEC = [3:0]
 PORT S_AXI_ACP_ARQOS = ps7_axi_interconnect_0_S_AXI_ACP_ARQOS, DIR = I, VEC = [3:0]
 PORT S_AXI_ACP_ARBURST = ps7_axi_interconnect_0_S_AXI_ACP_ARBURST, DIR = I, VEC = [1:0]
 PORT S_AXI_ACP_AWCACHE = ps7_axi_interconnect_0_S_AXI_ACP_AWCACHE, DIR = I, VEC = [3:0]
 PORT S_AXI_ACP_AWBURST = ps7_axi_interconnect_0_S_AXI_ACP_AWBURST, DIR = I, VEC = [1:0]
 PORT S_AXI_ACP_AWLEN = ps7_axi_interconnect_0_S_AXI_ACP_AWLEN, DIR = I, VEC = [3:0]
 PORT S_AXI_ACP_ARSIZE = ps7_axi_interconnect_0_S_AXI_ACP_ARSIZE, DIR = I, VEC = [2:0]
 PORT S_AXI_ACP_ARLOCK = ps7_axi_interconnect_0_S_AXI_ACP_ARLOCK, DIR = I, VEC = [1:0]
 PORT S_AXI_ACP_AWLOCK = ps7_axi_interconnect_0_S_AXI_ACP_AWLOCK, DIR = I, VEC = [1:0]
 PORT S_AXI_ACP_AWSIZE = ps7_axi_interconnect_0_S_AXI_ACP_AWSIZE, DIR = I, VEC = [2:0]
 PORT S_AXI_ACP_ARUSER = ps7_axi_interconnect_0_S_AXI_ACP_ARUSER, DIR = I, VEC = [4:0]
 PORT S_AXI_ACP_AWUSER = ps7_axi_interconnect_0_S_AXI_ACP_AWUSER, DIR = I, VEC = [4:0]
 PORT S_AXI_ACP_WDATA = ps7_axi_interconnect_0_S_AXI_ACP_WDATA, DIR = I, VEC = [63:0]
 PORT S_AXI_ACP_WSTRB = ps7_axi_interconnect_0_S_AXI_ACP_WSTRB, DIR = I, VEC = [7:0]
 PORT S_AXI_ACP_RLAST = ps7_axi_interconnect_0_S_AXI_ACP_RLAST, DIR = O
 PORT S_AXI_ACP_ARREADY = ps7_axi_interconnect_0_S_AXI_ACP_ARREADY, DIR = O
# RESTET Pins
 PORT M_AXI_GP0_ARESETN = ps7_axi_interconnect_0_M_AXI_GP0_ARESETN, DIR = O, SIGIS = RST
 PORT S_AXI_HP0_WRISSUECAP1_EN = ps7_axi_interconnect_0_S_AXI_HP0_WRISSUECAP1_EN, DIR = I
 PORT S_AXI_GP1_ARESETN = ps7_axi_interconnect_0_S_AXI_GP1_ARESETN, DIR = O, SIGIS = RST
 PORT S_AXI_GP0_ARESETN = ps7_axi_interconnect_0_S_AXI_GP0_ARESETN, DIR = O, SIGIS = RST
 PORT S_AXI_ACP_ARESETN = ps7_axi_interconnect_0_S_AXI_ACP_ARESETN, DIR = O, SIGIS = RST
 PORT S_AXI_HP0_ARESETN = ps7_axi_interconnect_0_S_AXI_HP0_ARESETN, DIR = O, SIGIS = RST
 PORT S_AXI_HP0_RCOUNT = ps7_axi_interconnect_0_S_AXI_HP0_RCOUNT, DIR = O, VEC = [7:0]
 PORT S_AXI_HP0_WCOUNT = ps7_axi_interconnect_0_S_AXI_HP0_WCOUNT, DIR = O, VEC = [7:0]
 PORT S_AXI_HP0_RACOUNT = ps7_axi_interconnect_0_S_AXI_HP0_RACOUNT, DIR = O, VEC = [2:0]
 PORT S_AXI_HP0_WACOUNT = ps7_axi_interconnect_0_S_AXI_HP0_WACOUNT, DIR = O, VEC = [5:0]
 PORT S_AXI_HP0_RDISSUECAP1_EN = ps7_axi_interconnect_0_S_AXI_HP0_RDISSUECAP1_EN, DIR = I
 PORT S_AXI_HP1_ARESETN = ps7_axi_interconnect_0_S_AXI_HP1_ARESETN, DIR = O, SIGIS = RST
 PORT S_AXI_HP1_WRISSUECAP1_EN = ps7_axi_interconnect_0_S_AXI_HP1_WRISSUECAP1_EN, DIR = I
 PORT S_AXI_HP1_RCOUNT = ps7_axi_interconnect_0_S_AXI_HP1_RCOUNT, DIR = O, VEC = [7:0]
 PORT S_AXI_HP1_WCOUNT = ps7_axi_interconnect_0_S_AXI_HP1_WCOUNT, DIR = O, VEC = [7:0]
 PORT S_AXI_HP1_RACOUNT = ps7_axi_interconnect_0_S_AXI_HP1_RACOUNT, DIR = O, VEC = [2:0]
 PORT S_AXI_HP1_WACOUNT = ps7_axi_interconnect_0_S_AXI_HP1_WACOUNT, DIR = O, VEC = [5:0]
 PORT S_AXI_HP1_RDISSUECAP1_EN = ps7_axi_interconnect_0_S_AXI_HP1_RDISSUECAP1_EN, DIR = I
 PORT S_AXI_HP2_ARESETN = ps7_axi_interconnect_0_S_AXI_HP2_ARESETN, DIR = O, SIGIS = RST
 PORT S_AXI_HP2_WRISSUECAP1_EN = ps7_axi_interconnect_0_S_AXI_HP2_WRISSUECAP1_EN, DIR = I
 PORT S_AXI_HP2_RCOUNT = ps7_axi_interconnect_0_S_AXI_HP2_RCOUNT, DIR = O, VEC = [7:0]
 PORT S_AXI_HP2_WCOUNT = ps7_axi_interconnect_0_S_AXI_HP2_WCOUNT, DIR = O, VEC = [7:0]
 PORT S_AXI_HP2_RACOUNT = ps7_axi_interconnect_0_S_AXI_HP2_RACOUNT, DIR = O, VEC = [2:0]
 PORT S_AXI_HP2_WACOUNT = ps7_axi_interconnect_0_S_AXI_HP2_WACOUNT, DIR = O, VEC = [5:0]
 PORT S_AXI_HP2_RDISSUECAP1_EN = ps7_axi_interconnect_0_S_AXI_HP2_RDISSUECAP1_EN, DIR = I
 PORT S_AXI_HP3_ARESETN = ps7_axi_interconnect_0_S_AXI_HP3_ARESETN, DIR = O, SIGIS = RST
 PORT S_AXI_HP3_WRISSUECAP1_EN = ps7_axi_interconnect_0_S_AXI_HP3_WRISSUECAP1_EN, DIR = I
 PORT S_AXI_HP3_RCOUNT = ps7_axi_interconnect_0_S_AXI_HP3_RCOUNT, DIR = O, VEC = [7:0]
 PORT S_AXI_HP3_WCOUNT = ps7_axi_interconnect_0_S_AXI_HP3_WCOUNT, DIR = O, VEC = [7:0]
 PORT S_AXI_HP3_RACOUNT = ps7_axi_interconnect_0_S_AXI_HP3_RACOUNT, DIR = O, VEC = [2:0]
 PORT S_AXI_HP3_WACOUNT = ps7_axi_interconnect_0_S_AXI_HP3_WACOUNT, DIR = O, VEC = [5:0]
 PORT S_AXI_HP3_RDISSUECAP1_EN = ps7_axi_interconnect_0_S_AXI_HP3_RDISSUECAP1_EN, DIR = I
 PORT M_AXI_GP1_ARESETN = ps7_axi_interconnect_0_M_AXI_GP1_ARESETN, DIR = O, SIGIS = RST


BEGIN ps7_axi_interconnect
 PARAMETER INSTANCE = ps7_axi_interconnect_0
 PARAMETER HW_VER = 1.00.a
 #BUS_INTERFACE M_AXI_GP0 = ps7_axi_interconnect_0
 PORT M_AXI_GP0_BREADY = ps7_axi_interconnect_0_M_AXI_GP0_BREADY
 PORT M_AXI_GP0_ARVALID = ps7_axi_interconnect_0_M_AXI_GP0_ARVALID
 PORT M_AXI_GP0_AWVALID = ps7_axi_interconnect_0_M_AXI_GP0_AWVALID
 PORT M_AXI_GP0_WVALID = ps7_axi_interconnect_0_M_AXI_GP0_WVALID
 PORT M_AXI_GP0_AWID = ps7_axi_interconnect_0_M_AXI_GP0_AWID
 PORT M_AXI_GP0_RREADY = ps7_axi_interconnect_0_M_AXI_GP0_RREADY
 PORT M_AXI_GP0_ARSIZE = ps7_axi_interconnect_0_M_AXI_GP0_ARSIZE
 PORT M_AXI_GP0_AWREADY = ps7_axi_interconnect_0_M_AXI_GP0_AWREADY
 PORT M_AXI_GP0_ARID = ps7_axi_interconnect_0_M_AXI_GP0_ARID
 PORT M_AXI_GP0_WID = ps7_axi_interconnect_0_M_AXI_GP0_WID
 PORT M_AXI_GP0_AWBURST = ps7_axi_interconnect_0_M_AXI_GP0_AWBURST
 PORT M_AXI_GP0_ARBURST = ps7_axi_interconnect_0_M_AXI_GP0_ARBURST
 PORT M_AXI_GP0_ARLOCK = ps7_axi_interconnect_0_M_AXI_GP0_ARLOCK
 PORT M_AXI_GP0_AWLOCK = ps7_axi_interconnect_0_M_AXI_GP0_AWLOCK
 PORT M_AXI_GP0_AWSIZE = ps7_axi_interconnect_0_M_AXI_GP0_AWSIZE
 PORT M_AXI_GP0_ARPROT = ps7_axi_interconnect_0_M_AXI_GP0_ARPROT
 PORT M_AXI_GP0_AWPROT = ps7_axi_interconnect_0_M_AXI_GP0_AWPROT
 PORT M_AXI_GP0_ARADDR = ps7_axi_interconnect_0_M_AXI_GP0_ARADDR
 PORT M_AXI_GP0_BID = ps7_axi_interconnect_0_M_AXI_GP0_BID
 PORT M_AXI_GP0_AWADDR = ps7_axi_interconnect_0_M_AXI_GP0_AWADDR
 PORT M_AXI_GP0_WDATA = ps7_axi_interconnect_0_M_AXI_GP0_WDATA
 PORT M_AXI_GP0_ARCACHE = ps7_axi_interconnect_0_M_AXI_GP0_ARCACHE
 PORT M_AXI_GP0_AWQOS = ps7_axi_interconnect_0_M_AXI_GP0_AWQOS
 PORT M_AXI_GP0_ARLEN = ps7_axi_interconnect_0_M_AXI_GP0_ARLEN
 PORT M_AXI_GP0_ARQOS = ps7_axi_interconnect_0_M_AXI_GP0_ARQOS
 PORT M_AXI_GP0_AWCACHE = ps7_axi_interconnect_0_M_AXI_GP0_AWCACHE
 PORT M_AXI_GP0_WREADY = ps7_axi_interconnect_0_M_AXI_GP0_WREADY
 PORT M_AXI_GP0_AWLEN = ps7_axi_interconnect_0_M_AXI_GP0_AWLEN
 PORT M_AXI_GP0_WSTRB = ps7_axi_interconnect_0_M_AXI_GP0_WSTRB
 PORT M_AXI_GP0_ACLK = ps7_axi_interconnect_0_M_AXI_GP0_ACLK
 PORT M_AXI_GP0_ARREADY = ps7_axi_interconnect_0_M_AXI_GP0_ARREADY
 PORT M_AXI_GP0_BVALID = ps7_axi_interconnect_0_M_AXI_GP0_BVALID
 PORT M_AXI_GP0_RLAST = ps7_axi_interconnect_0_M_AXI_GP0_RLAST
 PORT M_AXI_GP0_RVALID = ps7_axi_interconnect_0_M_AXI_GP0_RVALID
 PORT M_AXI_GP0_RID = ps7_axi_interconnect_0_M_AXI_GP0_RID
 PORT M_AXI_GP0_BRESP = ps7_axi_interconnect_0_M_AXI_GP0_BRESP
 PORT M_AXI_GP0_RRESP = ps7_axi_interconnect_0_M_AXI_GP0_RRESP
 PORT M_AXI_GP0_RDATA = ps7_axi_interconnect_0_M_AXI_GP0_RDATA
 PORT M_AXI_GP0_WLAST = ps7_axi_interconnect_0_M_AXI_GP0_WLAST
 PORT M_AXI_GP1_BREADY = ps7_axi_interconnect_0_M_AXI_GP1_BREADY
 PORT M_AXI_GP1_ARQOS = ps7_axi_interconnect_0_M_AXI_GP1_ARQOS
 PORT M_AXI_GP1_ARID = ps7_axi_interconnect_0_M_AXI_GP1_ARID
 PORT M_AXI_GP1_WID = ps7_axi_interconnect_0_M_AXI_GP1_WID
 PORT M_AXI_GP1_AWBURST = ps7_axi_interconnect_0_M_AXI_GP1_AWBURST
 PORT M_AXI_GP1_ARBURST = ps7_axi_interconnect_0_M_AXI_GP1_ARBURST
 PORT M_AXI_GP1_ARLOCK = ps7_axi_interconnect_0_M_AXI_GP1_ARLOCK
 PORT M_AXI_GP1_AWLOCK = ps7_axi_interconnect_0_M_AXI_GP1_AWLOCK
 PORT M_AXI_GP1_AWSIZE = ps7_axi_interconnect_0_M_AXI_GP1_AWSIZE
 PORT M_AXI_GP1_ARPROT = ps7_axi_interconnect_0_M_AXI_GP1_ARPROT
 PORT M_AXI_GP1_AWPROT = ps7_axi_interconnect_0_M_AXI_GP1_AWPROT
 PORT M_AXI_GP1_ARADDR = ps7_axi_interconnect_0_M_AXI_GP1_ARADDR
 PORT M_AXI_GP1_BID = ps7_axi_interconnect_0_M_AXI_GP1_BID
 PORT M_AXI_GP1_AWADDR = ps7_axi_interconnect_0_M_AXI_GP1_AWADDR
 PORT M_AXI_GP1_WDATA = ps7_axi_interconnect_0_M_AXI_GP1_WDATA
 PORT M_AXI_GP1_ARCACHE = ps7_axi_interconnect_0_M_AXI_GP1_ARCACHE
 PORT M_AXI_GP1_ARLEN = ps7_axi_interconnect_0_M_AXI_GP1_ARLEN
 PORT M_AXI_GP1_RLAST = ps7_axi_interconnect_0_M_AXI_GP1_RLAST
 PORT M_AXI_GP1_AWQOS = ps7_axi_interconnect_0_M_AXI_GP1_AWQOS
 PORT M_AXI_GP1_AWREADY = ps7_axi_interconnect_0_M_AXI_GP1_AWREADY
 PORT M_AXI_GP1_AWCACHE = ps7_axi_interconnect_0_M_AXI_GP1_AWCACHE
 PORT M_AXI_GP1_AWLEN = ps7_axi_interconnect_0_M_AXI_GP1_AWLEN
 PORT M_AXI_GP1_WSTRB = ps7_axi_interconnect_0_M_AXI_GP1_WSTRB
 PORT M_AXI_GP1_WREADY = ps7_axi_interconnect_0_M_AXI_GP1_WREADY
 PORT M_AXI_GP1_ACLK = ps7_axi_interconnect_0_M_AXI_GP1_ACLK
 PORT M_AXI_GP1_ARREADY = ps7_axi_interconnect_0_M_AXI_GP1_ARREADY
 PORT M_AXI_GP1_BVALID = ps7_axi_interconnect_0_M_AXI_GP1_BVALID
 PORT M_AXI_GP1_RVALID = ps7_axi_interconnect_0_M_AXI_GP1_RVALID
 PORT M_AXI_GP1_RDATA = ps7_axi_interconnect_0_M_AXI_GP1_RDATA
 PORT M_AXI_GP1_RID = ps7_axi_interconnect_0_M_AXI_GP1_RID
 PORT M_AXI_GP1_BRESP = ps7_axi_interconnect_0_M_AXI_GP1_BRESP
 PORT M_AXI_GP1_RRESP = ps7_axi_interconnect_0_M_AXI_GP1_RRESP
 PORT M_AXI_GP1_RREADY = ps7_axi_interconnect_0_M_AXI_GP1_RREADY
 PORT M_AXI_GP1_WVALID = ps7_axi_interconnect_0_M_AXI_GP1_WVALID
 PORT M_AXI_GP1_ARVALID = ps7_axi_interconnect_0_M_AXI_GP1_ARVALID
 PORT M_AXI_GP1_AWID = ps7_axi_interconnect_0_M_AXI_GP1_AWID
 PORT M_AXI_GP1_WLAST = ps7_axi_interconnect_0_M_AXI_GP1_WLAST
 PORT M_AXI_GP1_ARSIZE = ps7_axi_interconnect_0_M_AXI_GP1_ARSIZE
 PORT M_AXI_GP1_AWVALID = ps7_axi_interconnect_0_M_AXI_GP1_AWVALID
 PORT S_AXI_GP1_WREADY = ps7_axi_interconnect_0_S_AXI_GP1_WREADY
 PORT S_AXI_HP0_RVALID = ps7_axi_interconnect_0_S_AXI_HP0_RVALID
 PORT S_AXI_HP1_WREADY = ps7_axi_interconnect_0_S_AXI_HP1_WREADY
 PORT S_AXI_HP2_WREADY = ps7_axi_interconnect_0_S_AXI_HP2_WREADY
 PORT S_AXI_HP3_WREADY = ps7_axi_interconnect_0_S_AXI_HP3_WREADY
 PORT S_AXI_ACP_WREADY = ps7_axi_interconnect_0_S_AXI_ACP_WREADY
 PORT S_AXI_HP0_AWID = ps7_axi_interconnect_0_S_AXI_HP0_AWID
 PORT S_AXI_HP0_WID = ps7_axi_interconnect_0_S_AXI_HP0_WID
 PORT S_AXI_HP0_WDATA = ps7_axi_interconnect_0_S_AXI_HP0_WDATA
 PORT S_AXI_HP0_WSTRB = ps7_axi_interconnect_0_S_AXI_HP0_WSTRB
 PORT S_AXI_HP2_RLAST = ps7_axi_interconnect_0_S_AXI_HP2_RLAST
 PORT S_AXI_HP2_AWREADY = ps7_axi_interconnect_0_S_AXI_HP2_AWREADY
 PORT S_AXI_HP1_RVALID = ps7_axi_interconnect_0_S_AXI_HP1_RVALID
 PORT S_AXI_HP1_RRESP = ps7_axi_interconnect_0_S_AXI_HP1_RRESP
 PORT S_AXI_HP1_AWVALID = ps7_axi_interconnect_0_S_AXI_HP1_AWVALID
 PORT S_AXI_HP1_RREADY = ps7_axi_interconnect_0_S_AXI_HP1_RREADY
 PORT S_AXI_HP1_BID = ps7_axi_interconnect_0_S_AXI_HP1_BID
 PORT S_AXI_HP1_WLAST = ps7_axi_interconnect_0_S_AXI_HP1_WLAST
 PORT S_AXI_HP1_RID = ps7_axi_interconnect_0_S_AXI_HP1_RID
 PORT S_AXI_HP1_RDATA = ps7_axi_interconnect_0_S_AXI_HP1_RDATA
 PORT S_AXI_HP1_ACLK = ps7_axi_interconnect_0_S_AXI_HP1_ACLK
 PORT S_AXI_HP1_ARVALID = ps7_axi_interconnect_0_S_AXI_HP1_ARVALID
 PORT S_AXI_HP1_BREADY = ps7_axi_interconnect_0_S_AXI_HP1_BREADY
 PORT S_AXI_HP1_WVALID = ps7_axi_interconnect_0_S_AXI_HP1_WVALID
 PORT S_AXI_HP1_ARSIZE = ps7_axi_interconnect_0_S_AXI_HP1_ARSIZE
 PORT S_AXI_HP1_ARBURST = ps7_axi_interconnect_0_S_AXI_HP1_ARBURST
 PORT S_AXI_HP2_ARREADY = ps7_axi_interconnect_0_S_AXI_HP2_ARREADY
 PORT S_AXI_HP1_ARLOCK = ps7_axi_interconnect_0_S_AXI_HP1_ARLOCK
 PORT S_AXI_HP1_AWBURST = ps7_axi_interconnect_0_S_AXI_HP1_AWBURST
 PORT S_AXI_HP1_AWLOCK = ps7_axi_interconnect_0_S_AXI_HP1_AWLOCK
 PORT S_AXI_HP1_AWSIZE = ps7_axi_interconnect_0_S_AXI_HP1_AWSIZE
 PORT S_AXI_HP1_ARPROT = ps7_axi_interconnect_0_S_AXI_HP1_ARPROT
 PORT S_AXI_HP1_AWPROT = ps7_axi_interconnect_0_S_AXI_HP1_AWPROT
 PORT S_AXI_HP1_ARADDR = ps7_axi_interconnect_0_S_AXI_HP1_ARADDR
 PORT S_AXI_HP1_AWADDR = ps7_axi_interconnect_0_S_AXI_HP1_AWADDR
 PORT S_AXI_HP1_ARCACHE = ps7_axi_interconnect_0_S_AXI_HP1_ARCACHE
 PORT S_AXI_HP1_ARLEN = ps7_axi_interconnect_0_S_AXI_HP1_ARLEN
 PORT S_AXI_HP1_ARQOS = ps7_axi_interconnect_0_S_AXI_HP1_ARQOS
 PORT S_AXI_ACP_RREADY = ps7_axi_interconnect_0_S_AXI_ACP_RREADY
 PORT S_AXI_ACP_RID = ps7_axi_interconnect_0_S_AXI_ACP_RID
 PORT S_AXI_ACP_RDATA = ps7_axi_interconnect_0_S_AXI_ACP_RDATA
 PORT S_AXI_ACP_ACLK = ps7_axi_interconnect_0_S_AXI_ACP_ACLK
 PORT S_AXI_ACP_ARVALID = ps7_axi_interconnect_0_S_AXI_ACP_ARVALID
 PORT S_AXI_ACP_BREADY = ps7_axi_interconnect_0_S_AXI_ACP_BREADY
 PORT S_AXI_ACP_WVALID = ps7_axi_interconnect_0_S_AXI_ACP_WVALID
 PORT S_AXI_ACP_AWQOS = ps7_axi_interconnect_0_S_AXI_ACP_AWQOS
 PORT S_AXI_ACP_ARID = ps7_axi_interconnect_0_S_AXI_ACP_ARID
 PORT S_AXI_ACP_ARLEN = ps7_axi_interconnect_0_S_AXI_ACP_ARLEN
 PORT S_AXI_ACP_ARPROT = ps7_axi_interconnect_0_S_AXI_ACP_ARPROT
 PORT S_AXI_ACP_AWID = ps7_axi_interconnect_0_S_AXI_ACP_AWID
 PORT S_AXI_ACP_AWPROT = ps7_axi_interconnect_0_S_AXI_ACP_AWPROT
 PORT S_AXI_ACP_WID = ps7_axi_interconnect_0_S_AXI_ACP_WID
 PORT S_AXI_ACP_ARADDR = ps7_axi_interconnect_0_S_AXI_ACP_ARADDR
 PORT S_AXI_ACP_AWADDR = ps7_axi_interconnect_0_S_AXI_ACP_AWADDR
 PORT S_AXI_ACP_ARCACHE = ps7_axi_interconnect_0_S_AXI_ACP_ARCACHE
 PORT S_AXI_ACP_ARQOS = ps7_axi_interconnect_0_S_AXI_ACP_ARQOS
 PORT S_AXI_ACP_ARBURST = ps7_axi_interconnect_0_S_AXI_ACP_ARBURST
 PORT S_AXI_ACP_AWCACHE = ps7_axi_interconnect_0_S_AXI_ACP_AWCACHE
 PORT S_AXI_ACP_AWBURST = ps7_axi_interconnect_0_S_AXI_ACP_AWBURST
 PORT S_AXI_ACP_AWLEN = ps7_axi_interconnect_0_S_AXI_ACP_AWLEN
 PORT S_AXI_ACP_ARSIZE = ps7_axi_interconnect_0_S_AXI_ACP_ARSIZE
 PORT S_AXI_ACP_ARLOCK = ps7_axi_interconnect_0_S_AXI_ACP_ARLOCK
 PORT S_AXI_ACP_AWLOCK = ps7_axi_interconnect_0_S_AXI_ACP_AWLOCK
 PORT S_AXI_ACP_AWSIZE = ps7_axi_interconnect_0_S_AXI_ACP_AWSIZE
 PORT S_AXI_ACP_ARUSER = ps7_axi_interconnect_0_S_AXI_ACP_ARUSER
 PORT S_AXI_ACP_AWUSER = ps7_axi_interconnect_0_S_AXI_ACP_AWUSER
 PORT S_AXI_ACP_WDATA = ps7_axi_interconnect_0_S_AXI_ACP_WDATA
 PORT S_AXI_ACP_WSTRB = ps7_axi_interconnect_0_S_AXI_ACP_WSTRB
 PORT S_AXI_GP0_RLAST = ps7_axi_interconnect_0_S_AXI_GP0_RLAST
 PORT S_AXI_GP0_BVALID = ps7_axi_interconnect_0_S_AXI_GP0_BVALID
 PORT S_AXI_GP1_RID = ps7_axi_interconnect_0_S_AXI_GP1_RID
 PORT S_AXI_GP1_ACLK = ps7_axi_interconnect_0_S_AXI_GP1_ACLK
 PORT S_AXI_GP1_ARVALID = ps7_axi_interconnect_0_S_AXI_GP1_ARVALID
 PORT S_AXI_GP1_BREADY = ps7_axi_interconnect_0_S_AXI_GP1_BREADY
 PORT S_AXI_GP1_WVALID = ps7_axi_interconnect_0_S_AXI_GP1_WVALID
 PORT S_AXI_GP1_ARSIZE = ps7_axi_interconnect_0_S_AXI_GP1_ARSIZE
 PORT S_AXI_GP1_ARBURST = ps7_axi_interconnect_0_S_AXI_GP1_ARBURST
 PORT S_AXI_HP0_AWREADY = ps7_axi_interconnect_0_S_AXI_HP0_AWREADY
 PORT S_AXI_GP1_ARLOCK = ps7_axi_interconnect_0_S_AXI_GP1_ARLOCK
 PORT S_AXI_GP1_AWBURST = ps7_axi_interconnect_0_S_AXI_GP1_AWBURST
 PORT S_AXI_GP1_AWLOCK = ps7_axi_interconnect_0_S_AXI_GP1_AWLOCK
 PORT S_AXI_GP1_AWSIZE = ps7_axi_interconnect_0_S_AXI_GP1_AWSIZE
 PORT S_AXI_GP1_ARPROT = ps7_axi_interconnect_0_S_AXI_GP1_ARPROT
 PORT S_AXI_GP1_AWPROT = ps7_axi_interconnect_0_S_AXI_GP1_AWPROT
 PORT S_AXI_GP1_ARADDR = ps7_axi_interconnect_0_S_AXI_GP1_ARADDR
 PORT S_AXI_GP1_AWADDR = ps7_axi_interconnect_0_S_AXI_GP1_AWADDR
 PORT S_AXI_GP1_WDATA = ps7_axi_interconnect_0_S_AXI_GP1_WDATA
 PORT S_AXI_GP1_ARCACHE = ps7_axi_interconnect_0_S_AXI_GP1_ARCACHE
 PORT S_AXI_GP1_ARQOS = ps7_axi_interconnect_0_S_AXI_GP1_ARQOS
 PORT S_AXI_GP1_ARLEN = ps7_axi_interconnect_0_S_AXI_GP1_ARLEN
 PORT S_AXI_GP1_AWQOS = ps7_axi_interconnect_0_S_AXI_GP1_AWQOS
 PORT S_AXI_HP0_ARREADY = ps7_axi_interconnect_0_S_AXI_HP0_ARREADY
 PORT S_AXI_GP1_AWCACHE = ps7_axi_interconnect_0_S_AXI_GP1_AWCACHE
 PORT S_AXI_GP1_AWLEN = ps7_axi_interconnect_0_S_AXI_GP1_AWLEN
 PORT S_AXI_GP1_WSTRB = ps7_axi_interconnect_0_S_AXI_GP1_WSTRB
 PORT S_AXI_GP1_ARID = ps7_axi_interconnect_0_S_AXI_GP1_ARID
 PORT S_AXI_GP1_AWID = ps7_axi_interconnect_0_S_AXI_GP1_AWID
 PORT S_AXI_GP1_WID = ps7_axi_interconnect_0_S_AXI_GP1_WID
 PORT S_AXI_HP1_RLAST = ps7_axi_interconnect_0_S_AXI_HP1_RLAST
 PORT S_AXI_HP1_AWREADY = ps7_axi_interconnect_0_S_AXI_HP1_AWREADY
 PORT S_AXI_HP0_RLAST = ps7_axi_interconnect_0_S_AXI_HP0_RLAST
 PORT S_AXI_HP0_BVALID = ps7_axi_interconnect_0_S_AXI_HP0_BVALID
 PORT S_AXI_GP0_ARQOS = ps7_axi_interconnect_0_S_AXI_GP0_ARQOS
 PORT S_AXI_GP0_AWBURST = ps7_axi_interconnect_0_S_AXI_GP0_AWBURST
 PORT S_AXI_GP0_AWLOCK = ps7_axi_interconnect_0_S_AXI_GP0_AWLOCK
 PORT S_AXI_GP0_AWSIZE = ps7_axi_interconnect_0_S_AXI_GP0_AWSIZE
 PORT S_AXI_GP0_ARPROT = ps7_axi_interconnect_0_S_AXI_GP0_ARPROT
 PORT S_AXI_GP0_AWPROT = ps7_axi_interconnect_0_S_AXI_GP0_AWPROT
 PORT S_AXI_GP0_ARADDR = ps7_axi_interconnect_0_S_AXI_GP0_ARADDR
 PORT S_AXI_GP0_AWADDR = ps7_axi_interconnect_0_S_AXI_GP0_AWADDR
 PORT S_AXI_GP0_WDATA = ps7_axi_interconnect_0_S_AXI_GP0_WDATA
 PORT S_AXI_GP0_ARCACHE = ps7_axi_interconnect_0_S_AXI_GP0_ARCACHE
 PORT S_AXI_GP1_BVALID = ps7_axi_interconnect_0_S_AXI_GP1_BVALID
 PORT S_AXI_GP0_ARLEN = ps7_axi_interconnect_0_S_AXI_GP0_ARLEN
 PORT S_AXI_GP0_AWQOS = ps7_axi_interconnect_0_S_AXI_GP0_AWQOS
 PORT S_AXI_GP1_ARREADY = ps7_axi_interconnect_0_S_AXI_GP1_ARREADY
 PORT S_AXI_GP0_AWCACHE = ps7_axi_interconnect_0_S_AXI_GP0_AWCACHE
 PORT S_AXI_GP0_WSTRB = ps7_axi_interconnect_0_S_AXI_GP0_WSTRB
 PORT S_AXI_GP0_ARID = ps7_axi_interconnect_0_S_AXI_GP0_ARID
 PORT S_AXI_GP0_AWID = ps7_axi_interconnect_0_S_AXI_GP0_AWID
 PORT S_AXI_GP0_WID = ps7_axi_interconnect_0_S_AXI_GP0_WID
 PORT S_AXI_HP0_BRESP = ps7_axi_interconnect_0_S_AXI_HP0_BRESP
 PORT S_AXI_HP0_WREADY = ps7_axi_interconnect_0_S_AXI_HP0_WREADY
 PORT S_AXI_GP1_RVALID = ps7_axi_interconnect_0_S_AXI_GP1_RVALID
 PORT S_AXI_GP1_RRESP = ps7_axi_interconnect_0_S_AXI_GP1_RRESP
 PORT S_AXI_GP1_AWVALID = ps7_axi_interconnect_0_S_AXI_GP1_AWVALID
 PORT S_AXI_GP1_RREADY = ps7_axi_interconnect_0_S_AXI_GP1_RREADY
 PORT S_AXI_GP1_RDATA = ps7_axi_interconnect_0_S_AXI_GP1_RDATA
 PORT S_AXI_GP1_WLAST = ps7_axi_interconnect_0_S_AXI_GP1_WLAST
 PORT S_AXI_GP1_BID = ps7_axi_interconnect_0_S_AXI_GP1_BID
 PORT S_AXI_GP0_AWREADY = ps7_axi_interconnect_0_S_AXI_GP0_AWREADY
 PORT S_AXI_GP0_BRESP = ps7_axi_interconnect_0_S_AXI_GP0_BRESP
 PORT S_AXI_GP0_ARREADY = ps7_axi_interconnect_0_S_AXI_GP0_ARREADY
 PORT S_AXI_GP1_BRESP = ps7_axi_interconnect_0_S_AXI_GP1_BRESP
 PORT S_AXI_GP1_RLAST = ps7_axi_interconnect_0_S_AXI_GP1_RLAST
 PORT S_AXI_GP0_RVALID = ps7_axi_interconnect_0_S_AXI_GP0_RVALID
 PORT S_AXI_GP0_RRESP = ps7_axi_interconnect_0_S_AXI_GP0_RRESP
 PORT S_AXI_GP0_AWVALID = ps7_axi_interconnect_0_S_AXI_GP0_AWVALID
 PORT S_AXI_GP0_RREADY = ps7_axi_interconnect_0_S_AXI_GP0_RREADY
 PORT S_AXI_GP0_RDATA = ps7_axi_interconnect_0_S_AXI_GP0_RDATA
 PORT S_AXI_GP0_WLAST = ps7_axi_interconnect_0_S_AXI_GP0_WLAST
 PORT S_AXI_GP0_BID = ps7_axi_interconnect_0_S_AXI_GP0_BID
 PORT S_AXI_GP0_RID = ps7_axi_interconnect_0_S_AXI_GP0_RID
 PORT S_AXI_GP0_ACLK = ps7_axi_interconnect_0_S_AXI_GP0_ACLK
 PORT S_AXI_GP0_ARVALID = ps7_axi_interconnect_0_S_AXI_GP0_ARVALID
 PORT S_AXI_GP0_BREADY = ps7_axi_interconnect_0_S_AXI_GP0_BREADY
 PORT S_AXI_GP0_WVALID = ps7_axi_interconnect_0_S_AXI_GP0_WVALID
 PORT S_AXI_GP0_ARSIZE = ps7_axi_interconnect_0_S_AXI_GP0_ARSIZE
 PORT S_AXI_GP0_AWLEN = ps7_axi_interconnect_0_S_AXI_GP0_AWLEN
 PORT S_AXI_GP1_AWREADY = ps7_axi_interconnect_0_S_AXI_GP1_AWREADY
 PORT S_AXI_GP0_ARBURST = ps7_axi_interconnect_0_S_AXI_GP0_ARBURST
 PORT S_AXI_GP0_ARLOCK = ps7_axi_interconnect_0_S_AXI_GP0_ARLOCK
 PORT S_AXI_HP2_AWSIZE = ps7_axi_interconnect_0_S_AXI_HP2_AWSIZE
 PORT S_AXI_HP2_ARPROT = ps7_axi_interconnect_0_S_AXI_HP2_ARPROT
 PORT S_AXI_HP2_AWPROT = ps7_axi_interconnect_0_S_AXI_HP2_AWPROT
 PORT S_AXI_HP2_ARADDR = ps7_axi_interconnect_0_S_AXI_HP2_ARADDR
 PORT S_AXI_HP2_AWADDR = ps7_axi_interconnect_0_S_AXI_HP2_AWADDR
 PORT S_AXI_HP2_ARCACHE = ps7_axi_interconnect_0_S_AXI_HP2_ARCACHE
 PORT S_AXI_HP2_ARLEN = ps7_axi_interconnect_0_S_AXI_HP2_ARLEN
 PORT S_AXI_HP2_ARQOS = ps7_axi_interconnect_0_S_AXI_HP2_ARQOS
 PORT S_AXI_HP2_AWCACHE = ps7_axi_interconnect_0_S_AXI_HP2_AWCACHE
 PORT S_AXI_HP3_BRESP = ps7_axi_interconnect_0_S_AXI_HP3_BRESP
 PORT S_AXI_HP2_AWQOS = ps7_axi_interconnect_0_S_AXI_HP2_AWQOS
 PORT S_AXI_HP2_AWLEN = ps7_axi_interconnect_0_S_AXI_HP2_AWLEN
 PORT S_AXI_HP2_ARID = ps7_axi_interconnect_0_S_AXI_HP2_ARID
 PORT S_AXI_HP3_BVALID = ps7_axi_interconnect_0_S_AXI_HP3_BVALID
 PORT S_AXI_HP2_AWID = ps7_axi_interconnect_0_S_AXI_HP2_AWID
 PORT S_AXI_HP2_WID = ps7_axi_interconnect_0_S_AXI_HP2_WID
 PORT S_AXI_HP2_WDATA = ps7_axi_interconnect_0_S_AXI_HP2_WDATA
 PORT S_AXI_HP2_WSTRB = ps7_axi_interconnect_0_S_AXI_HP2_WSTRB
 PORT S_AXI_ACP_RLAST = ps7_axi_interconnect_0_S_AXI_ACP_RLAST
 PORT S_AXI_ACP_ARREADY = ps7_axi_interconnect_0_S_AXI_ACP_ARREADY
 PORT S_AXI_HP3_RVALID = ps7_axi_interconnect_0_S_AXI_HP3_RVALID
 PORT S_AXI_HP3_RRESP = ps7_axi_interconnect_0_S_AXI_HP3_RRESP
 PORT S_AXI_HP3_AWVALID = ps7_axi_interconnect_0_S_AXI_HP3_AWVALID
 PORT S_AXI_HP3_RREADY = ps7_axi_interconnect_0_S_AXI_HP3_RREADY
 PORT S_AXI_HP3_BID = ps7_axi_interconnect_0_S_AXI_HP3_BID
 PORT S_AXI_HP3_WLAST = ps7_axi_interconnect_0_S_AXI_HP3_WLAST
 PORT S_AXI_HP3_RID = ps7_axi_interconnect_0_S_AXI_HP3_RID
 PORT S_AXI_HP3_RDATA = ps7_axi_interconnect_0_S_AXI_HP3_RDATA
 PORT S_AXI_HP3_ACLK = ps7_axi_interconnect_0_S_AXI_HP3_ACLK
 PORT S_AXI_HP3_ARVALID = ps7_axi_interconnect_0_S_AXI_HP3_ARVALID
 PORT S_AXI_HP3_BREADY = ps7_axi_interconnect_0_S_AXI_HP3_BREADY
 PORT S_AXI_HP3_WVALID = ps7_axi_interconnect_0_S_AXI_HP3_WVALID
 PORT S_AXI_HP3_ARSIZE = ps7_axi_interconnect_0_S_AXI_HP3_ARSIZE
 PORT S_AXI_HP3_ARBURST = ps7_axi_interconnect_0_S_AXI_HP3_ARBURST
 PORT S_AXI_ACP_AWREADY = ps7_axi_interconnect_0_S_AXI_ACP_AWREADY
 PORT S_AXI_HP3_ARLOCK = ps7_axi_interconnect_0_S_AXI_HP3_ARLOCK
 PORT S_AXI_HP3_AWBURST = ps7_axi_interconnect_0_S_AXI_HP3_AWBURST
 PORT S_AXI_HP3_AWLOCK = ps7_axi_interconnect_0_S_AXI_HP3_AWLOCK
 PORT S_AXI_HP3_AWSIZE = ps7_axi_interconnect_0_S_AXI_HP3_AWSIZE
 PORT S_AXI_HP3_ARPROT = ps7_axi_interconnect_0_S_AXI_HP3_ARPROT
 PORT S_AXI_HP3_AWPROT = ps7_axi_interconnect_0_S_AXI_HP3_AWPROT
 PORT S_AXI_HP3_ARADDR = ps7_axi_interconnect_0_S_AXI_HP3_ARADDR
 PORT S_AXI_HP3_AWADDR = ps7_axi_interconnect_0_S_AXI_HP3_AWADDR
 PORT S_AXI_HP3_ARCACHE = ps7_axi_interconnect_0_S_AXI_HP3_ARCACHE
 PORT S_AXI_HP3_ARLEN = ps7_axi_interconnect_0_S_AXI_HP3_ARLEN
 PORT S_AXI_HP3_ARQOS = ps7_axi_interconnect_0_S_AXI_HP3_ARQOS
 PORT S_AXI_HP3_AWCACHE = ps7_axi_interconnect_0_S_AXI_HP3_AWCACHE
 PORT S_AXI_ACP_BRESP = ps7_axi_interconnect_0_S_AXI_ACP_BRESP
 PORT S_AXI_HP3_AWQOS = ps7_axi_interconnect_0_S_AXI_HP3_AWQOS
 PORT S_AXI_HP3_AWLEN = ps7_axi_interconnect_0_S_AXI_HP3_AWLEN
 PORT S_AXI_HP3_ARID = ps7_axi_interconnect_0_S_AXI_HP3_ARID
 PORT S_AXI_ACP_BVALID = ps7_axi_interconnect_0_S_AXI_ACP_BVALID
 PORT S_AXI_HP3_AWID = ps7_axi_interconnect_0_S_AXI_HP3_AWID
 PORT S_AXI_HP3_WID = ps7_axi_interconnect_0_S_AXI_HP3_WID
 PORT S_AXI_HP3_WDATA = ps7_axi_interconnect_0_S_AXI_HP3_WDATA
 PORT S_AXI_HP3_WSTRB = ps7_axi_interconnect_0_S_AXI_HP3_WSTRB
 PORT S_AXI_ACP_RVALID = ps7_axi_interconnect_0_S_AXI_ACP_RVALID
 PORT S_AXI_ACP_WLAST = ps7_axi_interconnect_0_S_AXI_ACP_WLAST
 PORT S_AXI_ACP_RRESP = ps7_axi_interconnect_0_S_AXI_ACP_RRESP
 PORT S_AXI_ACP_BID = ps7_axi_interconnect_0_S_AXI_ACP_BID
 PORT S_AXI_ACP_AWVALID = ps7_axi_interconnect_0_S_AXI_ACP_AWVALID
 PORT S_AXI_HP1_AWCACHE = ps7_axi_interconnect_0_S_AXI_HP1_AWCACHE
 PORT S_AXI_HP2_BRESP = ps7_axi_interconnect_0_S_AXI_HP2_BRESP
 PORT S_AXI_HP1_AWQOS = ps7_axi_interconnect_0_S_AXI_HP1_AWQOS
 PORT S_AXI_HP1_AWLEN = ps7_axi_interconnect_0_S_AXI_HP1_AWLEN
 PORT S_AXI_HP1_ARID = ps7_axi_interconnect_0_S_AXI_HP1_ARID
 PORT S_AXI_HP2_BVALID = ps7_axi_interconnect_0_S_AXI_HP2_BVALID
 PORT S_AXI_HP1_AWID = ps7_axi_interconnect_0_S_AXI_HP1_AWID
 PORT S_AXI_HP1_WID = ps7_axi_interconnect_0_S_AXI_HP1_WID
 PORT S_AXI_HP1_WDATA = ps7_axi_interconnect_0_S_AXI_HP1_WDATA
 PORT S_AXI_HP1_WSTRB = ps7_axi_interconnect_0_S_AXI_HP1_WSTRB
 PORT S_AXI_HP3_RLAST = ps7_axi_interconnect_0_S_AXI_HP3_RLAST
 PORT S_AXI_HP3_AWREADY = ps7_axi_interconnect_0_S_AXI_HP3_AWREADY
 PORT S_AXI_HP2_RVALID = ps7_axi_interconnect_0_S_AXI_HP2_RVALID
 PORT S_AXI_HP2_RRESP = ps7_axi_interconnect_0_S_AXI_HP2_RRESP
 PORT S_AXI_HP2_AWVALID = ps7_axi_interconnect_0_S_AXI_HP2_AWVALID
 PORT S_AXI_HP2_RREADY = ps7_axi_interconnect_0_S_AXI_HP2_RREADY
 PORT S_AXI_HP2_BID = ps7_axi_interconnect_0_S_AXI_HP2_BID
 PORT S_AXI_HP2_WLAST = ps7_axi_interconnect_0_S_AXI_HP2_WLAST
 PORT S_AXI_HP2_RID = ps7_axi_interconnect_0_S_AXI_HP2_RID
 PORT S_AXI_HP2_RDATA = ps7_axi_interconnect_0_S_AXI_HP2_RDATA
 PORT S_AXI_HP2_ACLK = ps7_axi_interconnect_0_S_AXI_HP2_ACLK
 PORT S_AXI_HP2_ARVALID = ps7_axi_interconnect_0_S_AXI_HP2_ARVALID
 PORT S_AXI_HP2_BREADY = ps7_axi_interconnect_0_S_AXI_HP2_BREADY
 PORT S_AXI_HP2_WVALID = ps7_axi_interconnect_0_S_AXI_HP2_WVALID
 PORT S_AXI_HP2_ARSIZE = ps7_axi_interconnect_0_S_AXI_HP2_ARSIZE
 PORT S_AXI_HP2_ARBURST = ps7_axi_interconnect_0_S_AXI_HP2_ARBURST
 PORT S_AXI_HP3_ARREADY = ps7_axi_interconnect_0_S_AXI_HP3_ARREADY
 PORT S_AXI_HP2_ARLOCK = ps7_axi_interconnect_0_S_AXI_HP2_ARLOCK
 PORT S_AXI_HP2_AWBURST = ps7_axi_interconnect_0_S_AXI_HP2_AWBURST
 PORT S_AXI_HP2_AWLOCK = ps7_axi_interconnect_0_S_AXI_HP2_AWLOCK
 PORT S_AXI_HP0_RRESP = ps7_axi_interconnect_0_S_AXI_HP0_RRESP
 PORT S_AXI_HP0_AWVALID = ps7_axi_interconnect_0_S_AXI_HP0_AWVALID
 PORT S_AXI_HP0_RREADY = ps7_axi_interconnect_0_S_AXI_HP0_RREADY
 PORT S_AXI_HP0_BID = ps7_axi_interconnect_0_S_AXI_HP0_BID
 PORT S_AXI_HP0_WLAST = ps7_axi_interconnect_0_S_AXI_HP0_WLAST
 PORT S_AXI_HP0_RID = ps7_axi_interconnect_0_S_AXI_HP0_RID
 PORT S_AXI_HP0_RDATA = ps7_axi_interconnect_0_S_AXI_HP0_RDATA
 PORT S_AXI_HP0_ACLK = ps7_axi_interconnect_0_S_AXI_HP0_ACLK
 PORT S_AXI_HP0_ARVALID = ps7_axi_interconnect_0_S_AXI_HP0_ARVALID
 PORT S_AXI_HP0_BREADY = ps7_axi_interconnect_0_S_AXI_HP0_BREADY
 PORT S_AXI_HP0_WVALID = ps7_axi_interconnect_0_S_AXI_HP0_WVALID
 PORT S_AXI_HP0_ARSIZE = ps7_axi_interconnect_0_S_AXI_HP0_ARSIZE
 PORT S_AXI_HP0_ARBURST = ps7_axi_interconnect_0_S_AXI_HP0_ARBURST
 PORT S_AXI_HP1_ARREADY = ps7_axi_interconnect_0_S_AXI_HP1_ARREADY
 PORT S_AXI_HP0_ARLOCK = ps7_axi_interconnect_0_S_AXI_HP0_ARLOCK
 PORT S_AXI_HP0_AWBURST = ps7_axi_interconnect_0_S_AXI_HP0_AWBURST
 PORT S_AXI_HP0_AWLOCK = ps7_axi_interconnect_0_S_AXI_HP0_AWLOCK
 PORT S_AXI_HP0_AWSIZE = ps7_axi_interconnect_0_S_AXI_HP0_AWSIZE
 PORT S_AXI_HP0_ARPROT = ps7_axi_interconnect_0_S_AXI_HP0_ARPROT
 PORT S_AXI_HP0_AWPROT = ps7_axi_interconnect_0_S_AXI_HP0_AWPROT
 PORT S_AXI_HP0_ARADDR = ps7_axi_interconnect_0_S_AXI_HP0_ARADDR
 PORT S_AXI_HP0_AWADDR = ps7_axi_interconnect_0_S_AXI_HP0_AWADDR
 PORT S_AXI_HP0_ARCACHE = ps7_axi_interconnect_0_S_AXI_HP0_ARCACHE
 PORT S_AXI_HP0_ARLEN = ps7_axi_interconnect_0_S_AXI_HP0_ARLEN
 PORT S_AXI_HP0_ARQOS = ps7_axi_interconnect_0_S_AXI_HP0_ARQOS
 PORT S_AXI_HP0_AWCACHE = ps7_axi_interconnect_0_S_AXI_HP0_AWCACHE
 PORT S_AXI_HP1_BRESP = ps7_axi_interconnect_0_S_AXI_HP1_BRESP
 PORT S_AXI_HP0_AWQOS = ps7_axi_interconnect_0_S_AXI_HP0_AWQOS
 PORT S_AXI_HP0_AWLEN = ps7_axi_interconnect_0_S_AXI_HP0_AWLEN
 PORT S_AXI_HP0_ARID = ps7_axi_interconnect_0_S_AXI_HP0_ARID
 PORT S_AXI_HP1_BVALID = ps7_axi_interconnect_0_S_AXI_HP1_BVALID
 PORT S_AXI_GP0_WREADY = ps7_axi_interconnect_0_S_AXI_GP0_WREADY
 PORT M_AXI_GP0_ARESETN = ps7_axi_interconnect_0_M_AXI_GP0_ARESETN
 PORT S_AXI_HP0_WRISSUECAP1_EN = ps7_axi_interconnect_0_S_AXI_HP0_WRISSUECAP1_EN
 PORT S_AXI_GP1_ARESETN = ps7_axi_interconnect_0_S_AXI_GP1_ARESETN
 PORT S_AXI_GP0_ARESETN = ps7_axi_interconnect_0_S_AXI_GP0_ARESETN
 PORT S_AXI_ACP_ARESETN = ps7_axi_interconnect_0_S_AXI_ACP_ARESETN
 PORT S_AXI_HP0_ARESETN = ps7_axi_interconnect_0_S_AXI_HP0_ARESETN
 PORT S_AXI_HP0_RCOUNT = ps7_axi_interconnect_0_S_AXI_HP0_RCOUNT
 PORT S_AXI_HP0_WCOUNT = ps7_axi_interconnect_0_S_AXI_HP0_WCOUNT
 PORT S_AXI_HP0_RACOUNT = ps7_axi_interconnect_0_S_AXI_HP0_RACOUNT
 PORT S_AXI_HP0_WACOUNT = ps7_axi_interconnect_0_S_AXI_HP0_WACOUNT
 PORT S_AXI_HP0_RDISSUECAP1_EN = ps7_axi_interconnect_0_S_AXI_HP0_RDISSUECAP1_EN
 PORT S_AXI_HP1_ARESETN = ps7_axi_interconnect_0_S_AXI_HP1_ARESETN
 PORT S_AXI_HP1_WRISSUECAP1_EN = ps7_axi_interconnect_0_S_AXI_HP1_WRISSUECAP1_EN
 PORT S_AXI_HP1_RCOUNT = ps7_axi_interconnect_0_S_AXI_HP1_RCOUNT
 PORT S_AXI_HP1_WCOUNT = ps7_axi_interconnect_0_S_AXI_HP1_WCOUNT
 PORT S_AXI_HP1_RACOUNT = ps7_axi_interconnect_0_S_AXI_HP1_RACOUNT
 PORT S_AXI_HP1_WACOUNT = ps7_axi_interconnect_0_S_AXI_HP1_WACOUNT
 PORT S_AXI_HP1_RDISSUECAP1_EN = ps7_axi_interconnect_0_S_AXI_HP1_RDISSUECAP1_EN
 PORT S_AXI_HP2_ARESETN = ps7_axi_interconnect_0_S_AXI_HP2_ARESETN
 PORT S_AXI_HP2_WRISSUECAP1_EN = ps7_axi_interconnect_0_S_AXI_HP2_WRISSUECAP1_EN
 PORT S_AXI_HP2_RCOUNT = ps7_axi_interconnect_0_S_AXI_HP2_RCOUNT
 PORT S_AXI_HP2_WCOUNT = ps7_axi_interconnect_0_S_AXI_HP2_WCOUNT
 PORT S_AXI_HP2_RACOUNT = ps7_axi_interconnect_0_S_AXI_HP2_RACOUNT
 PORT S_AXI_HP2_WACOUNT = ps7_axi_interconnect_0_S_AXI_HP2_WACOUNT
 PORT S_AXI_HP2_RDISSUECAP1_EN = ps7_axi_interconnect_0_S_AXI_HP2_RDISSUECAP1_EN
 PORT S_AXI_HP3_ARESETN = ps7_axi_interconnect_0_S_AXI_HP3_ARESETN
 PORT S_AXI_HP3_WRISSUECAP1_EN = ps7_axi_interconnect_0_S_AXI_HP3_WRISSUECAP1_EN
 PORT S_AXI_HP3_RCOUNT = ps7_axi_interconnect_0_S_AXI_HP3_RCOUNT
 PORT S_AXI_HP3_WCOUNT = ps7_axi_interconnect_0_S_AXI_HP3_WCOUNT
 PORT S_AXI_HP3_RACOUNT = ps7_axi_interconnect_0_S_AXI_HP3_RACOUNT
 PORT S_AXI_HP3_WACOUNT = ps7_axi_interconnect_0_S_AXI_HP3_WACOUNT
 PORT S_AXI_HP3_RDISSUECAP1_EN = ps7_axi_interconnect_0_S_AXI_HP3_RDISSUECAP1_EN
 PORT M_AXI_GP1_ARESETN = ps7_axi_interconnect_0_M_AXI_GP1_ARESETN
END




BEGIN ps7_uart
 PARAMETER INSTANCE = ps7_uart_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = ps7_cortexa9_0.M_AXI_DP & ps7_cortexa9_1.M_AXI_DP
 BUS_INTERFACE S_AXI = ps7_axi_interconnect_0
 PARAMETER C_S_AXI_BASEADDR = 0xE0000000
 PARAMETER C_S_AXI_HIGHADDR = 0xE0000FFF
 PARAMETER C_UART_CLK_FREQ_HZ = 100000000
 PARAMETER C_HAS_MODEM = 0
END







BEGIN ps7_i2c
 PARAMETER INSTANCE = ps7_i2c_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = ps7_cortexa9_0.M_AXI_DP & ps7_cortexa9_1.M_AXI_DP
 BUS_INTERFACE S_AXI = ps7_axi_interconnect_0
 PARAMETER C_S_AXI_BASEADDR = 0xE0004000 
 PARAMETER C_S_AXI_HIGHADDR = 0xE0004FFF
 PARAMETER C_I2C_CLK_FREQ_HZ = 111111115
 PARAMETER C_HAS_INTERRUPT = 0
 PARAMETER C_I2C_RESET = -1
END


BEGIN ps7_afi
 PARAMETER INSTANCE = ps7_afi_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = ps7_cortexa9_0.M_AXI_DP & ps7_cortexa9_1.M_AXI_DP
 BUS_INTERFACE S_AXI = ps7_axi_interconnect_0
 PARAMETER C_S_AXI_BASEADDR = 0xF8008000 
 PARAMETER C_S_AXI_HIGHADDR = 0xF8008FFF
END

BEGIN ps7_afi
 PARAMETER INSTANCE = ps7_afi_1
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = ps7_cortexa9_0.M_AXI_DP & ps7_cortexa9_1.M_AXI_DP
 BUS_INTERFACE S_AXI = ps7_axi_interconnect_0
 PARAMETER C_S_AXI_BASEADDR = 0xF8009000 
 PARAMETER C_S_AXI_HIGHADDR = 0xF8009FFF
END

BEGIN ps7_afi
 PARAMETER INSTANCE = ps7_afi_2
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = ps7_cortexa9_0.M_AXI_DP & ps7_cortexa9_1.M_AXI_DP
 BUS_INTERFACE S_AXI = ps7_axi_interconnect_0
 PARAMETER C_S_AXI_BASEADDR = 0xF800A000 
 PARAMETER C_S_AXI_HIGHADDR = 0xF800AFFF
END

BEGIN ps7_afi
 PARAMETER INSTANCE = ps7_afi_3
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = ps7_cortexa9_0.M_AXI_DP & ps7_cortexa9_1.M_AXI_DP
 BUS_INTERFACE S_AXI = ps7_axi_interconnect_0
 PARAMETER C_S_AXI_BASEADDR = 0xF800B000 
 PARAMETER C_S_AXI_HIGHADDR = 0xF800BFFF
END



BEGIN ps7_i2c
 PARAMETER INSTANCE = ps7_i2c_1
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = ps7_cortexa9_0.M_AXI_DP & ps7_cortexa9_1.M_AXI_DP
 BUS_INTERFACE S_AXI = ps7_axi_interconnect_0
 PARAMETER C_S_AXI_BASEADDR = 0xE0005000 
 PARAMETER C_S_AXI_HIGHADDR = 0xE0005FFF
 PARAMETER C_I2C_CLK_FREQ_HZ = 111111115
 PARAMETER C_HAS_INTERRUPT = 1
 PARAMETER C_I2C_RESET = -1
END







BEGIN ps7_spi
 PARAMETER INSTANCE = ps7_spi_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = ps7_cortexa9_0.M_AXI_DP & ps7_cortexa9_1.M_AXI_DP
 BUS_INTERFACE S_AXI = ps7_axi_interconnect_0
 PARAMETER C_S_AXI_BASEADDR = 0xE0006000
 PARAMETER C_S_AXI_HIGHADDR = 0xE0006FFF
 PARAMETER C_SPI_CLK_FREQ_HZ = 120000000
 PARAMETER C_HAS_SS0 = 1
 PARAMETER C_HAS_SS1 = 1
 PARAMETER C_HAS_SS2 = 1
END






BEGIN ps7_sdio
 PARAMETER INSTANCE = ps7_sd_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = ps7_cortexa9_0.M_AXI_DP & ps7_cortexa9_1.M_AXI_DP
 BUS_INTERFACE S_AXI = ps7_axi_interconnect_0
 PARAMETER C_S_AXI_BASEADDR = 0xE0100000 
 PARAMETER C_S_AXI_HIGHADDR = 0xE0100FFF
 PARAMETER C_SDIO_CLK_FREQ_HZ = 50000000
 PARAMETER C_HAS_CD = 0
 PARAMETER C_HAS_WP = 0
 PARAMETER C_HAS_POWER = 0
END








BEGIN ps7_ttc
 PARAMETER INSTANCE = ps7_ttc_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = ps7_cortexa9_0.M_AXI_DP & ps7_cortexa9_1.M_AXI_DP
 BUS_INTERFACE S_AXI = ps7_axi_interconnect_0
 PARAMETER C_S_AXI_BASEADDR = 0xF8001000
 PARAMETER C_S_AXI_HIGHADDR = 0xF8001FFF
 PARAMETER C_TTC_CLK0_CLKSRC = 0
 PARAMETER C_TTC_CLK1_CLKSRC = 0
 PARAMETER C_TTC_CLK2_CLKSRC = 0
 PARAMETER C_TTC_CLK0_FREQ_HZ = 111111112
 PARAMETER C_TTC_CLK1_FREQ_HZ = 111111112
 PARAMETER C_TTC_CLK2_FREQ_HZ = 111111112
END





BEGIN ps7_ethernet
 PARAMETER INSTANCE = ps7_ethernet_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = ps7_cortexa9_0.M_AXI_DP & ps7_cortexa9_1.M_AXI_DP
 BUS_INTERFACE S_AXI = ps7_axi_interconnect_0
 PARAMETER C_S_AXI_BASEADDR = 0xE000B000
 PARAMETER C_S_AXI_HIGHADDR = 0xE000BFFF
 PARAMETER C_ENET_CLK_FREQ_HZ = 125000000
 PARAMETER C_ENET_SLCR_1000Mbps_DIV0 = 12
 PARAMETER C_ENET_SLCR_1000Mbps_DIV1 = 1
 PARAMETER C_ENET_SLCR_100Mbps_DIV0 = 12
 PARAMETER C_ENET_SLCR_100Mbps_DIV1 = 5
 PARAMETER C_ENET_SLCR_10Mbps_DIV0 = 12
 PARAMETER C_ENET_SLCR_10Mbps_DIV1 = 50
 PARAMETER C_HAS_MDIO = 1
 PARAMETER C_ETH_MODE = 1
 PARAMETER C_ENET_RESET = -1
END





BEGIN ps7_usb
 PARAMETER INSTANCE = ps7_usb_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = ps7_cortexa9_0.M_AXI_DP & ps7_cortexa9_1.M_AXI_DP
 BUS_INTERFACE S_AXI = ps7_axi_interconnect_0
 PARAMETER C_S_AXI_BASEADDR = 0xE0002000
 PARAMETER C_S_AXI_HIGHADDR = 0xE0002FFF
 PARAMETER C_USB_RESET = -1
END








BEGIN ps7_nand
 PARAMETER INSTANCE = ps7_nand_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = ps7_cortexa9_0.M_AXI_DP & ps7_cortexa9_1.M_AXI_DP
 BUS_INTERFACE S_AXI = ps7_axi_interconnect_0
 PARAMETER C_S_AXI_BASEADDR = 0xE1000000 
 PARAMETER C_S_AXI_HIGHADDR = 0xE1000FFF
 PARAMETER C_NAND_CLK_FREQ_HZ = 100000000
 PARAMETER C_NAND_WIDTH = 8
 PARAMETER C_NAND_CYCLE_T0 = 4
 PARAMETER C_NAND_CYCLE_T1 = 4
 PARAMETER C_NAND_CYCLE_T2 = 2
 PARAMETER C_NAND_CYCLE_T3 = 3
 PARAMETER C_NAND_CYCLE_T4 = 3
 PARAMETER C_NAND_CYCLE_T5 = 3
 PARAMETER C_NAND_CYCLE_T6 = 4
END





BEGIN ps7_wdt
 PARAMETER INSTANCE = ps7_wdt_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = ps7_cortexa9_0.M_AXI_DP & ps7_cortexa9_1.M_AXI_DP
 BUS_INTERFACE S_AXI = ps7_axi_interconnect_0
 PARAMETER C_S_AXI_BASEADDR = 0xF8005000
 PARAMETER C_S_AXI_HIGHADDR = 0xF8005FFF
 PARAMETER C_WDT_CLK_FREQ_HZ = 111111112

END





BEGIN ps7_ddr
 PARAMETER INSTANCE = ps7_ddr_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = ps7_cortexa9_0.M_AXI_DP  & ps7_cortexa9_1.M_AXI_DP
 BUS_INTERFACE S_AXI = ps7_axi_interconnect_0
 PARAMETER C_S_AXI_BASEADDR = 0x00100000
 PARAMETER C_S_AXI_HIGHADDR = 0x1FFFFFFF

 PARAMETER C_S_AXI_HP0_BASEADDR = 0x00000000
 PARAMETER C_S_AXI_HP0_HIGHADDR = 0x1FFFFFFF
 PARAMETER C_S_AXI_HP1_BASEADDR = 0x00000000
 PARAMETER C_S_AXI_HP1_HIGHADDR = 0x1FFFFFFF
 PARAMETER C_S_AXI_HP2_BASEADDR = 0x00000000
 PARAMETER C_S_AXI_HP2_HIGHADDR = 0x1FFFFFFF
 PARAMETER C_S_AXI_HP3_BASEADDR = 0x00000000
 PARAMETER C_S_AXI_HP3_HIGHADDR = 0x1FFFFFFF
END



BEGIN ps7_gpio
 PARAMETER INSTANCE = ps7_gpio_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = ps7_cortexa9_0.M_AXI_DP & ps7_cortexa9_1.M_AXI_DP
 BUS_INTERFACE S_AXI = ps7_axi_interconnect_0
 PARAMETER C_S_AXI_BASEADDR = 0xE000A000 
 PARAMETER C_S_AXI_HIGHADDR = 0xE000AFFF
 PARAMETER C_MIO_GPIO_MASK = 0x3000000008002
 PARAMETER C_EMIO_GPIO_WIDTH = 1
END

### 
### TODO
###


BEGIN ps7_cortexa9
 PARAMETER INSTANCE = ps7_cortexa9_0
 PARAMETER HW_VER = 5.02.a
 BUS_INTERFACE M_AXI_DP = ps7_axi_interconnect_0
 PARAMETER C_CPU_CLK_FREQ_HZ = 666666688
 PARAMETER C_CPU_1X_CLK_FREQ_HZ = 111111115
 PARAMETER C_CPU_REF_CLK_FREQ_HZ = 33333333
END

BEGIN ps7_cortexa9
 PARAMETER INSTANCE = ps7_cortexa9_1
 PARAMETER HW_VER = 5.02.a
 BUS_INTERFACE M_AXI_DP = ps7_axi_interconnect_0
 PARAMETER C_CPU_CLK_FREQ_HZ = 666666688
 PARAMETER C_CPU_1X_CLK_FREQ_HZ = 111111115
 PARAMETER C_CPU_REF_CLK_FREQ_HZ = 33333333
END



BEGIN ps7_ddrc
 PARAMETER INSTANCE = ps7_ddrc_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = ps7_cortexa9_0.M_AXI_DP & ps7_cortexa9_1.M_AXI_DP
 BUS_INTERFACE S_AXI = ps7_axi_interconnect_0
 PARAMETER C_S_AXI_BASEADDR = 0xF8006000 
 PARAMETER C_S_AXI_HIGHADDR = 0xF8006FFF
 PARAMETER C_HAS_ECC = 0
END

BEGIN ps7_dev_cfg
 PARAMETER INSTANCE = ps7_dev_cfg_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = ps7_cortexa9_0.M_AXI_DP & ps7_cortexa9_1.M_AXI_DP
 BUS_INTERFACE S_AXI = ps7_axi_interconnect_0
 PARAMETER C_S_AXI_BASEADDR = 0xF8007000 
 PARAMETER C_S_AXI_HIGHADDR = 0xF80070FF
END

BEGIN ps7_xadc
 PARAMETER INSTANCE = ps7_xadc_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = ps7_cortexa9_0.M_AXI_DP & ps7_cortexa9_1.M_AXI_DP
 BUS_INTERFACE S_AXI = ps7_axi_interconnect_0
 PARAMETER C_S_AXI_BASEADDR = 0xF8007100 
 PARAMETER C_S_AXI_HIGHADDR = 0xF8007120
END

BEGIN ps7_coresight_comp
 PARAMETER INSTANCE = ps7_coresight_comp_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = ps7_cortexa9_0.M_AXI_DP & ps7_cortexa9_1.M_AXI_DP
 BUS_INTERFACE S_AXI = ps7_axi_interconnect_0
 PARAMETER C_S_AXI_BASEADDR = 0xF8800000 
 PARAMETER C_S_AXI_HIGHADDR = 0xF88FFFFF
END


BEGIN ps7_ocmc
 PARAMETER INSTANCE = ps7_ocmc_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = ps7_cortexa9_0.M_AXI_DP & ps7_cortexa9_1.M_AXI_DP
 BUS_INTERFACE S_AXI = ps7_axi_interconnect_0
 PARAMETER C_S_AXI_BASEADDR = 0xF800C000 
 PARAMETER C_S_AXI_HIGHADDR = 0xF800CFFF 
END


BEGIN ps7_gpv
 PARAMETER INSTANCE = ps7_gpv_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = ps7_cortexa9_0.M_AXI_DP & ps7_cortexa9_1.M_AXI_DP
 BUS_INTERFACE S_AXI = ps7_axi_interconnect_0
 PARAMETER C_S_AXI_BASEADDR = 0xF8900000 
 PARAMETER C_S_AXI_HIGHADDR = 0xF89FFFFF 
END


BEGIN ps7_scuc
 PARAMETER INSTANCE = ps7_scuc_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = ps7_cortexa9_0.M_AXI_DP & ps7_cortexa9_1.M_AXI_DP
 BUS_INTERFACE S_AXI = ps7_axi_interconnect_0
 PARAMETER C_S_AXI_BASEADDR = 0xF8F00000
 PARAMETER C_S_AXI_HIGHADDR = 0xF8F000FC
END


BEGIN ps7_intc_dist
 PARAMETER INSTANCE = ps7_intc_dist_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = ps7_cortexa9_0.M_AXI_DP & ps7_cortexa9_1.M_AXI_DP
 BUS_INTERFACE S_AXI = ps7_axi_interconnect_0
 PARAMETER C_S_AXI_BASEADDR = 0xF8F01000
 PARAMETER C_S_AXI_HIGHADDR = 0xF8F01FFF
END


BEGIN ps7_globaltimer
 PARAMETER INSTANCE = ps7_globaltimer_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = ps7_cortexa9_0.M_AXI_DP & ps7_cortexa9_1.M_AXI_DP
 BUS_INTERFACE S_AXI = ps7_axi_interconnect_0
 PARAMETER C_S_AXI_BASEADDR = 0xF8F00200
 PARAMETER C_S_AXI_HIGHADDR = 0xF8F002FF
END


BEGIN ps7_l2cachec
 PARAMETER INSTANCE = ps7_l2cachec_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = ps7_cortexa9_0.M_AXI_DP & ps7_cortexa9_1.M_AXI_DP
 BUS_INTERFACE S_AXI = ps7_axi_interconnect_0
 PARAMETER C_S_AXI_BASEADDR = 0xF8F02000
 PARAMETER C_S_AXI_HIGHADDR = 0xF8F02FFF 
END



BEGIN ps7_dma
 PARAMETER INSTANCE = ps7_dma_s
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INTERCONNECT_S_AXI_LITE_MASTERS = ps7_cortexa9_0.M_AXI_DP & ps7_cortexa9_1.M_AXI_DP
 BUS_INTERFACE S_AXI_LITE = ps7_axi_interconnect_0
 PARAMETER C_S_AXI_BASEADDR = 0xF8003000 
 PARAMETER C_S_AXI_HIGHADDR = 0xF8003FFF
END

BEGIN ps7_iop_bus_config
 PARAMETER INSTANCE = ps7_iop_bus_config_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = ps7_cortexa9_0.M_AXI_DP & ps7_cortexa9_1.M_AXI_DP
 BUS_INTERFACE S_AXI = ps7_axi_interconnect_0
 PARAMETER C_S_AXI_BASEADDR = 0xE0200000 
 PARAMETER C_S_AXI_HIGHADDR = 0xE0200FFF
END

BEGIN ps7_ram
 PARAMETER INSTANCE = ps7_ram_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = ps7_cortexa9_0.M_AXI_DP & ps7_cortexa9_1.M_AXI_DP
 BUS_INTERFACE S_AXI = ps7_axi_interconnect_0
 PARAMETER C_S_AXI_BASEADDR = 0x00000000 
 PARAMETER C_S_AXI_HIGHADDR = 0x0002FFFF
END

BEGIN ps7_ram
 PARAMETER INSTANCE = ps7_ram_1
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = ps7_cortexa9_0.M_AXI_DP & ps7_cortexa9_1.M_AXI_DP
 BUS_INTERFACE S_AXI = ps7_axi_interconnect_0
 PARAMETER C_S_AXI_BASEADDR = 0xFFFF0000 
 PARAMETER C_S_AXI_HIGHADDR = 0xFFFFFDFF
END

BEGIN ps7_scugic
 PARAMETER INSTANCE = ps7_scugic_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = ps7_cortexa9_0.M_AXI_DP & ps7_cortexa9_1.M_AXI_DP
 BUS_INTERFACE S_AXI = ps7_axi_interconnect_0
 PARAMETER C_S_AXI_BASEADDR = 0xF8F00100 
 PARAMETER C_S_AXI_HIGHADDR = 0xF8F001FF


 PORT IRQ_F2P    =  ps7_IRQ_F2P    
 PORT Core0_nFIQ =  ps7_Core0_nFIQ 
 PORT Core0_nIRQ =  ps7_Core0_nIRQ 
 PORT Core1_nFIQ =  ps7_Core1_nFIQ 
 PORT Core1_nIRQ =  ps7_Core1_nIRQ 

END

BEGIN ps7_scutimer
 PARAMETER INSTANCE = ps7_scutimer_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = ps7_cortexa9_1.M_AXI_DP & ps7_cortexa9_0.M_AXI_DP
 BUS_INTERFACE S_AXI = ps7_axi_interconnect_0
 PARAMETER C_S_AXI_BASEADDR = 0xF8F00600 
 PARAMETER C_S_AXI_HIGHADDR = 0xF8F0061F
END

BEGIN ps7_scuwdt
 PARAMETER INSTANCE = ps7_scuwdt_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = ps7_cortexa9_0.M_AXI_DP & ps7_cortexa9_1.M_AXI_DP
 BUS_INTERFACE S_AXI = ps7_axi_interconnect_0
 PARAMETER C_S_AXI_BASEADDR = 0xF8F00620 
 PARAMETER C_S_AXI_HIGHADDR = 0xF8F006FF
END


BEGIN ps7_slcr
 PARAMETER INSTANCE = ps7_slcr_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = ps7_cortexa9_0.M_AXI_DP & ps7_cortexa9_1.M_AXI_DP
 BUS_INTERFACE S_AXI = ps7_axi_interconnect_0
 PARAMETER C_S_AXI_BASEADDR = 0xF8000000
 PARAMETER C_S_AXI_HIGHADDR = 0xF8000FFF
END


BEGIN ps7_smcc
 PARAMETER INSTANCE = ps7_smcc_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = ps7_cortexa9_0.M_AXI_DP & ps7_cortexa9_1.M_AXI_DP
 BUS_INTERFACE S_AXI = ps7_axi_interconnect_0
 PARAMETER C_S_AXI_BASEADDR = 0xE000E000
 PARAMETER C_S_AXI_HIGHADDR = 0xE000EFFF
 PARAMETER C_NOR_CHIP_SEL0 = 0
 PARAMETER C_NOR_CHIP_SEL1 = 0
 PARAMETER C_SRAM_CHIP_SEL0 = 0
 PARAMETER C_SRAM_CHIP_SEL1 = 0
 PARAMETER C_ADDR25 = 0
END





BEGIN ps7_dma
 PARAMETER INSTANCE = ps7_dma_ns
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_INTERCONNECT_S_AXI_LITE_MASTERS = ps7_cortexa9_0.M_AXI_DP  & ps7_cortexa9_1.M_AXI_DP
 BUS_INTERFACE S_AXI_LITE = ps7_axi_interconnect_0
 PARAMETER C_S_AXI_BASEADDR = 0xF8004000 
 PARAMETER C_S_AXI_HIGHADDR = 0xF8004FFF
END




