cd /run/user/1001/overlay/merged/riscv-multicycle/peripherals/sram_controle_DE2_115
do testbench.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:38 on Dec 09,2019
# vcom -reportprogress 300 ./../memory/iram_quartus.vhd 
# ** Error: (vcom-7) Failed to open design unit file "./../memory/iram_quartus.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 10:49:38 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt/intelFPGA/18.1/modelsim_ae/linuxaloem/vcom failed.
# Error in macro ./testbench.do line 21
# /opt/intelFPGA/18.1/modelsim_ae/linuxaloem/vcom failed.
#     while executing
# "vcom ./../memory/iram_quartus.vhd"
do testbench.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:51:10 on Dec 09,2019
# vcom -reportprogress 300 ./memory/iram_quartus.vhd 
# ** Error: (vcom-7) Failed to open design unit file "./memory/iram_quartus.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 10:51:10 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt/intelFPGA/18.1/modelsim_ae/linuxaloem/vcom failed.
# Error in macro ./testbench.do line 21
# /opt/intelFPGA/18.1/modelsim_ae/linuxaloem/vcom failed.
#     while executing
# "vcom ./memory/iram_quartus.vhd"
do testbench.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:11 on Dec 09,2019
# vcom -reportprogress 300 ./../../memory/iram_quartus.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity iram_quartus
# -- Compiling architecture SYN of iram_quartus
# End time: 10:53:11 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:11 on Dec 09,2019
# vcom -reportprogress 300 ./../../memory/dmemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmemory
# -- Compiling architecture RTL of dmemory
# End time: 10:53:11 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:11 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/alu_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package alu_types
# -- Compiling package body alu_types
# -- Loading package alu_types
# End time: 10:53:11 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:11 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package alu_types
# -- Compiling entity ULA
# -- Compiling architecture RTL of ULA
# End time: 10:53:11 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:11 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/m/M_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package M_types
# -- Compiling package body M_types
# -- Loading package M_types
# End time: 10:53:11 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:11 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/m/M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package M_types
# -- Compiling entity M
# -- Compiling architecture RTL of M
# End time: 10:53:11 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:11 on Dec 09,2019
# vcom -reportprogress 300 ./../../decoder/decoder_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package decoder_types
# -- Compiling package body decoder_types
# -- Loading package decoder_types
# End time: 10:53:11 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:11 on Dec 09,2019
# vcom -reportprogress 300 ./../../decoder/iregister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Compiling entity iregister
# -- Compiling architecture RTL of iregister
# End time: 10:53:11 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:11 on Dec 09,2019
# vcom -reportprogress 300 ./../../decoder/decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package alu_types
# -- Loading package decoder_types
# -- Loading package M_types
# -- Compiling entity decoder
# -- Compiling architecture RTL of decoder
# End time: 10:53:11 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:11 on Dec 09,2019
# vcom -reportprogress 300 ./../../registers/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture RTL of register_file
# End time: 10:53:11 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:11 on Dec 09,2019
# vcom -reportprogress 300 ./../../core/core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Loading package alu_types
# -- Loading package M_types
# -- Compiling entity core
# -- Compiling architecture RTL of core
# -- Loading entity iregister
# -- Loading entity register_file
# -- Loading entity decoder
# -- Loading entity ULA
# -- Loading entity M
# End time: 10:53:11 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:11 on Dec 09,2019
# vcom -reportprogress 300 ./../../core/txt_util.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# End time: 10:53:11 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:11 on Dec 09,2019
# vcom -reportprogress 300 ./../../core/trace_debug.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Loading package txt_util
# -- Compiling entity trace_debug
# -- Compiling architecture RTL of trace_debug
# End time: 10:53:11 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:11 on Dec 09,2019
# vcom -reportprogress 300 ./../../core/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Compiling entity coretestbench
# -- Compiling architecture RTL of coretestbench
# -- Loading package altera_mf_components
# -- Loading entity iram_quartus
# -- Loading entity dmemory
# ** Error: ./../../core/testbench.vhd(169): (vcom-1484) Unknown formal identifier "signal_ext".
# -- Loading package alu_types
# -- Loading package M_types
# -- Loading entity core
# ** Error: ./../../core/testbench.vhd(202): (vcom-1484) Unknown formal identifier "d_sig".
# -- Loading package txt_util
# -- Loading entity trace_debug
# ** Error: ./../../core/testbench.vhd(271): VHDL Compiler exiting
# End time: 10:53:11 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /opt/intelFPGA/18.1/modelsim_ae/linuxaloem/vcom failed.
# Error in macro ./testbench.do line 38
# /opt/intelFPGA/18.1/modelsim_ae/linuxaloem/vcom failed.
#     while executing
# "vcom ./../../core/testbench.vhd"
do testbench.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:47 on Dec 09,2019
# vcom -reportprogress 300 ./../../memory/iram_quartus.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity iram_quartus
# -- Compiling architecture SYN of iram_quartus
# End time: 10:54:47 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:47 on Dec 09,2019
# vcom -reportprogress 300 ./../../memory/dmemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmemory
# -- Compiling architecture RTL of dmemory
# End time: 10:54:47 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:47 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/alu_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package alu_types
# -- Compiling package body alu_types
# -- Loading package alu_types
# End time: 10:54:47 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:47 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package alu_types
# -- Compiling entity ULA
# -- Compiling architecture RTL of ULA
# End time: 10:54:47 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:47 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/m/M_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package M_types
# -- Compiling package body M_types
# -- Loading package M_types
# End time: 10:54:47 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:47 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/m/M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package M_types
# -- Compiling entity M
# -- Compiling architecture RTL of M
# End time: 10:54:47 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:47 on Dec 09,2019
# vcom -reportprogress 300 ./../../decoder/decoder_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package decoder_types
# -- Compiling package body decoder_types
# -- Loading package decoder_types
# End time: 10:54:47 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:47 on Dec 09,2019
# vcom -reportprogress 300 ./../../decoder/iregister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Compiling entity iregister
# -- Compiling architecture RTL of iregister
# End time: 10:54:48 on Dec 09,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:48 on Dec 09,2019
# vcom -reportprogress 300 ./../../decoder/decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package alu_types
# -- Loading package decoder_types
# -- Loading package M_types
# -- Compiling entity decoder
# -- Compiling architecture RTL of decoder
# End time: 10:54:48 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:48 on Dec 09,2019
# vcom -reportprogress 300 ./../../registers/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture RTL of register_file
# End time: 10:54:48 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:48 on Dec 09,2019
# vcom -reportprogress 300 ./../../core/core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Loading package alu_types
# -- Loading package M_types
# -- Compiling entity core
# -- Compiling architecture RTL of core
# -- Loading entity iregister
# -- Loading entity register_file
# -- Loading entity decoder
# -- Loading entity ULA
# -- Loading entity M
# End time: 10:54:48 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:48 on Dec 09,2019
# vcom -reportprogress 300 ./../../core/txt_util.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# End time: 10:54:48 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:48 on Dec 09,2019
# vcom -reportprogress 300 ./../../core/trace_debug.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Loading package txt_util
# -- Compiling entity trace_debug
# -- Compiling architecture RTL of trace_debug
# End time: 10:54:48 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:48 on Dec 09,2019
# vcom -reportprogress 300 ./testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Compiling entity coretestbench
# -- Compiling architecture RTL of coretestbench
# -- Loading package altera_mf_components
# -- Loading entity iram_quartus
# -- Loading entity dmemory
# ** Error: ./testbench.vhd(183): (vcom-1484) Unknown formal identifier "signal_ext".
# ** Error: (vcom-11) Could not find work.sram.
# ** Error (suppressible): ./testbench.vhd(191): (vcom-1195) Cannot find expanded name "work.sram".
# ** Error: ./testbench.vhd(191): Unknown expanded name.
# -- Loading package alu_types
# -- Loading package M_types
# -- Loading entity core
# ** Error: ./testbench.vhd(252): (vcom-1484) Unknown formal identifier "d_sig".
# -- Loading package txt_util
# -- Loading entity trace_debug
# ** Warning: ./testbench.vhd(216): (vcom-1167) Index value 15 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 9 downto 0.
# ** Warning: ./testbench.vhd(219): (vcom-1167) Index value 15 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 9 downto 0.
# ** Error: ./testbench.vhd(216): (vcom-1167) Index value 15 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 9 downto 0.
# ** Error: ./testbench.vhd(321): VHDL Compiler exiting
# End time: 10:54:48 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 7, Warnings: 2
# ** Error: /opt/intelFPGA/18.1/modelsim_ae/linuxaloem/vcom failed.
# Error in macro ./testbench.do line 38
# /opt/intelFPGA/18.1/modelsim_ae/linuxaloem/vcom failed.
#     while executing
# "vcom ./testbench.vhd"
do testbench.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:11 on Dec 09,2019
# vcom -reportprogress 300 ./../../memory/iram_quartus.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity iram_quartus
# -- Compiling architecture SYN of iram_quartus
# End time: 10:55:11 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:11 on Dec 09,2019
# vcom -reportprogress 300 ./../../memory/dmemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmemory
# -- Compiling architecture RTL of dmemory
# End time: 10:55:11 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:11 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/alu_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package alu_types
# -- Compiling package body alu_types
# -- Loading package alu_types
# End time: 10:55:11 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:11 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package alu_types
# -- Compiling entity ULA
# -- Compiling architecture RTL of ULA
# End time: 10:55:11 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:11 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/m/M_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package M_types
# -- Compiling package body M_types
# -- Loading package M_types
# End time: 10:55:11 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:11 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/m/M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package M_types
# -- Compiling entity M
# -- Compiling architecture RTL of M
# End time: 10:55:11 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:11 on Dec 09,2019
# vcom -reportprogress 300 ./../../decoder/decoder_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package decoder_types
# -- Compiling package body decoder_types
# -- Loading package decoder_types
# End time: 10:55:11 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:11 on Dec 09,2019
# vcom -reportprogress 300 ./../../decoder/iregister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Compiling entity iregister
# -- Compiling architecture RTL of iregister
# End time: 10:55:11 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:11 on Dec 09,2019
# vcom -reportprogress 300 ./../../decoder/decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package alu_types
# -- Loading package decoder_types
# -- Loading package M_types
# -- Compiling entity decoder
# -- Compiling architecture RTL of decoder
# End time: 10:55:11 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:11 on Dec 09,2019
# vcom -reportprogress 300 ./../../registers/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture RTL of register_file
# End time: 10:55:11 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:11 on Dec 09,2019
# vcom -reportprogress 300 ./../../core/core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Loading package alu_types
# -- Loading package M_types
# -- Compiling entity core
# -- Compiling architecture RTL of core
# -- Loading entity iregister
# -- Loading entity register_file
# -- Loading entity decoder
# -- Loading entity ULA
# -- Loading entity M
# End time: 10:55:11 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:11 on Dec 09,2019
# vcom -reportprogress 300 ./../../core/txt_util.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# End time: 10:55:11 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:11 on Dec 09,2019
# vcom -reportprogress 300 ./../../core/trace_debug.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Loading package txt_util
# -- Compiling entity trace_debug
# -- Compiling architecture RTL of trace_debug
# End time: 10:55:11 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:11 on Dec 09,2019
# vcom -reportprogress 300 ./testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Compiling entity coretestbench
# -- Compiling architecture RTL of coretestbench
# -- Loading package altera_mf_components
# -- Loading entity iram_quartus
# -- Loading entity dmemory
# ** Error: ./testbench.vhd(183): (vcom-1484) Unknown formal identifier "signal_text".
# ** Error: (vcom-11) Could not find work.sram.
# ** Error (suppressible): ./testbench.vhd(191): (vcom-1195) Cannot find expanded name "work.sram".
# ** Error: ./testbench.vhd(191): Unknown expanded name.
# -- Loading package alu_types
# -- Loading package M_types
# -- Loading entity core
# ** Error: ./testbench.vhd(252): (vcom-1484) Unknown formal identifier "d_sig".
# -- Loading package txt_util
# -- Loading entity trace_debug
# ** Warning: ./testbench.vhd(216): (vcom-1167) Index value 15 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 9 downto 0.
# ** Warning: ./testbench.vhd(219): (vcom-1167) Index value 15 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 9 downto 0.
# ** Error: ./testbench.vhd(216): (vcom-1167) Index value 15 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 9 downto 0.
# ** Error: ./testbench.vhd(321): VHDL Compiler exiting
# End time: 10:55:11 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 7, Warnings: 2
# ** Error: /opt/intelFPGA/18.1/modelsim_ae/linuxaloem/vcom failed.
# Error in macro ./testbench.do line 38
# /opt/intelFPGA/18.1/modelsim_ae/linuxaloem/vcom failed.
#     while executing
# "vcom ./testbench.vhd"
do testbench.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:06 on Dec 09,2019
# vcom -reportprogress 300 ./../../memory/iram_quartus.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity iram_quartus
# -- Compiling architecture SYN of iram_quartus
# End time: 10:56:06 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:06 on Dec 09,2019
# vcom -reportprogress 300 ./../../memory/dmemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmemory
# -- Compiling architecture RTL of dmemory
# End time: 10:56:06 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:06 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/alu_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package alu_types
# -- Compiling package body alu_types
# -- Loading package alu_types
# End time: 10:56:06 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:06 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package alu_types
# -- Compiling entity ULA
# -- Compiling architecture RTL of ULA
# End time: 10:56:06 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:06 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/m/M_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package M_types
# -- Compiling package body M_types
# -- Loading package M_types
# End time: 10:56:06 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:06 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/m/M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package M_types
# -- Compiling entity M
# -- Compiling architecture RTL of M
# End time: 10:56:06 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:06 on Dec 09,2019
# vcom -reportprogress 300 ./../../decoder/decoder_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package decoder_types
# -- Compiling package body decoder_types
# -- Loading package decoder_types
# End time: 10:56:06 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:06 on Dec 09,2019
# vcom -reportprogress 300 ./../../decoder/iregister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Compiling entity iregister
# -- Compiling architecture RTL of iregister
# End time: 10:56:06 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:06 on Dec 09,2019
# vcom -reportprogress 300 ./../../decoder/decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package alu_types
# -- Loading package decoder_types
# -- Loading package M_types
# -- Compiling entity decoder
# -- Compiling architecture RTL of decoder
# End time: 10:56:06 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:06 on Dec 09,2019
# vcom -reportprogress 300 ./../../registers/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture RTL of register_file
# End time: 10:56:06 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:06 on Dec 09,2019
# vcom -reportprogress 300 ./../../core/core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Loading package alu_types
# -- Loading package M_types
# -- Compiling entity core
# -- Compiling architecture RTL of core
# -- Loading entity iregister
# -- Loading entity register_file
# -- Loading entity decoder
# -- Loading entity ULA
# -- Loading entity M
# End time: 10:56:06 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:06 on Dec 09,2019
# vcom -reportprogress 300 ./../../core/txt_util.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# End time: 10:56:06 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:06 on Dec 09,2019
# vcom -reportprogress 300 ./../../core/trace_debug.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Loading package txt_util
# -- Compiling entity trace_debug
# -- Compiling architecture RTL of trace_debug
# End time: 10:56:06 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:56:06 on Dec 09,2019
# vcom -reportprogress 300 ./testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Compiling entity coretestbench
# -- Compiling architecture RTL of coretestbench
# -- Loading package altera_mf_components
# -- Loading entity iram_quartus
# ** Error: (vcom-11) Could not find work.sram.
# ** Error (suppressible): ./testbench.vhd(191): (vcom-1195) Cannot find expanded name "work.sram".
# ** Error: ./testbench.vhd(191): Unknown expanded name.
# -- Loading package alu_types
# -- Loading package M_types
# -- Loading entity core
# ** Error: ./testbench.vhd(252): (vcom-1484) Unknown formal identifier "d_sig".
# -- Loading package txt_util
# -- Loading entity trace_debug
# ** Warning: ./testbench.vhd(216): (vcom-1167) Index value 15 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 9 downto 0.
# ** Warning: ./testbench.vhd(219): (vcom-1167) Index value 15 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 9 downto 0.
# ** Error: ./testbench.vhd(216): (vcom-1167) Index value 15 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 9 downto 0.
# ** Error: ./testbench.vhd(321): VHDL Compiler exiting
# End time: 10:56:06 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 6, Warnings: 2
# ** Error: /opt/intelFPGA/18.1/modelsim_ae/linuxaloem/vcom failed.
# Error in macro ./testbench.do line 38
# /opt/intelFPGA/18.1/modelsim_ae/linuxaloem/vcom failed.
#     while executing
# "vcom ./testbench.vhd"
do testbench.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:18 on Dec 09,2019
# vcom -reportprogress 300 ./../../memory/iram_quartus.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity iram_quartus
# -- Compiling architecture SYN of iram_quartus
# End time: 10:57:18 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:18 on Dec 09,2019
# vcom -reportprogress 300 ./../../memory/dmemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmemory
# -- Compiling architecture RTL of dmemory
# End time: 10:57:18 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:18 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/alu_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package alu_types
# -- Compiling package body alu_types
# -- Loading package alu_types
# End time: 10:57:18 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:18 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package alu_types
# -- Compiling entity ULA
# -- Compiling architecture RTL of ULA
# End time: 10:57:18 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:18 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/m/M_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package M_types
# -- Compiling package body M_types
# -- Loading package M_types
# End time: 10:57:18 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:18 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/m/M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package M_types
# -- Compiling entity M
# -- Compiling architecture RTL of M
# End time: 10:57:18 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:18 on Dec 09,2019
# vcom -reportprogress 300 ./../../decoder/decoder_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package decoder_types
# -- Compiling package body decoder_types
# -- Loading package decoder_types
# End time: 10:57:18 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:18 on Dec 09,2019
# vcom -reportprogress 300 ./../../decoder/iregister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Compiling entity iregister
# -- Compiling architecture RTL of iregister
# End time: 10:57:18 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:18 on Dec 09,2019
# vcom -reportprogress 300 ./../../decoder/decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package alu_types
# -- Loading package decoder_types
# -- Loading package M_types
# -- Compiling entity decoder
# -- Compiling architecture RTL of decoder
# End time: 10:57:18 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:18 on Dec 09,2019
# vcom -reportprogress 300 ./../../registers/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture RTL of register_file
# End time: 10:57:18 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:18 on Dec 09,2019
# vcom -reportprogress 300 ./../../core/core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Loading package alu_types
# -- Loading package M_types
# -- Compiling entity core
# -- Compiling architecture RTL of core
# -- Loading entity iregister
# -- Loading entity register_file
# -- Loading entity decoder
# -- Loading entity ULA
# -- Loading entity M
# End time: 10:57:18 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:18 on Dec 09,2019
# vcom -reportprogress 300 ./../../core/txt_util.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# End time: 10:57:18 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:18 on Dec 09,2019
# vcom -reportprogress 300 ./../../core/trace_debug.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Loading package txt_util
# -- Compiling entity trace_debug
# -- Compiling architecture RTL of trace_debug
# End time: 10:57:18 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:18 on Dec 09,2019
# vcom -reportprogress 300 ./sram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity sram
# -- Compiling architecture RTL of sram
# End time: 10:57:18 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:18 on Dec 09,2019
# vcom -reportprogress 300 ./testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Compiling entity coretestbench
# -- Compiling architecture RTL of coretestbench
# -- Loading package altera_mf_components
# -- Loading entity iram_quartus
# -- Loading package std_logic_textio
# -- Loading entity sram
# -- Loading package alu_types
# -- Loading package M_types
# -- Loading entity core
# ** Error: ./testbench.vhd(252): (vcom-1484) Unknown formal identifier "d_sig".
# -- Loading package txt_util
# -- Loading entity trace_debug
# ** Warning: ./testbench.vhd(216): (vcom-1167) Index value 15 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 9 downto 0.
# ** Warning: ./testbench.vhd(219): (vcom-1167) Index value 15 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 9 downto 0.
# ** Error: ./testbench.vhd(216): (vcom-1167) Index value 15 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 9 downto 0.
# ** Error: ./testbench.vhd(321): VHDL Compiler exiting
# End time: 10:57:18 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 3, Warnings: 2
# ** Error: /opt/intelFPGA/18.1/modelsim_ae/linuxaloem/vcom failed.
# Error in macro ./testbench.do line 39
# /opt/intelFPGA/18.1/modelsim_ae/linuxaloem/vcom failed.
#     while executing
# "vcom ./testbench.vhd"
do testbench.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:27 on Dec 09,2019
# vcom -reportprogress 300 ./../../memory/iram_quartus.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity iram_quartus
# -- Compiling architecture SYN of iram_quartus
# End time: 10:58:27 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:27 on Dec 09,2019
# vcom -reportprogress 300 ./../../memory/dmemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmemory
# -- Compiling architecture RTL of dmemory
# End time: 10:58:27 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:27 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/alu_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package alu_types
# -- Compiling package body alu_types
# -- Loading package alu_types
# End time: 10:58:27 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:27 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package alu_types
# -- Compiling entity ULA
# -- Compiling architecture RTL of ULA
# End time: 10:58:27 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:27 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/m/M_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package M_types
# -- Compiling package body M_types
# -- Loading package M_types
# End time: 10:58:27 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:27 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/m/M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package M_types
# -- Compiling entity M
# -- Compiling architecture RTL of M
# End time: 10:58:27 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:27 on Dec 09,2019
# vcom -reportprogress 300 ./../../decoder/decoder_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package decoder_types
# -- Compiling package body decoder_types
# -- Loading package decoder_types
# End time: 10:58:27 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:27 on Dec 09,2019
# vcom -reportprogress 300 ./../../decoder/iregister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Compiling entity iregister
# -- Compiling architecture RTL of iregister
# End time: 10:58:27 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:27 on Dec 09,2019
# vcom -reportprogress 300 ./../../decoder/decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package alu_types
# -- Loading package decoder_types
# -- Loading package M_types
# -- Compiling entity decoder
# -- Compiling architecture RTL of decoder
# End time: 10:58:27 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:27 on Dec 09,2019
# vcom -reportprogress 300 ./../../registers/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture RTL of register_file
# End time: 10:58:27 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:27 on Dec 09,2019
# vcom -reportprogress 300 ./../../core/core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Loading package alu_types
# -- Loading package M_types
# -- Compiling entity core
# -- Compiling architecture RTL of core
# -- Loading entity iregister
# -- Loading entity register_file
# -- Loading entity decoder
# -- Loading entity ULA
# -- Loading entity M
# End time: 10:58:27 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:27 on Dec 09,2019
# vcom -reportprogress 300 ./../../core/txt_util.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# End time: 10:58:27 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:27 on Dec 09,2019
# vcom -reportprogress 300 ./../../core/trace_debug.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Loading package txt_util
# -- Compiling entity trace_debug
# -- Compiling architecture RTL of trace_debug
# End time: 10:58:27 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:27 on Dec 09,2019
# vcom -reportprogress 300 ./sram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity sram
# -- Compiling architecture RTL of sram
# End time: 10:58:27 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:27 on Dec 09,2019
# vcom -reportprogress 300 ./testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Compiling entity coretestbench
# -- Compiling architecture RTL of coretestbench
# -- Loading package altera_mf_components
# -- Loading entity iram_quartus
# -- Loading entity dmemory
# ** Error: ./testbench.vhd(183): (vcom-1484) Unknown formal identifier "signal_ext".
# -- Loading package std_logic_textio
# -- Loading entity sram
# -- Loading package alu_types
# -- Loading package M_types
# -- Loading entity core
# ** Error: ./testbench.vhd(252): (vcom-1484) Unknown formal identifier "d_sig".
# -- Loading package txt_util
# -- Loading entity trace_debug
# ** Warning: ./testbench.vhd(216): (vcom-1167) Index value 15 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 9 downto 0.
# ** Warning: ./testbench.vhd(219): (vcom-1167) Index value 15 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 9 downto 0.
# ** Error: ./testbench.vhd(216): (vcom-1167) Index value 15 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 9 downto 0.
# ** Error: ./testbench.vhd(321): VHDL Compiler exiting
# End time: 10:58:27 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 4, Warnings: 2
# ** Error: /opt/intelFPGA/18.1/modelsim_ae/linuxaloem/vcom failed.
# Error in macro ./testbench.do line 39
# /opt/intelFPGA/18.1/modelsim_ae/linuxaloem/vcom failed.
#     while executing
# "vcom ./testbench.vhd"
do testbench.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:59 on Dec 09,2019
# vcom -reportprogress 300 ./../../memory/iram_quartus.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity iram_quartus
# -- Compiling architecture SYN of iram_quartus
# End time: 10:58:59 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:59 on Dec 09,2019
# vcom -reportprogress 300 ./../../memory/dmemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmemory
# -- Compiling architecture RTL of dmemory
# End time: 10:58:59 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:59 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/alu_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package alu_types
# -- Compiling package body alu_types
# -- Loading package alu_types
# End time: 10:58:59 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:59 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package alu_types
# -- Compiling entity ULA
# -- Compiling architecture RTL of ULA
# End time: 10:58:59 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:59 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/m/M_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package M_types
# -- Compiling package body M_types
# -- Loading package M_types
# End time: 10:58:59 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:59 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/m/M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package M_types
# -- Compiling entity M
# -- Compiling architecture RTL of M
# End time: 10:58:59 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:59 on Dec 09,2019
# vcom -reportprogress 300 ./../../decoder/decoder_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package decoder_types
# -- Compiling package body decoder_types
# -- Loading package decoder_types
# End time: 10:58:59 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:58:59 on Dec 09,2019
# vcom -reportprogress 300 ./../../decoder/iregister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Compiling entity iregister
# -- Compiling architecture RTL of iregister
# End time: 10:59:00 on Dec 09,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:00 on Dec 09,2019
# vcom -reportprogress 300 ./../../decoder/decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package alu_types
# -- Loading package decoder_types
# -- Loading package M_types
# -- Compiling entity decoder
# -- Compiling architecture RTL of decoder
# End time: 10:59:00 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:00 on Dec 09,2019
# vcom -reportprogress 300 ./../../registers/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture RTL of register_file
# End time: 10:59:00 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:00 on Dec 09,2019
# vcom -reportprogress 300 ./../../core/core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Loading package alu_types
# -- Loading package M_types
# -- Compiling entity core
# -- Compiling architecture RTL of core
# -- Loading entity iregister
# -- Loading entity register_file
# -- Loading entity decoder
# -- Loading entity ULA
# -- Loading entity M
# End time: 10:59:00 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:00 on Dec 09,2019
# vcom -reportprogress 300 ./../../core/txt_util.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# End time: 10:59:00 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:00 on Dec 09,2019
# vcom -reportprogress 300 ./../../core/trace_debug.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Loading package txt_util
# -- Compiling entity trace_debug
# -- Compiling architecture RTL of trace_debug
# End time: 10:59:00 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:00 on Dec 09,2019
# vcom -reportprogress 300 ./sram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity sram
# -- Compiling architecture RTL of sram
# End time: 10:59:00 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:00 on Dec 09,2019
# vcom -reportprogress 300 ./testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Compiling entity coretestbench
# -- Compiling architecture RTL of coretestbench
# -- Loading package altera_mf_components
# -- Loading entity iram_quartus
# -- Loading package std_logic_textio
# -- Loading entity sram
# -- Loading package alu_types
# -- Loading package M_types
# -- Loading entity core
# ** Error: ./testbench.vhd(252): (vcom-1484) Unknown formal identifier "d_sig".
# -- Loading package txt_util
# -- Loading entity trace_debug
# ** Warning: ./testbench.vhd(216): (vcom-1167) Index value 15 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 9 downto 0.
# ** Warning: ./testbench.vhd(219): (vcom-1167) Index value 15 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 9 downto 0.
# ** Error: ./testbench.vhd(216): (vcom-1167) Index value 15 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 9 downto 0.
# ** Error: ./testbench.vhd(321): VHDL Compiler exiting
# End time: 10:59:00 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 3, Warnings: 2
# ** Error: /opt/intelFPGA/18.1/modelsim_ae/linuxaloem/vcom failed.
# Error in macro ./testbench.do line 39
# /opt/intelFPGA/18.1/modelsim_ae/linuxaloem/vcom failed.
#     while executing
# "vcom ./testbench.vhd"
do testbench.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:32 on Dec 09,2019
# vcom -reportprogress 300 ./../../memory/iram_quartus.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity iram_quartus
# -- Compiling architecture SYN of iram_quartus
# End time: 11:14:32 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:32 on Dec 09,2019
# vcom -reportprogress 300 ./../../memory/dmemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmemory
# -- Compiling architecture RTL of dmemory
# End time: 11:14:33 on Dec 09,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:33 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/alu_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package alu_types
# -- Compiling package body alu_types
# -- Loading package alu_types
# End time: 11:14:33 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:33 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package alu_types
# -- Compiling entity ULA
# -- Compiling architecture RTL of ULA
# End time: 11:14:33 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:33 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/m/M_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package M_types
# -- Compiling package body M_types
# -- Loading package M_types
# End time: 11:14:33 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:33 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/m/M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package M_types
# -- Compiling entity M
# -- Compiling architecture RTL of M
# End time: 11:14:33 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:33 on Dec 09,2019
# vcom -reportprogress 300 ./../../decoder/decoder_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package decoder_types
# -- Compiling package body decoder_types
# -- Loading package decoder_types
# End time: 11:14:33 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:33 on Dec 09,2019
# vcom -reportprogress 300 ./../../decoder/iregister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Compiling entity iregister
# -- Compiling architecture RTL of iregister
# End time: 11:14:33 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:33 on Dec 09,2019
# vcom -reportprogress 300 ./../../decoder/decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package alu_types
# -- Loading package decoder_types
# -- Loading package M_types
# -- Compiling entity decoder
# -- Compiling architecture RTL of decoder
# End time: 11:14:33 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:33 on Dec 09,2019
# vcom -reportprogress 300 ./../../registers/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture RTL of register_file
# End time: 11:14:33 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:33 on Dec 09,2019
# vcom -reportprogress 300 ./../../core/core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Loading package alu_types
# -- Loading package M_types
# -- Compiling entity core
# -- Compiling architecture RTL of core
# -- Loading entity iregister
# -- Loading entity register_file
# -- Loading entity decoder
# -- Loading entity ULA
# -- Loading entity M
# End time: 11:14:33 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:33 on Dec 09,2019
# vcom -reportprogress 300 ./../../core/txt_util.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# End time: 11:14:33 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:33 on Dec 09,2019
# vcom -reportprogress 300 ./../../core/trace_debug.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Loading package txt_util
# -- Compiling entity trace_debug
# -- Compiling architecture RTL of trace_debug
# End time: 11:14:33 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:33 on Dec 09,2019
# vcom -reportprogress 300 ./sram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity sram
# -- Compiling architecture RTL of sram
# End time: 11:14:33 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:14:33 on Dec 09,2019
# vcom -reportprogress 300 ./testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Compiling entity coretestbench
# -- Compiling architecture RTL of coretestbench
# -- Loading package altera_mf_components
# -- Loading entity iram_quartus
# -- Loading entity dmemory
# -- Loading package std_logic_textio
# -- Loading entity sram
# -- Loading package alu_types
# -- Loading package M_types
# -- Loading entity core
# -- Loading package txt_util
# -- Loading entity trace_debug
# ** Warning: ./testbench.vhd(216): (vcom-1167) Index value 15 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 9 downto 0.
# ** Warning: ./testbench.vhd(219): (vcom-1167) Index value 15 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 9 downto 0.
# ** Error: ./testbench.vhd(216): (vcom-1167) Index value 15 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 9 downto 0.
# ** Error: ./testbench.vhd(321): VHDL Compiler exiting
# End time: 11:14:33 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 2
# ** Error: /opt/intelFPGA/18.1/modelsim_ae/linuxaloem/vcom failed.
# Error in macro ./testbench.do line 39
# /opt/intelFPGA/18.1/modelsim_ae/linuxaloem/vcom failed.
#     while executing
# "vcom ./testbench.vhd"
do testbench.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:17 on Dec 09,2019
# vcom -reportprogress 300 ./../../memory/iram_quartus.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity iram_quartus
# -- Compiling architecture SYN of iram_quartus
# End time: 11:15:17 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:17 on Dec 09,2019
# vcom -reportprogress 300 ./../../memory/dmemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmemory
# -- Compiling architecture RTL of dmemory
# End time: 11:15:17 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:17 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/alu_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package alu_types
# -- Compiling package body alu_types
# -- Loading package alu_types
# End time: 11:15:17 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:17 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package alu_types
# -- Compiling entity ULA
# -- Compiling architecture RTL of ULA
# End time: 11:15:17 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:17 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/m/M_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package M_types
# -- Compiling package body M_types
# -- Loading package M_types
# End time: 11:15:17 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:17 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/m/M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package M_types
# -- Compiling entity M
# -- Compiling architecture RTL of M
# End time: 11:15:17 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:17 on Dec 09,2019
# vcom -reportprogress 300 ./../../decoder/decoder_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package decoder_types
# -- Compiling package body decoder_types
# -- Loading package decoder_types
# End time: 11:15:17 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:17 on Dec 09,2019
# vcom -reportprogress 300 ./../../decoder/iregister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Compiling entity iregister
# -- Compiling architecture RTL of iregister
# End time: 11:15:17 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:17 on Dec 09,2019
# vcom -reportprogress 300 ./../../decoder/decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package alu_types
# -- Loading package decoder_types
# -- Loading package M_types
# -- Compiling entity decoder
# -- Compiling architecture RTL of decoder
# End time: 11:15:17 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:17 on Dec 09,2019
# vcom -reportprogress 300 ./../../registers/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture RTL of register_file
# End time: 11:15:17 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:17 on Dec 09,2019
# vcom -reportprogress 300 ./../../core/core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Loading package alu_types
# -- Loading package M_types
# -- Compiling entity core
# -- Compiling architecture RTL of core
# -- Loading entity iregister
# -- Loading entity register_file
# -- Loading entity decoder
# -- Loading entity ULA
# -- Loading entity M
# End time: 11:15:17 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:17 on Dec 09,2019
# vcom -reportprogress 300 ./../../core/txt_util.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# End time: 11:15:17 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:17 on Dec 09,2019
# vcom -reportprogress 300 ./../../core/trace_debug.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Loading package txt_util
# -- Compiling entity trace_debug
# -- Compiling architecture RTL of trace_debug
# End time: 11:15:17 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:17 on Dec 09,2019
# vcom -reportprogress 300 ./sram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity sram
# -- Compiling architecture RTL of sram
# End time: 11:15:17 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:17 on Dec 09,2019
# vcom -reportprogress 300 ./testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Compiling entity coretestbench
# -- Compiling architecture RTL of coretestbench
# -- Loading package altera_mf_components
# -- Loading entity iram_quartus
# -- Loading entity dmemory
# -- Loading package std_logic_textio
# -- Loading entity sram
# -- Loading package alu_types
# -- Loading package M_types
# -- Loading entity core
# -- Loading package txt_util
# -- Loading entity trace_debug
# End time: 11:15:17 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t ns work.coretestbench 
# Start time: 11:15:17 on Dec 09,2019
# //  ModelSim - Intel FPGA Edition 10.5b Oct  5 2016Linux 3.10.0-957.27.2.el7.x86_64
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decoder_types(body)
# Loading altera_mf.altera_mf_components
# Loading ieee.std_logic_textio(body)
# Loading work.alu_types(body)
# Loading work.m_types(body)
# Loading work.txt_util(body)
# Loading work.coretestbench(rtl)
# Loading work.iram_quartus(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.dmemory(rtl)
# Loading work.sram(rtl)
# Loading work.core(rtl)
# Loading work.iregister(rtl)
# Loading work.register_file(rtl)
# Loading work.decoder(rtl)
# Loading work.ula(rtl)
# Loading work.m(rtl)
# Loading work.trace_debug(rtl)
# ** Warning: (vsim-8684) No drivers exist on out port /coretestbench/myRiscv/decoder0/dmemory.bus_lag, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /coretestbench/myRiscv/dmemory.bus_lag.
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /coretestbench/myRiscv/memAddrTypeSBlock
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /coretestbench/myRiscv/memAddrTypeSBlock
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/myRiscv/alu_0
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/myRiscv/alu_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /coretestbench/myRiscv/pc_blk
# ** Warning: (vsim-7) Failed to open VHDL file "C:/_prj_final/tests/quartus.hex" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/iram_quartus_inst/altsyncram_component
# ** Fatal: (vsim-7) Failed to open VHDL file "C:/_prj_final/tests/quartus.hex" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Process: /coretestbench/iram_quartus_inst/altsyncram_component/MEMORY File: /opt/intelFPGA/18.1/modelsim_ae/linuxaloem/../altera/vhdl/src/altera_mf/altera_mf.vhd
# Fatal error in Process MEMORY at /opt/intelFPGA/18.1/modelsim_ae/linuxaloem/../altera/vhdl/src/altera_mf/altera_mf.vhd line 40060
# 
# HDL call sequence:
# Stopped at /opt/intelFPGA/18.1/modelsim_ae/linuxaloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 40060 Subprogram read_my_memory
# called from  /opt/intelFPGA/18.1/modelsim_ae/linuxaloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 41910 Process MEMORY
# 
do testbench.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:30 on Dec 09,2019
# vcom -reportprogress 300 ./../../memory/iram_quartus.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity iram_quartus
# -- Compiling architecture SYN of iram_quartus
# End time: 11:20:30 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:30 on Dec 09,2019
# vcom -reportprogress 300 ./../../memory/dmemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmemory
# -- Compiling architecture RTL of dmemory
# End time: 11:20:30 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:30 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/alu_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package alu_types
# -- Compiling package body alu_types
# -- Loading package alu_types
# End time: 11:20:30 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:30 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package alu_types
# -- Compiling entity ULA
# -- Compiling architecture RTL of ULA
# End time: 11:20:30 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:30 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/m/M_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package M_types
# -- Compiling package body M_types
# -- Loading package M_types
# End time: 11:20:30 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:30 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/m/M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package M_types
# -- Compiling entity M
# -- Compiling architecture RTL of M
# End time: 11:20:30 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:30 on Dec 09,2019
# vcom -reportprogress 300 ./../../decoder/decoder_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package decoder_types
# -- Compiling package body decoder_types
# -- Loading package decoder_types
# End time: 11:20:30 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:30 on Dec 09,2019
# vcom -reportprogress 300 ./../../decoder/iregister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Compiling entity iregister
# -- Compiling architecture RTL of iregister
# End time: 11:20:30 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:30 on Dec 09,2019
# vcom -reportprogress 300 ./../../decoder/decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package alu_types
# -- Loading package decoder_types
# -- Loading package M_types
# -- Compiling entity decoder
# -- Compiling architecture RTL of decoder
# End time: 11:20:30 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:30 on Dec 09,2019
# vcom -reportprogress 300 ./../../registers/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture RTL of register_file
# End time: 11:20:30 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:30 on Dec 09,2019
# vcom -reportprogress 300 ./../../core/core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Loading package alu_types
# -- Loading package M_types
# -- Compiling entity core
# -- Compiling architecture RTL of core
# -- Loading entity iregister
# -- Loading entity register_file
# -- Loading entity decoder
# -- Loading entity ULA
# -- Loading entity M
# End time: 11:20:30 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:30 on Dec 09,2019
# vcom -reportprogress 300 ./../../core/txt_util.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# End time: 11:20:30 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:30 on Dec 09,2019
# vcom -reportprogress 300 ./../../core/trace_debug.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Loading package txt_util
# -- Compiling entity trace_debug
# -- Compiling architecture RTL of trace_debug
# End time: 11:20:30 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:30 on Dec 09,2019
# vcom -reportprogress 300 ./sram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity sram
# -- Compiling architecture RTL of sram
# End time: 11:20:30 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:30 on Dec 09,2019
# vcom -reportprogress 300 ./testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Compiling entity coretestbench
# -- Compiling architecture RTL of coretestbench
# -- Loading package altera_mf_components
# -- Loading entity iram_quartus
# -- Loading entity dmemory
# -- Loading package std_logic_textio
# -- Loading entity sram
# -- Loading package alu_types
# -- Loading package M_types
# -- Loading entity core
# -- Loading package txt_util
# -- Loading entity trace_debug
# End time: 11:20:30 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:20:31 on Dec 09,2019, Elapsed time: 0:05:14
# Errors: 2, Warnings: 19
# vsim -t ns work.coretestbench 
# Start time: 11:20:31 on Dec 09,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decoder_types(body)
# Loading altera_mf.altera_mf_components
# Loading ieee.std_logic_textio(body)
# Loading work.alu_types(body)
# Loading work.m_types(body)
# Loading work.txt_util(body)
# Loading work.coretestbench(rtl)
# Loading work.iram_quartus(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.dmemory(rtl)
# Loading work.sram(rtl)
# Loading work.core(rtl)
# Loading work.iregister(rtl)
# Loading work.register_file(rtl)
# Loading work.decoder(rtl)
# Loading work.ula(rtl)
# Loading work.m(rtl)
# Loading work.trace_debug(rtl)
# ** Warning: (vsim-8684) No drivers exist on out port /coretestbench/myRiscv/decoder0/dmemory.bus_lag, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /coretestbench/myRiscv/dmemory.bus_lag.
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /coretestbench/myRiscv/memAddrTypeSBlock
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /coretestbench/myRiscv/memAddrTypeSBlock
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/myRiscv/alu_0
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/myRiscv/alu_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /coretestbench/myRiscv/alu_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Region: /coretestbench/myRiscv/memAddrTypeSBlock
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ns  Iteration: 2  Instance: /coretestbench
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /coretestbench/myRiscv/alu_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Region: /coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Region: /coretestbench/myRiscv/memAddrTypeSBlock
# ** Error: DIV, MOD, or REM by zero
#    Time: 500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 5500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 6500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 6500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 6500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 6500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 6500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 8500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 8500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 8500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 8500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 8500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 9500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 10500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 10500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 10500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 10500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 14500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 14500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 14500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 14500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 14500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 17500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 18500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 18500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 18500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 18500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 20500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 20500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 20500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 20500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 20500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 25500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 29500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 33500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 37500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 38500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 38500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 38500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 38500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 41500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 42500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 42500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 42500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 42500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 42500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 44500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 44500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 44500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 44500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 44500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 45500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 49500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 50500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 50500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 50500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 50500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 57500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 61500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 65500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 69500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 73500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 74500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 74500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 74500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 74500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 78500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 78500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 78500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 78500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 82500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 82500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 82500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 82500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 85500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 94500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 94500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 94500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 94500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 94500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 96500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 96500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 96500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 96500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 97500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 98500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 98500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 98500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 98500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 98500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 102500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 105500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 106500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 110500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 110500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 110500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 110500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 110500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 114500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 114500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 114500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 114500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 117500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 121500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 122500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 122500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 122500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 122500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 122500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 124500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 124500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 124500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 124500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 125500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 129500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 130500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 130500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 130500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 130500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 132500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 132500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 132500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 132500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 133500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 137500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 138500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 138500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 138500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 138500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 140500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 140500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 140500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 140500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 140500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 141500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 145500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 146500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 146500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 146500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 146500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 148500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 148500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 148500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 148500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 149500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 153500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 154500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 154500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 154500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 154500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 156500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 156500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 156500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 156500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 157500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 161500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 162500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 162500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 162500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 162500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 164500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 164500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 164500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 164500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 165500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 169500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 170500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 170500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 170500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 170500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 172500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 172500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 172500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 172500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 172500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 173500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 177500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 178500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 178500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 178500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 178500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 180500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 180500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 180500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 180500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 181500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 185500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 186500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 186500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 186500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 186500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 188500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 188500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 188500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 188500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 189500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 193500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 194500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 194500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 194500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 194500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 196500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 196500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 196500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 196500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 197500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 201500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 202500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 202500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 202500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 202500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 204500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 204500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 204500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 204500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 204500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 205500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 209500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 210500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 210500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 210500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 210500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 212500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 212500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 212500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 212500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 213500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 217500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 218500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 218500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 218500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 218500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 220500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 220500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 220500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 220500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 221500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 225500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 226500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 226500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 226500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 226500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 228500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 228500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 228500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 228500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 229500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 233500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 234500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 234500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 234500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 234500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 236500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 236500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 236500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 236500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 236500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 237500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 241500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 242500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 242500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 242500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 242500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 244500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 244500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 244500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 244500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 245500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 249500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 250500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 250500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 250500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 250500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 252500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 252500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 252500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 252500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 253500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 257500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 258500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 258500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 258500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 258500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 260500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 260500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 260500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 260500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 261500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 265500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 266500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 266500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 266500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 266500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 268500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 268500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 268500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 268500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 268500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 269500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 273500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 274500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 274500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 274500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 274500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 276500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 276500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 276500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 276500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 277500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 281500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 282500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 282500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 282500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 282500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 284500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 284500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 284500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 284500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 285500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 289500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 290500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 290500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 290500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 290500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 292500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 292500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 292500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 292500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 293500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 297500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 298500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 298500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 298500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 298500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 300500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 300500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 300500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 300500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 300500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 301500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 305500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 306500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 306500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 306500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 306500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 308500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 308500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 308500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 308500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 309500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 313500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 314500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 314500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 314500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 314500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 316500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 316500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 316500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 316500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 317500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 321500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 322500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 322500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 322500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 322500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 324500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 324500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 324500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 324500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 325500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 329500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 330500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 330500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 330500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 330500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 332500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 332500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 332500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 332500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 332500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 333500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 337500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 338500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 338500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 338500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 338500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 340500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 340500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 340500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 340500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 341500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 345500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 346500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 346500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 346500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 346500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 348500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 348500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 348500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 348500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 349500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 353500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 354500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 354500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 354500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 354500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 356500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 356500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 356500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 356500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 357500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 361500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 362500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 362500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 362500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 362500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 364500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 364500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 364500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 364500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 364500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 365500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 369500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 370500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 370500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 370500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 370500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 372500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 372500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 372500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 372500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 373500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 377500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 378500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 378500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 378500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 378500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 380500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 380500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 380500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 380500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 381500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 385500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 386500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 386500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 386500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 386500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 388500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 388500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 388500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 388500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 389500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 393500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 394500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 394500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 394500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 394500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 396500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 396500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 396500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 396500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 396500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 397500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 401500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 402500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 402500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 402500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 402500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 404500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 404500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 404500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 404500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 405500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 409500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 410500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 410500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 410500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 410500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 412500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 412500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 412500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 412500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 413500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 417500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 418500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 418500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 418500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 418500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 420500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 420500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 420500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 420500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 421500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 425500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 426500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 426500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 426500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 426500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 428500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 428500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 428500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 428500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 428500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 429500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 433500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 434500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 434500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 434500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 434500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 436500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 436500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 436500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 436500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 437500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 441500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 442500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 442500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 442500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 442500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 444500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 444500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 444500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 444500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 445500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 449500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 450500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 450500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 450500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 450500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 452500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 452500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 452500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 452500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 453500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 457500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 458500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 458500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 458500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 458500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 460500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 460500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 460500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 460500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 460500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 461500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 465500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 466500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 466500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 466500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 466500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 468500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 468500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 468500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 468500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 469500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 473500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 474500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 474500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 474500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 474500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 476500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 476500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 476500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 476500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 477500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 481500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 482500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 482500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 482500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 482500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 484500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 484500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 484500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 484500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 485500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 489500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 490500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 490500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 490500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 490500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 492500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 492500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 492500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 492500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 492500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 493500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 497500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 498500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 498500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 498500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 498500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 500500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 500500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 500500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 500500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 501500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 505500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 506500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 506500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 506500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 506500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 508500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 508500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 508500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 508500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 509500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 513500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 514500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 514500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 514500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 514500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 516500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 516500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 516500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 516500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 517500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 521500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 522500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 522500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 522500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 522500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 524500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 524500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 524500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 524500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 524500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 525500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 529500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 530500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 530500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 530500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 530500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 532500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 532500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 532500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 532500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 533500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 537500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 538500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 538500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 538500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 538500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 540500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 540500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 540500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 540500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 541500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 545500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 546500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 546500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 546500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 546500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 548500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 548500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 548500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 548500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 549500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 553500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 554500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 554500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 554500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 554500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 556500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 556500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 556500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 556500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 556500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 557500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 561500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 562500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 562500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 562500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 562500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 564500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 564500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 564500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 564500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 565500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 569500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 570500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 570500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 570500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 570500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 572500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 572500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 572500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 572500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 573500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 577500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 578500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 578500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 578500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 578500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 580500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 580500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 580500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 580500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 581500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 585500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 586500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 586500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 586500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 586500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 588500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 588500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 588500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 588500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 588500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 589500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 593500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 594500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 594500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 594500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 594500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 596500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 596500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 596500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 596500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 597500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 601500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 602500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 602500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 602500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 602500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 604500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 604500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 604500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 604500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 605500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 609500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 610500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 610500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 610500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 610500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 612500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 612500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 612500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 612500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 613500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 617500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 618500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 618500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 618500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 618500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 620500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 620500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 620500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 620500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 620500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 621500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 625500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 626500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 626500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 626500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 626500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 628500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 628500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 628500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 628500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 629500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 633500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 634500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 634500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 634500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 634500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 636500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 636500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 636500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 636500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 637500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 641500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 642500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 642500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 642500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 642500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 644500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 644500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 644500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 644500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 645500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 649500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 650500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 650500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 650500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 650500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 652500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 652500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 652500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 652500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 652500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 653500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 657500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 658500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 658500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 658500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 658500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 660500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 660500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 660500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 660500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 661500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 665500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 666500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 666500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 666500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 666500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 668500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 668500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 668500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 668500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 669500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 673500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 674500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 674500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 674500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 674500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 676500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 676500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 676500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 676500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 677500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 681500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 682500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 682500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 682500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 682500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 684500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 684500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 684500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 684500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 684500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 685500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 689500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 690500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 690500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 690500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 690500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 692500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 692500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 692500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 692500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 693500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 697500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 698500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 698500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 698500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 698500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 700500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 700500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 700500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 700500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 701500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 705500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 706500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 706500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 706500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 706500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 708500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 708500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 708500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 708500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 709500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 713500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 714500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 714500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 714500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 714500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 716500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 716500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 716500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 716500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 716500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 717500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 721500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 722500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 722500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 722500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 722500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 724500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 724500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 724500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 724500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 725500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 729500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 730500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 730500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 730500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 730500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 732500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 732500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 732500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 732500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 733500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 737500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 738500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 738500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 738500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 738500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 740500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 740500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 740500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 740500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 741500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 745500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 746500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 746500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 746500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 746500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 748500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 748500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 748500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 748500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 748500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 749500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 753500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 754500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 754500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 754500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 754500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 756500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 756500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 756500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 756500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 757500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 761500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 762500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 762500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 762500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 762500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 764500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 764500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 764500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 764500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 765500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 769500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 770500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 770500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 770500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 770500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 772500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 772500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 772500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 772500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 773500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 777500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 778500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 778500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 778500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 778500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 780500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 780500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 780500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 780500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 780500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 781500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 785500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 786500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 786500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 786500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 786500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 788500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 788500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 788500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 788500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 789500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 793500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 794500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 794500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 794500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 794500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 796500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 796500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 796500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 796500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 797500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 801500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 802500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 802500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 802500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 802500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 804500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 804500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 804500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 804500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 805500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 809500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 810500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 810500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 810500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 810500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 812500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 812500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 812500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 812500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 812500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 813500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 817500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 818500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 818500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 818500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 818500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 820500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 820500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 820500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 820500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 821500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 825500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 826500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 826500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 826500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 826500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 828500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 828500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 828500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 828500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 829500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 833500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 834500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 834500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 834500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 834500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 836500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 836500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 836500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 836500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 837500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 841500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 842500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 842500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 842500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 842500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 844500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 844500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 844500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 844500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 844500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 845500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 849500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 850500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 850500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 850500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 850500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 852500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 852500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 852500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 852500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 853500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 857500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 858500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 858500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 858500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 858500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 860500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 860500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 860500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 860500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 861500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 865500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 866500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 866500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 866500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 866500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 868500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 868500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 868500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 868500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 869500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 873500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 874500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 874500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 874500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 874500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 876500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 876500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 876500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 876500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 876500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 877500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 881500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 882500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 882500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 882500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 882500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 884500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 884500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 884500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 884500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 885500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 889500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 890500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 890500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 890500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 890500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 892500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 892500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 892500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 892500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 893500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 897500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 898500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 898500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 898500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 898500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 900500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 900500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 900500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 900500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 901500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 905500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 906500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 906500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 906500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 906500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 908500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 908500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 908500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 908500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 908500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 909500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 913500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 914500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 914500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 914500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 914500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 916500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 916500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 916500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 916500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 917500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 921500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 922500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 922500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 922500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 922500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 924500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 924500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 924500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 924500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 925500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 929500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 930500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 930500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 930500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 930500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 932500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 932500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 932500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 932500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 933500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 937500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 938500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 938500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 938500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 938500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 940500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 940500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 940500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 940500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 940500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 941500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 945500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 946500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 946500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 946500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 946500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 948500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 948500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 948500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 948500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 949500 ns  Iteration: 4  Instance: /coretestbench
do testbench.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:51 on Dec 09,2019
# vcom -reportprogress 300 ./../../memory/iram_quartus.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity iram_quartus
# -- Compiling architecture SYN of iram_quartus
# End time: 11:22:51 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:51 on Dec 09,2019
# vcom -reportprogress 300 ./../../memory/dmemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmemory
# -- Compiling architecture RTL of dmemory
# End time: 11:22:51 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:51 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/alu_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package alu_types
# -- Compiling package body alu_types
# -- Loading package alu_types
# End time: 11:22:51 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:51 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package alu_types
# -- Compiling entity ULA
# -- Compiling architecture RTL of ULA
# End time: 11:22:51 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:51 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/m/M_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package M_types
# -- Compiling package body M_types
# -- Loading package M_types
# End time: 11:22:51 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:51 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/m/M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package M_types
# -- Compiling entity M
# -- Compiling architecture RTL of M
# End time: 11:22:51 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:51 on Dec 09,2019
# vcom -reportprogress 300 ./../../decoder/decoder_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package decoder_types
# -- Compiling package body decoder_types
# -- Loading package decoder_types
# End time: 11:22:51 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:51 on Dec 09,2019
# vcom -reportprogress 300 ./../../decoder/iregister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Compiling entity iregister
# -- Compiling architecture RTL of iregister
# End time: 11:22:51 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:51 on Dec 09,2019
# vcom -reportprogress 300 ./../../decoder/decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package alu_types
# -- Loading package decoder_types
# -- Loading package M_types
# -- Compiling entity decoder
# -- Compiling architecture RTL of decoder
# End time: 11:22:51 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:51 on Dec 09,2019
# vcom -reportprogress 300 ./../../registers/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture RTL of register_file
# End time: 11:22:51 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:51 on Dec 09,2019
# vcom -reportprogress 300 ./../../core/core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Loading package alu_types
# -- Loading package M_types
# -- Compiling entity core
# -- Compiling architecture RTL of core
# -- Loading entity iregister
# -- Loading entity register_file
# -- Loading entity decoder
# -- Loading entity ULA
# -- Loading entity M
# End time: 11:22:51 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:51 on Dec 09,2019
# vcom -reportprogress 300 ./../../core/txt_util.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# End time: 11:22:51 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:51 on Dec 09,2019
# vcom -reportprogress 300 ./../../core/trace_debug.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Loading package txt_util
# -- Compiling entity trace_debug
# -- Compiling architecture RTL of trace_debug
# End time: 11:22:51 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:51 on Dec 09,2019
# vcom -reportprogress 300 ./sram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity sram
# -- Compiling architecture RTL of sram
# End time: 11:22:51 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:22:51 on Dec 09,2019
# vcom -reportprogress 300 ./testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Compiling entity coretestbench
# -- Compiling architecture RTL of coretestbench
# -- Loading package altera_mf_components
# -- Loading entity iram_quartus
# -- Loading entity dmemory
# -- Loading package std_logic_textio
# -- Loading entity sram
# -- Loading package alu_types
# -- Loading package M_types
# -- Loading entity core
# -- Loading package txt_util
# -- Loading entity trace_debug
# End time: 11:22:51 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:22:52 on Dec 09,2019, Elapsed time: 0:02:21
# Errors: 908, Warnings: 296
# vsim -t ns work.coretestbench 
# Start time: 11:22:52 on Dec 09,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decoder_types(body)
# Loading altera_mf.altera_mf_components
# Loading ieee.std_logic_textio(body)
# Loading work.alu_types(body)
# Loading work.m_types(body)
# Loading work.txt_util(body)
# Loading work.coretestbench(rtl)
# Loading work.iram_quartus(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.dmemory(rtl)
# Loading work.sram(rtl)
# Loading work.core(rtl)
# Loading work.iregister(rtl)
# Loading work.register_file(rtl)
# Loading work.decoder(rtl)
# Loading work.ula(rtl)
# Loading work.m(rtl)
# Loading work.trace_debug(rtl)
# ** Warning: (vsim-8684) No drivers exist on out port /coretestbench/myRiscv/decoder0/dmemory.bus_lag, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /coretestbench/myRiscv/dmemory.bus_lag.
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /coretestbench/myRiscv/memAddrTypeSBlock
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /coretestbench/myRiscv/memAddrTypeSBlock
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/myRiscv/alu_0
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/myRiscv/alu_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /coretestbench/myRiscv/alu_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Region: /coretestbench/myRiscv/memAddrTypeSBlock
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ns  Iteration: 2  Instance: /coretestbench
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /coretestbench/myRiscv/alu_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Region: /coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Region: /coretestbench/myRiscv/memAddrTypeSBlock
# ** Error: DIV, MOD, or REM by zero
#    Time: 500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 5500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 6500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 6500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 6500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 6500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 6500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 8500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 8500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 8500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 8500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 8500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 9500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 10500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 10500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 10500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 10500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 14500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 14500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 14500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 14500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 14500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 17500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 18500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 18500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 18500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 18500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 20500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 20500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 20500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 20500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 20500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 25500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 29500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 33500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 37500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 38500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 38500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 38500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 38500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 41500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 42500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 42500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 42500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 42500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 42500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 44500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 44500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 44500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 44500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 44500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 45500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 49500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 50500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 50500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 50500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 50500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 57500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 61500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 65500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 69500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 73500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 74500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 74500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 74500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 74500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 78500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 78500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 78500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 78500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 82500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 82500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 82500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 82500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 85500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 94500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 94500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 94500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 94500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 94500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 96500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 96500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 96500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 96500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 97500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 98500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 98500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 98500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 98500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 98500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 102500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 105500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 106500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 110500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 110500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 110500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 110500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 110500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 114500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 114500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 114500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 114500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 117500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 121500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 122500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 122500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 122500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 122500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 122500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 124500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 124500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 124500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 124500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 125500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 129500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 130500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 130500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 130500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 130500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 132500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 132500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 132500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 132500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 133500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 137500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 138500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 138500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 138500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 138500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 140500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 140500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 140500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 140500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 140500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 141500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 145500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 146500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 146500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 146500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 146500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 148500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 148500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 148500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 148500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 149500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 153500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 154500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 154500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 154500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 154500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 156500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 156500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 156500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 156500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 157500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 161500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 162500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 162500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 162500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 162500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 164500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 164500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 164500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 164500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 165500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 169500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 170500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 170500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 170500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 170500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 172500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 172500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 172500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 172500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 172500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 173500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 177500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 178500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 178500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 178500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 178500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 180500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 180500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 180500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 180500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 181500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 185500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 186500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 186500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 186500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 186500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 188500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 188500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 188500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 188500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 189500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 193500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 194500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 194500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 194500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 194500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 196500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 196500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 196500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 196500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 197500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 201500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 202500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 202500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 202500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 202500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 204500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 204500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 204500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 204500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 204500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 205500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 209500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 210500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 210500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 210500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 210500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 212500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 212500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 212500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 212500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 213500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 217500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 218500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 218500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 218500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 218500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 220500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 220500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 220500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 220500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 221500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 225500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 226500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 226500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 226500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 226500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 228500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 228500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 228500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 228500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 229500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 233500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 234500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 234500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 234500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 234500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 236500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 236500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 236500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 236500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 236500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 237500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 241500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 242500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 242500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 242500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 242500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 244500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 244500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 244500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 244500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 245500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 249500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 250500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 250500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 250500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 250500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 252500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 252500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 252500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 252500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 253500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 257500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 258500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 258500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 258500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 258500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 260500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 260500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 260500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 260500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 261500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 265500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 266500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 266500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 266500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 266500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 268500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 268500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 268500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 268500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 268500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 269500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 273500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 274500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 274500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 274500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 274500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 276500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 276500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 276500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 276500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 277500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 281500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 282500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 282500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 282500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 282500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 284500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 284500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 284500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 284500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 285500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 289500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 290500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 290500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 290500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 290500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 292500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 292500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 292500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 292500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 293500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 297500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 298500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 298500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 298500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 298500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 300500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 300500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 300500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 300500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 300500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 301500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 305500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 306500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 306500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 306500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 306500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 308500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 308500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 308500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 308500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 309500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 313500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 314500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 314500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 314500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 314500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 316500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 316500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 316500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 316500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 317500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 321500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 322500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 322500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 322500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 322500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 324500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 324500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 324500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 324500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 325500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 329500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 330500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 330500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 330500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 330500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 332500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 332500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 332500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 332500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 332500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 333500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 337500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 338500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 338500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 338500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 338500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 340500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 340500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 340500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 340500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 341500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 345500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 346500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 346500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 346500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 346500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 348500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 348500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 348500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 348500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 349500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 353500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 354500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 354500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 354500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 354500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 356500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 356500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 356500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 356500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 357500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 361500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 362500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 362500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 362500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 362500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 364500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 364500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 364500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 364500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 364500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 365500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 369500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 370500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 370500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 370500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 370500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 372500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 372500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 372500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 372500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 373500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 377500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 378500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 378500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 378500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 378500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 380500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 380500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 380500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 380500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 381500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 385500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 386500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 386500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 386500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 386500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 388500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 388500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 388500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 388500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 389500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 393500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 394500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 394500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 394500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 394500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 396500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 396500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 396500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 396500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 396500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 397500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 401500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 402500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 402500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 402500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 402500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 404500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 404500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 404500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 404500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 405500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 409500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 410500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 410500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 410500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 410500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 412500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 412500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 412500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 412500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 413500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 417500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 418500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 418500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 418500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 418500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 420500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 420500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 420500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 420500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 421500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 425500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 426500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 426500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 426500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 426500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 428500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 428500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 428500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 428500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 428500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 429500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 433500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 434500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 434500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 434500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 434500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 436500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 436500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 436500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 436500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 437500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 441500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 442500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 442500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 442500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 442500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 444500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 444500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 444500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 444500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 445500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 449500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 450500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 450500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 450500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 450500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 452500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 452500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 452500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 452500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 453500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 457500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 458500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 458500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 458500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 458500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 460500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 460500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 460500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 460500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 460500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 461500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 465500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 466500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 466500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 466500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 466500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 468500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 468500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 468500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 468500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 469500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 473500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 474500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 474500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 474500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 474500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 476500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 476500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 476500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 476500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 477500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 481500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 482500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 482500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 482500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 482500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 484500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 484500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 484500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 484500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 485500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 489500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 490500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 490500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 490500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 490500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 492500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 492500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 492500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 492500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 492500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 493500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 497500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 498500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 498500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 498500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 498500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 500500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 500500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 500500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 500500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 501500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 505500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 506500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 506500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 506500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 506500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 508500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 508500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 508500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 508500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 509500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 513500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 514500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 514500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 514500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 514500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 516500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 516500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 516500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 516500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 517500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 521500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 522500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 522500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 522500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 522500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 524500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 524500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 524500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 524500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 524500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 525500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 529500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 530500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 530500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 530500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 530500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 532500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 532500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 532500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 532500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 533500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 537500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 538500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 538500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 538500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 538500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 540500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 540500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 540500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 540500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 541500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 545500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 546500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 546500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 546500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 546500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 548500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 548500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 548500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 548500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 549500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 553500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 554500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 554500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 554500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 554500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 556500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 556500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 556500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 556500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 556500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 557500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 561500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 562500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 562500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 562500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 562500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 564500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 564500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 564500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 564500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 565500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 569500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 570500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 570500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 570500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 570500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 572500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 572500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 572500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 572500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 573500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 577500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 578500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 578500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 578500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 578500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 580500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 580500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 580500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 580500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 581500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 585500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 586500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 586500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 586500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 586500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 588500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 588500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 588500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 588500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 588500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 589500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 593500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 594500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 594500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 594500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 594500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 596500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 596500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 596500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 596500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 597500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 601500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 602500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 602500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 602500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 602500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 604500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 604500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 604500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 604500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 605500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 609500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 610500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 610500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 610500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 610500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 612500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 612500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 612500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 612500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 613500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 617500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 618500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 618500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 618500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 618500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 620500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 620500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 620500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 620500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 620500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 621500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 625500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 626500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 626500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 626500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 626500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 628500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 628500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 628500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 628500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 629500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 633500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 634500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 634500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 634500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 634500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 636500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 636500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 636500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 636500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 637500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 641500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 642500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 642500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 642500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 642500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 644500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 644500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 644500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 644500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 645500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 649500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 650500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 650500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 650500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 650500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 652500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 652500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 652500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 652500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 652500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 653500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 657500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 658500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 658500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 658500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 658500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 660500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 660500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 660500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 660500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 661500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 665500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 666500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 666500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 666500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 666500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 668500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 668500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 668500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 668500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 669500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 673500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 674500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 674500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 674500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 674500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 676500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 676500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 676500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 676500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 677500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 681500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 682500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 682500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 682500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 682500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 684500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 684500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 684500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 684500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 684500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 685500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 689500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 690500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 690500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 690500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 690500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 692500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 692500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 692500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 692500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 693500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 697500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 698500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 698500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 698500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 698500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 700500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 700500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 700500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 700500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 701500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 705500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 706500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 706500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 706500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 706500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 708500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 708500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 708500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 708500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 709500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 713500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 714500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 714500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 714500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 714500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 716500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 716500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 716500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 716500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 716500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 717500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 721500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 722500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 722500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 722500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 722500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 724500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 724500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 724500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 724500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 725500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 729500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 730500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 730500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 730500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 730500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 732500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 732500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 732500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 732500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 733500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 737500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 738500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 738500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 738500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 738500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 740500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 740500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 740500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 740500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 741500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 745500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 746500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 746500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 746500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 746500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 748500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 748500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 748500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 748500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 748500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 749500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 753500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 754500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 754500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 754500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 754500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 756500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 756500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 756500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 756500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 757500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 761500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 762500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 762500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 762500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 762500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 764500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 764500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 764500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 764500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 765500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 769500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 770500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 770500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 770500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 770500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 772500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 772500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 772500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 772500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 773500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 777500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 778500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 778500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 778500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 778500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 780500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 780500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 780500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 780500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 780500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 781500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 785500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 786500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 786500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 786500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 786500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 788500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 788500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 788500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 788500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 789500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 793500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 794500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 794500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 794500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 794500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 796500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 796500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 796500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 796500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 797500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 801500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 802500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 802500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 802500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 802500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 804500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 804500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 804500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 804500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 805500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 809500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 810500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 810500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 810500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 810500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 812500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 812500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 812500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 812500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 812500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 813500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 817500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 818500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 818500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 818500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 818500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 820500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 820500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 820500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 820500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 821500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 825500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 826500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 826500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 826500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 826500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 828500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 828500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 828500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 828500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 829500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 833500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 834500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 834500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 834500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 834500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 836500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 836500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 836500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 836500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 837500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 841500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 842500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 842500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 842500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 842500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 844500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 844500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 844500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 844500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 844500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 845500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 849500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 850500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 850500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 850500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 850500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 852500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 852500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 852500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 852500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 853500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 857500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 858500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 858500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 858500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 858500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 860500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 860500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 860500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 860500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 861500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 865500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 866500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 866500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 866500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 866500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 868500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 868500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 868500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 868500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 869500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 873500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 874500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 874500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 874500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 874500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 876500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 876500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 876500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 876500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 876500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 877500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 881500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 882500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 882500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 882500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 882500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 884500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 884500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 884500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 884500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 885500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 889500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 890500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 890500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 890500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 890500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 892500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 892500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 892500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 892500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 893500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 897500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 898500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 898500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 898500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 898500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 900500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 900500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 900500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 900500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 901500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 905500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 906500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 906500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 906500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 906500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 908500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 908500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 908500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 908500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 908500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 909500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 913500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 914500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 914500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 914500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 914500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 916500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 916500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 916500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 916500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 917500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 921500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 922500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 922500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 922500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 922500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 924500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 924500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 924500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 924500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 925500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 929500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 930500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 930500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 930500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 930500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 932500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 932500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 932500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 932500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 933500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 937500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 938500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 938500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 938500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 938500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 940500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 940500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 940500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 940500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 940500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 941500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 945500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 946500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 946500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 946500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 946500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 948500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 948500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 948500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 948500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 949500 ns  Iteration: 4  Instance: /coretestbench
do testbench.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:49 on Dec 09,2019
# vcom -reportprogress 300 ./../../memory/iram_quartus.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity iram_quartus
# -- Compiling architecture SYN of iram_quartus
# End time: 11:25:49 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:49 on Dec 09,2019
# vcom -reportprogress 300 ./../../memory/dmemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmemory
# -- Compiling architecture RTL of dmemory
# End time: 11:25:49 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:49 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/alu_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package alu_types
# -- Compiling package body alu_types
# -- Loading package alu_types
# End time: 11:25:49 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:49 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package alu_types
# -- Compiling entity ULA
# -- Compiling architecture RTL of ULA
# End time: 11:25:49 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:49 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/m/M_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package M_types
# -- Compiling package body M_types
# -- Loading package M_types
# End time: 11:25:49 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:49 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/m/M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package M_types
# -- Compiling entity M
# -- Compiling architecture RTL of M
# End time: 11:25:49 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:49 on Dec 09,2019
# vcom -reportprogress 300 ./../../decoder/decoder_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package decoder_types
# -- Compiling package body decoder_types
# -- Loading package decoder_types
# End time: 11:25:49 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:49 on Dec 09,2019
# vcom -reportprogress 300 ./../../decoder/iregister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Compiling entity iregister
# -- Compiling architecture RTL of iregister
# End time: 11:25:49 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:49 on Dec 09,2019
# vcom -reportprogress 300 ./../../decoder/decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package alu_types
# -- Loading package decoder_types
# -- Loading package M_types
# -- Compiling entity decoder
# -- Compiling architecture RTL of decoder
# End time: 11:25:49 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:49 on Dec 09,2019
# vcom -reportprogress 300 ./../../registers/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture RTL of register_file
# End time: 11:25:50 on Dec 09,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:50 on Dec 09,2019
# vcom -reportprogress 300 ./../../core/core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Loading package alu_types
# -- Loading package M_types
# -- Compiling entity core
# -- Compiling architecture RTL of core
# -- Loading entity iregister
# -- Loading entity register_file
# -- Loading entity decoder
# -- Loading entity ULA
# -- Loading entity M
# End time: 11:25:50 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:50 on Dec 09,2019
# vcom -reportprogress 300 ./../../core/txt_util.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# End time: 11:25:50 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:50 on Dec 09,2019
# vcom -reportprogress 300 ./../../core/trace_debug.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Loading package txt_util
# -- Compiling entity trace_debug
# -- Compiling architecture RTL of trace_debug
# End time: 11:25:50 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:50 on Dec 09,2019
# vcom -reportprogress 300 ./sram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity sram
# -- Compiling architecture RTL of sram
# End time: 11:25:50 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:25:50 on Dec 09,2019
# vcom -reportprogress 300 ./testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Compiling entity coretestbench
# -- Compiling architecture RTL of coretestbench
# -- Loading package altera_mf_components
# -- Loading entity iram_quartus
# -- Loading entity dmemory
# -- Loading package std_logic_textio
# -- Loading entity sram
# -- Loading package alu_types
# -- Loading package M_types
# -- Loading entity core
# -- Loading package txt_util
# -- Loading entity trace_debug
# End time: 11:25:50 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:25:51 on Dec 09,2019, Elapsed time: 0:02:59
# Errors: 908, Warnings: 296
# vsim -t ns work.coretestbench 
# Start time: 11:25:51 on Dec 09,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decoder_types(body)
# Loading altera_mf.altera_mf_components
# Loading ieee.std_logic_textio(body)
# Loading work.alu_types(body)
# Loading work.m_types(body)
# Loading work.txt_util(body)
# Loading work.coretestbench(rtl)
# Loading work.iram_quartus(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.dmemory(rtl)
# Loading work.sram(rtl)
# Loading work.core(rtl)
# Loading work.iregister(rtl)
# Loading work.register_file(rtl)
# Loading work.decoder(rtl)
# Loading work.ula(rtl)
# Loading work.m(rtl)
# Loading work.trace_debug(rtl)
# ** Warning: (vsim-8684) No drivers exist on out port /coretestbench/myRiscv/decoder0/dmemory.bus_lag, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /coretestbench/myRiscv/dmemory.bus_lag.
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /coretestbench/myRiscv/memAddrTypeSBlock
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /coretestbench/myRiscv/memAddrTypeSBlock
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/myRiscv/alu_0
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/myRiscv/alu_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /coretestbench/myRiscv/alu_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Region: /coretestbench/myRiscv/memAddrTypeSBlock
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ns  Iteration: 2  Instance: /coretestbench
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /coretestbench/myRiscv/alu_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Region: /coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Region: /coretestbench/myRiscv/memAddrTypeSBlock
# ** Error: DIV, MOD, or REM by zero
#    Time: 500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 5500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 6500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 6500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 6500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 6500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 6500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 8500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 8500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 8500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 8500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 8500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 9500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 10500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 10500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 10500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 10500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 14500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 14500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 14500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 14500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 14500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 17500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 18500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 18500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 18500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 18500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 20500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 20500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 20500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 20500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 20500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 25500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 29500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 33500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 37500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 38500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 38500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 38500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 38500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 41500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 42500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 42500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 42500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 42500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 42500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 44500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 44500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 44500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 44500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 44500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 45500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 49500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 50500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 50500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 50500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 50500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 57500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 61500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 65500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 69500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 73500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 74500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 74500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 74500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 74500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 78500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 78500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 78500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 78500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 82500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 82500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 82500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 82500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 85500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 94500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 94500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 94500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 94500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 94500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 96500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 96500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 96500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 96500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 97500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 98500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 98500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 98500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 98500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 98500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 102500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 105500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 106500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 110500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 110500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 110500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 110500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 110500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 114500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 114500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 114500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 114500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 117500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 121500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 122500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 122500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 122500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 122500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 122500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 124500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 124500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 124500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 124500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 125500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 129500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 130500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 130500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 130500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 130500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 132500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 132500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 132500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 132500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 133500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 137500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 138500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 138500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 138500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 138500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 140500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 140500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 140500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 140500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 140500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 141500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 145500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 146500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 146500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 146500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 146500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 148500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 148500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 148500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 148500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 149500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 153500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 154500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 154500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 154500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 154500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 156500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 156500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 156500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 156500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 157500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 161500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 162500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 162500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 162500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 162500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 164500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 164500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 164500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 164500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 165500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 169500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 170500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 170500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 170500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 170500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 172500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 172500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 172500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 172500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 172500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 173500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 177500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 178500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 178500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 178500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 178500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 180500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 180500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 180500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 180500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 181500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 185500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 186500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 186500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 186500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 186500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 188500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 188500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 188500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 188500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 189500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 193500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 194500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 194500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 194500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 194500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 196500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 196500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 196500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 196500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 197500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 201500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 202500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 202500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 202500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 202500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 204500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 204500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 204500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 204500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 204500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 205500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 209500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 210500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 210500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 210500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 210500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 212500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 212500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 212500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 212500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 213500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 217500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 218500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 218500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 218500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 218500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 220500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 220500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 220500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 220500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 221500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 225500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 226500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 226500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 226500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 226500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 228500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 228500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 228500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 228500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 229500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 233500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 234500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 234500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 234500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 234500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 236500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 236500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 236500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 236500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 236500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 237500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 241500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 242500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 242500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 242500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 242500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 244500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 244500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 244500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 244500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 245500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 249500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 250500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 250500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 250500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 250500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 252500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 252500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 252500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 252500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 253500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 257500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 258500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 258500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 258500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 258500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 260500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 260500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 260500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 260500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 261500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 265500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 266500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 266500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 266500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 266500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 268500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 268500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 268500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 268500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 268500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 269500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 273500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 274500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 274500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 274500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 274500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 276500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 276500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 276500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 276500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 277500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 281500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 282500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 282500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 282500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 282500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 284500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 284500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 284500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 284500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 285500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 289500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 290500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 290500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 290500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 290500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 292500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 292500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 292500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 292500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 293500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 297500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 298500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 298500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 298500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 298500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 300500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 300500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 300500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 300500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 300500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 301500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 305500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 306500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 306500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 306500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 306500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 308500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 308500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 308500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 308500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 309500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 313500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 314500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 314500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 314500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 314500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 316500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 316500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 316500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 316500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 317500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 321500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 322500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 322500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 322500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 322500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 324500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 324500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 324500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 324500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 325500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 329500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 330500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 330500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 330500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 330500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 332500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 332500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 332500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 332500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 332500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 333500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 337500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 338500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 338500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 338500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 338500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 340500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 340500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 340500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 340500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 341500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 345500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 346500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 346500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 346500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 346500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 348500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 348500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 348500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 348500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 349500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 353500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 354500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 354500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 354500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 354500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 356500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 356500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 356500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 356500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 357500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 361500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 362500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 362500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 362500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 362500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 364500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 364500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 364500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 364500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 364500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 365500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 369500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 370500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 370500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 370500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 370500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 372500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 372500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 372500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 372500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 373500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 377500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 378500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 378500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 378500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 378500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 380500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 380500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 380500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 380500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 381500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 385500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 386500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 386500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 386500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 386500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 388500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 388500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 388500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 388500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 389500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 393500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 394500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 394500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 394500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 394500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 396500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 396500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 396500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 396500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 396500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 397500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 401500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 402500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 402500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 402500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 402500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 404500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 404500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 404500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 404500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 405500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 409500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 410500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 410500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 410500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 410500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 412500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 412500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 412500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 412500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 413500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 417500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 418500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 418500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 418500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 418500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 420500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 420500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 420500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 420500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 421500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 425500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 426500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 426500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 426500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 426500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 428500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 428500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 428500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 428500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 428500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 429500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 433500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 434500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 434500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 434500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 434500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 436500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 436500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 436500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 436500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 437500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 441500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 442500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 442500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 442500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 442500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 444500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 444500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 444500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 444500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 445500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 449500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 450500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 450500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 450500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 450500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 452500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 452500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 452500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 452500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 453500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 457500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 458500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 458500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 458500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 458500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 460500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 460500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 460500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 460500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 460500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 461500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 465500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 466500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 466500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 466500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 466500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 468500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 468500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 468500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 468500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 469500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 473500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 474500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 474500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 474500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 474500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 476500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 476500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 476500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 476500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 477500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 481500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 482500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 482500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 482500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 482500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 484500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 484500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 484500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 484500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 485500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 489500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 490500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 490500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 490500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 490500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 492500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 492500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 492500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 492500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 492500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 493500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 497500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 498500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 498500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 498500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 498500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 500500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 500500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 500500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 500500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 501500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 505500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 506500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 506500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 506500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 506500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 508500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 508500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 508500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 508500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 509500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 513500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 514500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 514500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 514500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 514500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 516500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 516500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 516500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 516500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 517500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 521500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 522500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 522500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 522500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 522500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 524500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 524500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 524500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 524500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 524500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 525500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 529500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 530500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 530500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 530500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 530500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 532500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 532500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 532500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 532500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 533500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 537500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 538500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 538500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 538500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 538500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 540500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 540500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 540500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 540500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 541500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 545500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 546500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 546500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 546500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 546500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 548500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 548500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 548500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 548500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 549500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 553500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 554500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 554500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 554500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 554500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 556500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 556500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 556500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 556500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 556500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 557500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 561500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 562500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 562500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 562500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 562500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 564500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 564500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 564500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 564500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 565500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 569500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 570500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 570500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 570500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 570500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 572500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 572500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 572500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 572500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 573500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 577500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 578500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 578500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 578500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 578500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 580500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 580500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 580500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 580500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 581500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 585500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 586500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 586500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 586500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 586500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 588500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 588500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 588500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 588500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 588500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 589500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 593500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 594500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 594500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 594500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 594500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 596500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 596500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 596500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 596500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 597500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 601500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 602500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 602500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 602500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 602500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 604500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 604500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 604500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 604500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 605500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 609500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 610500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 610500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 610500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 610500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 612500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 612500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 612500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 612500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 613500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 617500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 618500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 618500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 618500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 618500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 620500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 620500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 620500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 620500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 620500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 621500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 625500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 626500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 626500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 626500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 626500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 628500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 628500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 628500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 628500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 629500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 633500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 634500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 634500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 634500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 634500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 636500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 636500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 636500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 636500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 637500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 641500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 642500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 642500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 642500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 642500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 644500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 644500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 644500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 644500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 645500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 649500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 650500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 650500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 650500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 650500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 652500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 652500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 652500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 652500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 652500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 653500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 657500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 658500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 658500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 658500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 658500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 660500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 660500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 660500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 660500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 661500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 665500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 666500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 666500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 666500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 666500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 668500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 668500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 668500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 668500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 669500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 673500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 674500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 674500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 674500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 674500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 676500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 676500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 676500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 676500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 677500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 681500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 682500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 682500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 682500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 682500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 684500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 684500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 684500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 684500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 684500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 685500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 689500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 690500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 690500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 690500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 690500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 692500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 692500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 692500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 692500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 693500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 697500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 698500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 698500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 698500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 698500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 700500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 700500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 700500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 700500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 701500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 705500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 706500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 706500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 706500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 706500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 708500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 708500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 708500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 708500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 709500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 713500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 714500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 714500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 714500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 714500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 716500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 716500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 716500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 716500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 716500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 717500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 721500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 722500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 722500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 722500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 722500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 724500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 724500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 724500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 724500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 725500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 729500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 730500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 730500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 730500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 730500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 732500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 732500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 732500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 732500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 733500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 737500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 738500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 738500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 738500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 738500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 740500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 740500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 740500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 740500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 741500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 745500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 746500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 746500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 746500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 746500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 748500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 748500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 748500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 748500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 748500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 749500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 753500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 754500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 754500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 754500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 754500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 756500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 756500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 756500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 756500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 757500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 761500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 762500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 762500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 762500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 762500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 764500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 764500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 764500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 764500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 765500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 769500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 770500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 770500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 770500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 770500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 772500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 772500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 772500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 772500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 773500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 777500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 778500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 778500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 778500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 778500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 780500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 780500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 780500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 780500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 780500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 781500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 785500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 786500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 786500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 786500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 786500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 788500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 788500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 788500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 788500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 789500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 793500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 794500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 794500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 794500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 794500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 796500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 796500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 796500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 796500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 797500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 801500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 802500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 802500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 802500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 802500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 804500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 804500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 804500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 804500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 805500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 809500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 810500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 810500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 810500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 810500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 812500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 812500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 812500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 812500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 812500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 813500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 817500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 818500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 818500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 818500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 818500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 820500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 820500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 820500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 820500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 821500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 825500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 826500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 826500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 826500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 826500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 828500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 828500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 828500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 828500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 829500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 833500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 834500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 834500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 834500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 834500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 836500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 836500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 836500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 836500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 837500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 841500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 842500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 842500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 842500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 842500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 844500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 844500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 844500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 844500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 844500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 845500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 849500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 850500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 850500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 850500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 850500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 852500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 852500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 852500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 852500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 853500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 857500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 858500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 858500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 858500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 858500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 860500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 860500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 860500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 860500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 861500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 865500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 866500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 866500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 866500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 866500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 868500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 868500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 868500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 868500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 869500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 873500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 874500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 874500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 874500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 874500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 876500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 876500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 876500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 876500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 876500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 877500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 881500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 882500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 882500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 882500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 882500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 884500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 884500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 884500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 884500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 885500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 889500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 890500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 890500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 890500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 890500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 892500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 892500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 892500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 892500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 893500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 897500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 898500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 898500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 898500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 898500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 900500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 900500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 900500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 900500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 901500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 905500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 906500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 906500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 906500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 906500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 908500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 908500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 908500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 908500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 908500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 909500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 913500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 914500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 914500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 914500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 914500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 916500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 916500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 916500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 916500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 917500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 921500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 922500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 922500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 922500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 922500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 924500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 924500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 924500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 924500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 925500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 929500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 930500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 930500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 930500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 930500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 932500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 932500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 932500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 932500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 933500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 937500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 938500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 938500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 938500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 938500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 940500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 940500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 940500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 940500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 940500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 941500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 945500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 946500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 946500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 946500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 946500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 948500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 948500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 948500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 948500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 949500 ns  Iteration: 4  Instance: /coretestbench
do testbench.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:26:51 on Dec 09,2019
# vcom -reportprogress 300 ./../../memory/iram_quartus.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity iram_quartus
# -- Compiling architecture SYN of iram_quartus
# End time: 11:26:51 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:26:51 on Dec 09,2019
# vcom -reportprogress 300 ./../../memory/dmemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmemory
# -- Compiling architecture RTL of dmemory
# End time: 11:26:51 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:26:51 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/alu_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package alu_types
# -- Compiling package body alu_types
# -- Loading package alu_types
# End time: 11:26:51 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:26:51 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package alu_types
# -- Compiling entity ULA
# -- Compiling architecture RTL of ULA
# End time: 11:26:51 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:26:51 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/m/M_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package M_types
# -- Compiling package body M_types
# -- Loading package M_types
# End time: 11:26:51 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:26:51 on Dec 09,2019
# vcom -reportprogress 300 ./../../alu/m/M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package M_types
# -- Compiling entity M
# -- Compiling architecture RTL of M
# End time: 11:26:51 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:26:51 on Dec 09,2019
# vcom -reportprogress 300 ./../../decoder/decoder_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package decoder_types
# -- Compiling package body decoder_types
# -- Loading package decoder_types
# End time: 11:26:51 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:26:51 on Dec 09,2019
# vcom -reportprogress 300 ./../../decoder/iregister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Compiling entity iregister
# -- Compiling architecture RTL of iregister
# End time: 11:26:51 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:26:51 on Dec 09,2019
# vcom -reportprogress 300 ./../../decoder/decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package alu_types
# -- Loading package decoder_types
# -- Loading package M_types
# -- Compiling entity decoder
# -- Compiling architecture RTL of decoder
# End time: 11:26:51 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:26:51 on Dec 09,2019
# vcom -reportprogress 300 ./../../registers/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture RTL of register_file
# End time: 11:26:51 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:26:51 on Dec 09,2019
# vcom -reportprogress 300 ./../../core/core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Loading package alu_types
# -- Loading package M_types
# -- Compiling entity core
# -- Compiling architecture RTL of core
# -- Loading entity iregister
# -- Loading entity register_file
# -- Loading entity decoder
# -- Loading entity ULA
# -- Loading entity M
# End time: 11:26:51 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:26:51 on Dec 09,2019
# vcom -reportprogress 300 ./../../core/txt_util.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# End time: 11:26:51 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:26:51 on Dec 09,2019
# vcom -reportprogress 300 ./../../core/trace_debug.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Loading package txt_util
# -- Compiling entity trace_debug
# -- Compiling architecture RTL of trace_debug
# End time: 11:26:51 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:26:51 on Dec 09,2019
# vcom -reportprogress 300 ./sram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity sram
# -- Compiling architecture RTL of sram
# End time: 11:26:51 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:26:51 on Dec 09,2019
# vcom -reportprogress 300 ./testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Compiling entity coretestbench
# -- Compiling architecture RTL of coretestbench
# -- Loading package altera_mf_components
# -- Loading entity iram_quartus
# -- Loading entity dmemory
# -- Loading package std_logic_textio
# -- Loading entity sram
# -- Loading package alu_types
# -- Loading package M_types
# -- Loading entity core
# -- Loading package txt_util
# -- Loading entity trace_debug
# End time: 11:26:51 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:26:52 on Dec 09,2019, Elapsed time: 0:01:01
# Errors: 908, Warnings: 296
# vsim -t ns work.coretestbench 
# Start time: 11:26:52 on Dec 09,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decoder_types(body)
# Loading altera_mf.altera_mf_components
# Loading ieee.std_logic_textio(body)
# Loading work.alu_types(body)
# Loading work.m_types(body)
# Loading work.txt_util(body)
# Loading work.coretestbench(rtl)
# Loading work.iram_quartus(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.dmemory(rtl)
# Loading work.sram(rtl)
# Loading work.core(rtl)
# Loading work.iregister(rtl)
# Loading work.register_file(rtl)
# Loading work.decoder(rtl)
# Loading work.ula(rtl)
# Loading work.m(rtl)
# Loading work.trace_debug(rtl)
# ** Warning: (vsim-8684) No drivers exist on out port /coretestbench/myRiscv/decoder0/dmemory.bus_lag, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /coretestbench/myRiscv/dmemory.bus_lag.
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /coretestbench/myRiscv/memAddrTypeSBlock
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /coretestbench/myRiscv/memAddrTypeSBlock
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/myRiscv/alu_0
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /coretestbench/myRiscv/alu_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /coretestbench/myRiscv/alu_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Region: /coretestbench/myRiscv/memAddrTypeSBlock
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 0 ns  Iteration: 2  Instance: /coretestbench
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /coretestbench/myRiscv/alu_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Region: /coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Region: /coretestbench/myRiscv/memAddrTypeSBlock
# ** Error: DIV, MOD, or REM by zero
#    Time: 500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 5500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 6500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 6500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 6500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 6500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 6500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 8500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 8500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 8500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 8500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 8500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 9500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 10500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 10500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 10500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 10500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 14500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 14500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 14500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 14500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 14500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 17500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 18500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 18500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 18500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 18500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 18500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 20500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 20500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 20500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 20500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 20500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 21500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 25500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 29500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 33500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 37500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 38500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 38500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 38500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 38500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 41500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 42500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 42500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 42500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 42500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 42500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 44500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 44500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 44500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 44500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 44500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 45500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 49500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 50500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 50500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 50500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 50500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 53500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 57500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 61500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 65500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 69500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 73500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 74500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 74500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 74500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 74500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 78500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 78500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 78500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 78500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 78500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 81500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 82500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 82500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 82500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 82500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 85500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 94500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 94500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 94500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 94500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 94500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 96500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 96500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 96500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 96500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 96500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 97500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 98500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 98500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 98500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 98500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 98500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 102500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 105500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 106500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 110500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 110500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 110500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 110500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 110500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 113500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 114500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 114500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 114500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 114500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 117500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 121500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 122500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 122500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 122500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 122500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 122500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 124500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 124500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 124500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 124500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 125500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 129500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 130500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 130500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 130500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 130500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 132500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 132500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 132500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 132500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 133500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 137500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 138500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 138500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 138500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 138500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 140500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 140500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 140500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 140500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 140500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 141500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 145500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 146500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 146500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 146500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 146500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 148500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 148500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 148500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 148500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 149500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 153500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 154500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 154500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 154500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 154500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 156500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 156500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 156500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 156500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 157500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 161500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 162500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 162500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 162500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 162500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 164500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 164500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 164500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 164500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 165500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 169500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 170500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 170500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 170500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 170500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 172500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 172500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 172500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 172500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 172500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 173500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 177500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 178500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 178500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 178500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 178500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 180500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 180500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 180500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 180500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 181500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 185500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 186500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 186500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 186500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 186500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 188500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 188500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 188500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 188500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 189500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 193500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 194500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 194500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 194500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 194500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 196500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 196500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 196500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 196500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 197500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 201500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 202500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 202500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 202500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 202500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 204500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 204500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 204500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 204500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 204500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 205500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 209500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 210500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 210500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 210500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 210500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 212500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 212500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 212500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 212500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 213500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 217500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 218500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 218500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 218500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 218500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 220500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 220500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 220500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 220500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 221500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 225500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 226500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 226500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 226500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 226500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 228500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 228500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 228500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 228500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 229500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 233500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 234500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 234500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 234500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 234500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 236500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 236500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 236500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 236500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 236500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 237500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 241500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 242500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 242500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 242500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 242500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 244500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 244500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 244500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 244500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 245500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 249500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 250500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 250500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 250500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 250500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 252500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 252500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 252500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 252500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 253500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 257500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 258500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 258500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 258500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 258500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 260500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 260500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 260500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 260500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 261500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 265500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 266500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 266500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 266500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 266500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 268500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 268500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 268500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 268500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 268500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 269500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 273500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 274500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 274500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 274500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 274500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 276500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 276500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 276500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 276500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 277500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 281500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 282500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 282500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 282500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 282500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 284500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 284500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 284500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 284500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 285500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 289500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 290500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 290500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 290500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 290500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 292500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 292500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 292500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 292500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 293500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 297500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 298500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 298500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 298500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 298500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 300500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 300500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 300500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 300500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 300500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 301500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 305500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 306500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 306500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 306500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 306500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 308500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 308500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 308500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 308500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 309500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 313500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 314500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 314500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 314500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 314500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 316500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 316500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 316500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 316500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 317500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 321500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 322500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 322500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 322500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 322500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 324500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 324500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 324500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 324500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 325500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 329500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 330500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 330500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 330500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 330500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 332500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 332500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 332500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 332500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 332500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 333500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 337500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 338500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 338500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 338500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 338500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 340500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 340500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 340500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 340500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 341500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 345500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 346500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 346500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 346500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 346500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 348500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 348500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 348500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 348500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 349500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 353500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 354500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 354500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 354500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 354500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 356500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 356500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 356500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 356500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 357500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 361500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 362500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 362500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 362500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 362500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 364500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 364500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 364500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 364500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 364500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 365500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 369500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 370500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 370500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 370500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 370500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 372500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 372500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 372500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 372500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 373500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 377500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 378500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 378500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 378500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 378500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 380500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 380500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 380500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 380500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 381500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 385500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 386500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 386500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 386500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 386500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 388500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 388500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 388500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 388500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 389500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 393500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 394500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 394500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 394500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 394500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 396500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 396500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 396500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 396500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 396500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 397500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 401500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 402500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 402500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 402500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 402500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 404500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 404500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 404500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 404500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 405500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 409500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 410500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 410500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 410500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 410500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 412500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 412500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 412500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 412500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 413500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 417500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 418500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 418500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 418500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 418500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 420500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 420500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 420500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 420500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 421500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 425500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 426500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 426500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 426500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 426500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 428500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 428500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 428500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 428500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 428500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 429500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 433500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 434500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 434500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 434500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 434500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 436500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 436500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 436500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 436500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 437500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 441500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 442500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 442500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 442500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 442500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 444500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 444500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 444500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 444500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 445500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 449500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 450500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 450500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 450500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 450500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 452500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 452500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 452500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 452500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 453500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 457500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 458500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 458500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 458500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 458500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 460500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 460500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 460500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 460500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 460500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 461500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 465500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 466500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 466500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 466500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 466500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 468500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 468500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 468500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 468500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 469500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 473500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 474500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 474500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 474500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 474500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 476500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 476500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 476500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 476500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 477500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 481500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 482500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 482500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 482500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 482500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 484500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 484500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 484500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 484500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 485500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 489500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 490500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 490500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 490500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 490500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 492500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 492500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 492500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 492500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 492500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 493500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 497500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 498500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 498500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 498500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 498500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 500500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 500500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 500500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 500500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 501500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 505500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 506500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 506500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 506500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 506500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 508500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 508500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 508500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 508500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 509500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 513500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 514500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 514500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 514500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 514500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 516500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 516500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 516500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 516500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 517500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 521500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 522500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 522500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 522500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 522500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 524500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 524500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 524500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 524500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 524500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 525500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 529500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 530500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 530500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 530500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 530500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 532500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 532500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 532500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 532500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 533500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 537500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 538500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 538500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 538500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 538500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 540500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 540500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 540500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 540500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 541500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 545500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 546500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 546500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 546500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 546500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 548500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 548500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 548500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 548500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 549500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 553500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 554500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 554500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 554500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 554500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 556500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 556500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 556500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 556500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 556500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 557500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 561500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 562500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 562500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 562500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 562500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 564500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 564500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 564500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 564500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 565500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 569500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 570500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 570500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 570500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 570500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 572500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 572500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 572500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 572500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 573500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 577500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 578500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 578500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 578500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 578500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 580500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 580500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 580500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 580500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 581500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 585500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 586500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 586500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 586500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 586500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 588500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 588500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 588500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 588500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 588500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 589500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 593500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 594500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 594500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 594500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 594500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 596500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 596500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 596500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 596500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 597500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 601500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 602500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 602500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 602500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 602500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 604500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 604500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 604500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 604500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 605500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 609500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 610500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 610500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 610500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 610500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 612500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 612500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 612500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 612500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 613500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 617500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 618500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 618500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 618500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 618500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 620500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 620500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 620500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 620500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 620500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 621500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 625500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 626500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 626500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 626500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 626500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 628500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 628500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 628500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 628500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 629500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 633500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 634500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 634500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 634500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 634500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 636500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 636500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 636500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 636500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 637500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 641500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 642500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 642500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 642500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 642500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 644500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 644500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 644500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 644500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 645500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 649500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 650500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 650500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 650500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 650500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 652500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 652500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 652500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 652500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 652500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 653500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 657500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 658500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 658500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 658500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 658500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 660500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 660500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 660500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 660500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 661500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 665500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 666500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 666500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 666500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 666500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 668500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 668500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 668500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 668500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 669500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 673500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 674500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 674500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 674500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 674500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 676500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 676500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 676500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 676500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 677500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 681500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 682500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 682500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 682500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 682500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 684500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 684500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 684500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 684500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 684500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 685500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 689500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 690500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 690500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 690500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 690500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 692500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 692500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 692500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 692500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 693500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 697500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 698500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 698500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 698500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 698500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 700500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 700500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 700500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 700500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 701500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 705500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 706500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 706500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 706500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 706500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 708500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 708500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 708500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 708500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 709500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 713500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 714500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 714500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 714500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 714500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 716500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 716500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 716500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 716500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 716500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 717500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 721500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 722500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 722500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 722500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 722500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 724500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 724500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 724500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 724500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 725500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 729500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 730500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 730500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 730500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 730500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 732500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 732500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 732500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 732500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 733500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 737500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 738500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 738500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 738500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 738500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 740500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 740500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 740500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 740500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 741500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 745500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 746500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 746500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 746500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 746500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 748500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 748500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 748500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 748500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 748500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 749500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 753500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 754500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 754500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 754500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 754500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 756500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 756500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 756500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 756500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 757500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 761500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 762500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 762500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 762500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 762500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 764500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 764500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 764500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 764500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 765500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 769500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 770500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 770500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 770500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 770500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 772500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 772500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 772500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 772500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 773500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 777500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 778500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 778500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 778500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 778500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 780500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 780500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 780500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 780500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 780500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 781500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 785500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 786500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 786500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 786500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 786500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 788500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 788500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 788500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 788500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 789500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 793500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 794500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 794500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 794500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 794500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 796500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 796500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 796500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 796500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 797500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 801500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 802500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 802500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 802500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 802500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 804500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 804500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 804500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 804500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 805500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 809500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 810500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 810500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 810500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 810500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 812500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 812500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 812500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 812500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 812500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 813500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 817500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 818500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 818500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 818500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 818500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 820500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 820500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 820500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 820500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 821500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 825500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 826500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 826500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 826500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 826500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 828500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 828500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 828500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 828500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 829500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 833500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 834500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 834500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 834500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 834500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 836500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 836500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 836500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 836500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 837500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 841500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 842500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 842500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 842500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 842500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 844500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 844500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 844500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 844500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 844500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 845500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 849500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 850500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 850500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 850500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 850500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 852500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 852500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 852500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 852500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 853500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 857500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 858500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 858500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 858500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 858500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 860500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 860500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 860500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 860500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 861500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 865500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 866500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 866500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 866500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 866500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 868500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 868500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 868500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 868500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 869500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 873500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 874500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 874500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 874500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 874500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 876500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 876500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 876500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 876500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 876500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 877500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 881500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 882500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 882500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 882500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 882500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 884500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 884500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 884500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 884500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 885500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 889500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 890500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 890500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 890500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 890500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 892500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 892500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 892500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 892500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 893500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 897500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 898500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 898500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 898500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 898500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 900500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 900500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 900500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 900500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 901500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 905500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 906500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 906500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 906500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 906500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 908500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 908500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 908500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 908500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 908500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 909500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 913500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 914500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 914500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 914500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 914500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 916500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 916500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 916500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 916500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 917500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 921500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 922500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 922500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 922500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 922500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 924500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 924500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 924500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 924500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 925500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 929500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 930500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 930500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 930500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 930500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 932500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 932500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 932500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 932500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 933500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 937500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 938500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 938500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 938500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 938500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 940500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 940500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 940500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 940500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 940500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 941500 ns  Iteration: 4  Instance: /coretestbench
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 945500 ns  Iteration: 4  Instance: /coretestbench
# ** Error: DIV, MOD, or REM by zero
#    Time: 946500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 946500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 946500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 946500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 948500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 948500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 948500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Error: DIV, MOD, or REM by zero
#    Time: 948500 ns  Iteration: 3  Instance: /coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 949500 ns  Iteration: 4  Instance: /coretestbench
