<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="AlarmClock.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="AlarmClock.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="AlarmClock.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="AlarmClock.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="AlarmClock.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AlarmClock.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="AlarmClock.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="AlarmClock.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="AlarmClock.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="AlarmClock_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="AlarmClock_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AlarmClock_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AlarmClock_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Digital_Clock.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Digital_Clock.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Digital_Clock.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Digital_Clock.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Digital_Clock.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Digital_Clock.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Digital_Clock.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Digital_Clock.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Digital_Clock.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Digital_Clock.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Digital_Clock.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Digital_Clock.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Digital_Clock.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Digital_Clock.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Digital_Clock.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Digital_Clock.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Digital_Clock.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Digital_Clock.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Digital_Clock.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Digital_Clock_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Digital_Clock_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Digital_Clock_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Digital_Clock_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Digital_Clock_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Digital_Clock_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Digital_Clock_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Digital_Clock_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Digital_Clock_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Digital_Clock_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Digital_Clock_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Digital_Clock_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Digital_Clock_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Digital_Clock_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Digital_Clock_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1656026155" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1656026155">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656026265" xil_pn:in_ck="6389830067059140566" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1656026265">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Alarm.vhd"/>
      <outfile xil_pn:name="AlarmClock.vhd"/>
      <outfile xil_pn:name="Clock.vhd"/>
      <outfile xil_pn:name="Clock_TB.vhd"/>
      <outfile xil_pn:name="Controller.vhd"/>
      <outfile xil_pn:name="NumberDisplay.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1656026265" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4776590737754358505" xil_pn:start_ts="1656026265">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656026265" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7673670535486850609" xil_pn:start_ts="1656026265">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656026155" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2769208575514167924" xil_pn:start_ts="1656026155">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656026265" xil_pn:in_ck="6389830067059140566" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1656026265">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Alarm.vhd"/>
      <outfile xil_pn:name="AlarmClock.vhd"/>
      <outfile xil_pn:name="Clock.vhd"/>
      <outfile xil_pn:name="Clock_TB.vhd"/>
      <outfile xil_pn:name="Controller.vhd"/>
      <outfile xil_pn:name="NumberDisplay.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1656026275" xil_pn:in_ck="6389830067059140566" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="8043888841257550281" xil_pn:start_ts="1656026265">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656013017" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1656013017">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656017363" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1514943977131461252" xil_pn:start_ts="1656017363">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656017363" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2769208575514167924" xil_pn:start_ts="1656017363">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656013017" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1656013017">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656017363" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1862140159649918260" xil_pn:start_ts="1656017363">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656013017" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-7493580321282947067" xil_pn:start_ts="1656013017">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656017363" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2037305603380121878" xil_pn:start_ts="1656017363">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656017367" xil_pn:in_ck="-4513554924815435387" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-6152271500632169066" xil_pn:start_ts="1656017363">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="AlarmClock.ngr"/>
      <outfile xil_pn:name="Digital_Clock.lso"/>
      <outfile xil_pn:name="Digital_Clock.ngc"/>
      <outfile xil_pn:name="Digital_Clock.ngr"/>
      <outfile xil_pn:name="Digital_Clock.prj"/>
      <outfile xil_pn:name="Digital_Clock.stx"/>
      <outfile xil_pn:name="Digital_Clock.syr"/>
      <outfile xil_pn:name="Digital_Clock.xst"/>
      <outfile xil_pn:name="Digital_Clock_vhdl.prj"/>
      <outfile xil_pn:name="Digital_Clock_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1656026013" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-45641096875985535" xil_pn:start_ts="1656026012">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656026016" xil_pn:in_ck="6673320217922485294" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7753527483904004212" xil_pn:start_ts="1656026013">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Digital_Clock.bld"/>
      <outfile xil_pn:name="Digital_Clock.ngd"/>
      <outfile xil_pn:name="Digital_Clock_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1656026018" xil_pn:in_ck="-2622068236669015760" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="1502724157172790344" xil_pn:start_ts="1656026016">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Digital_Clock.pcf"/>
      <outfile xil_pn:name="Digital_Clock_map.map"/>
      <outfile xil_pn:name="Digital_Clock_map.mrp"/>
      <outfile xil_pn:name="Digital_Clock_map.ncd"/>
      <outfile xil_pn:name="Digital_Clock_map.ngm"/>
      <outfile xil_pn:name="Digital_Clock_map.xrpt"/>
      <outfile xil_pn:name="Digital_Clock_summary.xml"/>
      <outfile xil_pn:name="Digital_Clock_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1656026024" xil_pn:in_ck="1863208550070227017" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="5592077876867041805" xil_pn:start_ts="1656026018">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Digital_Clock.ncd"/>
      <outfile xil_pn:name="Digital_Clock.pad"/>
      <outfile xil_pn:name="Digital_Clock.par"/>
      <outfile xil_pn:name="Digital_Clock.ptwx"/>
      <outfile xil_pn:name="Digital_Clock.unroutes"/>
      <outfile xil_pn:name="Digital_Clock.xpi"/>
      <outfile xil_pn:name="Digital_Clock_pad.csv"/>
      <outfile xil_pn:name="Digital_Clock_pad.txt"/>
      <outfile xil_pn:name="Digital_Clock_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1656026024" xil_pn:in_ck="-2622068236669015892" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1656026022">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Digital_Clock.twr"/>
      <outfile xil_pn:name="Digital_Clock.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
