<html><head><title>Modelica.Electrical.Digital.Memories</title></head>
<style>
body { font-family: Droid Serif,serif; font-size: 16px; line-height: 24px;  }
p, dt, pre, blockquote, ol, ul, table, hr { margin-top: 24px; margin-bottom: 0 }
img { margin-top: 24px }
img.icon, embed.icon { float: right; margin: 0 0 24px 24px; border: 0 }
h1, h2, h3, h4, h5, th { font-family: Droid Sans,sans-serif }
h1 { font-size: 26px; line-height: 26px; margin: 18px 0 0 0 }h2 { font-size: 21px; line-height: 24px; margin: 26px 0 -2px 0 }h3 { font-size: 18px; line-height: 24px; margin: 27px 0 -3px 0 }h4 { font-size: 16px; line-height: 24px; margin: 28px 0 -4px 0; font-style: italic }h1 .subtitle, h2 .subtitle { font-size: 16px; font-style: italic }
h1 br, h2 br { margin-bottom: 10px }
p.interface { background-color: #EEE; padding: 20px; border: 1px solid #CCE; border-radius: 14px }
code, pre, p.interface { font-family: Droid Sans Mono,monospace; font-size: 14px; line-height: 20px }
li, dd, li p, dd p, li dt, dd dt, li pre, dd pre, li blockquote, dd blockquote, li table, dd table { margin-top: 11px; margin-bottom: 11px }
dt + dt, dd, ul ul { margin-top: 0 }
blockquote pre, blockquote blockquote { margin-top: 0; margin-bottom: 0 }
ul ul li { margin-top:5px; margin-bottom:6px }
td, th { vertical-align: top; font-size: 14px; line-height: 20px }
th { background-color: #EEE }
td p, th p { margin-top: 10px }
td code, th code { font-size: 13px }
hr { border: 0; border-bottom: 1px dotted darkred; clear: right }
</style>
<body>
<a name="Memories"><h1><embed class="icon" src="../../../images/icon0012.svg" width="203" height="203" />
Package <a href="../../../index.html">Modelica</a>.&#8203;<a href="../../index.html">Electrical</a>.&#8203;<a href="../index.html">Digital</a>.&#8203;Memories<br><span class="subtitle">Icon for standard packages</span></h1></a>
<h3>Information</h3>
<p>

<p>Standard package icon.</p>
<p>Extends from <code><a href="../../../Icons/Package/index.html">Modelica.&#8203;Icons.&#8203;Package</a></code> (Icon for standard packages).</p>
<h3>Package Contents</h3>
<table border="1" cellspacing="0" cellpadding="3">
<tr><th>Name</th><th>Description</th></tr><tr><td><a href="#DLATRAM"><code>DLATRAM</code></a></td><td>Level sensitive Random Access Memory</td></tr>
<tr><td><a href="#DLATROM"><code>DLATROM</code></a></td><td>Level sensitive Read Only Memory</td></tr>
</table>
<hr><a name="DLATRAM"><h2><embed class="icon" src="../../../images/icon0560.svg" width="203" height="203" />
Model <a href="../../../index.html">Modelica</a>.&#8203;<a href="../../index.html">Electrical</a>.&#8203;<a href="../index.html">Digital</a>.&#8203;<a href="index.html">Memories</a>.&#8203;DLATRAM<br><span class="subtitle">Level sensitive Random Access Memory</span></h2></a>
<h3>Information</h3>
<p>

<p>
Description in VHDL is given by <a href="http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd">http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd</a>
</p>
<p><strong>Truth Table for high active read enable RE:</strong></p>
<table border=1 cellspacing=0 cellpadding=2>
  <tr><td><strong>RE</strong></td>
      <td><strong>Addr</strong></td>
      <td><strong>DataOut</strong></td>
  </tr>
  <tr><td>0</td>  <td>*</td>              <td>Z over all</td>  </tr>
  <tr><td>1</td>  <td>  no X in Addr</td> <td>DataOut=m(Addr)</td>     </tr>
  <tr><td>1</td>  <td>X in Addr</td>      <td>X over all</td>  </tr>
  <tr><td>X</td>  <td>*</td>              <td>X over all</td>  </tr>
</table>
<p><strong>Truth Table for high active write enable WE:</strong></p>
<table border=1 cellspacing=0 cellpadding=2>
  <tr><td><strong>WE</strong></td>
      <td><strong>Addr</strong></td>
      <td><strong>Memory</strong></td>
  </tr>
  <tr><td>0</td>  <td>*</td>              <td>no write</td>           </tr>
  <tr><td>1</td>  <td>no X in Addr</td>   <td>m(Addr)=DataIn</td>     </tr>
  <tr><td>1</td>  <td>X in Addr</td>      <td>no write</td>  </tr>
  <tr><td>X</td>  <td>no X in Addr</td>   <td>m(Addr)=X over all</td> </tr>
  <tr><td>X</td>  <td>X in Addr</td>      <td>no write</td>  </tr>
</table>

<pre>

  *  = do not care
  0  = L.'0' or L.'L'
  1  = L.'1' or L.'H'
  X  = L.'X' or L.'W' or L.'Z' or L.'-' or L.'U'
  Z  = L.'Z'
</pre>

<p><strong>Simultaneous read/write operations are allowed.
Firstly Write is carried out, then Read.</strong></p>
<p>Extends from <code><a href="../../../Electrical/Digital/Interfaces/index.html#MemoryBase">Modelica.&#8203;Electrical.&#8203;Digital.&#8203;Interfaces.&#8203;MemoryBase</a></code> (Base model for memory elements).</p>
<h3>Parameters</h3>
<table border="1" cellspacing="0" cellpadding="3">
<tr><th>Type</th><th>Name</th><th>Default</th><th>Description</th></tr><tr><td><code><a href="../../../SIunits/index.html#Time">Time</a></code></td><td><code>tHL</code></td><td><code>0</code></td><td>High-&gt;Low delay</td></tr>
<tr><td><code><a href="../../../SIunits/index.html#Time">Time</a></code></td><td><code>tLH</code></td><td><code>0</code></td><td>Low-&gt;High delay</td></tr>
<tr><td><code><a href="../../../Electrical/Digital/Interfaces/index.html#Strength">Strength</a></code></td><td><code>strength</code></td><td><code>S.&#8203;'S_X01'</code></td><td>Output strength</td></tr>
<tr><td><code>Integer</code></td><td><code>n_addr</code></td><td><code>2</code></td><td>Addr width</td></tr>
<tr><td><code>Integer</code></td><td><code>n_data</code></td><td><code>2</code></td><td>Data width</td></tr>
<tr><td><code>String</code></td><td><code>fileName</code></td><td><code>Modelica.Utilities.Files.loadResource("modelica://Modelica/Resources/Data/Electrical/Digital/Memory_Matrix.txt")</code></td><td>File where matrix for memory is stored</td></tr>
</table>
<h3>Connectors</h3>
<table border="1" cellspacing="0" cellpadding="3">
<tr><th>Type</th><th>Name</th><th>Description</th></tr><tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>RE</code></td><td>Read enable</td></tr>
<tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>addr[n_addr]</code></td><td>Address</td></tr>
<tr><td><code><b>output</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalOutput">DigitalOutput</a></code></td><td><code>dataOut[n_data]</code></td><td>Data output</td></tr>
<tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>WE</code></td><td>Write enable</td></tr>
<tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>dataIn[n_data]</code></td><td>Data input</td></tr>
</table>
<hr><a name="DLATROM"><h2><embed class="icon" src="../../../images/icon0561.svg" width="203" height="203" />
Model <a href="../../../index.html">Modelica</a>.&#8203;<a href="../../index.html">Electrical</a>.&#8203;<a href="../index.html">Digital</a>.&#8203;<a href="index.html">Memories</a>.&#8203;DLATROM<br><span class="subtitle">Level sensitive Read Only Memory</span></h2></a>
<h3>Information</h3>
<p>

<p>
Description in VHDL is given by <a href="http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd">http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd</a>
</p>
<p><strong>Truth Table for high active read enable RE:</strong></p>
<table border=1 cellspacing=0 cellpadding=2>
  <tr><td><strong>RE</strong></td>
      <td><strong>Addr</strong></td>
      <td><strong>DataOut</strong></td>
  </tr>
  <tr><td>0</td> <td>*</td> <td>Z over all</td>  </tr>
  <tr><td>1</td> <td>  no X in Addr</td> <td>DataOut=m(Addr)</td>  </tr>
  <tr><td>1</td> <td>X in Addr</td> <td>X over all</td> </tr>
  <tr><td>X</td> <td>*</td> <td>X over all</td> </tr>
</table>

<pre>

  *  = do not care
  0  = L.'0' or L.'L'
  1  = L.'1' or L.'H'
  X  = L.'X' or L.'W' or L.'Z' or L.'-' or L.'U'
  Z  = L.'Z'
</pre>

<p>Extends from <code><a href="../../../Electrical/Digital/Interfaces/index.html#MemoryBase">Modelica.&#8203;Electrical.&#8203;Digital.&#8203;Interfaces.&#8203;MemoryBase</a></code> (Base model for memory elements).</p>
<h3>Parameters</h3>
<table border="1" cellspacing="0" cellpadding="3">
<tr><th>Type</th><th>Name</th><th>Default</th><th>Description</th></tr><tr><td><code><a href="../../../SIunits/index.html#Time">Time</a></code></td><td><code>tHL</code></td><td><code>0</code></td><td>High-&gt;Low delay</td></tr>
<tr><td><code><a href="../../../SIunits/index.html#Time">Time</a></code></td><td><code>tLH</code></td><td><code>0</code></td><td>Low-&gt;High delay</td></tr>
<tr><td><code><a href="../../../Electrical/Digital/Interfaces/index.html#Strength">Strength</a></code></td><td><code>strength</code></td><td><code>S.&#8203;'S_X01'</code></td><td>Output strength</td></tr>
<tr><td><code>Integer</code></td><td><code>n_addr</code></td><td><code>2</code></td><td>Addr width</td></tr>
<tr><td><code>Integer</code></td><td><code>n_data</code></td><td><code>2</code></td><td>Data width</td></tr>
<tr><td><code>String</code></td><td><code>fileName</code></td><td><code>Modelica.Utilities.Files.loadResource("modelica://Modelica/Resources/Data/Electrical/Digital/Memory_Matrix.txt")</code></td><td>File where matrix for memory is stored</td></tr>
</table>
<h3>Connectors</h3>
<table border="1" cellspacing="0" cellpadding="3">
<tr><th>Type</th><th>Name</th><th>Description</th></tr><tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>RE</code></td><td>Read enable</td></tr>
<tr><td><code><b>input</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalInput">DigitalInput</a></code></td><td><code>addr[n_addr]</code></td><td>Address</td></tr>
<tr><td><code><b>output</b>&nbsp;</code><code><a href="../../../Electrical/Digital/Interfaces/index.html#DigitalOutput">DigitalOutput</a></code></td><td><code>dataOut[n_data]</code></td><td>Data output</td></tr>
</table>
<hr style="border-color:#999" />
<p style="font-size:80%;color:#999;margin-top:12px">Generated 2018-10-22 14:44:50 EDT by <i>MapleSim</i>.</p>
</body></html>
