Analysis & Synthesis report for simple_test
Tue Mar 15 17:00:32 2011
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Port Connectivity Checks: "ext_pll_ctrl:ext_pll_ctrl_Inst"
 13. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+-----------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status       ; Successful - Tue Mar 15 17:00:32 2011         ;
; Quartus II 64-Bit Version         ; 9.1 Build 350 03/24/2010 SP 2 SJ Full Version ;
; Revision Name                     ; simple_test                                   ;
; Top-level Entity Name             ; simple_test                                   ;
; Family                            ; Stratix IV                                    ;
; Logic utilization                 ; N/A                                           ;
;     Combinational ALUTs           ; 90                                            ;
;     Memory ALUTs                  ; 0                                             ;
;     Dedicated logic registers     ; 62                                            ;
; Total registers                   ; 62                                            ;
; Total pins                        ; 254                                           ;
; Total virtual pins                ; 0                                             ;
; Total block memory bits           ; 0                                             ;
; DSP block 18-bit elements         ; 0                                             ;
; Total GXB Receiver Channel PCS    ; 0                                             ;
; Total GXB Receiver Channel PMA    ; 0                                             ;
; Total GXB Transmitter Channel PCS ; 0                                             ;
; Total GXB Transmitter Channel PMA ; 0                                             ;
; Total PLLs                        ; 0                                             ;
; Total DLLs                        ; 0                                             ;
+-----------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4SGX230KF40C2    ;                    ;
; Top-level entity name                                                      ; simple_test        ; simple_test        ;
; Family name                                                                ; Stratix IV         ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+
; SevenSegmentDisplayDecoder.v     ; yes             ; User Verilog HDL File        ; D:/Edgar/Documents/OCT/Code/simple_test/SevenSegmentDisplayDecoder.v ;
; simple_test.v                    ; yes             ; Auto-Found Verilog HDL File  ; D:/Edgar/Documents/OCT/Code/simple_test/simple_test.v                ;
; ext_pll_ctrl.v                   ; yes             ; Auto-Found Verilog HDL File  ; D:/Edgar/Documents/OCT/Code/simple_test/ext_pll_ctrl.v               ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                        ;
+-----------------------------------------------+--------------------+
; Resource                                      ; Usage              ;
+-----------------------------------------------+--------------------+
; Estimated ALUTs Used                          ; 90                 ;
;     -- Combinational ALUTs                    ; 90                 ;
;     -- Memory ALUTs                           ; 0                  ;
;     -- LUT_REGs                               ; 0                  ;
; Dedicated logic registers                     ; 62                 ;
;                                               ;                    ;
; Estimated ALUTs Unavailable                   ; 4                  ;
;     -- Due to unpartnered combinational logic ; 4                  ;
;     -- Due to Memory ALUTs                    ; 0                  ;
;                                               ;                    ;
; Total combinational functions                 ; 90                 ;
; Combinational ALUT usage by number of inputs  ;                    ;
;     -- 7 input functions                      ; 0                  ;
;     -- 6 input functions                      ; 6                  ;
;     -- 5 input functions                      ; 12                 ;
;     -- 4 input functions                      ; 16                 ;
;     -- <=3 input functions                    ; 56                 ;
;                                               ;                    ;
; Combinational ALUTs by mode                   ;                    ;
;     -- normal mode                            ; 39                 ;
;     -- extended LUT mode                      ; 0                  ;
;     -- arithmetic mode                        ; 51                 ;
;     -- shared arithmetic mode                 ; 0                  ;
;                                               ;                    ;
; Estimated ALUT/register pairs used            ; 97                 ;
;                                               ;                    ;
; Total registers                               ; 62                 ;
;     -- Dedicated logic registers              ; 62                 ;
;     -- I/O registers                          ; 0                  ;
;     -- LUT_REGs                               ; 0                  ;
;                                               ;                    ;
; Estimated ALMs:  partially or completely used ; 49                 ;
;                                               ;                    ;
; I/O pins                                      ; 254                ;
; Maximum fan-out node                          ; OSC_50_BANK2~input ;
; Maximum fan-out                               ; 62                 ;
; Total fan-out                                 ; 801                ;
; Average fan-out                               ; 1.10               ;
+-----------------------------------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                ;
+-----------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+-------------------------------------------------+--------------+
; Compilation Hierarchy Node              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 12x12 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                             ; Library Name ;
+-----------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+-------------------------------------------------+--------------+
; |simple_test                            ; 90 (51)           ; 62 (41)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 254  ; 0            ; |simple_test                                    ; work         ;
;    |SevenSegmentDisplayDecoder:comb_61| ; 7 (7)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |simple_test|SevenSegmentDisplayDecoder:comb_61 ;              ;
;    |SevenSegmentDisplayDecoder:comb_62| ; 7 (7)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |simple_test|SevenSegmentDisplayDecoder:comb_62 ;              ;
;    |ext_pll_ctrl:ext_pll_ctrl_Inst|     ; 25 (25)           ; 21 (21)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |simple_test|ext_pll_ctrl:ext_pll_ctrl_Inst     ;              ;
+-----------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+-------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                      ;
+------------------------------------------------+----------------------------------------+
; Register name                                  ; Reason for Removal                     ;
+------------------------------------------------+----------------------------------------+
; ext_pll_ctrl:ext_pll_ctrl_Inst|conf_rd_d[0..1] ; Stuck at GND due to stuck port data_in ;
; ext_pll_ctrl:ext_pll_ctrl_Inst|conf_rd_d[2]    ; Lost fanout                            ;
; ext_pll_ctrl:ext_pll_ctrl_Inst|conf_wr_p2s     ; Stuck at VCC due to stuck port data_in ;
; ext_pll_ctrl:ext_pll_ctrl_Inst|s2p_act_pre     ; Stuck at GND due to stuck port data_in ;
; ext_pll_ctrl:ext_pll_ctrl_Inst|s2p_act[0..1]   ; Stuck at GND due to stuck port data_in ;
; ext_pll_ctrl:ext_pll_ctrl_Inst|slow_counter[0] ; Merged with count[0]                   ;
; Total Number of Removed Registers = 8          ;                                        ;
+------------------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                            ;
+---------------------------------------------+---------------------------+----------------------------------------------+
; Register name                               ; Reason for Removal        ; Registers Removed due to This Register       ;
+---------------------------------------------+---------------------------+----------------------------------------------+
; ext_pll_ctrl:ext_pll_ctrl_Inst|conf_wr_p2s  ; Stuck at VCC              ; ext_pll_ctrl:ext_pll_ctrl_Inst|s2p_act_pre,  ;
;                                             ; due to stuck port data_in ; ext_pll_ctrl:ext_pll_ctrl_Inst|s2p_act[0],   ;
;                                             ;                           ; ext_pll_ctrl:ext_pll_ctrl_Inst|s2p_act[1]    ;
; ext_pll_ctrl:ext_pll_ctrl_Inst|conf_rd_d[0] ; Stuck at GND              ; ext_pll_ctrl:ext_pll_ctrl_Inst|conf_rd_d[1], ;
;                                             ; due to stuck port data_in ; ext_pll_ctrl:ext_pll_ctrl_Inst|conf_rd_d[2]  ;
+---------------------------------------------+---------------------------+----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 62    ;
; Number of registers using Synchronous Clear  ; 5     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 62    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Inverted Register Statistics                        ;
+-------------------------------------------+---------+
; Inverted Register                         ; Fan out ;
+-------------------------------------------+---------+
; ext_pll_ctrl:ext_pll_ctrl_Inst|sclk       ; 2       ;
; ext_pll_ctrl:ext_pll_ctrl_Inst|conf_ready ; 6       ;
; ext_pll_ctrl:ext_pll_ctrl_Inst|p2s        ; 3       ;
; Total number of inverted registers = 3    ;         ;
+-------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ext_pll_ctrl:ext_pll_ctrl_Inst"                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; clk1_set_wr[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; clk1_set_wr[3]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; clk1_set_wr[2]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; clk1_set_rd       ; Output ; Info     ; Explicitly unconnected                                                              ;
; clk2_set_wr[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; clk2_set_wr[3]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; clk2_set_wr[2]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; clk2_set_rd       ; Output ; Info     ; Explicitly unconnected                                                              ;
; clk3_set_wr[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; clk3_set_wr[3]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; clk3_set_wr[2]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; clk3_set_rd       ; Output ; Info     ; Explicitly unconnected                                                              ;
; conf_rd           ; Input  ; Info     ; Explicitly unconnected                                                              ;
; conf_ready        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Tue Mar 15 17:00:26 2011
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off simple_test -c simple_test
Info: Parallel compilation is enabled and will use 8 of the 8 processors detected
Info: Found 1 design units, including 1 entities, in source file sevensegmentdisplaydecoder.v
    Info: Found entity 1: SevenSegmentDisplayDecoder
Warning: Using design file simple_test.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: simple_test
Critical Warning (10846): Verilog HDL Instantiation warning at simple_test.v(319): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at simple_test.v(322): instance has no name
Info: Elaborating entity "simple_test" for the top level hierarchy
Warning (10034): Output port "LED[6..0]" at simple_test.v(141) has no driver
Warning (10034): Output port "ETH_MDC" at simple_test.v(162) has no driver
Warning (10034): Output port "ETH_TX_p" at simple_test.v(166) has no driver
Warning (10034): Output port "FSM_A" at simple_test.v(169) has no driver
Warning (10034): Output port "OTG_A" at simple_test.v(183) has no driver
Warning (10034): Output port "DA" at simple_test.v(218) has no driver
Warning (10034): Output port "DB" at simple_test.v(219) has no driver
Warning (10034): Output port "GCLKOUT_FPGA" at simple_test.v(127) has no driver
Warning (10034): Output port "SEG1_DP" at simple_test.v(155) has no driver
Warning (10034): Output port "ETH_RST_n" at simple_test.v(164) has no driver
Warning (10034): Output port "SSRAM_ADV" at simple_test.v(173) has no driver
Warning (10034): Output port "SSRAM_BWA_n" at simple_test.v(174) has no driver
Warning (10034): Output port "SSRAM_BWB_n" at simple_test.v(175) has no driver
Warning (10034): Output port "SSRAM_CE_n" at simple_test.v(176) has no driver
Warning (10034): Output port "SSRAM_CKE_n" at simple_test.v(177) has no driver
Warning (10034): Output port "SSRAM_CLK" at simple_test.v(178) has no driver
Warning (10034): Output port "SSRAM_OE_n" at simple_test.v(179) has no driver
Warning (10034): Output port "SSRAM_WE_n" at simple_test.v(180) has no driver
Warning (10034): Output port "OTG_CS_n" at simple_test.v(184) has no driver
Warning (10034): Output port "OTG_DC_DACK" at simple_test.v(186) has no driver
Warning (10034): Output port "OTG_HC_DACK" at simple_test.v(189) has no driver
Warning (10034): Output port "OTG_OE_n" at simple_test.v(192) has no driver
Warning (10034): Output port "OTG_RESET_n" at simple_test.v(193) has no driver
Warning (10034): Output port "OTG_WE_n" at simple_test.v(194) has no driver
Warning (10034): Output port "ADA_OE" at simple_test.v(201) has no driver
Warning (10034): Output port "ADA_SPI_CS" at simple_test.v(203) has no driver
Warning (10034): Output port "ADB_OE" at simple_test.v(206) has no driver
Warning (10034): Output port "ADB_SPI_CS" at simple_test.v(208) has no driver
Warning (10034): Output port "AIC_DIN" at simple_test.v(210) has no driver
Warning (10034): Output port "AIC_SPI_CS" at simple_test.v(214) has no driver
Warning (10034): Output port "AIC_XCLK" at simple_test.v(215) has no driver
Warning (10034): Output port "CLKOUT0" at simple_test.v(217) has no driver
Warning (10034): Output port "HSMC_SCL" at simple_test.v(229) has no driver
Warning: Using design file ext_pll_ctrl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: ext_pll_ctrl
Info: Elaborating entity "ext_pll_ctrl" for hierarchy "ext_pll_ctrl:ext_pll_ctrl_Inst"
Warning (10230): Verilog HDL assignment warning at ext_pll_ctrl.v(155): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ext_pll_ctrl.v(178): truncated value with size 32 to match size of target (5)
Info: Elaborating entity "SevenSegmentDisplayDecoder" for hierarchy "SevenSegmentDisplayDecoder:comb_61"
Warning: The following bidir pins have no drivers
    Warning: Bidir "EXT_IO" has no driver
    Warning: Bidir "ETH_MDIO[0]" has no driver
    Warning: Bidir "ETH_MDIO[1]" has no driver
    Warning: Bidir "ETH_MDIO[2]" has no driver
    Warning: Bidir "ETH_MDIO[3]" has no driver
    Warning: Bidir "FSM_D[0]" has no driver
    Warning: Bidir "FSM_D[1]" has no driver
    Warning: Bidir "FSM_D[2]" has no driver
    Warning: Bidir "FSM_D[3]" has no driver
    Warning: Bidir "FSM_D[4]" has no driver
    Warning: Bidir "FSM_D[5]" has no driver
    Warning: Bidir "FSM_D[6]" has no driver
    Warning: Bidir "FSM_D[7]" has no driver
    Warning: Bidir "FSM_D[8]" has no driver
    Warning: Bidir "FSM_D[9]" has no driver
    Warning: Bidir "FSM_D[10]" has no driver
    Warning: Bidir "FSM_D[11]" has no driver
    Warning: Bidir "FSM_D[12]" has no driver
    Warning: Bidir "FSM_D[13]" has no driver
    Warning: Bidir "FSM_D[14]" has no driver
    Warning: Bidir "FSM_D[15]" has no driver
    Warning: Bidir "OTG_D[0]" has no driver
    Warning: Bidir "OTG_D[1]" has no driver
    Warning: Bidir "OTG_D[2]" has no driver
    Warning: Bidir "OTG_D[3]" has no driver
    Warning: Bidir "OTG_D[4]" has no driver
    Warning: Bidir "OTG_D[5]" has no driver
    Warning: Bidir "OTG_D[6]" has no driver
    Warning: Bidir "OTG_D[7]" has no driver
    Warning: Bidir "OTG_D[8]" has no driver
    Warning: Bidir "OTG_D[9]" has no driver
    Warning: Bidir "OTG_D[10]" has no driver
    Warning: Bidir "OTG_D[11]" has no driver
    Warning: Bidir "OTG_D[12]" has no driver
    Warning: Bidir "OTG_D[13]" has no driver
    Warning: Bidir "OTG_D[14]" has no driver
    Warning: Bidir "OTG_D[15]" has no driver
    Warning: Bidir "OTG_D[16]" has no driver
    Warning: Bidir "OTG_D[17]" has no driver
    Warning: Bidir "OTG_D[18]" has no driver
    Warning: Bidir "OTG_D[19]" has no driver
    Warning: Bidir "OTG_D[20]" has no driver
    Warning: Bidir "OTG_D[21]" has no driver
    Warning: Bidir "OTG_D[22]" has no driver
    Warning: Bidir "OTG_D[23]" has no driver
    Warning: Bidir "OTG_D[24]" has no driver
    Warning: Bidir "OTG_D[25]" has no driver
    Warning: Bidir "OTG_D[26]" has no driver
    Warning: Bidir "OTG_D[27]" has no driver
    Warning: Bidir "OTG_D[28]" has no driver
    Warning: Bidir "OTG_D[29]" has no driver
    Warning: Bidir "OTG_D[30]" has no driver
    Warning: Bidir "OTG_D[31]" has no driver
    Warning: Bidir "AD_SCLK" has no driver
    Warning: Bidir "AD_SDIO" has no driver
    Warning: Bidir "AIC_BCLK" has no driver
    Warning: Bidir "AIC_LRCIN" has no driver
    Warning: Bidir "AIC_LRCOUT" has no driver
    Warning: Bidir "FPGA_CLK_A_N" has no driver
    Warning: Bidir "FPGA_CLK_A_P" has no driver
    Warning: Bidir "FPGA_CLK_B_N" has no driver
    Warning: Bidir "FPGA_CLK_B_P" has no driver
    Warning: Bidir "J1_152" has no driver
    Warning: Bidir "HSMC_SDA" has no driver
Warning: TRI or OPNDRN buffers permanently enabled
    Warning: Node "ext_pll_ctrl:ext_pll_ctrl_Inst|max_sdat~synth"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "GCLKOUT_FPGA" is stuck at GND
    Warning (13410): Pin "LED[0]" is stuck at GND
    Warning (13410): Pin "LED[1]" is stuck at GND
    Warning (13410): Pin "LED[2]" is stuck at GND
    Warning (13410): Pin "LED[3]" is stuck at GND
    Warning (13410): Pin "LED[4]" is stuck at GND
    Warning (13410): Pin "LED[5]" is stuck at GND
    Warning (13410): Pin "LED[6]" is stuck at GND
    Warning (13410): Pin "SEG1_DP" is stuck at GND
    Warning (13410): Pin "ETH_MDC[0]" is stuck at GND
    Warning (13410): Pin "ETH_MDC[1]" is stuck at GND
    Warning (13410): Pin "ETH_MDC[2]" is stuck at GND
    Warning (13410): Pin "ETH_MDC[3]" is stuck at GND
    Warning (13410): Pin "ETH_RST_n" is stuck at GND
    Warning (13410): Pin "ETH_TX_p[0]" is stuck at GND
    Warning (13410): Pin "ETH_TX_p[1]" is stuck at GND
    Warning (13410): Pin "ETH_TX_p[2]" is stuck at GND
    Warning (13410): Pin "ETH_TX_p[3]" is stuck at GND
    Warning (13410): Pin "FSM_A[1]" is stuck at GND
    Warning (13410): Pin "FSM_A[2]" is stuck at GND
    Warning (13410): Pin "FSM_A[3]" is stuck at GND
    Warning (13410): Pin "FSM_A[4]" is stuck at GND
    Warning (13410): Pin "FSM_A[5]" is stuck at GND
    Warning (13410): Pin "FSM_A[6]" is stuck at GND
    Warning (13410): Pin "FSM_A[7]" is stuck at GND
    Warning (13410): Pin "FSM_A[8]" is stuck at GND
    Warning (13410): Pin "FSM_A[9]" is stuck at GND
    Warning (13410): Pin "FSM_A[10]" is stuck at GND
    Warning (13410): Pin "FSM_A[11]" is stuck at GND
    Warning (13410): Pin "FSM_A[12]" is stuck at GND
    Warning (13410): Pin "FSM_A[13]" is stuck at GND
    Warning (13410): Pin "FSM_A[14]" is stuck at GND
    Warning (13410): Pin "FSM_A[15]" is stuck at GND
    Warning (13410): Pin "FSM_A[16]" is stuck at GND
    Warning (13410): Pin "FSM_A[17]" is stuck at GND
    Warning (13410): Pin "FSM_A[18]" is stuck at GND
    Warning (13410): Pin "FSM_A[19]" is stuck at GND
    Warning (13410): Pin "FSM_A[20]" is stuck at GND
    Warning (13410): Pin "SSRAM_ADV" is stuck at GND
    Warning (13410): Pin "SSRAM_BWA_n" is stuck at GND
    Warning (13410): Pin "SSRAM_BWB_n" is stuck at GND
    Warning (13410): Pin "SSRAM_CE_n" is stuck at GND
    Warning (13410): Pin "SSRAM_CKE_n" is stuck at GND
    Warning (13410): Pin "SSRAM_CLK" is stuck at GND
    Warning (13410): Pin "SSRAM_OE_n" is stuck at GND
    Warning (13410): Pin "SSRAM_WE_n" is stuck at GND
    Warning (13410): Pin "OTG_A[1]" is stuck at GND
    Warning (13410): Pin "OTG_A[2]" is stuck at GND
    Warning (13410): Pin "OTG_A[3]" is stuck at GND
    Warning (13410): Pin "OTG_A[4]" is stuck at GND
    Warning (13410): Pin "OTG_A[5]" is stuck at GND
    Warning (13410): Pin "OTG_A[6]" is stuck at GND
    Warning (13410): Pin "OTG_A[7]" is stuck at GND
    Warning (13410): Pin "OTG_A[8]" is stuck at GND
    Warning (13410): Pin "OTG_A[9]" is stuck at GND
    Warning (13410): Pin "OTG_A[10]" is stuck at GND
    Warning (13410): Pin "OTG_A[11]" is stuck at GND
    Warning (13410): Pin "OTG_A[12]" is stuck at GND
    Warning (13410): Pin "OTG_A[13]" is stuck at GND
    Warning (13410): Pin "OTG_A[14]" is stuck at GND
    Warning (13410): Pin "OTG_A[15]" is stuck at GND
    Warning (13410): Pin "OTG_A[16]" is stuck at GND
    Warning (13410): Pin "OTG_A[17]" is stuck at GND
    Warning (13410): Pin "OTG_CS_n" is stuck at GND
    Warning (13410): Pin "OTG_DC_DACK" is stuck at GND
    Warning (13410): Pin "OTG_HC_DACK" is stuck at GND
    Warning (13410): Pin "OTG_OE_n" is stuck at GND
    Warning (13410): Pin "OTG_RESET_n" is stuck at GND
    Warning (13410): Pin "OTG_WE_n" is stuck at GND
    Warning (13410): Pin "ADA_OE" is stuck at GND
    Warning (13410): Pin "ADA_SPI_CS" is stuck at GND
    Warning (13410): Pin "ADB_OE" is stuck at GND
    Warning (13410): Pin "ADB_SPI_CS" is stuck at GND
    Warning (13410): Pin "AIC_DIN" is stuck at GND
    Warning (13410): Pin "AIC_SPI_CS" is stuck at GND
    Warning (13410): Pin "AIC_XCLK" is stuck at GND
    Warning (13410): Pin "CLKOUT0" is stuck at GND
    Warning (13410): Pin "DA[0]" is stuck at GND
    Warning (13410): Pin "DA[1]" is stuck at GND
    Warning (13410): Pin "DA[2]" is stuck at GND
    Warning (13410): Pin "DA[3]" is stuck at GND
    Warning (13410): Pin "DA[4]" is stuck at GND
    Warning (13410): Pin "DA[5]" is stuck at GND
    Warning (13410): Pin "DA[6]" is stuck at GND
    Warning (13410): Pin "DA[7]" is stuck at GND
    Warning (13410): Pin "DA[8]" is stuck at GND
    Warning (13410): Pin "DA[9]" is stuck at GND
    Warning (13410): Pin "DA[10]" is stuck at GND
    Warning (13410): Pin "DA[11]" is stuck at GND
    Warning (13410): Pin "DA[12]" is stuck at GND
    Warning (13410): Pin "DA[13]" is stuck at GND
    Warning (13410): Pin "DB[0]" is stuck at GND
    Warning (13410): Pin "DB[1]" is stuck at GND
    Warning (13410): Pin "DB[2]" is stuck at GND
    Warning (13410): Pin "DB[3]" is stuck at GND
    Warning (13410): Pin "DB[4]" is stuck at GND
    Warning (13410): Pin "DB[5]" is stuck at GND
    Warning (13410): Pin "DB[6]" is stuck at GND
    Warning (13410): Pin "DB[7]" is stuck at GND
    Warning (13410): Pin "DB[8]" is stuck at GND
    Warning (13410): Pin "DB[9]" is stuck at GND
    Warning (13410): Pin "DB[10]" is stuck at GND
    Warning (13410): Pin "DB[11]" is stuck at GND
    Warning (13410): Pin "DB[12]" is stuck at GND
    Warning (13410): Pin "DB[13]" is stuck at GND
    Warning (13410): Pin "HSMC_SCL" is stuck at GND
Info: Timing-Driven Synthesis is running
Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below.
    Info: Register "ext_pll_ctrl:ext_pll_ctrl_Inst|conf_rd_d[2]" lost all its fanouts during netlist optimizations.
Warning: Design contains 63 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "GCLKIN"
    Warning (15610): No output dependent on input pin "OSC_50_BANK3"
    Warning (15610): No output dependent on input pin "OSC_50_BANK4"
    Warning (15610): No output dependent on input pin "OSC_50_BANK5"
    Warning (15610): No output dependent on input pin "OSC_50_BANK6"
    Warning (15610): No output dependent on input pin "OSC_50_BANK7"
    Warning (15610): No output dependent on input pin "PLL_CLKIN_p"
    Warning (15610): No output dependent on input pin "BUTTON[0]"
    Warning (15610): No output dependent on input pin "BUTTON[1]"
    Warning (15610): No output dependent on input pin "BUTTON[2]"
    Warning (15610): No output dependent on input pin "BUTTON[3]"
    Warning (15610): No output dependent on input pin "SLIDE_SW[0]"
    Warning (15610): No output dependent on input pin "SLIDE_SW[1]"
    Warning (15610): No output dependent on input pin "SLIDE_SW[2]"
    Warning (15610): No output dependent on input pin "SLIDE_SW[3]"
    Warning (15610): No output dependent on input pin "ETH_INT_n[0]"
    Warning (15610): No output dependent on input pin "ETH_INT_n[1]"
    Warning (15610): No output dependent on input pin "ETH_INT_n[2]"
    Warning (15610): No output dependent on input pin "ETH_INT_n[3]"
    Warning (15610): No output dependent on input pin "ETH_RX_p[0]"
    Warning (15610): No output dependent on input pin "ETH_RX_p[1]"
    Warning (15610): No output dependent on input pin "ETH_RX_p[2]"
    Warning (15610): No output dependent on input pin "ETH_RX_p[3]"
    Warning (15610): No output dependent on input pin "OTG_DC_DREQ"
    Warning (15610): No output dependent on input pin "OTG_DC_IRQ"
    Warning (15610): No output dependent on input pin "OTG_HC_DREQ"
    Warning (15610): No output dependent on input pin "OTG_HC_IRQ"
    Warning (15610): No output dependent on input pin "ADA_D[0]"
    Warning (15610): No output dependent on input pin "ADA_D[1]"
    Warning (15610): No output dependent on input pin "ADA_D[2]"
    Warning (15610): No output dependent on input pin "ADA_D[3]"
    Warning (15610): No output dependent on input pin "ADA_D[4]"
    Warning (15610): No output dependent on input pin "ADA_D[5]"
    Warning (15610): No output dependent on input pin "ADA_D[6]"
    Warning (15610): No output dependent on input pin "ADA_D[7]"
    Warning (15610): No output dependent on input pin "ADA_D[8]"
    Warning (15610): No output dependent on input pin "ADA_D[9]"
    Warning (15610): No output dependent on input pin "ADA_D[10]"
    Warning (15610): No output dependent on input pin "ADA_D[11]"
    Warning (15610): No output dependent on input pin "ADA_D[12]"
    Warning (15610): No output dependent on input pin "ADA_D[13]"
    Warning (15610): No output dependent on input pin "ADA_DCO"
    Warning (15610): No output dependent on input pin "ADA_OR"
    Warning (15610): No output dependent on input pin "ADB_D[0]"
    Warning (15610): No output dependent on input pin "ADB_D[1]"
    Warning (15610): No output dependent on input pin "ADB_D[2]"
    Warning (15610): No output dependent on input pin "ADB_D[3]"
    Warning (15610): No output dependent on input pin "ADB_D[4]"
    Warning (15610): No output dependent on input pin "ADB_D[5]"
    Warning (15610): No output dependent on input pin "ADB_D[6]"
    Warning (15610): No output dependent on input pin "ADB_D[7]"
    Warning (15610): No output dependent on input pin "ADB_D[8]"
    Warning (15610): No output dependent on input pin "ADB_D[9]"
    Warning (15610): No output dependent on input pin "ADB_D[10]"
    Warning (15610): No output dependent on input pin "ADB_D[11]"
    Warning (15610): No output dependent on input pin "ADB_D[12]"
    Warning (15610): No output dependent on input pin "ADB_D[13]"
    Warning (15610): No output dependent on input pin "ADB_DCO"
    Warning (15610): No output dependent on input pin "ADB_OR"
    Warning (15610): No output dependent on input pin "AIC_DOUT"
    Warning (15610): No output dependent on input pin "CLKIN1"
    Warning (15610): No output dependent on input pin "XT_IN_N"
    Warning (15610): No output dependent on input pin "XT_IN_P"
Info: Implemented 348 device resources after synthesis - the final resource count might be different
    Info: Implemented 65 input pins
    Info: Implemented 124 output pins
    Info: Implemented 65 bidirectional pins
    Info: Implemented 94 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 277 warnings
    Info: Peak virtual memory: 324 megabytes
    Info: Processing ended: Tue Mar 15 17:00:32 2011
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


