`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: USTC ESLAB
// Engineer: Huang Yifan (hyf15@mail.ustc.edu.cn)
// 
// Design Name: RV32I Core
// Module Name: Branch Decision
// Tool Versions: Vivado 2017.4.1
// Description: Decide whether to branch
// 
//////////////////////////////////////////////////////////////////////////////////


//  åŠŸèƒ½è¯´æ˜
    //  åˆ¤æ–­æ˜¯å¦branch
// è¾“å…¥
    // reg1               å¯„å­˜å™?1
    // reg2               å¯„å­˜å™?2
    // br_type            branchç±»å‹
// è¾“å‡º
    // br                 æ˜¯å¦branch
// å®éªŒè¦æ±‚
    // è¡¥å…¨æ¨¡å—

`include "Parameters.v"   
module BranchDecision(
    input wire [31:0] reg1, reg2,
    input wire [2:0] br_type,
    input wire BTB_EX,BHT_EX,
    input wire clk,
    output reg BTB_Update,BHT_Update,
    output reg br
    );
    reg [31:0] fail_count,success_count;
    initial
    begin
        fail_count = 0;
        success_count = 0;
    end

    // åˆ†æ”¯åˆ¤æ–­
    always @(*)
    begin
        case(br_type)
            `NOBRANCH: br <= 0;
            `BEQ: br <= (reg1 == reg2);
            `BNE: br <= (reg1 != reg2);
            `BLT: br <= ($signed(reg1) < $signed(reg2));
            `BLTU: br <= (reg1 < reg2);
            `BGE: br <= ($signed(reg1) >= $signed(reg2));
            `BGEU: br <= (reg1 >= reg2);
        endcase
    end

    // åˆ¤æ–­åˆ†æ”¯é¢„æµ‹æ˜¯å¦æˆåŠŸï¼Œæ®æ­¤è¾“å‡ºBTBæ›´æ–°ä¿¡å·
    always @(*)
    begin
        if (br_type != `NOBRANCH)
        begin
            if ( BTB_EX && !BHT_EX && !br || !BTB_EX && BHT_EX && br || !BTB_EX && !BHT_EX && br) // è¡¨ä¸­çš?3ç§é¢„æµ‹å¤±è´¥çš„æƒ…å†µ
            begin
                BTB_Update <= 1'b1;
            end
            else // åˆ†æ”¯é¢„æµ‹æˆåŠŸ
            begin
                BTB_Update <= 1'b0;
            end
            BHT_Update <= 1'b1; // åªè¦æ˜¯åˆ†æ”¯æŒ‡ä»¤ï¼Œå°±éœ€è¦æ›´æ–°BHTçŠ¶æ?æœº
        end
        else // ä¸æ˜¯åˆ†æ”¯æŒ‡ä»¤
        begin
            BTB_Update <= 1'b0;
            BHT_Update <= 1'b0;
        end
    end

    // ç»Ÿè®¡åˆ†æ”¯é¢„æµ‹æˆåŠŸä¸å¤±è´¥æŒ‡ä»?
    always @(negedge clk)
    begin
        if (br_type != `NOBRANCH) // åªä½œç”¨äºbranchæŒ‡ä»¤
        begin
            if( BTB_EX && BHT_EX && !br || BTB_EX && !BHT_EX && br || !BTB_EX && br) // é¢„æµ‹æˆåŠŸ
                fail_count <= fail_count + 1;
            else if ( BTB_EX && BHT_EX && br || BTB_EX && !BHT_EX && !br || !BTB_EX && !br) // é¢„æµ‹å¤±è´¥
                success_count <= success_count + 1;
        end
    end
endmodule
