Classic Timing Analyzer report for SCOMP_SRAM
Tue Apr 14 08:11:36 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'altpll0:inst1|altpll:altpll_component|_clk0'
  7. Clock Hold: 'altpll0:inst1|altpll:altpll_component|_clk0'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------+-----------+----------------------------------+----------------------------------+-----------------------------------------------------------+-----------------------------+---------------------------------------------+---------------------------------------------+--------------+
; Type                                                       ; Slack     ; Required Time                    ; Actual Time                      ; From                                                      ; To                          ; From Clock                                  ; To Clock                                    ; Failed Paths ;
+------------------------------------------------------------+-----------+----------------------------------+----------------------------------+-----------------------------------------------------------+-----------------------------+---------------------------------------------+---------------------------------------------+--------------+
; Worst-case tco                                             ; N/A       ; None                             ; 20.939 ns                        ; CHIP_EMULATOR:inst4|SRAM~303                              ; SRAM_DQ[15]                 ; clk_50                                      ; --                                          ; 0            ;
; Clock Setup: 'altpll0:inst1|altpll:altpll_component|_clk0' ; 21.968 ns ; 12.50 MHz ( period = 80.000 ns ) ; 27.73 MHz ( period = 36.064 ns ) ; CHIP_EMULATOR:inst4|SRAM~303                              ; SCOMP:inst|AC[15]           ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'altpll0:inst1|altpll:altpll_component|_clk0'  ; -5.363 ns ; 12.50 MHz ( period = 80.000 ns ) ; N/A                              ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[7] ; CHIP_EMULATOR:inst4|SRAM~55 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 5611         ;
; Total number of failed paths                               ;           ;                                  ;                                  ;                                                           ;                             ;                                             ;                                             ; 5611         ;
+------------------------------------------------------------+-----------+----------------------------------+----------------------------------+-----------------------------------------------------------+-----------------------------+---------------------------------------------+---------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                              ;
+---------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                             ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+---------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; altpll0:inst1|altpll:altpll_component|_clk0 ;                    ; PLL output ; 12.5 MHz         ; 0.000 ns      ; 0.000 ns     ; clk_50   ; 1                     ; 4                   ; -2.358 ns ;              ;
; clk_50                                      ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+---------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+------------------------------+-------------------+---------------------------------------------+---------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                         ; To                ; From Clock                                  ; To Clock                                    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------+-------------------+---------------------------------------------+---------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 21.968 ns                               ; 27.73 MHz ( period = 36.064 ns )                    ; CHIP_EMULATOR:inst4|SRAM~303 ; SCOMP:inst|AC[15] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.449 ns                 ; 9.481 ns                ;
; 22.698 ns                               ; 28.90 MHz ( period = 34.604 ns )                    ; CHIP_EMULATOR:inst4|SRAM~364 ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 30.879 ns                 ; 8.181 ns                ;
; 22.767 ns                               ; 29.01 MHz ( period = 34.466 ns )                    ; CHIP_EMULATOR:inst4|SRAM~367 ; SCOMP:inst|AC[15] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.014 ns                 ; 8.247 ns                ;
; 22.772 ns                               ; 29.02 MHz ( period = 34.456 ns )                    ; CHIP_EMULATOR:inst4|SRAM~351 ; SCOMP:inst|AC[15] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 30.305 ns                 ; 7.533 ns                ;
; 22.773 ns                               ; 29.02 MHz ( period = 34.454 ns )                    ; CHIP_EMULATOR:inst4|SRAM~431 ; SCOMP:inst|AC[15] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.952 ns                 ; 9.179 ns                ;
; 22.865 ns                               ; 29.18 MHz ( period = 34.270 ns )                    ; CHIP_EMULATOR:inst4|SRAM~366 ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 30.905 ns                 ; 8.040 ns                ;
; 22.922 ns                               ; 29.28 MHz ( period = 34.156 ns )                    ; CHIP_EMULATOR:inst4|SRAM~302 ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.479 ns                 ; 8.557 ns                ;
; 22.978 ns                               ; 29.37 MHz ( period = 34.044 ns )                    ; CHIP_EMULATOR:inst4|SRAM~347 ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 30.290 ns                 ; 7.312 ns                ;
; 23.206 ns                               ; 29.77 MHz ( period = 33.588 ns )                    ; CHIP_EMULATOR:inst4|SRAM~299 ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.448 ns                 ; 8.242 ns                ;
; 23.217 ns                               ; 29.79 MHz ( period = 33.566 ns )                    ; CHIP_EMULATOR:inst4|SRAM~11  ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.272 ns                 ; 8.055 ns                ;
; 23.222 ns                               ; 29.80 MHz ( period = 33.556 ns )                    ; CHIP_EMULATOR:inst4|SRAM~300 ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.448 ns                 ; 8.226 ns                ;
; 23.272 ns                               ; 29.89 MHz ( period = 33.456 ns )                    ; CHIP_EMULATOR:inst4|SRAM~341 ; SCOMP:inst|AC[5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 30.392 ns                 ; 7.120 ns                ;
; 23.281 ns                               ; 29.91 MHz ( period = 33.438 ns )                    ; CHIP_EMULATOR:inst4|SRAM~345 ; SCOMP:inst|AC[9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 30.328 ns                 ; 7.047 ns                ;
; 23.517 ns                               ; 30.33 MHz ( period = 32.966 ns )                    ; CHIP_EMULATOR:inst4|SRAM~412 ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.164 ns                 ; 7.647 ns                ;
; 23.664 ns                               ; 30.61 MHz ( period = 32.672 ns )                    ; CHIP_EMULATOR:inst4|SRAM~348 ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 30.367 ns                 ; 6.703 ns                ;
; 23.680 ns                               ; 30.64 MHz ( period = 32.640 ns )                    ; CHIP_EMULATOR:inst4|SRAM~343 ; SCOMP:inst|AC[7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 30.342 ns                 ; 6.662 ns                ;
; 23.693 ns                               ; 30.66 MHz ( period = 32.614 ns )                    ; CHIP_EMULATOR:inst4|SRAM~494 ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.847 ns                 ; 8.154 ns                ;
; 23.842 ns                               ; 30.94 MHz ( period = 32.316 ns )                    ; CHIP_EMULATOR:inst4|SRAM~159 ; SCOMP:inst|AC[15] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.096 ns                 ; 7.254 ns                ;
; 23.909 ns                               ; 31.07 MHz ( period = 32.182 ns )                    ; CHIP_EMULATOR:inst4|SRAM~491 ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.851 ns                 ; 7.942 ns                ;
; 23.914 ns                               ; 31.08 MHz ( period = 32.172 ns )                    ; CHIP_EMULATOR:inst4|SRAM~63  ; SCOMP:inst|AC[15] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.096 ns                 ; 7.182 ns                ;
; 23.928 ns                               ; 31.11 MHz ( period = 32.144 ns )                    ; CHIP_EMULATOR:inst4|SRAM~6   ; SCOMP:inst|AC[6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.291 ns                 ; 7.363 ns                ;
; 23.949 ns                               ; 31.15 MHz ( period = 32.102 ns )                    ; CHIP_EMULATOR:inst4|SRAM~411 ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.128 ns                 ; 7.179 ns                ;
; 23.974 ns                               ; 31.20 MHz ( period = 32.052 ns )                    ; CHIP_EMULATOR:inst4|SRAM~203 ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.263 ns                 ; 7.289 ns                ;
; 23.993 ns                               ; 31.24 MHz ( period = 32.014 ns )                    ; CHIP_EMULATOR:inst4|SRAM~206 ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.149 ns                 ; 7.156 ns                ;
; 24.051 ns                               ; 31.35 MHz ( period = 31.898 ns )                    ; CHIP_EMULATOR:inst4|SRAM~54  ; SCOMP:inst|AC[6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.105 ns                 ; 7.054 ns                ;
; 24.052 ns                               ; 31.35 MHz ( period = 31.896 ns )                    ; CHIP_EMULATOR:inst4|SRAM~15  ; SCOMP:inst|AC[15] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.145 ns                 ; 7.093 ns                ;
; 24.057 ns                               ; 31.36 MHz ( period = 31.886 ns )                    ; CHIP_EMULATOR:inst4|SRAM~143 ; SCOMP:inst|AC[15] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.004 ns                 ; 6.947 ns                ;
; 24.079 ns                               ; 31.41 MHz ( period = 31.842 ns )                    ; CHIP_EMULATOR:inst4|SRAM~128 ; SCOMP:inst|AC[0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.039 ns                 ; 6.960 ns                ;
; 24.085 ns                               ; 31.42 MHz ( period = 31.830 ns )                    ; CHIP_EMULATOR:inst4|SRAM~415 ; SCOMP:inst|AC[15] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.149 ns                 ; 7.064 ns                ;
; 24.099 ns                               ; 31.44 MHz ( period = 31.802 ns )                    ; CHIP_EMULATOR:inst4|SRAM~363 ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 30.846 ns                 ; 6.747 ns                ;
; 24.170 ns                               ; 31.59 MHz ( period = 31.660 ns )                    ; CHIP_EMULATOR:inst4|SRAM~9   ; SCOMP:inst|AC[9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.166 ns                 ; 6.996 ns                ;
; 24.255 ns                               ; 31.76 MHz ( period = 31.490 ns )                    ; CHIP_EMULATOR:inst4|SRAM~14  ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.189 ns                 ; 6.934 ns                ;
; 24.288 ns                               ; 31.82 MHz ( period = 31.424 ns )                    ; CHIP_EMULATOR:inst4|SRAM~134 ; SCOMP:inst|AC[6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.028 ns                 ; 6.740 ns                ;
; 24.296 ns                               ; 31.84 MHz ( period = 31.408 ns )                    ; CHIP_EMULATOR:inst4|SRAM~427 ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.785 ns                 ; 7.489 ns                ;
; 24.300 ns                               ; 31.85 MHz ( period = 31.400 ns )                    ; CHIP_EMULATOR:inst4|SRAM~360 ; SCOMP:inst|AC[8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 30.844 ns                 ; 6.544 ns                ;
; 24.348 ns                               ; 31.94 MHz ( period = 31.304 ns )                    ; CHIP_EMULATOR:inst4|SRAM~193 ; SCOMP:inst|AC[1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.300 ns                 ; 6.952 ns                ;
; 24.353 ns                               ; 31.96 MHz ( period = 31.294 ns )                    ; CHIP_EMULATOR:inst4|SRAM~339 ; SCOMP:inst|AC[3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 30.328 ns                 ; 5.975 ns                ;
; 24.407 ns                               ; 32.07 MHz ( period = 31.186 ns )                    ; CHIP_EMULATOR:inst4|SRAM~342 ; SCOMP:inst|AC[6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 30.354 ns                 ; 5.947 ns                ;
; 24.426 ns                               ; 32.10 MHz ( period = 31.148 ns )                    ; CHIP_EMULATOR:inst4|SRAM~140 ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.049 ns                 ; 6.623 ns                ;
; 24.429 ns                               ; 32.11 MHz ( period = 31.142 ns )                    ; CHIP_EMULATOR:inst4|SRAM~1   ; SCOMP:inst|AC[1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.282 ns                 ; 6.853 ns                ;
; 24.451 ns                               ; 32.16 MHz ( period = 31.098 ns )                    ; CHIP_EMULATOR:inst4|SRAM~354 ; SCOMP:inst|AC[2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 30.862 ns                 ; 6.411 ns                ;
; 24.475 ns                               ; 32.21 MHz ( period = 31.050 ns )                    ; CHIP_EMULATOR:inst4|SRAM~48  ; SCOMP:inst|AC[0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.123 ns                 ; 6.648 ns                ;
; 24.476 ns                               ; 32.21 MHz ( period = 31.048 ns )                    ; CHIP_EMULATOR:inst4|SRAM~5   ; SCOMP:inst|AC[5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.301 ns                 ; 6.825 ns                ;
; 24.484 ns                               ; 32.22 MHz ( period = 31.032 ns )                    ; CHIP_EMULATOR:inst4|SRAM~207 ; SCOMP:inst|AC[15] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.288 ns                 ; 6.804 ns                ;
; 24.485 ns                               ; 32.23 MHz ( period = 31.030 ns )                    ; CHIP_EMULATOR:inst4|SRAM~2   ; SCOMP:inst|AC[2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.270 ns                 ; 6.785 ns                ;
; 24.504 ns                               ; 32.27 MHz ( period = 30.992 ns )                    ; CHIP_EMULATOR:inst4|SRAM~401 ; SCOMP:inst|AC[1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.139 ns                 ; 6.635 ns                ;
; 24.522 ns                               ; 32.30 MHz ( period = 30.956 ns )                    ; CHIP_EMULATOR:inst4|SRAM~222 ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 32.124 ns                 ; 7.602 ns                ;
; 24.530 ns                               ; 32.32 MHz ( period = 30.940 ns )                    ; CHIP_EMULATOR:inst4|SRAM~130 ; SCOMP:inst|AC[2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.019 ns                 ; 6.489 ns                ;
; 24.547 ns                               ; 32.36 MHz ( period = 30.906 ns )                    ; CHIP_EMULATOR:inst4|SRAM~337 ; SCOMP:inst|AC[1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 30.312 ns                 ; 5.765 ns                ;
; 24.590 ns                               ; 32.45 MHz ( period = 30.820 ns )                    ; CHIP_EMULATOR:inst4|SRAM~255 ; SCOMP:inst|AC[15] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 30.993 ns                 ; 6.403 ns                ;
; 24.597 ns                               ; 32.46 MHz ( period = 30.806 ns )                    ; CHIP_EMULATOR:inst4|SRAM~62  ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.271 ns                 ; 6.674 ns                ;
; 24.611 ns                               ; 32.49 MHz ( period = 30.778 ns )                    ; CHIP_EMULATOR:inst4|SRAM~132 ; SCOMP:inst|AC[4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.035 ns                 ; 6.424 ns                ;
; 24.617 ns                               ; 32.50 MHz ( period = 30.766 ns )                    ; CHIP_EMULATOR:inst4|SRAM~492 ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.852 ns                 ; 7.235 ns                ;
; 24.628 ns                               ; 32.53 MHz ( period = 30.744 ns )                    ; CHIP_EMULATOR:inst4|SRAM~338 ; SCOMP:inst|AC[2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 30.334 ns                 ; 5.706 ns                ;
; 24.645 ns                               ; 32.56 MHz ( period = 30.710 ns )                    ; CHIP_EMULATOR:inst4|SRAM~160 ; SCOMP:inst|AC[0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.594 ns                 ; 6.949 ns                ;
; 24.648 ns                               ; 32.57 MHz ( period = 30.704 ns )                    ; CHIP_EMULATOR:inst4|SRAM~142 ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.014 ns                 ; 6.366 ns                ;
; 24.680 ns                               ; 32.64 MHz ( period = 30.640 ns )                    ; CHIP_EMULATOR:inst4|SRAM~50  ; SCOMP:inst|AC[2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.070 ns                 ; 6.390 ns                ;
; 24.682 ns                               ; 32.64 MHz ( period = 30.636 ns )                    ; CHIP_EMULATOR:inst4|SRAM~235 ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.568 ns                 ; 6.886 ns                ;
; 24.715 ns                               ; 32.71 MHz ( period = 30.570 ns )                    ; CHIP_EMULATOR:inst4|SRAM~349 ; SCOMP:inst|AC[13] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 30.335 ns                 ; 5.620 ns                ;
; 24.718 ns                               ; 32.72 MHz ( period = 30.564 ns )                    ; CHIP_EMULATOR:inst4|SRAM~430 ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.843 ns                 ; 7.125 ns                ;
; 24.732 ns                               ; 32.75 MHz ( period = 30.536 ns )                    ; CHIP_EMULATOR:inst4|SRAM~199 ; SCOMP:inst|AC[7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.299 ns                 ; 6.567 ns                ;
; 24.737 ns                               ; 32.76 MHz ( period = 30.526 ns )                    ; CHIP_EMULATOR:inst4|SRAM~495 ; SCOMP:inst|AC[15] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.857 ns                 ; 7.120 ns                ;
; 24.756 ns                               ; 32.80 MHz ( period = 30.488 ns )                    ; CHIP_EMULATOR:inst4|SRAM~204 ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.130 ns                 ; 6.374 ns                ;
; 24.760 ns                               ; 32.81 MHz ( period = 30.480 ns )                    ; CHIP_EMULATOR:inst4|SRAM~246 ; SCOMP:inst|AC[6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 30.883 ns                 ; 6.123 ns                ;
; 24.771 ns                               ; 32.83 MHz ( period = 30.458 ns )                    ; CHIP_EMULATOR:inst4|SRAM~158 ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.138 ns                 ; 6.367 ns                ;
; 24.773 ns                               ; 32.84 MHz ( period = 30.454 ns )                    ; CHIP_EMULATOR:inst4|SRAM~357 ; SCOMP:inst|AC[5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 30.835 ns                 ; 6.062 ns                ;
; 24.780 ns                               ; 32.85 MHz ( period = 30.440 ns )                    ; CHIP_EMULATOR:inst4|SRAM~425 ; SCOMP:inst|AC[9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.775 ns                 ; 6.995 ns                ;
; 24.780 ns                               ; 32.85 MHz ( period = 30.440 ns )                    ; CHIP_EMULATOR:inst4|SRAM~291 ; SCOMP:inst|AC[3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.416 ns                 ; 6.636 ns                ;
; 24.787 ns                               ; 32.87 MHz ( period = 30.426 ns )                    ; CHIP_EMULATOR:inst4|SRAM~297 ; SCOMP:inst|AC[9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.420 ns                 ; 6.633 ns                ;
; 24.795 ns                               ; 32.88 MHz ( period = 30.410 ns )                    ; CHIP_EMULATOR:inst4|SRAM~7   ; SCOMP:inst|AC[7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.282 ns                 ; 6.487 ns                ;
; 24.795 ns                               ; 32.88 MHz ( period = 30.410 ns )                    ; CHIP_EMULATOR:inst4|SRAM~145 ; SCOMP:inst|AC[1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.119 ns                 ; 6.324 ns                ;
; 24.810 ns                               ; 32.92 MHz ( period = 30.380 ns )                    ; CHIP_EMULATOR:inst4|SRAM~402 ; SCOMP:inst|AC[2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.138 ns                 ; 6.328 ns                ;
; 24.820 ns                               ; 32.94 MHz ( period = 30.360 ns )                    ; CHIP_EMULATOR:inst4|SRAM~358 ; SCOMP:inst|AC[6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 30.884 ns                 ; 6.064 ns                ;
; 24.838 ns                               ; 32.98 MHz ( period = 30.324 ns )                    ; CHIP_EMULATOR:inst4|SRAM~3   ; SCOMP:inst|AC[3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.280 ns                 ; 6.442 ns                ;
; 24.846 ns                               ; 32.99 MHz ( period = 30.308 ns )                    ; CHIP_EMULATOR:inst4|SRAM~247 ; SCOMP:inst|AC[7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.029 ns                 ; 6.183 ns                ;
; 24.851 ns                               ; 33.01 MHz ( period = 30.298 ns )                    ; CHIP_EMULATOR:inst4|SRAM~344 ; SCOMP:inst|AC[8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 30.308 ns                 ; 5.457 ns                ;
; 24.855 ns                               ; 33.01 MHz ( period = 30.290 ns )                    ; CHIP_EMULATOR:inst4|SRAM~21  ; SCOMP:inst|AC[5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 33.377 ns                 ; 8.522 ns                ;
; 24.884 ns                               ; 33.08 MHz ( period = 30.232 ns )                    ; CHIP_EMULATOR:inst4|SRAM~241 ; SCOMP:inst|AC[1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.008 ns                 ; 6.124 ns                ;
; 24.910 ns                               ; 33.13 MHz ( period = 30.180 ns )                    ; CHIP_EMULATOR:inst4|SRAM~156 ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.141 ns                 ; 6.231 ns                ;
; 24.922 ns                               ; 33.16 MHz ( period = 30.156 ns )                    ; CHIP_EMULATOR:inst4|SRAM~4   ; SCOMP:inst|AC[4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.279 ns                 ; 6.357 ns                ;
; 24.933 ns                               ; 33.19 MHz ( period = 30.134 ns )                    ; CHIP_EMULATOR:inst4|SRAM~350 ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 30.376 ns                 ; 5.443 ns                ;
; 24.944 ns                               ; 33.21 MHz ( period = 30.112 ns )                    ; CHIP_EMULATOR:inst4|SRAM~198 ; SCOMP:inst|AC[6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.280 ns                 ; 6.336 ns                ;
; 24.973 ns                               ; 33.27 MHz ( period = 30.054 ns )                    ; CHIP_EMULATOR:inst4|SRAM~166 ; SCOMP:inst|AC[6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.585 ns                 ; 6.612 ns                ;
; 24.987 ns                               ; 33.30 MHz ( period = 30.026 ns )                    ; CHIP_EMULATOR:inst4|SRAM~192 ; SCOMP:inst|AC[0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.155 ns                 ; 6.168 ns                ;
; 24.987 ns                               ; 33.30 MHz ( period = 30.026 ns )                    ; CHIP_EMULATOR:inst4|SRAM~336 ; SCOMP:inst|AC[0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 30.319 ns                 ; 5.332 ns                ;
; 24.994 ns                               ; 33.32 MHz ( period = 30.012 ns )                    ; CHIP_EMULATOR:inst4|SRAM~294 ; SCOMP:inst|AC[6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.457 ns                 ; 6.463 ns                ;
; 25.004 ns                               ; 33.34 MHz ( period = 29.992 ns )                    ; CHIP_EMULATOR:inst4|SRAM~254 ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 30.879 ns                 ; 5.875 ns                ;
; 25.007 ns                               ; 33.35 MHz ( period = 29.986 ns )                    ; CHIP_EMULATOR:inst4|SRAM~293 ; SCOMP:inst|AC[5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.288 ns                 ; 6.281 ns                ;
; 25.014 ns                               ; 33.36 MHz ( period = 29.972 ns )                    ; CHIP_EMULATOR:inst4|SRAM~49  ; SCOMP:inst|AC[1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.123 ns                 ; 6.109 ns                ;
; 25.020 ns                               ; 33.38 MHz ( period = 29.960 ns )                    ; CHIP_EMULATOR:inst4|SRAM~201 ; SCOMP:inst|AC[9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.259 ns                 ; 6.239 ns                ;
; 25.021 ns                               ; 33.38 MHz ( period = 29.958 ns )                    ; CHIP_EMULATOR:inst4|SRAM~428 ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.826 ns                 ; 6.805 ns                ;
; 25.025 ns                               ; 33.39 MHz ( period = 29.950 ns )                    ; CHIP_EMULATOR:inst4|SRAM~290 ; SCOMP:inst|AC[2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.314 ns                 ; 6.289 ns                ;
; 25.026 ns                               ; 33.39 MHz ( period = 29.948 ns )                    ; CHIP_EMULATOR:inst4|SRAM~129 ; SCOMP:inst|AC[1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.004 ns                 ; 5.978 ns                ;
; 25.031 ns                               ; 33.40 MHz ( period = 29.938 ns )                    ; CHIP_EMULATOR:inst4|SRAM~409 ; SCOMP:inst|AC[9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.173 ns                 ; 6.142 ns                ;
; 25.034 ns                               ; 33.41 MHz ( period = 29.932 ns )                    ; CHIP_EMULATOR:inst4|SRAM~51  ; SCOMP:inst|AC[3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.118 ns                 ; 6.084 ns                ;
; 25.038 ns                               ; 33.42 MHz ( period = 29.924 ns )                    ; CHIP_EMULATOR:inst4|SRAM~239 ; SCOMP:inst|AC[15] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.586 ns                 ; 6.548 ns                ;
; 25.040 ns                               ; 33.42 MHz ( period = 29.920 ns )                    ; CHIP_EMULATOR:inst4|SRAM~485 ; SCOMP:inst|AC[5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.862 ns                 ; 6.822 ns                ;
; 25.047 ns                               ; 33.44 MHz ( period = 29.906 ns )                    ; CHIP_EMULATOR:inst4|SRAM~155 ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.088 ns                 ; 6.041 ns                ;
; 25.051 ns                               ; 33.45 MHz ( period = 29.898 ns )                    ; CHIP_EMULATOR:inst4|SRAM~251 ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 30.826 ns                 ; 5.775 ns                ;
; 25.061 ns                               ; 33.47 MHz ( period = 29.878 ns )                    ; CHIP_EMULATOR:inst4|SRAM~171 ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.567 ns                 ; 6.506 ns                ;
; 25.065 ns                               ; 33.48 MHz ( period = 29.870 ns )                    ; CHIP_EMULATOR:inst4|SRAM~233 ; SCOMP:inst|AC[9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.691 ns                 ; 6.626 ns                ;
; 25.066 ns                               ; 33.48 MHz ( period = 29.868 ns )                    ; CHIP_EMULATOR:inst4|SRAM~252 ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 30.989 ns                 ; 5.923 ns                ;
; 25.081 ns                               ; 33.51 MHz ( period = 29.838 ns )                    ; CHIP_EMULATOR:inst4|SRAM~13  ; SCOMP:inst|AC[13] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.299 ns                 ; 6.218 ns                ;
; 25.081 ns                               ; 33.51 MHz ( period = 29.838 ns )                    ; CHIP_EMULATOR:inst4|SRAM~340 ; SCOMP:inst|AC[4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 30.373 ns                 ; 5.292 ns                ;
; 25.105 ns                               ; 33.57 MHz ( period = 29.790 ns )                    ; CHIP_EMULATOR:inst4|SRAM~59  ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.090 ns                 ; 5.985 ns                ;
; 25.139 ns                               ; 33.65 MHz ( period = 29.722 ns )                    ; CHIP_EMULATOR:inst4|SRAM~164 ; SCOMP:inst|AC[4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.568 ns                 ; 6.429 ns                ;
; 25.142 ns                               ; 33.65 MHz ( period = 29.716 ns )                    ; CHIP_EMULATOR:inst4|SRAM~0   ; SCOMP:inst|AC[0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.306 ns                 ; 6.164 ns                ;
; 25.142 ns                               ; 33.65 MHz ( period = 29.716 ns )                    ; CHIP_EMULATOR:inst4|SRAM~148 ; SCOMP:inst|AC[4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.139 ns                 ; 5.997 ns                ;
; 25.151 ns                               ; 33.67 MHz ( period = 29.698 ns )                    ; CHIP_EMULATOR:inst4|SRAM~230 ; SCOMP:inst|AC[6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.573 ns                 ; 6.422 ns                ;
; 25.153 ns                               ; 33.68 MHz ( period = 29.694 ns )                    ; CHIP_EMULATOR:inst4|SRAM~139 ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 30.982 ns                 ; 5.829 ns                ;
; 25.157 ns                               ; 33.69 MHz ( period = 29.686 ns )                    ; CHIP_EMULATOR:inst4|SRAM~131 ; SCOMP:inst|AC[3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 30.869 ns                 ; 5.712 ns                ;
; 25.162 ns                               ; 33.70 MHz ( period = 29.676 ns )                    ; CHIP_EMULATOR:inst4|SRAM~225 ; SCOMP:inst|AC[1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.575 ns                 ; 6.413 ns                ;
; 25.183 ns                               ; 33.75 MHz ( period = 29.634 ns )                    ; CHIP_EMULATOR:inst4|SRAM~296 ; SCOMP:inst|AC[8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.397 ns                 ; 6.214 ns                ;
; 25.189 ns                               ; 33.76 MHz ( period = 29.622 ns )                    ; CHIP_EMULATOR:inst4|SRAM~205 ; SCOMP:inst|AC[13] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.165 ns                 ; 5.976 ns                ;
; 25.196 ns                               ; 33.77 MHz ( period = 29.608 ns )                    ; CHIP_EMULATOR:inst4|SRAM~151 ; SCOMP:inst|AC[7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.138 ns                 ; 5.942 ns                ;
; 25.201 ns                               ; 33.79 MHz ( period = 29.598 ns )                    ; CHIP_EMULATOR:inst4|SRAM~197 ; SCOMP:inst|AC[5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.162 ns                 ; 5.961 ns                ;
; 25.230 ns                               ; 33.85 MHz ( period = 29.540 ns )                    ; CHIP_EMULATOR:inst4|SRAM~196 ; SCOMP:inst|AC[4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.265 ns                 ; 6.035 ns                ;
; 25.231 ns                               ; 33.85 MHz ( period = 29.538 ns )                    ; CHIP_EMULATOR:inst4|SRAM~81  ; SCOMP:inst|AC[1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 32.399 ns                 ; 7.168 ns                ;
; 25.241 ns                               ; 33.88 MHz ( period = 29.518 ns )                    ; CHIP_EMULATOR:inst4|SRAM~224 ; SCOMP:inst|AC[0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.592 ns                 ; 6.351 ns                ;
; 25.244 ns                               ; 33.88 MHz ( period = 29.512 ns )                    ; CHIP_EMULATOR:inst4|SRAM~138 ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.019 ns                 ; 5.775 ns                ;
; 25.251 ns                               ; 33.90 MHz ( period = 29.498 ns )                    ; CHIP_EMULATOR:inst4|SRAM~172 ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.599 ns                 ; 6.348 ns                ;
; 25.258 ns                               ; 33.92 MHz ( period = 29.484 ns )                    ; CHIP_EMULATOR:inst4|SRAM~400 ; SCOMP:inst|AC[0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.142 ns                 ; 5.884 ns                ;
; 25.280 ns                               ; 33.97 MHz ( period = 29.440 ns )                    ; CHIP_EMULATOR:inst4|SRAM~12  ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.291 ns                 ; 6.011 ns                ;
; 25.280 ns                               ; 33.97 MHz ( period = 29.440 ns )                    ; CHIP_EMULATOR:inst4|SRAM~231 ; SCOMP:inst|AC[7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.598 ns                 ; 6.318 ns                ;
; 25.309 ns                               ; 34.03 MHz ( period = 29.382 ns )                    ; CHIP_EMULATOR:inst4|SRAM~424 ; SCOMP:inst|AC[8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.780 ns                 ; 6.471 ns                ;
; 25.311 ns                               ; 34.04 MHz ( period = 29.378 ns )                    ; CHIP_EMULATOR:inst4|SRAM~223 ; SCOMP:inst|AC[15] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.970 ns                 ; 6.659 ns                ;
; 25.322 ns                               ; 34.06 MHz ( period = 29.356 ns )                    ; CHIP_EMULATOR:inst4|SRAM~162 ; SCOMP:inst|AC[2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.567 ns                 ; 6.245 ns                ;
; 25.323 ns                               ; 34.07 MHz ( period = 29.354 ns )                    ; CHIP_EMULATOR:inst4|SRAM~229 ; SCOMP:inst|AC[5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.568 ns                 ; 6.245 ns                ;
; 25.358 ns                               ; 34.15 MHz ( period = 29.284 ns )                    ; CHIP_EMULATOR:inst4|SRAM~295 ; SCOMP:inst|AC[7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.354 ns                 ; 5.996 ns                ;
; 25.359 ns                               ; 34.15 MHz ( period = 29.282 ns )                    ; CHIP_EMULATOR:inst4|SRAM~175 ; SCOMP:inst|AC[15] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.704 ns                 ; 6.345 ns                ;
; 25.369 ns                               ; 34.17 MHz ( period = 29.262 ns )                    ; CHIP_EMULATOR:inst4|SRAM~240 ; SCOMP:inst|AC[0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 30.993 ns                 ; 5.624 ns                ;
; 25.401 ns                               ; 34.25 MHz ( period = 29.198 ns )                    ; CHIP_EMULATOR:inst4|SRAM~292 ; SCOMP:inst|AC[4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.446 ns                 ; 6.045 ns                ;
; 25.409 ns                               ; 34.27 MHz ( period = 29.182 ns )                    ; CHIP_EMULATOR:inst4|SRAM~356 ; SCOMP:inst|AC[4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 30.877 ns                 ; 5.468 ns                ;
; 25.418 ns                               ; 34.29 MHz ( period = 29.164 ns )                    ; CHIP_EMULATOR:inst4|SRAM~410 ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.108 ns                 ; 5.690 ns                ;
; 25.419 ns                               ; 34.29 MHz ( period = 29.162 ns )                    ; CHIP_EMULATOR:inst4|SRAM~245 ; SCOMP:inst|AC[5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 30.876 ns                 ; 5.457 ns                ;
; 25.419 ns                               ; 34.29 MHz ( period = 29.162 ns )                    ; CHIP_EMULATOR:inst4|SRAM~146 ; SCOMP:inst|AC[2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.129 ns                 ; 5.710 ns                ;
; 25.429 ns                               ; 34.31 MHz ( period = 29.142 ns )                    ; CHIP_EMULATOR:inst4|SRAM~135 ; SCOMP:inst|AC[7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.056 ns                 ; 5.627 ns                ;
; 25.441 ns                               ; 34.34 MHz ( period = 29.118 ns )                    ; CHIP_EMULATOR:inst4|SRAM~253 ; SCOMP:inst|AC[13] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 30.967 ns                 ; 5.526 ns                ;
; 25.441 ns                               ; 34.34 MHz ( period = 29.118 ns )                    ; CHIP_EMULATOR:inst4|SRAM~57  ; SCOMP:inst|AC[9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.121 ns                 ; 5.680 ns                ;
; 25.465 ns                               ; 34.40 MHz ( period = 29.070 ns )                    ; CHIP_EMULATOR:inst4|SRAM~489 ; SCOMP:inst|AC[9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.860 ns                 ; 6.395 ns                ;
; 25.484 ns                               ; 34.44 MHz ( period = 29.032 ns )                    ; CHIP_EMULATOR:inst4|SRAM~60  ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.117 ns                 ; 5.633 ns                ;
; 25.487 ns                               ; 34.45 MHz ( period = 29.026 ns )                    ; CHIP_EMULATOR:inst4|SRAM~8   ; SCOMP:inst|AC[8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.288 ns                 ; 5.801 ns                ;
; 25.498 ns                               ; 34.48 MHz ( period = 29.004 ns )                    ; CHIP_EMULATOR:inst4|SRAM~137 ; SCOMP:inst|AC[9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 30.832 ns                 ; 5.334 ns                ;
; 25.525 ns                               ; 34.54 MHz ( period = 28.950 ns )                    ; CHIP_EMULATOR:inst4|SRAM~174 ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.721 ns                 ; 6.196 ns                ;
; 25.532 ns                               ; 34.56 MHz ( period = 28.936 ns )                    ; CHIP_EMULATOR:inst4|SRAM~414 ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.182 ns                 ; 5.650 ns                ;
; 25.537 ns                               ; 34.57 MHz ( period = 28.926 ns )                    ; CHIP_EMULATOR:inst4|SRAM~133 ; SCOMP:inst|AC[5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.060 ns                 ; 5.523 ns                ;
; 25.542 ns                               ; 34.58 MHz ( period = 28.916 ns )                    ; CHIP_EMULATOR:inst4|SRAM~289 ; SCOMP:inst|AC[1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.309 ns                 ; 5.767 ns                ;
; 25.553 ns                               ; 34.61 MHz ( period = 28.894 ns )                    ; CHIP_EMULATOR:inst4|SRAM~268 ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 34.028 ns                 ; 8.475 ns                ;
; 25.563 ns                               ; 34.63 MHz ( period = 28.874 ns )                    ; CHIP_EMULATOR:inst4|SRAM~403 ; SCOMP:inst|AC[3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.156 ns                 ; 5.593 ns                ;
; 25.577 ns                               ; 34.67 MHz ( period = 28.846 ns )                    ; CHIP_EMULATOR:inst4|SRAM~242 ; SCOMP:inst|AC[2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 30.957 ns                 ; 5.380 ns                ;
; 25.580 ns                               ; 34.67 MHz ( period = 28.840 ns )                    ; CHIP_EMULATOR:inst4|SRAM~194 ; SCOMP:inst|AC[2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.243 ns                 ; 5.663 ns                ;
; 25.587 ns                               ; 34.69 MHz ( period = 28.826 ns )                    ; CHIP_EMULATOR:inst4|SRAM~105 ; SCOMP:inst|AC[9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 33.447 ns                 ; 7.860 ns                ;
; 25.594 ns                               ; 34.71 MHz ( period = 28.812 ns )                    ; CHIP_EMULATOR:inst4|SRAM~408 ; SCOMP:inst|AC[8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.107 ns                 ; 5.513 ns                ;
; 25.605 ns                               ; 34.73 MHz ( period = 28.790 ns )                    ; CHIP_EMULATOR:inst4|SRAM~238 ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.578 ns                 ; 5.973 ns                ;
; 25.620 ns                               ; 34.77 MHz ( period = 28.760 ns )                    ; CHIP_EMULATOR:inst4|SRAM~421 ; SCOMP:inst|AC[5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.933 ns                 ; 6.313 ns                ;
; 25.639 ns                               ; 34.82 MHz ( period = 28.722 ns )                    ; CHIP_EMULATOR:inst4|SRAM~209 ; SCOMP:inst|AC[1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 32.137 ns                 ; 6.498 ns                ;
; 25.647 ns                               ; 34.84 MHz ( period = 28.706 ns )                    ; CHIP_EMULATOR:inst4|SRAM~353 ; SCOMP:inst|AC[1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 30.887 ns                 ; 5.240 ns                ;
; 25.655 ns                               ; 34.86 MHz ( period = 28.690 ns )                    ; CHIP_EMULATOR:inst4|SRAM~101 ; SCOMP:inst|AC[5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 33.191 ns                 ; 7.536 ns                ;
; 25.675 ns                               ; 34.90 MHz ( period = 28.650 ns )                    ; CHIP_EMULATOR:inst4|SRAM~482 ; SCOMP:inst|AC[2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.828 ns                 ; 6.153 ns                ;
; 25.684 ns                               ; 34.93 MHz ( period = 28.632 ns )                    ; CHIP_EMULATOR:inst4|SRAM~405 ; SCOMP:inst|AC[5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.155 ns                 ; 5.471 ns                ;
; 25.706 ns                               ; 34.98 MHz ( period = 28.588 ns )                    ; CHIP_EMULATOR:inst4|SRAM~379 ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 33.449 ns                 ; 7.743 ns                ;
; 25.713 ns                               ; 35.00 MHz ( period = 28.574 ns )                    ; CHIP_EMULATOR:inst4|SRAM~141 ; SCOMP:inst|AC[13] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.048 ns                 ; 5.335 ns                ;
; 25.716 ns                               ; 35.00 MHz ( period = 28.568 ns )                    ; CHIP_EMULATOR:inst4|SRAM~419 ; SCOMP:inst|AC[3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.793 ns                 ; 6.077 ns                ;
; 25.721 ns                               ; 35.02 MHz ( period = 28.558 ns )                    ; CHIP_EMULATOR:inst4|SRAM~418 ; SCOMP:inst|AC[2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.957 ns                 ; 6.236 ns                ;
; 25.724 ns                               ; 35.02 MHz ( period = 28.552 ns )                    ; CHIP_EMULATOR:inst4|SRAM~147 ; SCOMP:inst|AC[3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.123 ns                 ; 5.399 ns                ;
; 25.736 ns                               ; 35.05 MHz ( period = 28.528 ns )                    ; CHIP_EMULATOR:inst4|SRAM~361 ; SCOMP:inst|AC[9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 30.979 ns                 ; 5.243 ns                ;
; 25.738 ns                               ; 35.06 MHz ( period = 28.524 ns )                    ; CHIP_EMULATOR:inst4|SRAM~202 ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.110 ns                 ; 5.372 ns                ;
; 25.738 ns                               ; 35.06 MHz ( period = 28.524 ns )                    ; CHIP_EMULATOR:inst4|SRAM~404 ; SCOMP:inst|AC[4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.154 ns                 ; 5.416 ns                ;
; 25.743 ns                               ; 35.07 MHz ( period = 28.514 ns )                    ; CHIP_EMULATOR:inst4|SRAM~136 ; SCOMP:inst|AC[8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.039 ns                 ; 5.296 ns                ;
; 25.743 ns                               ; 35.07 MHz ( period = 28.514 ns )                    ; CHIP_EMULATOR:inst4|SRAM~195 ; SCOMP:inst|AC[3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.290 ns                 ; 5.547 ns                ;
; 25.749 ns                               ; 35.09 MHz ( period = 28.502 ns )                    ; CHIP_EMULATOR:inst4|SRAM~214 ; SCOMP:inst|AC[6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 32.137 ns                 ; 6.388 ns                ;
; 25.771 ns                               ; 35.14 MHz ( period = 28.458 ns )                    ; CHIP_EMULATOR:inst4|SRAM~220 ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 32.131 ns                 ; 6.360 ns                ;
; 25.783 ns                               ; 35.17 MHz ( period = 28.434 ns )                    ; CHIP_EMULATOR:inst4|SRAM~153 ; SCOMP:inst|AC[9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.089 ns                 ; 5.306 ns                ;
; 25.795 ns                               ; 35.20 MHz ( period = 28.410 ns )                    ; CHIP_EMULATOR:inst4|SRAM~406 ; SCOMP:inst|AC[6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.163 ns                 ; 5.368 ns                ;
; 25.800 ns                               ; 35.21 MHz ( period = 28.400 ns )                    ; CHIP_EMULATOR:inst4|SRAM~212 ; SCOMP:inst|AC[4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 32.107 ns                 ; 6.307 ns                ;
; 25.803 ns                               ; 35.22 MHz ( period = 28.394 ns )                    ; CHIP_EMULATOR:inst4|SRAM~208 ; SCOMP:inst|AC[0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 32.009 ns                 ; 6.206 ns                ;
; 25.806 ns                               ; 35.23 MHz ( period = 28.388 ns )                    ; CHIP_EMULATOR:inst4|SRAM~352 ; SCOMP:inst|AC[0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.024 ns                 ; 5.218 ns                ;
; 25.820 ns                               ; 35.26 MHz ( period = 28.360 ns )                    ; CHIP_EMULATOR:inst4|SRAM~258 ; SCOMP:inst|AC[2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 33.042 ns                 ; 7.222 ns                ;
; 25.823 ns                               ; 35.27 MHz ( period = 28.354 ns )                    ; CHIP_EMULATOR:inst4|SRAM~61  ; SCOMP:inst|AC[13] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.113 ns                 ; 5.290 ns                ;
; 25.823 ns                               ; 35.27 MHz ( period = 28.354 ns )                    ; CHIP_EMULATOR:inst4|SRAM~10  ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.269 ns                 ; 5.446 ns                ;
; 25.828 ns                               ; 35.28 MHz ( period = 28.344 ns )                    ; CHIP_EMULATOR:inst4|SRAM~413 ; SCOMP:inst|AC[13] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.021 ns                 ; 5.193 ns                ;
; 25.846 ns                               ; 35.33 MHz ( period = 28.308 ns )                    ; CHIP_EMULATOR:inst4|SRAM~144 ; SCOMP:inst|AC[0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.135 ns                 ; 5.289 ns                ;
; 25.848 ns                               ; 35.33 MHz ( period = 28.304 ns )                    ; CHIP_EMULATOR:inst4|SRAM~149 ; SCOMP:inst|AC[5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.014 ns                 ; 5.166 ns                ;
; 25.854 ns                               ; 35.35 MHz ( period = 28.292 ns )                    ; CHIP_EMULATOR:inst4|SRAM~150 ; SCOMP:inst|AC[6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.133 ns                 ; 5.279 ns                ;
; 25.856 ns                               ; 35.35 MHz ( period = 28.288 ns )                    ; CHIP_EMULATOR:inst4|SRAM~316 ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 33.550 ns                 ; 7.694 ns                ;
; 25.859 ns                               ; 35.36 MHz ( period = 28.282 ns )                    ; CHIP_EMULATOR:inst4|SRAM~260 ; SCOMP:inst|AC[4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 33.063 ns                 ; 7.204 ns                ;
; 25.868 ns                               ; 35.38 MHz ( period = 28.264 ns )                    ; CHIP_EMULATOR:inst4|SRAM~237 ; SCOMP:inst|AC[13] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.721 ns                 ; 5.853 ns                ;
; 25.888 ns                               ; 35.43 MHz ( period = 28.224 ns )                    ; CHIP_EMULATOR:inst4|SRAM~365 ; SCOMP:inst|AC[13] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.017 ns                 ; 5.129 ns                ;
; 25.894 ns                               ; 35.45 MHz ( period = 28.212 ns )                    ; CHIP_EMULATOR:inst4|SRAM~288 ; SCOMP:inst|AC[0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.290 ns                 ; 5.396 ns                ;
; 25.895 ns                               ; 35.45 MHz ( period = 28.210 ns )                    ; CHIP_EMULATOR:inst4|SRAM~301 ; SCOMP:inst|AC[13] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.422 ns                 ; 5.527 ns                ;
; 25.896 ns                               ; 35.45 MHz ( period = 28.208 ns )                    ; CHIP_EMULATOR:inst4|SRAM~154 ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.085 ns                 ; 5.189 ns                ;
; 25.897 ns                               ; 35.45 MHz ( period = 28.206 ns )                    ; CHIP_EMULATOR:inst4|SRAM~267 ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 33.054 ns                 ; 7.157 ns                ;
; 25.903 ns                               ; 35.47 MHz ( period = 28.194 ns )                    ; CHIP_EMULATOR:inst4|SRAM~52  ; SCOMP:inst|AC[4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.227 ns                 ; 5.324 ns                ;
; 25.932 ns                               ; 35.54 MHz ( period = 28.136 ns )                    ; CHIP_EMULATOR:inst4|SRAM~157 ; SCOMP:inst|AC[13] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.130 ns                 ; 5.198 ns                ;
; 25.936 ns                               ; 35.55 MHz ( period = 28.128 ns )                    ; CHIP_EMULATOR:inst4|SRAM~462 ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 33.659 ns                 ; 7.723 ns                ;
; 25.939 ns                               ; 35.56 MHz ( period = 28.122 ns )                    ; CHIP_EMULATOR:inst4|SRAM~221 ; SCOMP:inst|AC[13] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 32.112 ns                 ; 6.173 ns                ;
; 25.946 ns                               ; 35.58 MHz ( period = 28.108 ns )                    ; CHIP_EMULATOR:inst4|SRAM~95  ; SCOMP:inst|AC[15] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 32.333 ns                 ; 6.387 ns                ;
; 25.958 ns                               ; 35.61 MHz ( period = 28.084 ns )                    ; CHIP_EMULATOR:inst4|SRAM~56  ; SCOMP:inst|AC[8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.240 ns                 ; 5.282 ns                ;
; 25.973 ns                               ; 35.65 MHz ( period = 28.054 ns )                    ; CHIP_EMULATOR:inst4|SRAM~53  ; SCOMP:inst|AC[5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.244 ns                 ; 5.271 ns                ;
; 25.985 ns                               ; 35.68 MHz ( period = 28.030 ns )                    ; CHIP_EMULATOR:inst4|SRAM~488 ; SCOMP:inst|AC[8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 31.802 ns                 ; 5.817 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                              ;                   ;                                             ;                                             ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------+-------------------+---------------------------------------------+---------------------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                            ;
+-----------------------------------------+------------------------------------------------------------+------------------------------+---------------------------------------------+---------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                       ; To                           ; From Clock                                  ; To Clock                                    ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------+------------------------------+---------------------------------------------+---------------------------------------------+----------------------------+----------------------------+--------------------------+
; -5.363 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[7]  ; CHIP_EMULATOR:inst4|SRAM~55  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.609 ns                   ; 2.246 ns                 ;
; -5.284 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[6]  ; CHIP_EMULATOR:inst4|SRAM~150 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.566 ns                   ; 2.282 ns                 ;
; -5.236 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[7]  ; CHIP_EMULATOR:inst4|SRAM~407 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.543 ns                   ; 2.307 ns                 ;
; -5.208 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[7]  ; CHIP_EMULATOR:inst4|SRAM~343 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 8.369 ns                   ; 3.161 ns                 ;
; -5.159 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[1]  ; CHIP_EMULATOR:inst4|SRAM~1   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.099 ns                   ; 1.940 ns                 ;
; -5.061 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[6]  ; CHIP_EMULATOR:inst4|SRAM~342 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 8.345 ns                   ; 3.284 ns                 ;
; -4.688 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[1]  ; CHIP_EMULATOR:inst4|SRAM~337 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 8.069 ns                   ; 3.381 ns                 ;
; -4.648 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[10] ; CHIP_EMULATOR:inst4|SRAM~250 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.401 ns                   ; 2.753 ns                 ;
; -4.589 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[6]  ; CHIP_EMULATOR:inst4|SRAM~422 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.869 ns                   ; 2.280 ns                 ;
; -4.569 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~348 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.993 ns                   ; 3.424 ns                 ;
; -4.561 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[6]  ; CHIP_EMULATOR:inst4|SRAM~486 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.844 ns                   ; 2.283 ns                 ;
; -4.462 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[10] ; CHIP_EMULATOR:inst4|SRAM~346 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.939 ns                   ; 3.477 ns                 ;
; -4.408 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[7]  ; CHIP_EMULATOR:inst4|SRAM~359 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.840 ns                   ; 3.432 ns                 ;
; -4.375 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~413 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.345 ns                   ; 2.970 ns                 ;
; -4.354 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[3]  ; CHIP_EMULATOR:inst4|SRAM~339 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 8.019 ns                   ; 3.665 ns                 ;
; -4.352 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[7]  ; CHIP_EMULATOR:inst4|SRAM~151 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.573 ns                   ; 3.221 ns                 ;
; -4.348 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[10] ; CHIP_EMULATOR:inst4|SRAM~362 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.258 ns                   ; 2.910 ns                 ;
; -4.341 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~347 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 8.048 ns                   ; 3.707 ns                 ;
; -4.318 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[10] ; CHIP_EMULATOR:inst4|SRAM~58  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.137 ns                   ; 2.819 ns                 ;
; -4.295 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[1]  ; CHIP_EMULATOR:inst4|SRAM~55  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.306 ns                   ; 3.011 ns                 ;
; -4.294 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[7]  ; CHIP_EMULATOR:inst4|SRAM~199 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.412 ns                   ; 3.118 ns                 ;
; -4.282 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~61  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.253 ns                   ; 2.971 ns                 ;
; -4.281 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[1]  ; CHIP_EMULATOR:inst4|SRAM~353 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.494 ns                   ; 3.213 ns                 ;
; -4.269 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[7]  ; CHIP_EMULATOR:inst4|SRAM~7   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.429 ns                   ; 3.160 ns                 ;
; -4.252 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[7]  ; CHIP_EMULATOR:inst4|SRAM~135 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.655 ns                   ; 3.403 ns                 ;
; -4.221 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~1   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.064 ns                   ; 2.843 ns                 ;
; -4.202 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[1]  ; CHIP_EMULATOR:inst4|SRAM~129 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.377 ns                   ; 3.175 ns                 ;
; -4.184 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[5]  ; CHIP_EMULATOR:inst4|SRAM~405 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.540 ns                   ; 3.356 ns                 ;
; -4.175 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~349 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 8.031 ns                   ; 3.856 ns                 ;
; -4.174 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[6]  ; CHIP_EMULATOR:inst4|SRAM~246 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.816 ns                   ; 3.642 ns                 ;
; -4.168 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[1]  ; CHIP_EMULATOR:inst4|SRAM~407 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.240 ns                   ; 3.072 ns                 ;
; -4.140 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[1]  ; CHIP_EMULATOR:inst4|SRAM~343 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 8.066 ns                   ; 3.926 ns                 ;
; -4.140 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~339 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 8.038 ns                   ; 3.898 ns                 ;
; -4.137 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[10] ; CHIP_EMULATOR:inst4|SRAM~10  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.956 ns                   ; 2.819 ns                 ;
; -4.132 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[10] ; CHIP_EMULATOR:inst4|SRAM~138 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.206 ns                   ; 3.074 ns                 ;
; -4.128 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[8]  ; CHIP_EMULATOR:inst4|SRAM~248 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.822 ns                   ; 3.694 ns                 ;
; -4.101 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[8]  ; CHIP_EMULATOR:inst4|SRAM~136 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.626 ns                   ; 3.525 ns                 ;
; -4.096 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[5]  ; CHIP_EMULATOR:inst4|SRAM~53  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.451 ns                   ; 3.355 ns                 ;
; -4.091 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~255 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.340 ns                   ; 3.249 ns                 ;
; -4.087 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[1]  ; CHIP_EMULATOR:inst4|SRAM~145 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.262 ns                   ; 3.175 ns                 ;
; -4.082 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[1]  ; CHIP_EMULATOR:inst4|SRAM~241 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.373 ns                   ; 3.291 ns                 ;
; -4.078 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~143 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.329 ns                   ; 3.251 ns                 ;
; -4.072 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[8]  ; CHIP_EMULATOR:inst4|SRAM~200 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.423 ns                   ; 3.351 ns                 ;
; -4.070 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~351 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 8.028 ns                   ; 3.958 ns                 ;
; -4.053 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[1]  ; CHIP_EMULATOR:inst4|SRAM~193 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.081 ns                   ; 3.028 ns                 ;
; -4.049 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~364 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.481 ns                   ; 3.432 ns                 ;
; -4.048 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[10] ; CHIP_EMULATOR:inst4|SRAM~202 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.115 ns                   ; 3.067 ns                 ;
; -4.046 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[12] ; CHIP_EMULATOR:inst4|SRAM~348 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.881 ns                   ; 3.835 ns                 ;
; -4.014 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[8]  ; CHIP_EMULATOR:inst4|SRAM~152 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.534 ns                   ; 3.520 ns                 ;
; -4.010 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~130 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.318 ns                   ; 3.308 ns                 ;
; -4.003 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[13] ; CHIP_EMULATOR:inst4|SRAM~413 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.233 ns                   ; 3.230 ns                 ;
; -3.986 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~159 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.237 ns                   ; 3.251 ns                 ;
; -3.985 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~252 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.371 ns                   ; 3.386 ns                 ;
; -3.960 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[7]  ; CHIP_EMULATOR:inst4|SRAM~247 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.682 ns                   ; 3.722 ns                 ;
; -3.958 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~354 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.475 ns                   ; 3.517 ns                 ;
; -3.954 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~59  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.248 ns                   ; 3.294 ns                 ;
; -3.938 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[10] ; CHIP_EMULATOR:inst4|SRAM~154 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.140 ns                   ; 3.202 ns                 ;
; -3.936 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[9]  ; CHIP_EMULATOR:inst4|SRAM~345 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.898 ns                   ; 3.962 ns                 ;
; -3.931 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[10] ; CHIP_EMULATOR:inst4|SRAM~298 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.840 ns                   ; 2.909 ns                 ;
; -3.927 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[7]  ; CHIP_EMULATOR:inst4|SRAM~295 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.357 ns                   ; 3.430 ns                 ;
; -3.925 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~251 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.512 ns                   ; 3.587 ns                 ;
; -3.915 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[9]  ; CHIP_EMULATOR:inst4|SRAM~249 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.233 ns                   ; 3.318 ns                 ;
; -3.914 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[8]  ; CHIP_EMULATOR:inst4|SRAM~360 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.821 ns                   ; 3.907 ns                 ;
; -3.913 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~157 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.236 ns                   ; 3.323 ns                 ;
; -3.910 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[13] ; CHIP_EMULATOR:inst4|SRAM~61  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.141 ns                   ; 3.231 ns                 ;
; -3.909 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[10] ; CHIP_EMULATOR:inst4|SRAM~410 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.117 ns                   ; 3.208 ns                 ;
; -3.907 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~412 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.196 ns                   ; 3.289 ns                 ;
; -3.904 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~338 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 8.003 ns                   ; 4.099 ns                 ;
; -3.903 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[3]  ; CHIP_EMULATOR:inst4|SRAM~243 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.361 ns                   ; 3.458 ns                 ;
; -3.875 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[5]  ; CHIP_EMULATOR:inst4|SRAM~149 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.681 ns                   ; 3.806 ns                 ;
; -3.861 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[10] ; CHIP_EMULATOR:inst4|SRAM~234 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.679 ns                   ; 2.818 ns                 ;
; -3.856 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~60  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.243 ns                   ; 3.387 ns                 ;
; -3.839 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[6]  ; CHIP_EMULATOR:inst4|SRAM~230 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.126 ns                   ; 3.287 ns                 ;
; -3.837 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[14] ; CHIP_EMULATOR:inst4|SRAM~366 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.284 ns                   ; 3.447 ns                 ;
; -3.825 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[5]  ; CHIP_EMULATOR:inst4|SRAM~133 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.635 ns                   ; 3.810 ns                 ;
; -3.817 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~141 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.318 ns                   ; 3.501 ns                 ;
; -3.813 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[7]  ; CHIP_EMULATOR:inst4|SRAM~231 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.113 ns                   ; 3.300 ns                 ;
; -3.812 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[6]  ; CHIP_EMULATOR:inst4|SRAM~134 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.671 ns                   ; 3.859 ns                 ;
; -3.803 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[13] ; CHIP_EMULATOR:inst4|SRAM~349 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.919 ns                   ; 4.116 ns                 ;
; -3.800 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~204 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.230 ns                   ; 3.430 ns                 ;
; -3.796 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[1]  ; CHIP_EMULATOR:inst4|SRAM~413 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.380 ns                   ; 3.584 ns                 ;
; -3.791 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~15  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.188 ns                   ; 3.397 ns                 ;
; -3.772 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[6]  ; CHIP_EMULATOR:inst4|SRAM~198 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.419 ns                   ; 3.647 ns                 ;
; -3.772 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~11  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.066 ns                   ; 3.294 ns                 ;
; -3.756 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~352 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.327 ns                   ; 3.571 ns                 ;
; -3.753 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[15] ; CHIP_EMULATOR:inst4|SRAM~255 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.905 ns                   ; 4.152 ns                 ;
; -3.750 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~337 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 8.034 ns                   ; 4.284 ns                 ;
; -3.746 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[3]  ; CHIP_EMULATOR:inst4|SRAM~355 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.351 ns                   ; 3.605 ns                 ;
; -3.744 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~248 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.492 ns                   ; 3.748 ns                 ;
; -3.741 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[9]  ; CHIP_EMULATOR:inst4|SRAM~137 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.394 ns                   ; 3.653 ns                 ;
; -3.740 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[15] ; CHIP_EMULATOR:inst4|SRAM~143 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.894 ns                   ; 4.154 ns                 ;
; -3.732 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[15] ; CHIP_EMULATOR:inst4|SRAM~351 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 8.593 ns                   ; 4.861 ns                 ;
; -3.727 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~12  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.069 ns                   ; 3.342 ns                 ;
; -3.726 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[7]  ; CHIP_EMULATOR:inst4|SRAM~487 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.847 ns                   ; 3.121 ns                 ;
; -3.719 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[3]  ; CHIP_EMULATOR:inst4|SRAM~51  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.229 ns                   ; 3.510 ns                 ;
; -3.719 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~146 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.208 ns                   ; 3.489 ns                 ;
; -3.717 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~136 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.296 ns                   ; 3.579 ns                 ;
; -3.716 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[7]  ; CHIP_EMULATOR:inst4|SRAM~167 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.117 ns                   ; 3.401 ns                 ;
; -3.713 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[9]  ; CHIP_EMULATOR:inst4|SRAM~153 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.137 ns                   ; 3.424 ns                 ;
; -3.706 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[14] ; CHIP_EMULATOR:inst4|SRAM~350 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.813 ns                   ; 4.107 ns                 ;
; -3.703 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[1]  ; CHIP_EMULATOR:inst4|SRAM~61  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.288 ns                   ; 3.585 ns                 ;
; -3.689 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~243 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.380 ns                   ; 3.691 ns                 ;
; -3.688 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~200 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.093 ns                   ; 3.405 ns                 ;
; -3.681 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[5]  ; CHIP_EMULATOR:inst4|SRAM~357 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.860 ns                   ; 4.179 ns                 ;
; -3.663 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~345 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 8.004 ns                   ; 4.341 ns                 ;
; -3.648 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[15] ; CHIP_EMULATOR:inst4|SRAM~159 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.802 ns                   ; 4.154 ns                 ;
; -3.647 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[1]  ; CHIP_EMULATOR:inst4|SRAM~49  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.258 ns                   ; 3.611 ns                 ;
; -3.646 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~150 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.237 ns                   ; 3.591 ns                 ;
; -3.644 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[9]  ; CHIP_EMULATOR:inst4|SRAM~57  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.105 ns                   ; 3.461 ns                 ;
; -3.642 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~249 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.339 ns                   ; 3.697 ns                 ;
; -3.641 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[14] ; CHIP_EMULATOR:inst4|SRAM~254 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.310 ns                   ; 3.669 ns                 ;
; -3.639 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[1]  ; CHIP_EMULATOR:inst4|SRAM~161 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.819 ns                   ; 3.180 ns                 ;
; -3.630 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~152 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.204 ns                   ; 3.574 ns                 ;
; -3.629 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[1]  ; CHIP_EMULATOR:inst4|SRAM~401 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.242 ns                   ; 3.613 ns                 ;
; -3.628 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[5]  ; CHIP_EMULATOR:inst4|SRAM~341 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 8.303 ns                   ; 4.675 ns                 ;
; -3.627 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~415 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.184 ns                   ; 3.557 ns                 ;
; -3.624 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~300 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.912 ns                   ; 3.288 ns                 ;
; -3.608 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~405 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.211 ns                   ; 3.603 ns                 ;
; -3.603 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~336 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 8.032 ns                   ; 4.429 ns                 ;
; -3.598 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[11] ; CHIP_EMULATOR:inst4|SRAM~347 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.936 ns                   ; 4.338 ns                 ;
; -3.596 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[1]  ; CHIP_EMULATOR:inst4|SRAM~349 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 8.066 ns                   ; 4.470 ns                 ;
; -3.587 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[1]  ; CHIP_EMULATOR:inst4|SRAM~345 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 8.039 ns                   ; 4.452 ns                 ;
; -3.575 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[1]  ; CHIP_EMULATOR:inst4|SRAM~250 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.548 ns                   ; 3.973 ns                 ;
; -3.570 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[8]  ; CHIP_EMULATOR:inst4|SRAM~168 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.095 ns                   ; 3.525 ns                 ;
; -3.566 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[1]  ; CHIP_EMULATOR:inst4|SRAM~249 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.374 ns                   ; 3.808 ns                 ;
; -3.554 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[3]  ; CHIP_EMULATOR:inst4|SRAM~3   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.067 ns                   ; 3.513 ns                 ;
; -3.550 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[10] ; CHIP_EMULATOR:inst4|SRAM~426 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.460 ns                   ; 2.910 ns                 ;
; -3.546 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~155 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.250 ns                   ; 3.704 ns                 ;
; -3.541 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[13] ; CHIP_EMULATOR:inst4|SRAM~157 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.124 ns                   ; 3.583 ns                 ;
; -3.539 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[8]  ; CHIP_EMULATOR:inst4|SRAM~56  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.425 ns                   ; 3.886 ns                 ;
; -3.532 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~355 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.370 ns                   ; 3.838 ns                 ;
; -3.530 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~360 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.491 ns                   ; 3.961 ns                 ;
; -3.526 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[12] ; CHIP_EMULATOR:inst4|SRAM~364 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.369 ns                   ; 3.843 ns                 ;
; -3.522 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~207 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.045 ns                   ; 3.523 ns                 ;
; -3.520 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~53  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.122 ns                   ; 3.602 ns                 ;
; -3.509 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~139 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.356 ns                   ; 3.847 ns                 ;
; -3.505 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~63  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.237 ns                   ; 3.732 ns                 ;
; -3.505 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~51  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.248 ns                   ; 3.743 ns                 ;
; -3.504 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[6]  ; CHIP_EMULATOR:inst4|SRAM~54  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.594 ns                   ; 4.090 ns                 ;
; -3.503 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~290 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.023 ns                   ; 3.520 ns                 ;
; -3.502 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~411 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.210 ns                   ; 3.708 ns                 ;
; -3.491 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~288 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.061 ns                   ; 3.570 ns                 ;
; -3.491 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[8]  ; CHIP_EMULATOR:inst4|SRAM~8   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.377 ns                   ; 3.886 ns                 ;
; -3.488 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[1]  ; CHIP_EMULATOR:inst4|SRAM~130 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.353 ns                   ; 3.865 ns                 ;
; -3.482 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~140 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.311 ns                   ; 3.829 ns                 ;
; -3.479 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[1]  ; CHIP_EMULATOR:inst4|SRAM~481 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.543 ns                   ; 3.064 ns                 ;
; -3.473 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~55  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.271 ns                   ; 3.798 ns                 ;
; -3.468 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~137 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.500 ns                   ; 4.032 ns                 ;
; -3.466 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[6]  ; CHIP_EMULATOR:inst4|SRAM~6   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.408 ns                   ; 3.942 ns                 ;
; -3.462 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[12] ; CHIP_EMULATOR:inst4|SRAM~252 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.259 ns                   ; 3.797 ns                 ;
; -3.462 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[10] ; CHIP_EMULATOR:inst4|SRAM~170 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.541 ns                   ; 3.079 ns                 ;
; -3.459 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[1]  ; CHIP_EMULATOR:inst4|SRAM~289 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.072 ns                   ; 3.613 ns                 ;
; -3.453 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[15] ; CHIP_EMULATOR:inst4|SRAM~15  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.753 ns                   ; 4.300 ns                 ;
; -3.452 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[1]  ; CHIP_EMULATOR:inst4|SRAM~347 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 8.083 ns                   ; 4.631 ns                 ;
; -3.445 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[13] ; CHIP_EMULATOR:inst4|SRAM~141 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.206 ns                   ; 3.761 ns                 ;
; -3.444 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[10] ; CHIP_EMULATOR:inst4|SRAM~490 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.523 ns                   ; 3.079 ns                 ;
; -3.440 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~153 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.243 ns                   ; 3.803 ns                 ;
; -3.436 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[1]  ; CHIP_EMULATOR:inst4|SRAM~354 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.510 ns                   ; 4.074 ns                 ;
; -3.436 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[1]  ; CHIP_EMULATOR:inst4|SRAM~81  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.982 ns                   ; 2.546 ns                 ;
; -3.434 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[5]  ; CHIP_EMULATOR:inst4|SRAM~245 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.819 ns                   ; 4.385 ns                 ;
; -3.433 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~365 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.349 ns                   ; 3.916 ns                 ;
; -3.423 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~128 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.312 ns                   ; 3.889 ns                 ;
; -3.423 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~342 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 8.016 ns                   ; 4.593 ns                 ;
; -3.420 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[3]  ; CHIP_EMULATOR:inst4|SRAM~131 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.478 ns                   ; 4.058 ns                 ;
; -3.419 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~250 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.513 ns                   ; 4.094 ns                 ;
; -3.407 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[9]  ; CHIP_EMULATOR:inst4|SRAM~201 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.967 ns                   ; 3.560 ns                 ;
; -3.398 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~236 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.785 ns                   ; 3.387 ns                 ;
; -3.395 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~480 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.496 ns                   ; 3.101 ns                 ;
; -3.392 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[1]  ; CHIP_EMULATOR:inst4|SRAM~137 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.535 ns                   ; 4.143 ns                 ;
; -3.391 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~156 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.219 ns                   ; 3.828 ns                 ;
; -3.389 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[1]  ; CHIP_EMULATOR:inst4|SRAM~346 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 8.086 ns                   ; 4.697 ns                 ;
; -3.384 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[12] ; CHIP_EMULATOR:inst4|SRAM~412 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.084 ns                   ; 3.700 ns                 ;
; -3.382 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[1]  ; CHIP_EMULATOR:inst4|SRAM~338 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 8.038 ns                   ; 4.656 ns                 ;
; -3.374 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[6]  ; CHIP_EMULATOR:inst4|SRAM~358 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.815 ns                   ; 4.441 ns                 ;
; -3.373 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[1]  ; CHIP_EMULATOR:inst4|SRAM~417 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.436 ns                   ; 3.063 ns                 ;
; -3.371 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~57  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.211 ns                   ; 3.840 ns                 ;
; -3.366 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[1]  ; CHIP_EMULATOR:inst4|SRAM~225 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.806 ns                   ; 3.440 ns                 ;
; -3.364 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[1]  ; CHIP_EMULATOR:inst4|SRAM~153 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.278 ns                   ; 3.914 ns                 ;
; -3.362 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~363 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.492 ns                   ; 4.130 ns                 ;
; -3.360 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[8]  ; CHIP_EMULATOR:inst4|SRAM~296 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.268 ns                   ; 3.908 ns                 ;
; -3.358 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~303 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.884 ns                   ; 3.526 ns                 ;
; -3.349 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[3]  ; CHIP_EMULATOR:inst4|SRAM~403 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.191 ns                   ; 3.842 ns                 ;
; -3.348 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~144 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.216 ns                   ; 3.868 ns                 ;
; -3.346 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~407 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.205 ns                   ; 3.859 ns                 ;
; -3.343 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~353 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.459 ns                   ; 4.116 ns                 ;
; -3.342 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~194 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.094 ns                   ; 3.752 ns                 ;
; -3.340 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~3   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.086 ns                   ; 3.746 ns                 ;
; -3.340 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[1]  ; CHIP_EMULATOR:inst4|SRAM~359 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.537 ns                   ; 4.197 ns                 ;
; -3.339 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~48  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.228 ns                   ; 3.889 ns                 ;
; -3.334 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[1]  ; CHIP_EMULATOR:inst4|SRAM~157 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.271 ns                   ; 3.937 ns                 ;
; -3.333 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[12] ; CHIP_EMULATOR:inst4|SRAM~60  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.131 ns                   ; 3.798 ns                 ;
; -3.330 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[3]  ; CHIP_EMULATOR:inst4|SRAM~291 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.931 ns                   ; 3.601 ns                 ;
; -3.330 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[8]  ; CHIP_EMULATOR:inst4|SRAM~344 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 8.357 ns                   ; 5.027 ns                 ;
; -3.318 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~343 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 8.031 ns                   ; 4.713 ns                 ;
; -3.299 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~149 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.352 ns                   ; 4.053 ns                 ;
; -3.297 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[7]  ; CHIP_EMULATOR:inst4|SRAM~423 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.726 ns                   ; 3.429 ns                 ;
; -3.295 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[1]  ; CHIP_EMULATOR:inst4|SRAM~57  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.246 ns                   ; 3.951 ns                 ;
; -3.289 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[15] ; CHIP_EMULATOR:inst4|SRAM~415 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 7.749 ns                   ; 4.460 ns                 ;
; -3.288 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[7]  ; CHIP_EMULATOR:inst4|SRAM~471 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.536 ns                   ; 2.248 ns                 ;
; -3.287 ns                               ; addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]  ; CHIP_EMULATOR:inst4|SRAM~416 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 6.389 ns                   ; 3.102 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)        ;                              ;                                             ;                                             ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------+------------------------------+---------------------------------------------+---------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+-------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                         ; To          ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+-------------+------------+
; N/A                                     ; None                                                ; 20.939 ns  ; CHIP_EMULATOR:inst4|SRAM~303 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 20.140 ns  ; CHIP_EMULATOR:inst4|SRAM~367 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 20.135 ns  ; CHIP_EMULATOR:inst4|SRAM~351 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 20.134 ns  ; CHIP_EMULATOR:inst4|SRAM~431 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 19.958 ns  ; CHIP_EMULATOR:inst4|SRAM~343 ; SRAM_DQ[7]  ; clk_50     ;
; N/A                                     ; None                                                ; 19.956 ns  ; CHIP_EMULATOR:inst4|SRAM~366 ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 19.899 ns  ; CHIP_EMULATOR:inst4|SRAM~302 ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 19.798 ns  ; CHIP_EMULATOR:inst4|SRAM~364 ; SRAM_DQ[12] ; clk_50     ;
; N/A                                     ; None                                                ; 19.672 ns  ; CHIP_EMULATOR:inst4|SRAM~401 ; SRAM_DQ[1]  ; clk_50     ;
; N/A                                     ; None                                                ; 19.629 ns  ; CHIP_EMULATOR:inst4|SRAM~337 ; SRAM_DQ[1]  ; clk_50     ;
; N/A                                     ; None                                                ; 19.508 ns  ; CHIP_EMULATOR:inst4|SRAM~347 ; SRAM_DQ[11] ; clk_50     ;
; N/A                                     ; None                                                ; 19.507 ns  ; CHIP_EMULATOR:inst4|SRAM~193 ; SRAM_DQ[1]  ; clk_50     ;
; N/A                                     ; None                                                ; 19.426 ns  ; CHIP_EMULATOR:inst4|SRAM~1   ; SRAM_DQ[1]  ; clk_50     ;
; N/A                                     ; None                                                ; 19.280 ns  ; CHIP_EMULATOR:inst4|SRAM~299 ; SRAM_DQ[11] ; clk_50     ;
; N/A                                     ; None                                                ; 19.274 ns  ; CHIP_EMULATOR:inst4|SRAM~300 ; SRAM_DQ[12] ; clk_50     ;
; N/A                                     ; None                                                ; 19.230 ns  ; CHIP_EMULATOR:inst4|SRAM~11  ; SRAM_DQ[11] ; clk_50     ;
; N/A                                     ; None                                                ; 19.212 ns  ; CHIP_EMULATOR:inst4|SRAM~341 ; SRAM_DQ[5]  ; clk_50     ;
; N/A                                     ; None                                                ; 19.189 ns  ; CHIP_EMULATOR:inst4|SRAM~345 ; SRAM_DQ[9]  ; clk_50     ;
; N/A                                     ; None                                                ; 19.128 ns  ; CHIP_EMULATOR:inst4|SRAM~494 ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 19.079 ns  ; CHIP_EMULATOR:inst4|SRAM~132 ; SRAM_DQ[4]  ; clk_50     ;
; N/A                                     ; None                                                ; 19.065 ns  ; CHIP_EMULATOR:inst4|SRAM~159 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 19.060 ns  ; CHIP_EMULATOR:inst4|SRAM~145 ; SRAM_DQ[1]  ; clk_50     ;
; N/A                                     ; None                                                ; 19.022 ns  ; CHIP_EMULATOR:inst4|SRAM~360 ; SRAM_DQ[8]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.993 ns  ; CHIP_EMULATOR:inst4|SRAM~63  ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 18.979 ns  ; CHIP_EMULATOR:inst4|SRAM~412 ; SRAM_DQ[12] ; clk_50     ;
; N/A                                     ; None                                                ; 18.971 ns  ; CHIP_EMULATOR:inst4|SRAM~241 ; SRAM_DQ[1]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.939 ns  ; CHIP_EMULATOR:inst4|SRAM~128 ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.906 ns  ; CHIP_EMULATOR:inst4|SRAM~138 ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 18.878 ns  ; CHIP_EMULATOR:inst4|SRAM~9   ; SRAM_DQ[9]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.873 ns  ; CHIP_EMULATOR:inst4|SRAM~140 ; SRAM_DQ[12] ; clk_50     ;
; N/A                                     ; None                                                ; 18.855 ns  ; CHIP_EMULATOR:inst4|SRAM~15  ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 18.850 ns  ; CHIP_EMULATOR:inst4|SRAM~143 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 18.849 ns  ; CHIP_EMULATOR:inst4|SRAM~410 ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 18.841 ns  ; CHIP_EMULATOR:inst4|SRAM~49  ; SRAM_DQ[1]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.832 ns  ; CHIP_EMULATOR:inst4|SRAM~348 ; SRAM_DQ[12] ; clk_50     ;
; N/A                                     ; None                                                ; 18.830 ns  ; CHIP_EMULATOR:inst4|SRAM~206 ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 18.829 ns  ; CHIP_EMULATOR:inst4|SRAM~129 ; SRAM_DQ[1]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.822 ns  ; CHIP_EMULATOR:inst4|SRAM~415 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 18.819 ns  ; CHIP_EMULATOR:inst4|SRAM~6   ; SRAM_DQ[6]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.768 ns  ; CHIP_EMULATOR:inst4|SRAM~4   ; SRAM_DQ[4]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.731 ns  ; CHIP_EMULATOR:inst4|SRAM~199 ; SRAM_DQ[7]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.696 ns  ; CHIP_EMULATOR:inst4|SRAM~54  ; SRAM_DQ[6]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.693 ns  ; CHIP_EMULATOR:inst4|SRAM~225 ; SRAM_DQ[1]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.668 ns  ; CHIP_EMULATOR:inst4|SRAM~7   ; SRAM_DQ[7]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.634 ns  ; CHIP_EMULATOR:inst4|SRAM~289 ; SRAM_DQ[1]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.624 ns  ; CHIP_EMULATOR:inst4|SRAM~81  ; SRAM_DQ[1]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.617 ns  ; CHIP_EMULATOR:inst4|SRAM~247 ; SRAM_DQ[7]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.615 ns  ; CHIP_EMULATOR:inst4|SRAM~342 ; SRAM_DQ[6]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.609 ns  ; CHIP_EMULATOR:inst4|SRAM~340 ; SRAM_DQ[4]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.598 ns  ; CHIP_EMULATOR:inst4|SRAM~339 ; SRAM_DQ[3]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.577 ns  ; CHIP_EMULATOR:inst4|SRAM~491 ; SRAM_DQ[11] ; clk_50     ;
; N/A                                     ; None                                                ; 18.568 ns  ; CHIP_EMULATOR:inst4|SRAM~14  ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 18.551 ns  ; CHIP_EMULATOR:inst4|SRAM~164 ; SRAM_DQ[4]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.548 ns  ; CHIP_EMULATOR:inst4|SRAM~148 ; SRAM_DQ[4]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.543 ns  ; CHIP_EMULATOR:inst4|SRAM~48  ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.543 ns  ; CHIP_EMULATOR:inst4|SRAM~204 ; SRAM_DQ[12] ; clk_50     ;
; N/A                                     ; None                                                ; 18.537 ns  ; CHIP_EMULATOR:inst4|SRAM~411 ; SRAM_DQ[11] ; clk_50     ;
; N/A                                     ; None                                                ; 18.529 ns  ; CHIP_EMULATOR:inst4|SRAM~353 ; SRAM_DQ[1]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.473 ns  ; CHIP_EMULATOR:inst4|SRAM~203 ; SRAM_DQ[11] ; clk_50     ;
; N/A                                     ; None                                                ; 18.471 ns  ; CHIP_EMULATOR:inst4|SRAM~344 ; SRAM_DQ[8]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.460 ns  ; CHIP_EMULATOR:inst4|SRAM~196 ; SRAM_DQ[4]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.459 ns  ; CHIP_EMULATOR:inst4|SRAM~134 ; SRAM_DQ[6]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.423 ns  ; CHIP_EMULATOR:inst4|SRAM~207 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 18.412 ns  ; CHIP_EMULATOR:inst4|SRAM~202 ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 18.389 ns  ; CHIP_EMULATOR:inst4|SRAM~156 ; SRAM_DQ[12] ; clk_50     ;
; N/A                                     ; None                                                ; 18.387 ns  ; CHIP_EMULATOR:inst4|SRAM~363 ; SRAM_DQ[11] ; clk_50     ;
; N/A                                     ; None                                                ; 18.373 ns  ; CHIP_EMULATOR:inst4|SRAM~160 ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.327 ns  ; CHIP_EMULATOR:inst4|SRAM~10  ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 18.317 ns  ; CHIP_EMULATOR:inst4|SRAM~255 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 18.301 ns  ; CHIP_EMULATOR:inst4|SRAM~222 ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 18.289 ns  ; CHIP_EMULATOR:inst4|SRAM~292 ; SRAM_DQ[4]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.286 ns  ; CHIP_EMULATOR:inst4|SRAM~349 ; SRAM_DQ[13] ; clk_50     ;
; N/A                                     ; None                                                ; 18.281 ns  ; CHIP_EMULATOR:inst4|SRAM~356 ; SRAM_DQ[4]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.280 ns  ; CHIP_EMULATOR:inst4|SRAM~295 ; SRAM_DQ[7]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.267 ns  ; CHIP_EMULATOR:inst4|SRAM~151 ; SRAM_DQ[7]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.254 ns  ; CHIP_EMULATOR:inst4|SRAM~154 ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 18.243 ns  ; CHIP_EMULATOR:inst4|SRAM~336 ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.233 ns  ; CHIP_EMULATOR:inst4|SRAM~252 ; SRAM_DQ[12] ; clk_50     ;
; N/A                                     ; None                                                ; 18.226 ns  ; CHIP_EMULATOR:inst4|SRAM~62  ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 18.216 ns  ; CHIP_EMULATOR:inst4|SRAM~209 ; SRAM_DQ[1]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.216 ns  ; CHIP_EMULATOR:inst4|SRAM~346 ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 18.202 ns  ; CHIP_EMULATOR:inst4|SRAM~358 ; SRAM_DQ[6]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.190 ns  ; CHIP_EMULATOR:inst4|SRAM~427 ; SRAM_DQ[11] ; clk_50     ;
; N/A                                     ; None                                                ; 18.183 ns  ; CHIP_EMULATOR:inst4|SRAM~231 ; SRAM_DQ[7]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.175 ns  ; CHIP_EMULATOR:inst4|SRAM~142 ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 18.171 ns  ; CHIP_EMULATOR:inst4|SRAM~291 ; SRAM_DQ[3]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.170 ns  ; CHIP_EMULATOR:inst4|SRAM~495 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 18.139 ns  ; CHIP_EMULATOR:inst4|SRAM~296 ; SRAM_DQ[8]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.113 ns  ; CHIP_EMULATOR:inst4|SRAM~3   ; SRAM_DQ[3]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.103 ns  ; CHIP_EMULATOR:inst4|SRAM~430 ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 18.052 ns  ; CHIP_EMULATOR:inst4|SRAM~158 ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 18.048 ns  ; CHIP_EMULATOR:inst4|SRAM~172 ; SRAM_DQ[12] ; clk_50     ;
; N/A                                     ; None                                                ; 18.034 ns  ; CHIP_EMULATOR:inst4|SRAM~135 ; SRAM_DQ[7]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.031 ns  ; CHIP_EMULATOR:inst4|SRAM~192 ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.028 ns  ; CHIP_EMULATOR:inst4|SRAM~294 ; SRAM_DQ[6]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.028 ns  ; CHIP_EMULATOR:inst4|SRAM~201 ; SRAM_DQ[9]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.019 ns  ; CHIP_EMULATOR:inst4|SRAM~12  ; SRAM_DQ[12] ; clk_50     ;
; N/A                                     ; None                                                ; 18.013 ns  ; CHIP_EMULATOR:inst4|SRAM~424 ; SRAM_DQ[8]  ; clk_50     ;
; N/A                                     ; None                                                ; 18.008 ns  ; CHIP_EMULATOR:inst4|SRAM~5   ; SRAM_DQ[5]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.987 ns  ; CHIP_EMULATOR:inst4|SRAM~246 ; SRAM_DQ[6]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.983 ns  ; CHIP_EMULATOR:inst4|SRAM~233 ; SRAM_DQ[9]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.972 ns  ; CHIP_EMULATOR:inst4|SRAM~400 ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.952 ns  ; CHIP_EMULATOR:inst4|SRAM~404 ; SRAM_DQ[4]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.921 ns  ; CHIP_EMULATOR:inst4|SRAM~250 ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 17.920 ns  ; CHIP_EMULATOR:inst4|SRAM~13  ; SRAM_DQ[13] ; clk_50     ;
; N/A                                     ; None                                                ; 17.917 ns  ; CHIP_EMULATOR:inst4|SRAM~51  ; SRAM_DQ[3]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.912 ns  ; CHIP_EMULATOR:inst4|SRAM~417 ; SRAM_DQ[1]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.890 ns  ; CHIP_EMULATOR:inst4|SRAM~212 ; SRAM_DQ[4]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.888 ns  ; CHIP_EMULATOR:inst4|SRAM~350 ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 17.879 ns  ; CHIP_EMULATOR:inst4|SRAM~492 ; SRAM_DQ[12] ; clk_50     ;
; N/A                                     ; None                                                ; 17.876 ns  ; CHIP_EMULATOR:inst4|SRAM~0   ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.873 ns  ; CHIP_EMULATOR:inst4|SRAM~362 ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 17.869 ns  ; CHIP_EMULATOR:inst4|SRAM~239 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 17.849 ns  ; CHIP_EMULATOR:inst4|SRAM~90  ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 17.836 ns  ; CHIP_EMULATOR:inst4|SRAM~8   ; SRAM_DQ[8]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.833 ns  ; CHIP_EMULATOR:inst4|SRAM~234 ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 17.831 ns  ; CHIP_EMULATOR:inst4|SRAM~260 ; SRAM_DQ[4]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.819 ns  ; CHIP_EMULATOR:inst4|SRAM~254 ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 17.815 ns  ; CHIP_EMULATOR:inst4|SRAM~60  ; SRAM_DQ[12] ; clk_50     ;
; N/A                                     ; None                                                ; 17.812 ns  ; CHIP_EMULATOR:inst4|SRAM~205 ; SRAM_DQ[13] ; clk_50     ;
; N/A                                     ; None                                                ; 17.803 ns  ; CHIP_EMULATOR:inst4|SRAM~198 ; SRAM_DQ[6]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.794 ns  ; CHIP_EMULATOR:inst4|SRAM~131 ; SRAM_DQ[3]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.787 ns  ; CHIP_EMULATOR:inst4|SRAM~52  ; SRAM_DQ[4]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.777 ns  ; CHIP_EMULATOR:inst4|SRAM~224 ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.774 ns  ; CHIP_EMULATOR:inst4|SRAM~166 ; SRAM_DQ[6]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.765 ns  ; CHIP_EMULATOR:inst4|SRAM~235 ; SRAM_DQ[11] ; clk_50     ;
; N/A                                     ; None                                                ; 17.757 ns  ; CHIP_EMULATOR:inst4|SRAM~354 ; SRAM_DQ[2]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.728 ns  ; CHIP_EMULATOR:inst4|SRAM~408 ; SRAM_DQ[8]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.722 ns  ; CHIP_EMULATOR:inst4|SRAM~2   ; SRAM_DQ[2]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.717 ns  ; CHIP_EMULATOR:inst4|SRAM~170 ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 17.711 ns  ; CHIP_EMULATOR:inst4|SRAM~357 ; SRAM_DQ[5]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.698 ns  ; CHIP_EMULATOR:inst4|SRAM~58  ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 17.690 ns  ; CHIP_EMULATOR:inst4|SRAM~425 ; SRAM_DQ[9]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.683 ns  ; CHIP_EMULATOR:inst4|SRAM~297 ; SRAM_DQ[9]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.677 ns  ; CHIP_EMULATOR:inst4|SRAM~130 ; SRAM_DQ[2]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.649 ns  ; CHIP_EMULATOR:inst4|SRAM~240 ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.630 ns  ; CHIP_EMULATOR:inst4|SRAM~481 ; SRAM_DQ[1]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.629 ns  ; CHIP_EMULATOR:inst4|SRAM~21  ; SRAM_DQ[5]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.607 ns  ; CHIP_EMULATOR:inst4|SRAM~57  ; SRAM_DQ[9]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.596 ns  ; CHIP_EMULATOR:inst4|SRAM~230 ; SRAM_DQ[6]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.596 ns  ; CHIP_EMULATOR:inst4|SRAM~223 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 17.580 ns  ; CHIP_EMULATOR:inst4|SRAM~338 ; SRAM_DQ[2]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.580 ns  ; CHIP_EMULATOR:inst4|SRAM~136 ; SRAM_DQ[8]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.560 ns  ; CHIP_EMULATOR:inst4|SRAM~253 ; SRAM_DQ[13] ; clk_50     ;
; N/A                                     ; None                                                ; 17.557 ns  ; CHIP_EMULATOR:inst4|SRAM~487 ; SRAM_DQ[7]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.550 ns  ; CHIP_EMULATOR:inst4|SRAM~137 ; SRAM_DQ[9]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.548 ns  ; CHIP_EMULATOR:inst4|SRAM~175 ; SRAM_DQ[15] ; clk_50     ;
; N/A                                     ; None                                                ; 17.528 ns  ; CHIP_EMULATOR:inst4|SRAM~220 ; SRAM_DQ[12] ; clk_50     ;
; N/A                                     ; None                                                ; 17.527 ns  ; CHIP_EMULATOR:inst4|SRAM~50  ; SRAM_DQ[2]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.521 ns  ; CHIP_EMULATOR:inst4|SRAM~359 ; SRAM_DQ[7]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.477 ns  ; CHIP_EMULATOR:inst4|SRAM~293 ; SRAM_DQ[5]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.475 ns  ; CHIP_EMULATOR:inst4|SRAM~428 ; SRAM_DQ[12] ; clk_50     ;
; N/A                                     ; None                                                ; 17.465 ns  ; CHIP_EMULATOR:inst4|SRAM~385 ; SRAM_DQ[1]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.461 ns  ; CHIP_EMULATOR:inst4|SRAM~105 ; SRAM_DQ[9]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.458 ns  ; CHIP_EMULATOR:inst4|SRAM~490 ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 17.444 ns  ; CHIP_EMULATOR:inst4|SRAM~485 ; SRAM_DQ[5]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.439 ns  ; CHIP_EMULATOR:inst4|SRAM~409 ; SRAM_DQ[9]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.424 ns  ; CHIP_EMULATOR:inst4|SRAM~352 ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.400 ns  ; CHIP_EMULATOR:inst4|SRAM~155 ; SRAM_DQ[11] ; clk_50     ;
; N/A                                     ; None                                                ; 17.398 ns  ; CHIP_EMULATOR:inst4|SRAM~402 ; SRAM_DQ[2]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.396 ns  ; CHIP_EMULATOR:inst4|SRAM~251 ; SRAM_DQ[11] ; clk_50     ;
; N/A                                     ; None                                                ; 17.394 ns  ; CHIP_EMULATOR:inst4|SRAM~244 ; SRAM_DQ[4]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.389 ns  ; CHIP_EMULATOR:inst4|SRAM~423 ; SRAM_DQ[7]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.388 ns  ; CHIP_EMULATOR:inst4|SRAM~403 ; SRAM_DQ[3]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.386 ns  ; CHIP_EMULATOR:inst4|SRAM~171 ; SRAM_DQ[11] ; clk_50     ;
; N/A                                     ; None                                                ; 17.385 ns  ; CHIP_EMULATOR:inst4|SRAM~218 ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 17.382 ns  ; CHIP_EMULATOR:inst4|SRAM~484 ; SRAM_DQ[4]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.373 ns  ; CHIP_EMULATOR:inst4|SRAM~298 ; SRAM_DQ[10] ; clk_50     ;
; N/A                                     ; None                                                ; 17.365 ns  ; CHIP_EMULATOR:inst4|SRAM~56  ; SRAM_DQ[8]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.342 ns  ; CHIP_EMULATOR:inst4|SRAM~59  ; SRAM_DQ[11] ; clk_50     ;
; N/A                                     ; None                                                ; 17.337 ns  ; CHIP_EMULATOR:inst4|SRAM~488 ; SRAM_DQ[8]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.336 ns  ; CHIP_EMULATOR:inst4|SRAM~288 ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.317 ns  ; CHIP_EMULATOR:inst4|SRAM~263 ; SRAM_DQ[7]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.312 ns  ; CHIP_EMULATOR:inst4|SRAM~407 ; SRAM_DQ[7]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.298 ns  ; CHIP_EMULATOR:inst4|SRAM~174 ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 17.294 ns  ; CHIP_EMULATOR:inst4|SRAM~139 ; SRAM_DQ[11] ; clk_50     ;
; N/A                                     ; None                                                ; 17.289 ns  ; CHIP_EMULATOR:inst4|SRAM~55  ; SRAM_DQ[7]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.289 ns  ; CHIP_EMULATOR:inst4|SRAM~414 ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 17.288 ns  ; CHIP_EMULATOR:inst4|SRAM~141 ; SRAM_DQ[13] ; clk_50     ;
; N/A                                     ; None                                                ; 17.283 ns  ; CHIP_EMULATOR:inst4|SRAM~197 ; SRAM_DQ[5]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.278 ns  ; CHIP_EMULATOR:inst4|SRAM~236 ; SRAM_DQ[12] ; clk_50     ;
; N/A                                     ; None                                                ; 17.275 ns  ; CHIP_EMULATOR:inst4|SRAM~200 ; SRAM_DQ[8]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.265 ns  ; CHIP_EMULATOR:inst4|SRAM~153 ; SRAM_DQ[9]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.235 ns  ; CHIP_EMULATOR:inst4|SRAM~419 ; SRAM_DQ[3]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.227 ns  ; CHIP_EMULATOR:inst4|SRAM~147 ; SRAM_DQ[3]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.227 ns  ; CHIP_EMULATOR:inst4|SRAM~406 ; SRAM_DQ[6]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.218 ns  ; CHIP_EMULATOR:inst4|SRAM~238 ; SRAM_DQ[14] ; clk_50     ;
; N/A                                     ; None                                                ; 17.215 ns  ; CHIP_EMULATOR:inst4|SRAM~208 ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.213 ns  ; CHIP_EMULATOR:inst4|SRAM~391 ; SRAM_DQ[7]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.208 ns  ; CHIP_EMULATOR:inst4|SRAM~195 ; SRAM_DQ[3]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.208 ns  ; CHIP_EMULATOR:inst4|SRAM~168 ; SRAM_DQ[8]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.200 ns  ; CHIP_EMULATOR:inst4|SRAM~65  ; SRAM_DQ[1]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.190 ns  ; CHIP_EMULATOR:inst4|SRAM~324 ; SRAM_DQ[4]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.183 ns  ; CHIP_EMULATOR:inst4|SRAM~290 ; SRAM_DQ[2]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.178 ns  ; CHIP_EMULATOR:inst4|SRAM~61  ; SRAM_DQ[13] ; clk_50     ;
; N/A                                     ; None                                                ; 17.173 ns  ; CHIP_EMULATOR:inst4|SRAM~413 ; SRAM_DQ[13] ; clk_50     ;
; N/A                                     ; None                                                ; 17.172 ns  ; CHIP_EMULATOR:inst4|SRAM~144 ; SRAM_DQ[0]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.163 ns  ; CHIP_EMULATOR:inst4|SRAM~215 ; SRAM_DQ[7]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.161 ns  ; CHIP_EMULATOR:inst4|SRAM~229 ; SRAM_DQ[5]  ; clk_50     ;
; N/A                                     ; None                                                ; 17.133 ns  ; CHIP_EMULATOR:inst4|SRAM~237 ; SRAM_DQ[13] ; clk_50     ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                              ;             ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+-------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Apr 14 08:11:36 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SCOMP_SRAM -c SCOMP_SRAM --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "addressimplementation:inst7|SRAM_WE_N" is a latch
    Warning: Node "addressimplementation:inst7|SRAM_OE_N" is a latch
    Warning: Node "addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]" is a latch
    Warning: Node "addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[1]" is a latch
    Warning: Node "addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[0]" is a latch
    Warning: Node "addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[17]" is a latch
    Warning: Node "addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[2]" is a latch
    Warning: Node "addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[3]" is a latch
    Warning: Node "addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[10]" is a latch
    Warning: Node "addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[8]" is a latch
    Warning: Node "addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[9]" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~372" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~500" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~340" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~468" is a latch
    Warning: Node "addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[12]" is a latch
    Warning: Node "addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[11]" is a latch
    Warning: Node "addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[5]" is a latch
    Warning: Node "addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[6]" is a latch
    Warning: Node "addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[7]" is a latch
    Warning: Node "addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[14]" is a latch
    Warning: Node "addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[13]" is a latch
    Warning: Node "addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[16]" is a latch
    Warning: Node "addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[15]" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~228" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~244" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~100" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~116" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~177" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~161" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~209" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~241" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~433" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~497" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~481" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~353" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~388" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~452" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~420" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~484" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~308" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~436" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~276" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~404" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~20" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~52" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~148" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~180" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~212" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~196" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~84" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~68" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~145" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~129" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~81" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~113" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~49" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~33" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~193" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~225" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~305" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~369" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~401" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~465" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~449" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~321" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~417" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~289" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~234" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~250" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~122" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~106" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~346" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~474" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~378" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~506" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~232" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~248" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~120" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~104" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~376" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~504" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~472" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~344" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~441" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~505" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~489" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~361" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~217" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~249" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~185" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~169" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~324" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~260" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~292" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~356" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~4" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~36" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~132" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~164" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~65" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~97" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~17" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~1" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~273" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~337" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~257" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~385" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~202" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~218" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~26" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~58" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~154" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~186" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~90" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~74" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~410" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~282" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~442" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~314" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~394" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~458" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~426" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~490" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~98" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~114" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~242" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~226" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~370" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~498" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~338" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~466" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~219" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~251" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~171" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~187" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~363" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~491" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~443" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~507" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~435" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~499" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~355" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~483" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~211" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~243" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~163" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~179" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~24" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~56" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~184" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~152" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~216" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~200" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~88" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~72" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~312" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~440" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~280" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~408" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~392" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~456" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~424" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~488" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~377" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~313" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~425" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~297" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~329" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~457" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~409" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~473" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~121" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~89" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~57" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~41" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~233" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~201" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~153" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~137" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~224" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~240" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~96" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~112" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~336" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~464" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~368" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~496" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~42" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~10" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~138" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~170" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~266" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~330" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~362" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~298" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~511" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~447" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~495" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~367" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~191" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~175" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~223" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~255" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~82" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~66" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~18" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~50" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~178" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~146" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~210" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~194" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~482" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~418" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~386" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~450" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~434" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~306" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~274" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~402" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~43" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~59" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~123" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~91" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~203" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~235" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~155" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~139" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~299" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~427" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~315" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~379" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~475" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~411" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~459" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~331" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~307" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~371" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~323" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~451" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~467" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~403" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~291" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~419" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~51" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~35" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~115" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~83" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~227" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~195" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~131" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~147" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~485" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~357" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~437" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~501" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~213" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~245" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~181" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~165" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~246" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~230" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~118" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~102" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~470" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~342" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~502" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~374" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~247" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~215" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~167" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~183" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~439" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~503" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~487" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~359" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~40" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~8" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~168" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~136" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~328" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~264" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~360" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~296" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~393" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~265" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~281" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~345" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~105" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~73" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~9" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~25" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~208" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~192" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~64" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~80" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~48" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~16" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~176" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~144" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~400" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~272" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~304" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~432" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~416" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~480" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~448" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~384" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~383" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~319" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~303" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~431" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~479" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~415" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~463" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~335" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~63" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~47" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~127" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~95" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~159" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~143" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~207" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~239" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~34" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~2" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~130" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~162" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~354" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~290" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~258" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~322" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~27" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~11" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~75" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~107" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~283" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~347" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~267" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~395" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~259" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~387" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~339" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~275" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~19" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~3" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~67" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~99" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~293" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~421" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~469" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~405" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~453" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~325" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~373" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~309" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~37" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~53" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~117" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~85" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~229" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~197" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~133" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~149" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~198" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~214" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~54" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~22" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~182" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~150" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~86" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~70" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~278" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~406" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~310" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~438" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~454" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~390" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~486" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~422" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~199" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~231" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~55" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~39" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~119" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~87" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~151" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~135" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~311" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~375" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~407" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~471" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~455" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~327" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~423" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~295" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~380" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~508" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~348" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~476" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~252" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~236" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~108" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~124" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~382" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~510" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~350" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~478" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~238" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~254" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~110" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~126" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~173" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~189" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~253" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~221" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~493" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~365" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~445" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~509" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~32" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~0" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~128" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~160" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~288" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~352" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~320" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~256" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~351" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~287" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~399" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~271" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~15" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~31" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~111" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~79" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~277" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~341" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~261" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~389" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~21" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~5" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~69" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~101" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~6" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~38" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~134" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~166" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~262" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~326" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~294" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~358" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~23" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~7" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~71" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~103" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~343" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~279" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~263" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~391" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~316" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~444" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~396" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~460" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~492" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~428" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~412" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~284" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~188" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~156" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~28" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~60" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~220" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~204" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~76" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~92" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~494" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~430" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~462" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~398" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~318" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~446" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~414" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~286" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~62" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~30" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~158" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~190" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~222" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~206" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~94" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~78" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~141" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~157" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~45" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~61" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~93" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~125" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~205" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~237" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~301" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~429" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~381" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~317" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~477" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~413" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~333" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~461" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~268" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~332" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~300" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~364" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~140" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~172" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~12" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~44" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~302" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~366" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~270" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~334" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~14" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~46" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~142" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~174" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~13" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~29" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~109" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~77" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~349" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~285" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~269" is a latch
    Warning: Node "CHIP_EMULATOR:inst4|SRAM~397" is a latch
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found 68 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[3]" as buffer
    Info: Detected ripple clock "addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[2]" as buffer
    Info: Detected ripple clock "addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[0]" as buffer
    Info: Detected ripple clock "addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[1]" as buffer
    Info: Detected ripple clock "addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[4]" as buffer
    Info: Detected ripple clock "addressimplementation:inst7|SRAM_WE_N" as buffer
    Info: Detected gated clock "rtl~10" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~836" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~842" as buffer
    Info: Detected gated clock "rtl~18" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~834" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~833" as buffer
    Info: Detected gated clock "rtl~2" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~840" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~835" as buffer
    Info: Detected gated clock "rtl~14" as buffer
    Info: Detected gated clock "rtl~1" as buffer
    Info: Detected gated clock "rtl~11" as buffer
    Info: Detected gated clock "rtl~20" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~838" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~837" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~846" as buffer
    Info: Detected gated clock "rtl~17" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~843" as buffer
    Info: Detected gated clock "rtl~26" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~841" as buffer
    Info: Detected gated clock "rtl~16" as buffer
    Info: Detected gated clock "rtl~19" as buffer
    Info: Detected gated clock "rtl~24" as buffer
    Info: Detected gated clock "rtl~12" as buffer
    Info: Detected gated clock "rtl~8" as buffer
    Info: Detected gated clock "rtl~0" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~844" as buffer
    Info: Detected gated clock "rtl~6" as buffer
    Info: Detected gated clock "rtl~4" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~832" as buffer
    Info: Detected gated clock "rtl~15" as buffer
    Info: Detected gated clock "rtl~13" as buffer
    Info: Detected gated clock "rtl~9" as buffer
    Info: Detected gated clock "rtl~22" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~839" as buffer
    Info: Detected gated clock "rtl~21" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~847" as buffer
    Info: Detected gated clock "rtl~30" as buffer
    Info: Detected gated clock "CHIP_EMULATOR:inst4|SRAM~845" as buffer
    Info: Detected gated clock "rtl~27" as buffer
    Info: Detected gated clock "rtl~25" as buffer
    Info: Detected gated clock "rtl~28" as buffer
    Info: Detected gated clock "rtl~3" as buffer
    Info: Detected gated clock "rtl~7" as buffer
    Info: Detected gated clock "rtl~5" as buffer
    Info: Detected gated clock "rtl~23" as buffer
    Info: Detected gated clock "rtl~31" as buffer
    Info: Detected gated clock "rtl~29" as buffer
    Info: Detected gated clock "IO_DECODER:inst3|Equal29~3" as buffer
    Info: Detected gated clock "IO_DECODER:inst3|Equal29~2" as buffer
    Info: Detected gated clock "IO_DECODER:inst3|Equal30~0" as buffer
    Info: Detected ripple clock "SCOMP:inst|IO_CYCLE" as buffer
    Info: Detected gated clock "IO_DECODER:inst3|Equal29~1" as buffer
    Info: Detected gated clock "IO_DECODER:inst3|Equal29~0" as buffer
    Info: Detected ripple clock "SCOMP:inst|IR[7]" as buffer
    Info: Detected ripple clock "SCOMP:inst|IR[6]" as buffer
    Info: Detected ripple clock "SCOMP:inst|IR[5]" as buffer
    Info: Detected ripple clock "SCOMP:inst|IR[4]" as buffer
    Info: Detected ripple clock "SCOMP:inst|IR[3]" as buffer
    Info: Detected ripple clock "SCOMP:inst|IR[2]" as buffer
    Info: Detected ripple clock "SCOMP:inst|IR[1]" as buffer
    Info: Detected ripple clock "SCOMP:inst|IR[0]" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 21.968 ns for clock "altpll0:inst1|altpll:altpll_component|_clk0" between source register "CHIP_EMULATOR:inst4|SRAM~303" and destination register "SCOMP:inst|AC[15]"
    Info: Fmax is 27.73 MHz (period= 36.064 ns)
    Info: + Largest register to register requirement is 31.449 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 77.642 ns
                Info: Clock period of Destination clock "altpll0:inst1|altpll:altpll_component|_clk0" is 80.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 37.642 ns
                Info: Clock period of Source clock "altpll0:inst1|altpll:altpll_component|_clk0" is 80.000 ns with inverted offset of 37.642 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -8.587 ns
            Info: + Shortest clock path from clock "altpll0:inst1|altpll:altpll_component|_clk0" to destination register is 2.627 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 311; COMB Node = 'altpll0:inst1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.627 ns; Loc. = LCFF_X35_Y24_N1; Fanout = 21; REG Node = 'SCOMP:inst|AC[15]'
                Info: Total cell delay = 0.537 ns ( 20.44 % )
                Info: Total interconnect delay = 2.090 ns ( 79.56 % )
            Info: - Longest clock path from clock "altpll0:inst1|altpll:altpll_component|_clk0" to source register is 11.214 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 311; COMB Node = 'altpll0:inst1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.998 ns) + CELL(0.787 ns) = 2.876 ns; Loc. = LCFF_X34_Y24_N29; Fanout = 28; REG Node = 'SCOMP:inst|IR[3]'
                Info: 4: + IC(0.839 ns) + CELL(0.398 ns) = 4.113 ns; Loc. = LCCOMB_X33_Y22_N2; Fanout = 5; COMB Node = 'IO_DECODER:inst3|Equal29~0'
                Info: 5: + IC(0.270 ns) + CELL(0.393 ns) = 4.776 ns; Loc. = LCCOMB_X33_Y22_N18; Fanout = 16; COMB Node = 'IO_DECODER:inst3|Equal30~0'
                Info: 6: + IC(1.122 ns) + CELL(0.275 ns) = 6.173 ns; Loc. = LCCOMB_X33_Y16_N16; Fanout = 138; REG Node = 'addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[0]'
                Info: 7: + IC(1.300 ns) + CELL(0.398 ns) = 7.871 ns; Loc. = LCCOMB_X31_Y16_N28; Fanout = 2; COMB Node = 'CHIP_EMULATOR:inst4|SRAM~834'
                Info: 8: + IC(0.254 ns) + CELL(0.150 ns) = 8.275 ns; Loc. = LCCOMB_X31_Y16_N22; Fanout = 1; COMB Node = 'rtl~18'
                Info: 9: + IC(1.473 ns) + CELL(0.000 ns) = 9.748 ns; Loc. = CLKCTRL_G13; Fanout = 16; COMB Node = 'rtl~18clkctrl'
                Info: 10: + IC(1.316 ns) + CELL(0.150 ns) = 11.214 ns; Loc. = LCCOMB_X35_Y12_N0; Fanout = 1; REG Node = 'CHIP_EMULATOR:inst4|SRAM~303'
                Info: Total cell delay = 2.551 ns ( 22.75 % )
                Info: Total interconnect delay = 8.663 ns ( 77.25 % )
        Info: - Micro clock to output delay of source is 0.000 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 9.481 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y12_N0; Fanout = 1; REG Node = 'CHIP_EMULATOR:inst4|SRAM~303'
        Info: 2: + IC(0.997 ns) + CELL(0.438 ns) = 1.435 ns; Loc. = LCCOMB_X31_Y15_N16; Fanout = 1; COMB Node = 'CHIP_EMULATOR:inst4|SRAM~552'
        Info: 3: + IC(1.368 ns) + CELL(0.275 ns) = 3.078 ns; Loc. = LCCOMB_X33_Y22_N26; Fanout = 1; COMB Node = 'CHIP_EMULATOR:inst4|SRAM~553'
        Info: 4: + IC(1.438 ns) + CELL(0.275 ns) = 4.791 ns; Loc. = LCCOMB_X32_Y17_N30; Fanout = 1; COMB Node = 'CHIP_EMULATOR:inst4|SRAM~561'
        Info: 5: + IC(0.254 ns) + CELL(0.393 ns) = 5.438 ns; Loc. = LCCOMB_X32_Y17_N16; Fanout = 2; COMB Node = 'CHIP_EMULATOR:inst4|DATA[15]~31'
        Info: 6: + IC(0.923 ns) + CELL(0.420 ns) = 6.781 ns; Loc. = LCCOMB_X33_Y13_N8; Fanout = 2; COMB Node = 'CHIP_EMULATOR:inst4|DATA[15]~84'
        Info: 7: + IC(1.639 ns) + CELL(0.275 ns) = 8.695 ns; Loc. = LCCOMB_X35_Y24_N12; Fanout = 1; COMB Node = 'SCOMP:inst|Selector12~5'
        Info: 8: + IC(0.264 ns) + CELL(0.438 ns) = 9.397 ns; Loc. = LCCOMB_X35_Y24_N0; Fanout = 1; COMB Node = 'SCOMP:inst|Selector12~11'
        Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 9.481 ns; Loc. = LCFF_X35_Y24_N1; Fanout = 21; REG Node = 'SCOMP:inst|AC[15]'
        Info: Total cell delay = 2.598 ns ( 27.40 % )
        Info: Total interconnect delay = 6.883 ns ( 72.60 % )
Info: No valid register-to-register data paths exist for clock "clk_50"
Info: Minimum slack time is -5.363 ns for clock "altpll0:inst1|altpll:altpll_component|_clk0" between source register "addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[7]" and destination register "CHIP_EMULATOR:inst4|SRAM~55"
    Info: + Shortest register to register delay is 2.246 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X32_Y22_N18; Fanout = 3; REG Node = 'addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[7]'
        Info: 2: + IC(0.484 ns) + CELL(0.150 ns) = 0.634 ns; Loc. = LCCOMB_X32_Y22_N24; Fanout = 2; COMB Node = 'CHIP_EMULATOR:inst4|DATA[7]~65'
        Info: 3: + IC(0.768 ns) + CELL(0.149 ns) = 1.551 ns; Loc. = LCCOMB_X32_Y21_N18; Fanout = 34; COMB Node = 'CHIP_EMULATOR:inst4|DATA[7]~66'
        Info: 4: + IC(0.276 ns) + CELL(0.419 ns) = 2.246 ns; Loc. = LCCOMB_X32_Y21_N30; Fanout = 1; REG Node = 'CHIP_EMULATOR:inst4|SRAM~55'
        Info: Total cell delay = 0.718 ns ( 31.97 % )
        Info: Total interconnect delay = 1.528 ns ( 68.03 % )
    Info: - Smallest register to register requirement is 7.609 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 37.642 ns
                Info: Clock period of Destination clock "altpll0:inst1|altpll:altpll_component|_clk0" is 80.000 ns with inverted offset of 37.642 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 37.642 ns
                Info: Clock period of Source clock "altpll0:inst1|altpll:altpll_component|_clk0" is 80.000 ns with inverted offset of 37.642 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 7.609 ns
            Info: + Longest clock path from clock "altpll0:inst1|altpll:altpll_component|_clk0" to destination register is 11.601 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 311; COMB Node = 'altpll0:inst1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.998 ns) + CELL(0.787 ns) = 2.876 ns; Loc. = LCFF_X34_Y24_N29; Fanout = 28; REG Node = 'SCOMP:inst|IR[3]'
                Info: 4: + IC(0.839 ns) + CELL(0.398 ns) = 4.113 ns; Loc. = LCCOMB_X33_Y22_N2; Fanout = 5; COMB Node = 'IO_DECODER:inst3|Equal29~0'
                Info: 5: + IC(0.270 ns) + CELL(0.393 ns) = 4.776 ns; Loc. = LCCOMB_X33_Y22_N18; Fanout = 16; COMB Node = 'IO_DECODER:inst3|Equal30~0'
                Info: 6: + IC(1.122 ns) + CELL(0.275 ns) = 6.173 ns; Loc. = LCCOMB_X33_Y16_N16; Fanout = 138; REG Node = 'addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[0]'
                Info: 7: + IC(0.837 ns) + CELL(0.275 ns) = 7.285 ns; Loc. = LCCOMB_X33_Y18_N6; Fanout = 2; COMB Node = 'CHIP_EMULATOR:inst4|SRAM~846'
                Info: 8: + IC(0.716 ns) + CELL(0.150 ns) = 8.151 ns; Loc. = LCCOMB_X31_Y18_N8; Fanout = 1; COMB Node = 'rtl~11'
                Info: 9: + IC(1.789 ns) + CELL(0.000 ns) = 9.940 ns; Loc. = CLKCTRL_G1; Fanout = 16; COMB Node = 'rtl~11clkctrl'
                Info: 10: + IC(1.386 ns) + CELL(0.275 ns) = 11.601 ns; Loc. = LCCOMB_X32_Y21_N30; Fanout = 1; REG Node = 'CHIP_EMULATOR:inst4|SRAM~55'
                Info: Total cell delay = 2.553 ns ( 22.01 % )
                Info: Total interconnect delay = 9.048 ns ( 77.99 % )
            Info: - Shortest clock path from clock "altpll0:inst1|altpll:altpll_component|_clk0" to source register is 3.992 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 311; COMB Node = 'altpll0:inst1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.007 ns) + CELL(0.787 ns) = 2.885 ns; Loc. = LCFF_X33_Y22_N29; Fanout = 54; REG Node = 'SCOMP:inst|IR[0]'
                Info: 4: + IC(0.315 ns) + CELL(0.150 ns) = 3.350 ns; Loc. = LCCOMB_X33_Y22_N18; Fanout = 16; COMB Node = 'IO_DECODER:inst3|Equal30~0'
                Info: 5: + IC(0.492 ns) + CELL(0.150 ns) = 3.992 ns; Loc. = LCCOMB_X32_Y22_N18; Fanout = 3; REG Node = 'addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[7]'
                Info: Total cell delay = 1.087 ns ( 27.23 % )
                Info: Total interconnect delay = 2.905 ns ( 72.77 % )
        Info: - Micro clock to output delay of source is 0.000 ns
        Info: + Micro hold delay of destination is 0.000 ns
Warning: Can't achieve minimum setup and hold requirement altpll0:inst1|altpll:altpll_component|_clk0 along 5611 path(s). See Report window for details.
Info: tco from clock "clk_50" to destination pin "SRAM_DQ[15]" through register "CHIP_EMULATOR:inst4|SRAM~303" is 20.939 ns
    Info: + Offset between input clock "clk_50" and output clock "altpll0:inst1|altpll:altpll_component|_clk0" is -2.358 ns
    Info: + Longest clock path from clock "altpll0:inst1|altpll:altpll_component|_clk0" to source register is 11.214 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 311; COMB Node = 'altpll0:inst1|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(0.998 ns) + CELL(0.787 ns) = 2.876 ns; Loc. = LCFF_X34_Y24_N29; Fanout = 28; REG Node = 'SCOMP:inst|IR[3]'
        Info: 4: + IC(0.839 ns) + CELL(0.398 ns) = 4.113 ns; Loc. = LCCOMB_X33_Y22_N2; Fanout = 5; COMB Node = 'IO_DECODER:inst3|Equal29~0'
        Info: 5: + IC(0.270 ns) + CELL(0.393 ns) = 4.776 ns; Loc. = LCCOMB_X33_Y22_N18; Fanout = 16; COMB Node = 'IO_DECODER:inst3|Equal30~0'
        Info: 6: + IC(1.122 ns) + CELL(0.275 ns) = 6.173 ns; Loc. = LCCOMB_X33_Y16_N16; Fanout = 138; REG Node = 'addressimplementation:inst7|SRAM_ADDR_VHDL_SYNTHESIZED[0]'
        Info: 7: + IC(1.300 ns) + CELL(0.398 ns) = 7.871 ns; Loc. = LCCOMB_X31_Y16_N28; Fanout = 2; COMB Node = 'CHIP_EMULATOR:inst4|SRAM~834'
        Info: 8: + IC(0.254 ns) + CELL(0.150 ns) = 8.275 ns; Loc. = LCCOMB_X31_Y16_N22; Fanout = 1; COMB Node = 'rtl~18'
        Info: 9: + IC(1.473 ns) + CELL(0.000 ns) = 9.748 ns; Loc. = CLKCTRL_G13; Fanout = 16; COMB Node = 'rtl~18clkctrl'
        Info: 10: + IC(1.316 ns) + CELL(0.150 ns) = 11.214 ns; Loc. = LCCOMB_X35_Y12_N0; Fanout = 1; REG Node = 'CHIP_EMULATOR:inst4|SRAM~303'
        Info: Total cell delay = 2.551 ns ( 22.75 % )
        Info: Total interconnect delay = 8.663 ns ( 77.25 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 12.083 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y12_N0; Fanout = 1; REG Node = 'CHIP_EMULATOR:inst4|SRAM~303'
        Info: 2: + IC(0.997 ns) + CELL(0.438 ns) = 1.435 ns; Loc. = LCCOMB_X31_Y15_N16; Fanout = 1; COMB Node = 'CHIP_EMULATOR:inst4|SRAM~552'
        Info: 3: + IC(1.368 ns) + CELL(0.275 ns) = 3.078 ns; Loc. = LCCOMB_X33_Y22_N26; Fanout = 1; COMB Node = 'CHIP_EMULATOR:inst4|SRAM~553'
        Info: 4: + IC(1.438 ns) + CELL(0.275 ns) = 4.791 ns; Loc. = LCCOMB_X32_Y17_N30; Fanout = 1; COMB Node = 'CHIP_EMULATOR:inst4|SRAM~561'
        Info: 5: + IC(0.254 ns) + CELL(0.393 ns) = 5.438 ns; Loc. = LCCOMB_X32_Y17_N16; Fanout = 2; COMB Node = 'CHIP_EMULATOR:inst4|DATA[15]~31'
        Info: 6: + IC(0.923 ns) + CELL(0.420 ns) = 6.781 ns; Loc. = LCCOMB_X33_Y13_N8; Fanout = 2; COMB Node = 'CHIP_EMULATOR:inst4|DATA[15]~84'
        Info: 7: + IC(2.494 ns) + CELL(2.808 ns) = 12.083 ns; Loc. = PIN_G13; Fanout = 0; PIN Node = 'SRAM_DQ[15]'
        Info: Total cell delay = 4.609 ns ( 38.14 % )
        Info: Total interconnect delay = 7.474 ns ( 61.86 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 537 warnings
    Info: Peak virtual memory: 0 megabytes
    Info: Processing ended: Tue Apr 14 08:11:36 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


