# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../mips_2023.srcs/sources_1/new/Debug.v" \
"../../../../mips_2023.srcs/sources_1/new/UART.v" \
"../../../../mips_2023.srcs/sources_1/new/UART_rx.v" \
"../../../../mips_2023.srcs/sources_1/new/UART_tiks.v" \
"../../../../mips_2023.srcs/sources_1/new/UART_tx.v" \
"../../../../mips_2023.srcs/sim_1/new/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
