<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="D:/GitHub/ARM9byFPGA/Ch2_4tset_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="Ch2_4tset" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="4" />
   <wvobject fp_name="/Ch2_4tset/b" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">b</obj_property>
      <obj_property name="ObjectShortName">b</obj_property>
   </wvobject>
   <wvobject fp_name="/Ch2_4tset/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/Ch2_4tset/rst" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/Ch2_4tset/a" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">a</obj_property>
      <obj_property name="ObjectShortName">a</obj_property>
   </wvobject>
</wave_config>
