<?xml version="1.0" ?>
<HDLGen>
	<genFolder>
		<vhdl_folder>CB4CLED\VHDL\model</vhdl_folder>
		<vhdl_folder>CB4CLED\VHDL\testbench</vhdl_folder>
		<vhdl_folder>CB4CLED\VHDL\AMDprj</vhdl_folder>
	</genFolder>
	<projectManager>
		<settings>
			<name>CB4CLED</name>
			<location>C:/2022/projects/AbishekBupathi/HDLGen5/HDLGen/Projects</location>
		</settings>
		<EDA>
			<tool>
				<name>Xilinx Vivado</name>
				<dir>C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/vivado.exe</dir>
				<version>2019.1</version>
			</tool>
		</EDA>
		<HDL>
			<language>
				<name>VHDL</name>
			</language>
		</HDL>
	</projectManager>
	<hdlDesign>
		<header>
			<compName>cb4cled</compName>
			<title>null</title>
			<description>null</description>
			<authors>null</authors>
			<company>null</company>
			<email>null</email>
			<date>13/07/2022</date>
		</header>
		<clkAndRst/>
		<entityIOPorts>
			<signal>
				<name>CE</name>
				<mode>in</mode>
				<type>std_logic</type>
				<description/>
			</signal>
			<signal>
				<name>D</name>
				<mode>in</mode>
				<type>std_logic_vector(3 downto 0)</type>
				<description/>
			</signal>
			<signal>
				<name>Q</name>
				<mode>out</mode>
				<type>std_logic_vector(3 downto 0)</type>
				<description/>
			</signal>
			<signal>
				<name>ceo</name>
				<mode>in</mode>
				<type>std_logic</type>
				<description/>
			</signal>
		</entityIOPorts>
		<internalSignals/>
		<architecture>
			<archName>comb</archName>
			<process>
				<label>proc1_p</label>
				<inputSignal>CE</inputSignal>
				<inputSignal>D</inputSignal>
				<inputSignal>ceo</inputSignal>
				<defaultOutput>Q,D</defaultOutput>
			</process>
			<concurrentStmt>
				<label>conc1_c</label>
				<statement>Q,'1'</statement>
			</concurrentStmt>
		</architecture>
	</hdlDesign>
</HDLGen>