\doxysubsection{EFM32\+GG\+\_\+\+DMA\+\_\+\+Bit\+Fields}
\hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields}{}\label{group___e_f_m32_g_g___d_m_a___bit_fields}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gacd90b4632b97899013fdb704f3381515}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+RESETVALUE}}~0x100\+B0000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaea33317e78a704009ba74c3eca4f1fe7}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+MASK}}~0x001\+F00\+F1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa4ebbf0d899b79550c533149c3147c4b}{DMA\+\_\+\+STATUS\+\_\+\+EN}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa0d60f6595e4fdba10540da532a87954}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+EN\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gadaed10590d1bd44cb981672a9c970050}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+EN\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaea301f6913d2305adafab9d1beee60f5}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+EN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0022a9e388fefae83f37cbc36fdfcf78}{DMA\+\_\+\+STATUS\+\_\+\+EN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaea301f6913d2305adafab9d1beee60f5}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+EN\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga64d5b864076193f26472919974a19cf7}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga34311d933da2ad07f596a42b28a3bb3d}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+MASK}}~0x\+F0\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5fc81d58b7b7697ed14704f4d83892b5}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga373ca42ab2188ff5a688ab0c4e971255}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+IDLE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaaadf2a556bd7291d79d84f0d5da23671}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+RDCHCTRLDATA}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaea8273b57c95cbb56ecb8e3a01846abe}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+RDSRCENDPTR}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab0b7e37fe391455975a28072136fa7a6}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+RDDSTENDPTR}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga66a9173642fcb2ba957f72ead6078098}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+RDSRCDATA}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4e2c12419cbefcfa9fd9095aa6fc4561}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+WRDSTDATA}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae3669745e47ae38c0ddd1802e35da1e8}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+WAITREQCLR}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga30279c7bb54b4a2b929dbcad67fce4c9}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+WRCHCTRLDATA}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaccc07894e802e59089e71fd9efdbcdec}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+STALLED}}~0x00000008\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga07774a9be4607bce23a210508027edc5}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+DONE}}~0x00000009\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf64c3259635b37bec935358a0f68086a}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+PERSCATTRANS}}~0x0000000\+AUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga161afa373c83e6414d42e33e7d4af138}{DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5fc81d58b7b7697ed14704f4d83892b5}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2012a9340aeacdd304b4c5bb56f8b756}{DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+IDLE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga373ca42ab2188ff5a688ab0c4e971255}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+IDLE}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6425fdcd4a904f3588d10e140e093d04}{DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+RDCHCTRLDATA}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaaadf2a556bd7291d79d84f0d5da23671}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+RDCHCTRLDATA}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga91d9e2e399bf3643c96ac00aa4b28cb7}{DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+RDSRCENDPTR}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaea8273b57c95cbb56ecb8e3a01846abe}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+RDSRCENDPTR}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad35d1b761b587f6aad09865b58e50bea}{DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+RDDSTENDPTR}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab0b7e37fe391455975a28072136fa7a6}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+RDDSTENDPTR}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1a2a678458971d5c4c3e2fdd4b5057ff}{DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+RDSRCDATA}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga66a9173642fcb2ba957f72ead6078098}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+RDSRCDATA}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7fcf881c9d572cf2491549d58e9d63f7}{DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+WRDSTDATA}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4e2c12419cbefcfa9fd9095aa6fc4561}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+WRDSTDATA}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga405cd4043e3dc6c58ceafa11778538a4}{DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+WAITREQCLR}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae3669745e47ae38c0ddd1802e35da1e8}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+WAITREQCLR}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9b1ecc10aacb577f48aef77b022c0735}{DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+WRCHCTRLDATA}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga30279c7bb54b4a2b929dbcad67fce4c9}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+WRCHCTRLDATA}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0fa1b47c8b1456d49df1f144ad811213}{DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+STALLED}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaccc07894e802e59089e71fd9efdbcdec}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+STALLED}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga405c39e8c006efdbd017b044ab64c0cb}{DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+DONE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga07774a9be4607bce23a210508027edc5}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+DONE}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaeedfad1994bf3451f78e44cf5cbdd10a}{DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+PERSCATTRANS}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf64c3259635b37bec935358a0f68086a}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+PERSCATTRANS}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9ae827fc1efe28749d5b612bc60ca4c1}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+CHNUM\+\_\+\+SHIFT}}~16
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa76b997f130d4cee3e52cfedcd9bfadf}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+CHNUM\+\_\+\+MASK}}~0x1\+F0000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga03d29bd7dde9da2943451036ddc57c74}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+CHNUM\+\_\+\+DEFAULT}}~0x0000000\+BUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad14af2bdf6008b86e6a380f02e31386c}{DMA\+\_\+\+STATUS\+\_\+\+CHNUM\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga03d29bd7dde9da2943451036ddc57c74}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+CHNUM\+\_\+\+DEFAULT}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab90198e1bedf914a70db25cc68aedb99}{\+\_\+\+DMA\+\_\+\+CONFIG\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga926fd50cba450b4090cc75ad1b9985df}{\+\_\+\+DMA\+\_\+\+CONFIG\+\_\+\+MASK}}~0x00000021\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga81aa7ec1a6e990962b9ee3df8f82c711}{DMA\+\_\+\+CONFIG\+\_\+\+EN}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga173294a771ff2ea7b767b22d57baff40}{\+\_\+\+DMA\+\_\+\+CONFIG\+\_\+\+EN\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad8190300fc7a8b873ebfcb883119fe46}{\+\_\+\+DMA\+\_\+\+CONFIG\+\_\+\+EN\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga382f1997ddfe39e39c2d3594e02fe45d}{\+\_\+\+DMA\+\_\+\+CONFIG\+\_\+\+EN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga04417301893c1c0aac33d8b001818e2f}{DMA\+\_\+\+CONFIG\+\_\+\+EN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga382f1997ddfe39e39c2d3594e02fe45d}{\+\_\+\+DMA\+\_\+\+CONFIG\+\_\+\+EN\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9942cb4bbf0bee23640cfa11013d8afe}{DMA\+\_\+\+CONFIG\+\_\+\+CHPROT}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga65c46484750e13e3576bead09faf24af}{\+\_\+\+DMA\+\_\+\+CONFIG\+\_\+\+CHPROT\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf10ca2f3d02f6497d0ac261407c253a7}{\+\_\+\+DMA\+\_\+\+CONFIG\+\_\+\+CHPROT\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4e212830275a28758fcc0ee7a1d57d37}{\+\_\+\+DMA\+\_\+\+CONFIG\+\_\+\+CHPROT\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga42d647a30b5cc8f74ccf506e5aaeec3f}{DMA\+\_\+\+CONFIG\+\_\+\+CHPROT\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4e212830275a28758fcc0ee7a1d57d37}{\+\_\+\+DMA\+\_\+\+CONFIG\+\_\+\+CHPROT\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gabb29abcb7a08f68645d4b289cbd05d42}{\+\_\+\+DMA\+\_\+\+CTRLBASE\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1a3d3ac6410688fc3f74ad991835955c}{\+\_\+\+DMA\+\_\+\+CTRLBASE\+\_\+\+MASK}}~0x\+FFFFFFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3d3f1ab8af0660259e0aa5d73cfd711e}{\+\_\+\+DMA\+\_\+\+CTRLBASE\+\_\+\+CTRLBASE\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa32925cf20e987b00245472d73efcb61}{\+\_\+\+DMA\+\_\+\+CTRLBASE\+\_\+\+CTRLBASE\+\_\+\+MASK}}~0x\+FFFFFFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga09cf2fb84bb69731d3be00dd64772f0b}{\+\_\+\+DMA\+\_\+\+CTRLBASE\+\_\+\+CTRLBASE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaafd3fc302e00b3f3cec907a0149b8d5a}{DMA\+\_\+\+CTRLBASE\+\_\+\+CTRLBASE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga09cf2fb84bb69731d3be00dd64772f0b}{\+\_\+\+DMA\+\_\+\+CTRLBASE\+\_\+\+CTRLBASE\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5bd5384a8efb63d67ccb46d44dd287eb}{\+\_\+\+DMA\+\_\+\+ALTCTRLBASE\+\_\+\+RESETVALUE}}~0x00000100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gadeece3398e062459a284b0cf69cb1ddb}{\+\_\+\+DMA\+\_\+\+ALTCTRLBASE\+\_\+\+MASK}}~0x\+FFFFFFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga28218dcc5ed9c4ec54287f20af196f95}{\+\_\+\+DMA\+\_\+\+ALTCTRLBASE\+\_\+\+ALTCTRLBASE\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga634a72ca7386aa52449acbc28aae5b62}{\+\_\+\+DMA\+\_\+\+ALTCTRLBASE\+\_\+\+ALTCTRLBASE\+\_\+\+MASK}}~0x\+FFFFFFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad4b3a81e049ca412289cb20229151b2e}{\+\_\+\+DMA\+\_\+\+ALTCTRLBASE\+\_\+\+ALTCTRLBASE\+\_\+\+DEFAULT}}~0x00000100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga83f4ff4036c83da80e34256a910c5e18}{DMA\+\_\+\+ALTCTRLBASE\+\_\+\+ALTCTRLBASE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad4b3a81e049ca412289cb20229151b2e}{\+\_\+\+DMA\+\_\+\+ALTCTRLBASE\+\_\+\+ALTCTRLBASE\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga470812c2a34e13581d1d91856478707d}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+RESETVALUE}}~0x00000\+FFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga979125bad60ccbec4a64a2220e077ae1}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+MASK}}~0x00000\+FFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2be27518e202c32beab24941a9aa9f56}{DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH0\+WAITSTATUS}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga67f4397e4540efbe894297c26ee0b1ce}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH0\+WAITSTATUS\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1da33af6c8b308d91d707fdc9552d4c5}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH0\+WAITSTATUS\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3a7bff1c5a3cfef1124108c21a46dd85}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH0\+WAITSTATUS\+\_\+\+DEFAULT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaae21d399c8272f3762996aad21af39d6}{DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH0\+WAITSTATUS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3a7bff1c5a3cfef1124108c21a46dd85}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH0\+WAITSTATUS\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae934e57291f6777ff49bb879e4610da4}{DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH1\+WAITSTATUS}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf5091782f10cf1f46c686e485c782eee}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH1\+WAITSTATUS\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga21ccc8b4cf71d3c5d6d94fc67bdd4e6b}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH1\+WAITSTATUS\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga17eb606914809d67130a5cde7f8cbb9d}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH1\+WAITSTATUS\+\_\+\+DEFAULT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga738f81654da194aa25dcd3a11a8241bc}{DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH1\+WAITSTATUS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga17eb606914809d67130a5cde7f8cbb9d}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH1\+WAITSTATUS\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5c415d5e00d92ea5edaf0af3ad2659b0}{DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH2\+WAITSTATUS}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0e32f6c59290665735c315bb5a9f11bb}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH2\+WAITSTATUS\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab832e001e1f6f677ccffd53c119c4cfb}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH2\+WAITSTATUS\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab15b6a3df1a465eb2d98d72705e7aef5}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH2\+WAITSTATUS\+\_\+\+DEFAULT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1a75e7998cc25fedb7b139074469f0b9}{DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH2\+WAITSTATUS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab15b6a3df1a465eb2d98d72705e7aef5}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH2\+WAITSTATUS\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7ce42bd48848b8ec4442f87003db58b7}{DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH3\+WAITSTATUS}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9653288b19a76c0f46f5c8eb6df2dcb7}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH3\+WAITSTATUS\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga155e7d5dcee0b5e0045082c1a552d662}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH3\+WAITSTATUS\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga04d1c453ad08311b237215237c87fd7a}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH3\+WAITSTATUS\+\_\+\+DEFAULT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5548a397011f5cb5d2a5ef464696f241}{DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH3\+WAITSTATUS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga04d1c453ad08311b237215237c87fd7a}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH3\+WAITSTATUS\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae252d8e33e5650ae3645faa9a93e74e0}{DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH4\+WAITSTATUS}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6179d6a000d9c2a17efb60b182cd9447}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH4\+WAITSTATUS\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga198caafd3f15de3e4384f6837411a6d8}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH4\+WAITSTATUS\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga958a7bb3f62bc556f89dde00635ab51c}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH4\+WAITSTATUS\+\_\+\+DEFAULT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaaedfac237530c034fef67fc7e7471ddf}{DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH4\+WAITSTATUS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga958a7bb3f62bc556f89dde00635ab51c}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH4\+WAITSTATUS\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga93a1dfdbfe84e61c0e8329b9117bec6c}{DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH5\+WAITSTATUS}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga419efca386cc0bd085e4af01548a278e}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH5\+WAITSTATUS\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga871cf18df9eba4d4d40694562b3efde2}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH5\+WAITSTATUS\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaedca0ed99c3875c0bb1882b3220c65a6}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH5\+WAITSTATUS\+\_\+\+DEFAULT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga59545b1b5211702504cfd9f2284b095f}{DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH5\+WAITSTATUS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaedca0ed99c3875c0bb1882b3220c65a6}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH5\+WAITSTATUS\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad94cc49c8e9276a700e2d0ba29498359}{DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH6\+WAITSTATUS}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga912e212816e48afcdea945f1fe2986fc}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH6\+WAITSTATUS\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gabd396f090c0b1f444068e6ea709f3230}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH6\+WAITSTATUS\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5f70d4c9764e0e0f9ef3be5f66aa7849}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH6\+WAITSTATUS\+\_\+\+DEFAULT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga97c2e82aae070b47c7757a0edb6ad3bd}{DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH6\+WAITSTATUS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5f70d4c9764e0e0f9ef3be5f66aa7849}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH6\+WAITSTATUS\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad301004991d1a26bb2adc30edf118d0e}{DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH7\+WAITSTATUS}}~(0x1\+UL $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga051330d6c56b1fafa1481a2b2c7c60dc}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH7\+WAITSTATUS\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3aef60c923e254431b999077a03f2eaa}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH7\+WAITSTATUS\+\_\+\+MASK}}~0x80\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3a523d275e6f26b9066786386338f0ce}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH7\+WAITSTATUS\+\_\+\+DEFAULT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa3ddce9cc5e63ac569c418bc06027bbd}{DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH7\+WAITSTATUS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3a523d275e6f26b9066786386338f0ce}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH7\+WAITSTATUS\+\_\+\+DEFAULT}} $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga392e4047120ab950d35c147108507858}{DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH8\+WAITSTATUS}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4a5389d853fbd55c14b0a469030ef9d6}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH8\+WAITSTATUS\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7339f61d8f22833adb7311f691a53f45}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH8\+WAITSTATUS\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga579e4c10927b92df5c9f12e8eb6f711a}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH8\+WAITSTATUS\+\_\+\+DEFAULT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0924b1e3b461bf6a296323b85173afd9}{DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH8\+WAITSTATUS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga579e4c10927b92df5c9f12e8eb6f711a}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH8\+WAITSTATUS\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gacf5e64ee512e6a9c8bf51982d755064a}{DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH9\+WAITSTATUS}}~(0x1\+UL $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac23348651798eb1d6ca0849d9dd410ca}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH9\+WAITSTATUS\+\_\+\+SHIFT}}~9
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gadc86cd4e3526cbe5fa4eb002a4648802}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH9\+WAITSTATUS\+\_\+\+MASK}}~0x200\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa7e77ec170dda2438a6875436175349e}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH9\+WAITSTATUS\+\_\+\+DEFAULT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga78125c483ff6d1533b32d1ecb732776c}{DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH9\+WAITSTATUS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa7e77ec170dda2438a6875436175349e}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH9\+WAITSTATUS\+\_\+\+DEFAULT}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0ee40c5c867bcccdbaf3af386c65c66a}{DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH10\+WAITSTATUS}}~(0x1\+UL $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga780e9894c21f077288a5b0567cf06d62}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH10\+WAITSTATUS\+\_\+\+SHIFT}}~10
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2503f9d9f7694d9366b1879c8561dd57}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH10\+WAITSTATUS\+\_\+\+MASK}}~0x400\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae79df5f83ca9365d5577caeff5633ee1}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH10\+WAITSTATUS\+\_\+\+DEFAULT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga45145471e045643c50dbee3d28885481}{DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH10\+WAITSTATUS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae79df5f83ca9365d5577caeff5633ee1}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH10\+WAITSTATUS\+\_\+\+DEFAULT}} $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab83ea347de7f104f8631b97903dc5220}{DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH11\+WAITSTATUS}}~(0x1\+UL $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac5e0343ee84980ab092ff6be70e1a43d}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH11\+WAITSTATUS\+\_\+\+SHIFT}}~11
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaefca4011198badc31b7f28cf8ed5980e}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH11\+WAITSTATUS\+\_\+\+MASK}}~0x800\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9b2f9402c8cde0a46043d383cb391410}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH11\+WAITSTATUS\+\_\+\+DEFAULT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga818bb1bc5b16543715386efcf93c25bc}{DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH11\+WAITSTATUS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9b2f9402c8cde0a46043d383cb391410}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH11\+WAITSTATUS\+\_\+\+DEFAULT}} $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7a140d3d652244da73c9b94d00b396aa}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga263960bf474781d10bc02945cd2b193d}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+MASK}}~0x00000\+FFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga23da3d7a5285e88f0d68ff57158449cd}{DMA\+\_\+\+CHSWREQ\+\_\+\+CH0\+SWREQ}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga887e63425fddfb370bb1585df6c1ef41}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH0\+SWREQ\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga19087cdfc90fb71641f85bb703d3bbbb}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH0\+SWREQ\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac2496aa870f99a8ba64d5fb3109862d6}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH0\+SWREQ\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaabac0dd5d6723675b6965ac77e60e9ec}{DMA\+\_\+\+CHSWREQ\+\_\+\+CH0\+SWREQ\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac2496aa870f99a8ba64d5fb3109862d6}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH0\+SWREQ\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7d23774c1a0e0cea5f1217f920fd994a}{DMA\+\_\+\+CHSWREQ\+\_\+\+CH1\+SWREQ}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf60c9eb0f9d2db3029a7eb412159f2f5}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH1\+SWREQ\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga62f0ab82a9f72a9ae465a656006682c9}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH1\+SWREQ\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gabd4892da13b99258fe4d2476257ca47c}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH1\+SWREQ\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa10645d02fa536e48cbe47273c98654c}{DMA\+\_\+\+CHSWREQ\+\_\+\+CH1\+SWREQ\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gabd4892da13b99258fe4d2476257ca47c}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH1\+SWREQ\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga357190a7902b974809376f5553b35884}{DMA\+\_\+\+CHSWREQ\+\_\+\+CH2\+SWREQ}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4dc23d105399cb83aa67a5cf9262c68d}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH2\+SWREQ\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4d6f20f86c195ae1422852515c8ddaae}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH2\+SWREQ\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0fa70af4f5ad103a6804a795201f60d5}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH2\+SWREQ\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga290458510325184b6170880a24a9019f}{DMA\+\_\+\+CHSWREQ\+\_\+\+CH2\+SWREQ\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0fa70af4f5ad103a6804a795201f60d5}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH2\+SWREQ\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga154034e172b5565eb833c14d87f1873b}{DMA\+\_\+\+CHSWREQ\+\_\+\+CH3\+SWREQ}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaaf0a190b4dc7bd299c209fe49dd54237}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH3\+SWREQ\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga35dc4d785d6db30743672089fcb67a24}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH3\+SWREQ\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2abe66fd915f027fae56284364d2ff0c}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH3\+SWREQ\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga19ca722bc2d21b7b6255ea09d1c4664b}{DMA\+\_\+\+CHSWREQ\+\_\+\+CH3\+SWREQ\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2abe66fd915f027fae56284364d2ff0c}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH3\+SWREQ\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1ad00ea8417675c2c6e30cc86f3fb898}{DMA\+\_\+\+CHSWREQ\+\_\+\+CH4\+SWREQ}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac8b2988d43c7a0000e97ee42f7b95609}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH4\+SWREQ\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6233c5e13e184d71102da7fe643a68e1}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH4\+SWREQ\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga536357a2566212451f4fd1b7a94cc454}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH4\+SWREQ\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9772b335935a17ca715d8466fd8690af}{DMA\+\_\+\+CHSWREQ\+\_\+\+CH4\+SWREQ\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga536357a2566212451f4fd1b7a94cc454}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH4\+SWREQ\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8ee9344ae889b91a6f0f5302bd35dce1}{DMA\+\_\+\+CHSWREQ\+\_\+\+CH5\+SWREQ}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga01c601b0fe1477f4b6b4365c640f771b}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH5\+SWREQ\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga05aff9f6936fbb5fda02b7454dfddbc8}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH5\+SWREQ\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gafe508f11b97e92d83c772ffe911a905a}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH5\+SWREQ\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaaa1c03d5f7d7b58f7da15e70328d3916}{DMA\+\_\+\+CHSWREQ\+\_\+\+CH5\+SWREQ\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gafe508f11b97e92d83c772ffe911a905a}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH5\+SWREQ\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gadb70c884bdc46daf8938f3a35e7f27d5}{DMA\+\_\+\+CHSWREQ\+\_\+\+CH6\+SWREQ}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad3918cb3a58ffef4c5379333f2eaa61e}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH6\+SWREQ\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9b37264fbdfbcf1a1da629cded8dc5c7}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH6\+SWREQ\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga35ce37c2c943b4b49339725542f5f0d6}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH6\+SWREQ\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3ca6c1630ef037250469021f561ce47c}{DMA\+\_\+\+CHSWREQ\+\_\+\+CH6\+SWREQ\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga35ce37c2c943b4b49339725542f5f0d6}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH6\+SWREQ\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa4a5fcad518b1583492ec26b2e3808ef}{DMA\+\_\+\+CHSWREQ\+\_\+\+CH7\+SWREQ}}~(0x1\+UL $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad87cd77ef4e4061130335714bc5d85db}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH7\+SWREQ\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad9579741837ae147c6e990716793817e}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH7\+SWREQ\+\_\+\+MASK}}~0x80\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac02cd4d657b6e79b8cb5109a30529550}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH7\+SWREQ\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga46e19049bcd247a2523f86537ba9aaaa}{DMA\+\_\+\+CHSWREQ\+\_\+\+CH7\+SWREQ\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac02cd4d657b6e79b8cb5109a30529550}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH7\+SWREQ\+\_\+\+DEFAULT}} $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae361be2092d7233c0b190ca0075fb093}{DMA\+\_\+\+CHSWREQ\+\_\+\+CH8\+SWREQ}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga600d73c51829708136ba46dcd51d735f}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH8\+SWREQ\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0edc13003a9f02dcf772c41eac2b78c9}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH8\+SWREQ\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa57d872be55bd91e04ac9679b22237bb}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH8\+SWREQ\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf9ec82dd3e8067d26644584fcf98be7d}{DMA\+\_\+\+CHSWREQ\+\_\+\+CH8\+SWREQ\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa57d872be55bd91e04ac9679b22237bb}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH8\+SWREQ\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8156c3d8927db0f17d7676d2fb12fd1f}{DMA\+\_\+\+CHSWREQ\+\_\+\+CH9\+SWREQ}}~(0x1\+UL $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae685cab9b34d3989e1caa725cfaa1da5}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH9\+SWREQ\+\_\+\+SHIFT}}~9
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5e1f733752dca184f8076b6fabda7e41}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH9\+SWREQ\+\_\+\+MASK}}~0x200\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga269e9c55440e11ab54c3af2a7e885470}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH9\+SWREQ\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga821fe84f350f860d17843bae7f7412dd}{DMA\+\_\+\+CHSWREQ\+\_\+\+CH9\+SWREQ\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga269e9c55440e11ab54c3af2a7e885470}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH9\+SWREQ\+\_\+\+DEFAULT}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga028f0dcef94f764beda68ea796b367aa}{DMA\+\_\+\+CHSWREQ\+\_\+\+CH10\+SWREQ}}~(0x1\+UL $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7ad489d931d618e2f285cd00a8337a11}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH10\+SWREQ\+\_\+\+SHIFT}}~10
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae8fa8fc83834868931f2ad228a93df9c}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH10\+SWREQ\+\_\+\+MASK}}~0x400\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8fbe9e2bed3785a0492a96232e939ac4}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH10\+SWREQ\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad8858fa81474d39e110832b5289fe7ff}{DMA\+\_\+\+CHSWREQ\+\_\+\+CH10\+SWREQ\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8fbe9e2bed3785a0492a96232e939ac4}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH10\+SWREQ\+\_\+\+DEFAULT}} $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga41bbd828abc246251bfcacfd437852ac}{DMA\+\_\+\+CHSWREQ\+\_\+\+CH11\+SWREQ}}~(0x1\+UL $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga90bd41c09512791f794d8ecb4bcda0bc}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH11\+SWREQ\+\_\+\+SHIFT}}~11
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga328471659477353975349ddbaf8a2817}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH11\+SWREQ\+\_\+\+MASK}}~0x800\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7b53b1067506909876455a393a090481}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH11\+SWREQ\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa985d81d50872c4e01012a07b0d6ea15}{DMA\+\_\+\+CHSWREQ\+\_\+\+CH11\+SWREQ\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7b53b1067506909876455a393a090481}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH11\+SWREQ\+\_\+\+DEFAULT}} $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1941e894a09af0a2814fb252256f7416}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga19591d2c56176c5c1ffe01c9d4c23cb8}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+MASK}}~0x00000\+FFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2ff406152206e47f23fcbebb1d3fe543}{DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH0\+USEBURSTS}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga908280097d7131d31e1ab5db22219084}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH0\+USEBURSTS\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga30cf55ac86f1666a8bf769295a40ef3c}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH0\+USEBURSTS\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gabef76415277cb2276d8e7feebdd2dc67}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH0\+USEBURSTS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6b8ff6f74a190f31132d09e64b3d2275}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH0\+USEBURSTS\+\_\+\+SINGLEANDBURST}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3da530812d906f0f721df03f0e4d60f2}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH0\+USEBURSTS\+\_\+\+BURSTONLY}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad55963c08f9236f5826ce94929709c1b}{DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH0\+USEBURSTS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gabef76415277cb2276d8e7feebdd2dc67}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH0\+USEBURSTS\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga98379e3d5c9fa85861d27e8b0a1e20db}{DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH0\+USEBURSTS\+\_\+\+SINGLEANDBURST}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6b8ff6f74a190f31132d09e64b3d2275}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH0\+USEBURSTS\+\_\+\+SINGLEANDBURST}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga82cfe283a8f593162dcc9a4adc68ef10}{DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH0\+USEBURSTS\+\_\+\+BURSTONLY}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3da530812d906f0f721df03f0e4d60f2}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH0\+USEBURSTS\+\_\+\+BURSTONLY}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga42bb5589204b3c5d7e918b8864fc232b}{DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH1\+USEBURSTS}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga29c0d26cd90b8823530dd50f1ac3fe3a}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH1\+USEBURSTS\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga802c4ed15446941adad7f748abcc0ad5}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH1\+USEBURSTS\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga64ddd5c269dddd72914e5a9e1a29bad9}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH1\+USEBURSTS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga405d1f59473bc3bfcd9afc4ca41090db}{DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH1\+USEBURSTS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga64ddd5c269dddd72914e5a9e1a29bad9}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH1\+USEBURSTS\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab588defaa804e1b0a25cacb89a8c3436}{DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH2\+USEBURSTS}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac59171c1c8ac07ec0ee7bd7264351a1f}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH2\+USEBURSTS\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaefd702d9077cd7f6df5f0ae484be1741}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH2\+USEBURSTS\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga218677975cc72080832b48776c8ad6e2}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH2\+USEBURSTS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaaa54c1c392d6c3fba6da6159c36e57f7}{DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH2\+USEBURSTS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga218677975cc72080832b48776c8ad6e2}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH2\+USEBURSTS\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga32ca8a34ae88900e7557e83a0ec37086}{DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH3\+USEBURSTS}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad095141a65c3f845afc55dfc425e35da}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH3\+USEBURSTS\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaccca5f2829ca3ca5bf3f102fff1c7e10}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH3\+USEBURSTS\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab321c9eadc911c861709e644a6490f0c}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH3\+USEBURSTS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8d9a52bbc2eba985cb3d6869fa2e1701}{DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH3\+USEBURSTS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab321c9eadc911c861709e644a6490f0c}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH3\+USEBURSTS\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9297b0532baae03ab69d05250ba7df0d}{DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH4\+USEBURSTS}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gafc38968277f4638dd180366c3861c07d}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH4\+USEBURSTS\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6f5a33f091ec5cc81190fbea05504cd9}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH4\+USEBURSTS\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga69149ecb02e5bd199db5c1a6014af121}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH4\+USEBURSTS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga44f2d5e71955ec331d785d4358a48eb3}{DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH4\+USEBURSTS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga69149ecb02e5bd199db5c1a6014af121}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH4\+USEBURSTS\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga24caa0d9c5779b00584055fecc96b8ff}{DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH5\+USEBURSTS}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gabf8381dbf1fec411a422af0ba2e280d0}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH5\+USEBURSTS\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6398f7114bbd417e239f15fa961bb4b8}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH5\+USEBURSTS\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga17d031666e888de1e799b4bd683faba1}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH5\+USEBURSTS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga77ed962f848d9521375da373458071da}{DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH5\+USEBURSTS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga17d031666e888de1e799b4bd683faba1}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH5\+USEBURSTS\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga183cbde48592a162d5f05e07e19a74ad}{DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH6\+USEBURSTS}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga41f4418f2ae979540dc4c99ad4e9a76e}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH6\+USEBURSTS\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga203def523be7893a3620f74d4758955e}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH6\+USEBURSTS\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga33d6ac00a471d92f3358581d27e320b7}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH6\+USEBURSTS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga12f5f05b777b68fb5412aeb9b3ef2183}{DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH6\+USEBURSTS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga33d6ac00a471d92f3358581d27e320b7}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH6\+USEBURSTS\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaff752d0047b60530a8ee5d5b4a544184}{DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH7\+USEBURSTS}}~(0x1\+UL $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga13f0ec8532760696fd6dcfa804a4f9d9}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH7\+USEBURSTS\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad325ab07b9ebc96015dbb9cc4eb77065}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH7\+USEBURSTS\+\_\+\+MASK}}~0x80\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1e596bd42b78f7fe7fa19c831474bdc9}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH7\+USEBURSTS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae3505dc0aa997b8c6a025d67bb138e85}{DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH7\+USEBURSTS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1e596bd42b78f7fe7fa19c831474bdc9}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH7\+USEBURSTS\+\_\+\+DEFAULT}} $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaaec1d07bebe401459431a89bcf0401d1}{DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH8\+USEBURSTS}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab6ccba688ab190b5509d2eccb9380233}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH8\+USEBURSTS\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa83dd730697171a1bf1912a74e754540}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH8\+USEBURSTS\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa30ddb0834a4ee9c39762022c3490537}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH8\+USEBURSTS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga46fedc36a685094c311c1d4b62d4fd63}{DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH8\+USEBURSTS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa30ddb0834a4ee9c39762022c3490537}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH8\+USEBURSTS\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gadb7a338543eee371e98655598f3c0267}{DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH9\+USEBURSTS}}~(0x1\+UL $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaaf83229e3e140568a809207284813c70}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH9\+USEBURSTS\+\_\+\+SHIFT}}~9
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gacf7f8a5f9071a262126dc9e66062254d}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH9\+USEBURSTS\+\_\+\+MASK}}~0x200\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga547d2244543351ba917101454d543f41}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH9\+USEBURSTS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7d3a201acdcc21fb5118c9f9bf9ebc11}{DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH9\+USEBURSTS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga547d2244543351ba917101454d543f41}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH9\+USEBURSTS\+\_\+\+DEFAULT}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0f81e1a83ad0dd74174c17dcf91fa1f9}{DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH10\+USEBURSTS}}~(0x1\+UL $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa8a9702548dd25a2e660cd45adcc7685}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH10\+USEBURSTS\+\_\+\+SHIFT}}~10
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab26dfe26361619fcf1c0d7a2f48bd9d9}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH10\+USEBURSTS\+\_\+\+MASK}}~0x400\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac8cf654ae4a96c167996886400726b1c}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH10\+USEBURSTS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2e34c5bc15e229fb2ae6dad1fd55d32e}{DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH10\+USEBURSTS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac8cf654ae4a96c167996886400726b1c}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH10\+USEBURSTS\+\_\+\+DEFAULT}} $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga60a787f104d336dfd1f75dce8e735d06}{DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH11\+USEBURSTS}}~(0x1\+UL $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga24a9398f5fd578f0f2dceefc16f26843}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH11\+USEBURSTS\+\_\+\+SHIFT}}~11
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1c2414ed191a4455c8eb8b1b1248095b}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH11\+USEBURSTS\+\_\+\+MASK}}~0x800\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga597cb124e00da1bd0aed34f6f9c6c80f}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH11\+USEBURSTS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4388218ebd44017e932d688bdf1bcbfe}{DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH11\+USEBURSTS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga597cb124e00da1bd0aed34f6f9c6c80f}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH11\+USEBURSTS\+\_\+\+DEFAULT}} $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa777e09e29bb0731fa2a3c73e4acf5f1}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5d000cd94c183eb65ce86a8b7ea49ab5}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+MASK}}~0x00000\+FFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab4bfdbcc5b0d6b7c2ee65fa107b91560}{DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH0\+USEBURSTC}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gafe3cde5d28956ba1d412f2de01783400}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH0\+USEBURSTC\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8a165a6505069fe22e9b8bd79c89cbf2}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH0\+USEBURSTC\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaab182dbcd1305b3c14877378857b92dc}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH0\+USEBURSTC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad36c8e5c4ddd39db945abd3f2bc0be5e}{DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH0\+USEBURSTC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaab182dbcd1305b3c14877378857b92dc}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH0\+USEBURSTC\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga55039d908c1eaffb485abbab847903e2}{DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH1\+USEBURSTC}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac86a40524848b8e4ed9f21815bca79eb}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH1\+USEBURSTC\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gafc9d9e0dc4a80319ced456a7e09b2466}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH1\+USEBURSTC\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf10e05faea19581953516bb73c84f49d}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH1\+USEBURSTC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf85d498a3cc7effac1a72f83fd83eef2}{DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH1\+USEBURSTC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf10e05faea19581953516bb73c84f49d}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH1\+USEBURSTC\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1c3f49284b86dbd64c7a07991f2254e2}{DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH2\+USEBURSTC}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gadf6d8bb903bcf4c424829d684a39af52}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH2\+USEBURSTC\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2fd6179c83bc3c426c9da333bfd0b078}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH2\+USEBURSTC\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6641d325079bc55947d66a7f54330e99}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH2\+USEBURSTC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga51097031754a23a1b3ade0e95486817e}{DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH2\+USEBURSTC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6641d325079bc55947d66a7f54330e99}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH2\+USEBURSTC\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7b5d38668e9c30c6bb608038cff7c8e0}{DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH3\+USEBURSTC}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga96f27df44b1dbf9e6f86e68f2e469978}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH3\+USEBURSTC\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9688d1dae28f47b213a35ab56411eefd}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH3\+USEBURSTC\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga07846a3f99059354b2b7eeab25278f3e}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH3\+USEBURSTC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga86c4539553edb8f2b37d4f5df985f5de}{DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH3\+USEBURSTC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga07846a3f99059354b2b7eeab25278f3e}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH3\+USEBURSTC\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5f36da176ce8279629b6d5fe14ef4884}{DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH4\+USEBURSTC}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2808b8844e8997e24858c7ae6020ec8c}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH4\+USEBURSTC\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gafb03b7b90c5d9c1e6330ebab522cdc95}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH4\+USEBURSTC\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7a3c99a7afbffb2efaa07d545908c35c}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH4\+USEBURSTC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga05667be5e7fa309e42b912d5c86885e6}{DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH4\+USEBURSTC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7a3c99a7afbffb2efaa07d545908c35c}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH4\+USEBURSTC\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf77a029d26e722d36b2b769be0676ee2}{DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH5\+USEBURSTC}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4ea387b947c6ff60cf958c07e2bb214e}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH5\+USEBURSTC\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gafc0dba7dfcfa51ed0aa0bed1376f2028}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH5\+USEBURSTC\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga91c96b428cdf133bde1d8bb7a69be899}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH5\+USEBURSTC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gacc6e4be637c799fc74d4fcd8f969baa4}{DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH5\+USEBURSTC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga91c96b428cdf133bde1d8bb7a69be899}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH5\+USEBURSTC\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2bfd884350afff20fe08bb65fa8421c9}{DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH6\+USEBURSTC}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga852b5d9b4bba1a08ff6b9c01f6d99e14}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH6\+USEBURSTC\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaad0851b009c1eba7f203d6dc4ce3dcd7}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH6\+USEBURSTC\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga36f46747b894b8fd40d28443b5bcf489}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH6\+USEBURSTC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae39248eb499b18fb8eb6050200e75262}{DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH6\+USEBURSTC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga36f46747b894b8fd40d28443b5bcf489}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH6\+USEBURSTC\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaaf9e80b20c35fe042fd54a09f948776f}{DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH7\+USEBURSTC}}~(0x1\+UL $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gadb2fa00ceb69a26e790f36d680a8100c}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH7\+USEBURSTC\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga43cdf0ffda2b9290005a10c0857ee669}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH7\+USEBURSTC\+\_\+\+MASK}}~0x80\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf863e7c3e0823105a1c3b02915fe75d8}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH7\+USEBURSTC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8409702bd8ef58035b87a53dafca601a}{DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH7\+USEBURSTC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf863e7c3e0823105a1c3b02915fe75d8}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH7\+USEBURSTC\+\_\+\+DEFAULT}} $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaebebf11f5ae0cc3799f7c37a345b4df5}{DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH08\+USEBURSTC}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1f67a29169159867b14bd3710efb6a49}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH08\+USEBURSTC\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaed59407cde7926d6e2f8ee0dcf95735f}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH08\+USEBURSTC\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae8608e3795cd8e2e1712c28f4270e61d}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH08\+USEBURSTC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga29178df07d124504af0837ea2c864d9f}{DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH08\+USEBURSTC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae8608e3795cd8e2e1712c28f4270e61d}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH08\+USEBURSTC\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga29469c64f7c67270c7275a89db264d7c}{DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH9\+USEBURSTC}}~(0x1\+UL $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga64ad6dd68a8b25869fd08e1071bd1d96}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH9\+USEBURSTC\+\_\+\+SHIFT}}~9
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gafcd9744e5f592a39611cfe5fb9edd810}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH9\+USEBURSTC\+\_\+\+MASK}}~0x200\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae53696ece05e2be9bf4b14b64c8db3a4}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH9\+USEBURSTC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa8f270ce0cecbb168ce0e39e3968a508}{DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH9\+USEBURSTC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae53696ece05e2be9bf4b14b64c8db3a4}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH9\+USEBURSTC\+\_\+\+DEFAULT}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae3a9f92bcbf79596cb76c65bf364801a}{DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH10\+USEBURSTC}}~(0x1\+UL $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa9a868839f3b8c1701ed73d83fcdcd7c}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH10\+USEBURSTC\+\_\+\+SHIFT}}~10
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9162daf37722de253ad294fca2f8fa74}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH10\+USEBURSTC\+\_\+\+MASK}}~0x400\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga804ce3788bfce43de4bfc9ecac4988fe}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH10\+USEBURSTC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac8ba4c0356d91ee4bcc8caeda6ab9efc}{DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH10\+USEBURSTC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga804ce3788bfce43de4bfc9ecac4988fe}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH10\+USEBURSTC\+\_\+\+DEFAULT}} $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaadb5c3410ef6525e01c857f20281f0cb}{DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH11\+USEBURSTC}}~(0x1\+UL $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga58ea5069ca3d2bcabc678d2940744225}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH11\+USEBURSTC\+\_\+\+SHIFT}}~11
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga427340b0e9c6c46233e453ba2c201185}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH11\+USEBURSTC\+\_\+\+MASK}}~0x800\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad625aed8ec4ce0b572068d99274f0f6b}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH11\+USEBURSTC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga50a7a8ad4e2fc5fd90541343312b835a}{DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH11\+USEBURSTC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad625aed8ec4ce0b572068d99274f0f6b}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH11\+USEBURSTC\+\_\+\+DEFAULT}} $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga993c11b58c442aba2ad8828511568f22}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga54114f403e2d376752e3b19eab96fda5}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+MASK}}~0x00000\+FFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5377ebe5374db2f0a175c084f61c268c}{DMA\+\_\+\+CHREQMASKS\+\_\+\+CH0\+REQMASKS}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad2bd40977f04b35a3fcad6142a8139ce}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH0\+REQMASKS\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4c22729eed6405317e4861a406d844e5}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH0\+REQMASKS\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gafc97ea5b36851693cb69e7a21d812a5e}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH0\+REQMASKS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga28f9f45f08df20ce2c77539ce738451a}{DMA\+\_\+\+CHREQMASKS\+\_\+\+CH0\+REQMASKS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gafc97ea5b36851693cb69e7a21d812a5e}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH0\+REQMASKS\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga626b25422301aa89ebea44a58a698324}{DMA\+\_\+\+CHREQMASKS\+\_\+\+CH1\+REQMASKS}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2b27781d75db437efc821c90ed4c9099}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH1\+REQMASKS\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga130af438b19240f5af9b8a3adfdcac71}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH1\+REQMASKS\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf6bdeafb8c23d4fe8acd8ad8cb0dbe10}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH1\+REQMASKS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga598e5355f085612484f856983986791d}{DMA\+\_\+\+CHREQMASKS\+\_\+\+CH1\+REQMASKS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf6bdeafb8c23d4fe8acd8ad8cb0dbe10}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH1\+REQMASKS\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac4c9da9a9971fec51c01672cb9fef436}{DMA\+\_\+\+CHREQMASKS\+\_\+\+CH2\+REQMASKS}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad3d2f9f4c0968e74d4f6d4692c39b6d3}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH2\+REQMASKS\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab2fe86d88b39428b1172ec0adbc9ee52}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH2\+REQMASKS\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga93531f86b214d6ac018e00780f22710a}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH2\+REQMASKS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gabaa0242426b02acbedc26459e38facf9}{DMA\+\_\+\+CHREQMASKS\+\_\+\+CH2\+REQMASKS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga93531f86b214d6ac018e00780f22710a}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH2\+REQMASKS\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3d9817a0b7691c23943ad1436565652c}{DMA\+\_\+\+CHREQMASKS\+\_\+\+CH3\+REQMASKS}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gadb5d11bf686e32fbe7ee25f39fbc9fd7}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH3\+REQMASKS\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab1f131564418eeae0ed8df0e261a4e15}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH3\+REQMASKS\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa5efd4ca20d13ae5215bb949e2c55c11}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH3\+REQMASKS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5ad10959d075ebc1132ce37e7223a37d}{DMA\+\_\+\+CHREQMASKS\+\_\+\+CH3\+REQMASKS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa5efd4ca20d13ae5215bb949e2c55c11}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH3\+REQMASKS\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaca39bb0ce85f708d3ea1bed8328cc38d}{DMA\+\_\+\+CHREQMASKS\+\_\+\+CH4\+REQMASKS}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad501b35a32b8e4ffbde8bb182c10da5e}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH4\+REQMASKS\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaaf20b8b5264e86bd0c1e204c0005d47a}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH4\+REQMASKS\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4604563242cc7409620698bcdbcb73fd}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH4\+REQMASKS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6d98b62aee6b9f428dc2513f0f3983c8}{DMA\+\_\+\+CHREQMASKS\+\_\+\+CH4\+REQMASKS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4604563242cc7409620698bcdbcb73fd}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH4\+REQMASKS\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2de8b92c5285dcf0421d4bf6bafb2a3f}{DMA\+\_\+\+CHREQMASKS\+\_\+\+CH5\+REQMASKS}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gadf26786ae4f9a117ea01a82824456006}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH5\+REQMASKS\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab89c22346382b5378f4875375e82cf6a}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH5\+REQMASKS\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1708a28e0c9a951ccafb3e81ae51ea80}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH5\+REQMASKS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad6c56f36efb19856f6ba42a1c398b59d}{DMA\+\_\+\+CHREQMASKS\+\_\+\+CH5\+REQMASKS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1708a28e0c9a951ccafb3e81ae51ea80}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH5\+REQMASKS\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0c5a0445940b3c53c6030ae64d3b5b7a}{DMA\+\_\+\+CHREQMASKS\+\_\+\+CH6\+REQMASKS}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa68606a37184acfca2a5743e9b5211e1}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH6\+REQMASKS\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7406de88f8e3301cec44b12a5d212724}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH6\+REQMASKS\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga539691bcecd365628b02357e95760446}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH6\+REQMASKS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gacae18f5930ffa1c7aa7eb1fb80060d6a}{DMA\+\_\+\+CHREQMASKS\+\_\+\+CH6\+REQMASKS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga539691bcecd365628b02357e95760446}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH6\+REQMASKS\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9c913732237a81c0e258b7a866bfbfaf}{DMA\+\_\+\+CHREQMASKS\+\_\+\+CH7\+REQMASKS}}~(0x1\+UL $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gabf725e851f1a2408b64c617145a72fe5}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH7\+REQMASKS\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga25f7d7a21cad7acc2c2f7902e5ea3f03}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH7\+REQMASKS\+\_\+\+MASK}}~0x80\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa5d9bf1a91659e22add5e1d7a7edee33}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH7\+REQMASKS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga818a9855bbe5dbd840347cbdc2ab2b68}{DMA\+\_\+\+CHREQMASKS\+\_\+\+CH7\+REQMASKS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa5d9bf1a91659e22add5e1d7a7edee33}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH7\+REQMASKS\+\_\+\+DEFAULT}} $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3cf6fd533a733c7611b4ae476eccc131}{DMA\+\_\+\+CHREQMASKS\+\_\+\+CH8\+REQMASKS}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gafec69e818b2183e50842025418cb0f1b}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH8\+REQMASKS\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae736094335d8f9e7215bfc376797d238}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH8\+REQMASKS\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0564ecfe10b695e8ed1bd0b19baf8e3c}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH8\+REQMASKS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga32d5fe04c834be20e89bb30620fa59ab}{DMA\+\_\+\+CHREQMASKS\+\_\+\+CH8\+REQMASKS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0564ecfe10b695e8ed1bd0b19baf8e3c}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH8\+REQMASKS\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5fa2afc728f7886a0dfa6b60052bf379}{DMA\+\_\+\+CHREQMASKS\+\_\+\+CH9\+REQMASKS}}~(0x1\+UL $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga182392a611908e18988a796e077c489d}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH9\+REQMASKS\+\_\+\+SHIFT}}~9
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga204e7e2722da7dde0172728890f90733}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH9\+REQMASKS\+\_\+\+MASK}}~0x200\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga741d9095de32cc9264da2324832b2120}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH9\+REQMASKS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7d0bb3365c2c579c0bfa42d5342ed071}{DMA\+\_\+\+CHREQMASKS\+\_\+\+CH9\+REQMASKS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga741d9095de32cc9264da2324832b2120}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH9\+REQMASKS\+\_\+\+DEFAULT}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0cd2b9c8ea58602edd5c56aa6a73cadf}{DMA\+\_\+\+CHREQMASKS\+\_\+\+CH10\+REQMASKS}}~(0x1\+UL $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5695e5a432b21727597e5201f174fc4c}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH10\+REQMASKS\+\_\+\+SHIFT}}~10
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1ac5ff20ca575baa06eb3274b406d7a1}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH10\+REQMASKS\+\_\+\+MASK}}~0x400\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga70caa27e1fa6e00df357fb87de5dec70}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH10\+REQMASKS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4639018f770498e6f0b1bb7238a1f9cf}{DMA\+\_\+\+CHREQMASKS\+\_\+\+CH10\+REQMASKS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga70caa27e1fa6e00df357fb87de5dec70}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH10\+REQMASKS\+\_\+\+DEFAULT}} $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga39fa0663d3ad0a7b1c5fa70157c24fbf}{DMA\+\_\+\+CHREQMASKS\+\_\+\+CH11\+REQMASKS}}~(0x1\+UL $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1ebfa0e0d5df4ce354980088270e900d}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH11\+REQMASKS\+\_\+\+SHIFT}}~11
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga21a59199218657442232e2b69444df5e}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH11\+REQMASKS\+\_\+\+MASK}}~0x800\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3766dd8ba87b2d5d88c7914400fd5985}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH11\+REQMASKS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga764e80267e8b3ecc7024a9e5f849dd78}{DMA\+\_\+\+CHREQMASKS\+\_\+\+CH11\+REQMASKS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3766dd8ba87b2d5d88c7914400fd5985}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH11\+REQMASKS\+\_\+\+DEFAULT}} $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaacb9fcf4f72148763f49b6443de6d258}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6b0ff687023c5a5ca90794888ba6d834}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+MASK}}~0x00000\+FFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9af910624a38489794ee8d57d75045fb}{DMA\+\_\+\+CHREQMASKC\+\_\+\+CH0\+REQMASKC}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaebec317ab7c77ecf264075bd33e08422}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH0\+REQMASKC\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa7a3602d7b4f560db251d4ab08f840a5}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH0\+REQMASKC\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9e225f4389c571b91cf45cbeb5d3c57b}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH0\+REQMASKC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga25577904705e00bceed38828a11d634a}{DMA\+\_\+\+CHREQMASKC\+\_\+\+CH0\+REQMASKC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9e225f4389c571b91cf45cbeb5d3c57b}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH0\+REQMASKC\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gabbcbf832de08628a4fb9260b2a6c9ef8}{DMA\+\_\+\+CHREQMASKC\+\_\+\+CH1\+REQMASKC}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1bd6761ca5cf62cab5d8367b23eaf085}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH1\+REQMASKC\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab5bedb1c3f155a64b7d5d9ec916a187a}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH1\+REQMASKC\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae591a09f973277b7bb753cf6f70c0581}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH1\+REQMASKC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7b058bc79b2e32d10ed9f1248d9150e1}{DMA\+\_\+\+CHREQMASKC\+\_\+\+CH1\+REQMASKC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae591a09f973277b7bb753cf6f70c0581}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH1\+REQMASKC\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf6df8b60a6e9627af3c6ea5a639900d5}{DMA\+\_\+\+CHREQMASKC\+\_\+\+CH2\+REQMASKC}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6c5c6a398488a63ef2d00e48d7ed9801}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH2\+REQMASKC\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2dfd5552bc596cd4a5e50d70320748d0}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH2\+REQMASKC\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6a4ae4b378fc2da9212b9406d7b228da}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH2\+REQMASKC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2eafaf6a7f026a0c094355497085e9ae}{DMA\+\_\+\+CHREQMASKC\+\_\+\+CH2\+REQMASKC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6a4ae4b378fc2da9212b9406d7b228da}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH2\+REQMASKC\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2e63a5cd90c17f2025a6f53b885061d5}{DMA\+\_\+\+CHREQMASKC\+\_\+\+CH3\+REQMASKC}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga33776638699de1548379b67e10a1b5f1}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH3\+REQMASKC\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga64a5cd5bbc4f7dbaf80bc73441024901}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH3\+REQMASKC\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2365654cc79e1ceb08334ab798f0fa8a}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH3\+REQMASKC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2f9ff650522730490b0a7c682920506a}{DMA\+\_\+\+CHREQMASKC\+\_\+\+CH3\+REQMASKC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2365654cc79e1ceb08334ab798f0fa8a}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH3\+REQMASKC\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaaaf3d769ef02b12a4c3e8a4ce6e15376}{DMA\+\_\+\+CHREQMASKC\+\_\+\+CH4\+REQMASKC}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga96583f6eb5f1cd97aa226509002d29ec}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH4\+REQMASKC\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab9ee56a2e5314cfe9212faad05368a91}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH4\+REQMASKC\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga06967811f445c8e126bd4f538bedc094}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH4\+REQMASKC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga723c384830fda84b651fdf5c6ab04719}{DMA\+\_\+\+CHREQMASKC\+\_\+\+CH4\+REQMASKC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga06967811f445c8e126bd4f538bedc094}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH4\+REQMASKC\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab7e41f44345ab2f4df705f3ce5927b90}{DMA\+\_\+\+CHREQMASKC\+\_\+\+CH5\+REQMASKC}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2e4ecb0ce2ced87d3381250db15e60a2}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH5\+REQMASKC\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gabbb354e9c3b0d5a1bd13e03c0ae2da84}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH5\+REQMASKC\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gadd32c210a37ca84e9a49dd0d89b7b6ae}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH5\+REQMASKC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gacd359acf883fa5ab982497f776ffa806}{DMA\+\_\+\+CHREQMASKC\+\_\+\+CH5\+REQMASKC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gadd32c210a37ca84e9a49dd0d89b7b6ae}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH5\+REQMASKC\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga29a713c3e274b935a8a7fe2e28d65dec}{DMA\+\_\+\+CHREQMASKC\+\_\+\+CH6\+REQMASKC}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8a9b915abb465760170677054b124cc2}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH6\+REQMASKC\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8785dbbf2479707d0ed7240059bb92b0}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH6\+REQMASKC\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad7e604b9fb2ae75dc0faaf16889dad74}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH6\+REQMASKC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga04366e358ee0e7294585ca3bb959f4a2}{DMA\+\_\+\+CHREQMASKC\+\_\+\+CH6\+REQMASKC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad7e604b9fb2ae75dc0faaf16889dad74}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH6\+REQMASKC\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga31154dcd8fc231b8c55517341edb6ffd}{DMA\+\_\+\+CHREQMASKC\+\_\+\+CH7\+REQMASKC}}~(0x1\+UL $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gabb4b07a66b52bdfbf64780fe202cf48f}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH7\+REQMASKC\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga617392f606af81c5a636c99d4194ee6a}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH7\+REQMASKC\+\_\+\+MASK}}~0x80\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga806a99e00e5f5e602a079448cf12e6d6}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH7\+REQMASKC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaffbf9596c8b995b537d80f2e43cc4abb}{DMA\+\_\+\+CHREQMASKC\+\_\+\+CH7\+REQMASKC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga806a99e00e5f5e602a079448cf12e6d6}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH7\+REQMASKC\+\_\+\+DEFAULT}} $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaec3bf9431fa8e87713ef2ecdeba726bb}{DMA\+\_\+\+CHREQMASKC\+\_\+\+CH8\+REQMASKC}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0dc532926c13bc373121b373d32013cc}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH8\+REQMASKC\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9c49f2b9584410c605b5042c7d43dc24}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH8\+REQMASKC\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7047381c324d1eea02d4dbcaf824fc8c}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH8\+REQMASKC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2039ae87af2ba8908389c51a046ef573}{DMA\+\_\+\+CHREQMASKC\+\_\+\+CH8\+REQMASKC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7047381c324d1eea02d4dbcaf824fc8c}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH8\+REQMASKC\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaef14339bb782cb81d646dd15365d9454}{DMA\+\_\+\+CHREQMASKC\+\_\+\+CH9\+REQMASKC}}~(0x1\+UL $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad8c71fb9894c3db77323cb69a0db3830}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH9\+REQMASKC\+\_\+\+SHIFT}}~9
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2cf86cd157adbbc5d66271735367e4fb}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH9\+REQMASKC\+\_\+\+MASK}}~0x200\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga89736225497627a2439f824c1ac7cdd2}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH9\+REQMASKC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7dcab448b80f35d4d565e0730ab1c393}{DMA\+\_\+\+CHREQMASKC\+\_\+\+CH9\+REQMASKC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga89736225497627a2439f824c1ac7cdd2}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH9\+REQMASKC\+\_\+\+DEFAULT}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga81b00286c35d9e148a64911c091d3d2d}{DMA\+\_\+\+CHREQMASKC\+\_\+\+CH10\+REQMASKC}}~(0x1\+UL $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8cac709b6ce0f7e3e1803a2314e1338d}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH10\+REQMASKC\+\_\+\+SHIFT}}~10
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga29dc28ade9dcb0d22a341ab35457d7ef}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH10\+REQMASKC\+\_\+\+MASK}}~0x400\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga14cf8d6cdde95fe3b1f398372f208be7}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH10\+REQMASKC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0e48f06e2baaf107accf1e42aa8679d7}{DMA\+\_\+\+CHREQMASKC\+\_\+\+CH10\+REQMASKC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga14cf8d6cdde95fe3b1f398372f208be7}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH10\+REQMASKC\+\_\+\+DEFAULT}} $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa12429efc06bc7a9d0ad046348285421}{DMA\+\_\+\+CHREQMASKC\+\_\+\+CH11\+REQMASKC}}~(0x1\+UL $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9cf0d55e79707ae65eede21d92f79649}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH11\+REQMASKC\+\_\+\+SHIFT}}~11
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gace484eddf12099d416f282c8a29c9d37}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH11\+REQMASKC\+\_\+\+MASK}}~0x800\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaebca68bb02aaafd663690ccf88696466}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH11\+REQMASKC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga52ca85a742171ebc995bef97c689c5de}{DMA\+\_\+\+CHREQMASKC\+\_\+\+CH11\+REQMASKC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaebca68bb02aaafd663690ccf88696466}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH11\+REQMASKC\+\_\+\+DEFAULT}} $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga86b3e05b61511e9756cbf4fcefd0e3f5}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac874864898a857bfad5220d0f6e56175}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+MASK}}~0x00000\+FFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0ff45c74658e5d08259b63dcd645864b}{DMA\+\_\+\+CHENS\+\_\+\+CH0\+ENS}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9b01b19cb9880ae2e68a93732b521457}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH0\+ENS\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad19ba755c0906d46abf22a693044e8b5}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH0\+ENS\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa076db7674479c34767c476b4ecad46a}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH0\+ENS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae2c002f0189eddcf61fecd3852f55ea1}{DMA\+\_\+\+CHENS\+\_\+\+CH0\+ENS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa076db7674479c34767c476b4ecad46a}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH0\+ENS\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9635cfc4a61e1c8c2a0119870712293a}{DMA\+\_\+\+CHENS\+\_\+\+CH1\+ENS}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8c23b89af84863b0eaf46fae7b8029db}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH1\+ENS\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga13e39d0bc652f277cc8e0de9fe6f2832}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH1\+ENS\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8862df0982148a1f2c223e293106b4c8}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH1\+ENS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae6c3aa4c5b942a04770a06a93a9b1a63}{DMA\+\_\+\+CHENS\+\_\+\+CH1\+ENS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8862df0982148a1f2c223e293106b4c8}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH1\+ENS\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3c044628dd75f30a59e5a53d9687e40a}{DMA\+\_\+\+CHENS\+\_\+\+CH2\+ENS}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac89079e8101357af8b3ff6973b437079}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH2\+ENS\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6157ef84f9800793fd08c1dc78a41d24}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH2\+ENS\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga35ede389a2420f27221e1ba791221fa6}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH2\+ENS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3417b1925b0f33b9e70b106e2a9483df}{DMA\+\_\+\+CHENS\+\_\+\+CH2\+ENS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga35ede389a2420f27221e1ba791221fa6}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH2\+ENS\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga24b35122f0793cc6f45c8fbab34e777e}{DMA\+\_\+\+CHENS\+\_\+\+CH3\+ENS}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad775addf2ab980e50bc354a0696197a5}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH3\+ENS\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4a5abcf9c41389156ecdc4a29ae3bd6f}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH3\+ENS\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga227c4ca76584bc933762c7a15a37369a}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH3\+ENS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gafb6e780186cc00bd6c436cf2da8374c9}{DMA\+\_\+\+CHENS\+\_\+\+CH3\+ENS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga227c4ca76584bc933762c7a15a37369a}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH3\+ENS\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4a61090735ebd5a4679ba23ae81aad6f}{DMA\+\_\+\+CHENS\+\_\+\+CH4\+ENS}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0fc2cda5aaa7a75d948fa9fd8c204b28}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH4\+ENS\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4189d27882f068f692d41842f958a2a8}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH4\+ENS\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6978d954382612b0a83f643f5d5476fa}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH4\+ENS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac540101ba729c429d1fba5b692cf333c}{DMA\+\_\+\+CHENS\+\_\+\+CH4\+ENS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6978d954382612b0a83f643f5d5476fa}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH4\+ENS\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9437e24ae5b8fcdd625d4bdb67204cd7}{DMA\+\_\+\+CHENS\+\_\+\+CH5\+ENS}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga27f4dadd3c4d3499c7ce6c3365cf84eb}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH5\+ENS\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5bfe3f6ae6617a7b8acb75dfddc9f3ed}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH5\+ENS\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga41032d5e16ae0f03ef3c279e2aa3f17d}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH5\+ENS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga068efb5cb719eb8d9f591e76a78b136e}{DMA\+\_\+\+CHENS\+\_\+\+CH5\+ENS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga41032d5e16ae0f03ef3c279e2aa3f17d}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH5\+ENS\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga190283bb0acb91747300cb626daccc28}{DMA\+\_\+\+CHENS\+\_\+\+CH6\+ENS}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gabd4a25ec734c3986fa5e5e976a7d61dd}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH6\+ENS\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga698fb10be38d3203f1eec52f4ea48782}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH6\+ENS\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga39200e633a8956bfd3f45d481cbb93e7}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH6\+ENS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0534fd1a6332e406680cfec4c6ceec99}{DMA\+\_\+\+CHENS\+\_\+\+CH6\+ENS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga39200e633a8956bfd3f45d481cbb93e7}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH6\+ENS\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6e3c2c531617e753d553d14b12819eea}{DMA\+\_\+\+CHENS\+\_\+\+CH7\+ENS}}~(0x1\+UL $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae0733223033bd8228911af3bd6854111}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH7\+ENS\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3d83256777413c8d76b70f846af1a4d1}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH7\+ENS\+\_\+\+MASK}}~0x80\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaaf6f88ccf1232816d49602ef0d9c656a}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH7\+ENS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9ee6562bab6970ee4eeefc6b54291d2d}{DMA\+\_\+\+CHENS\+\_\+\+CH7\+ENS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaaf6f88ccf1232816d49602ef0d9c656a}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH7\+ENS\+\_\+\+DEFAULT}} $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gabf11da6df50cb5739995516caa814c7f}{DMA\+\_\+\+CHENS\+\_\+\+CH8\+ENS}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad6f1a1485e60c537eb60d471cb15838f}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH8\+ENS\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga95b226c5451e67eec714d9de7916eaaa}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH8\+ENS\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1f2a131d40b54bc50fc7f2f8ba703af8}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH8\+ENS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga27c6548b09325bcb948f86407646fcf4}{DMA\+\_\+\+CHENS\+\_\+\+CH8\+ENS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1f2a131d40b54bc50fc7f2f8ba703af8}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH8\+ENS\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga80cf6e3672d392d8d77b7696c02556c9}{DMA\+\_\+\+CHENS\+\_\+\+CH9\+ENS}}~(0x1\+UL $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7871fbd52468c5a91b9585bcf263ae40}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH9\+ENS\+\_\+\+SHIFT}}~9
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf444ad8ccda97558c537882c9f0f9353}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH9\+ENS\+\_\+\+MASK}}~0x200\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga42b2b857dd9dcf4d0a560cb93bd2a603}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH9\+ENS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga952696ad6d4adbfbf9919c24721813f3}{DMA\+\_\+\+CHENS\+\_\+\+CH9\+ENS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga42b2b857dd9dcf4d0a560cb93bd2a603}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH9\+ENS\+\_\+\+DEFAULT}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6fe2ee5c98d77008334f4b7c59d8cd23}{DMA\+\_\+\+CHENS\+\_\+\+CH10\+ENS}}~(0x1\+UL $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac038c182c193c2eab7d9d152aefc5ac8}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH10\+ENS\+\_\+\+SHIFT}}~10
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad3d9b9a2534baa0d9f2ce2811794ff26}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH10\+ENS\+\_\+\+MASK}}~0x400\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa7de697e4894108f6620291f6d6c64d5}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH10\+ENS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9d1ce81f8820a9a257b0a8e5acf32667}{DMA\+\_\+\+CHENS\+\_\+\+CH10\+ENS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa7de697e4894108f6620291f6d6c64d5}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH10\+ENS\+\_\+\+DEFAULT}} $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gafe6ec14fa61f48b543cb69d09bb6ac3e}{DMA\+\_\+\+CHENS\+\_\+\+CH11\+ENS}}~(0x1\+UL $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaea733d01cddc2a9755a3a611a9adecc9}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH11\+ENS\+\_\+\+SHIFT}}~11
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga65fe12938f07c34fd3abdb66befd5659}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH11\+ENS\+\_\+\+MASK}}~0x800\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaaac0bd93146f5fb89524ce3bd4d1dc70}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH11\+ENS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaadcac1e7d48b1bdb8b6c036841108752}{DMA\+\_\+\+CHENS\+\_\+\+CH11\+ENS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaaac0bd93146f5fb89524ce3bd4d1dc70}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH11\+ENS\+\_\+\+DEFAULT}} $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5cf124dfd05cc858565d57878ecc4731}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae655e8c5e567264285610b6a59988bb5}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+MASK}}~0x00000\+FFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga35d5d3d575383435cd1d1b6e2d9dee92}{DMA\+\_\+\+CHENC\+\_\+\+CH0\+ENC}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga25df885eed3ced50e60fac7552abb351}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH0\+ENC\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab1238fee8a8084ebe3e39543ecf05ef5}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH0\+ENC\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab588706dc25fa04b5945b43ef514d4bf}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH0\+ENC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga22202f4a64dfa718aaf6b667ad1b15ef}{DMA\+\_\+\+CHENC\+\_\+\+CH0\+ENC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab588706dc25fa04b5945b43ef514d4bf}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH0\+ENC\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga92b366c4cfe34b7b22702032ad2d4847}{DMA\+\_\+\+CHENC\+\_\+\+CH1\+ENC}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab606f7252bcbdb2e8ba7914a26bcb88e}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH1\+ENC\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga73a664be5f4736458a91c02bf44e2e21}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH1\+ENC\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab115bba94ad1583a5bae09e6c89e4105}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH1\+ENC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga48471b34b4eaa83749604aa4dc83500d}{DMA\+\_\+\+CHENC\+\_\+\+CH1\+ENC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab115bba94ad1583a5bae09e6c89e4105}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH1\+ENC\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae7a944b622e28ac37ee730883b14f13e}{DMA\+\_\+\+CHENC\+\_\+\+CH2\+ENC}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae37f39bf65a4c524a2a09956485aec14}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH2\+ENC\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9a0f7a78109d735f115c2042b5cb18bb}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH2\+ENC\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga836a32303a9068cd5568b9e09120130e}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH2\+ENC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9306ee3c7a4b45e9738c41aacab103a0}{DMA\+\_\+\+CHENC\+\_\+\+CH2\+ENC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga836a32303a9068cd5568b9e09120130e}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH2\+ENC\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaafca64b255430ca1e8549a09a8e4ae1a}{DMA\+\_\+\+CHENC\+\_\+\+CH3\+ENC}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa0830337a5ada3c946ff9f56e1e87086}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH3\+ENC\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gadf670e44e71e6ef9e84f9076e292e36b}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH3\+ENC\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga736c2fe973ea209babd6288e6bf88a60}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH3\+ENC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5db5df14316e43cfa5f7842f8e860782}{DMA\+\_\+\+CHENC\+\_\+\+CH3\+ENC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga736c2fe973ea209babd6288e6bf88a60}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH3\+ENC\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2a59bd0e20eb593fa2fa7b108233f910}{DMA\+\_\+\+CHENC\+\_\+\+CH4\+ENC}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga545e8bf9c90be22cf7adacc61f8a9159}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH4\+ENC\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1ae82793be0258c25d2b941291b28de1}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH4\+ENC\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8f330169e746d4779caf43970493d001}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH4\+ENC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gabe7fc3bb626e7546deb81477d2e53376}{DMA\+\_\+\+CHENC\+\_\+\+CH4\+ENC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8f330169e746d4779caf43970493d001}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH4\+ENC\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga814e04dc0c32cddab505146788d0ae4b}{DMA\+\_\+\+CHENC\+\_\+\+CH5\+ENC}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga84d17e626c4e8243c86e34e9727725b1}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH5\+ENC\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga949d0c96c97f14e87bfca1a41bca2783}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH5\+ENC\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf4c13147148fe8747dd9ff1984ab227a}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH5\+ENC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8d89067953cfccc9e2b0a95b9e621c4c}{DMA\+\_\+\+CHENC\+\_\+\+CH5\+ENC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf4c13147148fe8747dd9ff1984ab227a}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH5\+ENC\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8a15bb12b68232f9f28b9d4c582e297c}{DMA\+\_\+\+CHENC\+\_\+\+CH6\+ENC}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa27b3ada0f2c4d057dddf4f60eb96c46}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH6\+ENC\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8821fa425f26d44ec370b03e7fc9e53c}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH6\+ENC\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4ef92f55e7ddb69faa2229d12f8ea697}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH6\+ENC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga440b092eccad17d223dbcf81d59d060b}{DMA\+\_\+\+CHENC\+\_\+\+CH6\+ENC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4ef92f55e7ddb69faa2229d12f8ea697}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH6\+ENC\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gacf4e427fc2bd2c0fd779fb444a523b22}{DMA\+\_\+\+CHENC\+\_\+\+CH7\+ENC}}~(0x1\+UL $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0b5eee8b40e7b6e34d8460cef27dbbe5}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH7\+ENC\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5e1820a7f22b8240dd74718bb954d382}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH7\+ENC\+\_\+\+MASK}}~0x80\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa40033c545e9a9fca9d20771b9034ce2}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH7\+ENC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga101f2d1e3ac8e6f02499d498abbef812}{DMA\+\_\+\+CHENC\+\_\+\+CH7\+ENC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa40033c545e9a9fca9d20771b9034ce2}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH7\+ENC\+\_\+\+DEFAULT}} $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga52593a18d62a13949337ce8a9c6930c1}{DMA\+\_\+\+CHENC\+\_\+\+CH8\+ENC}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga572055da09a5bb51f2a736337dc2cba1}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH8\+ENC\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga90a6d09ce7e2004c182af5f5ee21c682}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH8\+ENC\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad2b08e24bd4309899b6264f090871c12}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH8\+ENC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga346cc75b109ebf1a5dcd2f3768a4a401}{DMA\+\_\+\+CHENC\+\_\+\+CH8\+ENC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad2b08e24bd4309899b6264f090871c12}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH8\+ENC\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6a1769da52b325cbe839c2b21520eca1}{DMA\+\_\+\+CHENC\+\_\+\+CH9\+ENC}}~(0x1\+UL $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa7106fee22b3f8a238e25fc0e7168a44}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH9\+ENC\+\_\+\+SHIFT}}~9
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0cfc4fc0d0d769ec54141b116249e0af}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH9\+ENC\+\_\+\+MASK}}~0x200\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga986cd331b055ec61492879f6571aec9f}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH9\+ENC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3cb5b73815b5eaa42946b51548d2a1dc}{DMA\+\_\+\+CHENC\+\_\+\+CH9\+ENC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga986cd331b055ec61492879f6571aec9f}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH9\+ENC\+\_\+\+DEFAULT}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga98b7473029e41853f7bde3eed34ce454}{DMA\+\_\+\+CHENC\+\_\+\+CH10\+ENC}}~(0x1\+UL $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad6955f87cc0f295e9e996e4dc12c3856}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH10\+ENC\+\_\+\+SHIFT}}~10
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga52a4bdf60491692fac0dc38e002eff34}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH10\+ENC\+\_\+\+MASK}}~0x400\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga085988f8a45e7c1b6d84a22e7d44fff1}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH10\+ENC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga17be851557156c993de7c21baba6ae16}{DMA\+\_\+\+CHENC\+\_\+\+CH10\+ENC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga085988f8a45e7c1b6d84a22e7d44fff1}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH10\+ENC\+\_\+\+DEFAULT}} $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7543948438d6fc9aface3c6d971d9eb2}{DMA\+\_\+\+CHENC\+\_\+\+CH11\+ENC}}~(0x1\+UL $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2bcf1bbc6a65c800b476b70b1c4cfb52}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH11\+ENC\+\_\+\+SHIFT}}~11
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga07ac3d3d9736b357735928c77bf3ca99}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH11\+ENC\+\_\+\+MASK}}~0x800\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9ebaacdf9bcf68514e2af72c76cbce71}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH11\+ENC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4606a06f3f6eb90177919951762e9f26}{DMA\+\_\+\+CHENC\+\_\+\+CH11\+ENC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9ebaacdf9bcf68514e2af72c76cbce71}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH11\+ENC\+\_\+\+DEFAULT}} $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gadd2d2f322ee761ff5024ff8a2fb5e8f5}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga81b14de47152c5c6c322be59ebc86165}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+MASK}}~0x00000\+FFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga613418fb0799e7247179ac93163a767f}{DMA\+\_\+\+CHALTS\+\_\+\+CH0\+ALTS}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad51b3fceeffcc0e9231309783e03554a}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH0\+ALTS\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9bc3fb8a648065a1ac88355ef85e44ab}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH0\+ALTS\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1d751c15deaf5e136fa7566b53bb7b85}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH0\+ALTS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa54ec7c7973183897876c530f978a9f0}{DMA\+\_\+\+CHALTS\+\_\+\+CH0\+ALTS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1d751c15deaf5e136fa7566b53bb7b85}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH0\+ALTS\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab83167edd154a5daf99c8608100088b7}{DMA\+\_\+\+CHALTS\+\_\+\+CH1\+ALTS}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf4899bc261cdbce884efb93f469043ca}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH1\+ALTS\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gace50c041a428cae2ea015975e83bc88c}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH1\+ALTS\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae9df90a3330bfbe42989aeb0b0a51aa7}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH1\+ALTS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae49b3527d4de1e9723906f5fc035356c}{DMA\+\_\+\+CHALTS\+\_\+\+CH1\+ALTS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae9df90a3330bfbe42989aeb0b0a51aa7}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH1\+ALTS\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7738cfbf25a156a773026b9c28c37dda}{DMA\+\_\+\+CHALTS\+\_\+\+CH2\+ALTS}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0790f60d53f14a8dc68b08cada62c0d3}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH2\+ALTS\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gabd21971d2efbd628393c7b103e60e44e}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH2\+ALTS\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1a779c0d25a8c02f43ecb54aed976488}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH2\+ALTS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa706c71ab018584bac1aad5d2ece3001}{DMA\+\_\+\+CHALTS\+\_\+\+CH2\+ALTS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1a779c0d25a8c02f43ecb54aed976488}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH2\+ALTS\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga048035204cf3ed4cfd6ec1427d460670}{DMA\+\_\+\+CHALTS\+\_\+\+CH3\+ALTS}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1155cfe68203851c1bebb3d4d4f03086}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH3\+ALTS\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa044a2da0ded76c66829de8cc4a8f111}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH3\+ALTS\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5d8b2b1a9b3d4f1319a06eef43db6b90}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH3\+ALTS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf2a7345f778eb92be85705a2fe433fe5}{DMA\+\_\+\+CHALTS\+\_\+\+CH3\+ALTS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5d8b2b1a9b3d4f1319a06eef43db6b90}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH3\+ALTS\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gafe171b8d3b83c8b2586d28c2307ad7a5}{DMA\+\_\+\+CHALTS\+\_\+\+CH4\+ALTS}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gabf87adc0c8f14b0234910df5541c8890}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH4\+ALTS\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4d2f0cd787b6a346eabb36d1d409f039}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH4\+ALTS\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa2d9749531ef2a53d366bdb830147b04}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH4\+ALTS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4677c4f84edfdf13ea4e47a1ce5ce302}{DMA\+\_\+\+CHALTS\+\_\+\+CH4\+ALTS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa2d9749531ef2a53d366bdb830147b04}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH4\+ALTS\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga39d696693fdcc69510ed4972dbba5117}{DMA\+\_\+\+CHALTS\+\_\+\+CH5\+ALTS}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga121284eb531163dd58ce38e9362e6516}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH5\+ALTS\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga542e3984b5a30b7ce8eb6ac8d5d2d3d8}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH5\+ALTS\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga15027780bd30bc27e88b390e665e9e10}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH5\+ALTS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac30002e404beee68eb6f4af5038ab77d}{DMA\+\_\+\+CHALTS\+\_\+\+CH5\+ALTS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga15027780bd30bc27e88b390e665e9e10}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH5\+ALTS\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad51ad45da88a8e5b6638134fe6884466}{DMA\+\_\+\+CHALTS\+\_\+\+CH6\+ALTS}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6cfa8b06043bc6e968c6b122216776ab}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH6\+ALTS\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac29e1cabedc9810174b78207bca360a6}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH6\+ALTS\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4483dd9ad698bdda9bfca54254431e94}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH6\+ALTS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga198af2b8de4a57c6096ab48710e49b0a}{DMA\+\_\+\+CHALTS\+\_\+\+CH6\+ALTS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4483dd9ad698bdda9bfca54254431e94}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH6\+ALTS\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad4e9c3f1e31e9837fc7015a96daeb823}{DMA\+\_\+\+CHALTS\+\_\+\+CH7\+ALTS}}~(0x1\+UL $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga708c0a7245362c46e099dc083d058950}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH7\+ALTS\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga78f5df17c6fac8cd74925a12aae96938}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH7\+ALTS\+\_\+\+MASK}}~0x80\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga57528b2d0c4b50168f19ecae71e6e879}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH7\+ALTS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga57f110c61c91062a032cfd5b05642102}{DMA\+\_\+\+CHALTS\+\_\+\+CH7\+ALTS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga57528b2d0c4b50168f19ecae71e6e879}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH7\+ALTS\+\_\+\+DEFAULT}} $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga26820fd0ac3e27a03de3b3ce4f879f39}{DMA\+\_\+\+CHALTS\+\_\+\+CH8\+ALTS}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0541f3f921a05def06dc790a4a66fcda}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH8\+ALTS\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaef41c668a65a955b39d1f3d42567bb1e}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH8\+ALTS\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga580c773e2e85e1f6f99b2bdb6e573262}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH8\+ALTS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6d33acd5d669eb5618aee4502d282dd1}{DMA\+\_\+\+CHALTS\+\_\+\+CH8\+ALTS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga580c773e2e85e1f6f99b2bdb6e573262}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH8\+ALTS\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gabf39ee42cff9f15084736c24c9ef0ca1}{DMA\+\_\+\+CHALTS\+\_\+\+CH9\+ALTS}}~(0x1\+UL $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac3c0d8ef706e492b27008abff4aedc4f}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH9\+ALTS\+\_\+\+SHIFT}}~9
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf8a99dc67b02d30bc235a55b87934026}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH9\+ALTS\+\_\+\+MASK}}~0x200\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8b8b37cb213d996c36d08b9c58dec685}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH9\+ALTS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaafc380007c7d15da2e6be632a1ace2f6}{DMA\+\_\+\+CHALTS\+\_\+\+CH9\+ALTS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8b8b37cb213d996c36d08b9c58dec685}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH9\+ALTS\+\_\+\+DEFAULT}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga08034913d75eb92bb0b629d37abce841}{DMA\+\_\+\+CHALTS\+\_\+\+CH10\+ALTS}}~(0x1\+UL $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga87780cc9170052bce03fcbedcc1acf19}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH10\+ALTS\+\_\+\+SHIFT}}~10
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gafa5c69460f6033d299981ae14215298d}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH10\+ALTS\+\_\+\+MASK}}~0x400\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf7796cc1354b2183ef01ad636ae31927}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH10\+ALTS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac0316b76486e5be2cfe327b0e5affbc3}{DMA\+\_\+\+CHALTS\+\_\+\+CH10\+ALTS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf7796cc1354b2183ef01ad636ae31927}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH10\+ALTS\+\_\+\+DEFAULT}} $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5230f4d1dd6ef2fa40549a5d47986816}{DMA\+\_\+\+CHALTS\+\_\+\+CH11\+ALTS}}~(0x1\+UL $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9b578c7753fa001c037e3da53e909997}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH11\+ALTS\+\_\+\+SHIFT}}~11
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga29372f7e48f003830f1b6f26bc13a092}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH11\+ALTS\+\_\+\+MASK}}~0x800\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa2ecf39cb763b1589cbf46b1cb76de97}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH11\+ALTS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5201be6feca54a881287b26e74df2a0e}{DMA\+\_\+\+CHALTS\+\_\+\+CH11\+ALTS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa2ecf39cb763b1589cbf46b1cb76de97}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH11\+ALTS\+\_\+\+DEFAULT}} $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0eec0d07ba3840c14c15ea38d6aa085b}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8cc36f2eabc3184da58fc37032217f38}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+MASK}}~0x00000\+FFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga511af0db142c89640d5a701e356c0300}{DMA\+\_\+\+CHALTC\+\_\+\+CH0\+ALTC}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga74de4494b5cee26a310e232f67cbff3d}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH0\+ALTC\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga60adf7c7300beb0d0e02ff40cd5c4be4}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH0\+ALTC\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga26e677040d3f7a08d35010caae94fffc}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH0\+ALTC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7a3881163fa7d248ce6e5dc219e18ea7}{DMA\+\_\+\+CHALTC\+\_\+\+CH0\+ALTC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga26e677040d3f7a08d35010caae94fffc}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH0\+ALTC\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga05e2f045a0534efd76fdc2da493605a9}{DMA\+\_\+\+CHALTC\+\_\+\+CH1\+ALTC}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7a663045d7110eaf87337a4d96367181}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH1\+ALTC\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9c4958f96c46f64aecc75e34f98a5f00}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH1\+ALTC\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf759837436d1cf793175452481799715}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH1\+ALTC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0341c20dbbcffd9a67a7cf7269e4cb09}{DMA\+\_\+\+CHALTC\+\_\+\+CH1\+ALTC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf759837436d1cf793175452481799715}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH1\+ALTC\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5def0cf4048c90fc2e1546324c245c08}{DMA\+\_\+\+CHALTC\+\_\+\+CH2\+ALTC}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga75e3488182fb1b3c8961de0002084dfc}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH2\+ALTC\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf5cfee97763a6400e6a2a2201c2fb658}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH2\+ALTC\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8fbbeffa6a1b2c850ee7f462bba2093f}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH2\+ALTC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga37f75f8149bbdf4535c58b092fd31d66}{DMA\+\_\+\+CHALTC\+\_\+\+CH2\+ALTC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8fbbeffa6a1b2c850ee7f462bba2093f}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH2\+ALTC\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga24257997abb94b463b9c104e43a01ce2}{DMA\+\_\+\+CHALTC\+\_\+\+CH3\+ALTC}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga60134fe3ab56879a61b8ab8311dd3cc6}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH3\+ALTC\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab1b9ed6e6bd1fadbab12598a2ceaab28}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH3\+ALTC\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4db54974f58057d62d944d39ff80e564}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH3\+ALTC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga214964bfec83e6643b7991ff93b7d4e7}{DMA\+\_\+\+CHALTC\+\_\+\+CH3\+ALTC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4db54974f58057d62d944d39ff80e564}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH3\+ALTC\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8a7dec837ee6581822cb8f74a259409c}{DMA\+\_\+\+CHALTC\+\_\+\+CH4\+ALTC}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6fc2b10b705b42acf05843198082b9e1}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH4\+ALTC\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga870d5759441a8fe6a06f8e5c63aa8d55}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH4\+ALTC\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad580715adb266598509822ba66ee17d5}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH4\+ALTC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga28c0f465ac102c5932c5c10e8cbff788}{DMA\+\_\+\+CHALTC\+\_\+\+CH4\+ALTC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad580715adb266598509822ba66ee17d5}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH4\+ALTC\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga58fe5d31b279243c92b4c6cf16743c61}{DMA\+\_\+\+CHALTC\+\_\+\+CH5\+ALTC}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gadc9b65586a310eeb0dcd7737479a7a12}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH5\+ALTC\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3223425d68ced74f11f7389feed6bb58}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH5\+ALTC\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4e6fec83ed0b7a19a66d59cb84f8b571}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH5\+ALTC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5d530ea7553e3576c0420c86ef574674}{DMA\+\_\+\+CHALTC\+\_\+\+CH5\+ALTC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4e6fec83ed0b7a19a66d59cb84f8b571}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH5\+ALTC\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0edda71f2e4dd8b4f774b65e335fc140}{DMA\+\_\+\+CHALTC\+\_\+\+CH6\+ALTC}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga64f6fb3444c04e92a2f5e45f61ff5ae7}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH6\+ALTC\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf699980e7fbef840fc8cc24726c4ea85}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH6\+ALTC\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga056ac5b8c33bbe5996b8944fabea4c97}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH6\+ALTC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga436905e99d04047ebd67b45adaba391f}{DMA\+\_\+\+CHALTC\+\_\+\+CH6\+ALTC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga056ac5b8c33bbe5996b8944fabea4c97}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH6\+ALTC\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga68143bca63adfb25b1e22715c6f48e74}{DMA\+\_\+\+CHALTC\+\_\+\+CH7\+ALTC}}~(0x1\+UL $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga803726e64f4865095a44b3908d8a8d13}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH7\+ALTC\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gacb555ad5a7986deff3c2edd7e3dfb541}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH7\+ALTC\+\_\+\+MASK}}~0x80\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaff3f270acb64c2e896a3d367a2f72a52}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH7\+ALTC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3f2876e434ab3f5febaa186b984af8d5}{DMA\+\_\+\+CHALTC\+\_\+\+CH7\+ALTC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaff3f270acb64c2e896a3d367a2f72a52}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH7\+ALTC\+\_\+\+DEFAULT}} $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad4e55b7d99681d35e90662e20feb6476}{DMA\+\_\+\+CHALTC\+\_\+\+CH8\+ALTC}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa4844a7118209fb89e5f3d6c1d8ffafd}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH8\+ALTC\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga67099e0eaeab38ed3a1ba90de2379363}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH8\+ALTC\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga82438177e1285fd809a008a32a7385e0}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH8\+ALTC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga974b35a7db29b8d37a764224a174479f}{DMA\+\_\+\+CHALTC\+\_\+\+CH8\+ALTC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga82438177e1285fd809a008a32a7385e0}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH8\+ALTC\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaabaefd0dd2fbae0f0d4a6a4adacf9524}{DMA\+\_\+\+CHALTC\+\_\+\+CH9\+ALTC}}~(0x1\+UL $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8a4ceb5697635559b2c11c5b94cc52e3}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH9\+ALTC\+\_\+\+SHIFT}}~9
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6f94226f19536cb92090517231bd1ae0}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH9\+ALTC\+\_\+\+MASK}}~0x200\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8ccf5045f0781c23be219cc91821d0bf}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH9\+ALTC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga46ed8db886609ff497f018716cb15a42}{DMA\+\_\+\+CHALTC\+\_\+\+CH9\+ALTC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8ccf5045f0781c23be219cc91821d0bf}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH9\+ALTC\+\_\+\+DEFAULT}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5f10fa44c32e2d1365aa8946ae8db640}{DMA\+\_\+\+CHALTC\+\_\+\+CH10\+ALTC}}~(0x1\+UL $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga382ba83be7844d76631b30aace3acf56}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH10\+ALTC\+\_\+\+SHIFT}}~10
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7cecc181a29a3c920867cfe424b7577b}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH10\+ALTC\+\_\+\+MASK}}~0x400\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaebf713d79c10c3c421d22ce1d5d3f4c7}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH10\+ALTC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaebca545470c11caff0fd5be57fb54c62}{DMA\+\_\+\+CHALTC\+\_\+\+CH10\+ALTC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaebf713d79c10c3c421d22ce1d5d3f4c7}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH10\+ALTC\+\_\+\+DEFAULT}} $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gabf5b902321cc3e78e9781e695a2594e3}{DMA\+\_\+\+CHALTC\+\_\+\+CH11\+ALTC}}~(0x1\+UL $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gacfe71262c28d94e7b2dbe9d4eaeb1570}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH11\+ALTC\+\_\+\+SHIFT}}~11
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5c3cbc2ae86173635b868b25dd405d30}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH11\+ALTC\+\_\+\+MASK}}~0x800\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5dd59028237074a33c96b27130970d32}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH11\+ALTC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga42e0924d53118f3584e7cffdcc6e79fd}{DMA\+\_\+\+CHALTC\+\_\+\+CH11\+ALTC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5dd59028237074a33c96b27130970d32}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH11\+ALTC\+\_\+\+DEFAULT}} $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9daf0b6586e2fa32dd4318581a5ee097}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga79d9267c2a82e200f8c21ca6b47b3dae}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+MASK}}~0x00000\+FFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3b8aae23375b72eaf9398b0dfe0a9958}{DMA\+\_\+\+CHPRIS\+\_\+\+CH0\+PRIS}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gafa74c12fb13c4c1992d85684ec68a36d}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH0\+PRIS\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab9d307b044f83ba2cec73d0c0423d2ce}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH0\+PRIS\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga74fd32abbf751cd896459afb92a7c81f}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH0\+PRIS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga991b1ee70c4a5e9ea6c1ac510d4344b8}{DMA\+\_\+\+CHPRIS\+\_\+\+CH0\+PRIS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga74fd32abbf751cd896459afb92a7c81f}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH0\+PRIS\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4245120034c44573ea4089f3a7962f0d}{DMA\+\_\+\+CHPRIS\+\_\+\+CH1\+PRIS}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1f6648ed2db93670744712633ebe8c6d}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH1\+PRIS\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8e2f7c5e32b052266cf5f1fefb0315e2}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH1\+PRIS\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae4cc67d1ec61d3acfb24304f0dbd59d3}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH1\+PRIS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga385bb04dc349096942748d090385c2a1}{DMA\+\_\+\+CHPRIS\+\_\+\+CH1\+PRIS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae4cc67d1ec61d3acfb24304f0dbd59d3}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH1\+PRIS\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga11e9151ccd4188763a82ab42bc06d55e}{DMA\+\_\+\+CHPRIS\+\_\+\+CH2\+PRIS}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab805fd2b31fe212e9d84411d1b54b99f}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH2\+PRIS\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gafea2f9b83e145e5a5f780040b2b167da}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH2\+PRIS\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga56f7af3fe12c48ca0948f4fe8e1cb1f5}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH2\+PRIS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga31ff7d3c88297e6642d5bcf039efcbf1}{DMA\+\_\+\+CHPRIS\+\_\+\+CH2\+PRIS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga56f7af3fe12c48ca0948f4fe8e1cb1f5}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH2\+PRIS\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad0837ad5d87ce0e10c7950db207272d4}{DMA\+\_\+\+CHPRIS\+\_\+\+CH3\+PRIS}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf7e73e49868b330b0b6c15757f18aebf}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH3\+PRIS\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab227d80ecc2fbbfcbdfd5705f762ba48}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH3\+PRIS\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7bca4bd8fe47647e8d4e1e2efe575d3b}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH3\+PRIS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6e64a388c03275c438755bf6ff94c445}{DMA\+\_\+\+CHPRIS\+\_\+\+CH3\+PRIS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7bca4bd8fe47647e8d4e1e2efe575d3b}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH3\+PRIS\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga299ed3bd0ba11abcd89eff9e7cdadbc8}{DMA\+\_\+\+CHPRIS\+\_\+\+CH4\+PRIS}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga180b7a816bc41a431856cf8c314f91de}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH4\+PRIS\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad6962c4b30f63f771c1472c8f76d83bf}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH4\+PRIS\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0ff1abc823c8772319e86d343cf5afde}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH4\+PRIS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga088d56e897fe05b5b19f7071a5636ca1}{DMA\+\_\+\+CHPRIS\+\_\+\+CH4\+PRIS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0ff1abc823c8772319e86d343cf5afde}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH4\+PRIS\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3c52b6e6015ada3be2d3b2f622572bbe}{DMA\+\_\+\+CHPRIS\+\_\+\+CH5\+PRIS}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8abb73279fac57a9503f14126eb5cccd}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH5\+PRIS\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad59b8eafb3963903ea83570d97ebdab5}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH5\+PRIS\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1e80ee5e62b1e966d77f09b92b23c300}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH5\+PRIS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gafdb6f107918f35901410de74a4098818}{DMA\+\_\+\+CHPRIS\+\_\+\+CH5\+PRIS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1e80ee5e62b1e966d77f09b92b23c300}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH5\+PRIS\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa5240f8be35e91c7abd07191acb73ce7}{DMA\+\_\+\+CHPRIS\+\_\+\+CH6\+PRIS}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2de7e3258a6d961f64943cf09fc3e460}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH6\+PRIS\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad2fc3a5bdab950db9e9b9d6bfb52978a}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH6\+PRIS\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7d0bbbe6ab831acb69033f88ac103358}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH6\+PRIS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6214bc38ce72991674241668e6cd2946}{DMA\+\_\+\+CHPRIS\+\_\+\+CH6\+PRIS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7d0bbbe6ab831acb69033f88ac103358}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH6\+PRIS\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaef45e1b2f36131d488d860ce0acb131e}{DMA\+\_\+\+CHPRIS\+\_\+\+CH7\+PRIS}}~(0x1\+UL $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga12209516c287d357adcf1953d87df379}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH7\+PRIS\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga72f9d9027974d3719e8bf1afd3e78bab}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH7\+PRIS\+\_\+\+MASK}}~0x80\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf9a8f82862eb33983236fa6417d245f3}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH7\+PRIS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab8107e87376d057c56ca6fa1d5b77403}{DMA\+\_\+\+CHPRIS\+\_\+\+CH7\+PRIS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf9a8f82862eb33983236fa6417d245f3}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH7\+PRIS\+\_\+\+DEFAULT}} $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga64bbefb97fda2c1c68107ce1547f66c4}{DMA\+\_\+\+CHPRIS\+\_\+\+CH8\+PRIS}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae0d31b9476cf3264c89a7e49891bf685}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH8\+PRIS\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3a5ca9a385c5d8fd8bcb5aba3c62649a}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH8\+PRIS\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab7f4e0729fe8f41047933fceafa6a80d}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH8\+PRIS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2b5ae8bb79f262b54eba3db7b34bb0e9}{DMA\+\_\+\+CHPRIS\+\_\+\+CH8\+PRIS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab7f4e0729fe8f41047933fceafa6a80d}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH8\+PRIS\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3283b112959952cd6899d3d86ab2aa6e}{DMA\+\_\+\+CHPRIS\+\_\+\+CH9\+PRIS}}~(0x1\+UL $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga976755fa416b8ddf0e22811c71554106}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH9\+PRIS\+\_\+\+SHIFT}}~9
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga49c9edf22dba5a8d88894612a31670a1}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH9\+PRIS\+\_\+\+MASK}}~0x200\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga809789f987fc466306dc1e1a0256899f}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH9\+PRIS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5d21148831913778933b500097a66b05}{DMA\+\_\+\+CHPRIS\+\_\+\+CH9\+PRIS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga809789f987fc466306dc1e1a0256899f}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH9\+PRIS\+\_\+\+DEFAULT}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf4c3454bd6699f91b0b54ca21e41414f}{DMA\+\_\+\+CHPRIS\+\_\+\+CH10\+PRIS}}~(0x1\+UL $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1677c124d3180ccaa1d7e5278f352292}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH10\+PRIS\+\_\+\+SHIFT}}~10
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6ed786248b53d1e9f72f715da815a85b}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH10\+PRIS\+\_\+\+MASK}}~0x400\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga83b340be9ceab91ce0593bae43b9038c}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH10\+PRIS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad288ecccc0a1f8bee134bcd16d4c86e6}{DMA\+\_\+\+CHPRIS\+\_\+\+CH10\+PRIS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga83b340be9ceab91ce0593bae43b9038c}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH10\+PRIS\+\_\+\+DEFAULT}} $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga24f3e6373080e921f64bae19e7ab4705}{DMA\+\_\+\+CHPRIS\+\_\+\+CH11\+PRIS}}~(0x1\+UL $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga502ab38cbae4c31c7a3c044ef615b847}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH11\+PRIS\+\_\+\+SHIFT}}~11
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2f9dd6b0b5c7e553d9cc8409c1b93656}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH11\+PRIS\+\_\+\+MASK}}~0x800\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8bac998b6cc69f38695e591aeb6a9627}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH11\+PRIS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3a6dc663275545f0851e621e629ac1e7}{DMA\+\_\+\+CHPRIS\+\_\+\+CH11\+PRIS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8bac998b6cc69f38695e591aeb6a9627}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH11\+PRIS\+\_\+\+DEFAULT}} $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaadeb7787f8f32c14c0276c2abb417f7b}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga192afe390dcccda2b96bc2b236dd5666}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+MASK}}~0x00000\+FFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5ff68ef83e232f6eac622238c65084ba}{DMA\+\_\+\+CHPRIC\+\_\+\+CH0\+PRIC}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga189fb8c590b999349183333012f4e70d}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH0\+PRIC\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga88c1e2d89a389055a4028b5406ff94fa}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH0\+PRIC\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaaf0d7ed7c444a4fcb7c88a87895c61f5}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH0\+PRIC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4df490dae82239dcb98398c775d258bf}{DMA\+\_\+\+CHPRIC\+\_\+\+CH0\+PRIC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaaf0d7ed7c444a4fcb7c88a87895c61f5}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH0\+PRIC\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4324c7fb59cc3a2f150395193c8c96a5}{DMA\+\_\+\+CHPRIC\+\_\+\+CH1\+PRIC}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga744f18c61317d3ce541ec27b109989f6}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH1\+PRIC\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga28b1f08516b78ab005f707ce5b396d72}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH1\+PRIC\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga03b4c9805d1f2be425e2f7ce329aa069}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH1\+PRIC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad0f899434d32cdf887c087fa70bcd415}{DMA\+\_\+\+CHPRIC\+\_\+\+CH1\+PRIC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga03b4c9805d1f2be425e2f7ce329aa069}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH1\+PRIC\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gacb62ce6d3214ca9bbb4ebe7832307eeb}{DMA\+\_\+\+CHPRIC\+\_\+\+CH2\+PRIC}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac9fe70e0eff208788180eab5568115bd}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH2\+PRIC\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6ad84681c02ca6065d0c9dcd271b02b0}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH2\+PRIC\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga215a9b755d7b36e8ab38ca1ba8878545}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH2\+PRIC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga352efbfef9acf0b353862a193b7de1d0}{DMA\+\_\+\+CHPRIC\+\_\+\+CH2\+PRIC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga215a9b755d7b36e8ab38ca1ba8878545}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH2\+PRIC\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga88b2b57ff1d13614652901f2f27ab233}{DMA\+\_\+\+CHPRIC\+\_\+\+CH3\+PRIC}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4ddf40b027248d91274316461f19fd74}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH3\+PRIC\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gabe068fe7e6583a5c18e50a40cf27ed84}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH3\+PRIC\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga81aa7d82e5ffea3462e3bcf1a3c258d3}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH3\+PRIC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga49d3cc9d4c00dc6874d997b75880c963}{DMA\+\_\+\+CHPRIC\+\_\+\+CH3\+PRIC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga81aa7d82e5ffea3462e3bcf1a3c258d3}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH3\+PRIC\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae9e8327d33f6ff455450320729889842}{DMA\+\_\+\+CHPRIC\+\_\+\+CH4\+PRIC}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gabf4d0f198774d0586bb9d8377a2d2273}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH4\+PRIC\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2d23f68d713c5c29fae227a25ce4ca0d}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH4\+PRIC\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga660dbce8443669c5f31d0419b7c9b277}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH4\+PRIC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga26e1ff0717bb90be7294958317e8de1a}{DMA\+\_\+\+CHPRIC\+\_\+\+CH4\+PRIC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga660dbce8443669c5f31d0419b7c9b277}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH4\+PRIC\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf46213e736f8beab07ae07576828f6f2}{DMA\+\_\+\+CHPRIC\+\_\+\+CH5\+PRIC}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5fcfc3ff051e0ad8bec60456b44bd556}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH5\+PRIC\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6b78894b9053468a43dff6d14a118902}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH5\+PRIC\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga293f493bacd788d9f03a18ff17b2d94e}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH5\+PRIC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4beaa86030a99f2cc5133f83f1626ee3}{DMA\+\_\+\+CHPRIC\+\_\+\+CH5\+PRIC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga293f493bacd788d9f03a18ff17b2d94e}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH5\+PRIC\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gabc7d5ccfb5516381050194dd89b1a3d8}{DMA\+\_\+\+CHPRIC\+\_\+\+CH6\+PRIC}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6e5ef8783022287790b3176fb70d0f27}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH6\+PRIC\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gacc86a9a1ecb582c440e2e2b023f80d4b}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH6\+PRIC\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga368278ccd3d5a47fcab455386cc4ed6a}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH6\+PRIC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7227826c435aed178361e22035702d7b}{DMA\+\_\+\+CHPRIC\+\_\+\+CH6\+PRIC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga368278ccd3d5a47fcab455386cc4ed6a}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH6\+PRIC\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gafc4a20a30ef06ed263b5dde729fe7492}{DMA\+\_\+\+CHPRIC\+\_\+\+CH7\+PRIC}}~(0x1\+UL $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaaeb0ad9314a997b641568179af580458}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH7\+PRIC\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad9790e3c8b3a314aa4e73061fb9e165b}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH7\+PRIC\+\_\+\+MASK}}~0x80\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga551867a95c99f58e517c2e84af0dc752}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH7\+PRIC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga66f9b4c9c13de6766f4b1e097c77d5a3}{DMA\+\_\+\+CHPRIC\+\_\+\+CH7\+PRIC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga551867a95c99f58e517c2e84af0dc752}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH7\+PRIC\+\_\+\+DEFAULT}} $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4b39ebd85db19d1e8ac268d8e96690e9}{DMA\+\_\+\+CHPRIC\+\_\+\+CH8\+PRIC}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9386715752f4a1907cb7af9b163654ab}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH8\+PRIC\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga04dfb32c0fead4075f52f26542ff75d6}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH8\+PRIC\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac2c4884b73cf0b027ca9640ec780ab5a}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH8\+PRIC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2973ab0684c58e2bb150b7bde85f8fcd}{DMA\+\_\+\+CHPRIC\+\_\+\+CH8\+PRIC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac2c4884b73cf0b027ca9640ec780ab5a}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH8\+PRIC\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2f33c6858781c1a61695c1171c825b72}{DMA\+\_\+\+CHPRIC\+\_\+\+CH9\+PRIC}}~(0x1\+UL $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6e42ed66b407c3c88dcf4e7c3d482b6f}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH9\+PRIC\+\_\+\+SHIFT}}~9
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga437eb4c44a89837895acc1fcf11938ca}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH9\+PRIC\+\_\+\+MASK}}~0x200\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6dc7ba3b9de99dfaa5cfc1ffd35e4feb}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH9\+PRIC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab4fb27c910a08ce28bb20609bec5a8a0}{DMA\+\_\+\+CHPRIC\+\_\+\+CH9\+PRIC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6dc7ba3b9de99dfaa5cfc1ffd35e4feb}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH9\+PRIC\+\_\+\+DEFAULT}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga55e079ca43fd2ee3a3ce3addead13ed8}{DMA\+\_\+\+CHPRIC\+\_\+\+CH10\+PRIC}}~(0x1\+UL $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gafef5e3bc693cad64fb19a591a9e7a18f}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH10\+PRIC\+\_\+\+SHIFT}}~10
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga528869a17c011640518d8149891213fe}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH10\+PRIC\+\_\+\+MASK}}~0x400\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4a186f0ffe90a5eec6c2d12070bf4333}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH10\+PRIC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga52374f7671abc7e5af1c590ed534074d}{DMA\+\_\+\+CHPRIC\+\_\+\+CH10\+PRIC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4a186f0ffe90a5eec6c2d12070bf4333}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH10\+PRIC\+\_\+\+DEFAULT}} $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad09d6b78dc1339cb05697abf363364b6}{DMA\+\_\+\+CHPRIC\+\_\+\+CH11\+PRIC}}~(0x1\+UL $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gadacc1277a8c722e5231da25211beb6ec}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH11\+PRIC\+\_\+\+SHIFT}}~11
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga248da2d60327ae5960f2e8ef20f18051}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH11\+PRIC\+\_\+\+MASK}}~0x800\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga836d7804b5a6895c924df2c47ef03cef}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH11\+PRIC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga042a1ff8c0705b6293cd4d37409b9828}{DMA\+\_\+\+CHPRIC\+\_\+\+CH11\+PRIC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga836d7804b5a6895c924df2c47ef03cef}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH11\+PRIC\+\_\+\+DEFAULT}} $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad184c7bcd66cc743d49c05d7001af5cb}{\+\_\+\+DMA\+\_\+\+ERRORC\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga523632c688bb41df44cb9237599f474b}{\+\_\+\+DMA\+\_\+\+ERRORC\+\_\+\+MASK}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1a72da743d1b4b5044077696e382f819}{DMA\+\_\+\+ERRORC\+\_\+\+ERRORC}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab66f6e9e80ad9925423f7e9e7321c67b}{\+\_\+\+DMA\+\_\+\+ERRORC\+\_\+\+ERRORC\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga293d9323a9478f854df0d2e6c99d96ce}{\+\_\+\+DMA\+\_\+\+ERRORC\+\_\+\+ERRORC\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2a7f99594aa94975c40c1cc596b4dca5}{\+\_\+\+DMA\+\_\+\+ERRORC\+\_\+\+ERRORC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab1cc17f9a5c414fae65f2cc0d5cea8e4}{DMA\+\_\+\+ERRORC\+\_\+\+ERRORC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2a7f99594aa94975c40c1cc596b4dca5}{\+\_\+\+DMA\+\_\+\+ERRORC\+\_\+\+ERRORC\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9c67126153ce05dc19bd7c3a9bc53b01}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1227e0733df8865fcf9796529d2a7fb0}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+MASK}}~0x00000\+FFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga06000644ae9c3272fdb92778f1b72029}{DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH0\+REQSTATUS}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8f5592df173223f1f7e85ba57bd9b3c7}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH0\+REQSTATUS\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gafd11116b238de0d461ec8c862f47d65c}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH0\+REQSTATUS\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0152da899e50169a0542d20fc3133e5e}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH0\+REQSTATUS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5cc9516df62011880f4242d522e4bf94}{DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH0\+REQSTATUS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0152da899e50169a0542d20fc3133e5e}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH0\+REQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6560f1e76ca6fdf2a726f76875665424}{DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH1\+REQSTATUS}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1f33bf6d091743fad5647647334d106d}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH1\+REQSTATUS\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga47af3fc45b5e3431dbaacf986104c049}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH1\+REQSTATUS\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8f59e62cbb66bf1fdd4438f9622d1fee}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH1\+REQSTATUS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga52102b5e01079c79d6c37c3d2fa7e07f}{DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH1\+REQSTATUS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8f59e62cbb66bf1fdd4438f9622d1fee}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH1\+REQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gada5a454ce1cdc913edbec452a87d4a85}{DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH2\+REQSTATUS}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga198a02e171a666d9660d7952629a8cf3}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH2\+REQSTATUS\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9e923a3a9b668171dce0d2bece029018}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH2\+REQSTATUS\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf9708b0a7f21566e70fd00ad764532cd}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH2\+REQSTATUS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga24b71d15e0f5c86dc476173c62c04f9f}{DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH2\+REQSTATUS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf9708b0a7f21566e70fd00ad764532cd}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH2\+REQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga74172c3852d72dc1b421be3d2104fa31}{DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH3\+REQSTATUS}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf89bfd255c4e597337671c1a59e22d01}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH3\+REQSTATUS\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3de830a37a8c54392713d93da9417057}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH3\+REQSTATUS\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga19a0ae2e4521a2bec9775d46ddd23f0b}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH3\+REQSTATUS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae8df0d773d381312331668ef7b88dcba}{DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH3\+REQSTATUS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga19a0ae2e4521a2bec9775d46ddd23f0b}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH3\+REQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga62c82fd3d5b739f826f79d22946a8af9}{DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH4\+REQSTATUS}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf1d7723ab37e855619d0bcf1011c21d8}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH4\+REQSTATUS\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9f8203bb8ac2678cb83b7102c0f06499}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH4\+REQSTATUS\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga23848b8ffc6a917a5f7150b848863bd2}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH4\+REQSTATUS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa84aaf37f9ae6010033c364c84d61d33}{DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH4\+REQSTATUS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga23848b8ffc6a917a5f7150b848863bd2}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH4\+REQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf64f6dcf537672a9e195ad6175696980}{DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH5\+REQSTATUS}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae5b28f5b0694bfd6c8e677eb2d8ac56a}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH5\+REQSTATUS\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8b13bc9523705eacad12222223e21eed}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH5\+REQSTATUS\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9730c3bd4359ea882bcbc6d7739d675c}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH5\+REQSTATUS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7dd1419fe212dc11be75473295698707}{DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH5\+REQSTATUS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9730c3bd4359ea882bcbc6d7739d675c}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH5\+REQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9acea832e1b0c6f7879af2d6a832a1cf}{DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH6\+REQSTATUS}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gabc7f5874b17341ba9c0400264daca0cd}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH6\+REQSTATUS\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa28952006e56641d1a960ec430d6cfc0}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH6\+REQSTATUS\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2d0edefac04f08164445186c85e98128}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH6\+REQSTATUS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac72464bfa86b4557909799d70c242891}{DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH6\+REQSTATUS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2d0edefac04f08164445186c85e98128}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH6\+REQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4bc5f63581731f052259f837fabc8a91}{DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH7\+REQSTATUS}}~(0x1\+UL $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7863dd4983464214117cf6cd07d7856e}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH7\+REQSTATUS\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5d6f144e91a63ad8752d352f18468ea2}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH7\+REQSTATUS\+\_\+\+MASK}}~0x80\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa59195d6a8c6d1ff38a78657dda82611}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH7\+REQSTATUS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gada1ac219c560ac59bcb574b6ea6da47b}{DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH7\+REQSTATUS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa59195d6a8c6d1ff38a78657dda82611}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH7\+REQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf15bbd6c46bab7bae1c2acfea9f041aa}{DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH8\+REQSTATUS}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga155d0ba9b4eaddc9e77bc57cd6418da1}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH8\+REQSTATUS\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3728129588f26392e8d5ad590f85f154}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH8\+REQSTATUS\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8575bd594356d3ad0ab72050fafccb8e}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH8\+REQSTATUS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gafc0ba88e5da03bd7f0ca7c8596bb1066}{DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH8\+REQSTATUS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8575bd594356d3ad0ab72050fafccb8e}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH8\+REQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9f668a04c4174349f144c2098b6b73cf}{DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH9\+REQSTATUS}}~(0x1\+UL $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1e14673bbd589db2ebbb717646c272f4}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH9\+REQSTATUS\+\_\+\+SHIFT}}~9
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gabc730372460e5c04dcf821a00269fff6}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH9\+REQSTATUS\+\_\+\+MASK}}~0x200\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1f375124d34ee17603271ca5af70a81c}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH9\+REQSTATUS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga56d41a359afc33dc54388510b8ff31c6}{DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH9\+REQSTATUS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1f375124d34ee17603271ca5af70a81c}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH9\+REQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga12434e8ea490af357881727263f1e887}{DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH10\+REQSTATUS}}~(0x1\+UL $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga418632cf6353ac76f6e9b60b0b063e0a}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH10\+REQSTATUS\+\_\+\+SHIFT}}~10
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0d562084664840e334369f162e43c877}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH10\+REQSTATUS\+\_\+\+MASK}}~0x400\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gafd4880b14bd21d4a89c5c3834d9f9964}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH10\+REQSTATUS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gadbdcf80cbee1071c11fd9e81ca274874}{DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH10\+REQSTATUS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gafd4880b14bd21d4a89c5c3834d9f9964}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH10\+REQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga385ad56ea2548f61006e79c650cd8f80}{DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH11\+REQSTATUS}}~(0x1\+UL $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad883054488722231de94fb0413826c00}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH11\+REQSTATUS\+\_\+\+SHIFT}}~11
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae477d75badc150c1fa8486ac382a6ced}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH11\+REQSTATUS\+\_\+\+MASK}}~0x800\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5a59307971f90e4ad5f87256d0aeacfe}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH11\+REQSTATUS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8d36eb5d99b9c381d43718b8960ec7fe}{DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH11\+REQSTATUS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5a59307971f90e4ad5f87256d0aeacfe}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH11\+REQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa0ac48fea9964f2c069c285ff7e102a1}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7d142899003cca875a9a1f51bf3e791c}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+MASK}}~0x00000\+FFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8bca57954035c721cf98c1c580c97e69}{DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH0\+SREQSTATUS}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1e3a36e81aaf822ed3f84de64ee80091}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH0\+SREQSTATUS\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf7fd21d76c118803fa6112d22fab0d37}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH0\+SREQSTATUS\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga08963e57c61ff0f5eff03f0bfbaad72d}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH0\+SREQSTATUS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4598d2c40c9b73bab75e1106affbdad0}{DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH0\+SREQSTATUS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga08963e57c61ff0f5eff03f0bfbaad72d}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH0\+SREQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga54a7de7ef3e0b33e86bcc40c5db0d088}{DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH1\+SREQSTATUS}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0ca681317b4e3918106d28df1a69fa87}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH1\+SREQSTATUS\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3d90f70e0d5954748b1809b847b2be7b}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH1\+SREQSTATUS\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf8c06b003aa60c471c3b2fab51653a15}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH1\+SREQSTATUS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga193cb364623c88cb508dca279b7e698b}{DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH1\+SREQSTATUS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf8c06b003aa60c471c3b2fab51653a15}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH1\+SREQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac1d03bb897d9fe1bb9fae50820f447b4}{DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH2\+SREQSTATUS}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3083f1f73076c0102c88b85416ed2110}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH2\+SREQSTATUS\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaea8852a459c1825e61d10985c050e86e}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH2\+SREQSTATUS\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaabf4affb65c408ace40e8c17c66848ef}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH2\+SREQSTATUS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2bdfe8f1d5a96d1ef1d3364a7dc5897a}{DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH2\+SREQSTATUS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaabf4affb65c408ace40e8c17c66848ef}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH2\+SREQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gafb7e3e35eaf6892421d6e7b286a490d5}{DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH3\+SREQSTATUS}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2222f8d27144678ab4ba0942c8b8781f}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH3\+SREQSTATUS\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gacb2086fcbda231f1a8a1a1e946f41893}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH3\+SREQSTATUS\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga95d8e31437498a8b6874dad047c746eb}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH3\+SREQSTATUS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gabed1415c8fad7709dde4311b0d66c602}{DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH3\+SREQSTATUS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga95d8e31437498a8b6874dad047c746eb}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH3\+SREQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8ced60eb83be417fffbd322fe4b0d6c4}{DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH4\+SREQSTATUS}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5a840d97f34d0d63983c73d6883a1a53}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH4\+SREQSTATUS\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae0f5b9744e308612819212e0a9f5fe39}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH4\+SREQSTATUS\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2eb9dcd7c52924d58f4417ad07f1fbdc}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH4\+SREQSTATUS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab34a2a86e2ada817af6998a135bf760b}{DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH4\+SREQSTATUS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2eb9dcd7c52924d58f4417ad07f1fbdc}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH4\+SREQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga44104a6766e70127964369bdf2290398}{DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH5\+SREQSTATUS}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0b9652105ab7682ff248493ecb6036e5}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH5\+SREQSTATUS\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga10bb38bf69a347123ca07a578ac8c706}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH5\+SREQSTATUS\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6dda0ac7329c79e3f2e611161d80737d}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH5\+SREQSTATUS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaded7a046b8d8eb762ccb0140bb923551}{DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH5\+SREQSTATUS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6dda0ac7329c79e3f2e611161d80737d}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH5\+SREQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac0dd3e28000f2782f0df933bd348da73}{DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH6\+SREQSTATUS}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4963869b84caab78eabd3348c3025fc0}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH6\+SREQSTATUS\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf6ed58af33138cc9508ba17f328f46a1}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH6\+SREQSTATUS\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9a96c285214f46494c15a3ffd8b9ecd7}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH6\+SREQSTATUS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaafdfca9ba45ade7179278f4dc2e1c1f8}{DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH6\+SREQSTATUS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9a96c285214f46494c15a3ffd8b9ecd7}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH6\+SREQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad41d0f281772262cdcbed2d7f386a6f9}{DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH7\+SREQSTATUS}}~(0x1\+UL $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf0c5b4e2dca04abcfa14d46315e52602}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH7\+SREQSTATUS\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga16d7f807d1963b11534ce2fdd17c0f7a}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH7\+SREQSTATUS\+\_\+\+MASK}}~0x80\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2e0264e336f77f926c3a016d53b34d2a}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH7\+SREQSTATUS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gacdfbafcccf167b2fd51174b3ae1661a0}{DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH7\+SREQSTATUS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2e0264e336f77f926c3a016d53b34d2a}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH7\+SREQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga388d4303aaa1d5256395386f4ea3f262}{DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH8\+SREQSTATUS}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga613b8df571ee334d36713afe8e91bb1c}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH8\+SREQSTATUS\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad0fc5983a203645df8d7283c2f4f7497}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH8\+SREQSTATUS\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaef29c34ecccf7683723e5b62ed145378}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH8\+SREQSTATUS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga36f9810cdf0aeeabd9e538681673525f}{DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH8\+SREQSTATUS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaef29c34ecccf7683723e5b62ed145378}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH8\+SREQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5616005dbe0d48793113e676483de6cc}{DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH9\+SREQSTATUS}}~(0x1\+UL $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gafe8afa537eb1a3c9482a2c5ac4be7cdb}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH9\+SREQSTATUS\+\_\+\+SHIFT}}~9
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad70382ea44b29aca8595afcf5088a62b}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH9\+SREQSTATUS\+\_\+\+MASK}}~0x200\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga214e61eba15ea97659f3903f6319de3a}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH9\+SREQSTATUS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2f46f63be74a3fd8f8f213201a948415}{DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH9\+SREQSTATUS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga214e61eba15ea97659f3903f6319de3a}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH9\+SREQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gacdcc1e3863b785f2a3b995643db7c62d}{DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH10\+SREQSTATUS}}~(0x1\+UL $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac8e2bb012680814d638f348d0267b037}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH10\+SREQSTATUS\+\_\+\+SHIFT}}~10
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga89eb56d38276be12abdd2d03df7f4862}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH10\+SREQSTATUS\+\_\+\+MASK}}~0x400\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac5bab6bc4560df77b4c816ca0f0fffb2}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH10\+SREQSTATUS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4e8729f7b5b33cf7d07e96973dfbb232}{DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH10\+SREQSTATUS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac5bab6bc4560df77b4c816ca0f0fffb2}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH10\+SREQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5e98a171a942ec5c3c5087bc5f4cc24e}{DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH11\+SREQSTATUS}}~(0x1\+UL $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4502b0fab463b70d60b782dccca6781f}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH11\+SREQSTATUS\+\_\+\+SHIFT}}~11
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab074577a2941cef3108454e0bf1f12f5}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH11\+SREQSTATUS\+\_\+\+MASK}}~0x800\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab3ee8ed1327fa2762b2e0450121caf42}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH11\+SREQSTATUS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5afd20928e4ada8f470769862e85458c}{DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH11\+SREQSTATUS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab3ee8ed1327fa2762b2e0450121caf42}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH11\+SREQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5df7e961452dfe5d42c4d6e59ca4a1c6}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaaddbe4d70d3c2391cf26b18d7b5f1da4}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+MASK}}~0x80000\+FFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga578445fc79000465bed22b93d72b99f3}{DMA\+\_\+\+IF\+\_\+\+CH0\+DONE}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4df21925584f869a1e14c72541a26e3b}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH0\+DONE\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga82660b6bddd7fa45e7aec24c80566f9d}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH0\+DONE\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gacdf3d94f3ee779f0f6c06abc721e4b1d}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH0\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf3461d4649121fda6ef74fca6bdfbcf8}{DMA\+\_\+\+IF\+\_\+\+CH0\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gacdf3d94f3ee779f0f6c06abc721e4b1d}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH0\+DONE\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gafdb19f1904fdcffd6581e94b37ad0f03}{DMA\+\_\+\+IF\+\_\+\+CH1\+DONE}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3bbebf4f7f30eba22b366b9eeb6000e8}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH1\+DONE\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3b476b83e50bab602f9df1bd9a7e78fb}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH1\+DONE\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa20d97ecf249abd572a02eef3434d8b2}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH1\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5a1687be4e50e981e402a654e6f44e41}{DMA\+\_\+\+IF\+\_\+\+CH1\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa20d97ecf249abd572a02eef3434d8b2}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH1\+DONE\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf2afc88986f126109c322128fb2920d6}{DMA\+\_\+\+IF\+\_\+\+CH2\+DONE}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3c419bcf0d968084d92997844be9bb31}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH2\+DONE\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5a6752877e93325db188b1557b8ab6d2}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH2\+DONE\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gacf7ff40dd7f821b847a511a7c2d4d3d4}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH2\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga99a6a34b20ebb4f18e259fec70808d96}{DMA\+\_\+\+IF\+\_\+\+CH2\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gacf7ff40dd7f821b847a511a7c2d4d3d4}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH2\+DONE\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa1012d713c12603a2d19226e4bce0fb2}{DMA\+\_\+\+IF\+\_\+\+CH3\+DONE}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa740c98e6015b7d04001d22d04fe67be}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH3\+DONE\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaef57540973298203eecc08b595f1f078}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH3\+DONE\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7b5c9efd878f5498d103c8c7e7f45f37}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH3\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7fc4a13e6f0ec623968fcff36e988f8b}{DMA\+\_\+\+IF\+\_\+\+CH3\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7b5c9efd878f5498d103c8c7e7f45f37}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH3\+DONE\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf75c70f7ae1b7150fcda089516b2e850}{DMA\+\_\+\+IF\+\_\+\+CH4\+DONE}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga794c2aa0f6d557fb96e897c13480f821}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH4\+DONE\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga519064cf91cf3790ac89844a0fc007fd}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH4\+DONE\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7853d4d5b00795501a54f93517ffaf6f}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH4\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad8f2d2d301273229e5c03f6783046757}{DMA\+\_\+\+IF\+\_\+\+CH4\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7853d4d5b00795501a54f93517ffaf6f}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH4\+DONE\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga86ea8c063110eab66fae23be80922048}{DMA\+\_\+\+IF\+\_\+\+CH5\+DONE}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad4972ea6b34213794fe21c6ff45b6775}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH5\+DONE\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa1889bf4f91f196c933e03f1d7b62212}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH5\+DONE\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae716721dbbc4cfede8a6cdc300631fb0}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH5\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga18b34ff8b746edcc7646933026c36d74}{DMA\+\_\+\+IF\+\_\+\+CH5\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae716721dbbc4cfede8a6cdc300631fb0}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH5\+DONE\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6ee9407c591b02472a6ed6106696c2d9}{DMA\+\_\+\+IF\+\_\+\+CH6\+DONE}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8bf0c858b398b51a60439802802ff013}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH6\+DONE\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga394e6480623ad2f32f72067dcaa88d5e}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH6\+DONE\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3d30acb9c92bbd5f58f1a0e8b452eb24}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH6\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga64d0e0a127fe91c607de310087063bed}{DMA\+\_\+\+IF\+\_\+\+CH6\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3d30acb9c92bbd5f58f1a0e8b452eb24}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH6\+DONE\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8e9976dc6ec10b7ad2fbe829e4968b2d}{DMA\+\_\+\+IF\+\_\+\+CH7\+DONE}}~(0x1\+UL $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4356a3035bf4946d2fa5bb3d703e9812}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH7\+DONE\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gabb7558e432cbdfc6ade683361d44745c}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH7\+DONE\+\_\+\+MASK}}~0x80\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaec319dfc1e0c1047d3e64081590222df}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH7\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga932ae82dbd15bfdb9faf6cdc4a124cf1}{DMA\+\_\+\+IF\+\_\+\+CH7\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaec319dfc1e0c1047d3e64081590222df}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH7\+DONE\+\_\+\+DEFAULT}} $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5afab379e049b22f4e54b1157e8ddbe3}{DMA\+\_\+\+IF\+\_\+\+CH8\+DONE}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6f5cc98cd956adab6473e490ec1e6bb3}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH8\+DONE\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9ea946b0c7ddbdf21f3ddb32f4114cc5}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH8\+DONE\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga389b5d825cc28b336f1eaf2ea76c0f6a}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH8\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga407efab71651777b7765497ab5936eaf}{DMA\+\_\+\+IF\+\_\+\+CH8\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga389b5d825cc28b336f1eaf2ea76c0f6a}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH8\+DONE\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8b7da6d4a16cd8b39fea6c7d78eaa246}{DMA\+\_\+\+IF\+\_\+\+CH9\+DONE}}~(0x1\+UL $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga21ab3ab235caeab324901c9713b01739}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH9\+DONE\+\_\+\+SHIFT}}~9
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac666f89901e174fd8db26aa470f51b5b}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH9\+DONE\+\_\+\+MASK}}~0x200\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3fab4341971f7c491354fb5251aa4dce}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH9\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab36fc68292f281ec60dcc541688ef5ca}{DMA\+\_\+\+IF\+\_\+\+CH9\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3fab4341971f7c491354fb5251aa4dce}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH9\+DONE\+\_\+\+DEFAULT}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf804c12e9b30329d29707f581eedfede}{DMA\+\_\+\+IF\+\_\+\+CH10\+DONE}}~(0x1\+UL $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf7350a04552183372b0cbd3174e1c387}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH10\+DONE\+\_\+\+SHIFT}}~10
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa2e9146c2fd1f57834d91c671c7bcf92}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH10\+DONE\+\_\+\+MASK}}~0x400\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaed045cbcd46aef2cdc862b91ccbaa32e}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH10\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga34e7be4d46918381f0cebab559ac7078}{DMA\+\_\+\+IF\+\_\+\+CH10\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaed045cbcd46aef2cdc862b91ccbaa32e}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH10\+DONE\+\_\+\+DEFAULT}} $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad7b450434d19fff21e19781fed5e0d03}{DMA\+\_\+\+IF\+\_\+\+CH11\+DONE}}~(0x1\+UL $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad8cde67514ed50cf3157915d3021310c}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH11\+DONE\+\_\+\+SHIFT}}~11
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga952c1c1457e9cbc399594e934e39689f}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH11\+DONE\+\_\+\+MASK}}~0x800\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7e1df13d0646286cff2534cce87adc32}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH11\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8ad79c64ec098161641d3014aeaaa423}{DMA\+\_\+\+IF\+\_\+\+CH11\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7e1df13d0646286cff2534cce87adc32}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH11\+DONE\+\_\+\+DEFAULT}} $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac6eab4cb33928b0235cbdbf6695057e9}{DMA\+\_\+\+IF\+\_\+\+ERR}}~(0x1\+UL $<$$<$ 31)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga68482770be6fe28e5729152c2c2760fa}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+ERR\+\_\+\+SHIFT}}~31
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9977e4ef3c1c84917f42a8c6b7eb315d}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+ERR\+\_\+\+MASK}}~0x80000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga667c216e0fe58a36ab7f7889c1c869ee}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+ERR\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3267cefe58443abd86319092c139413c}{DMA\+\_\+\+IF\+\_\+\+ERR\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga667c216e0fe58a36ab7f7889c1c869ee}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+ERR\+\_\+\+DEFAULT}} $<$$<$ 31)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3d88e1d0c327cd35c7693b1566e14d7a}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gacadb437c7a4f96b8693a1a2642370268}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+MASK}}~0x80000\+FFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga60ca3d5d4b8cf3a512ae0ab94e77e62f}{DMA\+\_\+\+IFS\+\_\+\+CH0\+DONE}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2700736d41e2ef7aadd189d03647776a}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH0\+DONE\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga09a51687b6f22f0ca718d444c5cfd81b}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH0\+DONE\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac185bb00309ceb991b518a4776523641}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH0\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1425dd1a51ea8d27ed3c70ebea6be2d3}{DMA\+\_\+\+IFS\+\_\+\+CH0\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac185bb00309ceb991b518a4776523641}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH0\+DONE\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga677c10eb7bed83883d9057ca050403d2}{DMA\+\_\+\+IFS\+\_\+\+CH1\+DONE}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga13225b0f24cfd7d14df651a50f9f4ae0}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH1\+DONE\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaea9d5c53288bc3f4ff74917d7770343c}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH1\+DONE\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0c28356ad64e7b1a2f6fed2aa6c7370f}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH1\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga67ab940da9bb228148184bbdcc8402a5}{DMA\+\_\+\+IFS\+\_\+\+CH1\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0c28356ad64e7b1a2f6fed2aa6c7370f}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH1\+DONE\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga65eb0025ac7a468b11eda46b44054253}{DMA\+\_\+\+IFS\+\_\+\+CH2\+DONE}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae8b6ab0b4ae8b6a33d347f3f38e17ab7}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH2\+DONE\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4bf93d9ba334956b8c08aeb3c156feb0}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH2\+DONE\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2fa77d1d4ed2107e584579ad0616b24b}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH2\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga566aea8925025ed8cf6855d4c1163a23}{DMA\+\_\+\+IFS\+\_\+\+CH2\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2fa77d1d4ed2107e584579ad0616b24b}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH2\+DONE\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga17869f514f8d6a6df5fc0ae1ac96f2f5}{DMA\+\_\+\+IFS\+\_\+\+CH3\+DONE}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0f5955dfb302b66da0a964f2b961ee7f}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH3\+DONE\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga556c4816512e4cc6530054fba9d5d2a6}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH3\+DONE\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga97b0537a6a23e9cd1e91b6a2adffc82e}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH3\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5a6a8203baec1e04535e852dee502f8f}{DMA\+\_\+\+IFS\+\_\+\+CH3\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga97b0537a6a23e9cd1e91b6a2adffc82e}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH3\+DONE\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac59d97918c2e3863338322e069329fd7}{DMA\+\_\+\+IFS\+\_\+\+CH4\+DONE}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0b0e8b5f0d86a1d3bbbc3c35511e2df4}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH4\+DONE\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf5c0ef770d6383f620664832552b9f28}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH4\+DONE\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga48f5fd116a0e7f23a2aadd2ee850d9bc}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH4\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8e392ee887156a16cedcbeff8f540fec}{DMA\+\_\+\+IFS\+\_\+\+CH4\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga48f5fd116a0e7f23a2aadd2ee850d9bc}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH4\+DONE\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaae9937d06d57299ea9a39e7324da12a8}{DMA\+\_\+\+IFS\+\_\+\+CH5\+DONE}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga61ac88808d29cb122aae0057c125d7c9}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH5\+DONE\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga68350a1c4cb5fddbb3a5c5bfb118e28d}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH5\+DONE\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7f3c45d0c5ac720a1e1f6c8c9b636143}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH5\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gadb4013a5ef1eb90253fd552e9445f7c8}{DMA\+\_\+\+IFS\+\_\+\+CH5\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7f3c45d0c5ac720a1e1f6c8c9b636143}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH5\+DONE\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga678a90cbb249ad8584c26c3c9d44c94c}{DMA\+\_\+\+IFS\+\_\+\+CH6\+DONE}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3b2e82bfb804ea0717baff88727d185c}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH6\+DONE\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga235ec236195df4a912850596ced55aa9}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH6\+DONE\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gadd8e363872cd0b45a1ec4b4b0c6540c6}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH6\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4805fc52dc9ed6fa1e8631a3f307a2f6}{DMA\+\_\+\+IFS\+\_\+\+CH6\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gadd8e363872cd0b45a1ec4b4b0c6540c6}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH6\+DONE\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf9131c4955194f866846151c31777e56}{DMA\+\_\+\+IFS\+\_\+\+CH7\+DONE}}~(0x1\+UL $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9696cc3401ad05e7d633ec5def7d471b}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH7\+DONE\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7bd6aaacbf6fbc723252af942f732f58}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH7\+DONE\+\_\+\+MASK}}~0x80\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga28c13d34a412f72bcf5eb9b73b8a7a42}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH7\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga306f70af4a6409e07f8f0664d8fa0fb6}{DMA\+\_\+\+IFS\+\_\+\+CH7\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga28c13d34a412f72bcf5eb9b73b8a7a42}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH7\+DONE\+\_\+\+DEFAULT}} $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gacaf29c529c5a1ece1c5b496cab1e26d1}{DMA\+\_\+\+IFS\+\_\+\+CH8\+DONE}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9a87306141598376efc4889411c77b51}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH8\+DONE\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae1b0711bde5a0628e87f8245b9c24584}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH8\+DONE\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga80ff52fdced2c47dc90ea0a24f2d05d4}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH8\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa87cdc342325ad4711ffe4a052276e19}{DMA\+\_\+\+IFS\+\_\+\+CH8\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga80ff52fdced2c47dc90ea0a24f2d05d4}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH8\+DONE\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab4744f462804047e87774913344f3e27}{DMA\+\_\+\+IFS\+\_\+\+CH9\+DONE}}~(0x1\+UL $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga400ce53696c8271d80bb3a72a1bab5cf}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH9\+DONE\+\_\+\+SHIFT}}~9
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7fc1ecaf3b9d6dc500997e416e379c9c}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH9\+DONE\+\_\+\+MASK}}~0x200\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga236dab6c6fff66729e4edfc99c496860}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH9\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa71ae573baad2bd54a67e676d78a6a5a}{DMA\+\_\+\+IFS\+\_\+\+CH9\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga236dab6c6fff66729e4edfc99c496860}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH9\+DONE\+\_\+\+DEFAULT}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5356c2c73e5e9f90d566712e5ac5bf4e}{DMA\+\_\+\+IFS\+\_\+\+CH10\+DONE}}~(0x1\+UL $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaae7209d8922ada7fed23fcff6f1eaac9}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH10\+DONE\+\_\+\+SHIFT}}~10
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2c6228b5c500505a97010c3cd527975f}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH10\+DONE\+\_\+\+MASK}}~0x400\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga68f0afd543a5a6855af5cbc2bc228d5d}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH10\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga03243172a6f726bd96e223d842ed56c5}{DMA\+\_\+\+IFS\+\_\+\+CH10\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga68f0afd543a5a6855af5cbc2bc228d5d}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH10\+DONE\+\_\+\+DEFAULT}} $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0662aff5df58325319ad9445ac481eef}{DMA\+\_\+\+IFS\+\_\+\+CH11\+DONE}}~(0x1\+UL $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf13296ddf636ee775e18448e696b106a}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH11\+DONE\+\_\+\+SHIFT}}~11
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa7951d2045732ed861b1b5f5af2ad41e}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH11\+DONE\+\_\+\+MASK}}~0x800\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga368d618f271a701686c8ea642f9b240b}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH11\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga48d62c4f6c0421241c6afac499036fe1}{DMA\+\_\+\+IFS\+\_\+\+CH11\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga368d618f271a701686c8ea642f9b240b}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH11\+DONE\+\_\+\+DEFAULT}} $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga47a765a3aa429433500f038916d31c31}{DMA\+\_\+\+IFS\+\_\+\+ERR}}~(0x1\+UL $<$$<$ 31)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9438ddb667f860b6ac7ba57013421662}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+ERR\+\_\+\+SHIFT}}~31
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad16da74bde8ccbf19961c8663c0292ea}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+ERR\+\_\+\+MASK}}~0x80000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad40f03716362c4d85e34f250b4e33a0e}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+ERR\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae58ab8a1cab6fcf511960aea64761fd5}{DMA\+\_\+\+IFS\+\_\+\+ERR\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad40f03716362c4d85e34f250b4e33a0e}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+ERR\+\_\+\+DEFAULT}} $<$$<$ 31)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7a00fd399186f5727470607d74a301e1}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad73d84e149da011b738b795a33dbaee0}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+MASK}}~0x80000\+FFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf6bbfea2686ebe8c7c308aec61df8d4e}{DMA\+\_\+\+IFC\+\_\+\+CH0\+DONE}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0fc375d7b1f26309eb2cca29d6ac890d}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH0\+DONE\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga99704115f1eb97adaff45b241b95ef16}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH0\+DONE\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad3ef389cafee3a4db680b96e1e8f0698}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH0\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga655a62a7037be4ead95dfc7753c7194a}{DMA\+\_\+\+IFC\+\_\+\+CH0\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad3ef389cafee3a4db680b96e1e8f0698}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH0\+DONE\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab5eb58f018e2f7f77201af93c44f3fd2}{DMA\+\_\+\+IFC\+\_\+\+CH1\+DONE}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga85d3d55c1fb9cc16a62e55ccbf3e972f}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH1\+DONE\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac5a95388d78ec1fbfb55234a505ba98e}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH1\+DONE\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2c56b8b0d277986ffcf450aadf6354b3}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH1\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaebef41e728ac70f484a84cfc7008a886}{DMA\+\_\+\+IFC\+\_\+\+CH1\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2c56b8b0d277986ffcf450aadf6354b3}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH1\+DONE\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga599389e2c151d95a787d5d7bbca1ceba}{DMA\+\_\+\+IFC\+\_\+\+CH2\+DONE}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaea48c430e69aa76baafc9f9d6210cb14}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH2\+DONE\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga40a7466408faaf07508e545f8c52c2f5}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH2\+DONE\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2693242d60c02285310d310571d786f6}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH2\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0a716ac40518228a8d6a789ccb2eaf89}{DMA\+\_\+\+IFC\+\_\+\+CH2\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2693242d60c02285310d310571d786f6}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH2\+DONE\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1eb47a49a0e5d1c095b8d2cf05cc9281}{DMA\+\_\+\+IFC\+\_\+\+CH3\+DONE}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga818d25507dabdfbe96f9b149428a019c}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH3\+DONE\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gafb697306a1377e0e71f1d897806e3f04}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH3\+DONE\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7b5ca9c9a5c7110748b81feb1bedeea8}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH3\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga084cd51cafabb0f091cf0e448ac422fa}{DMA\+\_\+\+IFC\+\_\+\+CH3\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7b5ca9c9a5c7110748b81feb1bedeea8}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH3\+DONE\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8c7a995e6b218825ed1d895e26bde54d}{DMA\+\_\+\+IFC\+\_\+\+CH4\+DONE}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4a03157b4cf71fc5f7f9ee41f183db8e}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH4\+DONE\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gafd9076e9faafbb3030a05f05f1f37a4b}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH4\+DONE\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9e9ca5a069094ffb57880e9c4651fc01}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH4\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga16a60fca5e679d1d975fad698ff804a1}{DMA\+\_\+\+IFC\+\_\+\+CH4\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9e9ca5a069094ffb57880e9c4651fc01}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH4\+DONE\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab9786f89dbba2f47e61e4d022cee4203}{DMA\+\_\+\+IFC\+\_\+\+CH5\+DONE}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga68a89ea7eef21a64f3977325a8c5ed14}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH5\+DONE\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad3967cba6a1433618cea355e35147bfc}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH5\+DONE\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga447a728bf54b3f22e85000d41fff3bf9}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH5\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8dc3ecb4d4fc4bd8a250cd51f2266106}{DMA\+\_\+\+IFC\+\_\+\+CH5\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga447a728bf54b3f22e85000d41fff3bf9}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH5\+DONE\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga09a92535e23b196a0ed4dfb0ed5a2a86}{DMA\+\_\+\+IFC\+\_\+\+CH6\+DONE}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1fa31a2f9992482adb7438a97e4caabd}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH6\+DONE\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac6626a705af152d560bc54ce20a09b2f}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH6\+DONE\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac54e5f7d69581a6a4f3711acfe834045}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH6\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga48fb2412604da08aa2f1562e59613206}{DMA\+\_\+\+IFC\+\_\+\+CH6\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac54e5f7d69581a6a4f3711acfe834045}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH6\+DONE\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa9a5fcfa35726a16ad417dc3b14bf362}{DMA\+\_\+\+IFC\+\_\+\+CH7\+DONE}}~(0x1\+UL $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9baec2a462749308b45f4773f4e8710a}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH7\+DONE\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga560d35b7aee64858859fd55518df99f5}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH7\+DONE\+\_\+\+MASK}}~0x80\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4f955167df1292b5cc9a7dd0dbde73b4}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH7\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac7c0d73576790b207d92eac75dde7fea}{DMA\+\_\+\+IFC\+\_\+\+CH7\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4f955167df1292b5cc9a7dd0dbde73b4}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH7\+DONE\+\_\+\+DEFAULT}} $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf7e1dea2dfce8b5822206e5f6a364524}{DMA\+\_\+\+IFC\+\_\+\+CH8\+DONE}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae853d7a3481ef5eef675a418f5097907}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH8\+DONE\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad6f98b4a720fa81cf089da2e8d4f50ed}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH8\+DONE\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga789724657d79bf18d8cef28ca08e932a}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH8\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga11caf0299c3fda45c7c8d8b75907ec2e}{DMA\+\_\+\+IFC\+\_\+\+CH8\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga789724657d79bf18d8cef28ca08e932a}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH8\+DONE\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3ac0a27e5a3fdd788225775102a9edc5}{DMA\+\_\+\+IFC\+\_\+\+CH9\+DONE}}~(0x1\+UL $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga96500658e0cc9e8bb4fa1efc09d639a2}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH9\+DONE\+\_\+\+SHIFT}}~9
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6fe3b4887d0d678928754192cf3c7de2}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH9\+DONE\+\_\+\+MASK}}~0x200\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae1a1c2c14736bd2718ef246830c78092}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH9\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8f9c12df17e033307e0f74062fbbd8fb}{DMA\+\_\+\+IFC\+\_\+\+CH9\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae1a1c2c14736bd2718ef246830c78092}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH9\+DONE\+\_\+\+DEFAULT}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga68475b4c52f0fca5833a479adef5ed07}{DMA\+\_\+\+IFC\+\_\+\+CH10\+DONE}}~(0x1\+UL $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf5036f49f9e1dcc0f6a0f6b5b86c090d}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH10\+DONE\+\_\+\+SHIFT}}~10
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaba5fca78034ea56f23b03916309e8807}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH10\+DONE\+\_\+\+MASK}}~0x400\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga92a4401601bdc067ff6020d14793b647}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH10\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gafd2d30e71d30c7cafcf0f2c76ba6099a}{DMA\+\_\+\+IFC\+\_\+\+CH10\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga92a4401601bdc067ff6020d14793b647}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH10\+DONE\+\_\+\+DEFAULT}} $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf1d76c383cb3982fed5d4e891ff354c8}{DMA\+\_\+\+IFC\+\_\+\+CH11\+DONE}}~(0x1\+UL $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae1b2de6488554a2b9f7e076cf678caac}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH11\+DONE\+\_\+\+SHIFT}}~11
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1a81dacdb0dc94ed3a46f95726174596}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH11\+DONE\+\_\+\+MASK}}~0x800\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5459a8c1b4c18437cdac2a146ffa1c6d}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH11\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae6bd32afd6df0bec34ed1e7e173ab835}{DMA\+\_\+\+IFC\+\_\+\+CH11\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5459a8c1b4c18437cdac2a146ffa1c6d}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH11\+DONE\+\_\+\+DEFAULT}} $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7d1089e96ec9201ab9c6712ab96a9e61}{DMA\+\_\+\+IFC\+\_\+\+ERR}}~(0x1\+UL $<$$<$ 31)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga91b7c1d45c21b1ea45df6e2ef8c80fb0}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+ERR\+\_\+\+SHIFT}}~31
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa01211f918ff25b99da929d8d6e710b4}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+ERR\+\_\+\+MASK}}~0x80000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaedc1465611b6513525c73979372a9344}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+ERR\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7d0bf36583e5e1dc9ca617159c44ed0c}{DMA\+\_\+\+IFC\+\_\+\+ERR\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaedc1465611b6513525c73979372a9344}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+ERR\+\_\+\+DEFAULT}} $<$$<$ 31)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad8d20c7381f385979f3dbb7f94757890}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad420f4a3efb297cb5beaa8ae280875d7}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+MASK}}~0x80000\+FFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa51a08be9d6414cf9012385a3527d4df}{DMA\+\_\+\+IEN\+\_\+\+CH0\+DONE}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf1720448f7ffea601b6e59b4c22018b6}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH0\+DONE\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga917a0d83bd2cf2fdb80aaf8ffb7ef557}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH0\+DONE\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9dbd6fe3f900cf54ff71a063e4bd0acf}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH0\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8329555faac2632db8e92bafbbb0f2fa}{DMA\+\_\+\+IEN\+\_\+\+CH0\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9dbd6fe3f900cf54ff71a063e4bd0acf}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH0\+DONE\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab47dfc0bdb4183996878d1b45b104c7f}{DMA\+\_\+\+IEN\+\_\+\+CH1\+DONE}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab64987692fbf7b42110f754d9db35d95}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH1\+DONE\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa3de6fed90e06aa4dd79b71a7ce5308a}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH1\+DONE\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0c8880dba74e6ae11aef0d673bb43b21}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH1\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga634aff2e704f2fc55a3ccfe53ef8c74b}{DMA\+\_\+\+IEN\+\_\+\+CH1\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0c8880dba74e6ae11aef0d673bb43b21}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH1\+DONE\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3a2b66296ba2b65f9f5b2dee6421a427}{DMA\+\_\+\+IEN\+\_\+\+CH2\+DONE}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1e2e8947d79b40e433b90e0e2c4efcd6}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH2\+DONE\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga46df35fb2b44f06ac115d61e37938e1b}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH2\+DONE\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga454f171a216261a87629f0a55a6421fd}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH2\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa63d217c8754ffd9bdc64b1ee4bafaec}{DMA\+\_\+\+IEN\+\_\+\+CH2\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga454f171a216261a87629f0a55a6421fd}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH2\+DONE\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6e02fb65fdafe4fccb37e95ecc7063c1}{DMA\+\_\+\+IEN\+\_\+\+CH3\+DONE}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac1ff5c15aa64c149feedae8987a72444}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH3\+DONE\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaba56eda5242447dbadeeacd8a021eb6e}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH3\+DONE\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5e4d5052d2858fde3ecc9b0453c646dc}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH3\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7d187357c9c8622ba8cb9cb2954988ff}{DMA\+\_\+\+IEN\+\_\+\+CH3\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5e4d5052d2858fde3ecc9b0453c646dc}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH3\+DONE\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga96c4ccd8fd7a630bf3d0af39db99bd55}{DMA\+\_\+\+IEN\+\_\+\+CH4\+DONE}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2da9d847e02267f0ff25b67d5b7ff6ee}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH4\+DONE\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga43aa908f57256dd7c8ce067c319caaef}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH4\+DONE\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaacfbdac271b80e3bf48c3500f661bfd1}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH4\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8117f1c7976f0ee985aaa94302d119ce}{DMA\+\_\+\+IEN\+\_\+\+CH4\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaacfbdac271b80e3bf48c3500f661bfd1}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH4\+DONE\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9050ec555913f759d454af3da9755200}{DMA\+\_\+\+IEN\+\_\+\+CH5\+DONE}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga033b9523bc510c398e1804a43e7c25c9}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH5\+DONE\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad58fd657418f1fbd9b6de45c4e311951}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH5\+DONE\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga18fa4bbedcf1c05a117a949d658b34a0}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH5\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae00967c8e1cc5ad36acc00d5b038896a}{DMA\+\_\+\+IEN\+\_\+\+CH5\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga18fa4bbedcf1c05a117a949d658b34a0}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH5\+DONE\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga66ebdc51583209203f02ac2b47c9a5f8}{DMA\+\_\+\+IEN\+\_\+\+CH6\+DONE}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaec27ce4245a3ae08f317f817eaa7e6d4}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH6\+DONE\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6bf38e2dbcc659f5fa1bff1bb6cf5747}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH6\+DONE\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa0675480dd1765aae36996b793094f96}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH6\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad24c42eff09bffbce5871f5d65e40096}{DMA\+\_\+\+IEN\+\_\+\+CH6\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa0675480dd1765aae36996b793094f96}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH6\+DONE\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gafe7e1ea2751fcd78a8508bf8de320c6a}{DMA\+\_\+\+IEN\+\_\+\+CH7\+DONE}}~(0x1\+UL $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0635fd7b92382d223dc3faa188c6ac88}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH7\+DONE\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9ccea9193e0fcd686951c9c19d180fe4}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH7\+DONE\+\_\+\+MASK}}~0x80\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga63679ce59e7eef30c11ce408fc175072}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH7\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8be90de8ffa2c192f6dc56d2815a0568}{DMA\+\_\+\+IEN\+\_\+\+CH7\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga63679ce59e7eef30c11ce408fc175072}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH7\+DONE\+\_\+\+DEFAULT}} $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga53215008b32dd66a724d1ffb61f13f26}{DMA\+\_\+\+IEN\+\_\+\+CH8\+DONE}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab577785f019b5c80b24181c452ff16be}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH8\+DONE\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaccd699bbb62282640dd026bd21fb8ec2}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH8\+DONE\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gadbf0e729f6c591c66a1b0e3971e91f43}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH8\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga35984ec73d7c4836bcbdda4248ec2bf8}{DMA\+\_\+\+IEN\+\_\+\+CH8\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gadbf0e729f6c591c66a1b0e3971e91f43}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH8\+DONE\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga037f0a421bb1e9480f2003f877f595d4}{DMA\+\_\+\+IEN\+\_\+\+CH9\+DONE}}~(0x1\+UL $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1dfaca804f0d7c80c408bad3fe1498b2}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH9\+DONE\+\_\+\+SHIFT}}~9
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gadf9b90b962d414b8d63ecb3298a6578e}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH9\+DONE\+\_\+\+MASK}}~0x200\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaaa40ed775395adcb93fa9ef4006a6a38}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH9\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa60b028a31cf73c81300914f04bbc0cd}{DMA\+\_\+\+IEN\+\_\+\+CH9\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaaa40ed775395adcb93fa9ef4006a6a38}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH9\+DONE\+\_\+\+DEFAULT}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf2620befcf37007aa8fe05ba9af32038}{DMA\+\_\+\+IEN\+\_\+\+CH10\+DONE}}~(0x1\+UL $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gabf59134c7d0b959e2ed3e91cd5d30efb}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH10\+DONE\+\_\+\+SHIFT}}~10
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga15dc729602a6f2924049f08694c41a4d}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH10\+DONE\+\_\+\+MASK}}~0x400\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga32b1c608354ff87e21ee321a34d7cb61}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH10\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6a8fbfc4c8c083d7a73a070445c4e044}{DMA\+\_\+\+IEN\+\_\+\+CH10\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga32b1c608354ff87e21ee321a34d7cb61}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH10\+DONE\+\_\+\+DEFAULT}} $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac4f209adfe4ceb9aaa807a9564262230}{DMA\+\_\+\+IEN\+\_\+\+CH11\+DONE}}~(0x1\+UL $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga38e533467aeaeb0b70183236a561384d}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH11\+DONE\+\_\+\+SHIFT}}~11
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga70c85ab80a8febd83045bf27c4b899e2}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH11\+DONE\+\_\+\+MASK}}~0x800\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga88718b435c9742dc51cece205d84642e}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH11\+DONE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1dacf1a8a571be08f911498f713e2e35}{DMA\+\_\+\+IEN\+\_\+\+CH11\+DONE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga88718b435c9742dc51cece205d84642e}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH11\+DONE\+\_\+\+DEFAULT}} $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa96964fe667fbb1699a64f3e5b5e2fa9}{DMA\+\_\+\+IEN\+\_\+\+ERR}}~(0x1\+UL $<$$<$ 31)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga69b55d670670482693271472453a42a5}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+ERR\+\_\+\+SHIFT}}~31
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gadb4bc7102f29c2f6a8f20815cfc475c5}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+ERR\+\_\+\+MASK}}~0x80000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga360986d9d959fe614d62f90ca6851e8c}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+ERR\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae4f33aac19c9518238e0d34e928d9c09}{DMA\+\_\+\+IEN\+\_\+\+ERR\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga360986d9d959fe614d62f90ca6851e8c}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+ERR\+\_\+\+DEFAULT}} $<$$<$ 31)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4d1a2dce0e3df450eefde2c8ecd46832}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga54712619ebbd75c4c619afdd26f2ebc2}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+MASK}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4282959f607bb790ec88e1cba91ea556}{DMA\+\_\+\+CTRL\+\_\+\+DESCRECT}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga35516ce50571e2b02d3ede27bfe2cbcd}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+DESCRECT\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3cc5e3b9a13f59308361c950d704f8d8}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+DESCRECT\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad5e89bb6086c6e6c9b38c166eaf1ae02}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+DESCRECT\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1c9eedbe73febc7d5a5e7b1ea6e31857}{DMA\+\_\+\+CTRL\+\_\+\+DESCRECT\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad5e89bb6086c6e6c9b38c166eaf1ae02}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+DESCRECT\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga420b0119eb5a032367e048e17809b046}{DMA\+\_\+\+CTRL\+\_\+\+PRDU}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0e8eabb79b1f2e52f86b467a68230194}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+PRDU\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7ffda999f1744791a8253fdc53c0a052}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+PRDU\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1694a8ef17a62766b629934ebf0b3caa}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+PRDU\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga626f50a923a8378ebd9a27b946096abf}{DMA\+\_\+\+CTRL\+\_\+\+PRDU\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1694a8ef17a62766b629934ebf0b3caa}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+PRDU\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8c6528d2c69c2d8aaca67cd56a1bfa37}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga003fd7648d399d627ab6a36cb72a4dad}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+MASK}}~0x00000\+FFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga312993280b6fbb3b185bf9bb4b00b0c2}{DMA\+\_\+\+RDS\+\_\+\+RDSCH0}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab7ce3ed9c5fb156386943bc2d5fa1441}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH0\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga77186a6755f7a0a28da00774584cbb40}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH0\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga58eba6cbdfd828dfa1d9a3cd2d32e301}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH0\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3dd20a0281e0695244d750d5daf0632b}{DMA\+\_\+\+RDS\+\_\+\+RDSCH0\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga58eba6cbdfd828dfa1d9a3cd2d32e301}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH0\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf7bb82d54618046fdef9023b2ec1fbe1}{DMA\+\_\+\+RDS\+\_\+\+RDSCH1}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaeb2b46e402f9742e41cc0b43162b8ca3}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH1\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad37f7af60c18827fb4eba68802bc1927}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH1\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0a3315073ce1c9295802fd0e6ebf0a92}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH1\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gadfb8a340af609fbb22670b68c9064840}{DMA\+\_\+\+RDS\+\_\+\+RDSCH1\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0a3315073ce1c9295802fd0e6ebf0a92}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH1\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3842eed9c9177d42b70633366aed12fd}{DMA\+\_\+\+RDS\+\_\+\+RDSCH2}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga362230032fa97cddaecef48ba01efe64}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH2\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae37017954153b351baa2526961e0c797}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH2\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa94c86ffe675ed80e31ff7a61f82499d}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH2\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaadf3eee33483c8e6f4894f47ce86bdbe}{DMA\+\_\+\+RDS\+\_\+\+RDSCH2\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa94c86ffe675ed80e31ff7a61f82499d}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH2\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga01afb38cc45eaf5a46b49a1805b5e4cd}{DMA\+\_\+\+RDS\+\_\+\+RDSCH3}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3d88d84e60639add1a4e0206886e8893}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH3\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7ad1b4715fe2f08fb5e80a62c59b1a60}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH3\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga78827814e9cd7f741606434100e6edd9}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH3\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9176e02d7f129ce880790e539c19937b}{DMA\+\_\+\+RDS\+\_\+\+RDSCH3\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga78827814e9cd7f741606434100e6edd9}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH3\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa60fd74a31b8a8d3015407dcaa557d1d}{DMA\+\_\+\+RDS\+\_\+\+RDSCH4}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gabe2babf10c0684bc4a060028cda80a3d}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH4\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac1ce43e62f8b6fbd1bbf05104aec6df5}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH4\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf5392a8858e39e12fe0ce25dc36be18c}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH4\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga751e64331c3c98dae4f56098054fece4}{DMA\+\_\+\+RDS\+\_\+\+RDSCH4\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf5392a8858e39e12fe0ce25dc36be18c}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH4\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa76e9c59a2f1a0d3c86c051c67e44c59}{DMA\+\_\+\+RDS\+\_\+\+RDSCH5}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab6b7567daf3b5532de26083efd578eb1}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH5\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga241b779abf31faca254be943a03aea01}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH5\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga811a821186b7174b4d40e61d55b3a05c}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH5\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga601c68a48c6f91b66a8104b6e1be3a32}{DMA\+\_\+\+RDS\+\_\+\+RDSCH5\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga811a821186b7174b4d40e61d55b3a05c}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH5\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac9ceea508828a4ad90dbc5bf55aa3612}{DMA\+\_\+\+RDS\+\_\+\+RDSCH6}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga60496d78656d4c4955bec041f107e01a}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH6\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaeb362912ca5c02843c06c165261cd523}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH6\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac7e31669150faf85900afbaec75143ea}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH6\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3e5fe93a557f955ba07645693239df7f}{DMA\+\_\+\+RDS\+\_\+\+RDSCH6\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac7e31669150faf85900afbaec75143ea}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH6\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8ee0e6c9b3a926c28fc86902efb25fb9}{DMA\+\_\+\+RDS\+\_\+\+RDSCH7}}~(0x1\+UL $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga68331e4f4cfa85970ec11660e2c63a61}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH7\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5884750b105df0ab85754f34c03f6111}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH7\+\_\+\+MASK}}~0x80\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9188ba63c707cb05ca3063f0df8f4d68}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH7\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad6294f8a469732a2e4356dbf1ba639cf}{DMA\+\_\+\+RDS\+\_\+\+RDSCH7\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9188ba63c707cb05ca3063f0df8f4d68}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH7\+\_\+\+DEFAULT}} $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac52000dcc9c0c3d007dffed00ee0855b}{DMA\+\_\+\+RDS\+\_\+\+RDSCH8}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9897852e0e3e1398d57bc68e2cc7c945}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH8\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7f0e3bfa6ec65e723fd1453eebfa296d}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH8\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9ffd24dc32b8b7d0a3b7df2bde5d8b54}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH8\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga88bde1f8cef29f0c0251ea1fcd8ba32d}{DMA\+\_\+\+RDS\+\_\+\+RDSCH8\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9ffd24dc32b8b7d0a3b7df2bde5d8b54}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH8\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga660848d25274ddc4dd1dccb3579a1f67}{DMA\+\_\+\+RDS\+\_\+\+RDSCH9}}~(0x1\+UL $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab1445026672915894b16516e76055b36}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH9\+\_\+\+SHIFT}}~9
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga393c744c7792852e4d5b053a3b2c32f8}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH9\+\_\+\+MASK}}~0x200\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa30986620f37b9f6e9149a79f89c790f}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH9\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4d293d2c9da6bcf20de9b9747f4e4145}{DMA\+\_\+\+RDS\+\_\+\+RDSCH9\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa30986620f37b9f6e9149a79f89c790f}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH9\+\_\+\+DEFAULT}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad73f8b186f9fac9d7f4ac2735b1eeccc}{DMA\+\_\+\+RDS\+\_\+\+RDSCH10}}~(0x1\+UL $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7ddc067ae5cc0c34d7292e44af0c5d0b}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH10\+\_\+\+SHIFT}}~10
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4f93555df155713b2e017e7d7312175b}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH10\+\_\+\+MASK}}~0x400\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga96a0f0e77326603c210b7891ee68ff0b}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH10\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga912e6471fadddf52dbefd042b643327d}{DMA\+\_\+\+RDS\+\_\+\+RDSCH10\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga96a0f0e77326603c210b7891ee68ff0b}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH10\+\_\+\+DEFAULT}} $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4e5821e745f0f05c7bba3e93b6e2790f}{DMA\+\_\+\+RDS\+\_\+\+RDSCH11}}~(0x1\+UL $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac58a20efdd98d5014db6de044acd8445}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH11\+\_\+\+SHIFT}}~11
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae41089a039e4d66625d6f7af532ba284}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH11\+\_\+\+MASK}}~0x800\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4ddd7c7a2a09c206496ed4d1f94897f5}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH11\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8c21420ceffc8be77c3c4ad5a4854b93}{DMA\+\_\+\+RDS\+\_\+\+RDSCH11\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4ddd7c7a2a09c206496ed4d1f94897f5}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH11\+\_\+\+DEFAULT}} $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gabb73a0aae253cdccbc56a9a1fa4c8e94}{\+\_\+\+DMA\+\_\+\+LOOP0\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gadc39da3a2b73ed5dc209eb5ac498f7b8}{\+\_\+\+DMA\+\_\+\+LOOP0\+\_\+\+MASK}}~0x000103\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga49e11964092db6e3812ad65b00055f03}{\+\_\+\+DMA\+\_\+\+LOOP0\+\_\+\+WIDTH\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga05eb941c777b6c302a46d857f03827be}{\+\_\+\+DMA\+\_\+\+LOOP0\+\_\+\+WIDTH\+\_\+\+MASK}}~0x3\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae2b1238d8f039af7d6ddbef5e35407ef}{\+\_\+\+DMA\+\_\+\+LOOP0\+\_\+\+WIDTH\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga243e962dd990e93581ef2a149467ec05}{DMA\+\_\+\+LOOP0\+\_\+\+WIDTH\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae2b1238d8f039af7d6ddbef5e35407ef}{\+\_\+\+DMA\+\_\+\+LOOP0\+\_\+\+WIDTH\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gabcfc220f6d405b344f0564ffe281a7ca}{DMA\+\_\+\+LOOP0\+\_\+\+EN}}~(0x1\+UL $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga76d875afdb4a4da8fe9cf004980e6378}{\+\_\+\+DMA\+\_\+\+LOOP0\+\_\+\+EN\+\_\+\+SHIFT}}~16
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga709d7afcf08211979d89e8c4729ca5a3}{\+\_\+\+DMA\+\_\+\+LOOP0\+\_\+\+EN\+\_\+\+MASK}}~0x10000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga99ecd2ba07058a27dada64915800f777}{\+\_\+\+DMA\+\_\+\+LOOP0\+\_\+\+EN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaad0e235ccd773b9c6c8e8ac9112f8dce}{DMA\+\_\+\+LOOP0\+\_\+\+EN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga99ecd2ba07058a27dada64915800f777}{\+\_\+\+DMA\+\_\+\+LOOP0\+\_\+\+EN\+\_\+\+DEFAULT}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad53f8e61e675ce60237b2abb8cdd704e}{\+\_\+\+DMA\+\_\+\+LOOP1\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3689c5f1be084cdbed8dfa5c80ea092c}{\+\_\+\+DMA\+\_\+\+LOOP1\+\_\+\+MASK}}~0x000103\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad3299bdac5fa14f9eb4e1ec3546d0f8d}{\+\_\+\+DMA\+\_\+\+LOOP1\+\_\+\+WIDTH\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gafb5688b3e53284efc6aeec9d9661af1c}{\+\_\+\+DMA\+\_\+\+LOOP1\+\_\+\+WIDTH\+\_\+\+MASK}}~0x3\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga16e447522f5419eff8c859c97ebb12b3}{\+\_\+\+DMA\+\_\+\+LOOP1\+\_\+\+WIDTH\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga191a4ffc87ead00f113fe430a3c83d3e}{DMA\+\_\+\+LOOP1\+\_\+\+WIDTH\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga16e447522f5419eff8c859c97ebb12b3}{\+\_\+\+DMA\+\_\+\+LOOP1\+\_\+\+WIDTH\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa06f07cc32e81cf1e88a32bb0b452626}{DMA\+\_\+\+LOOP1\+\_\+\+EN}}~(0x1\+UL $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga697f2077f37d93d3c569374a52994cc0}{\+\_\+\+DMA\+\_\+\+LOOP1\+\_\+\+EN\+\_\+\+SHIFT}}~16
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5eefb5117b0337a661a25dc4a528c689}{\+\_\+\+DMA\+\_\+\+LOOP1\+\_\+\+EN\+\_\+\+MASK}}~0x10000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga66a700f770c498f23d9e6ec881a92970}{\+\_\+\+DMA\+\_\+\+LOOP1\+\_\+\+EN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga144a98d9d38b019c7efefe49ee660092}{DMA\+\_\+\+LOOP1\+\_\+\+EN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga66a700f770c498f23d9e6ec881a92970}{\+\_\+\+DMA\+\_\+\+LOOP1\+\_\+\+EN\+\_\+\+DEFAULT}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga77b201f7a62a24bc94abfc871add4543}{\+\_\+\+DMA\+\_\+\+RECT0\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac28b574fe129c1421ec8746db3b13611}{\+\_\+\+DMA\+\_\+\+RECT0\+\_\+\+MASK}}~0x\+FFFFFFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4cc60abb94183dbc767e86fce3615990}{\+\_\+\+DMA\+\_\+\+RECT0\+\_\+\+HEIGHT\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8223f96fad5cde95c932abeef45f296f}{\+\_\+\+DMA\+\_\+\+RECT0\+\_\+\+HEIGHT\+\_\+\+MASK}}~0x3\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga064e208c2ae452a1787badb97f6ac15d}{\+\_\+\+DMA\+\_\+\+RECT0\+\_\+\+HEIGHT\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9cda1c1fdd49392ce52a3c8907193453}{DMA\+\_\+\+RECT0\+\_\+\+HEIGHT\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga064e208c2ae452a1787badb97f6ac15d}{\+\_\+\+DMA\+\_\+\+RECT0\+\_\+\+HEIGHT\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga53588ddf9ff4b25eb4b0e0ec90d68d97}{\+\_\+\+DMA\+\_\+\+RECT0\+\_\+\+SRCSTRIDE\+\_\+\+SHIFT}}~10
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8cde14ffe2f68a6a65b061d8052eb7a3}{\+\_\+\+DMA\+\_\+\+RECT0\+\_\+\+SRCSTRIDE\+\_\+\+MASK}}~0x1\+FFC00\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa554a778ccb59dee1d4e248e070ef5cb}{\+\_\+\+DMA\+\_\+\+RECT0\+\_\+\+SRCSTRIDE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa38cb8751c8fb6fc2b573242ec7e3bab}{DMA\+\_\+\+RECT0\+\_\+\+SRCSTRIDE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa554a778ccb59dee1d4e248e070ef5cb}{\+\_\+\+DMA\+\_\+\+RECT0\+\_\+\+SRCSTRIDE\+\_\+\+DEFAULT}} $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gada0c5f6f427d8ed668d746ced7b51bd2}{\+\_\+\+DMA\+\_\+\+RECT0\+\_\+\+DSTSTRIDE\+\_\+\+SHIFT}}~21
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga164410d4afb4952d17931edc9474637f}{\+\_\+\+DMA\+\_\+\+RECT0\+\_\+\+DSTSTRIDE\+\_\+\+MASK}}~0x\+FFE00000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaeba1e11cb1758de56c423d24a5aaa45d}{\+\_\+\+DMA\+\_\+\+RECT0\+\_\+\+DSTSTRIDE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9b74dd6ce60041085b835a94dec56836}{DMA\+\_\+\+RECT0\+\_\+\+DSTSTRIDE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaeba1e11cb1758de56c423d24a5aaa45d}{\+\_\+\+DMA\+\_\+\+RECT0\+\_\+\+DSTSTRIDE\+\_\+\+DEFAULT}} $<$$<$ 21)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac23a78ddc8563401d56bbbc99ae90cf1}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5a701cc3693aa9025a32df30b6d2004e}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+MASK}}~0x003\+F000\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga88d1d2b9b264b981ac3c2c54cd01d6bd}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9cc8ad3ff9c8cf9a5f0567dfef1d3f07}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+MASK}}~0x\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac836f26506e87684b9112cdef29b3bb9}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+ADC0\+SINGLE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2dbfe0c3fdd197d6ff2c04b41389abb6}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+DAC0\+CH0}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa0287964c9726f07066512cbd50d5296}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART0\+RXDATAV}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5e20ef2ef13d261a98472525c571089f}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART1\+RXDATAV}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga58c7af4e3c024d693852338c2068ff91}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART2\+RXDATAV}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae3f1f68195e913bf0d6d59c9e0f90fb5}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LEUART0\+RXDATAV}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gade2e47c4e1911429ce0fd66e5ffba258}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LEUART1\+RXDATAV}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab845a6a4c3bc02826a88153b6cc3dd49}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+I2\+C0\+RXDATAV}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga345a788f65ac72507c4765b0653ad194}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+I2\+C1\+RXDATAV}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad52a5137f019c991df6c39813d36d66c}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+UFOF}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga731024317d4242e9a1cf966c98bd0a4a}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+UFOF}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gacb1bfae19058eddcd8b06f5c38c20516}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+UFOF}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga32d162905d47a4d7be3653a9f1ca0476}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+UFOF}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab4af7f5e89c6b4899914ed42c339fcca}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART0\+RXDATAV}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gacc84e18e21d2788107e796a827f40967}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART1\+RXDATAV}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa7a4b3dec5f833eb43adec60ff8ca911}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+MSCWDATA}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga01bdf4bddf365cc5206ac8f52906dd1e}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+AESDATAWR}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9b06fd9b8628cfe7bbf3c0bb0addfd55}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSEBUFDATAV}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga01a579fc6fb3d37d7cc4693a8c4f57a3}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+EBIPXL0\+EMPTY}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4bc9931bab1e3f87b3027b34bb63f961}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+ADC0\+SCAN}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaeafc07435c2d18241bcdf51a9bd37615}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+DAC0\+CH1}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga35a42c7ba591e2aa30c76bbea9ca994b}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART0\+TXBL}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga667453ef22f520514c86d7da0fd2ab61}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART1\+TXBL}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8550f996ad8d351aa0bdb3150ae059a1}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART2\+TXBL}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga249d52551a12697be36b243c93c0add6}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LEUART0\+TXBL}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga06241a50968ec08618984469ffe7b4c4}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LEUART1\+TXBL}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf2d99b50e636d9786e6922918ff99f70}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+I2\+C0\+TXBL}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa36b4d0191bcf5d6ce75a591bfefc879}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+I2\+C1\+TXBL}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad8bd0d1c9f368ffe8d02227853d31c74}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+CC0}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga814c4e3305a2854cd633162d281057b6}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+CC0}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3800bc9ed23783dd520fb68474c44440}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+CC0}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9977a696eb00b3c88977b89ed33cbe09}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+CC0}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2139ab4f2cb34d66414a5b69b30da6bc}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART0\+TXBL}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga602fa31f345b4e9b5348d07bdbc9fb75}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART1\+TXBL}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0acb000609f80482e38e4acd083434ef}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+AESXORDATAWR}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9698a21603839d41a1e93f92e61a5208}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+EBIPXL1\+EMPTY}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf1c2f3be40996cc8a7f8983479042f5a}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART0\+TXEMPTY}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gabf711e2def96a67c61feefbd222e3587}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART1\+TXEMPTY}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga08fcfc9b2f4934a22cf5923d8f9129de}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART2\+TXEMPTY}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gace70c70136d0fb0dbeb9214a007afea5}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LEUART0\+TXEMPTY}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7fd98a10dd9be2c7ff0d4a904f40a67e}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LEUART1\+TXEMPTY}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab6a708e22ed673dfc84b525331af5825}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+CC1}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab7ea5fc6cf26fe89eef71f5c6d25f409}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+CC1}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9a5fc25026ec4b4726b9d79b2ffa692f}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+CC1}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5171b1da332326cc8db66cf23a79a2ab}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+CC1}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gafb6ff868d69ef93cc93cb68ec0be54f2}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART0\+TXEMPTY}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8537d72bfd937c6fce7929f87a0aa9cb}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART1\+TXEMPTY}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac2a8c795d61e7ded14fa9cbf0b164af8}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+AESDATARD}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab986c9eeab42ea44736250670f3284c6}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+EBIPXLFULL}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gacdd8eb3fa4a247fbab60ec5f54803145}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART1\+RXDATAVRIGHT}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga31b9945faf63e28c170cb8f831412b1d}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART2\+RXDATAVRIGHT}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5afcbd67e82c5e734180b0a2efee0ec6}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+CC2}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5cda5b75545b3b4d6ce49b13c8be80e6}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+CC2}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaff8870b6104a09eee4e18de61a5dc183}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+CC2}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0add1fe508bf4b3b81095eac86a8bb30}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+CC2}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga801819420811a4c9098fe98bd12162b4}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+AESKEYWR}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1e7e9df82c09f157001ff63ab002135f}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+EBIDDEMPTY}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gafa8600dced140b98f178c3cdb2e46a8e}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART1\+TXBLRIGHT}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2571f9b30251a04d1c4be90cba81af2c}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART2\+TXBLRIGHT}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga012b1206ac44c66aa35762c0ed7eb178}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+ADC0\+SINGLE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac836f26506e87684b9112cdef29b3bb9}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+ADC0\+SINGLE}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gafa442c937b48e06d7c53c6bc9cc31a7e}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+DAC0\+CH0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2dbfe0c3fdd197d6ff2c04b41389abb6}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+DAC0\+CH0}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad594be72d97ee740553d1048ae2fbb82}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART0\+RXDATAV}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa0287964c9726f07066512cbd50d5296}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART0\+RXDATAV}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5b16ecf4bc47e7ceeca9e72462651f18}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART1\+RXDATAV}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5e20ef2ef13d261a98472525c571089f}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART1\+RXDATAV}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1ad7941b6b85783188ab667665a8a018}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART2\+RXDATAV}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga58c7af4e3c024d693852338c2068ff91}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART2\+RXDATAV}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1293dd2ac3b5594f9d84d2e40081db1c}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LEUART0\+RXDATAV}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae3f1f68195e913bf0d6d59c9e0f90fb5}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LEUART0\+RXDATAV}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf1fe3b73d514413af651e26b9ec51ec7}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LEUART1\+RXDATAV}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gade2e47c4e1911429ce0fd66e5ffba258}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LEUART1\+RXDATAV}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga06058c90f273636ed58ca97372245f98}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+I2\+C0\+RXDATAV}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab845a6a4c3bc02826a88153b6cc3dd49}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+I2\+C0\+RXDATAV}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga634f6b310c276fc54d3648bfe8e0ebd0}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+I2\+C1\+RXDATAV}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga345a788f65ac72507c4765b0653ad194}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+I2\+C1\+RXDATAV}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5d028eeee6256219a0213372aaabc816}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+UFOF}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad52a5137f019c991df6c39813d36d66c}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+UFOF}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga63fb7b0cfefa2ac321451200edd37aaf}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+UFOF}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga731024317d4242e9a1cf966c98bd0a4a}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+UFOF}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga36d62c9f011872b6c6b386ec232976cf}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+UFOF}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gacb1bfae19058eddcd8b06f5c38c20516}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+UFOF}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac5c9a939ecc68a9ad47677f1afcbca13}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+UFOF}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga32d162905d47a4d7be3653a9f1ca0476}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+UFOF}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga64f9335f10a0c2401c15b4f32ac2287b}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART0\+RXDATAV}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab4af7f5e89c6b4899914ed42c339fcca}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART0\+RXDATAV}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1180fff1c94d131832e75286446adf09}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART1\+RXDATAV}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gacc84e18e21d2788107e796a827f40967}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART1\+RXDATAV}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2b3bb51eb50464cea8ad75b4c3a70832}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+MSCWDATA}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa7a4b3dec5f833eb43adec60ff8ca911}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+MSCWDATA}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0e7a0504ccff119d0bfe8918753b3991}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+AESDATAWR}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga01bdf4bddf365cc5206ac8f52906dd1e}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+AESDATAWR}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3085030d496a2c4ba00f36c84cd6eb10}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSEBUFDATAV}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9b06fd9b8628cfe7bbf3c0bb0addfd55}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSEBUFDATAV}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaeba934ed71548bb1342e1244bd10ca57}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+EBIPXL0\+EMPTY}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga01a579fc6fb3d37d7cc4693a8c4f57a3}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+EBIPXL0\+EMPTY}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gadbe5ee537be56251be3a40b32eadf86e}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+ADC0\+SCAN}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4bc9931bab1e3f87b3027b34bb63f961}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+ADC0\+SCAN}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gabe7cf3c1224752d4ebee365bacd3b3bc}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+DAC0\+CH1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaeafc07435c2d18241bcdf51a9bd37615}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+DAC0\+CH1}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3d282fa50e022493dad06f85b2cf87a1}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART0\+TXBL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga35a42c7ba591e2aa30c76bbea9ca994b}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART0\+TXBL}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf3ecd954126a272e27b6a137436ea399}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART1\+TXBL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga667453ef22f520514c86d7da0fd2ab61}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART1\+TXBL}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gada742316065edd153eb63915fad6c1cc}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART2\+TXBL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8550f996ad8d351aa0bdb3150ae059a1}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART2\+TXBL}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab18169a8e04b2d5138e8d24b3a20bbfc}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LEUART0\+TXBL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga249d52551a12697be36b243c93c0add6}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LEUART0\+TXBL}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab09944e9bb79917228ea7194a27a9544}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LEUART1\+TXBL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga06241a50968ec08618984469ffe7b4c4}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LEUART1\+TXBL}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6ed7806a0d265d6ea24aed17f9bb67c0}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+I2\+C0\+TXBL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf2d99b50e636d9786e6922918ff99f70}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+I2\+C0\+TXBL}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8b6e9a5c6a109fef34fa846e9cca6431}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+I2\+C1\+TXBL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa36b4d0191bcf5d6ce75a591bfefc879}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+I2\+C1\+TXBL}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga14b467e2e28c7912bd889606b1fca2db}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+CC0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad8bd0d1c9f368ffe8d02227853d31c74}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+CC0}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga700ae34ae13d1669551004ed0fc417fb}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+CC0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga814c4e3305a2854cd633162d281057b6}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+CC0}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8b1ddb918cb0a31d40ea5c91482f9d98}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+CC0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3800bc9ed23783dd520fb68474c44440}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+CC0}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga23f6d093333bb1500e9981258ca61959}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+CC0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9977a696eb00b3c88977b89ed33cbe09}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+CC0}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab6853a6264a10762c2c0448a304b28c5}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART0\+TXBL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2139ab4f2cb34d66414a5b69b30da6bc}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART0\+TXBL}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad218de1e5186acb19c82dab48dfb3db8}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART1\+TXBL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga602fa31f345b4e9b5348d07bdbc9fb75}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART1\+TXBL}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga45abb398c8a32e74b8c6f50655a5fea2}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+AESXORDATAWR}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0acb000609f80482e38e4acd083434ef}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+AESXORDATAWR}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga316be24881c21591d117966f17ee0d85}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+EBIPXL1\+EMPTY}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9698a21603839d41a1e93f92e61a5208}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+EBIPXL1\+EMPTY}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa6d87ec0b19fa6cbaa04a2918116a2e6}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART0\+TXEMPTY}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf1c2f3be40996cc8a7f8983479042f5a}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART0\+TXEMPTY}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaee7353ffcf988021aee1d571323d5905}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART1\+TXEMPTY}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gabf711e2def96a67c61feefbd222e3587}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART1\+TXEMPTY}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gada5bcbe34c71f5e21ce00331c41f0f1b}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART2\+TXEMPTY}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga08fcfc9b2f4934a22cf5923d8f9129de}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART2\+TXEMPTY}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga04fa1e35bb2784337dd26f01365fc3d2}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LEUART0\+TXEMPTY}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gace70c70136d0fb0dbeb9214a007afea5}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LEUART0\+TXEMPTY}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5b9c571c03f1406c8d9273607a8c8313}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LEUART1\+TXEMPTY}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7fd98a10dd9be2c7ff0d4a904f40a67e}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LEUART1\+TXEMPTY}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7a9b69978e7339ce20673c4eac95e73a}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+CC1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab6a708e22ed673dfc84b525331af5825}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+CC1}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga04940dd6b97418c6bfd9a0a53cddd127}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+CC1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab7ea5fc6cf26fe89eef71f5c6d25f409}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+CC1}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab5dd557c36811b11359722e12b2c84ac}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+CC1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9a5fc25026ec4b4726b9d79b2ffa692f}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+CC1}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga011f48686ea67cf46aa220711d85ce29}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+CC1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5171b1da332326cc8db66cf23a79a2ab}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+CC1}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0979f04d2b207b1bf1ef3130872591c3}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART0\+TXEMPTY}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gafb6ff868d69ef93cc93cb68ec0be54f2}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART0\+TXEMPTY}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2cc134264cccc5a1c4f0ba5b886ec441}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART1\+TXEMPTY}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8537d72bfd937c6fce7929f87a0aa9cb}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART1\+TXEMPTY}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab460d4cf8c6ca8b966800f0fdeea81a5}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+AESDATARD}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac2a8c795d61e7ded14fa9cbf0b164af8}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+AESDATARD}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1f6aaa05e9f3a4a947b4fa13aa24f207}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+EBIPXLFULL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab986c9eeab42ea44736250670f3284c6}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+EBIPXLFULL}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad19c9809a7363181e0fa07cb4d2c711e}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART1\+RXDATAVRIGHT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gacdd8eb3fa4a247fbab60ec5f54803145}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART1\+RXDATAVRIGHT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga45769a8728faddc52121fa95efd5b339}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART2\+RXDATAVRIGHT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga31b9945faf63e28c170cb8f831412b1d}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART2\+RXDATAVRIGHT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf3e2695e7fc8002f79945b0e34f9e815}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+CC2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5afcbd67e82c5e734180b0a2efee0ec6}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+CC2}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1d688faae23077a6f9e41c58caa9a295}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+CC2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5cda5b75545b3b4d6ce49b13c8be80e6}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+CC2}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac81e0cc73bf9b6ce896ed67e1e2bc455}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+CC2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaff8870b6104a09eee4e18de61a5dc183}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+CC2}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga12d930a140bcccac906196ff5473440c}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+CC2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0add1fe508bf4b3b81095eac86a8bb30}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+CC2}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa4475079fd648bccdcf153a442ed8753}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+AESKEYWR}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga801819420811a4c9098fe98bd12162b4}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+AESKEYWR}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga05a802255ce04b017b3f964b8b091120}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+EBIDDEMPTY}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1e7e9df82c09f157001ff63ab002135f}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+EBIDDEMPTY}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga89251e868e07048e1c11f93fe964c2ad}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART1\+TXBLRIGHT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gafa8600dced140b98f178c3cdb2e46a8e}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART1\+TXBLRIGHT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga42989a04e7bdec6ab9dd2551af3a9745}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART2\+TXBLRIGHT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2571f9b30251a04d1c4be90cba81af2c}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART2\+TXBLRIGHT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8f2e27a9f83fb8e0604aa7495808889e}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+SHIFT}}~16
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gafa9b6ec66563ebd626fb495c139945b9}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+MASK}}~0x3\+F0000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga135d2d80175b1e41ae442277d9e01222}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+NONE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga095c8a29067cd22c9967bea5f7b28b39}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+ADC0}}~0x00000008\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga989f2c3ffd30ba872523dcc2848637ae}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+DAC0}}~0x0000000\+AUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac84d149600ca51e25f7afa6fe3e64eb1}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+USART0}}~0x0000000\+CUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad31f2e72e677c613e322d8dc6b782d17}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+USART1}}~0x0000000\+DUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga077e6e6f4958cbd1fc0113015725d4d9}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+USART2}}~0x0000000\+EUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga27a8e2a87baf285198f037d072290e0d}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+LEUART0}}~0x00000010\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab73ee0df6a621643c05b54bbf46994d3}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+LEUART1}}~0x00000011\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga51a649958f8696144f36bab5bbee0d66}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+I2\+C0}}~0x00000014\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga091aac96f8988eb5148c38af8ef9ed0d}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+I2\+C1}}~0x00000015\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1ddfcbd200de03ce62518c8b74591544}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER0}}~0x00000018\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad73d3990037bce55b78258e643d7d3a0}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER1}}~0x00000019\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2191df625cd1b28e2bceba686f433c6e}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER2}}~0x0000001\+AUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5e2942d4f1a117d1c6c120cad705bf3b}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER3}}~0x0000001\+BUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf280d451c0dd20ea6f1045d9c47583a3}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+UART0}}~0x0000002\+CUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga65de036dd202656b993710fccbb07f53}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+UART1}}~0x0000002\+DUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2e1c65ea2e97e793ef7c5c28cc17f9c9}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+MSC}}~0x00000030\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga44721664aaaad0443e69ce1a15bb1579}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+AES}}~0x00000031\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1523f32b7e8b2a9668f24eed0df75f8c}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+LESENSE}}~0x00000032\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab2487feb5b79623d3a8d9ac22889c638}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+EBI}}~0x00000033\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa78dd4529d020eed2ecf30ca7558007d}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+NONE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga135d2d80175b1e41ae442277d9e01222}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+NONE}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga213db1dc63a0e9e99ba1f348974b5fa2}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+ADC0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga095c8a29067cd22c9967bea5f7b28b39}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+ADC0}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga35fb5be616b8f2cc32d12704ca7ab563}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+DAC0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga989f2c3ffd30ba872523dcc2848637ae}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+DAC0}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab40f7345569ffab22b0ea39fc0070b7b}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+USART0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac84d149600ca51e25f7afa6fe3e64eb1}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+USART0}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga40e7eb94ba04b58a642d61b64ab95f8e}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+USART1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad31f2e72e677c613e322d8dc6b782d17}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+USART1}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3dc1a34d39f06b571c27aafd1fe06614}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+USART2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga077e6e6f4958cbd1fc0113015725d4d9}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+USART2}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga50eba1059c5fda99a64a66c078e8386c}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+LEUART0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga27a8e2a87baf285198f037d072290e0d}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+LEUART0}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6ee301da635cd7dd31f68a018b9deb9b}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+LEUART1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab73ee0df6a621643c05b54bbf46994d3}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+LEUART1}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4203948e69c2ccebffc35ba5c9667e43}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+I2\+C0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga51a649958f8696144f36bab5bbee0d66}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+I2\+C0}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf8980539e7ec36d9290612ef39bfe1be}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+I2\+C1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga091aac96f8988eb5148c38af8ef9ed0d}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+I2\+C1}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae4b3bde8ff8cbd44cce878c5dab238d4}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1ddfcbd200de03ce62518c8b74591544}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER0}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7fa2d58bb90ba72e6193c039fe36edd0}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad73d3990037bce55b78258e643d7d3a0}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER1}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga131474280b4a6584dfb141947f1c6fa1}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2191df625cd1b28e2bceba686f433c6e}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER2}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae86c166f2e1df6bb2c5cd4cbd614075b}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER3}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5e2942d4f1a117d1c6c120cad705bf3b}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER3}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga456792e70808de5a7a26248dcec7166a}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+UART0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf280d451c0dd20ea6f1045d9c47583a3}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+UART0}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga844144b13669fff701bf66ddd26e5113}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+UART1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga65de036dd202656b993710fccbb07f53}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+UART1}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa6b6443632398c1a2162e6002fa5a06c}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+MSC}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2e1c65ea2e97e793ef7c5c28cc17f9c9}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+MSC}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3ceb8c513ccdb74de880a9f6e72813f2}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+AES}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga44721664aaaad0443e69ce1a15bb1579}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+AES}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5a63371dd0b0a83f34089e0e27401077}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+LESENSE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1523f32b7e8b2a9668f24eed0df75f8c}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+LESENSE}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0c4c09c2961021403d8b3b92ad4f6f98}{DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+EBI}}~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab2487feb5b79623d3a8d9ac22889c638}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+EBI}} $<$$<$ 16)
\end{DoxyCompactItemize}


\doxysubsubsection{Detailed Description}


\doxysubsubsection{Macro Definition Documentation}
\Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad4b3a81e049ca412289cb20229151b2e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_ALTCTRLBASE\_ALTCTRLBASE\_DEFAULT@{\_DMA\_ALTCTRLBASE\_ALTCTRLBASE\_DEFAULT}}
\index{\_DMA\_ALTCTRLBASE\_ALTCTRLBASE\_DEFAULT@{\_DMA\_ALTCTRLBASE\_ALTCTRLBASE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_ALTCTRLBASE\_ALTCTRLBASE\_DEFAULT}{\_DMA\_ALTCTRLBASE\_ALTCTRLBASE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad4b3a81e049ca412289cb20229151b2e} 
\#define \+\_\+\+DMA\+\_\+\+ALTCTRLBASE\+\_\+\+ALTCTRLBASE\+\_\+\+DEFAULT~0x00000100\+UL}

Mode DEFAULT for DMA\+\_\+\+ALTCTRLBASE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga634a72ca7386aa52449acbc28aae5b62}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_ALTCTRLBASE\_ALTCTRLBASE\_MASK@{\_DMA\_ALTCTRLBASE\_ALTCTRLBASE\_MASK}}
\index{\_DMA\_ALTCTRLBASE\_ALTCTRLBASE\_MASK@{\_DMA\_ALTCTRLBASE\_ALTCTRLBASE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_ALTCTRLBASE\_ALTCTRLBASE\_MASK}{\_DMA\_ALTCTRLBASE\_ALTCTRLBASE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga634a72ca7386aa52449acbc28aae5b62} 
\#define \+\_\+\+DMA\+\_\+\+ALTCTRLBASE\+\_\+\+ALTCTRLBASE\+\_\+\+MASK~0x\+FFFFFFFFUL}

Bit mask for DMA\+\_\+\+ALTCTRLBASE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga28218dcc5ed9c4ec54287f20af196f95}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_ALTCTRLBASE\_ALTCTRLBASE\_SHIFT@{\_DMA\_ALTCTRLBASE\_ALTCTRLBASE\_SHIFT}}
\index{\_DMA\_ALTCTRLBASE\_ALTCTRLBASE\_SHIFT@{\_DMA\_ALTCTRLBASE\_ALTCTRLBASE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_ALTCTRLBASE\_ALTCTRLBASE\_SHIFT}{\_DMA\_ALTCTRLBASE\_ALTCTRLBASE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga28218dcc5ed9c4ec54287f20af196f95} 
\#define \+\_\+\+DMA\+\_\+\+ALTCTRLBASE\+\_\+\+ALTCTRLBASE\+\_\+\+SHIFT~0}

Shift value for DMA\+\_\+\+ALTCTRLBASE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gadeece3398e062459a284b0cf69cb1ddb}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_ALTCTRLBASE\_MASK@{\_DMA\_ALTCTRLBASE\_MASK}}
\index{\_DMA\_ALTCTRLBASE\_MASK@{\_DMA\_ALTCTRLBASE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_ALTCTRLBASE\_MASK}{\_DMA\_ALTCTRLBASE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gadeece3398e062459a284b0cf69cb1ddb} 
\#define \+\_\+\+DMA\+\_\+\+ALTCTRLBASE\+\_\+\+MASK~0x\+FFFFFFFFUL}

Mask for DMA\+\_\+\+ALTCTRLBASE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5bd5384a8efb63d67ccb46d44dd287eb}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_ALTCTRLBASE\_RESETVALUE@{\_DMA\_ALTCTRLBASE\_RESETVALUE}}
\index{\_DMA\_ALTCTRLBASE\_RESETVALUE@{\_DMA\_ALTCTRLBASE\_RESETVALUE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_ALTCTRLBASE\_RESETVALUE}{\_DMA\_ALTCTRLBASE\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5bd5384a8efb63d67ccb46d44dd287eb} 
\#define \+\_\+\+DMA\+\_\+\+ALTCTRLBASE\+\_\+\+RESETVALUE~0x00000100\+UL}

Default value for DMA\+\_\+\+ALTCTRLBASE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5a701cc3693aa9025a32df30b6d2004e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_MASK@{\_DMA\_CH\_CTRL\_MASK}}
\index{\_DMA\_CH\_CTRL\_MASK@{\_DMA\_CH\_CTRL\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_MASK}{\_DMA\_CH\_CTRL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5a701cc3693aa9025a32df30b6d2004e} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+MASK~0x003\+F000\+FUL}

Mask for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac23a78ddc8563401d56bbbc99ae90cf1}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_RESETVALUE@{\_DMA\_CH\_CTRL\_RESETVALUE}}
\index{\_DMA\_CH\_CTRL\_RESETVALUE@{\_DMA\_CH\_CTRL\_RESETVALUE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_RESETVALUE}{\_DMA\_CH\_CTRL\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac23a78ddc8563401d56bbbc99ae90cf1} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4bc9931bab1e3f87b3027b34bb63f961}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_ADC0SCAN@{\_DMA\_CH\_CTRL\_SIGSEL\_ADC0SCAN}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_ADC0SCAN@{\_DMA\_CH\_CTRL\_SIGSEL\_ADC0SCAN}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_ADC0SCAN}{\_DMA\_CH\_CTRL\_SIGSEL\_ADC0SCAN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4bc9931bab1e3f87b3027b34bb63f961} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+ADC0\+SCAN~0x00000001\+UL}

Mode ADC0\+SCAN for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac836f26506e87684b9112cdef29b3bb9}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_ADC0SINGLE@{\_DMA\_CH\_CTRL\_SIGSEL\_ADC0SINGLE}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_ADC0SINGLE@{\_DMA\_CH\_CTRL\_SIGSEL\_ADC0SINGLE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_ADC0SINGLE}{\_DMA\_CH\_CTRL\_SIGSEL\_ADC0SINGLE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac836f26506e87684b9112cdef29b3bb9} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+ADC0\+SINGLE~0x00000000\+UL}

Mode ADC0\+SINGLE for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac2a8c795d61e7ded14fa9cbf0b164af8}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_AESDATARD@{\_DMA\_CH\_CTRL\_SIGSEL\_AESDATARD}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_AESDATARD@{\_DMA\_CH\_CTRL\_SIGSEL\_AESDATARD}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_AESDATARD}{\_DMA\_CH\_CTRL\_SIGSEL\_AESDATARD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac2a8c795d61e7ded14fa9cbf0b164af8} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+AESDATARD~0x00000002\+UL}

Mode AESDATARD for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga01bdf4bddf365cc5206ac8f52906dd1e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_AESDATAWR@{\_DMA\_CH\_CTRL\_SIGSEL\_AESDATAWR}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_AESDATAWR@{\_DMA\_CH\_CTRL\_SIGSEL\_AESDATAWR}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_AESDATAWR}{\_DMA\_CH\_CTRL\_SIGSEL\_AESDATAWR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga01bdf4bddf365cc5206ac8f52906dd1e} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+AESDATAWR~0x00000000\+UL}

Mode AESDATAWR for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga801819420811a4c9098fe98bd12162b4}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_AESKEYWR@{\_DMA\_CH\_CTRL\_SIGSEL\_AESKEYWR}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_AESKEYWR@{\_DMA\_CH\_CTRL\_SIGSEL\_AESKEYWR}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_AESKEYWR}{\_DMA\_CH\_CTRL\_SIGSEL\_AESKEYWR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga801819420811a4c9098fe98bd12162b4} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+AESKEYWR~0x00000003\+UL}

Mode AESKEYWR for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga0acb000609f80482e38e4acd083434ef}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_AESXORDATAWR@{\_DMA\_CH\_CTRL\_SIGSEL\_AESXORDATAWR}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_AESXORDATAWR@{\_DMA\_CH\_CTRL\_SIGSEL\_AESXORDATAWR}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_AESXORDATAWR}{\_DMA\_CH\_CTRL\_SIGSEL\_AESXORDATAWR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga0acb000609f80482e38e4acd083434ef} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+AESXORDATAWR~0x00000001\+UL}

Mode AESXORDATAWR for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2dbfe0c3fdd197d6ff2c04b41389abb6}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_DAC0CH0@{\_DMA\_CH\_CTRL\_SIGSEL\_DAC0CH0}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_DAC0CH0@{\_DMA\_CH\_CTRL\_SIGSEL\_DAC0CH0}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_DAC0CH0}{\_DMA\_CH\_CTRL\_SIGSEL\_DAC0CH0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2dbfe0c3fdd197d6ff2c04b41389abb6} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+DAC0\+CH0~0x00000000\+UL}

Mode DAC0\+CH0 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaeafc07435c2d18241bcdf51a9bd37615}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_DAC0CH1@{\_DMA\_CH\_CTRL\_SIGSEL\_DAC0CH1}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_DAC0CH1@{\_DMA\_CH\_CTRL\_SIGSEL\_DAC0CH1}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_DAC0CH1}{\_DMA\_CH\_CTRL\_SIGSEL\_DAC0CH1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaeafc07435c2d18241bcdf51a9bd37615} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+DAC0\+CH1~0x00000001\+UL}

Mode DAC0\+CH1 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga1e7e9df82c09f157001ff63ab002135f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_EBIDDEMPTY@{\_DMA\_CH\_CTRL\_SIGSEL\_EBIDDEMPTY}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_EBIDDEMPTY@{\_DMA\_CH\_CTRL\_SIGSEL\_EBIDDEMPTY}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_EBIDDEMPTY}{\_DMA\_CH\_CTRL\_SIGSEL\_EBIDDEMPTY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga1e7e9df82c09f157001ff63ab002135f} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+EBIDDEMPTY~0x00000003\+UL}

Mode EBIDDEMPTY for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga01a579fc6fb3d37d7cc4693a8c4f57a3}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_EBIPXL0EMPTY@{\_DMA\_CH\_CTRL\_SIGSEL\_EBIPXL0EMPTY}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_EBIPXL0EMPTY@{\_DMA\_CH\_CTRL\_SIGSEL\_EBIPXL0EMPTY}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_EBIPXL0EMPTY}{\_DMA\_CH\_CTRL\_SIGSEL\_EBIPXL0EMPTY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga01a579fc6fb3d37d7cc4693a8c4f57a3} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+EBIPXL0\+EMPTY~0x00000000\+UL}

Mode EBIPXL0\+EMPTY for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9698a21603839d41a1e93f92e61a5208}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_EBIPXL1EMPTY@{\_DMA\_CH\_CTRL\_SIGSEL\_EBIPXL1EMPTY}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_EBIPXL1EMPTY@{\_DMA\_CH\_CTRL\_SIGSEL\_EBIPXL1EMPTY}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_EBIPXL1EMPTY}{\_DMA\_CH\_CTRL\_SIGSEL\_EBIPXL1EMPTY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9698a21603839d41a1e93f92e61a5208} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+EBIPXL1\+EMPTY~0x00000001\+UL}

Mode EBIPXL1\+EMPTY for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab986c9eeab42ea44736250670f3284c6}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_EBIPXLFULL@{\_DMA\_CH\_CTRL\_SIGSEL\_EBIPXLFULL}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_EBIPXLFULL@{\_DMA\_CH\_CTRL\_SIGSEL\_EBIPXLFULL}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_EBIPXLFULL}{\_DMA\_CH\_CTRL\_SIGSEL\_EBIPXLFULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab986c9eeab42ea44736250670f3284c6} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+EBIPXLFULL~0x00000002\+UL}

Mode EBIPXLFULL for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab845a6a4c3bc02826a88153b6cc3dd49}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_I2C0RXDATAV@{\_DMA\_CH\_CTRL\_SIGSEL\_I2C0RXDATAV}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_I2C0RXDATAV@{\_DMA\_CH\_CTRL\_SIGSEL\_I2C0RXDATAV}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_I2C0RXDATAV}{\_DMA\_CH\_CTRL\_SIGSEL\_I2C0RXDATAV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab845a6a4c3bc02826a88153b6cc3dd49} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+I2\+C0\+RXDATAV~0x00000000\+UL}

Mode I2\+C0\+RXDATAV for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf2d99b50e636d9786e6922918ff99f70}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_I2C0TXBL@{\_DMA\_CH\_CTRL\_SIGSEL\_I2C0TXBL}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_I2C0TXBL@{\_DMA\_CH\_CTRL\_SIGSEL\_I2C0TXBL}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_I2C0TXBL}{\_DMA\_CH\_CTRL\_SIGSEL\_I2C0TXBL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf2d99b50e636d9786e6922918ff99f70} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+I2\+C0\+TXBL~0x00000001\+UL}

Mode I2\+C0\+TXBL for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga345a788f65ac72507c4765b0653ad194}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_I2C1RXDATAV@{\_DMA\_CH\_CTRL\_SIGSEL\_I2C1RXDATAV}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_I2C1RXDATAV@{\_DMA\_CH\_CTRL\_SIGSEL\_I2C1RXDATAV}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_I2C1RXDATAV}{\_DMA\_CH\_CTRL\_SIGSEL\_I2C1RXDATAV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga345a788f65ac72507c4765b0653ad194} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+I2\+C1\+RXDATAV~0x00000000\+UL}

Mode I2\+C1\+RXDATAV for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa36b4d0191bcf5d6ce75a591bfefc879}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_I2C1TXBL@{\_DMA\_CH\_CTRL\_SIGSEL\_I2C1TXBL}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_I2C1TXBL@{\_DMA\_CH\_CTRL\_SIGSEL\_I2C1TXBL}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_I2C1TXBL}{\_DMA\_CH\_CTRL\_SIGSEL\_I2C1TXBL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa36b4d0191bcf5d6ce75a591bfefc879} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+I2\+C1\+TXBL~0x00000001\+UL}

Mode I2\+C1\+TXBL for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9b06fd9b8628cfe7bbf3c0bb0addfd55}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_LESENSEBUFDATAV@{\_DMA\_CH\_CTRL\_SIGSEL\_LESENSEBUFDATAV}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_LESENSEBUFDATAV@{\_DMA\_CH\_CTRL\_SIGSEL\_LESENSEBUFDATAV}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_LESENSEBUFDATAV}{\_DMA\_CH\_CTRL\_SIGSEL\_LESENSEBUFDATAV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9b06fd9b8628cfe7bbf3c0bb0addfd55} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSEBUFDATAV~0x00000000\+UL}

Mode LESENSEBUFDATAV for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gae3f1f68195e913bf0d6d59c9e0f90fb5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_LEUART0RXDATAV@{\_DMA\_CH\_CTRL\_SIGSEL\_LEUART0RXDATAV}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_LEUART0RXDATAV@{\_DMA\_CH\_CTRL\_SIGSEL\_LEUART0RXDATAV}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_LEUART0RXDATAV}{\_DMA\_CH\_CTRL\_SIGSEL\_LEUART0RXDATAV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gae3f1f68195e913bf0d6d59c9e0f90fb5} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LEUART0\+RXDATAV~0x00000000\+UL}

Mode LEUART0\+RXDATAV for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga249d52551a12697be36b243c93c0add6}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_LEUART0TXBL@{\_DMA\_CH\_CTRL\_SIGSEL\_LEUART0TXBL}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_LEUART0TXBL@{\_DMA\_CH\_CTRL\_SIGSEL\_LEUART0TXBL}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_LEUART0TXBL}{\_DMA\_CH\_CTRL\_SIGSEL\_LEUART0TXBL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga249d52551a12697be36b243c93c0add6} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LEUART0\+TXBL~0x00000001\+UL}

Mode LEUART0\+TXBL for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gace70c70136d0fb0dbeb9214a007afea5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_LEUART0TXEMPTY@{\_DMA\_CH\_CTRL\_SIGSEL\_LEUART0TXEMPTY}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_LEUART0TXEMPTY@{\_DMA\_CH\_CTRL\_SIGSEL\_LEUART0TXEMPTY}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_LEUART0TXEMPTY}{\_DMA\_CH\_CTRL\_SIGSEL\_LEUART0TXEMPTY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gace70c70136d0fb0dbeb9214a007afea5} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LEUART0\+TXEMPTY~0x00000002\+UL}

Mode LEUART0\+TXEMPTY for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gade2e47c4e1911429ce0fd66e5ffba258}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_LEUART1RXDATAV@{\_DMA\_CH\_CTRL\_SIGSEL\_LEUART1RXDATAV}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_LEUART1RXDATAV@{\_DMA\_CH\_CTRL\_SIGSEL\_LEUART1RXDATAV}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_LEUART1RXDATAV}{\_DMA\_CH\_CTRL\_SIGSEL\_LEUART1RXDATAV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gade2e47c4e1911429ce0fd66e5ffba258} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LEUART1\+RXDATAV~0x00000000\+UL}

Mode LEUART1\+RXDATAV for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga06241a50968ec08618984469ffe7b4c4}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_LEUART1TXBL@{\_DMA\_CH\_CTRL\_SIGSEL\_LEUART1TXBL}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_LEUART1TXBL@{\_DMA\_CH\_CTRL\_SIGSEL\_LEUART1TXBL}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_LEUART1TXBL}{\_DMA\_CH\_CTRL\_SIGSEL\_LEUART1TXBL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga06241a50968ec08618984469ffe7b4c4} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LEUART1\+TXBL~0x00000001\+UL}

Mode LEUART1\+TXBL for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga7fd98a10dd9be2c7ff0d4a904f40a67e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_LEUART1TXEMPTY@{\_DMA\_CH\_CTRL\_SIGSEL\_LEUART1TXEMPTY}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_LEUART1TXEMPTY@{\_DMA\_CH\_CTRL\_SIGSEL\_LEUART1TXEMPTY}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_LEUART1TXEMPTY}{\_DMA\_CH\_CTRL\_SIGSEL\_LEUART1TXEMPTY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga7fd98a10dd9be2c7ff0d4a904f40a67e} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LEUART1\+TXEMPTY~0x00000002\+UL}

Mode LEUART1\+TXEMPTY for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9cc8ad3ff9c8cf9a5f0567dfef1d3f07}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_MASK@{\_DMA\_CH\_CTRL\_SIGSEL\_MASK}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_MASK@{\_DMA\_CH\_CTRL\_SIGSEL\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_MASK}{\_DMA\_CH\_CTRL\_SIGSEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9cc8ad3ff9c8cf9a5f0567dfef1d3f07} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+MASK~0x\+FUL}

Bit mask for DMA\+\_\+\+SIGSEL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa7a4b3dec5f833eb43adec60ff8ca911}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_MSCWDATA@{\_DMA\_CH\_CTRL\_SIGSEL\_MSCWDATA}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_MSCWDATA@{\_DMA\_CH\_CTRL\_SIGSEL\_MSCWDATA}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_MSCWDATA}{\_DMA\_CH\_CTRL\_SIGSEL\_MSCWDATA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa7a4b3dec5f833eb43adec60ff8ca911} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+MSCWDATA~0x00000000\+UL}

Mode MSCWDATA for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga88d1d2b9b264b981ac3c2c54cd01d6bd}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_SHIFT@{\_DMA\_CH\_CTRL\_SIGSEL\_SHIFT}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_SHIFT@{\_DMA\_CH\_CTRL\_SIGSEL\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_SHIFT}{\_DMA\_CH\_CTRL\_SIGSEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga88d1d2b9b264b981ac3c2c54cd01d6bd} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+SHIFT~0}

Shift value for DMA\+\_\+\+SIGSEL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad8bd0d1c9f368ffe8d02227853d31c74}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_TIMER0CC0@{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER0CC0}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER0CC0@{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER0CC0}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER0CC0}{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER0CC0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad8bd0d1c9f368ffe8d02227853d31c74} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+CC0~0x00000001\+UL}

Mode TIMER0\+CC0 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab6a708e22ed673dfc84b525331af5825}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_TIMER0CC1@{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER0CC1}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER0CC1@{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER0CC1}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER0CC1}{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER0CC1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab6a708e22ed673dfc84b525331af5825} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+CC1~0x00000002\+UL}

Mode TIMER0\+CC1 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5afcbd67e82c5e734180b0a2efee0ec6}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_TIMER0CC2@{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER0CC2}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER0CC2@{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER0CC2}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER0CC2}{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER0CC2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5afcbd67e82c5e734180b0a2efee0ec6} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+CC2~0x00000003\+UL}

Mode TIMER0\+CC2 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad52a5137f019c991df6c39813d36d66c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_TIMER0UFOF@{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER0UFOF}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER0UFOF@{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER0UFOF}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER0UFOF}{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER0UFOF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad52a5137f019c991df6c39813d36d66c} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+UFOF~0x00000000\+UL}

Mode TIMER0\+UFOF for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga814c4e3305a2854cd633162d281057b6}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_TIMER1CC0@{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER1CC0}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER1CC0@{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER1CC0}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER1CC0}{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER1CC0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga814c4e3305a2854cd633162d281057b6} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+CC0~0x00000001\+UL}

Mode TIMER1\+CC0 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab7ea5fc6cf26fe89eef71f5c6d25f409}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_TIMER1CC1@{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER1CC1}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER1CC1@{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER1CC1}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER1CC1}{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER1CC1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab7ea5fc6cf26fe89eef71f5c6d25f409} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+CC1~0x00000002\+UL}

Mode TIMER1\+CC1 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5cda5b75545b3b4d6ce49b13c8be80e6}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_TIMER1CC2@{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER1CC2}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER1CC2@{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER1CC2}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER1CC2}{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER1CC2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5cda5b75545b3b4d6ce49b13c8be80e6} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+CC2~0x00000003\+UL}

Mode TIMER1\+CC2 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga731024317d4242e9a1cf966c98bd0a4a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_TIMER1UFOF@{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER1UFOF}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER1UFOF@{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER1UFOF}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER1UFOF}{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER1UFOF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga731024317d4242e9a1cf966c98bd0a4a} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+UFOF~0x00000000\+UL}

Mode TIMER1\+UFOF for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga3800bc9ed23783dd520fb68474c44440}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_TIMER2CC0@{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER2CC0}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER2CC0@{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER2CC0}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER2CC0}{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER2CC0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga3800bc9ed23783dd520fb68474c44440} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+CC0~0x00000001\+UL}

Mode TIMER2\+CC0 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9a5fc25026ec4b4726b9d79b2ffa692f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_TIMER2CC1@{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER2CC1}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER2CC1@{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER2CC1}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER2CC1}{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER2CC1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9a5fc25026ec4b4726b9d79b2ffa692f} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+CC1~0x00000002\+UL}

Mode TIMER2\+CC1 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaff8870b6104a09eee4e18de61a5dc183}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_TIMER2CC2@{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER2CC2}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER2CC2@{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER2CC2}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER2CC2}{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER2CC2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaff8870b6104a09eee4e18de61a5dc183} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+CC2~0x00000003\+UL}

Mode TIMER2\+CC2 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gacb1bfae19058eddcd8b06f5c38c20516}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_TIMER2UFOF@{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER2UFOF}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER2UFOF@{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER2UFOF}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER2UFOF}{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER2UFOF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gacb1bfae19058eddcd8b06f5c38c20516} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+UFOF~0x00000000\+UL}

Mode TIMER2\+UFOF for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9977a696eb00b3c88977b89ed33cbe09}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_TIMER3CC0@{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER3CC0}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER3CC0@{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER3CC0}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER3CC0}{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER3CC0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9977a696eb00b3c88977b89ed33cbe09} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+CC0~0x00000001\+UL}

Mode TIMER3\+CC0 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5171b1da332326cc8db66cf23a79a2ab}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_TIMER3CC1@{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER3CC1}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER3CC1@{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER3CC1}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER3CC1}{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER3CC1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5171b1da332326cc8db66cf23a79a2ab} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+CC1~0x00000002\+UL}

Mode TIMER3\+CC1 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga0add1fe508bf4b3b81095eac86a8bb30}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_TIMER3CC2@{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER3CC2}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER3CC2@{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER3CC2}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER3CC2}{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER3CC2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga0add1fe508bf4b3b81095eac86a8bb30} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+CC2~0x00000003\+UL}

Mode TIMER3\+CC2 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga32d162905d47a4d7be3653a9f1ca0476}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_TIMER3UFOF@{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER3UFOF}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER3UFOF@{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER3UFOF}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER3UFOF}{\_DMA\_CH\_CTRL\_SIGSEL\_TIMER3UFOF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga32d162905d47a4d7be3653a9f1ca0476} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+UFOF~0x00000000\+UL}

Mode TIMER3\+UFOF for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab4af7f5e89c6b4899914ed42c339fcca}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_UART0RXDATAV@{\_DMA\_CH\_CTRL\_SIGSEL\_UART0RXDATAV}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_UART0RXDATAV@{\_DMA\_CH\_CTRL\_SIGSEL\_UART0RXDATAV}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_UART0RXDATAV}{\_DMA\_CH\_CTRL\_SIGSEL\_UART0RXDATAV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab4af7f5e89c6b4899914ed42c339fcca} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART0\+RXDATAV~0x00000000\+UL}

Mode UART0\+RXDATAV for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2139ab4f2cb34d66414a5b69b30da6bc}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_UART0TXBL@{\_DMA\_CH\_CTRL\_SIGSEL\_UART0TXBL}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_UART0TXBL@{\_DMA\_CH\_CTRL\_SIGSEL\_UART0TXBL}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_UART0TXBL}{\_DMA\_CH\_CTRL\_SIGSEL\_UART0TXBL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2139ab4f2cb34d66414a5b69b30da6bc} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART0\+TXBL~0x00000001\+UL}

Mode UART0\+TXBL for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gafb6ff868d69ef93cc93cb68ec0be54f2}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_UART0TXEMPTY@{\_DMA\_CH\_CTRL\_SIGSEL\_UART0TXEMPTY}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_UART0TXEMPTY@{\_DMA\_CH\_CTRL\_SIGSEL\_UART0TXEMPTY}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_UART0TXEMPTY}{\_DMA\_CH\_CTRL\_SIGSEL\_UART0TXEMPTY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gafb6ff868d69ef93cc93cb68ec0be54f2} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART0\+TXEMPTY~0x00000002\+UL}

Mode UART0\+TXEMPTY for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gacc84e18e21d2788107e796a827f40967}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_UART1RXDATAV@{\_DMA\_CH\_CTRL\_SIGSEL\_UART1RXDATAV}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_UART1RXDATAV@{\_DMA\_CH\_CTRL\_SIGSEL\_UART1RXDATAV}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_UART1RXDATAV}{\_DMA\_CH\_CTRL\_SIGSEL\_UART1RXDATAV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gacc84e18e21d2788107e796a827f40967} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART1\+RXDATAV~0x00000000\+UL}

Mode UART1\+RXDATAV for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga602fa31f345b4e9b5348d07bdbc9fb75}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_UART1TXBL@{\_DMA\_CH\_CTRL\_SIGSEL\_UART1TXBL}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_UART1TXBL@{\_DMA\_CH\_CTRL\_SIGSEL\_UART1TXBL}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_UART1TXBL}{\_DMA\_CH\_CTRL\_SIGSEL\_UART1TXBL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga602fa31f345b4e9b5348d07bdbc9fb75} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART1\+TXBL~0x00000001\+UL}

Mode UART1\+TXBL for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8537d72bfd937c6fce7929f87a0aa9cb}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_UART1TXEMPTY@{\_DMA\_CH\_CTRL\_SIGSEL\_UART1TXEMPTY}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_UART1TXEMPTY@{\_DMA\_CH\_CTRL\_SIGSEL\_UART1TXEMPTY}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_UART1TXEMPTY}{\_DMA\_CH\_CTRL\_SIGSEL\_UART1TXEMPTY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8537d72bfd937c6fce7929f87a0aa9cb} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART1\+TXEMPTY~0x00000002\+UL}

Mode UART1\+TXEMPTY for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa0287964c9726f07066512cbd50d5296}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_USART0RXDATAV@{\_DMA\_CH\_CTRL\_SIGSEL\_USART0RXDATAV}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_USART0RXDATAV@{\_DMA\_CH\_CTRL\_SIGSEL\_USART0RXDATAV}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_USART0RXDATAV}{\_DMA\_CH\_CTRL\_SIGSEL\_USART0RXDATAV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa0287964c9726f07066512cbd50d5296} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART0\+RXDATAV~0x00000000\+UL}

Mode USART0\+RXDATAV for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga35a42c7ba591e2aa30c76bbea9ca994b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_USART0TXBL@{\_DMA\_CH\_CTRL\_SIGSEL\_USART0TXBL}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_USART0TXBL@{\_DMA\_CH\_CTRL\_SIGSEL\_USART0TXBL}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_USART0TXBL}{\_DMA\_CH\_CTRL\_SIGSEL\_USART0TXBL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga35a42c7ba591e2aa30c76bbea9ca994b} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART0\+TXBL~0x00000001\+UL}

Mode USART0\+TXBL for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf1c2f3be40996cc8a7f8983479042f5a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_USART0TXEMPTY@{\_DMA\_CH\_CTRL\_SIGSEL\_USART0TXEMPTY}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_USART0TXEMPTY@{\_DMA\_CH\_CTRL\_SIGSEL\_USART0TXEMPTY}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_USART0TXEMPTY}{\_DMA\_CH\_CTRL\_SIGSEL\_USART0TXEMPTY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf1c2f3be40996cc8a7f8983479042f5a} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART0\+TXEMPTY~0x00000002\+UL}

Mode USART0\+TXEMPTY for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5e20ef2ef13d261a98472525c571089f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_USART1RXDATAV@{\_DMA\_CH\_CTRL\_SIGSEL\_USART1RXDATAV}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_USART1RXDATAV@{\_DMA\_CH\_CTRL\_SIGSEL\_USART1RXDATAV}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_USART1RXDATAV}{\_DMA\_CH\_CTRL\_SIGSEL\_USART1RXDATAV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5e20ef2ef13d261a98472525c571089f} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART1\+RXDATAV~0x00000000\+UL}

Mode USART1\+RXDATAV for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gacdd8eb3fa4a247fbab60ec5f54803145}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_USART1RXDATAVRIGHT@{\_DMA\_CH\_CTRL\_SIGSEL\_USART1RXDATAVRIGHT}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_USART1RXDATAVRIGHT@{\_DMA\_CH\_CTRL\_SIGSEL\_USART1RXDATAVRIGHT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_USART1RXDATAVRIGHT}{\_DMA\_CH\_CTRL\_SIGSEL\_USART1RXDATAVRIGHT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gacdd8eb3fa4a247fbab60ec5f54803145} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART1\+RXDATAVRIGHT~0x00000003\+UL}

Mode USART1\+RXDATAVRIGHT for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga667453ef22f520514c86d7da0fd2ab61}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_USART1TXBL@{\_DMA\_CH\_CTRL\_SIGSEL\_USART1TXBL}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_USART1TXBL@{\_DMA\_CH\_CTRL\_SIGSEL\_USART1TXBL}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_USART1TXBL}{\_DMA\_CH\_CTRL\_SIGSEL\_USART1TXBL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga667453ef22f520514c86d7da0fd2ab61} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART1\+TXBL~0x00000001\+UL}

Mode USART1\+TXBL for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gafa8600dced140b98f178c3cdb2e46a8e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_USART1TXBLRIGHT@{\_DMA\_CH\_CTRL\_SIGSEL\_USART1TXBLRIGHT}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_USART1TXBLRIGHT@{\_DMA\_CH\_CTRL\_SIGSEL\_USART1TXBLRIGHT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_USART1TXBLRIGHT}{\_DMA\_CH\_CTRL\_SIGSEL\_USART1TXBLRIGHT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gafa8600dced140b98f178c3cdb2e46a8e} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART1\+TXBLRIGHT~0x00000004\+UL}

Mode USART1\+TXBLRIGHT for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gabf711e2def96a67c61feefbd222e3587}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_USART1TXEMPTY@{\_DMA\_CH\_CTRL\_SIGSEL\_USART1TXEMPTY}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_USART1TXEMPTY@{\_DMA\_CH\_CTRL\_SIGSEL\_USART1TXEMPTY}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_USART1TXEMPTY}{\_DMA\_CH\_CTRL\_SIGSEL\_USART1TXEMPTY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gabf711e2def96a67c61feefbd222e3587} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART1\+TXEMPTY~0x00000002\+UL}

Mode USART1\+TXEMPTY for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga58c7af4e3c024d693852338c2068ff91}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_USART2RXDATAV@{\_DMA\_CH\_CTRL\_SIGSEL\_USART2RXDATAV}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_USART2RXDATAV@{\_DMA\_CH\_CTRL\_SIGSEL\_USART2RXDATAV}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_USART2RXDATAV}{\_DMA\_CH\_CTRL\_SIGSEL\_USART2RXDATAV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga58c7af4e3c024d693852338c2068ff91} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART2\+RXDATAV~0x00000000\+UL}

Mode USART2\+RXDATAV for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga31b9945faf63e28c170cb8f831412b1d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_USART2RXDATAVRIGHT@{\_DMA\_CH\_CTRL\_SIGSEL\_USART2RXDATAVRIGHT}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_USART2RXDATAVRIGHT@{\_DMA\_CH\_CTRL\_SIGSEL\_USART2RXDATAVRIGHT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_USART2RXDATAVRIGHT}{\_DMA\_CH\_CTRL\_SIGSEL\_USART2RXDATAVRIGHT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga31b9945faf63e28c170cb8f831412b1d} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART2\+RXDATAVRIGHT~0x00000003\+UL}

Mode USART2\+RXDATAVRIGHT for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8550f996ad8d351aa0bdb3150ae059a1}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_USART2TXBL@{\_DMA\_CH\_CTRL\_SIGSEL\_USART2TXBL}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_USART2TXBL@{\_DMA\_CH\_CTRL\_SIGSEL\_USART2TXBL}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_USART2TXBL}{\_DMA\_CH\_CTRL\_SIGSEL\_USART2TXBL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8550f996ad8d351aa0bdb3150ae059a1} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART2\+TXBL~0x00000001\+UL}

Mode USART2\+TXBL for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2571f9b30251a04d1c4be90cba81af2c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_USART2TXBLRIGHT@{\_DMA\_CH\_CTRL\_SIGSEL\_USART2TXBLRIGHT}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_USART2TXBLRIGHT@{\_DMA\_CH\_CTRL\_SIGSEL\_USART2TXBLRIGHT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_USART2TXBLRIGHT}{\_DMA\_CH\_CTRL\_SIGSEL\_USART2TXBLRIGHT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2571f9b30251a04d1c4be90cba81af2c} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART2\+TXBLRIGHT~0x00000004\+UL}

Mode USART2\+TXBLRIGHT for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga08fcfc9b2f4934a22cf5923d8f9129de}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SIGSEL\_USART2TXEMPTY@{\_DMA\_CH\_CTRL\_SIGSEL\_USART2TXEMPTY}}
\index{\_DMA\_CH\_CTRL\_SIGSEL\_USART2TXEMPTY@{\_DMA\_CH\_CTRL\_SIGSEL\_USART2TXEMPTY}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SIGSEL\_USART2TXEMPTY}{\_DMA\_CH\_CTRL\_SIGSEL\_USART2TXEMPTY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga08fcfc9b2f4934a22cf5923d8f9129de} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART2\+TXEMPTY~0x00000002\+UL}

Mode USART2\+TXEMPTY for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga095c8a29067cd22c9967bea5f7b28b39}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SOURCESEL\_ADC0@{\_DMA\_CH\_CTRL\_SOURCESEL\_ADC0}}
\index{\_DMA\_CH\_CTRL\_SOURCESEL\_ADC0@{\_DMA\_CH\_CTRL\_SOURCESEL\_ADC0}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SOURCESEL\_ADC0}{\_DMA\_CH\_CTRL\_SOURCESEL\_ADC0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga095c8a29067cd22c9967bea5f7b28b39} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+ADC0~0x00000008\+UL}

Mode ADC0 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga44721664aaaad0443e69ce1a15bb1579}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SOURCESEL\_AES@{\_DMA\_CH\_CTRL\_SOURCESEL\_AES}}
\index{\_DMA\_CH\_CTRL\_SOURCESEL\_AES@{\_DMA\_CH\_CTRL\_SOURCESEL\_AES}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SOURCESEL\_AES}{\_DMA\_CH\_CTRL\_SOURCESEL\_AES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga44721664aaaad0443e69ce1a15bb1579} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+AES~0x00000031\+UL}

Mode AES for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga989f2c3ffd30ba872523dcc2848637ae}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SOURCESEL\_DAC0@{\_DMA\_CH\_CTRL\_SOURCESEL\_DAC0}}
\index{\_DMA\_CH\_CTRL\_SOURCESEL\_DAC0@{\_DMA\_CH\_CTRL\_SOURCESEL\_DAC0}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SOURCESEL\_DAC0}{\_DMA\_CH\_CTRL\_SOURCESEL\_DAC0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga989f2c3ffd30ba872523dcc2848637ae} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+DAC0~0x0000000\+AUL}

Mode DAC0 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab2487feb5b79623d3a8d9ac22889c638}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SOURCESEL\_EBI@{\_DMA\_CH\_CTRL\_SOURCESEL\_EBI}}
\index{\_DMA\_CH\_CTRL\_SOURCESEL\_EBI@{\_DMA\_CH\_CTRL\_SOURCESEL\_EBI}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SOURCESEL\_EBI}{\_DMA\_CH\_CTRL\_SOURCESEL\_EBI}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab2487feb5b79623d3a8d9ac22889c638} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+EBI~0x00000033\+UL}

Mode EBI for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga51a649958f8696144f36bab5bbee0d66}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SOURCESEL\_I2C0@{\_DMA\_CH\_CTRL\_SOURCESEL\_I2C0}}
\index{\_DMA\_CH\_CTRL\_SOURCESEL\_I2C0@{\_DMA\_CH\_CTRL\_SOURCESEL\_I2C0}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SOURCESEL\_I2C0}{\_DMA\_CH\_CTRL\_SOURCESEL\_I2C0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga51a649958f8696144f36bab5bbee0d66} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+I2\+C0~0x00000014\+UL}

Mode I2\+C0 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga091aac96f8988eb5148c38af8ef9ed0d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SOURCESEL\_I2C1@{\_DMA\_CH\_CTRL\_SOURCESEL\_I2C1}}
\index{\_DMA\_CH\_CTRL\_SOURCESEL\_I2C1@{\_DMA\_CH\_CTRL\_SOURCESEL\_I2C1}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SOURCESEL\_I2C1}{\_DMA\_CH\_CTRL\_SOURCESEL\_I2C1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga091aac96f8988eb5148c38af8ef9ed0d} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+I2\+C1~0x00000015\+UL}

Mode I2\+C1 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga1523f32b7e8b2a9668f24eed0df75f8c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SOURCESEL\_LESENSE@{\_DMA\_CH\_CTRL\_SOURCESEL\_LESENSE}}
\index{\_DMA\_CH\_CTRL\_SOURCESEL\_LESENSE@{\_DMA\_CH\_CTRL\_SOURCESEL\_LESENSE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SOURCESEL\_LESENSE}{\_DMA\_CH\_CTRL\_SOURCESEL\_LESENSE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga1523f32b7e8b2a9668f24eed0df75f8c} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+LESENSE~0x00000032\+UL}

Mode LESENSE for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga27a8e2a87baf285198f037d072290e0d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SOURCESEL\_LEUART0@{\_DMA\_CH\_CTRL\_SOURCESEL\_LEUART0}}
\index{\_DMA\_CH\_CTRL\_SOURCESEL\_LEUART0@{\_DMA\_CH\_CTRL\_SOURCESEL\_LEUART0}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SOURCESEL\_LEUART0}{\_DMA\_CH\_CTRL\_SOURCESEL\_LEUART0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga27a8e2a87baf285198f037d072290e0d} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+LEUART0~0x00000010\+UL}

Mode LEUART0 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab73ee0df6a621643c05b54bbf46994d3}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SOURCESEL\_LEUART1@{\_DMA\_CH\_CTRL\_SOURCESEL\_LEUART1}}
\index{\_DMA\_CH\_CTRL\_SOURCESEL\_LEUART1@{\_DMA\_CH\_CTRL\_SOURCESEL\_LEUART1}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SOURCESEL\_LEUART1}{\_DMA\_CH\_CTRL\_SOURCESEL\_LEUART1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab73ee0df6a621643c05b54bbf46994d3} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+LEUART1~0x00000011\+UL}

Mode LEUART1 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gafa9b6ec66563ebd626fb495c139945b9}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SOURCESEL\_MASK@{\_DMA\_CH\_CTRL\_SOURCESEL\_MASK}}
\index{\_DMA\_CH\_CTRL\_SOURCESEL\_MASK@{\_DMA\_CH\_CTRL\_SOURCESEL\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SOURCESEL\_MASK}{\_DMA\_CH\_CTRL\_SOURCESEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gafa9b6ec66563ebd626fb495c139945b9} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+MASK~0x3\+F0000\+UL}

Bit mask for DMA\+\_\+\+SOURCESEL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2e1c65ea2e97e793ef7c5c28cc17f9c9}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SOURCESEL\_MSC@{\_DMA\_CH\_CTRL\_SOURCESEL\_MSC}}
\index{\_DMA\_CH\_CTRL\_SOURCESEL\_MSC@{\_DMA\_CH\_CTRL\_SOURCESEL\_MSC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SOURCESEL\_MSC}{\_DMA\_CH\_CTRL\_SOURCESEL\_MSC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2e1c65ea2e97e793ef7c5c28cc17f9c9} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+MSC~0x00000030\+UL}

Mode MSC for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga135d2d80175b1e41ae442277d9e01222}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SOURCESEL\_NONE@{\_DMA\_CH\_CTRL\_SOURCESEL\_NONE}}
\index{\_DMA\_CH\_CTRL\_SOURCESEL\_NONE@{\_DMA\_CH\_CTRL\_SOURCESEL\_NONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SOURCESEL\_NONE}{\_DMA\_CH\_CTRL\_SOURCESEL\_NONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga135d2d80175b1e41ae442277d9e01222} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+NONE~0x00000000\+UL}

Mode NONE for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8f2e27a9f83fb8e0604aa7495808889e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SOURCESEL\_SHIFT@{\_DMA\_CH\_CTRL\_SOURCESEL\_SHIFT}}
\index{\_DMA\_CH\_CTRL\_SOURCESEL\_SHIFT@{\_DMA\_CH\_CTRL\_SOURCESEL\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SOURCESEL\_SHIFT}{\_DMA\_CH\_CTRL\_SOURCESEL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8f2e27a9f83fb8e0604aa7495808889e} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+SHIFT~16}

Shift value for DMA\+\_\+\+SOURCESEL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga1ddfcbd200de03ce62518c8b74591544}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SOURCESEL\_TIMER0@{\_DMA\_CH\_CTRL\_SOURCESEL\_TIMER0}}
\index{\_DMA\_CH\_CTRL\_SOURCESEL\_TIMER0@{\_DMA\_CH\_CTRL\_SOURCESEL\_TIMER0}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SOURCESEL\_TIMER0}{\_DMA\_CH\_CTRL\_SOURCESEL\_TIMER0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga1ddfcbd200de03ce62518c8b74591544} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER0~0x00000018\+UL}

Mode TIMER0 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad73d3990037bce55b78258e643d7d3a0}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SOURCESEL\_TIMER1@{\_DMA\_CH\_CTRL\_SOURCESEL\_TIMER1}}
\index{\_DMA\_CH\_CTRL\_SOURCESEL\_TIMER1@{\_DMA\_CH\_CTRL\_SOURCESEL\_TIMER1}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SOURCESEL\_TIMER1}{\_DMA\_CH\_CTRL\_SOURCESEL\_TIMER1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad73d3990037bce55b78258e643d7d3a0} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER1~0x00000019\+UL}

Mode TIMER1 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2191df625cd1b28e2bceba686f433c6e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SOURCESEL\_TIMER2@{\_DMA\_CH\_CTRL\_SOURCESEL\_TIMER2}}
\index{\_DMA\_CH\_CTRL\_SOURCESEL\_TIMER2@{\_DMA\_CH\_CTRL\_SOURCESEL\_TIMER2}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SOURCESEL\_TIMER2}{\_DMA\_CH\_CTRL\_SOURCESEL\_TIMER2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2191df625cd1b28e2bceba686f433c6e} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER2~0x0000001\+AUL}

Mode TIMER2 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5e2942d4f1a117d1c6c120cad705bf3b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SOURCESEL\_TIMER3@{\_DMA\_CH\_CTRL\_SOURCESEL\_TIMER3}}
\index{\_DMA\_CH\_CTRL\_SOURCESEL\_TIMER3@{\_DMA\_CH\_CTRL\_SOURCESEL\_TIMER3}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SOURCESEL\_TIMER3}{\_DMA\_CH\_CTRL\_SOURCESEL\_TIMER3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5e2942d4f1a117d1c6c120cad705bf3b} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER3~0x0000001\+BUL}

Mode TIMER3 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf280d451c0dd20ea6f1045d9c47583a3}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SOURCESEL\_UART0@{\_DMA\_CH\_CTRL\_SOURCESEL\_UART0}}
\index{\_DMA\_CH\_CTRL\_SOURCESEL\_UART0@{\_DMA\_CH\_CTRL\_SOURCESEL\_UART0}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SOURCESEL\_UART0}{\_DMA\_CH\_CTRL\_SOURCESEL\_UART0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf280d451c0dd20ea6f1045d9c47583a3} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+UART0~0x0000002\+CUL}

Mode UART0 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga65de036dd202656b993710fccbb07f53}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SOURCESEL\_UART1@{\_DMA\_CH\_CTRL\_SOURCESEL\_UART1}}
\index{\_DMA\_CH\_CTRL\_SOURCESEL\_UART1@{\_DMA\_CH\_CTRL\_SOURCESEL\_UART1}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SOURCESEL\_UART1}{\_DMA\_CH\_CTRL\_SOURCESEL\_UART1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga65de036dd202656b993710fccbb07f53} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+UART1~0x0000002\+DUL}

Mode UART1 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac84d149600ca51e25f7afa6fe3e64eb1}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SOURCESEL\_USART0@{\_DMA\_CH\_CTRL\_SOURCESEL\_USART0}}
\index{\_DMA\_CH\_CTRL\_SOURCESEL\_USART0@{\_DMA\_CH\_CTRL\_SOURCESEL\_USART0}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SOURCESEL\_USART0}{\_DMA\_CH\_CTRL\_SOURCESEL\_USART0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac84d149600ca51e25f7afa6fe3e64eb1} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+USART0~0x0000000\+CUL}

Mode USART0 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad31f2e72e677c613e322d8dc6b782d17}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SOURCESEL\_USART1@{\_DMA\_CH\_CTRL\_SOURCESEL\_USART1}}
\index{\_DMA\_CH\_CTRL\_SOURCESEL\_USART1@{\_DMA\_CH\_CTRL\_SOURCESEL\_USART1}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SOURCESEL\_USART1}{\_DMA\_CH\_CTRL\_SOURCESEL\_USART1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad31f2e72e677c613e322d8dc6b782d17} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+USART1~0x0000000\+DUL}

Mode USART1 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga077e6e6f4958cbd1fc0113015725d4d9}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CH\_CTRL\_SOURCESEL\_USART2@{\_DMA\_CH\_CTRL\_SOURCESEL\_USART2}}
\index{\_DMA\_CH\_CTRL\_SOURCESEL\_USART2@{\_DMA\_CH\_CTRL\_SOURCESEL\_USART2}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CH\_CTRL\_SOURCESEL\_USART2}{\_DMA\_CH\_CTRL\_SOURCESEL\_USART2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga077e6e6f4958cbd1fc0113015725d4d9} 
\#define \+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+USART2~0x0000000\+EUL}

Mode USART2 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga26e677040d3f7a08d35010caae94fffc}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTC\_CH0ALTC\_DEFAULT@{\_DMA\_CHALTC\_CH0ALTC\_DEFAULT}}
\index{\_DMA\_CHALTC\_CH0ALTC\_DEFAULT@{\_DMA\_CHALTC\_CH0ALTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTC\_CH0ALTC\_DEFAULT}{\_DMA\_CHALTC\_CH0ALTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga26e677040d3f7a08d35010caae94fffc} 
\#define \+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH0\+ALTC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga60adf7c7300beb0d0e02ff40cd5c4be4}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTC\_CH0ALTC\_MASK@{\_DMA\_CHALTC\_CH0ALTC\_MASK}}
\index{\_DMA\_CHALTC\_CH0ALTC\_MASK@{\_DMA\_CHALTC\_CH0ALTC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTC\_CH0ALTC\_MASK}{\_DMA\_CHALTC\_CH0ALTC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga60adf7c7300beb0d0e02ff40cd5c4be4} 
\#define \+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH0\+ALTC\+\_\+\+MASK~0x1\+UL}

Bit mask for DMA\+\_\+\+CH0\+ALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga74de4494b5cee26a310e232f67cbff3d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTC\_CH0ALTC\_SHIFT@{\_DMA\_CHALTC\_CH0ALTC\_SHIFT}}
\index{\_DMA\_CHALTC\_CH0ALTC\_SHIFT@{\_DMA\_CHALTC\_CH0ALTC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTC\_CH0ALTC\_SHIFT}{\_DMA\_CHALTC\_CH0ALTC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga74de4494b5cee26a310e232f67cbff3d} 
\#define \+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH0\+ALTC\+\_\+\+SHIFT~0}

Shift value for DMA\+\_\+\+CH0\+ALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaebf713d79c10c3c421d22ce1d5d3f4c7}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTC\_CH10ALTC\_DEFAULT@{\_DMA\_CHALTC\_CH10ALTC\_DEFAULT}}
\index{\_DMA\_CHALTC\_CH10ALTC\_DEFAULT@{\_DMA\_CHALTC\_CH10ALTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTC\_CH10ALTC\_DEFAULT}{\_DMA\_CHALTC\_CH10ALTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaebf713d79c10c3c421d22ce1d5d3f4c7} 
\#define \+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH10\+ALTC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga7cecc181a29a3c920867cfe424b7577b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTC\_CH10ALTC\_MASK@{\_DMA\_CHALTC\_CH10ALTC\_MASK}}
\index{\_DMA\_CHALTC\_CH10ALTC\_MASK@{\_DMA\_CHALTC\_CH10ALTC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTC\_CH10ALTC\_MASK}{\_DMA\_CHALTC\_CH10ALTC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga7cecc181a29a3c920867cfe424b7577b} 
\#define \+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH10\+ALTC\+\_\+\+MASK~0x400\+UL}

Bit mask for DMA\+\_\+\+CH10\+ALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga382ba83be7844d76631b30aace3acf56}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTC\_CH10ALTC\_SHIFT@{\_DMA\_CHALTC\_CH10ALTC\_SHIFT}}
\index{\_DMA\_CHALTC\_CH10ALTC\_SHIFT@{\_DMA\_CHALTC\_CH10ALTC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTC\_CH10ALTC\_SHIFT}{\_DMA\_CHALTC\_CH10ALTC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga382ba83be7844d76631b30aace3acf56} 
\#define \+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH10\+ALTC\+\_\+\+SHIFT~10}

Shift value for DMA\+\_\+\+CH10\+ALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5dd59028237074a33c96b27130970d32}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTC\_CH11ALTC\_DEFAULT@{\_DMA\_CHALTC\_CH11ALTC\_DEFAULT}}
\index{\_DMA\_CHALTC\_CH11ALTC\_DEFAULT@{\_DMA\_CHALTC\_CH11ALTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTC\_CH11ALTC\_DEFAULT}{\_DMA\_CHALTC\_CH11ALTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5dd59028237074a33c96b27130970d32} 
\#define \+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH11\+ALTC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5c3cbc2ae86173635b868b25dd405d30}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTC\_CH11ALTC\_MASK@{\_DMA\_CHALTC\_CH11ALTC\_MASK}}
\index{\_DMA\_CHALTC\_CH11ALTC\_MASK@{\_DMA\_CHALTC\_CH11ALTC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTC\_CH11ALTC\_MASK}{\_DMA\_CHALTC\_CH11ALTC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5c3cbc2ae86173635b868b25dd405d30} 
\#define \+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH11\+ALTC\+\_\+\+MASK~0x800\+UL}

Bit mask for DMA\+\_\+\+CH11\+ALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gacfe71262c28d94e7b2dbe9d4eaeb1570}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTC\_CH11ALTC\_SHIFT@{\_DMA\_CHALTC\_CH11ALTC\_SHIFT}}
\index{\_DMA\_CHALTC\_CH11ALTC\_SHIFT@{\_DMA\_CHALTC\_CH11ALTC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTC\_CH11ALTC\_SHIFT}{\_DMA\_CHALTC\_CH11ALTC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gacfe71262c28d94e7b2dbe9d4eaeb1570} 
\#define \+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH11\+ALTC\+\_\+\+SHIFT~11}

Shift value for DMA\+\_\+\+CH11\+ALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf759837436d1cf793175452481799715}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTC\_CH1ALTC\_DEFAULT@{\_DMA\_CHALTC\_CH1ALTC\_DEFAULT}}
\index{\_DMA\_CHALTC\_CH1ALTC\_DEFAULT@{\_DMA\_CHALTC\_CH1ALTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTC\_CH1ALTC\_DEFAULT}{\_DMA\_CHALTC\_CH1ALTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf759837436d1cf793175452481799715} 
\#define \+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH1\+ALTC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9c4958f96c46f64aecc75e34f98a5f00}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTC\_CH1ALTC\_MASK@{\_DMA\_CHALTC\_CH1ALTC\_MASK}}
\index{\_DMA\_CHALTC\_CH1ALTC\_MASK@{\_DMA\_CHALTC\_CH1ALTC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTC\_CH1ALTC\_MASK}{\_DMA\_CHALTC\_CH1ALTC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9c4958f96c46f64aecc75e34f98a5f00} 
\#define \+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH1\+ALTC\+\_\+\+MASK~0x2\+UL}

Bit mask for DMA\+\_\+\+CH1\+ALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga7a663045d7110eaf87337a4d96367181}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTC\_CH1ALTC\_SHIFT@{\_DMA\_CHALTC\_CH1ALTC\_SHIFT}}
\index{\_DMA\_CHALTC\_CH1ALTC\_SHIFT@{\_DMA\_CHALTC\_CH1ALTC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTC\_CH1ALTC\_SHIFT}{\_DMA\_CHALTC\_CH1ALTC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga7a663045d7110eaf87337a4d96367181} 
\#define \+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH1\+ALTC\+\_\+\+SHIFT~1}

Shift value for DMA\+\_\+\+CH1\+ALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8fbbeffa6a1b2c850ee7f462bba2093f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTC\_CH2ALTC\_DEFAULT@{\_DMA\_CHALTC\_CH2ALTC\_DEFAULT}}
\index{\_DMA\_CHALTC\_CH2ALTC\_DEFAULT@{\_DMA\_CHALTC\_CH2ALTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTC\_CH2ALTC\_DEFAULT}{\_DMA\_CHALTC\_CH2ALTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8fbbeffa6a1b2c850ee7f462bba2093f} 
\#define \+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH2\+ALTC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf5cfee97763a6400e6a2a2201c2fb658}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTC\_CH2ALTC\_MASK@{\_DMA\_CHALTC\_CH2ALTC\_MASK}}
\index{\_DMA\_CHALTC\_CH2ALTC\_MASK@{\_DMA\_CHALTC\_CH2ALTC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTC\_CH2ALTC\_MASK}{\_DMA\_CHALTC\_CH2ALTC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf5cfee97763a6400e6a2a2201c2fb658} 
\#define \+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH2\+ALTC\+\_\+\+MASK~0x4\+UL}

Bit mask for DMA\+\_\+\+CH2\+ALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga75e3488182fb1b3c8961de0002084dfc}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTC\_CH2ALTC\_SHIFT@{\_DMA\_CHALTC\_CH2ALTC\_SHIFT}}
\index{\_DMA\_CHALTC\_CH2ALTC\_SHIFT@{\_DMA\_CHALTC\_CH2ALTC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTC\_CH2ALTC\_SHIFT}{\_DMA\_CHALTC\_CH2ALTC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga75e3488182fb1b3c8961de0002084dfc} 
\#define \+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH2\+ALTC\+\_\+\+SHIFT~2}

Shift value for DMA\+\_\+\+CH2\+ALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4db54974f58057d62d944d39ff80e564}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTC\_CH3ALTC\_DEFAULT@{\_DMA\_CHALTC\_CH3ALTC\_DEFAULT}}
\index{\_DMA\_CHALTC\_CH3ALTC\_DEFAULT@{\_DMA\_CHALTC\_CH3ALTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTC\_CH3ALTC\_DEFAULT}{\_DMA\_CHALTC\_CH3ALTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4db54974f58057d62d944d39ff80e564} 
\#define \+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH3\+ALTC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab1b9ed6e6bd1fadbab12598a2ceaab28}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTC\_CH3ALTC\_MASK@{\_DMA\_CHALTC\_CH3ALTC\_MASK}}
\index{\_DMA\_CHALTC\_CH3ALTC\_MASK@{\_DMA\_CHALTC\_CH3ALTC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTC\_CH3ALTC\_MASK}{\_DMA\_CHALTC\_CH3ALTC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab1b9ed6e6bd1fadbab12598a2ceaab28} 
\#define \+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH3\+ALTC\+\_\+\+MASK~0x8\+UL}

Bit mask for DMA\+\_\+\+CH3\+ALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga60134fe3ab56879a61b8ab8311dd3cc6}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTC\_CH3ALTC\_SHIFT@{\_DMA\_CHALTC\_CH3ALTC\_SHIFT}}
\index{\_DMA\_CHALTC\_CH3ALTC\_SHIFT@{\_DMA\_CHALTC\_CH3ALTC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTC\_CH3ALTC\_SHIFT}{\_DMA\_CHALTC\_CH3ALTC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga60134fe3ab56879a61b8ab8311dd3cc6} 
\#define \+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH3\+ALTC\+\_\+\+SHIFT~3}

Shift value for DMA\+\_\+\+CH3\+ALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad580715adb266598509822ba66ee17d5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTC\_CH4ALTC\_DEFAULT@{\_DMA\_CHALTC\_CH4ALTC\_DEFAULT}}
\index{\_DMA\_CHALTC\_CH4ALTC\_DEFAULT@{\_DMA\_CHALTC\_CH4ALTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTC\_CH4ALTC\_DEFAULT}{\_DMA\_CHALTC\_CH4ALTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad580715adb266598509822ba66ee17d5} 
\#define \+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH4\+ALTC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga870d5759441a8fe6a06f8e5c63aa8d55}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTC\_CH4ALTC\_MASK@{\_DMA\_CHALTC\_CH4ALTC\_MASK}}
\index{\_DMA\_CHALTC\_CH4ALTC\_MASK@{\_DMA\_CHALTC\_CH4ALTC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTC\_CH4ALTC\_MASK}{\_DMA\_CHALTC\_CH4ALTC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga870d5759441a8fe6a06f8e5c63aa8d55} 
\#define \+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH4\+ALTC\+\_\+\+MASK~0x10\+UL}

Bit mask for DMA\+\_\+\+CH4\+ALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga6fc2b10b705b42acf05843198082b9e1}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTC\_CH4ALTC\_SHIFT@{\_DMA\_CHALTC\_CH4ALTC\_SHIFT}}
\index{\_DMA\_CHALTC\_CH4ALTC\_SHIFT@{\_DMA\_CHALTC\_CH4ALTC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTC\_CH4ALTC\_SHIFT}{\_DMA\_CHALTC\_CH4ALTC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga6fc2b10b705b42acf05843198082b9e1} 
\#define \+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH4\+ALTC\+\_\+\+SHIFT~4}

Shift value for DMA\+\_\+\+CH4\+ALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4e6fec83ed0b7a19a66d59cb84f8b571}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTC\_CH5ALTC\_DEFAULT@{\_DMA\_CHALTC\_CH5ALTC\_DEFAULT}}
\index{\_DMA\_CHALTC\_CH5ALTC\_DEFAULT@{\_DMA\_CHALTC\_CH5ALTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTC\_CH5ALTC\_DEFAULT}{\_DMA\_CHALTC\_CH5ALTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4e6fec83ed0b7a19a66d59cb84f8b571} 
\#define \+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH5\+ALTC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga3223425d68ced74f11f7389feed6bb58}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTC\_CH5ALTC\_MASK@{\_DMA\_CHALTC\_CH5ALTC\_MASK}}
\index{\_DMA\_CHALTC\_CH5ALTC\_MASK@{\_DMA\_CHALTC\_CH5ALTC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTC\_CH5ALTC\_MASK}{\_DMA\_CHALTC\_CH5ALTC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga3223425d68ced74f11f7389feed6bb58} 
\#define \+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH5\+ALTC\+\_\+\+MASK~0x20\+UL}

Bit mask for DMA\+\_\+\+CH5\+ALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gadc9b65586a310eeb0dcd7737479a7a12}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTC\_CH5ALTC\_SHIFT@{\_DMA\_CHALTC\_CH5ALTC\_SHIFT}}
\index{\_DMA\_CHALTC\_CH5ALTC\_SHIFT@{\_DMA\_CHALTC\_CH5ALTC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTC\_CH5ALTC\_SHIFT}{\_DMA\_CHALTC\_CH5ALTC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gadc9b65586a310eeb0dcd7737479a7a12} 
\#define \+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH5\+ALTC\+\_\+\+SHIFT~5}

Shift value for DMA\+\_\+\+CH5\+ALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga056ac5b8c33bbe5996b8944fabea4c97}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTC\_CH6ALTC\_DEFAULT@{\_DMA\_CHALTC\_CH6ALTC\_DEFAULT}}
\index{\_DMA\_CHALTC\_CH6ALTC\_DEFAULT@{\_DMA\_CHALTC\_CH6ALTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTC\_CH6ALTC\_DEFAULT}{\_DMA\_CHALTC\_CH6ALTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga056ac5b8c33bbe5996b8944fabea4c97} 
\#define \+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH6\+ALTC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf699980e7fbef840fc8cc24726c4ea85}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTC\_CH6ALTC\_MASK@{\_DMA\_CHALTC\_CH6ALTC\_MASK}}
\index{\_DMA\_CHALTC\_CH6ALTC\_MASK@{\_DMA\_CHALTC\_CH6ALTC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTC\_CH6ALTC\_MASK}{\_DMA\_CHALTC\_CH6ALTC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf699980e7fbef840fc8cc24726c4ea85} 
\#define \+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH6\+ALTC\+\_\+\+MASK~0x40\+UL}

Bit mask for DMA\+\_\+\+CH6\+ALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga64f6fb3444c04e92a2f5e45f61ff5ae7}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTC\_CH6ALTC\_SHIFT@{\_DMA\_CHALTC\_CH6ALTC\_SHIFT}}
\index{\_DMA\_CHALTC\_CH6ALTC\_SHIFT@{\_DMA\_CHALTC\_CH6ALTC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTC\_CH6ALTC\_SHIFT}{\_DMA\_CHALTC\_CH6ALTC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga64f6fb3444c04e92a2f5e45f61ff5ae7} 
\#define \+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH6\+ALTC\+\_\+\+SHIFT~6}

Shift value for DMA\+\_\+\+CH6\+ALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaff3f270acb64c2e896a3d367a2f72a52}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTC\_CH7ALTC\_DEFAULT@{\_DMA\_CHALTC\_CH7ALTC\_DEFAULT}}
\index{\_DMA\_CHALTC\_CH7ALTC\_DEFAULT@{\_DMA\_CHALTC\_CH7ALTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTC\_CH7ALTC\_DEFAULT}{\_DMA\_CHALTC\_CH7ALTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaff3f270acb64c2e896a3d367a2f72a52} 
\#define \+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH7\+ALTC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gacb555ad5a7986deff3c2edd7e3dfb541}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTC\_CH7ALTC\_MASK@{\_DMA\_CHALTC\_CH7ALTC\_MASK}}
\index{\_DMA\_CHALTC\_CH7ALTC\_MASK@{\_DMA\_CHALTC\_CH7ALTC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTC\_CH7ALTC\_MASK}{\_DMA\_CHALTC\_CH7ALTC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gacb555ad5a7986deff3c2edd7e3dfb541} 
\#define \+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH7\+ALTC\+\_\+\+MASK~0x80\+UL}

Bit mask for DMA\+\_\+\+CH7\+ALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga803726e64f4865095a44b3908d8a8d13}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTC\_CH7ALTC\_SHIFT@{\_DMA\_CHALTC\_CH7ALTC\_SHIFT}}
\index{\_DMA\_CHALTC\_CH7ALTC\_SHIFT@{\_DMA\_CHALTC\_CH7ALTC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTC\_CH7ALTC\_SHIFT}{\_DMA\_CHALTC\_CH7ALTC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga803726e64f4865095a44b3908d8a8d13} 
\#define \+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH7\+ALTC\+\_\+\+SHIFT~7}

Shift value for DMA\+\_\+\+CH7\+ALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga82438177e1285fd809a008a32a7385e0}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTC\_CH8ALTC\_DEFAULT@{\_DMA\_CHALTC\_CH8ALTC\_DEFAULT}}
\index{\_DMA\_CHALTC\_CH8ALTC\_DEFAULT@{\_DMA\_CHALTC\_CH8ALTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTC\_CH8ALTC\_DEFAULT}{\_DMA\_CHALTC\_CH8ALTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga82438177e1285fd809a008a32a7385e0} 
\#define \+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH8\+ALTC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga67099e0eaeab38ed3a1ba90de2379363}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTC\_CH8ALTC\_MASK@{\_DMA\_CHALTC\_CH8ALTC\_MASK}}
\index{\_DMA\_CHALTC\_CH8ALTC\_MASK@{\_DMA\_CHALTC\_CH8ALTC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTC\_CH8ALTC\_MASK}{\_DMA\_CHALTC\_CH8ALTC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga67099e0eaeab38ed3a1ba90de2379363} 
\#define \+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH8\+ALTC\+\_\+\+MASK~0x100\+UL}

Bit mask for DMA\+\_\+\+CH8\+ALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa4844a7118209fb89e5f3d6c1d8ffafd}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTC\_CH8ALTC\_SHIFT@{\_DMA\_CHALTC\_CH8ALTC\_SHIFT}}
\index{\_DMA\_CHALTC\_CH8ALTC\_SHIFT@{\_DMA\_CHALTC\_CH8ALTC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTC\_CH8ALTC\_SHIFT}{\_DMA\_CHALTC\_CH8ALTC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa4844a7118209fb89e5f3d6c1d8ffafd} 
\#define \+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH8\+ALTC\+\_\+\+SHIFT~8}

Shift value for DMA\+\_\+\+CH8\+ALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8ccf5045f0781c23be219cc91821d0bf}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTC\_CH9ALTC\_DEFAULT@{\_DMA\_CHALTC\_CH9ALTC\_DEFAULT}}
\index{\_DMA\_CHALTC\_CH9ALTC\_DEFAULT@{\_DMA\_CHALTC\_CH9ALTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTC\_CH9ALTC\_DEFAULT}{\_DMA\_CHALTC\_CH9ALTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8ccf5045f0781c23be219cc91821d0bf} 
\#define \+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH9\+ALTC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga6f94226f19536cb92090517231bd1ae0}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTC\_CH9ALTC\_MASK@{\_DMA\_CHALTC\_CH9ALTC\_MASK}}
\index{\_DMA\_CHALTC\_CH9ALTC\_MASK@{\_DMA\_CHALTC\_CH9ALTC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTC\_CH9ALTC\_MASK}{\_DMA\_CHALTC\_CH9ALTC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga6f94226f19536cb92090517231bd1ae0} 
\#define \+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH9\+ALTC\+\_\+\+MASK~0x200\+UL}

Bit mask for DMA\+\_\+\+CH9\+ALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8a4ceb5697635559b2c11c5b94cc52e3}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTC\_CH9ALTC\_SHIFT@{\_DMA\_CHALTC\_CH9ALTC\_SHIFT}}
\index{\_DMA\_CHALTC\_CH9ALTC\_SHIFT@{\_DMA\_CHALTC\_CH9ALTC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTC\_CH9ALTC\_SHIFT}{\_DMA\_CHALTC\_CH9ALTC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8a4ceb5697635559b2c11c5b94cc52e3} 
\#define \+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH9\+ALTC\+\_\+\+SHIFT~9}

Shift value for DMA\+\_\+\+CH9\+ALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8cc36f2eabc3184da58fc37032217f38}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTC\_MASK@{\_DMA\_CHALTC\_MASK}}
\index{\_DMA\_CHALTC\_MASK@{\_DMA\_CHALTC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTC\_MASK}{\_DMA\_CHALTC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8cc36f2eabc3184da58fc37032217f38} 
\#define \+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+MASK~0x00000\+FFFUL}

Mask for DMA\+\_\+\+CHALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga0eec0d07ba3840c14c15ea38d6aa085b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTC\_RESETVALUE@{\_DMA\_CHALTC\_RESETVALUE}}
\index{\_DMA\_CHALTC\_RESETVALUE@{\_DMA\_CHALTC\_RESETVALUE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTC\_RESETVALUE}{\_DMA\_CHALTC\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga0eec0d07ba3840c14c15ea38d6aa085b} 
\#define \+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for DMA\+\_\+\+CHALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga1d751c15deaf5e136fa7566b53bb7b85}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTS\_CH0ALTS\_DEFAULT@{\_DMA\_CHALTS\_CH0ALTS\_DEFAULT}}
\index{\_DMA\_CHALTS\_CH0ALTS\_DEFAULT@{\_DMA\_CHALTS\_CH0ALTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTS\_CH0ALTS\_DEFAULT}{\_DMA\_CHALTS\_CH0ALTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga1d751c15deaf5e136fa7566b53bb7b85} 
\#define \+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH0\+ALTS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9bc3fb8a648065a1ac88355ef85e44ab}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTS\_CH0ALTS\_MASK@{\_DMA\_CHALTS\_CH0ALTS\_MASK}}
\index{\_DMA\_CHALTS\_CH0ALTS\_MASK@{\_DMA\_CHALTS\_CH0ALTS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTS\_CH0ALTS\_MASK}{\_DMA\_CHALTS\_CH0ALTS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9bc3fb8a648065a1ac88355ef85e44ab} 
\#define \+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH0\+ALTS\+\_\+\+MASK~0x1\+UL}

Bit mask for DMA\+\_\+\+CH0\+ALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad51b3fceeffcc0e9231309783e03554a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTS\_CH0ALTS\_SHIFT@{\_DMA\_CHALTS\_CH0ALTS\_SHIFT}}
\index{\_DMA\_CHALTS\_CH0ALTS\_SHIFT@{\_DMA\_CHALTS\_CH0ALTS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTS\_CH0ALTS\_SHIFT}{\_DMA\_CHALTS\_CH0ALTS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad51b3fceeffcc0e9231309783e03554a} 
\#define \+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH0\+ALTS\+\_\+\+SHIFT~0}

Shift value for DMA\+\_\+\+CH0\+ALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf7796cc1354b2183ef01ad636ae31927}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTS\_CH10ALTS\_DEFAULT@{\_DMA\_CHALTS\_CH10ALTS\_DEFAULT}}
\index{\_DMA\_CHALTS\_CH10ALTS\_DEFAULT@{\_DMA\_CHALTS\_CH10ALTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTS\_CH10ALTS\_DEFAULT}{\_DMA\_CHALTS\_CH10ALTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf7796cc1354b2183ef01ad636ae31927} 
\#define \+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH10\+ALTS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gafa5c69460f6033d299981ae14215298d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTS\_CH10ALTS\_MASK@{\_DMA\_CHALTS\_CH10ALTS\_MASK}}
\index{\_DMA\_CHALTS\_CH10ALTS\_MASK@{\_DMA\_CHALTS\_CH10ALTS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTS\_CH10ALTS\_MASK}{\_DMA\_CHALTS\_CH10ALTS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gafa5c69460f6033d299981ae14215298d} 
\#define \+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH10\+ALTS\+\_\+\+MASK~0x400\+UL}

Bit mask for DMA\+\_\+\+CH10\+ALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga87780cc9170052bce03fcbedcc1acf19}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTS\_CH10ALTS\_SHIFT@{\_DMA\_CHALTS\_CH10ALTS\_SHIFT}}
\index{\_DMA\_CHALTS\_CH10ALTS\_SHIFT@{\_DMA\_CHALTS\_CH10ALTS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTS\_CH10ALTS\_SHIFT}{\_DMA\_CHALTS\_CH10ALTS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga87780cc9170052bce03fcbedcc1acf19} 
\#define \+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH10\+ALTS\+\_\+\+SHIFT~10}

Shift value for DMA\+\_\+\+CH10\+ALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa2ecf39cb763b1589cbf46b1cb76de97}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTS\_CH11ALTS\_DEFAULT@{\_DMA\_CHALTS\_CH11ALTS\_DEFAULT}}
\index{\_DMA\_CHALTS\_CH11ALTS\_DEFAULT@{\_DMA\_CHALTS\_CH11ALTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTS\_CH11ALTS\_DEFAULT}{\_DMA\_CHALTS\_CH11ALTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa2ecf39cb763b1589cbf46b1cb76de97} 
\#define \+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH11\+ALTS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga29372f7e48f003830f1b6f26bc13a092}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTS\_CH11ALTS\_MASK@{\_DMA\_CHALTS\_CH11ALTS\_MASK}}
\index{\_DMA\_CHALTS\_CH11ALTS\_MASK@{\_DMA\_CHALTS\_CH11ALTS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTS\_CH11ALTS\_MASK}{\_DMA\_CHALTS\_CH11ALTS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga29372f7e48f003830f1b6f26bc13a092} 
\#define \+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH11\+ALTS\+\_\+\+MASK~0x800\+UL}

Bit mask for DMA\+\_\+\+CH11\+ALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9b578c7753fa001c037e3da53e909997}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTS\_CH11ALTS\_SHIFT@{\_DMA\_CHALTS\_CH11ALTS\_SHIFT}}
\index{\_DMA\_CHALTS\_CH11ALTS\_SHIFT@{\_DMA\_CHALTS\_CH11ALTS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTS\_CH11ALTS\_SHIFT}{\_DMA\_CHALTS\_CH11ALTS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9b578c7753fa001c037e3da53e909997} 
\#define \+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH11\+ALTS\+\_\+\+SHIFT~11}

Shift value for DMA\+\_\+\+CH11\+ALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gae9df90a3330bfbe42989aeb0b0a51aa7}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTS\_CH1ALTS\_DEFAULT@{\_DMA\_CHALTS\_CH1ALTS\_DEFAULT}}
\index{\_DMA\_CHALTS\_CH1ALTS\_DEFAULT@{\_DMA\_CHALTS\_CH1ALTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTS\_CH1ALTS\_DEFAULT}{\_DMA\_CHALTS\_CH1ALTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gae9df90a3330bfbe42989aeb0b0a51aa7} 
\#define \+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH1\+ALTS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gace50c041a428cae2ea015975e83bc88c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTS\_CH1ALTS\_MASK@{\_DMA\_CHALTS\_CH1ALTS\_MASK}}
\index{\_DMA\_CHALTS\_CH1ALTS\_MASK@{\_DMA\_CHALTS\_CH1ALTS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTS\_CH1ALTS\_MASK}{\_DMA\_CHALTS\_CH1ALTS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gace50c041a428cae2ea015975e83bc88c} 
\#define \+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH1\+ALTS\+\_\+\+MASK~0x2\+UL}

Bit mask for DMA\+\_\+\+CH1\+ALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf4899bc261cdbce884efb93f469043ca}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTS\_CH1ALTS\_SHIFT@{\_DMA\_CHALTS\_CH1ALTS\_SHIFT}}
\index{\_DMA\_CHALTS\_CH1ALTS\_SHIFT@{\_DMA\_CHALTS\_CH1ALTS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTS\_CH1ALTS\_SHIFT}{\_DMA\_CHALTS\_CH1ALTS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf4899bc261cdbce884efb93f469043ca} 
\#define \+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH1\+ALTS\+\_\+\+SHIFT~1}

Shift value for DMA\+\_\+\+CH1\+ALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga1a779c0d25a8c02f43ecb54aed976488}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTS\_CH2ALTS\_DEFAULT@{\_DMA\_CHALTS\_CH2ALTS\_DEFAULT}}
\index{\_DMA\_CHALTS\_CH2ALTS\_DEFAULT@{\_DMA\_CHALTS\_CH2ALTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTS\_CH2ALTS\_DEFAULT}{\_DMA\_CHALTS\_CH2ALTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga1a779c0d25a8c02f43ecb54aed976488} 
\#define \+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH2\+ALTS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gabd21971d2efbd628393c7b103e60e44e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTS\_CH2ALTS\_MASK@{\_DMA\_CHALTS\_CH2ALTS\_MASK}}
\index{\_DMA\_CHALTS\_CH2ALTS\_MASK@{\_DMA\_CHALTS\_CH2ALTS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTS\_CH2ALTS\_MASK}{\_DMA\_CHALTS\_CH2ALTS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gabd21971d2efbd628393c7b103e60e44e} 
\#define \+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH2\+ALTS\+\_\+\+MASK~0x4\+UL}

Bit mask for DMA\+\_\+\+CH2\+ALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga0790f60d53f14a8dc68b08cada62c0d3}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTS\_CH2ALTS\_SHIFT@{\_DMA\_CHALTS\_CH2ALTS\_SHIFT}}
\index{\_DMA\_CHALTS\_CH2ALTS\_SHIFT@{\_DMA\_CHALTS\_CH2ALTS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTS\_CH2ALTS\_SHIFT}{\_DMA\_CHALTS\_CH2ALTS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga0790f60d53f14a8dc68b08cada62c0d3} 
\#define \+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH2\+ALTS\+\_\+\+SHIFT~2}

Shift value for DMA\+\_\+\+CH2\+ALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5d8b2b1a9b3d4f1319a06eef43db6b90}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTS\_CH3ALTS\_DEFAULT@{\_DMA\_CHALTS\_CH3ALTS\_DEFAULT}}
\index{\_DMA\_CHALTS\_CH3ALTS\_DEFAULT@{\_DMA\_CHALTS\_CH3ALTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTS\_CH3ALTS\_DEFAULT}{\_DMA\_CHALTS\_CH3ALTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5d8b2b1a9b3d4f1319a06eef43db6b90} 
\#define \+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH3\+ALTS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa044a2da0ded76c66829de8cc4a8f111}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTS\_CH3ALTS\_MASK@{\_DMA\_CHALTS\_CH3ALTS\_MASK}}
\index{\_DMA\_CHALTS\_CH3ALTS\_MASK@{\_DMA\_CHALTS\_CH3ALTS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTS\_CH3ALTS\_MASK}{\_DMA\_CHALTS\_CH3ALTS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa044a2da0ded76c66829de8cc4a8f111} 
\#define \+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH3\+ALTS\+\_\+\+MASK~0x8\+UL}

Bit mask for DMA\+\_\+\+CH3\+ALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga1155cfe68203851c1bebb3d4d4f03086}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTS\_CH3ALTS\_SHIFT@{\_DMA\_CHALTS\_CH3ALTS\_SHIFT}}
\index{\_DMA\_CHALTS\_CH3ALTS\_SHIFT@{\_DMA\_CHALTS\_CH3ALTS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTS\_CH3ALTS\_SHIFT}{\_DMA\_CHALTS\_CH3ALTS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga1155cfe68203851c1bebb3d4d4f03086} 
\#define \+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH3\+ALTS\+\_\+\+SHIFT~3}

Shift value for DMA\+\_\+\+CH3\+ALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa2d9749531ef2a53d366bdb830147b04}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTS\_CH4ALTS\_DEFAULT@{\_DMA\_CHALTS\_CH4ALTS\_DEFAULT}}
\index{\_DMA\_CHALTS\_CH4ALTS\_DEFAULT@{\_DMA\_CHALTS\_CH4ALTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTS\_CH4ALTS\_DEFAULT}{\_DMA\_CHALTS\_CH4ALTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa2d9749531ef2a53d366bdb830147b04} 
\#define \+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH4\+ALTS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4d2f0cd787b6a346eabb36d1d409f039}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTS\_CH4ALTS\_MASK@{\_DMA\_CHALTS\_CH4ALTS\_MASK}}
\index{\_DMA\_CHALTS\_CH4ALTS\_MASK@{\_DMA\_CHALTS\_CH4ALTS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTS\_CH4ALTS\_MASK}{\_DMA\_CHALTS\_CH4ALTS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4d2f0cd787b6a346eabb36d1d409f039} 
\#define \+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH4\+ALTS\+\_\+\+MASK~0x10\+UL}

Bit mask for DMA\+\_\+\+CH4\+ALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gabf87adc0c8f14b0234910df5541c8890}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTS\_CH4ALTS\_SHIFT@{\_DMA\_CHALTS\_CH4ALTS\_SHIFT}}
\index{\_DMA\_CHALTS\_CH4ALTS\_SHIFT@{\_DMA\_CHALTS\_CH4ALTS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTS\_CH4ALTS\_SHIFT}{\_DMA\_CHALTS\_CH4ALTS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gabf87adc0c8f14b0234910df5541c8890} 
\#define \+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH4\+ALTS\+\_\+\+SHIFT~4}

Shift value for DMA\+\_\+\+CH4\+ALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga15027780bd30bc27e88b390e665e9e10}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTS\_CH5ALTS\_DEFAULT@{\_DMA\_CHALTS\_CH5ALTS\_DEFAULT}}
\index{\_DMA\_CHALTS\_CH5ALTS\_DEFAULT@{\_DMA\_CHALTS\_CH5ALTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTS\_CH5ALTS\_DEFAULT}{\_DMA\_CHALTS\_CH5ALTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga15027780bd30bc27e88b390e665e9e10} 
\#define \+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH5\+ALTS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga542e3984b5a30b7ce8eb6ac8d5d2d3d8}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTS\_CH5ALTS\_MASK@{\_DMA\_CHALTS\_CH5ALTS\_MASK}}
\index{\_DMA\_CHALTS\_CH5ALTS\_MASK@{\_DMA\_CHALTS\_CH5ALTS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTS\_CH5ALTS\_MASK}{\_DMA\_CHALTS\_CH5ALTS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga542e3984b5a30b7ce8eb6ac8d5d2d3d8} 
\#define \+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH5\+ALTS\+\_\+\+MASK~0x20\+UL}

Bit mask for DMA\+\_\+\+CH5\+ALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga121284eb531163dd58ce38e9362e6516}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTS\_CH5ALTS\_SHIFT@{\_DMA\_CHALTS\_CH5ALTS\_SHIFT}}
\index{\_DMA\_CHALTS\_CH5ALTS\_SHIFT@{\_DMA\_CHALTS\_CH5ALTS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTS\_CH5ALTS\_SHIFT}{\_DMA\_CHALTS\_CH5ALTS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga121284eb531163dd58ce38e9362e6516} 
\#define \+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH5\+ALTS\+\_\+\+SHIFT~5}

Shift value for DMA\+\_\+\+CH5\+ALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4483dd9ad698bdda9bfca54254431e94}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTS\_CH6ALTS\_DEFAULT@{\_DMA\_CHALTS\_CH6ALTS\_DEFAULT}}
\index{\_DMA\_CHALTS\_CH6ALTS\_DEFAULT@{\_DMA\_CHALTS\_CH6ALTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTS\_CH6ALTS\_DEFAULT}{\_DMA\_CHALTS\_CH6ALTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4483dd9ad698bdda9bfca54254431e94} 
\#define \+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH6\+ALTS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac29e1cabedc9810174b78207bca360a6}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTS\_CH6ALTS\_MASK@{\_DMA\_CHALTS\_CH6ALTS\_MASK}}
\index{\_DMA\_CHALTS\_CH6ALTS\_MASK@{\_DMA\_CHALTS\_CH6ALTS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTS\_CH6ALTS\_MASK}{\_DMA\_CHALTS\_CH6ALTS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac29e1cabedc9810174b78207bca360a6} 
\#define \+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH6\+ALTS\+\_\+\+MASK~0x40\+UL}

Bit mask for DMA\+\_\+\+CH6\+ALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga6cfa8b06043bc6e968c6b122216776ab}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTS\_CH6ALTS\_SHIFT@{\_DMA\_CHALTS\_CH6ALTS\_SHIFT}}
\index{\_DMA\_CHALTS\_CH6ALTS\_SHIFT@{\_DMA\_CHALTS\_CH6ALTS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTS\_CH6ALTS\_SHIFT}{\_DMA\_CHALTS\_CH6ALTS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga6cfa8b06043bc6e968c6b122216776ab} 
\#define \+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH6\+ALTS\+\_\+\+SHIFT~6}

Shift value for DMA\+\_\+\+CH6\+ALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga57528b2d0c4b50168f19ecae71e6e879}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTS\_CH7ALTS\_DEFAULT@{\_DMA\_CHALTS\_CH7ALTS\_DEFAULT}}
\index{\_DMA\_CHALTS\_CH7ALTS\_DEFAULT@{\_DMA\_CHALTS\_CH7ALTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTS\_CH7ALTS\_DEFAULT}{\_DMA\_CHALTS\_CH7ALTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga57528b2d0c4b50168f19ecae71e6e879} 
\#define \+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH7\+ALTS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga78f5df17c6fac8cd74925a12aae96938}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTS\_CH7ALTS\_MASK@{\_DMA\_CHALTS\_CH7ALTS\_MASK}}
\index{\_DMA\_CHALTS\_CH7ALTS\_MASK@{\_DMA\_CHALTS\_CH7ALTS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTS\_CH7ALTS\_MASK}{\_DMA\_CHALTS\_CH7ALTS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga78f5df17c6fac8cd74925a12aae96938} 
\#define \+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH7\+ALTS\+\_\+\+MASK~0x80\+UL}

Bit mask for DMA\+\_\+\+CH7\+ALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga708c0a7245362c46e099dc083d058950}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTS\_CH7ALTS\_SHIFT@{\_DMA\_CHALTS\_CH7ALTS\_SHIFT}}
\index{\_DMA\_CHALTS\_CH7ALTS\_SHIFT@{\_DMA\_CHALTS\_CH7ALTS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTS\_CH7ALTS\_SHIFT}{\_DMA\_CHALTS\_CH7ALTS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga708c0a7245362c46e099dc083d058950} 
\#define \+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH7\+ALTS\+\_\+\+SHIFT~7}

Shift value for DMA\+\_\+\+CH7\+ALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga580c773e2e85e1f6f99b2bdb6e573262}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTS\_CH8ALTS\_DEFAULT@{\_DMA\_CHALTS\_CH8ALTS\_DEFAULT}}
\index{\_DMA\_CHALTS\_CH8ALTS\_DEFAULT@{\_DMA\_CHALTS\_CH8ALTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTS\_CH8ALTS\_DEFAULT}{\_DMA\_CHALTS\_CH8ALTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga580c773e2e85e1f6f99b2bdb6e573262} 
\#define \+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH8\+ALTS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaef41c668a65a955b39d1f3d42567bb1e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTS\_CH8ALTS\_MASK@{\_DMA\_CHALTS\_CH8ALTS\_MASK}}
\index{\_DMA\_CHALTS\_CH8ALTS\_MASK@{\_DMA\_CHALTS\_CH8ALTS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTS\_CH8ALTS\_MASK}{\_DMA\_CHALTS\_CH8ALTS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaef41c668a65a955b39d1f3d42567bb1e} 
\#define \+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH8\+ALTS\+\_\+\+MASK~0x100\+UL}

Bit mask for DMA\+\_\+\+CH8\+ALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga0541f3f921a05def06dc790a4a66fcda}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTS\_CH8ALTS\_SHIFT@{\_DMA\_CHALTS\_CH8ALTS\_SHIFT}}
\index{\_DMA\_CHALTS\_CH8ALTS\_SHIFT@{\_DMA\_CHALTS\_CH8ALTS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTS\_CH8ALTS\_SHIFT}{\_DMA\_CHALTS\_CH8ALTS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga0541f3f921a05def06dc790a4a66fcda} 
\#define \+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH8\+ALTS\+\_\+\+SHIFT~8}

Shift value for DMA\+\_\+\+CH8\+ALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8b8b37cb213d996c36d08b9c58dec685}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTS\_CH9ALTS\_DEFAULT@{\_DMA\_CHALTS\_CH9ALTS\_DEFAULT}}
\index{\_DMA\_CHALTS\_CH9ALTS\_DEFAULT@{\_DMA\_CHALTS\_CH9ALTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTS\_CH9ALTS\_DEFAULT}{\_DMA\_CHALTS\_CH9ALTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8b8b37cb213d996c36d08b9c58dec685} 
\#define \+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH9\+ALTS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf8a99dc67b02d30bc235a55b87934026}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTS\_CH9ALTS\_MASK@{\_DMA\_CHALTS\_CH9ALTS\_MASK}}
\index{\_DMA\_CHALTS\_CH9ALTS\_MASK@{\_DMA\_CHALTS\_CH9ALTS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTS\_CH9ALTS\_MASK}{\_DMA\_CHALTS\_CH9ALTS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf8a99dc67b02d30bc235a55b87934026} 
\#define \+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH9\+ALTS\+\_\+\+MASK~0x200\+UL}

Bit mask for DMA\+\_\+\+CH9\+ALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac3c0d8ef706e492b27008abff4aedc4f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTS\_CH9ALTS\_SHIFT@{\_DMA\_CHALTS\_CH9ALTS\_SHIFT}}
\index{\_DMA\_CHALTS\_CH9ALTS\_SHIFT@{\_DMA\_CHALTS\_CH9ALTS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTS\_CH9ALTS\_SHIFT}{\_DMA\_CHALTS\_CH9ALTS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac3c0d8ef706e492b27008abff4aedc4f} 
\#define \+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH9\+ALTS\+\_\+\+SHIFT~9}

Shift value for DMA\+\_\+\+CH9\+ALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga81b14de47152c5c6c322be59ebc86165}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTS\_MASK@{\_DMA\_CHALTS\_MASK}}
\index{\_DMA\_CHALTS\_MASK@{\_DMA\_CHALTS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTS\_MASK}{\_DMA\_CHALTS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga81b14de47152c5c6c322be59ebc86165} 
\#define \+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+MASK~0x00000\+FFFUL}

Mask for DMA\+\_\+\+CHALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gadd2d2f322ee761ff5024ff8a2fb5e8f5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHALTS\_RESETVALUE@{\_DMA\_CHALTS\_RESETVALUE}}
\index{\_DMA\_CHALTS\_RESETVALUE@{\_DMA\_CHALTS\_RESETVALUE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHALTS\_RESETVALUE}{\_DMA\_CHALTS\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gadd2d2f322ee761ff5024ff8a2fb5e8f5} 
\#define \+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for DMA\+\_\+\+CHALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab588706dc25fa04b5945b43ef514d4bf}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENC\_CH0ENC\_DEFAULT@{\_DMA\_CHENC\_CH0ENC\_DEFAULT}}
\index{\_DMA\_CHENC\_CH0ENC\_DEFAULT@{\_DMA\_CHENC\_CH0ENC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENC\_CH0ENC\_DEFAULT}{\_DMA\_CHENC\_CH0ENC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab588706dc25fa04b5945b43ef514d4bf} 
\#define \+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH0\+ENC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab1238fee8a8084ebe3e39543ecf05ef5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENC\_CH0ENC\_MASK@{\_DMA\_CHENC\_CH0ENC\_MASK}}
\index{\_DMA\_CHENC\_CH0ENC\_MASK@{\_DMA\_CHENC\_CH0ENC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENC\_CH0ENC\_MASK}{\_DMA\_CHENC\_CH0ENC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab1238fee8a8084ebe3e39543ecf05ef5} 
\#define \+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH0\+ENC\+\_\+\+MASK~0x1\+UL}

Bit mask for DMA\+\_\+\+CH0\+ENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga25df885eed3ced50e60fac7552abb351}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENC\_CH0ENC\_SHIFT@{\_DMA\_CHENC\_CH0ENC\_SHIFT}}
\index{\_DMA\_CHENC\_CH0ENC\_SHIFT@{\_DMA\_CHENC\_CH0ENC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENC\_CH0ENC\_SHIFT}{\_DMA\_CHENC\_CH0ENC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga25df885eed3ced50e60fac7552abb351} 
\#define \+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH0\+ENC\+\_\+\+SHIFT~0}

Shift value for DMA\+\_\+\+CH0\+ENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga085988f8a45e7c1b6d84a22e7d44fff1}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENC\_CH10ENC\_DEFAULT@{\_DMA\_CHENC\_CH10ENC\_DEFAULT}}
\index{\_DMA\_CHENC\_CH10ENC\_DEFAULT@{\_DMA\_CHENC\_CH10ENC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENC\_CH10ENC\_DEFAULT}{\_DMA\_CHENC\_CH10ENC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga085988f8a45e7c1b6d84a22e7d44fff1} 
\#define \+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH10\+ENC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga52a4bdf60491692fac0dc38e002eff34}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENC\_CH10ENC\_MASK@{\_DMA\_CHENC\_CH10ENC\_MASK}}
\index{\_DMA\_CHENC\_CH10ENC\_MASK@{\_DMA\_CHENC\_CH10ENC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENC\_CH10ENC\_MASK}{\_DMA\_CHENC\_CH10ENC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga52a4bdf60491692fac0dc38e002eff34} 
\#define \+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH10\+ENC\+\_\+\+MASK~0x400\+UL}

Bit mask for DMA\+\_\+\+CH10\+ENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad6955f87cc0f295e9e996e4dc12c3856}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENC\_CH10ENC\_SHIFT@{\_DMA\_CHENC\_CH10ENC\_SHIFT}}
\index{\_DMA\_CHENC\_CH10ENC\_SHIFT@{\_DMA\_CHENC\_CH10ENC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENC\_CH10ENC\_SHIFT}{\_DMA\_CHENC\_CH10ENC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad6955f87cc0f295e9e996e4dc12c3856} 
\#define \+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH10\+ENC\+\_\+\+SHIFT~10}

Shift value for DMA\+\_\+\+CH10\+ENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9ebaacdf9bcf68514e2af72c76cbce71}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENC\_CH11ENC\_DEFAULT@{\_DMA\_CHENC\_CH11ENC\_DEFAULT}}
\index{\_DMA\_CHENC\_CH11ENC\_DEFAULT@{\_DMA\_CHENC\_CH11ENC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENC\_CH11ENC\_DEFAULT}{\_DMA\_CHENC\_CH11ENC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9ebaacdf9bcf68514e2af72c76cbce71} 
\#define \+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH11\+ENC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga07ac3d3d9736b357735928c77bf3ca99}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENC\_CH11ENC\_MASK@{\_DMA\_CHENC\_CH11ENC\_MASK}}
\index{\_DMA\_CHENC\_CH11ENC\_MASK@{\_DMA\_CHENC\_CH11ENC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENC\_CH11ENC\_MASK}{\_DMA\_CHENC\_CH11ENC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga07ac3d3d9736b357735928c77bf3ca99} 
\#define \+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH11\+ENC\+\_\+\+MASK~0x800\+UL}

Bit mask for DMA\+\_\+\+CH11\+ENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2bcf1bbc6a65c800b476b70b1c4cfb52}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENC\_CH11ENC\_SHIFT@{\_DMA\_CHENC\_CH11ENC\_SHIFT}}
\index{\_DMA\_CHENC\_CH11ENC\_SHIFT@{\_DMA\_CHENC\_CH11ENC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENC\_CH11ENC\_SHIFT}{\_DMA\_CHENC\_CH11ENC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2bcf1bbc6a65c800b476b70b1c4cfb52} 
\#define \+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH11\+ENC\+\_\+\+SHIFT~11}

Shift value for DMA\+\_\+\+CH11\+ENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab115bba94ad1583a5bae09e6c89e4105}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENC\_CH1ENC\_DEFAULT@{\_DMA\_CHENC\_CH1ENC\_DEFAULT}}
\index{\_DMA\_CHENC\_CH1ENC\_DEFAULT@{\_DMA\_CHENC\_CH1ENC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENC\_CH1ENC\_DEFAULT}{\_DMA\_CHENC\_CH1ENC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab115bba94ad1583a5bae09e6c89e4105} 
\#define \+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH1\+ENC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga73a664be5f4736458a91c02bf44e2e21}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENC\_CH1ENC\_MASK@{\_DMA\_CHENC\_CH1ENC\_MASK}}
\index{\_DMA\_CHENC\_CH1ENC\_MASK@{\_DMA\_CHENC\_CH1ENC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENC\_CH1ENC\_MASK}{\_DMA\_CHENC\_CH1ENC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga73a664be5f4736458a91c02bf44e2e21} 
\#define \+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH1\+ENC\+\_\+\+MASK~0x2\+UL}

Bit mask for DMA\+\_\+\+CH1\+ENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab606f7252bcbdb2e8ba7914a26bcb88e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENC\_CH1ENC\_SHIFT@{\_DMA\_CHENC\_CH1ENC\_SHIFT}}
\index{\_DMA\_CHENC\_CH1ENC\_SHIFT@{\_DMA\_CHENC\_CH1ENC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENC\_CH1ENC\_SHIFT}{\_DMA\_CHENC\_CH1ENC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab606f7252bcbdb2e8ba7914a26bcb88e} 
\#define \+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH1\+ENC\+\_\+\+SHIFT~1}

Shift value for DMA\+\_\+\+CH1\+ENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga836a32303a9068cd5568b9e09120130e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENC\_CH2ENC\_DEFAULT@{\_DMA\_CHENC\_CH2ENC\_DEFAULT}}
\index{\_DMA\_CHENC\_CH2ENC\_DEFAULT@{\_DMA\_CHENC\_CH2ENC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENC\_CH2ENC\_DEFAULT}{\_DMA\_CHENC\_CH2ENC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga836a32303a9068cd5568b9e09120130e} 
\#define \+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH2\+ENC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9a0f7a78109d735f115c2042b5cb18bb}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENC\_CH2ENC\_MASK@{\_DMA\_CHENC\_CH2ENC\_MASK}}
\index{\_DMA\_CHENC\_CH2ENC\_MASK@{\_DMA\_CHENC\_CH2ENC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENC\_CH2ENC\_MASK}{\_DMA\_CHENC\_CH2ENC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9a0f7a78109d735f115c2042b5cb18bb} 
\#define \+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH2\+ENC\+\_\+\+MASK~0x4\+UL}

Bit mask for DMA\+\_\+\+CH2\+ENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gae37f39bf65a4c524a2a09956485aec14}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENC\_CH2ENC\_SHIFT@{\_DMA\_CHENC\_CH2ENC\_SHIFT}}
\index{\_DMA\_CHENC\_CH2ENC\_SHIFT@{\_DMA\_CHENC\_CH2ENC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENC\_CH2ENC\_SHIFT}{\_DMA\_CHENC\_CH2ENC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gae37f39bf65a4c524a2a09956485aec14} 
\#define \+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH2\+ENC\+\_\+\+SHIFT~2}

Shift value for DMA\+\_\+\+CH2\+ENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga736c2fe973ea209babd6288e6bf88a60}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENC\_CH3ENC\_DEFAULT@{\_DMA\_CHENC\_CH3ENC\_DEFAULT}}
\index{\_DMA\_CHENC\_CH3ENC\_DEFAULT@{\_DMA\_CHENC\_CH3ENC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENC\_CH3ENC\_DEFAULT}{\_DMA\_CHENC\_CH3ENC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga736c2fe973ea209babd6288e6bf88a60} 
\#define \+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH3\+ENC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gadf670e44e71e6ef9e84f9076e292e36b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENC\_CH3ENC\_MASK@{\_DMA\_CHENC\_CH3ENC\_MASK}}
\index{\_DMA\_CHENC\_CH3ENC\_MASK@{\_DMA\_CHENC\_CH3ENC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENC\_CH3ENC\_MASK}{\_DMA\_CHENC\_CH3ENC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gadf670e44e71e6ef9e84f9076e292e36b} 
\#define \+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH3\+ENC\+\_\+\+MASK~0x8\+UL}

Bit mask for DMA\+\_\+\+CH3\+ENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa0830337a5ada3c946ff9f56e1e87086}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENC\_CH3ENC\_SHIFT@{\_DMA\_CHENC\_CH3ENC\_SHIFT}}
\index{\_DMA\_CHENC\_CH3ENC\_SHIFT@{\_DMA\_CHENC\_CH3ENC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENC\_CH3ENC\_SHIFT}{\_DMA\_CHENC\_CH3ENC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa0830337a5ada3c946ff9f56e1e87086} 
\#define \+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH3\+ENC\+\_\+\+SHIFT~3}

Shift value for DMA\+\_\+\+CH3\+ENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8f330169e746d4779caf43970493d001}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENC\_CH4ENC\_DEFAULT@{\_DMA\_CHENC\_CH4ENC\_DEFAULT}}
\index{\_DMA\_CHENC\_CH4ENC\_DEFAULT@{\_DMA\_CHENC\_CH4ENC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENC\_CH4ENC\_DEFAULT}{\_DMA\_CHENC\_CH4ENC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8f330169e746d4779caf43970493d001} 
\#define \+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH4\+ENC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga1ae82793be0258c25d2b941291b28de1}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENC\_CH4ENC\_MASK@{\_DMA\_CHENC\_CH4ENC\_MASK}}
\index{\_DMA\_CHENC\_CH4ENC\_MASK@{\_DMA\_CHENC\_CH4ENC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENC\_CH4ENC\_MASK}{\_DMA\_CHENC\_CH4ENC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga1ae82793be0258c25d2b941291b28de1} 
\#define \+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH4\+ENC\+\_\+\+MASK~0x10\+UL}

Bit mask for DMA\+\_\+\+CH4\+ENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga545e8bf9c90be22cf7adacc61f8a9159}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENC\_CH4ENC\_SHIFT@{\_DMA\_CHENC\_CH4ENC\_SHIFT}}
\index{\_DMA\_CHENC\_CH4ENC\_SHIFT@{\_DMA\_CHENC\_CH4ENC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENC\_CH4ENC\_SHIFT}{\_DMA\_CHENC\_CH4ENC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga545e8bf9c90be22cf7adacc61f8a9159} 
\#define \+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH4\+ENC\+\_\+\+SHIFT~4}

Shift value for DMA\+\_\+\+CH4\+ENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf4c13147148fe8747dd9ff1984ab227a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENC\_CH5ENC\_DEFAULT@{\_DMA\_CHENC\_CH5ENC\_DEFAULT}}
\index{\_DMA\_CHENC\_CH5ENC\_DEFAULT@{\_DMA\_CHENC\_CH5ENC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENC\_CH5ENC\_DEFAULT}{\_DMA\_CHENC\_CH5ENC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf4c13147148fe8747dd9ff1984ab227a} 
\#define \+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH5\+ENC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga949d0c96c97f14e87bfca1a41bca2783}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENC\_CH5ENC\_MASK@{\_DMA\_CHENC\_CH5ENC\_MASK}}
\index{\_DMA\_CHENC\_CH5ENC\_MASK@{\_DMA\_CHENC\_CH5ENC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENC\_CH5ENC\_MASK}{\_DMA\_CHENC\_CH5ENC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga949d0c96c97f14e87bfca1a41bca2783} 
\#define \+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH5\+ENC\+\_\+\+MASK~0x20\+UL}

Bit mask for DMA\+\_\+\+CH5\+ENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga84d17e626c4e8243c86e34e9727725b1}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENC\_CH5ENC\_SHIFT@{\_DMA\_CHENC\_CH5ENC\_SHIFT}}
\index{\_DMA\_CHENC\_CH5ENC\_SHIFT@{\_DMA\_CHENC\_CH5ENC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENC\_CH5ENC\_SHIFT}{\_DMA\_CHENC\_CH5ENC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga84d17e626c4e8243c86e34e9727725b1} 
\#define \+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH5\+ENC\+\_\+\+SHIFT~5}

Shift value for DMA\+\_\+\+CH5\+ENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4ef92f55e7ddb69faa2229d12f8ea697}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENC\_CH6ENC\_DEFAULT@{\_DMA\_CHENC\_CH6ENC\_DEFAULT}}
\index{\_DMA\_CHENC\_CH6ENC\_DEFAULT@{\_DMA\_CHENC\_CH6ENC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENC\_CH6ENC\_DEFAULT}{\_DMA\_CHENC\_CH6ENC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4ef92f55e7ddb69faa2229d12f8ea697} 
\#define \+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH6\+ENC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8821fa425f26d44ec370b03e7fc9e53c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENC\_CH6ENC\_MASK@{\_DMA\_CHENC\_CH6ENC\_MASK}}
\index{\_DMA\_CHENC\_CH6ENC\_MASK@{\_DMA\_CHENC\_CH6ENC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENC\_CH6ENC\_MASK}{\_DMA\_CHENC\_CH6ENC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8821fa425f26d44ec370b03e7fc9e53c} 
\#define \+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH6\+ENC\+\_\+\+MASK~0x40\+UL}

Bit mask for DMA\+\_\+\+CH6\+ENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa27b3ada0f2c4d057dddf4f60eb96c46}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENC\_CH6ENC\_SHIFT@{\_DMA\_CHENC\_CH6ENC\_SHIFT}}
\index{\_DMA\_CHENC\_CH6ENC\_SHIFT@{\_DMA\_CHENC\_CH6ENC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENC\_CH6ENC\_SHIFT}{\_DMA\_CHENC\_CH6ENC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa27b3ada0f2c4d057dddf4f60eb96c46} 
\#define \+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH6\+ENC\+\_\+\+SHIFT~6}

Shift value for DMA\+\_\+\+CH6\+ENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa40033c545e9a9fca9d20771b9034ce2}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENC\_CH7ENC\_DEFAULT@{\_DMA\_CHENC\_CH7ENC\_DEFAULT}}
\index{\_DMA\_CHENC\_CH7ENC\_DEFAULT@{\_DMA\_CHENC\_CH7ENC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENC\_CH7ENC\_DEFAULT}{\_DMA\_CHENC\_CH7ENC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa40033c545e9a9fca9d20771b9034ce2} 
\#define \+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH7\+ENC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5e1820a7f22b8240dd74718bb954d382}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENC\_CH7ENC\_MASK@{\_DMA\_CHENC\_CH7ENC\_MASK}}
\index{\_DMA\_CHENC\_CH7ENC\_MASK@{\_DMA\_CHENC\_CH7ENC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENC\_CH7ENC\_MASK}{\_DMA\_CHENC\_CH7ENC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5e1820a7f22b8240dd74718bb954d382} 
\#define \+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH7\+ENC\+\_\+\+MASK~0x80\+UL}

Bit mask for DMA\+\_\+\+CH7\+ENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga0b5eee8b40e7b6e34d8460cef27dbbe5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENC\_CH7ENC\_SHIFT@{\_DMA\_CHENC\_CH7ENC\_SHIFT}}
\index{\_DMA\_CHENC\_CH7ENC\_SHIFT@{\_DMA\_CHENC\_CH7ENC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENC\_CH7ENC\_SHIFT}{\_DMA\_CHENC\_CH7ENC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga0b5eee8b40e7b6e34d8460cef27dbbe5} 
\#define \+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH7\+ENC\+\_\+\+SHIFT~7}

Shift value for DMA\+\_\+\+CH7\+ENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad2b08e24bd4309899b6264f090871c12}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENC\_CH8ENC\_DEFAULT@{\_DMA\_CHENC\_CH8ENC\_DEFAULT}}
\index{\_DMA\_CHENC\_CH8ENC\_DEFAULT@{\_DMA\_CHENC\_CH8ENC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENC\_CH8ENC\_DEFAULT}{\_DMA\_CHENC\_CH8ENC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad2b08e24bd4309899b6264f090871c12} 
\#define \+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH8\+ENC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga90a6d09ce7e2004c182af5f5ee21c682}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENC\_CH8ENC\_MASK@{\_DMA\_CHENC\_CH8ENC\_MASK}}
\index{\_DMA\_CHENC\_CH8ENC\_MASK@{\_DMA\_CHENC\_CH8ENC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENC\_CH8ENC\_MASK}{\_DMA\_CHENC\_CH8ENC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga90a6d09ce7e2004c182af5f5ee21c682} 
\#define \+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH8\+ENC\+\_\+\+MASK~0x100\+UL}

Bit mask for DMA\+\_\+\+CH8\+ENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga572055da09a5bb51f2a736337dc2cba1}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENC\_CH8ENC\_SHIFT@{\_DMA\_CHENC\_CH8ENC\_SHIFT}}
\index{\_DMA\_CHENC\_CH8ENC\_SHIFT@{\_DMA\_CHENC\_CH8ENC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENC\_CH8ENC\_SHIFT}{\_DMA\_CHENC\_CH8ENC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga572055da09a5bb51f2a736337dc2cba1} 
\#define \+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH8\+ENC\+\_\+\+SHIFT~8}

Shift value for DMA\+\_\+\+CH8\+ENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga986cd331b055ec61492879f6571aec9f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENC\_CH9ENC\_DEFAULT@{\_DMA\_CHENC\_CH9ENC\_DEFAULT}}
\index{\_DMA\_CHENC\_CH9ENC\_DEFAULT@{\_DMA\_CHENC\_CH9ENC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENC\_CH9ENC\_DEFAULT}{\_DMA\_CHENC\_CH9ENC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga986cd331b055ec61492879f6571aec9f} 
\#define \+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH9\+ENC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga0cfc4fc0d0d769ec54141b116249e0af}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENC\_CH9ENC\_MASK@{\_DMA\_CHENC\_CH9ENC\_MASK}}
\index{\_DMA\_CHENC\_CH9ENC\_MASK@{\_DMA\_CHENC\_CH9ENC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENC\_CH9ENC\_MASK}{\_DMA\_CHENC\_CH9ENC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga0cfc4fc0d0d769ec54141b116249e0af} 
\#define \+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH9\+ENC\+\_\+\+MASK~0x200\+UL}

Bit mask for DMA\+\_\+\+CH9\+ENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa7106fee22b3f8a238e25fc0e7168a44}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENC\_CH9ENC\_SHIFT@{\_DMA\_CHENC\_CH9ENC\_SHIFT}}
\index{\_DMA\_CHENC\_CH9ENC\_SHIFT@{\_DMA\_CHENC\_CH9ENC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENC\_CH9ENC\_SHIFT}{\_DMA\_CHENC\_CH9ENC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa7106fee22b3f8a238e25fc0e7168a44} 
\#define \+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH9\+ENC\+\_\+\+SHIFT~9}

Shift value for DMA\+\_\+\+CH9\+ENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gae655e8c5e567264285610b6a59988bb5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENC\_MASK@{\_DMA\_CHENC\_MASK}}
\index{\_DMA\_CHENC\_MASK@{\_DMA\_CHENC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENC\_MASK}{\_DMA\_CHENC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gae655e8c5e567264285610b6a59988bb5} 
\#define \+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+MASK~0x00000\+FFFUL}

Mask for DMA\+\_\+\+CHENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5cf124dfd05cc858565d57878ecc4731}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENC\_RESETVALUE@{\_DMA\_CHENC\_RESETVALUE}}
\index{\_DMA\_CHENC\_RESETVALUE@{\_DMA\_CHENC\_RESETVALUE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENC\_RESETVALUE}{\_DMA\_CHENC\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5cf124dfd05cc858565d57878ecc4731} 
\#define \+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for DMA\+\_\+\+CHENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa076db7674479c34767c476b4ecad46a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENS\_CH0ENS\_DEFAULT@{\_DMA\_CHENS\_CH0ENS\_DEFAULT}}
\index{\_DMA\_CHENS\_CH0ENS\_DEFAULT@{\_DMA\_CHENS\_CH0ENS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENS\_CH0ENS\_DEFAULT}{\_DMA\_CHENS\_CH0ENS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa076db7674479c34767c476b4ecad46a} 
\#define \+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH0\+ENS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad19ba755c0906d46abf22a693044e8b5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENS\_CH0ENS\_MASK@{\_DMA\_CHENS\_CH0ENS\_MASK}}
\index{\_DMA\_CHENS\_CH0ENS\_MASK@{\_DMA\_CHENS\_CH0ENS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENS\_CH0ENS\_MASK}{\_DMA\_CHENS\_CH0ENS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad19ba755c0906d46abf22a693044e8b5} 
\#define \+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH0\+ENS\+\_\+\+MASK~0x1\+UL}

Bit mask for DMA\+\_\+\+CH0\+ENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9b01b19cb9880ae2e68a93732b521457}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENS\_CH0ENS\_SHIFT@{\_DMA\_CHENS\_CH0ENS\_SHIFT}}
\index{\_DMA\_CHENS\_CH0ENS\_SHIFT@{\_DMA\_CHENS\_CH0ENS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENS\_CH0ENS\_SHIFT}{\_DMA\_CHENS\_CH0ENS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9b01b19cb9880ae2e68a93732b521457} 
\#define \+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH0\+ENS\+\_\+\+SHIFT~0}

Shift value for DMA\+\_\+\+CH0\+ENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa7de697e4894108f6620291f6d6c64d5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENS\_CH10ENS\_DEFAULT@{\_DMA\_CHENS\_CH10ENS\_DEFAULT}}
\index{\_DMA\_CHENS\_CH10ENS\_DEFAULT@{\_DMA\_CHENS\_CH10ENS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENS\_CH10ENS\_DEFAULT}{\_DMA\_CHENS\_CH10ENS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa7de697e4894108f6620291f6d6c64d5} 
\#define \+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH10\+ENS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad3d9b9a2534baa0d9f2ce2811794ff26}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENS\_CH10ENS\_MASK@{\_DMA\_CHENS\_CH10ENS\_MASK}}
\index{\_DMA\_CHENS\_CH10ENS\_MASK@{\_DMA\_CHENS\_CH10ENS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENS\_CH10ENS\_MASK}{\_DMA\_CHENS\_CH10ENS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad3d9b9a2534baa0d9f2ce2811794ff26} 
\#define \+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH10\+ENS\+\_\+\+MASK~0x400\+UL}

Bit mask for DMA\+\_\+\+CH10\+ENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac038c182c193c2eab7d9d152aefc5ac8}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENS\_CH10ENS\_SHIFT@{\_DMA\_CHENS\_CH10ENS\_SHIFT}}
\index{\_DMA\_CHENS\_CH10ENS\_SHIFT@{\_DMA\_CHENS\_CH10ENS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENS\_CH10ENS\_SHIFT}{\_DMA\_CHENS\_CH10ENS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac038c182c193c2eab7d9d152aefc5ac8} 
\#define \+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH10\+ENS\+\_\+\+SHIFT~10}

Shift value for DMA\+\_\+\+CH10\+ENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaaac0bd93146f5fb89524ce3bd4d1dc70}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENS\_CH11ENS\_DEFAULT@{\_DMA\_CHENS\_CH11ENS\_DEFAULT}}
\index{\_DMA\_CHENS\_CH11ENS\_DEFAULT@{\_DMA\_CHENS\_CH11ENS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENS\_CH11ENS\_DEFAULT}{\_DMA\_CHENS\_CH11ENS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaaac0bd93146f5fb89524ce3bd4d1dc70} 
\#define \+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH11\+ENS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga65fe12938f07c34fd3abdb66befd5659}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENS\_CH11ENS\_MASK@{\_DMA\_CHENS\_CH11ENS\_MASK}}
\index{\_DMA\_CHENS\_CH11ENS\_MASK@{\_DMA\_CHENS\_CH11ENS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENS\_CH11ENS\_MASK}{\_DMA\_CHENS\_CH11ENS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga65fe12938f07c34fd3abdb66befd5659} 
\#define \+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH11\+ENS\+\_\+\+MASK~0x800\+UL}

Bit mask for DMA\+\_\+\+CH11\+ENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaea733d01cddc2a9755a3a611a9adecc9}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENS\_CH11ENS\_SHIFT@{\_DMA\_CHENS\_CH11ENS\_SHIFT}}
\index{\_DMA\_CHENS\_CH11ENS\_SHIFT@{\_DMA\_CHENS\_CH11ENS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENS\_CH11ENS\_SHIFT}{\_DMA\_CHENS\_CH11ENS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaea733d01cddc2a9755a3a611a9adecc9} 
\#define \+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH11\+ENS\+\_\+\+SHIFT~11}

Shift value for DMA\+\_\+\+CH11\+ENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8862df0982148a1f2c223e293106b4c8}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENS\_CH1ENS\_DEFAULT@{\_DMA\_CHENS\_CH1ENS\_DEFAULT}}
\index{\_DMA\_CHENS\_CH1ENS\_DEFAULT@{\_DMA\_CHENS\_CH1ENS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENS\_CH1ENS\_DEFAULT}{\_DMA\_CHENS\_CH1ENS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8862df0982148a1f2c223e293106b4c8} 
\#define \+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH1\+ENS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga13e39d0bc652f277cc8e0de9fe6f2832}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENS\_CH1ENS\_MASK@{\_DMA\_CHENS\_CH1ENS\_MASK}}
\index{\_DMA\_CHENS\_CH1ENS\_MASK@{\_DMA\_CHENS\_CH1ENS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENS\_CH1ENS\_MASK}{\_DMA\_CHENS\_CH1ENS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga13e39d0bc652f277cc8e0de9fe6f2832} 
\#define \+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH1\+ENS\+\_\+\+MASK~0x2\+UL}

Bit mask for DMA\+\_\+\+CH1\+ENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8c23b89af84863b0eaf46fae7b8029db}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENS\_CH1ENS\_SHIFT@{\_DMA\_CHENS\_CH1ENS\_SHIFT}}
\index{\_DMA\_CHENS\_CH1ENS\_SHIFT@{\_DMA\_CHENS\_CH1ENS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENS\_CH1ENS\_SHIFT}{\_DMA\_CHENS\_CH1ENS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8c23b89af84863b0eaf46fae7b8029db} 
\#define \+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH1\+ENS\+\_\+\+SHIFT~1}

Shift value for DMA\+\_\+\+CH1\+ENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga35ede389a2420f27221e1ba791221fa6}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENS\_CH2ENS\_DEFAULT@{\_DMA\_CHENS\_CH2ENS\_DEFAULT}}
\index{\_DMA\_CHENS\_CH2ENS\_DEFAULT@{\_DMA\_CHENS\_CH2ENS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENS\_CH2ENS\_DEFAULT}{\_DMA\_CHENS\_CH2ENS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga35ede389a2420f27221e1ba791221fa6} 
\#define \+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH2\+ENS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga6157ef84f9800793fd08c1dc78a41d24}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENS\_CH2ENS\_MASK@{\_DMA\_CHENS\_CH2ENS\_MASK}}
\index{\_DMA\_CHENS\_CH2ENS\_MASK@{\_DMA\_CHENS\_CH2ENS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENS\_CH2ENS\_MASK}{\_DMA\_CHENS\_CH2ENS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga6157ef84f9800793fd08c1dc78a41d24} 
\#define \+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH2\+ENS\+\_\+\+MASK~0x4\+UL}

Bit mask for DMA\+\_\+\+CH2\+ENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac89079e8101357af8b3ff6973b437079}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENS\_CH2ENS\_SHIFT@{\_DMA\_CHENS\_CH2ENS\_SHIFT}}
\index{\_DMA\_CHENS\_CH2ENS\_SHIFT@{\_DMA\_CHENS\_CH2ENS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENS\_CH2ENS\_SHIFT}{\_DMA\_CHENS\_CH2ENS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac89079e8101357af8b3ff6973b437079} 
\#define \+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH2\+ENS\+\_\+\+SHIFT~2}

Shift value for DMA\+\_\+\+CH2\+ENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga227c4ca76584bc933762c7a15a37369a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENS\_CH3ENS\_DEFAULT@{\_DMA\_CHENS\_CH3ENS\_DEFAULT}}
\index{\_DMA\_CHENS\_CH3ENS\_DEFAULT@{\_DMA\_CHENS\_CH3ENS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENS\_CH3ENS\_DEFAULT}{\_DMA\_CHENS\_CH3ENS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga227c4ca76584bc933762c7a15a37369a} 
\#define \+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH3\+ENS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4a5abcf9c41389156ecdc4a29ae3bd6f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENS\_CH3ENS\_MASK@{\_DMA\_CHENS\_CH3ENS\_MASK}}
\index{\_DMA\_CHENS\_CH3ENS\_MASK@{\_DMA\_CHENS\_CH3ENS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENS\_CH3ENS\_MASK}{\_DMA\_CHENS\_CH3ENS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4a5abcf9c41389156ecdc4a29ae3bd6f} 
\#define \+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH3\+ENS\+\_\+\+MASK~0x8\+UL}

Bit mask for DMA\+\_\+\+CH3\+ENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad775addf2ab980e50bc354a0696197a5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENS\_CH3ENS\_SHIFT@{\_DMA\_CHENS\_CH3ENS\_SHIFT}}
\index{\_DMA\_CHENS\_CH3ENS\_SHIFT@{\_DMA\_CHENS\_CH3ENS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENS\_CH3ENS\_SHIFT}{\_DMA\_CHENS\_CH3ENS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad775addf2ab980e50bc354a0696197a5} 
\#define \+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH3\+ENS\+\_\+\+SHIFT~3}

Shift value for DMA\+\_\+\+CH3\+ENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga6978d954382612b0a83f643f5d5476fa}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENS\_CH4ENS\_DEFAULT@{\_DMA\_CHENS\_CH4ENS\_DEFAULT}}
\index{\_DMA\_CHENS\_CH4ENS\_DEFAULT@{\_DMA\_CHENS\_CH4ENS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENS\_CH4ENS\_DEFAULT}{\_DMA\_CHENS\_CH4ENS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga6978d954382612b0a83f643f5d5476fa} 
\#define \+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH4\+ENS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4189d27882f068f692d41842f958a2a8}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENS\_CH4ENS\_MASK@{\_DMA\_CHENS\_CH4ENS\_MASK}}
\index{\_DMA\_CHENS\_CH4ENS\_MASK@{\_DMA\_CHENS\_CH4ENS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENS\_CH4ENS\_MASK}{\_DMA\_CHENS\_CH4ENS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4189d27882f068f692d41842f958a2a8} 
\#define \+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH4\+ENS\+\_\+\+MASK~0x10\+UL}

Bit mask for DMA\+\_\+\+CH4\+ENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga0fc2cda5aaa7a75d948fa9fd8c204b28}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENS\_CH4ENS\_SHIFT@{\_DMA\_CHENS\_CH4ENS\_SHIFT}}
\index{\_DMA\_CHENS\_CH4ENS\_SHIFT@{\_DMA\_CHENS\_CH4ENS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENS\_CH4ENS\_SHIFT}{\_DMA\_CHENS\_CH4ENS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga0fc2cda5aaa7a75d948fa9fd8c204b28} 
\#define \+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH4\+ENS\+\_\+\+SHIFT~4}

Shift value for DMA\+\_\+\+CH4\+ENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga41032d5e16ae0f03ef3c279e2aa3f17d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENS\_CH5ENS\_DEFAULT@{\_DMA\_CHENS\_CH5ENS\_DEFAULT}}
\index{\_DMA\_CHENS\_CH5ENS\_DEFAULT@{\_DMA\_CHENS\_CH5ENS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENS\_CH5ENS\_DEFAULT}{\_DMA\_CHENS\_CH5ENS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga41032d5e16ae0f03ef3c279e2aa3f17d} 
\#define \+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH5\+ENS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5bfe3f6ae6617a7b8acb75dfddc9f3ed}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENS\_CH5ENS\_MASK@{\_DMA\_CHENS\_CH5ENS\_MASK}}
\index{\_DMA\_CHENS\_CH5ENS\_MASK@{\_DMA\_CHENS\_CH5ENS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENS\_CH5ENS\_MASK}{\_DMA\_CHENS\_CH5ENS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5bfe3f6ae6617a7b8acb75dfddc9f3ed} 
\#define \+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH5\+ENS\+\_\+\+MASK~0x20\+UL}

Bit mask for DMA\+\_\+\+CH5\+ENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga27f4dadd3c4d3499c7ce6c3365cf84eb}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENS\_CH5ENS\_SHIFT@{\_DMA\_CHENS\_CH5ENS\_SHIFT}}
\index{\_DMA\_CHENS\_CH5ENS\_SHIFT@{\_DMA\_CHENS\_CH5ENS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENS\_CH5ENS\_SHIFT}{\_DMA\_CHENS\_CH5ENS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga27f4dadd3c4d3499c7ce6c3365cf84eb} 
\#define \+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH5\+ENS\+\_\+\+SHIFT~5}

Shift value for DMA\+\_\+\+CH5\+ENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga39200e633a8956bfd3f45d481cbb93e7}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENS\_CH6ENS\_DEFAULT@{\_DMA\_CHENS\_CH6ENS\_DEFAULT}}
\index{\_DMA\_CHENS\_CH6ENS\_DEFAULT@{\_DMA\_CHENS\_CH6ENS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENS\_CH6ENS\_DEFAULT}{\_DMA\_CHENS\_CH6ENS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga39200e633a8956bfd3f45d481cbb93e7} 
\#define \+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH6\+ENS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga698fb10be38d3203f1eec52f4ea48782}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENS\_CH6ENS\_MASK@{\_DMA\_CHENS\_CH6ENS\_MASK}}
\index{\_DMA\_CHENS\_CH6ENS\_MASK@{\_DMA\_CHENS\_CH6ENS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENS\_CH6ENS\_MASK}{\_DMA\_CHENS\_CH6ENS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga698fb10be38d3203f1eec52f4ea48782} 
\#define \+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH6\+ENS\+\_\+\+MASK~0x40\+UL}

Bit mask for DMA\+\_\+\+CH6\+ENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gabd4a25ec734c3986fa5e5e976a7d61dd}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENS\_CH6ENS\_SHIFT@{\_DMA\_CHENS\_CH6ENS\_SHIFT}}
\index{\_DMA\_CHENS\_CH6ENS\_SHIFT@{\_DMA\_CHENS\_CH6ENS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENS\_CH6ENS\_SHIFT}{\_DMA\_CHENS\_CH6ENS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gabd4a25ec734c3986fa5e5e976a7d61dd} 
\#define \+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH6\+ENS\+\_\+\+SHIFT~6}

Shift value for DMA\+\_\+\+CH6\+ENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaaf6f88ccf1232816d49602ef0d9c656a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENS\_CH7ENS\_DEFAULT@{\_DMA\_CHENS\_CH7ENS\_DEFAULT}}
\index{\_DMA\_CHENS\_CH7ENS\_DEFAULT@{\_DMA\_CHENS\_CH7ENS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENS\_CH7ENS\_DEFAULT}{\_DMA\_CHENS\_CH7ENS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaaf6f88ccf1232816d49602ef0d9c656a} 
\#define \+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH7\+ENS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga3d83256777413c8d76b70f846af1a4d1}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENS\_CH7ENS\_MASK@{\_DMA\_CHENS\_CH7ENS\_MASK}}
\index{\_DMA\_CHENS\_CH7ENS\_MASK@{\_DMA\_CHENS\_CH7ENS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENS\_CH7ENS\_MASK}{\_DMA\_CHENS\_CH7ENS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga3d83256777413c8d76b70f846af1a4d1} 
\#define \+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH7\+ENS\+\_\+\+MASK~0x80\+UL}

Bit mask for DMA\+\_\+\+CH7\+ENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gae0733223033bd8228911af3bd6854111}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENS\_CH7ENS\_SHIFT@{\_DMA\_CHENS\_CH7ENS\_SHIFT}}
\index{\_DMA\_CHENS\_CH7ENS\_SHIFT@{\_DMA\_CHENS\_CH7ENS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENS\_CH7ENS\_SHIFT}{\_DMA\_CHENS\_CH7ENS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gae0733223033bd8228911af3bd6854111} 
\#define \+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH7\+ENS\+\_\+\+SHIFT~7}

Shift value for DMA\+\_\+\+CH7\+ENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga1f2a131d40b54bc50fc7f2f8ba703af8}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENS\_CH8ENS\_DEFAULT@{\_DMA\_CHENS\_CH8ENS\_DEFAULT}}
\index{\_DMA\_CHENS\_CH8ENS\_DEFAULT@{\_DMA\_CHENS\_CH8ENS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENS\_CH8ENS\_DEFAULT}{\_DMA\_CHENS\_CH8ENS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga1f2a131d40b54bc50fc7f2f8ba703af8} 
\#define \+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH8\+ENS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga95b226c5451e67eec714d9de7916eaaa}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENS\_CH8ENS\_MASK@{\_DMA\_CHENS\_CH8ENS\_MASK}}
\index{\_DMA\_CHENS\_CH8ENS\_MASK@{\_DMA\_CHENS\_CH8ENS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENS\_CH8ENS\_MASK}{\_DMA\_CHENS\_CH8ENS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga95b226c5451e67eec714d9de7916eaaa} 
\#define \+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH8\+ENS\+\_\+\+MASK~0x100\+UL}

Bit mask for DMA\+\_\+\+CH8\+ENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad6f1a1485e60c537eb60d471cb15838f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENS\_CH8ENS\_SHIFT@{\_DMA\_CHENS\_CH8ENS\_SHIFT}}
\index{\_DMA\_CHENS\_CH8ENS\_SHIFT@{\_DMA\_CHENS\_CH8ENS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENS\_CH8ENS\_SHIFT}{\_DMA\_CHENS\_CH8ENS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad6f1a1485e60c537eb60d471cb15838f} 
\#define \+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH8\+ENS\+\_\+\+SHIFT~8}

Shift value for DMA\+\_\+\+CH8\+ENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga42b2b857dd9dcf4d0a560cb93bd2a603}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENS\_CH9ENS\_DEFAULT@{\_DMA\_CHENS\_CH9ENS\_DEFAULT}}
\index{\_DMA\_CHENS\_CH9ENS\_DEFAULT@{\_DMA\_CHENS\_CH9ENS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENS\_CH9ENS\_DEFAULT}{\_DMA\_CHENS\_CH9ENS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga42b2b857dd9dcf4d0a560cb93bd2a603} 
\#define \+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH9\+ENS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf444ad8ccda97558c537882c9f0f9353}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENS\_CH9ENS\_MASK@{\_DMA\_CHENS\_CH9ENS\_MASK}}
\index{\_DMA\_CHENS\_CH9ENS\_MASK@{\_DMA\_CHENS\_CH9ENS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENS\_CH9ENS\_MASK}{\_DMA\_CHENS\_CH9ENS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf444ad8ccda97558c537882c9f0f9353} 
\#define \+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH9\+ENS\+\_\+\+MASK~0x200\+UL}

Bit mask for DMA\+\_\+\+CH9\+ENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga7871fbd52468c5a91b9585bcf263ae40}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENS\_CH9ENS\_SHIFT@{\_DMA\_CHENS\_CH9ENS\_SHIFT}}
\index{\_DMA\_CHENS\_CH9ENS\_SHIFT@{\_DMA\_CHENS\_CH9ENS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENS\_CH9ENS\_SHIFT}{\_DMA\_CHENS\_CH9ENS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga7871fbd52468c5a91b9585bcf263ae40} 
\#define \+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH9\+ENS\+\_\+\+SHIFT~9}

Shift value for DMA\+\_\+\+CH9\+ENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac874864898a857bfad5220d0f6e56175}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENS\_MASK@{\_DMA\_CHENS\_MASK}}
\index{\_DMA\_CHENS\_MASK@{\_DMA\_CHENS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENS\_MASK}{\_DMA\_CHENS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac874864898a857bfad5220d0f6e56175} 
\#define \+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+MASK~0x00000\+FFFUL}

Mask for DMA\+\_\+\+CHENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga86b3e05b61511e9756cbf4fcefd0e3f5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHENS\_RESETVALUE@{\_DMA\_CHENS\_RESETVALUE}}
\index{\_DMA\_CHENS\_RESETVALUE@{\_DMA\_CHENS\_RESETVALUE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHENS\_RESETVALUE}{\_DMA\_CHENS\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga86b3e05b61511e9756cbf4fcefd0e3f5} 
\#define \+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for DMA\+\_\+\+CHENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaaf0d7ed7c444a4fcb7c88a87895c61f5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIC\_CH0PRIC\_DEFAULT@{\_DMA\_CHPRIC\_CH0PRIC\_DEFAULT}}
\index{\_DMA\_CHPRIC\_CH0PRIC\_DEFAULT@{\_DMA\_CHPRIC\_CH0PRIC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIC\_CH0PRIC\_DEFAULT}{\_DMA\_CHPRIC\_CH0PRIC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaaf0d7ed7c444a4fcb7c88a87895c61f5} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH0\+PRIC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHPRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga88c1e2d89a389055a4028b5406ff94fa}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIC\_CH0PRIC\_MASK@{\_DMA\_CHPRIC\_CH0PRIC\_MASK}}
\index{\_DMA\_CHPRIC\_CH0PRIC\_MASK@{\_DMA\_CHPRIC\_CH0PRIC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIC\_CH0PRIC\_MASK}{\_DMA\_CHPRIC\_CH0PRIC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga88c1e2d89a389055a4028b5406ff94fa} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH0\+PRIC\+\_\+\+MASK~0x1\+UL}

Bit mask for DMA\+\_\+\+CH0\+PRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga189fb8c590b999349183333012f4e70d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIC\_CH0PRIC\_SHIFT@{\_DMA\_CHPRIC\_CH0PRIC\_SHIFT}}
\index{\_DMA\_CHPRIC\_CH0PRIC\_SHIFT@{\_DMA\_CHPRIC\_CH0PRIC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIC\_CH0PRIC\_SHIFT}{\_DMA\_CHPRIC\_CH0PRIC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga189fb8c590b999349183333012f4e70d} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH0\+PRIC\+\_\+\+SHIFT~0}

Shift value for DMA\+\_\+\+CH0\+PRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4a186f0ffe90a5eec6c2d12070bf4333}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIC\_CH10PRIC\_DEFAULT@{\_DMA\_CHPRIC\_CH10PRIC\_DEFAULT}}
\index{\_DMA\_CHPRIC\_CH10PRIC\_DEFAULT@{\_DMA\_CHPRIC\_CH10PRIC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIC\_CH10PRIC\_DEFAULT}{\_DMA\_CHPRIC\_CH10PRIC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4a186f0ffe90a5eec6c2d12070bf4333} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH10\+PRIC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHPRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga528869a17c011640518d8149891213fe}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIC\_CH10PRIC\_MASK@{\_DMA\_CHPRIC\_CH10PRIC\_MASK}}
\index{\_DMA\_CHPRIC\_CH10PRIC\_MASK@{\_DMA\_CHPRIC\_CH10PRIC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIC\_CH10PRIC\_MASK}{\_DMA\_CHPRIC\_CH10PRIC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga528869a17c011640518d8149891213fe} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH10\+PRIC\+\_\+\+MASK~0x400\+UL}

Bit mask for DMA\+\_\+\+CH10\+PRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gafef5e3bc693cad64fb19a591a9e7a18f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIC\_CH10PRIC\_SHIFT@{\_DMA\_CHPRIC\_CH10PRIC\_SHIFT}}
\index{\_DMA\_CHPRIC\_CH10PRIC\_SHIFT@{\_DMA\_CHPRIC\_CH10PRIC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIC\_CH10PRIC\_SHIFT}{\_DMA\_CHPRIC\_CH10PRIC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gafef5e3bc693cad64fb19a591a9e7a18f} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH10\+PRIC\+\_\+\+SHIFT~10}

Shift value for DMA\+\_\+\+CH10\+PRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga836d7804b5a6895c924df2c47ef03cef}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIC\_CH11PRIC\_DEFAULT@{\_DMA\_CHPRIC\_CH11PRIC\_DEFAULT}}
\index{\_DMA\_CHPRIC\_CH11PRIC\_DEFAULT@{\_DMA\_CHPRIC\_CH11PRIC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIC\_CH11PRIC\_DEFAULT}{\_DMA\_CHPRIC\_CH11PRIC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga836d7804b5a6895c924df2c47ef03cef} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH11\+PRIC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHPRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga248da2d60327ae5960f2e8ef20f18051}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIC\_CH11PRIC\_MASK@{\_DMA\_CHPRIC\_CH11PRIC\_MASK}}
\index{\_DMA\_CHPRIC\_CH11PRIC\_MASK@{\_DMA\_CHPRIC\_CH11PRIC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIC\_CH11PRIC\_MASK}{\_DMA\_CHPRIC\_CH11PRIC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga248da2d60327ae5960f2e8ef20f18051} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH11\+PRIC\+\_\+\+MASK~0x800\+UL}

Bit mask for DMA\+\_\+\+CH11\+PRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gadacc1277a8c722e5231da25211beb6ec}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIC\_CH11PRIC\_SHIFT@{\_DMA\_CHPRIC\_CH11PRIC\_SHIFT}}
\index{\_DMA\_CHPRIC\_CH11PRIC\_SHIFT@{\_DMA\_CHPRIC\_CH11PRIC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIC\_CH11PRIC\_SHIFT}{\_DMA\_CHPRIC\_CH11PRIC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gadacc1277a8c722e5231da25211beb6ec} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH11\+PRIC\+\_\+\+SHIFT~11}

Shift value for DMA\+\_\+\+CH11\+PRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga03b4c9805d1f2be425e2f7ce329aa069}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIC\_CH1PRIC\_DEFAULT@{\_DMA\_CHPRIC\_CH1PRIC\_DEFAULT}}
\index{\_DMA\_CHPRIC\_CH1PRIC\_DEFAULT@{\_DMA\_CHPRIC\_CH1PRIC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIC\_CH1PRIC\_DEFAULT}{\_DMA\_CHPRIC\_CH1PRIC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga03b4c9805d1f2be425e2f7ce329aa069} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH1\+PRIC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHPRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga28b1f08516b78ab005f707ce5b396d72}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIC\_CH1PRIC\_MASK@{\_DMA\_CHPRIC\_CH1PRIC\_MASK}}
\index{\_DMA\_CHPRIC\_CH1PRIC\_MASK@{\_DMA\_CHPRIC\_CH1PRIC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIC\_CH1PRIC\_MASK}{\_DMA\_CHPRIC\_CH1PRIC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga28b1f08516b78ab005f707ce5b396d72} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH1\+PRIC\+\_\+\+MASK~0x2\+UL}

Bit mask for DMA\+\_\+\+CH1\+PRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga744f18c61317d3ce541ec27b109989f6}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIC\_CH1PRIC\_SHIFT@{\_DMA\_CHPRIC\_CH1PRIC\_SHIFT}}
\index{\_DMA\_CHPRIC\_CH1PRIC\_SHIFT@{\_DMA\_CHPRIC\_CH1PRIC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIC\_CH1PRIC\_SHIFT}{\_DMA\_CHPRIC\_CH1PRIC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga744f18c61317d3ce541ec27b109989f6} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH1\+PRIC\+\_\+\+SHIFT~1}

Shift value for DMA\+\_\+\+CH1\+PRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga215a9b755d7b36e8ab38ca1ba8878545}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIC\_CH2PRIC\_DEFAULT@{\_DMA\_CHPRIC\_CH2PRIC\_DEFAULT}}
\index{\_DMA\_CHPRIC\_CH2PRIC\_DEFAULT@{\_DMA\_CHPRIC\_CH2PRIC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIC\_CH2PRIC\_DEFAULT}{\_DMA\_CHPRIC\_CH2PRIC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga215a9b755d7b36e8ab38ca1ba8878545} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH2\+PRIC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHPRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga6ad84681c02ca6065d0c9dcd271b02b0}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIC\_CH2PRIC\_MASK@{\_DMA\_CHPRIC\_CH2PRIC\_MASK}}
\index{\_DMA\_CHPRIC\_CH2PRIC\_MASK@{\_DMA\_CHPRIC\_CH2PRIC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIC\_CH2PRIC\_MASK}{\_DMA\_CHPRIC\_CH2PRIC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga6ad84681c02ca6065d0c9dcd271b02b0} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH2\+PRIC\+\_\+\+MASK~0x4\+UL}

Bit mask for DMA\+\_\+\+CH2\+PRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac9fe70e0eff208788180eab5568115bd}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIC\_CH2PRIC\_SHIFT@{\_DMA\_CHPRIC\_CH2PRIC\_SHIFT}}
\index{\_DMA\_CHPRIC\_CH2PRIC\_SHIFT@{\_DMA\_CHPRIC\_CH2PRIC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIC\_CH2PRIC\_SHIFT}{\_DMA\_CHPRIC\_CH2PRIC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac9fe70e0eff208788180eab5568115bd} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH2\+PRIC\+\_\+\+SHIFT~2}

Shift value for DMA\+\_\+\+CH2\+PRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga81aa7d82e5ffea3462e3bcf1a3c258d3}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIC\_CH3PRIC\_DEFAULT@{\_DMA\_CHPRIC\_CH3PRIC\_DEFAULT}}
\index{\_DMA\_CHPRIC\_CH3PRIC\_DEFAULT@{\_DMA\_CHPRIC\_CH3PRIC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIC\_CH3PRIC\_DEFAULT}{\_DMA\_CHPRIC\_CH3PRIC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga81aa7d82e5ffea3462e3bcf1a3c258d3} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH3\+PRIC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHPRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gabe068fe7e6583a5c18e50a40cf27ed84}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIC\_CH3PRIC\_MASK@{\_DMA\_CHPRIC\_CH3PRIC\_MASK}}
\index{\_DMA\_CHPRIC\_CH3PRIC\_MASK@{\_DMA\_CHPRIC\_CH3PRIC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIC\_CH3PRIC\_MASK}{\_DMA\_CHPRIC\_CH3PRIC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gabe068fe7e6583a5c18e50a40cf27ed84} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH3\+PRIC\+\_\+\+MASK~0x8\+UL}

Bit mask for DMA\+\_\+\+CH3\+PRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4ddf40b027248d91274316461f19fd74}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIC\_CH3PRIC\_SHIFT@{\_DMA\_CHPRIC\_CH3PRIC\_SHIFT}}
\index{\_DMA\_CHPRIC\_CH3PRIC\_SHIFT@{\_DMA\_CHPRIC\_CH3PRIC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIC\_CH3PRIC\_SHIFT}{\_DMA\_CHPRIC\_CH3PRIC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4ddf40b027248d91274316461f19fd74} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH3\+PRIC\+\_\+\+SHIFT~3}

Shift value for DMA\+\_\+\+CH3\+PRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga660dbce8443669c5f31d0419b7c9b277}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIC\_CH4PRIC\_DEFAULT@{\_DMA\_CHPRIC\_CH4PRIC\_DEFAULT}}
\index{\_DMA\_CHPRIC\_CH4PRIC\_DEFAULT@{\_DMA\_CHPRIC\_CH4PRIC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIC\_CH4PRIC\_DEFAULT}{\_DMA\_CHPRIC\_CH4PRIC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga660dbce8443669c5f31d0419b7c9b277} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH4\+PRIC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHPRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2d23f68d713c5c29fae227a25ce4ca0d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIC\_CH4PRIC\_MASK@{\_DMA\_CHPRIC\_CH4PRIC\_MASK}}
\index{\_DMA\_CHPRIC\_CH4PRIC\_MASK@{\_DMA\_CHPRIC\_CH4PRIC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIC\_CH4PRIC\_MASK}{\_DMA\_CHPRIC\_CH4PRIC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2d23f68d713c5c29fae227a25ce4ca0d} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH4\+PRIC\+\_\+\+MASK~0x10\+UL}

Bit mask for DMA\+\_\+\+CH4\+PRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gabf4d0f198774d0586bb9d8377a2d2273}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIC\_CH4PRIC\_SHIFT@{\_DMA\_CHPRIC\_CH4PRIC\_SHIFT}}
\index{\_DMA\_CHPRIC\_CH4PRIC\_SHIFT@{\_DMA\_CHPRIC\_CH4PRIC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIC\_CH4PRIC\_SHIFT}{\_DMA\_CHPRIC\_CH4PRIC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gabf4d0f198774d0586bb9d8377a2d2273} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH4\+PRIC\+\_\+\+SHIFT~4}

Shift value for DMA\+\_\+\+CH4\+PRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga293f493bacd788d9f03a18ff17b2d94e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIC\_CH5PRIC\_DEFAULT@{\_DMA\_CHPRIC\_CH5PRIC\_DEFAULT}}
\index{\_DMA\_CHPRIC\_CH5PRIC\_DEFAULT@{\_DMA\_CHPRIC\_CH5PRIC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIC\_CH5PRIC\_DEFAULT}{\_DMA\_CHPRIC\_CH5PRIC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga293f493bacd788d9f03a18ff17b2d94e} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH5\+PRIC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHPRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga6b78894b9053468a43dff6d14a118902}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIC\_CH5PRIC\_MASK@{\_DMA\_CHPRIC\_CH5PRIC\_MASK}}
\index{\_DMA\_CHPRIC\_CH5PRIC\_MASK@{\_DMA\_CHPRIC\_CH5PRIC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIC\_CH5PRIC\_MASK}{\_DMA\_CHPRIC\_CH5PRIC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga6b78894b9053468a43dff6d14a118902} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH5\+PRIC\+\_\+\+MASK~0x20\+UL}

Bit mask for DMA\+\_\+\+CH5\+PRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5fcfc3ff051e0ad8bec60456b44bd556}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIC\_CH5PRIC\_SHIFT@{\_DMA\_CHPRIC\_CH5PRIC\_SHIFT}}
\index{\_DMA\_CHPRIC\_CH5PRIC\_SHIFT@{\_DMA\_CHPRIC\_CH5PRIC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIC\_CH5PRIC\_SHIFT}{\_DMA\_CHPRIC\_CH5PRIC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5fcfc3ff051e0ad8bec60456b44bd556} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH5\+PRIC\+\_\+\+SHIFT~5}

Shift value for DMA\+\_\+\+CH5\+PRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga368278ccd3d5a47fcab455386cc4ed6a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIC\_CH6PRIC\_DEFAULT@{\_DMA\_CHPRIC\_CH6PRIC\_DEFAULT}}
\index{\_DMA\_CHPRIC\_CH6PRIC\_DEFAULT@{\_DMA\_CHPRIC\_CH6PRIC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIC\_CH6PRIC\_DEFAULT}{\_DMA\_CHPRIC\_CH6PRIC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga368278ccd3d5a47fcab455386cc4ed6a} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH6\+PRIC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHPRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gacc86a9a1ecb582c440e2e2b023f80d4b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIC\_CH6PRIC\_MASK@{\_DMA\_CHPRIC\_CH6PRIC\_MASK}}
\index{\_DMA\_CHPRIC\_CH6PRIC\_MASK@{\_DMA\_CHPRIC\_CH6PRIC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIC\_CH6PRIC\_MASK}{\_DMA\_CHPRIC\_CH6PRIC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gacc86a9a1ecb582c440e2e2b023f80d4b} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH6\+PRIC\+\_\+\+MASK~0x40\+UL}

Bit mask for DMA\+\_\+\+CH6\+PRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga6e5ef8783022287790b3176fb70d0f27}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIC\_CH6PRIC\_SHIFT@{\_DMA\_CHPRIC\_CH6PRIC\_SHIFT}}
\index{\_DMA\_CHPRIC\_CH6PRIC\_SHIFT@{\_DMA\_CHPRIC\_CH6PRIC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIC\_CH6PRIC\_SHIFT}{\_DMA\_CHPRIC\_CH6PRIC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga6e5ef8783022287790b3176fb70d0f27} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH6\+PRIC\+\_\+\+SHIFT~6}

Shift value for DMA\+\_\+\+CH6\+PRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga551867a95c99f58e517c2e84af0dc752}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIC\_CH7PRIC\_DEFAULT@{\_DMA\_CHPRIC\_CH7PRIC\_DEFAULT}}
\index{\_DMA\_CHPRIC\_CH7PRIC\_DEFAULT@{\_DMA\_CHPRIC\_CH7PRIC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIC\_CH7PRIC\_DEFAULT}{\_DMA\_CHPRIC\_CH7PRIC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga551867a95c99f58e517c2e84af0dc752} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH7\+PRIC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHPRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad9790e3c8b3a314aa4e73061fb9e165b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIC\_CH7PRIC\_MASK@{\_DMA\_CHPRIC\_CH7PRIC\_MASK}}
\index{\_DMA\_CHPRIC\_CH7PRIC\_MASK@{\_DMA\_CHPRIC\_CH7PRIC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIC\_CH7PRIC\_MASK}{\_DMA\_CHPRIC\_CH7PRIC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad9790e3c8b3a314aa4e73061fb9e165b} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH7\+PRIC\+\_\+\+MASK~0x80\+UL}

Bit mask for DMA\+\_\+\+CH7\+PRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaaeb0ad9314a997b641568179af580458}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIC\_CH7PRIC\_SHIFT@{\_DMA\_CHPRIC\_CH7PRIC\_SHIFT}}
\index{\_DMA\_CHPRIC\_CH7PRIC\_SHIFT@{\_DMA\_CHPRIC\_CH7PRIC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIC\_CH7PRIC\_SHIFT}{\_DMA\_CHPRIC\_CH7PRIC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaaeb0ad9314a997b641568179af580458} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH7\+PRIC\+\_\+\+SHIFT~7}

Shift value for DMA\+\_\+\+CH7\+PRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac2c4884b73cf0b027ca9640ec780ab5a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIC\_CH8PRIC\_DEFAULT@{\_DMA\_CHPRIC\_CH8PRIC\_DEFAULT}}
\index{\_DMA\_CHPRIC\_CH8PRIC\_DEFAULT@{\_DMA\_CHPRIC\_CH8PRIC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIC\_CH8PRIC\_DEFAULT}{\_DMA\_CHPRIC\_CH8PRIC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac2c4884b73cf0b027ca9640ec780ab5a} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH8\+PRIC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHPRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga04dfb32c0fead4075f52f26542ff75d6}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIC\_CH8PRIC\_MASK@{\_DMA\_CHPRIC\_CH8PRIC\_MASK}}
\index{\_DMA\_CHPRIC\_CH8PRIC\_MASK@{\_DMA\_CHPRIC\_CH8PRIC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIC\_CH8PRIC\_MASK}{\_DMA\_CHPRIC\_CH8PRIC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga04dfb32c0fead4075f52f26542ff75d6} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH8\+PRIC\+\_\+\+MASK~0x100\+UL}

Bit mask for DMA\+\_\+\+CH8\+PRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9386715752f4a1907cb7af9b163654ab}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIC\_CH8PRIC\_SHIFT@{\_DMA\_CHPRIC\_CH8PRIC\_SHIFT}}
\index{\_DMA\_CHPRIC\_CH8PRIC\_SHIFT@{\_DMA\_CHPRIC\_CH8PRIC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIC\_CH8PRIC\_SHIFT}{\_DMA\_CHPRIC\_CH8PRIC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9386715752f4a1907cb7af9b163654ab} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH8\+PRIC\+\_\+\+SHIFT~8}

Shift value for DMA\+\_\+\+CH8\+PRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga6dc7ba3b9de99dfaa5cfc1ffd35e4feb}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIC\_CH9PRIC\_DEFAULT@{\_DMA\_CHPRIC\_CH9PRIC\_DEFAULT}}
\index{\_DMA\_CHPRIC\_CH9PRIC\_DEFAULT@{\_DMA\_CHPRIC\_CH9PRIC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIC\_CH9PRIC\_DEFAULT}{\_DMA\_CHPRIC\_CH9PRIC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga6dc7ba3b9de99dfaa5cfc1ffd35e4feb} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH9\+PRIC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHPRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga437eb4c44a89837895acc1fcf11938ca}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIC\_CH9PRIC\_MASK@{\_DMA\_CHPRIC\_CH9PRIC\_MASK}}
\index{\_DMA\_CHPRIC\_CH9PRIC\_MASK@{\_DMA\_CHPRIC\_CH9PRIC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIC\_CH9PRIC\_MASK}{\_DMA\_CHPRIC\_CH9PRIC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga437eb4c44a89837895acc1fcf11938ca} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH9\+PRIC\+\_\+\+MASK~0x200\+UL}

Bit mask for DMA\+\_\+\+CH9\+PRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga6e42ed66b407c3c88dcf4e7c3d482b6f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIC\_CH9PRIC\_SHIFT@{\_DMA\_CHPRIC\_CH9PRIC\_SHIFT}}
\index{\_DMA\_CHPRIC\_CH9PRIC\_SHIFT@{\_DMA\_CHPRIC\_CH9PRIC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIC\_CH9PRIC\_SHIFT}{\_DMA\_CHPRIC\_CH9PRIC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga6e42ed66b407c3c88dcf4e7c3d482b6f} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH9\+PRIC\+\_\+\+SHIFT~9}

Shift value for DMA\+\_\+\+CH9\+PRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga192afe390dcccda2b96bc2b236dd5666}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIC\_MASK@{\_DMA\_CHPRIC\_MASK}}
\index{\_DMA\_CHPRIC\_MASK@{\_DMA\_CHPRIC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIC\_MASK}{\_DMA\_CHPRIC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga192afe390dcccda2b96bc2b236dd5666} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+MASK~0x00000\+FFFUL}

Mask for DMA\+\_\+\+CHPRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaadeb7787f8f32c14c0276c2abb417f7b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIC\_RESETVALUE@{\_DMA\_CHPRIC\_RESETVALUE}}
\index{\_DMA\_CHPRIC\_RESETVALUE@{\_DMA\_CHPRIC\_RESETVALUE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIC\_RESETVALUE}{\_DMA\_CHPRIC\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaadeb7787f8f32c14c0276c2abb417f7b} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for DMA\+\_\+\+CHPRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga74fd32abbf751cd896459afb92a7c81f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIS\_CH0PRIS\_DEFAULT@{\_DMA\_CHPRIS\_CH0PRIS\_DEFAULT}}
\index{\_DMA\_CHPRIS\_CH0PRIS\_DEFAULT@{\_DMA\_CHPRIS\_CH0PRIS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIS\_CH0PRIS\_DEFAULT}{\_DMA\_CHPRIS\_CH0PRIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga74fd32abbf751cd896459afb92a7c81f} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH0\+PRIS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHPRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab9d307b044f83ba2cec73d0c0423d2ce}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIS\_CH0PRIS\_MASK@{\_DMA\_CHPRIS\_CH0PRIS\_MASK}}
\index{\_DMA\_CHPRIS\_CH0PRIS\_MASK@{\_DMA\_CHPRIS\_CH0PRIS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIS\_CH0PRIS\_MASK}{\_DMA\_CHPRIS\_CH0PRIS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab9d307b044f83ba2cec73d0c0423d2ce} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH0\+PRIS\+\_\+\+MASK~0x1\+UL}

Bit mask for DMA\+\_\+\+CH0\+PRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gafa74c12fb13c4c1992d85684ec68a36d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIS\_CH0PRIS\_SHIFT@{\_DMA\_CHPRIS\_CH0PRIS\_SHIFT}}
\index{\_DMA\_CHPRIS\_CH0PRIS\_SHIFT@{\_DMA\_CHPRIS\_CH0PRIS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIS\_CH0PRIS\_SHIFT}{\_DMA\_CHPRIS\_CH0PRIS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gafa74c12fb13c4c1992d85684ec68a36d} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH0\+PRIS\+\_\+\+SHIFT~0}

Shift value for DMA\+\_\+\+CH0\+PRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga83b340be9ceab91ce0593bae43b9038c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIS\_CH10PRIS\_DEFAULT@{\_DMA\_CHPRIS\_CH10PRIS\_DEFAULT}}
\index{\_DMA\_CHPRIS\_CH10PRIS\_DEFAULT@{\_DMA\_CHPRIS\_CH10PRIS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIS\_CH10PRIS\_DEFAULT}{\_DMA\_CHPRIS\_CH10PRIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga83b340be9ceab91ce0593bae43b9038c} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH10\+PRIS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHPRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga6ed786248b53d1e9f72f715da815a85b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIS\_CH10PRIS\_MASK@{\_DMA\_CHPRIS\_CH10PRIS\_MASK}}
\index{\_DMA\_CHPRIS\_CH10PRIS\_MASK@{\_DMA\_CHPRIS\_CH10PRIS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIS\_CH10PRIS\_MASK}{\_DMA\_CHPRIS\_CH10PRIS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga6ed786248b53d1e9f72f715da815a85b} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH10\+PRIS\+\_\+\+MASK~0x400\+UL}

Bit mask for DMA\+\_\+\+CH10\+PRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga1677c124d3180ccaa1d7e5278f352292}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIS\_CH10PRIS\_SHIFT@{\_DMA\_CHPRIS\_CH10PRIS\_SHIFT}}
\index{\_DMA\_CHPRIS\_CH10PRIS\_SHIFT@{\_DMA\_CHPRIS\_CH10PRIS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIS\_CH10PRIS\_SHIFT}{\_DMA\_CHPRIS\_CH10PRIS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga1677c124d3180ccaa1d7e5278f352292} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH10\+PRIS\+\_\+\+SHIFT~10}

Shift value for DMA\+\_\+\+CH10\+PRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8bac998b6cc69f38695e591aeb6a9627}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIS\_CH11PRIS\_DEFAULT@{\_DMA\_CHPRIS\_CH11PRIS\_DEFAULT}}
\index{\_DMA\_CHPRIS\_CH11PRIS\_DEFAULT@{\_DMA\_CHPRIS\_CH11PRIS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIS\_CH11PRIS\_DEFAULT}{\_DMA\_CHPRIS\_CH11PRIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8bac998b6cc69f38695e591aeb6a9627} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH11\+PRIS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHPRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2f9dd6b0b5c7e553d9cc8409c1b93656}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIS\_CH11PRIS\_MASK@{\_DMA\_CHPRIS\_CH11PRIS\_MASK}}
\index{\_DMA\_CHPRIS\_CH11PRIS\_MASK@{\_DMA\_CHPRIS\_CH11PRIS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIS\_CH11PRIS\_MASK}{\_DMA\_CHPRIS\_CH11PRIS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2f9dd6b0b5c7e553d9cc8409c1b93656} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH11\+PRIS\+\_\+\+MASK~0x800\+UL}

Bit mask for DMA\+\_\+\+CH11\+PRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga502ab38cbae4c31c7a3c044ef615b847}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIS\_CH11PRIS\_SHIFT@{\_DMA\_CHPRIS\_CH11PRIS\_SHIFT}}
\index{\_DMA\_CHPRIS\_CH11PRIS\_SHIFT@{\_DMA\_CHPRIS\_CH11PRIS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIS\_CH11PRIS\_SHIFT}{\_DMA\_CHPRIS\_CH11PRIS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga502ab38cbae4c31c7a3c044ef615b847} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH11\+PRIS\+\_\+\+SHIFT~11}

Shift value for DMA\+\_\+\+CH11\+PRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gae4cc67d1ec61d3acfb24304f0dbd59d3}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIS\_CH1PRIS\_DEFAULT@{\_DMA\_CHPRIS\_CH1PRIS\_DEFAULT}}
\index{\_DMA\_CHPRIS\_CH1PRIS\_DEFAULT@{\_DMA\_CHPRIS\_CH1PRIS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIS\_CH1PRIS\_DEFAULT}{\_DMA\_CHPRIS\_CH1PRIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gae4cc67d1ec61d3acfb24304f0dbd59d3} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH1\+PRIS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHPRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8e2f7c5e32b052266cf5f1fefb0315e2}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIS\_CH1PRIS\_MASK@{\_DMA\_CHPRIS\_CH1PRIS\_MASK}}
\index{\_DMA\_CHPRIS\_CH1PRIS\_MASK@{\_DMA\_CHPRIS\_CH1PRIS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIS\_CH1PRIS\_MASK}{\_DMA\_CHPRIS\_CH1PRIS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8e2f7c5e32b052266cf5f1fefb0315e2} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH1\+PRIS\+\_\+\+MASK~0x2\+UL}

Bit mask for DMA\+\_\+\+CH1\+PRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga1f6648ed2db93670744712633ebe8c6d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIS\_CH1PRIS\_SHIFT@{\_DMA\_CHPRIS\_CH1PRIS\_SHIFT}}
\index{\_DMA\_CHPRIS\_CH1PRIS\_SHIFT@{\_DMA\_CHPRIS\_CH1PRIS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIS\_CH1PRIS\_SHIFT}{\_DMA\_CHPRIS\_CH1PRIS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga1f6648ed2db93670744712633ebe8c6d} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH1\+PRIS\+\_\+\+SHIFT~1}

Shift value for DMA\+\_\+\+CH1\+PRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga56f7af3fe12c48ca0948f4fe8e1cb1f5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIS\_CH2PRIS\_DEFAULT@{\_DMA\_CHPRIS\_CH2PRIS\_DEFAULT}}
\index{\_DMA\_CHPRIS\_CH2PRIS\_DEFAULT@{\_DMA\_CHPRIS\_CH2PRIS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIS\_CH2PRIS\_DEFAULT}{\_DMA\_CHPRIS\_CH2PRIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga56f7af3fe12c48ca0948f4fe8e1cb1f5} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH2\+PRIS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHPRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gafea2f9b83e145e5a5f780040b2b167da}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIS\_CH2PRIS\_MASK@{\_DMA\_CHPRIS\_CH2PRIS\_MASK}}
\index{\_DMA\_CHPRIS\_CH2PRIS\_MASK@{\_DMA\_CHPRIS\_CH2PRIS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIS\_CH2PRIS\_MASK}{\_DMA\_CHPRIS\_CH2PRIS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gafea2f9b83e145e5a5f780040b2b167da} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH2\+PRIS\+\_\+\+MASK~0x4\+UL}

Bit mask for DMA\+\_\+\+CH2\+PRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab805fd2b31fe212e9d84411d1b54b99f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIS\_CH2PRIS\_SHIFT@{\_DMA\_CHPRIS\_CH2PRIS\_SHIFT}}
\index{\_DMA\_CHPRIS\_CH2PRIS\_SHIFT@{\_DMA\_CHPRIS\_CH2PRIS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIS\_CH2PRIS\_SHIFT}{\_DMA\_CHPRIS\_CH2PRIS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab805fd2b31fe212e9d84411d1b54b99f} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH2\+PRIS\+\_\+\+SHIFT~2}

Shift value for DMA\+\_\+\+CH2\+PRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga7bca4bd8fe47647e8d4e1e2efe575d3b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIS\_CH3PRIS\_DEFAULT@{\_DMA\_CHPRIS\_CH3PRIS\_DEFAULT}}
\index{\_DMA\_CHPRIS\_CH3PRIS\_DEFAULT@{\_DMA\_CHPRIS\_CH3PRIS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIS\_CH3PRIS\_DEFAULT}{\_DMA\_CHPRIS\_CH3PRIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga7bca4bd8fe47647e8d4e1e2efe575d3b} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH3\+PRIS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHPRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab227d80ecc2fbbfcbdfd5705f762ba48}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIS\_CH3PRIS\_MASK@{\_DMA\_CHPRIS\_CH3PRIS\_MASK}}
\index{\_DMA\_CHPRIS\_CH3PRIS\_MASK@{\_DMA\_CHPRIS\_CH3PRIS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIS\_CH3PRIS\_MASK}{\_DMA\_CHPRIS\_CH3PRIS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab227d80ecc2fbbfcbdfd5705f762ba48} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH3\+PRIS\+\_\+\+MASK~0x8\+UL}

Bit mask for DMA\+\_\+\+CH3\+PRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf7e73e49868b330b0b6c15757f18aebf}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIS\_CH3PRIS\_SHIFT@{\_DMA\_CHPRIS\_CH3PRIS\_SHIFT}}
\index{\_DMA\_CHPRIS\_CH3PRIS\_SHIFT@{\_DMA\_CHPRIS\_CH3PRIS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIS\_CH3PRIS\_SHIFT}{\_DMA\_CHPRIS\_CH3PRIS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf7e73e49868b330b0b6c15757f18aebf} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH3\+PRIS\+\_\+\+SHIFT~3}

Shift value for DMA\+\_\+\+CH3\+PRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga0ff1abc823c8772319e86d343cf5afde}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIS\_CH4PRIS\_DEFAULT@{\_DMA\_CHPRIS\_CH4PRIS\_DEFAULT}}
\index{\_DMA\_CHPRIS\_CH4PRIS\_DEFAULT@{\_DMA\_CHPRIS\_CH4PRIS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIS\_CH4PRIS\_DEFAULT}{\_DMA\_CHPRIS\_CH4PRIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga0ff1abc823c8772319e86d343cf5afde} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH4\+PRIS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHPRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad6962c4b30f63f771c1472c8f76d83bf}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIS\_CH4PRIS\_MASK@{\_DMA\_CHPRIS\_CH4PRIS\_MASK}}
\index{\_DMA\_CHPRIS\_CH4PRIS\_MASK@{\_DMA\_CHPRIS\_CH4PRIS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIS\_CH4PRIS\_MASK}{\_DMA\_CHPRIS\_CH4PRIS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad6962c4b30f63f771c1472c8f76d83bf} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH4\+PRIS\+\_\+\+MASK~0x10\+UL}

Bit mask for DMA\+\_\+\+CH4\+PRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga180b7a816bc41a431856cf8c314f91de}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIS\_CH4PRIS\_SHIFT@{\_DMA\_CHPRIS\_CH4PRIS\_SHIFT}}
\index{\_DMA\_CHPRIS\_CH4PRIS\_SHIFT@{\_DMA\_CHPRIS\_CH4PRIS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIS\_CH4PRIS\_SHIFT}{\_DMA\_CHPRIS\_CH4PRIS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga180b7a816bc41a431856cf8c314f91de} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH4\+PRIS\+\_\+\+SHIFT~4}

Shift value for DMA\+\_\+\+CH4\+PRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga1e80ee5e62b1e966d77f09b92b23c300}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIS\_CH5PRIS\_DEFAULT@{\_DMA\_CHPRIS\_CH5PRIS\_DEFAULT}}
\index{\_DMA\_CHPRIS\_CH5PRIS\_DEFAULT@{\_DMA\_CHPRIS\_CH5PRIS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIS\_CH5PRIS\_DEFAULT}{\_DMA\_CHPRIS\_CH5PRIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga1e80ee5e62b1e966d77f09b92b23c300} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH5\+PRIS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHPRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad59b8eafb3963903ea83570d97ebdab5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIS\_CH5PRIS\_MASK@{\_DMA\_CHPRIS\_CH5PRIS\_MASK}}
\index{\_DMA\_CHPRIS\_CH5PRIS\_MASK@{\_DMA\_CHPRIS\_CH5PRIS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIS\_CH5PRIS\_MASK}{\_DMA\_CHPRIS\_CH5PRIS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad59b8eafb3963903ea83570d97ebdab5} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH5\+PRIS\+\_\+\+MASK~0x20\+UL}

Bit mask for DMA\+\_\+\+CH5\+PRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8abb73279fac57a9503f14126eb5cccd}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIS\_CH5PRIS\_SHIFT@{\_DMA\_CHPRIS\_CH5PRIS\_SHIFT}}
\index{\_DMA\_CHPRIS\_CH5PRIS\_SHIFT@{\_DMA\_CHPRIS\_CH5PRIS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIS\_CH5PRIS\_SHIFT}{\_DMA\_CHPRIS\_CH5PRIS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8abb73279fac57a9503f14126eb5cccd} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH5\+PRIS\+\_\+\+SHIFT~5}

Shift value for DMA\+\_\+\+CH5\+PRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga7d0bbbe6ab831acb69033f88ac103358}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIS\_CH6PRIS\_DEFAULT@{\_DMA\_CHPRIS\_CH6PRIS\_DEFAULT}}
\index{\_DMA\_CHPRIS\_CH6PRIS\_DEFAULT@{\_DMA\_CHPRIS\_CH6PRIS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIS\_CH6PRIS\_DEFAULT}{\_DMA\_CHPRIS\_CH6PRIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga7d0bbbe6ab831acb69033f88ac103358} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH6\+PRIS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHPRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad2fc3a5bdab950db9e9b9d6bfb52978a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIS\_CH6PRIS\_MASK@{\_DMA\_CHPRIS\_CH6PRIS\_MASK}}
\index{\_DMA\_CHPRIS\_CH6PRIS\_MASK@{\_DMA\_CHPRIS\_CH6PRIS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIS\_CH6PRIS\_MASK}{\_DMA\_CHPRIS\_CH6PRIS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad2fc3a5bdab950db9e9b9d6bfb52978a} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH6\+PRIS\+\_\+\+MASK~0x40\+UL}

Bit mask for DMA\+\_\+\+CH6\+PRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2de7e3258a6d961f64943cf09fc3e460}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIS\_CH6PRIS\_SHIFT@{\_DMA\_CHPRIS\_CH6PRIS\_SHIFT}}
\index{\_DMA\_CHPRIS\_CH6PRIS\_SHIFT@{\_DMA\_CHPRIS\_CH6PRIS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIS\_CH6PRIS\_SHIFT}{\_DMA\_CHPRIS\_CH6PRIS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2de7e3258a6d961f64943cf09fc3e460} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH6\+PRIS\+\_\+\+SHIFT~6}

Shift value for DMA\+\_\+\+CH6\+PRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf9a8f82862eb33983236fa6417d245f3}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIS\_CH7PRIS\_DEFAULT@{\_DMA\_CHPRIS\_CH7PRIS\_DEFAULT}}
\index{\_DMA\_CHPRIS\_CH7PRIS\_DEFAULT@{\_DMA\_CHPRIS\_CH7PRIS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIS\_CH7PRIS\_DEFAULT}{\_DMA\_CHPRIS\_CH7PRIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf9a8f82862eb33983236fa6417d245f3} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH7\+PRIS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHPRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga72f9d9027974d3719e8bf1afd3e78bab}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIS\_CH7PRIS\_MASK@{\_DMA\_CHPRIS\_CH7PRIS\_MASK}}
\index{\_DMA\_CHPRIS\_CH7PRIS\_MASK@{\_DMA\_CHPRIS\_CH7PRIS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIS\_CH7PRIS\_MASK}{\_DMA\_CHPRIS\_CH7PRIS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga72f9d9027974d3719e8bf1afd3e78bab} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH7\+PRIS\+\_\+\+MASK~0x80\+UL}

Bit mask for DMA\+\_\+\+CH7\+PRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga12209516c287d357adcf1953d87df379}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIS\_CH7PRIS\_SHIFT@{\_DMA\_CHPRIS\_CH7PRIS\_SHIFT}}
\index{\_DMA\_CHPRIS\_CH7PRIS\_SHIFT@{\_DMA\_CHPRIS\_CH7PRIS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIS\_CH7PRIS\_SHIFT}{\_DMA\_CHPRIS\_CH7PRIS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga12209516c287d357adcf1953d87df379} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH7\+PRIS\+\_\+\+SHIFT~7}

Shift value for DMA\+\_\+\+CH7\+PRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab7f4e0729fe8f41047933fceafa6a80d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIS\_CH8PRIS\_DEFAULT@{\_DMA\_CHPRIS\_CH8PRIS\_DEFAULT}}
\index{\_DMA\_CHPRIS\_CH8PRIS\_DEFAULT@{\_DMA\_CHPRIS\_CH8PRIS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIS\_CH8PRIS\_DEFAULT}{\_DMA\_CHPRIS\_CH8PRIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab7f4e0729fe8f41047933fceafa6a80d} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH8\+PRIS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHPRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga3a5ca9a385c5d8fd8bcb5aba3c62649a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIS\_CH8PRIS\_MASK@{\_DMA\_CHPRIS\_CH8PRIS\_MASK}}
\index{\_DMA\_CHPRIS\_CH8PRIS\_MASK@{\_DMA\_CHPRIS\_CH8PRIS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIS\_CH8PRIS\_MASK}{\_DMA\_CHPRIS\_CH8PRIS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga3a5ca9a385c5d8fd8bcb5aba3c62649a} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH8\+PRIS\+\_\+\+MASK~0x100\+UL}

Bit mask for DMA\+\_\+\+CH8\+PRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gae0d31b9476cf3264c89a7e49891bf685}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIS\_CH8PRIS\_SHIFT@{\_DMA\_CHPRIS\_CH8PRIS\_SHIFT}}
\index{\_DMA\_CHPRIS\_CH8PRIS\_SHIFT@{\_DMA\_CHPRIS\_CH8PRIS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIS\_CH8PRIS\_SHIFT}{\_DMA\_CHPRIS\_CH8PRIS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gae0d31b9476cf3264c89a7e49891bf685} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH8\+PRIS\+\_\+\+SHIFT~8}

Shift value for DMA\+\_\+\+CH8\+PRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga809789f987fc466306dc1e1a0256899f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIS\_CH9PRIS\_DEFAULT@{\_DMA\_CHPRIS\_CH9PRIS\_DEFAULT}}
\index{\_DMA\_CHPRIS\_CH9PRIS\_DEFAULT@{\_DMA\_CHPRIS\_CH9PRIS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIS\_CH9PRIS\_DEFAULT}{\_DMA\_CHPRIS\_CH9PRIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga809789f987fc466306dc1e1a0256899f} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH9\+PRIS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHPRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga49c9edf22dba5a8d88894612a31670a1}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIS\_CH9PRIS\_MASK@{\_DMA\_CHPRIS\_CH9PRIS\_MASK}}
\index{\_DMA\_CHPRIS\_CH9PRIS\_MASK@{\_DMA\_CHPRIS\_CH9PRIS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIS\_CH9PRIS\_MASK}{\_DMA\_CHPRIS\_CH9PRIS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga49c9edf22dba5a8d88894612a31670a1} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH9\+PRIS\+\_\+\+MASK~0x200\+UL}

Bit mask for DMA\+\_\+\+CH9\+PRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga976755fa416b8ddf0e22811c71554106}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIS\_CH9PRIS\_SHIFT@{\_DMA\_CHPRIS\_CH9PRIS\_SHIFT}}
\index{\_DMA\_CHPRIS\_CH9PRIS\_SHIFT@{\_DMA\_CHPRIS\_CH9PRIS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIS\_CH9PRIS\_SHIFT}{\_DMA\_CHPRIS\_CH9PRIS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga976755fa416b8ddf0e22811c71554106} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH9\+PRIS\+\_\+\+SHIFT~9}

Shift value for DMA\+\_\+\+CH9\+PRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga79d9267c2a82e200f8c21ca6b47b3dae}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIS\_MASK@{\_DMA\_CHPRIS\_MASK}}
\index{\_DMA\_CHPRIS\_MASK@{\_DMA\_CHPRIS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIS\_MASK}{\_DMA\_CHPRIS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga79d9267c2a82e200f8c21ca6b47b3dae} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+MASK~0x00000\+FFFUL}

Mask for DMA\+\_\+\+CHPRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9daf0b6586e2fa32dd4318581a5ee097}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHPRIS\_RESETVALUE@{\_DMA\_CHPRIS\_RESETVALUE}}
\index{\_DMA\_CHPRIS\_RESETVALUE@{\_DMA\_CHPRIS\_RESETVALUE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHPRIS\_RESETVALUE}{\_DMA\_CHPRIS\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9daf0b6586e2fa32dd4318581a5ee097} 
\#define \+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for DMA\+\_\+\+CHPRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9e225f4389c571b91cf45cbeb5d3c57b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKC\_CH0REQMASKC\_DEFAULT@{\_DMA\_CHREQMASKC\_CH0REQMASKC\_DEFAULT}}
\index{\_DMA\_CHREQMASKC\_CH0REQMASKC\_DEFAULT@{\_DMA\_CHREQMASKC\_CH0REQMASKC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKC\_CH0REQMASKC\_DEFAULT}{\_DMA\_CHREQMASKC\_CH0REQMASKC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9e225f4389c571b91cf45cbeb5d3c57b} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH0\+REQMASKC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHREQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa7a3602d7b4f560db251d4ab08f840a5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKC\_CH0REQMASKC\_MASK@{\_DMA\_CHREQMASKC\_CH0REQMASKC\_MASK}}
\index{\_DMA\_CHREQMASKC\_CH0REQMASKC\_MASK@{\_DMA\_CHREQMASKC\_CH0REQMASKC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKC\_CH0REQMASKC\_MASK}{\_DMA\_CHREQMASKC\_CH0REQMASKC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa7a3602d7b4f560db251d4ab08f840a5} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH0\+REQMASKC\+\_\+\+MASK~0x1\+UL}

Bit mask for DMA\+\_\+\+CH0\+REQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaebec317ab7c77ecf264075bd33e08422}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKC\_CH0REQMASKC\_SHIFT@{\_DMA\_CHREQMASKC\_CH0REQMASKC\_SHIFT}}
\index{\_DMA\_CHREQMASKC\_CH0REQMASKC\_SHIFT@{\_DMA\_CHREQMASKC\_CH0REQMASKC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKC\_CH0REQMASKC\_SHIFT}{\_DMA\_CHREQMASKC\_CH0REQMASKC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaebec317ab7c77ecf264075bd33e08422} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH0\+REQMASKC\+\_\+\+SHIFT~0}

Shift value for DMA\+\_\+\+CH0\+REQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga14cf8d6cdde95fe3b1f398372f208be7}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKC\_CH10REQMASKC\_DEFAULT@{\_DMA\_CHREQMASKC\_CH10REQMASKC\_DEFAULT}}
\index{\_DMA\_CHREQMASKC\_CH10REQMASKC\_DEFAULT@{\_DMA\_CHREQMASKC\_CH10REQMASKC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKC\_CH10REQMASKC\_DEFAULT}{\_DMA\_CHREQMASKC\_CH10REQMASKC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga14cf8d6cdde95fe3b1f398372f208be7} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH10\+REQMASKC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHREQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga29dc28ade9dcb0d22a341ab35457d7ef}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKC\_CH10REQMASKC\_MASK@{\_DMA\_CHREQMASKC\_CH10REQMASKC\_MASK}}
\index{\_DMA\_CHREQMASKC\_CH10REQMASKC\_MASK@{\_DMA\_CHREQMASKC\_CH10REQMASKC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKC\_CH10REQMASKC\_MASK}{\_DMA\_CHREQMASKC\_CH10REQMASKC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga29dc28ade9dcb0d22a341ab35457d7ef} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH10\+REQMASKC\+\_\+\+MASK~0x400\+UL}

Bit mask for DMA\+\_\+\+CH10\+REQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8cac709b6ce0f7e3e1803a2314e1338d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKC\_CH10REQMASKC\_SHIFT@{\_DMA\_CHREQMASKC\_CH10REQMASKC\_SHIFT}}
\index{\_DMA\_CHREQMASKC\_CH10REQMASKC\_SHIFT@{\_DMA\_CHREQMASKC\_CH10REQMASKC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKC\_CH10REQMASKC\_SHIFT}{\_DMA\_CHREQMASKC\_CH10REQMASKC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8cac709b6ce0f7e3e1803a2314e1338d} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH10\+REQMASKC\+\_\+\+SHIFT~10}

Shift value for DMA\+\_\+\+CH10\+REQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaebca68bb02aaafd663690ccf88696466}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKC\_CH11REQMASKC\_DEFAULT@{\_DMA\_CHREQMASKC\_CH11REQMASKC\_DEFAULT}}
\index{\_DMA\_CHREQMASKC\_CH11REQMASKC\_DEFAULT@{\_DMA\_CHREQMASKC\_CH11REQMASKC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKC\_CH11REQMASKC\_DEFAULT}{\_DMA\_CHREQMASKC\_CH11REQMASKC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaebca68bb02aaafd663690ccf88696466} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH11\+REQMASKC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHREQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gace484eddf12099d416f282c8a29c9d37}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKC\_CH11REQMASKC\_MASK@{\_DMA\_CHREQMASKC\_CH11REQMASKC\_MASK}}
\index{\_DMA\_CHREQMASKC\_CH11REQMASKC\_MASK@{\_DMA\_CHREQMASKC\_CH11REQMASKC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKC\_CH11REQMASKC\_MASK}{\_DMA\_CHREQMASKC\_CH11REQMASKC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gace484eddf12099d416f282c8a29c9d37} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH11\+REQMASKC\+\_\+\+MASK~0x800\+UL}

Bit mask for DMA\+\_\+\+CH11\+REQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9cf0d55e79707ae65eede21d92f79649}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKC\_CH11REQMASKC\_SHIFT@{\_DMA\_CHREQMASKC\_CH11REQMASKC\_SHIFT}}
\index{\_DMA\_CHREQMASKC\_CH11REQMASKC\_SHIFT@{\_DMA\_CHREQMASKC\_CH11REQMASKC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKC\_CH11REQMASKC\_SHIFT}{\_DMA\_CHREQMASKC\_CH11REQMASKC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9cf0d55e79707ae65eede21d92f79649} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH11\+REQMASKC\+\_\+\+SHIFT~11}

Shift value for DMA\+\_\+\+CH11\+REQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gae591a09f973277b7bb753cf6f70c0581}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKC\_CH1REQMASKC\_DEFAULT@{\_DMA\_CHREQMASKC\_CH1REQMASKC\_DEFAULT}}
\index{\_DMA\_CHREQMASKC\_CH1REQMASKC\_DEFAULT@{\_DMA\_CHREQMASKC\_CH1REQMASKC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKC\_CH1REQMASKC\_DEFAULT}{\_DMA\_CHREQMASKC\_CH1REQMASKC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gae591a09f973277b7bb753cf6f70c0581} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH1\+REQMASKC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHREQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab5bedb1c3f155a64b7d5d9ec916a187a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKC\_CH1REQMASKC\_MASK@{\_DMA\_CHREQMASKC\_CH1REQMASKC\_MASK}}
\index{\_DMA\_CHREQMASKC\_CH1REQMASKC\_MASK@{\_DMA\_CHREQMASKC\_CH1REQMASKC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKC\_CH1REQMASKC\_MASK}{\_DMA\_CHREQMASKC\_CH1REQMASKC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab5bedb1c3f155a64b7d5d9ec916a187a} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH1\+REQMASKC\+\_\+\+MASK~0x2\+UL}

Bit mask for DMA\+\_\+\+CH1\+REQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga1bd6761ca5cf62cab5d8367b23eaf085}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKC\_CH1REQMASKC\_SHIFT@{\_DMA\_CHREQMASKC\_CH1REQMASKC\_SHIFT}}
\index{\_DMA\_CHREQMASKC\_CH1REQMASKC\_SHIFT@{\_DMA\_CHREQMASKC\_CH1REQMASKC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKC\_CH1REQMASKC\_SHIFT}{\_DMA\_CHREQMASKC\_CH1REQMASKC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga1bd6761ca5cf62cab5d8367b23eaf085} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH1\+REQMASKC\+\_\+\+SHIFT~1}

Shift value for DMA\+\_\+\+CH1\+REQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga6a4ae4b378fc2da9212b9406d7b228da}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKC\_CH2REQMASKC\_DEFAULT@{\_DMA\_CHREQMASKC\_CH2REQMASKC\_DEFAULT}}
\index{\_DMA\_CHREQMASKC\_CH2REQMASKC\_DEFAULT@{\_DMA\_CHREQMASKC\_CH2REQMASKC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKC\_CH2REQMASKC\_DEFAULT}{\_DMA\_CHREQMASKC\_CH2REQMASKC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga6a4ae4b378fc2da9212b9406d7b228da} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH2\+REQMASKC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHREQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2dfd5552bc596cd4a5e50d70320748d0}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKC\_CH2REQMASKC\_MASK@{\_DMA\_CHREQMASKC\_CH2REQMASKC\_MASK}}
\index{\_DMA\_CHREQMASKC\_CH2REQMASKC\_MASK@{\_DMA\_CHREQMASKC\_CH2REQMASKC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKC\_CH2REQMASKC\_MASK}{\_DMA\_CHREQMASKC\_CH2REQMASKC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2dfd5552bc596cd4a5e50d70320748d0} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH2\+REQMASKC\+\_\+\+MASK~0x4\+UL}

Bit mask for DMA\+\_\+\+CH2\+REQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga6c5c6a398488a63ef2d00e48d7ed9801}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKC\_CH2REQMASKC\_SHIFT@{\_DMA\_CHREQMASKC\_CH2REQMASKC\_SHIFT}}
\index{\_DMA\_CHREQMASKC\_CH2REQMASKC\_SHIFT@{\_DMA\_CHREQMASKC\_CH2REQMASKC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKC\_CH2REQMASKC\_SHIFT}{\_DMA\_CHREQMASKC\_CH2REQMASKC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga6c5c6a398488a63ef2d00e48d7ed9801} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH2\+REQMASKC\+\_\+\+SHIFT~2}

Shift value for DMA\+\_\+\+CH2\+REQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2365654cc79e1ceb08334ab798f0fa8a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKC\_CH3REQMASKC\_DEFAULT@{\_DMA\_CHREQMASKC\_CH3REQMASKC\_DEFAULT}}
\index{\_DMA\_CHREQMASKC\_CH3REQMASKC\_DEFAULT@{\_DMA\_CHREQMASKC\_CH3REQMASKC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKC\_CH3REQMASKC\_DEFAULT}{\_DMA\_CHREQMASKC\_CH3REQMASKC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2365654cc79e1ceb08334ab798f0fa8a} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH3\+REQMASKC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHREQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga64a5cd5bbc4f7dbaf80bc73441024901}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKC\_CH3REQMASKC\_MASK@{\_DMA\_CHREQMASKC\_CH3REQMASKC\_MASK}}
\index{\_DMA\_CHREQMASKC\_CH3REQMASKC\_MASK@{\_DMA\_CHREQMASKC\_CH3REQMASKC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKC\_CH3REQMASKC\_MASK}{\_DMA\_CHREQMASKC\_CH3REQMASKC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga64a5cd5bbc4f7dbaf80bc73441024901} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH3\+REQMASKC\+\_\+\+MASK~0x8\+UL}

Bit mask for DMA\+\_\+\+CH3\+REQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga33776638699de1548379b67e10a1b5f1}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKC\_CH3REQMASKC\_SHIFT@{\_DMA\_CHREQMASKC\_CH3REQMASKC\_SHIFT}}
\index{\_DMA\_CHREQMASKC\_CH3REQMASKC\_SHIFT@{\_DMA\_CHREQMASKC\_CH3REQMASKC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKC\_CH3REQMASKC\_SHIFT}{\_DMA\_CHREQMASKC\_CH3REQMASKC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga33776638699de1548379b67e10a1b5f1} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH3\+REQMASKC\+\_\+\+SHIFT~3}

Shift value for DMA\+\_\+\+CH3\+REQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga06967811f445c8e126bd4f538bedc094}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKC\_CH4REQMASKC\_DEFAULT@{\_DMA\_CHREQMASKC\_CH4REQMASKC\_DEFAULT}}
\index{\_DMA\_CHREQMASKC\_CH4REQMASKC\_DEFAULT@{\_DMA\_CHREQMASKC\_CH4REQMASKC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKC\_CH4REQMASKC\_DEFAULT}{\_DMA\_CHREQMASKC\_CH4REQMASKC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga06967811f445c8e126bd4f538bedc094} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH4\+REQMASKC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHREQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab9ee56a2e5314cfe9212faad05368a91}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKC\_CH4REQMASKC\_MASK@{\_DMA\_CHREQMASKC\_CH4REQMASKC\_MASK}}
\index{\_DMA\_CHREQMASKC\_CH4REQMASKC\_MASK@{\_DMA\_CHREQMASKC\_CH4REQMASKC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKC\_CH4REQMASKC\_MASK}{\_DMA\_CHREQMASKC\_CH4REQMASKC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab9ee56a2e5314cfe9212faad05368a91} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH4\+REQMASKC\+\_\+\+MASK~0x10\+UL}

Bit mask for DMA\+\_\+\+CH4\+REQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga96583f6eb5f1cd97aa226509002d29ec}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKC\_CH4REQMASKC\_SHIFT@{\_DMA\_CHREQMASKC\_CH4REQMASKC\_SHIFT}}
\index{\_DMA\_CHREQMASKC\_CH4REQMASKC\_SHIFT@{\_DMA\_CHREQMASKC\_CH4REQMASKC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKC\_CH4REQMASKC\_SHIFT}{\_DMA\_CHREQMASKC\_CH4REQMASKC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga96583f6eb5f1cd97aa226509002d29ec} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH4\+REQMASKC\+\_\+\+SHIFT~4}

Shift value for DMA\+\_\+\+CH4\+REQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gadd32c210a37ca84e9a49dd0d89b7b6ae}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKC\_CH5REQMASKC\_DEFAULT@{\_DMA\_CHREQMASKC\_CH5REQMASKC\_DEFAULT}}
\index{\_DMA\_CHREQMASKC\_CH5REQMASKC\_DEFAULT@{\_DMA\_CHREQMASKC\_CH5REQMASKC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKC\_CH5REQMASKC\_DEFAULT}{\_DMA\_CHREQMASKC\_CH5REQMASKC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gadd32c210a37ca84e9a49dd0d89b7b6ae} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH5\+REQMASKC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHREQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gabbb354e9c3b0d5a1bd13e03c0ae2da84}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKC\_CH5REQMASKC\_MASK@{\_DMA\_CHREQMASKC\_CH5REQMASKC\_MASK}}
\index{\_DMA\_CHREQMASKC\_CH5REQMASKC\_MASK@{\_DMA\_CHREQMASKC\_CH5REQMASKC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKC\_CH5REQMASKC\_MASK}{\_DMA\_CHREQMASKC\_CH5REQMASKC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gabbb354e9c3b0d5a1bd13e03c0ae2da84} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH5\+REQMASKC\+\_\+\+MASK~0x20\+UL}

Bit mask for DMA\+\_\+\+CH5\+REQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2e4ecb0ce2ced87d3381250db15e60a2}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKC\_CH5REQMASKC\_SHIFT@{\_DMA\_CHREQMASKC\_CH5REQMASKC\_SHIFT}}
\index{\_DMA\_CHREQMASKC\_CH5REQMASKC\_SHIFT@{\_DMA\_CHREQMASKC\_CH5REQMASKC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKC\_CH5REQMASKC\_SHIFT}{\_DMA\_CHREQMASKC\_CH5REQMASKC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2e4ecb0ce2ced87d3381250db15e60a2} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH5\+REQMASKC\+\_\+\+SHIFT~5}

Shift value for DMA\+\_\+\+CH5\+REQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad7e604b9fb2ae75dc0faaf16889dad74}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKC\_CH6REQMASKC\_DEFAULT@{\_DMA\_CHREQMASKC\_CH6REQMASKC\_DEFAULT}}
\index{\_DMA\_CHREQMASKC\_CH6REQMASKC\_DEFAULT@{\_DMA\_CHREQMASKC\_CH6REQMASKC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKC\_CH6REQMASKC\_DEFAULT}{\_DMA\_CHREQMASKC\_CH6REQMASKC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad7e604b9fb2ae75dc0faaf16889dad74} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH6\+REQMASKC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHREQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8785dbbf2479707d0ed7240059bb92b0}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKC\_CH6REQMASKC\_MASK@{\_DMA\_CHREQMASKC\_CH6REQMASKC\_MASK}}
\index{\_DMA\_CHREQMASKC\_CH6REQMASKC\_MASK@{\_DMA\_CHREQMASKC\_CH6REQMASKC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKC\_CH6REQMASKC\_MASK}{\_DMA\_CHREQMASKC\_CH6REQMASKC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8785dbbf2479707d0ed7240059bb92b0} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH6\+REQMASKC\+\_\+\+MASK~0x40\+UL}

Bit mask for DMA\+\_\+\+CH6\+REQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8a9b915abb465760170677054b124cc2}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKC\_CH6REQMASKC\_SHIFT@{\_DMA\_CHREQMASKC\_CH6REQMASKC\_SHIFT}}
\index{\_DMA\_CHREQMASKC\_CH6REQMASKC\_SHIFT@{\_DMA\_CHREQMASKC\_CH6REQMASKC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKC\_CH6REQMASKC\_SHIFT}{\_DMA\_CHREQMASKC\_CH6REQMASKC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8a9b915abb465760170677054b124cc2} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH6\+REQMASKC\+\_\+\+SHIFT~6}

Shift value for DMA\+\_\+\+CH6\+REQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga806a99e00e5f5e602a079448cf12e6d6}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKC\_CH7REQMASKC\_DEFAULT@{\_DMA\_CHREQMASKC\_CH7REQMASKC\_DEFAULT}}
\index{\_DMA\_CHREQMASKC\_CH7REQMASKC\_DEFAULT@{\_DMA\_CHREQMASKC\_CH7REQMASKC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKC\_CH7REQMASKC\_DEFAULT}{\_DMA\_CHREQMASKC\_CH7REQMASKC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga806a99e00e5f5e602a079448cf12e6d6} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH7\+REQMASKC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHREQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga617392f606af81c5a636c99d4194ee6a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKC\_CH7REQMASKC\_MASK@{\_DMA\_CHREQMASKC\_CH7REQMASKC\_MASK}}
\index{\_DMA\_CHREQMASKC\_CH7REQMASKC\_MASK@{\_DMA\_CHREQMASKC\_CH7REQMASKC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKC\_CH7REQMASKC\_MASK}{\_DMA\_CHREQMASKC\_CH7REQMASKC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga617392f606af81c5a636c99d4194ee6a} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH7\+REQMASKC\+\_\+\+MASK~0x80\+UL}

Bit mask for DMA\+\_\+\+CH7\+REQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gabb4b07a66b52bdfbf64780fe202cf48f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKC\_CH7REQMASKC\_SHIFT@{\_DMA\_CHREQMASKC\_CH7REQMASKC\_SHIFT}}
\index{\_DMA\_CHREQMASKC\_CH7REQMASKC\_SHIFT@{\_DMA\_CHREQMASKC\_CH7REQMASKC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKC\_CH7REQMASKC\_SHIFT}{\_DMA\_CHREQMASKC\_CH7REQMASKC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gabb4b07a66b52bdfbf64780fe202cf48f} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH7\+REQMASKC\+\_\+\+SHIFT~7}

Shift value for DMA\+\_\+\+CH7\+REQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga7047381c324d1eea02d4dbcaf824fc8c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKC\_CH8REQMASKC\_DEFAULT@{\_DMA\_CHREQMASKC\_CH8REQMASKC\_DEFAULT}}
\index{\_DMA\_CHREQMASKC\_CH8REQMASKC\_DEFAULT@{\_DMA\_CHREQMASKC\_CH8REQMASKC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKC\_CH8REQMASKC\_DEFAULT}{\_DMA\_CHREQMASKC\_CH8REQMASKC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga7047381c324d1eea02d4dbcaf824fc8c} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH8\+REQMASKC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHREQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9c49f2b9584410c605b5042c7d43dc24}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKC\_CH8REQMASKC\_MASK@{\_DMA\_CHREQMASKC\_CH8REQMASKC\_MASK}}
\index{\_DMA\_CHREQMASKC\_CH8REQMASKC\_MASK@{\_DMA\_CHREQMASKC\_CH8REQMASKC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKC\_CH8REQMASKC\_MASK}{\_DMA\_CHREQMASKC\_CH8REQMASKC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9c49f2b9584410c605b5042c7d43dc24} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH8\+REQMASKC\+\_\+\+MASK~0x100\+UL}

Bit mask for DMA\+\_\+\+CH8\+REQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga0dc532926c13bc373121b373d32013cc}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKC\_CH8REQMASKC\_SHIFT@{\_DMA\_CHREQMASKC\_CH8REQMASKC\_SHIFT}}
\index{\_DMA\_CHREQMASKC\_CH8REQMASKC\_SHIFT@{\_DMA\_CHREQMASKC\_CH8REQMASKC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKC\_CH8REQMASKC\_SHIFT}{\_DMA\_CHREQMASKC\_CH8REQMASKC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga0dc532926c13bc373121b373d32013cc} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH8\+REQMASKC\+\_\+\+SHIFT~8}

Shift value for DMA\+\_\+\+CH8\+REQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga89736225497627a2439f824c1ac7cdd2}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKC\_CH9REQMASKC\_DEFAULT@{\_DMA\_CHREQMASKC\_CH9REQMASKC\_DEFAULT}}
\index{\_DMA\_CHREQMASKC\_CH9REQMASKC\_DEFAULT@{\_DMA\_CHREQMASKC\_CH9REQMASKC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKC\_CH9REQMASKC\_DEFAULT}{\_DMA\_CHREQMASKC\_CH9REQMASKC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga89736225497627a2439f824c1ac7cdd2} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH9\+REQMASKC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHREQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2cf86cd157adbbc5d66271735367e4fb}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKC\_CH9REQMASKC\_MASK@{\_DMA\_CHREQMASKC\_CH9REQMASKC\_MASK}}
\index{\_DMA\_CHREQMASKC\_CH9REQMASKC\_MASK@{\_DMA\_CHREQMASKC\_CH9REQMASKC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKC\_CH9REQMASKC\_MASK}{\_DMA\_CHREQMASKC\_CH9REQMASKC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2cf86cd157adbbc5d66271735367e4fb} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH9\+REQMASKC\+\_\+\+MASK~0x200\+UL}

Bit mask for DMA\+\_\+\+CH9\+REQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad8c71fb9894c3db77323cb69a0db3830}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKC\_CH9REQMASKC\_SHIFT@{\_DMA\_CHREQMASKC\_CH9REQMASKC\_SHIFT}}
\index{\_DMA\_CHREQMASKC\_CH9REQMASKC\_SHIFT@{\_DMA\_CHREQMASKC\_CH9REQMASKC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKC\_CH9REQMASKC\_SHIFT}{\_DMA\_CHREQMASKC\_CH9REQMASKC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad8c71fb9894c3db77323cb69a0db3830} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH9\+REQMASKC\+\_\+\+SHIFT~9}

Shift value for DMA\+\_\+\+CH9\+REQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga6b0ff687023c5a5ca90794888ba6d834}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKC\_MASK@{\_DMA\_CHREQMASKC\_MASK}}
\index{\_DMA\_CHREQMASKC\_MASK@{\_DMA\_CHREQMASKC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKC\_MASK}{\_DMA\_CHREQMASKC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga6b0ff687023c5a5ca90794888ba6d834} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+MASK~0x00000\+FFFUL}

Mask for DMA\+\_\+\+CHREQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaacb9fcf4f72148763f49b6443de6d258}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKC\_RESETVALUE@{\_DMA\_CHREQMASKC\_RESETVALUE}}
\index{\_DMA\_CHREQMASKC\_RESETVALUE@{\_DMA\_CHREQMASKC\_RESETVALUE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKC\_RESETVALUE}{\_DMA\_CHREQMASKC\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaacb9fcf4f72148763f49b6443de6d258} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for DMA\+\_\+\+CHREQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gafc97ea5b36851693cb69e7a21d812a5e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKS\_CH0REQMASKS\_DEFAULT@{\_DMA\_CHREQMASKS\_CH0REQMASKS\_DEFAULT}}
\index{\_DMA\_CHREQMASKS\_CH0REQMASKS\_DEFAULT@{\_DMA\_CHREQMASKS\_CH0REQMASKS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKS\_CH0REQMASKS\_DEFAULT}{\_DMA\_CHREQMASKS\_CH0REQMASKS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gafc97ea5b36851693cb69e7a21d812a5e} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH0\+REQMASKS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHREQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4c22729eed6405317e4861a406d844e5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKS\_CH0REQMASKS\_MASK@{\_DMA\_CHREQMASKS\_CH0REQMASKS\_MASK}}
\index{\_DMA\_CHREQMASKS\_CH0REQMASKS\_MASK@{\_DMA\_CHREQMASKS\_CH0REQMASKS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKS\_CH0REQMASKS\_MASK}{\_DMA\_CHREQMASKS\_CH0REQMASKS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4c22729eed6405317e4861a406d844e5} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH0\+REQMASKS\+\_\+\+MASK~0x1\+UL}

Bit mask for DMA\+\_\+\+CH0\+REQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad2bd40977f04b35a3fcad6142a8139ce}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKS\_CH0REQMASKS\_SHIFT@{\_DMA\_CHREQMASKS\_CH0REQMASKS\_SHIFT}}
\index{\_DMA\_CHREQMASKS\_CH0REQMASKS\_SHIFT@{\_DMA\_CHREQMASKS\_CH0REQMASKS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKS\_CH0REQMASKS\_SHIFT}{\_DMA\_CHREQMASKS\_CH0REQMASKS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad2bd40977f04b35a3fcad6142a8139ce} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH0\+REQMASKS\+\_\+\+SHIFT~0}

Shift value for DMA\+\_\+\+CH0\+REQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga70caa27e1fa6e00df357fb87de5dec70}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKS\_CH10REQMASKS\_DEFAULT@{\_DMA\_CHREQMASKS\_CH10REQMASKS\_DEFAULT}}
\index{\_DMA\_CHREQMASKS\_CH10REQMASKS\_DEFAULT@{\_DMA\_CHREQMASKS\_CH10REQMASKS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKS\_CH10REQMASKS\_DEFAULT}{\_DMA\_CHREQMASKS\_CH10REQMASKS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga70caa27e1fa6e00df357fb87de5dec70} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH10\+REQMASKS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHREQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga1ac5ff20ca575baa06eb3274b406d7a1}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKS\_CH10REQMASKS\_MASK@{\_DMA\_CHREQMASKS\_CH10REQMASKS\_MASK}}
\index{\_DMA\_CHREQMASKS\_CH10REQMASKS\_MASK@{\_DMA\_CHREQMASKS\_CH10REQMASKS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKS\_CH10REQMASKS\_MASK}{\_DMA\_CHREQMASKS\_CH10REQMASKS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga1ac5ff20ca575baa06eb3274b406d7a1} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH10\+REQMASKS\+\_\+\+MASK~0x400\+UL}

Bit mask for DMA\+\_\+\+CH10\+REQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5695e5a432b21727597e5201f174fc4c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKS\_CH10REQMASKS\_SHIFT@{\_DMA\_CHREQMASKS\_CH10REQMASKS\_SHIFT}}
\index{\_DMA\_CHREQMASKS\_CH10REQMASKS\_SHIFT@{\_DMA\_CHREQMASKS\_CH10REQMASKS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKS\_CH10REQMASKS\_SHIFT}{\_DMA\_CHREQMASKS\_CH10REQMASKS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5695e5a432b21727597e5201f174fc4c} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH10\+REQMASKS\+\_\+\+SHIFT~10}

Shift value for DMA\+\_\+\+CH10\+REQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga3766dd8ba87b2d5d88c7914400fd5985}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKS\_CH11REQMASKS\_DEFAULT@{\_DMA\_CHREQMASKS\_CH11REQMASKS\_DEFAULT}}
\index{\_DMA\_CHREQMASKS\_CH11REQMASKS\_DEFAULT@{\_DMA\_CHREQMASKS\_CH11REQMASKS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKS\_CH11REQMASKS\_DEFAULT}{\_DMA\_CHREQMASKS\_CH11REQMASKS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga3766dd8ba87b2d5d88c7914400fd5985} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH11\+REQMASKS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHREQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga21a59199218657442232e2b69444df5e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKS\_CH11REQMASKS\_MASK@{\_DMA\_CHREQMASKS\_CH11REQMASKS\_MASK}}
\index{\_DMA\_CHREQMASKS\_CH11REQMASKS\_MASK@{\_DMA\_CHREQMASKS\_CH11REQMASKS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKS\_CH11REQMASKS\_MASK}{\_DMA\_CHREQMASKS\_CH11REQMASKS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga21a59199218657442232e2b69444df5e} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH11\+REQMASKS\+\_\+\+MASK~0x800\+UL}

Bit mask for DMA\+\_\+\+CH11\+REQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga1ebfa0e0d5df4ce354980088270e900d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKS\_CH11REQMASKS\_SHIFT@{\_DMA\_CHREQMASKS\_CH11REQMASKS\_SHIFT}}
\index{\_DMA\_CHREQMASKS\_CH11REQMASKS\_SHIFT@{\_DMA\_CHREQMASKS\_CH11REQMASKS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKS\_CH11REQMASKS\_SHIFT}{\_DMA\_CHREQMASKS\_CH11REQMASKS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga1ebfa0e0d5df4ce354980088270e900d} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH11\+REQMASKS\+\_\+\+SHIFT~11}

Shift value for DMA\+\_\+\+CH11\+REQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf6bdeafb8c23d4fe8acd8ad8cb0dbe10}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKS\_CH1REQMASKS\_DEFAULT@{\_DMA\_CHREQMASKS\_CH1REQMASKS\_DEFAULT}}
\index{\_DMA\_CHREQMASKS\_CH1REQMASKS\_DEFAULT@{\_DMA\_CHREQMASKS\_CH1REQMASKS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKS\_CH1REQMASKS\_DEFAULT}{\_DMA\_CHREQMASKS\_CH1REQMASKS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf6bdeafb8c23d4fe8acd8ad8cb0dbe10} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH1\+REQMASKS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHREQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga130af438b19240f5af9b8a3adfdcac71}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKS\_CH1REQMASKS\_MASK@{\_DMA\_CHREQMASKS\_CH1REQMASKS\_MASK}}
\index{\_DMA\_CHREQMASKS\_CH1REQMASKS\_MASK@{\_DMA\_CHREQMASKS\_CH1REQMASKS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKS\_CH1REQMASKS\_MASK}{\_DMA\_CHREQMASKS\_CH1REQMASKS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga130af438b19240f5af9b8a3adfdcac71} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH1\+REQMASKS\+\_\+\+MASK~0x2\+UL}

Bit mask for DMA\+\_\+\+CH1\+REQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2b27781d75db437efc821c90ed4c9099}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKS\_CH1REQMASKS\_SHIFT@{\_DMA\_CHREQMASKS\_CH1REQMASKS\_SHIFT}}
\index{\_DMA\_CHREQMASKS\_CH1REQMASKS\_SHIFT@{\_DMA\_CHREQMASKS\_CH1REQMASKS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKS\_CH1REQMASKS\_SHIFT}{\_DMA\_CHREQMASKS\_CH1REQMASKS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2b27781d75db437efc821c90ed4c9099} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH1\+REQMASKS\+\_\+\+SHIFT~1}

Shift value for DMA\+\_\+\+CH1\+REQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga93531f86b214d6ac018e00780f22710a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKS\_CH2REQMASKS\_DEFAULT@{\_DMA\_CHREQMASKS\_CH2REQMASKS\_DEFAULT}}
\index{\_DMA\_CHREQMASKS\_CH2REQMASKS\_DEFAULT@{\_DMA\_CHREQMASKS\_CH2REQMASKS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKS\_CH2REQMASKS\_DEFAULT}{\_DMA\_CHREQMASKS\_CH2REQMASKS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga93531f86b214d6ac018e00780f22710a} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH2\+REQMASKS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHREQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab2fe86d88b39428b1172ec0adbc9ee52}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKS\_CH2REQMASKS\_MASK@{\_DMA\_CHREQMASKS\_CH2REQMASKS\_MASK}}
\index{\_DMA\_CHREQMASKS\_CH2REQMASKS\_MASK@{\_DMA\_CHREQMASKS\_CH2REQMASKS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKS\_CH2REQMASKS\_MASK}{\_DMA\_CHREQMASKS\_CH2REQMASKS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab2fe86d88b39428b1172ec0adbc9ee52} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH2\+REQMASKS\+\_\+\+MASK~0x4\+UL}

Bit mask for DMA\+\_\+\+CH2\+REQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad3d2f9f4c0968e74d4f6d4692c39b6d3}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKS\_CH2REQMASKS\_SHIFT@{\_DMA\_CHREQMASKS\_CH2REQMASKS\_SHIFT}}
\index{\_DMA\_CHREQMASKS\_CH2REQMASKS\_SHIFT@{\_DMA\_CHREQMASKS\_CH2REQMASKS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKS\_CH2REQMASKS\_SHIFT}{\_DMA\_CHREQMASKS\_CH2REQMASKS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad3d2f9f4c0968e74d4f6d4692c39b6d3} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH2\+REQMASKS\+\_\+\+SHIFT~2}

Shift value for DMA\+\_\+\+CH2\+REQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa5efd4ca20d13ae5215bb949e2c55c11}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKS\_CH3REQMASKS\_DEFAULT@{\_DMA\_CHREQMASKS\_CH3REQMASKS\_DEFAULT}}
\index{\_DMA\_CHREQMASKS\_CH3REQMASKS\_DEFAULT@{\_DMA\_CHREQMASKS\_CH3REQMASKS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKS\_CH3REQMASKS\_DEFAULT}{\_DMA\_CHREQMASKS\_CH3REQMASKS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa5efd4ca20d13ae5215bb949e2c55c11} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH3\+REQMASKS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHREQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab1f131564418eeae0ed8df0e261a4e15}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKS\_CH3REQMASKS\_MASK@{\_DMA\_CHREQMASKS\_CH3REQMASKS\_MASK}}
\index{\_DMA\_CHREQMASKS\_CH3REQMASKS\_MASK@{\_DMA\_CHREQMASKS\_CH3REQMASKS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKS\_CH3REQMASKS\_MASK}{\_DMA\_CHREQMASKS\_CH3REQMASKS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab1f131564418eeae0ed8df0e261a4e15} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH3\+REQMASKS\+\_\+\+MASK~0x8\+UL}

Bit mask for DMA\+\_\+\+CH3\+REQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gadb5d11bf686e32fbe7ee25f39fbc9fd7}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKS\_CH3REQMASKS\_SHIFT@{\_DMA\_CHREQMASKS\_CH3REQMASKS\_SHIFT}}
\index{\_DMA\_CHREQMASKS\_CH3REQMASKS\_SHIFT@{\_DMA\_CHREQMASKS\_CH3REQMASKS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKS\_CH3REQMASKS\_SHIFT}{\_DMA\_CHREQMASKS\_CH3REQMASKS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gadb5d11bf686e32fbe7ee25f39fbc9fd7} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH3\+REQMASKS\+\_\+\+SHIFT~3}

Shift value for DMA\+\_\+\+CH3\+REQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4604563242cc7409620698bcdbcb73fd}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKS\_CH4REQMASKS\_DEFAULT@{\_DMA\_CHREQMASKS\_CH4REQMASKS\_DEFAULT}}
\index{\_DMA\_CHREQMASKS\_CH4REQMASKS\_DEFAULT@{\_DMA\_CHREQMASKS\_CH4REQMASKS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKS\_CH4REQMASKS\_DEFAULT}{\_DMA\_CHREQMASKS\_CH4REQMASKS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4604563242cc7409620698bcdbcb73fd} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH4\+REQMASKS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHREQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaaf20b8b5264e86bd0c1e204c0005d47a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKS\_CH4REQMASKS\_MASK@{\_DMA\_CHREQMASKS\_CH4REQMASKS\_MASK}}
\index{\_DMA\_CHREQMASKS\_CH4REQMASKS\_MASK@{\_DMA\_CHREQMASKS\_CH4REQMASKS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKS\_CH4REQMASKS\_MASK}{\_DMA\_CHREQMASKS\_CH4REQMASKS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaaf20b8b5264e86bd0c1e204c0005d47a} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH4\+REQMASKS\+\_\+\+MASK~0x10\+UL}

Bit mask for DMA\+\_\+\+CH4\+REQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad501b35a32b8e4ffbde8bb182c10da5e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKS\_CH4REQMASKS\_SHIFT@{\_DMA\_CHREQMASKS\_CH4REQMASKS\_SHIFT}}
\index{\_DMA\_CHREQMASKS\_CH4REQMASKS\_SHIFT@{\_DMA\_CHREQMASKS\_CH4REQMASKS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKS\_CH4REQMASKS\_SHIFT}{\_DMA\_CHREQMASKS\_CH4REQMASKS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad501b35a32b8e4ffbde8bb182c10da5e} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH4\+REQMASKS\+\_\+\+SHIFT~4}

Shift value for DMA\+\_\+\+CH4\+REQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga1708a28e0c9a951ccafb3e81ae51ea80}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKS\_CH5REQMASKS\_DEFAULT@{\_DMA\_CHREQMASKS\_CH5REQMASKS\_DEFAULT}}
\index{\_DMA\_CHREQMASKS\_CH5REQMASKS\_DEFAULT@{\_DMA\_CHREQMASKS\_CH5REQMASKS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKS\_CH5REQMASKS\_DEFAULT}{\_DMA\_CHREQMASKS\_CH5REQMASKS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga1708a28e0c9a951ccafb3e81ae51ea80} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH5\+REQMASKS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHREQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab89c22346382b5378f4875375e82cf6a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKS\_CH5REQMASKS\_MASK@{\_DMA\_CHREQMASKS\_CH5REQMASKS\_MASK}}
\index{\_DMA\_CHREQMASKS\_CH5REQMASKS\_MASK@{\_DMA\_CHREQMASKS\_CH5REQMASKS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKS\_CH5REQMASKS\_MASK}{\_DMA\_CHREQMASKS\_CH5REQMASKS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab89c22346382b5378f4875375e82cf6a} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH5\+REQMASKS\+\_\+\+MASK~0x20\+UL}

Bit mask for DMA\+\_\+\+CH5\+REQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gadf26786ae4f9a117ea01a82824456006}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKS\_CH5REQMASKS\_SHIFT@{\_DMA\_CHREQMASKS\_CH5REQMASKS\_SHIFT}}
\index{\_DMA\_CHREQMASKS\_CH5REQMASKS\_SHIFT@{\_DMA\_CHREQMASKS\_CH5REQMASKS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKS\_CH5REQMASKS\_SHIFT}{\_DMA\_CHREQMASKS\_CH5REQMASKS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gadf26786ae4f9a117ea01a82824456006} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH5\+REQMASKS\+\_\+\+SHIFT~5}

Shift value for DMA\+\_\+\+CH5\+REQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga539691bcecd365628b02357e95760446}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKS\_CH6REQMASKS\_DEFAULT@{\_DMA\_CHREQMASKS\_CH6REQMASKS\_DEFAULT}}
\index{\_DMA\_CHREQMASKS\_CH6REQMASKS\_DEFAULT@{\_DMA\_CHREQMASKS\_CH6REQMASKS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKS\_CH6REQMASKS\_DEFAULT}{\_DMA\_CHREQMASKS\_CH6REQMASKS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga539691bcecd365628b02357e95760446} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH6\+REQMASKS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHREQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga7406de88f8e3301cec44b12a5d212724}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKS\_CH6REQMASKS\_MASK@{\_DMA\_CHREQMASKS\_CH6REQMASKS\_MASK}}
\index{\_DMA\_CHREQMASKS\_CH6REQMASKS\_MASK@{\_DMA\_CHREQMASKS\_CH6REQMASKS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKS\_CH6REQMASKS\_MASK}{\_DMA\_CHREQMASKS\_CH6REQMASKS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga7406de88f8e3301cec44b12a5d212724} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH6\+REQMASKS\+\_\+\+MASK~0x40\+UL}

Bit mask for DMA\+\_\+\+CH6\+REQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa68606a37184acfca2a5743e9b5211e1}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKS\_CH6REQMASKS\_SHIFT@{\_DMA\_CHREQMASKS\_CH6REQMASKS\_SHIFT}}
\index{\_DMA\_CHREQMASKS\_CH6REQMASKS\_SHIFT@{\_DMA\_CHREQMASKS\_CH6REQMASKS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKS\_CH6REQMASKS\_SHIFT}{\_DMA\_CHREQMASKS\_CH6REQMASKS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa68606a37184acfca2a5743e9b5211e1} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH6\+REQMASKS\+\_\+\+SHIFT~6}

Shift value for DMA\+\_\+\+CH6\+REQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa5d9bf1a91659e22add5e1d7a7edee33}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKS\_CH7REQMASKS\_DEFAULT@{\_DMA\_CHREQMASKS\_CH7REQMASKS\_DEFAULT}}
\index{\_DMA\_CHREQMASKS\_CH7REQMASKS\_DEFAULT@{\_DMA\_CHREQMASKS\_CH7REQMASKS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKS\_CH7REQMASKS\_DEFAULT}{\_DMA\_CHREQMASKS\_CH7REQMASKS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa5d9bf1a91659e22add5e1d7a7edee33} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH7\+REQMASKS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHREQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga25f7d7a21cad7acc2c2f7902e5ea3f03}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKS\_CH7REQMASKS\_MASK@{\_DMA\_CHREQMASKS\_CH7REQMASKS\_MASK}}
\index{\_DMA\_CHREQMASKS\_CH7REQMASKS\_MASK@{\_DMA\_CHREQMASKS\_CH7REQMASKS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKS\_CH7REQMASKS\_MASK}{\_DMA\_CHREQMASKS\_CH7REQMASKS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga25f7d7a21cad7acc2c2f7902e5ea3f03} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH7\+REQMASKS\+\_\+\+MASK~0x80\+UL}

Bit mask for DMA\+\_\+\+CH7\+REQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gabf725e851f1a2408b64c617145a72fe5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKS\_CH7REQMASKS\_SHIFT@{\_DMA\_CHREQMASKS\_CH7REQMASKS\_SHIFT}}
\index{\_DMA\_CHREQMASKS\_CH7REQMASKS\_SHIFT@{\_DMA\_CHREQMASKS\_CH7REQMASKS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKS\_CH7REQMASKS\_SHIFT}{\_DMA\_CHREQMASKS\_CH7REQMASKS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gabf725e851f1a2408b64c617145a72fe5} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH7\+REQMASKS\+\_\+\+SHIFT~7}

Shift value for DMA\+\_\+\+CH7\+REQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga0564ecfe10b695e8ed1bd0b19baf8e3c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKS\_CH8REQMASKS\_DEFAULT@{\_DMA\_CHREQMASKS\_CH8REQMASKS\_DEFAULT}}
\index{\_DMA\_CHREQMASKS\_CH8REQMASKS\_DEFAULT@{\_DMA\_CHREQMASKS\_CH8REQMASKS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKS\_CH8REQMASKS\_DEFAULT}{\_DMA\_CHREQMASKS\_CH8REQMASKS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga0564ecfe10b695e8ed1bd0b19baf8e3c} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH8\+REQMASKS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHREQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gae736094335d8f9e7215bfc376797d238}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKS\_CH8REQMASKS\_MASK@{\_DMA\_CHREQMASKS\_CH8REQMASKS\_MASK}}
\index{\_DMA\_CHREQMASKS\_CH8REQMASKS\_MASK@{\_DMA\_CHREQMASKS\_CH8REQMASKS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKS\_CH8REQMASKS\_MASK}{\_DMA\_CHREQMASKS\_CH8REQMASKS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gae736094335d8f9e7215bfc376797d238} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH8\+REQMASKS\+\_\+\+MASK~0x100\+UL}

Bit mask for DMA\+\_\+\+CH8\+REQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gafec69e818b2183e50842025418cb0f1b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKS\_CH8REQMASKS\_SHIFT@{\_DMA\_CHREQMASKS\_CH8REQMASKS\_SHIFT}}
\index{\_DMA\_CHREQMASKS\_CH8REQMASKS\_SHIFT@{\_DMA\_CHREQMASKS\_CH8REQMASKS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKS\_CH8REQMASKS\_SHIFT}{\_DMA\_CHREQMASKS\_CH8REQMASKS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gafec69e818b2183e50842025418cb0f1b} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH8\+REQMASKS\+\_\+\+SHIFT~8}

Shift value for DMA\+\_\+\+CH8\+REQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga741d9095de32cc9264da2324832b2120}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKS\_CH9REQMASKS\_DEFAULT@{\_DMA\_CHREQMASKS\_CH9REQMASKS\_DEFAULT}}
\index{\_DMA\_CHREQMASKS\_CH9REQMASKS\_DEFAULT@{\_DMA\_CHREQMASKS\_CH9REQMASKS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKS\_CH9REQMASKS\_DEFAULT}{\_DMA\_CHREQMASKS\_CH9REQMASKS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga741d9095de32cc9264da2324832b2120} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH9\+REQMASKS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHREQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga204e7e2722da7dde0172728890f90733}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKS\_CH9REQMASKS\_MASK@{\_DMA\_CHREQMASKS\_CH9REQMASKS\_MASK}}
\index{\_DMA\_CHREQMASKS\_CH9REQMASKS\_MASK@{\_DMA\_CHREQMASKS\_CH9REQMASKS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKS\_CH9REQMASKS\_MASK}{\_DMA\_CHREQMASKS\_CH9REQMASKS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga204e7e2722da7dde0172728890f90733} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH9\+REQMASKS\+\_\+\+MASK~0x200\+UL}

Bit mask for DMA\+\_\+\+CH9\+REQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga182392a611908e18988a796e077c489d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKS\_CH9REQMASKS\_SHIFT@{\_DMA\_CHREQMASKS\_CH9REQMASKS\_SHIFT}}
\index{\_DMA\_CHREQMASKS\_CH9REQMASKS\_SHIFT@{\_DMA\_CHREQMASKS\_CH9REQMASKS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKS\_CH9REQMASKS\_SHIFT}{\_DMA\_CHREQMASKS\_CH9REQMASKS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga182392a611908e18988a796e077c489d} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH9\+REQMASKS\+\_\+\+SHIFT~9}

Shift value for DMA\+\_\+\+CH9\+REQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga54114f403e2d376752e3b19eab96fda5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKS\_MASK@{\_DMA\_CHREQMASKS\_MASK}}
\index{\_DMA\_CHREQMASKS\_MASK@{\_DMA\_CHREQMASKS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKS\_MASK}{\_DMA\_CHREQMASKS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga54114f403e2d376752e3b19eab96fda5} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+MASK~0x00000\+FFFUL}

Mask for DMA\+\_\+\+CHREQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga993c11b58c442aba2ad8828511568f22}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQMASKS\_RESETVALUE@{\_DMA\_CHREQMASKS\_RESETVALUE}}
\index{\_DMA\_CHREQMASKS\_RESETVALUE@{\_DMA\_CHREQMASKS\_RESETVALUE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQMASKS\_RESETVALUE}{\_DMA\_CHREQMASKS\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga993c11b58c442aba2ad8828511568f22} 
\#define \+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for DMA\+\_\+\+CHREQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga0152da899e50169a0542d20fc3133e5e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQSTATUS\_CH0REQSTATUS\_DEFAULT@{\_DMA\_CHREQSTATUS\_CH0REQSTATUS\_DEFAULT}}
\index{\_DMA\_CHREQSTATUS\_CH0REQSTATUS\_DEFAULT@{\_DMA\_CHREQSTATUS\_CH0REQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQSTATUS\_CH0REQSTATUS\_DEFAULT}{\_DMA\_CHREQSTATUS\_CH0REQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga0152da899e50169a0542d20fc3133e5e} 
\#define \+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH0\+REQSTATUS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gafd11116b238de0d461ec8c862f47d65c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQSTATUS\_CH0REQSTATUS\_MASK@{\_DMA\_CHREQSTATUS\_CH0REQSTATUS\_MASK}}
\index{\_DMA\_CHREQSTATUS\_CH0REQSTATUS\_MASK@{\_DMA\_CHREQSTATUS\_CH0REQSTATUS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQSTATUS\_CH0REQSTATUS\_MASK}{\_DMA\_CHREQSTATUS\_CH0REQSTATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gafd11116b238de0d461ec8c862f47d65c} 
\#define \+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH0\+REQSTATUS\+\_\+\+MASK~0x1\+UL}

Bit mask for DMA\+\_\+\+CH0\+REQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8f5592df173223f1f7e85ba57bd9b3c7}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQSTATUS\_CH0REQSTATUS\_SHIFT@{\_DMA\_CHREQSTATUS\_CH0REQSTATUS\_SHIFT}}
\index{\_DMA\_CHREQSTATUS\_CH0REQSTATUS\_SHIFT@{\_DMA\_CHREQSTATUS\_CH0REQSTATUS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQSTATUS\_CH0REQSTATUS\_SHIFT}{\_DMA\_CHREQSTATUS\_CH0REQSTATUS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8f5592df173223f1f7e85ba57bd9b3c7} 
\#define \+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH0\+REQSTATUS\+\_\+\+SHIFT~0}

Shift value for DMA\+\_\+\+CH0\+REQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gafd4880b14bd21d4a89c5c3834d9f9964}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQSTATUS\_CH10REQSTATUS\_DEFAULT@{\_DMA\_CHREQSTATUS\_CH10REQSTATUS\_DEFAULT}}
\index{\_DMA\_CHREQSTATUS\_CH10REQSTATUS\_DEFAULT@{\_DMA\_CHREQSTATUS\_CH10REQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQSTATUS\_CH10REQSTATUS\_DEFAULT}{\_DMA\_CHREQSTATUS\_CH10REQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gafd4880b14bd21d4a89c5c3834d9f9964} 
\#define \+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH10\+REQSTATUS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga0d562084664840e334369f162e43c877}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQSTATUS\_CH10REQSTATUS\_MASK@{\_DMA\_CHREQSTATUS\_CH10REQSTATUS\_MASK}}
\index{\_DMA\_CHREQSTATUS\_CH10REQSTATUS\_MASK@{\_DMA\_CHREQSTATUS\_CH10REQSTATUS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQSTATUS\_CH10REQSTATUS\_MASK}{\_DMA\_CHREQSTATUS\_CH10REQSTATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga0d562084664840e334369f162e43c877} 
\#define \+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH10\+REQSTATUS\+\_\+\+MASK~0x400\+UL}

Bit mask for DMA\+\_\+\+CH10\+REQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga418632cf6353ac76f6e9b60b0b063e0a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQSTATUS\_CH10REQSTATUS\_SHIFT@{\_DMA\_CHREQSTATUS\_CH10REQSTATUS\_SHIFT}}
\index{\_DMA\_CHREQSTATUS\_CH10REQSTATUS\_SHIFT@{\_DMA\_CHREQSTATUS\_CH10REQSTATUS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQSTATUS\_CH10REQSTATUS\_SHIFT}{\_DMA\_CHREQSTATUS\_CH10REQSTATUS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga418632cf6353ac76f6e9b60b0b063e0a} 
\#define \+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH10\+REQSTATUS\+\_\+\+SHIFT~10}

Shift value for DMA\+\_\+\+CH10\+REQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5a59307971f90e4ad5f87256d0aeacfe}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQSTATUS\_CH11REQSTATUS\_DEFAULT@{\_DMA\_CHREQSTATUS\_CH11REQSTATUS\_DEFAULT}}
\index{\_DMA\_CHREQSTATUS\_CH11REQSTATUS\_DEFAULT@{\_DMA\_CHREQSTATUS\_CH11REQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQSTATUS\_CH11REQSTATUS\_DEFAULT}{\_DMA\_CHREQSTATUS\_CH11REQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5a59307971f90e4ad5f87256d0aeacfe} 
\#define \+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH11\+REQSTATUS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gae477d75badc150c1fa8486ac382a6ced}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQSTATUS\_CH11REQSTATUS\_MASK@{\_DMA\_CHREQSTATUS\_CH11REQSTATUS\_MASK}}
\index{\_DMA\_CHREQSTATUS\_CH11REQSTATUS\_MASK@{\_DMA\_CHREQSTATUS\_CH11REQSTATUS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQSTATUS\_CH11REQSTATUS\_MASK}{\_DMA\_CHREQSTATUS\_CH11REQSTATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gae477d75badc150c1fa8486ac382a6ced} 
\#define \+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH11\+REQSTATUS\+\_\+\+MASK~0x800\+UL}

Bit mask for DMA\+\_\+\+CH11\+REQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad883054488722231de94fb0413826c00}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQSTATUS\_CH11REQSTATUS\_SHIFT@{\_DMA\_CHREQSTATUS\_CH11REQSTATUS\_SHIFT}}
\index{\_DMA\_CHREQSTATUS\_CH11REQSTATUS\_SHIFT@{\_DMA\_CHREQSTATUS\_CH11REQSTATUS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQSTATUS\_CH11REQSTATUS\_SHIFT}{\_DMA\_CHREQSTATUS\_CH11REQSTATUS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad883054488722231de94fb0413826c00} 
\#define \+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH11\+REQSTATUS\+\_\+\+SHIFT~11}

Shift value for DMA\+\_\+\+CH11\+REQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8f59e62cbb66bf1fdd4438f9622d1fee}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQSTATUS\_CH1REQSTATUS\_DEFAULT@{\_DMA\_CHREQSTATUS\_CH1REQSTATUS\_DEFAULT}}
\index{\_DMA\_CHREQSTATUS\_CH1REQSTATUS\_DEFAULT@{\_DMA\_CHREQSTATUS\_CH1REQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQSTATUS\_CH1REQSTATUS\_DEFAULT}{\_DMA\_CHREQSTATUS\_CH1REQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8f59e62cbb66bf1fdd4438f9622d1fee} 
\#define \+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH1\+REQSTATUS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga47af3fc45b5e3431dbaacf986104c049}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQSTATUS\_CH1REQSTATUS\_MASK@{\_DMA\_CHREQSTATUS\_CH1REQSTATUS\_MASK}}
\index{\_DMA\_CHREQSTATUS\_CH1REQSTATUS\_MASK@{\_DMA\_CHREQSTATUS\_CH1REQSTATUS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQSTATUS\_CH1REQSTATUS\_MASK}{\_DMA\_CHREQSTATUS\_CH1REQSTATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga47af3fc45b5e3431dbaacf986104c049} 
\#define \+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH1\+REQSTATUS\+\_\+\+MASK~0x2\+UL}

Bit mask for DMA\+\_\+\+CH1\+REQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga1f33bf6d091743fad5647647334d106d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQSTATUS\_CH1REQSTATUS\_SHIFT@{\_DMA\_CHREQSTATUS\_CH1REQSTATUS\_SHIFT}}
\index{\_DMA\_CHREQSTATUS\_CH1REQSTATUS\_SHIFT@{\_DMA\_CHREQSTATUS\_CH1REQSTATUS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQSTATUS\_CH1REQSTATUS\_SHIFT}{\_DMA\_CHREQSTATUS\_CH1REQSTATUS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga1f33bf6d091743fad5647647334d106d} 
\#define \+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH1\+REQSTATUS\+\_\+\+SHIFT~1}

Shift value for DMA\+\_\+\+CH1\+REQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf9708b0a7f21566e70fd00ad764532cd}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQSTATUS\_CH2REQSTATUS\_DEFAULT@{\_DMA\_CHREQSTATUS\_CH2REQSTATUS\_DEFAULT}}
\index{\_DMA\_CHREQSTATUS\_CH2REQSTATUS\_DEFAULT@{\_DMA\_CHREQSTATUS\_CH2REQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQSTATUS\_CH2REQSTATUS\_DEFAULT}{\_DMA\_CHREQSTATUS\_CH2REQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf9708b0a7f21566e70fd00ad764532cd} 
\#define \+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH2\+REQSTATUS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9e923a3a9b668171dce0d2bece029018}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQSTATUS\_CH2REQSTATUS\_MASK@{\_DMA\_CHREQSTATUS\_CH2REQSTATUS\_MASK}}
\index{\_DMA\_CHREQSTATUS\_CH2REQSTATUS\_MASK@{\_DMA\_CHREQSTATUS\_CH2REQSTATUS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQSTATUS\_CH2REQSTATUS\_MASK}{\_DMA\_CHREQSTATUS\_CH2REQSTATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9e923a3a9b668171dce0d2bece029018} 
\#define \+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH2\+REQSTATUS\+\_\+\+MASK~0x4\+UL}

Bit mask for DMA\+\_\+\+CH2\+REQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga198a02e171a666d9660d7952629a8cf3}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQSTATUS\_CH2REQSTATUS\_SHIFT@{\_DMA\_CHREQSTATUS\_CH2REQSTATUS\_SHIFT}}
\index{\_DMA\_CHREQSTATUS\_CH2REQSTATUS\_SHIFT@{\_DMA\_CHREQSTATUS\_CH2REQSTATUS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQSTATUS\_CH2REQSTATUS\_SHIFT}{\_DMA\_CHREQSTATUS\_CH2REQSTATUS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga198a02e171a666d9660d7952629a8cf3} 
\#define \+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH2\+REQSTATUS\+\_\+\+SHIFT~2}

Shift value for DMA\+\_\+\+CH2\+REQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga19a0ae2e4521a2bec9775d46ddd23f0b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQSTATUS\_CH3REQSTATUS\_DEFAULT@{\_DMA\_CHREQSTATUS\_CH3REQSTATUS\_DEFAULT}}
\index{\_DMA\_CHREQSTATUS\_CH3REQSTATUS\_DEFAULT@{\_DMA\_CHREQSTATUS\_CH3REQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQSTATUS\_CH3REQSTATUS\_DEFAULT}{\_DMA\_CHREQSTATUS\_CH3REQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga19a0ae2e4521a2bec9775d46ddd23f0b} 
\#define \+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH3\+REQSTATUS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga3de830a37a8c54392713d93da9417057}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQSTATUS\_CH3REQSTATUS\_MASK@{\_DMA\_CHREQSTATUS\_CH3REQSTATUS\_MASK}}
\index{\_DMA\_CHREQSTATUS\_CH3REQSTATUS\_MASK@{\_DMA\_CHREQSTATUS\_CH3REQSTATUS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQSTATUS\_CH3REQSTATUS\_MASK}{\_DMA\_CHREQSTATUS\_CH3REQSTATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga3de830a37a8c54392713d93da9417057} 
\#define \+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH3\+REQSTATUS\+\_\+\+MASK~0x8\+UL}

Bit mask for DMA\+\_\+\+CH3\+REQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf89bfd255c4e597337671c1a59e22d01}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQSTATUS\_CH3REQSTATUS\_SHIFT@{\_DMA\_CHREQSTATUS\_CH3REQSTATUS\_SHIFT}}
\index{\_DMA\_CHREQSTATUS\_CH3REQSTATUS\_SHIFT@{\_DMA\_CHREQSTATUS\_CH3REQSTATUS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQSTATUS\_CH3REQSTATUS\_SHIFT}{\_DMA\_CHREQSTATUS\_CH3REQSTATUS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf89bfd255c4e597337671c1a59e22d01} 
\#define \+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH3\+REQSTATUS\+\_\+\+SHIFT~3}

Shift value for DMA\+\_\+\+CH3\+REQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga23848b8ffc6a917a5f7150b848863bd2}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQSTATUS\_CH4REQSTATUS\_DEFAULT@{\_DMA\_CHREQSTATUS\_CH4REQSTATUS\_DEFAULT}}
\index{\_DMA\_CHREQSTATUS\_CH4REQSTATUS\_DEFAULT@{\_DMA\_CHREQSTATUS\_CH4REQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQSTATUS\_CH4REQSTATUS\_DEFAULT}{\_DMA\_CHREQSTATUS\_CH4REQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga23848b8ffc6a917a5f7150b848863bd2} 
\#define \+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH4\+REQSTATUS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9f8203bb8ac2678cb83b7102c0f06499}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQSTATUS\_CH4REQSTATUS\_MASK@{\_DMA\_CHREQSTATUS\_CH4REQSTATUS\_MASK}}
\index{\_DMA\_CHREQSTATUS\_CH4REQSTATUS\_MASK@{\_DMA\_CHREQSTATUS\_CH4REQSTATUS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQSTATUS\_CH4REQSTATUS\_MASK}{\_DMA\_CHREQSTATUS\_CH4REQSTATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9f8203bb8ac2678cb83b7102c0f06499} 
\#define \+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH4\+REQSTATUS\+\_\+\+MASK~0x10\+UL}

Bit mask for DMA\+\_\+\+CH4\+REQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf1d7723ab37e855619d0bcf1011c21d8}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQSTATUS\_CH4REQSTATUS\_SHIFT@{\_DMA\_CHREQSTATUS\_CH4REQSTATUS\_SHIFT}}
\index{\_DMA\_CHREQSTATUS\_CH4REQSTATUS\_SHIFT@{\_DMA\_CHREQSTATUS\_CH4REQSTATUS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQSTATUS\_CH4REQSTATUS\_SHIFT}{\_DMA\_CHREQSTATUS\_CH4REQSTATUS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf1d7723ab37e855619d0bcf1011c21d8} 
\#define \+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH4\+REQSTATUS\+\_\+\+SHIFT~4}

Shift value for DMA\+\_\+\+CH4\+REQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9730c3bd4359ea882bcbc6d7739d675c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQSTATUS\_CH5REQSTATUS\_DEFAULT@{\_DMA\_CHREQSTATUS\_CH5REQSTATUS\_DEFAULT}}
\index{\_DMA\_CHREQSTATUS\_CH5REQSTATUS\_DEFAULT@{\_DMA\_CHREQSTATUS\_CH5REQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQSTATUS\_CH5REQSTATUS\_DEFAULT}{\_DMA\_CHREQSTATUS\_CH5REQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9730c3bd4359ea882bcbc6d7739d675c} 
\#define \+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH5\+REQSTATUS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8b13bc9523705eacad12222223e21eed}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQSTATUS\_CH5REQSTATUS\_MASK@{\_DMA\_CHREQSTATUS\_CH5REQSTATUS\_MASK}}
\index{\_DMA\_CHREQSTATUS\_CH5REQSTATUS\_MASK@{\_DMA\_CHREQSTATUS\_CH5REQSTATUS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQSTATUS\_CH5REQSTATUS\_MASK}{\_DMA\_CHREQSTATUS\_CH5REQSTATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8b13bc9523705eacad12222223e21eed} 
\#define \+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH5\+REQSTATUS\+\_\+\+MASK~0x20\+UL}

Bit mask for DMA\+\_\+\+CH5\+REQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gae5b28f5b0694bfd6c8e677eb2d8ac56a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQSTATUS\_CH5REQSTATUS\_SHIFT@{\_DMA\_CHREQSTATUS\_CH5REQSTATUS\_SHIFT}}
\index{\_DMA\_CHREQSTATUS\_CH5REQSTATUS\_SHIFT@{\_DMA\_CHREQSTATUS\_CH5REQSTATUS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQSTATUS\_CH5REQSTATUS\_SHIFT}{\_DMA\_CHREQSTATUS\_CH5REQSTATUS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gae5b28f5b0694bfd6c8e677eb2d8ac56a} 
\#define \+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH5\+REQSTATUS\+\_\+\+SHIFT~5}

Shift value for DMA\+\_\+\+CH5\+REQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2d0edefac04f08164445186c85e98128}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQSTATUS\_CH6REQSTATUS\_DEFAULT@{\_DMA\_CHREQSTATUS\_CH6REQSTATUS\_DEFAULT}}
\index{\_DMA\_CHREQSTATUS\_CH6REQSTATUS\_DEFAULT@{\_DMA\_CHREQSTATUS\_CH6REQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQSTATUS\_CH6REQSTATUS\_DEFAULT}{\_DMA\_CHREQSTATUS\_CH6REQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2d0edefac04f08164445186c85e98128} 
\#define \+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH6\+REQSTATUS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa28952006e56641d1a960ec430d6cfc0}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQSTATUS\_CH6REQSTATUS\_MASK@{\_DMA\_CHREQSTATUS\_CH6REQSTATUS\_MASK}}
\index{\_DMA\_CHREQSTATUS\_CH6REQSTATUS\_MASK@{\_DMA\_CHREQSTATUS\_CH6REQSTATUS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQSTATUS\_CH6REQSTATUS\_MASK}{\_DMA\_CHREQSTATUS\_CH6REQSTATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa28952006e56641d1a960ec430d6cfc0} 
\#define \+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH6\+REQSTATUS\+\_\+\+MASK~0x40\+UL}

Bit mask for DMA\+\_\+\+CH6\+REQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gabc7f5874b17341ba9c0400264daca0cd}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQSTATUS\_CH6REQSTATUS\_SHIFT@{\_DMA\_CHREQSTATUS\_CH6REQSTATUS\_SHIFT}}
\index{\_DMA\_CHREQSTATUS\_CH6REQSTATUS\_SHIFT@{\_DMA\_CHREQSTATUS\_CH6REQSTATUS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQSTATUS\_CH6REQSTATUS\_SHIFT}{\_DMA\_CHREQSTATUS\_CH6REQSTATUS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gabc7f5874b17341ba9c0400264daca0cd} 
\#define \+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH6\+REQSTATUS\+\_\+\+SHIFT~6}

Shift value for DMA\+\_\+\+CH6\+REQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa59195d6a8c6d1ff38a78657dda82611}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQSTATUS\_CH7REQSTATUS\_DEFAULT@{\_DMA\_CHREQSTATUS\_CH7REQSTATUS\_DEFAULT}}
\index{\_DMA\_CHREQSTATUS\_CH7REQSTATUS\_DEFAULT@{\_DMA\_CHREQSTATUS\_CH7REQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQSTATUS\_CH7REQSTATUS\_DEFAULT}{\_DMA\_CHREQSTATUS\_CH7REQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa59195d6a8c6d1ff38a78657dda82611} 
\#define \+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH7\+REQSTATUS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5d6f144e91a63ad8752d352f18468ea2}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQSTATUS\_CH7REQSTATUS\_MASK@{\_DMA\_CHREQSTATUS\_CH7REQSTATUS\_MASK}}
\index{\_DMA\_CHREQSTATUS\_CH7REQSTATUS\_MASK@{\_DMA\_CHREQSTATUS\_CH7REQSTATUS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQSTATUS\_CH7REQSTATUS\_MASK}{\_DMA\_CHREQSTATUS\_CH7REQSTATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5d6f144e91a63ad8752d352f18468ea2} 
\#define \+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH7\+REQSTATUS\+\_\+\+MASK~0x80\+UL}

Bit mask for DMA\+\_\+\+CH7\+REQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga7863dd4983464214117cf6cd07d7856e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQSTATUS\_CH7REQSTATUS\_SHIFT@{\_DMA\_CHREQSTATUS\_CH7REQSTATUS\_SHIFT}}
\index{\_DMA\_CHREQSTATUS\_CH7REQSTATUS\_SHIFT@{\_DMA\_CHREQSTATUS\_CH7REQSTATUS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQSTATUS\_CH7REQSTATUS\_SHIFT}{\_DMA\_CHREQSTATUS\_CH7REQSTATUS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga7863dd4983464214117cf6cd07d7856e} 
\#define \+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH7\+REQSTATUS\+\_\+\+SHIFT~7}

Shift value for DMA\+\_\+\+CH7\+REQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8575bd594356d3ad0ab72050fafccb8e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQSTATUS\_CH8REQSTATUS\_DEFAULT@{\_DMA\_CHREQSTATUS\_CH8REQSTATUS\_DEFAULT}}
\index{\_DMA\_CHREQSTATUS\_CH8REQSTATUS\_DEFAULT@{\_DMA\_CHREQSTATUS\_CH8REQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQSTATUS\_CH8REQSTATUS\_DEFAULT}{\_DMA\_CHREQSTATUS\_CH8REQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8575bd594356d3ad0ab72050fafccb8e} 
\#define \+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH8\+REQSTATUS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga3728129588f26392e8d5ad590f85f154}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQSTATUS\_CH8REQSTATUS\_MASK@{\_DMA\_CHREQSTATUS\_CH8REQSTATUS\_MASK}}
\index{\_DMA\_CHREQSTATUS\_CH8REQSTATUS\_MASK@{\_DMA\_CHREQSTATUS\_CH8REQSTATUS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQSTATUS\_CH8REQSTATUS\_MASK}{\_DMA\_CHREQSTATUS\_CH8REQSTATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga3728129588f26392e8d5ad590f85f154} 
\#define \+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH8\+REQSTATUS\+\_\+\+MASK~0x100\+UL}

Bit mask for DMA\+\_\+\+CH8\+REQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga155d0ba9b4eaddc9e77bc57cd6418da1}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQSTATUS\_CH8REQSTATUS\_SHIFT@{\_DMA\_CHREQSTATUS\_CH8REQSTATUS\_SHIFT}}
\index{\_DMA\_CHREQSTATUS\_CH8REQSTATUS\_SHIFT@{\_DMA\_CHREQSTATUS\_CH8REQSTATUS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQSTATUS\_CH8REQSTATUS\_SHIFT}{\_DMA\_CHREQSTATUS\_CH8REQSTATUS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga155d0ba9b4eaddc9e77bc57cd6418da1} 
\#define \+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH8\+REQSTATUS\+\_\+\+SHIFT~8}

Shift value for DMA\+\_\+\+CH8\+REQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga1f375124d34ee17603271ca5af70a81c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQSTATUS\_CH9REQSTATUS\_DEFAULT@{\_DMA\_CHREQSTATUS\_CH9REQSTATUS\_DEFAULT}}
\index{\_DMA\_CHREQSTATUS\_CH9REQSTATUS\_DEFAULT@{\_DMA\_CHREQSTATUS\_CH9REQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQSTATUS\_CH9REQSTATUS\_DEFAULT}{\_DMA\_CHREQSTATUS\_CH9REQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga1f375124d34ee17603271ca5af70a81c} 
\#define \+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH9\+REQSTATUS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gabc730372460e5c04dcf821a00269fff6}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQSTATUS\_CH9REQSTATUS\_MASK@{\_DMA\_CHREQSTATUS\_CH9REQSTATUS\_MASK}}
\index{\_DMA\_CHREQSTATUS\_CH9REQSTATUS\_MASK@{\_DMA\_CHREQSTATUS\_CH9REQSTATUS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQSTATUS\_CH9REQSTATUS\_MASK}{\_DMA\_CHREQSTATUS\_CH9REQSTATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gabc730372460e5c04dcf821a00269fff6} 
\#define \+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH9\+REQSTATUS\+\_\+\+MASK~0x200\+UL}

Bit mask for DMA\+\_\+\+CH9\+REQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga1e14673bbd589db2ebbb717646c272f4}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQSTATUS\_CH9REQSTATUS\_SHIFT@{\_DMA\_CHREQSTATUS\_CH9REQSTATUS\_SHIFT}}
\index{\_DMA\_CHREQSTATUS\_CH9REQSTATUS\_SHIFT@{\_DMA\_CHREQSTATUS\_CH9REQSTATUS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQSTATUS\_CH9REQSTATUS\_SHIFT}{\_DMA\_CHREQSTATUS\_CH9REQSTATUS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga1e14673bbd589db2ebbb717646c272f4} 
\#define \+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH9\+REQSTATUS\+\_\+\+SHIFT~9}

Shift value for DMA\+\_\+\+CH9\+REQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga1227e0733df8865fcf9796529d2a7fb0}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQSTATUS\_MASK@{\_DMA\_CHREQSTATUS\_MASK}}
\index{\_DMA\_CHREQSTATUS\_MASK@{\_DMA\_CHREQSTATUS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQSTATUS\_MASK}{\_DMA\_CHREQSTATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga1227e0733df8865fcf9796529d2a7fb0} 
\#define \+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+MASK~0x00000\+FFFUL}

Mask for DMA\+\_\+\+CHREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9c67126153ce05dc19bd7c3a9bc53b01}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHREQSTATUS\_RESETVALUE@{\_DMA\_CHREQSTATUS\_RESETVALUE}}
\index{\_DMA\_CHREQSTATUS\_RESETVALUE@{\_DMA\_CHREQSTATUS\_RESETVALUE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHREQSTATUS\_RESETVALUE}{\_DMA\_CHREQSTATUS\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9c67126153ce05dc19bd7c3a9bc53b01} 
\#define \+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for DMA\+\_\+\+CHREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga08963e57c61ff0f5eff03f0bfbaad72d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSREQSTATUS\_CH0SREQSTATUS\_DEFAULT@{\_DMA\_CHSREQSTATUS\_CH0SREQSTATUS\_DEFAULT}}
\index{\_DMA\_CHSREQSTATUS\_CH0SREQSTATUS\_DEFAULT@{\_DMA\_CHSREQSTATUS\_CH0SREQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSREQSTATUS\_CH0SREQSTATUS\_DEFAULT}{\_DMA\_CHSREQSTATUS\_CH0SREQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga08963e57c61ff0f5eff03f0bfbaad72d} 
\#define \+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH0\+SREQSTATUS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHSREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf7fd21d76c118803fa6112d22fab0d37}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSREQSTATUS\_CH0SREQSTATUS\_MASK@{\_DMA\_CHSREQSTATUS\_CH0SREQSTATUS\_MASK}}
\index{\_DMA\_CHSREQSTATUS\_CH0SREQSTATUS\_MASK@{\_DMA\_CHSREQSTATUS\_CH0SREQSTATUS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSREQSTATUS\_CH0SREQSTATUS\_MASK}{\_DMA\_CHSREQSTATUS\_CH0SREQSTATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf7fd21d76c118803fa6112d22fab0d37} 
\#define \+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH0\+SREQSTATUS\+\_\+\+MASK~0x1\+UL}

Bit mask for DMA\+\_\+\+CH0\+SREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga1e3a36e81aaf822ed3f84de64ee80091}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSREQSTATUS\_CH0SREQSTATUS\_SHIFT@{\_DMA\_CHSREQSTATUS\_CH0SREQSTATUS\_SHIFT}}
\index{\_DMA\_CHSREQSTATUS\_CH0SREQSTATUS\_SHIFT@{\_DMA\_CHSREQSTATUS\_CH0SREQSTATUS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSREQSTATUS\_CH0SREQSTATUS\_SHIFT}{\_DMA\_CHSREQSTATUS\_CH0SREQSTATUS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga1e3a36e81aaf822ed3f84de64ee80091} 
\#define \+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH0\+SREQSTATUS\+\_\+\+SHIFT~0}

Shift value for DMA\+\_\+\+CH0\+SREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac5bab6bc4560df77b4c816ca0f0fffb2}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSREQSTATUS\_CH10SREQSTATUS\_DEFAULT@{\_DMA\_CHSREQSTATUS\_CH10SREQSTATUS\_DEFAULT}}
\index{\_DMA\_CHSREQSTATUS\_CH10SREQSTATUS\_DEFAULT@{\_DMA\_CHSREQSTATUS\_CH10SREQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSREQSTATUS\_CH10SREQSTATUS\_DEFAULT}{\_DMA\_CHSREQSTATUS\_CH10SREQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac5bab6bc4560df77b4c816ca0f0fffb2} 
\#define \+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH10\+SREQSTATUS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHSREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga89eb56d38276be12abdd2d03df7f4862}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSREQSTATUS\_CH10SREQSTATUS\_MASK@{\_DMA\_CHSREQSTATUS\_CH10SREQSTATUS\_MASK}}
\index{\_DMA\_CHSREQSTATUS\_CH10SREQSTATUS\_MASK@{\_DMA\_CHSREQSTATUS\_CH10SREQSTATUS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSREQSTATUS\_CH10SREQSTATUS\_MASK}{\_DMA\_CHSREQSTATUS\_CH10SREQSTATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga89eb56d38276be12abdd2d03df7f4862} 
\#define \+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH10\+SREQSTATUS\+\_\+\+MASK~0x400\+UL}

Bit mask for DMA\+\_\+\+CH10\+SREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac8e2bb012680814d638f348d0267b037}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSREQSTATUS\_CH10SREQSTATUS\_SHIFT@{\_DMA\_CHSREQSTATUS\_CH10SREQSTATUS\_SHIFT}}
\index{\_DMA\_CHSREQSTATUS\_CH10SREQSTATUS\_SHIFT@{\_DMA\_CHSREQSTATUS\_CH10SREQSTATUS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSREQSTATUS\_CH10SREQSTATUS\_SHIFT}{\_DMA\_CHSREQSTATUS\_CH10SREQSTATUS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac8e2bb012680814d638f348d0267b037} 
\#define \+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH10\+SREQSTATUS\+\_\+\+SHIFT~10}

Shift value for DMA\+\_\+\+CH10\+SREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab3ee8ed1327fa2762b2e0450121caf42}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSREQSTATUS\_CH11SREQSTATUS\_DEFAULT@{\_DMA\_CHSREQSTATUS\_CH11SREQSTATUS\_DEFAULT}}
\index{\_DMA\_CHSREQSTATUS\_CH11SREQSTATUS\_DEFAULT@{\_DMA\_CHSREQSTATUS\_CH11SREQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSREQSTATUS\_CH11SREQSTATUS\_DEFAULT}{\_DMA\_CHSREQSTATUS\_CH11SREQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab3ee8ed1327fa2762b2e0450121caf42} 
\#define \+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH11\+SREQSTATUS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHSREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab074577a2941cef3108454e0bf1f12f5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSREQSTATUS\_CH11SREQSTATUS\_MASK@{\_DMA\_CHSREQSTATUS\_CH11SREQSTATUS\_MASK}}
\index{\_DMA\_CHSREQSTATUS\_CH11SREQSTATUS\_MASK@{\_DMA\_CHSREQSTATUS\_CH11SREQSTATUS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSREQSTATUS\_CH11SREQSTATUS\_MASK}{\_DMA\_CHSREQSTATUS\_CH11SREQSTATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab074577a2941cef3108454e0bf1f12f5} 
\#define \+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH11\+SREQSTATUS\+\_\+\+MASK~0x800\+UL}

Bit mask for DMA\+\_\+\+CH11\+SREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4502b0fab463b70d60b782dccca6781f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSREQSTATUS\_CH11SREQSTATUS\_SHIFT@{\_DMA\_CHSREQSTATUS\_CH11SREQSTATUS\_SHIFT}}
\index{\_DMA\_CHSREQSTATUS\_CH11SREQSTATUS\_SHIFT@{\_DMA\_CHSREQSTATUS\_CH11SREQSTATUS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSREQSTATUS\_CH11SREQSTATUS\_SHIFT}{\_DMA\_CHSREQSTATUS\_CH11SREQSTATUS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4502b0fab463b70d60b782dccca6781f} 
\#define \+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH11\+SREQSTATUS\+\_\+\+SHIFT~11}

Shift value for DMA\+\_\+\+CH11\+SREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf8c06b003aa60c471c3b2fab51653a15}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSREQSTATUS\_CH1SREQSTATUS\_DEFAULT@{\_DMA\_CHSREQSTATUS\_CH1SREQSTATUS\_DEFAULT}}
\index{\_DMA\_CHSREQSTATUS\_CH1SREQSTATUS\_DEFAULT@{\_DMA\_CHSREQSTATUS\_CH1SREQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSREQSTATUS\_CH1SREQSTATUS\_DEFAULT}{\_DMA\_CHSREQSTATUS\_CH1SREQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf8c06b003aa60c471c3b2fab51653a15} 
\#define \+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH1\+SREQSTATUS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHSREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga3d90f70e0d5954748b1809b847b2be7b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSREQSTATUS\_CH1SREQSTATUS\_MASK@{\_DMA\_CHSREQSTATUS\_CH1SREQSTATUS\_MASK}}
\index{\_DMA\_CHSREQSTATUS\_CH1SREQSTATUS\_MASK@{\_DMA\_CHSREQSTATUS\_CH1SREQSTATUS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSREQSTATUS\_CH1SREQSTATUS\_MASK}{\_DMA\_CHSREQSTATUS\_CH1SREQSTATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga3d90f70e0d5954748b1809b847b2be7b} 
\#define \+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH1\+SREQSTATUS\+\_\+\+MASK~0x2\+UL}

Bit mask for DMA\+\_\+\+CH1\+SREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga0ca681317b4e3918106d28df1a69fa87}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSREQSTATUS\_CH1SREQSTATUS\_SHIFT@{\_DMA\_CHSREQSTATUS\_CH1SREQSTATUS\_SHIFT}}
\index{\_DMA\_CHSREQSTATUS\_CH1SREQSTATUS\_SHIFT@{\_DMA\_CHSREQSTATUS\_CH1SREQSTATUS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSREQSTATUS\_CH1SREQSTATUS\_SHIFT}{\_DMA\_CHSREQSTATUS\_CH1SREQSTATUS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga0ca681317b4e3918106d28df1a69fa87} 
\#define \+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH1\+SREQSTATUS\+\_\+\+SHIFT~1}

Shift value for DMA\+\_\+\+CH1\+SREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaabf4affb65c408ace40e8c17c66848ef}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSREQSTATUS\_CH2SREQSTATUS\_DEFAULT@{\_DMA\_CHSREQSTATUS\_CH2SREQSTATUS\_DEFAULT}}
\index{\_DMA\_CHSREQSTATUS\_CH2SREQSTATUS\_DEFAULT@{\_DMA\_CHSREQSTATUS\_CH2SREQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSREQSTATUS\_CH2SREQSTATUS\_DEFAULT}{\_DMA\_CHSREQSTATUS\_CH2SREQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaabf4affb65c408ace40e8c17c66848ef} 
\#define \+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH2\+SREQSTATUS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHSREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaea8852a459c1825e61d10985c050e86e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSREQSTATUS\_CH2SREQSTATUS\_MASK@{\_DMA\_CHSREQSTATUS\_CH2SREQSTATUS\_MASK}}
\index{\_DMA\_CHSREQSTATUS\_CH2SREQSTATUS\_MASK@{\_DMA\_CHSREQSTATUS\_CH2SREQSTATUS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSREQSTATUS\_CH2SREQSTATUS\_MASK}{\_DMA\_CHSREQSTATUS\_CH2SREQSTATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaea8852a459c1825e61d10985c050e86e} 
\#define \+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH2\+SREQSTATUS\+\_\+\+MASK~0x4\+UL}

Bit mask for DMA\+\_\+\+CH2\+SREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga3083f1f73076c0102c88b85416ed2110}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSREQSTATUS\_CH2SREQSTATUS\_SHIFT@{\_DMA\_CHSREQSTATUS\_CH2SREQSTATUS\_SHIFT}}
\index{\_DMA\_CHSREQSTATUS\_CH2SREQSTATUS\_SHIFT@{\_DMA\_CHSREQSTATUS\_CH2SREQSTATUS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSREQSTATUS\_CH2SREQSTATUS\_SHIFT}{\_DMA\_CHSREQSTATUS\_CH2SREQSTATUS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga3083f1f73076c0102c88b85416ed2110} 
\#define \+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH2\+SREQSTATUS\+\_\+\+SHIFT~2}

Shift value for DMA\+\_\+\+CH2\+SREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga95d8e31437498a8b6874dad047c746eb}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSREQSTATUS\_CH3SREQSTATUS\_DEFAULT@{\_DMA\_CHSREQSTATUS\_CH3SREQSTATUS\_DEFAULT}}
\index{\_DMA\_CHSREQSTATUS\_CH3SREQSTATUS\_DEFAULT@{\_DMA\_CHSREQSTATUS\_CH3SREQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSREQSTATUS\_CH3SREQSTATUS\_DEFAULT}{\_DMA\_CHSREQSTATUS\_CH3SREQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga95d8e31437498a8b6874dad047c746eb} 
\#define \+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH3\+SREQSTATUS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHSREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gacb2086fcbda231f1a8a1a1e946f41893}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSREQSTATUS\_CH3SREQSTATUS\_MASK@{\_DMA\_CHSREQSTATUS\_CH3SREQSTATUS\_MASK}}
\index{\_DMA\_CHSREQSTATUS\_CH3SREQSTATUS\_MASK@{\_DMA\_CHSREQSTATUS\_CH3SREQSTATUS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSREQSTATUS\_CH3SREQSTATUS\_MASK}{\_DMA\_CHSREQSTATUS\_CH3SREQSTATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gacb2086fcbda231f1a8a1a1e946f41893} 
\#define \+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH3\+SREQSTATUS\+\_\+\+MASK~0x8\+UL}

Bit mask for DMA\+\_\+\+CH3\+SREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2222f8d27144678ab4ba0942c8b8781f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSREQSTATUS\_CH3SREQSTATUS\_SHIFT@{\_DMA\_CHSREQSTATUS\_CH3SREQSTATUS\_SHIFT}}
\index{\_DMA\_CHSREQSTATUS\_CH3SREQSTATUS\_SHIFT@{\_DMA\_CHSREQSTATUS\_CH3SREQSTATUS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSREQSTATUS\_CH3SREQSTATUS\_SHIFT}{\_DMA\_CHSREQSTATUS\_CH3SREQSTATUS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2222f8d27144678ab4ba0942c8b8781f} 
\#define \+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH3\+SREQSTATUS\+\_\+\+SHIFT~3}

Shift value for DMA\+\_\+\+CH3\+SREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2eb9dcd7c52924d58f4417ad07f1fbdc}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSREQSTATUS\_CH4SREQSTATUS\_DEFAULT@{\_DMA\_CHSREQSTATUS\_CH4SREQSTATUS\_DEFAULT}}
\index{\_DMA\_CHSREQSTATUS\_CH4SREQSTATUS\_DEFAULT@{\_DMA\_CHSREQSTATUS\_CH4SREQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSREQSTATUS\_CH4SREQSTATUS\_DEFAULT}{\_DMA\_CHSREQSTATUS\_CH4SREQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2eb9dcd7c52924d58f4417ad07f1fbdc} 
\#define \+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH4\+SREQSTATUS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHSREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gae0f5b9744e308612819212e0a9f5fe39}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSREQSTATUS\_CH4SREQSTATUS\_MASK@{\_DMA\_CHSREQSTATUS\_CH4SREQSTATUS\_MASK}}
\index{\_DMA\_CHSREQSTATUS\_CH4SREQSTATUS\_MASK@{\_DMA\_CHSREQSTATUS\_CH4SREQSTATUS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSREQSTATUS\_CH4SREQSTATUS\_MASK}{\_DMA\_CHSREQSTATUS\_CH4SREQSTATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gae0f5b9744e308612819212e0a9f5fe39} 
\#define \+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH4\+SREQSTATUS\+\_\+\+MASK~0x10\+UL}

Bit mask for DMA\+\_\+\+CH4\+SREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5a840d97f34d0d63983c73d6883a1a53}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSREQSTATUS\_CH4SREQSTATUS\_SHIFT@{\_DMA\_CHSREQSTATUS\_CH4SREQSTATUS\_SHIFT}}
\index{\_DMA\_CHSREQSTATUS\_CH4SREQSTATUS\_SHIFT@{\_DMA\_CHSREQSTATUS\_CH4SREQSTATUS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSREQSTATUS\_CH4SREQSTATUS\_SHIFT}{\_DMA\_CHSREQSTATUS\_CH4SREQSTATUS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5a840d97f34d0d63983c73d6883a1a53} 
\#define \+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH4\+SREQSTATUS\+\_\+\+SHIFT~4}

Shift value for DMA\+\_\+\+CH4\+SREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga6dda0ac7329c79e3f2e611161d80737d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSREQSTATUS\_CH5SREQSTATUS\_DEFAULT@{\_DMA\_CHSREQSTATUS\_CH5SREQSTATUS\_DEFAULT}}
\index{\_DMA\_CHSREQSTATUS\_CH5SREQSTATUS\_DEFAULT@{\_DMA\_CHSREQSTATUS\_CH5SREQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSREQSTATUS\_CH5SREQSTATUS\_DEFAULT}{\_DMA\_CHSREQSTATUS\_CH5SREQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga6dda0ac7329c79e3f2e611161d80737d} 
\#define \+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH5\+SREQSTATUS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHSREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga10bb38bf69a347123ca07a578ac8c706}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSREQSTATUS\_CH5SREQSTATUS\_MASK@{\_DMA\_CHSREQSTATUS\_CH5SREQSTATUS\_MASK}}
\index{\_DMA\_CHSREQSTATUS\_CH5SREQSTATUS\_MASK@{\_DMA\_CHSREQSTATUS\_CH5SREQSTATUS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSREQSTATUS\_CH5SREQSTATUS\_MASK}{\_DMA\_CHSREQSTATUS\_CH5SREQSTATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga10bb38bf69a347123ca07a578ac8c706} 
\#define \+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH5\+SREQSTATUS\+\_\+\+MASK~0x20\+UL}

Bit mask for DMA\+\_\+\+CH5\+SREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga0b9652105ab7682ff248493ecb6036e5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSREQSTATUS\_CH5SREQSTATUS\_SHIFT@{\_DMA\_CHSREQSTATUS\_CH5SREQSTATUS\_SHIFT}}
\index{\_DMA\_CHSREQSTATUS\_CH5SREQSTATUS\_SHIFT@{\_DMA\_CHSREQSTATUS\_CH5SREQSTATUS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSREQSTATUS\_CH5SREQSTATUS\_SHIFT}{\_DMA\_CHSREQSTATUS\_CH5SREQSTATUS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga0b9652105ab7682ff248493ecb6036e5} 
\#define \+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH5\+SREQSTATUS\+\_\+\+SHIFT~5}

Shift value for DMA\+\_\+\+CH5\+SREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9a96c285214f46494c15a3ffd8b9ecd7}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSREQSTATUS\_CH6SREQSTATUS\_DEFAULT@{\_DMA\_CHSREQSTATUS\_CH6SREQSTATUS\_DEFAULT}}
\index{\_DMA\_CHSREQSTATUS\_CH6SREQSTATUS\_DEFAULT@{\_DMA\_CHSREQSTATUS\_CH6SREQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSREQSTATUS\_CH6SREQSTATUS\_DEFAULT}{\_DMA\_CHSREQSTATUS\_CH6SREQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9a96c285214f46494c15a3ffd8b9ecd7} 
\#define \+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH6\+SREQSTATUS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHSREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf6ed58af33138cc9508ba17f328f46a1}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSREQSTATUS\_CH6SREQSTATUS\_MASK@{\_DMA\_CHSREQSTATUS\_CH6SREQSTATUS\_MASK}}
\index{\_DMA\_CHSREQSTATUS\_CH6SREQSTATUS\_MASK@{\_DMA\_CHSREQSTATUS\_CH6SREQSTATUS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSREQSTATUS\_CH6SREQSTATUS\_MASK}{\_DMA\_CHSREQSTATUS\_CH6SREQSTATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf6ed58af33138cc9508ba17f328f46a1} 
\#define \+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH6\+SREQSTATUS\+\_\+\+MASK~0x40\+UL}

Bit mask for DMA\+\_\+\+CH6\+SREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4963869b84caab78eabd3348c3025fc0}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSREQSTATUS\_CH6SREQSTATUS\_SHIFT@{\_DMA\_CHSREQSTATUS\_CH6SREQSTATUS\_SHIFT}}
\index{\_DMA\_CHSREQSTATUS\_CH6SREQSTATUS\_SHIFT@{\_DMA\_CHSREQSTATUS\_CH6SREQSTATUS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSREQSTATUS\_CH6SREQSTATUS\_SHIFT}{\_DMA\_CHSREQSTATUS\_CH6SREQSTATUS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4963869b84caab78eabd3348c3025fc0} 
\#define \+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH6\+SREQSTATUS\+\_\+\+SHIFT~6}

Shift value for DMA\+\_\+\+CH6\+SREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2e0264e336f77f926c3a016d53b34d2a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSREQSTATUS\_CH7SREQSTATUS\_DEFAULT@{\_DMA\_CHSREQSTATUS\_CH7SREQSTATUS\_DEFAULT}}
\index{\_DMA\_CHSREQSTATUS\_CH7SREQSTATUS\_DEFAULT@{\_DMA\_CHSREQSTATUS\_CH7SREQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSREQSTATUS\_CH7SREQSTATUS\_DEFAULT}{\_DMA\_CHSREQSTATUS\_CH7SREQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2e0264e336f77f926c3a016d53b34d2a} 
\#define \+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH7\+SREQSTATUS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHSREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga16d7f807d1963b11534ce2fdd17c0f7a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSREQSTATUS\_CH7SREQSTATUS\_MASK@{\_DMA\_CHSREQSTATUS\_CH7SREQSTATUS\_MASK}}
\index{\_DMA\_CHSREQSTATUS\_CH7SREQSTATUS\_MASK@{\_DMA\_CHSREQSTATUS\_CH7SREQSTATUS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSREQSTATUS\_CH7SREQSTATUS\_MASK}{\_DMA\_CHSREQSTATUS\_CH7SREQSTATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga16d7f807d1963b11534ce2fdd17c0f7a} 
\#define \+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH7\+SREQSTATUS\+\_\+\+MASK~0x80\+UL}

Bit mask for DMA\+\_\+\+CH7\+SREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf0c5b4e2dca04abcfa14d46315e52602}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSREQSTATUS\_CH7SREQSTATUS\_SHIFT@{\_DMA\_CHSREQSTATUS\_CH7SREQSTATUS\_SHIFT}}
\index{\_DMA\_CHSREQSTATUS\_CH7SREQSTATUS\_SHIFT@{\_DMA\_CHSREQSTATUS\_CH7SREQSTATUS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSREQSTATUS\_CH7SREQSTATUS\_SHIFT}{\_DMA\_CHSREQSTATUS\_CH7SREQSTATUS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf0c5b4e2dca04abcfa14d46315e52602} 
\#define \+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH7\+SREQSTATUS\+\_\+\+SHIFT~7}

Shift value for DMA\+\_\+\+CH7\+SREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaef29c34ecccf7683723e5b62ed145378}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSREQSTATUS\_CH8SREQSTATUS\_DEFAULT@{\_DMA\_CHSREQSTATUS\_CH8SREQSTATUS\_DEFAULT}}
\index{\_DMA\_CHSREQSTATUS\_CH8SREQSTATUS\_DEFAULT@{\_DMA\_CHSREQSTATUS\_CH8SREQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSREQSTATUS\_CH8SREQSTATUS\_DEFAULT}{\_DMA\_CHSREQSTATUS\_CH8SREQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaef29c34ecccf7683723e5b62ed145378} 
\#define \+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH8\+SREQSTATUS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHSREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad0fc5983a203645df8d7283c2f4f7497}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSREQSTATUS\_CH8SREQSTATUS\_MASK@{\_DMA\_CHSREQSTATUS\_CH8SREQSTATUS\_MASK}}
\index{\_DMA\_CHSREQSTATUS\_CH8SREQSTATUS\_MASK@{\_DMA\_CHSREQSTATUS\_CH8SREQSTATUS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSREQSTATUS\_CH8SREQSTATUS\_MASK}{\_DMA\_CHSREQSTATUS\_CH8SREQSTATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad0fc5983a203645df8d7283c2f4f7497} 
\#define \+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH8\+SREQSTATUS\+\_\+\+MASK~0x100\+UL}

Bit mask for DMA\+\_\+\+CH8\+SREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga613b8df571ee334d36713afe8e91bb1c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSREQSTATUS\_CH8SREQSTATUS\_SHIFT@{\_DMA\_CHSREQSTATUS\_CH8SREQSTATUS\_SHIFT}}
\index{\_DMA\_CHSREQSTATUS\_CH8SREQSTATUS\_SHIFT@{\_DMA\_CHSREQSTATUS\_CH8SREQSTATUS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSREQSTATUS\_CH8SREQSTATUS\_SHIFT}{\_DMA\_CHSREQSTATUS\_CH8SREQSTATUS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga613b8df571ee334d36713afe8e91bb1c} 
\#define \+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH8\+SREQSTATUS\+\_\+\+SHIFT~8}

Shift value for DMA\+\_\+\+CH8\+SREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga214e61eba15ea97659f3903f6319de3a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSREQSTATUS\_CH9SREQSTATUS\_DEFAULT@{\_DMA\_CHSREQSTATUS\_CH9SREQSTATUS\_DEFAULT}}
\index{\_DMA\_CHSREQSTATUS\_CH9SREQSTATUS\_DEFAULT@{\_DMA\_CHSREQSTATUS\_CH9SREQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSREQSTATUS\_CH9SREQSTATUS\_DEFAULT}{\_DMA\_CHSREQSTATUS\_CH9SREQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga214e61eba15ea97659f3903f6319de3a} 
\#define \+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH9\+SREQSTATUS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHSREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad70382ea44b29aca8595afcf5088a62b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSREQSTATUS\_CH9SREQSTATUS\_MASK@{\_DMA\_CHSREQSTATUS\_CH9SREQSTATUS\_MASK}}
\index{\_DMA\_CHSREQSTATUS\_CH9SREQSTATUS\_MASK@{\_DMA\_CHSREQSTATUS\_CH9SREQSTATUS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSREQSTATUS\_CH9SREQSTATUS\_MASK}{\_DMA\_CHSREQSTATUS\_CH9SREQSTATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad70382ea44b29aca8595afcf5088a62b} 
\#define \+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH9\+SREQSTATUS\+\_\+\+MASK~0x200\+UL}

Bit mask for DMA\+\_\+\+CH9\+SREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gafe8afa537eb1a3c9482a2c5ac4be7cdb}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSREQSTATUS\_CH9SREQSTATUS\_SHIFT@{\_DMA\_CHSREQSTATUS\_CH9SREQSTATUS\_SHIFT}}
\index{\_DMA\_CHSREQSTATUS\_CH9SREQSTATUS\_SHIFT@{\_DMA\_CHSREQSTATUS\_CH9SREQSTATUS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSREQSTATUS\_CH9SREQSTATUS\_SHIFT}{\_DMA\_CHSREQSTATUS\_CH9SREQSTATUS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gafe8afa537eb1a3c9482a2c5ac4be7cdb} 
\#define \+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH9\+SREQSTATUS\+\_\+\+SHIFT~9}

Shift value for DMA\+\_\+\+CH9\+SREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga7d142899003cca875a9a1f51bf3e791c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSREQSTATUS\_MASK@{\_DMA\_CHSREQSTATUS\_MASK}}
\index{\_DMA\_CHSREQSTATUS\_MASK@{\_DMA\_CHSREQSTATUS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSREQSTATUS\_MASK}{\_DMA\_CHSREQSTATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga7d142899003cca875a9a1f51bf3e791c} 
\#define \+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+MASK~0x00000\+FFFUL}

Mask for DMA\+\_\+\+CHSREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa0ac48fea9964f2c069c285ff7e102a1}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSREQSTATUS\_RESETVALUE@{\_DMA\_CHSREQSTATUS\_RESETVALUE}}
\index{\_DMA\_CHSREQSTATUS\_RESETVALUE@{\_DMA\_CHSREQSTATUS\_RESETVALUE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSREQSTATUS\_RESETVALUE}{\_DMA\_CHSREQSTATUS\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa0ac48fea9964f2c069c285ff7e102a1} 
\#define \+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for DMA\+\_\+\+CHSREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac2496aa870f99a8ba64d5fb3109862d6}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSWREQ\_CH0SWREQ\_DEFAULT@{\_DMA\_CHSWREQ\_CH0SWREQ\_DEFAULT}}
\index{\_DMA\_CHSWREQ\_CH0SWREQ\_DEFAULT@{\_DMA\_CHSWREQ\_CH0SWREQ\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSWREQ\_CH0SWREQ\_DEFAULT}{\_DMA\_CHSWREQ\_CH0SWREQ\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac2496aa870f99a8ba64d5fb3109862d6} 
\#define \+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH0\+SWREQ\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHSWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga19087cdfc90fb71641f85bb703d3bbbb}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSWREQ\_CH0SWREQ\_MASK@{\_DMA\_CHSWREQ\_CH0SWREQ\_MASK}}
\index{\_DMA\_CHSWREQ\_CH0SWREQ\_MASK@{\_DMA\_CHSWREQ\_CH0SWREQ\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSWREQ\_CH0SWREQ\_MASK}{\_DMA\_CHSWREQ\_CH0SWREQ\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga19087cdfc90fb71641f85bb703d3bbbb} 
\#define \+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH0\+SWREQ\+\_\+\+MASK~0x1\+UL}

Bit mask for DMA\+\_\+\+CH0\+SWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga887e63425fddfb370bb1585df6c1ef41}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSWREQ\_CH0SWREQ\_SHIFT@{\_DMA\_CHSWREQ\_CH0SWREQ\_SHIFT}}
\index{\_DMA\_CHSWREQ\_CH0SWREQ\_SHIFT@{\_DMA\_CHSWREQ\_CH0SWREQ\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSWREQ\_CH0SWREQ\_SHIFT}{\_DMA\_CHSWREQ\_CH0SWREQ\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga887e63425fddfb370bb1585df6c1ef41} 
\#define \+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH0\+SWREQ\+\_\+\+SHIFT~0}

Shift value for DMA\+\_\+\+CH0\+SWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8fbe9e2bed3785a0492a96232e939ac4}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSWREQ\_CH10SWREQ\_DEFAULT@{\_DMA\_CHSWREQ\_CH10SWREQ\_DEFAULT}}
\index{\_DMA\_CHSWREQ\_CH10SWREQ\_DEFAULT@{\_DMA\_CHSWREQ\_CH10SWREQ\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSWREQ\_CH10SWREQ\_DEFAULT}{\_DMA\_CHSWREQ\_CH10SWREQ\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8fbe9e2bed3785a0492a96232e939ac4} 
\#define \+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH10\+SWREQ\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHSWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gae8fa8fc83834868931f2ad228a93df9c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSWREQ\_CH10SWREQ\_MASK@{\_DMA\_CHSWREQ\_CH10SWREQ\_MASK}}
\index{\_DMA\_CHSWREQ\_CH10SWREQ\_MASK@{\_DMA\_CHSWREQ\_CH10SWREQ\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSWREQ\_CH10SWREQ\_MASK}{\_DMA\_CHSWREQ\_CH10SWREQ\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gae8fa8fc83834868931f2ad228a93df9c} 
\#define \+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH10\+SWREQ\+\_\+\+MASK~0x400\+UL}

Bit mask for DMA\+\_\+\+CH10\+SWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga7ad489d931d618e2f285cd00a8337a11}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSWREQ\_CH10SWREQ\_SHIFT@{\_DMA\_CHSWREQ\_CH10SWREQ\_SHIFT}}
\index{\_DMA\_CHSWREQ\_CH10SWREQ\_SHIFT@{\_DMA\_CHSWREQ\_CH10SWREQ\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSWREQ\_CH10SWREQ\_SHIFT}{\_DMA\_CHSWREQ\_CH10SWREQ\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga7ad489d931d618e2f285cd00a8337a11} 
\#define \+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH10\+SWREQ\+\_\+\+SHIFT~10}

Shift value for DMA\+\_\+\+CH10\+SWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga7b53b1067506909876455a393a090481}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSWREQ\_CH11SWREQ\_DEFAULT@{\_DMA\_CHSWREQ\_CH11SWREQ\_DEFAULT}}
\index{\_DMA\_CHSWREQ\_CH11SWREQ\_DEFAULT@{\_DMA\_CHSWREQ\_CH11SWREQ\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSWREQ\_CH11SWREQ\_DEFAULT}{\_DMA\_CHSWREQ\_CH11SWREQ\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga7b53b1067506909876455a393a090481} 
\#define \+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH11\+SWREQ\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHSWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga328471659477353975349ddbaf8a2817}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSWREQ\_CH11SWREQ\_MASK@{\_DMA\_CHSWREQ\_CH11SWREQ\_MASK}}
\index{\_DMA\_CHSWREQ\_CH11SWREQ\_MASK@{\_DMA\_CHSWREQ\_CH11SWREQ\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSWREQ\_CH11SWREQ\_MASK}{\_DMA\_CHSWREQ\_CH11SWREQ\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga328471659477353975349ddbaf8a2817} 
\#define \+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH11\+SWREQ\+\_\+\+MASK~0x800\+UL}

Bit mask for DMA\+\_\+\+CH11\+SWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga90bd41c09512791f794d8ecb4bcda0bc}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSWREQ\_CH11SWREQ\_SHIFT@{\_DMA\_CHSWREQ\_CH11SWREQ\_SHIFT}}
\index{\_DMA\_CHSWREQ\_CH11SWREQ\_SHIFT@{\_DMA\_CHSWREQ\_CH11SWREQ\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSWREQ\_CH11SWREQ\_SHIFT}{\_DMA\_CHSWREQ\_CH11SWREQ\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga90bd41c09512791f794d8ecb4bcda0bc} 
\#define \+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH11\+SWREQ\+\_\+\+SHIFT~11}

Shift value for DMA\+\_\+\+CH11\+SWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gabd4892da13b99258fe4d2476257ca47c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSWREQ\_CH1SWREQ\_DEFAULT@{\_DMA\_CHSWREQ\_CH1SWREQ\_DEFAULT}}
\index{\_DMA\_CHSWREQ\_CH1SWREQ\_DEFAULT@{\_DMA\_CHSWREQ\_CH1SWREQ\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSWREQ\_CH1SWREQ\_DEFAULT}{\_DMA\_CHSWREQ\_CH1SWREQ\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gabd4892da13b99258fe4d2476257ca47c} 
\#define \+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH1\+SWREQ\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHSWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga62f0ab82a9f72a9ae465a656006682c9}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSWREQ\_CH1SWREQ\_MASK@{\_DMA\_CHSWREQ\_CH1SWREQ\_MASK}}
\index{\_DMA\_CHSWREQ\_CH1SWREQ\_MASK@{\_DMA\_CHSWREQ\_CH1SWREQ\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSWREQ\_CH1SWREQ\_MASK}{\_DMA\_CHSWREQ\_CH1SWREQ\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga62f0ab82a9f72a9ae465a656006682c9} 
\#define \+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH1\+SWREQ\+\_\+\+MASK~0x2\+UL}

Bit mask for DMA\+\_\+\+CH1\+SWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf60c9eb0f9d2db3029a7eb412159f2f5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSWREQ\_CH1SWREQ\_SHIFT@{\_DMA\_CHSWREQ\_CH1SWREQ\_SHIFT}}
\index{\_DMA\_CHSWREQ\_CH1SWREQ\_SHIFT@{\_DMA\_CHSWREQ\_CH1SWREQ\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSWREQ\_CH1SWREQ\_SHIFT}{\_DMA\_CHSWREQ\_CH1SWREQ\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf60c9eb0f9d2db3029a7eb412159f2f5} 
\#define \+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH1\+SWREQ\+\_\+\+SHIFT~1}

Shift value for DMA\+\_\+\+CH1\+SWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga0fa70af4f5ad103a6804a795201f60d5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSWREQ\_CH2SWREQ\_DEFAULT@{\_DMA\_CHSWREQ\_CH2SWREQ\_DEFAULT}}
\index{\_DMA\_CHSWREQ\_CH2SWREQ\_DEFAULT@{\_DMA\_CHSWREQ\_CH2SWREQ\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSWREQ\_CH2SWREQ\_DEFAULT}{\_DMA\_CHSWREQ\_CH2SWREQ\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga0fa70af4f5ad103a6804a795201f60d5} 
\#define \+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH2\+SWREQ\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHSWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4d6f20f86c195ae1422852515c8ddaae}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSWREQ\_CH2SWREQ\_MASK@{\_DMA\_CHSWREQ\_CH2SWREQ\_MASK}}
\index{\_DMA\_CHSWREQ\_CH2SWREQ\_MASK@{\_DMA\_CHSWREQ\_CH2SWREQ\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSWREQ\_CH2SWREQ\_MASK}{\_DMA\_CHSWREQ\_CH2SWREQ\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4d6f20f86c195ae1422852515c8ddaae} 
\#define \+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH2\+SWREQ\+\_\+\+MASK~0x4\+UL}

Bit mask for DMA\+\_\+\+CH2\+SWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4dc23d105399cb83aa67a5cf9262c68d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSWREQ\_CH2SWREQ\_SHIFT@{\_DMA\_CHSWREQ\_CH2SWREQ\_SHIFT}}
\index{\_DMA\_CHSWREQ\_CH2SWREQ\_SHIFT@{\_DMA\_CHSWREQ\_CH2SWREQ\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSWREQ\_CH2SWREQ\_SHIFT}{\_DMA\_CHSWREQ\_CH2SWREQ\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4dc23d105399cb83aa67a5cf9262c68d} 
\#define \+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH2\+SWREQ\+\_\+\+SHIFT~2}

Shift value for DMA\+\_\+\+CH2\+SWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2abe66fd915f027fae56284364d2ff0c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSWREQ\_CH3SWREQ\_DEFAULT@{\_DMA\_CHSWREQ\_CH3SWREQ\_DEFAULT}}
\index{\_DMA\_CHSWREQ\_CH3SWREQ\_DEFAULT@{\_DMA\_CHSWREQ\_CH3SWREQ\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSWREQ\_CH3SWREQ\_DEFAULT}{\_DMA\_CHSWREQ\_CH3SWREQ\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2abe66fd915f027fae56284364d2ff0c} 
\#define \+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH3\+SWREQ\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHSWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga35dc4d785d6db30743672089fcb67a24}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSWREQ\_CH3SWREQ\_MASK@{\_DMA\_CHSWREQ\_CH3SWREQ\_MASK}}
\index{\_DMA\_CHSWREQ\_CH3SWREQ\_MASK@{\_DMA\_CHSWREQ\_CH3SWREQ\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSWREQ\_CH3SWREQ\_MASK}{\_DMA\_CHSWREQ\_CH3SWREQ\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga35dc4d785d6db30743672089fcb67a24} 
\#define \+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH3\+SWREQ\+\_\+\+MASK~0x8\+UL}

Bit mask for DMA\+\_\+\+CH3\+SWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaaf0a190b4dc7bd299c209fe49dd54237}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSWREQ\_CH3SWREQ\_SHIFT@{\_DMA\_CHSWREQ\_CH3SWREQ\_SHIFT}}
\index{\_DMA\_CHSWREQ\_CH3SWREQ\_SHIFT@{\_DMA\_CHSWREQ\_CH3SWREQ\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSWREQ\_CH3SWREQ\_SHIFT}{\_DMA\_CHSWREQ\_CH3SWREQ\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaaf0a190b4dc7bd299c209fe49dd54237} 
\#define \+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH3\+SWREQ\+\_\+\+SHIFT~3}

Shift value for DMA\+\_\+\+CH3\+SWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga536357a2566212451f4fd1b7a94cc454}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSWREQ\_CH4SWREQ\_DEFAULT@{\_DMA\_CHSWREQ\_CH4SWREQ\_DEFAULT}}
\index{\_DMA\_CHSWREQ\_CH4SWREQ\_DEFAULT@{\_DMA\_CHSWREQ\_CH4SWREQ\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSWREQ\_CH4SWREQ\_DEFAULT}{\_DMA\_CHSWREQ\_CH4SWREQ\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga536357a2566212451f4fd1b7a94cc454} 
\#define \+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH4\+SWREQ\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHSWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga6233c5e13e184d71102da7fe643a68e1}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSWREQ\_CH4SWREQ\_MASK@{\_DMA\_CHSWREQ\_CH4SWREQ\_MASK}}
\index{\_DMA\_CHSWREQ\_CH4SWREQ\_MASK@{\_DMA\_CHSWREQ\_CH4SWREQ\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSWREQ\_CH4SWREQ\_MASK}{\_DMA\_CHSWREQ\_CH4SWREQ\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga6233c5e13e184d71102da7fe643a68e1} 
\#define \+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH4\+SWREQ\+\_\+\+MASK~0x10\+UL}

Bit mask for DMA\+\_\+\+CH4\+SWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac8b2988d43c7a0000e97ee42f7b95609}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSWREQ\_CH4SWREQ\_SHIFT@{\_DMA\_CHSWREQ\_CH4SWREQ\_SHIFT}}
\index{\_DMA\_CHSWREQ\_CH4SWREQ\_SHIFT@{\_DMA\_CHSWREQ\_CH4SWREQ\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSWREQ\_CH4SWREQ\_SHIFT}{\_DMA\_CHSWREQ\_CH4SWREQ\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac8b2988d43c7a0000e97ee42f7b95609} 
\#define \+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH4\+SWREQ\+\_\+\+SHIFT~4}

Shift value for DMA\+\_\+\+CH4\+SWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gafe508f11b97e92d83c772ffe911a905a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSWREQ\_CH5SWREQ\_DEFAULT@{\_DMA\_CHSWREQ\_CH5SWREQ\_DEFAULT}}
\index{\_DMA\_CHSWREQ\_CH5SWREQ\_DEFAULT@{\_DMA\_CHSWREQ\_CH5SWREQ\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSWREQ\_CH5SWREQ\_DEFAULT}{\_DMA\_CHSWREQ\_CH5SWREQ\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gafe508f11b97e92d83c772ffe911a905a} 
\#define \+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH5\+SWREQ\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHSWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga05aff9f6936fbb5fda02b7454dfddbc8}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSWREQ\_CH5SWREQ\_MASK@{\_DMA\_CHSWREQ\_CH5SWREQ\_MASK}}
\index{\_DMA\_CHSWREQ\_CH5SWREQ\_MASK@{\_DMA\_CHSWREQ\_CH5SWREQ\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSWREQ\_CH5SWREQ\_MASK}{\_DMA\_CHSWREQ\_CH5SWREQ\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga05aff9f6936fbb5fda02b7454dfddbc8} 
\#define \+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH5\+SWREQ\+\_\+\+MASK~0x20\+UL}

Bit mask for DMA\+\_\+\+CH5\+SWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga01c601b0fe1477f4b6b4365c640f771b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSWREQ\_CH5SWREQ\_SHIFT@{\_DMA\_CHSWREQ\_CH5SWREQ\_SHIFT}}
\index{\_DMA\_CHSWREQ\_CH5SWREQ\_SHIFT@{\_DMA\_CHSWREQ\_CH5SWREQ\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSWREQ\_CH5SWREQ\_SHIFT}{\_DMA\_CHSWREQ\_CH5SWREQ\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga01c601b0fe1477f4b6b4365c640f771b} 
\#define \+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH5\+SWREQ\+\_\+\+SHIFT~5}

Shift value for DMA\+\_\+\+CH5\+SWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga35ce37c2c943b4b49339725542f5f0d6}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSWREQ\_CH6SWREQ\_DEFAULT@{\_DMA\_CHSWREQ\_CH6SWREQ\_DEFAULT}}
\index{\_DMA\_CHSWREQ\_CH6SWREQ\_DEFAULT@{\_DMA\_CHSWREQ\_CH6SWREQ\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSWREQ\_CH6SWREQ\_DEFAULT}{\_DMA\_CHSWREQ\_CH6SWREQ\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga35ce37c2c943b4b49339725542f5f0d6} 
\#define \+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH6\+SWREQ\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHSWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9b37264fbdfbcf1a1da629cded8dc5c7}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSWREQ\_CH6SWREQ\_MASK@{\_DMA\_CHSWREQ\_CH6SWREQ\_MASK}}
\index{\_DMA\_CHSWREQ\_CH6SWREQ\_MASK@{\_DMA\_CHSWREQ\_CH6SWREQ\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSWREQ\_CH6SWREQ\_MASK}{\_DMA\_CHSWREQ\_CH6SWREQ\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9b37264fbdfbcf1a1da629cded8dc5c7} 
\#define \+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH6\+SWREQ\+\_\+\+MASK~0x40\+UL}

Bit mask for DMA\+\_\+\+CH6\+SWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad3918cb3a58ffef4c5379333f2eaa61e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSWREQ\_CH6SWREQ\_SHIFT@{\_DMA\_CHSWREQ\_CH6SWREQ\_SHIFT}}
\index{\_DMA\_CHSWREQ\_CH6SWREQ\_SHIFT@{\_DMA\_CHSWREQ\_CH6SWREQ\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSWREQ\_CH6SWREQ\_SHIFT}{\_DMA\_CHSWREQ\_CH6SWREQ\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad3918cb3a58ffef4c5379333f2eaa61e} 
\#define \+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH6\+SWREQ\+\_\+\+SHIFT~6}

Shift value for DMA\+\_\+\+CH6\+SWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac02cd4d657b6e79b8cb5109a30529550}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSWREQ\_CH7SWREQ\_DEFAULT@{\_DMA\_CHSWREQ\_CH7SWREQ\_DEFAULT}}
\index{\_DMA\_CHSWREQ\_CH7SWREQ\_DEFAULT@{\_DMA\_CHSWREQ\_CH7SWREQ\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSWREQ\_CH7SWREQ\_DEFAULT}{\_DMA\_CHSWREQ\_CH7SWREQ\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac02cd4d657b6e79b8cb5109a30529550} 
\#define \+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH7\+SWREQ\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHSWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad9579741837ae147c6e990716793817e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSWREQ\_CH7SWREQ\_MASK@{\_DMA\_CHSWREQ\_CH7SWREQ\_MASK}}
\index{\_DMA\_CHSWREQ\_CH7SWREQ\_MASK@{\_DMA\_CHSWREQ\_CH7SWREQ\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSWREQ\_CH7SWREQ\_MASK}{\_DMA\_CHSWREQ\_CH7SWREQ\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad9579741837ae147c6e990716793817e} 
\#define \+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH7\+SWREQ\+\_\+\+MASK~0x80\+UL}

Bit mask for DMA\+\_\+\+CH7\+SWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad87cd77ef4e4061130335714bc5d85db}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSWREQ\_CH7SWREQ\_SHIFT@{\_DMA\_CHSWREQ\_CH7SWREQ\_SHIFT}}
\index{\_DMA\_CHSWREQ\_CH7SWREQ\_SHIFT@{\_DMA\_CHSWREQ\_CH7SWREQ\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSWREQ\_CH7SWREQ\_SHIFT}{\_DMA\_CHSWREQ\_CH7SWREQ\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad87cd77ef4e4061130335714bc5d85db} 
\#define \+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH7\+SWREQ\+\_\+\+SHIFT~7}

Shift value for DMA\+\_\+\+CH7\+SWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa57d872be55bd91e04ac9679b22237bb}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSWREQ\_CH8SWREQ\_DEFAULT@{\_DMA\_CHSWREQ\_CH8SWREQ\_DEFAULT}}
\index{\_DMA\_CHSWREQ\_CH8SWREQ\_DEFAULT@{\_DMA\_CHSWREQ\_CH8SWREQ\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSWREQ\_CH8SWREQ\_DEFAULT}{\_DMA\_CHSWREQ\_CH8SWREQ\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa57d872be55bd91e04ac9679b22237bb} 
\#define \+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH8\+SWREQ\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHSWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga0edc13003a9f02dcf772c41eac2b78c9}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSWREQ\_CH8SWREQ\_MASK@{\_DMA\_CHSWREQ\_CH8SWREQ\_MASK}}
\index{\_DMA\_CHSWREQ\_CH8SWREQ\_MASK@{\_DMA\_CHSWREQ\_CH8SWREQ\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSWREQ\_CH8SWREQ\_MASK}{\_DMA\_CHSWREQ\_CH8SWREQ\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga0edc13003a9f02dcf772c41eac2b78c9} 
\#define \+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH8\+SWREQ\+\_\+\+MASK~0x100\+UL}

Bit mask for DMA\+\_\+\+CH8\+SWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga600d73c51829708136ba46dcd51d735f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSWREQ\_CH8SWREQ\_SHIFT@{\_DMA\_CHSWREQ\_CH8SWREQ\_SHIFT}}
\index{\_DMA\_CHSWREQ\_CH8SWREQ\_SHIFT@{\_DMA\_CHSWREQ\_CH8SWREQ\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSWREQ\_CH8SWREQ\_SHIFT}{\_DMA\_CHSWREQ\_CH8SWREQ\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga600d73c51829708136ba46dcd51d735f} 
\#define \+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH8\+SWREQ\+\_\+\+SHIFT~8}

Shift value for DMA\+\_\+\+CH8\+SWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga269e9c55440e11ab54c3af2a7e885470}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSWREQ\_CH9SWREQ\_DEFAULT@{\_DMA\_CHSWREQ\_CH9SWREQ\_DEFAULT}}
\index{\_DMA\_CHSWREQ\_CH9SWREQ\_DEFAULT@{\_DMA\_CHSWREQ\_CH9SWREQ\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSWREQ\_CH9SWREQ\_DEFAULT}{\_DMA\_CHSWREQ\_CH9SWREQ\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga269e9c55440e11ab54c3af2a7e885470} 
\#define \+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH9\+SWREQ\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHSWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5e1f733752dca184f8076b6fabda7e41}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSWREQ\_CH9SWREQ\_MASK@{\_DMA\_CHSWREQ\_CH9SWREQ\_MASK}}
\index{\_DMA\_CHSWREQ\_CH9SWREQ\_MASK@{\_DMA\_CHSWREQ\_CH9SWREQ\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSWREQ\_CH9SWREQ\_MASK}{\_DMA\_CHSWREQ\_CH9SWREQ\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5e1f733752dca184f8076b6fabda7e41} 
\#define \+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH9\+SWREQ\+\_\+\+MASK~0x200\+UL}

Bit mask for DMA\+\_\+\+CH9\+SWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gae685cab9b34d3989e1caa725cfaa1da5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSWREQ\_CH9SWREQ\_SHIFT@{\_DMA\_CHSWREQ\_CH9SWREQ\_SHIFT}}
\index{\_DMA\_CHSWREQ\_CH9SWREQ\_SHIFT@{\_DMA\_CHSWREQ\_CH9SWREQ\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSWREQ\_CH9SWREQ\_SHIFT}{\_DMA\_CHSWREQ\_CH9SWREQ\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gae685cab9b34d3989e1caa725cfaa1da5} 
\#define \+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH9\+SWREQ\+\_\+\+SHIFT~9}

Shift value for DMA\+\_\+\+CH9\+SWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga263960bf474781d10bc02945cd2b193d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSWREQ\_MASK@{\_DMA\_CHSWREQ\_MASK}}
\index{\_DMA\_CHSWREQ\_MASK@{\_DMA\_CHSWREQ\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSWREQ\_MASK}{\_DMA\_CHSWREQ\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga263960bf474781d10bc02945cd2b193d} 
\#define \+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+MASK~0x00000\+FFFUL}

Mask for DMA\+\_\+\+CHSWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga7a140d3d652244da73c9b94d00b396aa}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHSWREQ\_RESETVALUE@{\_DMA\_CHSWREQ\_RESETVALUE}}
\index{\_DMA\_CHSWREQ\_RESETVALUE@{\_DMA\_CHSWREQ\_RESETVALUE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHSWREQ\_RESETVALUE}{\_DMA\_CHSWREQ\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga7a140d3d652244da73c9b94d00b396aa} 
\#define \+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for DMA\+\_\+\+CHSWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gae8608e3795cd8e2e1712c28f4270e61d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTC\_CH08USEBURSTC\_DEFAULT@{\_DMA\_CHUSEBURSTC\_CH08USEBURSTC\_DEFAULT}}
\index{\_DMA\_CHUSEBURSTC\_CH08USEBURSTC\_DEFAULT@{\_DMA\_CHUSEBURSTC\_CH08USEBURSTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTC\_CH08USEBURSTC\_DEFAULT}{\_DMA\_CHUSEBURSTC\_CH08USEBURSTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gae8608e3795cd8e2e1712c28f4270e61d} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH08\+USEBURSTC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHUSEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaed59407cde7926d6e2f8ee0dcf95735f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTC\_CH08USEBURSTC\_MASK@{\_DMA\_CHUSEBURSTC\_CH08USEBURSTC\_MASK}}
\index{\_DMA\_CHUSEBURSTC\_CH08USEBURSTC\_MASK@{\_DMA\_CHUSEBURSTC\_CH08USEBURSTC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTC\_CH08USEBURSTC\_MASK}{\_DMA\_CHUSEBURSTC\_CH08USEBURSTC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaed59407cde7926d6e2f8ee0dcf95735f} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH08\+USEBURSTC\+\_\+\+MASK~0x100\+UL}

Bit mask for DMA\+\_\+\+CH08\+USEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga1f67a29169159867b14bd3710efb6a49}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTC\_CH08USEBURSTC\_SHIFT@{\_DMA\_CHUSEBURSTC\_CH08USEBURSTC\_SHIFT}}
\index{\_DMA\_CHUSEBURSTC\_CH08USEBURSTC\_SHIFT@{\_DMA\_CHUSEBURSTC\_CH08USEBURSTC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTC\_CH08USEBURSTC\_SHIFT}{\_DMA\_CHUSEBURSTC\_CH08USEBURSTC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga1f67a29169159867b14bd3710efb6a49} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH08\+USEBURSTC\+\_\+\+SHIFT~8}

Shift value for DMA\+\_\+\+CH08\+USEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaab182dbcd1305b3c14877378857b92dc}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTC\_CH0USEBURSTC\_DEFAULT@{\_DMA\_CHUSEBURSTC\_CH0USEBURSTC\_DEFAULT}}
\index{\_DMA\_CHUSEBURSTC\_CH0USEBURSTC\_DEFAULT@{\_DMA\_CHUSEBURSTC\_CH0USEBURSTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTC\_CH0USEBURSTC\_DEFAULT}{\_DMA\_CHUSEBURSTC\_CH0USEBURSTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaab182dbcd1305b3c14877378857b92dc} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH0\+USEBURSTC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHUSEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8a165a6505069fe22e9b8bd79c89cbf2}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTC\_CH0USEBURSTC\_MASK@{\_DMA\_CHUSEBURSTC\_CH0USEBURSTC\_MASK}}
\index{\_DMA\_CHUSEBURSTC\_CH0USEBURSTC\_MASK@{\_DMA\_CHUSEBURSTC\_CH0USEBURSTC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTC\_CH0USEBURSTC\_MASK}{\_DMA\_CHUSEBURSTC\_CH0USEBURSTC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8a165a6505069fe22e9b8bd79c89cbf2} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH0\+USEBURSTC\+\_\+\+MASK~0x1\+UL}

Bit mask for DMA\+\_\+\+CH0\+USEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gafe3cde5d28956ba1d412f2de01783400}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTC\_CH0USEBURSTC\_SHIFT@{\_DMA\_CHUSEBURSTC\_CH0USEBURSTC\_SHIFT}}
\index{\_DMA\_CHUSEBURSTC\_CH0USEBURSTC\_SHIFT@{\_DMA\_CHUSEBURSTC\_CH0USEBURSTC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTC\_CH0USEBURSTC\_SHIFT}{\_DMA\_CHUSEBURSTC\_CH0USEBURSTC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gafe3cde5d28956ba1d412f2de01783400} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH0\+USEBURSTC\+\_\+\+SHIFT~0}

Shift value for DMA\+\_\+\+CH0\+USEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga804ce3788bfce43de4bfc9ecac4988fe}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTC\_CH10USEBURSTC\_DEFAULT@{\_DMA\_CHUSEBURSTC\_CH10USEBURSTC\_DEFAULT}}
\index{\_DMA\_CHUSEBURSTC\_CH10USEBURSTC\_DEFAULT@{\_DMA\_CHUSEBURSTC\_CH10USEBURSTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTC\_CH10USEBURSTC\_DEFAULT}{\_DMA\_CHUSEBURSTC\_CH10USEBURSTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga804ce3788bfce43de4bfc9ecac4988fe} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH10\+USEBURSTC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHUSEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9162daf37722de253ad294fca2f8fa74}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTC\_CH10USEBURSTC\_MASK@{\_DMA\_CHUSEBURSTC\_CH10USEBURSTC\_MASK}}
\index{\_DMA\_CHUSEBURSTC\_CH10USEBURSTC\_MASK@{\_DMA\_CHUSEBURSTC\_CH10USEBURSTC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTC\_CH10USEBURSTC\_MASK}{\_DMA\_CHUSEBURSTC\_CH10USEBURSTC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9162daf37722de253ad294fca2f8fa74} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH10\+USEBURSTC\+\_\+\+MASK~0x400\+UL}

Bit mask for DMA\+\_\+\+CH10\+USEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa9a868839f3b8c1701ed73d83fcdcd7c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTC\_CH10USEBURSTC\_SHIFT@{\_DMA\_CHUSEBURSTC\_CH10USEBURSTC\_SHIFT}}
\index{\_DMA\_CHUSEBURSTC\_CH10USEBURSTC\_SHIFT@{\_DMA\_CHUSEBURSTC\_CH10USEBURSTC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTC\_CH10USEBURSTC\_SHIFT}{\_DMA\_CHUSEBURSTC\_CH10USEBURSTC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa9a868839f3b8c1701ed73d83fcdcd7c} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH10\+USEBURSTC\+\_\+\+SHIFT~10}

Shift value for DMA\+\_\+\+CH10\+USEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad625aed8ec4ce0b572068d99274f0f6b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTC\_CH11USEBURSTC\_DEFAULT@{\_DMA\_CHUSEBURSTC\_CH11USEBURSTC\_DEFAULT}}
\index{\_DMA\_CHUSEBURSTC\_CH11USEBURSTC\_DEFAULT@{\_DMA\_CHUSEBURSTC\_CH11USEBURSTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTC\_CH11USEBURSTC\_DEFAULT}{\_DMA\_CHUSEBURSTC\_CH11USEBURSTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad625aed8ec4ce0b572068d99274f0f6b} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH11\+USEBURSTC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHUSEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga427340b0e9c6c46233e453ba2c201185}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTC\_CH11USEBURSTC\_MASK@{\_DMA\_CHUSEBURSTC\_CH11USEBURSTC\_MASK}}
\index{\_DMA\_CHUSEBURSTC\_CH11USEBURSTC\_MASK@{\_DMA\_CHUSEBURSTC\_CH11USEBURSTC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTC\_CH11USEBURSTC\_MASK}{\_DMA\_CHUSEBURSTC\_CH11USEBURSTC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga427340b0e9c6c46233e453ba2c201185} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH11\+USEBURSTC\+\_\+\+MASK~0x800\+UL}

Bit mask for DMA\+\_\+\+CH11\+USEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga58ea5069ca3d2bcabc678d2940744225}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTC\_CH11USEBURSTC\_SHIFT@{\_DMA\_CHUSEBURSTC\_CH11USEBURSTC\_SHIFT}}
\index{\_DMA\_CHUSEBURSTC\_CH11USEBURSTC\_SHIFT@{\_DMA\_CHUSEBURSTC\_CH11USEBURSTC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTC\_CH11USEBURSTC\_SHIFT}{\_DMA\_CHUSEBURSTC\_CH11USEBURSTC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga58ea5069ca3d2bcabc678d2940744225} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH11\+USEBURSTC\+\_\+\+SHIFT~11}

Shift value for DMA\+\_\+\+CH11\+USEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf10e05faea19581953516bb73c84f49d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTC\_CH1USEBURSTC\_DEFAULT@{\_DMA\_CHUSEBURSTC\_CH1USEBURSTC\_DEFAULT}}
\index{\_DMA\_CHUSEBURSTC\_CH1USEBURSTC\_DEFAULT@{\_DMA\_CHUSEBURSTC\_CH1USEBURSTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTC\_CH1USEBURSTC\_DEFAULT}{\_DMA\_CHUSEBURSTC\_CH1USEBURSTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf10e05faea19581953516bb73c84f49d} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH1\+USEBURSTC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHUSEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gafc9d9e0dc4a80319ced456a7e09b2466}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTC\_CH1USEBURSTC\_MASK@{\_DMA\_CHUSEBURSTC\_CH1USEBURSTC\_MASK}}
\index{\_DMA\_CHUSEBURSTC\_CH1USEBURSTC\_MASK@{\_DMA\_CHUSEBURSTC\_CH1USEBURSTC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTC\_CH1USEBURSTC\_MASK}{\_DMA\_CHUSEBURSTC\_CH1USEBURSTC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gafc9d9e0dc4a80319ced456a7e09b2466} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH1\+USEBURSTC\+\_\+\+MASK~0x2\+UL}

Bit mask for DMA\+\_\+\+CH1\+USEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac86a40524848b8e4ed9f21815bca79eb}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTC\_CH1USEBURSTC\_SHIFT@{\_DMA\_CHUSEBURSTC\_CH1USEBURSTC\_SHIFT}}
\index{\_DMA\_CHUSEBURSTC\_CH1USEBURSTC\_SHIFT@{\_DMA\_CHUSEBURSTC\_CH1USEBURSTC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTC\_CH1USEBURSTC\_SHIFT}{\_DMA\_CHUSEBURSTC\_CH1USEBURSTC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac86a40524848b8e4ed9f21815bca79eb} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH1\+USEBURSTC\+\_\+\+SHIFT~1}

Shift value for DMA\+\_\+\+CH1\+USEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga6641d325079bc55947d66a7f54330e99}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTC\_CH2USEBURSTC\_DEFAULT@{\_DMA\_CHUSEBURSTC\_CH2USEBURSTC\_DEFAULT}}
\index{\_DMA\_CHUSEBURSTC\_CH2USEBURSTC\_DEFAULT@{\_DMA\_CHUSEBURSTC\_CH2USEBURSTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTC\_CH2USEBURSTC\_DEFAULT}{\_DMA\_CHUSEBURSTC\_CH2USEBURSTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga6641d325079bc55947d66a7f54330e99} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH2\+USEBURSTC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHUSEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2fd6179c83bc3c426c9da333bfd0b078}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTC\_CH2USEBURSTC\_MASK@{\_DMA\_CHUSEBURSTC\_CH2USEBURSTC\_MASK}}
\index{\_DMA\_CHUSEBURSTC\_CH2USEBURSTC\_MASK@{\_DMA\_CHUSEBURSTC\_CH2USEBURSTC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTC\_CH2USEBURSTC\_MASK}{\_DMA\_CHUSEBURSTC\_CH2USEBURSTC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2fd6179c83bc3c426c9da333bfd0b078} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH2\+USEBURSTC\+\_\+\+MASK~0x4\+UL}

Bit mask for DMA\+\_\+\+CH2\+USEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gadf6d8bb903bcf4c424829d684a39af52}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTC\_CH2USEBURSTC\_SHIFT@{\_DMA\_CHUSEBURSTC\_CH2USEBURSTC\_SHIFT}}
\index{\_DMA\_CHUSEBURSTC\_CH2USEBURSTC\_SHIFT@{\_DMA\_CHUSEBURSTC\_CH2USEBURSTC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTC\_CH2USEBURSTC\_SHIFT}{\_DMA\_CHUSEBURSTC\_CH2USEBURSTC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gadf6d8bb903bcf4c424829d684a39af52} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH2\+USEBURSTC\+\_\+\+SHIFT~2}

Shift value for DMA\+\_\+\+CH2\+USEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga07846a3f99059354b2b7eeab25278f3e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTC\_CH3USEBURSTC\_DEFAULT@{\_DMA\_CHUSEBURSTC\_CH3USEBURSTC\_DEFAULT}}
\index{\_DMA\_CHUSEBURSTC\_CH3USEBURSTC\_DEFAULT@{\_DMA\_CHUSEBURSTC\_CH3USEBURSTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTC\_CH3USEBURSTC\_DEFAULT}{\_DMA\_CHUSEBURSTC\_CH3USEBURSTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga07846a3f99059354b2b7eeab25278f3e} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH3\+USEBURSTC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHUSEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9688d1dae28f47b213a35ab56411eefd}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTC\_CH3USEBURSTC\_MASK@{\_DMA\_CHUSEBURSTC\_CH3USEBURSTC\_MASK}}
\index{\_DMA\_CHUSEBURSTC\_CH3USEBURSTC\_MASK@{\_DMA\_CHUSEBURSTC\_CH3USEBURSTC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTC\_CH3USEBURSTC\_MASK}{\_DMA\_CHUSEBURSTC\_CH3USEBURSTC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9688d1dae28f47b213a35ab56411eefd} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH3\+USEBURSTC\+\_\+\+MASK~0x8\+UL}

Bit mask for DMA\+\_\+\+CH3\+USEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga96f27df44b1dbf9e6f86e68f2e469978}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTC\_CH3USEBURSTC\_SHIFT@{\_DMA\_CHUSEBURSTC\_CH3USEBURSTC\_SHIFT}}
\index{\_DMA\_CHUSEBURSTC\_CH3USEBURSTC\_SHIFT@{\_DMA\_CHUSEBURSTC\_CH3USEBURSTC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTC\_CH3USEBURSTC\_SHIFT}{\_DMA\_CHUSEBURSTC\_CH3USEBURSTC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga96f27df44b1dbf9e6f86e68f2e469978} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH3\+USEBURSTC\+\_\+\+SHIFT~3}

Shift value for DMA\+\_\+\+CH3\+USEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga7a3c99a7afbffb2efaa07d545908c35c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTC\_CH4USEBURSTC\_DEFAULT@{\_DMA\_CHUSEBURSTC\_CH4USEBURSTC\_DEFAULT}}
\index{\_DMA\_CHUSEBURSTC\_CH4USEBURSTC\_DEFAULT@{\_DMA\_CHUSEBURSTC\_CH4USEBURSTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTC\_CH4USEBURSTC\_DEFAULT}{\_DMA\_CHUSEBURSTC\_CH4USEBURSTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga7a3c99a7afbffb2efaa07d545908c35c} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH4\+USEBURSTC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHUSEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gafb03b7b90c5d9c1e6330ebab522cdc95}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTC\_CH4USEBURSTC\_MASK@{\_DMA\_CHUSEBURSTC\_CH4USEBURSTC\_MASK}}
\index{\_DMA\_CHUSEBURSTC\_CH4USEBURSTC\_MASK@{\_DMA\_CHUSEBURSTC\_CH4USEBURSTC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTC\_CH4USEBURSTC\_MASK}{\_DMA\_CHUSEBURSTC\_CH4USEBURSTC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gafb03b7b90c5d9c1e6330ebab522cdc95} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH4\+USEBURSTC\+\_\+\+MASK~0x10\+UL}

Bit mask for DMA\+\_\+\+CH4\+USEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2808b8844e8997e24858c7ae6020ec8c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTC\_CH4USEBURSTC\_SHIFT@{\_DMA\_CHUSEBURSTC\_CH4USEBURSTC\_SHIFT}}
\index{\_DMA\_CHUSEBURSTC\_CH4USEBURSTC\_SHIFT@{\_DMA\_CHUSEBURSTC\_CH4USEBURSTC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTC\_CH4USEBURSTC\_SHIFT}{\_DMA\_CHUSEBURSTC\_CH4USEBURSTC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2808b8844e8997e24858c7ae6020ec8c} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH4\+USEBURSTC\+\_\+\+SHIFT~4}

Shift value for DMA\+\_\+\+CH4\+USEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga91c96b428cdf133bde1d8bb7a69be899}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTC\_CH5USEBURSTC\_DEFAULT@{\_DMA\_CHUSEBURSTC\_CH5USEBURSTC\_DEFAULT}}
\index{\_DMA\_CHUSEBURSTC\_CH5USEBURSTC\_DEFAULT@{\_DMA\_CHUSEBURSTC\_CH5USEBURSTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTC\_CH5USEBURSTC\_DEFAULT}{\_DMA\_CHUSEBURSTC\_CH5USEBURSTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga91c96b428cdf133bde1d8bb7a69be899} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH5\+USEBURSTC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHUSEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gafc0dba7dfcfa51ed0aa0bed1376f2028}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTC\_CH5USEBURSTC\_MASK@{\_DMA\_CHUSEBURSTC\_CH5USEBURSTC\_MASK}}
\index{\_DMA\_CHUSEBURSTC\_CH5USEBURSTC\_MASK@{\_DMA\_CHUSEBURSTC\_CH5USEBURSTC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTC\_CH5USEBURSTC\_MASK}{\_DMA\_CHUSEBURSTC\_CH5USEBURSTC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gafc0dba7dfcfa51ed0aa0bed1376f2028} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH5\+USEBURSTC\+\_\+\+MASK~0x20\+UL}

Bit mask for DMA\+\_\+\+CH5\+USEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4ea387b947c6ff60cf958c07e2bb214e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTC\_CH5USEBURSTC\_SHIFT@{\_DMA\_CHUSEBURSTC\_CH5USEBURSTC\_SHIFT}}
\index{\_DMA\_CHUSEBURSTC\_CH5USEBURSTC\_SHIFT@{\_DMA\_CHUSEBURSTC\_CH5USEBURSTC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTC\_CH5USEBURSTC\_SHIFT}{\_DMA\_CHUSEBURSTC\_CH5USEBURSTC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4ea387b947c6ff60cf958c07e2bb214e} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH5\+USEBURSTC\+\_\+\+SHIFT~5}

Shift value for DMA\+\_\+\+CH5\+USEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga36f46747b894b8fd40d28443b5bcf489}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTC\_CH6USEBURSTC\_DEFAULT@{\_DMA\_CHUSEBURSTC\_CH6USEBURSTC\_DEFAULT}}
\index{\_DMA\_CHUSEBURSTC\_CH6USEBURSTC\_DEFAULT@{\_DMA\_CHUSEBURSTC\_CH6USEBURSTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTC\_CH6USEBURSTC\_DEFAULT}{\_DMA\_CHUSEBURSTC\_CH6USEBURSTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga36f46747b894b8fd40d28443b5bcf489} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH6\+USEBURSTC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHUSEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaad0851b009c1eba7f203d6dc4ce3dcd7}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTC\_CH6USEBURSTC\_MASK@{\_DMA\_CHUSEBURSTC\_CH6USEBURSTC\_MASK}}
\index{\_DMA\_CHUSEBURSTC\_CH6USEBURSTC\_MASK@{\_DMA\_CHUSEBURSTC\_CH6USEBURSTC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTC\_CH6USEBURSTC\_MASK}{\_DMA\_CHUSEBURSTC\_CH6USEBURSTC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaad0851b009c1eba7f203d6dc4ce3dcd7} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH6\+USEBURSTC\+\_\+\+MASK~0x40\+UL}

Bit mask for DMA\+\_\+\+CH6\+USEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga852b5d9b4bba1a08ff6b9c01f6d99e14}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTC\_CH6USEBURSTC\_SHIFT@{\_DMA\_CHUSEBURSTC\_CH6USEBURSTC\_SHIFT}}
\index{\_DMA\_CHUSEBURSTC\_CH6USEBURSTC\_SHIFT@{\_DMA\_CHUSEBURSTC\_CH6USEBURSTC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTC\_CH6USEBURSTC\_SHIFT}{\_DMA\_CHUSEBURSTC\_CH6USEBURSTC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga852b5d9b4bba1a08ff6b9c01f6d99e14} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH6\+USEBURSTC\+\_\+\+SHIFT~6}

Shift value for DMA\+\_\+\+CH6\+USEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf863e7c3e0823105a1c3b02915fe75d8}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTC\_CH7USEBURSTC\_DEFAULT@{\_DMA\_CHUSEBURSTC\_CH7USEBURSTC\_DEFAULT}}
\index{\_DMA\_CHUSEBURSTC\_CH7USEBURSTC\_DEFAULT@{\_DMA\_CHUSEBURSTC\_CH7USEBURSTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTC\_CH7USEBURSTC\_DEFAULT}{\_DMA\_CHUSEBURSTC\_CH7USEBURSTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf863e7c3e0823105a1c3b02915fe75d8} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH7\+USEBURSTC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHUSEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga43cdf0ffda2b9290005a10c0857ee669}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTC\_CH7USEBURSTC\_MASK@{\_DMA\_CHUSEBURSTC\_CH7USEBURSTC\_MASK}}
\index{\_DMA\_CHUSEBURSTC\_CH7USEBURSTC\_MASK@{\_DMA\_CHUSEBURSTC\_CH7USEBURSTC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTC\_CH7USEBURSTC\_MASK}{\_DMA\_CHUSEBURSTC\_CH7USEBURSTC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga43cdf0ffda2b9290005a10c0857ee669} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH7\+USEBURSTC\+\_\+\+MASK~0x80\+UL}

Bit mask for DMA\+\_\+\+CH7\+USEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gadb2fa00ceb69a26e790f36d680a8100c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTC\_CH7USEBURSTC\_SHIFT@{\_DMA\_CHUSEBURSTC\_CH7USEBURSTC\_SHIFT}}
\index{\_DMA\_CHUSEBURSTC\_CH7USEBURSTC\_SHIFT@{\_DMA\_CHUSEBURSTC\_CH7USEBURSTC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTC\_CH7USEBURSTC\_SHIFT}{\_DMA\_CHUSEBURSTC\_CH7USEBURSTC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gadb2fa00ceb69a26e790f36d680a8100c} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH7\+USEBURSTC\+\_\+\+SHIFT~7}

Shift value for DMA\+\_\+\+CH7\+USEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gae53696ece05e2be9bf4b14b64c8db3a4}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTC\_CH9USEBURSTC\_DEFAULT@{\_DMA\_CHUSEBURSTC\_CH9USEBURSTC\_DEFAULT}}
\index{\_DMA\_CHUSEBURSTC\_CH9USEBURSTC\_DEFAULT@{\_DMA\_CHUSEBURSTC\_CH9USEBURSTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTC\_CH9USEBURSTC\_DEFAULT}{\_DMA\_CHUSEBURSTC\_CH9USEBURSTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gae53696ece05e2be9bf4b14b64c8db3a4} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH9\+USEBURSTC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHUSEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gafcd9744e5f592a39611cfe5fb9edd810}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTC\_CH9USEBURSTC\_MASK@{\_DMA\_CHUSEBURSTC\_CH9USEBURSTC\_MASK}}
\index{\_DMA\_CHUSEBURSTC\_CH9USEBURSTC\_MASK@{\_DMA\_CHUSEBURSTC\_CH9USEBURSTC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTC\_CH9USEBURSTC\_MASK}{\_DMA\_CHUSEBURSTC\_CH9USEBURSTC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gafcd9744e5f592a39611cfe5fb9edd810} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH9\+USEBURSTC\+\_\+\+MASK~0x200\+UL}

Bit mask for DMA\+\_\+\+CH9\+USEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga64ad6dd68a8b25869fd08e1071bd1d96}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTC\_CH9USEBURSTC\_SHIFT@{\_DMA\_CHUSEBURSTC\_CH9USEBURSTC\_SHIFT}}
\index{\_DMA\_CHUSEBURSTC\_CH9USEBURSTC\_SHIFT@{\_DMA\_CHUSEBURSTC\_CH9USEBURSTC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTC\_CH9USEBURSTC\_SHIFT}{\_DMA\_CHUSEBURSTC\_CH9USEBURSTC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga64ad6dd68a8b25869fd08e1071bd1d96} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH9\+USEBURSTC\+\_\+\+SHIFT~9}

Shift value for DMA\+\_\+\+CH9\+USEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5d000cd94c183eb65ce86a8b7ea49ab5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTC\_MASK@{\_DMA\_CHUSEBURSTC\_MASK}}
\index{\_DMA\_CHUSEBURSTC\_MASK@{\_DMA\_CHUSEBURSTC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTC\_MASK}{\_DMA\_CHUSEBURSTC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5d000cd94c183eb65ce86a8b7ea49ab5} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+MASK~0x00000\+FFFUL}

Mask for DMA\+\_\+\+CHUSEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa777e09e29bb0731fa2a3c73e4acf5f1}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTC\_RESETVALUE@{\_DMA\_CHUSEBURSTC\_RESETVALUE}}
\index{\_DMA\_CHUSEBURSTC\_RESETVALUE@{\_DMA\_CHUSEBURSTC\_RESETVALUE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTC\_RESETVALUE}{\_DMA\_CHUSEBURSTC\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa777e09e29bb0731fa2a3c73e4acf5f1} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for DMA\+\_\+\+CHUSEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga3da530812d906f0f721df03f0e4d60f2}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTS\_CH0USEBURSTS\_BURSTONLY@{\_DMA\_CHUSEBURSTS\_CH0USEBURSTS\_BURSTONLY}}
\index{\_DMA\_CHUSEBURSTS\_CH0USEBURSTS\_BURSTONLY@{\_DMA\_CHUSEBURSTS\_CH0USEBURSTS\_BURSTONLY}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTS\_CH0USEBURSTS\_BURSTONLY}{\_DMA\_CHUSEBURSTS\_CH0USEBURSTS\_BURSTONLY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga3da530812d906f0f721df03f0e4d60f2} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH0\+USEBURSTS\+\_\+\+BURSTONLY~0x00000001\+UL}

Mode BURSTONLY for DMA\+\_\+\+CHUSEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gabef76415277cb2276d8e7feebdd2dc67}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTS\_CH0USEBURSTS\_DEFAULT@{\_DMA\_CHUSEBURSTS\_CH0USEBURSTS\_DEFAULT}}
\index{\_DMA\_CHUSEBURSTS\_CH0USEBURSTS\_DEFAULT@{\_DMA\_CHUSEBURSTS\_CH0USEBURSTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTS\_CH0USEBURSTS\_DEFAULT}{\_DMA\_CHUSEBURSTS\_CH0USEBURSTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gabef76415277cb2276d8e7feebdd2dc67} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH0\+USEBURSTS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHUSEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga30cf55ac86f1666a8bf769295a40ef3c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTS\_CH0USEBURSTS\_MASK@{\_DMA\_CHUSEBURSTS\_CH0USEBURSTS\_MASK}}
\index{\_DMA\_CHUSEBURSTS\_CH0USEBURSTS\_MASK@{\_DMA\_CHUSEBURSTS\_CH0USEBURSTS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTS\_CH0USEBURSTS\_MASK}{\_DMA\_CHUSEBURSTS\_CH0USEBURSTS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga30cf55ac86f1666a8bf769295a40ef3c} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH0\+USEBURSTS\+\_\+\+MASK~0x1\+UL}

Bit mask for DMA\+\_\+\+CH0\+USEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga908280097d7131d31e1ab5db22219084}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTS\_CH0USEBURSTS\_SHIFT@{\_DMA\_CHUSEBURSTS\_CH0USEBURSTS\_SHIFT}}
\index{\_DMA\_CHUSEBURSTS\_CH0USEBURSTS\_SHIFT@{\_DMA\_CHUSEBURSTS\_CH0USEBURSTS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTS\_CH0USEBURSTS\_SHIFT}{\_DMA\_CHUSEBURSTS\_CH0USEBURSTS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga908280097d7131d31e1ab5db22219084} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH0\+USEBURSTS\+\_\+\+SHIFT~0}

Shift value for DMA\+\_\+\+CH0\+USEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga6b8ff6f74a190f31132d09e64b3d2275}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTS\_CH0USEBURSTS\_SINGLEANDBURST@{\_DMA\_CHUSEBURSTS\_CH0USEBURSTS\_SINGLEANDBURST}}
\index{\_DMA\_CHUSEBURSTS\_CH0USEBURSTS\_SINGLEANDBURST@{\_DMA\_CHUSEBURSTS\_CH0USEBURSTS\_SINGLEANDBURST}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTS\_CH0USEBURSTS\_SINGLEANDBURST}{\_DMA\_CHUSEBURSTS\_CH0USEBURSTS\_SINGLEANDBURST}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga6b8ff6f74a190f31132d09e64b3d2275} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH0\+USEBURSTS\+\_\+\+SINGLEANDBURST~0x00000000\+UL}

Mode SINGLEANDBURST for DMA\+\_\+\+CHUSEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac8cf654ae4a96c167996886400726b1c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTS\_CH10USEBURSTS\_DEFAULT@{\_DMA\_CHUSEBURSTS\_CH10USEBURSTS\_DEFAULT}}
\index{\_DMA\_CHUSEBURSTS\_CH10USEBURSTS\_DEFAULT@{\_DMA\_CHUSEBURSTS\_CH10USEBURSTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTS\_CH10USEBURSTS\_DEFAULT}{\_DMA\_CHUSEBURSTS\_CH10USEBURSTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac8cf654ae4a96c167996886400726b1c} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH10\+USEBURSTS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHUSEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab26dfe26361619fcf1c0d7a2f48bd9d9}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTS\_CH10USEBURSTS\_MASK@{\_DMA\_CHUSEBURSTS\_CH10USEBURSTS\_MASK}}
\index{\_DMA\_CHUSEBURSTS\_CH10USEBURSTS\_MASK@{\_DMA\_CHUSEBURSTS\_CH10USEBURSTS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTS\_CH10USEBURSTS\_MASK}{\_DMA\_CHUSEBURSTS\_CH10USEBURSTS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab26dfe26361619fcf1c0d7a2f48bd9d9} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH10\+USEBURSTS\+\_\+\+MASK~0x400\+UL}

Bit mask for DMA\+\_\+\+CH10\+USEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa8a9702548dd25a2e660cd45adcc7685}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTS\_CH10USEBURSTS\_SHIFT@{\_DMA\_CHUSEBURSTS\_CH10USEBURSTS\_SHIFT}}
\index{\_DMA\_CHUSEBURSTS\_CH10USEBURSTS\_SHIFT@{\_DMA\_CHUSEBURSTS\_CH10USEBURSTS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTS\_CH10USEBURSTS\_SHIFT}{\_DMA\_CHUSEBURSTS\_CH10USEBURSTS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa8a9702548dd25a2e660cd45adcc7685} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH10\+USEBURSTS\+\_\+\+SHIFT~10}

Shift value for DMA\+\_\+\+CH10\+USEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga597cb124e00da1bd0aed34f6f9c6c80f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTS\_CH11USEBURSTS\_DEFAULT@{\_DMA\_CHUSEBURSTS\_CH11USEBURSTS\_DEFAULT}}
\index{\_DMA\_CHUSEBURSTS\_CH11USEBURSTS\_DEFAULT@{\_DMA\_CHUSEBURSTS\_CH11USEBURSTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTS\_CH11USEBURSTS\_DEFAULT}{\_DMA\_CHUSEBURSTS\_CH11USEBURSTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga597cb124e00da1bd0aed34f6f9c6c80f} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH11\+USEBURSTS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHUSEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga1c2414ed191a4455c8eb8b1b1248095b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTS\_CH11USEBURSTS\_MASK@{\_DMA\_CHUSEBURSTS\_CH11USEBURSTS\_MASK}}
\index{\_DMA\_CHUSEBURSTS\_CH11USEBURSTS\_MASK@{\_DMA\_CHUSEBURSTS\_CH11USEBURSTS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTS\_CH11USEBURSTS\_MASK}{\_DMA\_CHUSEBURSTS\_CH11USEBURSTS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga1c2414ed191a4455c8eb8b1b1248095b} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH11\+USEBURSTS\+\_\+\+MASK~0x800\+UL}

Bit mask for DMA\+\_\+\+CH11\+USEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga24a9398f5fd578f0f2dceefc16f26843}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTS\_CH11USEBURSTS\_SHIFT@{\_DMA\_CHUSEBURSTS\_CH11USEBURSTS\_SHIFT}}
\index{\_DMA\_CHUSEBURSTS\_CH11USEBURSTS\_SHIFT@{\_DMA\_CHUSEBURSTS\_CH11USEBURSTS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTS\_CH11USEBURSTS\_SHIFT}{\_DMA\_CHUSEBURSTS\_CH11USEBURSTS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga24a9398f5fd578f0f2dceefc16f26843} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH11\+USEBURSTS\+\_\+\+SHIFT~11}

Shift value for DMA\+\_\+\+CH11\+USEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga64ddd5c269dddd72914e5a9e1a29bad9}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTS\_CH1USEBURSTS\_DEFAULT@{\_DMA\_CHUSEBURSTS\_CH1USEBURSTS\_DEFAULT}}
\index{\_DMA\_CHUSEBURSTS\_CH1USEBURSTS\_DEFAULT@{\_DMA\_CHUSEBURSTS\_CH1USEBURSTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTS\_CH1USEBURSTS\_DEFAULT}{\_DMA\_CHUSEBURSTS\_CH1USEBURSTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga64ddd5c269dddd72914e5a9e1a29bad9} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH1\+USEBURSTS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHUSEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga802c4ed15446941adad7f748abcc0ad5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTS\_CH1USEBURSTS\_MASK@{\_DMA\_CHUSEBURSTS\_CH1USEBURSTS\_MASK}}
\index{\_DMA\_CHUSEBURSTS\_CH1USEBURSTS\_MASK@{\_DMA\_CHUSEBURSTS\_CH1USEBURSTS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTS\_CH1USEBURSTS\_MASK}{\_DMA\_CHUSEBURSTS\_CH1USEBURSTS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga802c4ed15446941adad7f748abcc0ad5} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH1\+USEBURSTS\+\_\+\+MASK~0x2\+UL}

Bit mask for DMA\+\_\+\+CH1\+USEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga29c0d26cd90b8823530dd50f1ac3fe3a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTS\_CH1USEBURSTS\_SHIFT@{\_DMA\_CHUSEBURSTS\_CH1USEBURSTS\_SHIFT}}
\index{\_DMA\_CHUSEBURSTS\_CH1USEBURSTS\_SHIFT@{\_DMA\_CHUSEBURSTS\_CH1USEBURSTS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTS\_CH1USEBURSTS\_SHIFT}{\_DMA\_CHUSEBURSTS\_CH1USEBURSTS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga29c0d26cd90b8823530dd50f1ac3fe3a} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH1\+USEBURSTS\+\_\+\+SHIFT~1}

Shift value for DMA\+\_\+\+CH1\+USEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga218677975cc72080832b48776c8ad6e2}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTS\_CH2USEBURSTS\_DEFAULT@{\_DMA\_CHUSEBURSTS\_CH2USEBURSTS\_DEFAULT}}
\index{\_DMA\_CHUSEBURSTS\_CH2USEBURSTS\_DEFAULT@{\_DMA\_CHUSEBURSTS\_CH2USEBURSTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTS\_CH2USEBURSTS\_DEFAULT}{\_DMA\_CHUSEBURSTS\_CH2USEBURSTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga218677975cc72080832b48776c8ad6e2} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH2\+USEBURSTS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHUSEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaefd702d9077cd7f6df5f0ae484be1741}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTS\_CH2USEBURSTS\_MASK@{\_DMA\_CHUSEBURSTS\_CH2USEBURSTS\_MASK}}
\index{\_DMA\_CHUSEBURSTS\_CH2USEBURSTS\_MASK@{\_DMA\_CHUSEBURSTS\_CH2USEBURSTS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTS\_CH2USEBURSTS\_MASK}{\_DMA\_CHUSEBURSTS\_CH2USEBURSTS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaefd702d9077cd7f6df5f0ae484be1741} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH2\+USEBURSTS\+\_\+\+MASK~0x4\+UL}

Bit mask for DMA\+\_\+\+CH2\+USEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac59171c1c8ac07ec0ee7bd7264351a1f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTS\_CH2USEBURSTS\_SHIFT@{\_DMA\_CHUSEBURSTS\_CH2USEBURSTS\_SHIFT}}
\index{\_DMA\_CHUSEBURSTS\_CH2USEBURSTS\_SHIFT@{\_DMA\_CHUSEBURSTS\_CH2USEBURSTS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTS\_CH2USEBURSTS\_SHIFT}{\_DMA\_CHUSEBURSTS\_CH2USEBURSTS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac59171c1c8ac07ec0ee7bd7264351a1f} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH2\+USEBURSTS\+\_\+\+SHIFT~2}

Shift value for DMA\+\_\+\+CH2\+USEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab321c9eadc911c861709e644a6490f0c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTS\_CH3USEBURSTS\_DEFAULT@{\_DMA\_CHUSEBURSTS\_CH3USEBURSTS\_DEFAULT}}
\index{\_DMA\_CHUSEBURSTS\_CH3USEBURSTS\_DEFAULT@{\_DMA\_CHUSEBURSTS\_CH3USEBURSTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTS\_CH3USEBURSTS\_DEFAULT}{\_DMA\_CHUSEBURSTS\_CH3USEBURSTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab321c9eadc911c861709e644a6490f0c} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH3\+USEBURSTS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHUSEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaccca5f2829ca3ca5bf3f102fff1c7e10}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTS\_CH3USEBURSTS\_MASK@{\_DMA\_CHUSEBURSTS\_CH3USEBURSTS\_MASK}}
\index{\_DMA\_CHUSEBURSTS\_CH3USEBURSTS\_MASK@{\_DMA\_CHUSEBURSTS\_CH3USEBURSTS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTS\_CH3USEBURSTS\_MASK}{\_DMA\_CHUSEBURSTS\_CH3USEBURSTS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaccca5f2829ca3ca5bf3f102fff1c7e10} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH3\+USEBURSTS\+\_\+\+MASK~0x8\+UL}

Bit mask for DMA\+\_\+\+CH3\+USEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad095141a65c3f845afc55dfc425e35da}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTS\_CH3USEBURSTS\_SHIFT@{\_DMA\_CHUSEBURSTS\_CH3USEBURSTS\_SHIFT}}
\index{\_DMA\_CHUSEBURSTS\_CH3USEBURSTS\_SHIFT@{\_DMA\_CHUSEBURSTS\_CH3USEBURSTS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTS\_CH3USEBURSTS\_SHIFT}{\_DMA\_CHUSEBURSTS\_CH3USEBURSTS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad095141a65c3f845afc55dfc425e35da} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH3\+USEBURSTS\+\_\+\+SHIFT~3}

Shift value for DMA\+\_\+\+CH3\+USEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga69149ecb02e5bd199db5c1a6014af121}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTS\_CH4USEBURSTS\_DEFAULT@{\_DMA\_CHUSEBURSTS\_CH4USEBURSTS\_DEFAULT}}
\index{\_DMA\_CHUSEBURSTS\_CH4USEBURSTS\_DEFAULT@{\_DMA\_CHUSEBURSTS\_CH4USEBURSTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTS\_CH4USEBURSTS\_DEFAULT}{\_DMA\_CHUSEBURSTS\_CH4USEBURSTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga69149ecb02e5bd199db5c1a6014af121} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH4\+USEBURSTS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHUSEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga6f5a33f091ec5cc81190fbea05504cd9}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTS\_CH4USEBURSTS\_MASK@{\_DMA\_CHUSEBURSTS\_CH4USEBURSTS\_MASK}}
\index{\_DMA\_CHUSEBURSTS\_CH4USEBURSTS\_MASK@{\_DMA\_CHUSEBURSTS\_CH4USEBURSTS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTS\_CH4USEBURSTS\_MASK}{\_DMA\_CHUSEBURSTS\_CH4USEBURSTS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga6f5a33f091ec5cc81190fbea05504cd9} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH4\+USEBURSTS\+\_\+\+MASK~0x10\+UL}

Bit mask for DMA\+\_\+\+CH4\+USEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gafc38968277f4638dd180366c3861c07d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTS\_CH4USEBURSTS\_SHIFT@{\_DMA\_CHUSEBURSTS\_CH4USEBURSTS\_SHIFT}}
\index{\_DMA\_CHUSEBURSTS\_CH4USEBURSTS\_SHIFT@{\_DMA\_CHUSEBURSTS\_CH4USEBURSTS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTS\_CH4USEBURSTS\_SHIFT}{\_DMA\_CHUSEBURSTS\_CH4USEBURSTS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gafc38968277f4638dd180366c3861c07d} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH4\+USEBURSTS\+\_\+\+SHIFT~4}

Shift value for DMA\+\_\+\+CH4\+USEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga17d031666e888de1e799b4bd683faba1}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTS\_CH5USEBURSTS\_DEFAULT@{\_DMA\_CHUSEBURSTS\_CH5USEBURSTS\_DEFAULT}}
\index{\_DMA\_CHUSEBURSTS\_CH5USEBURSTS\_DEFAULT@{\_DMA\_CHUSEBURSTS\_CH5USEBURSTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTS\_CH5USEBURSTS\_DEFAULT}{\_DMA\_CHUSEBURSTS\_CH5USEBURSTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga17d031666e888de1e799b4bd683faba1} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH5\+USEBURSTS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHUSEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga6398f7114bbd417e239f15fa961bb4b8}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTS\_CH5USEBURSTS\_MASK@{\_DMA\_CHUSEBURSTS\_CH5USEBURSTS\_MASK}}
\index{\_DMA\_CHUSEBURSTS\_CH5USEBURSTS\_MASK@{\_DMA\_CHUSEBURSTS\_CH5USEBURSTS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTS\_CH5USEBURSTS\_MASK}{\_DMA\_CHUSEBURSTS\_CH5USEBURSTS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga6398f7114bbd417e239f15fa961bb4b8} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH5\+USEBURSTS\+\_\+\+MASK~0x20\+UL}

Bit mask for DMA\+\_\+\+CH5\+USEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gabf8381dbf1fec411a422af0ba2e280d0}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTS\_CH5USEBURSTS\_SHIFT@{\_DMA\_CHUSEBURSTS\_CH5USEBURSTS\_SHIFT}}
\index{\_DMA\_CHUSEBURSTS\_CH5USEBURSTS\_SHIFT@{\_DMA\_CHUSEBURSTS\_CH5USEBURSTS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTS\_CH5USEBURSTS\_SHIFT}{\_DMA\_CHUSEBURSTS\_CH5USEBURSTS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gabf8381dbf1fec411a422af0ba2e280d0} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH5\+USEBURSTS\+\_\+\+SHIFT~5}

Shift value for DMA\+\_\+\+CH5\+USEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga33d6ac00a471d92f3358581d27e320b7}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTS\_CH6USEBURSTS\_DEFAULT@{\_DMA\_CHUSEBURSTS\_CH6USEBURSTS\_DEFAULT}}
\index{\_DMA\_CHUSEBURSTS\_CH6USEBURSTS\_DEFAULT@{\_DMA\_CHUSEBURSTS\_CH6USEBURSTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTS\_CH6USEBURSTS\_DEFAULT}{\_DMA\_CHUSEBURSTS\_CH6USEBURSTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga33d6ac00a471d92f3358581d27e320b7} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH6\+USEBURSTS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHUSEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga203def523be7893a3620f74d4758955e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTS\_CH6USEBURSTS\_MASK@{\_DMA\_CHUSEBURSTS\_CH6USEBURSTS\_MASK}}
\index{\_DMA\_CHUSEBURSTS\_CH6USEBURSTS\_MASK@{\_DMA\_CHUSEBURSTS\_CH6USEBURSTS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTS\_CH6USEBURSTS\_MASK}{\_DMA\_CHUSEBURSTS\_CH6USEBURSTS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga203def523be7893a3620f74d4758955e} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH6\+USEBURSTS\+\_\+\+MASK~0x40\+UL}

Bit mask for DMA\+\_\+\+CH6\+USEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga41f4418f2ae979540dc4c99ad4e9a76e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTS\_CH6USEBURSTS\_SHIFT@{\_DMA\_CHUSEBURSTS\_CH6USEBURSTS\_SHIFT}}
\index{\_DMA\_CHUSEBURSTS\_CH6USEBURSTS\_SHIFT@{\_DMA\_CHUSEBURSTS\_CH6USEBURSTS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTS\_CH6USEBURSTS\_SHIFT}{\_DMA\_CHUSEBURSTS\_CH6USEBURSTS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga41f4418f2ae979540dc4c99ad4e9a76e} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH6\+USEBURSTS\+\_\+\+SHIFT~6}

Shift value for DMA\+\_\+\+CH6\+USEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga1e596bd42b78f7fe7fa19c831474bdc9}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTS\_CH7USEBURSTS\_DEFAULT@{\_DMA\_CHUSEBURSTS\_CH7USEBURSTS\_DEFAULT}}
\index{\_DMA\_CHUSEBURSTS\_CH7USEBURSTS\_DEFAULT@{\_DMA\_CHUSEBURSTS\_CH7USEBURSTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTS\_CH7USEBURSTS\_DEFAULT}{\_DMA\_CHUSEBURSTS\_CH7USEBURSTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga1e596bd42b78f7fe7fa19c831474bdc9} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH7\+USEBURSTS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHUSEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad325ab07b9ebc96015dbb9cc4eb77065}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTS\_CH7USEBURSTS\_MASK@{\_DMA\_CHUSEBURSTS\_CH7USEBURSTS\_MASK}}
\index{\_DMA\_CHUSEBURSTS\_CH7USEBURSTS\_MASK@{\_DMA\_CHUSEBURSTS\_CH7USEBURSTS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTS\_CH7USEBURSTS\_MASK}{\_DMA\_CHUSEBURSTS\_CH7USEBURSTS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad325ab07b9ebc96015dbb9cc4eb77065} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH7\+USEBURSTS\+\_\+\+MASK~0x80\+UL}

Bit mask for DMA\+\_\+\+CH7\+USEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga13f0ec8532760696fd6dcfa804a4f9d9}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTS\_CH7USEBURSTS\_SHIFT@{\_DMA\_CHUSEBURSTS\_CH7USEBURSTS\_SHIFT}}
\index{\_DMA\_CHUSEBURSTS\_CH7USEBURSTS\_SHIFT@{\_DMA\_CHUSEBURSTS\_CH7USEBURSTS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTS\_CH7USEBURSTS\_SHIFT}{\_DMA\_CHUSEBURSTS\_CH7USEBURSTS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga13f0ec8532760696fd6dcfa804a4f9d9} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH7\+USEBURSTS\+\_\+\+SHIFT~7}

Shift value for DMA\+\_\+\+CH7\+USEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa30ddb0834a4ee9c39762022c3490537}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTS\_CH8USEBURSTS\_DEFAULT@{\_DMA\_CHUSEBURSTS\_CH8USEBURSTS\_DEFAULT}}
\index{\_DMA\_CHUSEBURSTS\_CH8USEBURSTS\_DEFAULT@{\_DMA\_CHUSEBURSTS\_CH8USEBURSTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTS\_CH8USEBURSTS\_DEFAULT}{\_DMA\_CHUSEBURSTS\_CH8USEBURSTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa30ddb0834a4ee9c39762022c3490537} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH8\+USEBURSTS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHUSEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa83dd730697171a1bf1912a74e754540}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTS\_CH8USEBURSTS\_MASK@{\_DMA\_CHUSEBURSTS\_CH8USEBURSTS\_MASK}}
\index{\_DMA\_CHUSEBURSTS\_CH8USEBURSTS\_MASK@{\_DMA\_CHUSEBURSTS\_CH8USEBURSTS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTS\_CH8USEBURSTS\_MASK}{\_DMA\_CHUSEBURSTS\_CH8USEBURSTS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa83dd730697171a1bf1912a74e754540} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH8\+USEBURSTS\+\_\+\+MASK~0x100\+UL}

Bit mask for DMA\+\_\+\+CH8\+USEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab6ccba688ab190b5509d2eccb9380233}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTS\_CH8USEBURSTS\_SHIFT@{\_DMA\_CHUSEBURSTS\_CH8USEBURSTS\_SHIFT}}
\index{\_DMA\_CHUSEBURSTS\_CH8USEBURSTS\_SHIFT@{\_DMA\_CHUSEBURSTS\_CH8USEBURSTS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTS\_CH8USEBURSTS\_SHIFT}{\_DMA\_CHUSEBURSTS\_CH8USEBURSTS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab6ccba688ab190b5509d2eccb9380233} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH8\+USEBURSTS\+\_\+\+SHIFT~8}

Shift value for DMA\+\_\+\+CH8\+USEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga547d2244543351ba917101454d543f41}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTS\_CH9USEBURSTS\_DEFAULT@{\_DMA\_CHUSEBURSTS\_CH9USEBURSTS\_DEFAULT}}
\index{\_DMA\_CHUSEBURSTS\_CH9USEBURSTS\_DEFAULT@{\_DMA\_CHUSEBURSTS\_CH9USEBURSTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTS\_CH9USEBURSTS\_DEFAULT}{\_DMA\_CHUSEBURSTS\_CH9USEBURSTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga547d2244543351ba917101454d543f41} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH9\+USEBURSTS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CHUSEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gacf7f8a5f9071a262126dc9e66062254d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTS\_CH9USEBURSTS\_MASK@{\_DMA\_CHUSEBURSTS\_CH9USEBURSTS\_MASK}}
\index{\_DMA\_CHUSEBURSTS\_CH9USEBURSTS\_MASK@{\_DMA\_CHUSEBURSTS\_CH9USEBURSTS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTS\_CH9USEBURSTS\_MASK}{\_DMA\_CHUSEBURSTS\_CH9USEBURSTS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gacf7f8a5f9071a262126dc9e66062254d} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH9\+USEBURSTS\+\_\+\+MASK~0x200\+UL}

Bit mask for DMA\+\_\+\+CH9\+USEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaaf83229e3e140568a809207284813c70}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTS\_CH9USEBURSTS\_SHIFT@{\_DMA\_CHUSEBURSTS\_CH9USEBURSTS\_SHIFT}}
\index{\_DMA\_CHUSEBURSTS\_CH9USEBURSTS\_SHIFT@{\_DMA\_CHUSEBURSTS\_CH9USEBURSTS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTS\_CH9USEBURSTS\_SHIFT}{\_DMA\_CHUSEBURSTS\_CH9USEBURSTS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaaf83229e3e140568a809207284813c70} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH9\+USEBURSTS\+\_\+\+SHIFT~9}

Shift value for DMA\+\_\+\+CH9\+USEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga19591d2c56176c5c1ffe01c9d4c23cb8}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTS\_MASK@{\_DMA\_CHUSEBURSTS\_MASK}}
\index{\_DMA\_CHUSEBURSTS\_MASK@{\_DMA\_CHUSEBURSTS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTS\_MASK}{\_DMA\_CHUSEBURSTS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga19591d2c56176c5c1ffe01c9d4c23cb8} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+MASK~0x00000\+FFFUL}

Mask for DMA\+\_\+\+CHUSEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga1941e894a09af0a2814fb252256f7416}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHUSEBURSTS\_RESETVALUE@{\_DMA\_CHUSEBURSTS\_RESETVALUE}}
\index{\_DMA\_CHUSEBURSTS\_RESETVALUE@{\_DMA\_CHUSEBURSTS\_RESETVALUE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHUSEBURSTS\_RESETVALUE}{\_DMA\_CHUSEBURSTS\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga1941e894a09af0a2814fb252256f7416} 
\#define \+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for DMA\+\_\+\+CHUSEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga3a7bff1c5a3cfef1124108c21a46dd85}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHWAITSTATUS\_CH0WAITSTATUS\_DEFAULT@{\_DMA\_CHWAITSTATUS\_CH0WAITSTATUS\_DEFAULT}}
\index{\_DMA\_CHWAITSTATUS\_CH0WAITSTATUS\_DEFAULT@{\_DMA\_CHWAITSTATUS\_CH0WAITSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHWAITSTATUS\_CH0WAITSTATUS\_DEFAULT}{\_DMA\_CHWAITSTATUS\_CH0WAITSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga3a7bff1c5a3cfef1124108c21a46dd85} 
\#define \+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH0\+WAITSTATUS\+\_\+\+DEFAULT~0x00000001\+UL}

Mode DEFAULT for DMA\+\_\+\+CHWAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga1da33af6c8b308d91d707fdc9552d4c5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHWAITSTATUS\_CH0WAITSTATUS\_MASK@{\_DMA\_CHWAITSTATUS\_CH0WAITSTATUS\_MASK}}
\index{\_DMA\_CHWAITSTATUS\_CH0WAITSTATUS\_MASK@{\_DMA\_CHWAITSTATUS\_CH0WAITSTATUS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHWAITSTATUS\_CH0WAITSTATUS\_MASK}{\_DMA\_CHWAITSTATUS\_CH0WAITSTATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga1da33af6c8b308d91d707fdc9552d4c5} 
\#define \+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH0\+WAITSTATUS\+\_\+\+MASK~0x1\+UL}

Bit mask for DMA\+\_\+\+CH0\+WAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga67f4397e4540efbe894297c26ee0b1ce}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHWAITSTATUS\_CH0WAITSTATUS\_SHIFT@{\_DMA\_CHWAITSTATUS\_CH0WAITSTATUS\_SHIFT}}
\index{\_DMA\_CHWAITSTATUS\_CH0WAITSTATUS\_SHIFT@{\_DMA\_CHWAITSTATUS\_CH0WAITSTATUS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHWAITSTATUS\_CH0WAITSTATUS\_SHIFT}{\_DMA\_CHWAITSTATUS\_CH0WAITSTATUS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga67f4397e4540efbe894297c26ee0b1ce} 
\#define \+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH0\+WAITSTATUS\+\_\+\+SHIFT~0}

Shift value for DMA\+\_\+\+CH0\+WAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gae79df5f83ca9365d5577caeff5633ee1}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHWAITSTATUS\_CH10WAITSTATUS\_DEFAULT@{\_DMA\_CHWAITSTATUS\_CH10WAITSTATUS\_DEFAULT}}
\index{\_DMA\_CHWAITSTATUS\_CH10WAITSTATUS\_DEFAULT@{\_DMA\_CHWAITSTATUS\_CH10WAITSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHWAITSTATUS\_CH10WAITSTATUS\_DEFAULT}{\_DMA\_CHWAITSTATUS\_CH10WAITSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gae79df5f83ca9365d5577caeff5633ee1} 
\#define \+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH10\+WAITSTATUS\+\_\+\+DEFAULT~0x00000001\+UL}

Mode DEFAULT for DMA\+\_\+\+CHWAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2503f9d9f7694d9366b1879c8561dd57}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHWAITSTATUS\_CH10WAITSTATUS\_MASK@{\_DMA\_CHWAITSTATUS\_CH10WAITSTATUS\_MASK}}
\index{\_DMA\_CHWAITSTATUS\_CH10WAITSTATUS\_MASK@{\_DMA\_CHWAITSTATUS\_CH10WAITSTATUS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHWAITSTATUS\_CH10WAITSTATUS\_MASK}{\_DMA\_CHWAITSTATUS\_CH10WAITSTATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2503f9d9f7694d9366b1879c8561dd57} 
\#define \+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH10\+WAITSTATUS\+\_\+\+MASK~0x400\+UL}

Bit mask for DMA\+\_\+\+CH10\+WAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga780e9894c21f077288a5b0567cf06d62}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHWAITSTATUS\_CH10WAITSTATUS\_SHIFT@{\_DMA\_CHWAITSTATUS\_CH10WAITSTATUS\_SHIFT}}
\index{\_DMA\_CHWAITSTATUS\_CH10WAITSTATUS\_SHIFT@{\_DMA\_CHWAITSTATUS\_CH10WAITSTATUS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHWAITSTATUS\_CH10WAITSTATUS\_SHIFT}{\_DMA\_CHWAITSTATUS\_CH10WAITSTATUS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga780e9894c21f077288a5b0567cf06d62} 
\#define \+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH10\+WAITSTATUS\+\_\+\+SHIFT~10}

Shift value for DMA\+\_\+\+CH10\+WAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9b2f9402c8cde0a46043d383cb391410}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHWAITSTATUS\_CH11WAITSTATUS\_DEFAULT@{\_DMA\_CHWAITSTATUS\_CH11WAITSTATUS\_DEFAULT}}
\index{\_DMA\_CHWAITSTATUS\_CH11WAITSTATUS\_DEFAULT@{\_DMA\_CHWAITSTATUS\_CH11WAITSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHWAITSTATUS\_CH11WAITSTATUS\_DEFAULT}{\_DMA\_CHWAITSTATUS\_CH11WAITSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9b2f9402c8cde0a46043d383cb391410} 
\#define \+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH11\+WAITSTATUS\+\_\+\+DEFAULT~0x00000001\+UL}

Mode DEFAULT for DMA\+\_\+\+CHWAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaefca4011198badc31b7f28cf8ed5980e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHWAITSTATUS\_CH11WAITSTATUS\_MASK@{\_DMA\_CHWAITSTATUS\_CH11WAITSTATUS\_MASK}}
\index{\_DMA\_CHWAITSTATUS\_CH11WAITSTATUS\_MASK@{\_DMA\_CHWAITSTATUS\_CH11WAITSTATUS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHWAITSTATUS\_CH11WAITSTATUS\_MASK}{\_DMA\_CHWAITSTATUS\_CH11WAITSTATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaefca4011198badc31b7f28cf8ed5980e} 
\#define \+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH11\+WAITSTATUS\+\_\+\+MASK~0x800\+UL}

Bit mask for DMA\+\_\+\+CH11\+WAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac5e0343ee84980ab092ff6be70e1a43d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHWAITSTATUS\_CH11WAITSTATUS\_SHIFT@{\_DMA\_CHWAITSTATUS\_CH11WAITSTATUS\_SHIFT}}
\index{\_DMA\_CHWAITSTATUS\_CH11WAITSTATUS\_SHIFT@{\_DMA\_CHWAITSTATUS\_CH11WAITSTATUS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHWAITSTATUS\_CH11WAITSTATUS\_SHIFT}{\_DMA\_CHWAITSTATUS\_CH11WAITSTATUS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac5e0343ee84980ab092ff6be70e1a43d} 
\#define \+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH11\+WAITSTATUS\+\_\+\+SHIFT~11}

Shift value for DMA\+\_\+\+CH11\+WAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga17eb606914809d67130a5cde7f8cbb9d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHWAITSTATUS\_CH1WAITSTATUS\_DEFAULT@{\_DMA\_CHWAITSTATUS\_CH1WAITSTATUS\_DEFAULT}}
\index{\_DMA\_CHWAITSTATUS\_CH1WAITSTATUS\_DEFAULT@{\_DMA\_CHWAITSTATUS\_CH1WAITSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHWAITSTATUS\_CH1WAITSTATUS\_DEFAULT}{\_DMA\_CHWAITSTATUS\_CH1WAITSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga17eb606914809d67130a5cde7f8cbb9d} 
\#define \+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH1\+WAITSTATUS\+\_\+\+DEFAULT~0x00000001\+UL}

Mode DEFAULT for DMA\+\_\+\+CHWAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga21ccc8b4cf71d3c5d6d94fc67bdd4e6b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHWAITSTATUS\_CH1WAITSTATUS\_MASK@{\_DMA\_CHWAITSTATUS\_CH1WAITSTATUS\_MASK}}
\index{\_DMA\_CHWAITSTATUS\_CH1WAITSTATUS\_MASK@{\_DMA\_CHWAITSTATUS\_CH1WAITSTATUS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHWAITSTATUS\_CH1WAITSTATUS\_MASK}{\_DMA\_CHWAITSTATUS\_CH1WAITSTATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga21ccc8b4cf71d3c5d6d94fc67bdd4e6b} 
\#define \+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH1\+WAITSTATUS\+\_\+\+MASK~0x2\+UL}

Bit mask for DMA\+\_\+\+CH1\+WAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf5091782f10cf1f46c686e485c782eee}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHWAITSTATUS\_CH1WAITSTATUS\_SHIFT@{\_DMA\_CHWAITSTATUS\_CH1WAITSTATUS\_SHIFT}}
\index{\_DMA\_CHWAITSTATUS\_CH1WAITSTATUS\_SHIFT@{\_DMA\_CHWAITSTATUS\_CH1WAITSTATUS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHWAITSTATUS\_CH1WAITSTATUS\_SHIFT}{\_DMA\_CHWAITSTATUS\_CH1WAITSTATUS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf5091782f10cf1f46c686e485c782eee} 
\#define \+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH1\+WAITSTATUS\+\_\+\+SHIFT~1}

Shift value for DMA\+\_\+\+CH1\+WAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab15b6a3df1a465eb2d98d72705e7aef5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHWAITSTATUS\_CH2WAITSTATUS\_DEFAULT@{\_DMA\_CHWAITSTATUS\_CH2WAITSTATUS\_DEFAULT}}
\index{\_DMA\_CHWAITSTATUS\_CH2WAITSTATUS\_DEFAULT@{\_DMA\_CHWAITSTATUS\_CH2WAITSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHWAITSTATUS\_CH2WAITSTATUS\_DEFAULT}{\_DMA\_CHWAITSTATUS\_CH2WAITSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab15b6a3df1a465eb2d98d72705e7aef5} 
\#define \+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH2\+WAITSTATUS\+\_\+\+DEFAULT~0x00000001\+UL}

Mode DEFAULT for DMA\+\_\+\+CHWAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab832e001e1f6f677ccffd53c119c4cfb}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHWAITSTATUS\_CH2WAITSTATUS\_MASK@{\_DMA\_CHWAITSTATUS\_CH2WAITSTATUS\_MASK}}
\index{\_DMA\_CHWAITSTATUS\_CH2WAITSTATUS\_MASK@{\_DMA\_CHWAITSTATUS\_CH2WAITSTATUS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHWAITSTATUS\_CH2WAITSTATUS\_MASK}{\_DMA\_CHWAITSTATUS\_CH2WAITSTATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab832e001e1f6f677ccffd53c119c4cfb} 
\#define \+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH2\+WAITSTATUS\+\_\+\+MASK~0x4\+UL}

Bit mask for DMA\+\_\+\+CH2\+WAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga0e32f6c59290665735c315bb5a9f11bb}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHWAITSTATUS\_CH2WAITSTATUS\_SHIFT@{\_DMA\_CHWAITSTATUS\_CH2WAITSTATUS\_SHIFT}}
\index{\_DMA\_CHWAITSTATUS\_CH2WAITSTATUS\_SHIFT@{\_DMA\_CHWAITSTATUS\_CH2WAITSTATUS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHWAITSTATUS\_CH2WAITSTATUS\_SHIFT}{\_DMA\_CHWAITSTATUS\_CH2WAITSTATUS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga0e32f6c59290665735c315bb5a9f11bb} 
\#define \+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH2\+WAITSTATUS\+\_\+\+SHIFT~2}

Shift value for DMA\+\_\+\+CH2\+WAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga04d1c453ad08311b237215237c87fd7a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHWAITSTATUS\_CH3WAITSTATUS\_DEFAULT@{\_DMA\_CHWAITSTATUS\_CH3WAITSTATUS\_DEFAULT}}
\index{\_DMA\_CHWAITSTATUS\_CH3WAITSTATUS\_DEFAULT@{\_DMA\_CHWAITSTATUS\_CH3WAITSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHWAITSTATUS\_CH3WAITSTATUS\_DEFAULT}{\_DMA\_CHWAITSTATUS\_CH3WAITSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga04d1c453ad08311b237215237c87fd7a} 
\#define \+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH3\+WAITSTATUS\+\_\+\+DEFAULT~0x00000001\+UL}

Mode DEFAULT for DMA\+\_\+\+CHWAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga155e7d5dcee0b5e0045082c1a552d662}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHWAITSTATUS\_CH3WAITSTATUS\_MASK@{\_DMA\_CHWAITSTATUS\_CH3WAITSTATUS\_MASK}}
\index{\_DMA\_CHWAITSTATUS\_CH3WAITSTATUS\_MASK@{\_DMA\_CHWAITSTATUS\_CH3WAITSTATUS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHWAITSTATUS\_CH3WAITSTATUS\_MASK}{\_DMA\_CHWAITSTATUS\_CH3WAITSTATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga155e7d5dcee0b5e0045082c1a552d662} 
\#define \+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH3\+WAITSTATUS\+\_\+\+MASK~0x8\+UL}

Bit mask for DMA\+\_\+\+CH3\+WAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9653288b19a76c0f46f5c8eb6df2dcb7}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHWAITSTATUS\_CH3WAITSTATUS\_SHIFT@{\_DMA\_CHWAITSTATUS\_CH3WAITSTATUS\_SHIFT}}
\index{\_DMA\_CHWAITSTATUS\_CH3WAITSTATUS\_SHIFT@{\_DMA\_CHWAITSTATUS\_CH3WAITSTATUS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHWAITSTATUS\_CH3WAITSTATUS\_SHIFT}{\_DMA\_CHWAITSTATUS\_CH3WAITSTATUS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9653288b19a76c0f46f5c8eb6df2dcb7} 
\#define \+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH3\+WAITSTATUS\+\_\+\+SHIFT~3}

Shift value for DMA\+\_\+\+CH3\+WAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga958a7bb3f62bc556f89dde00635ab51c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHWAITSTATUS\_CH4WAITSTATUS\_DEFAULT@{\_DMA\_CHWAITSTATUS\_CH4WAITSTATUS\_DEFAULT}}
\index{\_DMA\_CHWAITSTATUS\_CH4WAITSTATUS\_DEFAULT@{\_DMA\_CHWAITSTATUS\_CH4WAITSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHWAITSTATUS\_CH4WAITSTATUS\_DEFAULT}{\_DMA\_CHWAITSTATUS\_CH4WAITSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga958a7bb3f62bc556f89dde00635ab51c} 
\#define \+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH4\+WAITSTATUS\+\_\+\+DEFAULT~0x00000001\+UL}

Mode DEFAULT for DMA\+\_\+\+CHWAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga198caafd3f15de3e4384f6837411a6d8}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHWAITSTATUS\_CH4WAITSTATUS\_MASK@{\_DMA\_CHWAITSTATUS\_CH4WAITSTATUS\_MASK}}
\index{\_DMA\_CHWAITSTATUS\_CH4WAITSTATUS\_MASK@{\_DMA\_CHWAITSTATUS\_CH4WAITSTATUS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHWAITSTATUS\_CH4WAITSTATUS\_MASK}{\_DMA\_CHWAITSTATUS\_CH4WAITSTATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga198caafd3f15de3e4384f6837411a6d8} 
\#define \+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH4\+WAITSTATUS\+\_\+\+MASK~0x10\+UL}

Bit mask for DMA\+\_\+\+CH4\+WAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga6179d6a000d9c2a17efb60b182cd9447}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHWAITSTATUS\_CH4WAITSTATUS\_SHIFT@{\_DMA\_CHWAITSTATUS\_CH4WAITSTATUS\_SHIFT}}
\index{\_DMA\_CHWAITSTATUS\_CH4WAITSTATUS\_SHIFT@{\_DMA\_CHWAITSTATUS\_CH4WAITSTATUS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHWAITSTATUS\_CH4WAITSTATUS\_SHIFT}{\_DMA\_CHWAITSTATUS\_CH4WAITSTATUS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga6179d6a000d9c2a17efb60b182cd9447} 
\#define \+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH4\+WAITSTATUS\+\_\+\+SHIFT~4}

Shift value for DMA\+\_\+\+CH4\+WAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaedca0ed99c3875c0bb1882b3220c65a6}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHWAITSTATUS\_CH5WAITSTATUS\_DEFAULT@{\_DMA\_CHWAITSTATUS\_CH5WAITSTATUS\_DEFAULT}}
\index{\_DMA\_CHWAITSTATUS\_CH5WAITSTATUS\_DEFAULT@{\_DMA\_CHWAITSTATUS\_CH5WAITSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHWAITSTATUS\_CH5WAITSTATUS\_DEFAULT}{\_DMA\_CHWAITSTATUS\_CH5WAITSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaedca0ed99c3875c0bb1882b3220c65a6} 
\#define \+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH5\+WAITSTATUS\+\_\+\+DEFAULT~0x00000001\+UL}

Mode DEFAULT for DMA\+\_\+\+CHWAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga871cf18df9eba4d4d40694562b3efde2}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHWAITSTATUS\_CH5WAITSTATUS\_MASK@{\_DMA\_CHWAITSTATUS\_CH5WAITSTATUS\_MASK}}
\index{\_DMA\_CHWAITSTATUS\_CH5WAITSTATUS\_MASK@{\_DMA\_CHWAITSTATUS\_CH5WAITSTATUS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHWAITSTATUS\_CH5WAITSTATUS\_MASK}{\_DMA\_CHWAITSTATUS\_CH5WAITSTATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga871cf18df9eba4d4d40694562b3efde2} 
\#define \+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH5\+WAITSTATUS\+\_\+\+MASK~0x20\+UL}

Bit mask for DMA\+\_\+\+CH5\+WAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga419efca386cc0bd085e4af01548a278e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHWAITSTATUS\_CH5WAITSTATUS\_SHIFT@{\_DMA\_CHWAITSTATUS\_CH5WAITSTATUS\_SHIFT}}
\index{\_DMA\_CHWAITSTATUS\_CH5WAITSTATUS\_SHIFT@{\_DMA\_CHWAITSTATUS\_CH5WAITSTATUS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHWAITSTATUS\_CH5WAITSTATUS\_SHIFT}{\_DMA\_CHWAITSTATUS\_CH5WAITSTATUS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga419efca386cc0bd085e4af01548a278e} 
\#define \+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH5\+WAITSTATUS\+\_\+\+SHIFT~5}

Shift value for DMA\+\_\+\+CH5\+WAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5f70d4c9764e0e0f9ef3be5f66aa7849}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHWAITSTATUS\_CH6WAITSTATUS\_DEFAULT@{\_DMA\_CHWAITSTATUS\_CH6WAITSTATUS\_DEFAULT}}
\index{\_DMA\_CHWAITSTATUS\_CH6WAITSTATUS\_DEFAULT@{\_DMA\_CHWAITSTATUS\_CH6WAITSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHWAITSTATUS\_CH6WAITSTATUS\_DEFAULT}{\_DMA\_CHWAITSTATUS\_CH6WAITSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5f70d4c9764e0e0f9ef3be5f66aa7849} 
\#define \+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH6\+WAITSTATUS\+\_\+\+DEFAULT~0x00000001\+UL}

Mode DEFAULT for DMA\+\_\+\+CHWAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gabd396f090c0b1f444068e6ea709f3230}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHWAITSTATUS\_CH6WAITSTATUS\_MASK@{\_DMA\_CHWAITSTATUS\_CH6WAITSTATUS\_MASK}}
\index{\_DMA\_CHWAITSTATUS\_CH6WAITSTATUS\_MASK@{\_DMA\_CHWAITSTATUS\_CH6WAITSTATUS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHWAITSTATUS\_CH6WAITSTATUS\_MASK}{\_DMA\_CHWAITSTATUS\_CH6WAITSTATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gabd396f090c0b1f444068e6ea709f3230} 
\#define \+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH6\+WAITSTATUS\+\_\+\+MASK~0x40\+UL}

Bit mask for DMA\+\_\+\+CH6\+WAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga912e212816e48afcdea945f1fe2986fc}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHWAITSTATUS\_CH6WAITSTATUS\_SHIFT@{\_DMA\_CHWAITSTATUS\_CH6WAITSTATUS\_SHIFT}}
\index{\_DMA\_CHWAITSTATUS\_CH6WAITSTATUS\_SHIFT@{\_DMA\_CHWAITSTATUS\_CH6WAITSTATUS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHWAITSTATUS\_CH6WAITSTATUS\_SHIFT}{\_DMA\_CHWAITSTATUS\_CH6WAITSTATUS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga912e212816e48afcdea945f1fe2986fc} 
\#define \+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH6\+WAITSTATUS\+\_\+\+SHIFT~6}

Shift value for DMA\+\_\+\+CH6\+WAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga3a523d275e6f26b9066786386338f0ce}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHWAITSTATUS\_CH7WAITSTATUS\_DEFAULT@{\_DMA\_CHWAITSTATUS\_CH7WAITSTATUS\_DEFAULT}}
\index{\_DMA\_CHWAITSTATUS\_CH7WAITSTATUS\_DEFAULT@{\_DMA\_CHWAITSTATUS\_CH7WAITSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHWAITSTATUS\_CH7WAITSTATUS\_DEFAULT}{\_DMA\_CHWAITSTATUS\_CH7WAITSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga3a523d275e6f26b9066786386338f0ce} 
\#define \+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH7\+WAITSTATUS\+\_\+\+DEFAULT~0x00000001\+UL}

Mode DEFAULT for DMA\+\_\+\+CHWAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga3aef60c923e254431b999077a03f2eaa}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHWAITSTATUS\_CH7WAITSTATUS\_MASK@{\_DMA\_CHWAITSTATUS\_CH7WAITSTATUS\_MASK}}
\index{\_DMA\_CHWAITSTATUS\_CH7WAITSTATUS\_MASK@{\_DMA\_CHWAITSTATUS\_CH7WAITSTATUS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHWAITSTATUS\_CH7WAITSTATUS\_MASK}{\_DMA\_CHWAITSTATUS\_CH7WAITSTATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga3aef60c923e254431b999077a03f2eaa} 
\#define \+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH7\+WAITSTATUS\+\_\+\+MASK~0x80\+UL}

Bit mask for DMA\+\_\+\+CH7\+WAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga051330d6c56b1fafa1481a2b2c7c60dc}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHWAITSTATUS\_CH7WAITSTATUS\_SHIFT@{\_DMA\_CHWAITSTATUS\_CH7WAITSTATUS\_SHIFT}}
\index{\_DMA\_CHWAITSTATUS\_CH7WAITSTATUS\_SHIFT@{\_DMA\_CHWAITSTATUS\_CH7WAITSTATUS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHWAITSTATUS\_CH7WAITSTATUS\_SHIFT}{\_DMA\_CHWAITSTATUS\_CH7WAITSTATUS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga051330d6c56b1fafa1481a2b2c7c60dc} 
\#define \+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH7\+WAITSTATUS\+\_\+\+SHIFT~7}

Shift value for DMA\+\_\+\+CH7\+WAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga579e4c10927b92df5c9f12e8eb6f711a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHWAITSTATUS\_CH8WAITSTATUS\_DEFAULT@{\_DMA\_CHWAITSTATUS\_CH8WAITSTATUS\_DEFAULT}}
\index{\_DMA\_CHWAITSTATUS\_CH8WAITSTATUS\_DEFAULT@{\_DMA\_CHWAITSTATUS\_CH8WAITSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHWAITSTATUS\_CH8WAITSTATUS\_DEFAULT}{\_DMA\_CHWAITSTATUS\_CH8WAITSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga579e4c10927b92df5c9f12e8eb6f711a} 
\#define \+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH8\+WAITSTATUS\+\_\+\+DEFAULT~0x00000001\+UL}

Mode DEFAULT for DMA\+\_\+\+CHWAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga7339f61d8f22833adb7311f691a53f45}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHWAITSTATUS\_CH8WAITSTATUS\_MASK@{\_DMA\_CHWAITSTATUS\_CH8WAITSTATUS\_MASK}}
\index{\_DMA\_CHWAITSTATUS\_CH8WAITSTATUS\_MASK@{\_DMA\_CHWAITSTATUS\_CH8WAITSTATUS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHWAITSTATUS\_CH8WAITSTATUS\_MASK}{\_DMA\_CHWAITSTATUS\_CH8WAITSTATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga7339f61d8f22833adb7311f691a53f45} 
\#define \+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH8\+WAITSTATUS\+\_\+\+MASK~0x100\+UL}

Bit mask for DMA\+\_\+\+CH8\+WAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4a5389d853fbd55c14b0a469030ef9d6}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHWAITSTATUS\_CH8WAITSTATUS\_SHIFT@{\_DMA\_CHWAITSTATUS\_CH8WAITSTATUS\_SHIFT}}
\index{\_DMA\_CHWAITSTATUS\_CH8WAITSTATUS\_SHIFT@{\_DMA\_CHWAITSTATUS\_CH8WAITSTATUS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHWAITSTATUS\_CH8WAITSTATUS\_SHIFT}{\_DMA\_CHWAITSTATUS\_CH8WAITSTATUS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4a5389d853fbd55c14b0a469030ef9d6} 
\#define \+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH8\+WAITSTATUS\+\_\+\+SHIFT~8}

Shift value for DMA\+\_\+\+CH8\+WAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa7e77ec170dda2438a6875436175349e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHWAITSTATUS\_CH9WAITSTATUS\_DEFAULT@{\_DMA\_CHWAITSTATUS\_CH9WAITSTATUS\_DEFAULT}}
\index{\_DMA\_CHWAITSTATUS\_CH9WAITSTATUS\_DEFAULT@{\_DMA\_CHWAITSTATUS\_CH9WAITSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHWAITSTATUS\_CH9WAITSTATUS\_DEFAULT}{\_DMA\_CHWAITSTATUS\_CH9WAITSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa7e77ec170dda2438a6875436175349e} 
\#define \+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH9\+WAITSTATUS\+\_\+\+DEFAULT~0x00000001\+UL}

Mode DEFAULT for DMA\+\_\+\+CHWAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gadc86cd4e3526cbe5fa4eb002a4648802}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHWAITSTATUS\_CH9WAITSTATUS\_MASK@{\_DMA\_CHWAITSTATUS\_CH9WAITSTATUS\_MASK}}
\index{\_DMA\_CHWAITSTATUS\_CH9WAITSTATUS\_MASK@{\_DMA\_CHWAITSTATUS\_CH9WAITSTATUS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHWAITSTATUS\_CH9WAITSTATUS\_MASK}{\_DMA\_CHWAITSTATUS\_CH9WAITSTATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gadc86cd4e3526cbe5fa4eb002a4648802} 
\#define \+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH9\+WAITSTATUS\+\_\+\+MASK~0x200\+UL}

Bit mask for DMA\+\_\+\+CH9\+WAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac23348651798eb1d6ca0849d9dd410ca}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHWAITSTATUS\_CH9WAITSTATUS\_SHIFT@{\_DMA\_CHWAITSTATUS\_CH9WAITSTATUS\_SHIFT}}
\index{\_DMA\_CHWAITSTATUS\_CH9WAITSTATUS\_SHIFT@{\_DMA\_CHWAITSTATUS\_CH9WAITSTATUS\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHWAITSTATUS\_CH9WAITSTATUS\_SHIFT}{\_DMA\_CHWAITSTATUS\_CH9WAITSTATUS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac23348651798eb1d6ca0849d9dd410ca} 
\#define \+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH9\+WAITSTATUS\+\_\+\+SHIFT~9}

Shift value for DMA\+\_\+\+CH9\+WAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga979125bad60ccbec4a64a2220e077ae1}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHWAITSTATUS\_MASK@{\_DMA\_CHWAITSTATUS\_MASK}}
\index{\_DMA\_CHWAITSTATUS\_MASK@{\_DMA\_CHWAITSTATUS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHWAITSTATUS\_MASK}{\_DMA\_CHWAITSTATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga979125bad60ccbec4a64a2220e077ae1} 
\#define \+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+MASK~0x00000\+FFFUL}

Mask for DMA\+\_\+\+CHWAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga470812c2a34e13581d1d91856478707d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CHWAITSTATUS\_RESETVALUE@{\_DMA\_CHWAITSTATUS\_RESETVALUE}}
\index{\_DMA\_CHWAITSTATUS\_RESETVALUE@{\_DMA\_CHWAITSTATUS\_RESETVALUE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CHWAITSTATUS\_RESETVALUE}{\_DMA\_CHWAITSTATUS\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga470812c2a34e13581d1d91856478707d} 
\#define \+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+RESETVALUE~0x00000\+FFFUL}

Default value for DMA\+\_\+\+CHWAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4e212830275a28758fcc0ee7a1d57d37}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CONFIG\_CHPROT\_DEFAULT@{\_DMA\_CONFIG\_CHPROT\_DEFAULT}}
\index{\_DMA\_CONFIG\_CHPROT\_DEFAULT@{\_DMA\_CONFIG\_CHPROT\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CONFIG\_CHPROT\_DEFAULT}{\_DMA\_CONFIG\_CHPROT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4e212830275a28758fcc0ee7a1d57d37} 
\#define \+\_\+\+DMA\+\_\+\+CONFIG\+\_\+\+CHPROT\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CONFIG \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf10ca2f3d02f6497d0ac261407c253a7}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CONFIG\_CHPROT\_MASK@{\_DMA\_CONFIG\_CHPROT\_MASK}}
\index{\_DMA\_CONFIG\_CHPROT\_MASK@{\_DMA\_CONFIG\_CHPROT\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CONFIG\_CHPROT\_MASK}{\_DMA\_CONFIG\_CHPROT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf10ca2f3d02f6497d0ac261407c253a7} 
\#define \+\_\+\+DMA\+\_\+\+CONFIG\+\_\+\+CHPROT\+\_\+\+MASK~0x20\+UL}

Bit mask for DMA\+\_\+\+CHPROT \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga65c46484750e13e3576bead09faf24af}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CONFIG\_CHPROT\_SHIFT@{\_DMA\_CONFIG\_CHPROT\_SHIFT}}
\index{\_DMA\_CONFIG\_CHPROT\_SHIFT@{\_DMA\_CONFIG\_CHPROT\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CONFIG\_CHPROT\_SHIFT}{\_DMA\_CONFIG\_CHPROT\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga65c46484750e13e3576bead09faf24af} 
\#define \+\_\+\+DMA\+\_\+\+CONFIG\+\_\+\+CHPROT\+\_\+\+SHIFT~5}

Shift value for DMA\+\_\+\+CHPROT \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga382f1997ddfe39e39c2d3594e02fe45d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CONFIG\_EN\_DEFAULT@{\_DMA\_CONFIG\_EN\_DEFAULT}}
\index{\_DMA\_CONFIG\_EN\_DEFAULT@{\_DMA\_CONFIG\_EN\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CONFIG\_EN\_DEFAULT}{\_DMA\_CONFIG\_EN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga382f1997ddfe39e39c2d3594e02fe45d} 
\#define \+\_\+\+DMA\+\_\+\+CONFIG\+\_\+\+EN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CONFIG \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad8190300fc7a8b873ebfcb883119fe46}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CONFIG\_EN\_MASK@{\_DMA\_CONFIG\_EN\_MASK}}
\index{\_DMA\_CONFIG\_EN\_MASK@{\_DMA\_CONFIG\_EN\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CONFIG\_EN\_MASK}{\_DMA\_CONFIG\_EN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad8190300fc7a8b873ebfcb883119fe46} 
\#define \+\_\+\+DMA\+\_\+\+CONFIG\+\_\+\+EN\+\_\+\+MASK~0x1\+UL}

Bit mask for DMA\+\_\+\+EN \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga173294a771ff2ea7b767b22d57baff40}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CONFIG\_EN\_SHIFT@{\_DMA\_CONFIG\_EN\_SHIFT}}
\index{\_DMA\_CONFIG\_EN\_SHIFT@{\_DMA\_CONFIG\_EN\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CONFIG\_EN\_SHIFT}{\_DMA\_CONFIG\_EN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga173294a771ff2ea7b767b22d57baff40} 
\#define \+\_\+\+DMA\+\_\+\+CONFIG\+\_\+\+EN\+\_\+\+SHIFT~0}

Shift value for DMA\+\_\+\+EN \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga926fd50cba450b4090cc75ad1b9985df}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CONFIG\_MASK@{\_DMA\_CONFIG\_MASK}}
\index{\_DMA\_CONFIG\_MASK@{\_DMA\_CONFIG\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CONFIG\_MASK}{\_DMA\_CONFIG\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga926fd50cba450b4090cc75ad1b9985df} 
\#define \+\_\+\+DMA\+\_\+\+CONFIG\+\_\+\+MASK~0x00000021\+UL}

Mask for DMA\+\_\+\+CONFIG \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab90198e1bedf914a70db25cc68aedb99}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CONFIG\_RESETVALUE@{\_DMA\_CONFIG\_RESETVALUE}}
\index{\_DMA\_CONFIG\_RESETVALUE@{\_DMA\_CONFIG\_RESETVALUE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CONFIG\_RESETVALUE}{\_DMA\_CONFIG\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab90198e1bedf914a70db25cc68aedb99} 
\#define \+\_\+\+DMA\+\_\+\+CONFIG\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for DMA\+\_\+\+CONFIG \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad5e89bb6086c6e6c9b38c166eaf1ae02}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CTRL\_DESCRECT\_DEFAULT@{\_DMA\_CTRL\_DESCRECT\_DEFAULT}}
\index{\_DMA\_CTRL\_DESCRECT\_DEFAULT@{\_DMA\_CTRL\_DESCRECT\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_DESCRECT\_DEFAULT}{\_DMA\_CTRL\_DESCRECT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad5e89bb6086c6e6c9b38c166eaf1ae02} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+DESCRECT\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga3cc5e3b9a13f59308361c950d704f8d8}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CTRL\_DESCRECT\_MASK@{\_DMA\_CTRL\_DESCRECT\_MASK}}
\index{\_DMA\_CTRL\_DESCRECT\_MASK@{\_DMA\_CTRL\_DESCRECT\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_DESCRECT\_MASK}{\_DMA\_CTRL\_DESCRECT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga3cc5e3b9a13f59308361c950d704f8d8} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+DESCRECT\+\_\+\+MASK~0x1\+UL}

Bit mask for DMA\+\_\+\+DESCRECT \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga35516ce50571e2b02d3ede27bfe2cbcd}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CTRL\_DESCRECT\_SHIFT@{\_DMA\_CTRL\_DESCRECT\_SHIFT}}
\index{\_DMA\_CTRL\_DESCRECT\_SHIFT@{\_DMA\_CTRL\_DESCRECT\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_DESCRECT\_SHIFT}{\_DMA\_CTRL\_DESCRECT\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga35516ce50571e2b02d3ede27bfe2cbcd} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+DESCRECT\+\_\+\+SHIFT~0}

Shift value for DMA\+\_\+\+DESCRECT \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga54712619ebbd75c4c619afdd26f2ebc2}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CTRL\_MASK@{\_DMA\_CTRL\_MASK}}
\index{\_DMA\_CTRL\_MASK@{\_DMA\_CTRL\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_MASK}{\_DMA\_CTRL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga54712619ebbd75c4c619afdd26f2ebc2} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+MASK~0x00000003\+UL}

Mask for DMA\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga1694a8ef17a62766b629934ebf0b3caa}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CTRL\_PRDU\_DEFAULT@{\_DMA\_CTRL\_PRDU\_DEFAULT}}
\index{\_DMA\_CTRL\_PRDU\_DEFAULT@{\_DMA\_CTRL\_PRDU\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_PRDU\_DEFAULT}{\_DMA\_CTRL\_PRDU\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga1694a8ef17a62766b629934ebf0b3caa} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+PRDU\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga7ffda999f1744791a8253fdc53c0a052}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CTRL\_PRDU\_MASK@{\_DMA\_CTRL\_PRDU\_MASK}}
\index{\_DMA\_CTRL\_PRDU\_MASK@{\_DMA\_CTRL\_PRDU\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_PRDU\_MASK}{\_DMA\_CTRL\_PRDU\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga7ffda999f1744791a8253fdc53c0a052} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+PRDU\+\_\+\+MASK~0x2\+UL}

Bit mask for DMA\+\_\+\+PRDU \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga0e8eabb79b1f2e52f86b467a68230194}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CTRL\_PRDU\_SHIFT@{\_DMA\_CTRL\_PRDU\_SHIFT}}
\index{\_DMA\_CTRL\_PRDU\_SHIFT@{\_DMA\_CTRL\_PRDU\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_PRDU\_SHIFT}{\_DMA\_CTRL\_PRDU\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga0e8eabb79b1f2e52f86b467a68230194} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+PRDU\+\_\+\+SHIFT~1}

Shift value for DMA\+\_\+\+PRDU \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4d1a2dce0e3df450eefde2c8ecd46832}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CTRL\_RESETVALUE@{\_DMA\_CTRL\_RESETVALUE}}
\index{\_DMA\_CTRL\_RESETVALUE@{\_DMA\_CTRL\_RESETVALUE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRL\_RESETVALUE}{\_DMA\_CTRL\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4d1a2dce0e3df450eefde2c8ecd46832} 
\#define \+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for DMA\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga09cf2fb84bb69731d3be00dd64772f0b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CTRLBASE\_CTRLBASE\_DEFAULT@{\_DMA\_CTRLBASE\_CTRLBASE\_DEFAULT}}
\index{\_DMA\_CTRLBASE\_CTRLBASE\_DEFAULT@{\_DMA\_CTRLBASE\_CTRLBASE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRLBASE\_CTRLBASE\_DEFAULT}{\_DMA\_CTRLBASE\_CTRLBASE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga09cf2fb84bb69731d3be00dd64772f0b} 
\#define \+\_\+\+DMA\+\_\+\+CTRLBASE\+\_\+\+CTRLBASE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+CTRLBASE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa32925cf20e987b00245472d73efcb61}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CTRLBASE\_CTRLBASE\_MASK@{\_DMA\_CTRLBASE\_CTRLBASE\_MASK}}
\index{\_DMA\_CTRLBASE\_CTRLBASE\_MASK@{\_DMA\_CTRLBASE\_CTRLBASE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRLBASE\_CTRLBASE\_MASK}{\_DMA\_CTRLBASE\_CTRLBASE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa32925cf20e987b00245472d73efcb61} 
\#define \+\_\+\+DMA\+\_\+\+CTRLBASE\+\_\+\+CTRLBASE\+\_\+\+MASK~0x\+FFFFFFFFUL}

Bit mask for DMA\+\_\+\+CTRLBASE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga3d3f1ab8af0660259e0aa5d73cfd711e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CTRLBASE\_CTRLBASE\_SHIFT@{\_DMA\_CTRLBASE\_CTRLBASE\_SHIFT}}
\index{\_DMA\_CTRLBASE\_CTRLBASE\_SHIFT@{\_DMA\_CTRLBASE\_CTRLBASE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRLBASE\_CTRLBASE\_SHIFT}{\_DMA\_CTRLBASE\_CTRLBASE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga3d3f1ab8af0660259e0aa5d73cfd711e} 
\#define \+\_\+\+DMA\+\_\+\+CTRLBASE\+\_\+\+CTRLBASE\+\_\+\+SHIFT~0}

Shift value for DMA\+\_\+\+CTRLBASE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga1a3d3ac6410688fc3f74ad991835955c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CTRLBASE\_MASK@{\_DMA\_CTRLBASE\_MASK}}
\index{\_DMA\_CTRLBASE\_MASK@{\_DMA\_CTRLBASE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRLBASE\_MASK}{\_DMA\_CTRLBASE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga1a3d3ac6410688fc3f74ad991835955c} 
\#define \+\_\+\+DMA\+\_\+\+CTRLBASE\+\_\+\+MASK~0x\+FFFFFFFFUL}

Mask for DMA\+\_\+\+CTRLBASE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gabb29abcb7a08f68645d4b289cbd05d42}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_CTRLBASE\_RESETVALUE@{\_DMA\_CTRLBASE\_RESETVALUE}}
\index{\_DMA\_CTRLBASE\_RESETVALUE@{\_DMA\_CTRLBASE\_RESETVALUE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_CTRLBASE\_RESETVALUE}{\_DMA\_CTRLBASE\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gabb29abcb7a08f68645d4b289cbd05d42} 
\#define \+\_\+\+DMA\+\_\+\+CTRLBASE\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for DMA\+\_\+\+CTRLBASE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2a7f99594aa94975c40c1cc596b4dca5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_ERRORC\_ERRORC\_DEFAULT@{\_DMA\_ERRORC\_ERRORC\_DEFAULT}}
\index{\_DMA\_ERRORC\_ERRORC\_DEFAULT@{\_DMA\_ERRORC\_ERRORC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_ERRORC\_ERRORC\_DEFAULT}{\_DMA\_ERRORC\_ERRORC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2a7f99594aa94975c40c1cc596b4dca5} 
\#define \+\_\+\+DMA\+\_\+\+ERRORC\+\_\+\+ERRORC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+ERRORC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga293d9323a9478f854df0d2e6c99d96ce}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_ERRORC\_ERRORC\_MASK@{\_DMA\_ERRORC\_ERRORC\_MASK}}
\index{\_DMA\_ERRORC\_ERRORC\_MASK@{\_DMA\_ERRORC\_ERRORC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_ERRORC\_ERRORC\_MASK}{\_DMA\_ERRORC\_ERRORC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga293d9323a9478f854df0d2e6c99d96ce} 
\#define \+\_\+\+DMA\+\_\+\+ERRORC\+\_\+\+ERRORC\+\_\+\+MASK~0x1\+UL}

Bit mask for DMA\+\_\+\+ERRORC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab66f6e9e80ad9925423f7e9e7321c67b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_ERRORC\_ERRORC\_SHIFT@{\_DMA\_ERRORC\_ERRORC\_SHIFT}}
\index{\_DMA\_ERRORC\_ERRORC\_SHIFT@{\_DMA\_ERRORC\_ERRORC\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_ERRORC\_ERRORC\_SHIFT}{\_DMA\_ERRORC\_ERRORC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab66f6e9e80ad9925423f7e9e7321c67b} 
\#define \+\_\+\+DMA\+\_\+\+ERRORC\+\_\+\+ERRORC\+\_\+\+SHIFT~0}

Shift value for DMA\+\_\+\+ERRORC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga523632c688bb41df44cb9237599f474b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_ERRORC\_MASK@{\_DMA\_ERRORC\_MASK}}
\index{\_DMA\_ERRORC\_MASK@{\_DMA\_ERRORC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_ERRORC\_MASK}{\_DMA\_ERRORC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga523632c688bb41df44cb9237599f474b} 
\#define \+\_\+\+DMA\+\_\+\+ERRORC\+\_\+\+MASK~0x00000001\+UL}

Mask for DMA\+\_\+\+ERRORC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad184c7bcd66cc743d49c05d7001af5cb}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_ERRORC\_RESETVALUE@{\_DMA\_ERRORC\_RESETVALUE}}
\index{\_DMA\_ERRORC\_RESETVALUE@{\_DMA\_ERRORC\_RESETVALUE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_ERRORC\_RESETVALUE}{\_DMA\_ERRORC\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad184c7bcd66cc743d49c05d7001af5cb} 
\#define \+\_\+\+DMA\+\_\+\+ERRORC\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for DMA\+\_\+\+ERRORC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9dbd6fe3f900cf54ff71a063e4bd0acf}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IEN\_CH0DONE\_DEFAULT@{\_DMA\_IEN\_CH0DONE\_DEFAULT}}
\index{\_DMA\_IEN\_CH0DONE\_DEFAULT@{\_DMA\_IEN\_CH0DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IEN\_CH0DONE\_DEFAULT}{\_DMA\_IEN\_CH0DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9dbd6fe3f900cf54ff71a063e4bd0acf} 
\#define \+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH0\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga917a0d83bd2cf2fdb80aaf8ffb7ef557}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IEN\_CH0DONE\_MASK@{\_DMA\_IEN\_CH0DONE\_MASK}}
\index{\_DMA\_IEN\_CH0DONE\_MASK@{\_DMA\_IEN\_CH0DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IEN\_CH0DONE\_MASK}{\_DMA\_IEN\_CH0DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga917a0d83bd2cf2fdb80aaf8ffb7ef557} 
\#define \+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH0\+DONE\+\_\+\+MASK~0x1\+UL}

Bit mask for DMA\+\_\+\+CH0\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf1720448f7ffea601b6e59b4c22018b6}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IEN\_CH0DONE\_SHIFT@{\_DMA\_IEN\_CH0DONE\_SHIFT}}
\index{\_DMA\_IEN\_CH0DONE\_SHIFT@{\_DMA\_IEN\_CH0DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IEN\_CH0DONE\_SHIFT}{\_DMA\_IEN\_CH0DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf1720448f7ffea601b6e59b4c22018b6} 
\#define \+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH0\+DONE\+\_\+\+SHIFT~0}

Shift value for DMA\+\_\+\+CH0\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga32b1c608354ff87e21ee321a34d7cb61}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IEN\_CH10DONE\_DEFAULT@{\_DMA\_IEN\_CH10DONE\_DEFAULT}}
\index{\_DMA\_IEN\_CH10DONE\_DEFAULT@{\_DMA\_IEN\_CH10DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IEN\_CH10DONE\_DEFAULT}{\_DMA\_IEN\_CH10DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga32b1c608354ff87e21ee321a34d7cb61} 
\#define \+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH10\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga15dc729602a6f2924049f08694c41a4d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IEN\_CH10DONE\_MASK@{\_DMA\_IEN\_CH10DONE\_MASK}}
\index{\_DMA\_IEN\_CH10DONE\_MASK@{\_DMA\_IEN\_CH10DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IEN\_CH10DONE\_MASK}{\_DMA\_IEN\_CH10DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga15dc729602a6f2924049f08694c41a4d} 
\#define \+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH10\+DONE\+\_\+\+MASK~0x400\+UL}

Bit mask for DMA\+\_\+\+CH10\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gabf59134c7d0b959e2ed3e91cd5d30efb}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IEN\_CH10DONE\_SHIFT@{\_DMA\_IEN\_CH10DONE\_SHIFT}}
\index{\_DMA\_IEN\_CH10DONE\_SHIFT@{\_DMA\_IEN\_CH10DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IEN\_CH10DONE\_SHIFT}{\_DMA\_IEN\_CH10DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gabf59134c7d0b959e2ed3e91cd5d30efb} 
\#define \+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH10\+DONE\+\_\+\+SHIFT~10}

Shift value for DMA\+\_\+\+CH10\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga88718b435c9742dc51cece205d84642e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IEN\_CH11DONE\_DEFAULT@{\_DMA\_IEN\_CH11DONE\_DEFAULT}}
\index{\_DMA\_IEN\_CH11DONE\_DEFAULT@{\_DMA\_IEN\_CH11DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IEN\_CH11DONE\_DEFAULT}{\_DMA\_IEN\_CH11DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga88718b435c9742dc51cece205d84642e} 
\#define \+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH11\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga70c85ab80a8febd83045bf27c4b899e2}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IEN\_CH11DONE\_MASK@{\_DMA\_IEN\_CH11DONE\_MASK}}
\index{\_DMA\_IEN\_CH11DONE\_MASK@{\_DMA\_IEN\_CH11DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IEN\_CH11DONE\_MASK}{\_DMA\_IEN\_CH11DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga70c85ab80a8febd83045bf27c4b899e2} 
\#define \+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH11\+DONE\+\_\+\+MASK~0x800\+UL}

Bit mask for DMA\+\_\+\+CH11\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga38e533467aeaeb0b70183236a561384d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IEN\_CH11DONE\_SHIFT@{\_DMA\_IEN\_CH11DONE\_SHIFT}}
\index{\_DMA\_IEN\_CH11DONE\_SHIFT@{\_DMA\_IEN\_CH11DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IEN\_CH11DONE\_SHIFT}{\_DMA\_IEN\_CH11DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga38e533467aeaeb0b70183236a561384d} 
\#define \+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH11\+DONE\+\_\+\+SHIFT~11}

Shift value for DMA\+\_\+\+CH11\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga0c8880dba74e6ae11aef0d673bb43b21}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IEN\_CH1DONE\_DEFAULT@{\_DMA\_IEN\_CH1DONE\_DEFAULT}}
\index{\_DMA\_IEN\_CH1DONE\_DEFAULT@{\_DMA\_IEN\_CH1DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IEN\_CH1DONE\_DEFAULT}{\_DMA\_IEN\_CH1DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga0c8880dba74e6ae11aef0d673bb43b21} 
\#define \+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH1\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa3de6fed90e06aa4dd79b71a7ce5308a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IEN\_CH1DONE\_MASK@{\_DMA\_IEN\_CH1DONE\_MASK}}
\index{\_DMA\_IEN\_CH1DONE\_MASK@{\_DMA\_IEN\_CH1DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IEN\_CH1DONE\_MASK}{\_DMA\_IEN\_CH1DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa3de6fed90e06aa4dd79b71a7ce5308a} 
\#define \+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH1\+DONE\+\_\+\+MASK~0x2\+UL}

Bit mask for DMA\+\_\+\+CH1\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab64987692fbf7b42110f754d9db35d95}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IEN\_CH1DONE\_SHIFT@{\_DMA\_IEN\_CH1DONE\_SHIFT}}
\index{\_DMA\_IEN\_CH1DONE\_SHIFT@{\_DMA\_IEN\_CH1DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IEN\_CH1DONE\_SHIFT}{\_DMA\_IEN\_CH1DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab64987692fbf7b42110f754d9db35d95} 
\#define \+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH1\+DONE\+\_\+\+SHIFT~1}

Shift value for DMA\+\_\+\+CH1\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga454f171a216261a87629f0a55a6421fd}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IEN\_CH2DONE\_DEFAULT@{\_DMA\_IEN\_CH2DONE\_DEFAULT}}
\index{\_DMA\_IEN\_CH2DONE\_DEFAULT@{\_DMA\_IEN\_CH2DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IEN\_CH2DONE\_DEFAULT}{\_DMA\_IEN\_CH2DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga454f171a216261a87629f0a55a6421fd} 
\#define \+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH2\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga46df35fb2b44f06ac115d61e37938e1b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IEN\_CH2DONE\_MASK@{\_DMA\_IEN\_CH2DONE\_MASK}}
\index{\_DMA\_IEN\_CH2DONE\_MASK@{\_DMA\_IEN\_CH2DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IEN\_CH2DONE\_MASK}{\_DMA\_IEN\_CH2DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga46df35fb2b44f06ac115d61e37938e1b} 
\#define \+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH2\+DONE\+\_\+\+MASK~0x4\+UL}

Bit mask for DMA\+\_\+\+CH2\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga1e2e8947d79b40e433b90e0e2c4efcd6}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IEN\_CH2DONE\_SHIFT@{\_DMA\_IEN\_CH2DONE\_SHIFT}}
\index{\_DMA\_IEN\_CH2DONE\_SHIFT@{\_DMA\_IEN\_CH2DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IEN\_CH2DONE\_SHIFT}{\_DMA\_IEN\_CH2DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga1e2e8947d79b40e433b90e0e2c4efcd6} 
\#define \+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH2\+DONE\+\_\+\+SHIFT~2}

Shift value for DMA\+\_\+\+CH2\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5e4d5052d2858fde3ecc9b0453c646dc}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IEN\_CH3DONE\_DEFAULT@{\_DMA\_IEN\_CH3DONE\_DEFAULT}}
\index{\_DMA\_IEN\_CH3DONE\_DEFAULT@{\_DMA\_IEN\_CH3DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IEN\_CH3DONE\_DEFAULT}{\_DMA\_IEN\_CH3DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5e4d5052d2858fde3ecc9b0453c646dc} 
\#define \+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH3\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaba56eda5242447dbadeeacd8a021eb6e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IEN\_CH3DONE\_MASK@{\_DMA\_IEN\_CH3DONE\_MASK}}
\index{\_DMA\_IEN\_CH3DONE\_MASK@{\_DMA\_IEN\_CH3DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IEN\_CH3DONE\_MASK}{\_DMA\_IEN\_CH3DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaba56eda5242447dbadeeacd8a021eb6e} 
\#define \+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH3\+DONE\+\_\+\+MASK~0x8\+UL}

Bit mask for DMA\+\_\+\+CH3\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac1ff5c15aa64c149feedae8987a72444}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IEN\_CH3DONE\_SHIFT@{\_DMA\_IEN\_CH3DONE\_SHIFT}}
\index{\_DMA\_IEN\_CH3DONE\_SHIFT@{\_DMA\_IEN\_CH3DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IEN\_CH3DONE\_SHIFT}{\_DMA\_IEN\_CH3DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac1ff5c15aa64c149feedae8987a72444} 
\#define \+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH3\+DONE\+\_\+\+SHIFT~3}

Shift value for DMA\+\_\+\+CH3\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaacfbdac271b80e3bf48c3500f661bfd1}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IEN\_CH4DONE\_DEFAULT@{\_DMA\_IEN\_CH4DONE\_DEFAULT}}
\index{\_DMA\_IEN\_CH4DONE\_DEFAULT@{\_DMA\_IEN\_CH4DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IEN\_CH4DONE\_DEFAULT}{\_DMA\_IEN\_CH4DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaacfbdac271b80e3bf48c3500f661bfd1} 
\#define \+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH4\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga43aa908f57256dd7c8ce067c319caaef}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IEN\_CH4DONE\_MASK@{\_DMA\_IEN\_CH4DONE\_MASK}}
\index{\_DMA\_IEN\_CH4DONE\_MASK@{\_DMA\_IEN\_CH4DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IEN\_CH4DONE\_MASK}{\_DMA\_IEN\_CH4DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga43aa908f57256dd7c8ce067c319caaef} 
\#define \+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH4\+DONE\+\_\+\+MASK~0x10\+UL}

Bit mask for DMA\+\_\+\+CH4\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2da9d847e02267f0ff25b67d5b7ff6ee}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IEN\_CH4DONE\_SHIFT@{\_DMA\_IEN\_CH4DONE\_SHIFT}}
\index{\_DMA\_IEN\_CH4DONE\_SHIFT@{\_DMA\_IEN\_CH4DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IEN\_CH4DONE\_SHIFT}{\_DMA\_IEN\_CH4DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2da9d847e02267f0ff25b67d5b7ff6ee} 
\#define \+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH4\+DONE\+\_\+\+SHIFT~4}

Shift value for DMA\+\_\+\+CH4\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga18fa4bbedcf1c05a117a949d658b34a0}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IEN\_CH5DONE\_DEFAULT@{\_DMA\_IEN\_CH5DONE\_DEFAULT}}
\index{\_DMA\_IEN\_CH5DONE\_DEFAULT@{\_DMA\_IEN\_CH5DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IEN\_CH5DONE\_DEFAULT}{\_DMA\_IEN\_CH5DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga18fa4bbedcf1c05a117a949d658b34a0} 
\#define \+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH5\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad58fd657418f1fbd9b6de45c4e311951}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IEN\_CH5DONE\_MASK@{\_DMA\_IEN\_CH5DONE\_MASK}}
\index{\_DMA\_IEN\_CH5DONE\_MASK@{\_DMA\_IEN\_CH5DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IEN\_CH5DONE\_MASK}{\_DMA\_IEN\_CH5DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad58fd657418f1fbd9b6de45c4e311951} 
\#define \+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH5\+DONE\+\_\+\+MASK~0x20\+UL}

Bit mask for DMA\+\_\+\+CH5\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga033b9523bc510c398e1804a43e7c25c9}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IEN\_CH5DONE\_SHIFT@{\_DMA\_IEN\_CH5DONE\_SHIFT}}
\index{\_DMA\_IEN\_CH5DONE\_SHIFT@{\_DMA\_IEN\_CH5DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IEN\_CH5DONE\_SHIFT}{\_DMA\_IEN\_CH5DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga033b9523bc510c398e1804a43e7c25c9} 
\#define \+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH5\+DONE\+\_\+\+SHIFT~5}

Shift value for DMA\+\_\+\+CH5\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa0675480dd1765aae36996b793094f96}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IEN\_CH6DONE\_DEFAULT@{\_DMA\_IEN\_CH6DONE\_DEFAULT}}
\index{\_DMA\_IEN\_CH6DONE\_DEFAULT@{\_DMA\_IEN\_CH6DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IEN\_CH6DONE\_DEFAULT}{\_DMA\_IEN\_CH6DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa0675480dd1765aae36996b793094f96} 
\#define \+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH6\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga6bf38e2dbcc659f5fa1bff1bb6cf5747}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IEN\_CH6DONE\_MASK@{\_DMA\_IEN\_CH6DONE\_MASK}}
\index{\_DMA\_IEN\_CH6DONE\_MASK@{\_DMA\_IEN\_CH6DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IEN\_CH6DONE\_MASK}{\_DMA\_IEN\_CH6DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga6bf38e2dbcc659f5fa1bff1bb6cf5747} 
\#define \+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH6\+DONE\+\_\+\+MASK~0x40\+UL}

Bit mask for DMA\+\_\+\+CH6\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaec27ce4245a3ae08f317f817eaa7e6d4}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IEN\_CH6DONE\_SHIFT@{\_DMA\_IEN\_CH6DONE\_SHIFT}}
\index{\_DMA\_IEN\_CH6DONE\_SHIFT@{\_DMA\_IEN\_CH6DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IEN\_CH6DONE\_SHIFT}{\_DMA\_IEN\_CH6DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaec27ce4245a3ae08f317f817eaa7e6d4} 
\#define \+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH6\+DONE\+\_\+\+SHIFT~6}

Shift value for DMA\+\_\+\+CH6\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga63679ce59e7eef30c11ce408fc175072}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IEN\_CH7DONE\_DEFAULT@{\_DMA\_IEN\_CH7DONE\_DEFAULT}}
\index{\_DMA\_IEN\_CH7DONE\_DEFAULT@{\_DMA\_IEN\_CH7DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IEN\_CH7DONE\_DEFAULT}{\_DMA\_IEN\_CH7DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga63679ce59e7eef30c11ce408fc175072} 
\#define \+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH7\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9ccea9193e0fcd686951c9c19d180fe4}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IEN\_CH7DONE\_MASK@{\_DMA\_IEN\_CH7DONE\_MASK}}
\index{\_DMA\_IEN\_CH7DONE\_MASK@{\_DMA\_IEN\_CH7DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IEN\_CH7DONE\_MASK}{\_DMA\_IEN\_CH7DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9ccea9193e0fcd686951c9c19d180fe4} 
\#define \+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH7\+DONE\+\_\+\+MASK~0x80\+UL}

Bit mask for DMA\+\_\+\+CH7\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga0635fd7b92382d223dc3faa188c6ac88}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IEN\_CH7DONE\_SHIFT@{\_DMA\_IEN\_CH7DONE\_SHIFT}}
\index{\_DMA\_IEN\_CH7DONE\_SHIFT@{\_DMA\_IEN\_CH7DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IEN\_CH7DONE\_SHIFT}{\_DMA\_IEN\_CH7DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga0635fd7b92382d223dc3faa188c6ac88} 
\#define \+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH7\+DONE\+\_\+\+SHIFT~7}

Shift value for DMA\+\_\+\+CH7\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gadbf0e729f6c591c66a1b0e3971e91f43}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IEN\_CH8DONE\_DEFAULT@{\_DMA\_IEN\_CH8DONE\_DEFAULT}}
\index{\_DMA\_IEN\_CH8DONE\_DEFAULT@{\_DMA\_IEN\_CH8DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IEN\_CH8DONE\_DEFAULT}{\_DMA\_IEN\_CH8DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gadbf0e729f6c591c66a1b0e3971e91f43} 
\#define \+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH8\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaccd699bbb62282640dd026bd21fb8ec2}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IEN\_CH8DONE\_MASK@{\_DMA\_IEN\_CH8DONE\_MASK}}
\index{\_DMA\_IEN\_CH8DONE\_MASK@{\_DMA\_IEN\_CH8DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IEN\_CH8DONE\_MASK}{\_DMA\_IEN\_CH8DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaccd699bbb62282640dd026bd21fb8ec2} 
\#define \+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH8\+DONE\+\_\+\+MASK~0x100\+UL}

Bit mask for DMA\+\_\+\+CH8\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab577785f019b5c80b24181c452ff16be}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IEN\_CH8DONE\_SHIFT@{\_DMA\_IEN\_CH8DONE\_SHIFT}}
\index{\_DMA\_IEN\_CH8DONE\_SHIFT@{\_DMA\_IEN\_CH8DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IEN\_CH8DONE\_SHIFT}{\_DMA\_IEN\_CH8DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab577785f019b5c80b24181c452ff16be} 
\#define \+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH8\+DONE\+\_\+\+SHIFT~8}

Shift value for DMA\+\_\+\+CH8\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaaa40ed775395adcb93fa9ef4006a6a38}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IEN\_CH9DONE\_DEFAULT@{\_DMA\_IEN\_CH9DONE\_DEFAULT}}
\index{\_DMA\_IEN\_CH9DONE\_DEFAULT@{\_DMA\_IEN\_CH9DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IEN\_CH9DONE\_DEFAULT}{\_DMA\_IEN\_CH9DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaaa40ed775395adcb93fa9ef4006a6a38} 
\#define \+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH9\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gadf9b90b962d414b8d63ecb3298a6578e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IEN\_CH9DONE\_MASK@{\_DMA\_IEN\_CH9DONE\_MASK}}
\index{\_DMA\_IEN\_CH9DONE\_MASK@{\_DMA\_IEN\_CH9DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IEN\_CH9DONE\_MASK}{\_DMA\_IEN\_CH9DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gadf9b90b962d414b8d63ecb3298a6578e} 
\#define \+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH9\+DONE\+\_\+\+MASK~0x200\+UL}

Bit mask for DMA\+\_\+\+CH9\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga1dfaca804f0d7c80c408bad3fe1498b2}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IEN\_CH9DONE\_SHIFT@{\_DMA\_IEN\_CH9DONE\_SHIFT}}
\index{\_DMA\_IEN\_CH9DONE\_SHIFT@{\_DMA\_IEN\_CH9DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IEN\_CH9DONE\_SHIFT}{\_DMA\_IEN\_CH9DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga1dfaca804f0d7c80c408bad3fe1498b2} 
\#define \+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH9\+DONE\+\_\+\+SHIFT~9}

Shift value for DMA\+\_\+\+CH9\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga360986d9d959fe614d62f90ca6851e8c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IEN\_ERR\_DEFAULT@{\_DMA\_IEN\_ERR\_DEFAULT}}
\index{\_DMA\_IEN\_ERR\_DEFAULT@{\_DMA\_IEN\_ERR\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IEN\_ERR\_DEFAULT}{\_DMA\_IEN\_ERR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga360986d9d959fe614d62f90ca6851e8c} 
\#define \+\_\+\+DMA\+\_\+\+IEN\+\_\+\+ERR\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gadb4bc7102f29c2f6a8f20815cfc475c5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IEN\_ERR\_MASK@{\_DMA\_IEN\_ERR\_MASK}}
\index{\_DMA\_IEN\_ERR\_MASK@{\_DMA\_IEN\_ERR\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IEN\_ERR\_MASK}{\_DMA\_IEN\_ERR\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gadb4bc7102f29c2f6a8f20815cfc475c5} 
\#define \+\_\+\+DMA\+\_\+\+IEN\+\_\+\+ERR\+\_\+\+MASK~0x80000000\+UL}

Bit mask for DMA\+\_\+\+ERR \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga69b55d670670482693271472453a42a5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IEN\_ERR\_SHIFT@{\_DMA\_IEN\_ERR\_SHIFT}}
\index{\_DMA\_IEN\_ERR\_SHIFT@{\_DMA\_IEN\_ERR\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IEN\_ERR\_SHIFT}{\_DMA\_IEN\_ERR\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga69b55d670670482693271472453a42a5} 
\#define \+\_\+\+DMA\+\_\+\+IEN\+\_\+\+ERR\+\_\+\+SHIFT~31}

Shift value for DMA\+\_\+\+ERR \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad420f4a3efb297cb5beaa8ae280875d7}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IEN\_MASK@{\_DMA\_IEN\_MASK}}
\index{\_DMA\_IEN\_MASK@{\_DMA\_IEN\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IEN\_MASK}{\_DMA\_IEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad420f4a3efb297cb5beaa8ae280875d7} 
\#define \+\_\+\+DMA\+\_\+\+IEN\+\_\+\+MASK~0x80000\+FFFUL}

Mask for DMA\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad8d20c7381f385979f3dbb7f94757890}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IEN\_RESETVALUE@{\_DMA\_IEN\_RESETVALUE}}
\index{\_DMA\_IEN\_RESETVALUE@{\_DMA\_IEN\_RESETVALUE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IEN\_RESETVALUE}{\_DMA\_IEN\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad8d20c7381f385979f3dbb7f94757890} 
\#define \+\_\+\+DMA\+\_\+\+IEN\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for DMA\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gacdf3d94f3ee779f0f6c06abc721e4b1d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IF\_CH0DONE\_DEFAULT@{\_DMA\_IF\_CH0DONE\_DEFAULT}}
\index{\_DMA\_IF\_CH0DONE\_DEFAULT@{\_DMA\_IF\_CH0DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IF\_CH0DONE\_DEFAULT}{\_DMA\_IF\_CH0DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gacdf3d94f3ee779f0f6c06abc721e4b1d} 
\#define \+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH0\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga82660b6bddd7fa45e7aec24c80566f9d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IF\_CH0DONE\_MASK@{\_DMA\_IF\_CH0DONE\_MASK}}
\index{\_DMA\_IF\_CH0DONE\_MASK@{\_DMA\_IF\_CH0DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IF\_CH0DONE\_MASK}{\_DMA\_IF\_CH0DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga82660b6bddd7fa45e7aec24c80566f9d} 
\#define \+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH0\+DONE\+\_\+\+MASK~0x1\+UL}

Bit mask for DMA\+\_\+\+CH0\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4df21925584f869a1e14c72541a26e3b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IF\_CH0DONE\_SHIFT@{\_DMA\_IF\_CH0DONE\_SHIFT}}
\index{\_DMA\_IF\_CH0DONE\_SHIFT@{\_DMA\_IF\_CH0DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IF\_CH0DONE\_SHIFT}{\_DMA\_IF\_CH0DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4df21925584f869a1e14c72541a26e3b} 
\#define \+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH0\+DONE\+\_\+\+SHIFT~0}

Shift value for DMA\+\_\+\+CH0\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaed045cbcd46aef2cdc862b91ccbaa32e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IF\_CH10DONE\_DEFAULT@{\_DMA\_IF\_CH10DONE\_DEFAULT}}
\index{\_DMA\_IF\_CH10DONE\_DEFAULT@{\_DMA\_IF\_CH10DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IF\_CH10DONE\_DEFAULT}{\_DMA\_IF\_CH10DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaed045cbcd46aef2cdc862b91ccbaa32e} 
\#define \+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH10\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa2e9146c2fd1f57834d91c671c7bcf92}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IF\_CH10DONE\_MASK@{\_DMA\_IF\_CH10DONE\_MASK}}
\index{\_DMA\_IF\_CH10DONE\_MASK@{\_DMA\_IF\_CH10DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IF\_CH10DONE\_MASK}{\_DMA\_IF\_CH10DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa2e9146c2fd1f57834d91c671c7bcf92} 
\#define \+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH10\+DONE\+\_\+\+MASK~0x400\+UL}

Bit mask for DMA\+\_\+\+CH10\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf7350a04552183372b0cbd3174e1c387}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IF\_CH10DONE\_SHIFT@{\_DMA\_IF\_CH10DONE\_SHIFT}}
\index{\_DMA\_IF\_CH10DONE\_SHIFT@{\_DMA\_IF\_CH10DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IF\_CH10DONE\_SHIFT}{\_DMA\_IF\_CH10DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf7350a04552183372b0cbd3174e1c387} 
\#define \+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH10\+DONE\+\_\+\+SHIFT~10}

Shift value for DMA\+\_\+\+CH10\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga7e1df13d0646286cff2534cce87adc32}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IF\_CH11DONE\_DEFAULT@{\_DMA\_IF\_CH11DONE\_DEFAULT}}
\index{\_DMA\_IF\_CH11DONE\_DEFAULT@{\_DMA\_IF\_CH11DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IF\_CH11DONE\_DEFAULT}{\_DMA\_IF\_CH11DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga7e1df13d0646286cff2534cce87adc32} 
\#define \+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH11\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga952c1c1457e9cbc399594e934e39689f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IF\_CH11DONE\_MASK@{\_DMA\_IF\_CH11DONE\_MASK}}
\index{\_DMA\_IF\_CH11DONE\_MASK@{\_DMA\_IF\_CH11DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IF\_CH11DONE\_MASK}{\_DMA\_IF\_CH11DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga952c1c1457e9cbc399594e934e39689f} 
\#define \+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH11\+DONE\+\_\+\+MASK~0x800\+UL}

Bit mask for DMA\+\_\+\+CH11\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad8cde67514ed50cf3157915d3021310c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IF\_CH11DONE\_SHIFT@{\_DMA\_IF\_CH11DONE\_SHIFT}}
\index{\_DMA\_IF\_CH11DONE\_SHIFT@{\_DMA\_IF\_CH11DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IF\_CH11DONE\_SHIFT}{\_DMA\_IF\_CH11DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad8cde67514ed50cf3157915d3021310c} 
\#define \+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH11\+DONE\+\_\+\+SHIFT~11}

Shift value for DMA\+\_\+\+CH11\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa20d97ecf249abd572a02eef3434d8b2}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IF\_CH1DONE\_DEFAULT@{\_DMA\_IF\_CH1DONE\_DEFAULT}}
\index{\_DMA\_IF\_CH1DONE\_DEFAULT@{\_DMA\_IF\_CH1DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IF\_CH1DONE\_DEFAULT}{\_DMA\_IF\_CH1DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa20d97ecf249abd572a02eef3434d8b2} 
\#define \+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH1\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga3b476b83e50bab602f9df1bd9a7e78fb}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IF\_CH1DONE\_MASK@{\_DMA\_IF\_CH1DONE\_MASK}}
\index{\_DMA\_IF\_CH1DONE\_MASK@{\_DMA\_IF\_CH1DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IF\_CH1DONE\_MASK}{\_DMA\_IF\_CH1DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga3b476b83e50bab602f9df1bd9a7e78fb} 
\#define \+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH1\+DONE\+\_\+\+MASK~0x2\+UL}

Bit mask for DMA\+\_\+\+CH1\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga3bbebf4f7f30eba22b366b9eeb6000e8}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IF\_CH1DONE\_SHIFT@{\_DMA\_IF\_CH1DONE\_SHIFT}}
\index{\_DMA\_IF\_CH1DONE\_SHIFT@{\_DMA\_IF\_CH1DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IF\_CH1DONE\_SHIFT}{\_DMA\_IF\_CH1DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga3bbebf4f7f30eba22b366b9eeb6000e8} 
\#define \+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH1\+DONE\+\_\+\+SHIFT~1}

Shift value for DMA\+\_\+\+CH1\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gacf7ff40dd7f821b847a511a7c2d4d3d4}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IF\_CH2DONE\_DEFAULT@{\_DMA\_IF\_CH2DONE\_DEFAULT}}
\index{\_DMA\_IF\_CH2DONE\_DEFAULT@{\_DMA\_IF\_CH2DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IF\_CH2DONE\_DEFAULT}{\_DMA\_IF\_CH2DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gacf7ff40dd7f821b847a511a7c2d4d3d4} 
\#define \+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH2\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5a6752877e93325db188b1557b8ab6d2}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IF\_CH2DONE\_MASK@{\_DMA\_IF\_CH2DONE\_MASK}}
\index{\_DMA\_IF\_CH2DONE\_MASK@{\_DMA\_IF\_CH2DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IF\_CH2DONE\_MASK}{\_DMA\_IF\_CH2DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5a6752877e93325db188b1557b8ab6d2} 
\#define \+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH2\+DONE\+\_\+\+MASK~0x4\+UL}

Bit mask for DMA\+\_\+\+CH2\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga3c419bcf0d968084d92997844be9bb31}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IF\_CH2DONE\_SHIFT@{\_DMA\_IF\_CH2DONE\_SHIFT}}
\index{\_DMA\_IF\_CH2DONE\_SHIFT@{\_DMA\_IF\_CH2DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IF\_CH2DONE\_SHIFT}{\_DMA\_IF\_CH2DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga3c419bcf0d968084d92997844be9bb31} 
\#define \+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH2\+DONE\+\_\+\+SHIFT~2}

Shift value for DMA\+\_\+\+CH2\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga7b5c9efd878f5498d103c8c7e7f45f37}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IF\_CH3DONE\_DEFAULT@{\_DMA\_IF\_CH3DONE\_DEFAULT}}
\index{\_DMA\_IF\_CH3DONE\_DEFAULT@{\_DMA\_IF\_CH3DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IF\_CH3DONE\_DEFAULT}{\_DMA\_IF\_CH3DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga7b5c9efd878f5498d103c8c7e7f45f37} 
\#define \+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH3\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaef57540973298203eecc08b595f1f078}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IF\_CH3DONE\_MASK@{\_DMA\_IF\_CH3DONE\_MASK}}
\index{\_DMA\_IF\_CH3DONE\_MASK@{\_DMA\_IF\_CH3DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IF\_CH3DONE\_MASK}{\_DMA\_IF\_CH3DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaef57540973298203eecc08b595f1f078} 
\#define \+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH3\+DONE\+\_\+\+MASK~0x8\+UL}

Bit mask for DMA\+\_\+\+CH3\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa740c98e6015b7d04001d22d04fe67be}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IF\_CH3DONE\_SHIFT@{\_DMA\_IF\_CH3DONE\_SHIFT}}
\index{\_DMA\_IF\_CH3DONE\_SHIFT@{\_DMA\_IF\_CH3DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IF\_CH3DONE\_SHIFT}{\_DMA\_IF\_CH3DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa740c98e6015b7d04001d22d04fe67be} 
\#define \+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH3\+DONE\+\_\+\+SHIFT~3}

Shift value for DMA\+\_\+\+CH3\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga7853d4d5b00795501a54f93517ffaf6f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IF\_CH4DONE\_DEFAULT@{\_DMA\_IF\_CH4DONE\_DEFAULT}}
\index{\_DMA\_IF\_CH4DONE\_DEFAULT@{\_DMA\_IF\_CH4DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IF\_CH4DONE\_DEFAULT}{\_DMA\_IF\_CH4DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga7853d4d5b00795501a54f93517ffaf6f} 
\#define \+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH4\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga519064cf91cf3790ac89844a0fc007fd}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IF\_CH4DONE\_MASK@{\_DMA\_IF\_CH4DONE\_MASK}}
\index{\_DMA\_IF\_CH4DONE\_MASK@{\_DMA\_IF\_CH4DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IF\_CH4DONE\_MASK}{\_DMA\_IF\_CH4DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga519064cf91cf3790ac89844a0fc007fd} 
\#define \+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH4\+DONE\+\_\+\+MASK~0x10\+UL}

Bit mask for DMA\+\_\+\+CH4\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga794c2aa0f6d557fb96e897c13480f821}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IF\_CH4DONE\_SHIFT@{\_DMA\_IF\_CH4DONE\_SHIFT}}
\index{\_DMA\_IF\_CH4DONE\_SHIFT@{\_DMA\_IF\_CH4DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IF\_CH4DONE\_SHIFT}{\_DMA\_IF\_CH4DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga794c2aa0f6d557fb96e897c13480f821} 
\#define \+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH4\+DONE\+\_\+\+SHIFT~4}

Shift value for DMA\+\_\+\+CH4\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gae716721dbbc4cfede8a6cdc300631fb0}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IF\_CH5DONE\_DEFAULT@{\_DMA\_IF\_CH5DONE\_DEFAULT}}
\index{\_DMA\_IF\_CH5DONE\_DEFAULT@{\_DMA\_IF\_CH5DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IF\_CH5DONE\_DEFAULT}{\_DMA\_IF\_CH5DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gae716721dbbc4cfede8a6cdc300631fb0} 
\#define \+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH5\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa1889bf4f91f196c933e03f1d7b62212}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IF\_CH5DONE\_MASK@{\_DMA\_IF\_CH5DONE\_MASK}}
\index{\_DMA\_IF\_CH5DONE\_MASK@{\_DMA\_IF\_CH5DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IF\_CH5DONE\_MASK}{\_DMA\_IF\_CH5DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa1889bf4f91f196c933e03f1d7b62212} 
\#define \+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH5\+DONE\+\_\+\+MASK~0x20\+UL}

Bit mask for DMA\+\_\+\+CH5\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad4972ea6b34213794fe21c6ff45b6775}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IF\_CH5DONE\_SHIFT@{\_DMA\_IF\_CH5DONE\_SHIFT}}
\index{\_DMA\_IF\_CH5DONE\_SHIFT@{\_DMA\_IF\_CH5DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IF\_CH5DONE\_SHIFT}{\_DMA\_IF\_CH5DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad4972ea6b34213794fe21c6ff45b6775} 
\#define \+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH5\+DONE\+\_\+\+SHIFT~5}

Shift value for DMA\+\_\+\+CH5\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga3d30acb9c92bbd5f58f1a0e8b452eb24}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IF\_CH6DONE\_DEFAULT@{\_DMA\_IF\_CH6DONE\_DEFAULT}}
\index{\_DMA\_IF\_CH6DONE\_DEFAULT@{\_DMA\_IF\_CH6DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IF\_CH6DONE\_DEFAULT}{\_DMA\_IF\_CH6DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga3d30acb9c92bbd5f58f1a0e8b452eb24} 
\#define \+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH6\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga394e6480623ad2f32f72067dcaa88d5e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IF\_CH6DONE\_MASK@{\_DMA\_IF\_CH6DONE\_MASK}}
\index{\_DMA\_IF\_CH6DONE\_MASK@{\_DMA\_IF\_CH6DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IF\_CH6DONE\_MASK}{\_DMA\_IF\_CH6DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga394e6480623ad2f32f72067dcaa88d5e} 
\#define \+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH6\+DONE\+\_\+\+MASK~0x40\+UL}

Bit mask for DMA\+\_\+\+CH6\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8bf0c858b398b51a60439802802ff013}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IF\_CH6DONE\_SHIFT@{\_DMA\_IF\_CH6DONE\_SHIFT}}
\index{\_DMA\_IF\_CH6DONE\_SHIFT@{\_DMA\_IF\_CH6DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IF\_CH6DONE\_SHIFT}{\_DMA\_IF\_CH6DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8bf0c858b398b51a60439802802ff013} 
\#define \+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH6\+DONE\+\_\+\+SHIFT~6}

Shift value for DMA\+\_\+\+CH6\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaec319dfc1e0c1047d3e64081590222df}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IF\_CH7DONE\_DEFAULT@{\_DMA\_IF\_CH7DONE\_DEFAULT}}
\index{\_DMA\_IF\_CH7DONE\_DEFAULT@{\_DMA\_IF\_CH7DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IF\_CH7DONE\_DEFAULT}{\_DMA\_IF\_CH7DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaec319dfc1e0c1047d3e64081590222df} 
\#define \+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH7\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gabb7558e432cbdfc6ade683361d44745c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IF\_CH7DONE\_MASK@{\_DMA\_IF\_CH7DONE\_MASK}}
\index{\_DMA\_IF\_CH7DONE\_MASK@{\_DMA\_IF\_CH7DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IF\_CH7DONE\_MASK}{\_DMA\_IF\_CH7DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gabb7558e432cbdfc6ade683361d44745c} 
\#define \+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH7\+DONE\+\_\+\+MASK~0x80\+UL}

Bit mask for DMA\+\_\+\+CH7\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4356a3035bf4946d2fa5bb3d703e9812}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IF\_CH7DONE\_SHIFT@{\_DMA\_IF\_CH7DONE\_SHIFT}}
\index{\_DMA\_IF\_CH7DONE\_SHIFT@{\_DMA\_IF\_CH7DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IF\_CH7DONE\_SHIFT}{\_DMA\_IF\_CH7DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4356a3035bf4946d2fa5bb3d703e9812} 
\#define \+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH7\+DONE\+\_\+\+SHIFT~7}

Shift value for DMA\+\_\+\+CH7\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga389b5d825cc28b336f1eaf2ea76c0f6a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IF\_CH8DONE\_DEFAULT@{\_DMA\_IF\_CH8DONE\_DEFAULT}}
\index{\_DMA\_IF\_CH8DONE\_DEFAULT@{\_DMA\_IF\_CH8DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IF\_CH8DONE\_DEFAULT}{\_DMA\_IF\_CH8DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga389b5d825cc28b336f1eaf2ea76c0f6a} 
\#define \+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH8\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9ea946b0c7ddbdf21f3ddb32f4114cc5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IF\_CH8DONE\_MASK@{\_DMA\_IF\_CH8DONE\_MASK}}
\index{\_DMA\_IF\_CH8DONE\_MASK@{\_DMA\_IF\_CH8DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IF\_CH8DONE\_MASK}{\_DMA\_IF\_CH8DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9ea946b0c7ddbdf21f3ddb32f4114cc5} 
\#define \+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH8\+DONE\+\_\+\+MASK~0x100\+UL}

Bit mask for DMA\+\_\+\+CH8\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga6f5cc98cd956adab6473e490ec1e6bb3}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IF\_CH8DONE\_SHIFT@{\_DMA\_IF\_CH8DONE\_SHIFT}}
\index{\_DMA\_IF\_CH8DONE\_SHIFT@{\_DMA\_IF\_CH8DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IF\_CH8DONE\_SHIFT}{\_DMA\_IF\_CH8DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga6f5cc98cd956adab6473e490ec1e6bb3} 
\#define \+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH8\+DONE\+\_\+\+SHIFT~8}

Shift value for DMA\+\_\+\+CH8\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga3fab4341971f7c491354fb5251aa4dce}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IF\_CH9DONE\_DEFAULT@{\_DMA\_IF\_CH9DONE\_DEFAULT}}
\index{\_DMA\_IF\_CH9DONE\_DEFAULT@{\_DMA\_IF\_CH9DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IF\_CH9DONE\_DEFAULT}{\_DMA\_IF\_CH9DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga3fab4341971f7c491354fb5251aa4dce} 
\#define \+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH9\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac666f89901e174fd8db26aa470f51b5b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IF\_CH9DONE\_MASK@{\_DMA\_IF\_CH9DONE\_MASK}}
\index{\_DMA\_IF\_CH9DONE\_MASK@{\_DMA\_IF\_CH9DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IF\_CH9DONE\_MASK}{\_DMA\_IF\_CH9DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac666f89901e174fd8db26aa470f51b5b} 
\#define \+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH9\+DONE\+\_\+\+MASK~0x200\+UL}

Bit mask for DMA\+\_\+\+CH9\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga21ab3ab235caeab324901c9713b01739}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IF\_CH9DONE\_SHIFT@{\_DMA\_IF\_CH9DONE\_SHIFT}}
\index{\_DMA\_IF\_CH9DONE\_SHIFT@{\_DMA\_IF\_CH9DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IF\_CH9DONE\_SHIFT}{\_DMA\_IF\_CH9DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga21ab3ab235caeab324901c9713b01739} 
\#define \+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH9\+DONE\+\_\+\+SHIFT~9}

Shift value for DMA\+\_\+\+CH9\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga667c216e0fe58a36ab7f7889c1c869ee}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IF\_ERR\_DEFAULT@{\_DMA\_IF\_ERR\_DEFAULT}}
\index{\_DMA\_IF\_ERR\_DEFAULT@{\_DMA\_IF\_ERR\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IF\_ERR\_DEFAULT}{\_DMA\_IF\_ERR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga667c216e0fe58a36ab7f7889c1c869ee} 
\#define \+\_\+\+DMA\+\_\+\+IF\+\_\+\+ERR\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9977e4ef3c1c84917f42a8c6b7eb315d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IF\_ERR\_MASK@{\_DMA\_IF\_ERR\_MASK}}
\index{\_DMA\_IF\_ERR\_MASK@{\_DMA\_IF\_ERR\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IF\_ERR\_MASK}{\_DMA\_IF\_ERR\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9977e4ef3c1c84917f42a8c6b7eb315d} 
\#define \+\_\+\+DMA\+\_\+\+IF\+\_\+\+ERR\+\_\+\+MASK~0x80000000\+UL}

Bit mask for DMA\+\_\+\+ERR \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga68482770be6fe28e5729152c2c2760fa}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IF\_ERR\_SHIFT@{\_DMA\_IF\_ERR\_SHIFT}}
\index{\_DMA\_IF\_ERR\_SHIFT@{\_DMA\_IF\_ERR\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IF\_ERR\_SHIFT}{\_DMA\_IF\_ERR\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga68482770be6fe28e5729152c2c2760fa} 
\#define \+\_\+\+DMA\+\_\+\+IF\+\_\+\+ERR\+\_\+\+SHIFT~31}

Shift value for DMA\+\_\+\+ERR \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaaddbe4d70d3c2391cf26b18d7b5f1da4}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IF\_MASK@{\_DMA\_IF\_MASK}}
\index{\_DMA\_IF\_MASK@{\_DMA\_IF\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IF\_MASK}{\_DMA\_IF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaaddbe4d70d3c2391cf26b18d7b5f1da4} 
\#define \+\_\+\+DMA\+\_\+\+IF\+\_\+\+MASK~0x80000\+FFFUL}

Mask for DMA\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5df7e961452dfe5d42c4d6e59ca4a1c6}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IF\_RESETVALUE@{\_DMA\_IF\_RESETVALUE}}
\index{\_DMA\_IF\_RESETVALUE@{\_DMA\_IF\_RESETVALUE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IF\_RESETVALUE}{\_DMA\_IF\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5df7e961452dfe5d42c4d6e59ca4a1c6} 
\#define \+\_\+\+DMA\+\_\+\+IF\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for DMA\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad3ef389cafee3a4db680b96e1e8f0698}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFC\_CH0DONE\_DEFAULT@{\_DMA\_IFC\_CH0DONE\_DEFAULT}}
\index{\_DMA\_IFC\_CH0DONE\_DEFAULT@{\_DMA\_IFC\_CH0DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFC\_CH0DONE\_DEFAULT}{\_DMA\_IFC\_CH0DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad3ef389cafee3a4db680b96e1e8f0698} 
\#define \+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH0\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga99704115f1eb97adaff45b241b95ef16}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFC\_CH0DONE\_MASK@{\_DMA\_IFC\_CH0DONE\_MASK}}
\index{\_DMA\_IFC\_CH0DONE\_MASK@{\_DMA\_IFC\_CH0DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFC\_CH0DONE\_MASK}{\_DMA\_IFC\_CH0DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga99704115f1eb97adaff45b241b95ef16} 
\#define \+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH0\+DONE\+\_\+\+MASK~0x1\+UL}

Bit mask for DMA\+\_\+\+CH0\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga0fc375d7b1f26309eb2cca29d6ac890d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFC\_CH0DONE\_SHIFT@{\_DMA\_IFC\_CH0DONE\_SHIFT}}
\index{\_DMA\_IFC\_CH0DONE\_SHIFT@{\_DMA\_IFC\_CH0DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFC\_CH0DONE\_SHIFT}{\_DMA\_IFC\_CH0DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga0fc375d7b1f26309eb2cca29d6ac890d} 
\#define \+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH0\+DONE\+\_\+\+SHIFT~0}

Shift value for DMA\+\_\+\+CH0\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga92a4401601bdc067ff6020d14793b647}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFC\_CH10DONE\_DEFAULT@{\_DMA\_IFC\_CH10DONE\_DEFAULT}}
\index{\_DMA\_IFC\_CH10DONE\_DEFAULT@{\_DMA\_IFC\_CH10DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFC\_CH10DONE\_DEFAULT}{\_DMA\_IFC\_CH10DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga92a4401601bdc067ff6020d14793b647} 
\#define \+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH10\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaba5fca78034ea56f23b03916309e8807}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFC\_CH10DONE\_MASK@{\_DMA\_IFC\_CH10DONE\_MASK}}
\index{\_DMA\_IFC\_CH10DONE\_MASK@{\_DMA\_IFC\_CH10DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFC\_CH10DONE\_MASK}{\_DMA\_IFC\_CH10DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaba5fca78034ea56f23b03916309e8807} 
\#define \+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH10\+DONE\+\_\+\+MASK~0x400\+UL}

Bit mask for DMA\+\_\+\+CH10\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf5036f49f9e1dcc0f6a0f6b5b86c090d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFC\_CH10DONE\_SHIFT@{\_DMA\_IFC\_CH10DONE\_SHIFT}}
\index{\_DMA\_IFC\_CH10DONE\_SHIFT@{\_DMA\_IFC\_CH10DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFC\_CH10DONE\_SHIFT}{\_DMA\_IFC\_CH10DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf5036f49f9e1dcc0f6a0f6b5b86c090d} 
\#define \+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH10\+DONE\+\_\+\+SHIFT~10}

Shift value for DMA\+\_\+\+CH10\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5459a8c1b4c18437cdac2a146ffa1c6d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFC\_CH11DONE\_DEFAULT@{\_DMA\_IFC\_CH11DONE\_DEFAULT}}
\index{\_DMA\_IFC\_CH11DONE\_DEFAULT@{\_DMA\_IFC\_CH11DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFC\_CH11DONE\_DEFAULT}{\_DMA\_IFC\_CH11DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5459a8c1b4c18437cdac2a146ffa1c6d} 
\#define \+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH11\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga1a81dacdb0dc94ed3a46f95726174596}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFC\_CH11DONE\_MASK@{\_DMA\_IFC\_CH11DONE\_MASK}}
\index{\_DMA\_IFC\_CH11DONE\_MASK@{\_DMA\_IFC\_CH11DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFC\_CH11DONE\_MASK}{\_DMA\_IFC\_CH11DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga1a81dacdb0dc94ed3a46f95726174596} 
\#define \+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH11\+DONE\+\_\+\+MASK~0x800\+UL}

Bit mask for DMA\+\_\+\+CH11\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gae1b2de6488554a2b9f7e076cf678caac}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFC\_CH11DONE\_SHIFT@{\_DMA\_IFC\_CH11DONE\_SHIFT}}
\index{\_DMA\_IFC\_CH11DONE\_SHIFT@{\_DMA\_IFC\_CH11DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFC\_CH11DONE\_SHIFT}{\_DMA\_IFC\_CH11DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gae1b2de6488554a2b9f7e076cf678caac} 
\#define \+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH11\+DONE\+\_\+\+SHIFT~11}

Shift value for DMA\+\_\+\+CH11\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2c56b8b0d277986ffcf450aadf6354b3}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFC\_CH1DONE\_DEFAULT@{\_DMA\_IFC\_CH1DONE\_DEFAULT}}
\index{\_DMA\_IFC\_CH1DONE\_DEFAULT@{\_DMA\_IFC\_CH1DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFC\_CH1DONE\_DEFAULT}{\_DMA\_IFC\_CH1DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2c56b8b0d277986ffcf450aadf6354b3} 
\#define \+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH1\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac5a95388d78ec1fbfb55234a505ba98e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFC\_CH1DONE\_MASK@{\_DMA\_IFC\_CH1DONE\_MASK}}
\index{\_DMA\_IFC\_CH1DONE\_MASK@{\_DMA\_IFC\_CH1DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFC\_CH1DONE\_MASK}{\_DMA\_IFC\_CH1DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac5a95388d78ec1fbfb55234a505ba98e} 
\#define \+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH1\+DONE\+\_\+\+MASK~0x2\+UL}

Bit mask for DMA\+\_\+\+CH1\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga85d3d55c1fb9cc16a62e55ccbf3e972f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFC\_CH1DONE\_SHIFT@{\_DMA\_IFC\_CH1DONE\_SHIFT}}
\index{\_DMA\_IFC\_CH1DONE\_SHIFT@{\_DMA\_IFC\_CH1DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFC\_CH1DONE\_SHIFT}{\_DMA\_IFC\_CH1DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga85d3d55c1fb9cc16a62e55ccbf3e972f} 
\#define \+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH1\+DONE\+\_\+\+SHIFT~1}

Shift value for DMA\+\_\+\+CH1\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2693242d60c02285310d310571d786f6}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFC\_CH2DONE\_DEFAULT@{\_DMA\_IFC\_CH2DONE\_DEFAULT}}
\index{\_DMA\_IFC\_CH2DONE\_DEFAULT@{\_DMA\_IFC\_CH2DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFC\_CH2DONE\_DEFAULT}{\_DMA\_IFC\_CH2DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2693242d60c02285310d310571d786f6} 
\#define \+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH2\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga40a7466408faaf07508e545f8c52c2f5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFC\_CH2DONE\_MASK@{\_DMA\_IFC\_CH2DONE\_MASK}}
\index{\_DMA\_IFC\_CH2DONE\_MASK@{\_DMA\_IFC\_CH2DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFC\_CH2DONE\_MASK}{\_DMA\_IFC\_CH2DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga40a7466408faaf07508e545f8c52c2f5} 
\#define \+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH2\+DONE\+\_\+\+MASK~0x4\+UL}

Bit mask for DMA\+\_\+\+CH2\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaea48c430e69aa76baafc9f9d6210cb14}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFC\_CH2DONE\_SHIFT@{\_DMA\_IFC\_CH2DONE\_SHIFT}}
\index{\_DMA\_IFC\_CH2DONE\_SHIFT@{\_DMA\_IFC\_CH2DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFC\_CH2DONE\_SHIFT}{\_DMA\_IFC\_CH2DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaea48c430e69aa76baafc9f9d6210cb14} 
\#define \+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH2\+DONE\+\_\+\+SHIFT~2}

Shift value for DMA\+\_\+\+CH2\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga7b5ca9c9a5c7110748b81feb1bedeea8}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFC\_CH3DONE\_DEFAULT@{\_DMA\_IFC\_CH3DONE\_DEFAULT}}
\index{\_DMA\_IFC\_CH3DONE\_DEFAULT@{\_DMA\_IFC\_CH3DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFC\_CH3DONE\_DEFAULT}{\_DMA\_IFC\_CH3DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga7b5ca9c9a5c7110748b81feb1bedeea8} 
\#define \+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH3\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gafb697306a1377e0e71f1d897806e3f04}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFC\_CH3DONE\_MASK@{\_DMA\_IFC\_CH3DONE\_MASK}}
\index{\_DMA\_IFC\_CH3DONE\_MASK@{\_DMA\_IFC\_CH3DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFC\_CH3DONE\_MASK}{\_DMA\_IFC\_CH3DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gafb697306a1377e0e71f1d897806e3f04} 
\#define \+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH3\+DONE\+\_\+\+MASK~0x8\+UL}

Bit mask for DMA\+\_\+\+CH3\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga818d25507dabdfbe96f9b149428a019c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFC\_CH3DONE\_SHIFT@{\_DMA\_IFC\_CH3DONE\_SHIFT}}
\index{\_DMA\_IFC\_CH3DONE\_SHIFT@{\_DMA\_IFC\_CH3DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFC\_CH3DONE\_SHIFT}{\_DMA\_IFC\_CH3DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga818d25507dabdfbe96f9b149428a019c} 
\#define \+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH3\+DONE\+\_\+\+SHIFT~3}

Shift value for DMA\+\_\+\+CH3\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9e9ca5a069094ffb57880e9c4651fc01}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFC\_CH4DONE\_DEFAULT@{\_DMA\_IFC\_CH4DONE\_DEFAULT}}
\index{\_DMA\_IFC\_CH4DONE\_DEFAULT@{\_DMA\_IFC\_CH4DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFC\_CH4DONE\_DEFAULT}{\_DMA\_IFC\_CH4DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9e9ca5a069094ffb57880e9c4651fc01} 
\#define \+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH4\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gafd9076e9faafbb3030a05f05f1f37a4b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFC\_CH4DONE\_MASK@{\_DMA\_IFC\_CH4DONE\_MASK}}
\index{\_DMA\_IFC\_CH4DONE\_MASK@{\_DMA\_IFC\_CH4DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFC\_CH4DONE\_MASK}{\_DMA\_IFC\_CH4DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gafd9076e9faafbb3030a05f05f1f37a4b} 
\#define \+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH4\+DONE\+\_\+\+MASK~0x10\+UL}

Bit mask for DMA\+\_\+\+CH4\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4a03157b4cf71fc5f7f9ee41f183db8e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFC\_CH4DONE\_SHIFT@{\_DMA\_IFC\_CH4DONE\_SHIFT}}
\index{\_DMA\_IFC\_CH4DONE\_SHIFT@{\_DMA\_IFC\_CH4DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFC\_CH4DONE\_SHIFT}{\_DMA\_IFC\_CH4DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4a03157b4cf71fc5f7f9ee41f183db8e} 
\#define \+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH4\+DONE\+\_\+\+SHIFT~4}

Shift value for DMA\+\_\+\+CH4\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga447a728bf54b3f22e85000d41fff3bf9}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFC\_CH5DONE\_DEFAULT@{\_DMA\_IFC\_CH5DONE\_DEFAULT}}
\index{\_DMA\_IFC\_CH5DONE\_DEFAULT@{\_DMA\_IFC\_CH5DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFC\_CH5DONE\_DEFAULT}{\_DMA\_IFC\_CH5DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga447a728bf54b3f22e85000d41fff3bf9} 
\#define \+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH5\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad3967cba6a1433618cea355e35147bfc}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFC\_CH5DONE\_MASK@{\_DMA\_IFC\_CH5DONE\_MASK}}
\index{\_DMA\_IFC\_CH5DONE\_MASK@{\_DMA\_IFC\_CH5DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFC\_CH5DONE\_MASK}{\_DMA\_IFC\_CH5DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad3967cba6a1433618cea355e35147bfc} 
\#define \+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH5\+DONE\+\_\+\+MASK~0x20\+UL}

Bit mask for DMA\+\_\+\+CH5\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga68a89ea7eef21a64f3977325a8c5ed14}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFC\_CH5DONE\_SHIFT@{\_DMA\_IFC\_CH5DONE\_SHIFT}}
\index{\_DMA\_IFC\_CH5DONE\_SHIFT@{\_DMA\_IFC\_CH5DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFC\_CH5DONE\_SHIFT}{\_DMA\_IFC\_CH5DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga68a89ea7eef21a64f3977325a8c5ed14} 
\#define \+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH5\+DONE\+\_\+\+SHIFT~5}

Shift value for DMA\+\_\+\+CH5\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac54e5f7d69581a6a4f3711acfe834045}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFC\_CH6DONE\_DEFAULT@{\_DMA\_IFC\_CH6DONE\_DEFAULT}}
\index{\_DMA\_IFC\_CH6DONE\_DEFAULT@{\_DMA\_IFC\_CH6DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFC\_CH6DONE\_DEFAULT}{\_DMA\_IFC\_CH6DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac54e5f7d69581a6a4f3711acfe834045} 
\#define \+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH6\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac6626a705af152d560bc54ce20a09b2f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFC\_CH6DONE\_MASK@{\_DMA\_IFC\_CH6DONE\_MASK}}
\index{\_DMA\_IFC\_CH6DONE\_MASK@{\_DMA\_IFC\_CH6DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFC\_CH6DONE\_MASK}{\_DMA\_IFC\_CH6DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac6626a705af152d560bc54ce20a09b2f} 
\#define \+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH6\+DONE\+\_\+\+MASK~0x40\+UL}

Bit mask for DMA\+\_\+\+CH6\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga1fa31a2f9992482adb7438a97e4caabd}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFC\_CH6DONE\_SHIFT@{\_DMA\_IFC\_CH6DONE\_SHIFT}}
\index{\_DMA\_IFC\_CH6DONE\_SHIFT@{\_DMA\_IFC\_CH6DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFC\_CH6DONE\_SHIFT}{\_DMA\_IFC\_CH6DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga1fa31a2f9992482adb7438a97e4caabd} 
\#define \+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH6\+DONE\+\_\+\+SHIFT~6}

Shift value for DMA\+\_\+\+CH6\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4f955167df1292b5cc9a7dd0dbde73b4}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFC\_CH7DONE\_DEFAULT@{\_DMA\_IFC\_CH7DONE\_DEFAULT}}
\index{\_DMA\_IFC\_CH7DONE\_DEFAULT@{\_DMA\_IFC\_CH7DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFC\_CH7DONE\_DEFAULT}{\_DMA\_IFC\_CH7DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4f955167df1292b5cc9a7dd0dbde73b4} 
\#define \+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH7\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga560d35b7aee64858859fd55518df99f5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFC\_CH7DONE\_MASK@{\_DMA\_IFC\_CH7DONE\_MASK}}
\index{\_DMA\_IFC\_CH7DONE\_MASK@{\_DMA\_IFC\_CH7DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFC\_CH7DONE\_MASK}{\_DMA\_IFC\_CH7DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga560d35b7aee64858859fd55518df99f5} 
\#define \+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH7\+DONE\+\_\+\+MASK~0x80\+UL}

Bit mask for DMA\+\_\+\+CH7\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9baec2a462749308b45f4773f4e8710a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFC\_CH7DONE\_SHIFT@{\_DMA\_IFC\_CH7DONE\_SHIFT}}
\index{\_DMA\_IFC\_CH7DONE\_SHIFT@{\_DMA\_IFC\_CH7DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFC\_CH7DONE\_SHIFT}{\_DMA\_IFC\_CH7DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9baec2a462749308b45f4773f4e8710a} 
\#define \+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH7\+DONE\+\_\+\+SHIFT~7}

Shift value for DMA\+\_\+\+CH7\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga789724657d79bf18d8cef28ca08e932a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFC\_CH8DONE\_DEFAULT@{\_DMA\_IFC\_CH8DONE\_DEFAULT}}
\index{\_DMA\_IFC\_CH8DONE\_DEFAULT@{\_DMA\_IFC\_CH8DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFC\_CH8DONE\_DEFAULT}{\_DMA\_IFC\_CH8DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga789724657d79bf18d8cef28ca08e932a} 
\#define \+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH8\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad6f98b4a720fa81cf089da2e8d4f50ed}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFC\_CH8DONE\_MASK@{\_DMA\_IFC\_CH8DONE\_MASK}}
\index{\_DMA\_IFC\_CH8DONE\_MASK@{\_DMA\_IFC\_CH8DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFC\_CH8DONE\_MASK}{\_DMA\_IFC\_CH8DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad6f98b4a720fa81cf089da2e8d4f50ed} 
\#define \+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH8\+DONE\+\_\+\+MASK~0x100\+UL}

Bit mask for DMA\+\_\+\+CH8\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gae853d7a3481ef5eef675a418f5097907}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFC\_CH8DONE\_SHIFT@{\_DMA\_IFC\_CH8DONE\_SHIFT}}
\index{\_DMA\_IFC\_CH8DONE\_SHIFT@{\_DMA\_IFC\_CH8DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFC\_CH8DONE\_SHIFT}{\_DMA\_IFC\_CH8DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gae853d7a3481ef5eef675a418f5097907} 
\#define \+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH8\+DONE\+\_\+\+SHIFT~8}

Shift value for DMA\+\_\+\+CH8\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gae1a1c2c14736bd2718ef246830c78092}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFC\_CH9DONE\_DEFAULT@{\_DMA\_IFC\_CH9DONE\_DEFAULT}}
\index{\_DMA\_IFC\_CH9DONE\_DEFAULT@{\_DMA\_IFC\_CH9DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFC\_CH9DONE\_DEFAULT}{\_DMA\_IFC\_CH9DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gae1a1c2c14736bd2718ef246830c78092} 
\#define \+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH9\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga6fe3b4887d0d678928754192cf3c7de2}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFC\_CH9DONE\_MASK@{\_DMA\_IFC\_CH9DONE\_MASK}}
\index{\_DMA\_IFC\_CH9DONE\_MASK@{\_DMA\_IFC\_CH9DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFC\_CH9DONE\_MASK}{\_DMA\_IFC\_CH9DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga6fe3b4887d0d678928754192cf3c7de2} 
\#define \+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH9\+DONE\+\_\+\+MASK~0x200\+UL}

Bit mask for DMA\+\_\+\+CH9\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga96500658e0cc9e8bb4fa1efc09d639a2}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFC\_CH9DONE\_SHIFT@{\_DMA\_IFC\_CH9DONE\_SHIFT}}
\index{\_DMA\_IFC\_CH9DONE\_SHIFT@{\_DMA\_IFC\_CH9DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFC\_CH9DONE\_SHIFT}{\_DMA\_IFC\_CH9DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga96500658e0cc9e8bb4fa1efc09d639a2} 
\#define \+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH9\+DONE\+\_\+\+SHIFT~9}

Shift value for DMA\+\_\+\+CH9\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaedc1465611b6513525c73979372a9344}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFC\_ERR\_DEFAULT@{\_DMA\_IFC\_ERR\_DEFAULT}}
\index{\_DMA\_IFC\_ERR\_DEFAULT@{\_DMA\_IFC\_ERR\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFC\_ERR\_DEFAULT}{\_DMA\_IFC\_ERR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaedc1465611b6513525c73979372a9344} 
\#define \+\_\+\+DMA\+\_\+\+IFC\+\_\+\+ERR\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa01211f918ff25b99da929d8d6e710b4}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFC\_ERR\_MASK@{\_DMA\_IFC\_ERR\_MASK}}
\index{\_DMA\_IFC\_ERR\_MASK@{\_DMA\_IFC\_ERR\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFC\_ERR\_MASK}{\_DMA\_IFC\_ERR\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa01211f918ff25b99da929d8d6e710b4} 
\#define \+\_\+\+DMA\+\_\+\+IFC\+\_\+\+ERR\+\_\+\+MASK~0x80000000\+UL}

Bit mask for DMA\+\_\+\+ERR \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga91b7c1d45c21b1ea45df6e2ef8c80fb0}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFC\_ERR\_SHIFT@{\_DMA\_IFC\_ERR\_SHIFT}}
\index{\_DMA\_IFC\_ERR\_SHIFT@{\_DMA\_IFC\_ERR\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFC\_ERR\_SHIFT}{\_DMA\_IFC\_ERR\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga91b7c1d45c21b1ea45df6e2ef8c80fb0} 
\#define \+\_\+\+DMA\+\_\+\+IFC\+\_\+\+ERR\+\_\+\+SHIFT~31}

Shift value for DMA\+\_\+\+ERR \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad73d84e149da011b738b795a33dbaee0}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFC\_MASK@{\_DMA\_IFC\_MASK}}
\index{\_DMA\_IFC\_MASK@{\_DMA\_IFC\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFC\_MASK}{\_DMA\_IFC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad73d84e149da011b738b795a33dbaee0} 
\#define \+\_\+\+DMA\+\_\+\+IFC\+\_\+\+MASK~0x80000\+FFFUL}

Mask for DMA\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga7a00fd399186f5727470607d74a301e1}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFC\_RESETVALUE@{\_DMA\_IFC\_RESETVALUE}}
\index{\_DMA\_IFC\_RESETVALUE@{\_DMA\_IFC\_RESETVALUE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFC\_RESETVALUE}{\_DMA\_IFC\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga7a00fd399186f5727470607d74a301e1} 
\#define \+\_\+\+DMA\+\_\+\+IFC\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for DMA\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac185bb00309ceb991b518a4776523641}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFS\_CH0DONE\_DEFAULT@{\_DMA\_IFS\_CH0DONE\_DEFAULT}}
\index{\_DMA\_IFS\_CH0DONE\_DEFAULT@{\_DMA\_IFS\_CH0DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFS\_CH0DONE\_DEFAULT}{\_DMA\_IFS\_CH0DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac185bb00309ceb991b518a4776523641} 
\#define \+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH0\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga09a51687b6f22f0ca718d444c5cfd81b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFS\_CH0DONE\_MASK@{\_DMA\_IFS\_CH0DONE\_MASK}}
\index{\_DMA\_IFS\_CH0DONE\_MASK@{\_DMA\_IFS\_CH0DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFS\_CH0DONE\_MASK}{\_DMA\_IFS\_CH0DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga09a51687b6f22f0ca718d444c5cfd81b} 
\#define \+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH0\+DONE\+\_\+\+MASK~0x1\+UL}

Bit mask for DMA\+\_\+\+CH0\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2700736d41e2ef7aadd189d03647776a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFS\_CH0DONE\_SHIFT@{\_DMA\_IFS\_CH0DONE\_SHIFT}}
\index{\_DMA\_IFS\_CH0DONE\_SHIFT@{\_DMA\_IFS\_CH0DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFS\_CH0DONE\_SHIFT}{\_DMA\_IFS\_CH0DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2700736d41e2ef7aadd189d03647776a} 
\#define \+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH0\+DONE\+\_\+\+SHIFT~0}

Shift value for DMA\+\_\+\+CH0\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga68f0afd543a5a6855af5cbc2bc228d5d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFS\_CH10DONE\_DEFAULT@{\_DMA\_IFS\_CH10DONE\_DEFAULT}}
\index{\_DMA\_IFS\_CH10DONE\_DEFAULT@{\_DMA\_IFS\_CH10DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFS\_CH10DONE\_DEFAULT}{\_DMA\_IFS\_CH10DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga68f0afd543a5a6855af5cbc2bc228d5d} 
\#define \+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH10\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2c6228b5c500505a97010c3cd527975f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFS\_CH10DONE\_MASK@{\_DMA\_IFS\_CH10DONE\_MASK}}
\index{\_DMA\_IFS\_CH10DONE\_MASK@{\_DMA\_IFS\_CH10DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFS\_CH10DONE\_MASK}{\_DMA\_IFS\_CH10DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2c6228b5c500505a97010c3cd527975f} 
\#define \+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH10\+DONE\+\_\+\+MASK~0x400\+UL}

Bit mask for DMA\+\_\+\+CH10\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaae7209d8922ada7fed23fcff6f1eaac9}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFS\_CH10DONE\_SHIFT@{\_DMA\_IFS\_CH10DONE\_SHIFT}}
\index{\_DMA\_IFS\_CH10DONE\_SHIFT@{\_DMA\_IFS\_CH10DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFS\_CH10DONE\_SHIFT}{\_DMA\_IFS\_CH10DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaae7209d8922ada7fed23fcff6f1eaac9} 
\#define \+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH10\+DONE\+\_\+\+SHIFT~10}

Shift value for DMA\+\_\+\+CH10\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga368d618f271a701686c8ea642f9b240b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFS\_CH11DONE\_DEFAULT@{\_DMA\_IFS\_CH11DONE\_DEFAULT}}
\index{\_DMA\_IFS\_CH11DONE\_DEFAULT@{\_DMA\_IFS\_CH11DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFS\_CH11DONE\_DEFAULT}{\_DMA\_IFS\_CH11DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga368d618f271a701686c8ea642f9b240b} 
\#define \+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH11\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa7951d2045732ed861b1b5f5af2ad41e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFS\_CH11DONE\_MASK@{\_DMA\_IFS\_CH11DONE\_MASK}}
\index{\_DMA\_IFS\_CH11DONE\_MASK@{\_DMA\_IFS\_CH11DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFS\_CH11DONE\_MASK}{\_DMA\_IFS\_CH11DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa7951d2045732ed861b1b5f5af2ad41e} 
\#define \+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH11\+DONE\+\_\+\+MASK~0x800\+UL}

Bit mask for DMA\+\_\+\+CH11\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf13296ddf636ee775e18448e696b106a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFS\_CH11DONE\_SHIFT@{\_DMA\_IFS\_CH11DONE\_SHIFT}}
\index{\_DMA\_IFS\_CH11DONE\_SHIFT@{\_DMA\_IFS\_CH11DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFS\_CH11DONE\_SHIFT}{\_DMA\_IFS\_CH11DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf13296ddf636ee775e18448e696b106a} 
\#define \+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH11\+DONE\+\_\+\+SHIFT~11}

Shift value for DMA\+\_\+\+CH11\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga0c28356ad64e7b1a2f6fed2aa6c7370f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFS\_CH1DONE\_DEFAULT@{\_DMA\_IFS\_CH1DONE\_DEFAULT}}
\index{\_DMA\_IFS\_CH1DONE\_DEFAULT@{\_DMA\_IFS\_CH1DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFS\_CH1DONE\_DEFAULT}{\_DMA\_IFS\_CH1DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga0c28356ad64e7b1a2f6fed2aa6c7370f} 
\#define \+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH1\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaea9d5c53288bc3f4ff74917d7770343c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFS\_CH1DONE\_MASK@{\_DMA\_IFS\_CH1DONE\_MASK}}
\index{\_DMA\_IFS\_CH1DONE\_MASK@{\_DMA\_IFS\_CH1DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFS\_CH1DONE\_MASK}{\_DMA\_IFS\_CH1DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaea9d5c53288bc3f4ff74917d7770343c} 
\#define \+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH1\+DONE\+\_\+\+MASK~0x2\+UL}

Bit mask for DMA\+\_\+\+CH1\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga13225b0f24cfd7d14df651a50f9f4ae0}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFS\_CH1DONE\_SHIFT@{\_DMA\_IFS\_CH1DONE\_SHIFT}}
\index{\_DMA\_IFS\_CH1DONE\_SHIFT@{\_DMA\_IFS\_CH1DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFS\_CH1DONE\_SHIFT}{\_DMA\_IFS\_CH1DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga13225b0f24cfd7d14df651a50f9f4ae0} 
\#define \+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH1\+DONE\+\_\+\+SHIFT~1}

Shift value for DMA\+\_\+\+CH1\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2fa77d1d4ed2107e584579ad0616b24b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFS\_CH2DONE\_DEFAULT@{\_DMA\_IFS\_CH2DONE\_DEFAULT}}
\index{\_DMA\_IFS\_CH2DONE\_DEFAULT@{\_DMA\_IFS\_CH2DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFS\_CH2DONE\_DEFAULT}{\_DMA\_IFS\_CH2DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2fa77d1d4ed2107e584579ad0616b24b} 
\#define \+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH2\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4bf93d9ba334956b8c08aeb3c156feb0}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFS\_CH2DONE\_MASK@{\_DMA\_IFS\_CH2DONE\_MASK}}
\index{\_DMA\_IFS\_CH2DONE\_MASK@{\_DMA\_IFS\_CH2DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFS\_CH2DONE\_MASK}{\_DMA\_IFS\_CH2DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4bf93d9ba334956b8c08aeb3c156feb0} 
\#define \+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH2\+DONE\+\_\+\+MASK~0x4\+UL}

Bit mask for DMA\+\_\+\+CH2\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gae8b6ab0b4ae8b6a33d347f3f38e17ab7}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFS\_CH2DONE\_SHIFT@{\_DMA\_IFS\_CH2DONE\_SHIFT}}
\index{\_DMA\_IFS\_CH2DONE\_SHIFT@{\_DMA\_IFS\_CH2DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFS\_CH2DONE\_SHIFT}{\_DMA\_IFS\_CH2DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gae8b6ab0b4ae8b6a33d347f3f38e17ab7} 
\#define \+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH2\+DONE\+\_\+\+SHIFT~2}

Shift value for DMA\+\_\+\+CH2\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga97b0537a6a23e9cd1e91b6a2adffc82e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFS\_CH3DONE\_DEFAULT@{\_DMA\_IFS\_CH3DONE\_DEFAULT}}
\index{\_DMA\_IFS\_CH3DONE\_DEFAULT@{\_DMA\_IFS\_CH3DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFS\_CH3DONE\_DEFAULT}{\_DMA\_IFS\_CH3DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga97b0537a6a23e9cd1e91b6a2adffc82e} 
\#define \+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH3\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga556c4816512e4cc6530054fba9d5d2a6}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFS\_CH3DONE\_MASK@{\_DMA\_IFS\_CH3DONE\_MASK}}
\index{\_DMA\_IFS\_CH3DONE\_MASK@{\_DMA\_IFS\_CH3DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFS\_CH3DONE\_MASK}{\_DMA\_IFS\_CH3DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga556c4816512e4cc6530054fba9d5d2a6} 
\#define \+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH3\+DONE\+\_\+\+MASK~0x8\+UL}

Bit mask for DMA\+\_\+\+CH3\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga0f5955dfb302b66da0a964f2b961ee7f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFS\_CH3DONE\_SHIFT@{\_DMA\_IFS\_CH3DONE\_SHIFT}}
\index{\_DMA\_IFS\_CH3DONE\_SHIFT@{\_DMA\_IFS\_CH3DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFS\_CH3DONE\_SHIFT}{\_DMA\_IFS\_CH3DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga0f5955dfb302b66da0a964f2b961ee7f} 
\#define \+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH3\+DONE\+\_\+\+SHIFT~3}

Shift value for DMA\+\_\+\+CH3\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga48f5fd116a0e7f23a2aadd2ee850d9bc}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFS\_CH4DONE\_DEFAULT@{\_DMA\_IFS\_CH4DONE\_DEFAULT}}
\index{\_DMA\_IFS\_CH4DONE\_DEFAULT@{\_DMA\_IFS\_CH4DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFS\_CH4DONE\_DEFAULT}{\_DMA\_IFS\_CH4DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga48f5fd116a0e7f23a2aadd2ee850d9bc} 
\#define \+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH4\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf5c0ef770d6383f620664832552b9f28}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFS\_CH4DONE\_MASK@{\_DMA\_IFS\_CH4DONE\_MASK}}
\index{\_DMA\_IFS\_CH4DONE\_MASK@{\_DMA\_IFS\_CH4DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFS\_CH4DONE\_MASK}{\_DMA\_IFS\_CH4DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf5c0ef770d6383f620664832552b9f28} 
\#define \+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH4\+DONE\+\_\+\+MASK~0x10\+UL}

Bit mask for DMA\+\_\+\+CH4\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga0b0e8b5f0d86a1d3bbbc3c35511e2df4}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFS\_CH4DONE\_SHIFT@{\_DMA\_IFS\_CH4DONE\_SHIFT}}
\index{\_DMA\_IFS\_CH4DONE\_SHIFT@{\_DMA\_IFS\_CH4DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFS\_CH4DONE\_SHIFT}{\_DMA\_IFS\_CH4DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga0b0e8b5f0d86a1d3bbbc3c35511e2df4} 
\#define \+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH4\+DONE\+\_\+\+SHIFT~4}

Shift value for DMA\+\_\+\+CH4\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga7f3c45d0c5ac720a1e1f6c8c9b636143}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFS\_CH5DONE\_DEFAULT@{\_DMA\_IFS\_CH5DONE\_DEFAULT}}
\index{\_DMA\_IFS\_CH5DONE\_DEFAULT@{\_DMA\_IFS\_CH5DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFS\_CH5DONE\_DEFAULT}{\_DMA\_IFS\_CH5DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga7f3c45d0c5ac720a1e1f6c8c9b636143} 
\#define \+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH5\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga68350a1c4cb5fddbb3a5c5bfb118e28d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFS\_CH5DONE\_MASK@{\_DMA\_IFS\_CH5DONE\_MASK}}
\index{\_DMA\_IFS\_CH5DONE\_MASK@{\_DMA\_IFS\_CH5DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFS\_CH5DONE\_MASK}{\_DMA\_IFS\_CH5DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga68350a1c4cb5fddbb3a5c5bfb118e28d} 
\#define \+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH5\+DONE\+\_\+\+MASK~0x20\+UL}

Bit mask for DMA\+\_\+\+CH5\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga61ac88808d29cb122aae0057c125d7c9}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFS\_CH5DONE\_SHIFT@{\_DMA\_IFS\_CH5DONE\_SHIFT}}
\index{\_DMA\_IFS\_CH5DONE\_SHIFT@{\_DMA\_IFS\_CH5DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFS\_CH5DONE\_SHIFT}{\_DMA\_IFS\_CH5DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga61ac88808d29cb122aae0057c125d7c9} 
\#define \+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH5\+DONE\+\_\+\+SHIFT~5}

Shift value for DMA\+\_\+\+CH5\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gadd8e363872cd0b45a1ec4b4b0c6540c6}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFS\_CH6DONE\_DEFAULT@{\_DMA\_IFS\_CH6DONE\_DEFAULT}}
\index{\_DMA\_IFS\_CH6DONE\_DEFAULT@{\_DMA\_IFS\_CH6DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFS\_CH6DONE\_DEFAULT}{\_DMA\_IFS\_CH6DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gadd8e363872cd0b45a1ec4b4b0c6540c6} 
\#define \+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH6\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga235ec236195df4a912850596ced55aa9}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFS\_CH6DONE\_MASK@{\_DMA\_IFS\_CH6DONE\_MASK}}
\index{\_DMA\_IFS\_CH6DONE\_MASK@{\_DMA\_IFS\_CH6DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFS\_CH6DONE\_MASK}{\_DMA\_IFS\_CH6DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga235ec236195df4a912850596ced55aa9} 
\#define \+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH6\+DONE\+\_\+\+MASK~0x40\+UL}

Bit mask for DMA\+\_\+\+CH6\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga3b2e82bfb804ea0717baff88727d185c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFS\_CH6DONE\_SHIFT@{\_DMA\_IFS\_CH6DONE\_SHIFT}}
\index{\_DMA\_IFS\_CH6DONE\_SHIFT@{\_DMA\_IFS\_CH6DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFS\_CH6DONE\_SHIFT}{\_DMA\_IFS\_CH6DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga3b2e82bfb804ea0717baff88727d185c} 
\#define \+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH6\+DONE\+\_\+\+SHIFT~6}

Shift value for DMA\+\_\+\+CH6\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga28c13d34a412f72bcf5eb9b73b8a7a42}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFS\_CH7DONE\_DEFAULT@{\_DMA\_IFS\_CH7DONE\_DEFAULT}}
\index{\_DMA\_IFS\_CH7DONE\_DEFAULT@{\_DMA\_IFS\_CH7DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFS\_CH7DONE\_DEFAULT}{\_DMA\_IFS\_CH7DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga28c13d34a412f72bcf5eb9b73b8a7a42} 
\#define \+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH7\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga7bd6aaacbf6fbc723252af942f732f58}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFS\_CH7DONE\_MASK@{\_DMA\_IFS\_CH7DONE\_MASK}}
\index{\_DMA\_IFS\_CH7DONE\_MASK@{\_DMA\_IFS\_CH7DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFS\_CH7DONE\_MASK}{\_DMA\_IFS\_CH7DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga7bd6aaacbf6fbc723252af942f732f58} 
\#define \+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH7\+DONE\+\_\+\+MASK~0x80\+UL}

Bit mask for DMA\+\_\+\+CH7\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9696cc3401ad05e7d633ec5def7d471b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFS\_CH7DONE\_SHIFT@{\_DMA\_IFS\_CH7DONE\_SHIFT}}
\index{\_DMA\_IFS\_CH7DONE\_SHIFT@{\_DMA\_IFS\_CH7DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFS\_CH7DONE\_SHIFT}{\_DMA\_IFS\_CH7DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9696cc3401ad05e7d633ec5def7d471b} 
\#define \+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH7\+DONE\+\_\+\+SHIFT~7}

Shift value for DMA\+\_\+\+CH7\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga80ff52fdced2c47dc90ea0a24f2d05d4}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFS\_CH8DONE\_DEFAULT@{\_DMA\_IFS\_CH8DONE\_DEFAULT}}
\index{\_DMA\_IFS\_CH8DONE\_DEFAULT@{\_DMA\_IFS\_CH8DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFS\_CH8DONE\_DEFAULT}{\_DMA\_IFS\_CH8DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga80ff52fdced2c47dc90ea0a24f2d05d4} 
\#define \+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH8\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gae1b0711bde5a0628e87f8245b9c24584}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFS\_CH8DONE\_MASK@{\_DMA\_IFS\_CH8DONE\_MASK}}
\index{\_DMA\_IFS\_CH8DONE\_MASK@{\_DMA\_IFS\_CH8DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFS\_CH8DONE\_MASK}{\_DMA\_IFS\_CH8DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gae1b0711bde5a0628e87f8245b9c24584} 
\#define \+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH8\+DONE\+\_\+\+MASK~0x100\+UL}

Bit mask for DMA\+\_\+\+CH8\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9a87306141598376efc4889411c77b51}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFS\_CH8DONE\_SHIFT@{\_DMA\_IFS\_CH8DONE\_SHIFT}}
\index{\_DMA\_IFS\_CH8DONE\_SHIFT@{\_DMA\_IFS\_CH8DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFS\_CH8DONE\_SHIFT}{\_DMA\_IFS\_CH8DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9a87306141598376efc4889411c77b51} 
\#define \+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH8\+DONE\+\_\+\+SHIFT~8}

Shift value for DMA\+\_\+\+CH8\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga236dab6c6fff66729e4edfc99c496860}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFS\_CH9DONE\_DEFAULT@{\_DMA\_IFS\_CH9DONE\_DEFAULT}}
\index{\_DMA\_IFS\_CH9DONE\_DEFAULT@{\_DMA\_IFS\_CH9DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFS\_CH9DONE\_DEFAULT}{\_DMA\_IFS\_CH9DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga236dab6c6fff66729e4edfc99c496860} 
\#define \+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH9\+DONE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga7fc1ecaf3b9d6dc500997e416e379c9c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFS\_CH9DONE\_MASK@{\_DMA\_IFS\_CH9DONE\_MASK}}
\index{\_DMA\_IFS\_CH9DONE\_MASK@{\_DMA\_IFS\_CH9DONE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFS\_CH9DONE\_MASK}{\_DMA\_IFS\_CH9DONE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga7fc1ecaf3b9d6dc500997e416e379c9c} 
\#define \+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH9\+DONE\+\_\+\+MASK~0x200\+UL}

Bit mask for DMA\+\_\+\+CH9\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga400ce53696c8271d80bb3a72a1bab5cf}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFS\_CH9DONE\_SHIFT@{\_DMA\_IFS\_CH9DONE\_SHIFT}}
\index{\_DMA\_IFS\_CH9DONE\_SHIFT@{\_DMA\_IFS\_CH9DONE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFS\_CH9DONE\_SHIFT}{\_DMA\_IFS\_CH9DONE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga400ce53696c8271d80bb3a72a1bab5cf} 
\#define \+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH9\+DONE\+\_\+\+SHIFT~9}

Shift value for DMA\+\_\+\+CH9\+DONE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad40f03716362c4d85e34f250b4e33a0e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFS\_ERR\_DEFAULT@{\_DMA\_IFS\_ERR\_DEFAULT}}
\index{\_DMA\_IFS\_ERR\_DEFAULT@{\_DMA\_IFS\_ERR\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFS\_ERR\_DEFAULT}{\_DMA\_IFS\_ERR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad40f03716362c4d85e34f250b4e33a0e} 
\#define \+\_\+\+DMA\+\_\+\+IFS\+\_\+\+ERR\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad16da74bde8ccbf19961c8663c0292ea}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFS\_ERR\_MASK@{\_DMA\_IFS\_ERR\_MASK}}
\index{\_DMA\_IFS\_ERR\_MASK@{\_DMA\_IFS\_ERR\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFS\_ERR\_MASK}{\_DMA\_IFS\_ERR\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad16da74bde8ccbf19961c8663c0292ea} 
\#define \+\_\+\+DMA\+\_\+\+IFS\+\_\+\+ERR\+\_\+\+MASK~0x80000000\+UL}

Bit mask for DMA\+\_\+\+ERR \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9438ddb667f860b6ac7ba57013421662}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFS\_ERR\_SHIFT@{\_DMA\_IFS\_ERR\_SHIFT}}
\index{\_DMA\_IFS\_ERR\_SHIFT@{\_DMA\_IFS\_ERR\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFS\_ERR\_SHIFT}{\_DMA\_IFS\_ERR\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9438ddb667f860b6ac7ba57013421662} 
\#define \+\_\+\+DMA\+\_\+\+IFS\+\_\+\+ERR\+\_\+\+SHIFT~31}

Shift value for DMA\+\_\+\+ERR \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gacadb437c7a4f96b8693a1a2642370268}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFS\_MASK@{\_DMA\_IFS\_MASK}}
\index{\_DMA\_IFS\_MASK@{\_DMA\_IFS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFS\_MASK}{\_DMA\_IFS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gacadb437c7a4f96b8693a1a2642370268} 
\#define \+\_\+\+DMA\+\_\+\+IFS\+\_\+\+MASK~0x80000\+FFFUL}

Mask for DMA\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga3d88e1d0c327cd35c7693b1566e14d7a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_IFS\_RESETVALUE@{\_DMA\_IFS\_RESETVALUE}}
\index{\_DMA\_IFS\_RESETVALUE@{\_DMA\_IFS\_RESETVALUE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_IFS\_RESETVALUE}{\_DMA\_IFS\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga3d88e1d0c327cd35c7693b1566e14d7a} 
\#define \+\_\+\+DMA\+\_\+\+IFS\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for DMA\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga99ecd2ba07058a27dada64915800f777}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_LOOP0\_EN\_DEFAULT@{\_DMA\_LOOP0\_EN\_DEFAULT}}
\index{\_DMA\_LOOP0\_EN\_DEFAULT@{\_DMA\_LOOP0\_EN\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_LOOP0\_EN\_DEFAULT}{\_DMA\_LOOP0\_EN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga99ecd2ba07058a27dada64915800f777} 
\#define \+\_\+\+DMA\+\_\+\+LOOP0\+\_\+\+EN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+LOOP0 \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga709d7afcf08211979d89e8c4729ca5a3}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_LOOP0\_EN\_MASK@{\_DMA\_LOOP0\_EN\_MASK}}
\index{\_DMA\_LOOP0\_EN\_MASK@{\_DMA\_LOOP0\_EN\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_LOOP0\_EN\_MASK}{\_DMA\_LOOP0\_EN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga709d7afcf08211979d89e8c4729ca5a3} 
\#define \+\_\+\+DMA\+\_\+\+LOOP0\+\_\+\+EN\+\_\+\+MASK~0x10000\+UL}

Bit mask for DMA\+\_\+\+EN \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga76d875afdb4a4da8fe9cf004980e6378}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_LOOP0\_EN\_SHIFT@{\_DMA\_LOOP0\_EN\_SHIFT}}
\index{\_DMA\_LOOP0\_EN\_SHIFT@{\_DMA\_LOOP0\_EN\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_LOOP0\_EN\_SHIFT}{\_DMA\_LOOP0\_EN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga76d875afdb4a4da8fe9cf004980e6378} 
\#define \+\_\+\+DMA\+\_\+\+LOOP0\+\_\+\+EN\+\_\+\+SHIFT~16}

Shift value for DMA\+\_\+\+EN \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gadc39da3a2b73ed5dc209eb5ac498f7b8}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_LOOP0\_MASK@{\_DMA\_LOOP0\_MASK}}
\index{\_DMA\_LOOP0\_MASK@{\_DMA\_LOOP0\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_LOOP0\_MASK}{\_DMA\_LOOP0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gadc39da3a2b73ed5dc209eb5ac498f7b8} 
\#define \+\_\+\+DMA\+\_\+\+LOOP0\+\_\+\+MASK~0x000103\+FFUL}

Mask for DMA\+\_\+\+LOOP0 \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gabb73a0aae253cdccbc56a9a1fa4c8e94}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_LOOP0\_RESETVALUE@{\_DMA\_LOOP0\_RESETVALUE}}
\index{\_DMA\_LOOP0\_RESETVALUE@{\_DMA\_LOOP0\_RESETVALUE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_LOOP0\_RESETVALUE}{\_DMA\_LOOP0\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gabb73a0aae253cdccbc56a9a1fa4c8e94} 
\#define \+\_\+\+DMA\+\_\+\+LOOP0\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for DMA\+\_\+\+LOOP0 \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gae2b1238d8f039af7d6ddbef5e35407ef}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_LOOP0\_WIDTH\_DEFAULT@{\_DMA\_LOOP0\_WIDTH\_DEFAULT}}
\index{\_DMA\_LOOP0\_WIDTH\_DEFAULT@{\_DMA\_LOOP0\_WIDTH\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_LOOP0\_WIDTH\_DEFAULT}{\_DMA\_LOOP0\_WIDTH\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gae2b1238d8f039af7d6ddbef5e35407ef} 
\#define \+\_\+\+DMA\+\_\+\+LOOP0\+\_\+\+WIDTH\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+LOOP0 \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga05eb941c777b6c302a46d857f03827be}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_LOOP0\_WIDTH\_MASK@{\_DMA\_LOOP0\_WIDTH\_MASK}}
\index{\_DMA\_LOOP0\_WIDTH\_MASK@{\_DMA\_LOOP0\_WIDTH\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_LOOP0\_WIDTH\_MASK}{\_DMA\_LOOP0\_WIDTH\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga05eb941c777b6c302a46d857f03827be} 
\#define \+\_\+\+DMA\+\_\+\+LOOP0\+\_\+\+WIDTH\+\_\+\+MASK~0x3\+FFUL}

Bit mask for DMA\+\_\+\+WIDTH \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga49e11964092db6e3812ad65b00055f03}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_LOOP0\_WIDTH\_SHIFT@{\_DMA\_LOOP0\_WIDTH\_SHIFT}}
\index{\_DMA\_LOOP0\_WIDTH\_SHIFT@{\_DMA\_LOOP0\_WIDTH\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_LOOP0\_WIDTH\_SHIFT}{\_DMA\_LOOP0\_WIDTH\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga49e11964092db6e3812ad65b00055f03} 
\#define \+\_\+\+DMA\+\_\+\+LOOP0\+\_\+\+WIDTH\+\_\+\+SHIFT~0}

Shift value for DMA\+\_\+\+WIDTH \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga66a700f770c498f23d9e6ec881a92970}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_LOOP1\_EN\_DEFAULT@{\_DMA\_LOOP1\_EN\_DEFAULT}}
\index{\_DMA\_LOOP1\_EN\_DEFAULT@{\_DMA\_LOOP1\_EN\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_LOOP1\_EN\_DEFAULT}{\_DMA\_LOOP1\_EN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga66a700f770c498f23d9e6ec881a92970} 
\#define \+\_\+\+DMA\+\_\+\+LOOP1\+\_\+\+EN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+LOOP1 \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5eefb5117b0337a661a25dc4a528c689}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_LOOP1\_EN\_MASK@{\_DMA\_LOOP1\_EN\_MASK}}
\index{\_DMA\_LOOP1\_EN\_MASK@{\_DMA\_LOOP1\_EN\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_LOOP1\_EN\_MASK}{\_DMA\_LOOP1\_EN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5eefb5117b0337a661a25dc4a528c689} 
\#define \+\_\+\+DMA\+\_\+\+LOOP1\+\_\+\+EN\+\_\+\+MASK~0x10000\+UL}

Bit mask for DMA\+\_\+\+EN \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga697f2077f37d93d3c569374a52994cc0}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_LOOP1\_EN\_SHIFT@{\_DMA\_LOOP1\_EN\_SHIFT}}
\index{\_DMA\_LOOP1\_EN\_SHIFT@{\_DMA\_LOOP1\_EN\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_LOOP1\_EN\_SHIFT}{\_DMA\_LOOP1\_EN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga697f2077f37d93d3c569374a52994cc0} 
\#define \+\_\+\+DMA\+\_\+\+LOOP1\+\_\+\+EN\+\_\+\+SHIFT~16}

Shift value for DMA\+\_\+\+EN \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga3689c5f1be084cdbed8dfa5c80ea092c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_LOOP1\_MASK@{\_DMA\_LOOP1\_MASK}}
\index{\_DMA\_LOOP1\_MASK@{\_DMA\_LOOP1\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_LOOP1\_MASK}{\_DMA\_LOOP1\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga3689c5f1be084cdbed8dfa5c80ea092c} 
\#define \+\_\+\+DMA\+\_\+\+LOOP1\+\_\+\+MASK~0x000103\+FFUL}

Mask for DMA\+\_\+\+LOOP1 \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad53f8e61e675ce60237b2abb8cdd704e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_LOOP1\_RESETVALUE@{\_DMA\_LOOP1\_RESETVALUE}}
\index{\_DMA\_LOOP1\_RESETVALUE@{\_DMA\_LOOP1\_RESETVALUE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_LOOP1\_RESETVALUE}{\_DMA\_LOOP1\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad53f8e61e675ce60237b2abb8cdd704e} 
\#define \+\_\+\+DMA\+\_\+\+LOOP1\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for DMA\+\_\+\+LOOP1 \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga16e447522f5419eff8c859c97ebb12b3}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_LOOP1\_WIDTH\_DEFAULT@{\_DMA\_LOOP1\_WIDTH\_DEFAULT}}
\index{\_DMA\_LOOP1\_WIDTH\_DEFAULT@{\_DMA\_LOOP1\_WIDTH\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_LOOP1\_WIDTH\_DEFAULT}{\_DMA\_LOOP1\_WIDTH\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga16e447522f5419eff8c859c97ebb12b3} 
\#define \+\_\+\+DMA\+\_\+\+LOOP1\+\_\+\+WIDTH\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+LOOP1 \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gafb5688b3e53284efc6aeec9d9661af1c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_LOOP1\_WIDTH\_MASK@{\_DMA\_LOOP1\_WIDTH\_MASK}}
\index{\_DMA\_LOOP1\_WIDTH\_MASK@{\_DMA\_LOOP1\_WIDTH\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_LOOP1\_WIDTH\_MASK}{\_DMA\_LOOP1\_WIDTH\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gafb5688b3e53284efc6aeec9d9661af1c} 
\#define \+\_\+\+DMA\+\_\+\+LOOP1\+\_\+\+WIDTH\+\_\+\+MASK~0x3\+FFUL}

Bit mask for DMA\+\_\+\+WIDTH \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad3299bdac5fa14f9eb4e1ec3546d0f8d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_LOOP1\_WIDTH\_SHIFT@{\_DMA\_LOOP1\_WIDTH\_SHIFT}}
\index{\_DMA\_LOOP1\_WIDTH\_SHIFT@{\_DMA\_LOOP1\_WIDTH\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_LOOP1\_WIDTH\_SHIFT}{\_DMA\_LOOP1\_WIDTH\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad3299bdac5fa14f9eb4e1ec3546d0f8d} 
\#define \+\_\+\+DMA\+\_\+\+LOOP1\+\_\+\+WIDTH\+\_\+\+SHIFT~0}

Shift value for DMA\+\_\+\+WIDTH \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga003fd7648d399d627ab6a36cb72a4dad}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RDS\_MASK@{\_DMA\_RDS\_MASK}}
\index{\_DMA\_RDS\_MASK@{\_DMA\_RDS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RDS\_MASK}{\_DMA\_RDS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga003fd7648d399d627ab6a36cb72a4dad} 
\#define \+\_\+\+DMA\+\_\+\+RDS\+\_\+\+MASK~0x00000\+FFFUL}

Mask for DMA\+\_\+\+RDS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga58eba6cbdfd828dfa1d9a3cd2d32e301}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RDS\_RDSCH0\_DEFAULT@{\_DMA\_RDS\_RDSCH0\_DEFAULT}}
\index{\_DMA\_RDS\_RDSCH0\_DEFAULT@{\_DMA\_RDS\_RDSCH0\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RDS\_RDSCH0\_DEFAULT}{\_DMA\_RDS\_RDSCH0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga58eba6cbdfd828dfa1d9a3cd2d32e301} 
\#define \+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH0\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+RDS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga77186a6755f7a0a28da00774584cbb40}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RDS\_RDSCH0\_MASK@{\_DMA\_RDS\_RDSCH0\_MASK}}
\index{\_DMA\_RDS\_RDSCH0\_MASK@{\_DMA\_RDS\_RDSCH0\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RDS\_RDSCH0\_MASK}{\_DMA\_RDS\_RDSCH0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga77186a6755f7a0a28da00774584cbb40} 
\#define \+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH0\+\_\+\+MASK~0x1\+UL}

Bit mask for DMA\+\_\+\+RDSCH0 \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab7ce3ed9c5fb156386943bc2d5fa1441}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RDS\_RDSCH0\_SHIFT@{\_DMA\_RDS\_RDSCH0\_SHIFT}}
\index{\_DMA\_RDS\_RDSCH0\_SHIFT@{\_DMA\_RDS\_RDSCH0\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RDS\_RDSCH0\_SHIFT}{\_DMA\_RDS\_RDSCH0\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab7ce3ed9c5fb156386943bc2d5fa1441} 
\#define \+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH0\+\_\+\+SHIFT~0}

Shift value for DMA\+\_\+\+RDSCH0 \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga96a0f0e77326603c210b7891ee68ff0b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RDS\_RDSCH10\_DEFAULT@{\_DMA\_RDS\_RDSCH10\_DEFAULT}}
\index{\_DMA\_RDS\_RDSCH10\_DEFAULT@{\_DMA\_RDS\_RDSCH10\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RDS\_RDSCH10\_DEFAULT}{\_DMA\_RDS\_RDSCH10\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga96a0f0e77326603c210b7891ee68ff0b} 
\#define \+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH10\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+RDS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4f93555df155713b2e017e7d7312175b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RDS\_RDSCH10\_MASK@{\_DMA\_RDS\_RDSCH10\_MASK}}
\index{\_DMA\_RDS\_RDSCH10\_MASK@{\_DMA\_RDS\_RDSCH10\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RDS\_RDSCH10\_MASK}{\_DMA\_RDS\_RDSCH10\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4f93555df155713b2e017e7d7312175b} 
\#define \+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH10\+\_\+\+MASK~0x400\+UL}

Bit mask for DMA\+\_\+\+RDSCH10 \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga7ddc067ae5cc0c34d7292e44af0c5d0b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RDS\_RDSCH10\_SHIFT@{\_DMA\_RDS\_RDSCH10\_SHIFT}}
\index{\_DMA\_RDS\_RDSCH10\_SHIFT@{\_DMA\_RDS\_RDSCH10\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RDS\_RDSCH10\_SHIFT}{\_DMA\_RDS\_RDSCH10\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga7ddc067ae5cc0c34d7292e44af0c5d0b} 
\#define \+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH10\+\_\+\+SHIFT~10}

Shift value for DMA\+\_\+\+RDSCH10 \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4ddd7c7a2a09c206496ed4d1f94897f5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RDS\_RDSCH11\_DEFAULT@{\_DMA\_RDS\_RDSCH11\_DEFAULT}}
\index{\_DMA\_RDS\_RDSCH11\_DEFAULT@{\_DMA\_RDS\_RDSCH11\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RDS\_RDSCH11\_DEFAULT}{\_DMA\_RDS\_RDSCH11\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4ddd7c7a2a09c206496ed4d1f94897f5} 
\#define \+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH11\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+RDS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gae41089a039e4d66625d6f7af532ba284}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RDS\_RDSCH11\_MASK@{\_DMA\_RDS\_RDSCH11\_MASK}}
\index{\_DMA\_RDS\_RDSCH11\_MASK@{\_DMA\_RDS\_RDSCH11\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RDS\_RDSCH11\_MASK}{\_DMA\_RDS\_RDSCH11\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gae41089a039e4d66625d6f7af532ba284} 
\#define \+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH11\+\_\+\+MASK~0x800\+UL}

Bit mask for DMA\+\_\+\+RDSCH11 \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac58a20efdd98d5014db6de044acd8445}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RDS\_RDSCH11\_SHIFT@{\_DMA\_RDS\_RDSCH11\_SHIFT}}
\index{\_DMA\_RDS\_RDSCH11\_SHIFT@{\_DMA\_RDS\_RDSCH11\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RDS\_RDSCH11\_SHIFT}{\_DMA\_RDS\_RDSCH11\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac58a20efdd98d5014db6de044acd8445} 
\#define \+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH11\+\_\+\+SHIFT~11}

Shift value for DMA\+\_\+\+RDSCH11 \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga0a3315073ce1c9295802fd0e6ebf0a92}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RDS\_RDSCH1\_DEFAULT@{\_DMA\_RDS\_RDSCH1\_DEFAULT}}
\index{\_DMA\_RDS\_RDSCH1\_DEFAULT@{\_DMA\_RDS\_RDSCH1\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RDS\_RDSCH1\_DEFAULT}{\_DMA\_RDS\_RDSCH1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga0a3315073ce1c9295802fd0e6ebf0a92} 
\#define \+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH1\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+RDS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad37f7af60c18827fb4eba68802bc1927}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RDS\_RDSCH1\_MASK@{\_DMA\_RDS\_RDSCH1\_MASK}}
\index{\_DMA\_RDS\_RDSCH1\_MASK@{\_DMA\_RDS\_RDSCH1\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RDS\_RDSCH1\_MASK}{\_DMA\_RDS\_RDSCH1\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad37f7af60c18827fb4eba68802bc1927} 
\#define \+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH1\+\_\+\+MASK~0x2\+UL}

Bit mask for DMA\+\_\+\+RDSCH1 \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaeb2b46e402f9742e41cc0b43162b8ca3}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RDS\_RDSCH1\_SHIFT@{\_DMA\_RDS\_RDSCH1\_SHIFT}}
\index{\_DMA\_RDS\_RDSCH1\_SHIFT@{\_DMA\_RDS\_RDSCH1\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RDS\_RDSCH1\_SHIFT}{\_DMA\_RDS\_RDSCH1\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaeb2b46e402f9742e41cc0b43162b8ca3} 
\#define \+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH1\+\_\+\+SHIFT~1}

Shift value for DMA\+\_\+\+RDSCH1 \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa94c86ffe675ed80e31ff7a61f82499d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RDS\_RDSCH2\_DEFAULT@{\_DMA\_RDS\_RDSCH2\_DEFAULT}}
\index{\_DMA\_RDS\_RDSCH2\_DEFAULT@{\_DMA\_RDS\_RDSCH2\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RDS\_RDSCH2\_DEFAULT}{\_DMA\_RDS\_RDSCH2\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa94c86ffe675ed80e31ff7a61f82499d} 
\#define \+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH2\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+RDS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gae37017954153b351baa2526961e0c797}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RDS\_RDSCH2\_MASK@{\_DMA\_RDS\_RDSCH2\_MASK}}
\index{\_DMA\_RDS\_RDSCH2\_MASK@{\_DMA\_RDS\_RDSCH2\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RDS\_RDSCH2\_MASK}{\_DMA\_RDS\_RDSCH2\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gae37017954153b351baa2526961e0c797} 
\#define \+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH2\+\_\+\+MASK~0x4\+UL}

Bit mask for DMA\+\_\+\+RDSCH2 \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga362230032fa97cddaecef48ba01efe64}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RDS\_RDSCH2\_SHIFT@{\_DMA\_RDS\_RDSCH2\_SHIFT}}
\index{\_DMA\_RDS\_RDSCH2\_SHIFT@{\_DMA\_RDS\_RDSCH2\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RDS\_RDSCH2\_SHIFT}{\_DMA\_RDS\_RDSCH2\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga362230032fa97cddaecef48ba01efe64} 
\#define \+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH2\+\_\+\+SHIFT~2}

Shift value for DMA\+\_\+\+RDSCH2 \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga78827814e9cd7f741606434100e6edd9}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RDS\_RDSCH3\_DEFAULT@{\_DMA\_RDS\_RDSCH3\_DEFAULT}}
\index{\_DMA\_RDS\_RDSCH3\_DEFAULT@{\_DMA\_RDS\_RDSCH3\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RDS\_RDSCH3\_DEFAULT}{\_DMA\_RDS\_RDSCH3\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga78827814e9cd7f741606434100e6edd9} 
\#define \+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH3\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+RDS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga7ad1b4715fe2f08fb5e80a62c59b1a60}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RDS\_RDSCH3\_MASK@{\_DMA\_RDS\_RDSCH3\_MASK}}
\index{\_DMA\_RDS\_RDSCH3\_MASK@{\_DMA\_RDS\_RDSCH3\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RDS\_RDSCH3\_MASK}{\_DMA\_RDS\_RDSCH3\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga7ad1b4715fe2f08fb5e80a62c59b1a60} 
\#define \+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH3\+\_\+\+MASK~0x8\+UL}

Bit mask for DMA\+\_\+\+RDSCH3 \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga3d88d84e60639add1a4e0206886e8893}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RDS\_RDSCH3\_SHIFT@{\_DMA\_RDS\_RDSCH3\_SHIFT}}
\index{\_DMA\_RDS\_RDSCH3\_SHIFT@{\_DMA\_RDS\_RDSCH3\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RDS\_RDSCH3\_SHIFT}{\_DMA\_RDS\_RDSCH3\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga3d88d84e60639add1a4e0206886e8893} 
\#define \+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH3\+\_\+\+SHIFT~3}

Shift value for DMA\+\_\+\+RDSCH3 \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf5392a8858e39e12fe0ce25dc36be18c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RDS\_RDSCH4\_DEFAULT@{\_DMA\_RDS\_RDSCH4\_DEFAULT}}
\index{\_DMA\_RDS\_RDSCH4\_DEFAULT@{\_DMA\_RDS\_RDSCH4\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RDS\_RDSCH4\_DEFAULT}{\_DMA\_RDS\_RDSCH4\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf5392a8858e39e12fe0ce25dc36be18c} 
\#define \+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH4\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+RDS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac1ce43e62f8b6fbd1bbf05104aec6df5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RDS\_RDSCH4\_MASK@{\_DMA\_RDS\_RDSCH4\_MASK}}
\index{\_DMA\_RDS\_RDSCH4\_MASK@{\_DMA\_RDS\_RDSCH4\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RDS\_RDSCH4\_MASK}{\_DMA\_RDS\_RDSCH4\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac1ce43e62f8b6fbd1bbf05104aec6df5} 
\#define \+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH4\+\_\+\+MASK~0x10\+UL}

Bit mask for DMA\+\_\+\+RDSCH4 \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gabe2babf10c0684bc4a060028cda80a3d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RDS\_RDSCH4\_SHIFT@{\_DMA\_RDS\_RDSCH4\_SHIFT}}
\index{\_DMA\_RDS\_RDSCH4\_SHIFT@{\_DMA\_RDS\_RDSCH4\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RDS\_RDSCH4\_SHIFT}{\_DMA\_RDS\_RDSCH4\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gabe2babf10c0684bc4a060028cda80a3d} 
\#define \+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH4\+\_\+\+SHIFT~4}

Shift value for DMA\+\_\+\+RDSCH4 \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga811a821186b7174b4d40e61d55b3a05c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RDS\_RDSCH5\_DEFAULT@{\_DMA\_RDS\_RDSCH5\_DEFAULT}}
\index{\_DMA\_RDS\_RDSCH5\_DEFAULT@{\_DMA\_RDS\_RDSCH5\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RDS\_RDSCH5\_DEFAULT}{\_DMA\_RDS\_RDSCH5\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga811a821186b7174b4d40e61d55b3a05c} 
\#define \+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH5\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+RDS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga241b779abf31faca254be943a03aea01}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RDS\_RDSCH5\_MASK@{\_DMA\_RDS\_RDSCH5\_MASK}}
\index{\_DMA\_RDS\_RDSCH5\_MASK@{\_DMA\_RDS\_RDSCH5\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RDS\_RDSCH5\_MASK}{\_DMA\_RDS\_RDSCH5\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga241b779abf31faca254be943a03aea01} 
\#define \+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH5\+\_\+\+MASK~0x20\+UL}

Bit mask for DMA\+\_\+\+RDSCH5 \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab6b7567daf3b5532de26083efd578eb1}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RDS\_RDSCH5\_SHIFT@{\_DMA\_RDS\_RDSCH5\_SHIFT}}
\index{\_DMA\_RDS\_RDSCH5\_SHIFT@{\_DMA\_RDS\_RDSCH5\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RDS\_RDSCH5\_SHIFT}{\_DMA\_RDS\_RDSCH5\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab6b7567daf3b5532de26083efd578eb1} 
\#define \+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH5\+\_\+\+SHIFT~5}

Shift value for DMA\+\_\+\+RDSCH5 \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac7e31669150faf85900afbaec75143ea}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RDS\_RDSCH6\_DEFAULT@{\_DMA\_RDS\_RDSCH6\_DEFAULT}}
\index{\_DMA\_RDS\_RDSCH6\_DEFAULT@{\_DMA\_RDS\_RDSCH6\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RDS\_RDSCH6\_DEFAULT}{\_DMA\_RDS\_RDSCH6\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac7e31669150faf85900afbaec75143ea} 
\#define \+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH6\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+RDS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaeb362912ca5c02843c06c165261cd523}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RDS\_RDSCH6\_MASK@{\_DMA\_RDS\_RDSCH6\_MASK}}
\index{\_DMA\_RDS\_RDSCH6\_MASK@{\_DMA\_RDS\_RDSCH6\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RDS\_RDSCH6\_MASK}{\_DMA\_RDS\_RDSCH6\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaeb362912ca5c02843c06c165261cd523} 
\#define \+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH6\+\_\+\+MASK~0x40\+UL}

Bit mask for DMA\+\_\+\+RDSCH6 \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga60496d78656d4c4955bec041f107e01a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RDS\_RDSCH6\_SHIFT@{\_DMA\_RDS\_RDSCH6\_SHIFT}}
\index{\_DMA\_RDS\_RDSCH6\_SHIFT@{\_DMA\_RDS\_RDSCH6\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RDS\_RDSCH6\_SHIFT}{\_DMA\_RDS\_RDSCH6\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga60496d78656d4c4955bec041f107e01a} 
\#define \+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH6\+\_\+\+SHIFT~6}

Shift value for DMA\+\_\+\+RDSCH6 \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9188ba63c707cb05ca3063f0df8f4d68}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RDS\_RDSCH7\_DEFAULT@{\_DMA\_RDS\_RDSCH7\_DEFAULT}}
\index{\_DMA\_RDS\_RDSCH7\_DEFAULT@{\_DMA\_RDS\_RDSCH7\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RDS\_RDSCH7\_DEFAULT}{\_DMA\_RDS\_RDSCH7\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9188ba63c707cb05ca3063f0df8f4d68} 
\#define \+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH7\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+RDS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5884750b105df0ab85754f34c03f6111}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RDS\_RDSCH7\_MASK@{\_DMA\_RDS\_RDSCH7\_MASK}}
\index{\_DMA\_RDS\_RDSCH7\_MASK@{\_DMA\_RDS\_RDSCH7\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RDS\_RDSCH7\_MASK}{\_DMA\_RDS\_RDSCH7\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5884750b105df0ab85754f34c03f6111} 
\#define \+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH7\+\_\+\+MASK~0x80\+UL}

Bit mask for DMA\+\_\+\+RDSCH7 \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga68331e4f4cfa85970ec11660e2c63a61}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RDS\_RDSCH7\_SHIFT@{\_DMA\_RDS\_RDSCH7\_SHIFT}}
\index{\_DMA\_RDS\_RDSCH7\_SHIFT@{\_DMA\_RDS\_RDSCH7\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RDS\_RDSCH7\_SHIFT}{\_DMA\_RDS\_RDSCH7\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga68331e4f4cfa85970ec11660e2c63a61} 
\#define \+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH7\+\_\+\+SHIFT~7}

Shift value for DMA\+\_\+\+RDSCH7 \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9ffd24dc32b8b7d0a3b7df2bde5d8b54}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RDS\_RDSCH8\_DEFAULT@{\_DMA\_RDS\_RDSCH8\_DEFAULT}}
\index{\_DMA\_RDS\_RDSCH8\_DEFAULT@{\_DMA\_RDS\_RDSCH8\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RDS\_RDSCH8\_DEFAULT}{\_DMA\_RDS\_RDSCH8\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9ffd24dc32b8b7d0a3b7df2bde5d8b54} 
\#define \+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH8\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+RDS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga7f0e3bfa6ec65e723fd1453eebfa296d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RDS\_RDSCH8\_MASK@{\_DMA\_RDS\_RDSCH8\_MASK}}
\index{\_DMA\_RDS\_RDSCH8\_MASK@{\_DMA\_RDS\_RDSCH8\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RDS\_RDSCH8\_MASK}{\_DMA\_RDS\_RDSCH8\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga7f0e3bfa6ec65e723fd1453eebfa296d} 
\#define \+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH8\+\_\+\+MASK~0x100\+UL}

Bit mask for DMA\+\_\+\+RDSCH8 \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9897852e0e3e1398d57bc68e2cc7c945}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RDS\_RDSCH8\_SHIFT@{\_DMA\_RDS\_RDSCH8\_SHIFT}}
\index{\_DMA\_RDS\_RDSCH8\_SHIFT@{\_DMA\_RDS\_RDSCH8\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RDS\_RDSCH8\_SHIFT}{\_DMA\_RDS\_RDSCH8\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9897852e0e3e1398d57bc68e2cc7c945} 
\#define \+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH8\+\_\+\+SHIFT~8}

Shift value for DMA\+\_\+\+RDSCH8 \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa30986620f37b9f6e9149a79f89c790f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RDS\_RDSCH9\_DEFAULT@{\_DMA\_RDS\_RDSCH9\_DEFAULT}}
\index{\_DMA\_RDS\_RDSCH9\_DEFAULT@{\_DMA\_RDS\_RDSCH9\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RDS\_RDSCH9\_DEFAULT}{\_DMA\_RDS\_RDSCH9\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa30986620f37b9f6e9149a79f89c790f} 
\#define \+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH9\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+RDS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga393c744c7792852e4d5b053a3b2c32f8}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RDS\_RDSCH9\_MASK@{\_DMA\_RDS\_RDSCH9\_MASK}}
\index{\_DMA\_RDS\_RDSCH9\_MASK@{\_DMA\_RDS\_RDSCH9\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RDS\_RDSCH9\_MASK}{\_DMA\_RDS\_RDSCH9\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga393c744c7792852e4d5b053a3b2c32f8} 
\#define \+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH9\+\_\+\+MASK~0x200\+UL}

Bit mask for DMA\+\_\+\+RDSCH9 \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab1445026672915894b16516e76055b36}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RDS\_RDSCH9\_SHIFT@{\_DMA\_RDS\_RDSCH9\_SHIFT}}
\index{\_DMA\_RDS\_RDSCH9\_SHIFT@{\_DMA\_RDS\_RDSCH9\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RDS\_RDSCH9\_SHIFT}{\_DMA\_RDS\_RDSCH9\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab1445026672915894b16516e76055b36} 
\#define \+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH9\+\_\+\+SHIFT~9}

Shift value for DMA\+\_\+\+RDSCH9 \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8c6528d2c69c2d8aaca67cd56a1bfa37}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RDS\_RESETVALUE@{\_DMA\_RDS\_RESETVALUE}}
\index{\_DMA\_RDS\_RESETVALUE@{\_DMA\_RDS\_RESETVALUE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RDS\_RESETVALUE}{\_DMA\_RDS\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8c6528d2c69c2d8aaca67cd56a1bfa37} 
\#define \+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for DMA\+\_\+\+RDS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaeba1e11cb1758de56c423d24a5aaa45d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RECT0\_DSTSTRIDE\_DEFAULT@{\_DMA\_RECT0\_DSTSTRIDE\_DEFAULT}}
\index{\_DMA\_RECT0\_DSTSTRIDE\_DEFAULT@{\_DMA\_RECT0\_DSTSTRIDE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RECT0\_DSTSTRIDE\_DEFAULT}{\_DMA\_RECT0\_DSTSTRIDE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaeba1e11cb1758de56c423d24a5aaa45d} 
\#define \+\_\+\+DMA\+\_\+\+RECT0\+\_\+\+DSTSTRIDE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+RECT0 \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga164410d4afb4952d17931edc9474637f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RECT0\_DSTSTRIDE\_MASK@{\_DMA\_RECT0\_DSTSTRIDE\_MASK}}
\index{\_DMA\_RECT0\_DSTSTRIDE\_MASK@{\_DMA\_RECT0\_DSTSTRIDE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RECT0\_DSTSTRIDE\_MASK}{\_DMA\_RECT0\_DSTSTRIDE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga164410d4afb4952d17931edc9474637f} 
\#define \+\_\+\+DMA\+\_\+\+RECT0\+\_\+\+DSTSTRIDE\+\_\+\+MASK~0x\+FFE00000\+UL}

Bit mask for DMA\+\_\+\+DSTSTRIDE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gada0c5f6f427d8ed668d746ced7b51bd2}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RECT0\_DSTSTRIDE\_SHIFT@{\_DMA\_RECT0\_DSTSTRIDE\_SHIFT}}
\index{\_DMA\_RECT0\_DSTSTRIDE\_SHIFT@{\_DMA\_RECT0\_DSTSTRIDE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RECT0\_DSTSTRIDE\_SHIFT}{\_DMA\_RECT0\_DSTSTRIDE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gada0c5f6f427d8ed668d746ced7b51bd2} 
\#define \+\_\+\+DMA\+\_\+\+RECT0\+\_\+\+DSTSTRIDE\+\_\+\+SHIFT~21}

Shift value for DMA\+\_\+\+DSTSTRIDE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga064e208c2ae452a1787badb97f6ac15d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RECT0\_HEIGHT\_DEFAULT@{\_DMA\_RECT0\_HEIGHT\_DEFAULT}}
\index{\_DMA\_RECT0\_HEIGHT\_DEFAULT@{\_DMA\_RECT0\_HEIGHT\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RECT0\_HEIGHT\_DEFAULT}{\_DMA\_RECT0\_HEIGHT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga064e208c2ae452a1787badb97f6ac15d} 
\#define \+\_\+\+DMA\+\_\+\+RECT0\+\_\+\+HEIGHT\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+RECT0 \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8223f96fad5cde95c932abeef45f296f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RECT0\_HEIGHT\_MASK@{\_DMA\_RECT0\_HEIGHT\_MASK}}
\index{\_DMA\_RECT0\_HEIGHT\_MASK@{\_DMA\_RECT0\_HEIGHT\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RECT0\_HEIGHT\_MASK}{\_DMA\_RECT0\_HEIGHT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8223f96fad5cde95c932abeef45f296f} 
\#define \+\_\+\+DMA\+\_\+\+RECT0\+\_\+\+HEIGHT\+\_\+\+MASK~0x3\+FFUL}

Bit mask for DMA\+\_\+\+HEIGHT \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4cc60abb94183dbc767e86fce3615990}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RECT0\_HEIGHT\_SHIFT@{\_DMA\_RECT0\_HEIGHT\_SHIFT}}
\index{\_DMA\_RECT0\_HEIGHT\_SHIFT@{\_DMA\_RECT0\_HEIGHT\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RECT0\_HEIGHT\_SHIFT}{\_DMA\_RECT0\_HEIGHT\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4cc60abb94183dbc767e86fce3615990} 
\#define \+\_\+\+DMA\+\_\+\+RECT0\+\_\+\+HEIGHT\+\_\+\+SHIFT~0}

Shift value for DMA\+\_\+\+HEIGHT \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac28b574fe129c1421ec8746db3b13611}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RECT0\_MASK@{\_DMA\_RECT0\_MASK}}
\index{\_DMA\_RECT0\_MASK@{\_DMA\_RECT0\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RECT0\_MASK}{\_DMA\_RECT0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac28b574fe129c1421ec8746db3b13611} 
\#define \+\_\+\+DMA\+\_\+\+RECT0\+\_\+\+MASK~0x\+FFFFFFFFUL}

Mask for DMA\+\_\+\+RECT0 \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga77b201f7a62a24bc94abfc871add4543}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RECT0\_RESETVALUE@{\_DMA\_RECT0\_RESETVALUE}}
\index{\_DMA\_RECT0\_RESETVALUE@{\_DMA\_RECT0\_RESETVALUE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RECT0\_RESETVALUE}{\_DMA\_RECT0\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga77b201f7a62a24bc94abfc871add4543} 
\#define \+\_\+\+DMA\+\_\+\+RECT0\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for DMA\+\_\+\+RECT0 \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa554a778ccb59dee1d4e248e070ef5cb}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RECT0\_SRCSTRIDE\_DEFAULT@{\_DMA\_RECT0\_SRCSTRIDE\_DEFAULT}}
\index{\_DMA\_RECT0\_SRCSTRIDE\_DEFAULT@{\_DMA\_RECT0\_SRCSTRIDE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RECT0\_SRCSTRIDE\_DEFAULT}{\_DMA\_RECT0\_SRCSTRIDE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa554a778ccb59dee1d4e248e070ef5cb} 
\#define \+\_\+\+DMA\+\_\+\+RECT0\+\_\+\+SRCSTRIDE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+RECT0 \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8cde14ffe2f68a6a65b061d8052eb7a3}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RECT0\_SRCSTRIDE\_MASK@{\_DMA\_RECT0\_SRCSTRIDE\_MASK}}
\index{\_DMA\_RECT0\_SRCSTRIDE\_MASK@{\_DMA\_RECT0\_SRCSTRIDE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RECT0\_SRCSTRIDE\_MASK}{\_DMA\_RECT0\_SRCSTRIDE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8cde14ffe2f68a6a65b061d8052eb7a3} 
\#define \+\_\+\+DMA\+\_\+\+RECT0\+\_\+\+SRCSTRIDE\+\_\+\+MASK~0x1\+FFC00\+UL}

Bit mask for DMA\+\_\+\+SRCSTRIDE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga53588ddf9ff4b25eb4b0e0ec90d68d97}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_RECT0\_SRCSTRIDE\_SHIFT@{\_DMA\_RECT0\_SRCSTRIDE\_SHIFT}}
\index{\_DMA\_RECT0\_SRCSTRIDE\_SHIFT@{\_DMA\_RECT0\_SRCSTRIDE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_RECT0\_SRCSTRIDE\_SHIFT}{\_DMA\_RECT0\_SRCSTRIDE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga53588ddf9ff4b25eb4b0e0ec90d68d97} 
\#define \+\_\+\+DMA\+\_\+\+RECT0\+\_\+\+SRCSTRIDE\+\_\+\+SHIFT~10}

Shift value for DMA\+\_\+\+SRCSTRIDE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga03d29bd7dde9da2943451036ddc57c74}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_STATUS\_CHNUM\_DEFAULT@{\_DMA\_STATUS\_CHNUM\_DEFAULT}}
\index{\_DMA\_STATUS\_CHNUM\_DEFAULT@{\_DMA\_STATUS\_CHNUM\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_STATUS\_CHNUM\_DEFAULT}{\_DMA\_STATUS\_CHNUM\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga03d29bd7dde9da2943451036ddc57c74} 
\#define \+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+CHNUM\+\_\+\+DEFAULT~0x0000000\+BUL}

Mode DEFAULT for DMA\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa76b997f130d4cee3e52cfedcd9bfadf}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_STATUS\_CHNUM\_MASK@{\_DMA\_STATUS\_CHNUM\_MASK}}
\index{\_DMA\_STATUS\_CHNUM\_MASK@{\_DMA\_STATUS\_CHNUM\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_STATUS\_CHNUM\_MASK}{\_DMA\_STATUS\_CHNUM\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa76b997f130d4cee3e52cfedcd9bfadf} 
\#define \+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+CHNUM\+\_\+\+MASK~0x1\+F0000\+UL}

Bit mask for DMA\+\_\+\+CHNUM \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9ae827fc1efe28749d5b612bc60ca4c1}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_STATUS\_CHNUM\_SHIFT@{\_DMA\_STATUS\_CHNUM\_SHIFT}}
\index{\_DMA\_STATUS\_CHNUM\_SHIFT@{\_DMA\_STATUS\_CHNUM\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_STATUS\_CHNUM\_SHIFT}{\_DMA\_STATUS\_CHNUM\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9ae827fc1efe28749d5b612bc60ca4c1} 
\#define \+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+CHNUM\+\_\+\+SHIFT~16}

Shift value for DMA\+\_\+\+CHNUM \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaea301f6913d2305adafab9d1beee60f5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_STATUS\_EN\_DEFAULT@{\_DMA\_STATUS\_EN\_DEFAULT}}
\index{\_DMA\_STATUS\_EN\_DEFAULT@{\_DMA\_STATUS\_EN\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_STATUS\_EN\_DEFAULT}{\_DMA\_STATUS\_EN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaea301f6913d2305adafab9d1beee60f5} 
\#define \+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+EN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gadaed10590d1bd44cb981672a9c970050}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_STATUS\_EN\_MASK@{\_DMA\_STATUS\_EN\_MASK}}
\index{\_DMA\_STATUS\_EN\_MASK@{\_DMA\_STATUS\_EN\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_STATUS\_EN\_MASK}{\_DMA\_STATUS\_EN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gadaed10590d1bd44cb981672a9c970050} 
\#define \+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+EN\+\_\+\+MASK~0x1\+UL}

Bit mask for DMA\+\_\+\+EN \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa0d60f6595e4fdba10540da532a87954}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_STATUS\_EN\_SHIFT@{\_DMA\_STATUS\_EN\_SHIFT}}
\index{\_DMA\_STATUS\_EN\_SHIFT@{\_DMA\_STATUS\_EN\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_STATUS\_EN\_SHIFT}{\_DMA\_STATUS\_EN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa0d60f6595e4fdba10540da532a87954} 
\#define \+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+EN\+\_\+\+SHIFT~0}

Shift value for DMA\+\_\+\+EN \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaea33317e78a704009ba74c3eca4f1fe7}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_STATUS\_MASK@{\_DMA\_STATUS\_MASK}}
\index{\_DMA\_STATUS\_MASK@{\_DMA\_STATUS\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_STATUS\_MASK}{\_DMA\_STATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaea33317e78a704009ba74c3eca4f1fe7} 
\#define \+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+MASK~0x001\+F00\+F1\+UL}

Mask for DMA\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gacd90b4632b97899013fdb704f3381515}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_STATUS\_RESETVALUE@{\_DMA\_STATUS\_RESETVALUE}}
\index{\_DMA\_STATUS\_RESETVALUE@{\_DMA\_STATUS\_RESETVALUE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_STATUS\_RESETVALUE}{\_DMA\_STATUS\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gacd90b4632b97899013fdb704f3381515} 
\#define \+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+RESETVALUE~0x100\+B0000\+UL}

Default value for DMA\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5fc81d58b7b7697ed14704f4d83892b5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_STATUS\_STATE\_DEFAULT@{\_DMA\_STATUS\_STATE\_DEFAULT}}
\index{\_DMA\_STATUS\_STATE\_DEFAULT@{\_DMA\_STATUS\_STATE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_STATUS\_STATE\_DEFAULT}{\_DMA\_STATUS\_STATE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5fc81d58b7b7697ed14704f4d83892b5} 
\#define \+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for DMA\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga07774a9be4607bce23a210508027edc5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_STATUS\_STATE\_DONE@{\_DMA\_STATUS\_STATE\_DONE}}
\index{\_DMA\_STATUS\_STATE\_DONE@{\_DMA\_STATUS\_STATE\_DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_STATUS\_STATE\_DONE}{\_DMA\_STATUS\_STATE\_DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga07774a9be4607bce23a210508027edc5} 
\#define \+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+DONE~0x00000009\+UL}

Mode DONE for DMA\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga373ca42ab2188ff5a688ab0c4e971255}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_STATUS\_STATE\_IDLE@{\_DMA\_STATUS\_STATE\_IDLE}}
\index{\_DMA\_STATUS\_STATE\_IDLE@{\_DMA\_STATUS\_STATE\_IDLE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_STATUS\_STATE\_IDLE}{\_DMA\_STATUS\_STATE\_IDLE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga373ca42ab2188ff5a688ab0c4e971255} 
\#define \+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+IDLE~0x00000000\+UL}

Mode IDLE for DMA\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga34311d933da2ad07f596a42b28a3bb3d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_STATUS\_STATE\_MASK@{\_DMA\_STATUS\_STATE\_MASK}}
\index{\_DMA\_STATUS\_STATE\_MASK@{\_DMA\_STATUS\_STATE\_MASK}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_STATUS\_STATE\_MASK}{\_DMA\_STATUS\_STATE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga34311d933da2ad07f596a42b28a3bb3d} 
\#define \+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+MASK~0x\+F0\+UL}

Bit mask for DMA\+\_\+\+STATE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf64c3259635b37bec935358a0f68086a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_STATUS\_STATE\_PERSCATTRANS@{\_DMA\_STATUS\_STATE\_PERSCATTRANS}}
\index{\_DMA\_STATUS\_STATE\_PERSCATTRANS@{\_DMA\_STATUS\_STATE\_PERSCATTRANS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_STATUS\_STATE\_PERSCATTRANS}{\_DMA\_STATUS\_STATE\_PERSCATTRANS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf64c3259635b37bec935358a0f68086a} 
\#define \+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+PERSCATTRANS~0x0000000\+AUL}

Mode PERSCATTRANS for DMA\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaaadf2a556bd7291d79d84f0d5da23671}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_STATUS\_STATE\_RDCHCTRLDATA@{\_DMA\_STATUS\_STATE\_RDCHCTRLDATA}}
\index{\_DMA\_STATUS\_STATE\_RDCHCTRLDATA@{\_DMA\_STATUS\_STATE\_RDCHCTRLDATA}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_STATUS\_STATE\_RDCHCTRLDATA}{\_DMA\_STATUS\_STATE\_RDCHCTRLDATA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaaadf2a556bd7291d79d84f0d5da23671} 
\#define \+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+RDCHCTRLDATA~0x00000001\+UL}

Mode RDCHCTRLDATA for DMA\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab0b7e37fe391455975a28072136fa7a6}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_STATUS\_STATE\_RDDSTENDPTR@{\_DMA\_STATUS\_STATE\_RDDSTENDPTR}}
\index{\_DMA\_STATUS\_STATE\_RDDSTENDPTR@{\_DMA\_STATUS\_STATE\_RDDSTENDPTR}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_STATUS\_STATE\_RDDSTENDPTR}{\_DMA\_STATUS\_STATE\_RDDSTENDPTR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab0b7e37fe391455975a28072136fa7a6} 
\#define \+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+RDDSTENDPTR~0x00000003\+UL}

Mode RDDSTENDPTR for DMA\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga66a9173642fcb2ba957f72ead6078098}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_STATUS\_STATE\_RDSRCDATA@{\_DMA\_STATUS\_STATE\_RDSRCDATA}}
\index{\_DMA\_STATUS\_STATE\_RDSRCDATA@{\_DMA\_STATUS\_STATE\_RDSRCDATA}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_STATUS\_STATE\_RDSRCDATA}{\_DMA\_STATUS\_STATE\_RDSRCDATA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga66a9173642fcb2ba957f72ead6078098} 
\#define \+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+RDSRCDATA~0x00000004\+UL}

Mode RDSRCDATA for DMA\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaea8273b57c95cbb56ecb8e3a01846abe}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_STATUS\_STATE\_RDSRCENDPTR@{\_DMA\_STATUS\_STATE\_RDSRCENDPTR}}
\index{\_DMA\_STATUS\_STATE\_RDSRCENDPTR@{\_DMA\_STATUS\_STATE\_RDSRCENDPTR}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_STATUS\_STATE\_RDSRCENDPTR}{\_DMA\_STATUS\_STATE\_RDSRCENDPTR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaea8273b57c95cbb56ecb8e3a01846abe} 
\#define \+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+RDSRCENDPTR~0x00000002\+UL}

Mode RDSRCENDPTR for DMA\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga64d5b864076193f26472919974a19cf7}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_STATUS\_STATE\_SHIFT@{\_DMA\_STATUS\_STATE\_SHIFT}}
\index{\_DMA\_STATUS\_STATE\_SHIFT@{\_DMA\_STATUS\_STATE\_SHIFT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_STATUS\_STATE\_SHIFT}{\_DMA\_STATUS\_STATE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga64d5b864076193f26472919974a19cf7} 
\#define \+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+SHIFT~4}

Shift value for DMA\+\_\+\+STATE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaccc07894e802e59089e71fd9efdbcdec}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_STATUS\_STATE\_STALLED@{\_DMA\_STATUS\_STATE\_STALLED}}
\index{\_DMA\_STATUS\_STATE\_STALLED@{\_DMA\_STATUS\_STATE\_STALLED}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_STATUS\_STATE\_STALLED}{\_DMA\_STATUS\_STATE\_STALLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaccc07894e802e59089e71fd9efdbcdec} 
\#define \+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+STALLED~0x00000008\+UL}

Mode STALLED for DMA\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gae3669745e47ae38c0ddd1802e35da1e8}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_STATUS\_STATE\_WAITREQCLR@{\_DMA\_STATUS\_STATE\_WAITREQCLR}}
\index{\_DMA\_STATUS\_STATE\_WAITREQCLR@{\_DMA\_STATUS\_STATE\_WAITREQCLR}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_STATUS\_STATE\_WAITREQCLR}{\_DMA\_STATUS\_STATE\_WAITREQCLR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gae3669745e47ae38c0ddd1802e35da1e8} 
\#define \+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+WAITREQCLR~0x00000006\+UL}

Mode WAITREQCLR for DMA\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga30279c7bb54b4a2b929dbcad67fce4c9}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_STATUS\_STATE\_WRCHCTRLDATA@{\_DMA\_STATUS\_STATE\_WRCHCTRLDATA}}
\index{\_DMA\_STATUS\_STATE\_WRCHCTRLDATA@{\_DMA\_STATUS\_STATE\_WRCHCTRLDATA}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_STATUS\_STATE\_WRCHCTRLDATA}{\_DMA\_STATUS\_STATE\_WRCHCTRLDATA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga30279c7bb54b4a2b929dbcad67fce4c9} 
\#define \+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+WRCHCTRLDATA~0x00000007\+UL}

Mode WRCHCTRLDATA for DMA\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4e2c12419cbefcfa9fd9095aa6fc4561}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!\_DMA\_STATUS\_STATE\_WRDSTDATA@{\_DMA\_STATUS\_STATE\_WRDSTDATA}}
\index{\_DMA\_STATUS\_STATE\_WRDSTDATA@{\_DMA\_STATUS\_STATE\_WRDSTDATA}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_DMA\_STATUS\_STATE\_WRDSTDATA}{\_DMA\_STATUS\_STATE\_WRDSTDATA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4e2c12419cbefcfa9fd9095aa6fc4561} 
\#define \+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+WRDSTDATA~0x00000005\+UL}

Mode WRDSTDATA for DMA\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga83f4ff4036c83da80e34256a910c5e18}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_ALTCTRLBASE\_ALTCTRLBASE\_DEFAULT@{DMA\_ALTCTRLBASE\_ALTCTRLBASE\_DEFAULT}}
\index{DMA\_ALTCTRLBASE\_ALTCTRLBASE\_DEFAULT@{DMA\_ALTCTRLBASE\_ALTCTRLBASE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_ALTCTRLBASE\_ALTCTRLBASE\_DEFAULT}{DMA\_ALTCTRLBASE\_ALTCTRLBASE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga83f4ff4036c83da80e34256a910c5e18} 
\#define DMA\+\_\+\+ALTCTRLBASE\+\_\+\+ALTCTRLBASE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad4b3a81e049ca412289cb20229151b2e}{\+\_\+\+DMA\+\_\+\+ALTCTRLBASE\+\_\+\+ALTCTRLBASE\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for DMA\+\_\+\+ALTCTRLBASE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gadbe5ee537be56251be3a40b32eadf86e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_ADC0SCAN@{DMA\_CH\_CTRL\_SIGSEL\_ADC0SCAN}}
\index{DMA\_CH\_CTRL\_SIGSEL\_ADC0SCAN@{DMA\_CH\_CTRL\_SIGSEL\_ADC0SCAN}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_ADC0SCAN}{DMA\_CH\_CTRL\_SIGSEL\_ADC0SCAN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gadbe5ee537be56251be3a40b32eadf86e} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+ADC0\+SCAN~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4bc9931bab1e3f87b3027b34bb63f961}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+ADC0\+SCAN}} $<$$<$ 0)}

Shifted mode ADC0\+SCAN for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga012b1206ac44c66aa35762c0ed7eb178}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_ADC0SINGLE@{DMA\_CH\_CTRL\_SIGSEL\_ADC0SINGLE}}
\index{DMA\_CH\_CTRL\_SIGSEL\_ADC0SINGLE@{DMA\_CH\_CTRL\_SIGSEL\_ADC0SINGLE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_ADC0SINGLE}{DMA\_CH\_CTRL\_SIGSEL\_ADC0SINGLE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga012b1206ac44c66aa35762c0ed7eb178} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+ADC0\+SINGLE~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac836f26506e87684b9112cdef29b3bb9}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+ADC0\+SINGLE}} $<$$<$ 0)}

Shifted mode ADC0\+SINGLE for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab460d4cf8c6ca8b966800f0fdeea81a5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_AESDATARD@{DMA\_CH\_CTRL\_SIGSEL\_AESDATARD}}
\index{DMA\_CH\_CTRL\_SIGSEL\_AESDATARD@{DMA\_CH\_CTRL\_SIGSEL\_AESDATARD}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_AESDATARD}{DMA\_CH\_CTRL\_SIGSEL\_AESDATARD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab460d4cf8c6ca8b966800f0fdeea81a5} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+AESDATARD~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac2a8c795d61e7ded14fa9cbf0b164af8}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+AESDATARD}} $<$$<$ 0)}

Shifted mode AESDATARD for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga0e7a0504ccff119d0bfe8918753b3991}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_AESDATAWR@{DMA\_CH\_CTRL\_SIGSEL\_AESDATAWR}}
\index{DMA\_CH\_CTRL\_SIGSEL\_AESDATAWR@{DMA\_CH\_CTRL\_SIGSEL\_AESDATAWR}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_AESDATAWR}{DMA\_CH\_CTRL\_SIGSEL\_AESDATAWR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga0e7a0504ccff119d0bfe8918753b3991} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+AESDATAWR~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga01bdf4bddf365cc5206ac8f52906dd1e}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+AESDATAWR}} $<$$<$ 0)}

Shifted mode AESDATAWR for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa4475079fd648bccdcf153a442ed8753}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_AESKEYWR@{DMA\_CH\_CTRL\_SIGSEL\_AESKEYWR}}
\index{DMA\_CH\_CTRL\_SIGSEL\_AESKEYWR@{DMA\_CH\_CTRL\_SIGSEL\_AESKEYWR}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_AESKEYWR}{DMA\_CH\_CTRL\_SIGSEL\_AESKEYWR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa4475079fd648bccdcf153a442ed8753} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+AESKEYWR~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga801819420811a4c9098fe98bd12162b4}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+AESKEYWR}} $<$$<$ 0)}

Shifted mode AESKEYWR for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga45abb398c8a32e74b8c6f50655a5fea2}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_AESXORDATAWR@{DMA\_CH\_CTRL\_SIGSEL\_AESXORDATAWR}}
\index{DMA\_CH\_CTRL\_SIGSEL\_AESXORDATAWR@{DMA\_CH\_CTRL\_SIGSEL\_AESXORDATAWR}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_AESXORDATAWR}{DMA\_CH\_CTRL\_SIGSEL\_AESXORDATAWR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga45abb398c8a32e74b8c6f50655a5fea2} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+AESXORDATAWR~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0acb000609f80482e38e4acd083434ef}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+AESXORDATAWR}} $<$$<$ 0)}

Shifted mode AESXORDATAWR for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gafa442c937b48e06d7c53c6bc9cc31a7e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_DAC0CH0@{DMA\_CH\_CTRL\_SIGSEL\_DAC0CH0}}
\index{DMA\_CH\_CTRL\_SIGSEL\_DAC0CH0@{DMA\_CH\_CTRL\_SIGSEL\_DAC0CH0}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_DAC0CH0}{DMA\_CH\_CTRL\_SIGSEL\_DAC0CH0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gafa442c937b48e06d7c53c6bc9cc31a7e} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+DAC0\+CH0~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2dbfe0c3fdd197d6ff2c04b41389abb6}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+DAC0\+CH0}} $<$$<$ 0)}

Shifted mode DAC0\+CH0 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gabe7cf3c1224752d4ebee365bacd3b3bc}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_DAC0CH1@{DMA\_CH\_CTRL\_SIGSEL\_DAC0CH1}}
\index{DMA\_CH\_CTRL\_SIGSEL\_DAC0CH1@{DMA\_CH\_CTRL\_SIGSEL\_DAC0CH1}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_DAC0CH1}{DMA\_CH\_CTRL\_SIGSEL\_DAC0CH1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gabe7cf3c1224752d4ebee365bacd3b3bc} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+DAC0\+CH1~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaeafc07435c2d18241bcdf51a9bd37615}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+DAC0\+CH1}} $<$$<$ 0)}

Shifted mode DAC0\+CH1 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga05a802255ce04b017b3f964b8b091120}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_EBIDDEMPTY@{DMA\_CH\_CTRL\_SIGSEL\_EBIDDEMPTY}}
\index{DMA\_CH\_CTRL\_SIGSEL\_EBIDDEMPTY@{DMA\_CH\_CTRL\_SIGSEL\_EBIDDEMPTY}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_EBIDDEMPTY}{DMA\_CH\_CTRL\_SIGSEL\_EBIDDEMPTY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga05a802255ce04b017b3f964b8b091120} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+EBIDDEMPTY~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1e7e9df82c09f157001ff63ab002135f}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+EBIDDEMPTY}} $<$$<$ 0)}

Shifted mode EBIDDEMPTY for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaeba934ed71548bb1342e1244bd10ca57}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_EBIPXL0EMPTY@{DMA\_CH\_CTRL\_SIGSEL\_EBIPXL0EMPTY}}
\index{DMA\_CH\_CTRL\_SIGSEL\_EBIPXL0EMPTY@{DMA\_CH\_CTRL\_SIGSEL\_EBIPXL0EMPTY}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_EBIPXL0EMPTY}{DMA\_CH\_CTRL\_SIGSEL\_EBIPXL0EMPTY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaeba934ed71548bb1342e1244bd10ca57} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+EBIPXL0\+EMPTY~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga01a579fc6fb3d37d7cc4693a8c4f57a3}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+EBIPXL0\+EMPTY}} $<$$<$ 0)}

Shifted mode EBIPXL0\+EMPTY for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga316be24881c21591d117966f17ee0d85}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_EBIPXL1EMPTY@{DMA\_CH\_CTRL\_SIGSEL\_EBIPXL1EMPTY}}
\index{DMA\_CH\_CTRL\_SIGSEL\_EBIPXL1EMPTY@{DMA\_CH\_CTRL\_SIGSEL\_EBIPXL1EMPTY}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_EBIPXL1EMPTY}{DMA\_CH\_CTRL\_SIGSEL\_EBIPXL1EMPTY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga316be24881c21591d117966f17ee0d85} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+EBIPXL1\+EMPTY~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9698a21603839d41a1e93f92e61a5208}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+EBIPXL1\+EMPTY}} $<$$<$ 0)}

Shifted mode EBIPXL1\+EMPTY for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga1f6aaa05e9f3a4a947b4fa13aa24f207}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_EBIPXLFULL@{DMA\_CH\_CTRL\_SIGSEL\_EBIPXLFULL}}
\index{DMA\_CH\_CTRL\_SIGSEL\_EBIPXLFULL@{DMA\_CH\_CTRL\_SIGSEL\_EBIPXLFULL}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_EBIPXLFULL}{DMA\_CH\_CTRL\_SIGSEL\_EBIPXLFULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga1f6aaa05e9f3a4a947b4fa13aa24f207} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+EBIPXLFULL~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab986c9eeab42ea44736250670f3284c6}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+EBIPXLFULL}} $<$$<$ 0)}

Shifted mode EBIPXLFULL for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga06058c90f273636ed58ca97372245f98}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_I2C0RXDATAV@{DMA\_CH\_CTRL\_SIGSEL\_I2C0RXDATAV}}
\index{DMA\_CH\_CTRL\_SIGSEL\_I2C0RXDATAV@{DMA\_CH\_CTRL\_SIGSEL\_I2C0RXDATAV}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_I2C0RXDATAV}{DMA\_CH\_CTRL\_SIGSEL\_I2C0RXDATAV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga06058c90f273636ed58ca97372245f98} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+I2\+C0\+RXDATAV~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab845a6a4c3bc02826a88153b6cc3dd49}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+I2\+C0\+RXDATAV}} $<$$<$ 0)}

Shifted mode I2\+C0\+RXDATAV for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga6ed7806a0d265d6ea24aed17f9bb67c0}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_I2C0TXBL@{DMA\_CH\_CTRL\_SIGSEL\_I2C0TXBL}}
\index{DMA\_CH\_CTRL\_SIGSEL\_I2C0TXBL@{DMA\_CH\_CTRL\_SIGSEL\_I2C0TXBL}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_I2C0TXBL}{DMA\_CH\_CTRL\_SIGSEL\_I2C0TXBL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga6ed7806a0d265d6ea24aed17f9bb67c0} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+I2\+C0\+TXBL~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf2d99b50e636d9786e6922918ff99f70}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+I2\+C0\+TXBL}} $<$$<$ 0)}

Shifted mode I2\+C0\+TXBL for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga634f6b310c276fc54d3648bfe8e0ebd0}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_I2C1RXDATAV@{DMA\_CH\_CTRL\_SIGSEL\_I2C1RXDATAV}}
\index{DMA\_CH\_CTRL\_SIGSEL\_I2C1RXDATAV@{DMA\_CH\_CTRL\_SIGSEL\_I2C1RXDATAV}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_I2C1RXDATAV}{DMA\_CH\_CTRL\_SIGSEL\_I2C1RXDATAV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga634f6b310c276fc54d3648bfe8e0ebd0} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+I2\+C1\+RXDATAV~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga345a788f65ac72507c4765b0653ad194}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+I2\+C1\+RXDATAV}} $<$$<$ 0)}

Shifted mode I2\+C1\+RXDATAV for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8b6e9a5c6a109fef34fa846e9cca6431}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_I2C1TXBL@{DMA\_CH\_CTRL\_SIGSEL\_I2C1TXBL}}
\index{DMA\_CH\_CTRL\_SIGSEL\_I2C1TXBL@{DMA\_CH\_CTRL\_SIGSEL\_I2C1TXBL}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_I2C1TXBL}{DMA\_CH\_CTRL\_SIGSEL\_I2C1TXBL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8b6e9a5c6a109fef34fa846e9cca6431} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+I2\+C1\+TXBL~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa36b4d0191bcf5d6ce75a591bfefc879}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+I2\+C1\+TXBL}} $<$$<$ 0)}

Shifted mode I2\+C1\+TXBL for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga3085030d496a2c4ba00f36c84cd6eb10}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_LESENSEBUFDATAV@{DMA\_CH\_CTRL\_SIGSEL\_LESENSEBUFDATAV}}
\index{DMA\_CH\_CTRL\_SIGSEL\_LESENSEBUFDATAV@{DMA\_CH\_CTRL\_SIGSEL\_LESENSEBUFDATAV}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_LESENSEBUFDATAV}{DMA\_CH\_CTRL\_SIGSEL\_LESENSEBUFDATAV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga3085030d496a2c4ba00f36c84cd6eb10} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSEBUFDATAV~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9b06fd9b8628cfe7bbf3c0bb0addfd55}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LESENSEBUFDATAV}} $<$$<$ 0)}

Shifted mode LESENSEBUFDATAV for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga1293dd2ac3b5594f9d84d2e40081db1c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_LEUART0RXDATAV@{DMA\_CH\_CTRL\_SIGSEL\_LEUART0RXDATAV}}
\index{DMA\_CH\_CTRL\_SIGSEL\_LEUART0RXDATAV@{DMA\_CH\_CTRL\_SIGSEL\_LEUART0RXDATAV}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_LEUART0RXDATAV}{DMA\_CH\_CTRL\_SIGSEL\_LEUART0RXDATAV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga1293dd2ac3b5594f9d84d2e40081db1c} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LEUART0\+RXDATAV~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae3f1f68195e913bf0d6d59c9e0f90fb5}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LEUART0\+RXDATAV}} $<$$<$ 0)}

Shifted mode LEUART0\+RXDATAV for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab18169a8e04b2d5138e8d24b3a20bbfc}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_LEUART0TXBL@{DMA\_CH\_CTRL\_SIGSEL\_LEUART0TXBL}}
\index{DMA\_CH\_CTRL\_SIGSEL\_LEUART0TXBL@{DMA\_CH\_CTRL\_SIGSEL\_LEUART0TXBL}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_LEUART0TXBL}{DMA\_CH\_CTRL\_SIGSEL\_LEUART0TXBL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab18169a8e04b2d5138e8d24b3a20bbfc} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LEUART0\+TXBL~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga249d52551a12697be36b243c93c0add6}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LEUART0\+TXBL}} $<$$<$ 0)}

Shifted mode LEUART0\+TXBL for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga04fa1e35bb2784337dd26f01365fc3d2}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_LEUART0TXEMPTY@{DMA\_CH\_CTRL\_SIGSEL\_LEUART0TXEMPTY}}
\index{DMA\_CH\_CTRL\_SIGSEL\_LEUART0TXEMPTY@{DMA\_CH\_CTRL\_SIGSEL\_LEUART0TXEMPTY}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_LEUART0TXEMPTY}{DMA\_CH\_CTRL\_SIGSEL\_LEUART0TXEMPTY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga04fa1e35bb2784337dd26f01365fc3d2} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LEUART0\+TXEMPTY~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gace70c70136d0fb0dbeb9214a007afea5}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LEUART0\+TXEMPTY}} $<$$<$ 0)}

Shifted mode LEUART0\+TXEMPTY for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf1fe3b73d514413af651e26b9ec51ec7}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_LEUART1RXDATAV@{DMA\_CH\_CTRL\_SIGSEL\_LEUART1RXDATAV}}
\index{DMA\_CH\_CTRL\_SIGSEL\_LEUART1RXDATAV@{DMA\_CH\_CTRL\_SIGSEL\_LEUART1RXDATAV}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_LEUART1RXDATAV}{DMA\_CH\_CTRL\_SIGSEL\_LEUART1RXDATAV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf1fe3b73d514413af651e26b9ec51ec7} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LEUART1\+RXDATAV~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gade2e47c4e1911429ce0fd66e5ffba258}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LEUART1\+RXDATAV}} $<$$<$ 0)}

Shifted mode LEUART1\+RXDATAV for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab09944e9bb79917228ea7194a27a9544}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_LEUART1TXBL@{DMA\_CH\_CTRL\_SIGSEL\_LEUART1TXBL}}
\index{DMA\_CH\_CTRL\_SIGSEL\_LEUART1TXBL@{DMA\_CH\_CTRL\_SIGSEL\_LEUART1TXBL}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_LEUART1TXBL}{DMA\_CH\_CTRL\_SIGSEL\_LEUART1TXBL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab09944e9bb79917228ea7194a27a9544} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LEUART1\+TXBL~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga06241a50968ec08618984469ffe7b4c4}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LEUART1\+TXBL}} $<$$<$ 0)}

Shifted mode LEUART1\+TXBL for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5b9c571c03f1406c8d9273607a8c8313}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_LEUART1TXEMPTY@{DMA\_CH\_CTRL\_SIGSEL\_LEUART1TXEMPTY}}
\index{DMA\_CH\_CTRL\_SIGSEL\_LEUART1TXEMPTY@{DMA\_CH\_CTRL\_SIGSEL\_LEUART1TXEMPTY}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_LEUART1TXEMPTY}{DMA\_CH\_CTRL\_SIGSEL\_LEUART1TXEMPTY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5b9c571c03f1406c8d9273607a8c8313} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LEUART1\+TXEMPTY~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7fd98a10dd9be2c7ff0d4a904f40a67e}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+LEUART1\+TXEMPTY}} $<$$<$ 0)}

Shifted mode LEUART1\+TXEMPTY for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2b3bb51eb50464cea8ad75b4c3a70832}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_MSCWDATA@{DMA\_CH\_CTRL\_SIGSEL\_MSCWDATA}}
\index{DMA\_CH\_CTRL\_SIGSEL\_MSCWDATA@{DMA\_CH\_CTRL\_SIGSEL\_MSCWDATA}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_MSCWDATA}{DMA\_CH\_CTRL\_SIGSEL\_MSCWDATA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2b3bb51eb50464cea8ad75b4c3a70832} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+MSCWDATA~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa7a4b3dec5f833eb43adec60ff8ca911}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+MSCWDATA}} $<$$<$ 0)}

Shifted mode MSCWDATA for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga14b467e2e28c7912bd889606b1fca2db}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_TIMER0CC0@{DMA\_CH\_CTRL\_SIGSEL\_TIMER0CC0}}
\index{DMA\_CH\_CTRL\_SIGSEL\_TIMER0CC0@{DMA\_CH\_CTRL\_SIGSEL\_TIMER0CC0}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_TIMER0CC0}{DMA\_CH\_CTRL\_SIGSEL\_TIMER0CC0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga14b467e2e28c7912bd889606b1fca2db} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+CC0~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad8bd0d1c9f368ffe8d02227853d31c74}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+CC0}} $<$$<$ 0)}

Shifted mode TIMER0\+CC0 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga7a9b69978e7339ce20673c4eac95e73a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_TIMER0CC1@{DMA\_CH\_CTRL\_SIGSEL\_TIMER0CC1}}
\index{DMA\_CH\_CTRL\_SIGSEL\_TIMER0CC1@{DMA\_CH\_CTRL\_SIGSEL\_TIMER0CC1}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_TIMER0CC1}{DMA\_CH\_CTRL\_SIGSEL\_TIMER0CC1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga7a9b69978e7339ce20673c4eac95e73a} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+CC1~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab6a708e22ed673dfc84b525331af5825}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+CC1}} $<$$<$ 0)}

Shifted mode TIMER0\+CC1 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf3e2695e7fc8002f79945b0e34f9e815}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_TIMER0CC2@{DMA\_CH\_CTRL\_SIGSEL\_TIMER0CC2}}
\index{DMA\_CH\_CTRL\_SIGSEL\_TIMER0CC2@{DMA\_CH\_CTRL\_SIGSEL\_TIMER0CC2}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_TIMER0CC2}{DMA\_CH\_CTRL\_SIGSEL\_TIMER0CC2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf3e2695e7fc8002f79945b0e34f9e815} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+CC2~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5afcbd67e82c5e734180b0a2efee0ec6}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+CC2}} $<$$<$ 0)}

Shifted mode TIMER0\+CC2 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5d028eeee6256219a0213372aaabc816}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_TIMER0UFOF@{DMA\_CH\_CTRL\_SIGSEL\_TIMER0UFOF}}
\index{DMA\_CH\_CTRL\_SIGSEL\_TIMER0UFOF@{DMA\_CH\_CTRL\_SIGSEL\_TIMER0UFOF}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_TIMER0UFOF}{DMA\_CH\_CTRL\_SIGSEL\_TIMER0UFOF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5d028eeee6256219a0213372aaabc816} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+UFOF~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad52a5137f019c991df6c39813d36d66c}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER0\+UFOF}} $<$$<$ 0)}

Shifted mode TIMER0\+UFOF for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga700ae34ae13d1669551004ed0fc417fb}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_TIMER1CC0@{DMA\_CH\_CTRL\_SIGSEL\_TIMER1CC0}}
\index{DMA\_CH\_CTRL\_SIGSEL\_TIMER1CC0@{DMA\_CH\_CTRL\_SIGSEL\_TIMER1CC0}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_TIMER1CC0}{DMA\_CH\_CTRL\_SIGSEL\_TIMER1CC0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga700ae34ae13d1669551004ed0fc417fb} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+CC0~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga814c4e3305a2854cd633162d281057b6}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+CC0}} $<$$<$ 0)}

Shifted mode TIMER1\+CC0 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga04940dd6b97418c6bfd9a0a53cddd127}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_TIMER1CC1@{DMA\_CH\_CTRL\_SIGSEL\_TIMER1CC1}}
\index{DMA\_CH\_CTRL\_SIGSEL\_TIMER1CC1@{DMA\_CH\_CTRL\_SIGSEL\_TIMER1CC1}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_TIMER1CC1}{DMA\_CH\_CTRL\_SIGSEL\_TIMER1CC1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga04940dd6b97418c6bfd9a0a53cddd127} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+CC1~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab7ea5fc6cf26fe89eef71f5c6d25f409}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+CC1}} $<$$<$ 0)}

Shifted mode TIMER1\+CC1 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga1d688faae23077a6f9e41c58caa9a295}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_TIMER1CC2@{DMA\_CH\_CTRL\_SIGSEL\_TIMER1CC2}}
\index{DMA\_CH\_CTRL\_SIGSEL\_TIMER1CC2@{DMA\_CH\_CTRL\_SIGSEL\_TIMER1CC2}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_TIMER1CC2}{DMA\_CH\_CTRL\_SIGSEL\_TIMER1CC2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga1d688faae23077a6f9e41c58caa9a295} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+CC2~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5cda5b75545b3b4d6ce49b13c8be80e6}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+CC2}} $<$$<$ 0)}

Shifted mode TIMER1\+CC2 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga63fb7b0cfefa2ac321451200edd37aaf}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_TIMER1UFOF@{DMA\_CH\_CTRL\_SIGSEL\_TIMER1UFOF}}
\index{DMA\_CH\_CTRL\_SIGSEL\_TIMER1UFOF@{DMA\_CH\_CTRL\_SIGSEL\_TIMER1UFOF}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_TIMER1UFOF}{DMA\_CH\_CTRL\_SIGSEL\_TIMER1UFOF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga63fb7b0cfefa2ac321451200edd37aaf} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+UFOF~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga731024317d4242e9a1cf966c98bd0a4a}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER1\+UFOF}} $<$$<$ 0)}

Shifted mode TIMER1\+UFOF for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8b1ddb918cb0a31d40ea5c91482f9d98}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_TIMER2CC0@{DMA\_CH\_CTRL\_SIGSEL\_TIMER2CC0}}
\index{DMA\_CH\_CTRL\_SIGSEL\_TIMER2CC0@{DMA\_CH\_CTRL\_SIGSEL\_TIMER2CC0}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_TIMER2CC0}{DMA\_CH\_CTRL\_SIGSEL\_TIMER2CC0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8b1ddb918cb0a31d40ea5c91482f9d98} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+CC0~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3800bc9ed23783dd520fb68474c44440}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+CC0}} $<$$<$ 0)}

Shifted mode TIMER2\+CC0 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab5dd557c36811b11359722e12b2c84ac}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_TIMER2CC1@{DMA\_CH\_CTRL\_SIGSEL\_TIMER2CC1}}
\index{DMA\_CH\_CTRL\_SIGSEL\_TIMER2CC1@{DMA\_CH\_CTRL\_SIGSEL\_TIMER2CC1}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_TIMER2CC1}{DMA\_CH\_CTRL\_SIGSEL\_TIMER2CC1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab5dd557c36811b11359722e12b2c84ac} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+CC1~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9a5fc25026ec4b4726b9d79b2ffa692f}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+CC1}} $<$$<$ 0)}

Shifted mode TIMER2\+CC1 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac81e0cc73bf9b6ce896ed67e1e2bc455}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_TIMER2CC2@{DMA\_CH\_CTRL\_SIGSEL\_TIMER2CC2}}
\index{DMA\_CH\_CTRL\_SIGSEL\_TIMER2CC2@{DMA\_CH\_CTRL\_SIGSEL\_TIMER2CC2}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_TIMER2CC2}{DMA\_CH\_CTRL\_SIGSEL\_TIMER2CC2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac81e0cc73bf9b6ce896ed67e1e2bc455} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+CC2~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaff8870b6104a09eee4e18de61a5dc183}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+CC2}} $<$$<$ 0)}

Shifted mode TIMER2\+CC2 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga36d62c9f011872b6c6b386ec232976cf}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_TIMER2UFOF@{DMA\_CH\_CTRL\_SIGSEL\_TIMER2UFOF}}
\index{DMA\_CH\_CTRL\_SIGSEL\_TIMER2UFOF@{DMA\_CH\_CTRL\_SIGSEL\_TIMER2UFOF}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_TIMER2UFOF}{DMA\_CH\_CTRL\_SIGSEL\_TIMER2UFOF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga36d62c9f011872b6c6b386ec232976cf} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+UFOF~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gacb1bfae19058eddcd8b06f5c38c20516}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER2\+UFOF}} $<$$<$ 0)}

Shifted mode TIMER2\+UFOF for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga23f6d093333bb1500e9981258ca61959}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_TIMER3CC0@{DMA\_CH\_CTRL\_SIGSEL\_TIMER3CC0}}
\index{DMA\_CH\_CTRL\_SIGSEL\_TIMER3CC0@{DMA\_CH\_CTRL\_SIGSEL\_TIMER3CC0}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_TIMER3CC0}{DMA\_CH\_CTRL\_SIGSEL\_TIMER3CC0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga23f6d093333bb1500e9981258ca61959} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+CC0~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9977a696eb00b3c88977b89ed33cbe09}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+CC0}} $<$$<$ 0)}

Shifted mode TIMER3\+CC0 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga011f48686ea67cf46aa220711d85ce29}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_TIMER3CC1@{DMA\_CH\_CTRL\_SIGSEL\_TIMER3CC1}}
\index{DMA\_CH\_CTRL\_SIGSEL\_TIMER3CC1@{DMA\_CH\_CTRL\_SIGSEL\_TIMER3CC1}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_TIMER3CC1}{DMA\_CH\_CTRL\_SIGSEL\_TIMER3CC1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga011f48686ea67cf46aa220711d85ce29} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+CC1~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5171b1da332326cc8db66cf23a79a2ab}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+CC1}} $<$$<$ 0)}

Shifted mode TIMER3\+CC1 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga12d930a140bcccac906196ff5473440c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_TIMER3CC2@{DMA\_CH\_CTRL\_SIGSEL\_TIMER3CC2}}
\index{DMA\_CH\_CTRL\_SIGSEL\_TIMER3CC2@{DMA\_CH\_CTRL\_SIGSEL\_TIMER3CC2}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_TIMER3CC2}{DMA\_CH\_CTRL\_SIGSEL\_TIMER3CC2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga12d930a140bcccac906196ff5473440c} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+CC2~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0add1fe508bf4b3b81095eac86a8bb30}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+CC2}} $<$$<$ 0)}

Shifted mode TIMER3\+CC2 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac5c9a939ecc68a9ad47677f1afcbca13}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_TIMER3UFOF@{DMA\_CH\_CTRL\_SIGSEL\_TIMER3UFOF}}
\index{DMA\_CH\_CTRL\_SIGSEL\_TIMER3UFOF@{DMA\_CH\_CTRL\_SIGSEL\_TIMER3UFOF}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_TIMER3UFOF}{DMA\_CH\_CTRL\_SIGSEL\_TIMER3UFOF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac5c9a939ecc68a9ad47677f1afcbca13} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+UFOF~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga32d162905d47a4d7be3653a9f1ca0476}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+TIMER3\+UFOF}} $<$$<$ 0)}

Shifted mode TIMER3\+UFOF for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga64f9335f10a0c2401c15b4f32ac2287b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_UART0RXDATAV@{DMA\_CH\_CTRL\_SIGSEL\_UART0RXDATAV}}
\index{DMA\_CH\_CTRL\_SIGSEL\_UART0RXDATAV@{DMA\_CH\_CTRL\_SIGSEL\_UART0RXDATAV}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_UART0RXDATAV}{DMA\_CH\_CTRL\_SIGSEL\_UART0RXDATAV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga64f9335f10a0c2401c15b4f32ac2287b} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART0\+RXDATAV~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab4af7f5e89c6b4899914ed42c339fcca}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART0\+RXDATAV}} $<$$<$ 0)}

Shifted mode UART0\+RXDATAV for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab6853a6264a10762c2c0448a304b28c5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_UART0TXBL@{DMA\_CH\_CTRL\_SIGSEL\_UART0TXBL}}
\index{DMA\_CH\_CTRL\_SIGSEL\_UART0TXBL@{DMA\_CH\_CTRL\_SIGSEL\_UART0TXBL}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_UART0TXBL}{DMA\_CH\_CTRL\_SIGSEL\_UART0TXBL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab6853a6264a10762c2c0448a304b28c5} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART0\+TXBL~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2139ab4f2cb34d66414a5b69b30da6bc}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART0\+TXBL}} $<$$<$ 0)}

Shifted mode UART0\+TXBL for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga0979f04d2b207b1bf1ef3130872591c3}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_UART0TXEMPTY@{DMA\_CH\_CTRL\_SIGSEL\_UART0TXEMPTY}}
\index{DMA\_CH\_CTRL\_SIGSEL\_UART0TXEMPTY@{DMA\_CH\_CTRL\_SIGSEL\_UART0TXEMPTY}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_UART0TXEMPTY}{DMA\_CH\_CTRL\_SIGSEL\_UART0TXEMPTY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga0979f04d2b207b1bf1ef3130872591c3} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART0\+TXEMPTY~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gafb6ff868d69ef93cc93cb68ec0be54f2}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART0\+TXEMPTY}} $<$$<$ 0)}

Shifted mode UART0\+TXEMPTY for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga1180fff1c94d131832e75286446adf09}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_UART1RXDATAV@{DMA\_CH\_CTRL\_SIGSEL\_UART1RXDATAV}}
\index{DMA\_CH\_CTRL\_SIGSEL\_UART1RXDATAV@{DMA\_CH\_CTRL\_SIGSEL\_UART1RXDATAV}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_UART1RXDATAV}{DMA\_CH\_CTRL\_SIGSEL\_UART1RXDATAV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga1180fff1c94d131832e75286446adf09} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART1\+RXDATAV~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gacc84e18e21d2788107e796a827f40967}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART1\+RXDATAV}} $<$$<$ 0)}

Shifted mode UART1\+RXDATAV for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad218de1e5186acb19c82dab48dfb3db8}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_UART1TXBL@{DMA\_CH\_CTRL\_SIGSEL\_UART1TXBL}}
\index{DMA\_CH\_CTRL\_SIGSEL\_UART1TXBL@{DMA\_CH\_CTRL\_SIGSEL\_UART1TXBL}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_UART1TXBL}{DMA\_CH\_CTRL\_SIGSEL\_UART1TXBL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad218de1e5186acb19c82dab48dfb3db8} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART1\+TXBL~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga602fa31f345b4e9b5348d07bdbc9fb75}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART1\+TXBL}} $<$$<$ 0)}

Shifted mode UART1\+TXBL for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2cc134264cccc5a1c4f0ba5b886ec441}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_UART1TXEMPTY@{DMA\_CH\_CTRL\_SIGSEL\_UART1TXEMPTY}}
\index{DMA\_CH\_CTRL\_SIGSEL\_UART1TXEMPTY@{DMA\_CH\_CTRL\_SIGSEL\_UART1TXEMPTY}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_UART1TXEMPTY}{DMA\_CH\_CTRL\_SIGSEL\_UART1TXEMPTY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2cc134264cccc5a1c4f0ba5b886ec441} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART1\+TXEMPTY~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8537d72bfd937c6fce7929f87a0aa9cb}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+UART1\+TXEMPTY}} $<$$<$ 0)}

Shifted mode UART1\+TXEMPTY for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad594be72d97ee740553d1048ae2fbb82}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_USART0RXDATAV@{DMA\_CH\_CTRL\_SIGSEL\_USART0RXDATAV}}
\index{DMA\_CH\_CTRL\_SIGSEL\_USART0RXDATAV@{DMA\_CH\_CTRL\_SIGSEL\_USART0RXDATAV}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_USART0RXDATAV}{DMA\_CH\_CTRL\_SIGSEL\_USART0RXDATAV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad594be72d97ee740553d1048ae2fbb82} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART0\+RXDATAV~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa0287964c9726f07066512cbd50d5296}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART0\+RXDATAV}} $<$$<$ 0)}

Shifted mode USART0\+RXDATAV for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga3d282fa50e022493dad06f85b2cf87a1}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_USART0TXBL@{DMA\_CH\_CTRL\_SIGSEL\_USART0TXBL}}
\index{DMA\_CH\_CTRL\_SIGSEL\_USART0TXBL@{DMA\_CH\_CTRL\_SIGSEL\_USART0TXBL}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_USART0TXBL}{DMA\_CH\_CTRL\_SIGSEL\_USART0TXBL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga3d282fa50e022493dad06f85b2cf87a1} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART0\+TXBL~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga35a42c7ba591e2aa30c76bbea9ca994b}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART0\+TXBL}} $<$$<$ 0)}

Shifted mode USART0\+TXBL for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa6d87ec0b19fa6cbaa04a2918116a2e6}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_USART0TXEMPTY@{DMA\_CH\_CTRL\_SIGSEL\_USART0TXEMPTY}}
\index{DMA\_CH\_CTRL\_SIGSEL\_USART0TXEMPTY@{DMA\_CH\_CTRL\_SIGSEL\_USART0TXEMPTY}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_USART0TXEMPTY}{DMA\_CH\_CTRL\_SIGSEL\_USART0TXEMPTY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa6d87ec0b19fa6cbaa04a2918116a2e6} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART0\+TXEMPTY~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf1c2f3be40996cc8a7f8983479042f5a}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART0\+TXEMPTY}} $<$$<$ 0)}

Shifted mode USART0\+TXEMPTY for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5b16ecf4bc47e7ceeca9e72462651f18}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_USART1RXDATAV@{DMA\_CH\_CTRL\_SIGSEL\_USART1RXDATAV}}
\index{DMA\_CH\_CTRL\_SIGSEL\_USART1RXDATAV@{DMA\_CH\_CTRL\_SIGSEL\_USART1RXDATAV}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_USART1RXDATAV}{DMA\_CH\_CTRL\_SIGSEL\_USART1RXDATAV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5b16ecf4bc47e7ceeca9e72462651f18} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART1\+RXDATAV~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5e20ef2ef13d261a98472525c571089f}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART1\+RXDATAV}} $<$$<$ 0)}

Shifted mode USART1\+RXDATAV for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad19c9809a7363181e0fa07cb4d2c711e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_USART1RXDATAVRIGHT@{DMA\_CH\_CTRL\_SIGSEL\_USART1RXDATAVRIGHT}}
\index{DMA\_CH\_CTRL\_SIGSEL\_USART1RXDATAVRIGHT@{DMA\_CH\_CTRL\_SIGSEL\_USART1RXDATAVRIGHT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_USART1RXDATAVRIGHT}{DMA\_CH\_CTRL\_SIGSEL\_USART1RXDATAVRIGHT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad19c9809a7363181e0fa07cb4d2c711e} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART1\+RXDATAVRIGHT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gacdd8eb3fa4a247fbab60ec5f54803145}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART1\+RXDATAVRIGHT}} $<$$<$ 0)}

Shifted mode USART1\+RXDATAVRIGHT for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf3ecd954126a272e27b6a137436ea399}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_USART1TXBL@{DMA\_CH\_CTRL\_SIGSEL\_USART1TXBL}}
\index{DMA\_CH\_CTRL\_SIGSEL\_USART1TXBL@{DMA\_CH\_CTRL\_SIGSEL\_USART1TXBL}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_USART1TXBL}{DMA\_CH\_CTRL\_SIGSEL\_USART1TXBL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf3ecd954126a272e27b6a137436ea399} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART1\+TXBL~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga667453ef22f520514c86d7da0fd2ab61}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART1\+TXBL}} $<$$<$ 0)}

Shifted mode USART1\+TXBL for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga89251e868e07048e1c11f93fe964c2ad}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_USART1TXBLRIGHT@{DMA\_CH\_CTRL\_SIGSEL\_USART1TXBLRIGHT}}
\index{DMA\_CH\_CTRL\_SIGSEL\_USART1TXBLRIGHT@{DMA\_CH\_CTRL\_SIGSEL\_USART1TXBLRIGHT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_USART1TXBLRIGHT}{DMA\_CH\_CTRL\_SIGSEL\_USART1TXBLRIGHT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga89251e868e07048e1c11f93fe964c2ad} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART1\+TXBLRIGHT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gafa8600dced140b98f178c3cdb2e46a8e}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART1\+TXBLRIGHT}} $<$$<$ 0)}

Shifted mode USART1\+TXBLRIGHT for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaee7353ffcf988021aee1d571323d5905}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_USART1TXEMPTY@{DMA\_CH\_CTRL\_SIGSEL\_USART1TXEMPTY}}
\index{DMA\_CH\_CTRL\_SIGSEL\_USART1TXEMPTY@{DMA\_CH\_CTRL\_SIGSEL\_USART1TXEMPTY}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_USART1TXEMPTY}{DMA\_CH\_CTRL\_SIGSEL\_USART1TXEMPTY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaee7353ffcf988021aee1d571323d5905} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART1\+TXEMPTY~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gabf711e2def96a67c61feefbd222e3587}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART1\+TXEMPTY}} $<$$<$ 0)}

Shifted mode USART1\+TXEMPTY for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga1ad7941b6b85783188ab667665a8a018}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_USART2RXDATAV@{DMA\_CH\_CTRL\_SIGSEL\_USART2RXDATAV}}
\index{DMA\_CH\_CTRL\_SIGSEL\_USART2RXDATAV@{DMA\_CH\_CTRL\_SIGSEL\_USART2RXDATAV}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_USART2RXDATAV}{DMA\_CH\_CTRL\_SIGSEL\_USART2RXDATAV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga1ad7941b6b85783188ab667665a8a018} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART2\+RXDATAV~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga58c7af4e3c024d693852338c2068ff91}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART2\+RXDATAV}} $<$$<$ 0)}

Shifted mode USART2\+RXDATAV for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga45769a8728faddc52121fa95efd5b339}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_USART2RXDATAVRIGHT@{DMA\_CH\_CTRL\_SIGSEL\_USART2RXDATAVRIGHT}}
\index{DMA\_CH\_CTRL\_SIGSEL\_USART2RXDATAVRIGHT@{DMA\_CH\_CTRL\_SIGSEL\_USART2RXDATAVRIGHT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_USART2RXDATAVRIGHT}{DMA\_CH\_CTRL\_SIGSEL\_USART2RXDATAVRIGHT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga45769a8728faddc52121fa95efd5b339} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART2\+RXDATAVRIGHT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga31b9945faf63e28c170cb8f831412b1d}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART2\+RXDATAVRIGHT}} $<$$<$ 0)}

Shifted mode USART2\+RXDATAVRIGHT for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gada742316065edd153eb63915fad6c1cc}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_USART2TXBL@{DMA\_CH\_CTRL\_SIGSEL\_USART2TXBL}}
\index{DMA\_CH\_CTRL\_SIGSEL\_USART2TXBL@{DMA\_CH\_CTRL\_SIGSEL\_USART2TXBL}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_USART2TXBL}{DMA\_CH\_CTRL\_SIGSEL\_USART2TXBL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gada742316065edd153eb63915fad6c1cc} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART2\+TXBL~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8550f996ad8d351aa0bdb3150ae059a1}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART2\+TXBL}} $<$$<$ 0)}

Shifted mode USART2\+TXBL for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga42989a04e7bdec6ab9dd2551af3a9745}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_USART2TXBLRIGHT@{DMA\_CH\_CTRL\_SIGSEL\_USART2TXBLRIGHT}}
\index{DMA\_CH\_CTRL\_SIGSEL\_USART2TXBLRIGHT@{DMA\_CH\_CTRL\_SIGSEL\_USART2TXBLRIGHT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_USART2TXBLRIGHT}{DMA\_CH\_CTRL\_SIGSEL\_USART2TXBLRIGHT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga42989a04e7bdec6ab9dd2551af3a9745} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART2\+TXBLRIGHT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2571f9b30251a04d1c4be90cba81af2c}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART2\+TXBLRIGHT}} $<$$<$ 0)}

Shifted mode USART2\+TXBLRIGHT for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gada5bcbe34c71f5e21ce00331c41f0f1b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SIGSEL\_USART2TXEMPTY@{DMA\_CH\_CTRL\_SIGSEL\_USART2TXEMPTY}}
\index{DMA\_CH\_CTRL\_SIGSEL\_USART2TXEMPTY@{DMA\_CH\_CTRL\_SIGSEL\_USART2TXEMPTY}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SIGSEL\_USART2TXEMPTY}{DMA\_CH\_CTRL\_SIGSEL\_USART2TXEMPTY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gada5bcbe34c71f5e21ce00331c41f0f1b} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART2\+TXEMPTY~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga08fcfc9b2f4934a22cf5923d8f9129de}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SIGSEL\+\_\+\+USART2\+TXEMPTY}} $<$$<$ 0)}

Shifted mode USART2\+TXEMPTY for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga213db1dc63a0e9e99ba1f348974b5fa2}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SOURCESEL\_ADC0@{DMA\_CH\_CTRL\_SOURCESEL\_ADC0}}
\index{DMA\_CH\_CTRL\_SOURCESEL\_ADC0@{DMA\_CH\_CTRL\_SOURCESEL\_ADC0}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SOURCESEL\_ADC0}{DMA\_CH\_CTRL\_SOURCESEL\_ADC0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga213db1dc63a0e9e99ba1f348974b5fa2} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+ADC0~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga095c8a29067cd22c9967bea5f7b28b39}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+ADC0}} $<$$<$ 16)}

Shifted mode ADC0 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga3ceb8c513ccdb74de880a9f6e72813f2}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SOURCESEL\_AES@{DMA\_CH\_CTRL\_SOURCESEL\_AES}}
\index{DMA\_CH\_CTRL\_SOURCESEL\_AES@{DMA\_CH\_CTRL\_SOURCESEL\_AES}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SOURCESEL\_AES}{DMA\_CH\_CTRL\_SOURCESEL\_AES}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga3ceb8c513ccdb74de880a9f6e72813f2} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+AES~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga44721664aaaad0443e69ce1a15bb1579}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+AES}} $<$$<$ 16)}

Shifted mode AES for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga35fb5be616b8f2cc32d12704ca7ab563}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SOURCESEL\_DAC0@{DMA\_CH\_CTRL\_SOURCESEL\_DAC0}}
\index{DMA\_CH\_CTRL\_SOURCESEL\_DAC0@{DMA\_CH\_CTRL\_SOURCESEL\_DAC0}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SOURCESEL\_DAC0}{DMA\_CH\_CTRL\_SOURCESEL\_DAC0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga35fb5be616b8f2cc32d12704ca7ab563} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+DAC0~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga989f2c3ffd30ba872523dcc2848637ae}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+DAC0}} $<$$<$ 16)}

Shifted mode DAC0 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga0c4c09c2961021403d8b3b92ad4f6f98}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SOURCESEL\_EBI@{DMA\_CH\_CTRL\_SOURCESEL\_EBI}}
\index{DMA\_CH\_CTRL\_SOURCESEL\_EBI@{DMA\_CH\_CTRL\_SOURCESEL\_EBI}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SOURCESEL\_EBI}{DMA\_CH\_CTRL\_SOURCESEL\_EBI}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga0c4c09c2961021403d8b3b92ad4f6f98} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+EBI~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab2487feb5b79623d3a8d9ac22889c638}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+EBI}} $<$$<$ 16)}

Shifted mode EBI for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4203948e69c2ccebffc35ba5c9667e43}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SOURCESEL\_I2C0@{DMA\_CH\_CTRL\_SOURCESEL\_I2C0}}
\index{DMA\_CH\_CTRL\_SOURCESEL\_I2C0@{DMA\_CH\_CTRL\_SOURCESEL\_I2C0}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SOURCESEL\_I2C0}{DMA\_CH\_CTRL\_SOURCESEL\_I2C0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4203948e69c2ccebffc35ba5c9667e43} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+I2\+C0~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga51a649958f8696144f36bab5bbee0d66}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+I2\+C0}} $<$$<$ 16)}

Shifted mode I2\+C0 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf8980539e7ec36d9290612ef39bfe1be}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SOURCESEL\_I2C1@{DMA\_CH\_CTRL\_SOURCESEL\_I2C1}}
\index{DMA\_CH\_CTRL\_SOURCESEL\_I2C1@{DMA\_CH\_CTRL\_SOURCESEL\_I2C1}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SOURCESEL\_I2C1}{DMA\_CH\_CTRL\_SOURCESEL\_I2C1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf8980539e7ec36d9290612ef39bfe1be} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+I2\+C1~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga091aac96f8988eb5148c38af8ef9ed0d}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+I2\+C1}} $<$$<$ 16)}

Shifted mode I2\+C1 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5a63371dd0b0a83f34089e0e27401077}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SOURCESEL\_LESENSE@{DMA\_CH\_CTRL\_SOURCESEL\_LESENSE}}
\index{DMA\_CH\_CTRL\_SOURCESEL\_LESENSE@{DMA\_CH\_CTRL\_SOURCESEL\_LESENSE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SOURCESEL\_LESENSE}{DMA\_CH\_CTRL\_SOURCESEL\_LESENSE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5a63371dd0b0a83f34089e0e27401077} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+LESENSE~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1523f32b7e8b2a9668f24eed0df75f8c}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+LESENSE}} $<$$<$ 16)}

Shifted mode LESENSE for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga50eba1059c5fda99a64a66c078e8386c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SOURCESEL\_LEUART0@{DMA\_CH\_CTRL\_SOURCESEL\_LEUART0}}
\index{DMA\_CH\_CTRL\_SOURCESEL\_LEUART0@{DMA\_CH\_CTRL\_SOURCESEL\_LEUART0}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SOURCESEL\_LEUART0}{DMA\_CH\_CTRL\_SOURCESEL\_LEUART0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga50eba1059c5fda99a64a66c078e8386c} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+LEUART0~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga27a8e2a87baf285198f037d072290e0d}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+LEUART0}} $<$$<$ 16)}

Shifted mode LEUART0 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga6ee301da635cd7dd31f68a018b9deb9b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SOURCESEL\_LEUART1@{DMA\_CH\_CTRL\_SOURCESEL\_LEUART1}}
\index{DMA\_CH\_CTRL\_SOURCESEL\_LEUART1@{DMA\_CH\_CTRL\_SOURCESEL\_LEUART1}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SOURCESEL\_LEUART1}{DMA\_CH\_CTRL\_SOURCESEL\_LEUART1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga6ee301da635cd7dd31f68a018b9deb9b} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+LEUART1~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab73ee0df6a621643c05b54bbf46994d3}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+LEUART1}} $<$$<$ 16)}

Shifted mode LEUART1 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa6b6443632398c1a2162e6002fa5a06c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SOURCESEL\_MSC@{DMA\_CH\_CTRL\_SOURCESEL\_MSC}}
\index{DMA\_CH\_CTRL\_SOURCESEL\_MSC@{DMA\_CH\_CTRL\_SOURCESEL\_MSC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SOURCESEL\_MSC}{DMA\_CH\_CTRL\_SOURCESEL\_MSC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa6b6443632398c1a2162e6002fa5a06c} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+MSC~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2e1c65ea2e97e793ef7c5c28cc17f9c9}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+MSC}} $<$$<$ 16)}

Shifted mode MSC for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa78dd4529d020eed2ecf30ca7558007d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SOURCESEL\_NONE@{DMA\_CH\_CTRL\_SOURCESEL\_NONE}}
\index{DMA\_CH\_CTRL\_SOURCESEL\_NONE@{DMA\_CH\_CTRL\_SOURCESEL\_NONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SOURCESEL\_NONE}{DMA\_CH\_CTRL\_SOURCESEL\_NONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa78dd4529d020eed2ecf30ca7558007d} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+NONE~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga135d2d80175b1e41ae442277d9e01222}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+NONE}} $<$$<$ 16)}

Shifted mode NONE for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gae4b3bde8ff8cbd44cce878c5dab238d4}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SOURCESEL\_TIMER0@{DMA\_CH\_CTRL\_SOURCESEL\_TIMER0}}
\index{DMA\_CH\_CTRL\_SOURCESEL\_TIMER0@{DMA\_CH\_CTRL\_SOURCESEL\_TIMER0}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SOURCESEL\_TIMER0}{DMA\_CH\_CTRL\_SOURCESEL\_TIMER0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gae4b3bde8ff8cbd44cce878c5dab238d4} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER0~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1ddfcbd200de03ce62518c8b74591544}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER0}} $<$$<$ 16)}

Shifted mode TIMER0 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga7fa2d58bb90ba72e6193c039fe36edd0}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SOURCESEL\_TIMER1@{DMA\_CH\_CTRL\_SOURCESEL\_TIMER1}}
\index{DMA\_CH\_CTRL\_SOURCESEL\_TIMER1@{DMA\_CH\_CTRL\_SOURCESEL\_TIMER1}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SOURCESEL\_TIMER1}{DMA\_CH\_CTRL\_SOURCESEL\_TIMER1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga7fa2d58bb90ba72e6193c039fe36edd0} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER1~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad73d3990037bce55b78258e643d7d3a0}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER1}} $<$$<$ 16)}

Shifted mode TIMER1 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga131474280b4a6584dfb141947f1c6fa1}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SOURCESEL\_TIMER2@{DMA\_CH\_CTRL\_SOURCESEL\_TIMER2}}
\index{DMA\_CH\_CTRL\_SOURCESEL\_TIMER2@{DMA\_CH\_CTRL\_SOURCESEL\_TIMER2}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SOURCESEL\_TIMER2}{DMA\_CH\_CTRL\_SOURCESEL\_TIMER2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga131474280b4a6584dfb141947f1c6fa1} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER2~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2191df625cd1b28e2bceba686f433c6e}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER2}} $<$$<$ 16)}

Shifted mode TIMER2 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gae86c166f2e1df6bb2c5cd4cbd614075b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SOURCESEL\_TIMER3@{DMA\_CH\_CTRL\_SOURCESEL\_TIMER3}}
\index{DMA\_CH\_CTRL\_SOURCESEL\_TIMER3@{DMA\_CH\_CTRL\_SOURCESEL\_TIMER3}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SOURCESEL\_TIMER3}{DMA\_CH\_CTRL\_SOURCESEL\_TIMER3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gae86c166f2e1df6bb2c5cd4cbd614075b} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER3~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5e2942d4f1a117d1c6c120cad705bf3b}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+TIMER3}} $<$$<$ 16)}

Shifted mode TIMER3 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga456792e70808de5a7a26248dcec7166a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SOURCESEL\_UART0@{DMA\_CH\_CTRL\_SOURCESEL\_UART0}}
\index{DMA\_CH\_CTRL\_SOURCESEL\_UART0@{DMA\_CH\_CTRL\_SOURCESEL\_UART0}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SOURCESEL\_UART0}{DMA\_CH\_CTRL\_SOURCESEL\_UART0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga456792e70808de5a7a26248dcec7166a} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+UART0~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf280d451c0dd20ea6f1045d9c47583a3}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+UART0}} $<$$<$ 16)}

Shifted mode UART0 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga844144b13669fff701bf66ddd26e5113}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SOURCESEL\_UART1@{DMA\_CH\_CTRL\_SOURCESEL\_UART1}}
\index{DMA\_CH\_CTRL\_SOURCESEL\_UART1@{DMA\_CH\_CTRL\_SOURCESEL\_UART1}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SOURCESEL\_UART1}{DMA\_CH\_CTRL\_SOURCESEL\_UART1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga844144b13669fff701bf66ddd26e5113} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+UART1~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga65de036dd202656b993710fccbb07f53}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+UART1}} $<$$<$ 16)}

Shifted mode UART1 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab40f7345569ffab22b0ea39fc0070b7b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SOURCESEL\_USART0@{DMA\_CH\_CTRL\_SOURCESEL\_USART0}}
\index{DMA\_CH\_CTRL\_SOURCESEL\_USART0@{DMA\_CH\_CTRL\_SOURCESEL\_USART0}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SOURCESEL\_USART0}{DMA\_CH\_CTRL\_SOURCESEL\_USART0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab40f7345569ffab22b0ea39fc0070b7b} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+USART0~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac84d149600ca51e25f7afa6fe3e64eb1}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+USART0}} $<$$<$ 16)}

Shifted mode USART0 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga40e7eb94ba04b58a642d61b64ab95f8e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SOURCESEL\_USART1@{DMA\_CH\_CTRL\_SOURCESEL\_USART1}}
\index{DMA\_CH\_CTRL\_SOURCESEL\_USART1@{DMA\_CH\_CTRL\_SOURCESEL\_USART1}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SOURCESEL\_USART1}{DMA\_CH\_CTRL\_SOURCESEL\_USART1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga40e7eb94ba04b58a642d61b64ab95f8e} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+USART1~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad31f2e72e677c613e322d8dc6b782d17}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+USART1}} $<$$<$ 16)}

Shifted mode USART1 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga3dc1a34d39f06b571c27aafd1fe06614}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CH\_CTRL\_SOURCESEL\_USART2@{DMA\_CH\_CTRL\_SOURCESEL\_USART2}}
\index{DMA\_CH\_CTRL\_SOURCESEL\_USART2@{DMA\_CH\_CTRL\_SOURCESEL\_USART2}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CH\_CTRL\_SOURCESEL\_USART2}{DMA\_CH\_CTRL\_SOURCESEL\_USART2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga3dc1a34d39f06b571c27aafd1fe06614} 
\#define DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+USART2~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga077e6e6f4958cbd1fc0113015725d4d9}{\+\_\+\+DMA\+\_\+\+CH\+\_\+\+CTRL\+\_\+\+SOURCESEL\+\_\+\+USART2}} $<$$<$ 16)}

Shifted mode USART2 for DMA\+\_\+\+CH\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga511af0db142c89640d5a701e356c0300}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTC\_CH0ALTC@{DMA\_CHALTC\_CH0ALTC}}
\index{DMA\_CHALTC\_CH0ALTC@{DMA\_CHALTC\_CH0ALTC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTC\_CH0ALTC}{DMA\_CHALTC\_CH0ALTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga511af0db142c89640d5a701e356c0300} 
\#define DMA\+\_\+\+CHALTC\+\_\+\+CH0\+ALTC~(0x1\+UL $<$$<$ 0)}

Channel 0 Alternate Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga7a3881163fa7d248ce6e5dc219e18ea7}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTC\_CH0ALTC\_DEFAULT@{DMA\_CHALTC\_CH0ALTC\_DEFAULT}}
\index{DMA\_CHALTC\_CH0ALTC\_DEFAULT@{DMA\_CHALTC\_CH0ALTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTC\_CH0ALTC\_DEFAULT}{DMA\_CHALTC\_CH0ALTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga7a3881163fa7d248ce6e5dc219e18ea7} 
\#define DMA\+\_\+\+CHALTC\+\_\+\+CH0\+ALTC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga26e677040d3f7a08d35010caae94fffc}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH0\+ALTC\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for DMA\+\_\+\+CHALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5f10fa44c32e2d1365aa8946ae8db640}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTC\_CH10ALTC@{DMA\_CHALTC\_CH10ALTC}}
\index{DMA\_CHALTC\_CH10ALTC@{DMA\_CHALTC\_CH10ALTC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTC\_CH10ALTC}{DMA\_CHALTC\_CH10ALTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5f10fa44c32e2d1365aa8946ae8db640} 
\#define DMA\+\_\+\+CHALTC\+\_\+\+CH10\+ALTC~(0x1\+UL $<$$<$ 10)}

Channel 10 Alternate Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaebca545470c11caff0fd5be57fb54c62}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTC\_CH10ALTC\_DEFAULT@{DMA\_CHALTC\_CH10ALTC\_DEFAULT}}
\index{DMA\_CHALTC\_CH10ALTC\_DEFAULT@{DMA\_CHALTC\_CH10ALTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTC\_CH10ALTC\_DEFAULT}{DMA\_CHALTC\_CH10ALTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaebca545470c11caff0fd5be57fb54c62} 
\#define DMA\+\_\+\+CHALTC\+\_\+\+CH10\+ALTC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaebf713d79c10c3c421d22ce1d5d3f4c7}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH10\+ALTC\+\_\+\+DEFAULT}} $<$$<$ 10)}

Shifted mode DEFAULT for DMA\+\_\+\+CHALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gabf5b902321cc3e78e9781e695a2594e3}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTC\_CH11ALTC@{DMA\_CHALTC\_CH11ALTC}}
\index{DMA\_CHALTC\_CH11ALTC@{DMA\_CHALTC\_CH11ALTC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTC\_CH11ALTC}{DMA\_CHALTC\_CH11ALTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gabf5b902321cc3e78e9781e695a2594e3} 
\#define DMA\+\_\+\+CHALTC\+\_\+\+CH11\+ALTC~(0x1\+UL $<$$<$ 11)}

Channel 11 Alternate Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga42e0924d53118f3584e7cffdcc6e79fd}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTC\_CH11ALTC\_DEFAULT@{DMA\_CHALTC\_CH11ALTC\_DEFAULT}}
\index{DMA\_CHALTC\_CH11ALTC\_DEFAULT@{DMA\_CHALTC\_CH11ALTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTC\_CH11ALTC\_DEFAULT}{DMA\_CHALTC\_CH11ALTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga42e0924d53118f3584e7cffdcc6e79fd} 
\#define DMA\+\_\+\+CHALTC\+\_\+\+CH11\+ALTC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5dd59028237074a33c96b27130970d32}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH11\+ALTC\+\_\+\+DEFAULT}} $<$$<$ 11)}

Shifted mode DEFAULT for DMA\+\_\+\+CHALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga05e2f045a0534efd76fdc2da493605a9}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTC\_CH1ALTC@{DMA\_CHALTC\_CH1ALTC}}
\index{DMA\_CHALTC\_CH1ALTC@{DMA\_CHALTC\_CH1ALTC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTC\_CH1ALTC}{DMA\_CHALTC\_CH1ALTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga05e2f045a0534efd76fdc2da493605a9} 
\#define DMA\+\_\+\+CHALTC\+\_\+\+CH1\+ALTC~(0x1\+UL $<$$<$ 1)}

Channel 1 Alternate Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga0341c20dbbcffd9a67a7cf7269e4cb09}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTC\_CH1ALTC\_DEFAULT@{DMA\_CHALTC\_CH1ALTC\_DEFAULT}}
\index{DMA\_CHALTC\_CH1ALTC\_DEFAULT@{DMA\_CHALTC\_CH1ALTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTC\_CH1ALTC\_DEFAULT}{DMA\_CHALTC\_CH1ALTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga0341c20dbbcffd9a67a7cf7269e4cb09} 
\#define DMA\+\_\+\+CHALTC\+\_\+\+CH1\+ALTC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf759837436d1cf793175452481799715}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH1\+ALTC\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for DMA\+\_\+\+CHALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5def0cf4048c90fc2e1546324c245c08}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTC\_CH2ALTC@{DMA\_CHALTC\_CH2ALTC}}
\index{DMA\_CHALTC\_CH2ALTC@{DMA\_CHALTC\_CH2ALTC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTC\_CH2ALTC}{DMA\_CHALTC\_CH2ALTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5def0cf4048c90fc2e1546324c245c08} 
\#define DMA\+\_\+\+CHALTC\+\_\+\+CH2\+ALTC~(0x1\+UL $<$$<$ 2)}

Channel 2 Alternate Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga37f75f8149bbdf4535c58b092fd31d66}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTC\_CH2ALTC\_DEFAULT@{DMA\_CHALTC\_CH2ALTC\_DEFAULT}}
\index{DMA\_CHALTC\_CH2ALTC\_DEFAULT@{DMA\_CHALTC\_CH2ALTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTC\_CH2ALTC\_DEFAULT}{DMA\_CHALTC\_CH2ALTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga37f75f8149bbdf4535c58b092fd31d66} 
\#define DMA\+\_\+\+CHALTC\+\_\+\+CH2\+ALTC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8fbbeffa6a1b2c850ee7f462bba2093f}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH2\+ALTC\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for DMA\+\_\+\+CHALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga24257997abb94b463b9c104e43a01ce2}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTC\_CH3ALTC@{DMA\_CHALTC\_CH3ALTC}}
\index{DMA\_CHALTC\_CH3ALTC@{DMA\_CHALTC\_CH3ALTC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTC\_CH3ALTC}{DMA\_CHALTC\_CH3ALTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga24257997abb94b463b9c104e43a01ce2} 
\#define DMA\+\_\+\+CHALTC\+\_\+\+CH3\+ALTC~(0x1\+UL $<$$<$ 3)}

Channel 3 Alternate Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga214964bfec83e6643b7991ff93b7d4e7}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTC\_CH3ALTC\_DEFAULT@{DMA\_CHALTC\_CH3ALTC\_DEFAULT}}
\index{DMA\_CHALTC\_CH3ALTC\_DEFAULT@{DMA\_CHALTC\_CH3ALTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTC\_CH3ALTC\_DEFAULT}{DMA\_CHALTC\_CH3ALTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga214964bfec83e6643b7991ff93b7d4e7} 
\#define DMA\+\_\+\+CHALTC\+\_\+\+CH3\+ALTC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4db54974f58057d62d944d39ff80e564}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH3\+ALTC\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for DMA\+\_\+\+CHALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8a7dec837ee6581822cb8f74a259409c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTC\_CH4ALTC@{DMA\_CHALTC\_CH4ALTC}}
\index{DMA\_CHALTC\_CH4ALTC@{DMA\_CHALTC\_CH4ALTC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTC\_CH4ALTC}{DMA\_CHALTC\_CH4ALTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8a7dec837ee6581822cb8f74a259409c} 
\#define DMA\+\_\+\+CHALTC\+\_\+\+CH4\+ALTC~(0x1\+UL $<$$<$ 4)}

Channel 4 Alternate Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga28c0f465ac102c5932c5c10e8cbff788}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTC\_CH4ALTC\_DEFAULT@{DMA\_CHALTC\_CH4ALTC\_DEFAULT}}
\index{DMA\_CHALTC\_CH4ALTC\_DEFAULT@{DMA\_CHALTC\_CH4ALTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTC\_CH4ALTC\_DEFAULT}{DMA\_CHALTC\_CH4ALTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga28c0f465ac102c5932c5c10e8cbff788} 
\#define DMA\+\_\+\+CHALTC\+\_\+\+CH4\+ALTC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad580715adb266598509822ba66ee17d5}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH4\+ALTC\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for DMA\+\_\+\+CHALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga58fe5d31b279243c92b4c6cf16743c61}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTC\_CH5ALTC@{DMA\_CHALTC\_CH5ALTC}}
\index{DMA\_CHALTC\_CH5ALTC@{DMA\_CHALTC\_CH5ALTC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTC\_CH5ALTC}{DMA\_CHALTC\_CH5ALTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga58fe5d31b279243c92b4c6cf16743c61} 
\#define DMA\+\_\+\+CHALTC\+\_\+\+CH5\+ALTC~(0x1\+UL $<$$<$ 5)}

Channel 5 Alternate Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5d530ea7553e3576c0420c86ef574674}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTC\_CH5ALTC\_DEFAULT@{DMA\_CHALTC\_CH5ALTC\_DEFAULT}}
\index{DMA\_CHALTC\_CH5ALTC\_DEFAULT@{DMA\_CHALTC\_CH5ALTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTC\_CH5ALTC\_DEFAULT}{DMA\_CHALTC\_CH5ALTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5d530ea7553e3576c0420c86ef574674} 
\#define DMA\+\_\+\+CHALTC\+\_\+\+CH5\+ALTC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4e6fec83ed0b7a19a66d59cb84f8b571}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH5\+ALTC\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for DMA\+\_\+\+CHALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga0edda71f2e4dd8b4f774b65e335fc140}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTC\_CH6ALTC@{DMA\_CHALTC\_CH6ALTC}}
\index{DMA\_CHALTC\_CH6ALTC@{DMA\_CHALTC\_CH6ALTC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTC\_CH6ALTC}{DMA\_CHALTC\_CH6ALTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga0edda71f2e4dd8b4f774b65e335fc140} 
\#define DMA\+\_\+\+CHALTC\+\_\+\+CH6\+ALTC~(0x1\+UL $<$$<$ 6)}

Channel 6 Alternate Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga436905e99d04047ebd67b45adaba391f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTC\_CH6ALTC\_DEFAULT@{DMA\_CHALTC\_CH6ALTC\_DEFAULT}}
\index{DMA\_CHALTC\_CH6ALTC\_DEFAULT@{DMA\_CHALTC\_CH6ALTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTC\_CH6ALTC\_DEFAULT}{DMA\_CHALTC\_CH6ALTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga436905e99d04047ebd67b45adaba391f} 
\#define DMA\+\_\+\+CHALTC\+\_\+\+CH6\+ALTC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga056ac5b8c33bbe5996b8944fabea4c97}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH6\+ALTC\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for DMA\+\_\+\+CHALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga68143bca63adfb25b1e22715c6f48e74}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTC\_CH7ALTC@{DMA\_CHALTC\_CH7ALTC}}
\index{DMA\_CHALTC\_CH7ALTC@{DMA\_CHALTC\_CH7ALTC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTC\_CH7ALTC}{DMA\_CHALTC\_CH7ALTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga68143bca63adfb25b1e22715c6f48e74} 
\#define DMA\+\_\+\+CHALTC\+\_\+\+CH7\+ALTC~(0x1\+UL $<$$<$ 7)}

Channel 7 Alternate Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga3f2876e434ab3f5febaa186b984af8d5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTC\_CH7ALTC\_DEFAULT@{DMA\_CHALTC\_CH7ALTC\_DEFAULT}}
\index{DMA\_CHALTC\_CH7ALTC\_DEFAULT@{DMA\_CHALTC\_CH7ALTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTC\_CH7ALTC\_DEFAULT}{DMA\_CHALTC\_CH7ALTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga3f2876e434ab3f5febaa186b984af8d5} 
\#define DMA\+\_\+\+CHALTC\+\_\+\+CH7\+ALTC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaff3f270acb64c2e896a3d367a2f72a52}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH7\+ALTC\+\_\+\+DEFAULT}} $<$$<$ 7)}

Shifted mode DEFAULT for DMA\+\_\+\+CHALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad4e55b7d99681d35e90662e20feb6476}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTC\_CH8ALTC@{DMA\_CHALTC\_CH8ALTC}}
\index{DMA\_CHALTC\_CH8ALTC@{DMA\_CHALTC\_CH8ALTC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTC\_CH8ALTC}{DMA\_CHALTC\_CH8ALTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad4e55b7d99681d35e90662e20feb6476} 
\#define DMA\+\_\+\+CHALTC\+\_\+\+CH8\+ALTC~(0x1\+UL $<$$<$ 8)}

Channel 8 Alternate Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga974b35a7db29b8d37a764224a174479f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTC\_CH8ALTC\_DEFAULT@{DMA\_CHALTC\_CH8ALTC\_DEFAULT}}
\index{DMA\_CHALTC\_CH8ALTC\_DEFAULT@{DMA\_CHALTC\_CH8ALTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTC\_CH8ALTC\_DEFAULT}{DMA\_CHALTC\_CH8ALTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga974b35a7db29b8d37a764224a174479f} 
\#define DMA\+\_\+\+CHALTC\+\_\+\+CH8\+ALTC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga82438177e1285fd809a008a32a7385e0}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH8\+ALTC\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for DMA\+\_\+\+CHALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaabaefd0dd2fbae0f0d4a6a4adacf9524}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTC\_CH9ALTC@{DMA\_CHALTC\_CH9ALTC}}
\index{DMA\_CHALTC\_CH9ALTC@{DMA\_CHALTC\_CH9ALTC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTC\_CH9ALTC}{DMA\_CHALTC\_CH9ALTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaabaefd0dd2fbae0f0d4a6a4adacf9524} 
\#define DMA\+\_\+\+CHALTC\+\_\+\+CH9\+ALTC~(0x1\+UL $<$$<$ 9)}

Channel 9 Alternate Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga46ed8db886609ff497f018716cb15a42}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTC\_CH9ALTC\_DEFAULT@{DMA\_CHALTC\_CH9ALTC\_DEFAULT}}
\index{DMA\_CHALTC\_CH9ALTC\_DEFAULT@{DMA\_CHALTC\_CH9ALTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTC\_CH9ALTC\_DEFAULT}{DMA\_CHALTC\_CH9ALTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga46ed8db886609ff497f018716cb15a42} 
\#define DMA\+\_\+\+CHALTC\+\_\+\+CH9\+ALTC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8ccf5045f0781c23be219cc91821d0bf}{\+\_\+\+DMA\+\_\+\+CHALTC\+\_\+\+CH9\+ALTC\+\_\+\+DEFAULT}} $<$$<$ 9)}

Shifted mode DEFAULT for DMA\+\_\+\+CHALTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga613418fb0799e7247179ac93163a767f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTS\_CH0ALTS@{DMA\_CHALTS\_CH0ALTS}}
\index{DMA\_CHALTS\_CH0ALTS@{DMA\_CHALTS\_CH0ALTS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTS\_CH0ALTS}{DMA\_CHALTS\_CH0ALTS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga613418fb0799e7247179ac93163a767f} 
\#define DMA\+\_\+\+CHALTS\+\_\+\+CH0\+ALTS~(0x1\+UL $<$$<$ 0)}

Channel 0 Alternate Structure Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa54ec7c7973183897876c530f978a9f0}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTS\_CH0ALTS\_DEFAULT@{DMA\_CHALTS\_CH0ALTS\_DEFAULT}}
\index{DMA\_CHALTS\_CH0ALTS\_DEFAULT@{DMA\_CHALTS\_CH0ALTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTS\_CH0ALTS\_DEFAULT}{DMA\_CHALTS\_CH0ALTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa54ec7c7973183897876c530f978a9f0} 
\#define DMA\+\_\+\+CHALTS\+\_\+\+CH0\+ALTS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1d751c15deaf5e136fa7566b53bb7b85}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH0\+ALTS\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for DMA\+\_\+\+CHALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga08034913d75eb92bb0b629d37abce841}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTS\_CH10ALTS@{DMA\_CHALTS\_CH10ALTS}}
\index{DMA\_CHALTS\_CH10ALTS@{DMA\_CHALTS\_CH10ALTS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTS\_CH10ALTS}{DMA\_CHALTS\_CH10ALTS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga08034913d75eb92bb0b629d37abce841} 
\#define DMA\+\_\+\+CHALTS\+\_\+\+CH10\+ALTS~(0x1\+UL $<$$<$ 10)}

Channel 10 Alternate Structure Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac0316b76486e5be2cfe327b0e5affbc3}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTS\_CH10ALTS\_DEFAULT@{DMA\_CHALTS\_CH10ALTS\_DEFAULT}}
\index{DMA\_CHALTS\_CH10ALTS\_DEFAULT@{DMA\_CHALTS\_CH10ALTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTS\_CH10ALTS\_DEFAULT}{DMA\_CHALTS\_CH10ALTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac0316b76486e5be2cfe327b0e5affbc3} 
\#define DMA\+\_\+\+CHALTS\+\_\+\+CH10\+ALTS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf7796cc1354b2183ef01ad636ae31927}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH10\+ALTS\+\_\+\+DEFAULT}} $<$$<$ 10)}

Shifted mode DEFAULT for DMA\+\_\+\+CHALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5230f4d1dd6ef2fa40549a5d47986816}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTS\_CH11ALTS@{DMA\_CHALTS\_CH11ALTS}}
\index{DMA\_CHALTS\_CH11ALTS@{DMA\_CHALTS\_CH11ALTS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTS\_CH11ALTS}{DMA\_CHALTS\_CH11ALTS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5230f4d1dd6ef2fa40549a5d47986816} 
\#define DMA\+\_\+\+CHALTS\+\_\+\+CH11\+ALTS~(0x1\+UL $<$$<$ 11)}

Channel 11 Alternate Structure Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5201be6feca54a881287b26e74df2a0e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTS\_CH11ALTS\_DEFAULT@{DMA\_CHALTS\_CH11ALTS\_DEFAULT}}
\index{DMA\_CHALTS\_CH11ALTS\_DEFAULT@{DMA\_CHALTS\_CH11ALTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTS\_CH11ALTS\_DEFAULT}{DMA\_CHALTS\_CH11ALTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5201be6feca54a881287b26e74df2a0e} 
\#define DMA\+\_\+\+CHALTS\+\_\+\+CH11\+ALTS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa2ecf39cb763b1589cbf46b1cb76de97}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH11\+ALTS\+\_\+\+DEFAULT}} $<$$<$ 11)}

Shifted mode DEFAULT for DMA\+\_\+\+CHALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab83167edd154a5daf99c8608100088b7}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTS\_CH1ALTS@{DMA\_CHALTS\_CH1ALTS}}
\index{DMA\_CHALTS\_CH1ALTS@{DMA\_CHALTS\_CH1ALTS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTS\_CH1ALTS}{DMA\_CHALTS\_CH1ALTS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab83167edd154a5daf99c8608100088b7} 
\#define DMA\+\_\+\+CHALTS\+\_\+\+CH1\+ALTS~(0x1\+UL $<$$<$ 1)}

Channel 1 Alternate Structure Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gae49b3527d4de1e9723906f5fc035356c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTS\_CH1ALTS\_DEFAULT@{DMA\_CHALTS\_CH1ALTS\_DEFAULT}}
\index{DMA\_CHALTS\_CH1ALTS\_DEFAULT@{DMA\_CHALTS\_CH1ALTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTS\_CH1ALTS\_DEFAULT}{DMA\_CHALTS\_CH1ALTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gae49b3527d4de1e9723906f5fc035356c} 
\#define DMA\+\_\+\+CHALTS\+\_\+\+CH1\+ALTS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae9df90a3330bfbe42989aeb0b0a51aa7}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH1\+ALTS\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for DMA\+\_\+\+CHALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga7738cfbf25a156a773026b9c28c37dda}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTS\_CH2ALTS@{DMA\_CHALTS\_CH2ALTS}}
\index{DMA\_CHALTS\_CH2ALTS@{DMA\_CHALTS\_CH2ALTS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTS\_CH2ALTS}{DMA\_CHALTS\_CH2ALTS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga7738cfbf25a156a773026b9c28c37dda} 
\#define DMA\+\_\+\+CHALTS\+\_\+\+CH2\+ALTS~(0x1\+UL $<$$<$ 2)}

Channel 2 Alternate Structure Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa706c71ab018584bac1aad5d2ece3001}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTS\_CH2ALTS\_DEFAULT@{DMA\_CHALTS\_CH2ALTS\_DEFAULT}}
\index{DMA\_CHALTS\_CH2ALTS\_DEFAULT@{DMA\_CHALTS\_CH2ALTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTS\_CH2ALTS\_DEFAULT}{DMA\_CHALTS\_CH2ALTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa706c71ab018584bac1aad5d2ece3001} 
\#define DMA\+\_\+\+CHALTS\+\_\+\+CH2\+ALTS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1a779c0d25a8c02f43ecb54aed976488}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH2\+ALTS\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for DMA\+\_\+\+CHALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga048035204cf3ed4cfd6ec1427d460670}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTS\_CH3ALTS@{DMA\_CHALTS\_CH3ALTS}}
\index{DMA\_CHALTS\_CH3ALTS@{DMA\_CHALTS\_CH3ALTS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTS\_CH3ALTS}{DMA\_CHALTS\_CH3ALTS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga048035204cf3ed4cfd6ec1427d460670} 
\#define DMA\+\_\+\+CHALTS\+\_\+\+CH3\+ALTS~(0x1\+UL $<$$<$ 3)}

Channel 3 Alternate Structure Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf2a7345f778eb92be85705a2fe433fe5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTS\_CH3ALTS\_DEFAULT@{DMA\_CHALTS\_CH3ALTS\_DEFAULT}}
\index{DMA\_CHALTS\_CH3ALTS\_DEFAULT@{DMA\_CHALTS\_CH3ALTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTS\_CH3ALTS\_DEFAULT}{DMA\_CHALTS\_CH3ALTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf2a7345f778eb92be85705a2fe433fe5} 
\#define DMA\+\_\+\+CHALTS\+\_\+\+CH3\+ALTS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5d8b2b1a9b3d4f1319a06eef43db6b90}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH3\+ALTS\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for DMA\+\_\+\+CHALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gafe171b8d3b83c8b2586d28c2307ad7a5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTS\_CH4ALTS@{DMA\_CHALTS\_CH4ALTS}}
\index{DMA\_CHALTS\_CH4ALTS@{DMA\_CHALTS\_CH4ALTS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTS\_CH4ALTS}{DMA\_CHALTS\_CH4ALTS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gafe171b8d3b83c8b2586d28c2307ad7a5} 
\#define DMA\+\_\+\+CHALTS\+\_\+\+CH4\+ALTS~(0x1\+UL $<$$<$ 4)}

Channel 4 Alternate Structure Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4677c4f84edfdf13ea4e47a1ce5ce302}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTS\_CH4ALTS\_DEFAULT@{DMA\_CHALTS\_CH4ALTS\_DEFAULT}}
\index{DMA\_CHALTS\_CH4ALTS\_DEFAULT@{DMA\_CHALTS\_CH4ALTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTS\_CH4ALTS\_DEFAULT}{DMA\_CHALTS\_CH4ALTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4677c4f84edfdf13ea4e47a1ce5ce302} 
\#define DMA\+\_\+\+CHALTS\+\_\+\+CH4\+ALTS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa2d9749531ef2a53d366bdb830147b04}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH4\+ALTS\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for DMA\+\_\+\+CHALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga39d696693fdcc69510ed4972dbba5117}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTS\_CH5ALTS@{DMA\_CHALTS\_CH5ALTS}}
\index{DMA\_CHALTS\_CH5ALTS@{DMA\_CHALTS\_CH5ALTS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTS\_CH5ALTS}{DMA\_CHALTS\_CH5ALTS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga39d696693fdcc69510ed4972dbba5117} 
\#define DMA\+\_\+\+CHALTS\+\_\+\+CH5\+ALTS~(0x1\+UL $<$$<$ 5)}

Channel 5 Alternate Structure Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac30002e404beee68eb6f4af5038ab77d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTS\_CH5ALTS\_DEFAULT@{DMA\_CHALTS\_CH5ALTS\_DEFAULT}}
\index{DMA\_CHALTS\_CH5ALTS\_DEFAULT@{DMA\_CHALTS\_CH5ALTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTS\_CH5ALTS\_DEFAULT}{DMA\_CHALTS\_CH5ALTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac30002e404beee68eb6f4af5038ab77d} 
\#define DMA\+\_\+\+CHALTS\+\_\+\+CH5\+ALTS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga15027780bd30bc27e88b390e665e9e10}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH5\+ALTS\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for DMA\+\_\+\+CHALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad51ad45da88a8e5b6638134fe6884466}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTS\_CH6ALTS@{DMA\_CHALTS\_CH6ALTS}}
\index{DMA\_CHALTS\_CH6ALTS@{DMA\_CHALTS\_CH6ALTS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTS\_CH6ALTS}{DMA\_CHALTS\_CH6ALTS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad51ad45da88a8e5b6638134fe6884466} 
\#define DMA\+\_\+\+CHALTS\+\_\+\+CH6\+ALTS~(0x1\+UL $<$$<$ 6)}

Channel 6 Alternate Structure Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga198af2b8de4a57c6096ab48710e49b0a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTS\_CH6ALTS\_DEFAULT@{DMA\_CHALTS\_CH6ALTS\_DEFAULT}}
\index{DMA\_CHALTS\_CH6ALTS\_DEFAULT@{DMA\_CHALTS\_CH6ALTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTS\_CH6ALTS\_DEFAULT}{DMA\_CHALTS\_CH6ALTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga198af2b8de4a57c6096ab48710e49b0a} 
\#define DMA\+\_\+\+CHALTS\+\_\+\+CH6\+ALTS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4483dd9ad698bdda9bfca54254431e94}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH6\+ALTS\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for DMA\+\_\+\+CHALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad4e9c3f1e31e9837fc7015a96daeb823}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTS\_CH7ALTS@{DMA\_CHALTS\_CH7ALTS}}
\index{DMA\_CHALTS\_CH7ALTS@{DMA\_CHALTS\_CH7ALTS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTS\_CH7ALTS}{DMA\_CHALTS\_CH7ALTS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad4e9c3f1e31e9837fc7015a96daeb823} 
\#define DMA\+\_\+\+CHALTS\+\_\+\+CH7\+ALTS~(0x1\+UL $<$$<$ 7)}

Channel 7 Alternate Structure Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga57f110c61c91062a032cfd5b05642102}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTS\_CH7ALTS\_DEFAULT@{DMA\_CHALTS\_CH7ALTS\_DEFAULT}}
\index{DMA\_CHALTS\_CH7ALTS\_DEFAULT@{DMA\_CHALTS\_CH7ALTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTS\_CH7ALTS\_DEFAULT}{DMA\_CHALTS\_CH7ALTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga57f110c61c91062a032cfd5b05642102} 
\#define DMA\+\_\+\+CHALTS\+\_\+\+CH7\+ALTS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga57528b2d0c4b50168f19ecae71e6e879}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH7\+ALTS\+\_\+\+DEFAULT}} $<$$<$ 7)}

Shifted mode DEFAULT for DMA\+\_\+\+CHALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga26820fd0ac3e27a03de3b3ce4f879f39}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTS\_CH8ALTS@{DMA\_CHALTS\_CH8ALTS}}
\index{DMA\_CHALTS\_CH8ALTS@{DMA\_CHALTS\_CH8ALTS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTS\_CH8ALTS}{DMA\_CHALTS\_CH8ALTS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga26820fd0ac3e27a03de3b3ce4f879f39} 
\#define DMA\+\_\+\+CHALTS\+\_\+\+CH8\+ALTS~(0x1\+UL $<$$<$ 8)}

Channel 8 Alternate Structure Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga6d33acd5d669eb5618aee4502d282dd1}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTS\_CH8ALTS\_DEFAULT@{DMA\_CHALTS\_CH8ALTS\_DEFAULT}}
\index{DMA\_CHALTS\_CH8ALTS\_DEFAULT@{DMA\_CHALTS\_CH8ALTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTS\_CH8ALTS\_DEFAULT}{DMA\_CHALTS\_CH8ALTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga6d33acd5d669eb5618aee4502d282dd1} 
\#define DMA\+\_\+\+CHALTS\+\_\+\+CH8\+ALTS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga580c773e2e85e1f6f99b2bdb6e573262}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH8\+ALTS\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for DMA\+\_\+\+CHALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gabf39ee42cff9f15084736c24c9ef0ca1}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTS\_CH9ALTS@{DMA\_CHALTS\_CH9ALTS}}
\index{DMA\_CHALTS\_CH9ALTS@{DMA\_CHALTS\_CH9ALTS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTS\_CH9ALTS}{DMA\_CHALTS\_CH9ALTS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gabf39ee42cff9f15084736c24c9ef0ca1} 
\#define DMA\+\_\+\+CHALTS\+\_\+\+CH9\+ALTS~(0x1\+UL $<$$<$ 9)}

Channel 9 Alternate Structure Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaafc380007c7d15da2e6be632a1ace2f6}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHALTS\_CH9ALTS\_DEFAULT@{DMA\_CHALTS\_CH9ALTS\_DEFAULT}}
\index{DMA\_CHALTS\_CH9ALTS\_DEFAULT@{DMA\_CHALTS\_CH9ALTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHALTS\_CH9ALTS\_DEFAULT}{DMA\_CHALTS\_CH9ALTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaafc380007c7d15da2e6be632a1ace2f6} 
\#define DMA\+\_\+\+CHALTS\+\_\+\+CH9\+ALTS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8b8b37cb213d996c36d08b9c58dec685}{\+\_\+\+DMA\+\_\+\+CHALTS\+\_\+\+CH9\+ALTS\+\_\+\+DEFAULT}} $<$$<$ 9)}

Shifted mode DEFAULT for DMA\+\_\+\+CHALTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga35d5d3d575383435cd1d1b6e2d9dee92}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENC\_CH0ENC@{DMA\_CHENC\_CH0ENC}}
\index{DMA\_CHENC\_CH0ENC@{DMA\_CHENC\_CH0ENC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENC\_CH0ENC}{DMA\_CHENC\_CH0ENC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga35d5d3d575383435cd1d1b6e2d9dee92} 
\#define DMA\+\_\+\+CHENC\+\_\+\+CH0\+ENC~(0x1\+UL $<$$<$ 0)}

Channel 0 Enable Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga22202f4a64dfa718aaf6b667ad1b15ef}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENC\_CH0ENC\_DEFAULT@{DMA\_CHENC\_CH0ENC\_DEFAULT}}
\index{DMA\_CHENC\_CH0ENC\_DEFAULT@{DMA\_CHENC\_CH0ENC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENC\_CH0ENC\_DEFAULT}{DMA\_CHENC\_CH0ENC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga22202f4a64dfa718aaf6b667ad1b15ef} 
\#define DMA\+\_\+\+CHENC\+\_\+\+CH0\+ENC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab588706dc25fa04b5945b43ef514d4bf}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH0\+ENC\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for DMA\+\_\+\+CHENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga98b7473029e41853f7bde3eed34ce454}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENC\_CH10ENC@{DMA\_CHENC\_CH10ENC}}
\index{DMA\_CHENC\_CH10ENC@{DMA\_CHENC\_CH10ENC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENC\_CH10ENC}{DMA\_CHENC\_CH10ENC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga98b7473029e41853f7bde3eed34ce454} 
\#define DMA\+\_\+\+CHENC\+\_\+\+CH10\+ENC~(0x1\+UL $<$$<$ 10)}

Channel 10 Enable Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga17be851557156c993de7c21baba6ae16}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENC\_CH10ENC\_DEFAULT@{DMA\_CHENC\_CH10ENC\_DEFAULT}}
\index{DMA\_CHENC\_CH10ENC\_DEFAULT@{DMA\_CHENC\_CH10ENC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENC\_CH10ENC\_DEFAULT}{DMA\_CHENC\_CH10ENC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga17be851557156c993de7c21baba6ae16} 
\#define DMA\+\_\+\+CHENC\+\_\+\+CH10\+ENC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga085988f8a45e7c1b6d84a22e7d44fff1}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH10\+ENC\+\_\+\+DEFAULT}} $<$$<$ 10)}

Shifted mode DEFAULT for DMA\+\_\+\+CHENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga7543948438d6fc9aface3c6d971d9eb2}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENC\_CH11ENC@{DMA\_CHENC\_CH11ENC}}
\index{DMA\_CHENC\_CH11ENC@{DMA\_CHENC\_CH11ENC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENC\_CH11ENC}{DMA\_CHENC\_CH11ENC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga7543948438d6fc9aface3c6d971d9eb2} 
\#define DMA\+\_\+\+CHENC\+\_\+\+CH11\+ENC~(0x1\+UL $<$$<$ 11)}

Channel 11 Enable Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4606a06f3f6eb90177919951762e9f26}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENC\_CH11ENC\_DEFAULT@{DMA\_CHENC\_CH11ENC\_DEFAULT}}
\index{DMA\_CHENC\_CH11ENC\_DEFAULT@{DMA\_CHENC\_CH11ENC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENC\_CH11ENC\_DEFAULT}{DMA\_CHENC\_CH11ENC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4606a06f3f6eb90177919951762e9f26} 
\#define DMA\+\_\+\+CHENC\+\_\+\+CH11\+ENC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9ebaacdf9bcf68514e2af72c76cbce71}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH11\+ENC\+\_\+\+DEFAULT}} $<$$<$ 11)}

Shifted mode DEFAULT for DMA\+\_\+\+CHENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga92b366c4cfe34b7b22702032ad2d4847}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENC\_CH1ENC@{DMA\_CHENC\_CH1ENC}}
\index{DMA\_CHENC\_CH1ENC@{DMA\_CHENC\_CH1ENC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENC\_CH1ENC}{DMA\_CHENC\_CH1ENC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga92b366c4cfe34b7b22702032ad2d4847} 
\#define DMA\+\_\+\+CHENC\+\_\+\+CH1\+ENC~(0x1\+UL $<$$<$ 1)}

Channel 1 Enable Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga48471b34b4eaa83749604aa4dc83500d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENC\_CH1ENC\_DEFAULT@{DMA\_CHENC\_CH1ENC\_DEFAULT}}
\index{DMA\_CHENC\_CH1ENC\_DEFAULT@{DMA\_CHENC\_CH1ENC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENC\_CH1ENC\_DEFAULT}{DMA\_CHENC\_CH1ENC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga48471b34b4eaa83749604aa4dc83500d} 
\#define DMA\+\_\+\+CHENC\+\_\+\+CH1\+ENC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab115bba94ad1583a5bae09e6c89e4105}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH1\+ENC\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for DMA\+\_\+\+CHENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gae7a944b622e28ac37ee730883b14f13e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENC\_CH2ENC@{DMA\_CHENC\_CH2ENC}}
\index{DMA\_CHENC\_CH2ENC@{DMA\_CHENC\_CH2ENC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENC\_CH2ENC}{DMA\_CHENC\_CH2ENC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gae7a944b622e28ac37ee730883b14f13e} 
\#define DMA\+\_\+\+CHENC\+\_\+\+CH2\+ENC~(0x1\+UL $<$$<$ 2)}

Channel 2 Enable Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9306ee3c7a4b45e9738c41aacab103a0}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENC\_CH2ENC\_DEFAULT@{DMA\_CHENC\_CH2ENC\_DEFAULT}}
\index{DMA\_CHENC\_CH2ENC\_DEFAULT@{DMA\_CHENC\_CH2ENC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENC\_CH2ENC\_DEFAULT}{DMA\_CHENC\_CH2ENC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9306ee3c7a4b45e9738c41aacab103a0} 
\#define DMA\+\_\+\+CHENC\+\_\+\+CH2\+ENC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga836a32303a9068cd5568b9e09120130e}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH2\+ENC\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for DMA\+\_\+\+CHENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaafca64b255430ca1e8549a09a8e4ae1a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENC\_CH3ENC@{DMA\_CHENC\_CH3ENC}}
\index{DMA\_CHENC\_CH3ENC@{DMA\_CHENC\_CH3ENC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENC\_CH3ENC}{DMA\_CHENC\_CH3ENC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaafca64b255430ca1e8549a09a8e4ae1a} 
\#define DMA\+\_\+\+CHENC\+\_\+\+CH3\+ENC~(0x1\+UL $<$$<$ 3)}

Channel 3 Enable Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5db5df14316e43cfa5f7842f8e860782}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENC\_CH3ENC\_DEFAULT@{DMA\_CHENC\_CH3ENC\_DEFAULT}}
\index{DMA\_CHENC\_CH3ENC\_DEFAULT@{DMA\_CHENC\_CH3ENC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENC\_CH3ENC\_DEFAULT}{DMA\_CHENC\_CH3ENC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5db5df14316e43cfa5f7842f8e860782} 
\#define DMA\+\_\+\+CHENC\+\_\+\+CH3\+ENC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga736c2fe973ea209babd6288e6bf88a60}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH3\+ENC\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for DMA\+\_\+\+CHENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2a59bd0e20eb593fa2fa7b108233f910}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENC\_CH4ENC@{DMA\_CHENC\_CH4ENC}}
\index{DMA\_CHENC\_CH4ENC@{DMA\_CHENC\_CH4ENC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENC\_CH4ENC}{DMA\_CHENC\_CH4ENC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2a59bd0e20eb593fa2fa7b108233f910} 
\#define DMA\+\_\+\+CHENC\+\_\+\+CH4\+ENC~(0x1\+UL $<$$<$ 4)}

Channel 4 Enable Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gabe7fc3bb626e7546deb81477d2e53376}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENC\_CH4ENC\_DEFAULT@{DMA\_CHENC\_CH4ENC\_DEFAULT}}
\index{DMA\_CHENC\_CH4ENC\_DEFAULT@{DMA\_CHENC\_CH4ENC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENC\_CH4ENC\_DEFAULT}{DMA\_CHENC\_CH4ENC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gabe7fc3bb626e7546deb81477d2e53376} 
\#define DMA\+\_\+\+CHENC\+\_\+\+CH4\+ENC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8f330169e746d4779caf43970493d001}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH4\+ENC\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for DMA\+\_\+\+CHENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga814e04dc0c32cddab505146788d0ae4b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENC\_CH5ENC@{DMA\_CHENC\_CH5ENC}}
\index{DMA\_CHENC\_CH5ENC@{DMA\_CHENC\_CH5ENC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENC\_CH5ENC}{DMA\_CHENC\_CH5ENC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga814e04dc0c32cddab505146788d0ae4b} 
\#define DMA\+\_\+\+CHENC\+\_\+\+CH5\+ENC~(0x1\+UL $<$$<$ 5)}

Channel 5 Enable Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8d89067953cfccc9e2b0a95b9e621c4c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENC\_CH5ENC\_DEFAULT@{DMA\_CHENC\_CH5ENC\_DEFAULT}}
\index{DMA\_CHENC\_CH5ENC\_DEFAULT@{DMA\_CHENC\_CH5ENC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENC\_CH5ENC\_DEFAULT}{DMA\_CHENC\_CH5ENC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8d89067953cfccc9e2b0a95b9e621c4c} 
\#define DMA\+\_\+\+CHENC\+\_\+\+CH5\+ENC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf4c13147148fe8747dd9ff1984ab227a}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH5\+ENC\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for DMA\+\_\+\+CHENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8a15bb12b68232f9f28b9d4c582e297c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENC\_CH6ENC@{DMA\_CHENC\_CH6ENC}}
\index{DMA\_CHENC\_CH6ENC@{DMA\_CHENC\_CH6ENC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENC\_CH6ENC}{DMA\_CHENC\_CH6ENC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8a15bb12b68232f9f28b9d4c582e297c} 
\#define DMA\+\_\+\+CHENC\+\_\+\+CH6\+ENC~(0x1\+UL $<$$<$ 6)}

Channel 6 Enable Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga440b092eccad17d223dbcf81d59d060b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENC\_CH6ENC\_DEFAULT@{DMA\_CHENC\_CH6ENC\_DEFAULT}}
\index{DMA\_CHENC\_CH6ENC\_DEFAULT@{DMA\_CHENC\_CH6ENC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENC\_CH6ENC\_DEFAULT}{DMA\_CHENC\_CH6ENC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga440b092eccad17d223dbcf81d59d060b} 
\#define DMA\+\_\+\+CHENC\+\_\+\+CH6\+ENC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4ef92f55e7ddb69faa2229d12f8ea697}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH6\+ENC\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for DMA\+\_\+\+CHENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gacf4e427fc2bd2c0fd779fb444a523b22}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENC\_CH7ENC@{DMA\_CHENC\_CH7ENC}}
\index{DMA\_CHENC\_CH7ENC@{DMA\_CHENC\_CH7ENC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENC\_CH7ENC}{DMA\_CHENC\_CH7ENC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gacf4e427fc2bd2c0fd779fb444a523b22} 
\#define DMA\+\_\+\+CHENC\+\_\+\+CH7\+ENC~(0x1\+UL $<$$<$ 7)}

Channel 7 Enable Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga101f2d1e3ac8e6f02499d498abbef812}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENC\_CH7ENC\_DEFAULT@{DMA\_CHENC\_CH7ENC\_DEFAULT}}
\index{DMA\_CHENC\_CH7ENC\_DEFAULT@{DMA\_CHENC\_CH7ENC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENC\_CH7ENC\_DEFAULT}{DMA\_CHENC\_CH7ENC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga101f2d1e3ac8e6f02499d498abbef812} 
\#define DMA\+\_\+\+CHENC\+\_\+\+CH7\+ENC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa40033c545e9a9fca9d20771b9034ce2}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH7\+ENC\+\_\+\+DEFAULT}} $<$$<$ 7)}

Shifted mode DEFAULT for DMA\+\_\+\+CHENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga52593a18d62a13949337ce8a9c6930c1}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENC\_CH8ENC@{DMA\_CHENC\_CH8ENC}}
\index{DMA\_CHENC\_CH8ENC@{DMA\_CHENC\_CH8ENC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENC\_CH8ENC}{DMA\_CHENC\_CH8ENC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga52593a18d62a13949337ce8a9c6930c1} 
\#define DMA\+\_\+\+CHENC\+\_\+\+CH8\+ENC~(0x1\+UL $<$$<$ 8)}

Channel 8 Enable Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga346cc75b109ebf1a5dcd2f3768a4a401}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENC\_CH8ENC\_DEFAULT@{DMA\_CHENC\_CH8ENC\_DEFAULT}}
\index{DMA\_CHENC\_CH8ENC\_DEFAULT@{DMA\_CHENC\_CH8ENC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENC\_CH8ENC\_DEFAULT}{DMA\_CHENC\_CH8ENC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga346cc75b109ebf1a5dcd2f3768a4a401} 
\#define DMA\+\_\+\+CHENC\+\_\+\+CH8\+ENC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad2b08e24bd4309899b6264f090871c12}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH8\+ENC\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for DMA\+\_\+\+CHENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga6a1769da52b325cbe839c2b21520eca1}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENC\_CH9ENC@{DMA\_CHENC\_CH9ENC}}
\index{DMA\_CHENC\_CH9ENC@{DMA\_CHENC\_CH9ENC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENC\_CH9ENC}{DMA\_CHENC\_CH9ENC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga6a1769da52b325cbe839c2b21520eca1} 
\#define DMA\+\_\+\+CHENC\+\_\+\+CH9\+ENC~(0x1\+UL $<$$<$ 9)}

Channel 9 Enable Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga3cb5b73815b5eaa42946b51548d2a1dc}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENC\_CH9ENC\_DEFAULT@{DMA\_CHENC\_CH9ENC\_DEFAULT}}
\index{DMA\_CHENC\_CH9ENC\_DEFAULT@{DMA\_CHENC\_CH9ENC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENC\_CH9ENC\_DEFAULT}{DMA\_CHENC\_CH9ENC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga3cb5b73815b5eaa42946b51548d2a1dc} 
\#define DMA\+\_\+\+CHENC\+\_\+\+CH9\+ENC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga986cd331b055ec61492879f6571aec9f}{\+\_\+\+DMA\+\_\+\+CHENC\+\_\+\+CH9\+ENC\+\_\+\+DEFAULT}} $<$$<$ 9)}

Shifted mode DEFAULT for DMA\+\_\+\+CHENC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga0ff45c74658e5d08259b63dcd645864b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENS\_CH0ENS@{DMA\_CHENS\_CH0ENS}}
\index{DMA\_CHENS\_CH0ENS@{DMA\_CHENS\_CH0ENS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENS\_CH0ENS}{DMA\_CHENS\_CH0ENS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga0ff45c74658e5d08259b63dcd645864b} 
\#define DMA\+\_\+\+CHENS\+\_\+\+CH0\+ENS~(0x1\+UL $<$$<$ 0)}

Channel 0 Enable Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gae2c002f0189eddcf61fecd3852f55ea1}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENS\_CH0ENS\_DEFAULT@{DMA\_CHENS\_CH0ENS\_DEFAULT}}
\index{DMA\_CHENS\_CH0ENS\_DEFAULT@{DMA\_CHENS\_CH0ENS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENS\_CH0ENS\_DEFAULT}{DMA\_CHENS\_CH0ENS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gae2c002f0189eddcf61fecd3852f55ea1} 
\#define DMA\+\_\+\+CHENS\+\_\+\+CH0\+ENS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa076db7674479c34767c476b4ecad46a}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH0\+ENS\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for DMA\+\_\+\+CHENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga6fe2ee5c98d77008334f4b7c59d8cd23}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENS\_CH10ENS@{DMA\_CHENS\_CH10ENS}}
\index{DMA\_CHENS\_CH10ENS@{DMA\_CHENS\_CH10ENS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENS\_CH10ENS}{DMA\_CHENS\_CH10ENS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga6fe2ee5c98d77008334f4b7c59d8cd23} 
\#define DMA\+\_\+\+CHENS\+\_\+\+CH10\+ENS~(0x1\+UL $<$$<$ 10)}

Channel 10 Enable Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9d1ce81f8820a9a257b0a8e5acf32667}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENS\_CH10ENS\_DEFAULT@{DMA\_CHENS\_CH10ENS\_DEFAULT}}
\index{DMA\_CHENS\_CH10ENS\_DEFAULT@{DMA\_CHENS\_CH10ENS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENS\_CH10ENS\_DEFAULT}{DMA\_CHENS\_CH10ENS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9d1ce81f8820a9a257b0a8e5acf32667} 
\#define DMA\+\_\+\+CHENS\+\_\+\+CH10\+ENS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa7de697e4894108f6620291f6d6c64d5}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH10\+ENS\+\_\+\+DEFAULT}} $<$$<$ 10)}

Shifted mode DEFAULT for DMA\+\_\+\+CHENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gafe6ec14fa61f48b543cb69d09bb6ac3e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENS\_CH11ENS@{DMA\_CHENS\_CH11ENS}}
\index{DMA\_CHENS\_CH11ENS@{DMA\_CHENS\_CH11ENS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENS\_CH11ENS}{DMA\_CHENS\_CH11ENS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gafe6ec14fa61f48b543cb69d09bb6ac3e} 
\#define DMA\+\_\+\+CHENS\+\_\+\+CH11\+ENS~(0x1\+UL $<$$<$ 11)}

Channel 11 Enable Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaadcac1e7d48b1bdb8b6c036841108752}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENS\_CH11ENS\_DEFAULT@{DMA\_CHENS\_CH11ENS\_DEFAULT}}
\index{DMA\_CHENS\_CH11ENS\_DEFAULT@{DMA\_CHENS\_CH11ENS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENS\_CH11ENS\_DEFAULT}{DMA\_CHENS\_CH11ENS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaadcac1e7d48b1bdb8b6c036841108752} 
\#define DMA\+\_\+\+CHENS\+\_\+\+CH11\+ENS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaaac0bd93146f5fb89524ce3bd4d1dc70}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH11\+ENS\+\_\+\+DEFAULT}} $<$$<$ 11)}

Shifted mode DEFAULT for DMA\+\_\+\+CHENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9635cfc4a61e1c8c2a0119870712293a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENS\_CH1ENS@{DMA\_CHENS\_CH1ENS}}
\index{DMA\_CHENS\_CH1ENS@{DMA\_CHENS\_CH1ENS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENS\_CH1ENS}{DMA\_CHENS\_CH1ENS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9635cfc4a61e1c8c2a0119870712293a} 
\#define DMA\+\_\+\+CHENS\+\_\+\+CH1\+ENS~(0x1\+UL $<$$<$ 1)}

Channel 1 Enable Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gae6c3aa4c5b942a04770a06a93a9b1a63}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENS\_CH1ENS\_DEFAULT@{DMA\_CHENS\_CH1ENS\_DEFAULT}}
\index{DMA\_CHENS\_CH1ENS\_DEFAULT@{DMA\_CHENS\_CH1ENS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENS\_CH1ENS\_DEFAULT}{DMA\_CHENS\_CH1ENS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gae6c3aa4c5b942a04770a06a93a9b1a63} 
\#define DMA\+\_\+\+CHENS\+\_\+\+CH1\+ENS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8862df0982148a1f2c223e293106b4c8}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH1\+ENS\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for DMA\+\_\+\+CHENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga3c044628dd75f30a59e5a53d9687e40a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENS\_CH2ENS@{DMA\_CHENS\_CH2ENS}}
\index{DMA\_CHENS\_CH2ENS@{DMA\_CHENS\_CH2ENS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENS\_CH2ENS}{DMA\_CHENS\_CH2ENS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga3c044628dd75f30a59e5a53d9687e40a} 
\#define DMA\+\_\+\+CHENS\+\_\+\+CH2\+ENS~(0x1\+UL $<$$<$ 2)}

Channel 2 Enable Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga3417b1925b0f33b9e70b106e2a9483df}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENS\_CH2ENS\_DEFAULT@{DMA\_CHENS\_CH2ENS\_DEFAULT}}
\index{DMA\_CHENS\_CH2ENS\_DEFAULT@{DMA\_CHENS\_CH2ENS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENS\_CH2ENS\_DEFAULT}{DMA\_CHENS\_CH2ENS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga3417b1925b0f33b9e70b106e2a9483df} 
\#define DMA\+\_\+\+CHENS\+\_\+\+CH2\+ENS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga35ede389a2420f27221e1ba791221fa6}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH2\+ENS\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for DMA\+\_\+\+CHENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga24b35122f0793cc6f45c8fbab34e777e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENS\_CH3ENS@{DMA\_CHENS\_CH3ENS}}
\index{DMA\_CHENS\_CH3ENS@{DMA\_CHENS\_CH3ENS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENS\_CH3ENS}{DMA\_CHENS\_CH3ENS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga24b35122f0793cc6f45c8fbab34e777e} 
\#define DMA\+\_\+\+CHENS\+\_\+\+CH3\+ENS~(0x1\+UL $<$$<$ 3)}

Channel 3 Enable Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gafb6e780186cc00bd6c436cf2da8374c9}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENS\_CH3ENS\_DEFAULT@{DMA\_CHENS\_CH3ENS\_DEFAULT}}
\index{DMA\_CHENS\_CH3ENS\_DEFAULT@{DMA\_CHENS\_CH3ENS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENS\_CH3ENS\_DEFAULT}{DMA\_CHENS\_CH3ENS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gafb6e780186cc00bd6c436cf2da8374c9} 
\#define DMA\+\_\+\+CHENS\+\_\+\+CH3\+ENS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga227c4ca76584bc933762c7a15a37369a}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH3\+ENS\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for DMA\+\_\+\+CHENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4a61090735ebd5a4679ba23ae81aad6f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENS\_CH4ENS@{DMA\_CHENS\_CH4ENS}}
\index{DMA\_CHENS\_CH4ENS@{DMA\_CHENS\_CH4ENS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENS\_CH4ENS}{DMA\_CHENS\_CH4ENS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4a61090735ebd5a4679ba23ae81aad6f} 
\#define DMA\+\_\+\+CHENS\+\_\+\+CH4\+ENS~(0x1\+UL $<$$<$ 4)}

Channel 4 Enable Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac540101ba729c429d1fba5b692cf333c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENS\_CH4ENS\_DEFAULT@{DMA\_CHENS\_CH4ENS\_DEFAULT}}
\index{DMA\_CHENS\_CH4ENS\_DEFAULT@{DMA\_CHENS\_CH4ENS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENS\_CH4ENS\_DEFAULT}{DMA\_CHENS\_CH4ENS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac540101ba729c429d1fba5b692cf333c} 
\#define DMA\+\_\+\+CHENS\+\_\+\+CH4\+ENS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6978d954382612b0a83f643f5d5476fa}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH4\+ENS\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for DMA\+\_\+\+CHENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9437e24ae5b8fcdd625d4bdb67204cd7}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENS\_CH5ENS@{DMA\_CHENS\_CH5ENS}}
\index{DMA\_CHENS\_CH5ENS@{DMA\_CHENS\_CH5ENS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENS\_CH5ENS}{DMA\_CHENS\_CH5ENS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9437e24ae5b8fcdd625d4bdb67204cd7} 
\#define DMA\+\_\+\+CHENS\+\_\+\+CH5\+ENS~(0x1\+UL $<$$<$ 5)}

Channel 5 Enable Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga068efb5cb719eb8d9f591e76a78b136e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENS\_CH5ENS\_DEFAULT@{DMA\_CHENS\_CH5ENS\_DEFAULT}}
\index{DMA\_CHENS\_CH5ENS\_DEFAULT@{DMA\_CHENS\_CH5ENS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENS\_CH5ENS\_DEFAULT}{DMA\_CHENS\_CH5ENS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga068efb5cb719eb8d9f591e76a78b136e} 
\#define DMA\+\_\+\+CHENS\+\_\+\+CH5\+ENS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga41032d5e16ae0f03ef3c279e2aa3f17d}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH5\+ENS\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for DMA\+\_\+\+CHENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga190283bb0acb91747300cb626daccc28}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENS\_CH6ENS@{DMA\_CHENS\_CH6ENS}}
\index{DMA\_CHENS\_CH6ENS@{DMA\_CHENS\_CH6ENS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENS\_CH6ENS}{DMA\_CHENS\_CH6ENS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga190283bb0acb91747300cb626daccc28} 
\#define DMA\+\_\+\+CHENS\+\_\+\+CH6\+ENS~(0x1\+UL $<$$<$ 6)}

Channel 6 Enable Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga0534fd1a6332e406680cfec4c6ceec99}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENS\_CH6ENS\_DEFAULT@{DMA\_CHENS\_CH6ENS\_DEFAULT}}
\index{DMA\_CHENS\_CH6ENS\_DEFAULT@{DMA\_CHENS\_CH6ENS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENS\_CH6ENS\_DEFAULT}{DMA\_CHENS\_CH6ENS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga0534fd1a6332e406680cfec4c6ceec99} 
\#define DMA\+\_\+\+CHENS\+\_\+\+CH6\+ENS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga39200e633a8956bfd3f45d481cbb93e7}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH6\+ENS\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for DMA\+\_\+\+CHENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga6e3c2c531617e753d553d14b12819eea}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENS\_CH7ENS@{DMA\_CHENS\_CH7ENS}}
\index{DMA\_CHENS\_CH7ENS@{DMA\_CHENS\_CH7ENS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENS\_CH7ENS}{DMA\_CHENS\_CH7ENS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga6e3c2c531617e753d553d14b12819eea} 
\#define DMA\+\_\+\+CHENS\+\_\+\+CH7\+ENS~(0x1\+UL $<$$<$ 7)}

Channel 7 Enable Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9ee6562bab6970ee4eeefc6b54291d2d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENS\_CH7ENS\_DEFAULT@{DMA\_CHENS\_CH7ENS\_DEFAULT}}
\index{DMA\_CHENS\_CH7ENS\_DEFAULT@{DMA\_CHENS\_CH7ENS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENS\_CH7ENS\_DEFAULT}{DMA\_CHENS\_CH7ENS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9ee6562bab6970ee4eeefc6b54291d2d} 
\#define DMA\+\_\+\+CHENS\+\_\+\+CH7\+ENS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaaf6f88ccf1232816d49602ef0d9c656a}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH7\+ENS\+\_\+\+DEFAULT}} $<$$<$ 7)}

Shifted mode DEFAULT for DMA\+\_\+\+CHENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gabf11da6df50cb5739995516caa814c7f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENS\_CH8ENS@{DMA\_CHENS\_CH8ENS}}
\index{DMA\_CHENS\_CH8ENS@{DMA\_CHENS\_CH8ENS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENS\_CH8ENS}{DMA\_CHENS\_CH8ENS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gabf11da6df50cb5739995516caa814c7f} 
\#define DMA\+\_\+\+CHENS\+\_\+\+CH8\+ENS~(0x1\+UL $<$$<$ 8)}

Channel 8 Enable Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga27c6548b09325bcb948f86407646fcf4}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENS\_CH8ENS\_DEFAULT@{DMA\_CHENS\_CH8ENS\_DEFAULT}}
\index{DMA\_CHENS\_CH8ENS\_DEFAULT@{DMA\_CHENS\_CH8ENS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENS\_CH8ENS\_DEFAULT}{DMA\_CHENS\_CH8ENS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga27c6548b09325bcb948f86407646fcf4} 
\#define DMA\+\_\+\+CHENS\+\_\+\+CH8\+ENS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1f2a131d40b54bc50fc7f2f8ba703af8}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH8\+ENS\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for DMA\+\_\+\+CHENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga80cf6e3672d392d8d77b7696c02556c9}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENS\_CH9ENS@{DMA\_CHENS\_CH9ENS}}
\index{DMA\_CHENS\_CH9ENS@{DMA\_CHENS\_CH9ENS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENS\_CH9ENS}{DMA\_CHENS\_CH9ENS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga80cf6e3672d392d8d77b7696c02556c9} 
\#define DMA\+\_\+\+CHENS\+\_\+\+CH9\+ENS~(0x1\+UL $<$$<$ 9)}

Channel 9 Enable Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga952696ad6d4adbfbf9919c24721813f3}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHENS\_CH9ENS\_DEFAULT@{DMA\_CHENS\_CH9ENS\_DEFAULT}}
\index{DMA\_CHENS\_CH9ENS\_DEFAULT@{DMA\_CHENS\_CH9ENS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHENS\_CH9ENS\_DEFAULT}{DMA\_CHENS\_CH9ENS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga952696ad6d4adbfbf9919c24721813f3} 
\#define DMA\+\_\+\+CHENS\+\_\+\+CH9\+ENS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga42b2b857dd9dcf4d0a560cb93bd2a603}{\+\_\+\+DMA\+\_\+\+CHENS\+\_\+\+CH9\+ENS\+\_\+\+DEFAULT}} $<$$<$ 9)}

Shifted mode DEFAULT for DMA\+\_\+\+CHENS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5ff68ef83e232f6eac622238c65084ba}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIC\_CH0PRIC@{DMA\_CHPRIC\_CH0PRIC}}
\index{DMA\_CHPRIC\_CH0PRIC@{DMA\_CHPRIC\_CH0PRIC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIC\_CH0PRIC}{DMA\_CHPRIC\_CH0PRIC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5ff68ef83e232f6eac622238c65084ba} 
\#define DMA\+\_\+\+CHPRIC\+\_\+\+CH0\+PRIC~(0x1\+UL $<$$<$ 0)}

Channel 0 High Priority Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4df490dae82239dcb98398c775d258bf}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIC\_CH0PRIC\_DEFAULT@{DMA\_CHPRIC\_CH0PRIC\_DEFAULT}}
\index{DMA\_CHPRIC\_CH0PRIC\_DEFAULT@{DMA\_CHPRIC\_CH0PRIC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIC\_CH0PRIC\_DEFAULT}{DMA\_CHPRIC\_CH0PRIC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4df490dae82239dcb98398c775d258bf} 
\#define DMA\+\_\+\+CHPRIC\+\_\+\+CH0\+PRIC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaaf0d7ed7c444a4fcb7c88a87895c61f5}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH0\+PRIC\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for DMA\+\_\+\+CHPRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga55e079ca43fd2ee3a3ce3addead13ed8}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIC\_CH10PRIC@{DMA\_CHPRIC\_CH10PRIC}}
\index{DMA\_CHPRIC\_CH10PRIC@{DMA\_CHPRIC\_CH10PRIC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIC\_CH10PRIC}{DMA\_CHPRIC\_CH10PRIC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga55e079ca43fd2ee3a3ce3addead13ed8} 
\#define DMA\+\_\+\+CHPRIC\+\_\+\+CH10\+PRIC~(0x1\+UL $<$$<$ 10)}

Channel 10 High Priority Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga52374f7671abc7e5af1c590ed534074d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIC\_CH10PRIC\_DEFAULT@{DMA\_CHPRIC\_CH10PRIC\_DEFAULT}}
\index{DMA\_CHPRIC\_CH10PRIC\_DEFAULT@{DMA\_CHPRIC\_CH10PRIC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIC\_CH10PRIC\_DEFAULT}{DMA\_CHPRIC\_CH10PRIC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga52374f7671abc7e5af1c590ed534074d} 
\#define DMA\+\_\+\+CHPRIC\+\_\+\+CH10\+PRIC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4a186f0ffe90a5eec6c2d12070bf4333}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH10\+PRIC\+\_\+\+DEFAULT}} $<$$<$ 10)}

Shifted mode DEFAULT for DMA\+\_\+\+CHPRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad09d6b78dc1339cb05697abf363364b6}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIC\_CH11PRIC@{DMA\_CHPRIC\_CH11PRIC}}
\index{DMA\_CHPRIC\_CH11PRIC@{DMA\_CHPRIC\_CH11PRIC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIC\_CH11PRIC}{DMA\_CHPRIC\_CH11PRIC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad09d6b78dc1339cb05697abf363364b6} 
\#define DMA\+\_\+\+CHPRIC\+\_\+\+CH11\+PRIC~(0x1\+UL $<$$<$ 11)}

Channel 11 High Priority Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga042a1ff8c0705b6293cd4d37409b9828}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIC\_CH11PRIC\_DEFAULT@{DMA\_CHPRIC\_CH11PRIC\_DEFAULT}}
\index{DMA\_CHPRIC\_CH11PRIC\_DEFAULT@{DMA\_CHPRIC\_CH11PRIC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIC\_CH11PRIC\_DEFAULT}{DMA\_CHPRIC\_CH11PRIC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga042a1ff8c0705b6293cd4d37409b9828} 
\#define DMA\+\_\+\+CHPRIC\+\_\+\+CH11\+PRIC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga836d7804b5a6895c924df2c47ef03cef}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH11\+PRIC\+\_\+\+DEFAULT}} $<$$<$ 11)}

Shifted mode DEFAULT for DMA\+\_\+\+CHPRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4324c7fb59cc3a2f150395193c8c96a5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIC\_CH1PRIC@{DMA\_CHPRIC\_CH1PRIC}}
\index{DMA\_CHPRIC\_CH1PRIC@{DMA\_CHPRIC\_CH1PRIC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIC\_CH1PRIC}{DMA\_CHPRIC\_CH1PRIC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4324c7fb59cc3a2f150395193c8c96a5} 
\#define DMA\+\_\+\+CHPRIC\+\_\+\+CH1\+PRIC~(0x1\+UL $<$$<$ 1)}

Channel 1 High Priority Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad0f899434d32cdf887c087fa70bcd415}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIC\_CH1PRIC\_DEFAULT@{DMA\_CHPRIC\_CH1PRIC\_DEFAULT}}
\index{DMA\_CHPRIC\_CH1PRIC\_DEFAULT@{DMA\_CHPRIC\_CH1PRIC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIC\_CH1PRIC\_DEFAULT}{DMA\_CHPRIC\_CH1PRIC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad0f899434d32cdf887c087fa70bcd415} 
\#define DMA\+\_\+\+CHPRIC\+\_\+\+CH1\+PRIC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga03b4c9805d1f2be425e2f7ce329aa069}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH1\+PRIC\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for DMA\+\_\+\+CHPRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gacb62ce6d3214ca9bbb4ebe7832307eeb}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIC\_CH2PRIC@{DMA\_CHPRIC\_CH2PRIC}}
\index{DMA\_CHPRIC\_CH2PRIC@{DMA\_CHPRIC\_CH2PRIC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIC\_CH2PRIC}{DMA\_CHPRIC\_CH2PRIC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gacb62ce6d3214ca9bbb4ebe7832307eeb} 
\#define DMA\+\_\+\+CHPRIC\+\_\+\+CH2\+PRIC~(0x1\+UL $<$$<$ 2)}

Channel 2 High Priority Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga352efbfef9acf0b353862a193b7de1d0}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIC\_CH2PRIC\_DEFAULT@{DMA\_CHPRIC\_CH2PRIC\_DEFAULT}}
\index{DMA\_CHPRIC\_CH2PRIC\_DEFAULT@{DMA\_CHPRIC\_CH2PRIC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIC\_CH2PRIC\_DEFAULT}{DMA\_CHPRIC\_CH2PRIC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga352efbfef9acf0b353862a193b7de1d0} 
\#define DMA\+\_\+\+CHPRIC\+\_\+\+CH2\+PRIC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga215a9b755d7b36e8ab38ca1ba8878545}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH2\+PRIC\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for DMA\+\_\+\+CHPRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga88b2b57ff1d13614652901f2f27ab233}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIC\_CH3PRIC@{DMA\_CHPRIC\_CH3PRIC}}
\index{DMA\_CHPRIC\_CH3PRIC@{DMA\_CHPRIC\_CH3PRIC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIC\_CH3PRIC}{DMA\_CHPRIC\_CH3PRIC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga88b2b57ff1d13614652901f2f27ab233} 
\#define DMA\+\_\+\+CHPRIC\+\_\+\+CH3\+PRIC~(0x1\+UL $<$$<$ 3)}

Channel 3 High Priority Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga49d3cc9d4c00dc6874d997b75880c963}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIC\_CH3PRIC\_DEFAULT@{DMA\_CHPRIC\_CH3PRIC\_DEFAULT}}
\index{DMA\_CHPRIC\_CH3PRIC\_DEFAULT@{DMA\_CHPRIC\_CH3PRIC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIC\_CH3PRIC\_DEFAULT}{DMA\_CHPRIC\_CH3PRIC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga49d3cc9d4c00dc6874d997b75880c963} 
\#define DMA\+\_\+\+CHPRIC\+\_\+\+CH3\+PRIC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga81aa7d82e5ffea3462e3bcf1a3c258d3}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH3\+PRIC\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for DMA\+\_\+\+CHPRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gae9e8327d33f6ff455450320729889842}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIC\_CH4PRIC@{DMA\_CHPRIC\_CH4PRIC}}
\index{DMA\_CHPRIC\_CH4PRIC@{DMA\_CHPRIC\_CH4PRIC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIC\_CH4PRIC}{DMA\_CHPRIC\_CH4PRIC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gae9e8327d33f6ff455450320729889842} 
\#define DMA\+\_\+\+CHPRIC\+\_\+\+CH4\+PRIC~(0x1\+UL $<$$<$ 4)}

Channel 4 High Priority Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga26e1ff0717bb90be7294958317e8de1a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIC\_CH4PRIC\_DEFAULT@{DMA\_CHPRIC\_CH4PRIC\_DEFAULT}}
\index{DMA\_CHPRIC\_CH4PRIC\_DEFAULT@{DMA\_CHPRIC\_CH4PRIC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIC\_CH4PRIC\_DEFAULT}{DMA\_CHPRIC\_CH4PRIC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga26e1ff0717bb90be7294958317e8de1a} 
\#define DMA\+\_\+\+CHPRIC\+\_\+\+CH4\+PRIC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga660dbce8443669c5f31d0419b7c9b277}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH4\+PRIC\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for DMA\+\_\+\+CHPRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf46213e736f8beab07ae07576828f6f2}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIC\_CH5PRIC@{DMA\_CHPRIC\_CH5PRIC}}
\index{DMA\_CHPRIC\_CH5PRIC@{DMA\_CHPRIC\_CH5PRIC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIC\_CH5PRIC}{DMA\_CHPRIC\_CH5PRIC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf46213e736f8beab07ae07576828f6f2} 
\#define DMA\+\_\+\+CHPRIC\+\_\+\+CH5\+PRIC~(0x1\+UL $<$$<$ 5)}

Channel 5 High Priority Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4beaa86030a99f2cc5133f83f1626ee3}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIC\_CH5PRIC\_DEFAULT@{DMA\_CHPRIC\_CH5PRIC\_DEFAULT}}
\index{DMA\_CHPRIC\_CH5PRIC\_DEFAULT@{DMA\_CHPRIC\_CH5PRIC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIC\_CH5PRIC\_DEFAULT}{DMA\_CHPRIC\_CH5PRIC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4beaa86030a99f2cc5133f83f1626ee3} 
\#define DMA\+\_\+\+CHPRIC\+\_\+\+CH5\+PRIC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga293f493bacd788d9f03a18ff17b2d94e}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH5\+PRIC\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for DMA\+\_\+\+CHPRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gabc7d5ccfb5516381050194dd89b1a3d8}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIC\_CH6PRIC@{DMA\_CHPRIC\_CH6PRIC}}
\index{DMA\_CHPRIC\_CH6PRIC@{DMA\_CHPRIC\_CH6PRIC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIC\_CH6PRIC}{DMA\_CHPRIC\_CH6PRIC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gabc7d5ccfb5516381050194dd89b1a3d8} 
\#define DMA\+\_\+\+CHPRIC\+\_\+\+CH6\+PRIC~(0x1\+UL $<$$<$ 6)}

Channel 6 High Priority Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga7227826c435aed178361e22035702d7b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIC\_CH6PRIC\_DEFAULT@{DMA\_CHPRIC\_CH6PRIC\_DEFAULT}}
\index{DMA\_CHPRIC\_CH6PRIC\_DEFAULT@{DMA\_CHPRIC\_CH6PRIC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIC\_CH6PRIC\_DEFAULT}{DMA\_CHPRIC\_CH6PRIC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga7227826c435aed178361e22035702d7b} 
\#define DMA\+\_\+\+CHPRIC\+\_\+\+CH6\+PRIC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga368278ccd3d5a47fcab455386cc4ed6a}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH6\+PRIC\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for DMA\+\_\+\+CHPRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gafc4a20a30ef06ed263b5dde729fe7492}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIC\_CH7PRIC@{DMA\_CHPRIC\_CH7PRIC}}
\index{DMA\_CHPRIC\_CH7PRIC@{DMA\_CHPRIC\_CH7PRIC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIC\_CH7PRIC}{DMA\_CHPRIC\_CH7PRIC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gafc4a20a30ef06ed263b5dde729fe7492} 
\#define DMA\+\_\+\+CHPRIC\+\_\+\+CH7\+PRIC~(0x1\+UL $<$$<$ 7)}

Channel 7 High Priority Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga66f9b4c9c13de6766f4b1e097c77d5a3}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIC\_CH7PRIC\_DEFAULT@{DMA\_CHPRIC\_CH7PRIC\_DEFAULT}}
\index{DMA\_CHPRIC\_CH7PRIC\_DEFAULT@{DMA\_CHPRIC\_CH7PRIC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIC\_CH7PRIC\_DEFAULT}{DMA\_CHPRIC\_CH7PRIC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga66f9b4c9c13de6766f4b1e097c77d5a3} 
\#define DMA\+\_\+\+CHPRIC\+\_\+\+CH7\+PRIC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga551867a95c99f58e517c2e84af0dc752}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH7\+PRIC\+\_\+\+DEFAULT}} $<$$<$ 7)}

Shifted mode DEFAULT for DMA\+\_\+\+CHPRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4b39ebd85db19d1e8ac268d8e96690e9}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIC\_CH8PRIC@{DMA\_CHPRIC\_CH8PRIC}}
\index{DMA\_CHPRIC\_CH8PRIC@{DMA\_CHPRIC\_CH8PRIC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIC\_CH8PRIC}{DMA\_CHPRIC\_CH8PRIC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4b39ebd85db19d1e8ac268d8e96690e9} 
\#define DMA\+\_\+\+CHPRIC\+\_\+\+CH8\+PRIC~(0x1\+UL $<$$<$ 8)}

Channel 8 High Priority Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2973ab0684c58e2bb150b7bde85f8fcd}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIC\_CH8PRIC\_DEFAULT@{DMA\_CHPRIC\_CH8PRIC\_DEFAULT}}
\index{DMA\_CHPRIC\_CH8PRIC\_DEFAULT@{DMA\_CHPRIC\_CH8PRIC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIC\_CH8PRIC\_DEFAULT}{DMA\_CHPRIC\_CH8PRIC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2973ab0684c58e2bb150b7bde85f8fcd} 
\#define DMA\+\_\+\+CHPRIC\+\_\+\+CH8\+PRIC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac2c4884b73cf0b027ca9640ec780ab5a}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH8\+PRIC\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for DMA\+\_\+\+CHPRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2f33c6858781c1a61695c1171c825b72}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIC\_CH9PRIC@{DMA\_CHPRIC\_CH9PRIC}}
\index{DMA\_CHPRIC\_CH9PRIC@{DMA\_CHPRIC\_CH9PRIC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIC\_CH9PRIC}{DMA\_CHPRIC\_CH9PRIC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2f33c6858781c1a61695c1171c825b72} 
\#define DMA\+\_\+\+CHPRIC\+\_\+\+CH9\+PRIC~(0x1\+UL $<$$<$ 9)}

Channel 9 High Priority Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab4fb27c910a08ce28bb20609bec5a8a0}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIC\_CH9PRIC\_DEFAULT@{DMA\_CHPRIC\_CH9PRIC\_DEFAULT}}
\index{DMA\_CHPRIC\_CH9PRIC\_DEFAULT@{DMA\_CHPRIC\_CH9PRIC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIC\_CH9PRIC\_DEFAULT}{DMA\_CHPRIC\_CH9PRIC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab4fb27c910a08ce28bb20609bec5a8a0} 
\#define DMA\+\_\+\+CHPRIC\+\_\+\+CH9\+PRIC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6dc7ba3b9de99dfaa5cfc1ffd35e4feb}{\+\_\+\+DMA\+\_\+\+CHPRIC\+\_\+\+CH9\+PRIC\+\_\+\+DEFAULT}} $<$$<$ 9)}

Shifted mode DEFAULT for DMA\+\_\+\+CHPRIC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga3b8aae23375b72eaf9398b0dfe0a9958}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIS\_CH0PRIS@{DMA\_CHPRIS\_CH0PRIS}}
\index{DMA\_CHPRIS\_CH0PRIS@{DMA\_CHPRIS\_CH0PRIS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIS\_CH0PRIS}{DMA\_CHPRIS\_CH0PRIS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga3b8aae23375b72eaf9398b0dfe0a9958} 
\#define DMA\+\_\+\+CHPRIS\+\_\+\+CH0\+PRIS~(0x1\+UL $<$$<$ 0)}

Channel 0 High Priority Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga991b1ee70c4a5e9ea6c1ac510d4344b8}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIS\_CH0PRIS\_DEFAULT@{DMA\_CHPRIS\_CH0PRIS\_DEFAULT}}
\index{DMA\_CHPRIS\_CH0PRIS\_DEFAULT@{DMA\_CHPRIS\_CH0PRIS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIS\_CH0PRIS\_DEFAULT}{DMA\_CHPRIS\_CH0PRIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga991b1ee70c4a5e9ea6c1ac510d4344b8} 
\#define DMA\+\_\+\+CHPRIS\+\_\+\+CH0\+PRIS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga74fd32abbf751cd896459afb92a7c81f}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH0\+PRIS\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for DMA\+\_\+\+CHPRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf4c3454bd6699f91b0b54ca21e41414f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIS\_CH10PRIS@{DMA\_CHPRIS\_CH10PRIS}}
\index{DMA\_CHPRIS\_CH10PRIS@{DMA\_CHPRIS\_CH10PRIS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIS\_CH10PRIS}{DMA\_CHPRIS\_CH10PRIS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf4c3454bd6699f91b0b54ca21e41414f} 
\#define DMA\+\_\+\+CHPRIS\+\_\+\+CH10\+PRIS~(0x1\+UL $<$$<$ 10)}

Channel 10 High Priority Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad288ecccc0a1f8bee134bcd16d4c86e6}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIS\_CH10PRIS\_DEFAULT@{DMA\_CHPRIS\_CH10PRIS\_DEFAULT}}
\index{DMA\_CHPRIS\_CH10PRIS\_DEFAULT@{DMA\_CHPRIS\_CH10PRIS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIS\_CH10PRIS\_DEFAULT}{DMA\_CHPRIS\_CH10PRIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad288ecccc0a1f8bee134bcd16d4c86e6} 
\#define DMA\+\_\+\+CHPRIS\+\_\+\+CH10\+PRIS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga83b340be9ceab91ce0593bae43b9038c}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH10\+PRIS\+\_\+\+DEFAULT}} $<$$<$ 10)}

Shifted mode DEFAULT for DMA\+\_\+\+CHPRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga24f3e6373080e921f64bae19e7ab4705}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIS\_CH11PRIS@{DMA\_CHPRIS\_CH11PRIS}}
\index{DMA\_CHPRIS\_CH11PRIS@{DMA\_CHPRIS\_CH11PRIS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIS\_CH11PRIS}{DMA\_CHPRIS\_CH11PRIS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga24f3e6373080e921f64bae19e7ab4705} 
\#define DMA\+\_\+\+CHPRIS\+\_\+\+CH11\+PRIS~(0x1\+UL $<$$<$ 11)}

Channel 11 High Priority Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga3a6dc663275545f0851e621e629ac1e7}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIS\_CH11PRIS\_DEFAULT@{DMA\_CHPRIS\_CH11PRIS\_DEFAULT}}
\index{DMA\_CHPRIS\_CH11PRIS\_DEFAULT@{DMA\_CHPRIS\_CH11PRIS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIS\_CH11PRIS\_DEFAULT}{DMA\_CHPRIS\_CH11PRIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga3a6dc663275545f0851e621e629ac1e7} 
\#define DMA\+\_\+\+CHPRIS\+\_\+\+CH11\+PRIS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8bac998b6cc69f38695e591aeb6a9627}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH11\+PRIS\+\_\+\+DEFAULT}} $<$$<$ 11)}

Shifted mode DEFAULT for DMA\+\_\+\+CHPRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4245120034c44573ea4089f3a7962f0d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIS\_CH1PRIS@{DMA\_CHPRIS\_CH1PRIS}}
\index{DMA\_CHPRIS\_CH1PRIS@{DMA\_CHPRIS\_CH1PRIS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIS\_CH1PRIS}{DMA\_CHPRIS\_CH1PRIS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4245120034c44573ea4089f3a7962f0d} 
\#define DMA\+\_\+\+CHPRIS\+\_\+\+CH1\+PRIS~(0x1\+UL $<$$<$ 1)}

Channel 1 High Priority Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga385bb04dc349096942748d090385c2a1}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIS\_CH1PRIS\_DEFAULT@{DMA\_CHPRIS\_CH1PRIS\_DEFAULT}}
\index{DMA\_CHPRIS\_CH1PRIS\_DEFAULT@{DMA\_CHPRIS\_CH1PRIS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIS\_CH1PRIS\_DEFAULT}{DMA\_CHPRIS\_CH1PRIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga385bb04dc349096942748d090385c2a1} 
\#define DMA\+\_\+\+CHPRIS\+\_\+\+CH1\+PRIS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae4cc67d1ec61d3acfb24304f0dbd59d3}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH1\+PRIS\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for DMA\+\_\+\+CHPRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga11e9151ccd4188763a82ab42bc06d55e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIS\_CH2PRIS@{DMA\_CHPRIS\_CH2PRIS}}
\index{DMA\_CHPRIS\_CH2PRIS@{DMA\_CHPRIS\_CH2PRIS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIS\_CH2PRIS}{DMA\_CHPRIS\_CH2PRIS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga11e9151ccd4188763a82ab42bc06d55e} 
\#define DMA\+\_\+\+CHPRIS\+\_\+\+CH2\+PRIS~(0x1\+UL $<$$<$ 2)}

Channel 2 High Priority Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga31ff7d3c88297e6642d5bcf039efcbf1}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIS\_CH2PRIS\_DEFAULT@{DMA\_CHPRIS\_CH2PRIS\_DEFAULT}}
\index{DMA\_CHPRIS\_CH2PRIS\_DEFAULT@{DMA\_CHPRIS\_CH2PRIS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIS\_CH2PRIS\_DEFAULT}{DMA\_CHPRIS\_CH2PRIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga31ff7d3c88297e6642d5bcf039efcbf1} 
\#define DMA\+\_\+\+CHPRIS\+\_\+\+CH2\+PRIS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga56f7af3fe12c48ca0948f4fe8e1cb1f5}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH2\+PRIS\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for DMA\+\_\+\+CHPRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad0837ad5d87ce0e10c7950db207272d4}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIS\_CH3PRIS@{DMA\_CHPRIS\_CH3PRIS}}
\index{DMA\_CHPRIS\_CH3PRIS@{DMA\_CHPRIS\_CH3PRIS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIS\_CH3PRIS}{DMA\_CHPRIS\_CH3PRIS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad0837ad5d87ce0e10c7950db207272d4} 
\#define DMA\+\_\+\+CHPRIS\+\_\+\+CH3\+PRIS~(0x1\+UL $<$$<$ 3)}

Channel 3 High Priority Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga6e64a388c03275c438755bf6ff94c445}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIS\_CH3PRIS\_DEFAULT@{DMA\_CHPRIS\_CH3PRIS\_DEFAULT}}
\index{DMA\_CHPRIS\_CH3PRIS\_DEFAULT@{DMA\_CHPRIS\_CH3PRIS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIS\_CH3PRIS\_DEFAULT}{DMA\_CHPRIS\_CH3PRIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga6e64a388c03275c438755bf6ff94c445} 
\#define DMA\+\_\+\+CHPRIS\+\_\+\+CH3\+PRIS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7bca4bd8fe47647e8d4e1e2efe575d3b}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH3\+PRIS\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for DMA\+\_\+\+CHPRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga299ed3bd0ba11abcd89eff9e7cdadbc8}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIS\_CH4PRIS@{DMA\_CHPRIS\_CH4PRIS}}
\index{DMA\_CHPRIS\_CH4PRIS@{DMA\_CHPRIS\_CH4PRIS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIS\_CH4PRIS}{DMA\_CHPRIS\_CH4PRIS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga299ed3bd0ba11abcd89eff9e7cdadbc8} 
\#define DMA\+\_\+\+CHPRIS\+\_\+\+CH4\+PRIS~(0x1\+UL $<$$<$ 4)}

Channel 4 High Priority Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga088d56e897fe05b5b19f7071a5636ca1}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIS\_CH4PRIS\_DEFAULT@{DMA\_CHPRIS\_CH4PRIS\_DEFAULT}}
\index{DMA\_CHPRIS\_CH4PRIS\_DEFAULT@{DMA\_CHPRIS\_CH4PRIS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIS\_CH4PRIS\_DEFAULT}{DMA\_CHPRIS\_CH4PRIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga088d56e897fe05b5b19f7071a5636ca1} 
\#define DMA\+\_\+\+CHPRIS\+\_\+\+CH4\+PRIS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0ff1abc823c8772319e86d343cf5afde}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH4\+PRIS\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for DMA\+\_\+\+CHPRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga3c52b6e6015ada3be2d3b2f622572bbe}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIS\_CH5PRIS@{DMA\_CHPRIS\_CH5PRIS}}
\index{DMA\_CHPRIS\_CH5PRIS@{DMA\_CHPRIS\_CH5PRIS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIS\_CH5PRIS}{DMA\_CHPRIS\_CH5PRIS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga3c52b6e6015ada3be2d3b2f622572bbe} 
\#define DMA\+\_\+\+CHPRIS\+\_\+\+CH5\+PRIS~(0x1\+UL $<$$<$ 5)}

Channel 5 High Priority Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gafdb6f107918f35901410de74a4098818}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIS\_CH5PRIS\_DEFAULT@{DMA\_CHPRIS\_CH5PRIS\_DEFAULT}}
\index{DMA\_CHPRIS\_CH5PRIS\_DEFAULT@{DMA\_CHPRIS\_CH5PRIS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIS\_CH5PRIS\_DEFAULT}{DMA\_CHPRIS\_CH5PRIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gafdb6f107918f35901410de74a4098818} 
\#define DMA\+\_\+\+CHPRIS\+\_\+\+CH5\+PRIS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1e80ee5e62b1e966d77f09b92b23c300}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH5\+PRIS\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for DMA\+\_\+\+CHPRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa5240f8be35e91c7abd07191acb73ce7}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIS\_CH6PRIS@{DMA\_CHPRIS\_CH6PRIS}}
\index{DMA\_CHPRIS\_CH6PRIS@{DMA\_CHPRIS\_CH6PRIS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIS\_CH6PRIS}{DMA\_CHPRIS\_CH6PRIS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa5240f8be35e91c7abd07191acb73ce7} 
\#define DMA\+\_\+\+CHPRIS\+\_\+\+CH6\+PRIS~(0x1\+UL $<$$<$ 6)}

Channel 6 High Priority Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga6214bc38ce72991674241668e6cd2946}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIS\_CH6PRIS\_DEFAULT@{DMA\_CHPRIS\_CH6PRIS\_DEFAULT}}
\index{DMA\_CHPRIS\_CH6PRIS\_DEFAULT@{DMA\_CHPRIS\_CH6PRIS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIS\_CH6PRIS\_DEFAULT}{DMA\_CHPRIS\_CH6PRIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga6214bc38ce72991674241668e6cd2946} 
\#define DMA\+\_\+\+CHPRIS\+\_\+\+CH6\+PRIS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7d0bbbe6ab831acb69033f88ac103358}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH6\+PRIS\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for DMA\+\_\+\+CHPRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaef45e1b2f36131d488d860ce0acb131e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIS\_CH7PRIS@{DMA\_CHPRIS\_CH7PRIS}}
\index{DMA\_CHPRIS\_CH7PRIS@{DMA\_CHPRIS\_CH7PRIS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIS\_CH7PRIS}{DMA\_CHPRIS\_CH7PRIS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaef45e1b2f36131d488d860ce0acb131e} 
\#define DMA\+\_\+\+CHPRIS\+\_\+\+CH7\+PRIS~(0x1\+UL $<$$<$ 7)}

Channel 7 High Priority Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab8107e87376d057c56ca6fa1d5b77403}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIS\_CH7PRIS\_DEFAULT@{DMA\_CHPRIS\_CH7PRIS\_DEFAULT}}
\index{DMA\_CHPRIS\_CH7PRIS\_DEFAULT@{DMA\_CHPRIS\_CH7PRIS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIS\_CH7PRIS\_DEFAULT}{DMA\_CHPRIS\_CH7PRIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab8107e87376d057c56ca6fa1d5b77403} 
\#define DMA\+\_\+\+CHPRIS\+\_\+\+CH7\+PRIS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf9a8f82862eb33983236fa6417d245f3}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH7\+PRIS\+\_\+\+DEFAULT}} $<$$<$ 7)}

Shifted mode DEFAULT for DMA\+\_\+\+CHPRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga64bbefb97fda2c1c68107ce1547f66c4}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIS\_CH8PRIS@{DMA\_CHPRIS\_CH8PRIS}}
\index{DMA\_CHPRIS\_CH8PRIS@{DMA\_CHPRIS\_CH8PRIS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIS\_CH8PRIS}{DMA\_CHPRIS\_CH8PRIS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga64bbefb97fda2c1c68107ce1547f66c4} 
\#define DMA\+\_\+\+CHPRIS\+\_\+\+CH8\+PRIS~(0x1\+UL $<$$<$ 8)}

Channel 8 High Priority Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2b5ae8bb79f262b54eba3db7b34bb0e9}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIS\_CH8PRIS\_DEFAULT@{DMA\_CHPRIS\_CH8PRIS\_DEFAULT}}
\index{DMA\_CHPRIS\_CH8PRIS\_DEFAULT@{DMA\_CHPRIS\_CH8PRIS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIS\_CH8PRIS\_DEFAULT}{DMA\_CHPRIS\_CH8PRIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2b5ae8bb79f262b54eba3db7b34bb0e9} 
\#define DMA\+\_\+\+CHPRIS\+\_\+\+CH8\+PRIS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab7f4e0729fe8f41047933fceafa6a80d}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH8\+PRIS\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for DMA\+\_\+\+CHPRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga3283b112959952cd6899d3d86ab2aa6e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIS\_CH9PRIS@{DMA\_CHPRIS\_CH9PRIS}}
\index{DMA\_CHPRIS\_CH9PRIS@{DMA\_CHPRIS\_CH9PRIS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIS\_CH9PRIS}{DMA\_CHPRIS\_CH9PRIS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga3283b112959952cd6899d3d86ab2aa6e} 
\#define DMA\+\_\+\+CHPRIS\+\_\+\+CH9\+PRIS~(0x1\+UL $<$$<$ 9)}

Channel 9 High Priority Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5d21148831913778933b500097a66b05}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHPRIS\_CH9PRIS\_DEFAULT@{DMA\_CHPRIS\_CH9PRIS\_DEFAULT}}
\index{DMA\_CHPRIS\_CH9PRIS\_DEFAULT@{DMA\_CHPRIS\_CH9PRIS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHPRIS\_CH9PRIS\_DEFAULT}{DMA\_CHPRIS\_CH9PRIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5d21148831913778933b500097a66b05} 
\#define DMA\+\_\+\+CHPRIS\+\_\+\+CH9\+PRIS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga809789f987fc466306dc1e1a0256899f}{\+\_\+\+DMA\+\_\+\+CHPRIS\+\_\+\+CH9\+PRIS\+\_\+\+DEFAULT}} $<$$<$ 9)}

Shifted mode DEFAULT for DMA\+\_\+\+CHPRIS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9af910624a38489794ee8d57d75045fb}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKC\_CH0REQMASKC@{DMA\_CHREQMASKC\_CH0REQMASKC}}
\index{DMA\_CHREQMASKC\_CH0REQMASKC@{DMA\_CHREQMASKC\_CH0REQMASKC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKC\_CH0REQMASKC}{DMA\_CHREQMASKC\_CH0REQMASKC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9af910624a38489794ee8d57d75045fb} 
\#define DMA\+\_\+\+CHREQMASKC\+\_\+\+CH0\+REQMASKC~(0x1\+UL $<$$<$ 0)}

Channel 0 Request Mask Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga25577904705e00bceed38828a11d634a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKC\_CH0REQMASKC\_DEFAULT@{DMA\_CHREQMASKC\_CH0REQMASKC\_DEFAULT}}
\index{DMA\_CHREQMASKC\_CH0REQMASKC\_DEFAULT@{DMA\_CHREQMASKC\_CH0REQMASKC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKC\_CH0REQMASKC\_DEFAULT}{DMA\_CHREQMASKC\_CH0REQMASKC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga25577904705e00bceed38828a11d634a} 
\#define DMA\+\_\+\+CHREQMASKC\+\_\+\+CH0\+REQMASKC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9e225f4389c571b91cf45cbeb5d3c57b}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH0\+REQMASKC\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for DMA\+\_\+\+CHREQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga81b00286c35d9e148a64911c091d3d2d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKC\_CH10REQMASKC@{DMA\_CHREQMASKC\_CH10REQMASKC}}
\index{DMA\_CHREQMASKC\_CH10REQMASKC@{DMA\_CHREQMASKC\_CH10REQMASKC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKC\_CH10REQMASKC}{DMA\_CHREQMASKC\_CH10REQMASKC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga81b00286c35d9e148a64911c091d3d2d} 
\#define DMA\+\_\+\+CHREQMASKC\+\_\+\+CH10\+REQMASKC~(0x1\+UL $<$$<$ 10)}

Channel 10 Request Mask Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga0e48f06e2baaf107accf1e42aa8679d7}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKC\_CH10REQMASKC\_DEFAULT@{DMA\_CHREQMASKC\_CH10REQMASKC\_DEFAULT}}
\index{DMA\_CHREQMASKC\_CH10REQMASKC\_DEFAULT@{DMA\_CHREQMASKC\_CH10REQMASKC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKC\_CH10REQMASKC\_DEFAULT}{DMA\_CHREQMASKC\_CH10REQMASKC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga0e48f06e2baaf107accf1e42aa8679d7} 
\#define DMA\+\_\+\+CHREQMASKC\+\_\+\+CH10\+REQMASKC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga14cf8d6cdde95fe3b1f398372f208be7}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH10\+REQMASKC\+\_\+\+DEFAULT}} $<$$<$ 10)}

Shifted mode DEFAULT for DMA\+\_\+\+CHREQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa12429efc06bc7a9d0ad046348285421}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKC\_CH11REQMASKC@{DMA\_CHREQMASKC\_CH11REQMASKC}}
\index{DMA\_CHREQMASKC\_CH11REQMASKC@{DMA\_CHREQMASKC\_CH11REQMASKC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKC\_CH11REQMASKC}{DMA\_CHREQMASKC\_CH11REQMASKC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa12429efc06bc7a9d0ad046348285421} 
\#define DMA\+\_\+\+CHREQMASKC\+\_\+\+CH11\+REQMASKC~(0x1\+UL $<$$<$ 11)}

Channel 11 Request Mask Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga52ca85a742171ebc995bef97c689c5de}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKC\_CH11REQMASKC\_DEFAULT@{DMA\_CHREQMASKC\_CH11REQMASKC\_DEFAULT}}
\index{DMA\_CHREQMASKC\_CH11REQMASKC\_DEFAULT@{DMA\_CHREQMASKC\_CH11REQMASKC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKC\_CH11REQMASKC\_DEFAULT}{DMA\_CHREQMASKC\_CH11REQMASKC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga52ca85a742171ebc995bef97c689c5de} 
\#define DMA\+\_\+\+CHREQMASKC\+\_\+\+CH11\+REQMASKC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaebca68bb02aaafd663690ccf88696466}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH11\+REQMASKC\+\_\+\+DEFAULT}} $<$$<$ 11)}

Shifted mode DEFAULT for DMA\+\_\+\+CHREQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gabbcbf832de08628a4fb9260b2a6c9ef8}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKC\_CH1REQMASKC@{DMA\_CHREQMASKC\_CH1REQMASKC}}
\index{DMA\_CHREQMASKC\_CH1REQMASKC@{DMA\_CHREQMASKC\_CH1REQMASKC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKC\_CH1REQMASKC}{DMA\_CHREQMASKC\_CH1REQMASKC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gabbcbf832de08628a4fb9260b2a6c9ef8} 
\#define DMA\+\_\+\+CHREQMASKC\+\_\+\+CH1\+REQMASKC~(0x1\+UL $<$$<$ 1)}

Channel 1 Request Mask Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga7b058bc79b2e32d10ed9f1248d9150e1}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKC\_CH1REQMASKC\_DEFAULT@{DMA\_CHREQMASKC\_CH1REQMASKC\_DEFAULT}}
\index{DMA\_CHREQMASKC\_CH1REQMASKC\_DEFAULT@{DMA\_CHREQMASKC\_CH1REQMASKC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKC\_CH1REQMASKC\_DEFAULT}{DMA\_CHREQMASKC\_CH1REQMASKC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga7b058bc79b2e32d10ed9f1248d9150e1} 
\#define DMA\+\_\+\+CHREQMASKC\+\_\+\+CH1\+REQMASKC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae591a09f973277b7bb753cf6f70c0581}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH1\+REQMASKC\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for DMA\+\_\+\+CHREQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf6df8b60a6e9627af3c6ea5a639900d5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKC\_CH2REQMASKC@{DMA\_CHREQMASKC\_CH2REQMASKC}}
\index{DMA\_CHREQMASKC\_CH2REQMASKC@{DMA\_CHREQMASKC\_CH2REQMASKC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKC\_CH2REQMASKC}{DMA\_CHREQMASKC\_CH2REQMASKC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf6df8b60a6e9627af3c6ea5a639900d5} 
\#define DMA\+\_\+\+CHREQMASKC\+\_\+\+CH2\+REQMASKC~(0x1\+UL $<$$<$ 2)}

Channel 2 Request Mask Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2eafaf6a7f026a0c094355497085e9ae}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKC\_CH2REQMASKC\_DEFAULT@{DMA\_CHREQMASKC\_CH2REQMASKC\_DEFAULT}}
\index{DMA\_CHREQMASKC\_CH2REQMASKC\_DEFAULT@{DMA\_CHREQMASKC\_CH2REQMASKC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKC\_CH2REQMASKC\_DEFAULT}{DMA\_CHREQMASKC\_CH2REQMASKC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2eafaf6a7f026a0c094355497085e9ae} 
\#define DMA\+\_\+\+CHREQMASKC\+\_\+\+CH2\+REQMASKC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6a4ae4b378fc2da9212b9406d7b228da}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH2\+REQMASKC\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for DMA\+\_\+\+CHREQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2e63a5cd90c17f2025a6f53b885061d5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKC\_CH3REQMASKC@{DMA\_CHREQMASKC\_CH3REQMASKC}}
\index{DMA\_CHREQMASKC\_CH3REQMASKC@{DMA\_CHREQMASKC\_CH3REQMASKC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKC\_CH3REQMASKC}{DMA\_CHREQMASKC\_CH3REQMASKC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2e63a5cd90c17f2025a6f53b885061d5} 
\#define DMA\+\_\+\+CHREQMASKC\+\_\+\+CH3\+REQMASKC~(0x1\+UL $<$$<$ 3)}

Channel 3 Request Mask Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2f9ff650522730490b0a7c682920506a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKC\_CH3REQMASKC\_DEFAULT@{DMA\_CHREQMASKC\_CH3REQMASKC\_DEFAULT}}
\index{DMA\_CHREQMASKC\_CH3REQMASKC\_DEFAULT@{DMA\_CHREQMASKC\_CH3REQMASKC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKC\_CH3REQMASKC\_DEFAULT}{DMA\_CHREQMASKC\_CH3REQMASKC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2f9ff650522730490b0a7c682920506a} 
\#define DMA\+\_\+\+CHREQMASKC\+\_\+\+CH3\+REQMASKC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2365654cc79e1ceb08334ab798f0fa8a}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH3\+REQMASKC\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for DMA\+\_\+\+CHREQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaaaf3d769ef02b12a4c3e8a4ce6e15376}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKC\_CH4REQMASKC@{DMA\_CHREQMASKC\_CH4REQMASKC}}
\index{DMA\_CHREQMASKC\_CH4REQMASKC@{DMA\_CHREQMASKC\_CH4REQMASKC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKC\_CH4REQMASKC}{DMA\_CHREQMASKC\_CH4REQMASKC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaaaf3d769ef02b12a4c3e8a4ce6e15376} 
\#define DMA\+\_\+\+CHREQMASKC\+\_\+\+CH4\+REQMASKC~(0x1\+UL $<$$<$ 4)}

Channel 4 Request Mask Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga723c384830fda84b651fdf5c6ab04719}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKC\_CH4REQMASKC\_DEFAULT@{DMA\_CHREQMASKC\_CH4REQMASKC\_DEFAULT}}
\index{DMA\_CHREQMASKC\_CH4REQMASKC\_DEFAULT@{DMA\_CHREQMASKC\_CH4REQMASKC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKC\_CH4REQMASKC\_DEFAULT}{DMA\_CHREQMASKC\_CH4REQMASKC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga723c384830fda84b651fdf5c6ab04719} 
\#define DMA\+\_\+\+CHREQMASKC\+\_\+\+CH4\+REQMASKC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga06967811f445c8e126bd4f538bedc094}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH4\+REQMASKC\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for DMA\+\_\+\+CHREQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab7e41f44345ab2f4df705f3ce5927b90}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKC\_CH5REQMASKC@{DMA\_CHREQMASKC\_CH5REQMASKC}}
\index{DMA\_CHREQMASKC\_CH5REQMASKC@{DMA\_CHREQMASKC\_CH5REQMASKC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKC\_CH5REQMASKC}{DMA\_CHREQMASKC\_CH5REQMASKC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab7e41f44345ab2f4df705f3ce5927b90} 
\#define DMA\+\_\+\+CHREQMASKC\+\_\+\+CH5\+REQMASKC~(0x1\+UL $<$$<$ 5)}

Channel 5 Request Mask Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gacd359acf883fa5ab982497f776ffa806}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKC\_CH5REQMASKC\_DEFAULT@{DMA\_CHREQMASKC\_CH5REQMASKC\_DEFAULT}}
\index{DMA\_CHREQMASKC\_CH5REQMASKC\_DEFAULT@{DMA\_CHREQMASKC\_CH5REQMASKC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKC\_CH5REQMASKC\_DEFAULT}{DMA\_CHREQMASKC\_CH5REQMASKC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gacd359acf883fa5ab982497f776ffa806} 
\#define DMA\+\_\+\+CHREQMASKC\+\_\+\+CH5\+REQMASKC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gadd32c210a37ca84e9a49dd0d89b7b6ae}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH5\+REQMASKC\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for DMA\+\_\+\+CHREQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga29a713c3e274b935a8a7fe2e28d65dec}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKC\_CH6REQMASKC@{DMA\_CHREQMASKC\_CH6REQMASKC}}
\index{DMA\_CHREQMASKC\_CH6REQMASKC@{DMA\_CHREQMASKC\_CH6REQMASKC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKC\_CH6REQMASKC}{DMA\_CHREQMASKC\_CH6REQMASKC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga29a713c3e274b935a8a7fe2e28d65dec} 
\#define DMA\+\_\+\+CHREQMASKC\+\_\+\+CH6\+REQMASKC~(0x1\+UL $<$$<$ 6)}

Channel 6 Request Mask Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga04366e358ee0e7294585ca3bb959f4a2}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKC\_CH6REQMASKC\_DEFAULT@{DMA\_CHREQMASKC\_CH6REQMASKC\_DEFAULT}}
\index{DMA\_CHREQMASKC\_CH6REQMASKC\_DEFAULT@{DMA\_CHREQMASKC\_CH6REQMASKC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKC\_CH6REQMASKC\_DEFAULT}{DMA\_CHREQMASKC\_CH6REQMASKC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga04366e358ee0e7294585ca3bb959f4a2} 
\#define DMA\+\_\+\+CHREQMASKC\+\_\+\+CH6\+REQMASKC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad7e604b9fb2ae75dc0faaf16889dad74}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH6\+REQMASKC\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for DMA\+\_\+\+CHREQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga31154dcd8fc231b8c55517341edb6ffd}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKC\_CH7REQMASKC@{DMA\_CHREQMASKC\_CH7REQMASKC}}
\index{DMA\_CHREQMASKC\_CH7REQMASKC@{DMA\_CHREQMASKC\_CH7REQMASKC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKC\_CH7REQMASKC}{DMA\_CHREQMASKC\_CH7REQMASKC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga31154dcd8fc231b8c55517341edb6ffd} 
\#define DMA\+\_\+\+CHREQMASKC\+\_\+\+CH7\+REQMASKC~(0x1\+UL $<$$<$ 7)}

Channel 7 Request Mask Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaffbf9596c8b995b537d80f2e43cc4abb}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKC\_CH7REQMASKC\_DEFAULT@{DMA\_CHREQMASKC\_CH7REQMASKC\_DEFAULT}}
\index{DMA\_CHREQMASKC\_CH7REQMASKC\_DEFAULT@{DMA\_CHREQMASKC\_CH7REQMASKC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKC\_CH7REQMASKC\_DEFAULT}{DMA\_CHREQMASKC\_CH7REQMASKC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaffbf9596c8b995b537d80f2e43cc4abb} 
\#define DMA\+\_\+\+CHREQMASKC\+\_\+\+CH7\+REQMASKC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga806a99e00e5f5e602a079448cf12e6d6}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH7\+REQMASKC\+\_\+\+DEFAULT}} $<$$<$ 7)}

Shifted mode DEFAULT for DMA\+\_\+\+CHREQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaec3bf9431fa8e87713ef2ecdeba726bb}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKC\_CH8REQMASKC@{DMA\_CHREQMASKC\_CH8REQMASKC}}
\index{DMA\_CHREQMASKC\_CH8REQMASKC@{DMA\_CHREQMASKC\_CH8REQMASKC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKC\_CH8REQMASKC}{DMA\_CHREQMASKC\_CH8REQMASKC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaec3bf9431fa8e87713ef2ecdeba726bb} 
\#define DMA\+\_\+\+CHREQMASKC\+\_\+\+CH8\+REQMASKC~(0x1\+UL $<$$<$ 8)}

Channel 8 Request Mask Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2039ae87af2ba8908389c51a046ef573}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKC\_CH8REQMASKC\_DEFAULT@{DMA\_CHREQMASKC\_CH8REQMASKC\_DEFAULT}}
\index{DMA\_CHREQMASKC\_CH8REQMASKC\_DEFAULT@{DMA\_CHREQMASKC\_CH8REQMASKC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKC\_CH8REQMASKC\_DEFAULT}{DMA\_CHREQMASKC\_CH8REQMASKC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2039ae87af2ba8908389c51a046ef573} 
\#define DMA\+\_\+\+CHREQMASKC\+\_\+\+CH8\+REQMASKC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7047381c324d1eea02d4dbcaf824fc8c}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH8\+REQMASKC\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for DMA\+\_\+\+CHREQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaef14339bb782cb81d646dd15365d9454}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKC\_CH9REQMASKC@{DMA\_CHREQMASKC\_CH9REQMASKC}}
\index{DMA\_CHREQMASKC\_CH9REQMASKC@{DMA\_CHREQMASKC\_CH9REQMASKC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKC\_CH9REQMASKC}{DMA\_CHREQMASKC\_CH9REQMASKC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaef14339bb782cb81d646dd15365d9454} 
\#define DMA\+\_\+\+CHREQMASKC\+\_\+\+CH9\+REQMASKC~(0x1\+UL $<$$<$ 9)}

Channel 9 Request Mask Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga7dcab448b80f35d4d565e0730ab1c393}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKC\_CH9REQMASKC\_DEFAULT@{DMA\_CHREQMASKC\_CH9REQMASKC\_DEFAULT}}
\index{DMA\_CHREQMASKC\_CH9REQMASKC\_DEFAULT@{DMA\_CHREQMASKC\_CH9REQMASKC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKC\_CH9REQMASKC\_DEFAULT}{DMA\_CHREQMASKC\_CH9REQMASKC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga7dcab448b80f35d4d565e0730ab1c393} 
\#define DMA\+\_\+\+CHREQMASKC\+\_\+\+CH9\+REQMASKC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga89736225497627a2439f824c1ac7cdd2}{\+\_\+\+DMA\+\_\+\+CHREQMASKC\+\_\+\+CH9\+REQMASKC\+\_\+\+DEFAULT}} $<$$<$ 9)}

Shifted mode DEFAULT for DMA\+\_\+\+CHREQMASKC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5377ebe5374db2f0a175c084f61c268c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKS\_CH0REQMASKS@{DMA\_CHREQMASKS\_CH0REQMASKS}}
\index{DMA\_CHREQMASKS\_CH0REQMASKS@{DMA\_CHREQMASKS\_CH0REQMASKS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKS\_CH0REQMASKS}{DMA\_CHREQMASKS\_CH0REQMASKS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5377ebe5374db2f0a175c084f61c268c} 
\#define DMA\+\_\+\+CHREQMASKS\+\_\+\+CH0\+REQMASKS~(0x1\+UL $<$$<$ 0)}

Channel 0 Request Mask Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga28f9f45f08df20ce2c77539ce738451a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKS\_CH0REQMASKS\_DEFAULT@{DMA\_CHREQMASKS\_CH0REQMASKS\_DEFAULT}}
\index{DMA\_CHREQMASKS\_CH0REQMASKS\_DEFAULT@{DMA\_CHREQMASKS\_CH0REQMASKS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKS\_CH0REQMASKS\_DEFAULT}{DMA\_CHREQMASKS\_CH0REQMASKS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga28f9f45f08df20ce2c77539ce738451a} 
\#define DMA\+\_\+\+CHREQMASKS\+\_\+\+CH0\+REQMASKS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gafc97ea5b36851693cb69e7a21d812a5e}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH0\+REQMASKS\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for DMA\+\_\+\+CHREQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga0cd2b9c8ea58602edd5c56aa6a73cadf}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKS\_CH10REQMASKS@{DMA\_CHREQMASKS\_CH10REQMASKS}}
\index{DMA\_CHREQMASKS\_CH10REQMASKS@{DMA\_CHREQMASKS\_CH10REQMASKS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKS\_CH10REQMASKS}{DMA\_CHREQMASKS\_CH10REQMASKS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga0cd2b9c8ea58602edd5c56aa6a73cadf} 
\#define DMA\+\_\+\+CHREQMASKS\+\_\+\+CH10\+REQMASKS~(0x1\+UL $<$$<$ 10)}

Channel 10 Request Mask Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4639018f770498e6f0b1bb7238a1f9cf}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKS\_CH10REQMASKS\_DEFAULT@{DMA\_CHREQMASKS\_CH10REQMASKS\_DEFAULT}}
\index{DMA\_CHREQMASKS\_CH10REQMASKS\_DEFAULT@{DMA\_CHREQMASKS\_CH10REQMASKS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKS\_CH10REQMASKS\_DEFAULT}{DMA\_CHREQMASKS\_CH10REQMASKS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4639018f770498e6f0b1bb7238a1f9cf} 
\#define DMA\+\_\+\+CHREQMASKS\+\_\+\+CH10\+REQMASKS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga70caa27e1fa6e00df357fb87de5dec70}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH10\+REQMASKS\+\_\+\+DEFAULT}} $<$$<$ 10)}

Shifted mode DEFAULT for DMA\+\_\+\+CHREQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga39fa0663d3ad0a7b1c5fa70157c24fbf}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKS\_CH11REQMASKS@{DMA\_CHREQMASKS\_CH11REQMASKS}}
\index{DMA\_CHREQMASKS\_CH11REQMASKS@{DMA\_CHREQMASKS\_CH11REQMASKS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKS\_CH11REQMASKS}{DMA\_CHREQMASKS\_CH11REQMASKS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga39fa0663d3ad0a7b1c5fa70157c24fbf} 
\#define DMA\+\_\+\+CHREQMASKS\+\_\+\+CH11\+REQMASKS~(0x1\+UL $<$$<$ 11)}

Channel 11 Request Mask Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga764e80267e8b3ecc7024a9e5f849dd78}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKS\_CH11REQMASKS\_DEFAULT@{DMA\_CHREQMASKS\_CH11REQMASKS\_DEFAULT}}
\index{DMA\_CHREQMASKS\_CH11REQMASKS\_DEFAULT@{DMA\_CHREQMASKS\_CH11REQMASKS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKS\_CH11REQMASKS\_DEFAULT}{DMA\_CHREQMASKS\_CH11REQMASKS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga764e80267e8b3ecc7024a9e5f849dd78} 
\#define DMA\+\_\+\+CHREQMASKS\+\_\+\+CH11\+REQMASKS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3766dd8ba87b2d5d88c7914400fd5985}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH11\+REQMASKS\+\_\+\+DEFAULT}} $<$$<$ 11)}

Shifted mode DEFAULT for DMA\+\_\+\+CHREQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga626b25422301aa89ebea44a58a698324}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKS\_CH1REQMASKS@{DMA\_CHREQMASKS\_CH1REQMASKS}}
\index{DMA\_CHREQMASKS\_CH1REQMASKS@{DMA\_CHREQMASKS\_CH1REQMASKS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKS\_CH1REQMASKS}{DMA\_CHREQMASKS\_CH1REQMASKS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga626b25422301aa89ebea44a58a698324} 
\#define DMA\+\_\+\+CHREQMASKS\+\_\+\+CH1\+REQMASKS~(0x1\+UL $<$$<$ 1)}

Channel 1 Request Mask Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga598e5355f085612484f856983986791d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKS\_CH1REQMASKS\_DEFAULT@{DMA\_CHREQMASKS\_CH1REQMASKS\_DEFAULT}}
\index{DMA\_CHREQMASKS\_CH1REQMASKS\_DEFAULT@{DMA\_CHREQMASKS\_CH1REQMASKS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKS\_CH1REQMASKS\_DEFAULT}{DMA\_CHREQMASKS\_CH1REQMASKS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga598e5355f085612484f856983986791d} 
\#define DMA\+\_\+\+CHREQMASKS\+\_\+\+CH1\+REQMASKS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf6bdeafb8c23d4fe8acd8ad8cb0dbe10}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH1\+REQMASKS\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for DMA\+\_\+\+CHREQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac4c9da9a9971fec51c01672cb9fef436}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKS\_CH2REQMASKS@{DMA\_CHREQMASKS\_CH2REQMASKS}}
\index{DMA\_CHREQMASKS\_CH2REQMASKS@{DMA\_CHREQMASKS\_CH2REQMASKS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKS\_CH2REQMASKS}{DMA\_CHREQMASKS\_CH2REQMASKS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac4c9da9a9971fec51c01672cb9fef436} 
\#define DMA\+\_\+\+CHREQMASKS\+\_\+\+CH2\+REQMASKS~(0x1\+UL $<$$<$ 2)}

Channel 2 Request Mask Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gabaa0242426b02acbedc26459e38facf9}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKS\_CH2REQMASKS\_DEFAULT@{DMA\_CHREQMASKS\_CH2REQMASKS\_DEFAULT}}
\index{DMA\_CHREQMASKS\_CH2REQMASKS\_DEFAULT@{DMA\_CHREQMASKS\_CH2REQMASKS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKS\_CH2REQMASKS\_DEFAULT}{DMA\_CHREQMASKS\_CH2REQMASKS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gabaa0242426b02acbedc26459e38facf9} 
\#define DMA\+\_\+\+CHREQMASKS\+\_\+\+CH2\+REQMASKS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga93531f86b214d6ac018e00780f22710a}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH2\+REQMASKS\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for DMA\+\_\+\+CHREQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga3d9817a0b7691c23943ad1436565652c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKS\_CH3REQMASKS@{DMA\_CHREQMASKS\_CH3REQMASKS}}
\index{DMA\_CHREQMASKS\_CH3REQMASKS@{DMA\_CHREQMASKS\_CH3REQMASKS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKS\_CH3REQMASKS}{DMA\_CHREQMASKS\_CH3REQMASKS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga3d9817a0b7691c23943ad1436565652c} 
\#define DMA\+\_\+\+CHREQMASKS\+\_\+\+CH3\+REQMASKS~(0x1\+UL $<$$<$ 3)}

Channel 3 Request Mask Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5ad10959d075ebc1132ce37e7223a37d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKS\_CH3REQMASKS\_DEFAULT@{DMA\_CHREQMASKS\_CH3REQMASKS\_DEFAULT}}
\index{DMA\_CHREQMASKS\_CH3REQMASKS\_DEFAULT@{DMA\_CHREQMASKS\_CH3REQMASKS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKS\_CH3REQMASKS\_DEFAULT}{DMA\_CHREQMASKS\_CH3REQMASKS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5ad10959d075ebc1132ce37e7223a37d} 
\#define DMA\+\_\+\+CHREQMASKS\+\_\+\+CH3\+REQMASKS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa5efd4ca20d13ae5215bb949e2c55c11}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH3\+REQMASKS\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for DMA\+\_\+\+CHREQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaca39bb0ce85f708d3ea1bed8328cc38d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKS\_CH4REQMASKS@{DMA\_CHREQMASKS\_CH4REQMASKS}}
\index{DMA\_CHREQMASKS\_CH4REQMASKS@{DMA\_CHREQMASKS\_CH4REQMASKS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKS\_CH4REQMASKS}{DMA\_CHREQMASKS\_CH4REQMASKS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaca39bb0ce85f708d3ea1bed8328cc38d} 
\#define DMA\+\_\+\+CHREQMASKS\+\_\+\+CH4\+REQMASKS~(0x1\+UL $<$$<$ 4)}

Channel 4 Request Mask Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga6d98b62aee6b9f428dc2513f0f3983c8}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKS\_CH4REQMASKS\_DEFAULT@{DMA\_CHREQMASKS\_CH4REQMASKS\_DEFAULT}}
\index{DMA\_CHREQMASKS\_CH4REQMASKS\_DEFAULT@{DMA\_CHREQMASKS\_CH4REQMASKS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKS\_CH4REQMASKS\_DEFAULT}{DMA\_CHREQMASKS\_CH4REQMASKS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga6d98b62aee6b9f428dc2513f0f3983c8} 
\#define DMA\+\_\+\+CHREQMASKS\+\_\+\+CH4\+REQMASKS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4604563242cc7409620698bcdbcb73fd}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH4\+REQMASKS\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for DMA\+\_\+\+CHREQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2de8b92c5285dcf0421d4bf6bafb2a3f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKS\_CH5REQMASKS@{DMA\_CHREQMASKS\_CH5REQMASKS}}
\index{DMA\_CHREQMASKS\_CH5REQMASKS@{DMA\_CHREQMASKS\_CH5REQMASKS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKS\_CH5REQMASKS}{DMA\_CHREQMASKS\_CH5REQMASKS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2de8b92c5285dcf0421d4bf6bafb2a3f} 
\#define DMA\+\_\+\+CHREQMASKS\+\_\+\+CH5\+REQMASKS~(0x1\+UL $<$$<$ 5)}

Channel 5 Request Mask Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad6c56f36efb19856f6ba42a1c398b59d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKS\_CH5REQMASKS\_DEFAULT@{DMA\_CHREQMASKS\_CH5REQMASKS\_DEFAULT}}
\index{DMA\_CHREQMASKS\_CH5REQMASKS\_DEFAULT@{DMA\_CHREQMASKS\_CH5REQMASKS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKS\_CH5REQMASKS\_DEFAULT}{DMA\_CHREQMASKS\_CH5REQMASKS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad6c56f36efb19856f6ba42a1c398b59d} 
\#define DMA\+\_\+\+CHREQMASKS\+\_\+\+CH5\+REQMASKS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1708a28e0c9a951ccafb3e81ae51ea80}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH5\+REQMASKS\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for DMA\+\_\+\+CHREQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga0c5a0445940b3c53c6030ae64d3b5b7a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKS\_CH6REQMASKS@{DMA\_CHREQMASKS\_CH6REQMASKS}}
\index{DMA\_CHREQMASKS\_CH6REQMASKS@{DMA\_CHREQMASKS\_CH6REQMASKS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKS\_CH6REQMASKS}{DMA\_CHREQMASKS\_CH6REQMASKS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga0c5a0445940b3c53c6030ae64d3b5b7a} 
\#define DMA\+\_\+\+CHREQMASKS\+\_\+\+CH6\+REQMASKS~(0x1\+UL $<$$<$ 6)}

Channel 6 Request Mask Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gacae18f5930ffa1c7aa7eb1fb80060d6a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKS\_CH6REQMASKS\_DEFAULT@{DMA\_CHREQMASKS\_CH6REQMASKS\_DEFAULT}}
\index{DMA\_CHREQMASKS\_CH6REQMASKS\_DEFAULT@{DMA\_CHREQMASKS\_CH6REQMASKS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKS\_CH6REQMASKS\_DEFAULT}{DMA\_CHREQMASKS\_CH6REQMASKS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gacae18f5930ffa1c7aa7eb1fb80060d6a} 
\#define DMA\+\_\+\+CHREQMASKS\+\_\+\+CH6\+REQMASKS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga539691bcecd365628b02357e95760446}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH6\+REQMASKS\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for DMA\+\_\+\+CHREQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9c913732237a81c0e258b7a866bfbfaf}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKS\_CH7REQMASKS@{DMA\_CHREQMASKS\_CH7REQMASKS}}
\index{DMA\_CHREQMASKS\_CH7REQMASKS@{DMA\_CHREQMASKS\_CH7REQMASKS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKS\_CH7REQMASKS}{DMA\_CHREQMASKS\_CH7REQMASKS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9c913732237a81c0e258b7a866bfbfaf} 
\#define DMA\+\_\+\+CHREQMASKS\+\_\+\+CH7\+REQMASKS~(0x1\+UL $<$$<$ 7)}

Channel 7 Request Mask Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga818a9855bbe5dbd840347cbdc2ab2b68}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKS\_CH7REQMASKS\_DEFAULT@{DMA\_CHREQMASKS\_CH7REQMASKS\_DEFAULT}}
\index{DMA\_CHREQMASKS\_CH7REQMASKS\_DEFAULT@{DMA\_CHREQMASKS\_CH7REQMASKS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKS\_CH7REQMASKS\_DEFAULT}{DMA\_CHREQMASKS\_CH7REQMASKS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga818a9855bbe5dbd840347cbdc2ab2b68} 
\#define DMA\+\_\+\+CHREQMASKS\+\_\+\+CH7\+REQMASKS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa5d9bf1a91659e22add5e1d7a7edee33}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH7\+REQMASKS\+\_\+\+DEFAULT}} $<$$<$ 7)}

Shifted mode DEFAULT for DMA\+\_\+\+CHREQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga3cf6fd533a733c7611b4ae476eccc131}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKS\_CH8REQMASKS@{DMA\_CHREQMASKS\_CH8REQMASKS}}
\index{DMA\_CHREQMASKS\_CH8REQMASKS@{DMA\_CHREQMASKS\_CH8REQMASKS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKS\_CH8REQMASKS}{DMA\_CHREQMASKS\_CH8REQMASKS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga3cf6fd533a733c7611b4ae476eccc131} 
\#define DMA\+\_\+\+CHREQMASKS\+\_\+\+CH8\+REQMASKS~(0x1\+UL $<$$<$ 8)}

Channel 8 Request Mask Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga32d5fe04c834be20e89bb30620fa59ab}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKS\_CH8REQMASKS\_DEFAULT@{DMA\_CHREQMASKS\_CH8REQMASKS\_DEFAULT}}
\index{DMA\_CHREQMASKS\_CH8REQMASKS\_DEFAULT@{DMA\_CHREQMASKS\_CH8REQMASKS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKS\_CH8REQMASKS\_DEFAULT}{DMA\_CHREQMASKS\_CH8REQMASKS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga32d5fe04c834be20e89bb30620fa59ab} 
\#define DMA\+\_\+\+CHREQMASKS\+\_\+\+CH8\+REQMASKS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0564ecfe10b695e8ed1bd0b19baf8e3c}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH8\+REQMASKS\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for DMA\+\_\+\+CHREQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5fa2afc728f7886a0dfa6b60052bf379}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKS\_CH9REQMASKS@{DMA\_CHREQMASKS\_CH9REQMASKS}}
\index{DMA\_CHREQMASKS\_CH9REQMASKS@{DMA\_CHREQMASKS\_CH9REQMASKS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKS\_CH9REQMASKS}{DMA\_CHREQMASKS\_CH9REQMASKS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5fa2afc728f7886a0dfa6b60052bf379} 
\#define DMA\+\_\+\+CHREQMASKS\+\_\+\+CH9\+REQMASKS~(0x1\+UL $<$$<$ 9)}

Channel 9 Request Mask Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga7d0bb3365c2c579c0bfa42d5342ed071}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQMASKS\_CH9REQMASKS\_DEFAULT@{DMA\_CHREQMASKS\_CH9REQMASKS\_DEFAULT}}
\index{DMA\_CHREQMASKS\_CH9REQMASKS\_DEFAULT@{DMA\_CHREQMASKS\_CH9REQMASKS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQMASKS\_CH9REQMASKS\_DEFAULT}{DMA\_CHREQMASKS\_CH9REQMASKS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga7d0bb3365c2c579c0bfa42d5342ed071} 
\#define DMA\+\_\+\+CHREQMASKS\+\_\+\+CH9\+REQMASKS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga741d9095de32cc9264da2324832b2120}{\+\_\+\+DMA\+\_\+\+CHREQMASKS\+\_\+\+CH9\+REQMASKS\+\_\+\+DEFAULT}} $<$$<$ 9)}

Shifted mode DEFAULT for DMA\+\_\+\+CHREQMASKS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga06000644ae9c3272fdb92778f1b72029}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQSTATUS\_CH0REQSTATUS@{DMA\_CHREQSTATUS\_CH0REQSTATUS}}
\index{DMA\_CHREQSTATUS\_CH0REQSTATUS@{DMA\_CHREQSTATUS\_CH0REQSTATUS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQSTATUS\_CH0REQSTATUS}{DMA\_CHREQSTATUS\_CH0REQSTATUS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga06000644ae9c3272fdb92778f1b72029} 
\#define DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH0\+REQSTATUS~(0x1\+UL $<$$<$ 0)}

Channel 0 Request Status \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5cc9516df62011880f4242d522e4bf94}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQSTATUS\_CH0REQSTATUS\_DEFAULT@{DMA\_CHREQSTATUS\_CH0REQSTATUS\_DEFAULT}}
\index{DMA\_CHREQSTATUS\_CH0REQSTATUS\_DEFAULT@{DMA\_CHREQSTATUS\_CH0REQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQSTATUS\_CH0REQSTATUS\_DEFAULT}{DMA\_CHREQSTATUS\_CH0REQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5cc9516df62011880f4242d522e4bf94} 
\#define DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH0\+REQSTATUS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0152da899e50169a0542d20fc3133e5e}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH0\+REQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for DMA\+\_\+\+CHREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga12434e8ea490af357881727263f1e887}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQSTATUS\_CH10REQSTATUS@{DMA\_CHREQSTATUS\_CH10REQSTATUS}}
\index{DMA\_CHREQSTATUS\_CH10REQSTATUS@{DMA\_CHREQSTATUS\_CH10REQSTATUS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQSTATUS\_CH10REQSTATUS}{DMA\_CHREQSTATUS\_CH10REQSTATUS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga12434e8ea490af357881727263f1e887} 
\#define DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH10\+REQSTATUS~(0x1\+UL $<$$<$ 10)}

Channel 10 Request Status \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gadbdcf80cbee1071c11fd9e81ca274874}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQSTATUS\_CH10REQSTATUS\_DEFAULT@{DMA\_CHREQSTATUS\_CH10REQSTATUS\_DEFAULT}}
\index{DMA\_CHREQSTATUS\_CH10REQSTATUS\_DEFAULT@{DMA\_CHREQSTATUS\_CH10REQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQSTATUS\_CH10REQSTATUS\_DEFAULT}{DMA\_CHREQSTATUS\_CH10REQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gadbdcf80cbee1071c11fd9e81ca274874} 
\#define DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH10\+REQSTATUS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gafd4880b14bd21d4a89c5c3834d9f9964}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH10\+REQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 10)}

Shifted mode DEFAULT for DMA\+\_\+\+CHREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga385ad56ea2548f61006e79c650cd8f80}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQSTATUS\_CH11REQSTATUS@{DMA\_CHREQSTATUS\_CH11REQSTATUS}}
\index{DMA\_CHREQSTATUS\_CH11REQSTATUS@{DMA\_CHREQSTATUS\_CH11REQSTATUS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQSTATUS\_CH11REQSTATUS}{DMA\_CHREQSTATUS\_CH11REQSTATUS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga385ad56ea2548f61006e79c650cd8f80} 
\#define DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH11\+REQSTATUS~(0x1\+UL $<$$<$ 11)}

Channel 11 Request Status \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8d36eb5d99b9c381d43718b8960ec7fe}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQSTATUS\_CH11REQSTATUS\_DEFAULT@{DMA\_CHREQSTATUS\_CH11REQSTATUS\_DEFAULT}}
\index{DMA\_CHREQSTATUS\_CH11REQSTATUS\_DEFAULT@{DMA\_CHREQSTATUS\_CH11REQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQSTATUS\_CH11REQSTATUS\_DEFAULT}{DMA\_CHREQSTATUS\_CH11REQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8d36eb5d99b9c381d43718b8960ec7fe} 
\#define DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH11\+REQSTATUS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5a59307971f90e4ad5f87256d0aeacfe}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH11\+REQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 11)}

Shifted mode DEFAULT for DMA\+\_\+\+CHREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga6560f1e76ca6fdf2a726f76875665424}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQSTATUS\_CH1REQSTATUS@{DMA\_CHREQSTATUS\_CH1REQSTATUS}}
\index{DMA\_CHREQSTATUS\_CH1REQSTATUS@{DMA\_CHREQSTATUS\_CH1REQSTATUS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQSTATUS\_CH1REQSTATUS}{DMA\_CHREQSTATUS\_CH1REQSTATUS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga6560f1e76ca6fdf2a726f76875665424} 
\#define DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH1\+REQSTATUS~(0x1\+UL $<$$<$ 1)}

Channel 1 Request Status \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga52102b5e01079c79d6c37c3d2fa7e07f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQSTATUS\_CH1REQSTATUS\_DEFAULT@{DMA\_CHREQSTATUS\_CH1REQSTATUS\_DEFAULT}}
\index{DMA\_CHREQSTATUS\_CH1REQSTATUS\_DEFAULT@{DMA\_CHREQSTATUS\_CH1REQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQSTATUS\_CH1REQSTATUS\_DEFAULT}{DMA\_CHREQSTATUS\_CH1REQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga52102b5e01079c79d6c37c3d2fa7e07f} 
\#define DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH1\+REQSTATUS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8f59e62cbb66bf1fdd4438f9622d1fee}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH1\+REQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for DMA\+\_\+\+CHREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gada5a454ce1cdc913edbec452a87d4a85}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQSTATUS\_CH2REQSTATUS@{DMA\_CHREQSTATUS\_CH2REQSTATUS}}
\index{DMA\_CHREQSTATUS\_CH2REQSTATUS@{DMA\_CHREQSTATUS\_CH2REQSTATUS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQSTATUS\_CH2REQSTATUS}{DMA\_CHREQSTATUS\_CH2REQSTATUS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gada5a454ce1cdc913edbec452a87d4a85} 
\#define DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH2\+REQSTATUS~(0x1\+UL $<$$<$ 2)}

Channel 2 Request Status \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga24b71d15e0f5c86dc476173c62c04f9f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQSTATUS\_CH2REQSTATUS\_DEFAULT@{DMA\_CHREQSTATUS\_CH2REQSTATUS\_DEFAULT}}
\index{DMA\_CHREQSTATUS\_CH2REQSTATUS\_DEFAULT@{DMA\_CHREQSTATUS\_CH2REQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQSTATUS\_CH2REQSTATUS\_DEFAULT}{DMA\_CHREQSTATUS\_CH2REQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga24b71d15e0f5c86dc476173c62c04f9f} 
\#define DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH2\+REQSTATUS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf9708b0a7f21566e70fd00ad764532cd}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH2\+REQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for DMA\+\_\+\+CHREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga74172c3852d72dc1b421be3d2104fa31}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQSTATUS\_CH3REQSTATUS@{DMA\_CHREQSTATUS\_CH3REQSTATUS}}
\index{DMA\_CHREQSTATUS\_CH3REQSTATUS@{DMA\_CHREQSTATUS\_CH3REQSTATUS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQSTATUS\_CH3REQSTATUS}{DMA\_CHREQSTATUS\_CH3REQSTATUS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga74172c3852d72dc1b421be3d2104fa31} 
\#define DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH3\+REQSTATUS~(0x1\+UL $<$$<$ 3)}

Channel 3 Request Status \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gae8df0d773d381312331668ef7b88dcba}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQSTATUS\_CH3REQSTATUS\_DEFAULT@{DMA\_CHREQSTATUS\_CH3REQSTATUS\_DEFAULT}}
\index{DMA\_CHREQSTATUS\_CH3REQSTATUS\_DEFAULT@{DMA\_CHREQSTATUS\_CH3REQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQSTATUS\_CH3REQSTATUS\_DEFAULT}{DMA\_CHREQSTATUS\_CH3REQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gae8df0d773d381312331668ef7b88dcba} 
\#define DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH3\+REQSTATUS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga19a0ae2e4521a2bec9775d46ddd23f0b}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH3\+REQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for DMA\+\_\+\+CHREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga62c82fd3d5b739f826f79d22946a8af9}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQSTATUS\_CH4REQSTATUS@{DMA\_CHREQSTATUS\_CH4REQSTATUS}}
\index{DMA\_CHREQSTATUS\_CH4REQSTATUS@{DMA\_CHREQSTATUS\_CH4REQSTATUS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQSTATUS\_CH4REQSTATUS}{DMA\_CHREQSTATUS\_CH4REQSTATUS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga62c82fd3d5b739f826f79d22946a8af9} 
\#define DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH4\+REQSTATUS~(0x1\+UL $<$$<$ 4)}

Channel 4 Request Status \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa84aaf37f9ae6010033c364c84d61d33}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQSTATUS\_CH4REQSTATUS\_DEFAULT@{DMA\_CHREQSTATUS\_CH4REQSTATUS\_DEFAULT}}
\index{DMA\_CHREQSTATUS\_CH4REQSTATUS\_DEFAULT@{DMA\_CHREQSTATUS\_CH4REQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQSTATUS\_CH4REQSTATUS\_DEFAULT}{DMA\_CHREQSTATUS\_CH4REQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa84aaf37f9ae6010033c364c84d61d33} 
\#define DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH4\+REQSTATUS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga23848b8ffc6a917a5f7150b848863bd2}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH4\+REQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for DMA\+\_\+\+CHREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf64f6dcf537672a9e195ad6175696980}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQSTATUS\_CH5REQSTATUS@{DMA\_CHREQSTATUS\_CH5REQSTATUS}}
\index{DMA\_CHREQSTATUS\_CH5REQSTATUS@{DMA\_CHREQSTATUS\_CH5REQSTATUS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQSTATUS\_CH5REQSTATUS}{DMA\_CHREQSTATUS\_CH5REQSTATUS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf64f6dcf537672a9e195ad6175696980} 
\#define DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH5\+REQSTATUS~(0x1\+UL $<$$<$ 5)}

Channel 5 Request Status \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga7dd1419fe212dc11be75473295698707}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQSTATUS\_CH5REQSTATUS\_DEFAULT@{DMA\_CHREQSTATUS\_CH5REQSTATUS\_DEFAULT}}
\index{DMA\_CHREQSTATUS\_CH5REQSTATUS\_DEFAULT@{DMA\_CHREQSTATUS\_CH5REQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQSTATUS\_CH5REQSTATUS\_DEFAULT}{DMA\_CHREQSTATUS\_CH5REQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga7dd1419fe212dc11be75473295698707} 
\#define DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH5\+REQSTATUS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9730c3bd4359ea882bcbc6d7739d675c}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH5\+REQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for DMA\+\_\+\+CHREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9acea832e1b0c6f7879af2d6a832a1cf}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQSTATUS\_CH6REQSTATUS@{DMA\_CHREQSTATUS\_CH6REQSTATUS}}
\index{DMA\_CHREQSTATUS\_CH6REQSTATUS@{DMA\_CHREQSTATUS\_CH6REQSTATUS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQSTATUS\_CH6REQSTATUS}{DMA\_CHREQSTATUS\_CH6REQSTATUS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9acea832e1b0c6f7879af2d6a832a1cf} 
\#define DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH6\+REQSTATUS~(0x1\+UL $<$$<$ 6)}

Channel 6 Request Status \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac72464bfa86b4557909799d70c242891}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQSTATUS\_CH6REQSTATUS\_DEFAULT@{DMA\_CHREQSTATUS\_CH6REQSTATUS\_DEFAULT}}
\index{DMA\_CHREQSTATUS\_CH6REQSTATUS\_DEFAULT@{DMA\_CHREQSTATUS\_CH6REQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQSTATUS\_CH6REQSTATUS\_DEFAULT}{DMA\_CHREQSTATUS\_CH6REQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac72464bfa86b4557909799d70c242891} 
\#define DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH6\+REQSTATUS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2d0edefac04f08164445186c85e98128}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH6\+REQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for DMA\+\_\+\+CHREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4bc5f63581731f052259f837fabc8a91}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQSTATUS\_CH7REQSTATUS@{DMA\_CHREQSTATUS\_CH7REQSTATUS}}
\index{DMA\_CHREQSTATUS\_CH7REQSTATUS@{DMA\_CHREQSTATUS\_CH7REQSTATUS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQSTATUS\_CH7REQSTATUS}{DMA\_CHREQSTATUS\_CH7REQSTATUS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4bc5f63581731f052259f837fabc8a91} 
\#define DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH7\+REQSTATUS~(0x1\+UL $<$$<$ 7)}

Channel 7 Request Status \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gada1ac219c560ac59bcb574b6ea6da47b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQSTATUS\_CH7REQSTATUS\_DEFAULT@{DMA\_CHREQSTATUS\_CH7REQSTATUS\_DEFAULT}}
\index{DMA\_CHREQSTATUS\_CH7REQSTATUS\_DEFAULT@{DMA\_CHREQSTATUS\_CH7REQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQSTATUS\_CH7REQSTATUS\_DEFAULT}{DMA\_CHREQSTATUS\_CH7REQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gada1ac219c560ac59bcb574b6ea6da47b} 
\#define DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH7\+REQSTATUS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa59195d6a8c6d1ff38a78657dda82611}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH7\+REQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 7)}

Shifted mode DEFAULT for DMA\+\_\+\+CHREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf15bbd6c46bab7bae1c2acfea9f041aa}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQSTATUS\_CH8REQSTATUS@{DMA\_CHREQSTATUS\_CH8REQSTATUS}}
\index{DMA\_CHREQSTATUS\_CH8REQSTATUS@{DMA\_CHREQSTATUS\_CH8REQSTATUS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQSTATUS\_CH8REQSTATUS}{DMA\_CHREQSTATUS\_CH8REQSTATUS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf15bbd6c46bab7bae1c2acfea9f041aa} 
\#define DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH8\+REQSTATUS~(0x1\+UL $<$$<$ 8)}

Channel 8 Request Status \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gafc0ba88e5da03bd7f0ca7c8596bb1066}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQSTATUS\_CH8REQSTATUS\_DEFAULT@{DMA\_CHREQSTATUS\_CH8REQSTATUS\_DEFAULT}}
\index{DMA\_CHREQSTATUS\_CH8REQSTATUS\_DEFAULT@{DMA\_CHREQSTATUS\_CH8REQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQSTATUS\_CH8REQSTATUS\_DEFAULT}{DMA\_CHREQSTATUS\_CH8REQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gafc0ba88e5da03bd7f0ca7c8596bb1066} 
\#define DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH8\+REQSTATUS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8575bd594356d3ad0ab72050fafccb8e}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH8\+REQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for DMA\+\_\+\+CHREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9f668a04c4174349f144c2098b6b73cf}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQSTATUS\_CH9REQSTATUS@{DMA\_CHREQSTATUS\_CH9REQSTATUS}}
\index{DMA\_CHREQSTATUS\_CH9REQSTATUS@{DMA\_CHREQSTATUS\_CH9REQSTATUS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQSTATUS\_CH9REQSTATUS}{DMA\_CHREQSTATUS\_CH9REQSTATUS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9f668a04c4174349f144c2098b6b73cf} 
\#define DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH9\+REQSTATUS~(0x1\+UL $<$$<$ 9)}

Channel 9 Request Status \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga56d41a359afc33dc54388510b8ff31c6}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHREQSTATUS\_CH9REQSTATUS\_DEFAULT@{DMA\_CHREQSTATUS\_CH9REQSTATUS\_DEFAULT}}
\index{DMA\_CHREQSTATUS\_CH9REQSTATUS\_DEFAULT@{DMA\_CHREQSTATUS\_CH9REQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHREQSTATUS\_CH9REQSTATUS\_DEFAULT}{DMA\_CHREQSTATUS\_CH9REQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga56d41a359afc33dc54388510b8ff31c6} 
\#define DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH9\+REQSTATUS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1f375124d34ee17603271ca5af70a81c}{\+\_\+\+DMA\+\_\+\+CHREQSTATUS\+\_\+\+CH9\+REQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 9)}

Shifted mode DEFAULT for DMA\+\_\+\+CHREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8bca57954035c721cf98c1c580c97e69}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSREQSTATUS\_CH0SREQSTATUS@{DMA\_CHSREQSTATUS\_CH0SREQSTATUS}}
\index{DMA\_CHSREQSTATUS\_CH0SREQSTATUS@{DMA\_CHSREQSTATUS\_CH0SREQSTATUS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSREQSTATUS\_CH0SREQSTATUS}{DMA\_CHSREQSTATUS\_CH0SREQSTATUS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8bca57954035c721cf98c1c580c97e69} 
\#define DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH0\+SREQSTATUS~(0x1\+UL $<$$<$ 0)}

Channel 0 Single Request Status \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4598d2c40c9b73bab75e1106affbdad0}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSREQSTATUS\_CH0SREQSTATUS\_DEFAULT@{DMA\_CHSREQSTATUS\_CH0SREQSTATUS\_DEFAULT}}
\index{DMA\_CHSREQSTATUS\_CH0SREQSTATUS\_DEFAULT@{DMA\_CHSREQSTATUS\_CH0SREQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSREQSTATUS\_CH0SREQSTATUS\_DEFAULT}{DMA\_CHSREQSTATUS\_CH0SREQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4598d2c40c9b73bab75e1106affbdad0} 
\#define DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH0\+SREQSTATUS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga08963e57c61ff0f5eff03f0bfbaad72d}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH0\+SREQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for DMA\+\_\+\+CHSREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gacdcc1e3863b785f2a3b995643db7c62d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSREQSTATUS\_CH10SREQSTATUS@{DMA\_CHSREQSTATUS\_CH10SREQSTATUS}}
\index{DMA\_CHSREQSTATUS\_CH10SREQSTATUS@{DMA\_CHSREQSTATUS\_CH10SREQSTATUS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSREQSTATUS\_CH10SREQSTATUS}{DMA\_CHSREQSTATUS\_CH10SREQSTATUS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gacdcc1e3863b785f2a3b995643db7c62d} 
\#define DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH10\+SREQSTATUS~(0x1\+UL $<$$<$ 10)}

Channel 10 Single Request Status \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4e8729f7b5b33cf7d07e96973dfbb232}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSREQSTATUS\_CH10SREQSTATUS\_DEFAULT@{DMA\_CHSREQSTATUS\_CH10SREQSTATUS\_DEFAULT}}
\index{DMA\_CHSREQSTATUS\_CH10SREQSTATUS\_DEFAULT@{DMA\_CHSREQSTATUS\_CH10SREQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSREQSTATUS\_CH10SREQSTATUS\_DEFAULT}{DMA\_CHSREQSTATUS\_CH10SREQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4e8729f7b5b33cf7d07e96973dfbb232} 
\#define DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH10\+SREQSTATUS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac5bab6bc4560df77b4c816ca0f0fffb2}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH10\+SREQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 10)}

Shifted mode DEFAULT for DMA\+\_\+\+CHSREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5e98a171a942ec5c3c5087bc5f4cc24e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSREQSTATUS\_CH11SREQSTATUS@{DMA\_CHSREQSTATUS\_CH11SREQSTATUS}}
\index{DMA\_CHSREQSTATUS\_CH11SREQSTATUS@{DMA\_CHSREQSTATUS\_CH11SREQSTATUS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSREQSTATUS\_CH11SREQSTATUS}{DMA\_CHSREQSTATUS\_CH11SREQSTATUS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5e98a171a942ec5c3c5087bc5f4cc24e} 
\#define DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH11\+SREQSTATUS~(0x1\+UL $<$$<$ 11)}

Channel 11 Single Request Status \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5afd20928e4ada8f470769862e85458c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSREQSTATUS\_CH11SREQSTATUS\_DEFAULT@{DMA\_CHSREQSTATUS\_CH11SREQSTATUS\_DEFAULT}}
\index{DMA\_CHSREQSTATUS\_CH11SREQSTATUS\_DEFAULT@{DMA\_CHSREQSTATUS\_CH11SREQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSREQSTATUS\_CH11SREQSTATUS\_DEFAULT}{DMA\_CHSREQSTATUS\_CH11SREQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5afd20928e4ada8f470769862e85458c} 
\#define DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH11\+SREQSTATUS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab3ee8ed1327fa2762b2e0450121caf42}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH11\+SREQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 11)}

Shifted mode DEFAULT for DMA\+\_\+\+CHSREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga54a7de7ef3e0b33e86bcc40c5db0d088}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSREQSTATUS\_CH1SREQSTATUS@{DMA\_CHSREQSTATUS\_CH1SREQSTATUS}}
\index{DMA\_CHSREQSTATUS\_CH1SREQSTATUS@{DMA\_CHSREQSTATUS\_CH1SREQSTATUS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSREQSTATUS\_CH1SREQSTATUS}{DMA\_CHSREQSTATUS\_CH1SREQSTATUS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga54a7de7ef3e0b33e86bcc40c5db0d088} 
\#define DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH1\+SREQSTATUS~(0x1\+UL $<$$<$ 1)}

Channel 1 Single Request Status \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga193cb364623c88cb508dca279b7e698b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSREQSTATUS\_CH1SREQSTATUS\_DEFAULT@{DMA\_CHSREQSTATUS\_CH1SREQSTATUS\_DEFAULT}}
\index{DMA\_CHSREQSTATUS\_CH1SREQSTATUS\_DEFAULT@{DMA\_CHSREQSTATUS\_CH1SREQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSREQSTATUS\_CH1SREQSTATUS\_DEFAULT}{DMA\_CHSREQSTATUS\_CH1SREQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga193cb364623c88cb508dca279b7e698b} 
\#define DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH1\+SREQSTATUS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf8c06b003aa60c471c3b2fab51653a15}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH1\+SREQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for DMA\+\_\+\+CHSREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac1d03bb897d9fe1bb9fae50820f447b4}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSREQSTATUS\_CH2SREQSTATUS@{DMA\_CHSREQSTATUS\_CH2SREQSTATUS}}
\index{DMA\_CHSREQSTATUS\_CH2SREQSTATUS@{DMA\_CHSREQSTATUS\_CH2SREQSTATUS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSREQSTATUS\_CH2SREQSTATUS}{DMA\_CHSREQSTATUS\_CH2SREQSTATUS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac1d03bb897d9fe1bb9fae50820f447b4} 
\#define DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH2\+SREQSTATUS~(0x1\+UL $<$$<$ 2)}

Channel 2 Single Request Status \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2bdfe8f1d5a96d1ef1d3364a7dc5897a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSREQSTATUS\_CH2SREQSTATUS\_DEFAULT@{DMA\_CHSREQSTATUS\_CH2SREQSTATUS\_DEFAULT}}
\index{DMA\_CHSREQSTATUS\_CH2SREQSTATUS\_DEFAULT@{DMA\_CHSREQSTATUS\_CH2SREQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSREQSTATUS\_CH2SREQSTATUS\_DEFAULT}{DMA\_CHSREQSTATUS\_CH2SREQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2bdfe8f1d5a96d1ef1d3364a7dc5897a} 
\#define DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH2\+SREQSTATUS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaabf4affb65c408ace40e8c17c66848ef}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH2\+SREQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for DMA\+\_\+\+CHSREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gafb7e3e35eaf6892421d6e7b286a490d5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSREQSTATUS\_CH3SREQSTATUS@{DMA\_CHSREQSTATUS\_CH3SREQSTATUS}}
\index{DMA\_CHSREQSTATUS\_CH3SREQSTATUS@{DMA\_CHSREQSTATUS\_CH3SREQSTATUS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSREQSTATUS\_CH3SREQSTATUS}{DMA\_CHSREQSTATUS\_CH3SREQSTATUS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gafb7e3e35eaf6892421d6e7b286a490d5} 
\#define DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH3\+SREQSTATUS~(0x1\+UL $<$$<$ 3)}

Channel 3 Single Request Status \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gabed1415c8fad7709dde4311b0d66c602}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSREQSTATUS\_CH3SREQSTATUS\_DEFAULT@{DMA\_CHSREQSTATUS\_CH3SREQSTATUS\_DEFAULT}}
\index{DMA\_CHSREQSTATUS\_CH3SREQSTATUS\_DEFAULT@{DMA\_CHSREQSTATUS\_CH3SREQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSREQSTATUS\_CH3SREQSTATUS\_DEFAULT}{DMA\_CHSREQSTATUS\_CH3SREQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gabed1415c8fad7709dde4311b0d66c602} 
\#define DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH3\+SREQSTATUS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga95d8e31437498a8b6874dad047c746eb}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH3\+SREQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for DMA\+\_\+\+CHSREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8ced60eb83be417fffbd322fe4b0d6c4}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSREQSTATUS\_CH4SREQSTATUS@{DMA\_CHSREQSTATUS\_CH4SREQSTATUS}}
\index{DMA\_CHSREQSTATUS\_CH4SREQSTATUS@{DMA\_CHSREQSTATUS\_CH4SREQSTATUS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSREQSTATUS\_CH4SREQSTATUS}{DMA\_CHSREQSTATUS\_CH4SREQSTATUS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8ced60eb83be417fffbd322fe4b0d6c4} 
\#define DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH4\+SREQSTATUS~(0x1\+UL $<$$<$ 4)}

Channel 4 Single Request Status \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab34a2a86e2ada817af6998a135bf760b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSREQSTATUS\_CH4SREQSTATUS\_DEFAULT@{DMA\_CHSREQSTATUS\_CH4SREQSTATUS\_DEFAULT}}
\index{DMA\_CHSREQSTATUS\_CH4SREQSTATUS\_DEFAULT@{DMA\_CHSREQSTATUS\_CH4SREQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSREQSTATUS\_CH4SREQSTATUS\_DEFAULT}{DMA\_CHSREQSTATUS\_CH4SREQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab34a2a86e2ada817af6998a135bf760b} 
\#define DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH4\+SREQSTATUS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2eb9dcd7c52924d58f4417ad07f1fbdc}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH4\+SREQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for DMA\+\_\+\+CHSREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga44104a6766e70127964369bdf2290398}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSREQSTATUS\_CH5SREQSTATUS@{DMA\_CHSREQSTATUS\_CH5SREQSTATUS}}
\index{DMA\_CHSREQSTATUS\_CH5SREQSTATUS@{DMA\_CHSREQSTATUS\_CH5SREQSTATUS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSREQSTATUS\_CH5SREQSTATUS}{DMA\_CHSREQSTATUS\_CH5SREQSTATUS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga44104a6766e70127964369bdf2290398} 
\#define DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH5\+SREQSTATUS~(0x1\+UL $<$$<$ 5)}

Channel 5 Single Request Status \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaded7a046b8d8eb762ccb0140bb923551}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSREQSTATUS\_CH5SREQSTATUS\_DEFAULT@{DMA\_CHSREQSTATUS\_CH5SREQSTATUS\_DEFAULT}}
\index{DMA\_CHSREQSTATUS\_CH5SREQSTATUS\_DEFAULT@{DMA\_CHSREQSTATUS\_CH5SREQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSREQSTATUS\_CH5SREQSTATUS\_DEFAULT}{DMA\_CHSREQSTATUS\_CH5SREQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaded7a046b8d8eb762ccb0140bb923551} 
\#define DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH5\+SREQSTATUS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6dda0ac7329c79e3f2e611161d80737d}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH5\+SREQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for DMA\+\_\+\+CHSREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac0dd3e28000f2782f0df933bd348da73}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSREQSTATUS\_CH6SREQSTATUS@{DMA\_CHSREQSTATUS\_CH6SREQSTATUS}}
\index{DMA\_CHSREQSTATUS\_CH6SREQSTATUS@{DMA\_CHSREQSTATUS\_CH6SREQSTATUS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSREQSTATUS\_CH6SREQSTATUS}{DMA\_CHSREQSTATUS\_CH6SREQSTATUS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac0dd3e28000f2782f0df933bd348da73} 
\#define DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH6\+SREQSTATUS~(0x1\+UL $<$$<$ 6)}

Channel 6 Single Request Status \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaafdfca9ba45ade7179278f4dc2e1c1f8}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSREQSTATUS\_CH6SREQSTATUS\_DEFAULT@{DMA\_CHSREQSTATUS\_CH6SREQSTATUS\_DEFAULT}}
\index{DMA\_CHSREQSTATUS\_CH6SREQSTATUS\_DEFAULT@{DMA\_CHSREQSTATUS\_CH6SREQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSREQSTATUS\_CH6SREQSTATUS\_DEFAULT}{DMA\_CHSREQSTATUS\_CH6SREQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaafdfca9ba45ade7179278f4dc2e1c1f8} 
\#define DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH6\+SREQSTATUS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9a96c285214f46494c15a3ffd8b9ecd7}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH6\+SREQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for DMA\+\_\+\+CHSREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad41d0f281772262cdcbed2d7f386a6f9}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSREQSTATUS\_CH7SREQSTATUS@{DMA\_CHSREQSTATUS\_CH7SREQSTATUS}}
\index{DMA\_CHSREQSTATUS\_CH7SREQSTATUS@{DMA\_CHSREQSTATUS\_CH7SREQSTATUS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSREQSTATUS\_CH7SREQSTATUS}{DMA\_CHSREQSTATUS\_CH7SREQSTATUS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad41d0f281772262cdcbed2d7f386a6f9} 
\#define DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH7\+SREQSTATUS~(0x1\+UL $<$$<$ 7)}

Channel 7 Single Request Status \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gacdfbafcccf167b2fd51174b3ae1661a0}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSREQSTATUS\_CH7SREQSTATUS\_DEFAULT@{DMA\_CHSREQSTATUS\_CH7SREQSTATUS\_DEFAULT}}
\index{DMA\_CHSREQSTATUS\_CH7SREQSTATUS\_DEFAULT@{DMA\_CHSREQSTATUS\_CH7SREQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSREQSTATUS\_CH7SREQSTATUS\_DEFAULT}{DMA\_CHSREQSTATUS\_CH7SREQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gacdfbafcccf167b2fd51174b3ae1661a0} 
\#define DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH7\+SREQSTATUS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2e0264e336f77f926c3a016d53b34d2a}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH7\+SREQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 7)}

Shifted mode DEFAULT for DMA\+\_\+\+CHSREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga388d4303aaa1d5256395386f4ea3f262}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSREQSTATUS\_CH8SREQSTATUS@{DMA\_CHSREQSTATUS\_CH8SREQSTATUS}}
\index{DMA\_CHSREQSTATUS\_CH8SREQSTATUS@{DMA\_CHSREQSTATUS\_CH8SREQSTATUS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSREQSTATUS\_CH8SREQSTATUS}{DMA\_CHSREQSTATUS\_CH8SREQSTATUS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga388d4303aaa1d5256395386f4ea3f262} 
\#define DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH8\+SREQSTATUS~(0x1\+UL $<$$<$ 8)}

Channel 8 Single Request Status \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga36f9810cdf0aeeabd9e538681673525f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSREQSTATUS\_CH8SREQSTATUS\_DEFAULT@{DMA\_CHSREQSTATUS\_CH8SREQSTATUS\_DEFAULT}}
\index{DMA\_CHSREQSTATUS\_CH8SREQSTATUS\_DEFAULT@{DMA\_CHSREQSTATUS\_CH8SREQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSREQSTATUS\_CH8SREQSTATUS\_DEFAULT}{DMA\_CHSREQSTATUS\_CH8SREQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga36f9810cdf0aeeabd9e538681673525f} 
\#define DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH8\+SREQSTATUS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaef29c34ecccf7683723e5b62ed145378}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH8\+SREQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for DMA\+\_\+\+CHSREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5616005dbe0d48793113e676483de6cc}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSREQSTATUS\_CH9SREQSTATUS@{DMA\_CHSREQSTATUS\_CH9SREQSTATUS}}
\index{DMA\_CHSREQSTATUS\_CH9SREQSTATUS@{DMA\_CHSREQSTATUS\_CH9SREQSTATUS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSREQSTATUS\_CH9SREQSTATUS}{DMA\_CHSREQSTATUS\_CH9SREQSTATUS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5616005dbe0d48793113e676483de6cc} 
\#define DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH9\+SREQSTATUS~(0x1\+UL $<$$<$ 9)}

Channel 9 Single Request Status \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2f46f63be74a3fd8f8f213201a948415}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSREQSTATUS\_CH9SREQSTATUS\_DEFAULT@{DMA\_CHSREQSTATUS\_CH9SREQSTATUS\_DEFAULT}}
\index{DMA\_CHSREQSTATUS\_CH9SREQSTATUS\_DEFAULT@{DMA\_CHSREQSTATUS\_CH9SREQSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSREQSTATUS\_CH9SREQSTATUS\_DEFAULT}{DMA\_CHSREQSTATUS\_CH9SREQSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2f46f63be74a3fd8f8f213201a948415} 
\#define DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH9\+SREQSTATUS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga214e61eba15ea97659f3903f6319de3a}{\+\_\+\+DMA\+\_\+\+CHSREQSTATUS\+\_\+\+CH9\+SREQSTATUS\+\_\+\+DEFAULT}} $<$$<$ 9)}

Shifted mode DEFAULT for DMA\+\_\+\+CHSREQSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga23da3d7a5285e88f0d68ff57158449cd}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSWREQ\_CH0SWREQ@{DMA\_CHSWREQ\_CH0SWREQ}}
\index{DMA\_CHSWREQ\_CH0SWREQ@{DMA\_CHSWREQ\_CH0SWREQ}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSWREQ\_CH0SWREQ}{DMA\_CHSWREQ\_CH0SWREQ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga23da3d7a5285e88f0d68ff57158449cd} 
\#define DMA\+\_\+\+CHSWREQ\+\_\+\+CH0\+SWREQ~(0x1\+UL $<$$<$ 0)}

Channel 0 Software Request \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaabac0dd5d6723675b6965ac77e60e9ec}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSWREQ\_CH0SWREQ\_DEFAULT@{DMA\_CHSWREQ\_CH0SWREQ\_DEFAULT}}
\index{DMA\_CHSWREQ\_CH0SWREQ\_DEFAULT@{DMA\_CHSWREQ\_CH0SWREQ\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSWREQ\_CH0SWREQ\_DEFAULT}{DMA\_CHSWREQ\_CH0SWREQ\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaabac0dd5d6723675b6965ac77e60e9ec} 
\#define DMA\+\_\+\+CHSWREQ\+\_\+\+CH0\+SWREQ\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac2496aa870f99a8ba64d5fb3109862d6}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH0\+SWREQ\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for DMA\+\_\+\+CHSWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga028f0dcef94f764beda68ea796b367aa}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSWREQ\_CH10SWREQ@{DMA\_CHSWREQ\_CH10SWREQ}}
\index{DMA\_CHSWREQ\_CH10SWREQ@{DMA\_CHSWREQ\_CH10SWREQ}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSWREQ\_CH10SWREQ}{DMA\_CHSWREQ\_CH10SWREQ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga028f0dcef94f764beda68ea796b367aa} 
\#define DMA\+\_\+\+CHSWREQ\+\_\+\+CH10\+SWREQ~(0x1\+UL $<$$<$ 10)}

Channel 10 Software Request \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad8858fa81474d39e110832b5289fe7ff}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSWREQ\_CH10SWREQ\_DEFAULT@{DMA\_CHSWREQ\_CH10SWREQ\_DEFAULT}}
\index{DMA\_CHSWREQ\_CH10SWREQ\_DEFAULT@{DMA\_CHSWREQ\_CH10SWREQ\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSWREQ\_CH10SWREQ\_DEFAULT}{DMA\_CHSWREQ\_CH10SWREQ\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad8858fa81474d39e110832b5289fe7ff} 
\#define DMA\+\_\+\+CHSWREQ\+\_\+\+CH10\+SWREQ\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga8fbe9e2bed3785a0492a96232e939ac4}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH10\+SWREQ\+\_\+\+DEFAULT}} $<$$<$ 10)}

Shifted mode DEFAULT for DMA\+\_\+\+CHSWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga41bbd828abc246251bfcacfd437852ac}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSWREQ\_CH11SWREQ@{DMA\_CHSWREQ\_CH11SWREQ}}
\index{DMA\_CHSWREQ\_CH11SWREQ@{DMA\_CHSWREQ\_CH11SWREQ}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSWREQ\_CH11SWREQ}{DMA\_CHSWREQ\_CH11SWREQ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga41bbd828abc246251bfcacfd437852ac} 
\#define DMA\+\_\+\+CHSWREQ\+\_\+\+CH11\+SWREQ~(0x1\+UL $<$$<$ 11)}

Channel 11 Software Request \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa985d81d50872c4e01012a07b0d6ea15}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSWREQ\_CH11SWREQ\_DEFAULT@{DMA\_CHSWREQ\_CH11SWREQ\_DEFAULT}}
\index{DMA\_CHSWREQ\_CH11SWREQ\_DEFAULT@{DMA\_CHSWREQ\_CH11SWREQ\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSWREQ\_CH11SWREQ\_DEFAULT}{DMA\_CHSWREQ\_CH11SWREQ\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa985d81d50872c4e01012a07b0d6ea15} 
\#define DMA\+\_\+\+CHSWREQ\+\_\+\+CH11\+SWREQ\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7b53b1067506909876455a393a090481}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH11\+SWREQ\+\_\+\+DEFAULT}} $<$$<$ 11)}

Shifted mode DEFAULT for DMA\+\_\+\+CHSWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga7d23774c1a0e0cea5f1217f920fd994a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSWREQ\_CH1SWREQ@{DMA\_CHSWREQ\_CH1SWREQ}}
\index{DMA\_CHSWREQ\_CH1SWREQ@{DMA\_CHSWREQ\_CH1SWREQ}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSWREQ\_CH1SWREQ}{DMA\_CHSWREQ\_CH1SWREQ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga7d23774c1a0e0cea5f1217f920fd994a} 
\#define DMA\+\_\+\+CHSWREQ\+\_\+\+CH1\+SWREQ~(0x1\+UL $<$$<$ 1)}

Channel 1 Software Request \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa10645d02fa536e48cbe47273c98654c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSWREQ\_CH1SWREQ\_DEFAULT@{DMA\_CHSWREQ\_CH1SWREQ\_DEFAULT}}
\index{DMA\_CHSWREQ\_CH1SWREQ\_DEFAULT@{DMA\_CHSWREQ\_CH1SWREQ\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSWREQ\_CH1SWREQ\_DEFAULT}{DMA\_CHSWREQ\_CH1SWREQ\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa10645d02fa536e48cbe47273c98654c} 
\#define DMA\+\_\+\+CHSWREQ\+\_\+\+CH1\+SWREQ\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gabd4892da13b99258fe4d2476257ca47c}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH1\+SWREQ\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for DMA\+\_\+\+CHSWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga357190a7902b974809376f5553b35884}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSWREQ\_CH2SWREQ@{DMA\_CHSWREQ\_CH2SWREQ}}
\index{DMA\_CHSWREQ\_CH2SWREQ@{DMA\_CHSWREQ\_CH2SWREQ}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSWREQ\_CH2SWREQ}{DMA\_CHSWREQ\_CH2SWREQ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga357190a7902b974809376f5553b35884} 
\#define DMA\+\_\+\+CHSWREQ\+\_\+\+CH2\+SWREQ~(0x1\+UL $<$$<$ 2)}

Channel 2 Software Request \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga290458510325184b6170880a24a9019f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSWREQ\_CH2SWREQ\_DEFAULT@{DMA\_CHSWREQ\_CH2SWREQ\_DEFAULT}}
\index{DMA\_CHSWREQ\_CH2SWREQ\_DEFAULT@{DMA\_CHSWREQ\_CH2SWREQ\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSWREQ\_CH2SWREQ\_DEFAULT}{DMA\_CHSWREQ\_CH2SWREQ\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga290458510325184b6170880a24a9019f} 
\#define DMA\+\_\+\+CHSWREQ\+\_\+\+CH2\+SWREQ\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0fa70af4f5ad103a6804a795201f60d5}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH2\+SWREQ\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for DMA\+\_\+\+CHSWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga154034e172b5565eb833c14d87f1873b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSWREQ\_CH3SWREQ@{DMA\_CHSWREQ\_CH3SWREQ}}
\index{DMA\_CHSWREQ\_CH3SWREQ@{DMA\_CHSWREQ\_CH3SWREQ}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSWREQ\_CH3SWREQ}{DMA\_CHSWREQ\_CH3SWREQ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga154034e172b5565eb833c14d87f1873b} 
\#define DMA\+\_\+\+CHSWREQ\+\_\+\+CH3\+SWREQ~(0x1\+UL $<$$<$ 3)}

Channel 3 Software Request \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga19ca722bc2d21b7b6255ea09d1c4664b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSWREQ\_CH3SWREQ\_DEFAULT@{DMA\_CHSWREQ\_CH3SWREQ\_DEFAULT}}
\index{DMA\_CHSWREQ\_CH3SWREQ\_DEFAULT@{DMA\_CHSWREQ\_CH3SWREQ\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSWREQ\_CH3SWREQ\_DEFAULT}{DMA\_CHSWREQ\_CH3SWREQ\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga19ca722bc2d21b7b6255ea09d1c4664b} 
\#define DMA\+\_\+\+CHSWREQ\+\_\+\+CH3\+SWREQ\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2abe66fd915f027fae56284364d2ff0c}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH3\+SWREQ\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for DMA\+\_\+\+CHSWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga1ad00ea8417675c2c6e30cc86f3fb898}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSWREQ\_CH4SWREQ@{DMA\_CHSWREQ\_CH4SWREQ}}
\index{DMA\_CHSWREQ\_CH4SWREQ@{DMA\_CHSWREQ\_CH4SWREQ}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSWREQ\_CH4SWREQ}{DMA\_CHSWREQ\_CH4SWREQ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga1ad00ea8417675c2c6e30cc86f3fb898} 
\#define DMA\+\_\+\+CHSWREQ\+\_\+\+CH4\+SWREQ~(0x1\+UL $<$$<$ 4)}

Channel 4 Software Request \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9772b335935a17ca715d8466fd8690af}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSWREQ\_CH4SWREQ\_DEFAULT@{DMA\_CHSWREQ\_CH4SWREQ\_DEFAULT}}
\index{DMA\_CHSWREQ\_CH4SWREQ\_DEFAULT@{DMA\_CHSWREQ\_CH4SWREQ\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSWREQ\_CH4SWREQ\_DEFAULT}{DMA\_CHSWREQ\_CH4SWREQ\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9772b335935a17ca715d8466fd8690af} 
\#define DMA\+\_\+\+CHSWREQ\+\_\+\+CH4\+SWREQ\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga536357a2566212451f4fd1b7a94cc454}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH4\+SWREQ\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for DMA\+\_\+\+CHSWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8ee9344ae889b91a6f0f5302bd35dce1}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSWREQ\_CH5SWREQ@{DMA\_CHSWREQ\_CH5SWREQ}}
\index{DMA\_CHSWREQ\_CH5SWREQ@{DMA\_CHSWREQ\_CH5SWREQ}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSWREQ\_CH5SWREQ}{DMA\_CHSWREQ\_CH5SWREQ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8ee9344ae889b91a6f0f5302bd35dce1} 
\#define DMA\+\_\+\+CHSWREQ\+\_\+\+CH5\+SWREQ~(0x1\+UL $<$$<$ 5)}

Channel 5 Software Request \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaaa1c03d5f7d7b58f7da15e70328d3916}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSWREQ\_CH5SWREQ\_DEFAULT@{DMA\_CHSWREQ\_CH5SWREQ\_DEFAULT}}
\index{DMA\_CHSWREQ\_CH5SWREQ\_DEFAULT@{DMA\_CHSWREQ\_CH5SWREQ\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSWREQ\_CH5SWREQ\_DEFAULT}{DMA\_CHSWREQ\_CH5SWREQ\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaaa1c03d5f7d7b58f7da15e70328d3916} 
\#define DMA\+\_\+\+CHSWREQ\+\_\+\+CH5\+SWREQ\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gafe508f11b97e92d83c772ffe911a905a}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH5\+SWREQ\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for DMA\+\_\+\+CHSWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gadb70c884bdc46daf8938f3a35e7f27d5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSWREQ\_CH6SWREQ@{DMA\_CHSWREQ\_CH6SWREQ}}
\index{DMA\_CHSWREQ\_CH6SWREQ@{DMA\_CHSWREQ\_CH6SWREQ}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSWREQ\_CH6SWREQ}{DMA\_CHSWREQ\_CH6SWREQ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gadb70c884bdc46daf8938f3a35e7f27d5} 
\#define DMA\+\_\+\+CHSWREQ\+\_\+\+CH6\+SWREQ~(0x1\+UL $<$$<$ 6)}

Channel 6 Software Request \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga3ca6c1630ef037250469021f561ce47c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSWREQ\_CH6SWREQ\_DEFAULT@{DMA\_CHSWREQ\_CH6SWREQ\_DEFAULT}}
\index{DMA\_CHSWREQ\_CH6SWREQ\_DEFAULT@{DMA\_CHSWREQ\_CH6SWREQ\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSWREQ\_CH6SWREQ\_DEFAULT}{DMA\_CHSWREQ\_CH6SWREQ\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga3ca6c1630ef037250469021f561ce47c} 
\#define DMA\+\_\+\+CHSWREQ\+\_\+\+CH6\+SWREQ\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga35ce37c2c943b4b49339725542f5f0d6}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH6\+SWREQ\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for DMA\+\_\+\+CHSWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa4a5fcad518b1583492ec26b2e3808ef}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSWREQ\_CH7SWREQ@{DMA\_CHSWREQ\_CH7SWREQ}}
\index{DMA\_CHSWREQ\_CH7SWREQ@{DMA\_CHSWREQ\_CH7SWREQ}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSWREQ\_CH7SWREQ}{DMA\_CHSWREQ\_CH7SWREQ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa4a5fcad518b1583492ec26b2e3808ef} 
\#define DMA\+\_\+\+CHSWREQ\+\_\+\+CH7\+SWREQ~(0x1\+UL $<$$<$ 7)}

Channel 7 Software Request \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga46e19049bcd247a2523f86537ba9aaaa}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSWREQ\_CH7SWREQ\_DEFAULT@{DMA\_CHSWREQ\_CH7SWREQ\_DEFAULT}}
\index{DMA\_CHSWREQ\_CH7SWREQ\_DEFAULT@{DMA\_CHSWREQ\_CH7SWREQ\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSWREQ\_CH7SWREQ\_DEFAULT}{DMA\_CHSWREQ\_CH7SWREQ\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga46e19049bcd247a2523f86537ba9aaaa} 
\#define DMA\+\_\+\+CHSWREQ\+\_\+\+CH7\+SWREQ\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac02cd4d657b6e79b8cb5109a30529550}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH7\+SWREQ\+\_\+\+DEFAULT}} $<$$<$ 7)}

Shifted mode DEFAULT for DMA\+\_\+\+CHSWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gae361be2092d7233c0b190ca0075fb093}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSWREQ\_CH8SWREQ@{DMA\_CHSWREQ\_CH8SWREQ}}
\index{DMA\_CHSWREQ\_CH8SWREQ@{DMA\_CHSWREQ\_CH8SWREQ}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSWREQ\_CH8SWREQ}{DMA\_CHSWREQ\_CH8SWREQ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gae361be2092d7233c0b190ca0075fb093} 
\#define DMA\+\_\+\+CHSWREQ\+\_\+\+CH8\+SWREQ~(0x1\+UL $<$$<$ 8)}

Channel 8 Software Request \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf9ec82dd3e8067d26644584fcf98be7d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSWREQ\_CH8SWREQ\_DEFAULT@{DMA\_CHSWREQ\_CH8SWREQ\_DEFAULT}}
\index{DMA\_CHSWREQ\_CH8SWREQ\_DEFAULT@{DMA\_CHSWREQ\_CH8SWREQ\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSWREQ\_CH8SWREQ\_DEFAULT}{DMA\_CHSWREQ\_CH8SWREQ\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf9ec82dd3e8067d26644584fcf98be7d} 
\#define DMA\+\_\+\+CHSWREQ\+\_\+\+CH8\+SWREQ\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa57d872be55bd91e04ac9679b22237bb}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH8\+SWREQ\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for DMA\+\_\+\+CHSWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8156c3d8927db0f17d7676d2fb12fd1f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSWREQ\_CH9SWREQ@{DMA\_CHSWREQ\_CH9SWREQ}}
\index{DMA\_CHSWREQ\_CH9SWREQ@{DMA\_CHSWREQ\_CH9SWREQ}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSWREQ\_CH9SWREQ}{DMA\_CHSWREQ\_CH9SWREQ}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8156c3d8927db0f17d7676d2fb12fd1f} 
\#define DMA\+\_\+\+CHSWREQ\+\_\+\+CH9\+SWREQ~(0x1\+UL $<$$<$ 9)}

Channel 9 Software Request \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga821fe84f350f860d17843bae7f7412dd}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHSWREQ\_CH9SWREQ\_DEFAULT@{DMA\_CHSWREQ\_CH9SWREQ\_DEFAULT}}
\index{DMA\_CHSWREQ\_CH9SWREQ\_DEFAULT@{DMA\_CHSWREQ\_CH9SWREQ\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHSWREQ\_CH9SWREQ\_DEFAULT}{DMA\_CHSWREQ\_CH9SWREQ\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga821fe84f350f860d17843bae7f7412dd} 
\#define DMA\+\_\+\+CHSWREQ\+\_\+\+CH9\+SWREQ\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga269e9c55440e11ab54c3af2a7e885470}{\+\_\+\+DMA\+\_\+\+CHSWREQ\+\_\+\+CH9\+SWREQ\+\_\+\+DEFAULT}} $<$$<$ 9)}

Shifted mode DEFAULT for DMA\+\_\+\+CHSWREQ \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaebebf11f5ae0cc3799f7c37a345b4df5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTC\_CH08USEBURSTC@{DMA\_CHUSEBURSTC\_CH08USEBURSTC}}
\index{DMA\_CHUSEBURSTC\_CH08USEBURSTC@{DMA\_CHUSEBURSTC\_CH08USEBURSTC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTC\_CH08USEBURSTC}{DMA\_CHUSEBURSTC\_CH08USEBURSTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaebebf11f5ae0cc3799f7c37a345b4df5} 
\#define DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH08\+USEBURSTC~(0x1\+UL $<$$<$ 8)}

Channel 8 Useburst Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga29178df07d124504af0837ea2c864d9f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTC\_CH08USEBURSTC\_DEFAULT@{DMA\_CHUSEBURSTC\_CH08USEBURSTC\_DEFAULT}}
\index{DMA\_CHUSEBURSTC\_CH08USEBURSTC\_DEFAULT@{DMA\_CHUSEBURSTC\_CH08USEBURSTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTC\_CH08USEBURSTC\_DEFAULT}{DMA\_CHUSEBURSTC\_CH08USEBURSTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga29178df07d124504af0837ea2c864d9f} 
\#define DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH08\+USEBURSTC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae8608e3795cd8e2e1712c28f4270e61d}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH08\+USEBURSTC\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for DMA\+\_\+\+CHUSEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab4bfdbcc5b0d6b7c2ee65fa107b91560}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTC\_CH0USEBURSTC@{DMA\_CHUSEBURSTC\_CH0USEBURSTC}}
\index{DMA\_CHUSEBURSTC\_CH0USEBURSTC@{DMA\_CHUSEBURSTC\_CH0USEBURSTC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTC\_CH0USEBURSTC}{DMA\_CHUSEBURSTC\_CH0USEBURSTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab4bfdbcc5b0d6b7c2ee65fa107b91560} 
\#define DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH0\+USEBURSTC~(0x1\+UL $<$$<$ 0)}

Channel 0 Useburst Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad36c8e5c4ddd39db945abd3f2bc0be5e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTC\_CH0USEBURSTC\_DEFAULT@{DMA\_CHUSEBURSTC\_CH0USEBURSTC\_DEFAULT}}
\index{DMA\_CHUSEBURSTC\_CH0USEBURSTC\_DEFAULT@{DMA\_CHUSEBURSTC\_CH0USEBURSTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTC\_CH0USEBURSTC\_DEFAULT}{DMA\_CHUSEBURSTC\_CH0USEBURSTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad36c8e5c4ddd39db945abd3f2bc0be5e} 
\#define DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH0\+USEBURSTC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaab182dbcd1305b3c14877378857b92dc}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH0\+USEBURSTC\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for DMA\+\_\+\+CHUSEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gae3a9f92bcbf79596cb76c65bf364801a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTC\_CH10USEBURSTC@{DMA\_CHUSEBURSTC\_CH10USEBURSTC}}
\index{DMA\_CHUSEBURSTC\_CH10USEBURSTC@{DMA\_CHUSEBURSTC\_CH10USEBURSTC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTC\_CH10USEBURSTC}{DMA\_CHUSEBURSTC\_CH10USEBURSTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gae3a9f92bcbf79596cb76c65bf364801a} 
\#define DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH10\+USEBURSTC~(0x1\+UL $<$$<$ 10)}

Channel 10 Useburst Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac8ba4c0356d91ee4bcc8caeda6ab9efc}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTC\_CH10USEBURSTC\_DEFAULT@{DMA\_CHUSEBURSTC\_CH10USEBURSTC\_DEFAULT}}
\index{DMA\_CHUSEBURSTC\_CH10USEBURSTC\_DEFAULT@{DMA\_CHUSEBURSTC\_CH10USEBURSTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTC\_CH10USEBURSTC\_DEFAULT}{DMA\_CHUSEBURSTC\_CH10USEBURSTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac8ba4c0356d91ee4bcc8caeda6ab9efc} 
\#define DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH10\+USEBURSTC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga804ce3788bfce43de4bfc9ecac4988fe}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH10\+USEBURSTC\+\_\+\+DEFAULT}} $<$$<$ 10)}

Shifted mode DEFAULT for DMA\+\_\+\+CHUSEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaadb5c3410ef6525e01c857f20281f0cb}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTC\_CH11USEBURSTC@{DMA\_CHUSEBURSTC\_CH11USEBURSTC}}
\index{DMA\_CHUSEBURSTC\_CH11USEBURSTC@{DMA\_CHUSEBURSTC\_CH11USEBURSTC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTC\_CH11USEBURSTC}{DMA\_CHUSEBURSTC\_CH11USEBURSTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaadb5c3410ef6525e01c857f20281f0cb} 
\#define DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH11\+USEBURSTC~(0x1\+UL $<$$<$ 11)}

Channel 11 Useburst Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga50a7a8ad4e2fc5fd90541343312b835a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTC\_CH11USEBURSTC\_DEFAULT@{DMA\_CHUSEBURSTC\_CH11USEBURSTC\_DEFAULT}}
\index{DMA\_CHUSEBURSTC\_CH11USEBURSTC\_DEFAULT@{DMA\_CHUSEBURSTC\_CH11USEBURSTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTC\_CH11USEBURSTC\_DEFAULT}{DMA\_CHUSEBURSTC\_CH11USEBURSTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga50a7a8ad4e2fc5fd90541343312b835a} 
\#define DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH11\+USEBURSTC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad625aed8ec4ce0b572068d99274f0f6b}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH11\+USEBURSTC\+\_\+\+DEFAULT}} $<$$<$ 11)}

Shifted mode DEFAULT for DMA\+\_\+\+CHUSEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga55039d908c1eaffb485abbab847903e2}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTC\_CH1USEBURSTC@{DMA\_CHUSEBURSTC\_CH1USEBURSTC}}
\index{DMA\_CHUSEBURSTC\_CH1USEBURSTC@{DMA\_CHUSEBURSTC\_CH1USEBURSTC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTC\_CH1USEBURSTC}{DMA\_CHUSEBURSTC\_CH1USEBURSTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga55039d908c1eaffb485abbab847903e2} 
\#define DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH1\+USEBURSTC~(0x1\+UL $<$$<$ 1)}

Channel 1 Useburst Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf85d498a3cc7effac1a72f83fd83eef2}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTC\_CH1USEBURSTC\_DEFAULT@{DMA\_CHUSEBURSTC\_CH1USEBURSTC\_DEFAULT}}
\index{DMA\_CHUSEBURSTC\_CH1USEBURSTC\_DEFAULT@{DMA\_CHUSEBURSTC\_CH1USEBURSTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTC\_CH1USEBURSTC\_DEFAULT}{DMA\_CHUSEBURSTC\_CH1USEBURSTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf85d498a3cc7effac1a72f83fd83eef2} 
\#define DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH1\+USEBURSTC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf10e05faea19581953516bb73c84f49d}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH1\+USEBURSTC\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for DMA\+\_\+\+CHUSEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga1c3f49284b86dbd64c7a07991f2254e2}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTC\_CH2USEBURSTC@{DMA\_CHUSEBURSTC\_CH2USEBURSTC}}
\index{DMA\_CHUSEBURSTC\_CH2USEBURSTC@{DMA\_CHUSEBURSTC\_CH2USEBURSTC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTC\_CH2USEBURSTC}{DMA\_CHUSEBURSTC\_CH2USEBURSTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga1c3f49284b86dbd64c7a07991f2254e2} 
\#define DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH2\+USEBURSTC~(0x1\+UL $<$$<$ 2)}

Channel 2 Useburst Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga51097031754a23a1b3ade0e95486817e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTC\_CH2USEBURSTC\_DEFAULT@{DMA\_CHUSEBURSTC\_CH2USEBURSTC\_DEFAULT}}
\index{DMA\_CHUSEBURSTC\_CH2USEBURSTC\_DEFAULT@{DMA\_CHUSEBURSTC\_CH2USEBURSTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTC\_CH2USEBURSTC\_DEFAULT}{DMA\_CHUSEBURSTC\_CH2USEBURSTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga51097031754a23a1b3ade0e95486817e} 
\#define DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH2\+USEBURSTC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6641d325079bc55947d66a7f54330e99}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH2\+USEBURSTC\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for DMA\+\_\+\+CHUSEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga7b5d38668e9c30c6bb608038cff7c8e0}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTC\_CH3USEBURSTC@{DMA\_CHUSEBURSTC\_CH3USEBURSTC}}
\index{DMA\_CHUSEBURSTC\_CH3USEBURSTC@{DMA\_CHUSEBURSTC\_CH3USEBURSTC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTC\_CH3USEBURSTC}{DMA\_CHUSEBURSTC\_CH3USEBURSTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga7b5d38668e9c30c6bb608038cff7c8e0} 
\#define DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH3\+USEBURSTC~(0x1\+UL $<$$<$ 3)}

Channel 3 Useburst Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga86c4539553edb8f2b37d4f5df985f5de}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTC\_CH3USEBURSTC\_DEFAULT@{DMA\_CHUSEBURSTC\_CH3USEBURSTC\_DEFAULT}}
\index{DMA\_CHUSEBURSTC\_CH3USEBURSTC\_DEFAULT@{DMA\_CHUSEBURSTC\_CH3USEBURSTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTC\_CH3USEBURSTC\_DEFAULT}{DMA\_CHUSEBURSTC\_CH3USEBURSTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga86c4539553edb8f2b37d4f5df985f5de} 
\#define DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH3\+USEBURSTC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga07846a3f99059354b2b7eeab25278f3e}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH3\+USEBURSTC\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for DMA\+\_\+\+CHUSEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5f36da176ce8279629b6d5fe14ef4884}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTC\_CH4USEBURSTC@{DMA\_CHUSEBURSTC\_CH4USEBURSTC}}
\index{DMA\_CHUSEBURSTC\_CH4USEBURSTC@{DMA\_CHUSEBURSTC\_CH4USEBURSTC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTC\_CH4USEBURSTC}{DMA\_CHUSEBURSTC\_CH4USEBURSTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5f36da176ce8279629b6d5fe14ef4884} 
\#define DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH4\+USEBURSTC~(0x1\+UL $<$$<$ 4)}

Channel 4 Useburst Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga05667be5e7fa309e42b912d5c86885e6}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTC\_CH4USEBURSTC\_DEFAULT@{DMA\_CHUSEBURSTC\_CH4USEBURSTC\_DEFAULT}}
\index{DMA\_CHUSEBURSTC\_CH4USEBURSTC\_DEFAULT@{DMA\_CHUSEBURSTC\_CH4USEBURSTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTC\_CH4USEBURSTC\_DEFAULT}{DMA\_CHUSEBURSTC\_CH4USEBURSTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga05667be5e7fa309e42b912d5c86885e6} 
\#define DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH4\+USEBURSTC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7a3c99a7afbffb2efaa07d545908c35c}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH4\+USEBURSTC\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for DMA\+\_\+\+CHUSEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf77a029d26e722d36b2b769be0676ee2}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTC\_CH5USEBURSTC@{DMA\_CHUSEBURSTC\_CH5USEBURSTC}}
\index{DMA\_CHUSEBURSTC\_CH5USEBURSTC@{DMA\_CHUSEBURSTC\_CH5USEBURSTC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTC\_CH5USEBURSTC}{DMA\_CHUSEBURSTC\_CH5USEBURSTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf77a029d26e722d36b2b769be0676ee2} 
\#define DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH5\+USEBURSTC~(0x1\+UL $<$$<$ 5)}

Channel 5 Useburst Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gacc6e4be637c799fc74d4fcd8f969baa4}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTC\_CH5USEBURSTC\_DEFAULT@{DMA\_CHUSEBURSTC\_CH5USEBURSTC\_DEFAULT}}
\index{DMA\_CHUSEBURSTC\_CH5USEBURSTC\_DEFAULT@{DMA\_CHUSEBURSTC\_CH5USEBURSTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTC\_CH5USEBURSTC\_DEFAULT}{DMA\_CHUSEBURSTC\_CH5USEBURSTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gacc6e4be637c799fc74d4fcd8f969baa4} 
\#define DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH5\+USEBURSTC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga91c96b428cdf133bde1d8bb7a69be899}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH5\+USEBURSTC\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for DMA\+\_\+\+CHUSEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2bfd884350afff20fe08bb65fa8421c9}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTC\_CH6USEBURSTC@{DMA\_CHUSEBURSTC\_CH6USEBURSTC}}
\index{DMA\_CHUSEBURSTC\_CH6USEBURSTC@{DMA\_CHUSEBURSTC\_CH6USEBURSTC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTC\_CH6USEBURSTC}{DMA\_CHUSEBURSTC\_CH6USEBURSTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2bfd884350afff20fe08bb65fa8421c9} 
\#define DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH6\+USEBURSTC~(0x1\+UL $<$$<$ 6)}

Channel 6 Useburst Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gae39248eb499b18fb8eb6050200e75262}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTC\_CH6USEBURSTC\_DEFAULT@{DMA\_CHUSEBURSTC\_CH6USEBURSTC\_DEFAULT}}
\index{DMA\_CHUSEBURSTC\_CH6USEBURSTC\_DEFAULT@{DMA\_CHUSEBURSTC\_CH6USEBURSTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTC\_CH6USEBURSTC\_DEFAULT}{DMA\_CHUSEBURSTC\_CH6USEBURSTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gae39248eb499b18fb8eb6050200e75262} 
\#define DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH6\+USEBURSTC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga36f46747b894b8fd40d28443b5bcf489}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH6\+USEBURSTC\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for DMA\+\_\+\+CHUSEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaaf9e80b20c35fe042fd54a09f948776f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTC\_CH7USEBURSTC@{DMA\_CHUSEBURSTC\_CH7USEBURSTC}}
\index{DMA\_CHUSEBURSTC\_CH7USEBURSTC@{DMA\_CHUSEBURSTC\_CH7USEBURSTC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTC\_CH7USEBURSTC}{DMA\_CHUSEBURSTC\_CH7USEBURSTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaaf9e80b20c35fe042fd54a09f948776f} 
\#define DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH7\+USEBURSTC~(0x1\+UL $<$$<$ 7)}

Channel 7 Useburst Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8409702bd8ef58035b87a53dafca601a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTC\_CH7USEBURSTC\_DEFAULT@{DMA\_CHUSEBURSTC\_CH7USEBURSTC\_DEFAULT}}
\index{DMA\_CHUSEBURSTC\_CH7USEBURSTC\_DEFAULT@{DMA\_CHUSEBURSTC\_CH7USEBURSTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTC\_CH7USEBURSTC\_DEFAULT}{DMA\_CHUSEBURSTC\_CH7USEBURSTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8409702bd8ef58035b87a53dafca601a} 
\#define DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH7\+USEBURSTC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf863e7c3e0823105a1c3b02915fe75d8}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH7\+USEBURSTC\+\_\+\+DEFAULT}} $<$$<$ 7)}

Shifted mode DEFAULT for DMA\+\_\+\+CHUSEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga29469c64f7c67270c7275a89db264d7c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTC\_CH9USEBURSTC@{DMA\_CHUSEBURSTC\_CH9USEBURSTC}}
\index{DMA\_CHUSEBURSTC\_CH9USEBURSTC@{DMA\_CHUSEBURSTC\_CH9USEBURSTC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTC\_CH9USEBURSTC}{DMA\_CHUSEBURSTC\_CH9USEBURSTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga29469c64f7c67270c7275a89db264d7c} 
\#define DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH9\+USEBURSTC~(0x1\+UL $<$$<$ 9)}

Channel 9 Useburst Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa8f270ce0cecbb168ce0e39e3968a508}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTC\_CH9USEBURSTC\_DEFAULT@{DMA\_CHUSEBURSTC\_CH9USEBURSTC\_DEFAULT}}
\index{DMA\_CHUSEBURSTC\_CH9USEBURSTC\_DEFAULT@{DMA\_CHUSEBURSTC\_CH9USEBURSTC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTC\_CH9USEBURSTC\_DEFAULT}{DMA\_CHUSEBURSTC\_CH9USEBURSTC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa8f270ce0cecbb168ce0e39e3968a508} 
\#define DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH9\+USEBURSTC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae53696ece05e2be9bf4b14b64c8db3a4}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTC\+\_\+\+CH9\+USEBURSTC\+\_\+\+DEFAULT}} $<$$<$ 9)}

Shifted mode DEFAULT for DMA\+\_\+\+CHUSEBURSTC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2ff406152206e47f23fcbebb1d3fe543}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTS\_CH0USEBURSTS@{DMA\_CHUSEBURSTS\_CH0USEBURSTS}}
\index{DMA\_CHUSEBURSTS\_CH0USEBURSTS@{DMA\_CHUSEBURSTS\_CH0USEBURSTS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTS\_CH0USEBURSTS}{DMA\_CHUSEBURSTS\_CH0USEBURSTS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2ff406152206e47f23fcbebb1d3fe543} 
\#define DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH0\+USEBURSTS~(0x1\+UL $<$$<$ 0)}

Channel 0 Useburst Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga82cfe283a8f593162dcc9a4adc68ef10}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTS\_CH0USEBURSTS\_BURSTONLY@{DMA\_CHUSEBURSTS\_CH0USEBURSTS\_BURSTONLY}}
\index{DMA\_CHUSEBURSTS\_CH0USEBURSTS\_BURSTONLY@{DMA\_CHUSEBURSTS\_CH0USEBURSTS\_BURSTONLY}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTS\_CH0USEBURSTS\_BURSTONLY}{DMA\_CHUSEBURSTS\_CH0USEBURSTS\_BURSTONLY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga82cfe283a8f593162dcc9a4adc68ef10} 
\#define DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH0\+USEBURSTS\+\_\+\+BURSTONLY~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3da530812d906f0f721df03f0e4d60f2}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH0\+USEBURSTS\+\_\+\+BURSTONLY}} $<$$<$ 0)}

Shifted mode BURSTONLY for DMA\+\_\+\+CHUSEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad55963c08f9236f5826ce94929709c1b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTS\_CH0USEBURSTS\_DEFAULT@{DMA\_CHUSEBURSTS\_CH0USEBURSTS\_DEFAULT}}
\index{DMA\_CHUSEBURSTS\_CH0USEBURSTS\_DEFAULT@{DMA\_CHUSEBURSTS\_CH0USEBURSTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTS\_CH0USEBURSTS\_DEFAULT}{DMA\_CHUSEBURSTS\_CH0USEBURSTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad55963c08f9236f5826ce94929709c1b} 
\#define DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH0\+USEBURSTS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gabef76415277cb2276d8e7feebdd2dc67}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH0\+USEBURSTS\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for DMA\+\_\+\+CHUSEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga98379e3d5c9fa85861d27e8b0a1e20db}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTS\_CH0USEBURSTS\_SINGLEANDBURST@{DMA\_CHUSEBURSTS\_CH0USEBURSTS\_SINGLEANDBURST}}
\index{DMA\_CHUSEBURSTS\_CH0USEBURSTS\_SINGLEANDBURST@{DMA\_CHUSEBURSTS\_CH0USEBURSTS\_SINGLEANDBURST}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTS\_CH0USEBURSTS\_SINGLEANDBURST}{DMA\_CHUSEBURSTS\_CH0USEBURSTS\_SINGLEANDBURST}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga98379e3d5c9fa85861d27e8b0a1e20db} 
\#define DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH0\+USEBURSTS\+\_\+\+SINGLEANDBURST~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga6b8ff6f74a190f31132d09e64b3d2275}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH0\+USEBURSTS\+\_\+\+SINGLEANDBURST}} $<$$<$ 0)}

Shifted mode SINGLEANDBURST for DMA\+\_\+\+CHUSEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga0f81e1a83ad0dd74174c17dcf91fa1f9}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTS\_CH10USEBURSTS@{DMA\_CHUSEBURSTS\_CH10USEBURSTS}}
\index{DMA\_CHUSEBURSTS\_CH10USEBURSTS@{DMA\_CHUSEBURSTS\_CH10USEBURSTS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTS\_CH10USEBURSTS}{DMA\_CHUSEBURSTS\_CH10USEBURSTS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga0f81e1a83ad0dd74174c17dcf91fa1f9} 
\#define DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH10\+USEBURSTS~(0x1\+UL $<$$<$ 10)}

Channel 10 Useburst Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2e34c5bc15e229fb2ae6dad1fd55d32e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTS\_CH10USEBURSTS\_DEFAULT@{DMA\_CHUSEBURSTS\_CH10USEBURSTS\_DEFAULT}}
\index{DMA\_CHUSEBURSTS\_CH10USEBURSTS\_DEFAULT@{DMA\_CHUSEBURSTS\_CH10USEBURSTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTS\_CH10USEBURSTS\_DEFAULT}{DMA\_CHUSEBURSTS\_CH10USEBURSTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2e34c5bc15e229fb2ae6dad1fd55d32e} 
\#define DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH10\+USEBURSTS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac8cf654ae4a96c167996886400726b1c}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH10\+USEBURSTS\+\_\+\+DEFAULT}} $<$$<$ 10)}

Shifted mode DEFAULT for DMA\+\_\+\+CHUSEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga60a787f104d336dfd1f75dce8e735d06}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTS\_CH11USEBURSTS@{DMA\_CHUSEBURSTS\_CH11USEBURSTS}}
\index{DMA\_CHUSEBURSTS\_CH11USEBURSTS@{DMA\_CHUSEBURSTS\_CH11USEBURSTS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTS\_CH11USEBURSTS}{DMA\_CHUSEBURSTS\_CH11USEBURSTS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga60a787f104d336dfd1f75dce8e735d06} 
\#define DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH11\+USEBURSTS~(0x1\+UL $<$$<$ 11)}

Channel 11 Useburst Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4388218ebd44017e932d688bdf1bcbfe}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTS\_CH11USEBURSTS\_DEFAULT@{DMA\_CHUSEBURSTS\_CH11USEBURSTS\_DEFAULT}}
\index{DMA\_CHUSEBURSTS\_CH11USEBURSTS\_DEFAULT@{DMA\_CHUSEBURSTS\_CH11USEBURSTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTS\_CH11USEBURSTS\_DEFAULT}{DMA\_CHUSEBURSTS\_CH11USEBURSTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4388218ebd44017e932d688bdf1bcbfe} 
\#define DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH11\+USEBURSTS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga597cb124e00da1bd0aed34f6f9c6c80f}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH11\+USEBURSTS\+\_\+\+DEFAULT}} $<$$<$ 11)}

Shifted mode DEFAULT for DMA\+\_\+\+CHUSEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga42bb5589204b3c5d7e918b8864fc232b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTS\_CH1USEBURSTS@{DMA\_CHUSEBURSTS\_CH1USEBURSTS}}
\index{DMA\_CHUSEBURSTS\_CH1USEBURSTS@{DMA\_CHUSEBURSTS\_CH1USEBURSTS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTS\_CH1USEBURSTS}{DMA\_CHUSEBURSTS\_CH1USEBURSTS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga42bb5589204b3c5d7e918b8864fc232b} 
\#define DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH1\+USEBURSTS~(0x1\+UL $<$$<$ 1)}

Channel 1 Useburst Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga405d1f59473bc3bfcd9afc4ca41090db}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTS\_CH1USEBURSTS\_DEFAULT@{DMA\_CHUSEBURSTS\_CH1USEBURSTS\_DEFAULT}}
\index{DMA\_CHUSEBURSTS\_CH1USEBURSTS\_DEFAULT@{DMA\_CHUSEBURSTS\_CH1USEBURSTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTS\_CH1USEBURSTS\_DEFAULT}{DMA\_CHUSEBURSTS\_CH1USEBURSTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga405d1f59473bc3bfcd9afc4ca41090db} 
\#define DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH1\+USEBURSTS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga64ddd5c269dddd72914e5a9e1a29bad9}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH1\+USEBURSTS\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for DMA\+\_\+\+CHUSEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab588defaa804e1b0a25cacb89a8c3436}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTS\_CH2USEBURSTS@{DMA\_CHUSEBURSTS\_CH2USEBURSTS}}
\index{DMA\_CHUSEBURSTS\_CH2USEBURSTS@{DMA\_CHUSEBURSTS\_CH2USEBURSTS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTS\_CH2USEBURSTS}{DMA\_CHUSEBURSTS\_CH2USEBURSTS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab588defaa804e1b0a25cacb89a8c3436} 
\#define DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH2\+USEBURSTS~(0x1\+UL $<$$<$ 2)}

Channel 2 Useburst Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaaa54c1c392d6c3fba6da6159c36e57f7}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTS\_CH2USEBURSTS\_DEFAULT@{DMA\_CHUSEBURSTS\_CH2USEBURSTS\_DEFAULT}}
\index{DMA\_CHUSEBURSTS\_CH2USEBURSTS\_DEFAULT@{DMA\_CHUSEBURSTS\_CH2USEBURSTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTS\_CH2USEBURSTS\_DEFAULT}{DMA\_CHUSEBURSTS\_CH2USEBURSTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaaa54c1c392d6c3fba6da6159c36e57f7} 
\#define DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH2\+USEBURSTS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga218677975cc72080832b48776c8ad6e2}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH2\+USEBURSTS\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for DMA\+\_\+\+CHUSEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga32ca8a34ae88900e7557e83a0ec37086}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTS\_CH3USEBURSTS@{DMA\_CHUSEBURSTS\_CH3USEBURSTS}}
\index{DMA\_CHUSEBURSTS\_CH3USEBURSTS@{DMA\_CHUSEBURSTS\_CH3USEBURSTS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTS\_CH3USEBURSTS}{DMA\_CHUSEBURSTS\_CH3USEBURSTS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga32ca8a34ae88900e7557e83a0ec37086} 
\#define DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH3\+USEBURSTS~(0x1\+UL $<$$<$ 3)}

Channel 3 Useburst Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8d9a52bbc2eba985cb3d6869fa2e1701}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTS\_CH3USEBURSTS\_DEFAULT@{DMA\_CHUSEBURSTS\_CH3USEBURSTS\_DEFAULT}}
\index{DMA\_CHUSEBURSTS\_CH3USEBURSTS\_DEFAULT@{DMA\_CHUSEBURSTS\_CH3USEBURSTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTS\_CH3USEBURSTS\_DEFAULT}{DMA\_CHUSEBURSTS\_CH3USEBURSTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8d9a52bbc2eba985cb3d6869fa2e1701} 
\#define DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH3\+USEBURSTS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab321c9eadc911c861709e644a6490f0c}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH3\+USEBURSTS\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for DMA\+\_\+\+CHUSEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9297b0532baae03ab69d05250ba7df0d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTS\_CH4USEBURSTS@{DMA\_CHUSEBURSTS\_CH4USEBURSTS}}
\index{DMA\_CHUSEBURSTS\_CH4USEBURSTS@{DMA\_CHUSEBURSTS\_CH4USEBURSTS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTS\_CH4USEBURSTS}{DMA\_CHUSEBURSTS\_CH4USEBURSTS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9297b0532baae03ab69d05250ba7df0d} 
\#define DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH4\+USEBURSTS~(0x1\+UL $<$$<$ 4)}

Channel 4 Useburst Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga44f2d5e71955ec331d785d4358a48eb3}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTS\_CH4USEBURSTS\_DEFAULT@{DMA\_CHUSEBURSTS\_CH4USEBURSTS\_DEFAULT}}
\index{DMA\_CHUSEBURSTS\_CH4USEBURSTS\_DEFAULT@{DMA\_CHUSEBURSTS\_CH4USEBURSTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTS\_CH4USEBURSTS\_DEFAULT}{DMA\_CHUSEBURSTS\_CH4USEBURSTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga44f2d5e71955ec331d785d4358a48eb3} 
\#define DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH4\+USEBURSTS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga69149ecb02e5bd199db5c1a6014af121}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH4\+USEBURSTS\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for DMA\+\_\+\+CHUSEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga24caa0d9c5779b00584055fecc96b8ff}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTS\_CH5USEBURSTS@{DMA\_CHUSEBURSTS\_CH5USEBURSTS}}
\index{DMA\_CHUSEBURSTS\_CH5USEBURSTS@{DMA\_CHUSEBURSTS\_CH5USEBURSTS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTS\_CH5USEBURSTS}{DMA\_CHUSEBURSTS\_CH5USEBURSTS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga24caa0d9c5779b00584055fecc96b8ff} 
\#define DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH5\+USEBURSTS~(0x1\+UL $<$$<$ 5)}

Channel 5 Useburst Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga77ed962f848d9521375da373458071da}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTS\_CH5USEBURSTS\_DEFAULT@{DMA\_CHUSEBURSTS\_CH5USEBURSTS\_DEFAULT}}
\index{DMA\_CHUSEBURSTS\_CH5USEBURSTS\_DEFAULT@{DMA\_CHUSEBURSTS\_CH5USEBURSTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTS\_CH5USEBURSTS\_DEFAULT}{DMA\_CHUSEBURSTS\_CH5USEBURSTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga77ed962f848d9521375da373458071da} 
\#define DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH5\+USEBURSTS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga17d031666e888de1e799b4bd683faba1}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH5\+USEBURSTS\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for DMA\+\_\+\+CHUSEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga183cbde48592a162d5f05e07e19a74ad}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTS\_CH6USEBURSTS@{DMA\_CHUSEBURSTS\_CH6USEBURSTS}}
\index{DMA\_CHUSEBURSTS\_CH6USEBURSTS@{DMA\_CHUSEBURSTS\_CH6USEBURSTS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTS\_CH6USEBURSTS}{DMA\_CHUSEBURSTS\_CH6USEBURSTS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga183cbde48592a162d5f05e07e19a74ad} 
\#define DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH6\+USEBURSTS~(0x1\+UL $<$$<$ 6)}

Channel 6 Useburst Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga12f5f05b777b68fb5412aeb9b3ef2183}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTS\_CH6USEBURSTS\_DEFAULT@{DMA\_CHUSEBURSTS\_CH6USEBURSTS\_DEFAULT}}
\index{DMA\_CHUSEBURSTS\_CH6USEBURSTS\_DEFAULT@{DMA\_CHUSEBURSTS\_CH6USEBURSTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTS\_CH6USEBURSTS\_DEFAULT}{DMA\_CHUSEBURSTS\_CH6USEBURSTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga12f5f05b777b68fb5412aeb9b3ef2183} 
\#define DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH6\+USEBURSTS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga33d6ac00a471d92f3358581d27e320b7}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH6\+USEBURSTS\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for DMA\+\_\+\+CHUSEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaff752d0047b60530a8ee5d5b4a544184}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTS\_CH7USEBURSTS@{DMA\_CHUSEBURSTS\_CH7USEBURSTS}}
\index{DMA\_CHUSEBURSTS\_CH7USEBURSTS@{DMA\_CHUSEBURSTS\_CH7USEBURSTS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTS\_CH7USEBURSTS}{DMA\_CHUSEBURSTS\_CH7USEBURSTS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaff752d0047b60530a8ee5d5b4a544184} 
\#define DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH7\+USEBURSTS~(0x1\+UL $<$$<$ 7)}

Channel 7 Useburst Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gae3505dc0aa997b8c6a025d67bb138e85}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTS\_CH7USEBURSTS\_DEFAULT@{DMA\_CHUSEBURSTS\_CH7USEBURSTS\_DEFAULT}}
\index{DMA\_CHUSEBURSTS\_CH7USEBURSTS\_DEFAULT@{DMA\_CHUSEBURSTS\_CH7USEBURSTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTS\_CH7USEBURSTS\_DEFAULT}{DMA\_CHUSEBURSTS\_CH7USEBURSTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gae3505dc0aa997b8c6a025d67bb138e85} 
\#define DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH7\+USEBURSTS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1e596bd42b78f7fe7fa19c831474bdc9}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH7\+USEBURSTS\+\_\+\+DEFAULT}} $<$$<$ 7)}

Shifted mode DEFAULT for DMA\+\_\+\+CHUSEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaaec1d07bebe401459431a89bcf0401d1}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTS\_CH8USEBURSTS@{DMA\_CHUSEBURSTS\_CH8USEBURSTS}}
\index{DMA\_CHUSEBURSTS\_CH8USEBURSTS@{DMA\_CHUSEBURSTS\_CH8USEBURSTS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTS\_CH8USEBURSTS}{DMA\_CHUSEBURSTS\_CH8USEBURSTS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaaec1d07bebe401459431a89bcf0401d1} 
\#define DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH8\+USEBURSTS~(0x1\+UL $<$$<$ 8)}

Channel 8 Useburst Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga46fedc36a685094c311c1d4b62d4fd63}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTS\_CH8USEBURSTS\_DEFAULT@{DMA\_CHUSEBURSTS\_CH8USEBURSTS\_DEFAULT}}
\index{DMA\_CHUSEBURSTS\_CH8USEBURSTS\_DEFAULT@{DMA\_CHUSEBURSTS\_CH8USEBURSTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTS\_CH8USEBURSTS\_DEFAULT}{DMA\_CHUSEBURSTS\_CH8USEBURSTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga46fedc36a685094c311c1d4b62d4fd63} 
\#define DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH8\+USEBURSTS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa30ddb0834a4ee9c39762022c3490537}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH8\+USEBURSTS\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for DMA\+\_\+\+CHUSEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gadb7a338543eee371e98655598f3c0267}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTS\_CH9USEBURSTS@{DMA\_CHUSEBURSTS\_CH9USEBURSTS}}
\index{DMA\_CHUSEBURSTS\_CH9USEBURSTS@{DMA\_CHUSEBURSTS\_CH9USEBURSTS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTS\_CH9USEBURSTS}{DMA\_CHUSEBURSTS\_CH9USEBURSTS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gadb7a338543eee371e98655598f3c0267} 
\#define DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH9\+USEBURSTS~(0x1\+UL $<$$<$ 9)}

Channel 9 Useburst Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga7d3a201acdcc21fb5118c9f9bf9ebc11}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHUSEBURSTS\_CH9USEBURSTS\_DEFAULT@{DMA\_CHUSEBURSTS\_CH9USEBURSTS\_DEFAULT}}
\index{DMA\_CHUSEBURSTS\_CH9USEBURSTS\_DEFAULT@{DMA\_CHUSEBURSTS\_CH9USEBURSTS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHUSEBURSTS\_CH9USEBURSTS\_DEFAULT}{DMA\_CHUSEBURSTS\_CH9USEBURSTS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga7d3a201acdcc21fb5118c9f9bf9ebc11} 
\#define DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH9\+USEBURSTS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga547d2244543351ba917101454d543f41}{\+\_\+\+DMA\+\_\+\+CHUSEBURSTS\+\_\+\+CH9\+USEBURSTS\+\_\+\+DEFAULT}} $<$$<$ 9)}

Shifted mode DEFAULT for DMA\+\_\+\+CHUSEBURSTS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2be27518e202c32beab24941a9aa9f56}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHWAITSTATUS\_CH0WAITSTATUS@{DMA\_CHWAITSTATUS\_CH0WAITSTATUS}}
\index{DMA\_CHWAITSTATUS\_CH0WAITSTATUS@{DMA\_CHWAITSTATUS\_CH0WAITSTATUS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHWAITSTATUS\_CH0WAITSTATUS}{DMA\_CHWAITSTATUS\_CH0WAITSTATUS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2be27518e202c32beab24941a9aa9f56} 
\#define DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH0\+WAITSTATUS~(0x1\+UL $<$$<$ 0)}

Channel 0 Wait on Request Status \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaae21d399c8272f3762996aad21af39d6}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHWAITSTATUS\_CH0WAITSTATUS\_DEFAULT@{DMA\_CHWAITSTATUS\_CH0WAITSTATUS\_DEFAULT}}
\index{DMA\_CHWAITSTATUS\_CH0WAITSTATUS\_DEFAULT@{DMA\_CHWAITSTATUS\_CH0WAITSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHWAITSTATUS\_CH0WAITSTATUS\_DEFAULT}{DMA\_CHWAITSTATUS\_CH0WAITSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaae21d399c8272f3762996aad21af39d6} 
\#define DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH0\+WAITSTATUS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3a7bff1c5a3cfef1124108c21a46dd85}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH0\+WAITSTATUS\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for DMA\+\_\+\+CHWAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga0ee40c5c867bcccdbaf3af386c65c66a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHWAITSTATUS\_CH10WAITSTATUS@{DMA\_CHWAITSTATUS\_CH10WAITSTATUS}}
\index{DMA\_CHWAITSTATUS\_CH10WAITSTATUS@{DMA\_CHWAITSTATUS\_CH10WAITSTATUS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHWAITSTATUS\_CH10WAITSTATUS}{DMA\_CHWAITSTATUS\_CH10WAITSTATUS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga0ee40c5c867bcccdbaf3af386c65c66a} 
\#define DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH10\+WAITSTATUS~(0x1\+UL $<$$<$ 10)}

Channel 10 Wait on Request Status \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga45145471e045643c50dbee3d28885481}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHWAITSTATUS\_CH10WAITSTATUS\_DEFAULT@{DMA\_CHWAITSTATUS\_CH10WAITSTATUS\_DEFAULT}}
\index{DMA\_CHWAITSTATUS\_CH10WAITSTATUS\_DEFAULT@{DMA\_CHWAITSTATUS\_CH10WAITSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHWAITSTATUS\_CH10WAITSTATUS\_DEFAULT}{DMA\_CHWAITSTATUS\_CH10WAITSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga45145471e045643c50dbee3d28885481} 
\#define DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH10\+WAITSTATUS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae79df5f83ca9365d5577caeff5633ee1}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH10\+WAITSTATUS\+\_\+\+DEFAULT}} $<$$<$ 10)}

Shifted mode DEFAULT for DMA\+\_\+\+CHWAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab83ea347de7f104f8631b97903dc5220}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHWAITSTATUS\_CH11WAITSTATUS@{DMA\_CHWAITSTATUS\_CH11WAITSTATUS}}
\index{DMA\_CHWAITSTATUS\_CH11WAITSTATUS@{DMA\_CHWAITSTATUS\_CH11WAITSTATUS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHWAITSTATUS\_CH11WAITSTATUS}{DMA\_CHWAITSTATUS\_CH11WAITSTATUS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab83ea347de7f104f8631b97903dc5220} 
\#define DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH11\+WAITSTATUS~(0x1\+UL $<$$<$ 11)}

Channel 11 Wait on Request Status \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga818bb1bc5b16543715386efcf93c25bc}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHWAITSTATUS\_CH11WAITSTATUS\_DEFAULT@{DMA\_CHWAITSTATUS\_CH11WAITSTATUS\_DEFAULT}}
\index{DMA\_CHWAITSTATUS\_CH11WAITSTATUS\_DEFAULT@{DMA\_CHWAITSTATUS\_CH11WAITSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHWAITSTATUS\_CH11WAITSTATUS\_DEFAULT}{DMA\_CHWAITSTATUS\_CH11WAITSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga818bb1bc5b16543715386efcf93c25bc} 
\#define DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH11\+WAITSTATUS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9b2f9402c8cde0a46043d383cb391410}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH11\+WAITSTATUS\+\_\+\+DEFAULT}} $<$$<$ 11)}

Shifted mode DEFAULT for DMA\+\_\+\+CHWAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gae934e57291f6777ff49bb879e4610da4}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHWAITSTATUS\_CH1WAITSTATUS@{DMA\_CHWAITSTATUS\_CH1WAITSTATUS}}
\index{DMA\_CHWAITSTATUS\_CH1WAITSTATUS@{DMA\_CHWAITSTATUS\_CH1WAITSTATUS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHWAITSTATUS\_CH1WAITSTATUS}{DMA\_CHWAITSTATUS\_CH1WAITSTATUS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gae934e57291f6777ff49bb879e4610da4} 
\#define DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH1\+WAITSTATUS~(0x1\+UL $<$$<$ 1)}

Channel 1 Wait on Request Status \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga738f81654da194aa25dcd3a11a8241bc}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHWAITSTATUS\_CH1WAITSTATUS\_DEFAULT@{DMA\_CHWAITSTATUS\_CH1WAITSTATUS\_DEFAULT}}
\index{DMA\_CHWAITSTATUS\_CH1WAITSTATUS\_DEFAULT@{DMA\_CHWAITSTATUS\_CH1WAITSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHWAITSTATUS\_CH1WAITSTATUS\_DEFAULT}{DMA\_CHWAITSTATUS\_CH1WAITSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga738f81654da194aa25dcd3a11a8241bc} 
\#define DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH1\+WAITSTATUS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga17eb606914809d67130a5cde7f8cbb9d}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH1\+WAITSTATUS\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for DMA\+\_\+\+CHWAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5c415d5e00d92ea5edaf0af3ad2659b0}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHWAITSTATUS\_CH2WAITSTATUS@{DMA\_CHWAITSTATUS\_CH2WAITSTATUS}}
\index{DMA\_CHWAITSTATUS\_CH2WAITSTATUS@{DMA\_CHWAITSTATUS\_CH2WAITSTATUS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHWAITSTATUS\_CH2WAITSTATUS}{DMA\_CHWAITSTATUS\_CH2WAITSTATUS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5c415d5e00d92ea5edaf0af3ad2659b0} 
\#define DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH2\+WAITSTATUS~(0x1\+UL $<$$<$ 2)}

Channel 2 Wait on Request Status \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga1a75e7998cc25fedb7b139074469f0b9}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHWAITSTATUS\_CH2WAITSTATUS\_DEFAULT@{DMA\_CHWAITSTATUS\_CH2WAITSTATUS\_DEFAULT}}
\index{DMA\_CHWAITSTATUS\_CH2WAITSTATUS\_DEFAULT@{DMA\_CHWAITSTATUS\_CH2WAITSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHWAITSTATUS\_CH2WAITSTATUS\_DEFAULT}{DMA\_CHWAITSTATUS\_CH2WAITSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga1a75e7998cc25fedb7b139074469f0b9} 
\#define DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH2\+WAITSTATUS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab15b6a3df1a465eb2d98d72705e7aef5}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH2\+WAITSTATUS\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for DMA\+\_\+\+CHWAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga7ce42bd48848b8ec4442f87003db58b7}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHWAITSTATUS\_CH3WAITSTATUS@{DMA\_CHWAITSTATUS\_CH3WAITSTATUS}}
\index{DMA\_CHWAITSTATUS\_CH3WAITSTATUS@{DMA\_CHWAITSTATUS\_CH3WAITSTATUS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHWAITSTATUS\_CH3WAITSTATUS}{DMA\_CHWAITSTATUS\_CH3WAITSTATUS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga7ce42bd48848b8ec4442f87003db58b7} 
\#define DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH3\+WAITSTATUS~(0x1\+UL $<$$<$ 3)}

Channel 3 Wait on Request Status \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5548a397011f5cb5d2a5ef464696f241}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHWAITSTATUS\_CH3WAITSTATUS\_DEFAULT@{DMA\_CHWAITSTATUS\_CH3WAITSTATUS\_DEFAULT}}
\index{DMA\_CHWAITSTATUS\_CH3WAITSTATUS\_DEFAULT@{DMA\_CHWAITSTATUS\_CH3WAITSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHWAITSTATUS\_CH3WAITSTATUS\_DEFAULT}{DMA\_CHWAITSTATUS\_CH3WAITSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5548a397011f5cb5d2a5ef464696f241} 
\#define DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH3\+WAITSTATUS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga04d1c453ad08311b237215237c87fd7a}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH3\+WAITSTATUS\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for DMA\+\_\+\+CHWAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gae252d8e33e5650ae3645faa9a93e74e0}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHWAITSTATUS\_CH4WAITSTATUS@{DMA\_CHWAITSTATUS\_CH4WAITSTATUS}}
\index{DMA\_CHWAITSTATUS\_CH4WAITSTATUS@{DMA\_CHWAITSTATUS\_CH4WAITSTATUS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHWAITSTATUS\_CH4WAITSTATUS}{DMA\_CHWAITSTATUS\_CH4WAITSTATUS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gae252d8e33e5650ae3645faa9a93e74e0} 
\#define DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH4\+WAITSTATUS~(0x1\+UL $<$$<$ 4)}

Channel 4 Wait on Request Status \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaaedfac237530c034fef67fc7e7471ddf}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHWAITSTATUS\_CH4WAITSTATUS\_DEFAULT@{DMA\_CHWAITSTATUS\_CH4WAITSTATUS\_DEFAULT}}
\index{DMA\_CHWAITSTATUS\_CH4WAITSTATUS\_DEFAULT@{DMA\_CHWAITSTATUS\_CH4WAITSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHWAITSTATUS\_CH4WAITSTATUS\_DEFAULT}{DMA\_CHWAITSTATUS\_CH4WAITSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaaedfac237530c034fef67fc7e7471ddf} 
\#define DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH4\+WAITSTATUS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga958a7bb3f62bc556f89dde00635ab51c}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH4\+WAITSTATUS\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for DMA\+\_\+\+CHWAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga93a1dfdbfe84e61c0e8329b9117bec6c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHWAITSTATUS\_CH5WAITSTATUS@{DMA\_CHWAITSTATUS\_CH5WAITSTATUS}}
\index{DMA\_CHWAITSTATUS\_CH5WAITSTATUS@{DMA\_CHWAITSTATUS\_CH5WAITSTATUS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHWAITSTATUS\_CH5WAITSTATUS}{DMA\_CHWAITSTATUS\_CH5WAITSTATUS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga93a1dfdbfe84e61c0e8329b9117bec6c} 
\#define DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH5\+WAITSTATUS~(0x1\+UL $<$$<$ 5)}

Channel 5 Wait on Request Status \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga59545b1b5211702504cfd9f2284b095f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHWAITSTATUS\_CH5WAITSTATUS\_DEFAULT@{DMA\_CHWAITSTATUS\_CH5WAITSTATUS\_DEFAULT}}
\index{DMA\_CHWAITSTATUS\_CH5WAITSTATUS\_DEFAULT@{DMA\_CHWAITSTATUS\_CH5WAITSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHWAITSTATUS\_CH5WAITSTATUS\_DEFAULT}{DMA\_CHWAITSTATUS\_CH5WAITSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga59545b1b5211702504cfd9f2284b095f} 
\#define DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH5\+WAITSTATUS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaedca0ed99c3875c0bb1882b3220c65a6}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH5\+WAITSTATUS\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for DMA\+\_\+\+CHWAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad94cc49c8e9276a700e2d0ba29498359}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHWAITSTATUS\_CH6WAITSTATUS@{DMA\_CHWAITSTATUS\_CH6WAITSTATUS}}
\index{DMA\_CHWAITSTATUS\_CH6WAITSTATUS@{DMA\_CHWAITSTATUS\_CH6WAITSTATUS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHWAITSTATUS\_CH6WAITSTATUS}{DMA\_CHWAITSTATUS\_CH6WAITSTATUS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad94cc49c8e9276a700e2d0ba29498359} 
\#define DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH6\+WAITSTATUS~(0x1\+UL $<$$<$ 6)}

Channel 6 Wait on Request Status \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga97c2e82aae070b47c7757a0edb6ad3bd}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHWAITSTATUS\_CH6WAITSTATUS\_DEFAULT@{DMA\_CHWAITSTATUS\_CH6WAITSTATUS\_DEFAULT}}
\index{DMA\_CHWAITSTATUS\_CH6WAITSTATUS\_DEFAULT@{DMA\_CHWAITSTATUS\_CH6WAITSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHWAITSTATUS\_CH6WAITSTATUS\_DEFAULT}{DMA\_CHWAITSTATUS\_CH6WAITSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga97c2e82aae070b47c7757a0edb6ad3bd} 
\#define DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH6\+WAITSTATUS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5f70d4c9764e0e0f9ef3be5f66aa7849}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH6\+WAITSTATUS\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for DMA\+\_\+\+CHWAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad301004991d1a26bb2adc30edf118d0e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHWAITSTATUS\_CH7WAITSTATUS@{DMA\_CHWAITSTATUS\_CH7WAITSTATUS}}
\index{DMA\_CHWAITSTATUS\_CH7WAITSTATUS@{DMA\_CHWAITSTATUS\_CH7WAITSTATUS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHWAITSTATUS\_CH7WAITSTATUS}{DMA\_CHWAITSTATUS\_CH7WAITSTATUS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad301004991d1a26bb2adc30edf118d0e} 
\#define DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH7\+WAITSTATUS~(0x1\+UL $<$$<$ 7)}

Channel 7 Wait on Request Status \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa3ddce9cc5e63ac569c418bc06027bbd}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHWAITSTATUS\_CH7WAITSTATUS\_DEFAULT@{DMA\_CHWAITSTATUS\_CH7WAITSTATUS\_DEFAULT}}
\index{DMA\_CHWAITSTATUS\_CH7WAITSTATUS\_DEFAULT@{DMA\_CHWAITSTATUS\_CH7WAITSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHWAITSTATUS\_CH7WAITSTATUS\_DEFAULT}{DMA\_CHWAITSTATUS\_CH7WAITSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa3ddce9cc5e63ac569c418bc06027bbd} 
\#define DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH7\+WAITSTATUS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3a523d275e6f26b9066786386338f0ce}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH7\+WAITSTATUS\+\_\+\+DEFAULT}} $<$$<$ 7)}

Shifted mode DEFAULT for DMA\+\_\+\+CHWAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga392e4047120ab950d35c147108507858}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHWAITSTATUS\_CH8WAITSTATUS@{DMA\_CHWAITSTATUS\_CH8WAITSTATUS}}
\index{DMA\_CHWAITSTATUS\_CH8WAITSTATUS@{DMA\_CHWAITSTATUS\_CH8WAITSTATUS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHWAITSTATUS\_CH8WAITSTATUS}{DMA\_CHWAITSTATUS\_CH8WAITSTATUS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga392e4047120ab950d35c147108507858} 
\#define DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH8\+WAITSTATUS~(0x1\+UL $<$$<$ 8)}

Channel 8 Wait on Request Status \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga0924b1e3b461bf6a296323b85173afd9}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHWAITSTATUS\_CH8WAITSTATUS\_DEFAULT@{DMA\_CHWAITSTATUS\_CH8WAITSTATUS\_DEFAULT}}
\index{DMA\_CHWAITSTATUS\_CH8WAITSTATUS\_DEFAULT@{DMA\_CHWAITSTATUS\_CH8WAITSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHWAITSTATUS\_CH8WAITSTATUS\_DEFAULT}{DMA\_CHWAITSTATUS\_CH8WAITSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga0924b1e3b461bf6a296323b85173afd9} 
\#define DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH8\+WAITSTATUS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga579e4c10927b92df5c9f12e8eb6f711a}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH8\+WAITSTATUS\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for DMA\+\_\+\+CHWAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gacf5e64ee512e6a9c8bf51982d755064a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHWAITSTATUS\_CH9WAITSTATUS@{DMA\_CHWAITSTATUS\_CH9WAITSTATUS}}
\index{DMA\_CHWAITSTATUS\_CH9WAITSTATUS@{DMA\_CHWAITSTATUS\_CH9WAITSTATUS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHWAITSTATUS\_CH9WAITSTATUS}{DMA\_CHWAITSTATUS\_CH9WAITSTATUS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gacf5e64ee512e6a9c8bf51982d755064a} 
\#define DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH9\+WAITSTATUS~(0x1\+UL $<$$<$ 9)}

Channel 9 Wait on Request Status \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga78125c483ff6d1533b32d1ecb732776c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CHWAITSTATUS\_CH9WAITSTATUS\_DEFAULT@{DMA\_CHWAITSTATUS\_CH9WAITSTATUS\_DEFAULT}}
\index{DMA\_CHWAITSTATUS\_CH9WAITSTATUS\_DEFAULT@{DMA\_CHWAITSTATUS\_CH9WAITSTATUS\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CHWAITSTATUS\_CH9WAITSTATUS\_DEFAULT}{DMA\_CHWAITSTATUS\_CH9WAITSTATUS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga78125c483ff6d1533b32d1ecb732776c} 
\#define DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH9\+WAITSTATUS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa7e77ec170dda2438a6875436175349e}{\+\_\+\+DMA\+\_\+\+CHWAITSTATUS\+\_\+\+CH9\+WAITSTATUS\+\_\+\+DEFAULT}} $<$$<$ 9)}

Shifted mode DEFAULT for DMA\+\_\+\+CHWAITSTATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9942cb4bbf0bee23640cfa11013d8afe}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CONFIG\_CHPROT@{DMA\_CONFIG\_CHPROT}}
\index{DMA\_CONFIG\_CHPROT@{DMA\_CONFIG\_CHPROT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CONFIG\_CHPROT}{DMA\_CONFIG\_CHPROT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9942cb4bbf0bee23640cfa11013d8afe} 
\#define DMA\+\_\+\+CONFIG\+\_\+\+CHPROT~(0x1\+UL $<$$<$ 5)}

Channel Protection Control \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga42d647a30b5cc8f74ccf506e5aaeec3f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CONFIG\_CHPROT\_DEFAULT@{DMA\_CONFIG\_CHPROT\_DEFAULT}}
\index{DMA\_CONFIG\_CHPROT\_DEFAULT@{DMA\_CONFIG\_CHPROT\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CONFIG\_CHPROT\_DEFAULT}{DMA\_CONFIG\_CHPROT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga42d647a30b5cc8f74ccf506e5aaeec3f} 
\#define DMA\+\_\+\+CONFIG\+\_\+\+CHPROT\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4e212830275a28758fcc0ee7a1d57d37}{\+\_\+\+DMA\+\_\+\+CONFIG\+\_\+\+CHPROT\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for DMA\+\_\+\+CONFIG \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga81aa7ec1a6e990962b9ee3df8f82c711}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CONFIG\_EN@{DMA\_CONFIG\_EN}}
\index{DMA\_CONFIG\_EN@{DMA\_CONFIG\_EN}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CONFIG\_EN}{DMA\_CONFIG\_EN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga81aa7ec1a6e990962b9ee3df8f82c711} 
\#define DMA\+\_\+\+CONFIG\+\_\+\+EN~(0x1\+UL $<$$<$ 0)}

Enable DMA \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga04417301893c1c0aac33d8b001818e2f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CONFIG\_EN\_DEFAULT@{DMA\_CONFIG\_EN\_DEFAULT}}
\index{DMA\_CONFIG\_EN\_DEFAULT@{DMA\_CONFIG\_EN\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CONFIG\_EN\_DEFAULT}{DMA\_CONFIG\_EN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga04417301893c1c0aac33d8b001818e2f} 
\#define DMA\+\_\+\+CONFIG\+\_\+\+EN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga382f1997ddfe39e39c2d3594e02fe45d}{\+\_\+\+DMA\+\_\+\+CONFIG\+\_\+\+EN\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for DMA\+\_\+\+CONFIG \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4282959f607bb790ec88e1cba91ea556}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CTRL\_DESCRECT@{DMA\_CTRL\_DESCRECT}}
\index{DMA\_CTRL\_DESCRECT@{DMA\_CTRL\_DESCRECT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CTRL\_DESCRECT}{DMA\_CTRL\_DESCRECT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4282959f607bb790ec88e1cba91ea556} 
\#define DMA\+\_\+\+CTRL\+\_\+\+DESCRECT~(0x1\+UL $<$$<$ 0)}

Descriptor Specifies Rectangle \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga1c9eedbe73febc7d5a5e7b1ea6e31857}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CTRL\_DESCRECT\_DEFAULT@{DMA\_CTRL\_DESCRECT\_DEFAULT}}
\index{DMA\_CTRL\_DESCRECT\_DEFAULT@{DMA\_CTRL\_DESCRECT\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CTRL\_DESCRECT\_DEFAULT}{DMA\_CTRL\_DESCRECT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga1c9eedbe73febc7d5a5e7b1ea6e31857} 
\#define DMA\+\_\+\+CTRL\+\_\+\+DESCRECT\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad5e89bb6086c6e6c9b38c166eaf1ae02}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+DESCRECT\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for DMA\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga420b0119eb5a032367e048e17809b046}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CTRL\_PRDU@{DMA\_CTRL\_PRDU}}
\index{DMA\_CTRL\_PRDU@{DMA\_CTRL\_PRDU}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CTRL\_PRDU}{DMA\_CTRL\_PRDU}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga420b0119eb5a032367e048e17809b046} 
\#define DMA\+\_\+\+CTRL\+\_\+\+PRDU~(0x1\+UL $<$$<$ 1)}

Prevent Rect Descriptor Update \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga626f50a923a8378ebd9a27b946096abf}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CTRL\_PRDU\_DEFAULT@{DMA\_CTRL\_PRDU\_DEFAULT}}
\index{DMA\_CTRL\_PRDU\_DEFAULT@{DMA\_CTRL\_PRDU\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CTRL\_PRDU\_DEFAULT}{DMA\_CTRL\_PRDU\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga626f50a923a8378ebd9a27b946096abf} 
\#define DMA\+\_\+\+CTRL\+\_\+\+PRDU\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga1694a8ef17a62766b629934ebf0b3caa}{\+\_\+\+DMA\+\_\+\+CTRL\+\_\+\+PRDU\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for DMA\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaafd3fc302e00b3f3cec907a0149b8d5a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_CTRLBASE\_CTRLBASE\_DEFAULT@{DMA\_CTRLBASE\_CTRLBASE\_DEFAULT}}
\index{DMA\_CTRLBASE\_CTRLBASE\_DEFAULT@{DMA\_CTRLBASE\_CTRLBASE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_CTRLBASE\_CTRLBASE\_DEFAULT}{DMA\_CTRLBASE\_CTRLBASE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaafd3fc302e00b3f3cec907a0149b8d5a} 
\#define DMA\+\_\+\+CTRLBASE\+\_\+\+CTRLBASE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga09cf2fb84bb69731d3be00dd64772f0b}{\+\_\+\+DMA\+\_\+\+CTRLBASE\+\_\+\+CTRLBASE\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for DMA\+\_\+\+CTRLBASE \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga1a72da743d1b4b5044077696e382f819}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_ERRORC\_ERRORC@{DMA\_ERRORC\_ERRORC}}
\index{DMA\_ERRORC\_ERRORC@{DMA\_ERRORC\_ERRORC}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_ERRORC\_ERRORC}{DMA\_ERRORC\_ERRORC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga1a72da743d1b4b5044077696e382f819} 
\#define DMA\+\_\+\+ERRORC\+\_\+\+ERRORC~(0x1\+UL $<$$<$ 0)}

Bus Error Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab1cc17f9a5c414fae65f2cc0d5cea8e4}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_ERRORC\_ERRORC\_DEFAULT@{DMA\_ERRORC\_ERRORC\_DEFAULT}}
\index{DMA\_ERRORC\_ERRORC\_DEFAULT@{DMA\_ERRORC\_ERRORC\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_ERRORC\_ERRORC\_DEFAULT}{DMA\_ERRORC\_ERRORC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab1cc17f9a5c414fae65f2cc0d5cea8e4} 
\#define DMA\+\_\+\+ERRORC\+\_\+\+ERRORC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2a7f99594aa94975c40c1cc596b4dca5}{\+\_\+\+DMA\+\_\+\+ERRORC\+\_\+\+ERRORC\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for DMA\+\_\+\+ERRORC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa51a08be9d6414cf9012385a3527d4df}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IEN\_CH0DONE@{DMA\_IEN\_CH0DONE}}
\index{DMA\_IEN\_CH0DONE@{DMA\_IEN\_CH0DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IEN\_CH0DONE}{DMA\_IEN\_CH0DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa51a08be9d6414cf9012385a3527d4df} 
\#define DMA\+\_\+\+IEN\+\_\+\+CH0\+DONE~(0x1\+UL $<$$<$ 0)}

DMA Channel 0 Complete Interrupt Enable \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8329555faac2632db8e92bafbbb0f2fa}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IEN\_CH0DONE\_DEFAULT@{DMA\_IEN\_CH0DONE\_DEFAULT}}
\index{DMA\_IEN\_CH0DONE\_DEFAULT@{DMA\_IEN\_CH0DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IEN\_CH0DONE\_DEFAULT}{DMA\_IEN\_CH0DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8329555faac2632db8e92bafbbb0f2fa} 
\#define DMA\+\_\+\+IEN\+\_\+\+CH0\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9dbd6fe3f900cf54ff71a063e4bd0acf}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH0\+DONE\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for DMA\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf2620befcf37007aa8fe05ba9af32038}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IEN\_CH10DONE@{DMA\_IEN\_CH10DONE}}
\index{DMA\_IEN\_CH10DONE@{DMA\_IEN\_CH10DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IEN\_CH10DONE}{DMA\_IEN\_CH10DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf2620befcf37007aa8fe05ba9af32038} 
\#define DMA\+\_\+\+IEN\+\_\+\+CH10\+DONE~(0x1\+UL $<$$<$ 10)}

DMA Channel 10 Complete Interrupt Enable \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga6a8fbfc4c8c083d7a73a070445c4e044}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IEN\_CH10DONE\_DEFAULT@{DMA\_IEN\_CH10DONE\_DEFAULT}}
\index{DMA\_IEN\_CH10DONE\_DEFAULT@{DMA\_IEN\_CH10DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IEN\_CH10DONE\_DEFAULT}{DMA\_IEN\_CH10DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga6a8fbfc4c8c083d7a73a070445c4e044} 
\#define DMA\+\_\+\+IEN\+\_\+\+CH10\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga32b1c608354ff87e21ee321a34d7cb61}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH10\+DONE\+\_\+\+DEFAULT}} $<$$<$ 10)}

Shifted mode DEFAULT for DMA\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac4f209adfe4ceb9aaa807a9564262230}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IEN\_CH11DONE@{DMA\_IEN\_CH11DONE}}
\index{DMA\_IEN\_CH11DONE@{DMA\_IEN\_CH11DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IEN\_CH11DONE}{DMA\_IEN\_CH11DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac4f209adfe4ceb9aaa807a9564262230} 
\#define DMA\+\_\+\+IEN\+\_\+\+CH11\+DONE~(0x1\+UL $<$$<$ 11)}

DMA Channel 11 Complete Interrupt Enable \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga1dacf1a8a571be08f911498f713e2e35}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IEN\_CH11DONE\_DEFAULT@{DMA\_IEN\_CH11DONE\_DEFAULT}}
\index{DMA\_IEN\_CH11DONE\_DEFAULT@{DMA\_IEN\_CH11DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IEN\_CH11DONE\_DEFAULT}{DMA\_IEN\_CH11DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga1dacf1a8a571be08f911498f713e2e35} 
\#define DMA\+\_\+\+IEN\+\_\+\+CH11\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga88718b435c9742dc51cece205d84642e}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH11\+DONE\+\_\+\+DEFAULT}} $<$$<$ 11)}

Shifted mode DEFAULT for DMA\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab47dfc0bdb4183996878d1b45b104c7f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IEN\_CH1DONE@{DMA\_IEN\_CH1DONE}}
\index{DMA\_IEN\_CH1DONE@{DMA\_IEN\_CH1DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IEN\_CH1DONE}{DMA\_IEN\_CH1DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab47dfc0bdb4183996878d1b45b104c7f} 
\#define DMA\+\_\+\+IEN\+\_\+\+CH1\+DONE~(0x1\+UL $<$$<$ 1)}

DMA Channel 1 Complete Interrupt Enable \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga634aff2e704f2fc55a3ccfe53ef8c74b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IEN\_CH1DONE\_DEFAULT@{DMA\_IEN\_CH1DONE\_DEFAULT}}
\index{DMA\_IEN\_CH1DONE\_DEFAULT@{DMA\_IEN\_CH1DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IEN\_CH1DONE\_DEFAULT}{DMA\_IEN\_CH1DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga634aff2e704f2fc55a3ccfe53ef8c74b} 
\#define DMA\+\_\+\+IEN\+\_\+\+CH1\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0c8880dba74e6ae11aef0d673bb43b21}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH1\+DONE\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for DMA\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga3a2b66296ba2b65f9f5b2dee6421a427}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IEN\_CH2DONE@{DMA\_IEN\_CH2DONE}}
\index{DMA\_IEN\_CH2DONE@{DMA\_IEN\_CH2DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IEN\_CH2DONE}{DMA\_IEN\_CH2DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga3a2b66296ba2b65f9f5b2dee6421a427} 
\#define DMA\+\_\+\+IEN\+\_\+\+CH2\+DONE~(0x1\+UL $<$$<$ 2)}

DMA Channel 2 Complete Interrupt Enable \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa63d217c8754ffd9bdc64b1ee4bafaec}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IEN\_CH2DONE\_DEFAULT@{DMA\_IEN\_CH2DONE\_DEFAULT}}
\index{DMA\_IEN\_CH2DONE\_DEFAULT@{DMA\_IEN\_CH2DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IEN\_CH2DONE\_DEFAULT}{DMA\_IEN\_CH2DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa63d217c8754ffd9bdc64b1ee4bafaec} 
\#define DMA\+\_\+\+IEN\+\_\+\+CH2\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga454f171a216261a87629f0a55a6421fd}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH2\+DONE\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for DMA\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga6e02fb65fdafe4fccb37e95ecc7063c1}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IEN\_CH3DONE@{DMA\_IEN\_CH3DONE}}
\index{DMA\_IEN\_CH3DONE@{DMA\_IEN\_CH3DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IEN\_CH3DONE}{DMA\_IEN\_CH3DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga6e02fb65fdafe4fccb37e95ecc7063c1} 
\#define DMA\+\_\+\+IEN\+\_\+\+CH3\+DONE~(0x1\+UL $<$$<$ 3)}

DMA Channel 3 Complete Interrupt Enable \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga7d187357c9c8622ba8cb9cb2954988ff}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IEN\_CH3DONE\_DEFAULT@{DMA\_IEN\_CH3DONE\_DEFAULT}}
\index{DMA\_IEN\_CH3DONE\_DEFAULT@{DMA\_IEN\_CH3DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IEN\_CH3DONE\_DEFAULT}{DMA\_IEN\_CH3DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga7d187357c9c8622ba8cb9cb2954988ff} 
\#define DMA\+\_\+\+IEN\+\_\+\+CH3\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5e4d5052d2858fde3ecc9b0453c646dc}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH3\+DONE\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for DMA\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga96c4ccd8fd7a630bf3d0af39db99bd55}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IEN\_CH4DONE@{DMA\_IEN\_CH4DONE}}
\index{DMA\_IEN\_CH4DONE@{DMA\_IEN\_CH4DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IEN\_CH4DONE}{DMA\_IEN\_CH4DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga96c4ccd8fd7a630bf3d0af39db99bd55} 
\#define DMA\+\_\+\+IEN\+\_\+\+CH4\+DONE~(0x1\+UL $<$$<$ 4)}

DMA Channel 4 Complete Interrupt Enable \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8117f1c7976f0ee985aaa94302d119ce}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IEN\_CH4DONE\_DEFAULT@{DMA\_IEN\_CH4DONE\_DEFAULT}}
\index{DMA\_IEN\_CH4DONE\_DEFAULT@{DMA\_IEN\_CH4DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IEN\_CH4DONE\_DEFAULT}{DMA\_IEN\_CH4DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8117f1c7976f0ee985aaa94302d119ce} 
\#define DMA\+\_\+\+IEN\+\_\+\+CH4\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaacfbdac271b80e3bf48c3500f661bfd1}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH4\+DONE\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for DMA\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9050ec555913f759d454af3da9755200}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IEN\_CH5DONE@{DMA\_IEN\_CH5DONE}}
\index{DMA\_IEN\_CH5DONE@{DMA\_IEN\_CH5DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IEN\_CH5DONE}{DMA\_IEN\_CH5DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9050ec555913f759d454af3da9755200} 
\#define DMA\+\_\+\+IEN\+\_\+\+CH5\+DONE~(0x1\+UL $<$$<$ 5)}

DMA Channel 5 Complete Interrupt Enable \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gae00967c8e1cc5ad36acc00d5b038896a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IEN\_CH5DONE\_DEFAULT@{DMA\_IEN\_CH5DONE\_DEFAULT}}
\index{DMA\_IEN\_CH5DONE\_DEFAULT@{DMA\_IEN\_CH5DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IEN\_CH5DONE\_DEFAULT}{DMA\_IEN\_CH5DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gae00967c8e1cc5ad36acc00d5b038896a} 
\#define DMA\+\_\+\+IEN\+\_\+\+CH5\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga18fa4bbedcf1c05a117a949d658b34a0}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH5\+DONE\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for DMA\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga66ebdc51583209203f02ac2b47c9a5f8}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IEN\_CH6DONE@{DMA\_IEN\_CH6DONE}}
\index{DMA\_IEN\_CH6DONE@{DMA\_IEN\_CH6DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IEN\_CH6DONE}{DMA\_IEN\_CH6DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga66ebdc51583209203f02ac2b47c9a5f8} 
\#define DMA\+\_\+\+IEN\+\_\+\+CH6\+DONE~(0x1\+UL $<$$<$ 6)}

DMA Channel 6 Complete Interrupt Enable \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad24c42eff09bffbce5871f5d65e40096}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IEN\_CH6DONE\_DEFAULT@{DMA\_IEN\_CH6DONE\_DEFAULT}}
\index{DMA\_IEN\_CH6DONE\_DEFAULT@{DMA\_IEN\_CH6DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IEN\_CH6DONE\_DEFAULT}{DMA\_IEN\_CH6DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad24c42eff09bffbce5871f5d65e40096} 
\#define DMA\+\_\+\+IEN\+\_\+\+CH6\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa0675480dd1765aae36996b793094f96}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH6\+DONE\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for DMA\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gafe7e1ea2751fcd78a8508bf8de320c6a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IEN\_CH7DONE@{DMA\_IEN\_CH7DONE}}
\index{DMA\_IEN\_CH7DONE@{DMA\_IEN\_CH7DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IEN\_CH7DONE}{DMA\_IEN\_CH7DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gafe7e1ea2751fcd78a8508bf8de320c6a} 
\#define DMA\+\_\+\+IEN\+\_\+\+CH7\+DONE~(0x1\+UL $<$$<$ 7)}

DMA Channel 7 Complete Interrupt Enable \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8be90de8ffa2c192f6dc56d2815a0568}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IEN\_CH7DONE\_DEFAULT@{DMA\_IEN\_CH7DONE\_DEFAULT}}
\index{DMA\_IEN\_CH7DONE\_DEFAULT@{DMA\_IEN\_CH7DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IEN\_CH7DONE\_DEFAULT}{DMA\_IEN\_CH7DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8be90de8ffa2c192f6dc56d2815a0568} 
\#define DMA\+\_\+\+IEN\+\_\+\+CH7\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga63679ce59e7eef30c11ce408fc175072}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH7\+DONE\+\_\+\+DEFAULT}} $<$$<$ 7)}

Shifted mode DEFAULT for DMA\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga53215008b32dd66a724d1ffb61f13f26}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IEN\_CH8DONE@{DMA\_IEN\_CH8DONE}}
\index{DMA\_IEN\_CH8DONE@{DMA\_IEN\_CH8DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IEN\_CH8DONE}{DMA\_IEN\_CH8DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga53215008b32dd66a724d1ffb61f13f26} 
\#define DMA\+\_\+\+IEN\+\_\+\+CH8\+DONE~(0x1\+UL $<$$<$ 8)}

DMA Channel 8 Complete Interrupt Enable \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga35984ec73d7c4836bcbdda4248ec2bf8}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IEN\_CH8DONE\_DEFAULT@{DMA\_IEN\_CH8DONE\_DEFAULT}}
\index{DMA\_IEN\_CH8DONE\_DEFAULT@{DMA\_IEN\_CH8DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IEN\_CH8DONE\_DEFAULT}{DMA\_IEN\_CH8DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga35984ec73d7c4836bcbdda4248ec2bf8} 
\#define DMA\+\_\+\+IEN\+\_\+\+CH8\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gadbf0e729f6c591c66a1b0e3971e91f43}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH8\+DONE\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for DMA\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga037f0a421bb1e9480f2003f877f595d4}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IEN\_CH9DONE@{DMA\_IEN\_CH9DONE}}
\index{DMA\_IEN\_CH9DONE@{DMA\_IEN\_CH9DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IEN\_CH9DONE}{DMA\_IEN\_CH9DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga037f0a421bb1e9480f2003f877f595d4} 
\#define DMA\+\_\+\+IEN\+\_\+\+CH9\+DONE~(0x1\+UL $<$$<$ 9)}

DMA Channel 9 Complete Interrupt Enable \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa60b028a31cf73c81300914f04bbc0cd}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IEN\_CH9DONE\_DEFAULT@{DMA\_IEN\_CH9DONE\_DEFAULT}}
\index{DMA\_IEN\_CH9DONE\_DEFAULT@{DMA\_IEN\_CH9DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IEN\_CH9DONE\_DEFAULT}{DMA\_IEN\_CH9DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa60b028a31cf73c81300914f04bbc0cd} 
\#define DMA\+\_\+\+IEN\+\_\+\+CH9\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaaa40ed775395adcb93fa9ef4006a6a38}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+CH9\+DONE\+\_\+\+DEFAULT}} $<$$<$ 9)}

Shifted mode DEFAULT for DMA\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa96964fe667fbb1699a64f3e5b5e2fa9}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IEN\_ERR@{DMA\_IEN\_ERR}}
\index{DMA\_IEN\_ERR@{DMA\_IEN\_ERR}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IEN\_ERR}{DMA\_IEN\_ERR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa96964fe667fbb1699a64f3e5b5e2fa9} 
\#define DMA\+\_\+\+IEN\+\_\+\+ERR~(0x1\+UL $<$$<$ 31)}

DMA Error Interrupt Flag Enable \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gae4f33aac19c9518238e0d34e928d9c09}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IEN\_ERR\_DEFAULT@{DMA\_IEN\_ERR\_DEFAULT}}
\index{DMA\_IEN\_ERR\_DEFAULT@{DMA\_IEN\_ERR\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IEN\_ERR\_DEFAULT}{DMA\_IEN\_ERR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gae4f33aac19c9518238e0d34e928d9c09} 
\#define DMA\+\_\+\+IEN\+\_\+\+ERR\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga360986d9d959fe614d62f90ca6851e8c}{\+\_\+\+DMA\+\_\+\+IEN\+\_\+\+ERR\+\_\+\+DEFAULT}} $<$$<$ 31)}

Shifted mode DEFAULT for DMA\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga578445fc79000465bed22b93d72b99f3}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IF\_CH0DONE@{DMA\_IF\_CH0DONE}}
\index{DMA\_IF\_CH0DONE@{DMA\_IF\_CH0DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IF\_CH0DONE}{DMA\_IF\_CH0DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga578445fc79000465bed22b93d72b99f3} 
\#define DMA\+\_\+\+IF\+\_\+\+CH0\+DONE~(0x1\+UL $<$$<$ 0)}

DMA Channel 0 Complete Interrupt Flag \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf3461d4649121fda6ef74fca6bdfbcf8}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IF\_CH0DONE\_DEFAULT@{DMA\_IF\_CH0DONE\_DEFAULT}}
\index{DMA\_IF\_CH0DONE\_DEFAULT@{DMA\_IF\_CH0DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IF\_CH0DONE\_DEFAULT}{DMA\_IF\_CH0DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf3461d4649121fda6ef74fca6bdfbcf8} 
\#define DMA\+\_\+\+IF\+\_\+\+CH0\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gacdf3d94f3ee779f0f6c06abc721e4b1d}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH0\+DONE\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for DMA\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf804c12e9b30329d29707f581eedfede}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IF\_CH10DONE@{DMA\_IF\_CH10DONE}}
\index{DMA\_IF\_CH10DONE@{DMA\_IF\_CH10DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IF\_CH10DONE}{DMA\_IF\_CH10DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf804c12e9b30329d29707f581eedfede} 
\#define DMA\+\_\+\+IF\+\_\+\+CH10\+DONE~(0x1\+UL $<$$<$ 10)}

DMA Channel 10 Complete Interrupt Flag \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga34e7be4d46918381f0cebab559ac7078}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IF\_CH10DONE\_DEFAULT@{DMA\_IF\_CH10DONE\_DEFAULT}}
\index{DMA\_IF\_CH10DONE\_DEFAULT@{DMA\_IF\_CH10DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IF\_CH10DONE\_DEFAULT}{DMA\_IF\_CH10DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga34e7be4d46918381f0cebab559ac7078} 
\#define DMA\+\_\+\+IF\+\_\+\+CH10\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaed045cbcd46aef2cdc862b91ccbaa32e}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH10\+DONE\+\_\+\+DEFAULT}} $<$$<$ 10)}

Shifted mode DEFAULT for DMA\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad7b450434d19fff21e19781fed5e0d03}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IF\_CH11DONE@{DMA\_IF\_CH11DONE}}
\index{DMA\_IF\_CH11DONE@{DMA\_IF\_CH11DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IF\_CH11DONE}{DMA\_IF\_CH11DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad7b450434d19fff21e19781fed5e0d03} 
\#define DMA\+\_\+\+IF\+\_\+\+CH11\+DONE~(0x1\+UL $<$$<$ 11)}

DMA Channel 11 Complete Interrupt Flag \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8ad79c64ec098161641d3014aeaaa423}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IF\_CH11DONE\_DEFAULT@{DMA\_IF\_CH11DONE\_DEFAULT}}
\index{DMA\_IF\_CH11DONE\_DEFAULT@{DMA\_IF\_CH11DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IF\_CH11DONE\_DEFAULT}{DMA\_IF\_CH11DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8ad79c64ec098161641d3014aeaaa423} 
\#define DMA\+\_\+\+IF\+\_\+\+CH11\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7e1df13d0646286cff2534cce87adc32}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH11\+DONE\+\_\+\+DEFAULT}} $<$$<$ 11)}

Shifted mode DEFAULT for DMA\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gafdb19f1904fdcffd6581e94b37ad0f03}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IF\_CH1DONE@{DMA\_IF\_CH1DONE}}
\index{DMA\_IF\_CH1DONE@{DMA\_IF\_CH1DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IF\_CH1DONE}{DMA\_IF\_CH1DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gafdb19f1904fdcffd6581e94b37ad0f03} 
\#define DMA\+\_\+\+IF\+\_\+\+CH1\+DONE~(0x1\+UL $<$$<$ 1)}

DMA Channel 1 Complete Interrupt Flag \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5a1687be4e50e981e402a654e6f44e41}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IF\_CH1DONE\_DEFAULT@{DMA\_IF\_CH1DONE\_DEFAULT}}
\index{DMA\_IF\_CH1DONE\_DEFAULT@{DMA\_IF\_CH1DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IF\_CH1DONE\_DEFAULT}{DMA\_IF\_CH1DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5a1687be4e50e981e402a654e6f44e41} 
\#define DMA\+\_\+\+IF\+\_\+\+CH1\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa20d97ecf249abd572a02eef3434d8b2}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH1\+DONE\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for DMA\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf2afc88986f126109c322128fb2920d6}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IF\_CH2DONE@{DMA\_IF\_CH2DONE}}
\index{DMA\_IF\_CH2DONE@{DMA\_IF\_CH2DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IF\_CH2DONE}{DMA\_IF\_CH2DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf2afc88986f126109c322128fb2920d6} 
\#define DMA\+\_\+\+IF\+\_\+\+CH2\+DONE~(0x1\+UL $<$$<$ 2)}

DMA Channel 2 Complete Interrupt Flag \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga99a6a34b20ebb4f18e259fec70808d96}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IF\_CH2DONE\_DEFAULT@{DMA\_IF\_CH2DONE\_DEFAULT}}
\index{DMA\_IF\_CH2DONE\_DEFAULT@{DMA\_IF\_CH2DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IF\_CH2DONE\_DEFAULT}{DMA\_IF\_CH2DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga99a6a34b20ebb4f18e259fec70808d96} 
\#define DMA\+\_\+\+IF\+\_\+\+CH2\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gacf7ff40dd7f821b847a511a7c2d4d3d4}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH2\+DONE\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for DMA\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa1012d713c12603a2d19226e4bce0fb2}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IF\_CH3DONE@{DMA\_IF\_CH3DONE}}
\index{DMA\_IF\_CH3DONE@{DMA\_IF\_CH3DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IF\_CH3DONE}{DMA\_IF\_CH3DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa1012d713c12603a2d19226e4bce0fb2} 
\#define DMA\+\_\+\+IF\+\_\+\+CH3\+DONE~(0x1\+UL $<$$<$ 3)}

DMA Channel 3 Complete Interrupt Flag \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga7fc4a13e6f0ec623968fcff36e988f8b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IF\_CH3DONE\_DEFAULT@{DMA\_IF\_CH3DONE\_DEFAULT}}
\index{DMA\_IF\_CH3DONE\_DEFAULT@{DMA\_IF\_CH3DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IF\_CH3DONE\_DEFAULT}{DMA\_IF\_CH3DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga7fc4a13e6f0ec623968fcff36e988f8b} 
\#define DMA\+\_\+\+IF\+\_\+\+CH3\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7b5c9efd878f5498d103c8c7e7f45f37}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH3\+DONE\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for DMA\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf75c70f7ae1b7150fcda089516b2e850}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IF\_CH4DONE@{DMA\_IF\_CH4DONE}}
\index{DMA\_IF\_CH4DONE@{DMA\_IF\_CH4DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IF\_CH4DONE}{DMA\_IF\_CH4DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf75c70f7ae1b7150fcda089516b2e850} 
\#define DMA\+\_\+\+IF\+\_\+\+CH4\+DONE~(0x1\+UL $<$$<$ 4)}

DMA Channel 4 Complete Interrupt Flag \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad8f2d2d301273229e5c03f6783046757}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IF\_CH4DONE\_DEFAULT@{DMA\_IF\_CH4DONE\_DEFAULT}}
\index{DMA\_IF\_CH4DONE\_DEFAULT@{DMA\_IF\_CH4DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IF\_CH4DONE\_DEFAULT}{DMA\_IF\_CH4DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad8f2d2d301273229e5c03f6783046757} 
\#define DMA\+\_\+\+IF\+\_\+\+CH4\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7853d4d5b00795501a54f93517ffaf6f}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH4\+DONE\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for DMA\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga86ea8c063110eab66fae23be80922048}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IF\_CH5DONE@{DMA\_IF\_CH5DONE}}
\index{DMA\_IF\_CH5DONE@{DMA\_IF\_CH5DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IF\_CH5DONE}{DMA\_IF\_CH5DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga86ea8c063110eab66fae23be80922048} 
\#define DMA\+\_\+\+IF\+\_\+\+CH5\+DONE~(0x1\+UL $<$$<$ 5)}

DMA Channel 5 Complete Interrupt Flag \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga18b34ff8b746edcc7646933026c36d74}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IF\_CH5DONE\_DEFAULT@{DMA\_IF\_CH5DONE\_DEFAULT}}
\index{DMA\_IF\_CH5DONE\_DEFAULT@{DMA\_IF\_CH5DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IF\_CH5DONE\_DEFAULT}{DMA\_IF\_CH5DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga18b34ff8b746edcc7646933026c36d74} 
\#define DMA\+\_\+\+IF\+\_\+\+CH5\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae716721dbbc4cfede8a6cdc300631fb0}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH5\+DONE\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for DMA\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga6ee9407c591b02472a6ed6106696c2d9}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IF\_CH6DONE@{DMA\_IF\_CH6DONE}}
\index{DMA\_IF\_CH6DONE@{DMA\_IF\_CH6DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IF\_CH6DONE}{DMA\_IF\_CH6DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga6ee9407c591b02472a6ed6106696c2d9} 
\#define DMA\+\_\+\+IF\+\_\+\+CH6\+DONE~(0x1\+UL $<$$<$ 6)}

DMA Channel 6 Complete Interrupt Flag \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga64d0e0a127fe91c607de310087063bed}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IF\_CH6DONE\_DEFAULT@{DMA\_IF\_CH6DONE\_DEFAULT}}
\index{DMA\_IF\_CH6DONE\_DEFAULT@{DMA\_IF\_CH6DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IF\_CH6DONE\_DEFAULT}{DMA\_IF\_CH6DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga64d0e0a127fe91c607de310087063bed} 
\#define DMA\+\_\+\+IF\+\_\+\+CH6\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3d30acb9c92bbd5f58f1a0e8b452eb24}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH6\+DONE\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for DMA\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8e9976dc6ec10b7ad2fbe829e4968b2d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IF\_CH7DONE@{DMA\_IF\_CH7DONE}}
\index{DMA\_IF\_CH7DONE@{DMA\_IF\_CH7DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IF\_CH7DONE}{DMA\_IF\_CH7DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8e9976dc6ec10b7ad2fbe829e4968b2d} 
\#define DMA\+\_\+\+IF\+\_\+\+CH7\+DONE~(0x1\+UL $<$$<$ 7)}

DMA Channel 7 Complete Interrupt Flag \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga932ae82dbd15bfdb9faf6cdc4a124cf1}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IF\_CH7DONE\_DEFAULT@{DMA\_IF\_CH7DONE\_DEFAULT}}
\index{DMA\_IF\_CH7DONE\_DEFAULT@{DMA\_IF\_CH7DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IF\_CH7DONE\_DEFAULT}{DMA\_IF\_CH7DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga932ae82dbd15bfdb9faf6cdc4a124cf1} 
\#define DMA\+\_\+\+IF\+\_\+\+CH7\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaec319dfc1e0c1047d3e64081590222df}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH7\+DONE\+\_\+\+DEFAULT}} $<$$<$ 7)}

Shifted mode DEFAULT for DMA\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5afab379e049b22f4e54b1157e8ddbe3}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IF\_CH8DONE@{DMA\_IF\_CH8DONE}}
\index{DMA\_IF\_CH8DONE@{DMA\_IF\_CH8DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IF\_CH8DONE}{DMA\_IF\_CH8DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5afab379e049b22f4e54b1157e8ddbe3} 
\#define DMA\+\_\+\+IF\+\_\+\+CH8\+DONE~(0x1\+UL $<$$<$ 8)}

DMA Channel 8 Complete Interrupt Flag \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga407efab71651777b7765497ab5936eaf}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IF\_CH8DONE\_DEFAULT@{DMA\_IF\_CH8DONE\_DEFAULT}}
\index{DMA\_IF\_CH8DONE\_DEFAULT@{DMA\_IF\_CH8DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IF\_CH8DONE\_DEFAULT}{DMA\_IF\_CH8DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga407efab71651777b7765497ab5936eaf} 
\#define DMA\+\_\+\+IF\+\_\+\+CH8\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga389b5d825cc28b336f1eaf2ea76c0f6a}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH8\+DONE\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for DMA\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8b7da6d4a16cd8b39fea6c7d78eaa246}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IF\_CH9DONE@{DMA\_IF\_CH9DONE}}
\index{DMA\_IF\_CH9DONE@{DMA\_IF\_CH9DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IF\_CH9DONE}{DMA\_IF\_CH9DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8b7da6d4a16cd8b39fea6c7d78eaa246} 
\#define DMA\+\_\+\+IF\+\_\+\+CH9\+DONE~(0x1\+UL $<$$<$ 9)}

DMA Channel 9 Complete Interrupt Flag \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab36fc68292f281ec60dcc541688ef5ca}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IF\_CH9DONE\_DEFAULT@{DMA\_IF\_CH9DONE\_DEFAULT}}
\index{DMA\_IF\_CH9DONE\_DEFAULT@{DMA\_IF\_CH9DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IF\_CH9DONE\_DEFAULT}{DMA\_IF\_CH9DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab36fc68292f281ec60dcc541688ef5ca} 
\#define DMA\+\_\+\+IF\+\_\+\+CH9\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga3fab4341971f7c491354fb5251aa4dce}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+CH9\+DONE\+\_\+\+DEFAULT}} $<$$<$ 9)}

Shifted mode DEFAULT for DMA\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac6eab4cb33928b0235cbdbf6695057e9}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IF\_ERR@{DMA\_IF\_ERR}}
\index{DMA\_IF\_ERR@{DMA\_IF\_ERR}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IF\_ERR}{DMA\_IF\_ERR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac6eab4cb33928b0235cbdbf6695057e9} 
\#define DMA\+\_\+\+IF\+\_\+\+ERR~(0x1\+UL $<$$<$ 31)}

DMA Error Interrupt Flag \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga3267cefe58443abd86319092c139413c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IF\_ERR\_DEFAULT@{DMA\_IF\_ERR\_DEFAULT}}
\index{DMA\_IF\_ERR\_DEFAULT@{DMA\_IF\_ERR\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IF\_ERR\_DEFAULT}{DMA\_IF\_ERR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga3267cefe58443abd86319092c139413c} 
\#define DMA\+\_\+\+IF\+\_\+\+ERR\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga667c216e0fe58a36ab7f7889c1c869ee}{\+\_\+\+DMA\+\_\+\+IF\+\_\+\+ERR\+\_\+\+DEFAULT}} $<$$<$ 31)}

Shifted mode DEFAULT for DMA\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf6bbfea2686ebe8c7c308aec61df8d4e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFC\_CH0DONE@{DMA\_IFC\_CH0DONE}}
\index{DMA\_IFC\_CH0DONE@{DMA\_IFC\_CH0DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFC\_CH0DONE}{DMA\_IFC\_CH0DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf6bbfea2686ebe8c7c308aec61df8d4e} 
\#define DMA\+\_\+\+IFC\+\_\+\+CH0\+DONE~(0x1\+UL $<$$<$ 0)}

DMA Channel 0 Complete Interrupt Flag Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga655a62a7037be4ead95dfc7753c7194a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFC\_CH0DONE\_DEFAULT@{DMA\_IFC\_CH0DONE\_DEFAULT}}
\index{DMA\_IFC\_CH0DONE\_DEFAULT@{DMA\_IFC\_CH0DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFC\_CH0DONE\_DEFAULT}{DMA\_IFC\_CH0DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga655a62a7037be4ead95dfc7753c7194a} 
\#define DMA\+\_\+\+IFC\+\_\+\+CH0\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad3ef389cafee3a4db680b96e1e8f0698}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH0\+DONE\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for DMA\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga68475b4c52f0fca5833a479adef5ed07}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFC\_CH10DONE@{DMA\_IFC\_CH10DONE}}
\index{DMA\_IFC\_CH10DONE@{DMA\_IFC\_CH10DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFC\_CH10DONE}{DMA\_IFC\_CH10DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga68475b4c52f0fca5833a479adef5ed07} 
\#define DMA\+\_\+\+IFC\+\_\+\+CH10\+DONE~(0x1\+UL $<$$<$ 10)}

DMA Channel 10 Complete Interrupt Flag Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gafd2d30e71d30c7cafcf0f2c76ba6099a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFC\_CH10DONE\_DEFAULT@{DMA\_IFC\_CH10DONE\_DEFAULT}}
\index{DMA\_IFC\_CH10DONE\_DEFAULT@{DMA\_IFC\_CH10DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFC\_CH10DONE\_DEFAULT}{DMA\_IFC\_CH10DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gafd2d30e71d30c7cafcf0f2c76ba6099a} 
\#define DMA\+\_\+\+IFC\+\_\+\+CH10\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga92a4401601bdc067ff6020d14793b647}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH10\+DONE\+\_\+\+DEFAULT}} $<$$<$ 10)}

Shifted mode DEFAULT for DMA\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf1d76c383cb3982fed5d4e891ff354c8}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFC\_CH11DONE@{DMA\_IFC\_CH11DONE}}
\index{DMA\_IFC\_CH11DONE@{DMA\_IFC\_CH11DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFC\_CH11DONE}{DMA\_IFC\_CH11DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf1d76c383cb3982fed5d4e891ff354c8} 
\#define DMA\+\_\+\+IFC\+\_\+\+CH11\+DONE~(0x1\+UL $<$$<$ 11)}

DMA Channel 11 Complete Interrupt Flag Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gae6bd32afd6df0bec34ed1e7e173ab835}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFC\_CH11DONE\_DEFAULT@{DMA\_IFC\_CH11DONE\_DEFAULT}}
\index{DMA\_IFC\_CH11DONE\_DEFAULT@{DMA\_IFC\_CH11DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFC\_CH11DONE\_DEFAULT}{DMA\_IFC\_CH11DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gae6bd32afd6df0bec34ed1e7e173ab835} 
\#define DMA\+\_\+\+IFC\+\_\+\+CH11\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5459a8c1b4c18437cdac2a146ffa1c6d}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH11\+DONE\+\_\+\+DEFAULT}} $<$$<$ 11)}

Shifted mode DEFAULT for DMA\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab5eb58f018e2f7f77201af93c44f3fd2}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFC\_CH1DONE@{DMA\_IFC\_CH1DONE}}
\index{DMA\_IFC\_CH1DONE@{DMA\_IFC\_CH1DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFC\_CH1DONE}{DMA\_IFC\_CH1DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab5eb58f018e2f7f77201af93c44f3fd2} 
\#define DMA\+\_\+\+IFC\+\_\+\+CH1\+DONE~(0x1\+UL $<$$<$ 1)}

DMA Channel 1 Complete Interrupt Flag Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaebef41e728ac70f484a84cfc7008a886}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFC\_CH1DONE\_DEFAULT@{DMA\_IFC\_CH1DONE\_DEFAULT}}
\index{DMA\_IFC\_CH1DONE\_DEFAULT@{DMA\_IFC\_CH1DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFC\_CH1DONE\_DEFAULT}{DMA\_IFC\_CH1DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaebef41e728ac70f484a84cfc7008a886} 
\#define DMA\+\_\+\+IFC\+\_\+\+CH1\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2c56b8b0d277986ffcf450aadf6354b3}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH1\+DONE\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for DMA\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga599389e2c151d95a787d5d7bbca1ceba}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFC\_CH2DONE@{DMA\_IFC\_CH2DONE}}
\index{DMA\_IFC\_CH2DONE@{DMA\_IFC\_CH2DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFC\_CH2DONE}{DMA\_IFC\_CH2DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga599389e2c151d95a787d5d7bbca1ceba} 
\#define DMA\+\_\+\+IFC\+\_\+\+CH2\+DONE~(0x1\+UL $<$$<$ 2)}

DMA Channel 2 Complete Interrupt Flag Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga0a716ac40518228a8d6a789ccb2eaf89}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFC\_CH2DONE\_DEFAULT@{DMA\_IFC\_CH2DONE\_DEFAULT}}
\index{DMA\_IFC\_CH2DONE\_DEFAULT@{DMA\_IFC\_CH2DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFC\_CH2DONE\_DEFAULT}{DMA\_IFC\_CH2DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga0a716ac40518228a8d6a789ccb2eaf89} 
\#define DMA\+\_\+\+IFC\+\_\+\+CH2\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2693242d60c02285310d310571d786f6}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH2\+DONE\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for DMA\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga1eb47a49a0e5d1c095b8d2cf05cc9281}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFC\_CH3DONE@{DMA\_IFC\_CH3DONE}}
\index{DMA\_IFC\_CH3DONE@{DMA\_IFC\_CH3DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFC\_CH3DONE}{DMA\_IFC\_CH3DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga1eb47a49a0e5d1c095b8d2cf05cc9281} 
\#define DMA\+\_\+\+IFC\+\_\+\+CH3\+DONE~(0x1\+UL $<$$<$ 3)}

DMA Channel 3 Complete Interrupt Flag Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga084cd51cafabb0f091cf0e448ac422fa}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFC\_CH3DONE\_DEFAULT@{DMA\_IFC\_CH3DONE\_DEFAULT}}
\index{DMA\_IFC\_CH3DONE\_DEFAULT@{DMA\_IFC\_CH3DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFC\_CH3DONE\_DEFAULT}{DMA\_IFC\_CH3DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga084cd51cafabb0f091cf0e448ac422fa} 
\#define DMA\+\_\+\+IFC\+\_\+\+CH3\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7b5ca9c9a5c7110748b81feb1bedeea8}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH3\+DONE\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for DMA\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8c7a995e6b218825ed1d895e26bde54d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFC\_CH4DONE@{DMA\_IFC\_CH4DONE}}
\index{DMA\_IFC\_CH4DONE@{DMA\_IFC\_CH4DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFC\_CH4DONE}{DMA\_IFC\_CH4DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8c7a995e6b218825ed1d895e26bde54d} 
\#define DMA\+\_\+\+IFC\+\_\+\+CH4\+DONE~(0x1\+UL $<$$<$ 4)}

DMA Channel 4 Complete Interrupt Flag Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga16a60fca5e679d1d975fad698ff804a1}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFC\_CH4DONE\_DEFAULT@{DMA\_IFC\_CH4DONE\_DEFAULT}}
\index{DMA\_IFC\_CH4DONE\_DEFAULT@{DMA\_IFC\_CH4DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFC\_CH4DONE\_DEFAULT}{DMA\_IFC\_CH4DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga16a60fca5e679d1d975fad698ff804a1} 
\#define DMA\+\_\+\+IFC\+\_\+\+CH4\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9e9ca5a069094ffb57880e9c4651fc01}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH4\+DONE\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for DMA\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab9786f89dbba2f47e61e4d022cee4203}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFC\_CH5DONE@{DMA\_IFC\_CH5DONE}}
\index{DMA\_IFC\_CH5DONE@{DMA\_IFC\_CH5DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFC\_CH5DONE}{DMA\_IFC\_CH5DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab9786f89dbba2f47e61e4d022cee4203} 
\#define DMA\+\_\+\+IFC\+\_\+\+CH5\+DONE~(0x1\+UL $<$$<$ 5)}

DMA Channel 5 Complete Interrupt Flag Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8dc3ecb4d4fc4bd8a250cd51f2266106}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFC\_CH5DONE\_DEFAULT@{DMA\_IFC\_CH5DONE\_DEFAULT}}
\index{DMA\_IFC\_CH5DONE\_DEFAULT@{DMA\_IFC\_CH5DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFC\_CH5DONE\_DEFAULT}{DMA\_IFC\_CH5DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8dc3ecb4d4fc4bd8a250cd51f2266106} 
\#define DMA\+\_\+\+IFC\+\_\+\+CH5\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga447a728bf54b3f22e85000d41fff3bf9}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH5\+DONE\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for DMA\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga09a92535e23b196a0ed4dfb0ed5a2a86}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFC\_CH6DONE@{DMA\_IFC\_CH6DONE}}
\index{DMA\_IFC\_CH6DONE@{DMA\_IFC\_CH6DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFC\_CH6DONE}{DMA\_IFC\_CH6DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga09a92535e23b196a0ed4dfb0ed5a2a86} 
\#define DMA\+\_\+\+IFC\+\_\+\+CH6\+DONE~(0x1\+UL $<$$<$ 6)}

DMA Channel 6 Complete Interrupt Flag Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga48fb2412604da08aa2f1562e59613206}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFC\_CH6DONE\_DEFAULT@{DMA\_IFC\_CH6DONE\_DEFAULT}}
\index{DMA\_IFC\_CH6DONE\_DEFAULT@{DMA\_IFC\_CH6DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFC\_CH6DONE\_DEFAULT}{DMA\_IFC\_CH6DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga48fb2412604da08aa2f1562e59613206} 
\#define DMA\+\_\+\+IFC\+\_\+\+CH6\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac54e5f7d69581a6a4f3711acfe834045}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH6\+DONE\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for DMA\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa9a5fcfa35726a16ad417dc3b14bf362}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFC\_CH7DONE@{DMA\_IFC\_CH7DONE}}
\index{DMA\_IFC\_CH7DONE@{DMA\_IFC\_CH7DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFC\_CH7DONE}{DMA\_IFC\_CH7DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa9a5fcfa35726a16ad417dc3b14bf362} 
\#define DMA\+\_\+\+IFC\+\_\+\+CH7\+DONE~(0x1\+UL $<$$<$ 7)}

DMA Channel 7 Complete Interrupt Flag Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac7c0d73576790b207d92eac75dde7fea}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFC\_CH7DONE\_DEFAULT@{DMA\_IFC\_CH7DONE\_DEFAULT}}
\index{DMA\_IFC\_CH7DONE\_DEFAULT@{DMA\_IFC\_CH7DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFC\_CH7DONE\_DEFAULT}{DMA\_IFC\_CH7DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac7c0d73576790b207d92eac75dde7fea} 
\#define DMA\+\_\+\+IFC\+\_\+\+CH7\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4f955167df1292b5cc9a7dd0dbde73b4}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH7\+DONE\+\_\+\+DEFAULT}} $<$$<$ 7)}

Shifted mode DEFAULT for DMA\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf7e1dea2dfce8b5822206e5f6a364524}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFC\_CH8DONE@{DMA\_IFC\_CH8DONE}}
\index{DMA\_IFC\_CH8DONE@{DMA\_IFC\_CH8DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFC\_CH8DONE}{DMA\_IFC\_CH8DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf7e1dea2dfce8b5822206e5f6a364524} 
\#define DMA\+\_\+\+IFC\+\_\+\+CH8\+DONE~(0x1\+UL $<$$<$ 8)}

DMA Channel 8 Complete Interrupt Flag Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga11caf0299c3fda45c7c8d8b75907ec2e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFC\_CH8DONE\_DEFAULT@{DMA\_IFC\_CH8DONE\_DEFAULT}}
\index{DMA\_IFC\_CH8DONE\_DEFAULT@{DMA\_IFC\_CH8DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFC\_CH8DONE\_DEFAULT}{DMA\_IFC\_CH8DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga11caf0299c3fda45c7c8d8b75907ec2e} 
\#define DMA\+\_\+\+IFC\+\_\+\+CH8\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga789724657d79bf18d8cef28ca08e932a}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH8\+DONE\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for DMA\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga3ac0a27e5a3fdd788225775102a9edc5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFC\_CH9DONE@{DMA\_IFC\_CH9DONE}}
\index{DMA\_IFC\_CH9DONE@{DMA\_IFC\_CH9DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFC\_CH9DONE}{DMA\_IFC\_CH9DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga3ac0a27e5a3fdd788225775102a9edc5} 
\#define DMA\+\_\+\+IFC\+\_\+\+CH9\+DONE~(0x1\+UL $<$$<$ 9)}

DMA Channel 9 Complete Interrupt Flag Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8f9c12df17e033307e0f74062fbbd8fb}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFC\_CH9DONE\_DEFAULT@{DMA\_IFC\_CH9DONE\_DEFAULT}}
\index{DMA\_IFC\_CH9DONE\_DEFAULT@{DMA\_IFC\_CH9DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFC\_CH9DONE\_DEFAULT}{DMA\_IFC\_CH9DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8f9c12df17e033307e0f74062fbbd8fb} 
\#define DMA\+\_\+\+IFC\+\_\+\+CH9\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae1a1c2c14736bd2718ef246830c78092}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+CH9\+DONE\+\_\+\+DEFAULT}} $<$$<$ 9)}

Shifted mode DEFAULT for DMA\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga7d1089e96ec9201ab9c6712ab96a9e61}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFC\_ERR@{DMA\_IFC\_ERR}}
\index{DMA\_IFC\_ERR@{DMA\_IFC\_ERR}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFC\_ERR}{DMA\_IFC\_ERR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga7d1089e96ec9201ab9c6712ab96a9e61} 
\#define DMA\+\_\+\+IFC\+\_\+\+ERR~(0x1\+UL $<$$<$ 31)}

DMA Error Interrupt Flag Clear \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga7d0bf36583e5e1dc9ca617159c44ed0c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFC\_ERR\_DEFAULT@{DMA\_IFC\_ERR\_DEFAULT}}
\index{DMA\_IFC\_ERR\_DEFAULT@{DMA\_IFC\_ERR\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFC\_ERR\_DEFAULT}{DMA\_IFC\_ERR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga7d0bf36583e5e1dc9ca617159c44ed0c} 
\#define DMA\+\_\+\+IFC\+\_\+\+ERR\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaedc1465611b6513525c73979372a9344}{\+\_\+\+DMA\+\_\+\+IFC\+\_\+\+ERR\+\_\+\+DEFAULT}} $<$$<$ 31)}

Shifted mode DEFAULT for DMA\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga60ca3d5d4b8cf3a512ae0ab94e77e62f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFS\_CH0DONE@{DMA\_IFS\_CH0DONE}}
\index{DMA\_IFS\_CH0DONE@{DMA\_IFS\_CH0DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFS\_CH0DONE}{DMA\_IFS\_CH0DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga60ca3d5d4b8cf3a512ae0ab94e77e62f} 
\#define DMA\+\_\+\+IFS\+\_\+\+CH0\+DONE~(0x1\+UL $<$$<$ 0)}

DMA Channel 0 Complete Interrupt Flag Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga1425dd1a51ea8d27ed3c70ebea6be2d3}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFS\_CH0DONE\_DEFAULT@{DMA\_IFS\_CH0DONE\_DEFAULT}}
\index{DMA\_IFS\_CH0DONE\_DEFAULT@{DMA\_IFS\_CH0DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFS\_CH0DONE\_DEFAULT}{DMA\_IFS\_CH0DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga1425dd1a51ea8d27ed3c70ebea6be2d3} 
\#define DMA\+\_\+\+IFS\+\_\+\+CH0\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac185bb00309ceb991b518a4776523641}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH0\+DONE\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for DMA\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5356c2c73e5e9f90d566712e5ac5bf4e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFS\_CH10DONE@{DMA\_IFS\_CH10DONE}}
\index{DMA\_IFS\_CH10DONE@{DMA\_IFS\_CH10DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFS\_CH10DONE}{DMA\_IFS\_CH10DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5356c2c73e5e9f90d566712e5ac5bf4e} 
\#define DMA\+\_\+\+IFS\+\_\+\+CH10\+DONE~(0x1\+UL $<$$<$ 10)}

DMA Channel 10 Complete Interrupt Flag Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga03243172a6f726bd96e223d842ed56c5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFS\_CH10DONE\_DEFAULT@{DMA\_IFS\_CH10DONE\_DEFAULT}}
\index{DMA\_IFS\_CH10DONE\_DEFAULT@{DMA\_IFS\_CH10DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFS\_CH10DONE\_DEFAULT}{DMA\_IFS\_CH10DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga03243172a6f726bd96e223d842ed56c5} 
\#define DMA\+\_\+\+IFS\+\_\+\+CH10\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga68f0afd543a5a6855af5cbc2bc228d5d}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH10\+DONE\+\_\+\+DEFAULT}} $<$$<$ 10)}

Shifted mode DEFAULT for DMA\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga0662aff5df58325319ad9445ac481eef}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFS\_CH11DONE@{DMA\_IFS\_CH11DONE}}
\index{DMA\_IFS\_CH11DONE@{DMA\_IFS\_CH11DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFS\_CH11DONE}{DMA\_IFS\_CH11DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga0662aff5df58325319ad9445ac481eef} 
\#define DMA\+\_\+\+IFS\+\_\+\+CH11\+DONE~(0x1\+UL $<$$<$ 11)}

DMA Channel 11 Complete Interrupt Flag Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga48d62c4f6c0421241c6afac499036fe1}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFS\_CH11DONE\_DEFAULT@{DMA\_IFS\_CH11DONE\_DEFAULT}}
\index{DMA\_IFS\_CH11DONE\_DEFAULT@{DMA\_IFS\_CH11DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFS\_CH11DONE\_DEFAULT}{DMA\_IFS\_CH11DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga48d62c4f6c0421241c6afac499036fe1} 
\#define DMA\+\_\+\+IFS\+\_\+\+CH11\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga368d618f271a701686c8ea642f9b240b}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH11\+DONE\+\_\+\+DEFAULT}} $<$$<$ 11)}

Shifted mode DEFAULT for DMA\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga677c10eb7bed83883d9057ca050403d2}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFS\_CH1DONE@{DMA\_IFS\_CH1DONE}}
\index{DMA\_IFS\_CH1DONE@{DMA\_IFS\_CH1DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFS\_CH1DONE}{DMA\_IFS\_CH1DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga677c10eb7bed83883d9057ca050403d2} 
\#define DMA\+\_\+\+IFS\+\_\+\+CH1\+DONE~(0x1\+UL $<$$<$ 1)}

DMA Channel 1 Complete Interrupt Flag Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga67ab940da9bb228148184bbdcc8402a5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFS\_CH1DONE\_DEFAULT@{DMA\_IFS\_CH1DONE\_DEFAULT}}
\index{DMA\_IFS\_CH1DONE\_DEFAULT@{DMA\_IFS\_CH1DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFS\_CH1DONE\_DEFAULT}{DMA\_IFS\_CH1DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga67ab940da9bb228148184bbdcc8402a5} 
\#define DMA\+\_\+\+IFS\+\_\+\+CH1\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0c28356ad64e7b1a2f6fed2aa6c7370f}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH1\+DONE\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for DMA\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga65eb0025ac7a468b11eda46b44054253}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFS\_CH2DONE@{DMA\_IFS\_CH2DONE}}
\index{DMA\_IFS\_CH2DONE@{DMA\_IFS\_CH2DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFS\_CH2DONE}{DMA\_IFS\_CH2DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga65eb0025ac7a468b11eda46b44054253} 
\#define DMA\+\_\+\+IFS\+\_\+\+CH2\+DONE~(0x1\+UL $<$$<$ 2)}

DMA Channel 2 Complete Interrupt Flag Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga566aea8925025ed8cf6855d4c1163a23}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFS\_CH2DONE\_DEFAULT@{DMA\_IFS\_CH2DONE\_DEFAULT}}
\index{DMA\_IFS\_CH2DONE\_DEFAULT@{DMA\_IFS\_CH2DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFS\_CH2DONE\_DEFAULT}{DMA\_IFS\_CH2DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga566aea8925025ed8cf6855d4c1163a23} 
\#define DMA\+\_\+\+IFS\+\_\+\+CH2\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga2fa77d1d4ed2107e584579ad0616b24b}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH2\+DONE\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for DMA\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga17869f514f8d6a6df5fc0ae1ac96f2f5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFS\_CH3DONE@{DMA\_IFS\_CH3DONE}}
\index{DMA\_IFS\_CH3DONE@{DMA\_IFS\_CH3DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFS\_CH3DONE}{DMA\_IFS\_CH3DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga17869f514f8d6a6df5fc0ae1ac96f2f5} 
\#define DMA\+\_\+\+IFS\+\_\+\+CH3\+DONE~(0x1\+UL $<$$<$ 3)}

DMA Channel 3 Complete Interrupt Flag Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga5a6a8203baec1e04535e852dee502f8f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFS\_CH3DONE\_DEFAULT@{DMA\_IFS\_CH3DONE\_DEFAULT}}
\index{DMA\_IFS\_CH3DONE\_DEFAULT@{DMA\_IFS\_CH3DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFS\_CH3DONE\_DEFAULT}{DMA\_IFS\_CH3DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga5a6a8203baec1e04535e852dee502f8f} 
\#define DMA\+\_\+\+IFS\+\_\+\+CH3\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga97b0537a6a23e9cd1e91b6a2adffc82e}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH3\+DONE\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for DMA\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac59d97918c2e3863338322e069329fd7}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFS\_CH4DONE@{DMA\_IFS\_CH4DONE}}
\index{DMA\_IFS\_CH4DONE@{DMA\_IFS\_CH4DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFS\_CH4DONE}{DMA\_IFS\_CH4DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac59d97918c2e3863338322e069329fd7} 
\#define DMA\+\_\+\+IFS\+\_\+\+CH4\+DONE~(0x1\+UL $<$$<$ 4)}

DMA Channel 4 Complete Interrupt Flag Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8e392ee887156a16cedcbeff8f540fec}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFS\_CH4DONE\_DEFAULT@{DMA\_IFS\_CH4DONE\_DEFAULT}}
\index{DMA\_IFS\_CH4DONE\_DEFAULT@{DMA\_IFS\_CH4DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFS\_CH4DONE\_DEFAULT}{DMA\_IFS\_CH4DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8e392ee887156a16cedcbeff8f540fec} 
\#define DMA\+\_\+\+IFS\+\_\+\+CH4\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga48f5fd116a0e7f23a2aadd2ee850d9bc}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH4\+DONE\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for DMA\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaae9937d06d57299ea9a39e7324da12a8}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFS\_CH5DONE@{DMA\_IFS\_CH5DONE}}
\index{DMA\_IFS\_CH5DONE@{DMA\_IFS\_CH5DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFS\_CH5DONE}{DMA\_IFS\_CH5DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaae9937d06d57299ea9a39e7324da12a8} 
\#define DMA\+\_\+\+IFS\+\_\+\+CH5\+DONE~(0x1\+UL $<$$<$ 5)}

DMA Channel 5 Complete Interrupt Flag Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gadb4013a5ef1eb90253fd552e9445f7c8}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFS\_CH5DONE\_DEFAULT@{DMA\_IFS\_CH5DONE\_DEFAULT}}
\index{DMA\_IFS\_CH5DONE\_DEFAULT@{DMA\_IFS\_CH5DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFS\_CH5DONE\_DEFAULT}{DMA\_IFS\_CH5DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gadb4013a5ef1eb90253fd552e9445f7c8} 
\#define DMA\+\_\+\+IFS\+\_\+\+CH5\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga7f3c45d0c5ac720a1e1f6c8c9b636143}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH5\+DONE\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for DMA\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga678a90cbb249ad8584c26c3c9d44c94c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFS\_CH6DONE@{DMA\_IFS\_CH6DONE}}
\index{DMA\_IFS\_CH6DONE@{DMA\_IFS\_CH6DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFS\_CH6DONE}{DMA\_IFS\_CH6DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga678a90cbb249ad8584c26c3c9d44c94c} 
\#define DMA\+\_\+\+IFS\+\_\+\+CH6\+DONE~(0x1\+UL $<$$<$ 6)}

DMA Channel 6 Complete Interrupt Flag Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4805fc52dc9ed6fa1e8631a3f307a2f6}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFS\_CH6DONE\_DEFAULT@{DMA\_IFS\_CH6DONE\_DEFAULT}}
\index{DMA\_IFS\_CH6DONE\_DEFAULT@{DMA\_IFS\_CH6DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFS\_CH6DONE\_DEFAULT}{DMA\_IFS\_CH6DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4805fc52dc9ed6fa1e8631a3f307a2f6} 
\#define DMA\+\_\+\+IFS\+\_\+\+CH6\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gadd8e363872cd0b45a1ec4b4b0c6540c6}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH6\+DONE\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for DMA\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf9131c4955194f866846151c31777e56}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFS\_CH7DONE@{DMA\_IFS\_CH7DONE}}
\index{DMA\_IFS\_CH7DONE@{DMA\_IFS\_CH7DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFS\_CH7DONE}{DMA\_IFS\_CH7DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf9131c4955194f866846151c31777e56} 
\#define DMA\+\_\+\+IFS\+\_\+\+CH7\+DONE~(0x1\+UL $<$$<$ 7)}

DMA Channel 7 Complete Interrupt Flag Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga306f70af4a6409e07f8f0664d8fa0fb6}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFS\_CH7DONE\_DEFAULT@{DMA\_IFS\_CH7DONE\_DEFAULT}}
\index{DMA\_IFS\_CH7DONE\_DEFAULT@{DMA\_IFS\_CH7DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFS\_CH7DONE\_DEFAULT}{DMA\_IFS\_CH7DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga306f70af4a6409e07f8f0664d8fa0fb6} 
\#define DMA\+\_\+\+IFS\+\_\+\+CH7\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga28c13d34a412f72bcf5eb9b73b8a7a42}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH7\+DONE\+\_\+\+DEFAULT}} $<$$<$ 7)}

Shifted mode DEFAULT for DMA\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gacaf29c529c5a1ece1c5b496cab1e26d1}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFS\_CH8DONE@{DMA\_IFS\_CH8DONE}}
\index{DMA\_IFS\_CH8DONE@{DMA\_IFS\_CH8DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFS\_CH8DONE}{DMA\_IFS\_CH8DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gacaf29c529c5a1ece1c5b496cab1e26d1} 
\#define DMA\+\_\+\+IFS\+\_\+\+CH8\+DONE~(0x1\+UL $<$$<$ 8)}

DMA Channel 8 Complete Interrupt Flag Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa87cdc342325ad4711ffe4a052276e19}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFS\_CH8DONE\_DEFAULT@{DMA\_IFS\_CH8DONE\_DEFAULT}}
\index{DMA\_IFS\_CH8DONE\_DEFAULT@{DMA\_IFS\_CH8DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFS\_CH8DONE\_DEFAULT}{DMA\_IFS\_CH8DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa87cdc342325ad4711ffe4a052276e19} 
\#define DMA\+\_\+\+IFS\+\_\+\+CH8\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga80ff52fdced2c47dc90ea0a24f2d05d4}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH8\+DONE\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for DMA\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gab4744f462804047e87774913344f3e27}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFS\_CH9DONE@{DMA\_IFS\_CH9DONE}}
\index{DMA\_IFS\_CH9DONE@{DMA\_IFS\_CH9DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFS\_CH9DONE}{DMA\_IFS\_CH9DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gab4744f462804047e87774913344f3e27} 
\#define DMA\+\_\+\+IFS\+\_\+\+CH9\+DONE~(0x1\+UL $<$$<$ 9)}

DMA Channel 9 Complete Interrupt Flag Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa71ae573baad2bd54a67e676d78a6a5a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFS\_CH9DONE\_DEFAULT@{DMA\_IFS\_CH9DONE\_DEFAULT}}
\index{DMA\_IFS\_CH9DONE\_DEFAULT@{DMA\_IFS\_CH9DONE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFS\_CH9DONE\_DEFAULT}{DMA\_IFS\_CH9DONE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa71ae573baad2bd54a67e676d78a6a5a} 
\#define DMA\+\_\+\+IFS\+\_\+\+CH9\+DONE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga236dab6c6fff66729e4edfc99c496860}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+CH9\+DONE\+\_\+\+DEFAULT}} $<$$<$ 9)}

Shifted mode DEFAULT for DMA\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga47a765a3aa429433500f038916d31c31}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFS\_ERR@{DMA\_IFS\_ERR}}
\index{DMA\_IFS\_ERR@{DMA\_IFS\_ERR}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFS\_ERR}{DMA\_IFS\_ERR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga47a765a3aa429433500f038916d31c31} 
\#define DMA\+\_\+\+IFS\+\_\+\+ERR~(0x1\+UL $<$$<$ 31)}

DMA Error Interrupt Flag Set \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gae58ab8a1cab6fcf511960aea64761fd5}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_IFS\_ERR\_DEFAULT@{DMA\_IFS\_ERR\_DEFAULT}}
\index{DMA\_IFS\_ERR\_DEFAULT@{DMA\_IFS\_ERR\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_IFS\_ERR\_DEFAULT}{DMA\_IFS\_ERR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gae58ab8a1cab6fcf511960aea64761fd5} 
\#define DMA\+\_\+\+IFS\+\_\+\+ERR\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gad40f03716362c4d85e34f250b4e33a0e}{\+\_\+\+DMA\+\_\+\+IFS\+\_\+\+ERR\+\_\+\+DEFAULT}} $<$$<$ 31)}

Shifted mode DEFAULT for DMA\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gabcfc220f6d405b344f0564ffe281a7ca}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_LOOP0\_EN@{DMA\_LOOP0\_EN}}
\index{DMA\_LOOP0\_EN@{DMA\_LOOP0\_EN}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_LOOP0\_EN}{DMA\_LOOP0\_EN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gabcfc220f6d405b344f0564ffe281a7ca} 
\#define DMA\+\_\+\+LOOP0\+\_\+\+EN~(0x1\+UL $<$$<$ 16)}

DMA Channel 0 Loop Enable \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaad0e235ccd773b9c6c8e8ac9112f8dce}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_LOOP0\_EN\_DEFAULT@{DMA\_LOOP0\_EN\_DEFAULT}}
\index{DMA\_LOOP0\_EN\_DEFAULT@{DMA\_LOOP0\_EN\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_LOOP0\_EN\_DEFAULT}{DMA\_LOOP0\_EN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaad0e235ccd773b9c6c8e8ac9112f8dce} 
\#define DMA\+\_\+\+LOOP0\+\_\+\+EN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga99ecd2ba07058a27dada64915800f777}{\+\_\+\+DMA\+\_\+\+LOOP0\+\_\+\+EN\+\_\+\+DEFAULT}} $<$$<$ 16)}

Shifted mode DEFAULT for DMA\+\_\+\+LOOP0 \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga243e962dd990e93581ef2a149467ec05}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_LOOP0\_WIDTH\_DEFAULT@{DMA\_LOOP0\_WIDTH\_DEFAULT}}
\index{DMA\_LOOP0\_WIDTH\_DEFAULT@{DMA\_LOOP0\_WIDTH\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_LOOP0\_WIDTH\_DEFAULT}{DMA\_LOOP0\_WIDTH\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga243e962dd990e93581ef2a149467ec05} 
\#define DMA\+\_\+\+LOOP0\+\_\+\+WIDTH\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae2b1238d8f039af7d6ddbef5e35407ef}{\+\_\+\+DMA\+\_\+\+LOOP0\+\_\+\+WIDTH\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for DMA\+\_\+\+LOOP0 \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa06f07cc32e81cf1e88a32bb0b452626}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_LOOP1\_EN@{DMA\_LOOP1\_EN}}
\index{DMA\_LOOP1\_EN@{DMA\_LOOP1\_EN}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_LOOP1\_EN}{DMA\_LOOP1\_EN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa06f07cc32e81cf1e88a32bb0b452626} 
\#define DMA\+\_\+\+LOOP1\+\_\+\+EN~(0x1\+UL $<$$<$ 16)}

DMA Channel 1 Loop Enable \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga144a98d9d38b019c7efefe49ee660092}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_LOOP1\_EN\_DEFAULT@{DMA\_LOOP1\_EN\_DEFAULT}}
\index{DMA\_LOOP1\_EN\_DEFAULT@{DMA\_LOOP1\_EN\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_LOOP1\_EN\_DEFAULT}{DMA\_LOOP1\_EN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga144a98d9d38b019c7efefe49ee660092} 
\#define DMA\+\_\+\+LOOP1\+\_\+\+EN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga66a700f770c498f23d9e6ec881a92970}{\+\_\+\+DMA\+\_\+\+LOOP1\+\_\+\+EN\+\_\+\+DEFAULT}} $<$$<$ 16)}

Shifted mode DEFAULT for DMA\+\_\+\+LOOP1 \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga191a4ffc87ead00f113fe430a3c83d3e}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_LOOP1\_WIDTH\_DEFAULT@{DMA\_LOOP1\_WIDTH\_DEFAULT}}
\index{DMA\_LOOP1\_WIDTH\_DEFAULT@{DMA\_LOOP1\_WIDTH\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_LOOP1\_WIDTH\_DEFAULT}{DMA\_LOOP1\_WIDTH\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga191a4ffc87ead00f113fe430a3c83d3e} 
\#define DMA\+\_\+\+LOOP1\+\_\+\+WIDTH\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga16e447522f5419eff8c859c97ebb12b3}{\+\_\+\+DMA\+\_\+\+LOOP1\+\_\+\+WIDTH\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for DMA\+\_\+\+LOOP1 \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga312993280b6fbb3b185bf9bb4b00b0c2}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_RDS\_RDSCH0@{DMA\_RDS\_RDSCH0}}
\index{DMA\_RDS\_RDSCH0@{DMA\_RDS\_RDSCH0}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_RDS\_RDSCH0}{DMA\_RDS\_RDSCH0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga312993280b6fbb3b185bf9bb4b00b0c2} 
\#define DMA\+\_\+\+RDS\+\_\+\+RDSCH0~(0x1\+UL $<$$<$ 0)}

Retain Descriptor State \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga3dd20a0281e0695244d750d5daf0632b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_RDS\_RDSCH0\_DEFAULT@{DMA\_RDS\_RDSCH0\_DEFAULT}}
\index{DMA\_RDS\_RDSCH0\_DEFAULT@{DMA\_RDS\_RDSCH0\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_RDS\_RDSCH0\_DEFAULT}{DMA\_RDS\_RDSCH0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga3dd20a0281e0695244d750d5daf0632b} 
\#define DMA\+\_\+\+RDS\+\_\+\+RDSCH0\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga58eba6cbdfd828dfa1d9a3cd2d32e301}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH0\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for DMA\+\_\+\+RDS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaf7bb82d54618046fdef9023b2ec1fbe1}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_RDS\_RDSCH1@{DMA\_RDS\_RDSCH1}}
\index{DMA\_RDS\_RDSCH1@{DMA\_RDS\_RDSCH1}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_RDS\_RDSCH1}{DMA\_RDS\_RDSCH1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaf7bb82d54618046fdef9023b2ec1fbe1} 
\#define DMA\+\_\+\+RDS\+\_\+\+RDSCH1~(0x1\+UL $<$$<$ 1)}

Retain Descriptor State \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad73f8b186f9fac9d7f4ac2735b1eeccc}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_RDS\_RDSCH10@{DMA\_RDS\_RDSCH10}}
\index{DMA\_RDS\_RDSCH10@{DMA\_RDS\_RDSCH10}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_RDS\_RDSCH10}{DMA\_RDS\_RDSCH10}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad73f8b186f9fac9d7f4ac2735b1eeccc} 
\#define DMA\+\_\+\+RDS\+\_\+\+RDSCH10~(0x1\+UL $<$$<$ 10)}

Retain Descriptor State \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga912e6471fadddf52dbefd042b643327d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_RDS\_RDSCH10\_DEFAULT@{DMA\_RDS\_RDSCH10\_DEFAULT}}
\index{DMA\_RDS\_RDSCH10\_DEFAULT@{DMA\_RDS\_RDSCH10\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_RDS\_RDSCH10\_DEFAULT}{DMA\_RDS\_RDSCH10\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga912e6471fadddf52dbefd042b643327d} 
\#define DMA\+\_\+\+RDS\+\_\+\+RDSCH10\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga96a0f0e77326603c210b7891ee68ff0b}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH10\+\_\+\+DEFAULT}} $<$$<$ 10)}

Shifted mode DEFAULT for DMA\+\_\+\+RDS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4e5821e745f0f05c7bba3e93b6e2790f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_RDS\_RDSCH11@{DMA\_RDS\_RDSCH11}}
\index{DMA\_RDS\_RDSCH11@{DMA\_RDS\_RDSCH11}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_RDS\_RDSCH11}{DMA\_RDS\_RDSCH11}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4e5821e745f0f05c7bba3e93b6e2790f} 
\#define DMA\+\_\+\+RDS\+\_\+\+RDSCH11~(0x1\+UL $<$$<$ 11)}

Retain Descriptor State \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8c21420ceffc8be77c3c4ad5a4854b93}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_RDS\_RDSCH11\_DEFAULT@{DMA\_RDS\_RDSCH11\_DEFAULT}}
\index{DMA\_RDS\_RDSCH11\_DEFAULT@{DMA\_RDS\_RDSCH11\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_RDS\_RDSCH11\_DEFAULT}{DMA\_RDS\_RDSCH11\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8c21420ceffc8be77c3c4ad5a4854b93} 
\#define DMA\+\_\+\+RDS\+\_\+\+RDSCH11\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4ddd7c7a2a09c206496ed4d1f94897f5}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH11\+\_\+\+DEFAULT}} $<$$<$ 11)}

Shifted mode DEFAULT for DMA\+\_\+\+RDS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gadfb8a340af609fbb22670b68c9064840}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_RDS\_RDSCH1\_DEFAULT@{DMA\_RDS\_RDSCH1\_DEFAULT}}
\index{DMA\_RDS\_RDSCH1\_DEFAULT@{DMA\_RDS\_RDSCH1\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_RDS\_RDSCH1\_DEFAULT}{DMA\_RDS\_RDSCH1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gadfb8a340af609fbb22670b68c9064840} 
\#define DMA\+\_\+\+RDS\+\_\+\+RDSCH1\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga0a3315073ce1c9295802fd0e6ebf0a92}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH1\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for DMA\+\_\+\+RDS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga3842eed9c9177d42b70633366aed12fd}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_RDS\_RDSCH2@{DMA\_RDS\_RDSCH2}}
\index{DMA\_RDS\_RDSCH2@{DMA\_RDS\_RDSCH2}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_RDS\_RDSCH2}{DMA\_RDS\_RDSCH2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga3842eed9c9177d42b70633366aed12fd} 
\#define DMA\+\_\+\+RDS\+\_\+\+RDSCH2~(0x1\+UL $<$$<$ 2)}

Retain Descriptor State \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaadf3eee33483c8e6f4894f47ce86bdbe}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_RDS\_RDSCH2\_DEFAULT@{DMA\_RDS\_RDSCH2\_DEFAULT}}
\index{DMA\_RDS\_RDSCH2\_DEFAULT@{DMA\_RDS\_RDSCH2\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_RDS\_RDSCH2\_DEFAULT}{DMA\_RDS\_RDSCH2\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaadf3eee33483c8e6f4894f47ce86bdbe} 
\#define DMA\+\_\+\+RDS\+\_\+\+RDSCH2\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa94c86ffe675ed80e31ff7a61f82499d}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH2\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for DMA\+\_\+\+RDS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga01afb38cc45eaf5a46b49a1805b5e4cd}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_RDS\_RDSCH3@{DMA\_RDS\_RDSCH3}}
\index{DMA\_RDS\_RDSCH3@{DMA\_RDS\_RDSCH3}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_RDS\_RDSCH3}{DMA\_RDS\_RDSCH3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga01afb38cc45eaf5a46b49a1805b5e4cd} 
\#define DMA\+\_\+\+RDS\+\_\+\+RDSCH3~(0x1\+UL $<$$<$ 3)}

Retain Descriptor State \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9176e02d7f129ce880790e539c19937b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_RDS\_RDSCH3\_DEFAULT@{DMA\_RDS\_RDSCH3\_DEFAULT}}
\index{DMA\_RDS\_RDSCH3\_DEFAULT@{DMA\_RDS\_RDSCH3\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_RDS\_RDSCH3\_DEFAULT}{DMA\_RDS\_RDSCH3\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9176e02d7f129ce880790e539c19937b} 
\#define DMA\+\_\+\+RDS\+\_\+\+RDSCH3\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga78827814e9cd7f741606434100e6edd9}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH3\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for DMA\+\_\+\+RDS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa60fd74a31b8a8d3015407dcaa557d1d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_RDS\_RDSCH4@{DMA\_RDS\_RDSCH4}}
\index{DMA\_RDS\_RDSCH4@{DMA\_RDS\_RDSCH4}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_RDS\_RDSCH4}{DMA\_RDS\_RDSCH4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa60fd74a31b8a8d3015407dcaa557d1d} 
\#define DMA\+\_\+\+RDS\+\_\+\+RDSCH4~(0x1\+UL $<$$<$ 4)}

Retain Descriptor State \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga751e64331c3c98dae4f56098054fece4}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_RDS\_RDSCH4\_DEFAULT@{DMA\_RDS\_RDSCH4\_DEFAULT}}
\index{DMA\_RDS\_RDSCH4\_DEFAULT@{DMA\_RDS\_RDSCH4\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_RDS\_RDSCH4\_DEFAULT}{DMA\_RDS\_RDSCH4\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga751e64331c3c98dae4f56098054fece4} 
\#define DMA\+\_\+\+RDS\+\_\+\+RDSCH4\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf5392a8858e39e12fe0ce25dc36be18c}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH4\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for DMA\+\_\+\+RDS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa76e9c59a2f1a0d3c86c051c67e44c59}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_RDS\_RDSCH5@{DMA\_RDS\_RDSCH5}}
\index{DMA\_RDS\_RDSCH5@{DMA\_RDS\_RDSCH5}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_RDS\_RDSCH5}{DMA\_RDS\_RDSCH5}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa76e9c59a2f1a0d3c86c051c67e44c59} 
\#define DMA\+\_\+\+RDS\+\_\+\+RDSCH5~(0x1\+UL $<$$<$ 5)}

Retain Descriptor State \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga601c68a48c6f91b66a8104b6e1be3a32}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_RDS\_RDSCH5\_DEFAULT@{DMA\_RDS\_RDSCH5\_DEFAULT}}
\index{DMA\_RDS\_RDSCH5\_DEFAULT@{DMA\_RDS\_RDSCH5\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_RDS\_RDSCH5\_DEFAULT}{DMA\_RDS\_RDSCH5\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga601c68a48c6f91b66a8104b6e1be3a32} 
\#define DMA\+\_\+\+RDS\+\_\+\+RDSCH5\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga811a821186b7174b4d40e61d55b3a05c}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH5\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for DMA\+\_\+\+RDS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac9ceea508828a4ad90dbc5bf55aa3612}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_RDS\_RDSCH6@{DMA\_RDS\_RDSCH6}}
\index{DMA\_RDS\_RDSCH6@{DMA\_RDS\_RDSCH6}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_RDS\_RDSCH6}{DMA\_RDS\_RDSCH6}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac9ceea508828a4ad90dbc5bf55aa3612} 
\#define DMA\+\_\+\+RDS\+\_\+\+RDSCH6~(0x1\+UL $<$$<$ 6)}

Retain Descriptor State \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga3e5fe93a557f955ba07645693239df7f}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_RDS\_RDSCH6\_DEFAULT@{DMA\_RDS\_RDSCH6\_DEFAULT}}
\index{DMA\_RDS\_RDSCH6\_DEFAULT@{DMA\_RDS\_RDSCH6\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_RDS\_RDSCH6\_DEFAULT}{DMA\_RDS\_RDSCH6\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga3e5fe93a557f955ba07645693239df7f} 
\#define DMA\+\_\+\+RDS\+\_\+\+RDSCH6\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gac7e31669150faf85900afbaec75143ea}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH6\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for DMA\+\_\+\+RDS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga8ee0e6c9b3a926c28fc86902efb25fb9}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_RDS\_RDSCH7@{DMA\_RDS\_RDSCH7}}
\index{DMA\_RDS\_RDSCH7@{DMA\_RDS\_RDSCH7}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_RDS\_RDSCH7}{DMA\_RDS\_RDSCH7}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga8ee0e6c9b3a926c28fc86902efb25fb9} 
\#define DMA\+\_\+\+RDS\+\_\+\+RDSCH7~(0x1\+UL $<$$<$ 7)}

Retain Descriptor State \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad6294f8a469732a2e4356dbf1ba639cf}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_RDS\_RDSCH7\_DEFAULT@{DMA\_RDS\_RDSCH7\_DEFAULT}}
\index{DMA\_RDS\_RDSCH7\_DEFAULT@{DMA\_RDS\_RDSCH7\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_RDS\_RDSCH7\_DEFAULT}{DMA\_RDS\_RDSCH7\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad6294f8a469732a2e4356dbf1ba639cf} 
\#define DMA\+\_\+\+RDS\+\_\+\+RDSCH7\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9188ba63c707cb05ca3063f0df8f4d68}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH7\+\_\+\+DEFAULT}} $<$$<$ 7)}

Shifted mode DEFAULT for DMA\+\_\+\+RDS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gac52000dcc9c0c3d007dffed00ee0855b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_RDS\_RDSCH8@{DMA\_RDS\_RDSCH8}}
\index{DMA\_RDS\_RDSCH8@{DMA\_RDS\_RDSCH8}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_RDS\_RDSCH8}{DMA\_RDS\_RDSCH8}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gac52000dcc9c0c3d007dffed00ee0855b} 
\#define DMA\+\_\+\+RDS\+\_\+\+RDSCH8~(0x1\+UL $<$$<$ 8)}

Retain Descriptor State \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga88bde1f8cef29f0c0251ea1fcd8ba32d}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_RDS\_RDSCH8\_DEFAULT@{DMA\_RDS\_RDSCH8\_DEFAULT}}
\index{DMA\_RDS\_RDSCH8\_DEFAULT@{DMA\_RDS\_RDSCH8\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_RDS\_RDSCH8\_DEFAULT}{DMA\_RDS\_RDSCH8\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga88bde1f8cef29f0c0251ea1fcd8ba32d} 
\#define DMA\+\_\+\+RDS\+\_\+\+RDSCH8\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga9ffd24dc32b8b7d0a3b7df2bde5d8b54}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH8\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for DMA\+\_\+\+RDS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga660848d25274ddc4dd1dccb3579a1f67}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_RDS\_RDSCH9@{DMA\_RDS\_RDSCH9}}
\index{DMA\_RDS\_RDSCH9@{DMA\_RDS\_RDSCH9}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_RDS\_RDSCH9}{DMA\_RDS\_RDSCH9}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga660848d25274ddc4dd1dccb3579a1f67} 
\#define DMA\+\_\+\+RDS\+\_\+\+RDSCH9~(0x1\+UL $<$$<$ 9)}

Retain Descriptor State \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga4d293d2c9da6bcf20de9b9747f4e4145}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_RDS\_RDSCH9\_DEFAULT@{DMA\_RDS\_RDSCH9\_DEFAULT}}
\index{DMA\_RDS\_RDSCH9\_DEFAULT@{DMA\_RDS\_RDSCH9\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_RDS\_RDSCH9\_DEFAULT}{DMA\_RDS\_RDSCH9\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga4d293d2c9da6bcf20de9b9747f4e4145} 
\#define DMA\+\_\+\+RDS\+\_\+\+RDSCH9\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa30986620f37b9f6e9149a79f89c790f}{\+\_\+\+DMA\+\_\+\+RDS\+\_\+\+RDSCH9\+\_\+\+DEFAULT}} $<$$<$ 9)}

Shifted mode DEFAULT for DMA\+\_\+\+RDS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9b74dd6ce60041085b835a94dec56836}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_RECT0\_DSTSTRIDE\_DEFAULT@{DMA\_RECT0\_DSTSTRIDE\_DEFAULT}}
\index{DMA\_RECT0\_DSTSTRIDE\_DEFAULT@{DMA\_RECT0\_DSTSTRIDE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_RECT0\_DSTSTRIDE\_DEFAULT}{DMA\_RECT0\_DSTSTRIDE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9b74dd6ce60041085b835a94dec56836} 
\#define DMA\+\_\+\+RECT0\+\_\+\+DSTSTRIDE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaeba1e11cb1758de56c423d24a5aaa45d}{\+\_\+\+DMA\+\_\+\+RECT0\+\_\+\+DSTSTRIDE\+\_\+\+DEFAULT}} $<$$<$ 21)}

Shifted mode DEFAULT for DMA\+\_\+\+RECT0 \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9cda1c1fdd49392ce52a3c8907193453}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_RECT0\_HEIGHT\_DEFAULT@{DMA\_RECT0\_HEIGHT\_DEFAULT}}
\index{DMA\_RECT0\_HEIGHT\_DEFAULT@{DMA\_RECT0\_HEIGHT\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_RECT0\_HEIGHT\_DEFAULT}{DMA\_RECT0\_HEIGHT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9cda1c1fdd49392ce52a3c8907193453} 
\#define DMA\+\_\+\+RECT0\+\_\+\+HEIGHT\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga064e208c2ae452a1787badb97f6ac15d}{\+\_\+\+DMA\+\_\+\+RECT0\+\_\+\+HEIGHT\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for DMA\+\_\+\+RECT0 \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa38cb8751c8fb6fc2b573242ec7e3bab}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_RECT0\_SRCSTRIDE\_DEFAULT@{DMA\_RECT0\_SRCSTRIDE\_DEFAULT}}
\index{DMA\_RECT0\_SRCSTRIDE\_DEFAULT@{DMA\_RECT0\_SRCSTRIDE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_RECT0\_SRCSTRIDE\_DEFAULT}{DMA\_RECT0\_SRCSTRIDE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa38cb8751c8fb6fc2b573242ec7e3bab} 
\#define DMA\+\_\+\+RECT0\+\_\+\+SRCSTRIDE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaa554a778ccb59dee1d4e248e070ef5cb}{\+\_\+\+DMA\+\_\+\+RECT0\+\_\+\+SRCSTRIDE\+\_\+\+DEFAULT}} $<$$<$ 10)}

Shifted mode DEFAULT for DMA\+\_\+\+RECT0 \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad14af2bdf6008b86e6a380f02e31386c}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_STATUS\_CHNUM\_DEFAULT@{DMA\_STATUS\_CHNUM\_DEFAULT}}
\index{DMA\_STATUS\_CHNUM\_DEFAULT@{DMA\_STATUS\_CHNUM\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_STATUS\_CHNUM\_DEFAULT}{DMA\_STATUS\_CHNUM\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad14af2bdf6008b86e6a380f02e31386c} 
\#define DMA\+\_\+\+STATUS\+\_\+\+CHNUM\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga03d29bd7dde9da2943451036ddc57c74}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+CHNUM\+\_\+\+DEFAULT}} $<$$<$ 16)}

Shifted mode DEFAULT for DMA\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaa4ebbf0d899b79550c533149c3147c4b}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_STATUS\_EN@{DMA\_STATUS\_EN}}
\index{DMA\_STATUS\_EN@{DMA\_STATUS\_EN}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_STATUS\_EN}{DMA\_STATUS\_EN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaa4ebbf0d899b79550c533149c3147c4b} 
\#define DMA\+\_\+\+STATUS\+\_\+\+EN~(0x1\+UL $<$$<$ 0)}

DMA Enable Status \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga0022a9e388fefae83f37cbc36fdfcf78}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_STATUS\_EN\_DEFAULT@{DMA\_STATUS\_EN\_DEFAULT}}
\index{DMA\_STATUS\_EN\_DEFAULT@{DMA\_STATUS\_EN\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_STATUS\_EN\_DEFAULT}{DMA\_STATUS\_EN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga0022a9e388fefae83f37cbc36fdfcf78} 
\#define DMA\+\_\+\+STATUS\+\_\+\+EN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaea301f6913d2305adafab9d1beee60f5}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+EN\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for DMA\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga161afa373c83e6414d42e33e7d4af138}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_STATUS\_STATE\_DEFAULT@{DMA\_STATUS\_STATE\_DEFAULT}}
\index{DMA\_STATUS\_STATE\_DEFAULT@{DMA\_STATUS\_STATE\_DEFAULT}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_STATUS\_STATE\_DEFAULT}{DMA\_STATUS\_STATE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga161afa373c83e6414d42e33e7d4af138} 
\#define DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga5fc81d58b7b7697ed14704f4d83892b5}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for DMA\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga405c39e8c006efdbd017b044ab64c0cb}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_STATUS\_STATE\_DONE@{DMA\_STATUS\_STATE\_DONE}}
\index{DMA\_STATUS\_STATE\_DONE@{DMA\_STATUS\_STATE\_DONE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_STATUS\_STATE\_DONE}{DMA\_STATUS\_STATE\_DONE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga405c39e8c006efdbd017b044ab64c0cb} 
\#define DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+DONE~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga07774a9be4607bce23a210508027edc5}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+DONE}} $<$$<$ 4)}

Shifted mode DONE for DMA\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga2012a9340aeacdd304b4c5bb56f8b756}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_STATUS\_STATE\_IDLE@{DMA\_STATUS\_STATE\_IDLE}}
\index{DMA\_STATUS\_STATE\_IDLE@{DMA\_STATUS\_STATE\_IDLE}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_STATUS\_STATE\_IDLE}{DMA\_STATUS\_STATE\_IDLE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga2012a9340aeacdd304b4c5bb56f8b756} 
\#define DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+IDLE~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga373ca42ab2188ff5a688ab0c4e971255}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+IDLE}} $<$$<$ 4)}

Shifted mode IDLE for DMA\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gaeedfad1994bf3451f78e44cf5cbdd10a}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_STATUS\_STATE\_PERSCATTRANS@{DMA\_STATUS\_STATE\_PERSCATTRANS}}
\index{DMA\_STATUS\_STATE\_PERSCATTRANS@{DMA\_STATUS\_STATE\_PERSCATTRANS}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_STATUS\_STATE\_PERSCATTRANS}{DMA\_STATUS\_STATE\_PERSCATTRANS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gaeedfad1994bf3451f78e44cf5cbdd10a} 
\#define DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+PERSCATTRANS~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaf64c3259635b37bec935358a0f68086a}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+PERSCATTRANS}} $<$$<$ 4)}

Shifted mode PERSCATTRANS for DMA\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga6425fdcd4a904f3588d10e140e093d04}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_STATUS\_STATE\_RDCHCTRLDATA@{DMA\_STATUS\_STATE\_RDCHCTRLDATA}}
\index{DMA\_STATUS\_STATE\_RDCHCTRLDATA@{DMA\_STATUS\_STATE\_RDCHCTRLDATA}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_STATUS\_STATE\_RDCHCTRLDATA}{DMA\_STATUS\_STATE\_RDCHCTRLDATA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga6425fdcd4a904f3588d10e140e093d04} 
\#define DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+RDCHCTRLDATA~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaaadf2a556bd7291d79d84f0d5da23671}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+RDCHCTRLDATA}} $<$$<$ 4)}

Shifted mode RDCHCTRLDATA for DMA\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_gad35d1b761b587f6aad09865b58e50bea}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_STATUS\_STATE\_RDDSTENDPTR@{DMA\_STATUS\_STATE\_RDDSTENDPTR}}
\index{DMA\_STATUS\_STATE\_RDDSTENDPTR@{DMA\_STATUS\_STATE\_RDDSTENDPTR}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_STATUS\_STATE\_RDDSTENDPTR}{DMA\_STATUS\_STATE\_RDDSTENDPTR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_gad35d1b761b587f6aad09865b58e50bea} 
\#define DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+RDDSTENDPTR~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gab0b7e37fe391455975a28072136fa7a6}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+RDDSTENDPTR}} $<$$<$ 4)}

Shifted mode RDDSTENDPTR for DMA\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga1a2a678458971d5c4c3e2fdd4b5057ff}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_STATUS\_STATE\_RDSRCDATA@{DMA\_STATUS\_STATE\_RDSRCDATA}}
\index{DMA\_STATUS\_STATE\_RDSRCDATA@{DMA\_STATUS\_STATE\_RDSRCDATA}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_STATUS\_STATE\_RDSRCDATA}{DMA\_STATUS\_STATE\_RDSRCDATA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga1a2a678458971d5c4c3e2fdd4b5057ff} 
\#define DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+RDSRCDATA~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga66a9173642fcb2ba957f72ead6078098}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+RDSRCDATA}} $<$$<$ 4)}

Shifted mode RDSRCDATA for DMA\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga91d9e2e399bf3643c96ac00aa4b28cb7}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_STATUS\_STATE\_RDSRCENDPTR@{DMA\_STATUS\_STATE\_RDSRCENDPTR}}
\index{DMA\_STATUS\_STATE\_RDSRCENDPTR@{DMA\_STATUS\_STATE\_RDSRCENDPTR}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_STATUS\_STATE\_RDSRCENDPTR}{DMA\_STATUS\_STATE\_RDSRCENDPTR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga91d9e2e399bf3643c96ac00aa4b28cb7} 
\#define DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+RDSRCENDPTR~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaea8273b57c95cbb56ecb8e3a01846abe}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+RDSRCENDPTR}} $<$$<$ 4)}

Shifted mode RDSRCENDPTR for DMA\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga0fa1b47c8b1456d49df1f144ad811213}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_STATUS\_STATE\_STALLED@{DMA\_STATUS\_STATE\_STALLED}}
\index{DMA\_STATUS\_STATE\_STALLED@{DMA\_STATUS\_STATE\_STALLED}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_STATUS\_STATE\_STALLED}{DMA\_STATUS\_STATE\_STALLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga0fa1b47c8b1456d49df1f144ad811213} 
\#define DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+STALLED~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gaccc07894e802e59089e71fd9efdbcdec}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+STALLED}} $<$$<$ 4)}

Shifted mode STALLED for DMA\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga405cd4043e3dc6c58ceafa11778538a4}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_STATUS\_STATE\_WAITREQCLR@{DMA\_STATUS\_STATE\_WAITREQCLR}}
\index{DMA\_STATUS\_STATE\_WAITREQCLR@{DMA\_STATUS\_STATE\_WAITREQCLR}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_STATUS\_STATE\_WAITREQCLR}{DMA\_STATUS\_STATE\_WAITREQCLR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga405cd4043e3dc6c58ceafa11778538a4} 
\#define DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+WAITREQCLR~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_gae3669745e47ae38c0ddd1802e35da1e8}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+WAITREQCLR}} $<$$<$ 4)}

Shifted mode WAITREQCLR for DMA\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga9b1ecc10aacb577f48aef77b022c0735}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_STATUS\_STATE\_WRCHCTRLDATA@{DMA\_STATUS\_STATE\_WRCHCTRLDATA}}
\index{DMA\_STATUS\_STATE\_WRCHCTRLDATA@{DMA\_STATUS\_STATE\_WRCHCTRLDATA}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_STATUS\_STATE\_WRCHCTRLDATA}{DMA\_STATUS\_STATE\_WRCHCTRLDATA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga9b1ecc10aacb577f48aef77b022c0735} 
\#define DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+WRCHCTRLDATA~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga30279c7bb54b4a2b929dbcad67fce4c9}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+WRCHCTRLDATA}} $<$$<$ 4)}

Shifted mode WRCHCTRLDATA for DMA\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___d_m_a___bit_fields_ga7fcf881c9d572cf2491549d58e9d63f7}\index{EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}!DMA\_STATUS\_STATE\_WRDSTDATA@{DMA\_STATUS\_STATE\_WRDSTDATA}}
\index{DMA\_STATUS\_STATE\_WRDSTDATA@{DMA\_STATUS\_STATE\_WRDSTDATA}!EFM32GG\_DMA\_BitFields@{EFM32GG\_DMA\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{DMA\_STATUS\_STATE\_WRDSTDATA}{DMA\_STATUS\_STATE\_WRDSTDATA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___d_m_a___bit_fields_ga7fcf881c9d572cf2491549d58e9d63f7} 
\#define DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+WRDSTDATA~(\mbox{\hyperlink{group___e_f_m32_g_g___d_m_a___bit_fields_ga4e2c12419cbefcfa9fd9095aa6fc4561}{\+\_\+\+DMA\+\_\+\+STATUS\+\_\+\+STATE\+\_\+\+WRDSTDATA}} $<$$<$ 4)}

Shifted mode WRDSTDATA for DMA\+\_\+\+STATUS 