module MEM_WB (
	input wire clock,
	input wire [31:0] data_in_2,
	input wire [4:0] RD,
	output reg [31:0] data_out_2,
	output reg [4:0] RD_out);
	
always @(posedge clock) begin

	data_out_2 <= data_in_1;
	RD_out <= RD;
	
	end
	endmodule
	