# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../bram_dma_loop.ip_user_files/bd/DMA_LOOP/ip/DMA_LOOP_axi_bram_ctrl_0_0/sim/DMA_LOOP_axi_bram_ctrl_0_0.vhd" \
"../../../../bram_dma_loop.ip_user_files/bd/DMA_LOOP/ip/DMA_LOOP_c_shift_ram_0_0/sim/DMA_LOOP_c_shift_ram_0_0.vhd" \
"../../../../bram_dma_loop.ip_user_files/bd/DMA_LOOP/ip/DMA_LOOP_axi_dma_0_1/sim/DMA_LOOP_axi_dma_0_1.vhd" \

# Do not sort compile order
nosort
