# Optimized GF(2Â¹Â²â¸) Multiplier for AES-GCM (GHASH)

## ğŸ¯ Project Goal
The goal of this project is to **design and verify an optimized GF(2Â¹Â²â¸) multiplier** suitable for use in the **GHASH authentication block of AES-GCM**, focusing on reduced computational complexity and hardware efficiency.

Only the **GF(2Â¹Â²â¸) multiplication datapath** is implemented and optimized in this work.

---

## ğŸ“˜ Overview
This repository contains the design, implementation, and verification of an **optimized GF(2Â¹Â²â¸) multiplier** intended for use inside the **GHASH authentication block of AES-GCM**.

The scope of this work is **limited to the GF(2Â¹Â²â¸) multiplication datapath**.  
AES encryption (counter mode), GHASH control logic, and full AES-GCM integration are **not implemented** and are shown only for architectural context.

---

## ğŸ§© System Context: AES-GCM
AES-GCM consists of two major functional blocks:
- **Counter Mode (CTR)** â€“ Encryption
- **GHASH** â€“ Authentication

This project implements **only the GF(2Â¹Â²â¸) multiplier used inside the GHASH block**.

<p align="center">
  <img src="docs/aes_gcm_tree.png" width="450">
</p>

---

## ğŸ”§ GF(2Â¹Â²â¸) Multiplier â€“ High-Level Datapath
The GF(2Â¹Â²â¸) multiplier accepts two 128-bit inputs and produces a 128-bit reduced output as required by AES-GCM.  
The design is optimized using a **Karatsuba-based multiplication approach** followed by **AES-GCM polynomial reduction**.

<p align="center">
  <img src="docs/gf128_datapath.png" width="700">
</p>

---

## ğŸŒ³ Karatsuba-Based Internal Architecture
The internal structure of the multiplier uses Karatsuba decomposition to reduce multiplication complexity.  
The 128-bit operands are split into 64-bit halves and processed using three parallel GF(64Ã—64) polynomial multipliers.

<p align="center">
  <img src="docs/gf128_karatsuba_tree.png" width="700">
</p>

**Key architectural points:**
- Operand split: A â†’ (Aâ‚, Aâ‚€), B â†’ (Bâ‚, Bâ‚€)
- Three GF(64Ã—64) polynomial multipliers:
  - Pâ‚€ = Aâ‚€ Ã— Bâ‚€
  - Pâ‚ = (Aâ‚€ âŠ• Aâ‚)(Bâ‚€ âŠ• Bâ‚)
  - Pâ‚‚ = Aâ‚ Ã— Bâ‚
- Karatsuba recombination using XOR and shift operations
- Integrated reduction modulo **xÂ¹Â²â¸ + xâ· + xÂ² + x + 1** (AES-GCM polynomial)

---

## âš™ï¸ Implementation Details
- **HDL:** Verilog RTL
- **Arithmetic Domain:** GF(2)
- **Operations Used:** XOR and AND only
- **Architecture:** Non-pipelined (baseline)
- **Reduction:** Integrated AES-GCM polynomial reduction

---

## ğŸ§ª Verification Methodology
Functional verification is performed using **ModelSim** with self-checking testbenches.

- A naive GF(2Â¹Â²â¸) multiplier is implemented as a **golden reference**
- Outputs of the Karatsuba-based multiplier (with reduction) are compared against the reference
- Random and corner-case test vectors are applied

**Result:** Functional correctness verified (PASS for all test cases).

---
## ğŸ§ª Testbenches
Multiple testbenches are included to verify individual modules as well as the integrated design,
including comparison between naive and Karatsuba-based GF(2Â¹Â²â¸) multipliers.

---

## ğŸ“Œ Current Status
- GF(64) polynomial multiplier implemented and verified
- Naive GF(2Â¹Â²â¸) multiplier implemented (reference)
- Karatsuba-based GF(2Â¹Â²â¸) multiplier implemented
- AES-GCM reduction logic implemented and integrated
- Complete functional verification completed

---

## ğŸ”œ Planned Next Steps
- Introduce pipelining to study frequency and latency improvements
- Perform FPGA synthesis targeting **Intel (Altera) Cyclone IV**
- Compare naive and optimized designs in terms of:
  - Area
  - Timing
  - Latency

---

## ğŸ› ï¸ Tools Used
- Verilog RTL
- ModelSim (Simulation and Verification)
- Quartus Prime (FPGA Synthesis â€“ planned)

---

## â„¹ï¸ Notes
This repository focuses on a **core cryptographic arithmetic block** for academic study and hardware optimization analysis.  
It does not aim to provide a complete AES-GCM implementation.

---

## ğŸ‘¤ Author
**Syed Faheem**  
M.Tech â€“ VLSI Design  
