/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright 2016-2020 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_NIC0_RXE1_REGS_H_
#define ASIC_REG_NIC0_RXE1_REGS_H_

/*
 *****************************************
 *   NIC0_RXE1
 *   (Prototype: NIC_RXE)
 *****************************************
 */

#define mmNIC0_RXE1_CONTROL 0x544B000

#define mmNIC0_RXE1_SCATTER_CFG 0x544B004

#define mmNIC0_RXE1_SCATTER_CQ_ADDR 0x544B008

#define mmNIC0_RXE1_RAW_QPN_P0_0 0x544B010

#define mmNIC0_RXE1_RAW_QPN_P0_1 0x544B014

#define mmNIC0_RXE1_RAW_QPN_P1_0 0x544B018

#define mmNIC0_RXE1_RAW_QPN_P1_1 0x544B01C

#define mmNIC0_RXE1_RAW_QPN_P2_0 0x544B020

#define mmNIC0_RXE1_RAW_QPN_P2_1 0x544B024

#define mmNIC0_RXE1_RAW_QPN_P3_0 0x544B028

#define mmNIC0_RXE1_RAW_QPN_P3_1 0x544B02C

#define mmNIC0_RXE1_RXE_CHECKS 0x544B030

#define mmNIC0_RXE1_PKT_DROP 0x544B034

#define mmNIC0_RXE1_PKT_SIZE_CHECK_RC 0x544B038

#define mmNIC0_RXE1_PKT_SIZE_CHECK_RAW 0x544B03C

#define mmNIC0_RXE1_ARUSER_MMU_BP 0x544B064

#define mmNIC0_RXE1_AWUSER_LBW 0x544B068

#define mmNIC0_RXE1_ARPROT_HBW 0x544B070

#define mmNIC0_RXE1_AWPROT_LBW 0x544B074

#define mmNIC0_RXE1_WIN0_WQ_BASE_LO 0x544B080

#define mmNIC0_RXE1_WIN0_WQ_BASE_HI 0x544B084

#define mmNIC0_RXE1_WIN0_WQ_MISC 0x544B088

#define mmNIC0_RXE1_WIN1_WQ_BASE_LO 0x544B090

#define mmNIC0_RXE1_WIN1_WQ_BASE_HI 0x544B094

#define mmNIC0_RXE1_WIN1_WQ_MISC 0x544B098

#define mmNIC0_RXE1_WIN2_WQ_BASE_LO 0x544B0A0

#define mmNIC0_RXE1_WIN2_WQ_BASE_HI 0x544B0A4

#define mmNIC0_RXE1_WIN2_WQ_MISC 0x544B0A8

#define mmNIC0_RXE1_WIN3_WQ_BASE_LO 0x544B0B0

#define mmNIC0_RXE1_WIN3_WQ_BASE_HI 0x544B0B4

#define mmNIC0_RXE1_WIN3_WQ_MISC 0x544B0B8

#define mmNIC0_RXE1_CG 0x544B0D0

#define mmNIC0_RXE1_CG_TIMER 0x544B0D4

#define mmNIC0_RXE1_WQE_WQ_WR_OP_DISABLE 0x544B0D8

#define mmNIC0_RXE1_WQE_WQ_RDV_OP_DISABLE 0x544B0DC

#define mmNIC0_RXE1_WQE_WQ_RD_OP_DISABLE 0x544B0E0

#define mmNIC0_RXE1_WQE_MAX_WRITE_SEND_SIZE 0x544B0E4

#define mmNIC0_RXE1_WQE_MAX_MULTI_STRIDE_SIZE 0x544B0E8

#define mmNIC0_RXE1_CACHE_CFG 0x544B0F0

#define mmNIC0_RXE1_CACHE_INFO 0x544B0F4

#define mmNIC0_RXE1_CACHE_ADDR_LO 0x544B0F8

#define mmNIC0_RXE1_CACHE_ADDR_HI 0x544B0FC

#define mmNIC0_RXE1_CQ_BASE_ADDR_31_7 0x544B100

#define mmNIC0_RXE1_CQ_BASE_ADDR_63_32 0x544B104

#define mmNIC0_RXE1_CQ_LOG_MAX_SIZE 0x544B108

#define mmNIC0_RXE1_CQ_ARM_TIMEOUT_EN 0x544B110

#define mmNIC0_RXE1_CQ_ARM_TIMEOUT 0x544B114

#define mmNIC0_RXE1_CQ_CFG_0 0x544B180

#define mmNIC0_RXE1_CQ_CFG_1 0x544B184

#define mmNIC0_RXE1_CQ_CFG_2 0x544B188

#define mmNIC0_RXE1_CQ_CFG_3 0x544B18C

#define mmNIC0_RXE1_CQ_CFG_4 0x544B190

#define mmNIC0_RXE1_CQ_CFG_5 0x544B194

#define mmNIC0_RXE1_CQ_CFG_6 0x544B198

#define mmNIC0_RXE1_CQ_CFG_7 0x544B19C

#define mmNIC0_RXE1_CQ_CFG_8 0x544B1A0

#define mmNIC0_RXE1_CQ_CFG_9 0x544B1A4

#define mmNIC0_RXE1_CQ_CFG_10 0x544B1A8

#define mmNIC0_RXE1_CQ_CFG_11 0x544B1AC

#define mmNIC0_RXE1_CQ_CFG_12 0x544B1B0

#define mmNIC0_RXE1_CQ_CFG_13 0x544B1B4

#define mmNIC0_RXE1_CQ_CFG_14 0x544B1B8

#define mmNIC0_RXE1_CQ_CFG_15 0x544B1BC

#define mmNIC0_RXE1_CQ_CFG_16 0x544B1C0

#define mmNIC0_RXE1_CQ_CFG_17 0x544B1C4

#define mmNIC0_RXE1_CQ_CFG_18 0x544B1C8

#define mmNIC0_RXE1_CQ_CFG_19 0x544B1CC

#define mmNIC0_RXE1_CQ_CFG_20 0x544B1D0

#define mmNIC0_RXE1_CQ_CFG_21 0x544B1D4

#define mmNIC0_RXE1_CQ_CFG_22 0x544B1D8

#define mmNIC0_RXE1_CQ_CFG_23 0x544B1DC

#define mmNIC0_RXE1_CQ_CFG_24 0x544B1E0

#define mmNIC0_RXE1_CQ_CFG_25 0x544B1E4

#define mmNIC0_RXE1_CQ_CFG_26 0x544B1E8

#define mmNIC0_RXE1_CQ_CFG_27 0x544B1EC

#define mmNIC0_RXE1_CQ_CFG_28 0x544B1F0

#define mmNIC0_RXE1_CQ_CFG_29 0x544B1F4

#define mmNIC0_RXE1_CQ_CFG_30 0x544B1F8

#define mmNIC0_RXE1_CQ_CFG_31 0x544B1FC

#define mmNIC0_RXE1_CQ_WRITE_INDEX_0 0x544B200

#define mmNIC0_RXE1_CQ_WRITE_INDEX_1 0x544B204

#define mmNIC0_RXE1_CQ_WRITE_INDEX_2 0x544B208

#define mmNIC0_RXE1_CQ_WRITE_INDEX_3 0x544B20C

#define mmNIC0_RXE1_CQ_WRITE_INDEX_4 0x544B210

#define mmNIC0_RXE1_CQ_WRITE_INDEX_5 0x544B214

#define mmNIC0_RXE1_CQ_WRITE_INDEX_6 0x544B218

#define mmNIC0_RXE1_CQ_WRITE_INDEX_7 0x544B21C

#define mmNIC0_RXE1_CQ_WRITE_INDEX_8 0x544B220

#define mmNIC0_RXE1_CQ_WRITE_INDEX_9 0x544B224

#define mmNIC0_RXE1_CQ_WRITE_INDEX_10 0x544B228

#define mmNIC0_RXE1_CQ_WRITE_INDEX_11 0x544B22C

#define mmNIC0_RXE1_CQ_WRITE_INDEX_12 0x544B230

#define mmNIC0_RXE1_CQ_WRITE_INDEX_13 0x544B234

#define mmNIC0_RXE1_CQ_WRITE_INDEX_14 0x544B238

#define mmNIC0_RXE1_CQ_WRITE_INDEX_15 0x544B23C

#define mmNIC0_RXE1_CQ_WRITE_INDEX_16 0x544B240

#define mmNIC0_RXE1_CQ_WRITE_INDEX_17 0x544B244

#define mmNIC0_RXE1_CQ_WRITE_INDEX_18 0x544B248

#define mmNIC0_RXE1_CQ_WRITE_INDEX_19 0x544B24C

#define mmNIC0_RXE1_CQ_WRITE_INDEX_20 0x544B250

#define mmNIC0_RXE1_CQ_WRITE_INDEX_21 0x544B254

#define mmNIC0_RXE1_CQ_WRITE_INDEX_22 0x544B258

#define mmNIC0_RXE1_CQ_WRITE_INDEX_23 0x544B25C

#define mmNIC0_RXE1_CQ_WRITE_INDEX_24 0x544B260

#define mmNIC0_RXE1_CQ_WRITE_INDEX_25 0x544B264

#define mmNIC0_RXE1_CQ_WRITE_INDEX_26 0x544B268

#define mmNIC0_RXE1_CQ_WRITE_INDEX_27 0x544B26C

#define mmNIC0_RXE1_CQ_WRITE_INDEX_28 0x544B270

#define mmNIC0_RXE1_CQ_WRITE_INDEX_29 0x544B274

#define mmNIC0_RXE1_CQ_WRITE_INDEX_30 0x544B278

#define mmNIC0_RXE1_CQ_WRITE_INDEX_31 0x544B27C

#define mmNIC0_RXE1_CQ_PRODUCER_INDEX_0 0x544B280

#define mmNIC0_RXE1_CQ_PRODUCER_INDEX_1 0x544B284

#define mmNIC0_RXE1_CQ_PRODUCER_INDEX_2 0x544B288

#define mmNIC0_RXE1_CQ_PRODUCER_INDEX_3 0x544B28C

#define mmNIC0_RXE1_CQ_PRODUCER_INDEX_4 0x544B290

#define mmNIC0_RXE1_CQ_PRODUCER_INDEX_5 0x544B294

#define mmNIC0_RXE1_CQ_PRODUCER_INDEX_6 0x544B298

#define mmNIC0_RXE1_CQ_PRODUCER_INDEX_7 0x544B29C

#define mmNIC0_RXE1_CQ_PRODUCER_INDEX_8 0x544B2A0

#define mmNIC0_RXE1_CQ_PRODUCER_INDEX_9 0x544B2A4

#define mmNIC0_RXE1_CQ_PRODUCER_INDEX_10 0x544B2A8

#define mmNIC0_RXE1_CQ_PRODUCER_INDEX_11 0x544B2AC

#define mmNIC0_RXE1_CQ_PRODUCER_INDEX_12 0x544B2B0

#define mmNIC0_RXE1_CQ_PRODUCER_INDEX_13 0x544B2B4

#define mmNIC0_RXE1_CQ_PRODUCER_INDEX_14 0x544B2B8

#define mmNIC0_RXE1_CQ_PRODUCER_INDEX_15 0x544B2BC

#define mmNIC0_RXE1_CQ_PRODUCER_INDEX_16 0x544B2C0

#define mmNIC0_RXE1_CQ_PRODUCER_INDEX_17 0x544B2C4

#define mmNIC0_RXE1_CQ_PRODUCER_INDEX_18 0x544B2C8

#define mmNIC0_RXE1_CQ_PRODUCER_INDEX_19 0x544B2CC

#define mmNIC0_RXE1_CQ_PRODUCER_INDEX_20 0x544B2D0

#define mmNIC0_RXE1_CQ_PRODUCER_INDEX_21 0x544B2D4

#define mmNIC0_RXE1_CQ_PRODUCER_INDEX_22 0x544B2D8

#define mmNIC0_RXE1_CQ_PRODUCER_INDEX_23 0x544B2DC

#define mmNIC0_RXE1_CQ_PRODUCER_INDEX_24 0x544B2E0

#define mmNIC0_RXE1_CQ_PRODUCER_INDEX_25 0x544B2E4

#define mmNIC0_RXE1_CQ_PRODUCER_INDEX_26 0x544B2E8

#define mmNIC0_RXE1_CQ_PRODUCER_INDEX_27 0x544B2EC

#define mmNIC0_RXE1_CQ_PRODUCER_INDEX_28 0x544B2F0

#define mmNIC0_RXE1_CQ_PRODUCER_INDEX_29 0x544B2F4

#define mmNIC0_RXE1_CQ_PRODUCER_INDEX_30 0x544B2F8

#define mmNIC0_RXE1_CQ_PRODUCER_INDEX_31 0x544B2FC

#define mmNIC0_RXE1_CQ_CONSUMER_INDEX_0 0x544B300

#define mmNIC0_RXE1_CQ_CONSUMER_INDEX_1 0x544B304

#define mmNIC0_RXE1_CQ_CONSUMER_INDEX_2 0x544B308

#define mmNIC0_RXE1_CQ_CONSUMER_INDEX_3 0x544B30C

#define mmNIC0_RXE1_CQ_CONSUMER_INDEX_4 0x544B310

#define mmNIC0_RXE1_CQ_CONSUMER_INDEX_5 0x544B314

#define mmNIC0_RXE1_CQ_CONSUMER_INDEX_6 0x544B318

#define mmNIC0_RXE1_CQ_CONSUMER_INDEX_7 0x544B31C

#define mmNIC0_RXE1_CQ_CONSUMER_INDEX_8 0x544B320

#define mmNIC0_RXE1_CQ_CONSUMER_INDEX_9 0x544B324

#define mmNIC0_RXE1_CQ_CONSUMER_INDEX_10 0x544B328

#define mmNIC0_RXE1_CQ_CONSUMER_INDEX_11 0x544B32C

#define mmNIC0_RXE1_CQ_CONSUMER_INDEX_12 0x544B330

#define mmNIC0_RXE1_CQ_CONSUMER_INDEX_13 0x544B334

#define mmNIC0_RXE1_CQ_CONSUMER_INDEX_14 0x544B338

#define mmNIC0_RXE1_CQ_CONSUMER_INDEX_15 0x544B33C

#define mmNIC0_RXE1_CQ_CONSUMER_INDEX_16 0x544B340

#define mmNIC0_RXE1_CQ_CONSUMER_INDEX_17 0x544B344

#define mmNIC0_RXE1_CQ_CONSUMER_INDEX_18 0x544B348

#define mmNIC0_RXE1_CQ_CONSUMER_INDEX_19 0x544B34C

#define mmNIC0_RXE1_CQ_CONSUMER_INDEX_20 0x544B350

#define mmNIC0_RXE1_CQ_CONSUMER_INDEX_21 0x544B354

#define mmNIC0_RXE1_CQ_CONSUMER_INDEX_22 0x544B358

#define mmNIC0_RXE1_CQ_CONSUMER_INDEX_23 0x544B35C

#define mmNIC0_RXE1_CQ_CONSUMER_INDEX_24 0x544B360

#define mmNIC0_RXE1_CQ_CONSUMER_INDEX_25 0x544B364

#define mmNIC0_RXE1_CQ_CONSUMER_INDEX_26 0x544B368

#define mmNIC0_RXE1_CQ_CONSUMER_INDEX_27 0x544B36C

#define mmNIC0_RXE1_CQ_CONSUMER_INDEX_28 0x544B370

#define mmNIC0_RXE1_CQ_CONSUMER_INDEX_29 0x544B374

#define mmNIC0_RXE1_CQ_CONSUMER_INDEX_30 0x544B378

#define mmNIC0_RXE1_CQ_CONSUMER_INDEX_31 0x544B37C

#define mmNIC0_RXE1_CQ_PI_ADDR_LO_0 0x544B380

#define mmNIC0_RXE1_CQ_PI_ADDR_LO_1 0x544B384

#define mmNIC0_RXE1_CQ_PI_ADDR_LO_2 0x544B388

#define mmNIC0_RXE1_CQ_PI_ADDR_LO_3 0x544B38C

#define mmNIC0_RXE1_CQ_PI_ADDR_LO_4 0x544B390

#define mmNIC0_RXE1_CQ_PI_ADDR_LO_5 0x544B394

#define mmNIC0_RXE1_CQ_PI_ADDR_LO_6 0x544B398

#define mmNIC0_RXE1_CQ_PI_ADDR_LO_7 0x544B39C

#define mmNIC0_RXE1_CQ_PI_ADDR_LO_8 0x544B3A0

#define mmNIC0_RXE1_CQ_PI_ADDR_LO_9 0x544B3A4

#define mmNIC0_RXE1_CQ_PI_ADDR_LO_10 0x544B3A8

#define mmNIC0_RXE1_CQ_PI_ADDR_LO_11 0x544B3AC

#define mmNIC0_RXE1_CQ_PI_ADDR_LO_12 0x544B3B0

#define mmNIC0_RXE1_CQ_PI_ADDR_LO_13 0x544B3B4

#define mmNIC0_RXE1_CQ_PI_ADDR_LO_14 0x544B3B8

#define mmNIC0_RXE1_CQ_PI_ADDR_LO_15 0x544B3BC

#define mmNIC0_RXE1_CQ_PI_ADDR_LO_16 0x544B3C0

#define mmNIC0_RXE1_CQ_PI_ADDR_LO_17 0x544B3C4

#define mmNIC0_RXE1_CQ_PI_ADDR_LO_18 0x544B3C8

#define mmNIC0_RXE1_CQ_PI_ADDR_LO_19 0x544B3CC

#define mmNIC0_RXE1_CQ_PI_ADDR_LO_20 0x544B3D0

#define mmNIC0_RXE1_CQ_PI_ADDR_LO_21 0x544B3D4

#define mmNIC0_RXE1_CQ_PI_ADDR_LO_22 0x544B3D8

#define mmNIC0_RXE1_CQ_PI_ADDR_LO_23 0x544B3DC

#define mmNIC0_RXE1_CQ_PI_ADDR_LO_24 0x544B3E0

#define mmNIC0_RXE1_CQ_PI_ADDR_LO_25 0x544B3E4

#define mmNIC0_RXE1_CQ_PI_ADDR_LO_26 0x544B3E8

#define mmNIC0_RXE1_CQ_PI_ADDR_LO_27 0x544B3EC

#define mmNIC0_RXE1_CQ_PI_ADDR_LO_28 0x544B3F0

#define mmNIC0_RXE1_CQ_PI_ADDR_LO_29 0x544B3F4

#define mmNIC0_RXE1_CQ_PI_ADDR_LO_30 0x544B3F8

#define mmNIC0_RXE1_CQ_PI_ADDR_LO_31 0x544B3FC

#define mmNIC0_RXE1_CQ_PI_ADDR_HI_0 0x544B400

#define mmNIC0_RXE1_CQ_PI_ADDR_HI_1 0x544B404

#define mmNIC0_RXE1_CQ_PI_ADDR_HI_2 0x544B408

#define mmNIC0_RXE1_CQ_PI_ADDR_HI_3 0x544B40C

#define mmNIC0_RXE1_CQ_PI_ADDR_HI_4 0x544B410

#define mmNIC0_RXE1_CQ_PI_ADDR_HI_5 0x544B414

#define mmNIC0_RXE1_CQ_PI_ADDR_HI_6 0x544B418

#define mmNIC0_RXE1_CQ_PI_ADDR_HI_7 0x544B41C

#define mmNIC0_RXE1_CQ_PI_ADDR_HI_8 0x544B420

#define mmNIC0_RXE1_CQ_PI_ADDR_HI_9 0x544B424

#define mmNIC0_RXE1_CQ_PI_ADDR_HI_10 0x544B428

#define mmNIC0_RXE1_CQ_PI_ADDR_HI_11 0x544B42C

#define mmNIC0_RXE1_CQ_PI_ADDR_HI_12 0x544B430

#define mmNIC0_RXE1_CQ_PI_ADDR_HI_13 0x544B434

#define mmNIC0_RXE1_CQ_PI_ADDR_HI_14 0x544B438

#define mmNIC0_RXE1_CQ_PI_ADDR_HI_15 0x544B43C

#define mmNIC0_RXE1_CQ_PI_ADDR_HI_16 0x544B440

#define mmNIC0_RXE1_CQ_PI_ADDR_HI_17 0x544B444

#define mmNIC0_RXE1_CQ_PI_ADDR_HI_18 0x544B448

#define mmNIC0_RXE1_CQ_PI_ADDR_HI_19 0x544B44C

#define mmNIC0_RXE1_CQ_PI_ADDR_HI_20 0x544B450

#define mmNIC0_RXE1_CQ_PI_ADDR_HI_21 0x544B454

#define mmNIC0_RXE1_CQ_PI_ADDR_HI_22 0x544B458

#define mmNIC0_RXE1_CQ_PI_ADDR_HI_23 0x544B45C

#define mmNIC0_RXE1_CQ_PI_ADDR_HI_24 0x544B460

#define mmNIC0_RXE1_CQ_PI_ADDR_HI_25 0x544B464

#define mmNIC0_RXE1_CQ_PI_ADDR_HI_26 0x544B468

#define mmNIC0_RXE1_CQ_PI_ADDR_HI_27 0x544B46C

#define mmNIC0_RXE1_CQ_PI_ADDR_HI_28 0x544B470

#define mmNIC0_RXE1_CQ_PI_ADDR_HI_29 0x544B474

#define mmNIC0_RXE1_CQ_PI_ADDR_HI_30 0x544B478

#define mmNIC0_RXE1_CQ_PI_ADDR_HI_31 0x544B47C

#define mmNIC0_RXE1_CQ_AXI_PROT_0 0x544B480

#define mmNIC0_RXE1_CQ_AXI_PROT_1 0x544B484

#define mmNIC0_RXE1_CQ_AXI_PROT_2 0x544B488

#define mmNIC0_RXE1_CQ_AXI_PROT_3 0x544B48C

#define mmNIC0_RXE1_CQ_AXI_PROT_4 0x544B490

#define mmNIC0_RXE1_CQ_AXI_PROT_5 0x544B494

#define mmNIC0_RXE1_CQ_AXI_PROT_6 0x544B498

#define mmNIC0_RXE1_CQ_AXI_PROT_7 0x544B49C

#define mmNIC0_RXE1_CQ_AXI_PROT_8 0x544B4A0

#define mmNIC0_RXE1_CQ_AXI_PROT_9 0x544B4A4

#define mmNIC0_RXE1_CQ_AXI_PROT_10 0x544B4A8

#define mmNIC0_RXE1_CQ_AXI_PROT_11 0x544B4AC

#define mmNIC0_RXE1_CQ_AXI_PROT_12 0x544B4B0

#define mmNIC0_RXE1_CQ_AXI_PROT_13 0x544B4B4

#define mmNIC0_RXE1_CQ_AXI_PROT_14 0x544B4B8

#define mmNIC0_RXE1_CQ_AXI_PROT_15 0x544B4BC

#define mmNIC0_RXE1_CQ_AXI_PROT_16 0x544B4C0

#define mmNIC0_RXE1_CQ_AXI_PROT_17 0x544B4C4

#define mmNIC0_RXE1_CQ_AXI_PROT_18 0x544B4C8

#define mmNIC0_RXE1_CQ_AXI_PROT_19 0x544B4CC

#define mmNIC0_RXE1_CQ_AXI_PROT_20 0x544B4D0

#define mmNIC0_RXE1_CQ_AXI_PROT_21 0x544B4D4

#define mmNIC0_RXE1_CQ_AXI_PROT_22 0x544B4D8

#define mmNIC0_RXE1_CQ_AXI_PROT_23 0x544B4DC

#define mmNIC0_RXE1_CQ_AXI_PROT_24 0x544B4E0

#define mmNIC0_RXE1_CQ_AXI_PROT_25 0x544B4E4

#define mmNIC0_RXE1_CQ_AXI_PROT_26 0x544B4E8

#define mmNIC0_RXE1_CQ_AXI_PROT_27 0x544B4EC

#define mmNIC0_RXE1_CQ_AXI_PROT_28 0x544B4F0

#define mmNIC0_RXE1_CQ_AXI_PROT_29 0x544B4F4

#define mmNIC0_RXE1_CQ_AXI_PROT_30 0x544B4F8

#define mmNIC0_RXE1_CQ_AXI_PROT_31 0x544B4FC

#define mmNIC0_RXE1_CQ_LOG_SIZE_0 0x544B500

#define mmNIC0_RXE1_CQ_LOG_SIZE_1 0x544B504

#define mmNIC0_RXE1_CQ_LOG_SIZE_2 0x544B508

#define mmNIC0_RXE1_CQ_LOG_SIZE_3 0x544B50C

#define mmNIC0_RXE1_CQ_LOG_SIZE_4 0x544B510

#define mmNIC0_RXE1_CQ_LOG_SIZE_5 0x544B514

#define mmNIC0_RXE1_CQ_LOG_SIZE_6 0x544B518

#define mmNIC0_RXE1_CQ_LOG_SIZE_7 0x544B51C

#define mmNIC0_RXE1_CQ_LOG_SIZE_8 0x544B520

#define mmNIC0_RXE1_CQ_LOG_SIZE_9 0x544B524

#define mmNIC0_RXE1_CQ_LOG_SIZE_10 0x544B528

#define mmNIC0_RXE1_CQ_LOG_SIZE_11 0x544B52C

#define mmNIC0_RXE1_CQ_LOG_SIZE_12 0x544B530

#define mmNIC0_RXE1_CQ_LOG_SIZE_13 0x544B534

#define mmNIC0_RXE1_CQ_LOG_SIZE_14 0x544B538

#define mmNIC0_RXE1_CQ_LOG_SIZE_15 0x544B53C

#define mmNIC0_RXE1_CQ_LOG_SIZE_16 0x544B540

#define mmNIC0_RXE1_CQ_LOG_SIZE_17 0x544B544

#define mmNIC0_RXE1_CQ_LOG_SIZE_18 0x544B548

#define mmNIC0_RXE1_CQ_LOG_SIZE_19 0x544B54C

#define mmNIC0_RXE1_CQ_LOG_SIZE_20 0x544B550

#define mmNIC0_RXE1_CQ_LOG_SIZE_21 0x544B554

#define mmNIC0_RXE1_CQ_LOG_SIZE_22 0x544B558

#define mmNIC0_RXE1_CQ_LOG_SIZE_23 0x544B55C

#define mmNIC0_RXE1_CQ_LOG_SIZE_24 0x544B560

#define mmNIC0_RXE1_CQ_LOG_SIZE_25 0x544B564

#define mmNIC0_RXE1_CQ_LOG_SIZE_26 0x544B568

#define mmNIC0_RXE1_CQ_LOG_SIZE_27 0x544B56C

#define mmNIC0_RXE1_CQ_LOG_SIZE_28 0x544B570

#define mmNIC0_RXE1_CQ_LOG_SIZE_29 0x544B574

#define mmNIC0_RXE1_CQ_LOG_SIZE_30 0x544B578

#define mmNIC0_RXE1_CQ_LOG_SIZE_31 0x544B57C

#define mmNIC0_RXE1_RDV_SEND_WQ_BASE_ADDR_LO 0x544B600

#define mmNIC0_RXE1_RDV_SEND_WQ_BASE_ADDR_HI 0x544B604

#define mmNIC0_RXE1_RDV_LOG_MAX_WQ_SIZE 0x544B608

#define mmNIC0_RXE1_LBW_BASE_LO 0x544B700

#define mmNIC0_RXE1_LBW_BASE_HI 0x544B704

#define mmNIC0_RXE1_LBW_LOG_SIZE 0x544B708

#define mmNIC0_RXE1_RAW_BASE_LO_P0_0 0x544B710

#define mmNIC0_RXE1_RAW_BASE_LO_P0_1 0x544B714

#define mmNIC0_RXE1_RAW_BASE_HI_P0_0 0x544B720

#define mmNIC0_RXE1_RAW_BASE_HI_P0_1 0x544B724

#define mmNIC0_RXE1_RAW_MISC_P0_0 0x544B730

#define mmNIC0_RXE1_RAW_MISC_P0_1 0x544B734

#define mmNIC0_RXE1_RAW_BASE_LO_P1_0 0x544B750

#define mmNIC0_RXE1_RAW_BASE_LO_P1_1 0x544B754

#define mmNIC0_RXE1_RAW_BASE_HI_P1_0 0x544B760

#define mmNIC0_RXE1_RAW_BASE_HI_P1_1 0x544B764

#define mmNIC0_RXE1_RAW_MISC_P1_0 0x544B770

#define mmNIC0_RXE1_RAW_MISC_P1_1 0x544B774

#define mmNIC0_RXE1_RAW_BASE_LO_P2_0 0x544B790

#define mmNIC0_RXE1_RAW_BASE_LO_P2_1 0x544B794

#define mmNIC0_RXE1_RAW_BASE_HI_P2_0 0x544B7A0

#define mmNIC0_RXE1_RAW_BASE_HI_P2_1 0x544B7A4

#define mmNIC0_RXE1_RAW_MISC_P2_0 0x544B7B0

#define mmNIC0_RXE1_RAW_MISC_P2_1 0x544B7B4

#define mmNIC0_RXE1_RAW_BASE_LO_P3_0 0x544B7D0

#define mmNIC0_RXE1_RAW_BASE_LO_P3_1 0x544B7D4

#define mmNIC0_RXE1_RAW_BASE_HI_P3_0 0x544B7E0

#define mmNIC0_RXE1_RAW_BASE_HI_P3_1 0x544B7E4

#define mmNIC0_RXE1_RAW_MISC_P3_0 0x544B7F0

#define mmNIC0_RXE1_RAW_MISC_P3_1 0x544B7F4

#define mmNIC0_RXE1_SEI_INTR_CAUSE 0x544B800

#define mmNIC0_RXE1_SEI_INTR_MASK 0x544B804

#define mmNIC0_RXE1_SEI_INTR_CLEAR 0x544B808

#define mmNIC0_RXE1_SPI_INTR_CAUSE 0x544B810

#define mmNIC0_RXE1_SPI_INTR_MASK 0x544B814

#define mmNIC0_RXE1_SPI_INTR_CLEAR 0x544B818

#define mmNIC0_RXE1_DBG_SPMU_SELECT 0x544BA00

#define mmNIC0_RXE1_DBG_INV_OP_0 0x544BA04

#define mmNIC0_RXE1_DBG_INV_OP_1 0x544BA08

#define mmNIC0_RXE1_DBG_AXI_ERR 0x544BA0C

#define mmNIC0_RXE1_DBG_AXI_CQE_ERR 0x544BA10

#define mmNIC0_RXE1_DBG_AXI_LBW_ERR 0x544BA14

#define mmNIC0_RXE1_DBG_EN 0x544BA18

#define mmNIC0_RXE1_DBG_CQ_ARM_ON 0x544BA1C

#define mmNIC0_RXE1_DBG_CQ_ARM_SEL 0x544BA20

#define mmNIC0_RXE1_DBG_CQ_ARM_IDX 0x544BA24

#define mmNIC0_RXE1_DBG_SLICE_MAIN 0x544BA28

#define mmNIC0_RXE1_DBG_SLICE_SCT 0x544BA2C

#endif /* ASIC_REG_NIC0_RXE1_REGS_H_ */
