INFO: [VRFC 10-163] Analyzing VHDL file "U:/VHDL Test/CS2022 Assignment 1/Assignment2/Assignment2.srcs/B_input_logic_sim/new/B_input_logic_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity B_input_logic_tb
