Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue May 17 15:03:37 2022
| Host         : MECHREVO-BILL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    81 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              24 |           11 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |               8 |            8 |
| Yes          | No                    | Yes                    |              26 |            7 |
| Yes          | Yes                   | No                     |              24 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |       Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                          |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | reader/rx_reg10_out      |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | reader/rx_reg            |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | reader/rx_reg12_out      |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | reader/rx_reg2_out       |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | reader/rx_reg4_out       |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | reader/rx_reg6_out       |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | reader/rx_reg8_out       |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | reader/rx_reg14_out      |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | writer/tx_i_1_n_0        | sw_IBUF[7]       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | reader/rx_cnt[3]_i_1_n_0 | sw_IBUF[7]       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | writer/tx_cnt0           | sw_IBUF[7]       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | reader/rx_vld0           | sw_IBUF[7]       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | writer/tx_rd0            | sw_IBUF[7]       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | tx_data                  | tx_data0         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | input_data               | tx_data0         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG |                          | sw_IBUF[7]       |               12 |             28 |         2.33 |
+----------------+--------------------------+------------------+------------------+----------------+--------------+


