<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/signed4.v.html" target="file-frame">third_party/tests/ivtest/ivltests/signed4.v</a>
defines: 
time_elapsed: 1.000s
ram usage: 41304 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpopept0_m/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/signed4.v.html" target="file-frame">third_party/tests/ivtest/ivltests/signed4.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/signed4.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/signed4.v:22</a>: No timescale set for &#34;signed1&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/signed4.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/signed4.v:22</a>: Compile module &#34;work@signed1&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/signed4.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/signed4.v:22</a>: Top level module &#34;work@signed1&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpopept0_m/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_signed1
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpopept0_m/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpopept0_m/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@signed1)
 |vpiName:work@signed1
 |uhdmallPackages:
 \_package: builtin, parent:work@signed1
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@signed1, file:<a href="../../../../third_party/tests/ivtest/ivltests/signed4.v.html" target="file-frame">third_party/tests/ivtest/ivltests/signed4.v</a>, line:22, parent:work@signed1
   |vpiDefName:work@signed1
   |vpiFullName:work@signed1
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:28
       |vpiFullName:work@signed1
       |vpiStmt:
       \_assignment: , line:29
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (x), line:29
           |vpiName:x
           |vpiFullName:work@signed1.x
         |vpiRhs:
         \_constant: , line:29
           |vpiConstType:3
           |vpiDecompile:8&#39;b0000_0011
           |vpiSize:8
           |BIN:8&#39;b0000_0011
       |vpiStmt:
       \_assignment: , line:30
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (y), line:30
           |vpiName:y
           |vpiFullName:work@signed1.y
         |vpiRhs:
         \_constant: , line:30
           |vpiConstType:3
           |vpiDecompile:8&#39;b1111_1101
           |vpiSize:8
           |BIN:8&#39;b1111_1101
       |vpiStmt:
       \_sys_func_call: ($display), line:32
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:32
           |vpiConstType:6
           |vpiDecompile:&#34;x = %0d (should be 3)&#34;
           |vpiSize:23
           |STRING:&#34;x = %0d (should be 3)&#34;
         |vpiArgument:
         \_ref_obj: (x), line:32
           |vpiName:x
       |vpiStmt:
       \_sys_func_call: ($display), line:33
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:33
           |vpiConstType:6
           |vpiDecompile:&#34;y = %0d (should be -3)&#34;
           |vpiSize:24
           |STRING:&#34;y = %0d (should be -3)&#34;
         |vpiArgument:
         \_ref_obj: (y), line:33
           |vpiName:y
       |vpiStmt:
       \_assignment: , line:35
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (x), line:35
           |vpiName:x
           |vpiFullName:work@signed1.x
         |vpiRhs:
         \_ref_obj: (y), line:35
           |vpiName:y
           |vpiFullName:work@signed1.y
       |vpiStmt:
       \_sys_func_call: ($display), line:36
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:36
           |vpiConstType:6
           |vpiDecompile:&#34;x = %0d (should be 253)&#34;
           |vpiSize:25
           |STRING:&#34;x = %0d (should be 253)&#34;
         |vpiArgument:
         \_ref_obj: (x), line:36
           |vpiName:x
   |vpiNet:
   \_logic_net: (x), line:24
     |vpiName:x
     |vpiFullName:work@signed1.x
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (y), line:25
     |vpiName:y
     |vpiFullName:work@signed1.y
     |vpiNetType:48
 |uhdmtopModules:
 \_module: work@signed1 (work@signed1), file:<a href="../../../../third_party/tests/ivtest/ivltests/signed4.v.html" target="file-frame">third_party/tests/ivtest/ivltests/signed4.v</a>, line:22
   |vpiDefName:work@signed1
   |vpiName:work@signed1
   |vpiNet:
   \_logic_net: (x), line:24, parent:work@signed1
     |vpiName:x
     |vpiFullName:work@signed1.x
     |vpiNetType:48
     |vpiRange:
     \_range: , line:24
       |vpiLeftRange:
       \_constant: , line:24
         |vpiConstType:7
         |vpiDecompile:7
         |vpiSize:32
         |INT:7
       |vpiRightRange:
       \_constant: , line:24
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (y), line:25, parent:work@signed1
     |vpiName:y
     |vpiFullName:work@signed1.y
     |vpiNetType:48
Object: \work_signed1 of type 3000
Object: \work_signed1 of type 32
Object: \x of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \y of type 36
Object: \work_signed1 of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \x of type 608
Object:  of type 7
Object:  of type 3
Object: \y of type 608
Object:  of type 7
Object: \$display of type 56
Object:  of type 7
Object: \x of type 608
Object: \$display of type 56
Object:  of type 7
Object: \y of type 608
Object:  of type 3
Object: \x of type 608
Object: \y of type 608
Object: \$display of type 56
Object:  of type 7
Object: \x of type 608
Object: \x of type 36
Object: \y of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_signed1&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c36d30] str=&#39;\work_signed1&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/signed4.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/signed4.v:24</a>.0-24.0&gt; [0x2c36f90] str=&#39;\x&#39; reg
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/signed4.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/signed4.v:24</a>.0-24.0&gt; [0x2c31d60]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/signed4.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/signed4.v:24</a>.0-24.0&gt; [0x2c32280] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/signed4.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/signed4.v:24</a>.0-24.0&gt; [0x2c32460] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/signed4.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/signed4.v:25</a>.0-25.0&gt; [0x2c320c0] str=&#39;\y&#39; reg
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2c32730]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/signed4.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/signed4.v:28</a>.0-28.0&gt; [0x2c32850]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/signed4.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/signed4.v:29</a>.0-29.0&gt; [0x2c329c0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/signed4.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/signed4.v:29</a>.0-29.0&gt; [0x2c32d30] str=&#39;\x&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/signed4.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/signed4.v:29</a>.0-29.0&gt; [0x2c331d0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/signed4.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/signed4.v:30</a>.0-30.0&gt; [0x2c33070]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/signed4.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/signed4.v:30</a>.0-30.0&gt; [0x2c33380] str=&#39;\y&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/signed4.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/signed4.v:30</a>.0-30.0&gt; [0x2c336a0] bits=&#39;00000000000000000000000000001111&#39;(32) range=[31:0] int=15
          AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/signed4.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/signed4.v:32</a>.0-32.0&gt; [0x2c33540] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/signed4.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/signed4.v:32</a>.0-32.0&gt; [0x2c33aa0] str=&#39;&#34;x = %0d (should be 3)&#34;&#39; bits=&#39;0010001001111000001000000011110100100000001001010011000001100100001000000010100001110011011010000110111101110101011011000110010000100000011000100110010100100000001100110010100100100010&#39;(184) range=[183:0] int=540223778
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/signed4.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/signed4.v:32</a>.0-32.0&gt; [0x2c33850] str=&#39;\x&#39;
          AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/signed4.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/signed4.v:33</a>.0-33.0&gt; [0x2c33c80] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/signed4.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/signed4.v:33</a>.0-33.0&gt; [0x2c33fe0] str=&#39;&#34;y = %0d (should be -3)&#34;&#39; bits=&#39;001000100111100100100000001111010010000000100101001100000110010000100000001010000111001101101000011011110111010101101100011001000010000001100010011001010010000000101101001100110010100100100010&#39;(192) range=[191:0] int=758327586
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/signed4.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/signed4.v:33</a>.0-33.0&gt; [0x2c33da0] str=&#39;\y&#39;
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/signed4.v.html#l-35" target="file-frame">third_party/tests/ivtest/ivltests/signed4.v:35</a>.0-35.0&gt; [0x2c34220]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/signed4.v.html#l-35" target="file-frame">third_party/tests/ivtest/ivltests/signed4.v:35</a>.0-35.0&gt; [0x2c34340] str=&#39;\x&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/signed4.v.html#l-35" target="file-frame">third_party/tests/ivtest/ivltests/signed4.v:35</a>.0-35.0&gt; [0x2c34500] str=&#39;\y&#39;
          AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/signed4.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/signed4.v:36</a>.0-36.0&gt; [0x2c34690] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/signed4.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/signed4.v:36</a>.0-36.0&gt; [0x2c34a40] str=&#39;&#34;x = %0d (should be 253)&#34;&#39; bits=&#39;00100010011110000010000000111101001000000010010100110000011001000010000000101000011100110110100001101111011101010110110001100100001000000110001001100101001000000011001000110101001100110010100100100010&#39;(200) range=[199:0] int=892545314
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/signed4.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/signed4.v:36</a>.0-36.0&gt; [0x2c34800] str=&#39;\x&#39;
<a href="../../../../third_party/tests/ivtest/ivltests/signed4.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/signed4.v:32</a>: ERROR: System task `$display&#39; called with invalid/unsupported format specifier.

</pre>
</body>