0.7
2020.2
May  7 2023
15:24:31
C:/Users/admin/Verilog_Ram/basic-fpga-projects/mux_2x1/mux_2x1.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
C:/Users/admin/Verilog_Ram/basic-fpga-projects/mux_2x1/mux_2x1.srcs/sim_1/new/tb.v,1754417966,verilog,,,,tb,,,,,,,,
C:/Users/admin/Verilog_Ram/basic-fpga-projects/mux_2x1/mux_2x1.srcs/sources_1/new/mux_2x1.v,1754416705,verilog,,C:/Users/admin/Verilog_Ram/basic-fpga-projects/mux_2x1/mux_2x1.srcs/sim_1/new/tb.v,,mux_2x1,,,,,,,,
