
*** Running vivado
    with args -log cam_ov7670_ov7725_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cam_ov7670_ov7725_0.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source cam_ov7670_ov7725_0.tcl -notrace
Command: synth_design -top cam_ov7670_ov7725_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12956 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 316.508 ; gain = 70.023
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cam_ov7670_ov7725_0' [d:/vivadoproject/project_20180708/project_20180708.srcs/sources_1/ip/cam_ov7670_ov7725_0/synth/cam_ov7670_ov7725_0.v:57]
INFO: [Synth 8-638] synthesizing module 'cam_ov7670_ov7725' [d:/vivadoproject/project_20180708/project_20180708.srcs/sources_1/ip/cam_ov7670_ov7725_0/cam_ov7670_ov7725.v:23]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [d:/vivadoproject/project_20180708/project_20180708.srcs/sources_1/ip/cam_ov7670_ov7725_0/cam_ov7670_ov7725.v:59]
WARNING: [Synth 8-3848] Net href_post in module/entity cam_ov7670_ov7725 does not have driver. [d:/vivadoproject/project_20180708/project_20180708.srcs/sources_1/ip/cam_ov7670_ov7725_0/cam_ov7670_ov7725.v:48]
INFO: [Synth 8-256] done synthesizing module 'cam_ov7670_ov7725' (1#1) [d:/vivadoproject/project_20180708/project_20180708.srcs/sources_1/ip/cam_ov7670_ov7725_0/cam_ov7670_ov7725.v:23]
INFO: [Synth 8-256] done synthesizing module 'cam_ov7670_ov7725_0' (2#1) [d:/vivadoproject/project_20180708/project_20180708.srcs/sources_1/ip/cam_ov7670_ov7725_0/synth/cam_ov7670_ov7725_0.v:57]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 355.832 ; gain = 109.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 355.832 ; gain = 109.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 355.832 ; gain = 109.348
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "vcnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element address_next_reg was removed.  [d:/vivadoproject/project_20180708/project_20180708.srcs/sources_1/ip/cam_ov7670_ov7725_0/cam_ov7670_ov7725.v:57]
WARNING: [Synth 8-6014] Unused sequential element vcnt_reg was removed.  [d:/vivadoproject/project_20180708/project_20180708.srcs/sources_1/ip/cam_ov7670_ov7725_0/cam_ov7670_ov7725.v:51]
WARNING: [Synth 8-6014] Unused sequential element hcnt_reg was removed.  [d:/vivadoproject/project_20180708/project_20180708.srcs/sources_1/ip/cam_ov7670_ov7725_0/cam_ov7670_ov7725.v:50]
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 355.832 ; gain = 109.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cam_ov7670_ov7725 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element inst/hcnt_reg was removed.  [d:/vivadoproject/project_20180708/project_20180708.srcs/sources_1/ip/cam_ov7670_ov7725_0/cam_ov7670_ov7725.v:50]
WARNING: [Synth 8-6014] Unused sequential element inst/vcnt_reg was removed.  [d:/vivadoproject/project_20180708/project_20180708.srcs/sources_1/ip/cam_ov7670_ov7725_0/cam_ov7670_ov7725.v:51]
WARNING: [Synth 8-6014] Unused sequential element inst/address_next_reg was removed.  [d:/vivadoproject/project_20180708/project_20180708.srcs/sources_1/ip/cam_ov7670_ov7725_0/cam_ov7670_ov7725.v:57]
INFO: [Synth 8-3917] design cam_ov7670_ov7725_0 has port H_cnt[11] driven by constant 0
INFO: [Synth 8-3917] design cam_ov7670_ov7725_0 has port H_cnt[10] driven by constant 0
INFO: [Synth 8-3917] design cam_ov7670_ov7725_0 has port H_cnt[9] driven by constant 0
INFO: [Synth 8-3917] design cam_ov7670_ov7725_0 has port V_cnt[10] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/vcnt0_inferred /\inst/vcnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/vcnt0_inferred /\inst/vcnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/vcnt0_inferred /\inst/vcnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/vcnt0_inferred /\inst/vcnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/vcnt0_inferred /\inst/vcnt_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/vcnt0_inferred /\inst/vcnt_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/vcnt0_inferred /\inst/vcnt_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/vcnt0_inferred /\inst/vcnt_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/vcnt0_inferred /\inst/vcnt_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/vcnt0_inferred /\inst/vcnt_reg[9] )
INFO: [Synth 8-3332] Sequential element (inst/vcnt_reg[9]) is unused and will be removed from module cam_ov7670_ov7725_0.
INFO: [Synth 8-3332] Sequential element (inst/vcnt_reg[8]) is unused and will be removed from module cam_ov7670_ov7725_0.
INFO: [Synth 8-3332] Sequential element (inst/vcnt_reg[7]) is unused and will be removed from module cam_ov7670_ov7725_0.
INFO: [Synth 8-3332] Sequential element (inst/vcnt_reg[6]) is unused and will be removed from module cam_ov7670_ov7725_0.
INFO: [Synth 8-3332] Sequential element (inst/vcnt_reg[5]) is unused and will be removed from module cam_ov7670_ov7725_0.
INFO: [Synth 8-3332] Sequential element (inst/vcnt_reg[4]) is unused and will be removed from module cam_ov7670_ov7725_0.
INFO: [Synth 8-3332] Sequential element (inst/vcnt_reg[3]) is unused and will be removed from module cam_ov7670_ov7725_0.
INFO: [Synth 8-3332] Sequential element (inst/vcnt_reg[2]) is unused and will be removed from module cam_ov7670_ov7725_0.
INFO: [Synth 8-3332] Sequential element (inst/vcnt_reg[1]) is unused and will be removed from module cam_ov7670_ov7725_0.
INFO: [Synth 8-3332] Sequential element (inst/vcnt_reg[0]) is unused and will be removed from module cam_ov7670_ov7725_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 492.289 ; gain = 245.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 492.289 ; gain = 245.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 492.914 ; gain = 246.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 492.914 ; gain = 246.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 492.914 ; gain = 246.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 492.914 ; gain = 246.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 492.914 ; gain = 246.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 492.914 ; gain = 246.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 492.914 ; gain = 246.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     5|
|2     |LUT1   |    19|
|3     |LUT2   |     6|
|4     |LUT3   |     3|
|5     |LUT4   |     8|
|6     |LUT5   |     7|
|7     |LUT6   |     3|
|8     |FDRE   |    79|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------------+------+
|      |Instance |Module            |Cells |
+------+---------+------------------+------+
|1     |top      |                  |   130|
|2     |  inst   |cam_ov7670_ov7725 |   130|
+------+---------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 492.914 ; gain = 246.430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 492.914 ; gain = 246.430
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 492.914 ; gain = 246.430
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

37 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 566.879 ; gain = 330.777
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'D:/vivadoproject/project_20180708/project_20180708.runs/cam_ov7670_ov7725_0_synth_1/cam_ov7670_ov7725_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1020.656 ; gain = 453.777
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/vivadoproject/project_20180708/project_20180708.srcs/sources_1/ip/cam_ov7670_ov7725_0/cam_ov7670_ov7725_0.xci
INFO: [Common 17-1381] The checkpoint 'D:/vivadoproject/project_20180708/project_20180708.runs/cam_ov7670_ov7725_0_synth_1/cam_ov7670_ov7725_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1025.734 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jul  8 13:41:49 2018...
