

================================================================
== Vitis HLS Report for 'dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_3u_config10_s'
================================================================
* Date:           Thu Jul 11 13:34:29 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.248 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |       49|       50|  0.245 us|  0.250 us|   48|   48|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |       49|       49|         3|          1|          1|    48|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      220|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      1|        0|       84|     -|
|Memory               |        0|      -|       18|       20|     -|
|Multiplexer          |        -|      -|        -|      603|     -|
|Register             |        -|      -|      347|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      1|      365|      927|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_16s_10s_24_1_1_U42  |mul_16s_10s_24_1_1  |        0|   1|  0|   5|    0|
    |mux_16_4_16_1_1_U41     |mux_16_4_16_1_1     |        0|   0|  0|  65|    0|
    |mux_3_2_15_1_1_U43      |mux_3_2_15_1_1      |        0|   0|  0|  14|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   1|  0|  84|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |outidx_U  |dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_3u_config10_s_outidx_ROM_AeOg  |        0|   2|   3|    0|    48|    2|     1|           96|
    |w10_U     |dense_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_3u_config10_s_w10_ROM_AUTOfYi  |        0|  16|  17|    0|    48|   10|     1|          480|
    +----------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |                                                                                  |        0|  18|  20|    0|    96|   12|     2|          576|
    +----------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |acc_51_fu_1029_p2                 |         +|   0|  0|  22|          15|          15|
    |add_ln109_fu_947_p2               |         +|   0|  0|  12|           4|           1|
    |in_index_2_fu_941_p2              |         +|   0|  0|  12|           5|           1|
    |ir_fu_693_p2                      |         +|   0|  0|  13|           6|           1|
    |sub_ln133_fu_987_p2               |         -|   0|  0|  23|           1|          16|
    |ap_block_state3_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_condition_107                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_201                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln124_fu_699_p2              |      icmp|   0|  0|  13|           6|           6|
    |icmp_ln133_1_fu_998_p2            |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln133_2_fu_1003_p2           |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln133_fu_993_p2              |      icmp|   0|  0|   9|           2|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |or_ln133_1_fu_1015_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln133_2_fu_1034_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln133_fu_1009_p2               |        or|   0|  0|   2|           1|           1|
    |acc_50_fu_1021_p3                 |    select|   0|  0|  15|           1|          15|
    |acc_52_fu_1048_p3                 |    select|   0|  0|  15|           1|          15|
    |acc_53_fu_1040_p3                 |    select|   0|  0|  15|           1|          15|
    |acc_fu_1056_p3                    |    select|   0|  0|  15|           1|          15|
    |in_index_fu_961_p3                |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 220|          72|         130|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |acc14_reg_645                         |   9|          2|   15|         30|
    |acc_4912_reg_659                      |   9|          2|   15|         30|
    |acc_5010_reg_673                      |   9|          2|   15|         30|
    |ap_NS_fsm                             |  14|          3|    1|          3|
    |ap_done                               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_phi_mux_data_29_phi_phi_fu_589_p4  |  14|          3|   16|         48|
    |ap_phi_mux_data_30_phi_phi_fu_577_p4  |  14|          3|   16|         48|
    |ap_phi_mux_data_31_phi_phi_fu_565_p4  |  14|          3|   16|         48|
    |ap_phi_mux_data_32_phi_phi_fu_553_p4  |  14|          3|   16|         48|
    |ap_phi_mux_data_33_phi_phi_fu_541_p4  |  14|          3|   16|         48|
    |ap_phi_mux_data_34_phi_phi_fu_529_p4  |  14|          3|   16|         48|
    |ap_phi_mux_data_35_phi_phi_fu_517_p4  |  14|          3|   16|         48|
    |ap_phi_mux_data_36_phi_phi_fu_505_p4  |  14|          3|   16|         48|
    |ap_phi_mux_data_37_phi_phi_fu_493_p4  |  14|          3|   16|         48|
    |ap_phi_mux_data_38_phi_phi_fu_481_p4  |  14|          3|   16|         48|
    |ap_phi_mux_data_39_phi_phi_fu_469_p4  |  14|          3|   16|         48|
    |ap_phi_mux_data_40_phi_phi_fu_457_p4  |  14|          3|   16|         48|
    |ap_phi_mux_data_41_phi_phi_fu_601_p4  |  14|          3|   16|         48|
    |ap_phi_mux_data_42_phi_phi_fu_613_p4  |  14|          3|   16|         48|
    |ap_phi_mux_data_43_phi_phi_fu_625_p4  |  14|          3|   16|         48|
    |ap_phi_mux_do_init_phi_fu_189_p6      |  14|          3|    1|          3|
    |ap_phi_mux_in_index16_phi_fu_443_p6   |  14|          3|    4|         12|
    |ap_phi_mux_ir15_phi_fu_205_p6         |  14|          3|    6|         18|
    |ap_phi_mux_p_phi_phi_fu_637_p4        |  14|          3|   16|         48|
    |data_29_phi_reg_585                   |  14|          3|   16|         48|
    |data_30_phi_reg_573                   |  14|          3|   16|         48|
    |data_31_phi_reg_561                   |  14|          3|   16|         48|
    |data_32_phi_reg_549                   |  14|          3|   16|         48|
    |data_33_phi_reg_537                   |  14|          3|   16|         48|
    |data_34_phi_reg_525                   |  14|          3|   16|         48|
    |data_35_phi_reg_513                   |  14|          3|   16|         48|
    |data_36_phi_reg_501                   |  14|          3|   16|         48|
    |data_37_phi_reg_489                   |  14|          3|   16|         48|
    |data_38_phi_reg_477                   |  14|          3|   16|         48|
    |data_39_phi_reg_465                   |  14|          3|   16|         48|
    |data_40_phi_reg_453                   |  14|          3|   16|         48|
    |data_41_phi_reg_597                   |  14|          3|   16|         48|
    |data_42_phi_reg_609                   |  14|          3|   16|         48|
    |data_43_phi_reg_621                   |  14|          3|   16|         48|
    |in_index16_reg_439                    |   9|          2|    4|          8|
    |ir15_reg_201                          |   9|          2|    6|         12|
    |layer10_out_blk_n                     |   9|          2|    1|          2|
    |layer9_out_blk_n                      |   9|          2|    1|          2|
    |p_phi_reg_633                         |  14|          3|   16|         48|
    |real_start                            |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 603|        130|  585|       1694|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |acc14_reg_645                      |  15|   0|   15|          0|
    |acc_4912_reg_659                   |  15|   0|   15|          0|
    |acc_5010_reg_673                   |  15|   0|   15|          0|
    |ap_CS_fsm                          |   2|   0|    2|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |data_29_phi_reg_585                |  16|   0|   16|          0|
    |data_30_phi_reg_573                |  16|   0|   16|          0|
    |data_31_phi_reg_561                |  16|   0|   16|          0|
    |data_32_phi_reg_549                |  16|   0|   16|          0|
    |data_33_phi_reg_537                |  16|   0|   16|          0|
    |data_34_phi_reg_525                |  16|   0|   16|          0|
    |data_35_phi_reg_513                |  16|   0|   16|          0|
    |data_36_phi_reg_501                |  16|   0|   16|          0|
    |data_37_phi_reg_489                |  16|   0|   16|          0|
    |data_38_phi_reg_477                |  16|   0|   16|          0|
    |data_39_phi_reg_465                |  16|   0|   16|          0|
    |data_40_phi_reg_453                |  16|   0|   16|          0|
    |data_41_phi_reg_597                |  16|   0|   16|          0|
    |data_42_phi_reg_609                |  16|   0|   16|          0|
    |data_43_phi_reg_621                |  16|   0|   16|          0|
    |do_init_reg_185                    |   1|   0|    1|          0|
    |icmp_ln124_reg_1104                |   1|   0|    1|          0|
    |icmp_ln124_reg_1104_pp0_iter1_reg  |   1|   0|    1|          0|
    |in_index16_reg_439                 |   4|   0|    4|          0|
    |in_index_reg_1121                  |   4|   0|    4|          0|
    |ir15_reg_201                       |   6|   0|    6|          0|
    |ir_reg_1099                        |   6|   0|    6|          0|
    |out_index_reg_1108                 |   2|   0|    2|          0|
    |p_phi_reg_633                      |  16|   0|   16|          0|
    |start_once_reg                     |   1|   0|    1|          0|
    |trunc_ln_reg_1115                  |  15|   0|   15|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 347|   0|  347|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+----------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,3u>,config10>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,3u>,config10>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,3u>,config10>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,3u>,config10>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,3u>,config10>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,3u>,config10>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,3u>,config10>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,3u>,config10>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,3u>,config10>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,3u>,config10>|  return value|
|layer9_out_dout             |   in|  256|     ap_fifo|                                                          layer9_out|       pointer|
|layer9_out_num_data_valid   |   in|    2|     ap_fifo|                                                          layer9_out|       pointer|
|layer9_out_fifo_cap         |   in|    2|     ap_fifo|                                                          layer9_out|       pointer|
|layer9_out_empty_n          |   in|    1|     ap_fifo|                                                          layer9_out|       pointer|
|layer9_out_read             |  out|    1|     ap_fifo|                                                          layer9_out|       pointer|
|layer10_out_din             |  out|   48|     ap_fifo|                                                         layer10_out|       pointer|
|layer10_out_num_data_valid  |   in|    2|     ap_fifo|                                                         layer10_out|       pointer|
|layer10_out_fifo_cap        |   in|    2|     ap_fifo|                                                         layer10_out|       pointer|
|layer10_out_full_n          |   in|    1|     ap_fifo|                                                         layer10_out|       pointer|
|layer10_out_write           |  out|    1|     ap_fifo|                                                         layer10_out|       pointer|
+----------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

