SUCCESS: Derivation has unique formula names
SUCCESS: All derived formulae have parents and inference information
SUCCESS: Derivation is acyclic
SUCCESS: Assumptions are propagated
SUCCESS: Assumptions are discharged
SUCCESS: Input problem (without [negated_]conjecture) is satisfiable
SUCCESS: cute has SAT parents the problem 
 RESULT: cute_thm - ZenonModuloLP---0.5.0 says Theorem - CPU = 0.00
SUCCESS: cute is a thm of the problem 
SUCCESS: Leaves are verified
SUCCESS: Leaf axiom(_like) formulae are satisfiable
SUCCESS: c_0_1 has SAT parents cute 
 RESULT: c_0_1_thm - ZenonModuloLP---0.5.0 says Theorem - CPU = 0.03
SUCCESS: c_0_1 is a cth of cute 
 RESULT: c_0_2_thm - ZenonModuloLP---0.5.0 says GaveUp - CPU = 0.05
FAILURE: c_0_2 fails to be a thm of c_0_1 (Theorem esa)
 RESULT: c_0_2_esa_thm - ZenonModuloLP---0.5.0 says Theorem - CPU = 13.06
SUCCESS: c_0_1 is a thm of c_0_2 (Inverted esa)
FAILURE: c_0_2 fails to be a esa of c_0_1
 ASSUME: c_0_2 is a esa of c_0_1
WARNING: c_0_3 has UNS parents c_0_2 
 RESULT: c_0_3_thm - ZenonModuloLP---0.5.0 says Theorem - CPU = 0.00
SUCCESS: c_0_3 is a thm of c_0_2 
WARNING: c_0_4 has UNS parents c_0_2 
 RESULT: c_0_4_thm - ZenonModuloLP---0.5.0 says Theorem - CPU = 0.01
SUCCESS: c_0_4 is a thm of c_0_2 
SUCCESS: c_0_5 has SAT parents c_0_3 c_0_4 
 RESULT: c_0_5_thm - ZenonModuloLP---0.5.0 says Theorem - CPU = 0.05
SUCCESS: c_0_5 is a thm of c_0_3 c_0_4 
WARNING: c_0_6 has UNS parents c_0_2 
 RESULT: c_0_6_thm - ZenonModuloLP---0.5.0 says Theorem - CPU = 0.00
SUCCESS: c_0_6 is a thm of c_0_2 
SUCCESS: c_0_7 has SAT parents c_0_5 c_0_4 
 RESULT: c_0_7_thm - ZenonModuloLP---0.5.0 says Theorem - CPU = 0.01
SUCCESS: c_0_7 is a thm of c_0_5 c_0_4 
SUCCESS: c_0_8 has SAT parents c_0_6 c_0_7 
 RESULT: c_0_8_thm - ZenonModuloLP---0.5.0 says Theorem - CPU = 0.04
SUCCESS: c_0_8 is a thm of c_0_6 c_0_7 
SUCCESS: c_0_9 has SAT parents c_0_7 c_0_8 
 RESULT: c_0_9_thm - ZenonModuloLP---0.5.0 says Theorem - CPU = 0.00
SUCCESS: c_0_9 is a thm of c_0_7 c_0_8 
SUCCESS: c_0_10 has SAT parents c_0_6 c_0_9 
 RESULT: c_0_10_thm - ZenonModuloLP---0.5.0 says Theorem - CPU = 0.00
SUCCESS: c_0_10 is a thm of c_0_6 c_0_9 
WARNING: c_0_11 has UNS parents c_0_2 
 RESULT: c_0_11_thm - ZenonModuloLP---0.5.0 says Theorem - CPU = 0.04
SUCCESS: c_0_11 is a thm of c_0_2 
SUCCESS: c_0_12 has SAT parents c_0_7 c_0_10 c_0_6 
 RESULT: c_0_12_thm - ZenonModuloLP---0.5.0 says Theorem - CPU = 0.05
SUCCESS: c_0_12 is a thm of c_0_7 c_0_10 c_0_6 
SUCCESS: c_0_13 has SAT parents c_0_11 c_0_10 c_0_12 
 RESULT: c_0_13_thm - ZenonModuloLP---0.5.0 says Theorem - CPU = 0.03
SUCCESS: c_0_13 is a thm of c_0_11 c_0_10 c_0_12 
SUCCESS: c_0_14 has SAT parents c_0_6 c_0_13 
 RESULT: c_0_14_thm - ZenonModuloLP---0.5.0 says Theorem - CPU = 0.03
SUCCESS: c_0_14 is a thm of c_0_6 c_0_13 
WARNING: c_0_15 has UNS parents c_0_2 
 RESULT: c_0_15_thm - ZenonModuloLP---0.5.0 says Theorem - CPU = 0.05
SUCCESS: c_0_15 is a thm of c_0_2 
SUCCESS: c_0_16 has SAT parents c_0_14 c_0_4 
 RESULT: c_0_16_thm - ZenonModuloLP---0.5.0 says Theorem - CPU = 0.01
SUCCESS: c_0_16 is a thm of c_0_14 c_0_4 
SUCCESS: c_0_17 has SAT parents c_0_15 c_0_16 c_0_4 
 RESULT: c_0_17_thm - ZenonModuloLP---0.5.0 says Theorem - CPU = 0.05
SUCCESS: c_0_17 is a thm of c_0_15 c_0_16 c_0_4 
WARNING: c_0_18 has UNS parents c_0_2 
 RESULT: c_0_18_thm - ZenonModuloLP---0.5.0 says Theorem - CPU = 0.05
SUCCESS: c_0_18 is a thm of c_0_2 
SUCCESS: c_0_19 has SAT parents c_0_6 c_0_17 
 RESULT: c_0_19_thm - ZenonModuloLP---0.5.0 says Timeout - CPU = 30.03
FAILURE: c_0_19 fails to be a thm of c_0_6 c_0_17 
CPUTIME: 273.46
FAILURE: Not verified
SZS status NotVerified
