         ___       __           ____     _____
        / _ | ____/ /___ ______/ __/__  / ___/
       / __ |/ __/ __/ // /___/\ \/ _ \/ /__
      /_/ |_/_/  \__/\_, /   /___/\___/\___/
                    /___/

            Copyright 2015 / EnjoyDigital

    Xilinx Arty SoC based on Migen/MiSoC

[> Getting started
------------------
1. Follow MiSoC Quick start guide
	https://github.com/m-labs/misoc

2. Obtain LiteEth and install it:
  git clone https://github.com/enjoy-digital/liteeth
  cd liteeth
  python3 setup.py install
  cd ..

3. Obtain LiteScope and install it:
  git clone https://github.com/enjoy-digital/litescope
  cd litescope
  python3 setup.py install
  cd ..

4. Build the gateware and software:
  go to misoc dir
  python3 make.py -X ../arty-soc/ -t arty_base -s BaseSoC all
  or
  python3 make.py -X ../arty-soc/ -t arty_logic_analyzer --csr_csv ../arty-soc/software/csr.csv build-csr-csv
  python3 make.py -X ../arty-soc/ -t arty_logic_analyzer all

[> Status:
arty_base and arty_logic_analyzer targets to be validated.

[> Contact
E-mail: florent@enjoy-digital.fr
