/*******************************************************************************
 *  Copyright (C) 2024 Intel Corporation
 *
 *  Licensed under the Apache License, Version 2.0 (the "License");
 *  you may not use this file except in compliance with the License.
 *  You may obtain a copy of the License at
 *
 *  http://www.apache.org/licenses/LICENSE-2.0
 *
 *  Unless required by applicable law or agreed to in writing,
 *  software distributed under the License is distributed on an "AS IS" BASIS,
 *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 *  See the License for the specific language governing permissions
 *  and limitations under the License.
 *
 *
 *  SPDX-License-Identifier: Apache-2.0
 ******************************************************************************/

// generated by split_classes.pl
#ifndef __REGISTER_INCLUDES_ETH100G_REG_RSPEC_UCTRL_INTR_FREEZE_ENABLE_H__
#define __REGISTER_INCLUDES_ETH100G_REG_RSPEC_UCTRL_INTR_FREEZE_ENABLE_H__


#include <cstdint>
#include <cassert>
#include <array>
#include <vector>
#include <string>
#include <boost/lexical_cast.hpp>
#include <boost/format.hpp>
#include <model_core/register_block.h>
#include <shared/bitvector.h>










namespace jbayB0 {
  namespace register_classes {

class Eth100gRegRspecUctrlIntrFreezeEnable : public model_core::RegisterBlock<RegisterCallback> {
public:
  enum JbayRegEnum {
    kEth100gRegs,
    kEth100gRegsRot
  };
public:
  Eth100gRegRspecUctrlIntrFreezeEnable(
      int chipNumber, JbayRegEnum selector_jbay_reg, RegisterCallback& write_callback = 0, RegisterCallback& read_callback = 0
  )
    : RegisterBlock(chipNumber, StartOffset(selector_jbay_reg), 4, false, write_callback, read_callback, std::string("Eth100gRegRspecUctrlIntrFreezeEnable")+":"+boost::lexical_cast<std::string>(selector_jbay_reg))
    {
    }
  Eth100gRegRspecUctrlIntrFreezeEnable(
      
  )
    : RegisterBlock(0, 0, 0, false, 0, 0, "Eth100gRegRspecUctrlIntrFreezeEnable")
    {
    }
public:
  uint8_t &int0() { return int0_; }
  uint8_t &int1() { return int1_; }
  uint8_t &int2() { return int2_; }
  uint8_t &int3() { return int3_; }
  uint8_t &int4() { return int4_; }
  uint8_t &int5() { return int5_; }
  uint8_t &int6() { return int6_; }
  uint8_t &int7() { return int7_; }
  uint8_t &rerr() { return rerr_; }
  uint8_t &debug() { return debug_; }

  bool read(
      uint32_t offset, uint32_t* data
      ) const {
    if (read_callback_) read_callback_();
    *data = (int0_ & 0x1);
    *data |= ((int1_ & 0x1) << 1);
    *data |= ((int2_ & 0x1) << 2);
    *data |= ((int3_ & 0x1) << 3);
    *data |= ((int4_ & 0x1) << 4);
    *data |= ((int5_ & 0x1) << 5);
    *data |= ((int6_ & 0x1) << 6);
    *data |= ((int7_ & 0x1) << 7);
    *data |= ((rerr_ & 0x1) << 8);
    *data |= ((debug_ & 0x1) << 9);
    return true;
  }


  bool write(
      uint32_t offset, uint32_t data
      ) {
    int0_ = (data & 0x1);
    int1_ = ((data >> 1) & 0x1);
    int2_ = ((data >> 2) & 0x1);
    int3_ = ((data >> 3) & 0x1);
    int4_ = ((data >> 4) & 0x1);
    int5_ = ((data >> 5) & 0x1);
    int6_ = ((data >> 6) & 0x1);
    int7_ = ((data >> 7) & 0x1);
    rerr_ = ((data >> 8) & 0x1);
    debug_ = ((data >> 9) & 0x1);
    if (write_callback_) write_callback_();
    return true;
  }

  void reset(
      
      ) {
    int0_ = 0x0;
    int1_ = 0x0;
    int2_ = 0x0;
    int3_ = 0x0;
    int4_ = 0x0;
    int5_ = 0x0;
    int6_ = 0x0;
    int7_ = 0x0;
    rerr_ = 0x0;
    debug_ = 0x0;
    if (write_callback_) write_callback_();
  }

  std::string to_string(
      uint32_t offset, bool print_zeros = false, std::string indent_string = ""
      ) const {
    std::string r("");
    bool all_zeros=true;
    r += indent_string + std::string("Eth100gRegRspecUctrlIntrFreezeEnable") + ":\n";
    r += indent_string + "  " + std::string("int0") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(int0_) ) + "\n";
    all_zeros &= (0 == int0_);
    r += indent_string + "  " + std::string("int1") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(int1_) ) + "\n";
    all_zeros &= (0 == int1_);
    r += indent_string + "  " + std::string("int2") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(int2_) ) + "\n";
    all_zeros &= (0 == int2_);
    r += indent_string + "  " + std::string("int3") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(int3_) ) + "\n";
    all_zeros &= (0 == int3_);
    r += indent_string + "  " + std::string("int4") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(int4_) ) + "\n";
    all_zeros &= (0 == int4_);
    r += indent_string + "  " + std::string("int5") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(int5_) ) + "\n";
    all_zeros &= (0 == int5_);
    r += indent_string + "  " + std::string("int6") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(int6_) ) + "\n";
    all_zeros &= (0 == int6_);
    r += indent_string + "  " + std::string("int7") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(int7_) ) + "\n";
    all_zeros &= (0 == int7_);
    r += indent_string + "  " + std::string("rerr") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(rerr_) ) + "\n";
    all_zeros &= (0 == rerr_);
    r += indent_string + "  " + std::string("debug") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(debug_) ) + "\n";
    all_zeros &= (0 == debug_);
    if (all_zeros && !print_zeros) {
      return("");
    }
    else {
      return r;
    }
  }

  std::string to_string(
      bool print_zeros = false, std::string indent_string = ""
      ) const {
    std::string r("");
    bool all_zeros=true;
    r += indent_string + std::string("Eth100gRegRspecUctrlIntrFreezeEnable") + ":\n";
    r += indent_string + "  " + std::string("int0") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(int0_) ) + "\n";
    all_zeros &= (0 == int0_);
    r += indent_string + "  " + std::string("int1") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(int1_) ) + "\n";
    all_zeros &= (0 == int1_);
    r += indent_string + "  " + std::string("int2") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(int2_) ) + "\n";
    all_zeros &= (0 == int2_);
    r += indent_string + "  " + std::string("int3") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(int3_) ) + "\n";
    all_zeros &= (0 == int3_);
    r += indent_string + "  " + std::string("int4") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(int4_) ) + "\n";
    all_zeros &= (0 == int4_);
    r += indent_string + "  " + std::string("int5") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(int5_) ) + "\n";
    all_zeros &= (0 == int5_);
    r += indent_string + "  " + std::string("int6") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(int6_) ) + "\n";
    all_zeros &= (0 == int6_);
    r += indent_string + "  " + std::string("int7") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(int7_) ) + "\n";
    all_zeros &= (0 == int7_);
    r += indent_string + "  " + std::string("rerr") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(rerr_) ) + "\n";
    all_zeros &= (0 == rerr_);
    r += indent_string + "  " + std::string("debug") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(debug_) ) + "\n";
    all_zeros &= (0 == debug_);
    if (all_zeros && !print_zeros) {
      return("");
    }
    else {
      return r;
    }
  }

private:
  uint8_t int0_;
  uint8_t int1_;
  uint8_t int2_;
  uint8_t int3_;
  uint8_t int4_;
  uint8_t int5_;
  uint8_t int6_;
  uint8_t int7_;
  uint8_t rerr_;
  uint8_t debug_;
private:
  static int StartOffset(
      JbayRegEnum selector_jbay_reg
      ) {
    int offset=0;
    switch (selector_jbay_reg) {
      case kEth100gRegs:
        offset += 0x2000000; // to get to eth100g_regs
        offset += 0x1fc00; // to get to eth100g_reg
        offset += 0x130; // to get to uctrl_intr_freeze_enable
        break;
      case kEth100gRegsRot:
        offset += 0x29c0000; // to get to eth100g_regs_rot
        offset += 0x1fc00; // to get to eth100g_reg
        offset += 0x130; // to get to uctrl_intr_freeze_enable
        break;
      default:
        assert(0);
        break;
    }
    return offset;
  }

};









  }; // namespace register_classes
}; // namespace jbayB0

#endif // __REGISTER_INCLUDES_ETH100G_REG_RSPEC_UCTRL_INTR_FREEZE_ENABLE_H__
