# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone4/simulation/top_level_tb/modelsim/synthi_top_tb_midi.mpf
# Loading project synthi_top_tb_midi
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:37 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 13:46:38 on Jun 13,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:38 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 13:46:38 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:38 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 13:46:38 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:38 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/signal_types_pkg.vhd 
# ** Error: (vcom-7) Failed to open design unit file "../../../source/signal_types_pkg.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 13:46:38 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 8
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/signal_types_pkg.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:48 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 14:24:48 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:48 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 14:24:49 on Jun 13,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:49 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 14:24:49 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:49 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/signal_types_pkg.vhd 
# ** Error: (vcom-7) Failed to open design unit file "../../../source/signal_types_pkg.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 14:24:49 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 8
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/signal_types_pkg.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:07 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 14:25:07 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:08 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 14:25:08 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:08 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 14:25:08 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:08 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 14:25:08 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:08 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package tone_gen_pkg
# End time: 14:25:09 on Jun 13,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:09 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 14:25:09 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:09 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 14:25:09 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:09 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 14:25:09 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:09 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb_midi.vhd 
# ** Error: (vcom-7) Failed to open design unit file "../../../source/synthi_top_tb_midi.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 14:25:10 on Jun 13,2019, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../compile.do line 13
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit -work work ../../../source/synthi_top_tb_midi.vhd"
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:11 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 14:49:12 on Jun 13,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:12 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 14:49:12 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:12 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 14:49:12 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:12 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 14:49:13 on Jun 13,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:13 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package tone_gen_pkg
# End time: 14:49:13 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:13 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/baud_tick.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baud_tick
# -- Compiling architecture rtl of baud_tick
# End time: 14:49:13 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:13 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/BCLK_GEN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BCLK_GEN
# -- Compiling architecture rtl of BCLK_GEN
# End time: 14:49:14 on Jun 13,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:14 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_counter
# -- Compiling architecture rtl of bit_counter
# End time: 14:49:14 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:14 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 14:49:14 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:14 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/dds.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity DDS
# -- Compiling architecture rtl of DDS
# End time: 14:49:14 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:14 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/flanken_detect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flanken_detect
# -- Compiling architecture rtl of flanken_detect
# End time: 14:49:15 on Jun 13,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:15 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 14:49:15 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:15 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 14:49:15 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:15 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2s_decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2s_decoder
# -- Compiling architecture rtl of i2s_decoder
# End time: 14:49:15 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:15 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2s_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2s_master
# -- Compiling architecture rtl of i2s_master
# End time: 14:49:16 on Jun 13,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:16 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 14:49:16 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:16 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity midi_controller
# -- Compiling architecture rtl of midi_controller
# End time: 14:49:16 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:16 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 14:49:16 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:16 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/path_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity path_control
# -- Compiling architecture comb of path_control
# End time: 14:49:17 on Jun 13,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:17 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/shiftreg_p2s.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shiftreg_p2s
# -- Compiling architecture rtl of shiftreg_p2s
# End time: 14:49:17 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:17 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/shiftreg_s2p.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shiftreg_s2p
# -- Compiling architecture rtl of shiftreg_s2p
# End time: 14:49:17 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:17 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 14:49:17 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:17 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package tone_gen_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture rtl of synthi_top
# End time: 14:49:17 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:18 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 14:49:18 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:18 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package tone_gen_pkg
# -- Compiling entity tone_generator
# -- Compiling architecture struct of tone_generator
# End time: 14:49:18 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:18 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/uart_controller_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uart_controller_fsm
# -- Compiling architecture rtl of uart_controller_fsm
# End time: 14:49:18 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:18 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/uart_shiftreg_S2P.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uart_shiftreg_s2p
# -- Compiling architecture rtl of uart_shiftreg_s2p
# End time: 14:49:19 on Jun 13,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:19 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/uart_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uart_top
# -- Compiling architecture str of uart_top
# End time: 14:49:19 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -t 1ns -lib work work.synthi_top_tb_midi 
# Start time: 14:49:20 on Jun 13,2019
# Loading std.standard
# Refreshing D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone4/simulation/top_level_tb/modelsim/work.synthi_top_tb_midi(struct)
# ** Error: (vcom-7) Failed to open  file "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone4/simulation/top_level_tb/modelsim/work/synthi_top_tb_midi/struct.dat" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vcom-7) Failed to open design unit file "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone4/simulation/top_level_tb/modelsim/work/synthi_top_tb_midi/struct.dat" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: vcom failed.
# ** Error: subinvocation of vcom failed; return status = 1.
# ** Error: (vsim-3171) Could not find machine code for 'D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone4/simulation/top_level_tb/modelsim/work.synthi_top_tb_midi(struct)'.
# No such file or directory. (errno = ENOENT)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./../compile.do PAUSED at line 40
OpenFile D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone4/simulation/top_level_tb/modelsim/synthi_top_tb_midi.mpf
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:55 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 14:50:55 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:55 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 14:50:56 on Jun 13,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:56 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 14:50:56 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:56 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 14:50:56 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:56 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package tone_gen_pkg
# End time: 14:50:57 on Jun 13,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:57 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/baud_tick.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baud_tick
# -- Compiling architecture rtl of baud_tick
# End time: 14:50:57 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:57 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/BCLK_GEN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BCLK_GEN
# -- Compiling architecture rtl of BCLK_GEN
# End time: 14:50:57 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:57 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_counter
# -- Compiling architecture rtl of bit_counter
# End time: 14:50:57 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:57 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 14:50:58 on Jun 13,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:58 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/dds.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity DDS
# -- Compiling architecture rtl of DDS
# End time: 14:50:58 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:58 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/flanken_detect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flanken_detect
# -- Compiling architecture rtl of flanken_detect
# End time: 14:50:58 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:58 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 14:50:58 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:58 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 14:50:59 on Jun 13,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:59 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2s_decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2s_decoder
# -- Compiling architecture rtl of i2s_decoder
# End time: 14:50:59 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:59 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2s_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2s_master
# -- Compiling architecture rtl of i2s_master
# End time: 14:50:59 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:59 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 14:50:59 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:59 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity midi_controller
# -- Compiling architecture rtl of midi_controller
# End time: 14:51:00 on Jun 13,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:00 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 14:51:00 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:00 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/path_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity path_control
# -- Compiling architecture comb of path_control
# End time: 14:51:00 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:00 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/shiftreg_p2s.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shiftreg_p2s
# -- Compiling architecture rtl of shiftreg_p2s
# End time: 14:51:00 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:00 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/shiftreg_s2p.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shiftreg_s2p
# -- Compiling architecture rtl of shiftreg_s2p
# End time: 14:51:00 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:01 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 14:51:01 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:01 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package tone_gen_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture rtl of synthi_top
# End time: 14:51:01 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:01 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 14:51:01 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:01 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package tone_gen_pkg
# -- Compiling entity tone_generator
# -- Compiling architecture struct of tone_generator
# End time: 14:51:01 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:02 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/uart_controller_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uart_controller_fsm
# -- Compiling architecture rtl of uart_controller_fsm
# End time: 14:51:02 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:02 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/uart_shiftreg_S2P.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uart_shiftreg_s2p
# -- Compiling architecture rtl of uart_shiftreg_s2p
# End time: 14:51:02 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:02 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/uart_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uart_top
# -- Compiling architecture str of uart_top
# End time: 14:51:02 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 14:49:20 on Jun 13,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.reg_table_pkg
# Loading work.synthi_top_tb(struct)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tone_gen_pkg
# Loading work.synthi_top(rtl)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.codec_controller(rtl)
# Loading work.i2c_master(rtl)
# Loading work.path_control(comb)
# Loading work.i2s_master(rtl)
# Loading work.bclk_gen(rtl)
# Loading work.bit_counter(rtl)
# Loading work.i2s_decoder(rtl)
# Loading work.shiftreg_p2s(rtl)
# Loading work.shiftreg_s2p(rtl)
# Loading work.tone_generator(struct)
# Loading work.dds(rtl)
# Loading work.midi_controller(rtl)
# Loading work.uart_top(str)
# Loading work.flanken_detect(rtl)
# Loading work.baud_tick(rtl)
# Loading work.uart_controller_fsm(rtl)
# Loading work.uart_shiftreg_s2p(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Error: Cannot open macro file: ./wave.do
# Error in macro ./../compile.do line 40
# Cannot open macro file: ./wave.do
#     while executing
# "do ./wave.do"
add wave -position insertpoint  \
sim:/synthi_top_tb/AUD_ADCDAT \
sim:/synthi_top_tb/AUD_ADCLRCK \
sim:/synthi_top_tb/AUD_BCLK \
sim:/synthi_top_tb/AUD_DACDAT \
sim:/synthi_top_tb/AUD_DACLRCK \
sim:/synthi_top_tb/AUD_XCK \
sim:/synthi_top_tb/CLOCK_50 \
sim:/synthi_top_tb/GPIO_26 \
sim:/synthi_top_tb/I2C_SCLK \
sim:/synthi_top_tb/I2C_SDAT \
sim:/synthi_top_tb/KEY_0 \
sim:/synthi_top_tb/KEY_1 \
sim:/synthi_top_tb/SW \
sim:/synthi_top_tb/clock_freq \
sim:/synthi_top_tb/clock_period \
sim:/synthi_top_tb/dacdat_check \
sim:/synthi_top_tb/gpio_26_sync \
sim:/synthi_top_tb/reg_data0 \
sim:/synthi_top_tb/reg_data1 \
sim:/synthi_top_tb/reg_data2 \
sim:/synthi_top_tb/reg_data3 \
sim:/synthi_top_tb/reg_data4 \
sim:/synthi_top_tb/reg_data5 \
sim:/synthi_top_tb/reg_data6 \
sim:/synthi_top_tb/reg_data7 \
sim:/synthi_top_tb/reg_data8 \
sim:/synthi_top_tb/reg_data9 \
sim:/synthi_top_tb/switch
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone4/simulation/top_level_tb/modelsim/wave.do
do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:52:57 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 14:52:57 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:52:57 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 14:52:58 on Jun 13,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:52:59 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 14:52:59 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:52:59 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 14:52:59 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:52:59 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_gen_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package tone_gen_pkg
# End time: 14:52:59 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:52:59 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/baud_tick.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baud_tick
# -- Compiling architecture rtl of baud_tick
# End time: 14:53:00 on Jun 13,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:00 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/BCLK_GEN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BCLK_GEN
# -- Compiling architecture rtl of BCLK_GEN
# End time: 14:53:00 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:00 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_counter
# -- Compiling architecture rtl of bit_counter
# End time: 14:53:00 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:00 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 14:53:00 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:00 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/dds.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity DDS
# -- Compiling architecture rtl of DDS
# End time: 14:53:00 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:00 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/flanken_detect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flanken_detect
# -- Compiling architecture rtl of flanken_detect
# End time: 14:53:01 on Jun 13,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:01 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 14:53:01 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:01 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 14:53:01 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:01 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2s_decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2s_decoder
# -- Compiling architecture rtl of i2s_decoder
# End time: 14:53:01 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:01 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2s_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2s_master
# -- Compiling architecture rtl of i2s_master
# End time: 14:53:01 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:01 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity infrastructure
# -- Compiling architecture str of infrastructure
# End time: 14:53:02 on Jun 13,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:02 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package tone_gen_pkg
# -- Compiling entity midi_controller
# -- Compiling architecture rtl of midi_controller
# End time: 14:53:02 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:02 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 14:53:02 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:02 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/path_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity path_control
# -- Compiling architecture comb of path_control
# End time: 14:53:02 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:02 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/shiftreg_p2s.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shiftreg_p2s
# -- Compiling architecture rtl of shiftreg_p2s
# End time: 14:53:02 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:02 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/shiftreg_s2p.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shiftreg_s2p
# -- Compiling architecture rtl of shiftreg_s2p
# End time: 14:53:03 on Jun 13,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:03 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synchronize.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronize
# -- Compiling architecture rtl of synchronize
# End time: 14:53:03 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:03 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package tone_gen_pkg
# -- Compiling entity synthi_top
# -- Compiling architecture rtl of synthi_top
# End time: 14:53:03 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:03 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Loading package reg_table_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 14:53:03 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:03 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/tone_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package tone_gen_pkg
# -- Compiling entity tone_generator
# -- Compiling architecture struct of tone_generator
# End time: 14:53:03 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:04 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/uart_controller_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uart_controller_fsm
# -- Compiling architecture rtl of uart_controller_fsm
# End time: 14:53:04 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:04 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/uart_shiftreg_S2P.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uart_shiftreg_s2p
# -- Compiling architecture rtl of uart_shiftreg_s2p
# End time: 14:53:04 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:04 on Jun 13,2019
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/uart_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uart_top
# -- Compiling architecture str of uart_top
# End time: 14:53:04 on Jun 13,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:53:05 on Jun 13,2019, Elapsed time: 0:03:45
# Errors: 5, Warnings: 0
# vsim -novopt -t 1ns -lib work work.synthi_top_tb 
# Start time: 14:53:05 on Jun 13,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.reg_table_pkg
# Loading work.synthi_top_tb(struct)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tone_gen_pkg
# Loading work.synthi_top(rtl)
# Loading work.infrastructure(str)
# Loading work.synchronize(rtl)
# Loading work.modulo_divider(rtl)
# Loading work.codec_controller(rtl)
# Loading work.i2c_master(rtl)
# Loading work.path_control(comb)
# Loading work.i2s_master(rtl)
# Loading work.bclk_gen(rtl)
# Loading work.bit_counter(rtl)
# Loading work.i2s_decoder(rtl)
# Loading work.shiftreg_p2s(rtl)
# Loading work.shiftreg_s2p(rtl)
# Loading work.tone_generator(struct)
# Loading work.dds(rtl)
# Loading work.midi_controller(rtl)
# Loading work.uart_top(str)
# Loading work.flanken_detect(rtl)
# Loading work.baud_tick(rtl)
# Loading work.uart_controller_fsm(rtl)
# Loading work.uart_shiftreg_s2p(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/synthi_top_1/uart_top_1/uart_controller_fsm_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/synthi_top_1/uart_top_1/baud_tick_1
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/synthi_top_1/tone_generator_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/synthi_top_1/tone_generator_1/DDS_inst_gen(9)/DDS_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/synthi_top_1/tone_generator_1/DDS_inst_gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/synthi_top_1/tone_generator_1/DDS_inst_gen(8)/DDS_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/synthi_top_1/tone_generator_1/DDS_inst_gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/synthi_top_1/tone_generator_1/DDS_inst_gen(7)/DDS_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/synthi_top_1/tone_generator_1/DDS_inst_gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/synthi_top_1/tone_generator_1/DDS_inst_gen(6)/DDS_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/synthi_top_1/tone_generator_1/DDS_inst_gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/synthi_top_1/tone_generator_1/DDS_inst_gen(5)/DDS_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/synthi_top_1/tone_generator_1/DDS_inst_gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/synthi_top_1/tone_generator_1/DDS_inst_gen(4)/DDS_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/synthi_top_1/tone_generator_1/DDS_inst_gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/synthi_top_1/tone_generator_1/DDS_inst_gen(3)/DDS_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/synthi_top_1/tone_generator_1/DDS_inst_gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/synthi_top_1/tone_generator_1/DDS_inst_gen(2)/DDS_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/synthi_top_1/tone_generator_1/DDS_inst_gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/synthi_top_1/tone_generator_1/DDS_inst_gen(1)/DDS_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/synthi_top_1/tone_generator_1/DDS_inst_gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/synthi_top_1/tone_generator_1/DDS_inst_gen(0)/DDS_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/synthi_top_1/tone_generator_1/DDS_inst_gen(0)
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/uart_controller_fsm_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/uart_top_1/baud_tick_1
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_generator_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_generator_1/DDS_inst_gen(9)/DDS_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_generator_1/DDS_inst_gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_generator_1/DDS_inst_gen(8)/DDS_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_generator_1/DDS_inst_gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_generator_1/DDS_inst_gen(7)/DDS_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_generator_1/DDS_inst_gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_generator_1/DDS_inst_gen(6)/DDS_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_generator_1/DDS_inst_gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_generator_1/DDS_inst_gen(5)/DDS_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_generator_1/DDS_inst_gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_generator_1/DDS_inst_gen(4)/DDS_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_generator_1/DDS_inst_gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_generator_1/DDS_inst_gen(3)/DDS_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_generator_1/DDS_inst_gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_generator_1/DDS_inst_gen(2)/DDS_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_generator_1/DDS_inst_gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_generator_1/DDS_inst_gen(1)/DDS_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_generator_1/DDS_inst_gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/tone_generator_1/DDS_inst_gen(0)/DDS_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /synthi_top_tb/DUT/tone_generator_1/DDS_inst_gen(0)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/synthi_top_1/uart_top_1/baud_tick_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/synthi_top_1/uart_top_1/uart_controller_fsm_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/baud_tick_1
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/uart_top_1/uart_controller_fsm_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 30 ns  Iteration: 5  Instance: /synthi_top_tb/DUT/uart_top_1/baud_tick_1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 30 ns  Iteration: 5  Instance: /synthi_top_tb/synthi_top_1/uart_top_1/baud_tick_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 6  Instance: /synthi_top_tb/DUT/tone_generator_1/DDS_inst_gen(0)/DDS_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 6  Instance: /synthi_top_tb/DUT/tone_generator_1/DDS_inst_gen(1)/DDS_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 6  Instance: /synthi_top_tb/DUT/tone_generator_1/DDS_inst_gen(2)/DDS_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 6  Instance: /synthi_top_tb/DUT/tone_generator_1/DDS_inst_gen(3)/DDS_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 6  Instance: /synthi_top_tb/DUT/tone_generator_1/DDS_inst_gen(4)/DDS_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 6  Instance: /synthi_top_tb/DUT/tone_generator_1/DDS_inst_gen(5)/DDS_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 6  Instance: /synthi_top_tb/DUT/tone_generator_1/DDS_inst_gen(6)/DDS_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 6  Instance: /synthi_top_tb/DUT/tone_generator_1/DDS_inst_gen(7)/DDS_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 6  Instance: /synthi_top_tb/DUT/tone_generator_1/DDS_inst_gen(8)/DDS_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 6  Instance: /synthi_top_tb/DUT/tone_generator_1/DDS_inst_gen(9)/DDS_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 6  Instance: /synthi_top_tb/synthi_top_1/tone_generator_1/DDS_inst_gen(0)/DDS_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 6  Instance: /synthi_top_tb/synthi_top_1/tone_generator_1/DDS_inst_gen(1)/DDS_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 6  Instance: /synthi_top_tb/synthi_top_1/tone_generator_1/DDS_inst_gen(2)/DDS_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 6  Instance: /synthi_top_tb/synthi_top_1/tone_generator_1/DDS_inst_gen(3)/DDS_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 6  Instance: /synthi_top_tb/synthi_top_1/tone_generator_1/DDS_inst_gen(4)/DDS_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 6  Instance: /synthi_top_tb/synthi_top_1/tone_generator_1/DDS_inst_gen(5)/DDS_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 6  Instance: /synthi_top_tb/synthi_top_1/tone_generator_1/DDS_inst_gen(6)/DDS_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 6  Instance: /synthi_top_tb/synthi_top_1/tone_generator_1/DDS_inst_gen(7)/DDS_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 6  Instance: /synthi_top_tb/synthi_top_1/tone_generator_1/DDS_inst_gen(8)/DDS_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 6  Instance: /synthi_top_tb/synthi_top_1/tone_generator_1/DDS_inst_gen(9)/DDS_1
# LOGIC HAS BEEN RESET FOR 400 ns
# ** Failure: Unknown Command
#    Time: 400 ns  Iteration: 0  Process: /synthi_top_tb/readcmd File: ../../../source/synthi_top_tb.vhd
# Break in Process readcmd at ../../../source/synthi_top_tb.vhd line 286
