// Seed: 1771480737
module module_0 #(
    parameter id_20 = 32'd82
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18#(.id_19(1)),
    _id_20
);
  output logic [7:0] id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  parameter id_21 = -1;
  assign id_5 = id_13;
  parameter id_22 = -1;
  assign id_19[~&id_20^-1] = id_4;
  assign id_20 = id_22;
  parameter id_23 = id_22;
endmodule
module module_1 #(
    parameter id_3 = 32'd80,
    parameter id_9 = 32'd86
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output logic [7:0] id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire _id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire _id_3;
  inout wire id_2;
  inout wire id_1;
  wire [-1 : id_9] id_15;
  wire id_16;
  assign id_14[-1 :-1-id_3] = 1 + -1;
  module_0 modCall_1 (
      id_7,
      id_11,
      id_5,
      id_13,
      id_4,
      id_7,
      id_12,
      id_4,
      id_2,
      id_15,
      id_11,
      id_16,
      id_2,
      id_16,
      id_12,
      id_2,
      id_12,
      id_16,
      id_14
  );
endmodule
