Using ElegantPaper Template
DesignDoc for 16-bit CPU Verilog Project.
