-- VHDL for IBM SMS ALD page 14.50.02.1
-- Title: INDEX TAG LATCHES
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/31/2020 4:08:07 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_50_02_1_INDEX_TAG_LATCHES is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_ASSEMBLY_CH_ZONE_C_BIT:	 in STD_LOGIC;
		MS_RESET_INDEX_TAG_LATCHES:	 in STD_LOGIC;
		PS_ASSEMBLY_CH_B_BIT:	 in STD_LOGIC;
		PS_SET_T_POS_INDEX_TAGS:	 in STD_LOGIC;
		PS_ASSEMBLY_CH_A_BIT:	 in STD_LOGIC;
		MS_T_POS_C_INDEX_TAG:	 out STD_LOGIC;
		PS_T_POS_C_INDEX_TAG:	 out STD_LOGIC;
		MS_T_POS_B_INDEX_TAG:	 out STD_LOGIC;
		PS_T_POS_B_INDEX_TAG:	 out STD_LOGIC;
		MS_T_POS_A_INDEX_TAG:	 out STD_LOGIC;
		PS_T_POS_A_INDEX_TAG:	 out STD_LOGIC;
		LAMP_11C8A01:	 out STD_LOGIC;
		LAMP_11C8B01:	 out STD_LOGIC);
end ALD_14_50_02_1_INDEX_TAG_LATCHES;

architecture behavioral of ALD_14_50_02_1_INDEX_TAG_LATCHES is 

	signal OUT_4B_F: STD_LOGIC;
	signal OUT_4B_F_Latch: STD_LOGIC;
	signal OUT_3B_NoPin: STD_LOGIC;
	signal OUT_3B_NoPin_Latch: STD_LOGIC;
	signal OUT_1B_E: STD_LOGIC;
	signal OUT_5C_R: STD_LOGIC;
	signal OUT_1C_D: STD_LOGIC;
	signal OUT_2D_B: STD_LOGIC;
	signal OUT_4E_P: STD_LOGIC;
	signal OUT_4E_P_Latch: STD_LOGIC;
	signal OUT_3E_NoPin: STD_LOGIC;
	signal OUT_3E_NoPin_Latch: STD_LOGIC;
	signal OUT_2E_B: STD_LOGIC;
	signal OUT_1E_K: STD_LOGIC;
	signal OUT_5F_C: STD_LOGIC;
	signal OUT_1F_C: STD_LOGIC;
	signal OUT_2G_A: STD_LOGIC;
	signal OUT_4H_F: STD_LOGIC;
	signal OUT_4H_F_Latch: STD_LOGIC;
	signal OUT_3H_NoPin: STD_LOGIC;
	signal OUT_3H_NoPin_Latch: STD_LOGIC;
	signal OUT_2H_E: STD_LOGIC;
	signal OUT_5I_R: STD_LOGIC;
	signal OUT_1I_D: STD_LOGIC;

begin

	OUT_4B_F_Latch <= NOT(MS_RESET_INDEX_TAG_LATCHES AND OUT_3B_NoPin );
	OUT_3B_NoPin_Latch <= NOT(OUT_4B_F AND OUT_5C_R );
	OUT_1B_E <= NOT OUT_3B_NoPin;
	OUT_5C_R <= NOT(PS_ASSEMBLY_CH_ZONE_C_BIT AND PS_SET_T_POS_INDEX_TAGS );
	OUT_1C_D <= NOT OUT_4B_F;
	OUT_2D_B <= NOT OUT_2E_B;
	LAMP_11C8A01 <= OUT_2D_B;
	OUT_4E_P_Latch <= NOT(MS_RESET_INDEX_TAG_LATCHES AND OUT_3E_NoPin );
	OUT_3E_NoPin_Latch <= NOT(OUT_4E_P AND OUT_5F_C );
	OUT_2E_B <= NOT OUT_3E_NoPin;
	OUT_1E_K <= OUT_2E_B;
	OUT_5F_C <= NOT(PS_ASSEMBLY_CH_B_BIT AND PS_SET_T_POS_INDEX_TAGS );
	OUT_1F_C <= NOT OUT_4E_P;
	OUT_2G_A <= NOT OUT_2H_E;
	LAMP_11C8B01 <= OUT_2G_A;
	OUT_4H_F_Latch <= NOT(MS_RESET_INDEX_TAG_LATCHES AND OUT_3H_NoPin );
	OUT_3H_NoPin_Latch <= NOT(OUT_4H_F AND OUT_5I_R );
	OUT_2H_E <= NOT OUT_3H_NoPin;
	OUT_5I_R <= NOT(PS_ASSEMBLY_CH_A_BIT AND PS_SET_T_POS_INDEX_TAGS );
	OUT_1I_D <= NOT OUT_4H_F;

	MS_T_POS_C_INDEX_TAG <= OUT_1B_E;
	PS_T_POS_C_INDEX_TAG <= OUT_1C_D;
	MS_T_POS_B_INDEX_TAG <= OUT_1E_K;
	PS_T_POS_B_INDEX_TAG <= OUT_1F_C;
	MS_T_POS_A_INDEX_TAG <= OUT_2H_E;
	PS_T_POS_A_INDEX_TAG <= OUT_1I_D;

	Latch_4B: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4B_F_Latch,
		Q => OUT_4B_F,
		QBar => OPEN );

	Latch_3B: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3B_NoPin_Latch,
		Q => OUT_3B_NoPin,
		QBar => OPEN );

	Latch_4E: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4E_P_Latch,
		Q => OUT_4E_P,
		QBar => OPEN );

	Latch_3E: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3E_NoPin_Latch,
		Q => OUT_3E_NoPin,
		QBar => OPEN );

	Latch_4H: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4H_F_Latch,
		Q => OUT_4H_F,
		QBar => OPEN );

	Latch_3H: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3H_NoPin_Latch,
		Q => OUT_3H_NoPin,
		QBar => OPEN );


end;
