{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 10 21:22:30 2020 " "Info: Processing started: Tue Nov 10 21:22:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off hw1 -c hw1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hw1 -c hw1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "C\[0\] Y\[2\] 14.725 ns Longest " "Info: Longest tpd from source pin \"C\[0\]\" to destination pin \"Y\[2\]\" is 14.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns C\[0\] 1 PIN PIN_W21 5 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_W21; Fanout = 5; PIN Node = 'C\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[0] } "NODE_NAME" } } { "hw1.vhd" "" { Text "D:/1-4-3-大五上/電腦輔助VLSI許]計/hw1/hw1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.509 ns) + CELL(0.346 ns) 5.695 ns LessThan2~0 2 COMB LCCOMB_X38_Y1_N16 1 " "Info: 2: + IC(4.509 ns) + CELL(0.346 ns) = 5.695 ns; Loc. = LCCOMB_X38_Y1_N16; Fanout = 1; COMB Node = 'LessThan2~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.855 ns" { C[0] LessThan2~0 } "NODE_NAME" } } { "hw1.vhd" "" { Text "D:/1-4-3-大五上/電腦輔助VLSI許]計/hw1/hw1.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.228 ns) 6.741 ns LessThan2~1 3 COMB LCCOMB_X37_Y3_N4 2 " "Info: 3: + IC(0.818 ns) + CELL(0.228 ns) = 6.741 ns; Loc. = LCCOMB_X37_Y3_N4; Fanout = 2; COMB Node = 'LessThan2~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { LessThan2~0 LessThan2~1 } "NODE_NAME" } } { "hw1.vhd" "" { Text "D:/1-4-3-大五上/電腦輔助VLSI許]計/hw1/hw1.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.357 ns) 7.450 ns Mux3~3 4 COMB LCCOMB_X38_Y3_N16 4 " "Info: 4: + IC(0.352 ns) + CELL(0.357 ns) = 7.450 ns; Loc. = LCCOMB_X38_Y3_N16; Fanout = 4; COMB Node = 'Mux3~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { LessThan2~1 Mux3~3 } "NODE_NAME" } } { "hw1.vhd" "" { Text "D:/1-4-3-大五上/電腦輔助VLSI許]計/hw1/hw1.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.272 ns) 8.073 ns Mux1~0 5 COMB LCCOMB_X37_Y3_N24 1 " "Info: 5: + IC(0.351 ns) + CELL(0.272 ns) = 8.073 ns; Loc. = LCCOMB_X37_Y3_N24; Fanout = 1; COMB Node = 'Mux1~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { Mux3~3 Mux1~0 } "NODE_NAME" } } { "hw1.vhd" "" { Text "D:/1-4-3-大五上/電腦輔助VLSI許]計/hw1/hw1.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.272 ns) 8.845 ns Mux1~1 6 COMB LCCOMB_X39_Y3_N8 1 " "Info: 6: + IC(0.500 ns) + CELL(0.272 ns) = 8.845 ns; Loc. = LCCOMB_X39_Y3_N8; Fanout = 1; COMB Node = 'Mux1~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.772 ns" { Mux1~0 Mux1~1 } "NODE_NAME" } } { "hw1.vhd" "" { Text "D:/1-4-3-大五上/電腦輔助VLSI許]計/hw1/hw1.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.726 ns) + CELL(2.154 ns) 14.725 ns Y\[2\] 7 PIN PIN_C21 0 " "Info: 7: + IC(3.726 ns) + CELL(2.154 ns) = 14.725 ns; Loc. = PIN_C21; Fanout = 0; PIN Node = 'Y\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.880 ns" { Mux1~1 Y[2] } "NODE_NAME" } } { "hw1.vhd" "" { Text "D:/1-4-3-大五上/電腦輔助VLSI許]計/hw1/hw1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.469 ns ( 30.35 % ) " "Info: Total cell delay = 4.469 ns ( 30.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.256 ns ( 69.65 % ) " "Info: Total interconnect delay = 10.256 ns ( 69.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.725 ns" { C[0] LessThan2~0 LessThan2~1 Mux3~3 Mux1~0 Mux1~1 Y[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.725 ns" { C[0] {} C[0]~combout {} LessThan2~0 {} LessThan2~1 {} Mux3~3 {} Mux1~0 {} Mux1~1 {} Y[2] {} } { 0.000ns 0.000ns 4.509ns 0.818ns 0.352ns 0.351ns 0.500ns 3.726ns } { 0.000ns 0.840ns 0.346ns 0.228ns 0.357ns 0.272ns 0.272ns 2.154ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 10 21:22:30 2020 " "Info: Processing ended: Tue Nov 10 21:22:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
