// Seed: 2912340729
module module_0 (
    output wire id_0,
    output supply1 id_1,
    output wor id_2,
    input supply0 id_3,
    output supply0 id_4,
    output supply1 id_5,
    input supply1 id_6,
    input wire id_7,
    input wor id_8,
    output tri0 id_9,
    input uwire id_10,
    output wand id_11,
    input tri1 id_12,
    input supply0 id_13,
    output tri0 id_14,
    output wire id_15,
    input wire id_16,
    input wire id_17,
    input uwire id_18,
    input uwire id_19,
    input tri id_20,
    output tri id_21,
    input tri0 id_22,
    output tri1 id_23,
    input tri0 id_24,
    input tri0 id_25,
    input supply1 id_26,
    output supply0 id_27,
    input supply1 id_28
);
  assign id_15 = id_22;
  wire id_30;
  wire id_31;
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    input tri id_2,
    input tri0 id_3,
    inout wand id_4,
    input supply1 id_5,
    output tri id_6,
    input wire id_7,
    input tri1 id_8,
    input tri id_9,
    output wire id_10,
    output wire id_11,
    input wand id_12,
    input wand id_13,
    input wand id_14,
    output supply0 id_15,
    input supply1 id_16,
    input wand id_17
);
  wire id_19;
  module_0(
      id_4,
      id_10,
      id_6,
      id_5,
      id_0,
      id_6,
      id_4,
      id_9,
      id_2,
      id_0,
      id_14,
      id_15,
      id_13,
      id_7,
      id_4,
      id_10,
      id_16,
      id_7,
      id_4,
      id_8,
      id_14,
      id_10,
      id_5,
      id_15,
      id_2,
      id_9,
      id_13,
      id_0,
      id_8
  );
endmodule
