# Arithematic-Logic-Unit
Repository containing logic for ALU in Verilog
