

================================================================
== Vitis HLS Report for 'node2'
================================================================
* Date:           Mon Oct  7 15:43:13 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_k3mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.615 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   438938|   438938|  1.462 ms|  1.462 ms|  438938|  438938|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- loop10_loop11_loop12  |   438936|   438936|        38|          1|          1|  438900|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      354|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   100|     9220|     5600|    -|
|Memory               |       78|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|       90|    -|
|Register             |        -|     -|     3151|      320|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       78|   101|    12371|     6364|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        5|     3|        1|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        1|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U55  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U56  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U57  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U58  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U59  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U60  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U61  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U62  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U63  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U64  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U65  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U66  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U67  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U68  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U69  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U70  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U71  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U72  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U73  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U74  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U75   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U76   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U77   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U78   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U79   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U80   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U81   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U82   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U83   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U84   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U85   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U86   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U87   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U88   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U89   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U90   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U91   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U92   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U93   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U94   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |mul_5ns_8ns_12_1_1_U95              |mul_5ns_8ns_12_1_1              |        0|   0|    0|   40|    0|
    |mul_8ns_8ns_15_1_1_U96              |mul_8ns_8ns_15_1_1              |        0|   0|    0|   40|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0| 100| 9220| 5600|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_8ns_5ns_5ns_13_4_1_U97  |mac_muladd_8ns_5ns_5ns_13_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    +---------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |  Memory |          Module         | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +---------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |v32_U    |node2_v32_RAM_AUTO_1R1W  |       39|  0|   0|    0|  19950|   32|     1|       638400|
    |v32_1_U  |node2_v32_RAM_AUTO_1R1W  |       39|  0|   0|    0|  19950|   32|     1|       638400|
    +---------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total    |                         |       78|  0|   0|    0|  39900|   64|     2|      1276800|
    +---------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln107_1_fu_854_p2               |         +|   0|  0|  26|          19|           1|
    |add_ln107_fu_863_p2                 |         +|   0|  0|  15|           8|           1|
    |add_ln108_1_fu_887_p2               |         +|   0|  0|  19|          12|           1|
    |add_ln108_fu_951_p2                 |         +|   0|  0|  12|           5|           1|
    |add_ln109_fu_984_p2                 |         +|   0|  0|  14|           7|           1|
    |add_ln116_fu_1059_p2                |         +|   0|  0|  19|          12|          12|
    |add_ln120_fu_1200_p2                |         +|   0|  0|  22|          15|          15|
    |empty_fu_1030_p2                    |         +|   0|  0|  15|           8|           8|
    |and_ln107_fu_945_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state38_pp0_stage0_iter37  |       and|   0|  0|   2|           1|           1|
    |ap_condition_frp_pvb_no_bkwd_prs    |       and|   0|  0|   2|           1|           1|
    |ap_condition_frp_pvb_pf_start       |       and|   0|  0|   2|           1|           1|
    |pf_all_done                         |       and|   0|  0|   2|           1|           1|
    |pf_sync_continue                    |       and|   0|  0|   2|           1|           1|
    |cmp34_fu_1036_p2                    |      icmp|   0|  0|  15|           8|           1|
    |cmp60_9_fu_1042_p2                  |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln107_fu_848_p2                |      icmp|   0|  0|  26|          19|          18|
    |icmp_ln108_fu_869_p2                |      icmp|   0|  0|  19|          12|          12|
    |icmp_ln109_fu_939_p2                |      icmp|   0|  0|  14|           7|           6|
    |or_ln107_fu_929_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln108_1_fu_963_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln108_fu_957_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln107_1_fu_875_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln107_fu_922_p3              |    select|   0|  0|   5|           1|           1|
    |select_ln108_1_fu_976_p3            |    select|   0|  0|   5|           1|           5|
    |select_ln108_2_fu_893_p3            |    select|   0|  0|  12|           1|           1|
    |select_ln108_fu_968_p3              |    select|   0|  0|   7|           1|           1|
    |v41_1_fu_1218_p3                    |    select|   0|  0|  32|           1|           1|
    |v41_fu_1211_p3                      |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln107_fu_934_p2                 |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 354|         158|         115|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_sig_allocacmp_indvar_flatten42_load  |   9|          2|   19|         38|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   12|         24|
    |ap_sig_allocacmp_v33_load               |   9|          2|    8|         16|
    |ap_sig_allocacmp_v34_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_v35_load               |   9|          2|    7|         14|
    |indvar_flatten42_fu_156                 |   9|          2|   19|         38|
    |indvar_flatten_fu_148                   |   9|          2|   12|         24|
    |v33_fu_152                              |   9|          2|    8|         16|
    |v34_fu_144                              |   9|          2|    5|         10|
    |v35_fu_140                              |   9|          2|    7|         14|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  90|         20|  102|        204|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |add_ln120_reg_1735                                |  15|   0|   15|          0|
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter8_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter9_reg  |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                  |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg                        |   1|   0|    1|          0|
    |cmp34_reg_1497                                    |   1|   0|    1|          0|
    |cmp60_9_reg_1503                                  |   1|   0|    1|          0|
    |icmp_ln107_reg_1447                               |   1|   0|    1|          0|
    |icmp_ln108_reg_1451                               |   1|   0|    1|          0|
    |indvar_flatten42_fu_156                           |  19|   0|   19|          0|
    |indvar_flatten_fu_148                             |  12|   0|   12|          0|
    |mul_ln116_reg_1492                                |  12|   0|   12|          0|
    |or_ln108_reg_1469                                 |   1|   0|    1|          0|
    |p_cast_reg_1507                                   |  13|   0|   64|         51|
    |pf_all_done                                       |   1|   0|    1|          0|
    |select_ln107_1_reg_1459                           |   8|   0|    8|          0|
    |select_ln108_1_reg_1479                           |   5|   0|    5|          0|
    |select_ln108_reg_1473                             |   7|   0|    7|          0|
    |tmp10_reg_2082                                    |  32|   0|   32|          0|
    |tmp11_reg_2122                                    |  32|   0|   32|          0|
    |tmp12_reg_2147                                    |  32|   0|   32|          0|
    |tmp13_reg_2087                                    |  32|   0|   32|          0|
    |tmp14_reg_2127                                    |  32|   0|   32|          0|
    |tmp15_reg_2092                                    |  32|   0|   32|          0|
    |tmp16_reg_2132                                    |  32|   0|   32|          0|
    |tmp17_reg_2152                                    |  32|   0|   32|          0|
    |tmp1_reg_2067                                     |  32|   0|   32|          0|
    |tmp2_reg_2102                                     |  32|   0|   32|          0|
    |tmp3_reg_2137                                     |  32|   0|   32|          0|
    |tmp4_reg_2072                                     |  32|   0|   32|          0|
    |tmp5_reg_2107                                     |  32|   0|   32|          0|
    |tmp6_reg_2077                                     |  32|   0|   32|          0|
    |tmp7_reg_2112                                     |  32|   0|   32|          0|
    |tmp8_reg_2142                                     |  32|   0|   32|          0|
    |tmp9_reg_2117                                     |  32|   0|   32|          0|
    |tmp_reg_2097                                      |  32|   0|   32|          0|
    |v32_1_addr_reg_1746                               |  15|   0|   15|          0|
    |v32_addr_reg_1740                                 |  15|   0|   15|          0|
    |v33_fu_152                                        |   8|   0|    8|          0|
    |v34_fu_144                                        |   5|   0|    5|          0|
    |v35_fu_140                                        |   7|   0|    7|          0|
    |v41_1_reg_1757                                    |  32|   0|   32|          0|
    |v41_reg_1752                                      |  32|   0|   32|          0|
    |v42_10_reg_1792                                   |  32|   0|   32|          0|
    |v42_11_reg_1797                                   |  32|   0|   32|          0|
    |v42_12_reg_2037                                   |  32|   0|   32|          0|
    |v42_13_reg_2042                                   |  32|   0|   32|          0|
    |v42_14_reg_2047                                   |  32|   0|   32|          0|
    |v42_15_reg_2052                                   |  32|   0|   32|          0|
    |v42_16_reg_2057                                   |  32|   0|   32|          0|
    |v42_17_reg_2062                                   |  32|   0|   32|          0|
    |v42_18_reg_1802                                   |  32|   0|   32|          0|
    |v42_19_reg_1807                                   |  32|   0|   32|          0|
    |v42_1_reg_2022                                    |  32|   0|   32|          0|
    |v42_2_reg_1762                                    |  32|   0|   32|          0|
    |v42_3_reg_1767                                    |  32|   0|   32|          0|
    |v42_4_reg_1772                                    |  32|   0|   32|          0|
    |v42_5_reg_1777                                    |  32|   0|   32|          0|
    |v42_6_reg_2027                                    |  32|   0|   32|          0|
    |v42_7_reg_2032                                    |  32|   0|   32|          0|
    |v42_8_reg_1782                                    |  32|   0|   32|          0|
    |v42_9_reg_1787                                    |  32|   0|   32|          0|
    |v42_reg_2017                                      |  32|   0|   32|          0|
    |v43_1_reg_2163                                    |  32|   0|   32|          0|
    |v43_reg_2157                                      |  32|   0|   32|          0|
    |v64_0_load19_fu_196                               |  32|   0|   32|          0|
    |v64_1_load17_fu_192                               |  32|   0|   32|          0|
    |v64_2_load15_fu_188                               |  32|   0|   32|          0|
    |v64_3_load13_fu_184                               |  32|   0|   32|          0|
    |v64_4_load11_fu_180                               |  32|   0|   32|          0|
    |v64_5_load9_fu_176                                |  32|   0|   32|          0|
    |v64_6_load7_fu_172                                |  32|   0|   32|          0|
    |v64_7_load5_fu_168                                |  32|   0|   32|          0|
    |v64_8_load3_fu_164                                |  32|   0|   32|          0|
    |v64_9_load1_fu_160                                |  32|   0|   32|          0|
    |v65_0_0_load_reg_1887                             |  32|   0|   32|          0|
    |v65_0_1_load_reg_1892                             |  32|   0|   32|          0|
    |v65_1_0_load_reg_1605                             |  32|   0|   32|          0|
    |v65_1_1_load_reg_1610                             |  32|   0|   32|          0|
    |v65_2_0_load_reg_1615                             |  32|   0|   32|          0|
    |v65_2_1_load_reg_1620                             |  32|   0|   32|          0|
    |v65_3_0_load_reg_1897                             |  32|   0|   32|          0|
    |v65_3_1_load_reg_1902                             |  32|   0|   32|          0|
    |v65_4_0_load_reg_1625                             |  32|   0|   32|          0|
    |v65_4_1_load_reg_1630                             |  32|   0|   32|          0|
    |v65_5_0_load_reg_1635                             |  32|   0|   32|          0|
    |v65_5_1_load_reg_1640                             |  32|   0|   32|          0|
    |v65_6_0_load_reg_1907                             |  32|   0|   32|          0|
    |v65_6_1_load_reg_1912                             |  32|   0|   32|          0|
    |v65_7_0_load_reg_1917                             |  32|   0|   32|          0|
    |v65_7_1_load_reg_1922                             |  32|   0|   32|          0|
    |v65_8_0_load_reg_1927                             |  32|   0|   32|          0|
    |v65_8_1_load_reg_1932                             |  32|   0|   32|          0|
    |v65_9_0_load_reg_1645                             |  32|   0|   32|          0|
    |v65_9_1_load_reg_1650                             |  32|   0|   32|          0|
    |zext_ln116_2_reg_1541                             |  12|   0|   64|         52|
    |cmp34_reg_1497                                    |  64|  32|    1|          0|
    |cmp60_9_reg_1503                                  |  64|  32|    1|          0|
    |icmp_ln107_reg_1447                               |  64|  32|    1|          0|
    |or_ln108_reg_1469                                 |  64|  32|    1|          0|
    |p_cast_reg_1507                                   |  64|  32|   64|         51|
    |select_ln107_1_reg_1459                           |  64|  32|    8|          0|
    |select_ln108_reg_1473                             |  64|  32|    7|          0|
    |v32_1_addr_reg_1746                               |  64|  32|   15|          0|
    |v32_addr_reg_1740                                 |  64|  32|   15|          0|
    |zext_ln116_2_reg_1541                             |  64|  32|   64|         52|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |3151| 320| 2791|        206|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|         node2|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|         node2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|         node2|  return value|
|v68_0_din             |  out|   32|     ap_fifo|         v68_0|       pointer|
|v68_0_num_data_valid  |   in|   16|     ap_fifo|         v68_0|       pointer|
|v68_0_fifo_cap        |   in|   16|     ap_fifo|         v68_0|       pointer|
|v68_0_full_n          |   in|    1|     ap_fifo|         v68_0|       pointer|
|v68_0_write           |  out|    1|     ap_fifo|         v68_0|       pointer|
|v68_1_din             |  out|   32|     ap_fifo|         v68_1|       pointer|
|v68_1_num_data_valid  |   in|   16|     ap_fifo|         v68_1|       pointer|
|v68_1_fifo_cap        |   in|   16|     ap_fifo|         v68_1|       pointer|
|v68_1_full_n          |   in|    1|     ap_fifo|         v68_1|       pointer|
|v68_1_write           |  out|    1|     ap_fifo|         v68_1|       pointer|
|v64_0_address0        |  out|   13|   ap_memory|         v64_0|         array|
|v64_0_ce0             |  out|    1|   ap_memory|         v64_0|         array|
|v64_0_q0              |   in|   32|   ap_memory|         v64_0|         array|
|v64_1_address0        |  out|   13|   ap_memory|         v64_1|         array|
|v64_1_ce0             |  out|    1|   ap_memory|         v64_1|         array|
|v64_1_q0              |   in|   32|   ap_memory|         v64_1|         array|
|v64_2_address0        |  out|   13|   ap_memory|         v64_2|         array|
|v64_2_ce0             |  out|    1|   ap_memory|         v64_2|         array|
|v64_2_q0              |   in|   32|   ap_memory|         v64_2|         array|
|v64_3_address0        |  out|   13|   ap_memory|         v64_3|         array|
|v64_3_ce0             |  out|    1|   ap_memory|         v64_3|         array|
|v64_3_q0              |   in|   32|   ap_memory|         v64_3|         array|
|v64_4_address0        |  out|   13|   ap_memory|         v64_4|         array|
|v64_4_ce0             |  out|    1|   ap_memory|         v64_4|         array|
|v64_4_q0              |   in|   32|   ap_memory|         v64_4|         array|
|v64_5_address0        |  out|   13|   ap_memory|         v64_5|         array|
|v64_5_ce0             |  out|    1|   ap_memory|         v64_5|         array|
|v64_5_q0              |   in|   32|   ap_memory|         v64_5|         array|
|v64_6_address0        |  out|   13|   ap_memory|         v64_6|         array|
|v64_6_ce0             |  out|    1|   ap_memory|         v64_6|         array|
|v64_6_q0              |   in|   32|   ap_memory|         v64_6|         array|
|v64_7_address0        |  out|   13|   ap_memory|         v64_7|         array|
|v64_7_ce0             |  out|    1|   ap_memory|         v64_7|         array|
|v64_7_q0              |   in|   32|   ap_memory|         v64_7|         array|
|v64_8_address0        |  out|   13|   ap_memory|         v64_8|         array|
|v64_8_ce0             |  out|    1|   ap_memory|         v64_8|         array|
|v64_8_q0              |   in|   32|   ap_memory|         v64_8|         array|
|v64_9_address0        |  out|   13|   ap_memory|         v64_9|         array|
|v64_9_ce0             |  out|    1|   ap_memory|         v64_9|         array|
|v64_9_q0              |   in|   32|   ap_memory|         v64_9|         array|
|v65_0_0_address0      |  out|   12|   ap_memory|       v65_0_0|         array|
|v65_0_0_ce0           |  out|    1|   ap_memory|       v65_0_0|         array|
|v65_0_0_q0            |   in|   32|   ap_memory|       v65_0_0|         array|
|v65_0_1_address0      |  out|   12|   ap_memory|       v65_0_1|         array|
|v65_0_1_ce0           |  out|    1|   ap_memory|       v65_0_1|         array|
|v65_0_1_q0            |   in|   32|   ap_memory|       v65_0_1|         array|
|v65_1_0_address0      |  out|   12|   ap_memory|       v65_1_0|         array|
|v65_1_0_ce0           |  out|    1|   ap_memory|       v65_1_0|         array|
|v65_1_0_q0            |   in|   32|   ap_memory|       v65_1_0|         array|
|v65_1_1_address0      |  out|   12|   ap_memory|       v65_1_1|         array|
|v65_1_1_ce0           |  out|    1|   ap_memory|       v65_1_1|         array|
|v65_1_1_q0            |   in|   32|   ap_memory|       v65_1_1|         array|
|v65_2_0_address0      |  out|   12|   ap_memory|       v65_2_0|         array|
|v65_2_0_ce0           |  out|    1|   ap_memory|       v65_2_0|         array|
|v65_2_0_q0            |   in|   32|   ap_memory|       v65_2_0|         array|
|v65_2_1_address0      |  out|   12|   ap_memory|       v65_2_1|         array|
|v65_2_1_ce0           |  out|    1|   ap_memory|       v65_2_1|         array|
|v65_2_1_q0            |   in|   32|   ap_memory|       v65_2_1|         array|
|v65_3_0_address0      |  out|   12|   ap_memory|       v65_3_0|         array|
|v65_3_0_ce0           |  out|    1|   ap_memory|       v65_3_0|         array|
|v65_3_0_q0            |   in|   32|   ap_memory|       v65_3_0|         array|
|v65_3_1_address0      |  out|   12|   ap_memory|       v65_3_1|         array|
|v65_3_1_ce0           |  out|    1|   ap_memory|       v65_3_1|         array|
|v65_3_1_q0            |   in|   32|   ap_memory|       v65_3_1|         array|
|v65_4_0_address0      |  out|   12|   ap_memory|       v65_4_0|         array|
|v65_4_0_ce0           |  out|    1|   ap_memory|       v65_4_0|         array|
|v65_4_0_q0            |   in|   32|   ap_memory|       v65_4_0|         array|
|v65_4_1_address0      |  out|   12|   ap_memory|       v65_4_1|         array|
|v65_4_1_ce0           |  out|    1|   ap_memory|       v65_4_1|         array|
|v65_4_1_q0            |   in|   32|   ap_memory|       v65_4_1|         array|
|v65_5_0_address0      |  out|   12|   ap_memory|       v65_5_0|         array|
|v65_5_0_ce0           |  out|    1|   ap_memory|       v65_5_0|         array|
|v65_5_0_q0            |   in|   32|   ap_memory|       v65_5_0|         array|
|v65_5_1_address0      |  out|   12|   ap_memory|       v65_5_1|         array|
|v65_5_1_ce0           |  out|    1|   ap_memory|       v65_5_1|         array|
|v65_5_1_q0            |   in|   32|   ap_memory|       v65_5_1|         array|
|v65_6_0_address0      |  out|   12|   ap_memory|       v65_6_0|         array|
|v65_6_0_ce0           |  out|    1|   ap_memory|       v65_6_0|         array|
|v65_6_0_q0            |   in|   32|   ap_memory|       v65_6_0|         array|
|v65_6_1_address0      |  out|   12|   ap_memory|       v65_6_1|         array|
|v65_6_1_ce0           |  out|    1|   ap_memory|       v65_6_1|         array|
|v65_6_1_q0            |   in|   32|   ap_memory|       v65_6_1|         array|
|v65_7_0_address0      |  out|   12|   ap_memory|       v65_7_0|         array|
|v65_7_0_ce0           |  out|    1|   ap_memory|       v65_7_0|         array|
|v65_7_0_q0            |   in|   32|   ap_memory|       v65_7_0|         array|
|v65_7_1_address0      |  out|   12|   ap_memory|       v65_7_1|         array|
|v65_7_1_ce0           |  out|    1|   ap_memory|       v65_7_1|         array|
|v65_7_1_q0            |   in|   32|   ap_memory|       v65_7_1|         array|
|v65_8_0_address0      |  out|   12|   ap_memory|       v65_8_0|         array|
|v65_8_0_ce0           |  out|    1|   ap_memory|       v65_8_0|         array|
|v65_8_0_q0            |   in|   32|   ap_memory|       v65_8_0|         array|
|v65_8_1_address0      |  out|   12|   ap_memory|       v65_8_1|         array|
|v65_8_1_ce0           |  out|    1|   ap_memory|       v65_8_1|         array|
|v65_8_1_q0            |   in|   32|   ap_memory|       v65_8_1|         array|
|v65_9_0_address0      |  out|   12|   ap_memory|       v65_9_0|         array|
|v65_9_0_ce0           |  out|    1|   ap_memory|       v65_9_0|         array|
|v65_9_0_q0            |   in|   32|   ap_memory|       v65_9_0|         array|
|v65_9_1_address0      |  out|   12|   ap_memory|       v65_9_1|         array|
|v65_9_1_ce0           |  out|    1|   ap_memory|       v65_9_1|         array|
|v65_9_1_q0            |   in|   32|   ap_memory|       v65_9_1|         array|
+----------------------+-----+-----+------------+--------------+--------------+

