{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T17:40:28Z","timestamp":1567359628505},"publisher-location":"New York, New York, USA","reference-count":10,"publisher":"ACM Press","isbn-type":[{"value":"9781450340014","type":"print"}],"license":[{"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background","start":{"date-parts":[[2015,11,15]],"date-time":"2015-11-15T00:00:00Z","timestamp":1447545600000},"delay-in-days":318,"content-version":"vor"}],"funder":[{"DOI":"10.13039\/100000015","name":"U.S. Department of Energy","doi-asserted-by":"publisher","award":["DE-AC52-07NA27344"]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1145\/2833179.2833184","type":"proceedings-article","created":{"date-parts":[[2015,11,18]],"date-time":"2015-11-18T13:42:32Z","timestamp":1447854152000},"source":"Crossref","is-referenced-by-count":13,"title":["Hybrid memory cube performance characterization on data-centric workloads"],"prefix":"10.1145","author":[{"given":"Maya","family":"Gokhale","sequence":"first","affiliation":[]},{"given":"Scott","family":"Lloyd","sequence":"additional","affiliation":[]},{"given":"Chris","family":"Macaraeg","sequence":"additional","affiliation":[]}],"member":"320","reference":[{"key":"key-10.1145\/2833179.2833184-1","unstructured":"Arira Design. http:\/\/www.ariradesign.com, accessed 2015."},{"key":"key-10.1145\/2833179.2833184-2","unstructured":"High bandwidth memory (HBM) DRAM (JEDEC). http:\/\/www.jedec.org\/standards-documents\/docs\/jesd235, accessed 2015."},{"key":"key-10.1145\/2833179.2833184-3","unstructured":"JEDEC Wide IO and Wide IO 2 specs. http:\/\/www.jedec.org\/standards-documents\/results\/jesd229-2, accessed 2015."},{"key":"key-10.1145\/2833179.2833184-4","unstructured":"N. Binkert, B. Beckmann, G. Black, S. K. Reinhardt, A. Saidi, A. Basu, J. Hestness, D. R. Hower, T. Krishna, S. Sardashti, R. Sen, K. Sewell, M. Shoaib, N. Vaish, M. D. Hill, and D. A. Wood. The gem5 simulator.SIGARCH Comput. Archit. News, 39(2):1--7, Aug. 2011.","DOI":"10.1145\/2024716.2024718","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2833179.2833184-5","unstructured":"H. Gahvari, M. Hoemmen, J. Demmel, and K. Yelick. Benchmarking sparse matrix-vector multiply in five minutes. InSPEC Benchmark Workshop, Austin, TX, January 2007. http:\/\/bebop.cs.berkeley.edu."},{"key":"key-10.1145\/2833179.2833184-6","unstructured":"HMC-Consortium. HMC specification 1.1. http:\/\/www.hybridmemorycube.org\/files\/SiteDownloads\/HMC%20Rev%201%5F1%20Specification.pdf, accessed 2015."},{"key":"key-10.1145\/2833179.2833184-7","unstructured":"C.-K. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. Lowney, S. Wallace, V. J. Reddi, and K. Hazelwood. Pin: Building customized program analysis tools with dynamic instrumentation. InProceedings of the 2005 ACM SIGPLAN Conference on Programming Language Design and Implementation, PLDI '05, pages 190--200, New York, NY, USA, 2005. ACM."},{"key":"key-10.1145\/2833179.2833184-8","unstructured":"Micron. Hybrid Memory Cube. http:\/\/www.micron.com\/products\/hybrid-memory-cube, accessed 2015."},{"key":"key-10.1145\/2833179.2833184-9","unstructured":"N. Nethercote and J. Seward. Valgrind: A framework for heavyweight dynamic binary instrumentation. InProceedings of the 28th ACM SIGPLAN Conference on Programming Language Design and Implementation, PLDI '07, pages 89--100, New York, NY, USA, 2007. ACM.","DOI":"10.1145\/1250734.1250746","doi-asserted-by":"crossref"},{"key":"key-10.1145\/2833179.2833184-10","unstructured":"P. Rosenfeld, E. Cooper-Balis, T. Farrell, D. Resnick, and B. Jacob. Peering over the memory wall: Design space and performance analysis of the Hybrid Memory Cube. Technical Report UMD-SCA-2012-10-01, University of Maryland Systems and Computer Architecture Group, October 2012."}],"event":{"name":"the 5th Workshop","theme":"Architectures and Algorithms","location":"Austin, Texas","sponsor":["SIGHPC, ACM Special Interest Group on High Performance Computing, Special Interest Group on High Performance Computing","IEEE-CS\\DATC, IEEE Computer Society"],"acronym":"IA3 '15","number":"5","start":{"date-parts":[[2015,11,15]]},"end":{"date-parts":[[2015,11,15]]}},"container-title":["Proceedings of the 5th Workshop on Irregular Applications Architectures and Algorithms - IA3 '15"],"original-title":[],"link":[{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=2833184&amp;ftid=1645691&amp;dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T17:19:26Z","timestamp":1567358366000},"score":1.0,"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9781450340014"],"references-count":10,"URL":"http:\/\/dx.doi.org\/10.1145\/2833179.2833184","relation":{"cites":[]}}}