Summary
======
Overall execution cycle = 543304395
Total execution cycles per core:
- Processor 0 = 537666811
- Processor 1 = 499802556
- Processor 2 = 543304395
- Processor 3 = 496313444
======
Number of compute cycles per core:
- Processor 0 = 11337782
- Processor 1 = 11290799
- Processor 2 = 11337671
- Processor 3 = 11301515
======
Number of load/store instructions per core:
- Processor 0: Load = 1832392, Store = 744111
- Processor 1: Load = 1821846, Store = 585998
- Processor 2: Load = 1838008, Store = 766181
- Processor 3: Load = 1832174, Store = 579291
======
Number of idle cycles
- Processor 0 = 526329029
- Processor 1 = 488511757
- Processor 2 = 531966724
- Processor 3 = 485011929
======
Data cache miss rate for each core
- Processor 0 = 0.5251466813739398 (1353042/2576503)
- Processor 1 = 0.4668309076501634 (1124056/2407844)
- Processor 2 = 0.5304465228906197 (1381383/2604189)
- Processor 3 = 0.4631798512522471 (1116942/2411465)
======
Amount of Data traffic in bytes on the bus
= 7337834
======
Number of invalidations or updates on the bus
= 1369225
======
Distribution of accesses to private data versus shared data
- Cache 0: numPrivateAccess = 2215685, numSharedAccess = 360818
- Cache 1: numPrivateAccess = 2057466, numSharedAccess = 350378
- Cache 2: numPrivateAccess = 2282744, numSharedAccess = 321445
- Cache 3: numPrivateAccess = 2058874, numSharedAccess = 352591
======
Number of times each state is entered
- Cache 0: numO = 0
- Cache 1: numO = 5
- Cache 2: numO = 0
- Cache 3: numO = 0
