// Seed: 1502245569
module module_0 ();
  wire id_2;
endmodule
module module_1 (
    output uwire id_0,
    input tri1 id_1,
    input tri0 id_2,
    input wire id_3,
    input wire id_4,
    output wand id_5,
    input tri0 id_6,
    input supply0 id_7,
    input tri0 id_8,
    input tri1 id_9
);
  always @(posedge 1) begin
    wait (id_4);
    $display;
    id_0 = 1 == ~id_1;
  end
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  module_0();
endmodule
