

================================================================
== Vitis HLS Report for 'read_test'
================================================================
* Date:           Mon Sep 19 22:17:44 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        detector_solid
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       80|       80|  1.600 us|  1.600 us|   80|   80|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        8|        8|         1|          -|          -|     8|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    407|    -|
|Register         |        -|    -|     662|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     662|    433|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |empty_29_fu_304_p2     |         +|   0|  0|  13|           4|           1|
    |exitcond2_i_fu_298_p2  |      icmp|   0|  0|   9|           4|           5|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    |ap_block_state71       |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  26|          10|           8|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+-----+-----------+-----+-----------+
    |         Name        | LUT | Input Size| Bits| Total Bits|
    +---------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm            |  353|         74|    1|         74|
    |ap_done              |    9|          2|    1|          2|
    |control_TDATA_blk_n  |    9|          2|    1|          2|
    |gmem_blk_n_AR        |    9|          2|    1|          2|
    |gmem_blk_n_R         |    9|          2|    1|          2|
    |loop_index_i_fu_120  |    9|          2|    4|          8|
    |shiftreg_i_fu_116    |    9|          2|  256|        512|
    +---------------------+-----+-----------+-----+-----------+
    |Total                |  407|         86|  265|        602|
    +---------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+-----+----+-----+-----------+
    |          Name          |  FF | LUT| Bits| Const Bits|
    +------------------------+-----+----+-----+-----------+
    |ap_CS_fsm               |   73|   0|   73|          0|
    |ap_done_reg             |    1|   0|    1|          0|
    |data_0_addr_reg_399     |    7|   0|    7|          0|
    |data_1_addr_reg_404     |    7|   0|    7|          0|
    |data_2_addr_reg_409     |    7|   0|    7|          0|
    |data_3_addr_reg_414     |    7|   0|    7|          0|
    |data_4_addr_reg_419     |    7|   0|    7|          0|
    |data_5_addr_reg_424     |    7|   0|    7|          0|
    |data_6_addr_reg_429     |    7|   0|    7|          0|
    |data_7_addr_reg_434     |    7|   0|    7|          0|
    |gmem_addr_read_reg_394  |  256|   0|  256|          0|
    |loop_index_i_fu_120     |    4|   0|    4|          0|
    |shiftreg_i_fu_116       |  256|   0|  256|          0|
    |trunc_ln_reg_387        |   16|   0|   16|          0|
    +------------------------+-----+----+-----+-----------+
    |Total                   |  662|   0|  662|          0|
    +------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+---------------------+-----+-----+------------+----------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|       read_test|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|       read_test|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|       read_test|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|       read_test|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|       read_test|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|       read_test|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|       read_test|  return value|
|ap_return_0          |  out|   16|  ap_ctrl_hs|       read_test|  return value|
|ap_return_1          |  out|   16|  ap_ctrl_hs|       read_test|  return value|
|control_TDATA        |   in|   32|        axis|         control|       pointer|
|control_TVALID       |   in|    1|        axis|         control|       pointer|
|control_TREADY       |  out|    1|        axis|         control|       pointer|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_WDATA     |  out|  256|       m_axi|            gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|   32|       m_axi|            gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RDATA     |   in|  256|       m_axi|            gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|            gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|            gmem|       pointer|
|inputDataInRam       |   in|   64|     ap_none|  inputDataInRam|        scalar|
|data_0_address0      |  out|    7|   ap_memory|          data_0|         array|
|data_0_ce0           |  out|    1|   ap_memory|          data_0|         array|
|data_0_we0           |  out|    1|   ap_memory|          data_0|         array|
|data_0_d0            |  out|   32|   ap_memory|          data_0|         array|
|data_1_address0      |  out|    7|   ap_memory|          data_1|         array|
|data_1_ce0           |  out|    1|   ap_memory|          data_1|         array|
|data_1_we0           |  out|    1|   ap_memory|          data_1|         array|
|data_1_d0            |  out|   32|   ap_memory|          data_1|         array|
|data_2_address0      |  out|    7|   ap_memory|          data_2|         array|
|data_2_ce0           |  out|    1|   ap_memory|          data_2|         array|
|data_2_we0           |  out|    1|   ap_memory|          data_2|         array|
|data_2_d0            |  out|   32|   ap_memory|          data_2|         array|
|data_3_address0      |  out|    7|   ap_memory|          data_3|         array|
|data_3_ce0           |  out|    1|   ap_memory|          data_3|         array|
|data_3_we0           |  out|    1|   ap_memory|          data_3|         array|
|data_3_d0            |  out|   32|   ap_memory|          data_3|         array|
|data_4_address0      |  out|    7|   ap_memory|          data_4|         array|
|data_4_ce0           |  out|    1|   ap_memory|          data_4|         array|
|data_4_we0           |  out|    1|   ap_memory|          data_4|         array|
|data_4_d0            |  out|   32|   ap_memory|          data_4|         array|
|data_5_address0      |  out|    7|   ap_memory|          data_5|         array|
|data_5_ce0           |  out|    1|   ap_memory|          data_5|         array|
|data_5_we0           |  out|    1|   ap_memory|          data_5|         array|
|data_5_d0            |  out|   32|   ap_memory|          data_5|         array|
|data_6_address0      |  out|    7|   ap_memory|          data_6|         array|
|data_6_ce0           |  out|    1|   ap_memory|          data_6|         array|
|data_6_we0           |  out|    1|   ap_memory|          data_6|         array|
|data_6_d0            |  out|   32|   ap_memory|          data_6|         array|
|data_7_address0      |  out|    7|   ap_memory|          data_7|         array|
|data_7_ce0           |  out|    1|   ap_memory|          data_7|         array|
|data_7_we0           |  out|    1|   ap_memory|          data_7|         array|
|data_7_d0            |  out|   32|   ap_memory|          data_7|         array|
+---------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 73
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 73 

* FSM state operations: 

State 1 <SV = 0> <Delay = 14.6>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%shiftreg_i = alloca i32 1"   --->   Operation 74 'alloca' 'shiftreg_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%loop_index_i = alloca i32 1"   --->   Operation 75 'alloca' 'loop_index_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%inputDataInRam_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %inputDataInRam" [detector_solid/abs_solid_detector.cpp:363]   --->   Operation 76 'read' 'inputDataInRam_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %inputDataInRam_read, i32 5, i32 63" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 77 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln365 = sext i59 %trunc_ln3" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 78 'sext' 'sext_ln365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i256 %gmem, i64 %sext_ln365" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 79 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [70/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 80 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln365 = store i4 0, i4 %loop_index_i" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 81 'store' 'store_ln365' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 14.6>
ST_2 : Operation 82 [69/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 82 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 83 [68/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 83 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 14.6>
ST_4 : Operation 84 [67/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 84 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 14.6>
ST_5 : Operation 85 [66/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 85 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 86 [65/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 86 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 87 [64/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 87 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 88 [63/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 88 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 14.6>
ST_9 : Operation 89 [62/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 89 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 14.6>
ST_10 : Operation 90 [61/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 90 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 14.6>
ST_11 : Operation 91 [60/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 91 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 14.6>
ST_12 : Operation 92 [59/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 92 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 14.6>
ST_13 : Operation 93 [58/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 93 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 14.6>
ST_14 : Operation 94 [57/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 94 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 14.6>
ST_15 : Operation 95 [56/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 95 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 14.6>
ST_16 : Operation 96 [55/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 96 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 14.6>
ST_17 : Operation 97 [54/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 97 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 14.6>
ST_18 : Operation 98 [53/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 98 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 14.6>
ST_19 : Operation 99 [52/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 99 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 14.6>
ST_20 : Operation 100 [51/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 100 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 14.6>
ST_21 : Operation 101 [50/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 101 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 14.6>
ST_22 : Operation 102 [49/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 102 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 14.6>
ST_23 : Operation 103 [48/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 103 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 14.6>
ST_24 : Operation 104 [47/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 104 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 14.6>
ST_25 : Operation 105 [46/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 105 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 14.6>
ST_26 : Operation 106 [45/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 106 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 14.6>
ST_27 : Operation 107 [44/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 107 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 14.6>
ST_28 : Operation 108 [43/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 108 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 14.6>
ST_29 : Operation 109 [42/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 109 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 14.6>
ST_30 : Operation 110 [41/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 110 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 14.6>
ST_31 : Operation 111 [40/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 111 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 14.6>
ST_32 : Operation 112 [39/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 112 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 14.6>
ST_33 : Operation 113 [38/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 113 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 14.6>
ST_34 : Operation 114 [37/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 114 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 14.6>
ST_35 : Operation 115 [36/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 115 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 14.6>
ST_36 : Operation 116 [35/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 116 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 14.6>
ST_37 : Operation 117 [34/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 117 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 14.6>
ST_38 : Operation 118 [33/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 118 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 14.6>
ST_39 : Operation 119 [32/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 119 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 14.6>
ST_40 : Operation 120 [31/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 120 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 14.6>
ST_41 : Operation 121 [30/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 121 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 14.6>
ST_42 : Operation 122 [29/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 122 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 14.6>
ST_43 : Operation 123 [28/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 123 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 14.6>
ST_44 : Operation 124 [27/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 124 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 14.6>
ST_45 : Operation 125 [26/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 125 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 14.6>
ST_46 : Operation 126 [25/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 126 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 14.6>
ST_47 : Operation 127 [24/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 127 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 14.6>
ST_48 : Operation 128 [23/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 128 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 14.6>
ST_49 : Operation 129 [22/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 129 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 14.6>
ST_50 : Operation 130 [21/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 130 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 14.6>
ST_51 : Operation 131 [20/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 131 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 14.6>
ST_52 : Operation 132 [19/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 132 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 14.6>
ST_53 : Operation 133 [18/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 133 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 14.6>
ST_54 : Operation 134 [17/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 134 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 14.6>
ST_55 : Operation 135 [16/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 135 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 14.6>
ST_56 : Operation 136 [15/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 136 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 14.6>
ST_57 : Operation 137 [14/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 137 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 14.6>
ST_58 : Operation 138 [13/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 138 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 14.6>
ST_59 : Operation 139 [12/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 139 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 14.6>
ST_60 : Operation 140 [11/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 140 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 14.6>
ST_61 : Operation 141 [10/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 141 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 14.6>
ST_62 : Operation 142 [9/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 142 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 14.6>
ST_63 : Operation 143 [8/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 143 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 14.6>
ST_64 : Operation 144 [7/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 144 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 14.6>
ST_65 : Operation 145 [6/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 145 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 14.6>
ST_66 : Operation 146 [5/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 146 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 14.6>
ST_67 : Operation 147 [4/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 147 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 14.6>
ST_68 : Operation 148 [3/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 148 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 14.6>
ST_69 : Operation 149 [2/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 149 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 14.6>
ST_70 : Operation 150 [1/70] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %gmem_addr, i32 1" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 150 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 14.6>
ST_71 : Operation 151 [1/1] (0.00ns)   --->   "%tmp = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %control" [C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 151 'read' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_71 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %tmp, i32 16, i32 31" [detector_solid/abs_solid_detector.cpp:364]   --->   Operation 152 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 153 [1/1] (14.6ns)   --->   "%gmem_addr_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i64 %gmem_addr" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 153 'read' 'gmem_addr_read' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 1.58>
ST_72 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %control, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem, void @empty_8, i32 0, i32 0, void @empty_9, i32 64, i32 0, void @empty_10, void @empty_11, void @empty_9, i32 16, i32 16, i32 16, i32 16, void @empty_9, void @empty_9"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 156 [1/1] (0.00ns)   --->   "%specreset_ln385 = specreset void @_ssdm_op_SpecReset, void @data_0, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:385]   --->   Operation 156 'specreset' 'specreset_ln385' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 157 [1/1] (0.00ns)   --->   "%specreset_ln385 = specreset void @_ssdm_op_SpecReset, void @data_1, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:385]   --->   Operation 157 'specreset' 'specreset_ln385' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 158 [1/1] (0.00ns)   --->   "%specreset_ln385 = specreset void @_ssdm_op_SpecReset, void @data_2, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:385]   --->   Operation 158 'specreset' 'specreset_ln385' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 159 [1/1] (0.00ns)   --->   "%specreset_ln385 = specreset void @_ssdm_op_SpecReset, void @data_3, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:385]   --->   Operation 159 'specreset' 'specreset_ln385' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 160 [1/1] (0.00ns)   --->   "%specreset_ln385 = specreset void @_ssdm_op_SpecReset, void @data_4, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:385]   --->   Operation 160 'specreset' 'specreset_ln385' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 161 [1/1] (0.00ns)   --->   "%specreset_ln385 = specreset void @_ssdm_op_SpecReset, void @data_5, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:385]   --->   Operation 161 'specreset' 'specreset_ln385' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 162 [1/1] (0.00ns)   --->   "%specreset_ln385 = specreset void @_ssdm_op_SpecReset, void @data_6, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:385]   --->   Operation 162 'specreset' 'specreset_ln385' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 163 [1/1] (0.00ns)   --->   "%specreset_ln385 = specreset void @_ssdm_op_SpecReset, void @data_7, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:385]   --->   Operation 163 'specreset' 'specreset_ln385' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i16 %trunc_ln"   --->   Operation 164 'zext' 'zext_ln587' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 165 [1/1] (0.00ns)   --->   "%data_0_addr = getelementptr i32 %data_0, i64 0, i64 %zext_ln587"   --->   Operation 165 'getelementptr' 'data_0_addr' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 166 [1/1] (0.00ns)   --->   "%data_1_addr = getelementptr i32 %data_1, i64 0, i64 %zext_ln587"   --->   Operation 166 'getelementptr' 'data_1_addr' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 167 [1/1] (0.00ns)   --->   "%data_2_addr = getelementptr i32 %data_2, i64 0, i64 %zext_ln587"   --->   Operation 167 'getelementptr' 'data_2_addr' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 168 [1/1] (0.00ns)   --->   "%data_3_addr = getelementptr i32 %data_3, i64 0, i64 %zext_ln587"   --->   Operation 168 'getelementptr' 'data_3_addr' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 169 [1/1] (0.00ns)   --->   "%data_4_addr = getelementptr i32 %data_4, i64 0, i64 %zext_ln587"   --->   Operation 169 'getelementptr' 'data_4_addr' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 170 [1/1] (0.00ns)   --->   "%data_5_addr = getelementptr i32 %data_5, i64 0, i64 %zext_ln587"   --->   Operation 170 'getelementptr' 'data_5_addr' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 171 [1/1] (0.00ns)   --->   "%data_6_addr = getelementptr i32 %data_6, i64 0, i64 %zext_ln587"   --->   Operation 171 'getelementptr' 'data_6_addr' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 172 [1/1] (0.00ns)   --->   "%data_7_addr = getelementptr i32 %data_7, i64 0, i64 %zext_ln587"   --->   Operation 172 'getelementptr' 'data_7_addr' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 173 [1/1] (1.58ns)   --->   "%store_ln365 = store i256 %gmem_addr_read, i256 %shiftreg_i" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 173 'store' 'store_ln365' <Predicate = true> <Delay = 1.58>
ST_72 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln365 = br void %load-store-loop.i" [detector_solid/abs_solid_detector.cpp:365]   --->   Operation 174 'br' 'br_ln365' <Predicate = true> <Delay = 0.00>

State 73 <SV = 72> <Delay = 4.55>
ST_73 : Operation 175 [1/1] (0.00ns)   --->   "%loop_index_i_load = load i4 %loop_index_i"   --->   Operation 175 'load' 'loop_index_i_load' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 176 [1/1] (1.30ns)   --->   "%exitcond2_i = icmp_eq  i4 %loop_index_i_load, i4 8"   --->   Operation 176 'icmp' 'exitcond2_i' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 177 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 177 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 178 [1/1] (1.73ns)   --->   "%empty_29 = add i4 %loop_index_i_load, i4 1"   --->   Operation 178 'add' 'empty_29' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond2_i, void %load-store-loop.split.i, void %read_test.exit"   --->   Operation 179 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 180 [1/1] (0.00ns)   --->   "%shiftreg_i_load = load i256 %shiftreg_i"   --->   Operation 180 'load' 'shiftreg_i_load' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_73 : Operation 181 [1/1] (0.00ns)   --->   "%empty_30 = trunc i256 %shiftreg_i_load"   --->   Operation 181 'trunc' 'empty_30' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_73 : Operation 182 [1/1] (0.00ns)   --->   "%empty_31 = bitcast i32 %empty_30"   --->   Operation 182 'bitcast' 'empty_31' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_73 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i224 @_ssdm_op_PartSelect.i224.i256.i32.i32, i256 %shiftreg_i_load, i32 32, i32 255"   --->   Operation 183 'partselect' 'tmp_3' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_73 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i224 %tmp_3"   --->   Operation 184 'zext' 'tmp_3_cast' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_73 : Operation 185 [1/1] (0.00ns)   --->   "%empty_32 = trunc i4 %loop_index_i_load"   --->   Operation 185 'trunc' 'empty_32' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_73 : Operation 186 [1/1] (1.36ns)   --->   "%switch_ln0 = switch i3 %empty_32, void %.case.7.i, i3 0, void %.case.0.i, i3 1, void %.case.1.i, i3 2, void %.case.2.i, i3 3, void %.case.3.i, i3 4, void %.case.4.i, i3 5, void %.case.5.i, i3 6, void %.case.6.i"   --->   Operation 186 'switch' 'switch_ln0' <Predicate = (!exitcond2_i)> <Delay = 1.36>
ST_73 : Operation 187 [1/1] (3.25ns)   --->   "%store_ln587 = store i32 %empty_31, i7 %data_6_addr"   --->   Operation 187 'store' 'store_ln587' <Predicate = (!exitcond2_i & empty_32 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_73 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 188 'br' 'br_ln0' <Predicate = (!exitcond2_i & empty_32 == 6)> <Delay = 0.00>
ST_73 : Operation 189 [1/1] (3.25ns)   --->   "%store_ln587 = store i32 %empty_31, i7 %data_5_addr"   --->   Operation 189 'store' 'store_ln587' <Predicate = (!exitcond2_i & empty_32 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_73 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 190 'br' 'br_ln0' <Predicate = (!exitcond2_i & empty_32 == 5)> <Delay = 0.00>
ST_73 : Operation 191 [1/1] (3.25ns)   --->   "%store_ln587 = store i32 %empty_31, i7 %data_4_addr"   --->   Operation 191 'store' 'store_ln587' <Predicate = (!exitcond2_i & empty_32 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_73 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 192 'br' 'br_ln0' <Predicate = (!exitcond2_i & empty_32 == 4)> <Delay = 0.00>
ST_73 : Operation 193 [1/1] (3.25ns)   --->   "%store_ln587 = store i32 %empty_31, i7 %data_3_addr"   --->   Operation 193 'store' 'store_ln587' <Predicate = (!exitcond2_i & empty_32 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_73 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 194 'br' 'br_ln0' <Predicate = (!exitcond2_i & empty_32 == 3)> <Delay = 0.00>
ST_73 : Operation 195 [1/1] (3.25ns)   --->   "%store_ln587 = store i32 %empty_31, i7 %data_2_addr"   --->   Operation 195 'store' 'store_ln587' <Predicate = (!exitcond2_i & empty_32 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_73 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 196 'br' 'br_ln0' <Predicate = (!exitcond2_i & empty_32 == 2)> <Delay = 0.00>
ST_73 : Operation 197 [1/1] (3.25ns)   --->   "%store_ln587 = store i32 %empty_31, i7 %data_1_addr"   --->   Operation 197 'store' 'store_ln587' <Predicate = (!exitcond2_i & empty_32 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_73 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 198 'br' 'br_ln0' <Predicate = (!exitcond2_i & empty_32 == 1)> <Delay = 0.00>
ST_73 : Operation 199 [1/1] (3.25ns)   --->   "%store_ln587 = store i32 %empty_31, i7 %data_0_addr"   --->   Operation 199 'store' 'store_ln587' <Predicate = (!exitcond2_i & empty_32 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_73 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 200 'br' 'br_ln0' <Predicate = (!exitcond2_i & empty_32 == 0)> <Delay = 0.00>
ST_73 : Operation 201 [1/1] (3.25ns)   --->   "%store_ln587 = store i32 %empty_31, i7 %data_7_addr"   --->   Operation 201 'store' 'store_ln587' <Predicate = (!exitcond2_i & empty_32 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_73 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 202 'br' 'br_ln0' <Predicate = (!exitcond2_i & empty_32 == 7)> <Delay = 0.00>
ST_73 : Operation 203 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 %empty_29, i4 %loop_index_i"   --->   Operation 203 'store' 'store_ln0' <Predicate = (!exitcond2_i)> <Delay = 1.58>
ST_73 : Operation 204 [1/1] (1.58ns)   --->   "%store_ln0 = store i256 %tmp_3_cast, i256 %shiftreg_i"   --->   Operation 204 'store' 'store_ln0' <Predicate = (!exitcond2_i)> <Delay = 1.58>
ST_73 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i"   --->   Operation 205 'br' 'br_ln0' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_73 : Operation 206 [1/1] (0.00ns)   --->   "%mrv = insertvalue i32 <undef>, i16 %trunc_ln" [detector_solid/abs_solid_detector.cpp:364]   --->   Operation 206 'insertvalue' 'mrv' <Predicate = (exitcond2_i)> <Delay = 0.00>
ST_73 : Operation 207 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i32 %mrv, i16 %trunc_ln" [detector_solid/abs_solid_detector.cpp:364]   --->   Operation 207 'insertvalue' 'mrv_1' <Predicate = (exitcond2_i)> <Delay = 0.00>
ST_73 : Operation 208 [1/1] (0.00ns)   --->   "%ret_ln364 = ret i32 %mrv_1" [detector_solid/abs_solid_detector.cpp:364]   --->   Operation 208 'ret' 'ret_ln364' <Predicate = (exitcond2_i)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ control]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inputDataInRam]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shiftreg_i          (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111]
loop_index_i        (alloca           ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111]
inputDataInRam_read (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln3           (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln365          (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr           (getelementptr    ) [ 00111111111111111111111111111111111111111111111111111111111111111111111100]
store_ln365         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_load_req       (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                 (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000011]
gmem_addr_read      (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000010]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specreset_ln385     (specreset        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specreset_ln385     (specreset        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specreset_ln385     (specreset        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specreset_ln385     (specreset        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specreset_ln385     (specreset        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specreset_ln385     (specreset        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specreset_ln385     (specreset        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specreset_ln385     (specreset        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln587          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
data_0_addr         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001]
data_1_addr         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001]
data_2_addr         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001]
data_3_addr         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001]
data_4_addr         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001]
data_5_addr         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001]
data_6_addr         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001]
data_7_addr         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001]
store_ln365         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln365            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
loop_index_i_load   (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond2_i         (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001]
empty               (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
empty_29            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
shiftreg_i_load     (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
empty_30            (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
empty_31            (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3               (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_cast          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
empty_32            (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001]
switch_ln0          (switch           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln587         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln587         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln587         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln587         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln587         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln587         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln587         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln587         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
mrv                 (insertvalue      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
mrv_1               (insertvalue      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln364           (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="control">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inputDataInRam">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputDataInRam"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i256P1A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i256P1A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_6"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_7"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i224.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="shiftreg_i_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="256" slack="71"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shiftreg_i/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="loop_index_i_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index_i/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="inputDataInRam_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputDataInRam_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_readreq_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="256" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_read_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/71 "/>
</bind>
</comp>

<comp id="143" class="1004" name="gmem_addr_read_read_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="256" slack="0"/>
<pin id="145" dir="0" index="1" bw="256" slack="70"/>
<pin id="146" dir="1" index="2" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/71 "/>
</bind>
</comp>

<comp id="148" class="1004" name="data_0_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="16" slack="0"/>
<pin id="152" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_0_addr/72 "/>
</bind>
</comp>

<comp id="155" class="1004" name="data_1_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="16" slack="0"/>
<pin id="159" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_1_addr/72 "/>
</bind>
</comp>

<comp id="162" class="1004" name="data_2_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="16" slack="0"/>
<pin id="166" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_2_addr/72 "/>
</bind>
</comp>

<comp id="169" class="1004" name="data_3_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="16" slack="0"/>
<pin id="173" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_3_addr/72 "/>
</bind>
</comp>

<comp id="176" class="1004" name="data_4_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="16" slack="0"/>
<pin id="180" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_4_addr/72 "/>
</bind>
</comp>

<comp id="183" class="1004" name="data_5_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="16" slack="0"/>
<pin id="187" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_5_addr/72 "/>
</bind>
</comp>

<comp id="190" class="1004" name="data_6_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="16" slack="0"/>
<pin id="194" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_6_addr/72 "/>
</bind>
</comp>

<comp id="197" class="1004" name="data_7_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="16" slack="0"/>
<pin id="201" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_7_addr/72 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln587_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="7" slack="1"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln587/73 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln587_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="7" slack="1"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln587/73 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln587_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="7" slack="1"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln587/73 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln587_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="7" slack="1"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln587/73 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln587_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="7" slack="1"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln587/73 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln587_access_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="7" slack="1"/>
<pin id="231" dir="0" index="1" bw="32" slack="0"/>
<pin id="232" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln587/73 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln587_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="7" slack="1"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln587/73 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln587_access_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="7" slack="1"/>
<pin id="241" dir="0" index="1" bw="32" slack="0"/>
<pin id="242" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln587/73 "/>
</bind>
</comp>

<comp id="244" class="1004" name="trunc_ln3_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="59" slack="0"/>
<pin id="246" dir="0" index="1" bw="64" slack="0"/>
<pin id="247" dir="0" index="2" bw="4" slack="0"/>
<pin id="248" dir="0" index="3" bw="7" slack="0"/>
<pin id="249" dir="1" index="4" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="sext_ln365_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="59" slack="0"/>
<pin id="256" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln365/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="gmem_addr_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="0"/>
<pin id="260" dir="0" index="1" bw="64" slack="0"/>
<pin id="261" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="store_ln365_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="4" slack="0"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln365/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="trunc_ln_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="0" index="2" bw="6" slack="0"/>
<pin id="274" dir="0" index="3" bw="6" slack="0"/>
<pin id="275" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/71 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln587_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="1"/>
<pin id="282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587/72 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln365_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="256" slack="1"/>
<pin id="293" dir="0" index="1" bw="256" slack="71"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln365/72 "/>
</bind>
</comp>

<comp id="295" class="1004" name="loop_index_i_load_load_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="72"/>
<pin id="297" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index_i_load/73 "/>
</bind>
</comp>

<comp id="298" class="1004" name="exitcond2_i_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="0"/>
<pin id="300" dir="0" index="1" bw="4" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2_i/73 "/>
</bind>
</comp>

<comp id="304" class="1004" name="empty_29_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_29/73 "/>
</bind>
</comp>

<comp id="310" class="1004" name="shiftreg_i_load_load_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="256" slack="72"/>
<pin id="312" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shiftreg_i_load/73 "/>
</bind>
</comp>

<comp id="313" class="1004" name="empty_30_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="256" slack="0"/>
<pin id="315" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_30/73 "/>
</bind>
</comp>

<comp id="317" class="1004" name="empty_31_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_31/73 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_3_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="224" slack="0"/>
<pin id="331" dir="0" index="1" bw="256" slack="0"/>
<pin id="332" dir="0" index="2" bw="7" slack="0"/>
<pin id="333" dir="0" index="3" bw="9" slack="0"/>
<pin id="334" dir="1" index="4" bw="224" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/73 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_3_cast_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="224" slack="0"/>
<pin id="341" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/73 "/>
</bind>
</comp>

<comp id="343" class="1004" name="empty_32_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="0"/>
<pin id="345" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_32/73 "/>
</bind>
</comp>

<comp id="347" class="1004" name="store_ln0_store_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="0"/>
<pin id="349" dir="0" index="1" bw="4" slack="72"/>
<pin id="350" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/73 "/>
</bind>
</comp>

<comp id="352" class="1004" name="store_ln0_store_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="224" slack="0"/>
<pin id="354" dir="0" index="1" bw="256" slack="72"/>
<pin id="355" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/73 "/>
</bind>
</comp>

<comp id="357" class="1004" name="mrv_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="16" slack="2"/>
<pin id="360" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/73 "/>
</bind>
</comp>

<comp id="362" class="1004" name="mrv_1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="16" slack="2"/>
<pin id="365" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/73 "/>
</bind>
</comp>

<comp id="367" class="1005" name="shiftreg_i_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="256" slack="71"/>
<pin id="369" dir="1" index="1" bw="256" slack="71"/>
</pin_list>
<bind>
<opset="shiftreg_i "/>
</bind>
</comp>

<comp id="374" class="1005" name="loop_index_i_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="0"/>
<pin id="376" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="loop_index_i "/>
</bind>
</comp>

<comp id="381" class="1005" name="gmem_addr_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="256" slack="1"/>
<pin id="383" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="387" class="1005" name="trunc_ln_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="1"/>
<pin id="389" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="394" class="1005" name="gmem_addr_read_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="256" slack="1"/>
<pin id="396" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="399" class="1005" name="data_0_addr_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="7" slack="1"/>
<pin id="401" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="data_0_addr "/>
</bind>
</comp>

<comp id="404" class="1005" name="data_1_addr_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="7" slack="1"/>
<pin id="406" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="data_1_addr "/>
</bind>
</comp>

<comp id="409" class="1005" name="data_2_addr_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="7" slack="1"/>
<pin id="411" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="data_2_addr "/>
</bind>
</comp>

<comp id="414" class="1005" name="data_3_addr_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="7" slack="1"/>
<pin id="416" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="data_3_addr "/>
</bind>
</comp>

<comp id="419" class="1005" name="data_4_addr_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="7" slack="1"/>
<pin id="421" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="data_4_addr "/>
</bind>
</comp>

<comp id="424" class="1005" name="data_5_addr_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="7" slack="1"/>
<pin id="426" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="data_5_addr "/>
</bind>
</comp>

<comp id="429" class="1005" name="data_6_addr_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="7" slack="1"/>
<pin id="431" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="data_6_addr "/>
</bind>
</comp>

<comp id="434" class="1005" name="data_7_addr_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="7" slack="1"/>
<pin id="436" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="data_7_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="22" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="24" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="32" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="22" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="141"><net_src comp="36" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="0" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="44" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="84" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="8" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="84" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="84" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="12" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="84" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="14" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="84" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="16" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="84" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="84" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="20" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="84" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="250"><net_src comp="26" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="124" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="252"><net_src comp="28" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="253"><net_src comp="30" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="257"><net_src comp="244" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="2" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="254" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="264"><net_src comp="258" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="269"><net_src comp="34" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="276"><net_src comp="38" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="137" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="278"><net_src comp="40" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="279"><net_src comp="42" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="283"><net_src comp="280" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="286"><net_src comp="280" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="287"><net_src comp="280" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="288"><net_src comp="280" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="289"><net_src comp="280" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="302"><net_src comp="295" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="86" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="295" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="92" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="316"><net_src comp="310" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="313" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="323"><net_src comp="317" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="324"><net_src comp="317" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="325"><net_src comp="317" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="326"><net_src comp="317" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="327"><net_src comp="317" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="328"><net_src comp="317" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="335"><net_src comp="94" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="310" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="337"><net_src comp="96" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="338"><net_src comp="98" pin="0"/><net_sink comp="329" pin=3"/></net>

<net id="342"><net_src comp="329" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="295" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="304" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="339" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="361"><net_src comp="114" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="357" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="116" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="372"><net_src comp="367" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="373"><net_src comp="367" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="377"><net_src comp="120" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="379"><net_src comp="374" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="380"><net_src comp="374" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="384"><net_src comp="258" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="390"><net_src comp="270" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="393"><net_src comp="387" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="397"><net_src comp="143" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="402"><net_src comp="148" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="407"><net_src comp="155" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="412"><net_src comp="162" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="417"><net_src comp="169" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="422"><net_src comp="176" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="427"><net_src comp="183" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="432"><net_src comp="190" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="437"><net_src comp="197" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="239" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: control | {}
	Port: gmem | {}
	Port: data_0 | {73 }
	Port: data_1 | {73 }
	Port: data_2 | {73 }
	Port: data_3 | {73 }
	Port: data_4 | {73 }
	Port: data_5 | {73 }
	Port: data_6 | {73 }
	Port: data_7 | {73 }
 - Input state : 
	Port: read_test : control | {71 }
	Port: read_test : gmem | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 }
	Port: read_test : inputDataInRam | {1 }
	Port: read_test : data_0 | {}
	Port: read_test : data_1 | {}
	Port: read_test : data_2 | {}
	Port: read_test : data_3 | {}
	Port: read_test : data_4 | {}
	Port: read_test : data_5 | {}
	Port: read_test : data_6 | {}
	Port: read_test : data_7 | {}
  - Chain level:
	State 1
		sext_ln365 : 1
		gmem_addr : 2
		gmem_load_req : 3
		store_ln365 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
		data_0_addr : 1
		data_1_addr : 1
		data_2_addr : 1
		data_3_addr : 1
		data_4_addr : 1
		data_5_addr : 1
		data_6_addr : 1
		data_7_addr : 1
	State 73
		exitcond2_i : 1
		empty_29 : 1
		br_ln0 : 2
		empty_30 : 1
		empty_31 : 2
		tmp_3 : 1
		tmp_3_cast : 2
		empty_32 : 1
		switch_ln0 : 2
		store_ln587 : 3
		store_ln587 : 3
		store_ln587 : 3
		store_ln587 : 3
		store_ln587 : 3
		store_ln587 : 3
		store_ln587 : 3
		store_ln587 : 3
		store_ln0 : 2
		store_ln0 : 3
		mrv_1 : 1
		ret_ln364 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|    add   |         empty_29_fu_304         |    0    |    13   |
|----------|---------------------------------|---------|---------|
|   icmp   |        exitcond2_i_fu_298       |    0    |    9    |
|----------|---------------------------------|---------|---------|
|          | inputDataInRam_read_read_fu_124 |    0    |    0    |
|   read   |         tmp_read_fu_137         |    0    |    0    |
|          |    gmem_addr_read_read_fu_143   |    0    |    0    |
|----------|---------------------------------|---------|---------|
|  readreq |        grp_readreq_fu_130       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |         trunc_ln3_fu_244        |    0    |    0    |
|partselect|         trunc_ln_fu_270         |    0    |    0    |
|          |           tmp_3_fu_329          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   sext   |        sext_ln365_fu_254        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   zext   |        zext_ln587_fu_280        |    0    |    0    |
|          |        tmp_3_cast_fu_339        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   trunc  |         empty_30_fu_313         |    0    |    0    |
|          |         empty_32_fu_343         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|insertvalue|            mrv_fu_357           |    0    |    0    |
|          |           mrv_1_fu_362          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |    22   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  data_0_addr_reg_399 |    7   |
|  data_1_addr_reg_404 |    7   |
|  data_2_addr_reg_409 |    7   |
|  data_3_addr_reg_414 |    7   |
|  data_4_addr_reg_419 |    7   |
|  data_5_addr_reg_424 |    7   |
|  data_6_addr_reg_429 |    7   |
|  data_7_addr_reg_434 |    7   |
|gmem_addr_read_reg_394|   256  |
|   gmem_addr_reg_381  |   256  |
| loop_index_i_reg_374 |    4   |
|  shiftreg_i_reg_367  |   256  |
|   trunc_ln_reg_387   |   16   |
+----------------------+--------+
|         Total        |   844  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_130 |  p1  |   2  |  256 |   512  ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   512  ||  1.588  ||    9    |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   22   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   844  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   844  |   31   |
+-----------+--------+--------+--------+
