0.7
2020.2
Oct 19 2021
03:16:22
D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/AESL_automem_input_r.v,1663852630,systemVerilog,,,,AESL_automem_input_r,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/AESL_automem_output_r.v,1663852630,systemVerilog,,,,AESL_automem_output_r,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/csv_file_dump.svh,1663852630,verilog,,,,,,,,,,,,
D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dataflow_monitor.sv,1663852630,systemVerilog,D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/nodf_module_interface.svh;D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/upc_loop_interface.svh,,D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dump_file_agent.svh;D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/csv_file_dump.svh;D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/sample_agent.svh;D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/loop_sample_agent.svh;D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/sample_manager.svh;D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/nodf_module_interface.svh;D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/nodf_module_monitor.svh;D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/upc_loop_interface.svh;D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct.autotb.v,1663852630,systemVerilog,,,D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/fifo_para.vh,apatb_dct_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct.v,1663851810,systemVerilog,,,,dct,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct_col_inbuf_RAM_1WNR_AUTO_1R1W.v,1663851812,systemVerilog,,,,dct_col_inbuf_RAM_1WNR_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop.v,1663851810,systemVerilog,,,,dct_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct_dct_Pipeline_RD_Loop_Row_RD_Loop_Col.v,1663851809,systemVerilog,,,,dct_dct_Pipeline_RD_Loop_Row_RD_Loop_Col,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop.v,1663851809,systemVerilog,,,,dct_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct_dct_Pipeline_WR_Loop_Row_WR_Loop_Col.v,1663851810,systemVerilog,,,,dct_dct_Pipeline_WR_Loop_Row_WR_Loop_Col,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop.v,1663851810,systemVerilog,,,,dct_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop.v,1663851810,systemVerilog,,,,dct_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct_dct_coeff_table_0_ROM_AUTO_1R.v,1663851811,systemVerilog,,,,dct_dct_coeff_table_0_ROM_AUTO_1R,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct_dct_coeff_table_1_ROM_AUTO_1R.v,1663851811,systemVerilog,,,,dct_dct_coeff_table_1_ROM_AUTO_1R,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct_dct_coeff_table_2_ROM_AUTO_1R.v,1663851811,systemVerilog,,,,dct_dct_coeff_table_2_ROM_AUTO_1R,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct_dct_coeff_table_3_ROM_AUTO_1R.v,1663851811,systemVerilog,,,,dct_dct_coeff_table_3_ROM_AUTO_1R,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct_dct_coeff_table_4_ROM_AUTO_1R.v,1663851811,systemVerilog,,,,dct_dct_coeff_table_4_ROM_AUTO_1R,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct_dct_coeff_table_5_ROM_AUTO_1R.v,1663851811,systemVerilog,,,,dct_dct_coeff_table_5_ROM_AUTO_1R,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct_dct_coeff_table_6_ROM_AUTO_1R.v,1663851811,systemVerilog,,,,dct_dct_coeff_table_6_ROM_AUTO_1R,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct_dct_coeff_table_7_ROM_AUTO_1R.v,1663851811,systemVerilog,,,,dct_dct_coeff_table_7_ROM_AUTO_1R,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct_flow_control_loop_pipe_sequential_init.v,1663851811,systemVerilog,,,,dct_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct_mac_muladd_16s_14ns_29s_29_4_1.v,1663851812,systemVerilog,,,,dct_mac_muladd_16s_14ns_29s_29_4_1;dct_mac_muladd_16s_14ns_29s_29_4_1_DSP48_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct_mac_muladd_16s_15s_13ns_29_4_1.v,1663851812,systemVerilog,,,,dct_mac_muladd_16s_15s_13ns_29_4_1;dct_mac_muladd_16s_15s_13ns_29_4_1_DSP48_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct_mac_muladd_16s_15s_29ns_29_4_1.v,1663851812,systemVerilog,,,,dct_mac_muladd_16s_15s_29ns_29_4_1;dct_mac_muladd_16s_15s_29ns_29_4_1_DSP48_4,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct_mac_muladd_16s_15s_29s_29_4_1.v,1663851812,systemVerilog,,,,dct_mac_muladd_16s_15s_29s_29_4_1;dct_mac_muladd_16s_15s_29s_29_4_1_DSP48_3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct_mul_mul_16s_15s_29_4_1.v,1663851812,systemVerilog,,,,dct_mul_mul_16s_15s_29_4_1;dct_mul_mul_16s_15s_29_4_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dct_row_outbuf_RAM_AUTO_1R1W.v,1663851811,systemVerilog,,,,dct_row_outbuf_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/dump_file_agent.svh,1663852630,verilog,,,,,,,,,,,,
D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/fifo_para.vh,1663852630,verilog,,,,,,,,,,,,
D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/loop_sample_agent.svh,1663852630,verilog,,,,,,,,,,,,
D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/nodf_module_interface.svh,1663852630,verilog,,,,nodf_module_intf,,,,,,,,
D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/nodf_module_monitor.svh,1663852630,verilog,,,,,,,,,,,,
D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/sample_agent.svh,1663852630,verilog,,,,,,,,,,,,
D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/sample_manager.svh,1663852630,verilog,,,,,,,,,,,,
D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/upc_loop_interface.svh,1663852630,verilog,,,,upc_loop_intf,,,,,,,,
D:/Labs/3sem/FPGA/lab1_z0/dct_prj/solution1/sim/verilog/upc_loop_monitor.svh,1663852630,verilog,,,,,,,,,,,,
