{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1765426470511 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1765426470511 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 11 09:44:30 2025 " "Processing started: Thu Dec 11 09:44:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1765426470511 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1765426470511 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=on --write_settings_files=off JSoC -c TopLevel " "Command: quartus_drc --read_settings_files=on --write_settings_files=off JSoC -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1765426470511 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1765426471123 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Design Assistant" 0 -1 1765426471123 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/uop/academics/7th semester/co503 - advanced embedded systems/labs/lab 01/jsoc/db/ip/soc/submodules/soc_nios2_qsys_0.sdc " "Reading SDC File: 'd:/uop/academics/7th semester/co503 - advanced embedded systems/labs/lab 01/jsoc/db/ip/soc/submodules/soc_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1765426471188 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/uop/academics/7th semester/co503 - advanced embedded systems/labs/lab 01/jsoc/db/ip/soc/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/uop/academics/7th semester/co503 - advanced embedded systems/labs/lab 01/jsoc/db/ip/soc/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1765426471196 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "INPUT_CLOCK " "Node: INPUT_CLOCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1765426471214 "|TopLevel|INPUT_CLOCK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst1\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471257 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst1\|pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471257 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|pll\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst1\|pll\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1765426471257 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Assistant" 0 -1 1765426471257 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1765426471258 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1765426471258 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1765426471258 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Design Assistant" 0 -1 1765426471258 ""}
{ "Critical Warning" "WDRC_INTERNAL_RESET" "Rule R101: Combinational logic used as a reset signal should be synchronized 2 " "(High) Rule R101: Combinational logic used as a reset signal should be synchronized. Found 2 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Node  \"SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\"" {  } { { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 4835 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472439 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SoC:inst1\|SoC_pll:pll\|comb~0 " "Node  \"SoC:inst1\|SoC_pll:pll\|comb~0\"" {  } { { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 5329 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472439 ""}  } {  } 1 308024 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1765426472439 ""}
{ "Critical Warning" "WDRC_IMPROPER_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains 2 1 " "(High) Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 1 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SoC:inst1\|SoC_pll:pll\|SoC_pll_altpll_bch2:sd1\|pll_lock_sync " "Node  \"SoC:inst1\|SoC_pll:pll\|SoC_pll_altpll_bch2:sd1\|pll_lock_sync\"" {  } { { "db/ip/soc/submodules/soc_pll.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/soc_pll.v" 149 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 875 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472441 ""}  } {  } 1 308067 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1765426472441 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 70 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 70 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001\|saved_grant\[1\] " "Node  \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001\|saved_grant\[1\]\"" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_xbar_mux.sv" 232 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 4617 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472443 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001\|saved_grant\[0\] " "Node  \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001\|saved_grant\[0\]\"" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_xbar_mux.sv" 232 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 4618 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472443 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|d_write~reg0 " "Node  \"SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|d_write~reg0\"" {  } { { "db/ip/soc/submodules/soc_nios2_qsys_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/soc_nios2_qsys_0.v" 6710 0 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 3806 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472443 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|W_stall " "Node  \"SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|W_stall\"" {  } { { "db/ip/soc/submodules/soc_nios2_qsys_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/soc_nios2_qsys_0.v" 4735 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 3761 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472443 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|av_ld_or_div_done " "Node  \"SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|av_ld_or_div_done\"" {  } { { "db/ip/soc/submodules/soc_nios2_qsys_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/soc_nios2_qsys_0.v" 4750 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 3765 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472443 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|D_iw\[17\]~0 " "Node  \"SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|D_iw\[17\]~0\"" {  } { { "db/ip/soc/submodules/soc_nios2_qsys_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/soc_nios2_qsys_0.v" 6030 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 6507 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472443 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|SoC_nios2_qsys_0_nios2_oci:the_SoC_nios2_qsys_0_nios2_oci\|address\[8\] " "Node  \"SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|SoC_nios2_qsys_0_nios2_oci:the_SoC_nios2_qsys_0_nios2_oci\|address\[8\]\"" {  } { { "db/ip/soc/submodules/soc_nios2_qsys_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/soc_nios2_qsys_0.v" 3302 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 2205 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472443 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|altera_reset_controller:rst_controller\|r_sync_rst~clkctrl " "Node  \"SoC:inst1\|altera_reset_controller:rst_controller\|r_sync_rst~clkctrl\"" {  } { { "db/ip/soc/submodules/altera_reset_controller.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 11763 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472443 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|SoC_nios2_qsys_0_nios2_oci:the_SoC_nios2_qsys_0_nios2_oci\|SoC_nios2_qsys_0_jtag_debug_module_wrapper:the_SoC_nios2_qsys_0_jtag_debug_module_wrapper\|SoC_nios2_qsys_0_jtag_debug_module_sysclk:the_SoC_nios2_qsys_0_jtag_debug_module_sysclk\|update_jdo_strobe " "Node  \"SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|SoC_nios2_qsys_0_nios2_oci:the_SoC_nios2_qsys_0_nios2_oci\|SoC_nios2_qsys_0_jtag_debug_module_wrapper:the_SoC_nios2_qsys_0_jtag_debug_module_wrapper\|SoC_nios2_qsys_0_jtag_debug_module_sysclk:the_SoC_nios2_qsys_0_jtag_debug_module_sysclk\|update_jdo_strobe\"" {  } { { "db/ip/soc/submodules/soc_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/soc_nios2_qsys_0_jtag_debug_module_sysclk.v" 90 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 1452 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472443 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[3\] " "Node  \"sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[3\]\"" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1009 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 11246 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472443 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAPclkctrl " "Node  \"altera_internal_jtag~TCKUTAPclkctrl\"" {  } { { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 11749 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472443 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[4\] " "Node  \"sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[4\]\"" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1009 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 11247 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472443 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|virtual_ir_scan_reg " "Node  \"sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|virtual_ir_scan_reg\"" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 239 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 11359 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472443 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " "Node  \"sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg\"" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 246 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 11364 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472443 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|E_src2_hazard_M " "Node  \"SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|E_src2_hazard_M\"" {  } { { "db/ip/soc/submodules/soc_nios2_qsys_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/soc_nios2_qsys_0.v" 3990 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 3776 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472443 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|D_iw\[5\] " "Node  \"SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|D_iw\[5\]\"" {  } { { "db/ip/soc/submodules/soc_nios2_qsys_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/soc_nios2_qsys_0.v" 6030 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 2940 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472443 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0clkctrl " "Node  \"SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0clkctrl\"" {  } { { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 11760 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472443 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|SoC_pll:pll\|SoC_pll_altpll_bch2:sd1\|wire_pll7_clk\[0\]~clkctrl " "Node  \"SoC:inst1\|SoC_pll:pll\|SoC_pll_altpll_bch2:sd1\|wire_pll7_clk\[0\]~clkctrl\"" {  } { { "db/ip/soc/submodules/soc_pll.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/soc_pll.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 11757 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472443 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|SoC_nios2_qsys_0_nios2_oci:the_SoC_nios2_qsys_0_nios2_oci\|SoC_nios2_qsys_0_nios2_avalon_reg:the_SoC_nios2_qsys_0_nios2_avalon_reg\|Equal1~0 " "Node  \"SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|SoC_nios2_qsys_0_nios2_oci:the_SoC_nios2_qsys_0_nios2_oci\|SoC_nios2_qsys_0_nios2_avalon_reg:the_SoC_nios2_qsys_0_nios2_avalon_reg\|Equal1~0\"" {  } { { "db/ip/soc/submodules/soc_nios2_qsys_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/soc_nios2_qsys_0.v" 727 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 7212 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472443 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|D_iw\[21\] " "Node  \"SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|D_iw\[21\]\"" {  } { { "db/ip/soc/submodules/soc_nios2_qsys_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/soc_nios2_qsys_0.v" 6030 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 2924 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472443 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|D_iw\[2\] " "Node  \"SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|D_iw\[2\]\"" {  } { { "db/ip/soc/submodules/soc_nios2_qsys_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/soc_nios2_qsys_0.v" 6030 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 2943 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472443 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|M_pipe_flush_waddr\[21\]~1 " "Node  \"SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|M_pipe_flush_waddr\[21\]~1\"" {  } { { "db/ip/soc/submodules/soc_nios2_qsys_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/soc_nios2_qsys_0.v" 6222 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 7102 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472443 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|E_ctrl_alu_subtract " "Node  \"SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|E_ctrl_alu_subtract\"" {  } { { "db/ip/soc/submodules/soc_nios2_qsys_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/soc_nios2_qsys_0.v" 3744 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 3860 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472443 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|D_src1_hazard_M " "Node  \"SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|D_src1_hazard_M\"" {  } { { "db/ip/soc/submodules/soc_nios2_qsys_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/soc_nios2_qsys_0.v" 3714 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 3769 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472443 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|F_pc\[11\]~0 " "Node  \"SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|F_pc\[11\]~0\"" {  } { { "db/ip/soc/submodules/soc_nios2_qsys_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/soc_nios2_qsys_0.v" 5686 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 6847 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472443 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|F_kill~0 " "Node  \"SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|F_kill~0\"" {  } { { "db/ip/soc/submodules/soc_nios2_qsys_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/soc_nios2_qsys_0.v" 4048 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 6467 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472443 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|M_pipe_flush_waddr\[21\]~0 " "Node  \"SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|M_pipe_flush_waddr\[21\]~0\"" {  } { { "db/ip/soc/submodules/soc_nios2_qsys_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/soc_nios2_qsys_0.v" 6222 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 7101 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472443 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|E_iw\[3\] " "Node  \"SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|E_iw\[3\]\"" {  } { { "db/ip/soc/submodules/soc_nios2_qsys_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/soc_nios2_qsys_0.v" 6073 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 3052 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472443 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|E_iw\[4\] " "Node  \"SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|E_iw\[4\]\"" {  } { { "db/ip/soc/submodules/soc_nios2_qsys_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/soc_nios2_qsys_0.v" 6073 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 3051 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472443 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|M_ctrl_shift_rot " "Node  \"SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|M_ctrl_shift_rot\"" {  } { { "db/ip/soc/submodules/soc_nios2_qsys_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/soc_nios2_qsys_0.v" 4287 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 3849 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472443 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1765426472443 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1765426472443 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " SoC:inst1\|SoC_pll:pll\|SoC_pll_altpll_bch2:sd1\|wire_pll7_clk\[0\]~clkctrl " "Node  \"SoC:inst1\|SoC_pll:pll\|SoC_pll_altpll_bch2:sd1\|wire_pll7_clk\[0\]~clkctrl\"" {  } { { "db/ip/soc/submodules/soc_pll.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/soc_pll.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 11757 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472447 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0clkctrl " "Node  \"SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0clkctrl\"" {  } { { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 11760 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472447 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|W_stall " "Node  \"SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|W_stall\"" {  } { { "db/ip/soc/submodules/soc_nios2_qsys_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/soc_nios2_qsys_0.v" 4735 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 3761 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472447 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|altera_reset_controller:rst_controller\|r_sync_rst~clkctrl " "Node  \"SoC:inst1\|altera_reset_controller:rst_controller\|r_sync_rst~clkctrl\"" {  } { { "db/ip/soc/submodules/altera_reset_controller.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 11763 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472447 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAPclkctrl " "Node  \"altera_internal_jtag~TCKUTAPclkctrl\"" {  } { { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 11749 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472447 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|SoC_pll:pll\|SoC_pll_altpll_bch2:sd1\|wire_pll7_clk\[1\]~clkctrl " "Node  \"SoC:inst1\|SoC_pll:pll\|SoC_pll_altpll_bch2:sd1\|wire_pll7_clk\[1\]~clkctrl\"" {  } { { "db/ip/soc/submodules/soc_pll.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/soc_pll.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 11747 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472447 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~clkctrl " "Node  \"SoC:inst1\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~clkctrl\"" {  } { { "db/ip/soc/submodules/altera_reset_synchronizer.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 11761 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472447 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|M_ctrl_shift_rot " "Node  \"SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|M_ctrl_shift_rot\"" {  } { { "db/ip/soc/submodules/soc_nios2_qsys_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/soc_nios2_qsys_0.v" 4287 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 3849 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472447 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " "Node  \"sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg\"" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 246 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 11364 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472447 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001\|saved_grant\[1\] " "Node  \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001\|saved_grant\[1\]\"" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_xbar_mux.sv" 232 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 4617 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472447 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|E_iw\[4\] " "Node  \"SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|E_iw\[4\]\"" {  } { { "db/ip/soc/submodules/soc_nios2_qsys_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/soc_nios2_qsys_0.v" 6073 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 3051 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472447 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|E_ctrl_src2_choose_imm " "Node  \"SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|E_ctrl_src2_choose_imm\"" {  } { { "db/ip/soc/submodules/soc_nios2_qsys_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/soc_nios2_qsys_0.v" 3809 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 3873 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472447 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|SoC_sdram_controller:sdram_controller\|m_state.000010000 " "Node  \"SoC:inst1\|SoC_sdram_controller:sdram_controller\|m_state.000010000\"" {  } { { "db/ip/soc/submodules/soc_sdram_controller.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/soc_sdram_controller.v" 248 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 4427 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472447 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[4\] " "Node  \"sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[4\]\"" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1009 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 11247 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472447 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|SoC_nios2_qsys_0_nios2_oci:the_SoC_nios2_qsys_0_nios2_oci\|SoC_nios2_qsys_0_jtag_debug_module_wrapper:the_SoC_nios2_qsys_0_jtag_debug_module_wrapper\|SoC_nios2_qsys_0_jtag_debug_module_sysclk:the_SoC_nios2_qsys_0_jtag_debug_module_sysclk\|take_no_action_break_a~0 " "Node  \"SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|SoC_nios2_qsys_0_nios2_oci:the_SoC_nios2_qsys_0_nios2_oci\|SoC_nios2_qsys_0_jtag_debug_module_wrapper:the_SoC_nios2_qsys_0_jtag_debug_module_wrapper\|SoC_nios2_qsys_0_jtag_debug_module_sysclk:the_SoC_nios2_qsys_0_jtag_debug_module_sysclk\|take_no_action_break_a~0\"" {  } { { "db/ip/soc/submodules/soc_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/soc_nios2_qsys_0_jtag_debug_module_sysclk.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 6316 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472447 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|SoC_sdram_controller:sdram_controller\|SoC_sdram_controller_input_efifo_module:the_SoC_sdram_controller_input_efifo_module\|rd_address " "Node  \"SoC:inst1\|SoC_sdram_controller:sdram_controller\|SoC_sdram_controller_input_efifo_module:the_SoC_sdram_controller_input_efifo_module\|rd_address\"" {  } { { "db/ip/soc/submodules/soc_sdram_controller.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/soc_sdram_controller.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 4072 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472447 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|SoC_sdram_controller:sdram_controller\|active_rnw~3 " "Node  \"SoC:inst1\|SoC_sdram_controller:sdram_controller\|active_rnw~3\"" {  } { { "db/ip/soc/submodules/soc_sdram_controller.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/soc_sdram_controller.v" 213 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 5461 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472447 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|SoC_sdram_controller:sdram_controller\|SoC_sdram_controller_input_efifo_module:the_SoC_sdram_controller_input_efifo_module\|entry_1\[61\]~0 " "Node  \"SoC:inst1\|SoC_sdram_controller:sdram_controller\|SoC_sdram_controller_input_efifo_module:the_SoC_sdram_controller_input_efifo_module\|entry_1\[61\]~0\"" {  } { { "db/ip/soc/submodules/soc_sdram_controller.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/soc_sdram_controller.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 5462 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472447 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|SoC_sdram_controller:sdram_controller\|SoC_sdram_controller_input_efifo_module:the_SoC_sdram_controller_input_efifo_module\|entry_0\[61\]~0 " "Node  \"SoC:inst1\|SoC_sdram_controller:sdram_controller\|SoC_sdram_controller_input_efifo_module:the_SoC_sdram_controller_input_efifo_module\|entry_0\[61\]~0\"" {  } { { "db/ip/soc/submodules/soc_sdram_controller.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/soc_sdram_controller.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 5463 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472447 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|saved_grant\[1\] " "Node  \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|saved_grant\[1\]\"" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_xbar_mux.sv" 232 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 625 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472447 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|SoC_sdram_controller:sdram_controller\|m_state.000000010 " "Node  \"SoC:inst1\|SoC_sdram_controller:sdram_controller\|m_state.000000010\"" {  } { { "db/ip/soc/submodules/soc_sdram_controller.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/soc_sdram_controller.v" 248 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 4424 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472447 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001\|saved_grant\[0\] " "Node  \"SoC:inst1\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001\|saved_grant\[0\]\"" {  } { { "db/ip/soc/submodules/soc_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_xbar_mux.sv" 232 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 4618 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472447 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|SoC_nios2_qsys_0_nios2_oci:the_SoC_nios2_qsys_0_nios2_oci\|SoC_nios2_qsys_0_nios2_ocimem:the_SoC_nios2_qsys_0_nios2_ocimem\|jtag_ram_access " "Node  \"SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|SoC_nios2_qsys_0_nios2_oci:the_SoC_nios2_qsys_0_nios2_oci\|SoC_nios2_qsys_0_nios2_ocimem:the_SoC_nios2_qsys_0_nios2_ocimem\|jtag_ram_access\"" {  } { { "db/ip/soc/submodules/soc_nios2_qsys_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/soc_nios2_qsys_0.v" 543 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 2177 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472447 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|av_ld_or_div_done " "Node  \"SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|av_ld_or_div_done\"" {  } { { "db/ip/soc/submodules/soc_nios2_qsys_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/soc_nios2_qsys_0.v" 4750 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 3765 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472447 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|E_src2_hazard_M " "Node  \"SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|E_src2_hazard_M\"" {  } { { "db/ip/soc/submodules/soc_nios2_qsys_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/soc_nios2_qsys_0.v" 3990 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 3776 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472447 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|D_iw\[21\] " "Node  \"SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|D_iw\[21\]\"" {  } { { "db/ip/soc/submodules/soc_nios2_qsys_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/soc_nios2_qsys_0.v" 6030 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 2924 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472447 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[3\] " "Node  \"sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[3\]\"" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1009 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 11246 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472447 ""} { "Info" "IDRC_NODES_INFO" " SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|F_kill~0 " "Node  \"SoC:inst1\|SoC_nios2_qsys_0:nios2_qsys_0\|F_kill~0\"" {  } { { "db/ip/soc/submodules/soc_nios2_qsys_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/db/ip/soc/submodules/soc_nios2_qsys_0.v" 4048 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 6467 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472447 ""} { "Info" "IDRC_NODES_INFO" " INPUT_CLOCK~inputclkctrl " "Node  \"INPUT_CLOCK~inputclkctrl\"" {  } { { "TopLevel.bdf" "" { Schematic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/TopLevel.bdf" { { 344 776 952 360 "INPUT_CLOCK" "" } } } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 11753 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472447 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[1\] " "Node  \"sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[1\]\"" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 780 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 01/JSoC/" { { 0 { 0 ""} 0 11289 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765426472447 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1765426472447 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1765426472447 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "120 3 " "Design Assistant information: finished post-fitting analysis of current design -- generated 120 information messages and 3 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1765426472450 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4610 " "Peak virtual memory: 4610 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1765426472567 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 11 09:44:32 2025 " "Processing ended: Thu Dec 11 09:44:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1765426472567 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1765426472567 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1765426472567 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1765426472567 ""}
