../../../../design/synth_Default_RTL_Group/RTLDB/RhinoDb/Gate/alb_mss_fpga_sram_0000.db