
map "spin_clock_impl_1_syn.udb" "C:/development/FPGA/spin_clock_ice/device.pdc" -o "spin_clock_impl_1.udb"     
map:  version Radiant Software (64-bit) 1.1.0.165.1

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
WARNING - No port matched 'global_rst'.WARNING - Can't resolve object 'global_rst' in constraint '"ldc_set_location'.WARNING - Remove invalid constraint '"ldc_set_location'.Loading device for application udb from file 'itpa08.nph' in environment: C:/lscc/radiant/1.1/ispfpga.
   Picdevice="iCE40UP5K"

   Pictype="SG48"

   Picspeed=High-Performance_1.2V

   Remove unused logic

   Do not produce over sized UDBs.

Part used: iCE40UP5KSG48, Performance used: High-Performance_1.2V.

INFO - Port 'smi_data_pi[2]' is located on BB_OD pad '39'. Its IO buffer is mapped to BB_OD accordingly. Please notice PULLMODE is not applicable to BB_OD.INFO - Port 'smi_data_pi[1]' is located on BB_OD pad '40'. Its IO buffer is mapped to BB_OD accordingly. Please notice PULLMODE is not applicable to BB_OD.INFO - Port 'smi_data_pi[0]' is located on BB_OD pad '41'. Its IO buffer is mapped to BB_OD accordingly. Please notice PULLMODE is not applicable to BB_OD.Running general design DRC...

WARNING - Top module port 'smi_noe_pi' does not connect to anything.WARNING - Top module port 'tlc_sout' does not connect to anything.WARNING - The clock port [frame_sync_pi] is assigned to a non clock dedicated pin [43], which might affect the clock performance. Use dedicated clock resources for the port.WARNING - The clock port [smi_nwe_pi] is assigned to a non clock dedicated pin [32], which might affect the clock performance. Use dedicated clock resources for the port.WARNING - The clock port [smi_data_pi[7]] is assigned to a non clock dedicated pin [34], which might affect the clock performance. Use dedicated clock resources for the port.WARNING - The clock port [smi_data_pi[5]] is assigned to a non clock dedicated pin [36], which might affect the clock performance. Use dedicated clock resources for the port.WARNING - The clock port [smi_data_pi[3]] is assigned to a non clock dedicated pin [38], which might affect the clock performance. Use dedicated clock resources for the port.WARNING - The clock port [smi_data_pi[2]] is assigned to a non clock dedicated pin [39], which might affect the clock performance. Use dedicated clock resources for the port.WARNING - The clock port [smi_data_pi[1]] is assigned to a non clock dedicated pin [40], which might affect the clock performance. Use dedicated clock resources for the port.WARNING - The clock port [smi_data_pi[0]] is assigned to a non clock dedicated pin [41], which might affect the clock performance. Use dedicated clock resources for the port.Removing unused logic...

Optimizing...

WARNING - "Signal


Design Summary:
   Number of slice registers: 736 out of  5280 (14%)
   Number of I/O registers:      2 out of   117 (2%)
   Number of LUT4s:           4409 out of  5280 (84%)
      Number of logic LUT4s:             4276
      Number of inserted feedthru LUT4s:   6
      Number of replicated LUT4s:          1
      Number of ripple logic:             63 (126 LUT4s)
   Number of IO sites used:   16 out of 39 (41%)
      Number of IO sites used for general PIOs: 13
      Number of IO sites used for I3Cs: 0 out of 2 (0%)
      Number of IO sites used for PIOs+I3Cs: 13 out of 36 (36%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for OD+RGB IO buffers: 3 out of 3 (100%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             2 out of 30 (6%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  4
      Net sys_clk: 56 loads, 56 rising, 0 falling (Driver: Pin OSCInst0/CLKHF)
      Net tlc_sclk_c: 615 loads, 615 rising, 0 falling (Driver: Pin tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/OUTCORE)
      Net clk_in_c: 1 loads, 1 rising, 0 falling (Driver: Port clk_in)
      Net smi_nwe_pi_c: 44 loads, 0 rising, 44 falling (Driver: Port smi_nwe_pi)
   Number of Clock Enables:  109
      Net VCC_net: 1 loads, 0 SLICEs
      Net global_rst_N_152: 27 loads, 26 SLICEs
      Net tlc0/state_3__N_2519: 448 loads, 448 SLICEs
      Net tlc0/n153811: 1 loads, 1 SLICEs
      Net tlc0/n153810: 1 loads, 1 SLICEs
      Net tlc0/n154345: 1 loads, 1 SLICEs
      Net tlc0/n154573: 4 loads, 4 SLICEs
      Net tlc0/n7_adj_49195: 2 loads, 2 SLICEs
      Net tlc0/n154383: 1 loads, 1 SLICEs
      Net tlc0/n154119: 1 loads, 1 SLICEs
      Net tlc0/n154311: 1 loads, 1 SLICEs
      Net tlc0/n154150: 1 loads, 1 SLICEs
      Net tlc0/n167311: 1 loads, 1 SLICEs
      Net tlc0/n167299: 1 loads, 1 SLICEs
      Net tlc0/n167328: 1 loads, 1 SLICEs
      Net tlc0/n154149: 1 loads, 1 SLICEs
      Net tlc0/n154169: 1 loads, 1 SLICEs
      Net tlc0/n154170: 1 loads, 1 SLICEs
      Net tlc0/n154171: 1 loads, 1 SLICEs
      Net tlc0/n154310: 1 loads, 1 SLICEs
      Net tlc0/n167278: 1 loads, 1 SLICEs
      Net tlc0/n154325: 1 loads, 1 SLICEs
      Net tlc0/n154321: 1 loads, 1 SLICEs
      Net tlc0/n154104: 1 loads, 1 SLICEs
      Net tlc0/n154106: 1 loads, 1 SLICEs
      Net tlc0/n154105: 1 loads, 1 SLICEs
      Net tlc0/n154111: 1 loads, 1 SLICEs
      Net tlc0/n154112: 1 loads, 1 SLICEs
      Net tlc0/n154308: 1 loads, 1 SLICEs
      Net tlc0/n154008: 1 loads, 1 SLICEs
      Net tlc0/n154423: 1 loads, 1 SLICEs
      Net tlc0/n154103: 1 loads, 1 SLICEs
      Net tlc0/n154318: 1 loads, 1 SLICEs
      Net tlc0/n167312: 1 loads, 1 SLICEs
      Net tlc0/n154329: 1 loads, 1 SLICEs
      Net tlc0/n154330: 1 loads, 1 SLICEs
      Net tlc0/n154320: 1 loads, 1 SLICEs
      Net tlc0/n154322: 1 loads, 1 SLICEs
      Net tlc0/n154323: 1 loads, 1 SLICEs
      Net tlc0/n154347: 1 loads, 1 SLICEs
      Net tlc0/n154319: 1 loads, 1 SLICEs
      Net tlc0/n154102: 1 loads, 1 SLICEs
      Net tlc0/n154381: 1 loads, 1 SLICEs
      Net tlc0/n154380: 1 loads, 1 SLICEs
      Net tlc0/n154109: 1 loads, 1 SLICEs
      Net tlc0/n154426: 1 loads, 1 SLICEs
      Net tlc0/n153974: 1 loads, 1 SLICEs
      Net tlc0/n154425: 1 loads, 1 SLICEs
      Net tlc0/n154114: 1 loads, 1 SLICEs
      Net tlc0/n154115: 1 loads, 1 SLICEs
      Net tlc0/n154116: 1 loads, 1 SLICEs
      Net tlc0/tlc_sclk_c_enable_1: 1 loads, 0 SLICEs
      Net tlc0/n154118: 1 loads, 1 SLICEs
      Net tlc0/n154422: 1 loads, 1 SLICEs
      Net tlc0/n154409: 1 loads, 1 SLICEs
      Net tlc0/n154093: 1 loads, 1 SLICEs
      Net tlc0/n154168: 1 loads, 1 SLICEs
      Net tlc0/n154299: 1 loads, 1 SLICEs
      Net tlc0/n167345: 1 loads, 1 SLICEs
      Net tlc0/n154108: 1 loads, 1 SLICEs
      Net tlc0/n154088: 1 loads, 1 SLICEs
      Net tlc0/n154087: 1 loads, 1 SLICEs
      Net tlc0/n172107: 1 loads, 1 SLICEs
      Net tlc0/n44908: 1 loads, 1 SLICEs
      Net tlc0/n154307: 1 loads, 1 SLICEs
      Net tlc0/n154010: 1 loads, 1 SLICEs
      Net tlc0/n154092: 1 loads, 1 SLICEs
      Net tlc0/n167348: 1 loads, 1 SLICEs
      Net tlc0/n154336: 1 loads, 1 SLICEs
      Net tlc0/n154332: 1 loads, 1 SLICEs
      Net tlc0/n154333: 1 loads, 1 SLICEs
      Net tlc0/n154306: 1 loads, 1 SLICEs
      Net tlc0/n154011: 1 loads, 1 SLICEs
      Net tlc0/n154156: 1 loads, 1 SLICEs
      Net tlc0/n154101: 1 loads, 1 SLICEs
      Net tlc0/n154160: 1 loads, 1 SLICEs
      Net tlc0/n154096: 1 loads, 1 SLICEs
      Net tlc0/n154408: 1 loads, 1 SLICEs
      Net tlc0/n154157: 1 loads, 1 SLICEs
      Net tlc0/n154344: 1 loads, 1 SLICEs
      Net tlc0/n154161: 1 loads, 1 SLICEs
      Net tlc0/n154097: 1 loads, 1 SLICEs
      Net tlc0/n167323: 1 loads, 1 SLICEs
      Net tlc0/n154300: 1 loads, 1 SLICEs
      Net tlc0/n153975: 1 loads, 1 SLICEs
      Net tlc0/n177139: 1 loads, 1 SLICEs
      Net tlc0/n177140: 1 loads, 1 SLICEs
      Net tlc0/n154303: 1 loads, 1 SLICEs
      Net tlc0/n177141: 1 loads, 1 SLICEs
      Net tlc0/n154304: 1 loads, 1 SLICEs
      Net tlc0/n177142: 1 loads, 1 SLICEs
      Net tlc0/n167320: 1 loads, 1 SLICEs
      Net tlc0/n153623: 1 loads, 1 SLICEs
      Net tlc0/n167315: 1 loads, 1 SLICEs
      Net tlc0/n154419: 1 loads, 1 SLICEs
      Net tlc0/n167314: 1 loads, 1 SLICEs
      Net tlc0/n154301: 1 loads, 1 SLICEs
      Net tlc0/n153977: 1 loads, 1 SLICEs
      Net tlc0/n154298: 1 loads, 1 SLICEs
      Net tlc0/n153978: 1 loads, 1 SLICEs
      Net tlc0/n154295: 1 loads, 1 SLICEs
      Net tlc0/n154296: 1 loads, 1 SLICEs
      Net tlc0/n153971: 1 loads, 1 SLICEs
      Net t_rd_fifo_en_w: 2 loads, 0 SLICEs
      Net tlc_data_7__I_0/lscc_fifo_dc_inst/wr_fifo_en_w: 2 loads, 0 SLICEs
      Net tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].f_wr_en_w: 1 loads, 0 SLICEs
      Net tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].f_wr_en_w: 1 loads, 0 SLICEs
      Net tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].ff_rd_en_w: 1 loads, 0 SLICEs
      Net tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].ff_rd_en_w: 1 loads, 0 SLICEs
   Number of LSRs:  454
      Net n44899: 13 loads, 13 SLICEs
      Net tlc0/n155109: 1 loads, 1 SLICEs
      Net tlc0/n155108: 1 loads, 1 SLICEs
      Net tlc0/n155107: 1 loads, 1 SLICEs
      Net tlc0/n155106: 1 loads, 1 SLICEs
      Net tlc0/n155105: 1 loads, 1 SLICEs
      Net tlc0/n155104: 1 loads, 1 SLICEs
      Net tlc0/n155103: 1 loads, 1 SLICEs
      Net tlc0/n155102: 1 loads, 1 SLICEs
      Net tlc0/n155101: 1 loads, 1 SLICEs
      Net tlc0/n155100: 1 loads, 1 SLICEs
      Net tlc0/n155099: 1 loads, 1 SLICEs
      Net tlc0/n155098: 1 loads, 1 SLICEs
      Net tlc0/n155097: 1 loads, 1 SLICEs
      Net tlc0/n155096: 1 loads, 1 SLICEs
      Net tlc0/n155095: 1 loads, 1 SLICEs
      Net tlc0/n155110: 1 loads, 1 SLICEs
      Net tlc0/n155094: 1 loads, 1 SLICEs
      Net tlc0/n155093: 1 loads, 1 SLICEs
      Net tlc0/n155092: 1 loads, 1 SLICEs
      Net tlc0/n155091: 1 loads, 1 SLICEs
      Net tlc0/n155090: 1 loads, 1 SLICEs
      Net tlc0/n154770: 1 loads, 1 SLICEs
      Net tlc0/n155089: 1 loads, 1 SLICEs
      Net tlc0/n155088: 1 loads, 1 SLICEs
      Net tlc0/n155087: 1 loads, 1 SLICEs
      Net tlc0/n155086: 1 loads, 1 SLICEs
      Net tlc0/n154769: 1 loads, 1 SLICEs
      Net tlc0/n155085: 1 loads, 1 SLICEs
      Net tlc0/n155084: 1 loads, 1 SLICEs
      Net tlc0/n155083: 1 loads, 1 SLICEs
      Net tlc0/n155082: 1 loads, 1 SLICEs
      Net tlc0/n155081: 1 loads, 1 SLICEs
      Net tlc0/n154975: 1 loads, 1 SLICEs
      Net tlc0/n155080: 1 loads, 1 SLICEs
      Net tlc0/n172002: 1 loads, 1 SLICEs
      Net tlc0/n172088: 1 loads, 1 SLICEs
      Net tlc0/n155078: 1 loads, 1 SLICEs
      Net tlc0/n154768: 1 loads, 1 SLICEs
      Net tlc0/n155077: 1 loads, 1 SLICEs
      Net tlc0/n155076: 1 loads, 1 SLICEs
      Net tlc0/n172064: 1 loads, 1 SLICEs
      Net tlc0/n155074: 1 loads, 1 SLICEs
      Net tlc0/n155073: 1 loads, 1 SLICEs
      Net tlc0/n155072: 1 loads, 1 SLICEs
      Net tlc0/n154767: 1 loads, 1 SLICEs
      Net tlc0/n154977: 1 loads, 1 SLICEs
      Net tlc0/n172040: 1 loads, 1 SLICEs
      Net tlc0/n154880: 1 loads, 1 SLICEs
      Net tlc0/n155070: 1 loads, 1 SLICEs
      Net tlc0/n155069: 1 loads, 1 SLICEs
      Net tlc0/n154743: 1 loads, 1 SLICEs
      Net tlc0/n172016: 1 loads, 1 SLICEs
      Net tlc0/n154976: 1 loads, 1 SLICEs
      Net tlc0/n155067: 1 loads, 1 SLICEs
      Net tlc0/n154787: 1 loads, 1 SLICEs
      Net tlc0/n155066: 1 loads, 1 SLICEs
      Net tlc0/n155065: 1 loads, 1 SLICEs
      Net tlc0/n155064: 1 loads, 1 SLICEs
      Net tlc0/n154766: 1 loads, 1 SLICEs
      Net tlc0/n172047: 1 loads, 1 SLICEs
      Net tlc0/n154863: 1 loads, 1 SLICEs
      Net tlc0/n172087: 1 loads, 1 SLICEs
      Net tlc0/n154786: 1 loads, 1 SLICEs
      Net tlc0/n155062: 1 loads, 1 SLICEs
      Net tlc0/n155061: 1 loads, 1 SLICEs
      Net tlc0/n155060: 1 loads, 1 SLICEs
      Net tlc0/n154757: 1 loads, 1 SLICEs
      Net tlc0/n154974: 1 loads, 1 SLICEs
      Net tlc0/n154756: 1 loads, 1 SLICEs
      Net tlc0/n154755: 1 loads, 1 SLICEs
      Net tlc0/n51535: 5 loads, 5 SLICEs
      Net tlc0/n155059: 1 loads, 1 SLICEs
      Net tlc0/n155058: 1 loads, 1 SLICEs
      Net tlc0/n172063: 1 loads, 1 SLICEs
      Net tlc0/n154764: 1 loads, 1 SLICEs
      Net tlc0/n155056: 1 loads, 1 SLICEs
      Net tlc0/n154754: 1 loads, 1 SLICEs
      Net tlc0/n154753: 1 loads, 1 SLICEs
      Net tlc0/n7_adj_49218: 5 loads, 5 SLICEs
      Net tlc0/n172039: 1 loads, 1 SLICEs
      Net tlc0/n172015: 1 loads, 1 SLICEs
      Net tlc0/n154973: 1 loads, 1 SLICEs
      Net tlc0/n155053: 1 loads, 1 SLICEs
      Net tlc0/n155052: 1 loads, 1 SLICEs
      Net tlc0/n155051: 1 loads, 1 SLICEs
      Net tlc0/n172086: 1 loads, 1 SLICEs
      Net tlc0/n154862: 1 loads, 1 SLICEs
      Net tlc0/n172046: 1 loads, 1 SLICEs
      Net tlc0/n155049: 1 loads, 1 SLICEs
      Net tlc0/n154740: 1 loads, 1 SLICEs
      Net tlc0/n155048: 1 loads, 1 SLICEs
      Net tlc0/n155047: 1 loads, 1 SLICEs
      Net tlc0/n155046: 1 loads, 1 SLICEs
      Net tlc0/n154763: 1 loads, 1 SLICEs
      Net tlc0/n154751: 1 loads, 1 SLICEs
      Net tlc0/n154960: 1 loads, 1 SLICEs
      Net tlc0/n154972: 1 loads, 1 SLICEs
      Net tlc0/n155045: 1 loads, 1 SLICEs
      Net tlc0/n172023: 1 loads, 1 SLICEs
      Net tlc0/n155002: 1 loads, 1 SLICEs
      Net tlc0/n172077: 1 loads, 1 SLICEs
      Net tlc0/n154971: 1 loads, 1 SLICEs
      Net tlc0/n155013: 1 loads, 1 SLICEs
      Net tlc0/n172001: 1 loads, 1 SLICEs
      Net tlc0/n172072: 1 loads, 1 SLICEs
      Net tlc0/n172031: 1 loads, 1 SLICEs
      Net tlc0/n155044: 1 loads, 1 SLICEs
      Net tlc0/n154970: 1 loads, 1 SLICEs
      Net tlc0/n154742: 1 loads, 1 SLICEs
      Net tlc0/n155043: 1 loads, 1 SLICEs
      Net tlc0/n155042: 1 loads, 1 SLICEs
      Net tlc0/n155041: 1 loads, 1 SLICEs
      Net tlc0/n172069: 1 loads, 1 SLICEs
      Net tlc0/n172062: 1 loads, 1 SLICEs
      Net tlc0/n172038: 1 loads, 1 SLICEs
      Net tlc0/n155038: 1 loads, 1 SLICEs
      Net tlc0/n172014: 1 loads, 1 SLICEs
      Net tlc0/n172050: 1 loads, 1 SLICEs
      Net tlc0/n172024: 1 loads, 1 SLICEs
      Net tlc0/n172019: 1 loads, 1 SLICEs
      Net tlc0/n172045: 1 loads, 1 SLICEs
      Net tlc0/n172085: 1 loads, 1 SLICEs
      Net tlc0/n155035: 1 loads, 1 SLICEs
      Net tlc0/n172061: 1 loads, 1 SLICEs
      Net tlc0/n155033: 1 loads, 1 SLICEs
      Net tlc0/n155032: 1 loads, 1 SLICEs
      Net tlc0/n172028: 1 loads, 1 SLICEs
      Net tlc0/n155031: 1 loads, 1 SLICEs
      Net tlc0/n155030: 1 loads, 1 SLICEs
      Net tlc0/n172051: 1 loads, 1 SLICEs
      Net tlc0/n172084: 1 loads, 1 SLICEs
      Net tlc0/n172043: 1 loads, 1 SLICEs
      Net tlc0/n172060: 1 loads, 1 SLICEs
      Net tlc0/n172054: 1 loads, 1 SLICEs
      Net tlc0/n172037: 1 loads, 1 SLICEs
      Net tlc0/n171996: 1 loads, 1 SLICEs
      Net tlc0/n172048: 1 loads, 1 SLICEs
      Net tlc0/n155025: 1 loads, 1 SLICEs
      Net tlc0/n155024: 1 loads, 1 SLICEs
      Net tlc0/n155023: 1 loads, 1 SLICEs
      Net tlc0/n154861: 1 loads, 1 SLICEs
      Net tlc0/n155022: 1 loads, 1 SLICEs
      Net tlc0/n155021: 1 loads, 1 SLICEs
      Net tlc0/n155020: 1 loads, 1 SLICEs
      Net tlc0/n154698: 2 loads, 2 SLICEs
      Net tlc0/n155018: 1 loads, 1 SLICEs
      Net tlc0/n155017: 1 loads, 1 SLICEs
      Net tlc0/n155016: 1 loads, 1 SLICEs
      Net tlc0/n155015: 1 loads, 1 SLICEs
      Net tlc0/n155014: 1 loads, 1 SLICEs
      Net tlc0/n155012: 1 loads, 1 SLICEs
      Net tlc0/n155011: 1 loads, 1 SLICEs
      Net tlc0/n155010: 1 loads, 1 SLICEs
      Net tlc0/n155009: 1 loads, 1 SLICEs
      Net tlc0/n155008: 1 loads, 1 SLICEs
      Net tlc0/n155007: 1 loads, 1 SLICEs
      Net tlc0/n154741: 1 loads, 1 SLICEs
      Net tlc0/n155006: 1 loads, 1 SLICEs
      Net tlc0/n155005: 1 loads, 1 SLICEs
      Net tlc0/n155004: 1 loads, 1 SLICEs
      Net tlc0/n155003: 1 loads, 1 SLICEs
      Net tlc0/n155001: 1 loads, 1 SLICEs
      Net tlc0/n155000: 1 loads, 1 SLICEs
      Net tlc0/n154999: 1 loads, 1 SLICEs
      Net tlc0/n154998: 1 loads, 1 SLICEs
      Net tlc0/n154997: 1 loads, 1 SLICEs
      Net tlc0/n154996: 1 loads, 1 SLICEs
      Net tlc0/n154995: 1 loads, 1 SLICEs
      Net tlc0/n154994: 1 loads, 1 SLICEs
      Net tlc0/n154993: 1 loads, 1 SLICEs
      Net tlc0/n154992: 1 loads, 1 SLICEs
      Net tlc0/n154991: 1 loads, 1 SLICEs
      Net tlc0/n154990: 1 loads, 1 SLICEs
      Net tlc0/n172052: 1 loads, 1 SLICEs
      Net tlc0/n154989: 1 loads, 1 SLICEs
      Net tlc0/n154988: 1 loads, 1 SLICEs
      Net tlc0/n172059: 1 loads, 1 SLICEs
      Net tlc0/n154860: 1 loads, 1 SLICEs
      Net tlc0/n154987: 1 loads, 1 SLICEs
      Net tlc0/n154986: 1 loads, 1 SLICEs
      Net tlc0/n154985: 1 loads, 1 SLICEs
      Net tlc0/n154984: 1 loads, 1 SLICEs
      Net tlc0/n154775: 1 loads, 1 SLICEs
      Net tlc0/n154983: 1 loads, 1 SLICEs
      Net tlc0/n154982: 1 loads, 1 SLICEs
      Net tlc0/n154981: 1 loads, 1 SLICEs
      Net tlc0/n154980: 1 loads, 1 SLICEs
      Net tlc0/n154979: 1 loads, 1 SLICEs
      Net tlc0/n154978: 1 loads, 1 SLICEs
      Net tlc0/n154969: 1 loads, 1 SLICEs
      Net tlc0/n172070: 1 loads, 1 SLICEs
      Net tlc0/n154790: 1 loads, 1 SLICEs
      Net tlc0/n154968: 1 loads, 1 SLICEs
      Net tlc0/n154967: 1 loads, 1 SLICEs
      Net tlc0/n154966: 1 loads, 1 SLICEs
      Net tlc0/n154965: 1 loads, 1 SLICEs
      Net tlc0/n154964: 1 loads, 1 SLICEs
      Net tlc0/n172044: 1 loads, 1 SLICEs
      Net tlc0/n154846: 1 loads, 1 SLICEs
      Net tlc0/n172022: 1 loads, 1 SLICEs
      Net tlc0/n172003: 1 loads, 1 SLICEs
      Net tlc0/n154963: 1 loads, 1 SLICEs
      Net tlc0/n154962: 1 loads, 1 SLICEs
      Net tlc0/n154961: 1 loads, 1 SLICEs
      Net tlc0/n154859: 1 loads, 1 SLICEs
      Net tlc0/n154771: 1 loads, 1 SLICEs
      Net tlc0/n154959: 1 loads, 1 SLICEs
      Net tlc0/n154789: 1 loads, 1 SLICEs
      Net tlc0/n154958: 1 loads, 1 SLICEs
      Net tlc0/n154845: 1 loads, 1 SLICEs
      Net tlc0/n172013: 1 loads, 1 SLICEs
      Net tlc0/n154844: 1 loads, 1 SLICEs
      Net tlc0/n154921: 1 loads, 1 SLICEs
      Net tlc0/n154843: 1 loads, 1 SLICEs
      Net tlc0/n172036: 1 loads, 1 SLICEs
      Net tlc0/n154842: 1 loads, 1 SLICEs
      Net tlc0/n154954: 1 loads, 1 SLICEs
      Net tlc0/n172083: 1 loads, 1 SLICEs
      Net tlc0/n154731: 1 loads, 1 SLICEs
      Net tlc0/n171994: 1 loads, 1 SLICEs
      Net tlc0/n172018: 1 loads, 1 SLICEs
      Net tlc0/n154841: 1 loads, 1 SLICEs
      Net tlc0/n172042: 1 loads, 1 SLICEs
      Net tlc0/n154949: 1 loads, 1 SLICEs
      Net tlc0/n154858: 1 loads, 1 SLICEs
      Net tlc0/n172082: 1 loads, 1 SLICEs
      Net tlc0/n154947: 1 loads, 1 SLICEs
      Net tlc0/n172012: 1 loads, 1 SLICEs
      Net tlc0/n154945: 1 loads, 1 SLICEs
      Net tlc0/n172035: 1 loads, 1 SLICEs
      Net tlc0/n154943: 1 loads, 1 SLICEs
      Net tlc0/n172058: 1 loads, 1 SLICEs
      Net tlc0/n172081: 1 loads, 1 SLICEs
      Net tlc0/n172011: 1 loads, 1 SLICEs
      Net tlc0/n172034: 1 loads, 1 SLICEs
      Net tlc0/n172057: 1 loads, 1 SLICEs
      Net tlc0/n154937: 1 loads, 1 SLICEs
      Net tlc0/n154936: 1 loads, 1 SLICEs
      Net tlc0/n172080: 1 loads, 1 SLICEs
      Net tlc0/n172010: 1 loads, 1 SLICEs
      Net tlc0/n154933: 1 loads, 1 SLICEs
      Net tlc0/n172033: 1 loads, 1 SLICEs
      Net tlc0/n172056: 1 loads, 1 SLICEs
      Net tlc0/n154930: 1 loads, 1 SLICEs
      Net tlc0/n172079: 1 loads, 1 SLICEs
      Net tlc0/n172009: 1 loads, 1 SLICEs
      Net tlc0/n172032: 1 loads, 1 SLICEs
      Net tlc0/n154774: 1 loads, 1 SLICEs
      Net tlc0/n172055: 1 loads, 1 SLICEs
      Net tlc0/n154857: 1 loads, 1 SLICEs
      Net tlc0/n154762: 1 loads, 1 SLICEs
      Net tlc0/n172078: 1 loads, 1 SLICEs
      Net tlc0/n154879: 1 loads, 1 SLICEs
      Net tlc0/n154924: 1 loads, 1 SLICEs
      Net tlc0/n154856: 1 loads, 1 SLICEs
      Net tlc0/n172008: 1 loads, 1 SLICEs
      Net tlc0/n154840: 1 loads, 1 SLICEs
      Net tlc0/n154855: 1 loads, 1 SLICEs
      Net tlc0/n154911: 1 loads, 1 SLICEs
      Net tlc0/n154761: 1 loads, 1 SLICEs
      Net tlc0/n154922: 1 loads, 1 SLICEs
      Net tlc0/n154785: 1 loads, 1 SLICEs
      Net tlc0/n171997: 1 loads, 1 SLICEs
      Net tlc0/n154744: 1 loads, 1 SLICEs
      Net tlc0/n154919: 1 loads, 1 SLICEs
      Net tlc0/n154734: 1 loads, 1 SLICEs
      Net tlc0/n154739: 1 loads, 1 SLICEs
      Net tlc0/n154917: 1 loads, 1 SLICEs
      Net tlc0/n154910: 1 loads, 1 SLICEs
      Net tlc0/n154854: 1 loads, 1 SLICEs
      Net tlc0/n154682: 1 loads, 1 SLICEs
      Net tlc0/n172007: 1 loads, 1 SLICEs
      Net tlc0/n154681: 1 loads, 1 SLICEs
      Net tlc0/n172030: 1 loads, 1 SLICEs
      Net tlc0/n172053: 1 loads, 1 SLICEs
      Net tlc0/n172067: 1 loads, 1 SLICEs
      Net tlc0/n172000: 1 loads, 1 SLICEs
      Net tlc0/n172071: 1 loads, 1 SLICEs
      Net tlc0/n154909: 1 loads, 1 SLICEs
      Net tlc0/n154784: 1 loads, 1 SLICEs
      Net tlc0/n154908: 1 loads, 1 SLICEs
      Net tlc0/n154907: 1 loads, 1 SLICEs
      Net tlc0/n154906: 1 loads, 1 SLICEs
      Net tlc0/n154905: 1 loads, 1 SLICEs
      Net tlc0/n154680: 1 loads, 1 SLICEs
      Net tlc0/n154904: 1 loads, 1 SLICEs
      Net tlc0/n154903: 1 loads, 1 SLICEs
      Net tlc0/n154902: 1 loads, 1 SLICEs
      Net tlc0/n154783: 1 loads, 1 SLICEs
      Net tlc0/n154901: 1 loads, 1 SLICEs
      Net tlc0/n154878: 1 loads, 1 SLICEs
      Net tlc0/n154900: 1 loads, 1 SLICEs
      Net tlc0/n154899: 1 loads, 1 SLICEs
      Net tlc0/n154898: 1 loads, 1 SLICEs
      Net tlc0/n154897: 1 loads, 1 SLICEs
      Net tlc0/n154896: 1 loads, 1 SLICEs
      Net tlc0/n154895: 1 loads, 1 SLICEs
      Net tlc0/n154894: 1 loads, 1 SLICEs
      Net tlc0/n154893: 1 loads, 1 SLICEs
      Net tlc0/n154892: 1 loads, 1 SLICEs
      Net tlc0/n154891: 1 loads, 1 SLICEs
      Net tlc0/n154746: 1 loads, 1 SLICEs
      Net tlc0/n154890: 1 loads, 1 SLICEs
      Net tlc0/n172049: 1 loads, 1 SLICEs
      Net tlc0/n154889: 1 loads, 1 SLICEs
      Net tlc0/n154888: 1 loads, 1 SLICEs
      Net tlc0/n154782: 1 loads, 1 SLICEs
      Net tlc0/n154887: 1 loads, 1 SLICEs
      Net tlc0/n154886: 1 loads, 1 SLICEs
      Net tlc0/n154849: 1 loads, 1 SLICEs
      Net tlc0/n154839: 1 loads, 1 SLICEs
      Net tlc0/n154885: 1 loads, 1 SLICEs
      Net tlc0/n154884: 1 loads, 1 SLICEs
      Net tlc0/n154883: 1 loads, 1 SLICEs
      Net tlc0/n154882: 1 loads, 1 SLICEs
      Net tlc0/n154881: 1 loads, 1 SLICEs
      Net tlc0/n154719: 1 loads, 1 SLICEs
      Net tlc0/n172068: 1 loads, 1 SLICEs
      Net tlc0/n154781: 1 loads, 1 SLICEs
      Net tlc0/n155170: 1 loads, 1 SLICEs
      Net tlc0/n154780: 1 loads, 1 SLICEs
      Net tlc0/n154877: 1 loads, 1 SLICEs
      Net tlc0/n154876: 1 loads, 1 SLICEs
      Net tlc0/n154875: 1 loads, 1 SLICEs
      Net tlc0/n154874: 1 loads, 1 SLICEs
      Net tlc0/n154873: 1 loads, 1 SLICEs
      Net tlc0/n154872: 1 loads, 1 SLICEs
      Net tlc0/n154871: 1 loads, 1 SLICEs
      Net tlc0/n154870: 1 loads, 1 SLICEs
      Net tlc0/n154869: 1 loads, 1 SLICEs
      Net tlc0/n154868: 1 loads, 1 SLICEs
      Net tlc0/n154867: 1 loads, 1 SLICEs
      Net tlc0/n154759: 1 loads, 1 SLICEs
      Net tlc0/n154853: 1 loads, 1 SLICEs
      Net tlc0/n154866: 1 loads, 1 SLICEs
      Net tlc0/n155154: 1 loads, 1 SLICEs
      Net tlc0/n154865: 1 loads, 1 SLICEs
      Net tlc0/n154852: 1 loads, 1 SLICEs
      Net tlc0/n154779: 1 loads, 1 SLICEs
      Net tlc0/n155150: 1 loads, 1 SLICEs
      Net tlc0/n154864: 1 loads, 1 SLICEs
      Net tlc0/n154838: 1 loads, 1 SLICEs
      Net tlc0/n154851: 1 loads, 1 SLICEs
      Net tlc0/n154758: 1 loads, 1 SLICEs
      Net tlc0/n154716: 1 loads, 1 SLICEs
      Net tlc0/n154837: 1 loads, 1 SLICEs
      Net tlc0/n155139: 1 loads, 1 SLICEs
      Net tlc0/n154778: 1 loads, 1 SLICEs
      Net tlc0/n155141: 1 loads, 1 SLICEs
      Net tlc0/n154777: 1 loads, 1 SLICEs
      Net tlc0/n155136: 1 loads, 1 SLICEs
      Net tlc0/n171998: 1 loads, 1 SLICEs
      Net tlc0/n155131: 1 loads, 1 SLICEs
      Net tlc0/n154850: 1 loads, 1 SLICEs
      Net tlc0/n155169: 1 loads, 1 SLICEs
      Net tlc0/n172020: 1 loads, 1 SLICEs
      Net tlc0/n154776: 1 loads, 1 SLICEs
      Net tlc0/n155168: 1 loads, 1 SLICEs
      Net tlc0/n155167: 1 loads, 1 SLICEs
      Net tlc0/n155165: 1 loads, 1 SLICEs
      Net tlc0/n155164: 1 loads, 1 SLICEs
      Net tlc0/n154733: 1 loads, 1 SLICEs
      Net tlc0/n154799: 1 loads, 1 SLICEs
      Net tlc0/n154798: 1 loads, 1 SLICEs
      Net tlc0/n171756: 1 loads, 1 SLICEs
      Net tlc0/n155153: 1 loads, 1 SLICEs
      Net tlc0/n154797: 1 loads, 1 SLICEs
      Net tlc0/n172025: 1 loads, 1 SLICEs
      Net tlc0/n172073: 1 loads, 1 SLICEs
      Net tlc0/n154796: 1 loads, 1 SLICEs
      Net tlc0/n154795: 1 loads, 1 SLICEs
      Net tlc0/n154732: 1 loads, 1 SLICEs
      Net tlc0/n154794: 1 loads, 1 SLICEs
      Net tlc0/n154793: 1 loads, 1 SLICEs
      Net tlc0/n154792: 1 loads, 1 SLICEs
      Net tlc0/n154791: 1 loads, 1 SLICEs
      Net tlc0/n154848: 1 loads, 1 SLICEs
      Net tlc0/n154836: 1 loads, 1 SLICEs
      Net tlc0/n172006: 1 loads, 1 SLICEs
      Net tlc0/n172029: 1 loads, 1 SLICEs
      Net tlc0/n155152: 1 loads, 1 SLICEs
      Net tlc0/n171999: 1 loads, 1 SLICEs
      Net tlc0/n154835: 1 loads, 1 SLICEs
      Net tlc0/n155151: 1 loads, 1 SLICEs
      Net tlc0/n154834: 1 loads, 1 SLICEs
      Net tlc0/n154833: 1 loads, 1 SLICEs
      Net tlc0/n154832: 1 loads, 1 SLICEs
      Net tlc0/n154831: 1 loads, 1 SLICEs
      Net tlc0/n155149: 1 loads, 1 SLICEs
      Net tlc0/n154830: 1 loads, 1 SLICEs
      Net tlc0/n154829: 1 loads, 1 SLICEs
      Net tlc0/n154828: 1 loads, 1 SLICEs
      Net tlc0/n154788: 1 loads, 1 SLICEs
      Net tlc0/n154760: 1 loads, 1 SLICEs
      Net tlc0/n154827: 1 loads, 1 SLICEs
      Net tlc0/n154826: 1 loads, 1 SLICEs
      Net tlc0/n154825: 1 loads, 1 SLICEs
      Net tlc0/n154824: 1 loads, 1 SLICEs
      Net tlc0/n154821: 1 loads, 1 SLICEs
      Net tlc0/n154820: 1 loads, 1 SLICEs
      Net tlc0/n154819: 1 loads, 1 SLICEs
      Net tlc0/n172076: 1 loads, 1 SLICEs
      Net tlc0/n154817: 1 loads, 1 SLICEs
      Net tlc0/n154816: 1 loads, 1 SLICEs
      Net tlc0/n172005: 1 loads, 1 SLICEs
      Net tlc0/n172027: 1 loads, 1 SLICEs
      Net tlc0/n172075: 1 loads, 1 SLICEs
      Net tlc0/n172004: 1 loads, 1 SLICEs
      Net tlc0/n172026: 1 loads, 1 SLICEs
      Net tlc0/n172074: 1 loads, 1 SLICEs
      Net tlc0/n155148: 1 loads, 1 SLICEs
      Net tlc0/n171989: 1 loads, 1 SLICEs
      Net tlc0/n155147: 1 loads, 1 SLICEs
      Net tlc0/n172021: 1 loads, 1 SLICEs
      Net tlc0/n171992: 1 loads, 1 SLICEs
      Net tlc0/n171990: 1 loads, 1 SLICEs
      Net tlc0/n171991: 1 loads, 1 SLICEs
      Net tlc0/n155146: 1 loads, 1 SLICEs
      Net tlc0/n155145: 1 loads, 1 SLICEs
      Net tlc0/n155144: 1 loads, 1 SLICEs
      Net tlc0/n155143: 1 loads, 1 SLICEs
      Net tlc0/n155142: 1 loads, 1 SLICEs
      Net tlc0/n172066: 1 loads, 1 SLICEs
      Net tlc0/n155140: 1 loads, 1 SLICEs
      Net tlc0/n155138: 1 loads, 1 SLICEs
      Net tlc0/n155137: 1 loads, 1 SLICEs
      Net tlc0/n155135: 1 loads, 1 SLICEs
      Net tlc0/n155133: 1 loads, 1 SLICEs
      Net tlc0/n155132: 1 loads, 1 SLICEs
      Net tlc0/n155130: 1 loads, 1 SLICEs
      Net tlc0/n155129: 1 loads, 1 SLICEs
      Net tlc0/n155128: 1 loads, 1 SLICEs
      Net tlc0/n155127: 1 loads, 1 SLICEs
      Net tlc0/n155126: 1 loads, 1 SLICEs
      Net tlc0/n155125: 1 loads, 1 SLICEs
      Net tlc0/n155124: 1 loads, 1 SLICEs
      Net tlc0/n155123: 1 loads, 1 SLICEs
      Net tlc0/n155122: 1 loads, 1 SLICEs
      Net tlc0/n171995: 1 loads, 1 SLICEs
      Net tlc0/n155121: 1 loads, 1 SLICEs
      Net tlc0/n155120: 1 loads, 1 SLICEs
      Net tlc0/n155119: 1 loads, 1 SLICEs
      Net tlc0/n155118: 1 loads, 1 SLICEs
      Net tlc0/n155117: 1 loads, 1 SLICEs
      Net tlc0/n155116: 1 loads, 1 SLICEs
      Net tlc0/n155115: 1 loads, 1 SLICEs
      Net tlc0/n155114: 1 loads, 1 SLICEs
      Net tlc0/n155113: 1 loads, 1 SLICEs
      Net tlc0/n155112: 1 loads, 1 SLICEs
      Net tlc0/n155111: 1 loads, 1 SLICEs
      Net tlc0/n154773: 1 loads, 1 SLICEs
      Net tlc0/n154772: 1 loads, 1 SLICEs
      Net global_rst: 18 loads, 18 SLICEs
   Top 10 highest fanout non-clock nets:
      Net tlc0/state_3__N_2519: 904 loads
      Net tlc0/bank_offset[7]: 453 loads
      Net tlc0/bank_offset[4]: 415 loads
      Net tlc0/bank_offset[6]: 402 loads
      Net tlc0/bank_offset[5]: 370 loads
      Net tlc0/bank_offset[2]: 339 loads
      Net tlc0/bank_offset[0]: 285 loads
      Net tlc0/bank_offset[3]: 274 loads
      Net tlc0/bank_offset[8]: 238 loads
      Net tlc0/sr_bit_counter[0]: 202 loads
Running physical design DRC...

Loading udb::Database ...
Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
WARNING - Top module port 'smi_noe_pi' does not connect to anything.WARNING - Top module port 'tlc_sout' does not connect to anything.WARNING - The clock port [smi_nwe_pi] is assigned to a non clock dedicated pin [32], which might affect the clock performance. Use dedicated clock resources for the port. 

   Number of warnings:  17
   Number of errors:    0



Total CPU Time: 3 secs  
Total REAL Time: 4 secs  
Peak Memory Usage: 267 MB


timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt "spin_clock_impl_1.tw1" "spin_clock_impl_1_map.udb" 
timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt spin_clock_impl_1.tw1 spin_clock_impl_1_map.udb -gui
Starting design reading...
Loading device for application udb from file 'itpa08.nph' in environment: C:/lscc/radiant/1.1/ispfpga.
Loading udb::Database ...
Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Successfully loading udb, 0.17 seconds

Initializing timer
Starting design annotation....
WARNING - "The
Starting full timing analysis...

STA Runtime and Peak Memory Usage :
Total CPU Time: 4 secs 
Total REAL Time: 5 secs 
Peak Memory Usage: 380 MB


par -f "spin_clock_impl_1.p2t" "spin_clock_impl_1_map.udb" "spin_clock_impl_1.udb"

Lattice Place and Route Report for Design "spin_clock_impl_1_map.udb"
Thu Aug 29 15:08:53 2019

PAR: Place And Route Radiant Software (64-bit) 1.1.0.165.1.
Command Line: par -w -t 1 -cores 1 -exp parPathBased=ON \
	spin_clock_impl_1_map.udb spin_clock_impl_1_par.dir/5_1.udb 

Loading spin_clock_impl_1_map.udb ...
Loading device for application udb from file 'itpa08.nph' in environment: C:/lscc/radiant/1.1/ispfpga.
Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
WARNING - Unable to find the instance/port 'smi_noe_pi' in the constraint '"ldc_set_location'
WARNING - In the constraint '"ldc_set_location', the locate object is not specified
WARNING - Unable to find the instance/port 'tlc_sout' in the constraint '"ldc_set_location'
WARNING - In the constraint '"ldc_set_location', the locate object is not specified
WARNING - "The
WARNING: udb::Constraint "create_clock -name {sys_clk} -period 20.8333 [get_pins OSCInst0/CLKHF]" does not have corresponding tmConstraint. Please check if the resource objects of the constraint are valid carefully!
WARNING - "TheWARNING: not support VREF in IC1PW_VREFOBJ::collect_vref_driver_comps()
WARNING - Top module port 'smi_noe_pi' does not connect to anything.WARNING - Top module port 'tlc_sout' does not connect to anything.WARNING - Top module port 'smi_noe_pi' does not connect to anything.WARNING - Top module port 'tlc_sout' does not connect to anything.WARNING - Top module port 'smi_noe_pi' does not connect to anything.WARNING - Top module port 'tlc_sout' does not connect to anything.WARNING - Top module port 'smi_noe_pi' does not connect to anything.WARNING - Top module port 'tlc_sout' does not connect to anything.Number of Signals: 5281
Number of Connections: 18843
WARNING - Placement timing constraints are hard to meet. However, placement will continue. Use static timing analysis to identify errors. For more information, see online help subjects 'Place and Route Timing Report' or the 'Timing' application
Device utilization summary:

   SLICE (est.)    2438/2640         92% used
     LUT           4410/5280         83% used
     REG            736/5280         13% used
   PIO               13/56           23% used
                     13/36           36% bonded
   IOLOGIC            2/56            3% used
   DSP                0/8             0% used
   I2C                0/2             0% used
   HFOSC              1/1           100% used
   LFOSC              0/1             0% used
   LEDDA_IP           0/1             0% used
   RGBA_DRV           0/1             0% used
   FILTER             0/2             0% used
   SRAM               0/4             0% used
   WARMBOOT           0/1             0% used
   SPI                0/2             0% used
   EBR                2/30            6% used
   PLL                1/1           100% used
   RGBOUTBUF          0/3             0% used
   I3C                0/2             0% used
   OPENDRAIN          3/3           100% used

Pin Constraint Summary:
   13 out of 13 pins locked (100% locked).
Finished Placer Phase 0 (HIER).  CPU time: 38 secs , REAL time: 40 secs 


...........................
Finished Placer Phase 0 (AP).  CPU time: 54 secs , REAL time: 57 secs 

Starting Placer Phase 1. REAL time: 57 secs 
..  ..
........................

Placer score = 1338094.

Device SLICE utilization summary after final SLICE packing:
   SLICE           2431/2640         92% used

WARNING - "TheFinished Placer Phase 1.  CPU time: 1 mins 30 secs , REAL time: 1 mins 35 secs 

Starting Placer Phase 2.
.

Placer score =  8644574
Finished Placer Phase 2.  CPU time: 1 mins 33 secs , REAL time: 1 mins 38 secs 


------------------ Clock Report ------------------

Global Clocks :
  PRIMARY "sys_clk" from comp "OSCInst0" on site "HFOSC_R1C32", clk load = 43, ce load = 0, sr load = 0
  PRIMARY "tlc_sclk_c" from OUTCORE on comp "tlc_sclk_I_0.lscc_pll_inst.u_PLL_B" on site "PLL_R13C32", clk load = 594, ce load = 0, sr load = 0
  PRIMARY "tlc0/state_3__N_2519" from F0 on comp "SLICE_1649" on site "R13C2A", clk load = 0, ce load = 448, sr load = 0
  PRIMARY "smi_nwe_pi_c" from comp "smi_nwe_pi" on PIO site "32 (PR17A)", clk load = 24, ce load = 0, sr load = 0

  PRIMARY  : 4 out of 8 (50%)

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   13 out of 56 (23.2%) I/O sites used.
   13 out of 36 (36.1%) bonded I/O sites used.
   Number of I/O comps: 13; differential: 0
   Number of Vref pins used: 0

I/O Bank Usage Summary:
+----------+----------------+------------+------------+------------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+----------------+------------+------------+------------+
| 0        | 12 / 14 ( 85%) | 3.3V       |            |            |
| 1        | 1 / 14 (  7%)  | 3.3V       |            |            |
| 2        | 0 / 8 (  0%)   | OFF        |            |            |
+----------+----------------+------------+------------+------------+

Total Placer CPU time: 1 mins 35 secs , REAL time: 1 mins 40 secs 

Writing design to file spin_clock_impl_1_par.dir/5_1.udb ...

WARNING - Top module port 'smi_noe_pi' does not connect to anything.WARNING - Top module port 'tlc_sout' does not connect to anything.WARNING - The clock port [smi_nwe_pi] is assigned to a non clock dedicated pin [32], which might affect the clock performance. Use dedicated clock resources for the port.WARNING - "The
Start NBR router at 15:10:35 08/29/19

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in timing report. You should always run the timing    
      tool to verify your design.                                
*****************************************************************

WARNING - "TheStarting routing resource preassignment
Preassignment Summary:
--------------------------------------------------------------------------------
846 connections routed with dedicated routing resources
4 global clock signals routed
889 connections routed (of 18781 total) (4.73%)
---------------------------------------------------------
Clock routing summary:
Primary clocks (4 used out of 8 available):
#0  Signal "tlc_sclk_c"
       Clock   loads: 0     out of   594 routed (  0.00%)
       Data    loads: 0     out of     1 routed (  0.00%)
#2  Signal "smi_nwe_pi_c"
       Clock   loads: 0     out of    24 routed (  0.00%)
#4  Signal "sys_clk"
       Clock   loads: 43    out of    43 routed (100.00%)
#5  Signal "tlc0/state_3__N_2519"
       Control loads: 0     out of   448 routed (  0.00%)
       Data    loads: 0     out of   456 routed (  0.00%)
Other clocks:
    Signal "clk_in_c"
       Clock   loads: 1     out of     1 routed (100.00%)
    Signal "tlc_sclk_I_0/lscc_pll_inst/feedback_w"
       Clock   loads: 1     out of     1 routed (100.00%)

---------------------------------------------------------
--------------------------------------------------------------------------------
Completed routing resource preassignment
    TimerIf::skewscore 0

Start NBR section for initial routing at 15:10:40 08/29/19
Level 1, iteration 1
12(0.00%) conflicts; 17154(91.34%) untouched conns; 46066789 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -19.445ns/-46066.790ns; real time: 6 secs 
Level 2, iteration 1
142(0.05%) conflicts; 13086(69.68%) untouched conns; 80264155 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -29.787ns/-80264.156ns; real time: 15 secs 
Level 3, iteration 1
12(0.00%) conflicts; 13041(69.44%) untouched conns; 82572982 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -29.708ns/-82572.983ns; real time: 16 secs 
Level 4, iteration 1
944(0.36%) conflicts; 0(0.00%) untouched conn; 104030922 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -29.708ns/-104030.923ns; real time: 36 secs 

Info: Initial congestion level at 75% usage is 8
Info: Initial congestion area  at 75% usage is 156 (20.13%)

Start NBR section for normal routing at 15:11:11 08/29/19
Level 1, iteration 1
9(0.00%) conflicts; 1704(9.07%) untouched conns; 104582521 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -29.945ns/-104582.522ns; real time: 38 secs 
Level 4, iteration 1
328(0.13%) conflicts; 0(0.00%) untouched conn; 107215632 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -29.945ns/-107215.633ns; real time: 47 secs 
Level 4, iteration 2
164(0.06%) conflicts; 0(0.00%) untouched conn; 107285480 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -29.945ns/-107285.481ns; real time: 52 secs 
Level 4, iteration 3
122(0.05%) conflicts; 0(0.00%) untouched conn; 107813420 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -29.945ns/-107813.421ns; real time: 56 secs 
Level 4, iteration 4
62(0.02%) conflicts; 0(0.00%) untouched conn; 107813420 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -29.945ns/-107813.421ns; real time: 58 secs 
Level 4, iteration 5
36(0.01%) conflicts; 0(0.00%) untouched conn; 108187201 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -29.945ns/-108187.202ns; real time: 59 secs 
Level 4, iteration 6
19(0.01%) conflicts; 0(0.00%) untouched conn; 108187201 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -29.945ns/-108187.202ns; real time: 1 mins 
Level 4, iteration 7
14(0.01%) conflicts; 0(0.00%) untouched conn; 108440146 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -29.945ns/-108440.147ns; real time: 1 mins 1 secs 
Level 4, iteration 8
13(0.00%) conflicts; 0(0.00%) untouched conn; 108440146 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -29.945ns/-108440.147ns; real time: 1 mins 1 secs 
Level 4, iteration 9
9(0.00%) conflicts; 0(0.00%) untouched conn; 108590126 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -29.945ns/-108590.127ns; real time: 1 mins 2 secs 
Level 4, iteration 10
7(0.00%) conflicts; 0(0.00%) untouched conn; 108590126 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -29.945ns/-108590.127ns; real time: 1 mins 2 secs 
Level 4, iteration 11
8(0.00%) conflicts; 0(0.00%) untouched conn; 108605956 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -29.945ns/-108605.957ns; real time: 1 mins 3 secs 
Level 4, iteration 12
3(0.00%) conflicts; 0(0.00%) untouched conn; 108605956 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -29.945ns/-108605.957ns; real time: 1 mins 3 secs 
Level 4, iteration 13
0(0.00%) conflict; 0(0.00%) untouched conn; 108614953 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -29.945ns/-108614.954ns; real time: 1 mins 3 secs 

Start NBR section for performance tuning (iteration 1) at 15:11:38 08/29/19
Level 4, iteration 1
1(0.00%) conflict; 0(0.00%) untouched conn; 108609589 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -29.945ns/-108609.590ns; real time: 1 mins 4 secs 
Level 4, iteration 2
0(0.00%) conflict; 0(0.00%) untouched conn; 108607350 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -29.945ns/-108607.351ns; real time: 1 mins 4 secs 

Start NBR section for re-routing at 15:11:39 08/29/19
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 107853610 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -29.945ns/-107853.611ns; real time: 1 mins 9 secs 

Start NBR section for post-routing at 15:11:44 08/29/19
WARNING - "The
End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 9404 (50.07%)
  Estimated worst slack<setup> : -29.945ns
  Timing score<setup> : 15949430
-----------
Notes: The timing info is calculated for SETUP only.


Total CPU time 1 mins 14 secs 
Total REAL time: 1 mins 15 secs 
Completely routed.
End of route.  18781 routed (100.00%); 0 unrouted.
WARNING - Top module port 'smi_noe_pi' does not connect to anything.WARNING - Top module port 'tlc_sout' does not connect to anything.WARNING - The clock port [smi_nwe_pi] is assigned to a non clock dedicated pin [32], which might affect the clock performance. Use dedicated clock resources for the port.
Writing design to file spin_clock_impl_1_par.dir/5_1.udb ...


PAR_SUMMARY::Run status = Success
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = -29.945
PAR_SUMMARY::Timing score<setup/<ns>> = 15949.430
PAR_SUMMARY::Worst  slack<hold /<ns>> = -2.772
PAR_SUMMARY::Timing score<hold /<ns>> = 2.772
PAR_SUMMARY::Number of errors = 0

Total CPU  Time: 2 mins 53 secs 
Total REAL Time: 3 mins 
Peak Memory Usage: 473 MB


par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt "spin_clock_impl_1.twr" "spin_clock_impl_1.udb" 
timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt spin_clock_impl_1.twr spin_clock_impl_1.udb -gui
Starting design reading...
Loading device for application udb from file 'itpa08.nph' in environment: C:/lscc/radiant/1.1/ispfpga.
Loading udb::Database ...
Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Successfully loading udb, 0.47 seconds

Initializing timer
Starting design annotation....
WARNING - "The
Starting full timing analysis...

STA Runtime and Peak Memory Usage :
Total CPU Time: 21 secs 
Total REAL Time: 21 secs 
Peak Memory Usage: 424 MB


timing -iotime -html -rpt "spin_clock_impl_1.ior" "spin_clock_impl_1.udb" 
timing -iotime -html -rpt spin_clock_impl_1.ior spin_clock_impl_1.udb -gui
Starting design reading...
Loading device for application udb from file 'itpa08.nph' in environment: C:/lscc/radiant/1.1/ispfpga.
Loading udb::Database ...
Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Successfully loading udb, 0.39 seconds

Initializing timer
Starting design annotation....
WARNING - "The
Starting full timing analysis...
WARNING - "IO
STA Runtime and Peak Memory Usage :
Total CPU Time: 19 secs 
Total REAL Time: 19 secs 
Peak Memory Usage: 384 MB

