digraph "1_linux_d1442d85cc30ea75f7d399474ca738e0bc96f715@del" {
"1000120" [label="(MethodParameterIn,u8 cpl)"];
"1000242" [label="(Call,rpl != cpl)"];
"1000236" [label="(Call,ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl)"];
"1000232" [label="(Call,seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))"];
"1000231" [label="(Call,(seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))\n\t     || seg == VCPU_SREG_TR)"];
"1000227" [label="(Call,seg == VCPU_SREG_CS\n\t     || (seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))\n\t     || seg == VCPU_SREG_TR)"];
"1000226" [label="(Call,(seg == VCPU_SREG_CS\n\t     || (seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))\n\t     || seg == VCPU_SREG_TR)\n\t    && null_selector)"];
"1000326" [label="(Call,rpl != cpl)"];
"1000325" [label="(Call,rpl != cpl || (seg_desc.type & 0xa) != 0x2 || dpl != cpl)"];
"1000337" [label="(Call,dpl != cpl)"];
"1000329" [label="(Call,(seg_desc.type & 0xa) != 0x2 || dpl != cpl)"];
"1000359" [label="(Call,dpl > cpl)"];
"1000399" [label="(Call,(selector & 0xfffc) | cpl)"];
"1000397" [label="(Call,selector = (selector & 0xfffc) | cpl)"];
"1000505" [label="(Call,write_segment_descriptor(ctxt, selector, &seg_desc))"];
"1000503" [label="(Call,ret = write_segment_descriptor(ctxt, selector, &seg_desc))"];
"1000511" [label="(Call,ret != X86EMUL_CONTINUE)"];
"1000514" [label="(Return,return ret;)"];
"1000553" [label="(Return,return X86EMUL_CONTINUE;)"];
"1000546" [label="(Call,ctxt->ops->set_segment(ctxt, selector, &seg_desc, base3, seg))"];
"1000367" [label="(Call,rpl > cpl)"];
"1000366" [label="(Call,rpl > cpl || dpl != cpl)"];
"1000370" [label="(Call,dpl != cpl)"];
"1000485" [label="(Call,rpl > dpl)"];
"1000484" [label="(Call,rpl > dpl && cpl > dpl)"];
"1000476" [label="(Call,((seg_desc.type & 0xc) != 0xc) &&\n\t\t     (rpl > dpl && cpl > dpl))"];
"1000468" [label="(Call,(seg_desc.type & 0xa) == 0x8 ||\n\t\t    (((seg_desc.type & 0xc) != 0xc) &&\n\t\t     (rpl > dpl && cpl > dpl)))"];
"1000488" [label="(Call,cpl > dpl)"];
"1000377" [label="(Identifier,seg_desc)"];
"1000372" [label="(Identifier,cpl)"];
"1000122" [label="(Block,)"];
"1000365" [label="(ControlStructure,if (rpl > cpl || dpl != cpl))"];
"1000485" [label="(Call,rpl > dpl)"];
"1000511" [label="(Call,ret != X86EMUL_CONTINUE)"];
"1000232" [label="(Call,seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))"];
"1000341" [label="(ControlStructure,break;)"];
"1000359" [label="(Call,dpl > cpl)"];
"1000551" [label="(Identifier,base3)"];
"1000514" [label="(Return,return ret;)"];
"1000281" [label="(Call,selector & 0xfffc)"];
"1000120" [label="(MethodParameterIn,u8 cpl)"];
"1000540" [label="(Call,ret != X86EMUL_CONTINUE)"];
"1000397" [label="(Call,selector = (selector & 0xfffc) | cpl)"];
"1000118" [label="(MethodParameterIn,u16 selector)"];
"1000245" [label="(Call,seg == VCPU_SREG_TR)"];
"1000266" [label="(Call,read_segment_descriptor(ctxt, selector, &seg_desc, &desc_addr))"];
"1000225" [label="(ControlStructure,if ((seg == VCPU_SREG_CS\n\t     || (seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))\n\t     || seg == VCPU_SREG_TR)\n\t    && null_selector))"];
"1000149" [label="(Call,memset(&seg_desc, 0, sizeof seg_desc))"];
"1000546" [label="(Call,ctxt->ops->set_segment(ctxt, selector, &seg_desc, base3, seg))"];
"1000469" [label="(Call,(seg_desc.type & 0xa) == 0x8)"];
"1000368" [label="(Identifier,rpl)"];
"1000467" [label="(ControlStructure,if ((seg_desc.type & 0xa) == 0x8 ||\n\t\t    (((seg_desc.type & 0xc) != 0xc) &&\n\t\t     (rpl > dpl && cpl > dpl))))"];
"1000340" [label="(ControlStructure,goto exception;)"];
"1000505" [label="(Call,write_segment_descriptor(ctxt, selector, &seg_desc))"];
"1000548" [label="(Identifier,selector)"];
"1000255" [label="(Call,selector & (1 << 2))"];
"1000220" [label="(Call,rpl = selector & 3)"];
"1000292" [label="(Call,seg <= VCPU_SREG_GS)"];
"1000387" [label="(Call,ctxt->ops->get_msr(ctxt, MSR_EFER, &efer))"];
"1000315" [label="(Call,dpl = seg_desc.dpl)"];
"1000337" [label="(Call,dpl != cpl)"];
"1000553" [label="(Return,return X86EMUL_CONTINUE;)"];
"1000549" [label="(Call,&seg_desc)"];
"1000403" [label="(Identifier,cpl)"];
"1000476" [label="(Call,((seg_desc.type & 0xc) != 0xc) &&\n\t\t     (rpl > dpl && cpl > dpl))"];
"1000243" [label="(Identifier,rpl)"];
"1000490" [label="(Identifier,dpl)"];
"1000492" [label="(ControlStructure,break;)"];
"1000366" [label="(Call,rpl > cpl || dpl != cpl)"];
"1000447" [label="(Call,ret != X86EMUL_CONTINUE)"];
"1000339" [label="(Identifier,cpl)"];
"1000237" [label="(Call,ctxt->mode != X86EMUL_MODE_PROT64)"];
"1000170" [label="(Call,set_desc_base(&seg_desc, selector << 4))"];
"1000249" [label="(ControlStructure,goto exception;)"];
"1000329" [label="(Call,(seg_desc.type & 0xa) != 0x2 || dpl != cpl)"];
"1000173" [label="(Call,selector << 4)"];
"1000226" [label="(Call,(seg == VCPU_SREG_CS\n\t     || (seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))\n\t     || seg == VCPU_SREG_TR)\n\t    && null_selector)"];
"1000398" [label="(Identifier,selector)"];
"1000360" [label="(Identifier,dpl)"];
"1000180" [label="(Call,seg <= VCPU_SREG_GS)"];
"1000228" [label="(Call,seg == VCPU_SREG_CS)"];
"1000506" [label="(Identifier,ctxt)"];
"1000545" [label="(JumpTarget,load:)"];
"1000361" [label="(Identifier,cpl)"];
"1000253" [label="(Identifier,seg)"];
"1000248" [label="(Identifier,null_selector)"];
"1000322" [label="(Block,)"];
"1000231" [label="(Call,(seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))\n\t     || seg == VCPU_SREG_TR)"];
"1000136" [label="(Call,null_selector = !(selector & ~0x3))"];
"1000554" [label="(Identifier,X86EMUL_CONTINUE)"];
"1000504" [label="(Identifier,ret)"];
"1000370" [label="(Call,dpl != cpl)"];
"1000362" [label="(ControlStructure,goto exception;)"];
"1000371" [label="(Identifier,dpl)"];
"1000513" [label="(Identifier,X86EMUL_CONTINUE)"];
"1000477" [label="(Call,(seg_desc.type & 0xc) != 0xc)"];
"1000324" [label="(ControlStructure,if (rpl != cpl || (seg_desc.type & 0xa) != 0x2 || dpl != cpl))"];
"1000547" [label="(Identifier,ctxt)"];
"1000327" [label="(Identifier,rpl)"];
"1000117" [label="(MethodParameterIn,struct x86_emulate_ctxt *ctxt)"];
"1000252" [label="(Call,seg == VCPU_SREG_TR)"];
"1000562" [label="(MethodReturn,static int)"];
"1000497" [label="(Block,)"];
"1000433" [label="(Call,ctxt->ops->cmpxchg_emulated(ctxt, desc_addr, &old_desc, &seg_desc,\n\t\t\t\t\t\t  sizeof(seg_desc), &ctxt->exception))"];
"1000195" [label="(Call,set_desc_limit(&seg_desc, 0xffff))"];
"1000325" [label="(Call,rpl != cpl || (seg_desc.type & 0xa) != 0x2 || dpl != cpl)"];
"1000358" [label="(ControlStructure,if (dpl > cpl))"];
"1000491" [label="(ControlStructure,goto exception;)"];
"1000510" [label="(ControlStructure,if (ret != X86EMUL_CONTINUE))"];
"1000503" [label="(Call,ret = write_segment_descriptor(ctxt, selector, &seg_desc))"];
"1000227" [label="(Call,seg == VCPU_SREG_CS\n\t     || (seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))\n\t     || seg == VCPU_SREG_TR)"];
"1000236" [label="(Call,ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl)"];
"1000373" [label="(ControlStructure,goto exception;)"];
"1000489" [label="(Identifier,cpl)"];
"1000399" [label="(Call,(selector & 0xfffc) | cpl)"];
"1000233" [label="(Call,seg == VCPU_SREG_SS)"];
"1000400" [label="(Call,selector & 0xfffc)"];
"1000515" [label="(Identifier,ret)"];
"1000369" [label="(Identifier,cpl)"];
"1000244" [label="(Identifier,cpl)"];
"1000330" [label="(Call,(seg_desc.type & 0xa) != 0x2)"];
"1000512" [label="(Identifier,ret)"];
"1000552" [label="(Identifier,seg)"];
"1000146" [label="(Call,base3 = 0)"];
"1000222" [label="(Call,selector & 3)"];
"1000192" [label="(Call,selector << 4)"];
"1000119" [label="(MethodParameterIn,int seg)"];
"1000507" [label="(Identifier,selector)"];
"1000338" [label="(Identifier,dpl)"];
"1000367" [label="(Call,rpl > cpl)"];
"1000526" [label="(Call,ctxt->ops->read_std(ctxt, desc_addr+8, &base3,\n\t\t\t\tsizeof(base3), &ctxt->exception))"];
"1000246" [label="(Identifier,seg)"];
"1000333" [label="(Identifier,seg_desc)"];
"1000274" [label="(Call,ret != X86EMUL_CONTINUE)"];
"1000488" [label="(Call,cpl > dpl)"];
"1000328" [label="(Identifier,cpl)"];
"1000508" [label="(Call,&seg_desc)"];
"1000326" [label="(Call,rpl != cpl)"];
"1000484" [label="(Call,rpl > dpl && cpl > dpl)"];
"1000487" [label="(Identifier,dpl)"];
"1000242" [label="(Call,rpl != cpl)"];
"1000404" [label="(ControlStructure,break;)"];
"1000162" [label="(Call,ctxt->ops->get_segment(ctxt, &dummy, &seg_desc, NULL, seg))"];
"1000468" [label="(Call,(seg_desc.type & 0xa) == 0x8 ||\n\t\t    (((seg_desc.type & 0xc) != 0xc) &&\n\t\t     (rpl > dpl && cpl > dpl)))"];
"1000486" [label="(Identifier,rpl)"];
"1000120" -> "1000116"  [label="AST: "];
"1000120" -> "1000562"  [label="DDG: cpl"];
"1000120" -> "1000242"  [label="DDG: cpl"];
"1000120" -> "1000326"  [label="DDG: cpl"];
"1000120" -> "1000337"  [label="DDG: cpl"];
"1000120" -> "1000359"  [label="DDG: cpl"];
"1000120" -> "1000367"  [label="DDG: cpl"];
"1000120" -> "1000370"  [label="DDG: cpl"];
"1000120" -> "1000399"  [label="DDG: cpl"];
"1000120" -> "1000488"  [label="DDG: cpl"];
"1000242" -> "1000236"  [label="AST: "];
"1000242" -> "1000244"  [label="CFG: "];
"1000243" -> "1000242"  [label="AST: "];
"1000244" -> "1000242"  [label="AST: "];
"1000236" -> "1000242"  [label="CFG: "];
"1000242" -> "1000562"  [label="DDG: cpl"];
"1000242" -> "1000562"  [label="DDG: rpl"];
"1000242" -> "1000236"  [label="DDG: rpl"];
"1000242" -> "1000236"  [label="DDG: cpl"];
"1000220" -> "1000242"  [label="DDG: rpl"];
"1000242" -> "1000326"  [label="DDG: rpl"];
"1000242" -> "1000326"  [label="DDG: cpl"];
"1000242" -> "1000359"  [label="DDG: cpl"];
"1000242" -> "1000367"  [label="DDG: rpl"];
"1000242" -> "1000367"  [label="DDG: cpl"];
"1000242" -> "1000485"  [label="DDG: rpl"];
"1000242" -> "1000488"  [label="DDG: cpl"];
"1000236" -> "1000232"  [label="AST: "];
"1000236" -> "1000237"  [label="CFG: "];
"1000237" -> "1000236"  [label="AST: "];
"1000232" -> "1000236"  [label="CFG: "];
"1000236" -> "1000562"  [label="DDG: ctxt->mode != X86EMUL_MODE_PROT64"];
"1000236" -> "1000562"  [label="DDG: rpl != cpl"];
"1000236" -> "1000232"  [label="DDG: ctxt->mode != X86EMUL_MODE_PROT64"];
"1000236" -> "1000232"  [label="DDG: rpl != cpl"];
"1000237" -> "1000236"  [label="DDG: ctxt->mode"];
"1000237" -> "1000236"  [label="DDG: X86EMUL_MODE_PROT64"];
"1000232" -> "1000231"  [label="AST: "];
"1000232" -> "1000233"  [label="CFG: "];
"1000233" -> "1000232"  [label="AST: "];
"1000246" -> "1000232"  [label="CFG: "];
"1000231" -> "1000232"  [label="CFG: "];
"1000232" -> "1000562"  [label="DDG: ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl"];
"1000232" -> "1000562"  [label="DDG: seg == VCPU_SREG_SS"];
"1000232" -> "1000231"  [label="DDG: seg == VCPU_SREG_SS"];
"1000232" -> "1000231"  [label="DDG: ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl"];
"1000233" -> "1000232"  [label="DDG: seg"];
"1000233" -> "1000232"  [label="DDG: VCPU_SREG_SS"];
"1000231" -> "1000227"  [label="AST: "];
"1000231" -> "1000245"  [label="CFG: "];
"1000245" -> "1000231"  [label="AST: "];
"1000227" -> "1000231"  [label="CFG: "];
"1000231" -> "1000562"  [label="DDG: seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl)"];
"1000231" -> "1000562"  [label="DDG: seg == VCPU_SREG_TR"];
"1000231" -> "1000227"  [label="DDG: seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl)"];
"1000231" -> "1000227"  [label="DDG: seg == VCPU_SREG_TR"];
"1000245" -> "1000231"  [label="DDG: seg"];
"1000245" -> "1000231"  [label="DDG: VCPU_SREG_TR"];
"1000227" -> "1000226"  [label="AST: "];
"1000227" -> "1000228"  [label="CFG: "];
"1000228" -> "1000227"  [label="AST: "];
"1000248" -> "1000227"  [label="CFG: "];
"1000226" -> "1000227"  [label="CFG: "];
"1000227" -> "1000562"  [label="DDG: seg == VCPU_SREG_CS"];
"1000227" -> "1000562"  [label="DDG: (seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))\n\t     || seg == VCPU_SREG_TR"];
"1000227" -> "1000226"  [label="DDG: seg == VCPU_SREG_CS"];
"1000227" -> "1000226"  [label="DDG: (seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))\n\t     || seg == VCPU_SREG_TR"];
"1000228" -> "1000227"  [label="DDG: seg"];
"1000228" -> "1000227"  [label="DDG: VCPU_SREG_CS"];
"1000226" -> "1000225"  [label="AST: "];
"1000226" -> "1000248"  [label="CFG: "];
"1000248" -> "1000226"  [label="AST: "];
"1000249" -> "1000226"  [label="CFG: "];
"1000253" -> "1000226"  [label="CFG: "];
"1000226" -> "1000562"  [label="DDG: null_selector"];
"1000226" -> "1000562"  [label="DDG: seg == VCPU_SREG_CS\n\t     || (seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))\n\t     || seg == VCPU_SREG_TR"];
"1000226" -> "1000562"  [label="DDG: (seg == VCPU_SREG_CS\n\t     || (seg == VCPU_SREG_SS\n\t\t && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl))\n\t     || seg == VCPU_SREG_TR)\n\t    && null_selector"];
"1000136" -> "1000226"  [label="DDG: null_selector"];
"1000326" -> "1000325"  [label="AST: "];
"1000326" -> "1000328"  [label="CFG: "];
"1000327" -> "1000326"  [label="AST: "];
"1000328" -> "1000326"  [label="AST: "];
"1000333" -> "1000326"  [label="CFG: "];
"1000325" -> "1000326"  [label="CFG: "];
"1000326" -> "1000562"  [label="DDG: cpl"];
"1000326" -> "1000562"  [label="DDG: rpl"];
"1000326" -> "1000325"  [label="DDG: rpl"];
"1000326" -> "1000325"  [label="DDG: cpl"];
"1000220" -> "1000326"  [label="DDG: rpl"];
"1000326" -> "1000337"  [label="DDG: cpl"];
"1000325" -> "1000324"  [label="AST: "];
"1000325" -> "1000329"  [label="CFG: "];
"1000329" -> "1000325"  [label="AST: "];
"1000340" -> "1000325"  [label="CFG: "];
"1000341" -> "1000325"  [label="CFG: "];
"1000325" -> "1000562"  [label="DDG: rpl != cpl"];
"1000325" -> "1000562"  [label="DDG: (seg_desc.type & 0xa) != 0x2 || dpl != cpl"];
"1000325" -> "1000562"  [label="DDG: rpl != cpl || (seg_desc.type & 0xa) != 0x2 || dpl != cpl"];
"1000329" -> "1000325"  [label="DDG: (seg_desc.type & 0xa) != 0x2"];
"1000329" -> "1000325"  [label="DDG: dpl != cpl"];
"1000337" -> "1000329"  [label="AST: "];
"1000337" -> "1000339"  [label="CFG: "];
"1000338" -> "1000337"  [label="AST: "];
"1000339" -> "1000337"  [label="AST: "];
"1000329" -> "1000337"  [label="CFG: "];
"1000337" -> "1000562"  [label="DDG: cpl"];
"1000337" -> "1000562"  [label="DDG: dpl"];
"1000337" -> "1000329"  [label="DDG: dpl"];
"1000337" -> "1000329"  [label="DDG: cpl"];
"1000315" -> "1000337"  [label="DDG: dpl"];
"1000329" -> "1000330"  [label="CFG: "];
"1000330" -> "1000329"  [label="AST: "];
"1000329" -> "1000562"  [label="DDG: (seg_desc.type & 0xa) != 0x2"];
"1000329" -> "1000562"  [label="DDG: dpl != cpl"];
"1000330" -> "1000329"  [label="DDG: seg_desc.type & 0xa"];
"1000330" -> "1000329"  [label="DDG: 0x2"];
"1000359" -> "1000358"  [label="AST: "];
"1000359" -> "1000361"  [label="CFG: "];
"1000360" -> "1000359"  [label="AST: "];
"1000361" -> "1000359"  [label="AST: "];
"1000362" -> "1000359"  [label="CFG: "];
"1000377" -> "1000359"  [label="CFG: "];
"1000359" -> "1000562"  [label="DDG: cpl"];
"1000359" -> "1000562"  [label="DDG: dpl"];
"1000359" -> "1000562"  [label="DDG: dpl > cpl"];
"1000315" -> "1000359"  [label="DDG: dpl"];
"1000359" -> "1000399"  [label="DDG: cpl"];
"1000399" -> "1000397"  [label="AST: "];
"1000399" -> "1000403"  [label="CFG: "];
"1000400" -> "1000399"  [label="AST: "];
"1000403" -> "1000399"  [label="AST: "];
"1000397" -> "1000399"  [label="CFG: "];
"1000399" -> "1000562"  [label="DDG: cpl"];
"1000399" -> "1000562"  [label="DDG: selector & 0xfffc"];
"1000399" -> "1000397"  [label="DDG: selector & 0xfffc"];
"1000399" -> "1000397"  [label="DDG: cpl"];
"1000400" -> "1000399"  [label="DDG: selector"];
"1000400" -> "1000399"  [label="DDG: 0xfffc"];
"1000367" -> "1000399"  [label="DDG: cpl"];
"1000370" -> "1000399"  [label="DDG: cpl"];
"1000397" -> "1000322"  [label="AST: "];
"1000398" -> "1000397"  [label="AST: "];
"1000404" -> "1000397"  [label="CFG: "];
"1000397" -> "1000562"  [label="DDG: selector"];
"1000397" -> "1000562"  [label="DDG: (selector & 0xfffc) | cpl"];
"1000118" -> "1000397"  [label="DDG: selector"];
"1000397" -> "1000505"  [label="DDG: selector"];
"1000397" -> "1000546"  [label="DDG: selector"];
"1000505" -> "1000503"  [label="AST: "];
"1000505" -> "1000508"  [label="CFG: "];
"1000506" -> "1000505"  [label="AST: "];
"1000507" -> "1000505"  [label="AST: "];
"1000508" -> "1000505"  [label="AST: "];
"1000503" -> "1000505"  [label="CFG: "];
"1000505" -> "1000562"  [label="DDG: ctxt"];
"1000505" -> "1000562"  [label="DDG: selector"];
"1000505" -> "1000562"  [label="DDG: &seg_desc"];
"1000505" -> "1000503"  [label="DDG: ctxt"];
"1000505" -> "1000503"  [label="DDG: selector"];
"1000505" -> "1000503"  [label="DDG: &seg_desc"];
"1000433" -> "1000505"  [label="DDG: ctxt"];
"1000433" -> "1000505"  [label="DDG: &seg_desc"];
"1000266" -> "1000505"  [label="DDG: ctxt"];
"1000266" -> "1000505"  [label="DDG: &seg_desc"];
"1000387" -> "1000505"  [label="DDG: ctxt"];
"1000117" -> "1000505"  [label="DDG: ctxt"];
"1000281" -> "1000505"  [label="DDG: selector"];
"1000118" -> "1000505"  [label="DDG: selector"];
"1000505" -> "1000546"  [label="DDG: ctxt"];
"1000505" -> "1000546"  [label="DDG: selector"];
"1000505" -> "1000546"  [label="DDG: &seg_desc"];
"1000503" -> "1000497"  [label="AST: "];
"1000504" -> "1000503"  [label="AST: "];
"1000512" -> "1000503"  [label="CFG: "];
"1000503" -> "1000562"  [label="DDG: write_segment_descriptor(ctxt, selector, &seg_desc)"];
"1000503" -> "1000511"  [label="DDG: ret"];
"1000511" -> "1000510"  [label="AST: "];
"1000511" -> "1000513"  [label="CFG: "];
"1000512" -> "1000511"  [label="AST: "];
"1000513" -> "1000511"  [label="AST: "];
"1000515" -> "1000511"  [label="CFG: "];
"1000545" -> "1000511"  [label="CFG: "];
"1000511" -> "1000562"  [label="DDG: X86EMUL_CONTINUE"];
"1000511" -> "1000562"  [label="DDG: ret != X86EMUL_CONTINUE"];
"1000511" -> "1000562"  [label="DDG: ret"];
"1000447" -> "1000511"  [label="DDG: X86EMUL_CONTINUE"];
"1000274" -> "1000511"  [label="DDG: X86EMUL_CONTINUE"];
"1000511" -> "1000514"  [label="DDG: ret"];
"1000511" -> "1000553"  [label="DDG: X86EMUL_CONTINUE"];
"1000514" -> "1000510"  [label="AST: "];
"1000514" -> "1000515"  [label="CFG: "];
"1000515" -> "1000514"  [label="AST: "];
"1000562" -> "1000514"  [label="CFG: "];
"1000514" -> "1000562"  [label="DDG: <RET>"];
"1000515" -> "1000514"  [label="DDG: ret"];
"1000553" -> "1000122"  [label="AST: "];
"1000553" -> "1000554"  [label="CFG: "];
"1000554" -> "1000553"  [label="AST: "];
"1000562" -> "1000553"  [label="CFG: "];
"1000553" -> "1000562"  [label="DDG: <RET>"];
"1000554" -> "1000553"  [label="DDG: X86EMUL_CONTINUE"];
"1000447" -> "1000553"  [label="DDG: X86EMUL_CONTINUE"];
"1000540" -> "1000553"  [label="DDG: X86EMUL_CONTINUE"];
"1000274" -> "1000553"  [label="DDG: X86EMUL_CONTINUE"];
"1000546" -> "1000122"  [label="AST: "];
"1000546" -> "1000552"  [label="CFG: "];
"1000547" -> "1000546"  [label="AST: "];
"1000548" -> "1000546"  [label="AST: "];
"1000549" -> "1000546"  [label="AST: "];
"1000551" -> "1000546"  [label="AST: "];
"1000552" -> "1000546"  [label="AST: "];
"1000554" -> "1000546"  [label="CFG: "];
"1000546" -> "1000562"  [label="DDG: selector"];
"1000546" -> "1000562"  [label="DDG: ctxt->ops->set_segment(ctxt, selector, &seg_desc, base3, seg)"];
"1000546" -> "1000562"  [label="DDG: base3"];
"1000546" -> "1000562"  [label="DDG: ctxt"];
"1000546" -> "1000562"  [label="DDG: &seg_desc"];
"1000546" -> "1000562"  [label="DDG: seg"];
"1000433" -> "1000546"  [label="DDG: ctxt"];
"1000433" -> "1000546"  [label="DDG: &seg_desc"];
"1000266" -> "1000546"  [label="DDG: ctxt"];
"1000266" -> "1000546"  [label="DDG: &seg_desc"];
"1000387" -> "1000546"  [label="DDG: ctxt"];
"1000526" -> "1000546"  [label="DDG: ctxt"];
"1000162" -> "1000546"  [label="DDG: ctxt"];
"1000162" -> "1000546"  [label="DDG: seg"];
"1000117" -> "1000546"  [label="DDG: ctxt"];
"1000192" -> "1000546"  [label="DDG: selector"];
"1000255" -> "1000546"  [label="DDG: selector"];
"1000173" -> "1000546"  [label="DDG: selector"];
"1000222" -> "1000546"  [label="DDG: selector"];
"1000281" -> "1000546"  [label="DDG: selector"];
"1000118" -> "1000546"  [label="DDG: selector"];
"1000170" -> "1000546"  [label="DDG: &seg_desc"];
"1000149" -> "1000546"  [label="DDG: &seg_desc"];
"1000195" -> "1000546"  [label="DDG: &seg_desc"];
"1000146" -> "1000546"  [label="DDG: base3"];
"1000292" -> "1000546"  [label="DDG: seg"];
"1000180" -> "1000546"  [label="DDG: seg"];
"1000252" -> "1000546"  [label="DDG: seg"];
"1000119" -> "1000546"  [label="DDG: seg"];
"1000367" -> "1000366"  [label="AST: "];
"1000367" -> "1000369"  [label="CFG: "];
"1000368" -> "1000367"  [label="AST: "];
"1000369" -> "1000367"  [label="AST: "];
"1000371" -> "1000367"  [label="CFG: "];
"1000366" -> "1000367"  [label="CFG: "];
"1000367" -> "1000562"  [label="DDG: cpl"];
"1000367" -> "1000562"  [label="DDG: rpl"];
"1000367" -> "1000366"  [label="DDG: rpl"];
"1000367" -> "1000366"  [label="DDG: cpl"];
"1000220" -> "1000367"  [label="DDG: rpl"];
"1000367" -> "1000370"  [label="DDG: cpl"];
"1000366" -> "1000365"  [label="AST: "];
"1000366" -> "1000370"  [label="CFG: "];
"1000370" -> "1000366"  [label="AST: "];
"1000373" -> "1000366"  [label="CFG: "];
"1000377" -> "1000366"  [label="CFG: "];
"1000366" -> "1000562"  [label="DDG: dpl != cpl"];
"1000366" -> "1000562"  [label="DDG: rpl > cpl"];
"1000366" -> "1000562"  [label="DDG: rpl > cpl || dpl != cpl"];
"1000370" -> "1000366"  [label="DDG: dpl"];
"1000370" -> "1000366"  [label="DDG: cpl"];
"1000370" -> "1000372"  [label="CFG: "];
"1000371" -> "1000370"  [label="AST: "];
"1000372" -> "1000370"  [label="AST: "];
"1000370" -> "1000562"  [label="DDG: cpl"];
"1000370" -> "1000562"  [label="DDG: dpl"];
"1000315" -> "1000370"  [label="DDG: dpl"];
"1000485" -> "1000484"  [label="AST: "];
"1000485" -> "1000487"  [label="CFG: "];
"1000486" -> "1000485"  [label="AST: "];
"1000487" -> "1000485"  [label="AST: "];
"1000489" -> "1000485"  [label="CFG: "];
"1000484" -> "1000485"  [label="CFG: "];
"1000485" -> "1000562"  [label="DDG: rpl"];
"1000485" -> "1000562"  [label="DDG: dpl"];
"1000485" -> "1000484"  [label="DDG: rpl"];
"1000485" -> "1000484"  [label="DDG: dpl"];
"1000220" -> "1000485"  [label="DDG: rpl"];
"1000315" -> "1000485"  [label="DDG: dpl"];
"1000485" -> "1000488"  [label="DDG: dpl"];
"1000484" -> "1000476"  [label="AST: "];
"1000484" -> "1000488"  [label="CFG: "];
"1000488" -> "1000484"  [label="AST: "];
"1000476" -> "1000484"  [label="CFG: "];
"1000484" -> "1000562"  [label="DDG: cpl > dpl"];
"1000484" -> "1000562"  [label="DDG: rpl > dpl"];
"1000484" -> "1000476"  [label="DDG: rpl > dpl"];
"1000484" -> "1000476"  [label="DDG: cpl > dpl"];
"1000488" -> "1000484"  [label="DDG: cpl"];
"1000488" -> "1000484"  [label="DDG: dpl"];
"1000476" -> "1000468"  [label="AST: "];
"1000476" -> "1000477"  [label="CFG: "];
"1000477" -> "1000476"  [label="AST: "];
"1000468" -> "1000476"  [label="CFG: "];
"1000476" -> "1000562"  [label="DDG: (seg_desc.type & 0xc) != 0xc"];
"1000476" -> "1000562"  [label="DDG: rpl > dpl && cpl > dpl"];
"1000476" -> "1000468"  [label="DDG: (seg_desc.type & 0xc) != 0xc"];
"1000476" -> "1000468"  [label="DDG: rpl > dpl && cpl > dpl"];
"1000477" -> "1000476"  [label="DDG: seg_desc.type & 0xc"];
"1000477" -> "1000476"  [label="DDG: 0xc"];
"1000468" -> "1000467"  [label="AST: "];
"1000468" -> "1000469"  [label="CFG: "];
"1000469" -> "1000468"  [label="AST: "];
"1000491" -> "1000468"  [label="CFG: "];
"1000492" -> "1000468"  [label="CFG: "];
"1000468" -> "1000562"  [label="DDG: (seg_desc.type & 0xa) == 0x8 ||\n\t\t    (((seg_desc.type & 0xc) != 0xc) &&\n\t\t     (rpl > dpl && cpl > dpl))"];
"1000468" -> "1000562"  [label="DDG: ((seg_desc.type & 0xc) != 0xc) &&\n\t\t     (rpl > dpl && cpl > dpl)"];
"1000468" -> "1000562"  [label="DDG: (seg_desc.type & 0xa) == 0x8"];
"1000469" -> "1000468"  [label="DDG: seg_desc.type & 0xa"];
"1000469" -> "1000468"  [label="DDG: 0x8"];
"1000488" -> "1000490"  [label="CFG: "];
"1000489" -> "1000488"  [label="AST: "];
"1000490" -> "1000488"  [label="AST: "];
"1000488" -> "1000562"  [label="DDG: cpl"];
"1000488" -> "1000562"  [label="DDG: dpl"];
}
