<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="../BRAM_TEST.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="../ipcore_dir/coregen.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="TESTRAM_tb.fdo"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="compxlib.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1449206285" xil_pn:name="TRANEXT_compLibraries2_virtex5" xil_pn:prop_ck="-5606215418195643930" xil_pn:start_ts="1449205846">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="compxlib.log"/>
    </transform>
    <transform xil_pn:end_ts="1449204994" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1449204994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449207241" xil_pn:in_ck="1988433080725471493" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1449207241">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../TESTRAM_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1449205825" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7269286837592591509" xil_pn:start_ts="1449205825">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449205825" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7851634311696896359" xil_pn:start_ts="1449205825">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1449204994" xil_pn:in_ck="3940856804929783655" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4467279577454539277" xil_pn:start_ts="1449204994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../ipcore_dir/TESTRAM.ngc"/>
      <outfile xil_pn:name="../ipcore_dir/TESTRAM.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1449207241" xil_pn:in_ck="1714290586375625284" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1449207241">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../TESTRAM_tb.vhd"/>
      <outfile xil_pn:name="../ipcore_dir/TESTRAM.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1449207279" xil_pn:in_ck="1714290586375625284" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="-7061747846322568030" xil_pn:start_ts="1449207278">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TESTRAM_tb.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
