#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar 29 21:02:17 2024
# Process ID: 37248
# Current directory: D:/NEW/TYUT/FPGA/Code/3_Test/ch15_acz7015_ram_ip
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33684 D:\NEW\TYUT\FPGA\Code\3_Test\ch15_acz7015_ram_ip\ram_ip.xpr
# Log file: D:/NEW/TYUT/FPGA/Code/3_Test/ch15_acz7015_ram_ip/vivado.log
# Journal file: D:/NEW/TYUT/FPGA/Code/3_Test/ch15_acz7015_ram_ip\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/NEW/TYUT/FPGA/Code/3_Test/ch15_acz7015_ram_ip/ram_ip.xpr
update_compile_order -fileset sources_1
