;redcode
;assert 1
	SPL 0, <-702
	CMP -207, <-122
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD @-127, 100
	ADD -130, 9
	ADD @-127, 100
	JMZ 55, <702
	ADD -190, 9
	SUB @127, 106
	JMN 21, 0
	SPL @300, 90
	SUB #0, 20
	JMN 21, 0
	MOV -7, <-20
	MOV -7, <-20
	JMN @72, #220
	CMP <0, @2
	SPL 201, @0
	SPL 201, @0
	JMN @12, #205
	SPL 0, #-702
	JMN <-127, 100
	JMP 12, #10
	SUB 210, 31
	SPL <92, <10
	JMN <127, 106
	SUB @0, 90
	ADD @-127, 100
	JMN 210, 30
	SUB 201, <0
	SUB #0, 20
	SUB #0, 20
	SUB -207, <-122
	JMZ 0, <-702
	SPL 0, 20
	SPL 0, 20
	ADD -100, 9
	DAT #0, #-702
	SPL 0, 20
	SUB @0, 90
	SUB 12, 0
	SUB 12, 0
	SUB 12, 0
	JMN <92, <10
	SPL <92, <10
	SPL <92, <10
	CMP -207, <-132
	CMP -207, <-132
	MOV -1, <-20
	SUB @92, @10
