# ğŸš€ 5-Stage Pipelined RISC-V Processor

## ğŸ“Œ Project Overview
This repository contains the RTL design and simulation of a 5-stage pipelined 32-bit **RISC-V** processor.  
The processor implements a subset of the **RV32I** instruction set and follows the classic pipeline architecture:

- **Instruction Fetch (IF)**
- **Instruction Decode (ID)**
- **Execute (EX)**
- **Memory Access (MEM)**
- **Write Back (WB)**

The design includes:
- **Data forwarding** to reduce stalls
- **Stalling logic** for load-use hazard resolution
- **Flushing logic** for control hazard resolution on taken branches

---

## ğŸ› ï¸ Technologies Used
- âœ… Verilog HDL  
- âœ… Icarus Verilog (simulation)  
- âœ… GTKWave (waveform visualization)  
- âœ… VS Code (development)  

---

## ğŸ§® Supported Instruction Types
- âœ… **R-Type**
- âœ… **I-Type**
- âœ… **S-Type**
- âœ… **B-Type** (includes BEQ)

---

## ğŸ§  Arithmetic and Logical Operations Supported
- âœ… **Addition** (`ADD`, `ADDI`)
- âœ… **Subtraction** (`SUB`)
- âœ… **Bitwise AND** (`AND`)
- âœ… **Bitwise OR** (`OR`)
- âœ… **Set Less Than** (`SLT`)

---

## ğŸ“¦ Pipeline Stage Details

### ğŸŸ¦ Instruction Fetch (IF)
- Fetches instructions using the Program Counter (PC).
- **PC source mux** selects `PC+4` or **branch target** on taken branch.
- **Flush logic** injects a bubble into IF/ID when a branch is taken.
- **Stall signal** freezes PC update during load-use hazards.

### ğŸŸ© Instruction Decode (ID)
- Decodes opcode/fields, reads operands from the register file.
- **Immediate Generator** supports I-type (`ADDI`) and B-type (`BEQ`) encodings.
- Generates control signals for EX/MEM/WB.
- **Hazard Detection Unit** checks for load-use hazards and triggers stall if needed.

### ğŸŸ¨ Execute (EX)
- ALU performs arithmetic/logic and branch compare for `BEQ`.
- **Branch Unit** computes `target = PC + immB` and checks `(rs1 == rs2)`.
- On **taken BEQ**, asserts **flush** to squash IF/ID and redirect PC.
- Forwarding logic bypasses data from later pipeline stages.

### ğŸŸ§ Memory Access (MEM)
- Performs memory reads/writes for load/store (if implemented).
- Simple synchronous interface.

### ğŸŸ¥ Write Back (WB)
- Writes ALU or memory result back to the destination register.

---

## âš ï¸ Hazard Handling
- âœ… **Data Hazards**:  
  - **Forwarding** from EX/MEM and MEM/WB to EX to avoid stalls in most cases.  
  - **Stalling** for load-use hazards when forwarding cannot resolve dependency.  
- âœ… **Control Hazards**:  
  - `BEQ` resolved in EX; on taken branch, **IF/ID is flushed** (single-bubble penalty).  
  - Non-taken branches proceed with no flush penalty.

---

## ğŸš€ Recent Additions
- â• `ADDI` (I-type) support via ALU operand mux (reg vs. imm)
- ğŸ” `BEQ` (B-type) support with **flush on taken branch**
- ğŸ§¹ **Flushing logic**: clears IF/ID (and optionally ID/EX if squashing two stages) when branch is taken
- â¸ **Stalling logic**: hazard detection unit prevents PC and IF/ID updates during load-use hazards

---

## ğŸ”— References
- Patterson, D. A., & Hennessy, J. L. (2017). *Computer Organization and Design RISC-V Edition: The Hardware Software Interface*. Morgan Kaufmann.  
- [RISC-V ISA Manual (Volume I: User-Level ISA)](https://riscv.org/technical/specifications/)  
- [RISC-V Wikipedia](https://en.wikipedia.org/wiki/RISC-V)
