INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stuff/Documents/Projects/FPGA/seg7/seg7.srcs/sources_1/new/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stuff/Documents/Projects/FPGA/seg7/seg7.srcs/sim_1/new/seg7_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7_sim
