

================================================================
== Vitis HLS Report for 'Attention_layer_Pipeline_l_gemm_i10_l_j10'
================================================================
* Date:           Sun Sep  3 07:03:41 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      154|      154|  1.540 us|  1.540 us|  154|  154|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_gemm_i10_l_j10  |      152|      152|        10|          1|          1|   144|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.64>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j10 = alloca i32 1"   --->   Operation 13 'alloca' 'j10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i10 = alloca i32 1"   --->   Operation 14 'alloca' 'i10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten70 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten70"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i10"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %j10"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %l_S_k_4_k1"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten70_load = load i8 %indvar_flatten70" [kernel.cpp:230]   --->   Operation 20 'load' 'indvar_flatten70_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.55ns)   --->   "%icmp_ln230 = icmp_eq  i8 %indvar_flatten70_load, i8 144" [kernel.cpp:230]   --->   Operation 22 'icmp' 'icmp_ln230' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.91ns)   --->   "%add_ln230_1 = add i8 %indvar_flatten70_load, i8 1" [kernel.cpp:230]   --->   Operation 23 'add' 'add_ln230_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln230 = br i1 %icmp_ln230, void %for.inc251, void %l_j11.preheader.exitStub" [kernel.cpp:230]   --->   Operation 24 'br' 'br_ln230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j10_load = load i4 %j10" [kernel.cpp:231]   --->   Operation 25 'load' 'j10_load' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i10_load = load i4 %i10" [kernel.cpp:230]   --->   Operation 26 'load' 'i10_load' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.73ns)   --->   "%add_ln230 = add i4 %i10_load, i4 1" [kernel.cpp:230]   --->   Operation 27 'add' 'add_ln230' <Predicate = (!icmp_ln230)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.30ns)   --->   "%icmp_ln231 = icmp_eq  i4 %j10_load, i4 12" [kernel.cpp:231]   --->   Operation 28 'icmp' 'icmp_ln231' <Predicate = (!icmp_ln230)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.02ns)   --->   "%select_ln230 = select i1 %icmp_ln231, i4 0, i4 %j10_load" [kernel.cpp:230]   --->   Operation 29 'select' 'select_ln230' <Predicate = (!icmp_ln230)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.02ns)   --->   "%select_ln230_2 = select i1 %icmp_ln231, i4 %add_ln230, i4 %i10_load" [kernel.cpp:230]   --->   Operation 30 'select' 'select_ln230_2' <Predicate = (!icmp_ln230)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln230 = zext i4 %select_ln230_2" [kernel.cpp:230]   --->   Operation 31 'zext' 'zext_ln230' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%q_Q_h_V_62_addr = getelementptr i12 %q_Q_h_V_62, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 32 'getelementptr' 'q_Q_h_V_62_addr' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (2.32ns)   --->   "%q_Q_h_V_62_load = load i4 %q_Q_h_V_62_addr" [kernel.cpp:230]   --->   Operation 33 'load' 'q_Q_h_V_62_load' <Predicate = (!icmp_ln230)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%j10_cast = zext i4 %select_ln230" [kernel.cpp:230]   --->   Operation 34 'zext' 'j10_cast' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%q_K_h_V_62_addr = getelementptr i12 %q_K_h_V_62, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 35 'getelementptr' 'q_K_h_V_62_addr' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (2.32ns)   --->   "%q_K_h_V_62_load = load i4 %q_K_h_V_62_addr" [kernel.cpp:234]   --->   Operation 36 'load' 'q_K_h_V_62_load' <Predicate = (!icmp_ln230)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_1 : Operation 37 [1/1] (1.73ns)   --->   "%add_ln231 = add i4 %select_ln230, i4 1" [kernel.cpp:231]   --->   Operation 37 'add' 'add_ln231' <Predicate = (!icmp_ln230)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln231 = store i8 %add_ln230_1, i8 %indvar_flatten70" [kernel.cpp:231]   --->   Operation 38 'store' 'store_ln231' <Predicate = (!icmp_ln230)> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln231 = store i4 %select_ln230_2, i4 %i10" [kernel.cpp:231]   --->   Operation 39 'store' 'store_ln231' <Predicate = (!icmp_ln230)> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln231 = store i4 %add_ln231, i4 %j10" [kernel.cpp:231]   --->   Operation 40 'store' 'store_ln231' <Predicate = (!icmp_ln230)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.92>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln230_2, i4 0" [kernel.cpp:230]   --->   Operation 41 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %select_ln230_2, i2 0" [kernel.cpp:230]   --->   Operation 42 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_shl12 = zext i6 %tmp" [kernel.cpp:230]   --->   Operation 43 'zext' 'p_shl12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_434 = sub i8 %p_shl, i8 %p_shl12" [kernel.cpp:230]   --->   Operation 44 'sub' 'empty_434' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%q_Q_h_V_1_addr = getelementptr i12 %q_Q_h_V_1, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 45 'getelementptr' 'q_Q_h_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (2.32ns)   --->   "%q_Q_h_V_1_load = load i4 %q_Q_h_V_1_addr" [kernel.cpp:230]   --->   Operation 46 'load' 'q_Q_h_V_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%q_Q_h_V_3_addr = getelementptr i12 %q_Q_h_V_3, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 47 'getelementptr' 'q_Q_h_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (2.32ns)   --->   "%q_Q_h_V_3_load = load i4 %q_Q_h_V_3_addr" [kernel.cpp:230]   --->   Operation 48 'load' 'q_Q_h_V_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%q_Q_h_V_5_addr = getelementptr i12 %q_Q_h_V_5, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 49 'getelementptr' 'q_Q_h_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (2.32ns)   --->   "%q_Q_h_V_5_load = load i4 %q_Q_h_V_5_addr" [kernel.cpp:230]   --->   Operation 50 'load' 'q_Q_h_V_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%q_Q_h_V_7_addr = getelementptr i12 %q_Q_h_V_7, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 51 'getelementptr' 'q_Q_h_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (2.32ns)   --->   "%q_Q_h_V_7_load = load i4 %q_Q_h_V_7_addr" [kernel.cpp:230]   --->   Operation 52 'load' 'q_Q_h_V_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%q_Q_h_V_9_addr = getelementptr i12 %q_Q_h_V_9, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 53 'getelementptr' 'q_Q_h_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (2.32ns)   --->   "%q_Q_h_V_9_load = load i4 %q_Q_h_V_9_addr" [kernel.cpp:230]   --->   Operation 54 'load' 'q_Q_h_V_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%q_Q_h_V_11_addr = getelementptr i12 %q_Q_h_V_11, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 55 'getelementptr' 'q_Q_h_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (2.32ns)   --->   "%q_Q_h_V_11_load = load i4 %q_Q_h_V_11_addr" [kernel.cpp:230]   --->   Operation 56 'load' 'q_Q_h_V_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%q_Q_h_V_13_addr = getelementptr i12 %q_Q_h_V_13, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 57 'getelementptr' 'q_Q_h_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (2.32ns)   --->   "%q_Q_h_V_13_load = load i4 %q_Q_h_V_13_addr" [kernel.cpp:230]   --->   Operation 58 'load' 'q_Q_h_V_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%q_Q_h_V_31_addr = getelementptr i12 %q_Q_h_V_31, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 59 'getelementptr' 'q_Q_h_V_31_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [2/2] (2.32ns)   --->   "%q_Q_h_V_31_load = load i4 %q_Q_h_V_31_addr" [kernel.cpp:230]   --->   Operation 60 'load' 'q_Q_h_V_31_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%q_Q_h_V_33_addr = getelementptr i12 %q_Q_h_V_33, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 61 'getelementptr' 'q_Q_h_V_33_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (2.32ns)   --->   "%q_Q_h_V_33_load = load i4 %q_Q_h_V_33_addr" [kernel.cpp:230]   --->   Operation 62 'load' 'q_Q_h_V_33_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%q_Q_h_V_35_addr = getelementptr i12 %q_Q_h_V_35, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 63 'getelementptr' 'q_Q_h_V_35_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [2/2] (2.32ns)   --->   "%q_Q_h_V_35_load = load i4 %q_Q_h_V_35_addr" [kernel.cpp:230]   --->   Operation 64 'load' 'q_Q_h_V_35_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%q_Q_h_V_37_addr = getelementptr i12 %q_Q_h_V_37, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 65 'getelementptr' 'q_Q_h_V_37_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (2.32ns)   --->   "%q_Q_h_V_37_load = load i4 %q_Q_h_V_37_addr" [kernel.cpp:230]   --->   Operation 66 'load' 'q_Q_h_V_37_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%q_Q_h_V_39_addr = getelementptr i12 %q_Q_h_V_39, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 67 'getelementptr' 'q_Q_h_V_39_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (2.32ns)   --->   "%q_Q_h_V_39_load = load i4 %q_Q_h_V_39_addr" [kernel.cpp:230]   --->   Operation 68 'load' 'q_Q_h_V_39_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%q_Q_h_V_41_addr = getelementptr i12 %q_Q_h_V_41, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 69 'getelementptr' 'q_Q_h_V_41_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (2.32ns)   --->   "%q_Q_h_V_41_load = load i4 %q_Q_h_V_41_addr" [kernel.cpp:230]   --->   Operation 70 'load' 'q_Q_h_V_41_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%q_Q_h_V_43_addr = getelementptr i12 %q_Q_h_V_43, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 71 'getelementptr' 'q_Q_h_V_43_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (2.32ns)   --->   "%q_Q_h_V_43_load = load i4 %q_Q_h_V_43_addr" [kernel.cpp:230]   --->   Operation 72 'load' 'q_Q_h_V_43_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%q_Q_h_V_45_addr = getelementptr i12 %q_Q_h_V_45, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 73 'getelementptr' 'q_Q_h_V_45_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (2.32ns)   --->   "%q_Q_h_V_45_load = load i4 %q_Q_h_V_45_addr" [kernel.cpp:230]   --->   Operation 74 'load' 'q_Q_h_V_45_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%q_Q_h_V_47_addr = getelementptr i12 %q_Q_h_V_47, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 75 'getelementptr' 'q_Q_h_V_47_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [2/2] (2.32ns)   --->   "%q_Q_h_V_47_load = load i4 %q_Q_h_V_47_addr" [kernel.cpp:230]   --->   Operation 76 'load' 'q_Q_h_V_47_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%q_Q_h_V_49_addr = getelementptr i12 %q_Q_h_V_49, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 77 'getelementptr' 'q_Q_h_V_49_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [2/2] (2.32ns)   --->   "%q_Q_h_V_49_load = load i4 %q_Q_h_V_49_addr" [kernel.cpp:230]   --->   Operation 78 'load' 'q_Q_h_V_49_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%q_Q_h_V_51_addr = getelementptr i12 %q_Q_h_V_51, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 79 'getelementptr' 'q_Q_h_V_51_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [2/2] (2.32ns)   --->   "%q_Q_h_V_51_load = load i4 %q_Q_h_V_51_addr" [kernel.cpp:230]   --->   Operation 80 'load' 'q_Q_h_V_51_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%q_Q_h_V_53_addr = getelementptr i12 %q_Q_h_V_53, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 81 'getelementptr' 'q_Q_h_V_53_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [2/2] (2.32ns)   --->   "%q_Q_h_V_53_load = load i4 %q_Q_h_V_53_addr" [kernel.cpp:230]   --->   Operation 82 'load' 'q_Q_h_V_53_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%q_Q_h_V_55_addr = getelementptr i12 %q_Q_h_V_55, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 83 'getelementptr' 'q_Q_h_V_55_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [2/2] (2.32ns)   --->   "%q_Q_h_V_55_load = load i4 %q_Q_h_V_55_addr" [kernel.cpp:230]   --->   Operation 84 'load' 'q_Q_h_V_55_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%q_Q_h_V_57_addr = getelementptr i12 %q_Q_h_V_57, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 85 'getelementptr' 'q_Q_h_V_57_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [2/2] (2.32ns)   --->   "%q_Q_h_V_57_load = load i4 %q_Q_h_V_57_addr" [kernel.cpp:230]   --->   Operation 86 'load' 'q_Q_h_V_57_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%q_Q_h_V_59_addr = getelementptr i12 %q_Q_h_V_59, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 87 'getelementptr' 'q_Q_h_V_59_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [2/2] (2.32ns)   --->   "%q_Q_h_V_59_load = load i4 %q_Q_h_V_59_addr" [kernel.cpp:230]   --->   Operation 88 'load' 'q_Q_h_V_59_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 89 [1/2] (2.32ns)   --->   "%q_Q_h_V_62_load = load i4 %q_Q_h_V_62_addr" [kernel.cpp:230]   --->   Operation 89 'load' 'q_Q_h_V_62_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln230_62 = sext i12 %q_Q_h_V_62_load" [kernel.cpp:230]   --->   Operation 90 'sext' 'sext_ln230_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%q_Q_h_V_63_addr = getelementptr i12 %q_Q_h_V_63, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 91 'getelementptr' 'q_Q_h_V_63_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [2/2] (2.32ns)   --->   "%q_Q_h_V_63_load = load i4 %q_Q_h_V_63_addr" [kernel.cpp:230]   --->   Operation 92 'load' 'q_Q_h_V_63_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%select_ln230_cast = zext i4 %select_ln230" [kernel.cpp:230]   --->   Operation 93 'zext' 'select_ln230_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%empty_435 = add i8 %empty_434, i8 %select_ln230_cast" [kernel.cpp:230]   --->   Operation 94 'add' 'empty_435' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%p_cast = zext i8 %empty_435" [kernel.cpp:230]   --->   Operation 95 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%q_outp1_addr_1 = getelementptr i32 %q_outp1, i64 0, i64 %p_cast" [kernel.cpp:230]   --->   Operation 96 'getelementptr' 'q_outp1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [2/2] (3.25ns)   --->   "%q_outp1_load = load i8 %q_outp1_addr_1" [kernel.cpp:238]   --->   Operation 97 'load' 'q_outp1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 144> <RAM>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%q_K_h_V_1_addr = getelementptr i12 %q_K_h_V_1, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 98 'getelementptr' 'q_K_h_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [2/2] (2.32ns)   --->   "%q_K_h_V_1_load = load i4 %q_K_h_V_1_addr" [kernel.cpp:234]   --->   Operation 99 'load' 'q_K_h_V_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%q_K_h_V_3_addr = getelementptr i12 %q_K_h_V_3, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 100 'getelementptr' 'q_K_h_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [2/2] (2.32ns)   --->   "%q_K_h_V_3_load = load i4 %q_K_h_V_3_addr" [kernel.cpp:234]   --->   Operation 101 'load' 'q_K_h_V_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%q_K_h_V_5_addr = getelementptr i12 %q_K_h_V_5, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 102 'getelementptr' 'q_K_h_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [2/2] (2.32ns)   --->   "%q_K_h_V_5_load = load i4 %q_K_h_V_5_addr" [kernel.cpp:234]   --->   Operation 103 'load' 'q_K_h_V_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%q_K_h_V_7_addr = getelementptr i12 %q_K_h_V_7, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 104 'getelementptr' 'q_K_h_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [2/2] (2.32ns)   --->   "%q_K_h_V_7_load = load i4 %q_K_h_V_7_addr" [kernel.cpp:234]   --->   Operation 105 'load' 'q_K_h_V_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%q_K_h_V_9_addr = getelementptr i12 %q_K_h_V_9, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 106 'getelementptr' 'q_K_h_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [2/2] (2.32ns)   --->   "%q_K_h_V_9_load = load i4 %q_K_h_V_9_addr" [kernel.cpp:234]   --->   Operation 107 'load' 'q_K_h_V_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%q_K_h_V_11_addr = getelementptr i12 %q_K_h_V_11, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 108 'getelementptr' 'q_K_h_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [2/2] (2.32ns)   --->   "%q_K_h_V_11_load = load i4 %q_K_h_V_11_addr" [kernel.cpp:234]   --->   Operation 109 'load' 'q_K_h_V_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%q_K_h_V_13_addr = getelementptr i12 %q_K_h_V_13, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 110 'getelementptr' 'q_K_h_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [2/2] (2.32ns)   --->   "%q_K_h_V_13_load = load i4 %q_K_h_V_13_addr" [kernel.cpp:234]   --->   Operation 111 'load' 'q_K_h_V_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%q_K_h_V_31_addr = getelementptr i12 %q_K_h_V_31, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 112 'getelementptr' 'q_K_h_V_31_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [2/2] (2.32ns)   --->   "%q_K_h_V_31_load = load i4 %q_K_h_V_31_addr" [kernel.cpp:234]   --->   Operation 113 'load' 'q_K_h_V_31_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%q_K_h_V_33_addr = getelementptr i12 %q_K_h_V_33, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 114 'getelementptr' 'q_K_h_V_33_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [2/2] (2.32ns)   --->   "%q_K_h_V_33_load = load i4 %q_K_h_V_33_addr" [kernel.cpp:234]   --->   Operation 115 'load' 'q_K_h_V_33_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%q_K_h_V_35_addr = getelementptr i12 %q_K_h_V_35, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 116 'getelementptr' 'q_K_h_V_35_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [2/2] (2.32ns)   --->   "%q_K_h_V_35_load = load i4 %q_K_h_V_35_addr" [kernel.cpp:234]   --->   Operation 117 'load' 'q_K_h_V_35_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%q_K_h_V_37_addr = getelementptr i12 %q_K_h_V_37, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 118 'getelementptr' 'q_K_h_V_37_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [2/2] (2.32ns)   --->   "%q_K_h_V_37_load = load i4 %q_K_h_V_37_addr" [kernel.cpp:234]   --->   Operation 119 'load' 'q_K_h_V_37_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%q_K_h_V_39_addr = getelementptr i12 %q_K_h_V_39, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 120 'getelementptr' 'q_K_h_V_39_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [2/2] (2.32ns)   --->   "%q_K_h_V_39_load = load i4 %q_K_h_V_39_addr" [kernel.cpp:234]   --->   Operation 121 'load' 'q_K_h_V_39_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%q_K_h_V_41_addr = getelementptr i12 %q_K_h_V_41, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 122 'getelementptr' 'q_K_h_V_41_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [2/2] (2.32ns)   --->   "%q_K_h_V_41_load = load i4 %q_K_h_V_41_addr" [kernel.cpp:234]   --->   Operation 123 'load' 'q_K_h_V_41_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%q_K_h_V_43_addr = getelementptr i12 %q_K_h_V_43, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 124 'getelementptr' 'q_K_h_V_43_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [2/2] (2.32ns)   --->   "%q_K_h_V_43_load = load i4 %q_K_h_V_43_addr" [kernel.cpp:234]   --->   Operation 125 'load' 'q_K_h_V_43_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%q_K_h_V_45_addr = getelementptr i12 %q_K_h_V_45, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 126 'getelementptr' 'q_K_h_V_45_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [2/2] (2.32ns)   --->   "%q_K_h_V_45_load = load i4 %q_K_h_V_45_addr" [kernel.cpp:234]   --->   Operation 127 'load' 'q_K_h_V_45_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%q_K_h_V_47_addr = getelementptr i12 %q_K_h_V_47, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 128 'getelementptr' 'q_K_h_V_47_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [2/2] (2.32ns)   --->   "%q_K_h_V_47_load = load i4 %q_K_h_V_47_addr" [kernel.cpp:234]   --->   Operation 129 'load' 'q_K_h_V_47_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%q_K_h_V_49_addr = getelementptr i12 %q_K_h_V_49, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 130 'getelementptr' 'q_K_h_V_49_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [2/2] (2.32ns)   --->   "%q_K_h_V_49_load = load i4 %q_K_h_V_49_addr" [kernel.cpp:234]   --->   Operation 131 'load' 'q_K_h_V_49_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%q_K_h_V_51_addr = getelementptr i12 %q_K_h_V_51, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 132 'getelementptr' 'q_K_h_V_51_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [2/2] (2.32ns)   --->   "%q_K_h_V_51_load = load i4 %q_K_h_V_51_addr" [kernel.cpp:234]   --->   Operation 133 'load' 'q_K_h_V_51_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%q_K_h_V_53_addr = getelementptr i12 %q_K_h_V_53, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 134 'getelementptr' 'q_K_h_V_53_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [2/2] (2.32ns)   --->   "%q_K_h_V_53_load = load i4 %q_K_h_V_53_addr" [kernel.cpp:234]   --->   Operation 135 'load' 'q_K_h_V_53_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%q_K_h_V_55_addr = getelementptr i12 %q_K_h_V_55, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 136 'getelementptr' 'q_K_h_V_55_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [2/2] (2.32ns)   --->   "%q_K_h_V_55_load = load i4 %q_K_h_V_55_addr" [kernel.cpp:234]   --->   Operation 137 'load' 'q_K_h_V_55_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%q_K_h_V_57_addr = getelementptr i12 %q_K_h_V_57, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 138 'getelementptr' 'q_K_h_V_57_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [2/2] (2.32ns)   --->   "%q_K_h_V_57_load = load i4 %q_K_h_V_57_addr" [kernel.cpp:234]   --->   Operation 139 'load' 'q_K_h_V_57_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%q_K_h_V_59_addr = getelementptr i12 %q_K_h_V_59, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 140 'getelementptr' 'q_K_h_V_59_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [2/2] (2.32ns)   --->   "%q_K_h_V_59_load = load i4 %q_K_h_V_59_addr" [kernel.cpp:234]   --->   Operation 141 'load' 'q_K_h_V_59_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 142 [1/2] (2.32ns)   --->   "%q_K_h_V_62_load = load i4 %q_K_h_V_62_addr" [kernel.cpp:234]   --->   Operation 142 'load' 'q_K_h_V_62_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln75_75 = sext i12 %q_K_h_V_62_load"   --->   Operation 143 'sext' 'sext_ln75_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_73 = mul i24 %sext_ln75_75, i24 %sext_ln230_62"   --->   Operation 144 'mul' 'mul_ln75_73' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%q_K_h_V_63_addr = getelementptr i12 %q_K_h_V_63, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 145 'getelementptr' 'q_K_h_V_63_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [2/2] (2.32ns)   --->   "%q_K_h_V_63_load = load i4 %q_K_h_V_63_addr" [kernel.cpp:234]   --->   Operation 146 'load' 'q_K_h_V_63_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>

State 3 <SV = 2> <Delay = 4.47>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%q_Q_h_V_0_addr = getelementptr i12 %q_Q_h_V_0, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 147 'getelementptr' 'q_Q_h_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [2/2] (2.32ns)   --->   "%q_Q_h_V_0_load = load i4 %q_Q_h_V_0_addr" [kernel.cpp:230]   --->   Operation 148 'load' 'q_Q_h_V_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 149 [1/2] (2.32ns)   --->   "%q_Q_h_V_1_load = load i4 %q_Q_h_V_1_addr" [kernel.cpp:230]   --->   Operation 149 'load' 'q_Q_h_V_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln230_1 = sext i12 %q_Q_h_V_1_load" [kernel.cpp:230]   --->   Operation 150 'sext' 'sext_ln230_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%q_Q_h_V_2_addr = getelementptr i12 %q_Q_h_V_2, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 151 'getelementptr' 'q_Q_h_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [2/2] (2.32ns)   --->   "%q_Q_h_V_2_load = load i4 %q_Q_h_V_2_addr" [kernel.cpp:230]   --->   Operation 152 'load' 'q_Q_h_V_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 153 [1/2] (2.32ns)   --->   "%q_Q_h_V_3_load = load i4 %q_Q_h_V_3_addr" [kernel.cpp:230]   --->   Operation 153 'load' 'q_Q_h_V_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln230_3 = sext i12 %q_Q_h_V_3_load" [kernel.cpp:230]   --->   Operation 154 'sext' 'sext_ln230_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%q_Q_h_V_4_addr = getelementptr i12 %q_Q_h_V_4, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 155 'getelementptr' 'q_Q_h_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [2/2] (2.32ns)   --->   "%q_Q_h_V_4_load = load i4 %q_Q_h_V_4_addr" [kernel.cpp:230]   --->   Operation 156 'load' 'q_Q_h_V_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 157 [1/2] (2.32ns)   --->   "%q_Q_h_V_5_load = load i4 %q_Q_h_V_5_addr" [kernel.cpp:230]   --->   Operation 157 'load' 'q_Q_h_V_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln230_5 = sext i12 %q_Q_h_V_5_load" [kernel.cpp:230]   --->   Operation 158 'sext' 'sext_ln230_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%q_Q_h_V_6_addr = getelementptr i12 %q_Q_h_V_6, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 159 'getelementptr' 'q_Q_h_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [2/2] (2.32ns)   --->   "%q_Q_h_V_6_load = load i4 %q_Q_h_V_6_addr" [kernel.cpp:230]   --->   Operation 160 'load' 'q_Q_h_V_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 161 [1/2] (2.32ns)   --->   "%q_Q_h_V_7_load = load i4 %q_Q_h_V_7_addr" [kernel.cpp:230]   --->   Operation 161 'load' 'q_Q_h_V_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln230_7 = sext i12 %q_Q_h_V_7_load" [kernel.cpp:230]   --->   Operation 162 'sext' 'sext_ln230_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%q_Q_h_V_8_addr = getelementptr i12 %q_Q_h_V_8, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 163 'getelementptr' 'q_Q_h_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [2/2] (2.32ns)   --->   "%q_Q_h_V_8_load = load i4 %q_Q_h_V_8_addr" [kernel.cpp:230]   --->   Operation 164 'load' 'q_Q_h_V_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 165 [1/2] (2.32ns)   --->   "%q_Q_h_V_9_load = load i4 %q_Q_h_V_9_addr" [kernel.cpp:230]   --->   Operation 165 'load' 'q_Q_h_V_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln230_9 = sext i12 %q_Q_h_V_9_load" [kernel.cpp:230]   --->   Operation 166 'sext' 'sext_ln230_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%q_Q_h_V_10_addr = getelementptr i12 %q_Q_h_V_10, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 167 'getelementptr' 'q_Q_h_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [2/2] (2.32ns)   --->   "%q_Q_h_V_10_load = load i4 %q_Q_h_V_10_addr" [kernel.cpp:230]   --->   Operation 168 'load' 'q_Q_h_V_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 169 [1/2] (2.32ns)   --->   "%q_Q_h_V_11_load = load i4 %q_Q_h_V_11_addr" [kernel.cpp:230]   --->   Operation 169 'load' 'q_Q_h_V_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln230_11 = sext i12 %q_Q_h_V_11_load" [kernel.cpp:230]   --->   Operation 170 'sext' 'sext_ln230_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%q_Q_h_V_12_addr = getelementptr i12 %q_Q_h_V_12, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 171 'getelementptr' 'q_Q_h_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [2/2] (2.32ns)   --->   "%q_Q_h_V_12_load = load i4 %q_Q_h_V_12_addr" [kernel.cpp:230]   --->   Operation 172 'load' 'q_Q_h_V_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 173 [1/2] (2.32ns)   --->   "%q_Q_h_V_13_load = load i4 %q_Q_h_V_13_addr" [kernel.cpp:230]   --->   Operation 173 'load' 'q_Q_h_V_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln230_13 = sext i12 %q_Q_h_V_13_load" [kernel.cpp:230]   --->   Operation 174 'sext' 'sext_ln230_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%q_Q_h_V_14_addr = getelementptr i12 %q_Q_h_V_14, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 175 'getelementptr' 'q_Q_h_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [2/2] (2.32ns)   --->   "%q_Q_h_V_14_load = load i4 %q_Q_h_V_14_addr" [kernel.cpp:230]   --->   Operation 176 'load' 'q_Q_h_V_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%q_Q_h_V_15_addr = getelementptr i12 %q_Q_h_V_15, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 177 'getelementptr' 'q_Q_h_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [2/2] (2.32ns)   --->   "%q_Q_h_V_15_load = load i4 %q_Q_h_V_15_addr" [kernel.cpp:230]   --->   Operation 178 'load' 'q_Q_h_V_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%q_Q_h_V_17_addr = getelementptr i12 %q_Q_h_V_17, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 179 'getelementptr' 'q_Q_h_V_17_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [2/2] (2.32ns)   --->   "%q_Q_h_V_17_load = load i4 %q_Q_h_V_17_addr" [kernel.cpp:230]   --->   Operation 180 'load' 'q_Q_h_V_17_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%q_Q_h_V_19_addr = getelementptr i12 %q_Q_h_V_19, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 181 'getelementptr' 'q_Q_h_V_19_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [2/2] (2.32ns)   --->   "%q_Q_h_V_19_load = load i4 %q_Q_h_V_19_addr" [kernel.cpp:230]   --->   Operation 182 'load' 'q_Q_h_V_19_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%q_Q_h_V_21_addr = getelementptr i12 %q_Q_h_V_21, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 183 'getelementptr' 'q_Q_h_V_21_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [2/2] (2.32ns)   --->   "%q_Q_h_V_21_load = load i4 %q_Q_h_V_21_addr" [kernel.cpp:230]   --->   Operation 184 'load' 'q_Q_h_V_21_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%q_Q_h_V_23_addr = getelementptr i12 %q_Q_h_V_23, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 185 'getelementptr' 'q_Q_h_V_23_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [2/2] (2.32ns)   --->   "%q_Q_h_V_23_load = load i4 %q_Q_h_V_23_addr" [kernel.cpp:230]   --->   Operation 186 'load' 'q_Q_h_V_23_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%q_Q_h_V_25_addr = getelementptr i12 %q_Q_h_V_25, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 187 'getelementptr' 'q_Q_h_V_25_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [2/2] (2.32ns)   --->   "%q_Q_h_V_25_load = load i4 %q_Q_h_V_25_addr" [kernel.cpp:230]   --->   Operation 188 'load' 'q_Q_h_V_25_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%q_Q_h_V_27_addr = getelementptr i12 %q_Q_h_V_27, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 189 'getelementptr' 'q_Q_h_V_27_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [2/2] (2.32ns)   --->   "%q_Q_h_V_27_load = load i4 %q_Q_h_V_27_addr" [kernel.cpp:230]   --->   Operation 190 'load' 'q_Q_h_V_27_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%q_Q_h_V_29_addr = getelementptr i12 %q_Q_h_V_29, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 191 'getelementptr' 'q_Q_h_V_29_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [2/2] (2.32ns)   --->   "%q_Q_h_V_29_load = load i4 %q_Q_h_V_29_addr" [kernel.cpp:230]   --->   Operation 192 'load' 'q_Q_h_V_29_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 193 [1/2] (2.32ns)   --->   "%q_Q_h_V_31_load = load i4 %q_Q_h_V_31_addr" [kernel.cpp:230]   --->   Operation 193 'load' 'q_Q_h_V_31_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln230_31 = sext i12 %q_Q_h_V_31_load" [kernel.cpp:230]   --->   Operation 194 'sext' 'sext_ln230_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%q_Q_h_V_32_addr = getelementptr i12 %q_Q_h_V_32, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 195 'getelementptr' 'q_Q_h_V_32_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 196 [2/2] (2.32ns)   --->   "%q_Q_h_V_32_load = load i4 %q_Q_h_V_32_addr" [kernel.cpp:230]   --->   Operation 196 'load' 'q_Q_h_V_32_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 197 [1/2] (2.32ns)   --->   "%q_Q_h_V_33_load = load i4 %q_Q_h_V_33_addr" [kernel.cpp:230]   --->   Operation 197 'load' 'q_Q_h_V_33_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln230_33 = sext i12 %q_Q_h_V_33_load" [kernel.cpp:230]   --->   Operation 198 'sext' 'sext_ln230_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%q_Q_h_V_34_addr = getelementptr i12 %q_Q_h_V_34, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 199 'getelementptr' 'q_Q_h_V_34_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 200 [2/2] (2.32ns)   --->   "%q_Q_h_V_34_load = load i4 %q_Q_h_V_34_addr" [kernel.cpp:230]   --->   Operation 200 'load' 'q_Q_h_V_34_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 201 [1/2] (2.32ns)   --->   "%q_Q_h_V_35_load = load i4 %q_Q_h_V_35_addr" [kernel.cpp:230]   --->   Operation 201 'load' 'q_Q_h_V_35_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln230_35 = sext i12 %q_Q_h_V_35_load" [kernel.cpp:230]   --->   Operation 202 'sext' 'sext_ln230_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%q_Q_h_V_36_addr = getelementptr i12 %q_Q_h_V_36, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 203 'getelementptr' 'q_Q_h_V_36_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 204 [2/2] (2.32ns)   --->   "%q_Q_h_V_36_load = load i4 %q_Q_h_V_36_addr" [kernel.cpp:230]   --->   Operation 204 'load' 'q_Q_h_V_36_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 205 [1/2] (2.32ns)   --->   "%q_Q_h_V_37_load = load i4 %q_Q_h_V_37_addr" [kernel.cpp:230]   --->   Operation 205 'load' 'q_Q_h_V_37_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln230_37 = sext i12 %q_Q_h_V_37_load" [kernel.cpp:230]   --->   Operation 206 'sext' 'sext_ln230_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%q_Q_h_V_38_addr = getelementptr i12 %q_Q_h_V_38, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 207 'getelementptr' 'q_Q_h_V_38_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 208 [2/2] (2.32ns)   --->   "%q_Q_h_V_38_load = load i4 %q_Q_h_V_38_addr" [kernel.cpp:230]   --->   Operation 208 'load' 'q_Q_h_V_38_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 209 [1/2] (2.32ns)   --->   "%q_Q_h_V_39_load = load i4 %q_Q_h_V_39_addr" [kernel.cpp:230]   --->   Operation 209 'load' 'q_Q_h_V_39_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln230_39 = sext i12 %q_Q_h_V_39_load" [kernel.cpp:230]   --->   Operation 210 'sext' 'sext_ln230_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%q_Q_h_V_40_addr = getelementptr i12 %q_Q_h_V_40, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 211 'getelementptr' 'q_Q_h_V_40_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 212 [2/2] (2.32ns)   --->   "%q_Q_h_V_40_load = load i4 %q_Q_h_V_40_addr" [kernel.cpp:230]   --->   Operation 212 'load' 'q_Q_h_V_40_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 213 [1/2] (2.32ns)   --->   "%q_Q_h_V_41_load = load i4 %q_Q_h_V_41_addr" [kernel.cpp:230]   --->   Operation 213 'load' 'q_Q_h_V_41_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln230_41 = sext i12 %q_Q_h_V_41_load" [kernel.cpp:230]   --->   Operation 214 'sext' 'sext_ln230_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%q_Q_h_V_42_addr = getelementptr i12 %q_Q_h_V_42, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 215 'getelementptr' 'q_Q_h_V_42_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [2/2] (2.32ns)   --->   "%q_Q_h_V_42_load = load i4 %q_Q_h_V_42_addr" [kernel.cpp:230]   --->   Operation 216 'load' 'q_Q_h_V_42_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 217 [1/2] (2.32ns)   --->   "%q_Q_h_V_43_load = load i4 %q_Q_h_V_43_addr" [kernel.cpp:230]   --->   Operation 217 'load' 'q_Q_h_V_43_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln230_43 = sext i12 %q_Q_h_V_43_load" [kernel.cpp:230]   --->   Operation 218 'sext' 'sext_ln230_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%q_Q_h_V_44_addr = getelementptr i12 %q_Q_h_V_44, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 219 'getelementptr' 'q_Q_h_V_44_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 220 [2/2] (2.32ns)   --->   "%q_Q_h_V_44_load = load i4 %q_Q_h_V_44_addr" [kernel.cpp:230]   --->   Operation 220 'load' 'q_Q_h_V_44_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 221 [1/2] (2.32ns)   --->   "%q_Q_h_V_45_load = load i4 %q_Q_h_V_45_addr" [kernel.cpp:230]   --->   Operation 221 'load' 'q_Q_h_V_45_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln230_45 = sext i12 %q_Q_h_V_45_load" [kernel.cpp:230]   --->   Operation 222 'sext' 'sext_ln230_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%q_Q_h_V_46_addr = getelementptr i12 %q_Q_h_V_46, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 223 'getelementptr' 'q_Q_h_V_46_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 224 [2/2] (2.32ns)   --->   "%q_Q_h_V_46_load = load i4 %q_Q_h_V_46_addr" [kernel.cpp:230]   --->   Operation 224 'load' 'q_Q_h_V_46_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 225 [1/2] (2.32ns)   --->   "%q_Q_h_V_47_load = load i4 %q_Q_h_V_47_addr" [kernel.cpp:230]   --->   Operation 225 'load' 'q_Q_h_V_47_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln230_47 = sext i12 %q_Q_h_V_47_load" [kernel.cpp:230]   --->   Operation 226 'sext' 'sext_ln230_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%q_Q_h_V_48_addr = getelementptr i12 %q_Q_h_V_48, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 227 'getelementptr' 'q_Q_h_V_48_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 228 [2/2] (2.32ns)   --->   "%q_Q_h_V_48_load = load i4 %q_Q_h_V_48_addr" [kernel.cpp:230]   --->   Operation 228 'load' 'q_Q_h_V_48_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 229 [1/2] (2.32ns)   --->   "%q_Q_h_V_49_load = load i4 %q_Q_h_V_49_addr" [kernel.cpp:230]   --->   Operation 229 'load' 'q_Q_h_V_49_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln230_49 = sext i12 %q_Q_h_V_49_load" [kernel.cpp:230]   --->   Operation 230 'sext' 'sext_ln230_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%q_Q_h_V_50_addr = getelementptr i12 %q_Q_h_V_50, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 231 'getelementptr' 'q_Q_h_V_50_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 232 [2/2] (2.32ns)   --->   "%q_Q_h_V_50_load = load i4 %q_Q_h_V_50_addr" [kernel.cpp:230]   --->   Operation 232 'load' 'q_Q_h_V_50_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 233 [1/2] (2.32ns)   --->   "%q_Q_h_V_51_load = load i4 %q_Q_h_V_51_addr" [kernel.cpp:230]   --->   Operation 233 'load' 'q_Q_h_V_51_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln230_51 = sext i12 %q_Q_h_V_51_load" [kernel.cpp:230]   --->   Operation 234 'sext' 'sext_ln230_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%q_Q_h_V_52_addr = getelementptr i12 %q_Q_h_V_52, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 235 'getelementptr' 'q_Q_h_V_52_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 236 [2/2] (2.32ns)   --->   "%q_Q_h_V_52_load = load i4 %q_Q_h_V_52_addr" [kernel.cpp:230]   --->   Operation 236 'load' 'q_Q_h_V_52_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 237 [1/2] (2.32ns)   --->   "%q_Q_h_V_53_load = load i4 %q_Q_h_V_53_addr" [kernel.cpp:230]   --->   Operation 237 'load' 'q_Q_h_V_53_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln230_53 = sext i12 %q_Q_h_V_53_load" [kernel.cpp:230]   --->   Operation 238 'sext' 'sext_ln230_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%q_Q_h_V_54_addr = getelementptr i12 %q_Q_h_V_54, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 239 'getelementptr' 'q_Q_h_V_54_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 240 [2/2] (2.32ns)   --->   "%q_Q_h_V_54_load = load i4 %q_Q_h_V_54_addr" [kernel.cpp:230]   --->   Operation 240 'load' 'q_Q_h_V_54_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 241 [1/2] (2.32ns)   --->   "%q_Q_h_V_55_load = load i4 %q_Q_h_V_55_addr" [kernel.cpp:230]   --->   Operation 241 'load' 'q_Q_h_V_55_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln230_55 = sext i12 %q_Q_h_V_55_load" [kernel.cpp:230]   --->   Operation 242 'sext' 'sext_ln230_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%q_Q_h_V_56_addr = getelementptr i12 %q_Q_h_V_56, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 243 'getelementptr' 'q_Q_h_V_56_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 244 [2/2] (2.32ns)   --->   "%q_Q_h_V_56_load = load i4 %q_Q_h_V_56_addr" [kernel.cpp:230]   --->   Operation 244 'load' 'q_Q_h_V_56_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 245 [1/2] (2.32ns)   --->   "%q_Q_h_V_57_load = load i4 %q_Q_h_V_57_addr" [kernel.cpp:230]   --->   Operation 245 'load' 'q_Q_h_V_57_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln230_57 = sext i12 %q_Q_h_V_57_load" [kernel.cpp:230]   --->   Operation 246 'sext' 'sext_ln230_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%q_Q_h_V_58_addr = getelementptr i12 %q_Q_h_V_58, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 247 'getelementptr' 'q_Q_h_V_58_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 248 [2/2] (2.32ns)   --->   "%q_Q_h_V_58_load = load i4 %q_Q_h_V_58_addr" [kernel.cpp:230]   --->   Operation 248 'load' 'q_Q_h_V_58_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 249 [1/2] (2.32ns)   --->   "%q_Q_h_V_59_load = load i4 %q_Q_h_V_59_addr" [kernel.cpp:230]   --->   Operation 249 'load' 'q_Q_h_V_59_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln230_59 = sext i12 %q_Q_h_V_59_load" [kernel.cpp:230]   --->   Operation 250 'sext' 'sext_ln230_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%q_Q_h_V_60_addr = getelementptr i12 %q_Q_h_V_60, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 251 'getelementptr' 'q_Q_h_V_60_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 252 [2/2] (2.32ns)   --->   "%q_Q_h_V_60_load = load i4 %q_Q_h_V_60_addr" [kernel.cpp:230]   --->   Operation 252 'load' 'q_Q_h_V_60_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%q_Q_h_V_61_addr = getelementptr i12 %q_Q_h_V_61, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 253 'getelementptr' 'q_Q_h_V_61_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 254 [2/2] (2.32ns)   --->   "%q_Q_h_V_61_load = load i4 %q_Q_h_V_61_addr" [kernel.cpp:230]   --->   Operation 254 'load' 'q_Q_h_V_61_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 255 [1/2] (2.32ns)   --->   "%q_Q_h_V_63_load = load i4 %q_Q_h_V_63_addr" [kernel.cpp:230]   --->   Operation 255 'load' 'q_Q_h_V_63_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln230_63 = sext i12 %q_Q_h_V_63_load" [kernel.cpp:230]   --->   Operation 256 'sext' 'sext_ln230_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 257 [1/2] (3.25ns)   --->   "%q_outp1_load = load i8 %q_outp1_addr_1" [kernel.cpp:238]   --->   Operation 257 'load' 'q_outp1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 144> <RAM>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%q_K_h_V_0_addr = getelementptr i12 %q_K_h_V_0, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 258 'getelementptr' 'q_K_h_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 259 [2/2] (2.32ns)   --->   "%q_K_h_V_0_load = load i4 %q_K_h_V_0_addr" [kernel.cpp:234]   --->   Operation 259 'load' 'q_K_h_V_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 260 [1/2] (2.32ns)   --->   "%q_K_h_V_1_load = load i4 %q_K_h_V_1_addr" [kernel.cpp:234]   --->   Operation 260 'load' 'q_K_h_V_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln75_14 = sext i12 %q_K_h_V_1_load"   --->   Operation 261 'sext' 'sext_ln75_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 262 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_12 = mul i24 %sext_ln75_14, i24 %sext_ln230_1"   --->   Operation 262 'mul' 'mul_ln75_12' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%q_K_h_V_2_addr = getelementptr i12 %q_K_h_V_2, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 263 'getelementptr' 'q_K_h_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 264 [2/2] (2.32ns)   --->   "%q_K_h_V_2_load = load i4 %q_K_h_V_2_addr" [kernel.cpp:234]   --->   Operation 264 'load' 'q_K_h_V_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 265 [1/2] (2.32ns)   --->   "%q_K_h_V_3_load = load i4 %q_K_h_V_3_addr" [kernel.cpp:234]   --->   Operation 265 'load' 'q_K_h_V_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln75_16 = sext i12 %q_K_h_V_3_load"   --->   Operation 266 'sext' 'sext_ln75_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 267 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_14 = mul i24 %sext_ln75_16, i24 %sext_ln230_3"   --->   Operation 267 'mul' 'mul_ln75_14' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%q_K_h_V_4_addr = getelementptr i12 %q_K_h_V_4, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 268 'getelementptr' 'q_K_h_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 269 [2/2] (2.32ns)   --->   "%q_K_h_V_4_load = load i4 %q_K_h_V_4_addr" [kernel.cpp:234]   --->   Operation 269 'load' 'q_K_h_V_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 270 [1/2] (2.32ns)   --->   "%q_K_h_V_5_load = load i4 %q_K_h_V_5_addr" [kernel.cpp:234]   --->   Operation 270 'load' 'q_K_h_V_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln75_18 = sext i12 %q_K_h_V_5_load"   --->   Operation 271 'sext' 'sext_ln75_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 272 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_16 = mul i24 %sext_ln75_18, i24 %sext_ln230_5"   --->   Operation 272 'mul' 'mul_ln75_16' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%q_K_h_V_6_addr = getelementptr i12 %q_K_h_V_6, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 273 'getelementptr' 'q_K_h_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 274 [2/2] (2.32ns)   --->   "%q_K_h_V_6_load = load i4 %q_K_h_V_6_addr" [kernel.cpp:234]   --->   Operation 274 'load' 'q_K_h_V_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 275 [1/2] (2.32ns)   --->   "%q_K_h_V_7_load = load i4 %q_K_h_V_7_addr" [kernel.cpp:234]   --->   Operation 275 'load' 'q_K_h_V_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln75_20 = sext i12 %q_K_h_V_7_load"   --->   Operation 276 'sext' 'sext_ln75_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 277 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_18 = mul i24 %sext_ln75_20, i24 %sext_ln230_7"   --->   Operation 277 'mul' 'mul_ln75_18' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%q_K_h_V_8_addr = getelementptr i12 %q_K_h_V_8, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 278 'getelementptr' 'q_K_h_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 279 [2/2] (2.32ns)   --->   "%q_K_h_V_8_load = load i4 %q_K_h_V_8_addr" [kernel.cpp:234]   --->   Operation 279 'load' 'q_K_h_V_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 280 [1/2] (2.32ns)   --->   "%q_K_h_V_9_load = load i4 %q_K_h_V_9_addr" [kernel.cpp:234]   --->   Operation 280 'load' 'q_K_h_V_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln75_22 = sext i12 %q_K_h_V_9_load"   --->   Operation 281 'sext' 'sext_ln75_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 282 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_20 = mul i24 %sext_ln75_22, i24 %sext_ln230_9"   --->   Operation 282 'mul' 'mul_ln75_20' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%q_K_h_V_10_addr = getelementptr i12 %q_K_h_V_10, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 283 'getelementptr' 'q_K_h_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 284 [2/2] (2.32ns)   --->   "%q_K_h_V_10_load = load i4 %q_K_h_V_10_addr" [kernel.cpp:234]   --->   Operation 284 'load' 'q_K_h_V_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 285 [1/2] (2.32ns)   --->   "%q_K_h_V_11_load = load i4 %q_K_h_V_11_addr" [kernel.cpp:234]   --->   Operation 285 'load' 'q_K_h_V_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln75_24 = sext i12 %q_K_h_V_11_load"   --->   Operation 286 'sext' 'sext_ln75_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 287 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_22 = mul i24 %sext_ln75_24, i24 %sext_ln230_11"   --->   Operation 287 'mul' 'mul_ln75_22' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 288 [1/1] (0.00ns)   --->   "%q_K_h_V_12_addr = getelementptr i12 %q_K_h_V_12, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 288 'getelementptr' 'q_K_h_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 289 [2/2] (2.32ns)   --->   "%q_K_h_V_12_load = load i4 %q_K_h_V_12_addr" [kernel.cpp:234]   --->   Operation 289 'load' 'q_K_h_V_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 290 [1/2] (2.32ns)   --->   "%q_K_h_V_13_load = load i4 %q_K_h_V_13_addr" [kernel.cpp:234]   --->   Operation 290 'load' 'q_K_h_V_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln75_26 = sext i12 %q_K_h_V_13_load"   --->   Operation 291 'sext' 'sext_ln75_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 292 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_24 = mul i24 %sext_ln75_26, i24 %sext_ln230_13"   --->   Operation 292 'mul' 'mul_ln75_24' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%q_K_h_V_14_addr = getelementptr i12 %q_K_h_V_14, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 293 'getelementptr' 'q_K_h_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 294 [2/2] (2.32ns)   --->   "%q_K_h_V_14_load = load i4 %q_K_h_V_14_addr" [kernel.cpp:234]   --->   Operation 294 'load' 'q_K_h_V_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%q_K_h_V_15_addr = getelementptr i12 %q_K_h_V_15, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 295 'getelementptr' 'q_K_h_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 296 [2/2] (2.32ns)   --->   "%q_K_h_V_15_load = load i4 %q_K_h_V_15_addr" [kernel.cpp:234]   --->   Operation 296 'load' 'q_K_h_V_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%q_K_h_V_17_addr = getelementptr i12 %q_K_h_V_17, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 297 'getelementptr' 'q_K_h_V_17_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 298 [2/2] (2.32ns)   --->   "%q_K_h_V_17_load = load i4 %q_K_h_V_17_addr" [kernel.cpp:234]   --->   Operation 298 'load' 'q_K_h_V_17_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%q_K_h_V_19_addr = getelementptr i12 %q_K_h_V_19, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 299 'getelementptr' 'q_K_h_V_19_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 300 [2/2] (2.32ns)   --->   "%q_K_h_V_19_load = load i4 %q_K_h_V_19_addr" [kernel.cpp:234]   --->   Operation 300 'load' 'q_K_h_V_19_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%q_K_h_V_21_addr = getelementptr i12 %q_K_h_V_21, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 301 'getelementptr' 'q_K_h_V_21_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 302 [2/2] (2.32ns)   --->   "%q_K_h_V_21_load = load i4 %q_K_h_V_21_addr" [kernel.cpp:234]   --->   Operation 302 'load' 'q_K_h_V_21_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%q_K_h_V_23_addr = getelementptr i12 %q_K_h_V_23, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 303 'getelementptr' 'q_K_h_V_23_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 304 [2/2] (2.32ns)   --->   "%q_K_h_V_23_load = load i4 %q_K_h_V_23_addr" [kernel.cpp:234]   --->   Operation 304 'load' 'q_K_h_V_23_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%q_K_h_V_25_addr = getelementptr i12 %q_K_h_V_25, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 305 'getelementptr' 'q_K_h_V_25_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 306 [2/2] (2.32ns)   --->   "%q_K_h_V_25_load = load i4 %q_K_h_V_25_addr" [kernel.cpp:234]   --->   Operation 306 'load' 'q_K_h_V_25_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%q_K_h_V_27_addr = getelementptr i12 %q_K_h_V_27, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 307 'getelementptr' 'q_K_h_V_27_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 308 [2/2] (2.32ns)   --->   "%q_K_h_V_27_load = load i4 %q_K_h_V_27_addr" [kernel.cpp:234]   --->   Operation 308 'load' 'q_K_h_V_27_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%q_K_h_V_29_addr = getelementptr i12 %q_K_h_V_29, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 309 'getelementptr' 'q_K_h_V_29_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 310 [2/2] (2.32ns)   --->   "%q_K_h_V_29_load = load i4 %q_K_h_V_29_addr" [kernel.cpp:234]   --->   Operation 310 'load' 'q_K_h_V_29_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 311 [1/2] (2.32ns)   --->   "%q_K_h_V_31_load = load i4 %q_K_h_V_31_addr" [kernel.cpp:234]   --->   Operation 311 'load' 'q_K_h_V_31_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln75_44 = sext i12 %q_K_h_V_31_load"   --->   Operation 312 'sext' 'sext_ln75_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 313 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_42 = mul i24 %sext_ln75_44, i24 %sext_ln230_31"   --->   Operation 313 'mul' 'mul_ln75_42' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "%q_K_h_V_32_addr = getelementptr i12 %q_K_h_V_32, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 314 'getelementptr' 'q_K_h_V_32_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 315 [2/2] (2.32ns)   --->   "%q_K_h_V_32_load = load i4 %q_K_h_V_32_addr" [kernel.cpp:234]   --->   Operation 315 'load' 'q_K_h_V_32_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 316 [1/2] (2.32ns)   --->   "%q_K_h_V_33_load = load i4 %q_K_h_V_33_addr" [kernel.cpp:234]   --->   Operation 316 'load' 'q_K_h_V_33_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln75_46 = sext i12 %q_K_h_V_33_load"   --->   Operation 317 'sext' 'sext_ln75_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 318 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_44 = mul i24 %sext_ln75_46, i24 %sext_ln230_33"   --->   Operation 318 'mul' 'mul_ln75_44' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%q_K_h_V_34_addr = getelementptr i12 %q_K_h_V_34, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 319 'getelementptr' 'q_K_h_V_34_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 320 [2/2] (2.32ns)   --->   "%q_K_h_V_34_load = load i4 %q_K_h_V_34_addr" [kernel.cpp:234]   --->   Operation 320 'load' 'q_K_h_V_34_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 321 [1/2] (2.32ns)   --->   "%q_K_h_V_35_load = load i4 %q_K_h_V_35_addr" [kernel.cpp:234]   --->   Operation 321 'load' 'q_K_h_V_35_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln75_48 = sext i12 %q_K_h_V_35_load"   --->   Operation 322 'sext' 'sext_ln75_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 323 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_46 = mul i24 %sext_ln75_48, i24 %sext_ln230_35"   --->   Operation 323 'mul' 'mul_ln75_46' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 324 [1/1] (0.00ns)   --->   "%q_K_h_V_36_addr = getelementptr i12 %q_K_h_V_36, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 324 'getelementptr' 'q_K_h_V_36_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 325 [2/2] (2.32ns)   --->   "%q_K_h_V_36_load = load i4 %q_K_h_V_36_addr" [kernel.cpp:234]   --->   Operation 325 'load' 'q_K_h_V_36_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 326 [1/2] (2.32ns)   --->   "%q_K_h_V_37_load = load i4 %q_K_h_V_37_addr" [kernel.cpp:234]   --->   Operation 326 'load' 'q_K_h_V_37_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln75_50 = sext i12 %q_K_h_V_37_load"   --->   Operation 327 'sext' 'sext_ln75_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 328 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_48 = mul i24 %sext_ln75_50, i24 %sext_ln230_37"   --->   Operation 328 'mul' 'mul_ln75_48' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%q_K_h_V_38_addr = getelementptr i12 %q_K_h_V_38, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 329 'getelementptr' 'q_K_h_V_38_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 330 [2/2] (2.32ns)   --->   "%q_K_h_V_38_load = load i4 %q_K_h_V_38_addr" [kernel.cpp:234]   --->   Operation 330 'load' 'q_K_h_V_38_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 331 [1/2] (2.32ns)   --->   "%q_K_h_V_39_load = load i4 %q_K_h_V_39_addr" [kernel.cpp:234]   --->   Operation 331 'load' 'q_K_h_V_39_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln75_52 = sext i12 %q_K_h_V_39_load"   --->   Operation 332 'sext' 'sext_ln75_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 333 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_50 = mul i24 %sext_ln75_52, i24 %sext_ln230_39"   --->   Operation 333 'mul' 'mul_ln75_50' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%q_K_h_V_40_addr = getelementptr i12 %q_K_h_V_40, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 334 'getelementptr' 'q_K_h_V_40_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 335 [2/2] (2.32ns)   --->   "%q_K_h_V_40_load = load i4 %q_K_h_V_40_addr" [kernel.cpp:234]   --->   Operation 335 'load' 'q_K_h_V_40_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 336 [1/2] (2.32ns)   --->   "%q_K_h_V_41_load = load i4 %q_K_h_V_41_addr" [kernel.cpp:234]   --->   Operation 336 'load' 'q_K_h_V_41_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln75_54 = sext i12 %q_K_h_V_41_load"   --->   Operation 337 'sext' 'sext_ln75_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 338 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_52 = mul i24 %sext_ln75_54, i24 %sext_ln230_41"   --->   Operation 338 'mul' 'mul_ln75_52' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "%q_K_h_V_42_addr = getelementptr i12 %q_K_h_V_42, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 339 'getelementptr' 'q_K_h_V_42_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 340 [2/2] (2.32ns)   --->   "%q_K_h_V_42_load = load i4 %q_K_h_V_42_addr" [kernel.cpp:234]   --->   Operation 340 'load' 'q_K_h_V_42_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 341 [1/2] (2.32ns)   --->   "%q_K_h_V_43_load = load i4 %q_K_h_V_43_addr" [kernel.cpp:234]   --->   Operation 341 'load' 'q_K_h_V_43_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln75_56 = sext i12 %q_K_h_V_43_load"   --->   Operation 342 'sext' 'sext_ln75_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 343 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_54 = mul i24 %sext_ln75_56, i24 %sext_ln230_43"   --->   Operation 343 'mul' 'mul_ln75_54' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%q_K_h_V_44_addr = getelementptr i12 %q_K_h_V_44, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 344 'getelementptr' 'q_K_h_V_44_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 345 [2/2] (2.32ns)   --->   "%q_K_h_V_44_load = load i4 %q_K_h_V_44_addr" [kernel.cpp:234]   --->   Operation 345 'load' 'q_K_h_V_44_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 346 [1/2] (2.32ns)   --->   "%q_K_h_V_45_load = load i4 %q_K_h_V_45_addr" [kernel.cpp:234]   --->   Operation 346 'load' 'q_K_h_V_45_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln75_58 = sext i12 %q_K_h_V_45_load"   --->   Operation 347 'sext' 'sext_ln75_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 348 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_56 = mul i24 %sext_ln75_58, i24 %sext_ln230_45"   --->   Operation 348 'mul' 'mul_ln75_56' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "%q_K_h_V_46_addr = getelementptr i12 %q_K_h_V_46, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 349 'getelementptr' 'q_K_h_V_46_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 350 [2/2] (2.32ns)   --->   "%q_K_h_V_46_load = load i4 %q_K_h_V_46_addr" [kernel.cpp:234]   --->   Operation 350 'load' 'q_K_h_V_46_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 351 [1/2] (2.32ns)   --->   "%q_K_h_V_47_load = load i4 %q_K_h_V_47_addr" [kernel.cpp:234]   --->   Operation 351 'load' 'q_K_h_V_47_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln75_60 = sext i12 %q_K_h_V_47_load"   --->   Operation 352 'sext' 'sext_ln75_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 353 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_58 = mul i24 %sext_ln75_60, i24 %sext_ln230_47"   --->   Operation 353 'mul' 'mul_ln75_58' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "%q_K_h_V_48_addr = getelementptr i12 %q_K_h_V_48, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 354 'getelementptr' 'q_K_h_V_48_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 355 [2/2] (2.32ns)   --->   "%q_K_h_V_48_load = load i4 %q_K_h_V_48_addr" [kernel.cpp:234]   --->   Operation 355 'load' 'q_K_h_V_48_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 356 [1/2] (2.32ns)   --->   "%q_K_h_V_49_load = load i4 %q_K_h_V_49_addr" [kernel.cpp:234]   --->   Operation 356 'load' 'q_K_h_V_49_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln75_62 = sext i12 %q_K_h_V_49_load"   --->   Operation 357 'sext' 'sext_ln75_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 358 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_60 = mul i24 %sext_ln75_62, i24 %sext_ln230_49"   --->   Operation 358 'mul' 'mul_ln75_60' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 359 [1/1] (0.00ns)   --->   "%q_K_h_V_50_addr = getelementptr i12 %q_K_h_V_50, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 359 'getelementptr' 'q_K_h_V_50_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 360 [2/2] (2.32ns)   --->   "%q_K_h_V_50_load = load i4 %q_K_h_V_50_addr" [kernel.cpp:234]   --->   Operation 360 'load' 'q_K_h_V_50_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 361 [1/2] (2.32ns)   --->   "%q_K_h_V_51_load = load i4 %q_K_h_V_51_addr" [kernel.cpp:234]   --->   Operation 361 'load' 'q_K_h_V_51_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "%sext_ln75_64 = sext i12 %q_K_h_V_51_load"   --->   Operation 362 'sext' 'sext_ln75_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 363 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_62 = mul i24 %sext_ln75_64, i24 %sext_ln230_51"   --->   Operation 363 'mul' 'mul_ln75_62' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "%q_K_h_V_52_addr = getelementptr i12 %q_K_h_V_52, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 364 'getelementptr' 'q_K_h_V_52_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 365 [2/2] (2.32ns)   --->   "%q_K_h_V_52_load = load i4 %q_K_h_V_52_addr" [kernel.cpp:234]   --->   Operation 365 'load' 'q_K_h_V_52_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 366 [1/2] (2.32ns)   --->   "%q_K_h_V_53_load = load i4 %q_K_h_V_53_addr" [kernel.cpp:234]   --->   Operation 366 'load' 'q_K_h_V_53_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln75_66 = sext i12 %q_K_h_V_53_load"   --->   Operation 367 'sext' 'sext_ln75_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 368 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_64 = mul i24 %sext_ln75_66, i24 %sext_ln230_53"   --->   Operation 368 'mul' 'mul_ln75_64' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 369 [1/1] (0.00ns)   --->   "%q_K_h_V_54_addr = getelementptr i12 %q_K_h_V_54, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 369 'getelementptr' 'q_K_h_V_54_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 370 [2/2] (2.32ns)   --->   "%q_K_h_V_54_load = load i4 %q_K_h_V_54_addr" [kernel.cpp:234]   --->   Operation 370 'load' 'q_K_h_V_54_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 371 [1/2] (2.32ns)   --->   "%q_K_h_V_55_load = load i4 %q_K_h_V_55_addr" [kernel.cpp:234]   --->   Operation 371 'load' 'q_K_h_V_55_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln75_68 = sext i12 %q_K_h_V_55_load"   --->   Operation 372 'sext' 'sext_ln75_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 373 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_66 = mul i24 %sext_ln75_68, i24 %sext_ln230_55"   --->   Operation 373 'mul' 'mul_ln75_66' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 374 [1/1] (0.00ns)   --->   "%q_K_h_V_56_addr = getelementptr i12 %q_K_h_V_56, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 374 'getelementptr' 'q_K_h_V_56_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 375 [2/2] (2.32ns)   --->   "%q_K_h_V_56_load = load i4 %q_K_h_V_56_addr" [kernel.cpp:234]   --->   Operation 375 'load' 'q_K_h_V_56_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 376 [1/2] (2.32ns)   --->   "%q_K_h_V_57_load = load i4 %q_K_h_V_57_addr" [kernel.cpp:234]   --->   Operation 376 'load' 'q_K_h_V_57_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln75_70 = sext i12 %q_K_h_V_57_load"   --->   Operation 377 'sext' 'sext_ln75_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 378 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_68 = mul i24 %sext_ln75_70, i24 %sext_ln230_57"   --->   Operation 378 'mul' 'mul_ln75_68' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 379 [1/1] (0.00ns)   --->   "%q_K_h_V_58_addr = getelementptr i12 %q_K_h_V_58, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 379 'getelementptr' 'q_K_h_V_58_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 380 [2/2] (2.32ns)   --->   "%q_K_h_V_58_load = load i4 %q_K_h_V_58_addr" [kernel.cpp:234]   --->   Operation 380 'load' 'q_K_h_V_58_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 381 [1/2] (2.32ns)   --->   "%q_K_h_V_59_load = load i4 %q_K_h_V_59_addr" [kernel.cpp:234]   --->   Operation 381 'load' 'q_K_h_V_59_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln75_72 = sext i12 %q_K_h_V_59_load"   --->   Operation 382 'sext' 'sext_ln75_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 383 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_70 = mul i24 %sext_ln75_72, i24 %sext_ln230_59"   --->   Operation 383 'mul' 'mul_ln75_70' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 384 [1/1] (0.00ns)   --->   "%q_K_h_V_60_addr = getelementptr i12 %q_K_h_V_60, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 384 'getelementptr' 'q_K_h_V_60_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 385 [2/2] (2.32ns)   --->   "%q_K_h_V_60_load = load i4 %q_K_h_V_60_addr" [kernel.cpp:234]   --->   Operation 385 'load' 'q_K_h_V_60_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 386 [1/1] (0.00ns)   --->   "%q_K_h_V_61_addr = getelementptr i12 %q_K_h_V_61, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 386 'getelementptr' 'q_K_h_V_61_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 387 [2/2] (2.32ns)   --->   "%q_K_h_V_61_load = load i4 %q_K_h_V_61_addr" [kernel.cpp:234]   --->   Operation 387 'load' 'q_K_h_V_61_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 388 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_73 = mul i24 %sext_ln75_75, i24 %sext_ln230_62"   --->   Operation 388 'mul' 'mul_ln75_73' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 389 [1/2] (2.32ns)   --->   "%q_K_h_V_63_load = load i4 %q_K_h_V_63_addr" [kernel.cpp:234]   --->   Operation 389 'load' 'q_K_h_V_63_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln75_76 = sext i12 %q_K_h_V_63_load"   --->   Operation 390 'sext' 'sext_ln75_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 391 [3/3] (1.05ns) (grouped into DSP with root node add_ln240_57)   --->   "%mul_ln75_74 = mul i24 %sext_ln75_76, i24 %sext_ln230_63"   --->   Operation 391 'mul' 'mul_ln75_74' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 4.47>
ST_4 : Operation 392 [1/2] (2.32ns)   --->   "%q_Q_h_V_0_load = load i4 %q_Q_h_V_0_addr" [kernel.cpp:230]   --->   Operation 392 'load' 'q_Q_h_V_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln230 = sext i12 %q_Q_h_V_0_load" [kernel.cpp:230]   --->   Operation 393 'sext' 'sext_ln230' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 394 [1/2] (2.32ns)   --->   "%q_Q_h_V_2_load = load i4 %q_Q_h_V_2_addr" [kernel.cpp:230]   --->   Operation 394 'load' 'q_Q_h_V_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln230_2 = sext i12 %q_Q_h_V_2_load" [kernel.cpp:230]   --->   Operation 395 'sext' 'sext_ln230_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 396 [1/2] (2.32ns)   --->   "%q_Q_h_V_4_load = load i4 %q_Q_h_V_4_addr" [kernel.cpp:230]   --->   Operation 396 'load' 'q_Q_h_V_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln230_4 = sext i12 %q_Q_h_V_4_load" [kernel.cpp:230]   --->   Operation 397 'sext' 'sext_ln230_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 398 [1/2] (2.32ns)   --->   "%q_Q_h_V_6_load = load i4 %q_Q_h_V_6_addr" [kernel.cpp:230]   --->   Operation 398 'load' 'q_Q_h_V_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 399 [1/1] (0.00ns)   --->   "%sext_ln230_6 = sext i12 %q_Q_h_V_6_load" [kernel.cpp:230]   --->   Operation 399 'sext' 'sext_ln230_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 400 [1/2] (2.32ns)   --->   "%q_Q_h_V_8_load = load i4 %q_Q_h_V_8_addr" [kernel.cpp:230]   --->   Operation 400 'load' 'q_Q_h_V_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln230_8 = sext i12 %q_Q_h_V_8_load" [kernel.cpp:230]   --->   Operation 401 'sext' 'sext_ln230_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 402 [1/2] (2.32ns)   --->   "%q_Q_h_V_10_load = load i4 %q_Q_h_V_10_addr" [kernel.cpp:230]   --->   Operation 402 'load' 'q_Q_h_V_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln230_10 = sext i12 %q_Q_h_V_10_load" [kernel.cpp:230]   --->   Operation 403 'sext' 'sext_ln230_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 404 [1/2] (2.32ns)   --->   "%q_Q_h_V_12_load = load i4 %q_Q_h_V_12_addr" [kernel.cpp:230]   --->   Operation 404 'load' 'q_Q_h_V_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln230_12 = sext i12 %q_Q_h_V_12_load" [kernel.cpp:230]   --->   Operation 405 'sext' 'sext_ln230_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 406 [1/2] (2.32ns)   --->   "%q_Q_h_V_14_load = load i4 %q_Q_h_V_14_addr" [kernel.cpp:230]   --->   Operation 406 'load' 'q_Q_h_V_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 407 [1/1] (0.00ns)   --->   "%sext_ln230_14 = sext i12 %q_Q_h_V_14_load" [kernel.cpp:230]   --->   Operation 407 'sext' 'sext_ln230_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 408 [1/2] (2.32ns)   --->   "%q_Q_h_V_15_load = load i4 %q_Q_h_V_15_addr" [kernel.cpp:230]   --->   Operation 408 'load' 'q_Q_h_V_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 409 [1/1] (0.00ns)   --->   "%sext_ln230_15 = sext i12 %q_Q_h_V_15_load" [kernel.cpp:230]   --->   Operation 409 'sext' 'sext_ln230_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 410 [1/1] (0.00ns)   --->   "%q_Q_h_V_16_addr = getelementptr i12 %q_Q_h_V_16, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 410 'getelementptr' 'q_Q_h_V_16_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 411 [2/2] (2.32ns)   --->   "%q_Q_h_V_16_load = load i4 %q_Q_h_V_16_addr" [kernel.cpp:230]   --->   Operation 411 'load' 'q_Q_h_V_16_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 412 [1/2] (2.32ns)   --->   "%q_Q_h_V_17_load = load i4 %q_Q_h_V_17_addr" [kernel.cpp:230]   --->   Operation 412 'load' 'q_Q_h_V_17_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln230_17 = sext i12 %q_Q_h_V_17_load" [kernel.cpp:230]   --->   Operation 413 'sext' 'sext_ln230_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 414 [1/1] (0.00ns)   --->   "%q_Q_h_V_18_addr = getelementptr i12 %q_Q_h_V_18, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 414 'getelementptr' 'q_Q_h_V_18_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 415 [2/2] (2.32ns)   --->   "%q_Q_h_V_18_load = load i4 %q_Q_h_V_18_addr" [kernel.cpp:230]   --->   Operation 415 'load' 'q_Q_h_V_18_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 416 [1/2] (2.32ns)   --->   "%q_Q_h_V_19_load = load i4 %q_Q_h_V_19_addr" [kernel.cpp:230]   --->   Operation 416 'load' 'q_Q_h_V_19_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln230_19 = sext i12 %q_Q_h_V_19_load" [kernel.cpp:230]   --->   Operation 417 'sext' 'sext_ln230_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 418 [1/1] (0.00ns)   --->   "%q_Q_h_V_20_addr = getelementptr i12 %q_Q_h_V_20, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 418 'getelementptr' 'q_Q_h_V_20_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 419 [2/2] (2.32ns)   --->   "%q_Q_h_V_20_load = load i4 %q_Q_h_V_20_addr" [kernel.cpp:230]   --->   Operation 419 'load' 'q_Q_h_V_20_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 420 [1/2] (2.32ns)   --->   "%q_Q_h_V_21_load = load i4 %q_Q_h_V_21_addr" [kernel.cpp:230]   --->   Operation 420 'load' 'q_Q_h_V_21_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln230_21 = sext i12 %q_Q_h_V_21_load" [kernel.cpp:230]   --->   Operation 421 'sext' 'sext_ln230_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 422 [1/1] (0.00ns)   --->   "%q_Q_h_V_22_addr = getelementptr i12 %q_Q_h_V_22, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 422 'getelementptr' 'q_Q_h_V_22_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 423 [2/2] (2.32ns)   --->   "%q_Q_h_V_22_load = load i4 %q_Q_h_V_22_addr" [kernel.cpp:230]   --->   Operation 423 'load' 'q_Q_h_V_22_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 424 [1/2] (2.32ns)   --->   "%q_Q_h_V_23_load = load i4 %q_Q_h_V_23_addr" [kernel.cpp:230]   --->   Operation 424 'load' 'q_Q_h_V_23_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 425 [1/1] (0.00ns)   --->   "%sext_ln230_23 = sext i12 %q_Q_h_V_23_load" [kernel.cpp:230]   --->   Operation 425 'sext' 'sext_ln230_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 426 [1/1] (0.00ns)   --->   "%q_Q_h_V_24_addr = getelementptr i12 %q_Q_h_V_24, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 426 'getelementptr' 'q_Q_h_V_24_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 427 [2/2] (2.32ns)   --->   "%q_Q_h_V_24_load = load i4 %q_Q_h_V_24_addr" [kernel.cpp:230]   --->   Operation 427 'load' 'q_Q_h_V_24_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 428 [1/2] (2.32ns)   --->   "%q_Q_h_V_25_load = load i4 %q_Q_h_V_25_addr" [kernel.cpp:230]   --->   Operation 428 'load' 'q_Q_h_V_25_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 429 [1/1] (0.00ns)   --->   "%sext_ln230_25 = sext i12 %q_Q_h_V_25_load" [kernel.cpp:230]   --->   Operation 429 'sext' 'sext_ln230_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 430 [1/1] (0.00ns)   --->   "%q_Q_h_V_26_addr = getelementptr i12 %q_Q_h_V_26, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 430 'getelementptr' 'q_Q_h_V_26_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 431 [2/2] (2.32ns)   --->   "%q_Q_h_V_26_load = load i4 %q_Q_h_V_26_addr" [kernel.cpp:230]   --->   Operation 431 'load' 'q_Q_h_V_26_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 432 [1/2] (2.32ns)   --->   "%q_Q_h_V_27_load = load i4 %q_Q_h_V_27_addr" [kernel.cpp:230]   --->   Operation 432 'load' 'q_Q_h_V_27_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln230_27 = sext i12 %q_Q_h_V_27_load" [kernel.cpp:230]   --->   Operation 433 'sext' 'sext_ln230_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 434 [1/1] (0.00ns)   --->   "%q_Q_h_V_28_addr = getelementptr i12 %q_Q_h_V_28, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 434 'getelementptr' 'q_Q_h_V_28_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 435 [2/2] (2.32ns)   --->   "%q_Q_h_V_28_load = load i4 %q_Q_h_V_28_addr" [kernel.cpp:230]   --->   Operation 435 'load' 'q_Q_h_V_28_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 436 [1/2] (2.32ns)   --->   "%q_Q_h_V_29_load = load i4 %q_Q_h_V_29_addr" [kernel.cpp:230]   --->   Operation 436 'load' 'q_Q_h_V_29_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 437 [1/1] (0.00ns)   --->   "%sext_ln230_29 = sext i12 %q_Q_h_V_29_load" [kernel.cpp:230]   --->   Operation 437 'sext' 'sext_ln230_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 438 [1/1] (0.00ns)   --->   "%q_Q_h_V_30_addr = getelementptr i12 %q_Q_h_V_30, i64 0, i64 %zext_ln230" [kernel.cpp:233]   --->   Operation 438 'getelementptr' 'q_Q_h_V_30_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 439 [2/2] (2.32ns)   --->   "%q_Q_h_V_30_load = load i4 %q_Q_h_V_30_addr" [kernel.cpp:230]   --->   Operation 439 'load' 'q_Q_h_V_30_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 440 [1/2] (2.32ns)   --->   "%q_Q_h_V_32_load = load i4 %q_Q_h_V_32_addr" [kernel.cpp:230]   --->   Operation 440 'load' 'q_Q_h_V_32_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln230_32 = sext i12 %q_Q_h_V_32_load" [kernel.cpp:230]   --->   Operation 441 'sext' 'sext_ln230_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 442 [1/2] (2.32ns)   --->   "%q_Q_h_V_34_load = load i4 %q_Q_h_V_34_addr" [kernel.cpp:230]   --->   Operation 442 'load' 'q_Q_h_V_34_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 443 [1/1] (0.00ns)   --->   "%sext_ln230_34 = sext i12 %q_Q_h_V_34_load" [kernel.cpp:230]   --->   Operation 443 'sext' 'sext_ln230_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 444 [1/2] (2.32ns)   --->   "%q_Q_h_V_36_load = load i4 %q_Q_h_V_36_addr" [kernel.cpp:230]   --->   Operation 444 'load' 'q_Q_h_V_36_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln230_36 = sext i12 %q_Q_h_V_36_load" [kernel.cpp:230]   --->   Operation 445 'sext' 'sext_ln230_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 446 [1/2] (2.32ns)   --->   "%q_Q_h_V_38_load = load i4 %q_Q_h_V_38_addr" [kernel.cpp:230]   --->   Operation 446 'load' 'q_Q_h_V_38_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 447 [1/1] (0.00ns)   --->   "%sext_ln230_38 = sext i12 %q_Q_h_V_38_load" [kernel.cpp:230]   --->   Operation 447 'sext' 'sext_ln230_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 448 [1/2] (2.32ns)   --->   "%q_Q_h_V_40_load = load i4 %q_Q_h_V_40_addr" [kernel.cpp:230]   --->   Operation 448 'load' 'q_Q_h_V_40_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln230_40 = sext i12 %q_Q_h_V_40_load" [kernel.cpp:230]   --->   Operation 449 'sext' 'sext_ln230_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 450 [1/2] (2.32ns)   --->   "%q_Q_h_V_42_load = load i4 %q_Q_h_V_42_addr" [kernel.cpp:230]   --->   Operation 450 'load' 'q_Q_h_V_42_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 451 [1/1] (0.00ns)   --->   "%sext_ln230_42 = sext i12 %q_Q_h_V_42_load" [kernel.cpp:230]   --->   Operation 451 'sext' 'sext_ln230_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 452 [1/2] (2.32ns)   --->   "%q_Q_h_V_44_load = load i4 %q_Q_h_V_44_addr" [kernel.cpp:230]   --->   Operation 452 'load' 'q_Q_h_V_44_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln230_44 = sext i12 %q_Q_h_V_44_load" [kernel.cpp:230]   --->   Operation 453 'sext' 'sext_ln230_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 454 [1/2] (2.32ns)   --->   "%q_Q_h_V_46_load = load i4 %q_Q_h_V_46_addr" [kernel.cpp:230]   --->   Operation 454 'load' 'q_Q_h_V_46_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln230_46 = sext i12 %q_Q_h_V_46_load" [kernel.cpp:230]   --->   Operation 455 'sext' 'sext_ln230_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 456 [1/2] (2.32ns)   --->   "%q_Q_h_V_48_load = load i4 %q_Q_h_V_48_addr" [kernel.cpp:230]   --->   Operation 456 'load' 'q_Q_h_V_48_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 457 [1/1] (0.00ns)   --->   "%sext_ln230_48 = sext i12 %q_Q_h_V_48_load" [kernel.cpp:230]   --->   Operation 457 'sext' 'sext_ln230_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 458 [1/2] (2.32ns)   --->   "%q_Q_h_V_50_load = load i4 %q_Q_h_V_50_addr" [kernel.cpp:230]   --->   Operation 458 'load' 'q_Q_h_V_50_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 459 [1/1] (0.00ns)   --->   "%sext_ln230_50 = sext i12 %q_Q_h_V_50_load" [kernel.cpp:230]   --->   Operation 459 'sext' 'sext_ln230_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 460 [1/2] (2.32ns)   --->   "%q_Q_h_V_52_load = load i4 %q_Q_h_V_52_addr" [kernel.cpp:230]   --->   Operation 460 'load' 'q_Q_h_V_52_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln230_52 = sext i12 %q_Q_h_V_52_load" [kernel.cpp:230]   --->   Operation 461 'sext' 'sext_ln230_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 462 [1/2] (2.32ns)   --->   "%q_Q_h_V_54_load = load i4 %q_Q_h_V_54_addr" [kernel.cpp:230]   --->   Operation 462 'load' 'q_Q_h_V_54_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln230_54 = sext i12 %q_Q_h_V_54_load" [kernel.cpp:230]   --->   Operation 463 'sext' 'sext_ln230_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 464 [1/2] (2.32ns)   --->   "%q_Q_h_V_56_load = load i4 %q_Q_h_V_56_addr" [kernel.cpp:230]   --->   Operation 464 'load' 'q_Q_h_V_56_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln230_56 = sext i12 %q_Q_h_V_56_load" [kernel.cpp:230]   --->   Operation 465 'sext' 'sext_ln230_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 466 [1/2] (2.32ns)   --->   "%q_Q_h_V_58_load = load i4 %q_Q_h_V_58_addr" [kernel.cpp:230]   --->   Operation 466 'load' 'q_Q_h_V_58_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 467 [1/1] (0.00ns)   --->   "%sext_ln230_58 = sext i12 %q_Q_h_V_58_load" [kernel.cpp:230]   --->   Operation 467 'sext' 'sext_ln230_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 468 [1/2] (2.32ns)   --->   "%q_Q_h_V_60_load = load i4 %q_Q_h_V_60_addr" [kernel.cpp:230]   --->   Operation 468 'load' 'q_Q_h_V_60_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln230_60 = sext i12 %q_Q_h_V_60_load" [kernel.cpp:230]   --->   Operation 469 'sext' 'sext_ln230_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 470 [1/2] (2.32ns)   --->   "%q_Q_h_V_61_load = load i4 %q_Q_h_V_61_addr" [kernel.cpp:230]   --->   Operation 470 'load' 'q_Q_h_V_61_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln230_61 = sext i12 %q_Q_h_V_61_load" [kernel.cpp:230]   --->   Operation 471 'sext' 'sext_ln230_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 472 [1/2] (2.32ns)   --->   "%q_K_h_V_0_load = load i4 %q_K_h_V_0_addr" [kernel.cpp:234]   --->   Operation 472 'load' 'q_K_h_V_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 473 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i12 %q_K_h_V_0_load"   --->   Operation 473 'sext' 'sext_ln75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 474 [3/3] (1.05ns) (grouped into DSP with root node add_ln240)   --->   "%mul_ln75 = mul i24 %sext_ln75, i24 %sext_ln230"   --->   Operation 474 'mul' 'mul_ln75' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 475 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_12 = mul i24 %sext_ln75_14, i24 %sext_ln230_1"   --->   Operation 475 'mul' 'mul_ln75_12' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 476 [1/2] (2.32ns)   --->   "%q_K_h_V_2_load = load i4 %q_K_h_V_2_addr" [kernel.cpp:234]   --->   Operation 476 'load' 'q_K_h_V_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln75_15 = sext i12 %q_K_h_V_2_load"   --->   Operation 477 'sext' 'sext_ln75_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 478 [3/3] (1.05ns) (grouped into DSP with root node add_ln240_1)   --->   "%mul_ln75_13 = mul i24 %sext_ln75_15, i24 %sext_ln230_2"   --->   Operation 478 'mul' 'mul_ln75_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 479 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_14 = mul i24 %sext_ln75_16, i24 %sext_ln230_3"   --->   Operation 479 'mul' 'mul_ln75_14' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 480 [1/2] (2.32ns)   --->   "%q_K_h_V_4_load = load i4 %q_K_h_V_4_addr" [kernel.cpp:234]   --->   Operation 480 'load' 'q_K_h_V_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 481 [1/1] (0.00ns)   --->   "%sext_ln75_17 = sext i12 %q_K_h_V_4_load"   --->   Operation 481 'sext' 'sext_ln75_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 482 [3/3] (1.05ns) (grouped into DSP with root node add_ln240_3)   --->   "%mul_ln75_15 = mul i24 %sext_ln75_17, i24 %sext_ln230_4"   --->   Operation 482 'mul' 'mul_ln75_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 483 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_16 = mul i24 %sext_ln75_18, i24 %sext_ln230_5"   --->   Operation 483 'mul' 'mul_ln75_16' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 484 [1/2] (2.32ns)   --->   "%q_K_h_V_6_load = load i4 %q_K_h_V_6_addr" [kernel.cpp:234]   --->   Operation 484 'load' 'q_K_h_V_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 485 [1/1] (0.00ns)   --->   "%sext_ln75_19 = sext i12 %q_K_h_V_6_load"   --->   Operation 485 'sext' 'sext_ln75_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 486 [3/3] (1.05ns) (grouped into DSP with root node add_ln240_4)   --->   "%mul_ln75_17 = mul i24 %sext_ln75_19, i24 %sext_ln230_6"   --->   Operation 486 'mul' 'mul_ln75_17' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 487 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_18 = mul i24 %sext_ln75_20, i24 %sext_ln230_7"   --->   Operation 487 'mul' 'mul_ln75_18' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 488 [1/2] (2.32ns)   --->   "%q_K_h_V_8_load = load i4 %q_K_h_V_8_addr" [kernel.cpp:234]   --->   Operation 488 'load' 'q_K_h_V_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 489 [1/1] (0.00ns)   --->   "%sext_ln75_21 = sext i12 %q_K_h_V_8_load"   --->   Operation 489 'sext' 'sext_ln75_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 490 [3/3] (1.05ns) (grouped into DSP with root node add_ln240_7)   --->   "%mul_ln75_19 = mul i24 %sext_ln75_21, i24 %sext_ln230_8"   --->   Operation 490 'mul' 'mul_ln75_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 491 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_20 = mul i24 %sext_ln75_22, i24 %sext_ln230_9"   --->   Operation 491 'mul' 'mul_ln75_20' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 492 [1/2] (2.32ns)   --->   "%q_K_h_V_10_load = load i4 %q_K_h_V_10_addr" [kernel.cpp:234]   --->   Operation 492 'load' 'q_K_h_V_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln75_23 = sext i12 %q_K_h_V_10_load"   --->   Operation 493 'sext' 'sext_ln75_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 494 [3/3] (1.05ns) (grouped into DSP with root node add_ln240_8)   --->   "%mul_ln75_21 = mul i24 %sext_ln75_23, i24 %sext_ln230_10"   --->   Operation 494 'mul' 'mul_ln75_21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 495 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_22 = mul i24 %sext_ln75_24, i24 %sext_ln230_11"   --->   Operation 495 'mul' 'mul_ln75_22' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 496 [1/2] (2.32ns)   --->   "%q_K_h_V_12_load = load i4 %q_K_h_V_12_addr" [kernel.cpp:234]   --->   Operation 496 'load' 'q_K_h_V_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 497 [1/1] (0.00ns)   --->   "%sext_ln75_25 = sext i12 %q_K_h_V_12_load"   --->   Operation 497 'sext' 'sext_ln75_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 498 [3/3] (1.05ns) (grouped into DSP with root node add_ln240_10)   --->   "%mul_ln75_23 = mul i24 %sext_ln75_25, i24 %sext_ln230_12"   --->   Operation 498 'mul' 'mul_ln75_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 499 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_24 = mul i24 %sext_ln75_26, i24 %sext_ln230_13"   --->   Operation 499 'mul' 'mul_ln75_24' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 500 [1/2] (2.32ns)   --->   "%q_K_h_V_14_load = load i4 %q_K_h_V_14_addr" [kernel.cpp:234]   --->   Operation 500 'load' 'q_K_h_V_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln75_27 = sext i12 %q_K_h_V_14_load"   --->   Operation 501 'sext' 'sext_ln75_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 502 [3/3] (1.05ns) (grouped into DSP with root node add_ln240_11)   --->   "%mul_ln75_25 = mul i24 %sext_ln75_27, i24 %sext_ln230_14"   --->   Operation 502 'mul' 'mul_ln75_25' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 503 [1/2] (2.32ns)   --->   "%q_K_h_V_15_load = load i4 %q_K_h_V_15_addr" [kernel.cpp:234]   --->   Operation 503 'load' 'q_K_h_V_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 504 [1/1] (0.00ns)   --->   "%sext_ln75_28 = sext i12 %q_K_h_V_15_load"   --->   Operation 504 'sext' 'sext_ln75_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 505 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_26 = mul i24 %sext_ln75_28, i24 %sext_ln230_15"   --->   Operation 505 'mul' 'mul_ln75_26' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 506 [1/1] (0.00ns)   --->   "%q_K_h_V_16_addr = getelementptr i12 %q_K_h_V_16, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 506 'getelementptr' 'q_K_h_V_16_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 507 [2/2] (2.32ns)   --->   "%q_K_h_V_16_load = load i4 %q_K_h_V_16_addr" [kernel.cpp:234]   --->   Operation 507 'load' 'q_K_h_V_16_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 508 [1/2] (2.32ns)   --->   "%q_K_h_V_17_load = load i4 %q_K_h_V_17_addr" [kernel.cpp:234]   --->   Operation 508 'load' 'q_K_h_V_17_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 509 [1/1] (0.00ns)   --->   "%sext_ln75_30 = sext i12 %q_K_h_V_17_load"   --->   Operation 509 'sext' 'sext_ln75_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 510 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_28 = mul i24 %sext_ln75_30, i24 %sext_ln230_17"   --->   Operation 510 'mul' 'mul_ln75_28' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 511 [1/1] (0.00ns)   --->   "%q_K_h_V_18_addr = getelementptr i12 %q_K_h_V_18, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 511 'getelementptr' 'q_K_h_V_18_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 512 [2/2] (2.32ns)   --->   "%q_K_h_V_18_load = load i4 %q_K_h_V_18_addr" [kernel.cpp:234]   --->   Operation 512 'load' 'q_K_h_V_18_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 513 [1/2] (2.32ns)   --->   "%q_K_h_V_19_load = load i4 %q_K_h_V_19_addr" [kernel.cpp:234]   --->   Operation 513 'load' 'q_K_h_V_19_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 514 [1/1] (0.00ns)   --->   "%sext_ln75_32 = sext i12 %q_K_h_V_19_load"   --->   Operation 514 'sext' 'sext_ln75_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 515 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_30 = mul i24 %sext_ln75_32, i24 %sext_ln230_19"   --->   Operation 515 'mul' 'mul_ln75_30' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 516 [1/1] (0.00ns)   --->   "%q_K_h_V_20_addr = getelementptr i12 %q_K_h_V_20, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 516 'getelementptr' 'q_K_h_V_20_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 517 [2/2] (2.32ns)   --->   "%q_K_h_V_20_load = load i4 %q_K_h_V_20_addr" [kernel.cpp:234]   --->   Operation 517 'load' 'q_K_h_V_20_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 518 [1/2] (2.32ns)   --->   "%q_K_h_V_21_load = load i4 %q_K_h_V_21_addr" [kernel.cpp:234]   --->   Operation 518 'load' 'q_K_h_V_21_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 519 [1/1] (0.00ns)   --->   "%sext_ln75_34 = sext i12 %q_K_h_V_21_load"   --->   Operation 519 'sext' 'sext_ln75_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 520 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_32 = mul i24 %sext_ln75_34, i24 %sext_ln230_21"   --->   Operation 520 'mul' 'mul_ln75_32' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 521 [1/1] (0.00ns)   --->   "%q_K_h_V_22_addr = getelementptr i12 %q_K_h_V_22, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 521 'getelementptr' 'q_K_h_V_22_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 522 [2/2] (2.32ns)   --->   "%q_K_h_V_22_load = load i4 %q_K_h_V_22_addr" [kernel.cpp:234]   --->   Operation 522 'load' 'q_K_h_V_22_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 523 [1/2] (2.32ns)   --->   "%q_K_h_V_23_load = load i4 %q_K_h_V_23_addr" [kernel.cpp:234]   --->   Operation 523 'load' 'q_K_h_V_23_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 524 [1/1] (0.00ns)   --->   "%sext_ln75_36 = sext i12 %q_K_h_V_23_load"   --->   Operation 524 'sext' 'sext_ln75_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 525 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_34 = mul i24 %sext_ln75_36, i24 %sext_ln230_23"   --->   Operation 525 'mul' 'mul_ln75_34' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 526 [1/1] (0.00ns)   --->   "%q_K_h_V_24_addr = getelementptr i12 %q_K_h_V_24, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 526 'getelementptr' 'q_K_h_V_24_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 527 [2/2] (2.32ns)   --->   "%q_K_h_V_24_load = load i4 %q_K_h_V_24_addr" [kernel.cpp:234]   --->   Operation 527 'load' 'q_K_h_V_24_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 528 [1/2] (2.32ns)   --->   "%q_K_h_V_25_load = load i4 %q_K_h_V_25_addr" [kernel.cpp:234]   --->   Operation 528 'load' 'q_K_h_V_25_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 529 [1/1] (0.00ns)   --->   "%sext_ln75_38 = sext i12 %q_K_h_V_25_load"   --->   Operation 529 'sext' 'sext_ln75_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 530 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_36 = mul i24 %sext_ln75_38, i24 %sext_ln230_25"   --->   Operation 530 'mul' 'mul_ln75_36' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 531 [1/1] (0.00ns)   --->   "%q_K_h_V_26_addr = getelementptr i12 %q_K_h_V_26, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 531 'getelementptr' 'q_K_h_V_26_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 532 [2/2] (2.32ns)   --->   "%q_K_h_V_26_load = load i4 %q_K_h_V_26_addr" [kernel.cpp:234]   --->   Operation 532 'load' 'q_K_h_V_26_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 533 [1/2] (2.32ns)   --->   "%q_K_h_V_27_load = load i4 %q_K_h_V_27_addr" [kernel.cpp:234]   --->   Operation 533 'load' 'q_K_h_V_27_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 534 [1/1] (0.00ns)   --->   "%sext_ln75_40 = sext i12 %q_K_h_V_27_load"   --->   Operation 534 'sext' 'sext_ln75_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 535 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_38 = mul i24 %sext_ln75_40, i24 %sext_ln230_27"   --->   Operation 535 'mul' 'mul_ln75_38' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 536 [1/1] (0.00ns)   --->   "%q_K_h_V_28_addr = getelementptr i12 %q_K_h_V_28, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 536 'getelementptr' 'q_K_h_V_28_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 537 [2/2] (2.32ns)   --->   "%q_K_h_V_28_load = load i4 %q_K_h_V_28_addr" [kernel.cpp:234]   --->   Operation 537 'load' 'q_K_h_V_28_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 538 [1/2] (2.32ns)   --->   "%q_K_h_V_29_load = load i4 %q_K_h_V_29_addr" [kernel.cpp:234]   --->   Operation 538 'load' 'q_K_h_V_29_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 539 [1/1] (0.00ns)   --->   "%sext_ln75_42 = sext i12 %q_K_h_V_29_load"   --->   Operation 539 'sext' 'sext_ln75_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 540 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_40 = mul i24 %sext_ln75_42, i24 %sext_ln230_29"   --->   Operation 540 'mul' 'mul_ln75_40' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 541 [1/1] (0.00ns)   --->   "%q_K_h_V_30_addr = getelementptr i12 %q_K_h_V_30, i64 0, i64 %j10_cast" [kernel.cpp:234]   --->   Operation 541 'getelementptr' 'q_K_h_V_30_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 542 [2/2] (2.32ns)   --->   "%q_K_h_V_30_load = load i4 %q_K_h_V_30_addr" [kernel.cpp:234]   --->   Operation 542 'load' 'q_K_h_V_30_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 543 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_42 = mul i24 %sext_ln75_44, i24 %sext_ln230_31"   --->   Operation 543 'mul' 'mul_ln75_42' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 544 [1/2] (2.32ns)   --->   "%q_K_h_V_32_load = load i4 %q_K_h_V_32_addr" [kernel.cpp:234]   --->   Operation 544 'load' 'q_K_h_V_32_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 545 [1/1] (0.00ns)   --->   "%sext_ln75_45 = sext i12 %q_K_h_V_32_load"   --->   Operation 545 'sext' 'sext_ln75_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 546 [3/3] (1.05ns) (grouped into DSP with root node add_ln240_31)   --->   "%mul_ln75_43 = mul i24 %sext_ln75_45, i24 %sext_ln230_32"   --->   Operation 546 'mul' 'mul_ln75_43' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 547 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_44 = mul i24 %sext_ln75_46, i24 %sext_ln230_33"   --->   Operation 547 'mul' 'mul_ln75_44' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 548 [1/2] (2.32ns)   --->   "%q_K_h_V_34_load = load i4 %q_K_h_V_34_addr" [kernel.cpp:234]   --->   Operation 548 'load' 'q_K_h_V_34_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 549 [1/1] (0.00ns)   --->   "%sext_ln75_47 = sext i12 %q_K_h_V_34_load"   --->   Operation 549 'sext' 'sext_ln75_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 550 [3/3] (1.05ns) (grouped into DSP with root node add_ln240_32)   --->   "%mul_ln75_45 = mul i24 %sext_ln75_47, i24 %sext_ln230_34"   --->   Operation 550 'mul' 'mul_ln75_45' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 551 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_46 = mul i24 %sext_ln75_48, i24 %sext_ln230_35"   --->   Operation 551 'mul' 'mul_ln75_46' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 552 [1/2] (2.32ns)   --->   "%q_K_h_V_36_load = load i4 %q_K_h_V_36_addr" [kernel.cpp:234]   --->   Operation 552 'load' 'q_K_h_V_36_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 553 [1/1] (0.00ns)   --->   "%sext_ln75_49 = sext i12 %q_K_h_V_36_load"   --->   Operation 553 'sext' 'sext_ln75_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 554 [3/3] (1.05ns) (grouped into DSP with root node add_ln240_34)   --->   "%mul_ln75_47 = mul i24 %sext_ln75_49, i24 %sext_ln230_36"   --->   Operation 554 'mul' 'mul_ln75_47' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 555 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_48 = mul i24 %sext_ln75_50, i24 %sext_ln230_37"   --->   Operation 555 'mul' 'mul_ln75_48' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 556 [1/2] (2.32ns)   --->   "%q_K_h_V_38_load = load i4 %q_K_h_V_38_addr" [kernel.cpp:234]   --->   Operation 556 'load' 'q_K_h_V_38_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 557 [1/1] (0.00ns)   --->   "%sext_ln75_51 = sext i12 %q_K_h_V_38_load"   --->   Operation 557 'sext' 'sext_ln75_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 558 [3/3] (1.05ns) (grouped into DSP with root node add_ln240_35)   --->   "%mul_ln75_49 = mul i24 %sext_ln75_51, i24 %sext_ln230_38"   --->   Operation 558 'mul' 'mul_ln75_49' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 559 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_50 = mul i24 %sext_ln75_52, i24 %sext_ln230_39"   --->   Operation 559 'mul' 'mul_ln75_50' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 560 [1/2] (2.32ns)   --->   "%q_K_h_V_40_load = load i4 %q_K_h_V_40_addr" [kernel.cpp:234]   --->   Operation 560 'load' 'q_K_h_V_40_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 561 [1/1] (0.00ns)   --->   "%sext_ln75_53 = sext i12 %q_K_h_V_40_load"   --->   Operation 561 'sext' 'sext_ln75_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 562 [3/3] (1.05ns) (grouped into DSP with root node add_ln240_38)   --->   "%mul_ln75_51 = mul i24 %sext_ln75_53, i24 %sext_ln230_40"   --->   Operation 562 'mul' 'mul_ln75_51' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 563 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_52 = mul i24 %sext_ln75_54, i24 %sext_ln230_41"   --->   Operation 563 'mul' 'mul_ln75_52' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 564 [1/2] (2.32ns)   --->   "%q_K_h_V_42_load = load i4 %q_K_h_V_42_addr" [kernel.cpp:234]   --->   Operation 564 'load' 'q_K_h_V_42_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 565 [1/1] (0.00ns)   --->   "%sext_ln75_55 = sext i12 %q_K_h_V_42_load"   --->   Operation 565 'sext' 'sext_ln75_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 566 [3/3] (1.05ns) (grouped into DSP with root node add_ln240_39)   --->   "%mul_ln75_53 = mul i24 %sext_ln75_55, i24 %sext_ln230_42"   --->   Operation 566 'mul' 'mul_ln75_53' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 567 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_54 = mul i24 %sext_ln75_56, i24 %sext_ln230_43"   --->   Operation 567 'mul' 'mul_ln75_54' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 568 [1/2] (2.32ns)   --->   "%q_K_h_V_44_load = load i4 %q_K_h_V_44_addr" [kernel.cpp:234]   --->   Operation 568 'load' 'q_K_h_V_44_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 569 [1/1] (0.00ns)   --->   "%sext_ln75_57 = sext i12 %q_K_h_V_44_load"   --->   Operation 569 'sext' 'sext_ln75_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 570 [3/3] (1.05ns) (grouped into DSP with root node add_ln240_41)   --->   "%mul_ln75_55 = mul i24 %sext_ln75_57, i24 %sext_ln230_44"   --->   Operation 570 'mul' 'mul_ln75_55' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 571 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_56 = mul i24 %sext_ln75_58, i24 %sext_ln230_45"   --->   Operation 571 'mul' 'mul_ln75_56' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 572 [1/2] (2.32ns)   --->   "%q_K_h_V_46_load = load i4 %q_K_h_V_46_addr" [kernel.cpp:234]   --->   Operation 572 'load' 'q_K_h_V_46_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 573 [1/1] (0.00ns)   --->   "%sext_ln75_59 = sext i12 %q_K_h_V_46_load"   --->   Operation 573 'sext' 'sext_ln75_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 574 [3/3] (1.05ns) (grouped into DSP with root node add_ln240_42)   --->   "%mul_ln75_57 = mul i24 %sext_ln75_59, i24 %sext_ln230_46"   --->   Operation 574 'mul' 'mul_ln75_57' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 575 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_58 = mul i24 %sext_ln75_60, i24 %sext_ln230_47"   --->   Operation 575 'mul' 'mul_ln75_58' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 576 [1/2] (2.32ns)   --->   "%q_K_h_V_48_load = load i4 %q_K_h_V_48_addr" [kernel.cpp:234]   --->   Operation 576 'load' 'q_K_h_V_48_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 577 [1/1] (0.00ns)   --->   "%sext_ln75_61 = sext i12 %q_K_h_V_48_load"   --->   Operation 577 'sext' 'sext_ln75_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 578 [3/3] (1.05ns) (grouped into DSP with root node add_ln240_46)   --->   "%mul_ln75_59 = mul i24 %sext_ln75_61, i24 %sext_ln230_48"   --->   Operation 578 'mul' 'mul_ln75_59' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 579 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_60 = mul i24 %sext_ln75_62, i24 %sext_ln230_49"   --->   Operation 579 'mul' 'mul_ln75_60' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 580 [1/2] (2.32ns)   --->   "%q_K_h_V_50_load = load i4 %q_K_h_V_50_addr" [kernel.cpp:234]   --->   Operation 580 'load' 'q_K_h_V_50_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 581 [1/1] (0.00ns)   --->   "%sext_ln75_63 = sext i12 %q_K_h_V_50_load"   --->   Operation 581 'sext' 'sext_ln75_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 582 [3/3] (1.05ns) (grouped into DSP with root node add_ln240_47)   --->   "%mul_ln75_61 = mul i24 %sext_ln75_63, i24 %sext_ln230_50"   --->   Operation 582 'mul' 'mul_ln75_61' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 583 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_62 = mul i24 %sext_ln75_64, i24 %sext_ln230_51"   --->   Operation 583 'mul' 'mul_ln75_62' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 584 [1/2] (2.32ns)   --->   "%q_K_h_V_52_load = load i4 %q_K_h_V_52_addr" [kernel.cpp:234]   --->   Operation 584 'load' 'q_K_h_V_52_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 585 [1/1] (0.00ns)   --->   "%sext_ln75_65 = sext i12 %q_K_h_V_52_load"   --->   Operation 585 'sext' 'sext_ln75_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 586 [3/3] (1.05ns) (grouped into DSP with root node add_ln240_49)   --->   "%mul_ln75_63 = mul i24 %sext_ln75_65, i24 %sext_ln230_52"   --->   Operation 586 'mul' 'mul_ln75_63' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 587 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_64 = mul i24 %sext_ln75_66, i24 %sext_ln230_53"   --->   Operation 587 'mul' 'mul_ln75_64' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 588 [1/2] (2.32ns)   --->   "%q_K_h_V_54_load = load i4 %q_K_h_V_54_addr" [kernel.cpp:234]   --->   Operation 588 'load' 'q_K_h_V_54_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 589 [1/1] (0.00ns)   --->   "%sext_ln75_67 = sext i12 %q_K_h_V_54_load"   --->   Operation 589 'sext' 'sext_ln75_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 590 [3/3] (1.05ns) (grouped into DSP with root node add_ln240_50)   --->   "%mul_ln75_65 = mul i24 %sext_ln75_67, i24 %sext_ln230_54"   --->   Operation 590 'mul' 'mul_ln75_65' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 591 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_66 = mul i24 %sext_ln75_68, i24 %sext_ln230_55"   --->   Operation 591 'mul' 'mul_ln75_66' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 592 [1/2] (2.32ns)   --->   "%q_K_h_V_56_load = load i4 %q_K_h_V_56_addr" [kernel.cpp:234]   --->   Operation 592 'load' 'q_K_h_V_56_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 593 [1/1] (0.00ns)   --->   "%sext_ln75_69 = sext i12 %q_K_h_V_56_load"   --->   Operation 593 'sext' 'sext_ln75_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 594 [3/3] (1.05ns) (grouped into DSP with root node add_ln240_53)   --->   "%mul_ln75_67 = mul i24 %sext_ln75_69, i24 %sext_ln230_56"   --->   Operation 594 'mul' 'mul_ln75_67' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 595 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_68 = mul i24 %sext_ln75_70, i24 %sext_ln230_57"   --->   Operation 595 'mul' 'mul_ln75_68' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 596 [1/2] (2.32ns)   --->   "%q_K_h_V_58_load = load i4 %q_K_h_V_58_addr" [kernel.cpp:234]   --->   Operation 596 'load' 'q_K_h_V_58_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 597 [1/1] (0.00ns)   --->   "%sext_ln75_71 = sext i12 %q_K_h_V_58_load"   --->   Operation 597 'sext' 'sext_ln75_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 598 [3/3] (1.05ns) (grouped into DSP with root node add_ln240_54)   --->   "%mul_ln75_69 = mul i24 %sext_ln75_71, i24 %sext_ln230_58"   --->   Operation 598 'mul' 'mul_ln75_69' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 599 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_70 = mul i24 %sext_ln75_72, i24 %sext_ln230_59"   --->   Operation 599 'mul' 'mul_ln75_70' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 600 [1/2] (2.32ns)   --->   "%q_K_h_V_60_load = load i4 %q_K_h_V_60_addr" [kernel.cpp:234]   --->   Operation 600 'load' 'q_K_h_V_60_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 601 [1/1] (0.00ns)   --->   "%sext_ln75_73 = sext i12 %q_K_h_V_60_load"   --->   Operation 601 'sext' 'sext_ln75_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 602 [3/3] (1.05ns) (grouped into DSP with root node add_ln240_56)   --->   "%mul_ln75_71 = mul i24 %sext_ln75_73, i24 %sext_ln230_60"   --->   Operation 602 'mul' 'mul_ln75_71' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 603 [1/2] (2.32ns)   --->   "%q_K_h_V_61_load = load i4 %q_K_h_V_61_addr" [kernel.cpp:234]   --->   Operation 603 'load' 'q_K_h_V_61_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 604 [1/1] (0.00ns)   --->   "%sext_ln75_74 = sext i12 %q_K_h_V_61_load"   --->   Operation 604 'sext' 'sext_ln75_74' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 605 [3/3] (1.05ns) (grouped into DSP with root node add_ln240_58)   --->   "%mul_ln75_72 = mul i24 %sext_ln75_74, i24 %sext_ln230_61"   --->   Operation 605 'mul' 'mul_ln75_72' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 606 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_73 = mul i24 %sext_ln75_75, i24 %sext_ln230_62"   --->   Operation 606 'mul' 'mul_ln75_73' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 607 [2/3] (1.05ns) (grouped into DSP with root node add_ln240_57)   --->   "%mul_ln75_74 = mul i24 %sext_ln75_76, i24 %sext_ln230_63"   --->   Operation 607 'mul' 'mul_ln75_74' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.37>
ST_5 : Operation 608 [1/2] (2.32ns)   --->   "%q_Q_h_V_16_load = load i4 %q_Q_h_V_16_addr" [kernel.cpp:230]   --->   Operation 608 'load' 'q_Q_h_V_16_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_5 : Operation 609 [1/1] (0.00ns)   --->   "%sext_ln230_16 = sext i12 %q_Q_h_V_16_load" [kernel.cpp:230]   --->   Operation 609 'sext' 'sext_ln230_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 610 [1/2] (2.32ns)   --->   "%q_Q_h_V_18_load = load i4 %q_Q_h_V_18_addr" [kernel.cpp:230]   --->   Operation 610 'load' 'q_Q_h_V_18_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_5 : Operation 611 [1/1] (0.00ns)   --->   "%sext_ln230_18 = sext i12 %q_Q_h_V_18_load" [kernel.cpp:230]   --->   Operation 611 'sext' 'sext_ln230_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 612 [1/2] (2.32ns)   --->   "%q_Q_h_V_20_load = load i4 %q_Q_h_V_20_addr" [kernel.cpp:230]   --->   Operation 612 'load' 'q_Q_h_V_20_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_5 : Operation 613 [1/1] (0.00ns)   --->   "%sext_ln230_20 = sext i12 %q_Q_h_V_20_load" [kernel.cpp:230]   --->   Operation 613 'sext' 'sext_ln230_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 614 [1/2] (2.32ns)   --->   "%q_Q_h_V_22_load = load i4 %q_Q_h_V_22_addr" [kernel.cpp:230]   --->   Operation 614 'load' 'q_Q_h_V_22_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_5 : Operation 615 [1/1] (0.00ns)   --->   "%sext_ln230_22 = sext i12 %q_Q_h_V_22_load" [kernel.cpp:230]   --->   Operation 615 'sext' 'sext_ln230_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 616 [1/2] (2.32ns)   --->   "%q_Q_h_V_24_load = load i4 %q_Q_h_V_24_addr" [kernel.cpp:230]   --->   Operation 616 'load' 'q_Q_h_V_24_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_5 : Operation 617 [1/1] (0.00ns)   --->   "%sext_ln230_24 = sext i12 %q_Q_h_V_24_load" [kernel.cpp:230]   --->   Operation 617 'sext' 'sext_ln230_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 618 [1/2] (2.32ns)   --->   "%q_Q_h_V_26_load = load i4 %q_Q_h_V_26_addr" [kernel.cpp:230]   --->   Operation 618 'load' 'q_Q_h_V_26_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_5 : Operation 619 [1/1] (0.00ns)   --->   "%sext_ln230_26 = sext i12 %q_Q_h_V_26_load" [kernel.cpp:230]   --->   Operation 619 'sext' 'sext_ln230_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 620 [1/2] (2.32ns)   --->   "%q_Q_h_V_28_load = load i4 %q_Q_h_V_28_addr" [kernel.cpp:230]   --->   Operation 620 'load' 'q_Q_h_V_28_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_5 : Operation 621 [1/1] (0.00ns)   --->   "%sext_ln230_28 = sext i12 %q_Q_h_V_28_load" [kernel.cpp:230]   --->   Operation 621 'sext' 'sext_ln230_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 622 [1/2] (2.32ns)   --->   "%q_Q_h_V_30_load = load i4 %q_Q_h_V_30_addr" [kernel.cpp:230]   --->   Operation 622 'load' 'q_Q_h_V_30_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_5 : Operation 623 [1/1] (0.00ns)   --->   "%sext_ln230_30 = sext i12 %q_Q_h_V_30_load" [kernel.cpp:230]   --->   Operation 623 'sext' 'sext_ln230_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 624 [2/3] (1.05ns) (grouped into DSP with root node add_ln240)   --->   "%mul_ln75 = mul i24 %sext_ln75, i24 %sext_ln230"   --->   Operation 624 'mul' 'mul_ln75' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 625 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_12 = mul i24 %sext_ln75_14, i24 %sext_ln230_1"   --->   Operation 625 'mul' 'mul_ln75_12' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 626 [2/3] (1.05ns) (grouped into DSP with root node add_ln240_1)   --->   "%mul_ln75_13 = mul i24 %sext_ln75_15, i24 %sext_ln230_2"   --->   Operation 626 'mul' 'mul_ln75_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 627 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_14 = mul i24 %sext_ln75_16, i24 %sext_ln230_3"   --->   Operation 627 'mul' 'mul_ln75_14' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 628 [2/3] (1.05ns) (grouped into DSP with root node add_ln240_3)   --->   "%mul_ln75_15 = mul i24 %sext_ln75_17, i24 %sext_ln230_4"   --->   Operation 628 'mul' 'mul_ln75_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 629 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_16 = mul i24 %sext_ln75_18, i24 %sext_ln230_5"   --->   Operation 629 'mul' 'mul_ln75_16' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 630 [2/3] (1.05ns) (grouped into DSP with root node add_ln240_4)   --->   "%mul_ln75_17 = mul i24 %sext_ln75_19, i24 %sext_ln230_6"   --->   Operation 630 'mul' 'mul_ln75_17' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 631 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_18 = mul i24 %sext_ln75_20, i24 %sext_ln230_7"   --->   Operation 631 'mul' 'mul_ln75_18' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 632 [2/3] (1.05ns) (grouped into DSP with root node add_ln240_7)   --->   "%mul_ln75_19 = mul i24 %sext_ln75_21, i24 %sext_ln230_8"   --->   Operation 632 'mul' 'mul_ln75_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 633 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_20 = mul i24 %sext_ln75_22, i24 %sext_ln230_9"   --->   Operation 633 'mul' 'mul_ln75_20' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 634 [2/3] (1.05ns) (grouped into DSP with root node add_ln240_8)   --->   "%mul_ln75_21 = mul i24 %sext_ln75_23, i24 %sext_ln230_10"   --->   Operation 634 'mul' 'mul_ln75_21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 635 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_22 = mul i24 %sext_ln75_24, i24 %sext_ln230_11"   --->   Operation 635 'mul' 'mul_ln75_22' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 636 [2/3] (1.05ns) (grouped into DSP with root node add_ln240_10)   --->   "%mul_ln75_23 = mul i24 %sext_ln75_25, i24 %sext_ln230_12"   --->   Operation 636 'mul' 'mul_ln75_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 637 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_24 = mul i24 %sext_ln75_26, i24 %sext_ln230_13"   --->   Operation 637 'mul' 'mul_ln75_24' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 638 [2/3] (1.05ns) (grouped into DSP with root node add_ln240_11)   --->   "%mul_ln75_25 = mul i24 %sext_ln75_27, i24 %sext_ln230_14"   --->   Operation 638 'mul' 'mul_ln75_25' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 639 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_26 = mul i24 %sext_ln75_28, i24 %sext_ln230_15"   --->   Operation 639 'mul' 'mul_ln75_26' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 640 [1/2] (2.32ns)   --->   "%q_K_h_V_16_load = load i4 %q_K_h_V_16_addr" [kernel.cpp:234]   --->   Operation 640 'load' 'q_K_h_V_16_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_5 : Operation 641 [1/1] (0.00ns)   --->   "%sext_ln75_29 = sext i12 %q_K_h_V_16_load"   --->   Operation 641 'sext' 'sext_ln75_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 642 [3/3] (1.05ns) (grouped into DSP with root node add_ln240_15)   --->   "%mul_ln75_27 = mul i24 %sext_ln75_29, i24 %sext_ln230_16"   --->   Operation 642 'mul' 'mul_ln75_27' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 643 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_28 = mul i24 %sext_ln75_30, i24 %sext_ln230_17"   --->   Operation 643 'mul' 'mul_ln75_28' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 644 [1/2] (2.32ns)   --->   "%q_K_h_V_18_load = load i4 %q_K_h_V_18_addr" [kernel.cpp:234]   --->   Operation 644 'load' 'q_K_h_V_18_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_5 : Operation 645 [1/1] (0.00ns)   --->   "%sext_ln75_31 = sext i12 %q_K_h_V_18_load"   --->   Operation 645 'sext' 'sext_ln75_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 646 [3/3] (1.05ns) (grouped into DSP with root node add_ln240_16)   --->   "%mul_ln75_29 = mul i24 %sext_ln75_31, i24 %sext_ln230_18"   --->   Operation 646 'mul' 'mul_ln75_29' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 647 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_30 = mul i24 %sext_ln75_32, i24 %sext_ln230_19"   --->   Operation 647 'mul' 'mul_ln75_30' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 648 [1/2] (2.32ns)   --->   "%q_K_h_V_20_load = load i4 %q_K_h_V_20_addr" [kernel.cpp:234]   --->   Operation 648 'load' 'q_K_h_V_20_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_5 : Operation 649 [1/1] (0.00ns)   --->   "%sext_ln75_33 = sext i12 %q_K_h_V_20_load"   --->   Operation 649 'sext' 'sext_ln75_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 650 [3/3] (1.05ns) (grouped into DSP with root node add_ln240_18)   --->   "%mul_ln75_31 = mul i24 %sext_ln75_33, i24 %sext_ln230_20"   --->   Operation 650 'mul' 'mul_ln75_31' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 651 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_32 = mul i24 %sext_ln75_34, i24 %sext_ln230_21"   --->   Operation 651 'mul' 'mul_ln75_32' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 652 [1/2] (2.32ns)   --->   "%q_K_h_V_22_load = load i4 %q_K_h_V_22_addr" [kernel.cpp:234]   --->   Operation 652 'load' 'q_K_h_V_22_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_5 : Operation 653 [1/1] (0.00ns)   --->   "%sext_ln75_35 = sext i12 %q_K_h_V_22_load"   --->   Operation 653 'sext' 'sext_ln75_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 654 [3/3] (1.05ns) (grouped into DSP with root node add_ln240_19)   --->   "%mul_ln75_33 = mul i24 %sext_ln75_35, i24 %sext_ln230_22"   --->   Operation 654 'mul' 'mul_ln75_33' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 655 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_34 = mul i24 %sext_ln75_36, i24 %sext_ln230_23"   --->   Operation 655 'mul' 'mul_ln75_34' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 656 [1/2] (2.32ns)   --->   "%q_K_h_V_24_load = load i4 %q_K_h_V_24_addr" [kernel.cpp:234]   --->   Operation 656 'load' 'q_K_h_V_24_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_5 : Operation 657 [1/1] (0.00ns)   --->   "%sext_ln75_37 = sext i12 %q_K_h_V_24_load"   --->   Operation 657 'sext' 'sext_ln75_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 658 [3/3] (1.05ns) (grouped into DSP with root node add_ln240_22)   --->   "%mul_ln75_35 = mul i24 %sext_ln75_37, i24 %sext_ln230_24"   --->   Operation 658 'mul' 'mul_ln75_35' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 659 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_36 = mul i24 %sext_ln75_38, i24 %sext_ln230_25"   --->   Operation 659 'mul' 'mul_ln75_36' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 660 [1/2] (2.32ns)   --->   "%q_K_h_V_26_load = load i4 %q_K_h_V_26_addr" [kernel.cpp:234]   --->   Operation 660 'load' 'q_K_h_V_26_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_5 : Operation 661 [1/1] (0.00ns)   --->   "%sext_ln75_39 = sext i12 %q_K_h_V_26_load"   --->   Operation 661 'sext' 'sext_ln75_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 662 [3/3] (1.05ns) (grouped into DSP with root node add_ln240_23)   --->   "%mul_ln75_37 = mul i24 %sext_ln75_39, i24 %sext_ln230_26"   --->   Operation 662 'mul' 'mul_ln75_37' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 663 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_38 = mul i24 %sext_ln75_40, i24 %sext_ln230_27"   --->   Operation 663 'mul' 'mul_ln75_38' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 664 [1/2] (2.32ns)   --->   "%q_K_h_V_28_load = load i4 %q_K_h_V_28_addr" [kernel.cpp:234]   --->   Operation 664 'load' 'q_K_h_V_28_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_5 : Operation 665 [1/1] (0.00ns)   --->   "%sext_ln75_41 = sext i12 %q_K_h_V_28_load"   --->   Operation 665 'sext' 'sext_ln75_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 666 [3/3] (1.05ns) (grouped into DSP with root node add_ln240_25)   --->   "%mul_ln75_39 = mul i24 %sext_ln75_41, i24 %sext_ln230_28"   --->   Operation 666 'mul' 'mul_ln75_39' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 667 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_40 = mul i24 %sext_ln75_42, i24 %sext_ln230_29"   --->   Operation 667 'mul' 'mul_ln75_40' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 668 [1/2] (2.32ns)   --->   "%q_K_h_V_30_load = load i4 %q_K_h_V_30_addr" [kernel.cpp:234]   --->   Operation 668 'load' 'q_K_h_V_30_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_5 : Operation 669 [1/1] (0.00ns)   --->   "%sext_ln75_43 = sext i12 %q_K_h_V_30_load"   --->   Operation 669 'sext' 'sext_ln75_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 670 [3/3] (1.05ns) (grouped into DSP with root node add_ln240_26)   --->   "%mul_ln75_41 = mul i24 %sext_ln75_43, i24 %sext_ln230_30"   --->   Operation 670 'mul' 'mul_ln75_41' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 671 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_42 = mul i24 %sext_ln75_44, i24 %sext_ln230_31"   --->   Operation 671 'mul' 'mul_ln75_42' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 672 [2/3] (1.05ns) (grouped into DSP with root node add_ln240_31)   --->   "%mul_ln75_43 = mul i24 %sext_ln75_45, i24 %sext_ln230_32"   --->   Operation 672 'mul' 'mul_ln75_43' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 673 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_44 = mul i24 %sext_ln75_46, i24 %sext_ln230_33"   --->   Operation 673 'mul' 'mul_ln75_44' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 674 [2/3] (1.05ns) (grouped into DSP with root node add_ln240_32)   --->   "%mul_ln75_45 = mul i24 %sext_ln75_47, i24 %sext_ln230_34"   --->   Operation 674 'mul' 'mul_ln75_45' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 675 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_46 = mul i24 %sext_ln75_48, i24 %sext_ln230_35"   --->   Operation 675 'mul' 'mul_ln75_46' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 676 [2/3] (1.05ns) (grouped into DSP with root node add_ln240_34)   --->   "%mul_ln75_47 = mul i24 %sext_ln75_49, i24 %sext_ln230_36"   --->   Operation 676 'mul' 'mul_ln75_47' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 677 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_48 = mul i24 %sext_ln75_50, i24 %sext_ln230_37"   --->   Operation 677 'mul' 'mul_ln75_48' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 678 [2/3] (1.05ns) (grouped into DSP with root node add_ln240_35)   --->   "%mul_ln75_49 = mul i24 %sext_ln75_51, i24 %sext_ln230_38"   --->   Operation 678 'mul' 'mul_ln75_49' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 679 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_50 = mul i24 %sext_ln75_52, i24 %sext_ln230_39"   --->   Operation 679 'mul' 'mul_ln75_50' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 680 [2/3] (1.05ns) (grouped into DSP with root node add_ln240_38)   --->   "%mul_ln75_51 = mul i24 %sext_ln75_53, i24 %sext_ln230_40"   --->   Operation 680 'mul' 'mul_ln75_51' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 681 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_52 = mul i24 %sext_ln75_54, i24 %sext_ln230_41"   --->   Operation 681 'mul' 'mul_ln75_52' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 682 [2/3] (1.05ns) (grouped into DSP with root node add_ln240_39)   --->   "%mul_ln75_53 = mul i24 %sext_ln75_55, i24 %sext_ln230_42"   --->   Operation 682 'mul' 'mul_ln75_53' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 683 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_54 = mul i24 %sext_ln75_56, i24 %sext_ln230_43"   --->   Operation 683 'mul' 'mul_ln75_54' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 684 [2/3] (1.05ns) (grouped into DSP with root node add_ln240_41)   --->   "%mul_ln75_55 = mul i24 %sext_ln75_57, i24 %sext_ln230_44"   --->   Operation 684 'mul' 'mul_ln75_55' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 685 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_56 = mul i24 %sext_ln75_58, i24 %sext_ln230_45"   --->   Operation 685 'mul' 'mul_ln75_56' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 686 [2/3] (1.05ns) (grouped into DSP with root node add_ln240_42)   --->   "%mul_ln75_57 = mul i24 %sext_ln75_59, i24 %sext_ln230_46"   --->   Operation 686 'mul' 'mul_ln75_57' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 687 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_58 = mul i24 %sext_ln75_60, i24 %sext_ln230_47"   --->   Operation 687 'mul' 'mul_ln75_58' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 688 [2/3] (1.05ns) (grouped into DSP with root node add_ln240_46)   --->   "%mul_ln75_59 = mul i24 %sext_ln75_61, i24 %sext_ln230_48"   --->   Operation 688 'mul' 'mul_ln75_59' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 689 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_60 = mul i24 %sext_ln75_62, i24 %sext_ln230_49"   --->   Operation 689 'mul' 'mul_ln75_60' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 690 [2/3] (1.05ns) (grouped into DSP with root node add_ln240_47)   --->   "%mul_ln75_61 = mul i24 %sext_ln75_63, i24 %sext_ln230_50"   --->   Operation 690 'mul' 'mul_ln75_61' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 691 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_62 = mul i24 %sext_ln75_64, i24 %sext_ln230_51"   --->   Operation 691 'mul' 'mul_ln75_62' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 692 [2/3] (1.05ns) (grouped into DSP with root node add_ln240_49)   --->   "%mul_ln75_63 = mul i24 %sext_ln75_65, i24 %sext_ln230_52"   --->   Operation 692 'mul' 'mul_ln75_63' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 693 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_64 = mul i24 %sext_ln75_66, i24 %sext_ln230_53"   --->   Operation 693 'mul' 'mul_ln75_64' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 694 [2/3] (1.05ns) (grouped into DSP with root node add_ln240_50)   --->   "%mul_ln75_65 = mul i24 %sext_ln75_67, i24 %sext_ln230_54"   --->   Operation 694 'mul' 'mul_ln75_65' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 695 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_66 = mul i24 %sext_ln75_68, i24 %sext_ln230_55"   --->   Operation 695 'mul' 'mul_ln75_66' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 696 [2/3] (1.05ns) (grouped into DSP with root node add_ln240_53)   --->   "%mul_ln75_67 = mul i24 %sext_ln75_69, i24 %sext_ln230_56"   --->   Operation 696 'mul' 'mul_ln75_67' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 697 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_68 = mul i24 %sext_ln75_70, i24 %sext_ln230_57"   --->   Operation 697 'mul' 'mul_ln75_68' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 698 [2/3] (1.05ns) (grouped into DSP with root node add_ln240_54)   --->   "%mul_ln75_69 = mul i24 %sext_ln75_71, i24 %sext_ln230_58"   --->   Operation 698 'mul' 'mul_ln75_69' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 699 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_70 = mul i24 %sext_ln75_72, i24 %sext_ln230_59"   --->   Operation 699 'mul' 'mul_ln75_70' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 700 [2/3] (1.05ns) (grouped into DSP with root node add_ln240_56)   --->   "%mul_ln75_71 = mul i24 %sext_ln75_73, i24 %sext_ln230_60"   --->   Operation 700 'mul' 'mul_ln75_71' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 701 [2/3] (1.05ns) (grouped into DSP with root node add_ln240_58)   --->   "%mul_ln75_72 = mul i24 %sext_ln75_74, i24 %sext_ln230_61"   --->   Operation 701 'mul' 'mul_ln75_72' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 702 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln75_73 = mul i24 %sext_ln75_75, i24 %sext_ln230_62"   --->   Operation 702 'mul' 'mul_ln75_73' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 703 [1/1] (0.00ns)   --->   "%sext_ln234_61 = sext i24 %mul_ln75_73" [kernel.cpp:234]   --->   Operation 703 'sext' 'sext_ln234_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 704 [1/3] (0.00ns) (grouped into DSP with root node add_ln240_57)   --->   "%mul_ln75_74 = mul i24 %sext_ln75_76, i24 %sext_ln230_63"   --->   Operation 704 'mul' 'mul_ln75_74' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 705 [1/1] (0.00ns) (grouped into DSP with root node add_ln240_57)   --->   "%sext_ln240 = sext i24 %mul_ln75_74" [kernel.cpp:240]   --->   Operation 705 'sext' 'sext_ln240' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 706 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_57 = add i25 %sext_ln234_61, i25 %sext_ln240" [kernel.cpp:240]   --->   Operation 706 'add' 'add_ln240_57' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.20>
ST_6 : Operation 707 [1/3] (0.00ns) (grouped into DSP with root node add_ln240)   --->   "%mul_ln75 = mul i24 %sext_ln75, i24 %sext_ln230"   --->   Operation 707 'mul' 'mul_ln75' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 708 [1/1] (0.00ns) (grouped into DSP with root node add_ln240)   --->   "%sext_ln239 = sext i24 %mul_ln75" [kernel.cpp:239]   --->   Operation 708 'sext' 'sext_ln239' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 709 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln75_12 = mul i24 %sext_ln75_14, i24 %sext_ln230_1"   --->   Operation 709 'mul' 'mul_ln75_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 710 [1/1] (0.00ns)   --->   "%sext_ln234 = sext i24 %mul_ln75_12" [kernel.cpp:234]   --->   Operation 710 'sext' 'sext_ln234' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 711 [1/3] (0.00ns) (grouped into DSP with root node add_ln240_1)   --->   "%mul_ln75_13 = mul i24 %sext_ln75_15, i24 %sext_ln230_2"   --->   Operation 711 'mul' 'mul_ln75_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 712 [1/1] (0.00ns) (grouped into DSP with root node add_ln240_1)   --->   "%sext_ln234_1 = sext i24 %mul_ln75_13" [kernel.cpp:234]   --->   Operation 712 'sext' 'sext_ln234_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 713 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln75_14 = mul i24 %sext_ln75_16, i24 %sext_ln230_3"   --->   Operation 713 'mul' 'mul_ln75_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 714 [1/1] (0.00ns)   --->   "%sext_ln234_2 = sext i24 %mul_ln75_14" [kernel.cpp:234]   --->   Operation 714 'sext' 'sext_ln234_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 715 [1/3] (0.00ns) (grouped into DSP with root node add_ln240_3)   --->   "%mul_ln75_15 = mul i24 %sext_ln75_17, i24 %sext_ln230_4"   --->   Operation 715 'mul' 'mul_ln75_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 716 [1/1] (0.00ns) (grouped into DSP with root node add_ln240_3)   --->   "%sext_ln234_3 = sext i24 %mul_ln75_15" [kernel.cpp:234]   --->   Operation 716 'sext' 'sext_ln234_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 717 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln75_16 = mul i24 %sext_ln75_18, i24 %sext_ln230_5"   --->   Operation 717 'mul' 'mul_ln75_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 718 [1/1] (0.00ns)   --->   "%sext_ln234_4 = sext i24 %mul_ln75_16" [kernel.cpp:234]   --->   Operation 718 'sext' 'sext_ln234_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 719 [1/3] (0.00ns) (grouped into DSP with root node add_ln240_4)   --->   "%mul_ln75_17 = mul i24 %sext_ln75_19, i24 %sext_ln230_6"   --->   Operation 719 'mul' 'mul_ln75_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 720 [1/1] (0.00ns) (grouped into DSP with root node add_ln240_4)   --->   "%sext_ln234_5 = sext i24 %mul_ln75_17" [kernel.cpp:234]   --->   Operation 720 'sext' 'sext_ln234_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 721 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln75_18 = mul i24 %sext_ln75_20, i24 %sext_ln230_7"   --->   Operation 721 'mul' 'mul_ln75_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 722 [1/1] (0.00ns)   --->   "%sext_ln234_6 = sext i24 %mul_ln75_18" [kernel.cpp:234]   --->   Operation 722 'sext' 'sext_ln234_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 723 [1/3] (0.00ns) (grouped into DSP with root node add_ln240_7)   --->   "%mul_ln75_19 = mul i24 %sext_ln75_21, i24 %sext_ln230_8"   --->   Operation 723 'mul' 'mul_ln75_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 724 [1/1] (0.00ns) (grouped into DSP with root node add_ln240_7)   --->   "%sext_ln234_7 = sext i24 %mul_ln75_19" [kernel.cpp:234]   --->   Operation 724 'sext' 'sext_ln234_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 725 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln75_20 = mul i24 %sext_ln75_22, i24 %sext_ln230_9"   --->   Operation 725 'mul' 'mul_ln75_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 726 [1/1] (0.00ns)   --->   "%sext_ln234_8 = sext i24 %mul_ln75_20" [kernel.cpp:234]   --->   Operation 726 'sext' 'sext_ln234_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 727 [1/3] (0.00ns) (grouped into DSP with root node add_ln240_8)   --->   "%mul_ln75_21 = mul i24 %sext_ln75_23, i24 %sext_ln230_10"   --->   Operation 727 'mul' 'mul_ln75_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 728 [1/1] (0.00ns) (grouped into DSP with root node add_ln240_8)   --->   "%sext_ln234_9 = sext i24 %mul_ln75_21" [kernel.cpp:234]   --->   Operation 728 'sext' 'sext_ln234_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 729 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln75_22 = mul i24 %sext_ln75_24, i24 %sext_ln230_11"   --->   Operation 729 'mul' 'mul_ln75_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 730 [1/1] (0.00ns)   --->   "%sext_ln234_10 = sext i24 %mul_ln75_22" [kernel.cpp:234]   --->   Operation 730 'sext' 'sext_ln234_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 731 [1/3] (0.00ns) (grouped into DSP with root node add_ln240_10)   --->   "%mul_ln75_23 = mul i24 %sext_ln75_25, i24 %sext_ln230_12"   --->   Operation 731 'mul' 'mul_ln75_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 732 [1/1] (0.00ns) (grouped into DSP with root node add_ln240_10)   --->   "%sext_ln234_11 = sext i24 %mul_ln75_23" [kernel.cpp:234]   --->   Operation 732 'sext' 'sext_ln234_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 733 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln75_24 = mul i24 %sext_ln75_26, i24 %sext_ln230_13"   --->   Operation 733 'mul' 'mul_ln75_24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 734 [1/1] (0.00ns)   --->   "%sext_ln234_12 = sext i24 %mul_ln75_24" [kernel.cpp:234]   --->   Operation 734 'sext' 'sext_ln234_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 735 [1/3] (0.00ns) (grouped into DSP with root node add_ln240_11)   --->   "%mul_ln75_25 = mul i24 %sext_ln75_27, i24 %sext_ln230_14"   --->   Operation 735 'mul' 'mul_ln75_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 736 [1/1] (0.00ns) (grouped into DSP with root node add_ln240_11)   --->   "%sext_ln234_13 = sext i24 %mul_ln75_25" [kernel.cpp:234]   --->   Operation 736 'sext' 'sext_ln234_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 737 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_26 = mul i24 %sext_ln75_28, i24 %sext_ln230_15"   --->   Operation 737 'mul' 'mul_ln75_26' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 738 [2/3] (1.05ns) (grouped into DSP with root node add_ln240_15)   --->   "%mul_ln75_27 = mul i24 %sext_ln75_29, i24 %sext_ln230_16"   --->   Operation 738 'mul' 'mul_ln75_27' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 739 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_28 = mul i24 %sext_ln75_30, i24 %sext_ln230_17"   --->   Operation 739 'mul' 'mul_ln75_28' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 740 [2/3] (1.05ns) (grouped into DSP with root node add_ln240_16)   --->   "%mul_ln75_29 = mul i24 %sext_ln75_31, i24 %sext_ln230_18"   --->   Operation 740 'mul' 'mul_ln75_29' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 741 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_30 = mul i24 %sext_ln75_32, i24 %sext_ln230_19"   --->   Operation 741 'mul' 'mul_ln75_30' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 742 [2/3] (1.05ns) (grouped into DSP with root node add_ln240_18)   --->   "%mul_ln75_31 = mul i24 %sext_ln75_33, i24 %sext_ln230_20"   --->   Operation 742 'mul' 'mul_ln75_31' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 743 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_32 = mul i24 %sext_ln75_34, i24 %sext_ln230_21"   --->   Operation 743 'mul' 'mul_ln75_32' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 744 [2/3] (1.05ns) (grouped into DSP with root node add_ln240_19)   --->   "%mul_ln75_33 = mul i24 %sext_ln75_35, i24 %sext_ln230_22"   --->   Operation 744 'mul' 'mul_ln75_33' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 745 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_34 = mul i24 %sext_ln75_36, i24 %sext_ln230_23"   --->   Operation 745 'mul' 'mul_ln75_34' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 746 [2/3] (1.05ns) (grouped into DSP with root node add_ln240_22)   --->   "%mul_ln75_35 = mul i24 %sext_ln75_37, i24 %sext_ln230_24"   --->   Operation 746 'mul' 'mul_ln75_35' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 747 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_36 = mul i24 %sext_ln75_38, i24 %sext_ln230_25"   --->   Operation 747 'mul' 'mul_ln75_36' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 748 [2/3] (1.05ns) (grouped into DSP with root node add_ln240_23)   --->   "%mul_ln75_37 = mul i24 %sext_ln75_39, i24 %sext_ln230_26"   --->   Operation 748 'mul' 'mul_ln75_37' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 749 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_38 = mul i24 %sext_ln75_40, i24 %sext_ln230_27"   --->   Operation 749 'mul' 'mul_ln75_38' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 750 [2/3] (1.05ns) (grouped into DSP with root node add_ln240_25)   --->   "%mul_ln75_39 = mul i24 %sext_ln75_41, i24 %sext_ln230_28"   --->   Operation 750 'mul' 'mul_ln75_39' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 751 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_40 = mul i24 %sext_ln75_42, i24 %sext_ln230_29"   --->   Operation 751 'mul' 'mul_ln75_40' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 752 [2/3] (1.05ns) (grouped into DSP with root node add_ln240_26)   --->   "%mul_ln75_41 = mul i24 %sext_ln75_43, i24 %sext_ln230_30"   --->   Operation 752 'mul' 'mul_ln75_41' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 753 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln75_42 = mul i24 %sext_ln75_44, i24 %sext_ln230_31"   --->   Operation 753 'mul' 'mul_ln75_42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 754 [1/1] (0.00ns)   --->   "%sext_ln234_30 = sext i24 %mul_ln75_42" [kernel.cpp:234]   --->   Operation 754 'sext' 'sext_ln234_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 755 [1/3] (0.00ns) (grouped into DSP with root node add_ln240_31)   --->   "%mul_ln75_43 = mul i24 %sext_ln75_45, i24 %sext_ln230_32"   --->   Operation 755 'mul' 'mul_ln75_43' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 756 [1/1] (0.00ns) (grouped into DSP with root node add_ln240_31)   --->   "%sext_ln234_31 = sext i24 %mul_ln75_43" [kernel.cpp:234]   --->   Operation 756 'sext' 'sext_ln234_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 757 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln75_44 = mul i24 %sext_ln75_46, i24 %sext_ln230_33"   --->   Operation 757 'mul' 'mul_ln75_44' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 758 [1/1] (0.00ns)   --->   "%sext_ln234_32 = sext i24 %mul_ln75_44" [kernel.cpp:234]   --->   Operation 758 'sext' 'sext_ln234_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 759 [1/3] (0.00ns) (grouped into DSP with root node add_ln240_32)   --->   "%mul_ln75_45 = mul i24 %sext_ln75_47, i24 %sext_ln230_34"   --->   Operation 759 'mul' 'mul_ln75_45' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 760 [1/1] (0.00ns) (grouped into DSP with root node add_ln240_32)   --->   "%sext_ln234_33 = sext i24 %mul_ln75_45" [kernel.cpp:234]   --->   Operation 760 'sext' 'sext_ln234_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 761 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln75_46 = mul i24 %sext_ln75_48, i24 %sext_ln230_35"   --->   Operation 761 'mul' 'mul_ln75_46' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 762 [1/1] (0.00ns)   --->   "%sext_ln234_34 = sext i24 %mul_ln75_46" [kernel.cpp:234]   --->   Operation 762 'sext' 'sext_ln234_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 763 [1/3] (0.00ns) (grouped into DSP with root node add_ln240_34)   --->   "%mul_ln75_47 = mul i24 %sext_ln75_49, i24 %sext_ln230_36"   --->   Operation 763 'mul' 'mul_ln75_47' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 764 [1/1] (0.00ns) (grouped into DSP with root node add_ln240_34)   --->   "%sext_ln234_35 = sext i24 %mul_ln75_47" [kernel.cpp:234]   --->   Operation 764 'sext' 'sext_ln234_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 765 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln75_48 = mul i24 %sext_ln75_50, i24 %sext_ln230_37"   --->   Operation 765 'mul' 'mul_ln75_48' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 766 [1/1] (0.00ns)   --->   "%sext_ln234_36 = sext i24 %mul_ln75_48" [kernel.cpp:234]   --->   Operation 766 'sext' 'sext_ln234_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 767 [1/3] (0.00ns) (grouped into DSP with root node add_ln240_35)   --->   "%mul_ln75_49 = mul i24 %sext_ln75_51, i24 %sext_ln230_38"   --->   Operation 767 'mul' 'mul_ln75_49' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 768 [1/1] (0.00ns) (grouped into DSP with root node add_ln240_35)   --->   "%sext_ln234_37 = sext i24 %mul_ln75_49" [kernel.cpp:234]   --->   Operation 768 'sext' 'sext_ln234_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 769 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln75_50 = mul i24 %sext_ln75_52, i24 %sext_ln230_39"   --->   Operation 769 'mul' 'mul_ln75_50' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 770 [1/1] (0.00ns)   --->   "%sext_ln234_38 = sext i24 %mul_ln75_50" [kernel.cpp:234]   --->   Operation 770 'sext' 'sext_ln234_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 771 [1/3] (0.00ns) (grouped into DSP with root node add_ln240_38)   --->   "%mul_ln75_51 = mul i24 %sext_ln75_53, i24 %sext_ln230_40"   --->   Operation 771 'mul' 'mul_ln75_51' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 772 [1/1] (0.00ns) (grouped into DSP with root node add_ln240_38)   --->   "%sext_ln234_39 = sext i24 %mul_ln75_51" [kernel.cpp:234]   --->   Operation 772 'sext' 'sext_ln234_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 773 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln75_52 = mul i24 %sext_ln75_54, i24 %sext_ln230_41"   --->   Operation 773 'mul' 'mul_ln75_52' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 774 [1/1] (0.00ns)   --->   "%sext_ln234_40 = sext i24 %mul_ln75_52" [kernel.cpp:234]   --->   Operation 774 'sext' 'sext_ln234_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 775 [1/3] (0.00ns) (grouped into DSP with root node add_ln240_39)   --->   "%mul_ln75_53 = mul i24 %sext_ln75_55, i24 %sext_ln230_42"   --->   Operation 775 'mul' 'mul_ln75_53' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 776 [1/1] (0.00ns) (grouped into DSP with root node add_ln240_39)   --->   "%sext_ln234_41 = sext i24 %mul_ln75_53" [kernel.cpp:234]   --->   Operation 776 'sext' 'sext_ln234_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 777 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln75_54 = mul i24 %sext_ln75_56, i24 %sext_ln230_43"   --->   Operation 777 'mul' 'mul_ln75_54' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 778 [1/1] (0.00ns)   --->   "%sext_ln234_42 = sext i24 %mul_ln75_54" [kernel.cpp:234]   --->   Operation 778 'sext' 'sext_ln234_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 779 [1/3] (0.00ns) (grouped into DSP with root node add_ln240_41)   --->   "%mul_ln75_55 = mul i24 %sext_ln75_57, i24 %sext_ln230_44"   --->   Operation 779 'mul' 'mul_ln75_55' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 780 [1/1] (0.00ns) (grouped into DSP with root node add_ln240_41)   --->   "%sext_ln234_43 = sext i24 %mul_ln75_55" [kernel.cpp:234]   --->   Operation 780 'sext' 'sext_ln234_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 781 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln75_56 = mul i24 %sext_ln75_58, i24 %sext_ln230_45"   --->   Operation 781 'mul' 'mul_ln75_56' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 782 [1/1] (0.00ns)   --->   "%sext_ln234_44 = sext i24 %mul_ln75_56" [kernel.cpp:234]   --->   Operation 782 'sext' 'sext_ln234_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 783 [1/3] (0.00ns) (grouped into DSP with root node add_ln240_42)   --->   "%mul_ln75_57 = mul i24 %sext_ln75_59, i24 %sext_ln230_46"   --->   Operation 783 'mul' 'mul_ln75_57' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 784 [1/1] (0.00ns) (grouped into DSP with root node add_ln240_42)   --->   "%sext_ln234_45 = sext i24 %mul_ln75_57" [kernel.cpp:234]   --->   Operation 784 'sext' 'sext_ln234_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 785 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln75_58 = mul i24 %sext_ln75_60, i24 %sext_ln230_47"   --->   Operation 785 'mul' 'mul_ln75_58' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 786 [1/1] (0.00ns)   --->   "%sext_ln234_46 = sext i24 %mul_ln75_58" [kernel.cpp:234]   --->   Operation 786 'sext' 'sext_ln234_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 787 [1/3] (0.00ns) (grouped into DSP with root node add_ln240_46)   --->   "%mul_ln75_59 = mul i24 %sext_ln75_61, i24 %sext_ln230_48"   --->   Operation 787 'mul' 'mul_ln75_59' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 788 [1/1] (0.00ns) (grouped into DSP with root node add_ln240_46)   --->   "%sext_ln234_47 = sext i24 %mul_ln75_59" [kernel.cpp:234]   --->   Operation 788 'sext' 'sext_ln234_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 789 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln75_60 = mul i24 %sext_ln75_62, i24 %sext_ln230_49"   --->   Operation 789 'mul' 'mul_ln75_60' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 790 [1/1] (0.00ns)   --->   "%sext_ln234_48 = sext i24 %mul_ln75_60" [kernel.cpp:234]   --->   Operation 790 'sext' 'sext_ln234_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 791 [1/3] (0.00ns) (grouped into DSP with root node add_ln240_47)   --->   "%mul_ln75_61 = mul i24 %sext_ln75_63, i24 %sext_ln230_50"   --->   Operation 791 'mul' 'mul_ln75_61' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 792 [1/1] (0.00ns) (grouped into DSP with root node add_ln240_47)   --->   "%sext_ln234_49 = sext i24 %mul_ln75_61" [kernel.cpp:234]   --->   Operation 792 'sext' 'sext_ln234_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 793 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln75_62 = mul i24 %sext_ln75_64, i24 %sext_ln230_51"   --->   Operation 793 'mul' 'mul_ln75_62' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 794 [1/1] (0.00ns)   --->   "%sext_ln234_50 = sext i24 %mul_ln75_62" [kernel.cpp:234]   --->   Operation 794 'sext' 'sext_ln234_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 795 [1/3] (0.00ns) (grouped into DSP with root node add_ln240_49)   --->   "%mul_ln75_63 = mul i24 %sext_ln75_65, i24 %sext_ln230_52"   --->   Operation 795 'mul' 'mul_ln75_63' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 796 [1/1] (0.00ns) (grouped into DSP with root node add_ln240_49)   --->   "%sext_ln234_51 = sext i24 %mul_ln75_63" [kernel.cpp:234]   --->   Operation 796 'sext' 'sext_ln234_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 797 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln75_64 = mul i24 %sext_ln75_66, i24 %sext_ln230_53"   --->   Operation 797 'mul' 'mul_ln75_64' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 798 [1/1] (0.00ns)   --->   "%sext_ln234_52 = sext i24 %mul_ln75_64" [kernel.cpp:234]   --->   Operation 798 'sext' 'sext_ln234_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 799 [1/3] (0.00ns) (grouped into DSP with root node add_ln240_50)   --->   "%mul_ln75_65 = mul i24 %sext_ln75_67, i24 %sext_ln230_54"   --->   Operation 799 'mul' 'mul_ln75_65' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 800 [1/1] (0.00ns) (grouped into DSP with root node add_ln240_50)   --->   "%sext_ln234_53 = sext i24 %mul_ln75_65" [kernel.cpp:234]   --->   Operation 800 'sext' 'sext_ln234_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 801 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln75_66 = mul i24 %sext_ln75_68, i24 %sext_ln230_55"   --->   Operation 801 'mul' 'mul_ln75_66' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 802 [1/1] (0.00ns)   --->   "%sext_ln234_54 = sext i24 %mul_ln75_66" [kernel.cpp:234]   --->   Operation 802 'sext' 'sext_ln234_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 803 [1/3] (0.00ns) (grouped into DSP with root node add_ln240_53)   --->   "%mul_ln75_67 = mul i24 %sext_ln75_69, i24 %sext_ln230_56"   --->   Operation 803 'mul' 'mul_ln75_67' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 804 [1/1] (0.00ns) (grouped into DSP with root node add_ln240_53)   --->   "%sext_ln234_55 = sext i24 %mul_ln75_67" [kernel.cpp:234]   --->   Operation 804 'sext' 'sext_ln234_55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 805 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln75_68 = mul i24 %sext_ln75_70, i24 %sext_ln230_57"   --->   Operation 805 'mul' 'mul_ln75_68' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 806 [1/1] (0.00ns)   --->   "%sext_ln234_56 = sext i24 %mul_ln75_68" [kernel.cpp:234]   --->   Operation 806 'sext' 'sext_ln234_56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 807 [1/3] (0.00ns) (grouped into DSP with root node add_ln240_54)   --->   "%mul_ln75_69 = mul i24 %sext_ln75_71, i24 %sext_ln230_58"   --->   Operation 807 'mul' 'mul_ln75_69' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 808 [1/1] (0.00ns) (grouped into DSP with root node add_ln240_54)   --->   "%sext_ln234_57 = sext i24 %mul_ln75_69" [kernel.cpp:234]   --->   Operation 808 'sext' 'sext_ln234_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 809 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln75_70 = mul i24 %sext_ln75_72, i24 %sext_ln230_59"   --->   Operation 809 'mul' 'mul_ln75_70' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 810 [1/1] (0.00ns)   --->   "%sext_ln234_58 = sext i24 %mul_ln75_70" [kernel.cpp:234]   --->   Operation 810 'sext' 'sext_ln234_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 811 [1/3] (0.00ns) (grouped into DSP with root node add_ln240_56)   --->   "%mul_ln75_71 = mul i24 %sext_ln75_73, i24 %sext_ln230_60"   --->   Operation 811 'mul' 'mul_ln75_71' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 812 [1/1] (0.00ns) (grouped into DSP with root node add_ln240_56)   --->   "%sext_ln234_59 = sext i24 %mul_ln75_71" [kernel.cpp:234]   --->   Operation 812 'sext' 'sext_ln234_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 813 [1/3] (0.00ns) (grouped into DSP with root node add_ln240_58)   --->   "%mul_ln75_72 = mul i24 %sext_ln75_74, i24 %sext_ln230_61"   --->   Operation 813 'mul' 'mul_ln75_72' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 814 [1/1] (0.00ns) (grouped into DSP with root node add_ln240_58)   --->   "%sext_ln234_60 = sext i24 %mul_ln75_72" [kernel.cpp:234]   --->   Operation 814 'sext' 'sext_ln234_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 815 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240 = add i32 %q_outp1_load, i32 %sext_ln239" [kernel.cpp:240]   --->   Operation 815 'add' 'add_ln240' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 816 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_1 = add i25 %sext_ln234, i25 %sext_ln234_1" [kernel.cpp:240]   --->   Operation 816 'add' 'add_ln240_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 817 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_3 = add i25 %sext_ln234_2, i25 %sext_ln234_3" [kernel.cpp:240]   --->   Operation 817 'add' 'add_ln240_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 818 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_4 = add i25 %sext_ln234_4, i25 %sext_ln234_5" [kernel.cpp:240]   --->   Operation 818 'add' 'add_ln240_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 819 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_7 = add i25 %sext_ln234_6, i25 %sext_ln234_7" [kernel.cpp:240]   --->   Operation 819 'add' 'add_ln240_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 820 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_8 = add i25 %sext_ln234_8, i25 %sext_ln234_9" [kernel.cpp:240]   --->   Operation 820 'add' 'add_ln240_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 821 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_10 = add i25 %sext_ln234_10, i25 %sext_ln234_11" [kernel.cpp:240]   --->   Operation 821 'add' 'add_ln240_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 822 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_11 = add i25 %sext_ln234_12, i25 %sext_ln234_13" [kernel.cpp:240]   --->   Operation 822 'add' 'add_ln240_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 823 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_31 = add i25 %sext_ln234_30, i25 %sext_ln234_31" [kernel.cpp:240]   --->   Operation 823 'add' 'add_ln240_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 824 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_32 = add i25 %sext_ln234_32, i25 %sext_ln234_33" [kernel.cpp:240]   --->   Operation 824 'add' 'add_ln240_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 825 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_34 = add i25 %sext_ln234_34, i25 %sext_ln234_35" [kernel.cpp:240]   --->   Operation 825 'add' 'add_ln240_34' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 826 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_35 = add i25 %sext_ln234_36, i25 %sext_ln234_37" [kernel.cpp:240]   --->   Operation 826 'add' 'add_ln240_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 827 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_38 = add i25 %sext_ln234_38, i25 %sext_ln234_39" [kernel.cpp:240]   --->   Operation 827 'add' 'add_ln240_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 828 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_39 = add i25 %sext_ln234_40, i25 %sext_ln234_41" [kernel.cpp:240]   --->   Operation 828 'add' 'add_ln240_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 829 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_41 = add i25 %sext_ln234_42, i25 %sext_ln234_43" [kernel.cpp:240]   --->   Operation 829 'add' 'add_ln240_41' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 830 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_42 = add i25 %sext_ln234_44, i25 %sext_ln234_45" [kernel.cpp:240]   --->   Operation 830 'add' 'add_ln240_42' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 831 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_46 = add i25 %sext_ln234_46, i25 %sext_ln234_47" [kernel.cpp:240]   --->   Operation 831 'add' 'add_ln240_46' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 832 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_47 = add i25 %sext_ln234_48, i25 %sext_ln234_49" [kernel.cpp:240]   --->   Operation 832 'add' 'add_ln240_47' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 833 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_49 = add i25 %sext_ln234_50, i25 %sext_ln234_51" [kernel.cpp:240]   --->   Operation 833 'add' 'add_ln240_49' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 834 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_50 = add i25 %sext_ln234_52, i25 %sext_ln234_53" [kernel.cpp:240]   --->   Operation 834 'add' 'add_ln240_50' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 835 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_53 = add i25 %sext_ln234_54, i25 %sext_ln234_55" [kernel.cpp:240]   --->   Operation 835 'add' 'add_ln240_53' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 836 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_54 = add i25 %sext_ln234_56, i25 %sext_ln234_57" [kernel.cpp:240]   --->   Operation 836 'add' 'add_ln240_54' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 837 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_56 = add i25 %sext_ln234_58, i25 %sext_ln234_59" [kernel.cpp:240]   --->   Operation 837 'add' 'add_ln240_56' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 838 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_57 = add i25 %sext_ln234_61, i25 %sext_ln240" [kernel.cpp:240]   --->   Operation 838 'add' 'add_ln240_57' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 839 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_58 = add i25 %add_ln240_57, i25 %sext_ln234_60" [kernel.cpp:240]   --->   Operation 839 'add' 'add_ln240_58' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 6.81>
ST_7 : Operation 840 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln75_26 = mul i24 %sext_ln75_28, i24 %sext_ln230_15"   --->   Operation 840 'mul' 'mul_ln75_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 841 [1/1] (0.00ns)   --->   "%sext_ln234_14 = sext i24 %mul_ln75_26" [kernel.cpp:234]   --->   Operation 841 'sext' 'sext_ln234_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 842 [1/3] (0.00ns) (grouped into DSP with root node add_ln240_15)   --->   "%mul_ln75_27 = mul i24 %sext_ln75_29, i24 %sext_ln230_16"   --->   Operation 842 'mul' 'mul_ln75_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 843 [1/1] (0.00ns) (grouped into DSP with root node add_ln240_15)   --->   "%sext_ln234_15 = sext i24 %mul_ln75_27" [kernel.cpp:234]   --->   Operation 843 'sext' 'sext_ln234_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 844 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln75_28 = mul i24 %sext_ln75_30, i24 %sext_ln230_17"   --->   Operation 844 'mul' 'mul_ln75_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 845 [1/1] (0.00ns)   --->   "%sext_ln234_16 = sext i24 %mul_ln75_28" [kernel.cpp:234]   --->   Operation 845 'sext' 'sext_ln234_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 846 [1/3] (0.00ns) (grouped into DSP with root node add_ln240_16)   --->   "%mul_ln75_29 = mul i24 %sext_ln75_31, i24 %sext_ln230_18"   --->   Operation 846 'mul' 'mul_ln75_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 847 [1/1] (0.00ns) (grouped into DSP with root node add_ln240_16)   --->   "%sext_ln234_17 = sext i24 %mul_ln75_29" [kernel.cpp:234]   --->   Operation 847 'sext' 'sext_ln234_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 848 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln75_30 = mul i24 %sext_ln75_32, i24 %sext_ln230_19"   --->   Operation 848 'mul' 'mul_ln75_30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 849 [1/1] (0.00ns)   --->   "%sext_ln234_18 = sext i24 %mul_ln75_30" [kernel.cpp:234]   --->   Operation 849 'sext' 'sext_ln234_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 850 [1/3] (0.00ns) (grouped into DSP with root node add_ln240_18)   --->   "%mul_ln75_31 = mul i24 %sext_ln75_33, i24 %sext_ln230_20"   --->   Operation 850 'mul' 'mul_ln75_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 851 [1/1] (0.00ns) (grouped into DSP with root node add_ln240_18)   --->   "%sext_ln234_19 = sext i24 %mul_ln75_31" [kernel.cpp:234]   --->   Operation 851 'sext' 'sext_ln234_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 852 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln75_32 = mul i24 %sext_ln75_34, i24 %sext_ln230_21"   --->   Operation 852 'mul' 'mul_ln75_32' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 853 [1/1] (0.00ns)   --->   "%sext_ln234_20 = sext i24 %mul_ln75_32" [kernel.cpp:234]   --->   Operation 853 'sext' 'sext_ln234_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 854 [1/3] (0.00ns) (grouped into DSP with root node add_ln240_19)   --->   "%mul_ln75_33 = mul i24 %sext_ln75_35, i24 %sext_ln230_22"   --->   Operation 854 'mul' 'mul_ln75_33' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 855 [1/1] (0.00ns) (grouped into DSP with root node add_ln240_19)   --->   "%sext_ln234_21 = sext i24 %mul_ln75_33" [kernel.cpp:234]   --->   Operation 855 'sext' 'sext_ln234_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 856 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln75_34 = mul i24 %sext_ln75_36, i24 %sext_ln230_23"   --->   Operation 856 'mul' 'mul_ln75_34' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 857 [1/1] (0.00ns)   --->   "%sext_ln234_22 = sext i24 %mul_ln75_34" [kernel.cpp:234]   --->   Operation 857 'sext' 'sext_ln234_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 858 [1/3] (0.00ns) (grouped into DSP with root node add_ln240_22)   --->   "%mul_ln75_35 = mul i24 %sext_ln75_37, i24 %sext_ln230_24"   --->   Operation 858 'mul' 'mul_ln75_35' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 859 [1/1] (0.00ns) (grouped into DSP with root node add_ln240_22)   --->   "%sext_ln234_23 = sext i24 %mul_ln75_35" [kernel.cpp:234]   --->   Operation 859 'sext' 'sext_ln234_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 860 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln75_36 = mul i24 %sext_ln75_38, i24 %sext_ln230_25"   --->   Operation 860 'mul' 'mul_ln75_36' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 861 [1/1] (0.00ns)   --->   "%sext_ln234_24 = sext i24 %mul_ln75_36" [kernel.cpp:234]   --->   Operation 861 'sext' 'sext_ln234_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 862 [1/3] (0.00ns) (grouped into DSP with root node add_ln240_23)   --->   "%mul_ln75_37 = mul i24 %sext_ln75_39, i24 %sext_ln230_26"   --->   Operation 862 'mul' 'mul_ln75_37' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 863 [1/1] (0.00ns) (grouped into DSP with root node add_ln240_23)   --->   "%sext_ln234_25 = sext i24 %mul_ln75_37" [kernel.cpp:234]   --->   Operation 863 'sext' 'sext_ln234_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 864 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln75_38 = mul i24 %sext_ln75_40, i24 %sext_ln230_27"   --->   Operation 864 'mul' 'mul_ln75_38' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 865 [1/1] (0.00ns)   --->   "%sext_ln234_26 = sext i24 %mul_ln75_38" [kernel.cpp:234]   --->   Operation 865 'sext' 'sext_ln234_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 866 [1/3] (0.00ns) (grouped into DSP with root node add_ln240_25)   --->   "%mul_ln75_39 = mul i24 %sext_ln75_41, i24 %sext_ln230_28"   --->   Operation 866 'mul' 'mul_ln75_39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 867 [1/1] (0.00ns) (grouped into DSP with root node add_ln240_25)   --->   "%sext_ln234_27 = sext i24 %mul_ln75_39" [kernel.cpp:234]   --->   Operation 867 'sext' 'sext_ln234_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 868 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln75_40 = mul i24 %sext_ln75_42, i24 %sext_ln230_29"   --->   Operation 868 'mul' 'mul_ln75_40' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 869 [1/1] (0.00ns)   --->   "%sext_ln234_28 = sext i24 %mul_ln75_40" [kernel.cpp:234]   --->   Operation 869 'sext' 'sext_ln234_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 870 [1/3] (0.00ns) (grouped into DSP with root node add_ln240_26)   --->   "%mul_ln75_41 = mul i24 %sext_ln75_43, i24 %sext_ln230_30"   --->   Operation 870 'mul' 'mul_ln75_41' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 871 [1/1] (0.00ns) (grouped into DSP with root node add_ln240_26)   --->   "%sext_ln234_29 = sext i24 %mul_ln75_41" [kernel.cpp:234]   --->   Operation 871 'sext' 'sext_ln234_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 872 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240 = add i32 %q_outp1_load, i32 %sext_ln239" [kernel.cpp:240]   --->   Operation 872 'add' 'add_ln240' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 873 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_1 = add i25 %sext_ln234, i25 %sext_ln234_1" [kernel.cpp:240]   --->   Operation 873 'add' 'add_ln240_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 874 [1/1] (0.00ns)   --->   "%sext_ln240_1 = sext i25 %add_ln240_1" [kernel.cpp:240]   --->   Operation 874 'sext' 'sext_ln240_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 875 [1/1] (2.55ns)   --->   "%add_ln240_2 = add i32 %sext_ln240_1, i32 %add_ln240" [kernel.cpp:240]   --->   Operation 875 'add' 'add_ln240_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 876 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_3 = add i25 %sext_ln234_2, i25 %sext_ln234_3" [kernel.cpp:240]   --->   Operation 876 'add' 'add_ln240_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 877 [1/1] (0.00ns)   --->   "%sext_ln240_2 = sext i25 %add_ln240_3" [kernel.cpp:240]   --->   Operation 877 'sext' 'sext_ln240_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 878 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_4 = add i25 %sext_ln234_4, i25 %sext_ln234_5" [kernel.cpp:240]   --->   Operation 878 'add' 'add_ln240_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 879 [1/1] (0.00ns)   --->   "%sext_ln240_3 = sext i25 %add_ln240_4" [kernel.cpp:240]   --->   Operation 879 'sext' 'sext_ln240_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 880 [1/1] (2.34ns)   --->   "%add_ln240_5 = add i26 %sext_ln240_3, i26 %sext_ln240_2" [kernel.cpp:240]   --->   Operation 880 'add' 'add_ln240_5' <Predicate = true> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 881 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_7 = add i25 %sext_ln234_6, i25 %sext_ln234_7" [kernel.cpp:240]   --->   Operation 881 'add' 'add_ln240_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 882 [1/1] (0.00ns)   --->   "%sext_ln240_5 = sext i25 %add_ln240_7" [kernel.cpp:240]   --->   Operation 882 'sext' 'sext_ln240_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 883 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_8 = add i25 %sext_ln234_8, i25 %sext_ln234_9" [kernel.cpp:240]   --->   Operation 883 'add' 'add_ln240_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 884 [1/1] (0.00ns)   --->   "%sext_ln240_6 = sext i25 %add_ln240_8" [kernel.cpp:240]   --->   Operation 884 'sext' 'sext_ln240_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 885 [1/1] (2.34ns)   --->   "%add_ln240_9 = add i26 %sext_ln240_6, i26 %sext_ln240_5" [kernel.cpp:240]   --->   Operation 885 'add' 'add_ln240_9' <Predicate = true> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 886 [1/1] (0.00ns)   --->   "%sext_ln240_7 = sext i26 %add_ln240_9" [kernel.cpp:240]   --->   Operation 886 'sext' 'sext_ln240_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 887 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_10 = add i25 %sext_ln234_10, i25 %sext_ln234_11" [kernel.cpp:240]   --->   Operation 887 'add' 'add_ln240_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 888 [1/1] (0.00ns)   --->   "%sext_ln240_8 = sext i25 %add_ln240_10" [kernel.cpp:240]   --->   Operation 888 'sext' 'sext_ln240_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 889 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_11 = add i25 %sext_ln234_12, i25 %sext_ln234_13" [kernel.cpp:240]   --->   Operation 889 'add' 'add_ln240_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 890 [1/1] (0.00ns)   --->   "%sext_ln240_9 = sext i25 %add_ln240_11" [kernel.cpp:240]   --->   Operation 890 'sext' 'sext_ln240_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 891 [1/1] (2.34ns)   --->   "%add_ln240_12 = add i26 %sext_ln240_9, i26 %sext_ln240_8" [kernel.cpp:240]   --->   Operation 891 'add' 'add_ln240_12' <Predicate = true> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 892 [1/1] (0.00ns)   --->   "%sext_ln240_10 = sext i26 %add_ln240_12" [kernel.cpp:240]   --->   Operation 892 'sext' 'sext_ln240_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 893 [1/1] (2.37ns)   --->   "%add_ln240_13 = add i27 %sext_ln240_10, i27 %sext_ln240_7" [kernel.cpp:240]   --->   Operation 893 'add' 'add_ln240_13' <Predicate = true> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 894 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_15 = add i25 %sext_ln234_14, i25 %sext_ln234_15" [kernel.cpp:240]   --->   Operation 894 'add' 'add_ln240_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 895 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_16 = add i25 %sext_ln234_16, i25 %sext_ln234_17" [kernel.cpp:240]   --->   Operation 895 'add' 'add_ln240_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 896 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_18 = add i25 %sext_ln234_18, i25 %sext_ln234_19" [kernel.cpp:240]   --->   Operation 896 'add' 'add_ln240_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 897 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_19 = add i25 %sext_ln234_20, i25 %sext_ln234_21" [kernel.cpp:240]   --->   Operation 897 'add' 'add_ln240_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 898 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_22 = add i25 %sext_ln234_22, i25 %sext_ln234_23" [kernel.cpp:240]   --->   Operation 898 'add' 'add_ln240_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 899 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_23 = add i25 %sext_ln234_24, i25 %sext_ln234_25" [kernel.cpp:240]   --->   Operation 899 'add' 'add_ln240_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 900 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_25 = add i25 %sext_ln234_26, i25 %sext_ln234_27" [kernel.cpp:240]   --->   Operation 900 'add' 'add_ln240_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 901 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_26 = add i25 %sext_ln234_28, i25 %sext_ln234_29" [kernel.cpp:240]   --->   Operation 901 'add' 'add_ln240_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 902 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_31 = add i25 %sext_ln234_30, i25 %sext_ln234_31" [kernel.cpp:240]   --->   Operation 902 'add' 'add_ln240_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 903 [1/1] (0.00ns)   --->   "%sext_ln240_27 = sext i25 %add_ln240_31" [kernel.cpp:240]   --->   Operation 903 'sext' 'sext_ln240_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 904 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_32 = add i25 %sext_ln234_32, i25 %sext_ln234_33" [kernel.cpp:240]   --->   Operation 904 'add' 'add_ln240_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 905 [1/1] (0.00ns)   --->   "%sext_ln240_28 = sext i25 %add_ln240_32" [kernel.cpp:240]   --->   Operation 905 'sext' 'sext_ln240_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 906 [1/1] (2.34ns)   --->   "%add_ln240_33 = add i26 %sext_ln240_28, i26 %sext_ln240_27" [kernel.cpp:240]   --->   Operation 906 'add' 'add_ln240_33' <Predicate = true> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 907 [1/1] (0.00ns)   --->   "%sext_ln240_29 = sext i26 %add_ln240_33" [kernel.cpp:240]   --->   Operation 907 'sext' 'sext_ln240_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 908 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_34 = add i25 %sext_ln234_34, i25 %sext_ln234_35" [kernel.cpp:240]   --->   Operation 908 'add' 'add_ln240_34' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 909 [1/1] (0.00ns)   --->   "%sext_ln240_30 = sext i25 %add_ln240_34" [kernel.cpp:240]   --->   Operation 909 'sext' 'sext_ln240_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 910 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_35 = add i25 %sext_ln234_36, i25 %sext_ln234_37" [kernel.cpp:240]   --->   Operation 910 'add' 'add_ln240_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 911 [1/1] (0.00ns)   --->   "%sext_ln240_31 = sext i25 %add_ln240_35" [kernel.cpp:240]   --->   Operation 911 'sext' 'sext_ln240_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 912 [1/1] (2.34ns)   --->   "%add_ln240_36 = add i26 %sext_ln240_31, i26 %sext_ln240_30" [kernel.cpp:240]   --->   Operation 912 'add' 'add_ln240_36' <Predicate = true> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 913 [1/1] (0.00ns)   --->   "%sext_ln240_32 = sext i26 %add_ln240_36" [kernel.cpp:240]   --->   Operation 913 'sext' 'sext_ln240_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 914 [1/1] (2.37ns)   --->   "%add_ln240_37 = add i27 %sext_ln240_32, i27 %sext_ln240_29" [kernel.cpp:240]   --->   Operation 914 'add' 'add_ln240_37' <Predicate = true> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 915 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_38 = add i25 %sext_ln234_38, i25 %sext_ln234_39" [kernel.cpp:240]   --->   Operation 915 'add' 'add_ln240_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 916 [1/1] (0.00ns)   --->   "%sext_ln240_34 = sext i25 %add_ln240_38" [kernel.cpp:240]   --->   Operation 916 'sext' 'sext_ln240_34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 917 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_39 = add i25 %sext_ln234_40, i25 %sext_ln234_41" [kernel.cpp:240]   --->   Operation 917 'add' 'add_ln240_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 918 [1/1] (0.00ns)   --->   "%sext_ln240_35 = sext i25 %add_ln240_39" [kernel.cpp:240]   --->   Operation 918 'sext' 'sext_ln240_35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 919 [1/1] (2.34ns)   --->   "%add_ln240_40 = add i26 %sext_ln240_35, i26 %sext_ln240_34" [kernel.cpp:240]   --->   Operation 919 'add' 'add_ln240_40' <Predicate = true> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 920 [1/1] (0.00ns)   --->   "%sext_ln240_36 = sext i26 %add_ln240_40" [kernel.cpp:240]   --->   Operation 920 'sext' 'sext_ln240_36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 921 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_41 = add i25 %sext_ln234_42, i25 %sext_ln234_43" [kernel.cpp:240]   --->   Operation 921 'add' 'add_ln240_41' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 922 [1/1] (0.00ns)   --->   "%sext_ln240_37 = sext i25 %add_ln240_41" [kernel.cpp:240]   --->   Operation 922 'sext' 'sext_ln240_37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 923 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_42 = add i25 %sext_ln234_44, i25 %sext_ln234_45" [kernel.cpp:240]   --->   Operation 923 'add' 'add_ln240_42' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 924 [1/1] (0.00ns)   --->   "%sext_ln240_38 = sext i25 %add_ln240_42" [kernel.cpp:240]   --->   Operation 924 'sext' 'sext_ln240_38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 925 [1/1] (2.34ns)   --->   "%add_ln240_43 = add i26 %sext_ln240_38, i26 %sext_ln240_37" [kernel.cpp:240]   --->   Operation 925 'add' 'add_ln240_43' <Predicate = true> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 926 [1/1] (0.00ns)   --->   "%sext_ln240_39 = sext i26 %add_ln240_43" [kernel.cpp:240]   --->   Operation 926 'sext' 'sext_ln240_39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 927 [1/1] (2.37ns)   --->   "%add_ln240_44 = add i27 %sext_ln240_39, i27 %sext_ln240_36" [kernel.cpp:240]   --->   Operation 927 'add' 'add_ln240_44' <Predicate = true> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 928 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_46 = add i25 %sext_ln234_46, i25 %sext_ln234_47" [kernel.cpp:240]   --->   Operation 928 'add' 'add_ln240_46' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 929 [1/1] (0.00ns)   --->   "%sext_ln240_42 = sext i25 %add_ln240_46" [kernel.cpp:240]   --->   Operation 929 'sext' 'sext_ln240_42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 930 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_47 = add i25 %sext_ln234_48, i25 %sext_ln234_49" [kernel.cpp:240]   --->   Operation 930 'add' 'add_ln240_47' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 931 [1/1] (0.00ns)   --->   "%sext_ln240_43 = sext i25 %add_ln240_47" [kernel.cpp:240]   --->   Operation 931 'sext' 'sext_ln240_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 932 [1/1] (2.34ns)   --->   "%add_ln240_48 = add i26 %sext_ln240_43, i26 %sext_ln240_42" [kernel.cpp:240]   --->   Operation 932 'add' 'add_ln240_48' <Predicate = true> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 933 [1/1] (0.00ns)   --->   "%sext_ln240_44 = sext i26 %add_ln240_48" [kernel.cpp:240]   --->   Operation 933 'sext' 'sext_ln240_44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 934 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_49 = add i25 %sext_ln234_50, i25 %sext_ln234_51" [kernel.cpp:240]   --->   Operation 934 'add' 'add_ln240_49' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 935 [1/1] (0.00ns)   --->   "%sext_ln240_45 = sext i25 %add_ln240_49" [kernel.cpp:240]   --->   Operation 935 'sext' 'sext_ln240_45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 936 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_50 = add i25 %sext_ln234_52, i25 %sext_ln234_53" [kernel.cpp:240]   --->   Operation 936 'add' 'add_ln240_50' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 937 [1/1] (0.00ns)   --->   "%sext_ln240_46 = sext i25 %add_ln240_50" [kernel.cpp:240]   --->   Operation 937 'sext' 'sext_ln240_46' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 938 [1/1] (2.34ns)   --->   "%add_ln240_51 = add i26 %sext_ln240_46, i26 %sext_ln240_45" [kernel.cpp:240]   --->   Operation 938 'add' 'add_ln240_51' <Predicate = true> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 939 [1/1] (0.00ns)   --->   "%sext_ln240_47 = sext i26 %add_ln240_51" [kernel.cpp:240]   --->   Operation 939 'sext' 'sext_ln240_47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 940 [1/1] (2.37ns)   --->   "%add_ln240_52 = add i27 %sext_ln240_47, i27 %sext_ln240_44" [kernel.cpp:240]   --->   Operation 940 'add' 'add_ln240_52' <Predicate = true> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 941 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_53 = add i25 %sext_ln234_54, i25 %sext_ln234_55" [kernel.cpp:240]   --->   Operation 941 'add' 'add_ln240_53' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 942 [1/1] (0.00ns)   --->   "%sext_ln240_49 = sext i25 %add_ln240_53" [kernel.cpp:240]   --->   Operation 942 'sext' 'sext_ln240_49' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 943 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_54 = add i25 %sext_ln234_56, i25 %sext_ln234_57" [kernel.cpp:240]   --->   Operation 943 'add' 'add_ln240_54' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 944 [1/1] (0.00ns)   --->   "%sext_ln240_50 = sext i25 %add_ln240_54" [kernel.cpp:240]   --->   Operation 944 'sext' 'sext_ln240_50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 945 [1/1] (2.34ns)   --->   "%add_ln240_55 = add i26 %sext_ln240_50, i26 %sext_ln240_49" [kernel.cpp:240]   --->   Operation 945 'add' 'add_ln240_55' <Predicate = true> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 946 [1/1] (0.00ns)   --->   "%sext_ln240_51 = sext i26 %add_ln240_55" [kernel.cpp:240]   --->   Operation 946 'sext' 'sext_ln240_51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 947 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_56 = add i25 %sext_ln234_58, i25 %sext_ln234_59" [kernel.cpp:240]   --->   Operation 947 'add' 'add_ln240_56' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 948 [1/1] (0.00ns)   --->   "%sext_ln240_52 = sext i25 %add_ln240_56" [kernel.cpp:240]   --->   Operation 948 'sext' 'sext_ln240_52' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 949 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_58 = add i25 %add_ln240_57, i25 %sext_ln234_60" [kernel.cpp:240]   --->   Operation 949 'add' 'add_ln240_58' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 950 [1/1] (0.00ns)   --->   "%sext_ln240_53 = sext i25 %add_ln240_58" [kernel.cpp:240]   --->   Operation 950 'sext' 'sext_ln240_53' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 951 [1/1] (2.34ns)   --->   "%add_ln240_59 = add i26 %sext_ln240_53, i26 %sext_ln240_52" [kernel.cpp:240]   --->   Operation 951 'add' 'add_ln240_59' <Predicate = true> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 952 [1/1] (0.00ns)   --->   "%sext_ln240_54 = sext i26 %add_ln240_59" [kernel.cpp:240]   --->   Operation 952 'sext' 'sext_ln240_54' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 953 [1/1] (2.37ns)   --->   "%add_ln240_60 = add i27 %sext_ln240_54, i27 %sext_ln240_51" [kernel.cpp:240]   --->   Operation 953 'add' 'add_ln240_60' <Predicate = true> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.81>
ST_8 : Operation 954 [1/1] (0.00ns)   --->   "%sext_ln240_4 = sext i26 %add_ln240_5" [kernel.cpp:240]   --->   Operation 954 'sext' 'sext_ln240_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 955 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln240_6 = add i32 %sext_ln240_4, i32 %add_ln240_2" [kernel.cpp:240]   --->   Operation 955 'add' 'add_ln240_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 956 [1/1] (0.00ns)   --->   "%sext_ln240_11 = sext i27 %add_ln240_13" [kernel.cpp:240]   --->   Operation 956 'sext' 'sext_ln240_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 957 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln240_14 = add i32 %sext_ln240_11, i32 %add_ln240_6" [kernel.cpp:240]   --->   Operation 957 'add' 'add_ln240_14' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 958 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_15 = add i25 %sext_ln234_14, i25 %sext_ln234_15" [kernel.cpp:240]   --->   Operation 958 'add' 'add_ln240_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 959 [1/1] (0.00ns)   --->   "%sext_ln240_12 = sext i25 %add_ln240_15" [kernel.cpp:240]   --->   Operation 959 'sext' 'sext_ln240_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 960 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_16 = add i25 %sext_ln234_16, i25 %sext_ln234_17" [kernel.cpp:240]   --->   Operation 960 'add' 'add_ln240_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 961 [1/1] (0.00ns)   --->   "%sext_ln240_13 = sext i25 %add_ln240_16" [kernel.cpp:240]   --->   Operation 961 'sext' 'sext_ln240_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 962 [1/1] (2.34ns)   --->   "%add_ln240_17 = add i26 %sext_ln240_13, i26 %sext_ln240_12" [kernel.cpp:240]   --->   Operation 962 'add' 'add_ln240_17' <Predicate = true> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 963 [1/1] (0.00ns)   --->   "%sext_ln240_14 = sext i26 %add_ln240_17" [kernel.cpp:240]   --->   Operation 963 'sext' 'sext_ln240_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 964 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_18 = add i25 %sext_ln234_18, i25 %sext_ln234_19" [kernel.cpp:240]   --->   Operation 964 'add' 'add_ln240_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 965 [1/1] (0.00ns)   --->   "%sext_ln240_15 = sext i25 %add_ln240_18" [kernel.cpp:240]   --->   Operation 965 'sext' 'sext_ln240_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 966 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_19 = add i25 %sext_ln234_20, i25 %sext_ln234_21" [kernel.cpp:240]   --->   Operation 966 'add' 'add_ln240_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 967 [1/1] (0.00ns)   --->   "%sext_ln240_16 = sext i25 %add_ln240_19" [kernel.cpp:240]   --->   Operation 967 'sext' 'sext_ln240_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 968 [1/1] (2.34ns)   --->   "%add_ln240_20 = add i26 %sext_ln240_16, i26 %sext_ln240_15" [kernel.cpp:240]   --->   Operation 968 'add' 'add_ln240_20' <Predicate = true> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 969 [1/1] (0.00ns)   --->   "%sext_ln240_17 = sext i26 %add_ln240_20" [kernel.cpp:240]   --->   Operation 969 'sext' 'sext_ln240_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 970 [1/1] (2.37ns)   --->   "%add_ln240_21 = add i27 %sext_ln240_17, i27 %sext_ln240_14" [kernel.cpp:240]   --->   Operation 970 'add' 'add_ln240_21' <Predicate = true> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 971 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_22 = add i25 %sext_ln234_22, i25 %sext_ln234_23" [kernel.cpp:240]   --->   Operation 971 'add' 'add_ln240_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 972 [1/1] (0.00ns)   --->   "%sext_ln240_19 = sext i25 %add_ln240_22" [kernel.cpp:240]   --->   Operation 972 'sext' 'sext_ln240_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 973 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_23 = add i25 %sext_ln234_24, i25 %sext_ln234_25" [kernel.cpp:240]   --->   Operation 973 'add' 'add_ln240_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 974 [1/1] (0.00ns)   --->   "%sext_ln240_20 = sext i25 %add_ln240_23" [kernel.cpp:240]   --->   Operation 974 'sext' 'sext_ln240_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 975 [1/1] (2.34ns)   --->   "%add_ln240_24 = add i26 %sext_ln240_20, i26 %sext_ln240_19" [kernel.cpp:240]   --->   Operation 975 'add' 'add_ln240_24' <Predicate = true> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 976 [1/1] (0.00ns)   --->   "%sext_ln240_21 = sext i26 %add_ln240_24" [kernel.cpp:240]   --->   Operation 976 'sext' 'sext_ln240_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 977 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_25 = add i25 %sext_ln234_26, i25 %sext_ln234_27" [kernel.cpp:240]   --->   Operation 977 'add' 'add_ln240_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 978 [1/1] (0.00ns)   --->   "%sext_ln240_22 = sext i25 %add_ln240_25" [kernel.cpp:240]   --->   Operation 978 'sext' 'sext_ln240_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 979 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln240_26 = add i25 %sext_ln234_28, i25 %sext_ln234_29" [kernel.cpp:240]   --->   Operation 979 'add' 'add_ln240_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 980 [1/1] (0.00ns)   --->   "%sext_ln240_23 = sext i25 %add_ln240_26" [kernel.cpp:240]   --->   Operation 980 'sext' 'sext_ln240_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 981 [1/1] (2.34ns)   --->   "%add_ln240_27 = add i26 %sext_ln240_23, i26 %sext_ln240_22" [kernel.cpp:240]   --->   Operation 981 'add' 'add_ln240_27' <Predicate = true> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 982 [1/1] (0.00ns)   --->   "%sext_ln240_24 = sext i26 %add_ln240_27" [kernel.cpp:240]   --->   Operation 982 'sext' 'sext_ln240_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 983 [1/1] (2.37ns)   --->   "%add_ln240_28 = add i27 %sext_ln240_24, i27 %sext_ln240_21" [kernel.cpp:240]   --->   Operation 983 'add' 'add_ln240_28' <Predicate = true> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 984 [1/1] (0.00ns)   --->   "%sext_ln240_33 = sext i27 %add_ln240_37" [kernel.cpp:240]   --->   Operation 984 'sext' 'sext_ln240_33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 985 [1/1] (0.00ns)   --->   "%sext_ln240_40 = sext i27 %add_ln240_44" [kernel.cpp:240]   --->   Operation 985 'sext' 'sext_ln240_40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 986 [1/1] (2.40ns)   --->   "%add_ln240_45 = add i28 %sext_ln240_40, i28 %sext_ln240_33" [kernel.cpp:240]   --->   Operation 986 'add' 'add_ln240_45' <Predicate = true> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 987 [1/1] (0.00ns)   --->   "%sext_ln240_41 = sext i28 %add_ln240_45" [kernel.cpp:240]   --->   Operation 987 'sext' 'sext_ln240_41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 988 [1/1] (0.00ns)   --->   "%sext_ln240_48 = sext i27 %add_ln240_52" [kernel.cpp:240]   --->   Operation 988 'sext' 'sext_ln240_48' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 989 [1/1] (0.00ns)   --->   "%sext_ln240_55 = sext i27 %add_ln240_60" [kernel.cpp:240]   --->   Operation 989 'sext' 'sext_ln240_55' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 990 [1/1] (2.40ns)   --->   "%add_ln240_61 = add i28 %sext_ln240_55, i28 %sext_ln240_48" [kernel.cpp:240]   --->   Operation 990 'add' 'add_ln240_61' <Predicate = true> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 991 [1/1] (0.00ns)   --->   "%sext_ln240_56 = sext i28 %add_ln240_61" [kernel.cpp:240]   --->   Operation 991 'sext' 'sext_ln240_56' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 992 [1/1] (2.43ns)   --->   "%add_ln240_62 = add i29 %sext_ln240_56, i29 %sext_ln240_41" [kernel.cpp:240]   --->   Operation 992 'add' 'add_ln240_62' <Predicate = true> <Delay = 2.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.77>
ST_9 : Operation 993 [1/1] (0.00ns)   --->   "%sext_ln240_18 = sext i27 %add_ln240_21" [kernel.cpp:240]   --->   Operation 993 'sext' 'sext_ln240_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 994 [1/1] (0.00ns)   --->   "%sext_ln240_25 = sext i27 %add_ln240_28" [kernel.cpp:240]   --->   Operation 994 'sext' 'sext_ln240_25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 995 [1/1] (2.40ns)   --->   "%add_ln240_29 = add i28 %sext_ln240_25, i28 %sext_ln240_18" [kernel.cpp:240]   --->   Operation 995 'add' 'add_ln240_29' <Predicate = true> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 996 [1/1] (0.00ns)   --->   "%sext_ln240_26 = sext i28 %add_ln240_29" [kernel.cpp:240]   --->   Operation 996 'sext' 'sext_ln240_26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 997 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln240_30 = add i32 %sext_ln240_26, i32 %add_ln240_14" [kernel.cpp:240]   --->   Operation 997 'add' 'add_ln240_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 998 [1/1] (0.00ns)   --->   "%sext_ln240_57 = sext i29 %add_ln240_62" [kernel.cpp:240]   --->   Operation 998 'sext' 'sext_ln240_57' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 999 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln240_63 = add i32 %sext_ln240_57, i32 %add_ln240_30" [kernel.cpp:240]   --->   Operation 999 'add' 'add_ln240_63' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1006 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 1006 'ret' 'ret_ln0' <Predicate = (icmp_ln230)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 1000 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_gemm_i10_l_j10_str"   --->   Operation 1000 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1001 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 144, i64 144, i64 144"   --->   Operation 1001 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1002 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1002 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1003 [1/1] (0.00ns)   --->   "%specloopname_ln231 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [kernel.cpp:231]   --->   Operation 1003 'specloopname' 'specloopname_ln231' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1004 [1/1] (3.25ns)   --->   "%store_ln238 = store i32 %add_ln240_63, i8 %q_outp1_addr_1" [kernel.cpp:238]   --->   Operation 1004 'store' 'store_ln238' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 144> <RAM>
ST_10 : Operation 1005 [1/1] (0.00ns)   --->   "%br_ln231 = br void %l_S_k_4_k1" [kernel.cpp:231]   --->   Operation 1005 'br' 'br_ln231' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.65ns
The critical path consists of the following:
	'alloca' operation ('j10') [130]  (0 ns)
	'load' operation ('j10_load', kernel.cpp:231) on local variable 'j10' [144]  (0 ns)
	'icmp' operation ('icmp_ln231', kernel.cpp:231) [149]  (1.3 ns)
	'select' operation ('select_ln230', kernel.cpp:230) [150]  (1.02 ns)
	'add' operation ('add_ln231', kernel.cpp:231) [799]  (1.74 ns)
	'store' operation ('store_ln231', kernel.cpp:231) of variable 'add_ln231', kernel.cpp:231 on local variable 'j10' [802]  (1.59 ns)

 <State 2>: 6.92ns
The critical path consists of the following:
	'sub' operation ('empty_434', kernel.cpp:230) [156]  (0 ns)
	'add' operation ('empty_435', kernel.cpp:230) [352]  (3.67 ns)
	'getelementptr' operation ('q_outp1_addr_1', kernel.cpp:230) [354]  (0 ns)
	'load' operation ('q_outp1_load', kernel.cpp:238) on array 'q_outp1' [356]  (3.25 ns)

 <State 3>: 4.47ns
The critical path consists of the following:
	'load' operation ('q_Q_h_V_1_load', kernel.cpp:230) on array 'q_Q_h_V_1' [161]  (2.32 ns)
	'mul' operation of DSP[365] ('mul_ln75_12') [365]  (2.15 ns)

 <State 4>: 4.47ns
The critical path consists of the following:
	'load' operation ('q_Q_h_V_15_load', kernel.cpp:230) on array 'q_Q_h_V_15' [203]  (2.32 ns)
	'mul' operation of DSP[435] ('mul_ln75_26') [435]  (2.15 ns)

 <State 5>: 3.37ns
The critical path consists of the following:
	'load' operation ('q_Q_h_V_16_load', kernel.cpp:230) on array 'q_Q_h_V_16' [206]  (2.32 ns)
	'mul' operation of DSP[703] ('mul_ln75_27') [440]  (1.05 ns)

 <State 6>: 4.2ns
The critical path consists of the following:
	'add' operation of DSP[786] ('add_ln240_57', kernel.cpp:240) [786]  (2.1 ns)
	'add' operation of DSP[787] ('add_ln240_58', kernel.cpp:240) [787]  (2.1 ns)

 <State 7>: 6.82ns
The critical path consists of the following:
	'add' operation of DSP[688] ('add_ln240_7', kernel.cpp:240) [688]  (2.1 ns)
	'add' operation ('add_ln240_9', kernel.cpp:240) [692]  (2.34 ns)
	'add' operation ('add_ln240_13', kernel.cpp:240) [700]  (2.37 ns)

 <State 8>: 6.82ns
The critical path consists of the following:
	'add' operation of DSP[703] ('add_ln240_15', kernel.cpp:240) [703]  (2.1 ns)
	'add' operation ('add_ln240_17', kernel.cpp:240) [707]  (2.34 ns)
	'add' operation ('add_ln240_21', kernel.cpp:240) [715]  (2.37 ns)

 <State 9>: 6.77ns
The critical path consists of the following:
	'add' operation ('add_ln240_29', kernel.cpp:240) [731]  (2.4 ns)
	'add' operation ('add_ln240_30', kernel.cpp:240) [733]  (0 ns)
	'add' operation ('add_ln240_63', kernel.cpp:240) [797]  (4.37 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln238', kernel.cpp:238) of variable 'add_ln240_63', kernel.cpp:240 on array 'q_outp1' [798]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
