\select@language {portuges}
\contentsline {chapter}{\numberline {1}Introdu\IeC {\c c}\IeC {\~a}o}{1}{chapter.1}
\contentsline {section}{\numberline {1.1}Enquadramento Geral}{1}{section.1.1}
\contentsline {section}{\numberline {1.2}Motiva\IeC {\c c}\IeC {\~a}o}{2}{section.1.2}
\contentsline {section}{\numberline {1.3}Objetivos}{4}{section.1.3}
\contentsline {section}{\numberline {1.4}Estrutura da Disserta\IeC {\c c}\IeC {\~a}o}{4}{section.1.4}
\contentsline {chapter}{\numberline {2}Revis\IeC {\~a}o Bibliogr\IeC {\'a}fica}{5}{chapter.2}
\contentsline {section}{\numberline {2.1}Interfaces de transmiss\IeC {\~a}o de video/audio}{5}{section.2.1}
\contentsline {section}{\numberline {2.2}HDMI (\textit {High Definition Multimedia Interface})}{6}{section.2.2}
\contentsline {subsection}{\numberline {2.2.1}DDC - \textit {Display Data Channel} }{6}{subsection.2.2.1}
\contentsline {subsection}{\numberline {2.2.2}TMDS - \textit {Transition-Minimized Differential Signaling} }{6}{subsection.2.2.2}
\contentsline {subsection}{\numberline {2.2.3}CEC - \textit {Consumer Electronics Control} }{7}{subsection.2.2.3}
\contentsline {subsection}{\numberline {2.2.4}ARC - \textit {Audio Return Channel} }{7}{subsection.2.2.4}
\contentsline {subsection}{\numberline {2.2.5}HEC - \textit {HDMI Ethernet Channel} }{7}{subsection.2.2.5}
\contentsline {section}{\numberline {2.3}HDMI implementado sobre a FPGA}{7}{section.2.3}
\contentsline {subsection}{\numberline {2.3.1}Conex\IeC {\~a}o \IeC {\`a} FPGA XILINX VC7203 Virtex-7}{8}{subsection.2.3.1}
\contentsline {subsection}{\numberline {2.3.2}Transmissor e Recetor}{9}{subsection.2.3.2}
\contentsline {subsubsection}{\numberline {2.3.2.1}Recetor}{9}{subsubsection.2.3.2.1}
\contentsline {subsubsection}{\numberline {2.3.2.2}Transmissor}{11}{subsubsection.2.3.2.2}
\contentsline {subsubsection}{\numberline {2.3.2.3}Conex\IeC {\~a}o DDC}{13}{subsubsection.2.3.2.3}
\contentsline {section}{\numberline {2.4}Conex\IeC {\~a}o de alta velocidade em s\IeC {\'e}rie -> NOVO SUB-CAPITULO}{14}{section.2.4}
\contentsline {section}{\numberline {2.5}Conex\IeC {\~a}o de alta velocidade em s\IeC {\'e}rie}{15}{section.2.5}
\contentsline {subsection}{\numberline {2.5.1}Arquitetura de serializador e deserializador}{15}{subsection.2.5.1}
\contentsline {subsection}{\numberline {2.5.2}Considera\IeC {\c c}\IeC {\~o}es na implementa\IeC {\c c}\IeC {\~a}o deste tipo de arquitetura}{17}{subsection.2.5.2}
\contentsline {subsection}{\numberline {2.5.3}Serializador e Deserializador dispon\IeC {\'\i }veis na FPGA}{19}{subsection.2.5.3}
\contentsline {subsubsection}{\numberline {2.5.3.1}Transmissor}{21}{subsubsection.2.5.3.1}
\contentsline {subsubsection}{\numberline {2.5.3.2}Recetor}{25}{subsubsection.2.5.3.2}
\contentsline {chapter}{\numberline {3}HDMI}{35}{chapter.3}
\contentsline {section}{\numberline {3.1}\textit {Hardware} utilizado}{35}{section.3.1}
\contentsline {subsection}{\numberline {3.1.1}Configura\IeC {\c c}\IeC {\~o}es da FPGA}{36}{subsection.3.1.1}
\contentsline {subsubsection}{\numberline {3.1.1.1}Configura\IeC {\c c}\IeC {\~a}o por \textit {default}}{36}{subsubsection.3.1.1.1}
\contentsline {subsubsection}{\numberline {3.1.1.2}1 canal e suporte de audio}{37}{subsubsection.3.1.1.2}
\contentsline {subsubsection}{\numberline {3.1.1.3}2 canais melhorado}{39}{subsubsection.3.1.1.3}
\contentsline {subsection}{\numberline {3.1.2}Configura\IeC {\c c}\IeC {\~a}o dos \textit {switches}}{39}{subsection.3.1.2}
\contentsline {section}{\numberline {3.2}Arquiteturas Desenvolvidas}{39}{section.3.2}
\contentsline {subsection}{\numberline {3.2.1}Transmiss\IeC {\~a}o de uma imagem gerada na FPGA}{39}{subsection.3.2.1}
\contentsline {subsection}{\numberline {3.2.2}Transmiss\IeC {\~a}o de imagem entre dispositivos HDMI}{45}{subsection.3.2.2}
\contentsline {subsection}{\numberline {3.2.3}Transmiss\IeC {\~a}o de imagem e som entre dispositivos HDMI}{47}{subsection.3.2.3}
\contentsline {chapter}{\numberline {4}Transmiss\IeC {\~a}o dos dados em s\IeC {\'e}rie}{51}{chapter.4}
\contentsline {chapter}{\numberline {5}Conclus\IeC {\~o}es e Trabalho Futuro}{53}{chapter.5}
\contentsline {chapter}{\numberline {A}Descri\IeC {\c c}\IeC {\~a}o dos pinos das placas HDMI}{55}{appendix.A}
\contentsline {chapter}{\numberline {B}Localiza\IeC {\c c}\IeC {\~o}es das portas provenientes de TB-HDMI}{59}{appendix.B}
\contentsline {section}{\numberline {B.1}Transmiss\IeC {\~a}o de uma imagem gerada na FPGA}{59}{section.B.1}
\contentsline {section}{\numberline {B.2}Transmiss\IeC {\~a}o de uma imagem entre dispositivos HDMI}{60}{section.B.2}
\contentsline {section}{\numberline {B.3}Transmiss\IeC {\~a}o de imagem e som entre dispositivos HDMI}{62}{section.B.3}
\contentsline {chapter}{\numberline {C}Ficheiros de restri\IeC {\c c}\IeC {\~o}es}{67}{appendix.C}
\contentsline {subsection}{\numberline {C.0.1}Transmiss\IeC {\~a}o de uma imagem gerada na FPGA}{67}{subsection.C.0.1}
\contentsline {subsubsection}{\numberline {C.0.1.1}Restri\IeC {\c c}\IeC {\~o}es F\IeC {\'\i }sicas}{67}{subsubsection.C.0.1.1}
\contentsline {subsubsection}{\numberline {C.0.1.2}Restri\IeC {\c c}\IeC {\~o}es Temporais}{69}{subsubsection.C.0.1.2}
\contentsline {subsection}{\numberline {C.0.2}Transmiss\IeC {\~a}o de imagem entre dispositivos HDMI}{69}{subsection.C.0.2}
\contentsline {subsubsection}{\numberline {C.0.2.1}Restri\IeC {\c c}\IeC {\~o}es F\IeC {\'\i }sicas}{69}{subsubsection.C.0.2.1}
\contentsline {subsubsection}{\numberline {C.0.2.2}Restri\IeC {\c c}\IeC {\~o}es Temporais}{72}{subsubsection.C.0.2.2}
