# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do washu_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/M.tech/HDL/washu {C:/M.tech/HDL/washu/washu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:23 on May 04,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/M.tech/HDL/washu" C:/M.tech/HDL/washu/washu.v 
# -- Compiling module washu
# 
# Top level modules:
# 	washu
# End time: 23:41:23 on May 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/M.tech/HDL/washu {C:/M.tech/HDL/washu/Memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:23 on May 04,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/M.tech/HDL/washu" C:/M.tech/HDL/washu/Memory.v 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 23:41:23 on May 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/M.tech/HDL/washu {C:/M.tech/HDL/washu/washu_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:23 on May 04,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/M.tech/HDL/washu" C:/M.tech/HDL/washu/washu_top.v 
# -- Compiling module washu_top
# 
# Top level modules:
# 	washu_top
# End time: 23:41:23 on May 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/M.tech/HDL/washu {C:/M.tech/HDL/washu/washu_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:23 on May 04,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/M.tech/HDL/washu" C:/M.tech/HDL/washu/washu_tb.v 
# -- Compiling module washu_tb
# 
# Top level modules:
# 	washu_tb
# End time: 23:41:23 on May 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  washu_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" washu_tb 
# Start time: 23:41:23 on May 04,2025
# Loading work.washu_tb
# Loading work.washu_top
# Loading work.washu
# Loading work.Memory
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/M.tech/HDL/washu/washu_tb.v(51)
#    Time: 850 ns  Iteration: 0  Instance: /washu_tb
# Break in Module washu_tb at C:/M.tech/HDL/washu/washu_tb.v line 51
add wave -position insertpoint sim:/washu_tb/dut/*
restart
run
# ** Note: $stop    : C:/M.tech/HDL/washu/washu_tb.v(51)
#    Time: 850 ns  Iteration: 0  Instance: /washu_tb
# Break in Module washu_tb at C:/M.tech/HDL/washu/washu_tb.v line 51
run
add wave -position insertpoint /washu_tb/dut/inst/acc
restart
run
# ** Note: $stop    : C:/M.tech/HDL/washu/washu_tb.v(51)
#    Time: 850 ns  Iteration: 0  Instance: /washu_tb
# Break in Module washu_tb at C:/M.tech/HDL/washu/washu_tb.v line 51
run
# End time: 00:51:22 on May 05,2025, Elapsed time: 1:09:59
# Errors: 0, Warnings: 0
