 /*
 * Copyright (c) 2018, ARM Limited and Contributors. All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */


#ifndef __REG_HPNFC_REGS_MACRO_H__
#define __REG_HPNFC_REGS_MACRO_H__


/* macros for BlueprintGlobalNameSpace::rf_controller_regs::rt_cmd_reg0 */
#ifndef __RF_CONTROLLER_REGS__RT_CMD_REG0_MACRO__
#define __RF_CONTROLLER_REGS__RT_CMD_REG0_MACRO__

/* macros for field cmd0 */
#define RF_CONTROLLER_REGS__RT_CMD_REG0__CMD0__SHIFT                          0
#define RF_CONTROLLER_REGS__RT_CMD_REG0__CMD0__WIDTH                         32
#define RF_CONTROLLER_REGS__RT_CMD_REG0__CMD0__MASK                 0xffffffffU
#define RF_CONTROLLER_REGS__RT_CMD_REG0__CMD0__READ(src) \
					((uint32_t)(src)\
					& 0xffffffffU)
#define RF_CONTROLLER_REGS__RT_CMD_REG0__CMD0__WRITE(src) \
					((uint32_t)(src)\
					& 0xffffffffU)
#define RF_CONTROLLER_REGS__RT_CMD_REG0__CMD0__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0xffffffffU) | ((uint32_t)(src) &\
					0xffffffffU)
#define RF_CONTROLLER_REGS__RT_CMD_REG0__CMD0__VERIFY(src) \
					(!(((uint32_t)(src)\
					& ~0xffffffffU)))
#define RF_CONTROLLER_REGS__RT_CMD_REG0__TYPE                          uint32_t
#define RF_CONTROLLER_REGS__RT_CMD_REG0__READ                       0xffffffffU
#define RF_CONTROLLER_REGS__RT_CMD_REG0__WRITE                      0xffffffffU

#endif /* __RF_CONTROLLER_REGS__RT_CMD_REG0_MACRO__ */


/* macros for cmd_status.cmd_reg0 */
#define INST_CMD_STATUS__CMD_REG0__NUM                                        1

/* macros for BlueprintGlobalNameSpace::rf_controller_regs::rt_cmd_reg1 */
#ifndef __RF_CONTROLLER_REGS__RT_CMD_REG1_MACRO__
#define __RF_CONTROLLER_REGS__RT_CMD_REG1_MACRO__

/* macros for field cmd1 */
#define RF_CONTROLLER_REGS__RT_CMD_REG1__CMD1__SHIFT                          0
#define RF_CONTROLLER_REGS__RT_CMD_REG1__CMD1__WIDTH                         32
#define RF_CONTROLLER_REGS__RT_CMD_REG1__CMD1__MASK                 0xffffffffU
#define RF_CONTROLLER_REGS__RT_CMD_REG1__CMD1__READ(src) \
					((uint32_t)(src)\
					& 0xffffffffU)
#define RF_CONTROLLER_REGS__RT_CMD_REG1__CMD1__WRITE(src) \
					((uint32_t)(src)\
					& 0xffffffffU)
#define RF_CONTROLLER_REGS__RT_CMD_REG1__CMD1__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0xffffffffU) | ((uint32_t)(src) &\
					0xffffffffU)
#define RF_CONTROLLER_REGS__RT_CMD_REG1__CMD1__VERIFY(src) \
					(!(((uint32_t)(src)\
					& ~0xffffffffU)))
#define RF_CONTROLLER_REGS__RT_CMD_REG1__TYPE                          uint32_t
#define RF_CONTROLLER_REGS__RT_CMD_REG1__READ                       0xffffffffU
#define RF_CONTROLLER_REGS__RT_CMD_REG1__WRITE                      0xffffffffU

#endif /* __RF_CONTROLLER_REGS__RT_CMD_REG1_MACRO__ */


/* macros for cmd_status.cmd_reg1 */
#define INST_CMD_STATUS__CMD_REG1__NUM                                        1

/* macros for BlueprintGlobalNameSpace::rf_controller_regs::rt_cmd_reg2 */
#ifndef __RF_CONTROLLER_REGS__RT_CMD_REG2_MACRO__
#define __RF_CONTROLLER_REGS__RT_CMD_REG2_MACRO__

/* macros for field cmd2 */
#define RF_CONTROLLER_REGS__RT_CMD_REG2__CMD2__SHIFT                          0
#define RF_CONTROLLER_REGS__RT_CMD_REG2__CMD2__WIDTH                         32
#define RF_CONTROLLER_REGS__RT_CMD_REG2__CMD2__MASK                 0xffffffffU
#define RF_CONTROLLER_REGS__RT_CMD_REG2__CMD2__READ(src) \
					((uint32_t)(src)\
					& 0xffffffffU)
#define RF_CONTROLLER_REGS__RT_CMD_REG2__CMD2__WRITE(src) \
					((uint32_t)(src)\
					& 0xffffffffU)
#define RF_CONTROLLER_REGS__RT_CMD_REG2__CMD2__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0xffffffffU) | ((uint32_t)(src) &\
					0xffffffffU)
#define RF_CONTROLLER_REGS__RT_CMD_REG2__CMD2__VERIFY(src) \
					(!(((uint32_t)(src)\
					& ~0xffffffffU)))
#define RF_CONTROLLER_REGS__RT_CMD_REG2__TYPE                          uint32_t
#define RF_CONTROLLER_REGS__RT_CMD_REG2__READ                       0xffffffffU
#define RF_CONTROLLER_REGS__RT_CMD_REG2__WRITE                      0xffffffffU

#endif /* __RF_CONTROLLER_REGS__RT_CMD_REG2_MACRO__ */


/* macros for cmd_status.cmd_reg2 */
#define INST_CMD_STATUS__CMD_REG2__NUM                                        1

/* macros for BlueprintGlobalNameSpace::rf_controller_regs::rt_cmd_reg3 */
#ifndef __RF_CONTROLLER_REGS__RT_CMD_REG3_MACRO__
#define __RF_CONTROLLER_REGS__RT_CMD_REG3_MACRO__

/* macros for field cmd3 */
#define RF_CONTROLLER_REGS__RT_CMD_REG3__CMD3__SHIFT                          0
#define RF_CONTROLLER_REGS__RT_CMD_REG3__CMD3__WIDTH                         32
#define RF_CONTROLLER_REGS__RT_CMD_REG3__CMD3__MASK                 0xffffffffU
#define RF_CONTROLLER_REGS__RT_CMD_REG3__CMD3__READ(src) \
					((uint32_t)(src)\
					& 0xffffffffU)
#define RF_CONTROLLER_REGS__RT_CMD_REG3__CMD3__WRITE(src) \
					((uint32_t)(src)\
					& 0xffffffffU)
#define RF_CONTROLLER_REGS__RT_CMD_REG3__CMD3__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0xffffffffU) | ((uint32_t)(src) &\
					0xffffffffU)
#define RF_CONTROLLER_REGS__RT_CMD_REG3__CMD3__VERIFY(src) \
					(!(((uint32_t)(src)\
					& ~0xffffffffU)))
#define RF_CONTROLLER_REGS__RT_CMD_REG3__TYPE                          uint32_t
#define RF_CONTROLLER_REGS__RT_CMD_REG3__READ                       0xffffffffU
#define RF_CONTROLLER_REGS__RT_CMD_REG3__WRITE                      0xffffffffU

#endif /* __RF_CONTROLLER_REGS__RT_CMD_REG3_MACRO__ */


/* macros for cmd_status.cmd_reg3 */
#define INST_CMD_STATUS__CMD_REG3__NUM                                        1

/* macros for BlueprintGlobalNameSpace::rf_controller_regs::rt_cmd_status_ptr */
#ifndef __RF_CONTROLLER_REGS__RT_CMD_STATUS_PTR_MACRO__
#define __RF_CONTROLLER_REGS__RT_CMD_STATUS_PTR_MACRO__

/* macros for field thrd_status_sel */
#define RF_CONTROLLER_REGS__RT_CMD_STATUS_PTR__THRD_STATUS_SEL__SHIFT         0
#define RF_CONTROLLER_REGS__RT_CMD_STATUS_PTR__THRD_STATUS_SEL__WIDTH         4
#define RF_CONTROLLER_REGS__RT_CMD_STATUS_PTR__THRD_STATUS_SEL__MASK \
					0x0000000fU
#define RF_CONTROLLER_REGS__RT_CMD_STATUS_PTR__THRD_STATUS_SEL__READ(src) \
					((uint32_t)(src)\
					& 0x0000000fU)
#define RF_CONTROLLER_REGS__RT_CMD_STATUS_PTR__THRD_STATUS_SEL__WRITE(src) \
					((uint32_t)(src)\
					& 0x0000000fU)
#define RF_CONTROLLER_REGS__RT_CMD_STATUS_PTR__THRD_STATUS_SEL__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x0000000fU) | ((uint32_t)(src) &\
					0x0000000fU)
#define RF_CONTROLLER_REGS__RT_CMD_STATUS_PTR__THRD_STATUS_SEL__VERIFY(src) \
					(!(((uint32_t)(src)\
					& ~0x0000000fU)))
#define RF_CONTROLLER_REGS__RT_CMD_STATUS_PTR__TYPE                    uint32_t
#define RF_CONTROLLER_REGS__RT_CMD_STATUS_PTR__READ                 0x0000000fU
#define RF_CONTROLLER_REGS__RT_CMD_STATUS_PTR__WRITE                0x0000000fU

#endif /* __RF_CONTROLLER_REGS__RT_CMD_STATUS_PTR_MACRO__ */


/* macros for cmd_status.cmd_status_ptr */
#define INST_CMD_STATUS__CMD_STATUS_PTR__NUM                                  1

/* macros for BlueprintGlobalNameSpace::rf_controller_regs::rt_cmd_status */
#ifndef __RF_CONTROLLER_REGS__RT_CMD_STATUS_MACRO__
#define __RF_CONTROLLER_REGS__RT_CMD_STATUS_MACRO__

/* macros for field cmd_status */
#define RF_CONTROLLER_REGS__RT_CMD_STATUS__CMD_STATUS__SHIFT                  0
#define RF_CONTROLLER_REGS__RT_CMD_STATUS__CMD_STATUS__WIDTH                 32
#define RF_CONTROLLER_REGS__RT_CMD_STATUS__CMD_STATUS__MASK         0xffffffffU
#define RF_CONTROLLER_REGS__RT_CMD_STATUS__CMD_STATUS__READ(src) \
					((uint32_t)(src)\
					& 0xffffffffU)
#define RF_CONTROLLER_REGS__RT_CMD_STATUS__TYPE                        uint32_t
#define RF_CONTROLLER_REGS__RT_CMD_STATUS__READ                     0xffffffffU

#endif /* __RF_CONTROLLER_REGS__RT_CMD_STATUS_MACRO__ */


/* macros for cmd_status.cmd_status */
#define INST_CMD_STATUS__CMD_STATUS__NUM                                      1

/* macros for BlueprintGlobalNameSpace::rf_controller_regs::rt_cmd_status_ext */
#ifndef __RF_CONTROLLER_REGS__RT_CMD_STATUS_EXT_MACRO__
#define __RF_CONTROLLER_REGS__RT_CMD_STATUS_EXT_MACRO__

/* macros for field cmd_status_ext */
#define RF_CONTROLLER_REGS__RT_CMD_STATUS_EXT__CMD_STATUS_EXT__SHIFT          0
#define RF_CONTROLLER_REGS__RT_CMD_STATUS_EXT__CMD_STATUS_EXT__WIDTH         32
#define RF_CONTROLLER_REGS__RT_CMD_STATUS_EXT__CMD_STATUS_EXT__MASK 0xffffffffU
#define RF_CONTROLLER_REGS__RT_CMD_STATUS_EXT__CMD_STATUS_EXT__READ(src) \
					((uint32_t)(src)\
					& 0xffffffffU)
#define RF_CONTROLLER_REGS__RT_CMD_STATUS_EXT__TYPE                    uint32_t
#define RF_CONTROLLER_REGS__RT_CMD_STATUS_EXT__READ                 0xffffffffU

#endif /* __RF_CONTROLLER_REGS__RT_CMD_STATUS_EXT_MACRO__ */


/* macros for cmd_status.cmd_status_ext */
#define INST_CMD_STATUS__CMD_STATUS_EXT__NUM                                  1

/* macros for BlueprintGlobalNameSpace::rf_controller_regs::rt_cmd_reg4 */
#ifndef __RF_CONTROLLER_REGS__RT_CMD_REG4_MACRO__
#define __RF_CONTROLLER_REGS__RT_CMD_REG4_MACRO__

/* macros for field cmd4 */
#define RF_CONTROLLER_REGS__RT_CMD_REG4__CMD4__SHIFT                          0
#define RF_CONTROLLER_REGS__RT_CMD_REG4__CMD4__WIDTH                         32
#define RF_CONTROLLER_REGS__RT_CMD_REG4__CMD4__MASK                 0xffffffffU
#define RF_CONTROLLER_REGS__RT_CMD_REG4__CMD4__READ(src) \
					((uint32_t)(src)\
					& 0xffffffffU)
#define RF_CONTROLLER_REGS__RT_CMD_REG4__CMD4__WRITE(src) \
					((uint32_t)(src)\
					& 0xffffffffU)
#define RF_CONTROLLER_REGS__RT_CMD_REG4__CMD4__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0xffffffffU) | ((uint32_t)(src) &\
					0xffffffffU)
#define RF_CONTROLLER_REGS__RT_CMD_REG4__CMD4__VERIFY(src) \
					(!(((uint32_t)(src)\
					& ~0xffffffffU)))
#define RF_CONTROLLER_REGS__RT_CMD_REG4__TYPE                          uint32_t
#define RF_CONTROLLER_REGS__RT_CMD_REG4__READ                       0xffffffffU
#define RF_CONTROLLER_REGS__RT_CMD_REG4__WRITE                      0xffffffffU

#endif /* __RF_CONTROLLER_REGS__RT_CMD_REG4_MACRO__ */


/* macros for cmd_status.cmd_reg4 */
#define INST_CMD_STATUS__CMD_REG4__NUM                                        1

/* macros for BlueprintGlobalNameSpace::rf_controller_regs::rt_intr_status */
#ifndef __RF_CONTROLLER_REGS__RT_INTR_STATUS_MACRO__
#define __RF_CONTROLLER_REGS__RT_INTR_STATUS_MACRO__

/* macros for field cdma_idle */
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__CDMA_IDLE__SHIFT                 16
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__CDMA_IDLE__WIDTH                  1
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__CDMA_IDLE__MASK         0x00010000U
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__CDMA_IDLE__READ(src) \
					(((uint32_t)(src)\
					& 0x00010000U) >> 16)
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__CDMA_IDLE__WRITE(src) \
					(((uint32_t)(src)\
					<< 16) & 0x00010000U)
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__CDMA_IDLE__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00010000U) | (((uint32_t)(src) <<\
					16) & 0x00010000U)
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__CDMA_IDLE__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 16) & ~0x00010000U)))
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__CDMA_IDLE__CLR(dst) \
					(dst) = ((dst) &\
					~0x00010000U) | ((uint32_t)(1) << 16)

/* macros for field cdma_terr */
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__CDMA_TERR__SHIFT                 17
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__CDMA_TERR__WIDTH                  1
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__CDMA_TERR__MASK         0x00020000U
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__CDMA_TERR__READ(src) \
					(((uint32_t)(src)\
					& 0x00020000U) >> 17)
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__CDMA_TERR__WRITE(src) \
					(((uint32_t)(src)\
					<< 17) & 0x00020000U)
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__CDMA_TERR__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00020000U) | (((uint32_t)(src) <<\
					17) & 0x00020000U)
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__CDMA_TERR__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 17) & ~0x00020000U)))
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__CDMA_TERR__CLR(dst) \
					(dst) = ((dst) &\
					~0x00020000U) | ((uint32_t)(1) << 17)

/* macros for field ddma_terr */
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__DDMA_TERR__SHIFT                 18
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__DDMA_TERR__WIDTH                  1
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__DDMA_TERR__MASK         0x00040000U
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__DDMA_TERR__READ(src) \
					(((uint32_t)(src)\
					& 0x00040000U) >> 18)
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__DDMA_TERR__WRITE(src) \
					(((uint32_t)(src)\
					<< 18) & 0x00040000U)
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__DDMA_TERR__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00040000U) | (((uint32_t)(src) <<\
					18) & 0x00040000U)
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__DDMA_TERR__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 18) & ~0x00040000U)))
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__DDMA_TERR__CLR(dst) \
					(dst) = ((dst) &\
					~0x00040000U) | ((uint32_t)(1) << 18)

/* macros for field cmd_reg_par_err */
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__CMD_REG_PAR_ERR__SHIFT           19
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__CMD_REG_PAR_ERR__WIDTH            1
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__CMD_REG_PAR_ERR__MASK   0x00080000U
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__CMD_REG_PAR_ERR__READ(src) \
					(((uint32_t)(src)\
					& 0x00080000U) >> 19)
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__CMD_REG_PAR_ERR__WRITE(src) \
					(((uint32_t)(src)\
					<< 19) & 0x00080000U)
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__CMD_REG_PAR_ERR__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00080000U) | (((uint32_t)(src) <<\
					19) & 0x00080000U)
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__CMD_REG_PAR_ERR__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 19) & ~0x00080000U)))
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__CMD_REG_PAR_ERR__CLR(dst) \
					(dst) = ((dst) &\
					~0x00080000U) | ((uint32_t)(1) << 19)

/* macros for field cmd_ignored */
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__CMD_IGNORED__SHIFT               20
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__CMD_IGNORED__WIDTH                1
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__CMD_IGNORED__MASK       0x00100000U
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__CMD_IGNORED__READ(src) \
					(((uint32_t)(src)\
					& 0x00100000U) >> 20)
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__CMD_IGNORED__WRITE(src) \
					(((uint32_t)(src)\
					<< 20) & 0x00100000U)
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__CMD_IGNORED__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00100000U) | (((uint32_t)(src) <<\
					20) & 0x00100000U)
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__CMD_IGNORED__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 20) & ~0x00100000U)))
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__CMD_IGNORED__CLR(dst) \
					(dst) = ((dst) &\
					~0x00100000U) | ((uint32_t)(1) << 20)

/* macros for field sdma_trigg */
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__SDMA_TRIGG__SHIFT                21
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__SDMA_TRIGG__WIDTH                 1
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__SDMA_TRIGG__MASK        0x00200000U
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__SDMA_TRIGG__READ(src) \
					(((uint32_t)(src)\
					& 0x00200000U) >> 21)
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__SDMA_TRIGG__WRITE(src) \
					(((uint32_t)(src)\
					<< 21) & 0x00200000U)
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__SDMA_TRIGG__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00200000U) | (((uint32_t)(src) <<\
					21) & 0x00200000U)
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__SDMA_TRIGG__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 21) & ~0x00200000U)))
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__SDMA_TRIGG__CLR(dst) \
					(dst) = ((dst) &\
					~0x00200000U) | ((uint32_t)(1) << 21)

/* macros for field sdma_err */
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__SDMA_ERR__SHIFT                  22
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__SDMA_ERR__WIDTH                   1
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__SDMA_ERR__MASK          0x00400000U
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__SDMA_ERR__READ(src) \
					(((uint32_t)(src)\
					& 0x00400000U) >> 22)
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__SDMA_ERR__WRITE(src) \
					(((uint32_t)(src)\
					<< 22) & 0x00400000U)
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__SDMA_ERR__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00400000U) | (((uint32_t)(src) <<\
					22) & 0x00400000U)
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__SDMA_ERR__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 22) & ~0x00400000U)))
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__SDMA_ERR__CLR(dst) \
					(dst) = ((dst) &\
					~0x00400000U) | ((uint32_t)(1) << 22)

/* macros for field zqcl_err */
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__ZQCL_ERR__SHIFT                  23
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__ZQCL_ERR__WIDTH                   1
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__ZQCL_ERR__MASK          0x00800000U
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__ZQCL_ERR__READ(src) \
					(((uint32_t)(src)\
					& 0x00800000U) >> 23)
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__ZQCL_ERR__WRITE(src) \
					(((uint32_t)(src)\
					<< 23) & 0x00800000U)
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__ZQCL_ERR__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00800000U) | (((uint32_t)(src) <<\
					23) & 0x00800000U)
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__ZQCL_ERR__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 23) & ~0x00800000U)))
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__ZQCL_ERR__CLR(dst) \
					(dst) = ((dst) &\
					~0x00800000U) | ((uint32_t)(1) << 23)
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__TYPE                       uint32_t
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__READ                    0x00ff0000U
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__WRITE                   0x00ff0000U
#define RF_CONTROLLER_REGS__RT_INTR_STATUS__WOCLR                   0x00ff0000U

#endif /* __RF_CONTROLLER_REGS__RT_INTR_STATUS_MACRO__ */


/* macros for cmd_status.intr_status */
#define INST_CMD_STATUS__INTR_STATUS__NUM                                     1

/* macros for BlueprintGlobalNameSpace::rf_controller_regs::rt_intr_en */
#ifndef __RF_CONTROLLER_REGS__RT_INTR_EN_MACRO__
#define __RF_CONTROLLER_REGS__RT_INTR_EN_MACRO__

/* macros for field cdma_idle_en */
#define RF_CONTROLLER_REGS__RT_INTR_EN__CDMA_IDLE_EN__SHIFT                  16
#define RF_CONTROLLER_REGS__RT_INTR_EN__CDMA_IDLE_EN__WIDTH                   1
#define RF_CONTROLLER_REGS__RT_INTR_EN__CDMA_IDLE_EN__MASK          0x00010000U
#define RF_CONTROLLER_REGS__RT_INTR_EN__CDMA_IDLE_EN__READ(src) \
					(((uint32_t)(src)\
					& 0x00010000U) >> 16)
#define RF_CONTROLLER_REGS__RT_INTR_EN__CDMA_IDLE_EN__WRITE(src) \
					(((uint32_t)(src)\
					<< 16) & 0x00010000U)
#define RF_CONTROLLER_REGS__RT_INTR_EN__CDMA_IDLE_EN__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00010000U) | (((uint32_t)(src) <<\
					16) & 0x00010000U)
#define RF_CONTROLLER_REGS__RT_INTR_EN__CDMA_IDLE_EN__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 16) & ~0x00010000U)))
#define RF_CONTROLLER_REGS__RT_INTR_EN__CDMA_IDLE_EN__SET(dst) \
					(dst) = ((dst) &\
					~0x00010000U) | ((uint32_t)(1) << 16)
#define RF_CONTROLLER_REGS__RT_INTR_EN__CDMA_IDLE_EN__CLR(dst) \
					(dst) = ((dst) &\
					~0x00010000U) | ((uint32_t)(0) << 16)

/* macros for field cdma_terr_en */
#define RF_CONTROLLER_REGS__RT_INTR_EN__CDMA_TERR_EN__SHIFT                  17
#define RF_CONTROLLER_REGS__RT_INTR_EN__CDMA_TERR_EN__WIDTH                   1
#define RF_CONTROLLER_REGS__RT_INTR_EN__CDMA_TERR_EN__MASK          0x00020000U
#define RF_CONTROLLER_REGS__RT_INTR_EN__CDMA_TERR_EN__READ(src) \
					(((uint32_t)(src)\
					& 0x00020000U) >> 17)
#define RF_CONTROLLER_REGS__RT_INTR_EN__CDMA_TERR_EN__WRITE(src) \
					(((uint32_t)(src)\
					<< 17) & 0x00020000U)
#define RF_CONTROLLER_REGS__RT_INTR_EN__CDMA_TERR_EN__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00020000U) | (((uint32_t)(src) <<\
					17) & 0x00020000U)
#define RF_CONTROLLER_REGS__RT_INTR_EN__CDMA_TERR_EN__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 17) & ~0x00020000U)))
#define RF_CONTROLLER_REGS__RT_INTR_EN__CDMA_TERR_EN__SET(dst) \
					(dst) = ((dst) &\
					~0x00020000U) | ((uint32_t)(1) << 17)
#define RF_CONTROLLER_REGS__RT_INTR_EN__CDMA_TERR_EN__CLR(dst) \
					(dst) = ((dst) &\
					~0x00020000U) | ((uint32_t)(0) << 17)

/* macros for field ddma_terr_en */
#define RF_CONTROLLER_REGS__RT_INTR_EN__DDMA_TERR_EN__SHIFT                  18
#define RF_CONTROLLER_REGS__RT_INTR_EN__DDMA_TERR_EN__WIDTH                   1
#define RF_CONTROLLER_REGS__RT_INTR_EN__DDMA_TERR_EN__MASK          0x00040000U
#define RF_CONTROLLER_REGS__RT_INTR_EN__DDMA_TERR_EN__READ(src) \
					(((uint32_t)(src)\
					& 0x00040000U) >> 18)
#define RF_CONTROLLER_REGS__RT_INTR_EN__DDMA_TERR_EN__WRITE(src) \
					(((uint32_t)(src)\
					<< 18) & 0x00040000U)
#define RF_CONTROLLER_REGS__RT_INTR_EN__DDMA_TERR_EN__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00040000U) | (((uint32_t)(src) <<\
					18) & 0x00040000U)
#define RF_CONTROLLER_REGS__RT_INTR_EN__DDMA_TERR_EN__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 18) & ~0x00040000U)))
#define RF_CONTROLLER_REGS__RT_INTR_EN__DDMA_TERR_EN__SET(dst) \
					(dst) = ((dst) &\
					~0x00040000U) | ((uint32_t)(1) << 18)
#define RF_CONTROLLER_REGS__RT_INTR_EN__DDMA_TERR_EN__CLR(dst) \
					(dst) = ((dst) &\
					~0x00040000U) | ((uint32_t)(0) << 18)

/* macros for field cmd_reg_par_err_en */
#define RF_CONTROLLER_REGS__RT_INTR_EN__CMD_REG_PAR_ERR_EN__SHIFT            19
#define RF_CONTROLLER_REGS__RT_INTR_EN__CMD_REG_PAR_ERR_EN__WIDTH             1
#define RF_CONTROLLER_REGS__RT_INTR_EN__CMD_REG_PAR_ERR_EN__MASK    0x00080000U
#define RF_CONTROLLER_REGS__RT_INTR_EN__CMD_REG_PAR_ERR_EN__READ(src) \
					(((uint32_t)(src)\
					& 0x00080000U) >> 19)
#define RF_CONTROLLER_REGS__RT_INTR_EN__CMD_REG_PAR_ERR_EN__WRITE(src) \
					(((uint32_t)(src)\
					<< 19) & 0x00080000U)
#define RF_CONTROLLER_REGS__RT_INTR_EN__CMD_REG_PAR_ERR_EN__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00080000U) | (((uint32_t)(src) <<\
					19) & 0x00080000U)
#define RF_CONTROLLER_REGS__RT_INTR_EN__CMD_REG_PAR_ERR_EN__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 19) & ~0x00080000U)))
#define RF_CONTROLLER_REGS__RT_INTR_EN__CMD_REG_PAR_ERR_EN__SET(dst) \
					(dst) = ((dst) &\
					~0x00080000U) | ((uint32_t)(1) << 19)
#define RF_CONTROLLER_REGS__RT_INTR_EN__CMD_REG_PAR_ERR_EN__CLR(dst) \
					(dst) = ((dst) &\
					~0x00080000U) | ((uint32_t)(0) << 19)

/* macros for field cmd_ignored_en */
#define RF_CONTROLLER_REGS__RT_INTR_EN__CMD_IGNORED_EN__SHIFT                20
#define RF_CONTROLLER_REGS__RT_INTR_EN__CMD_IGNORED_EN__WIDTH                 1
#define RF_CONTROLLER_REGS__RT_INTR_EN__CMD_IGNORED_EN__MASK        0x00100000U
#define RF_CONTROLLER_REGS__RT_INTR_EN__CMD_IGNORED_EN__READ(src) \
					(((uint32_t)(src)\
					& 0x00100000U) >> 20)
#define RF_CONTROLLER_REGS__RT_INTR_EN__CMD_IGNORED_EN__WRITE(src) \
					(((uint32_t)(src)\
					<< 20) & 0x00100000U)
#define RF_CONTROLLER_REGS__RT_INTR_EN__CMD_IGNORED_EN__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00100000U) | (((uint32_t)(src) <<\
					20) & 0x00100000U)
#define RF_CONTROLLER_REGS__RT_INTR_EN__CMD_IGNORED_EN__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 20) & ~0x00100000U)))
#define RF_CONTROLLER_REGS__RT_INTR_EN__CMD_IGNORED_EN__SET(dst) \
					(dst) = ((dst) &\
					~0x00100000U) | ((uint32_t)(1) << 20)
#define RF_CONTROLLER_REGS__RT_INTR_EN__CMD_IGNORED_EN__CLR(dst) \
					(dst) = ((dst) &\
					~0x00100000U) | ((uint32_t)(0) << 20)

/* macros for field sdma_trigg_en */
#define RF_CONTROLLER_REGS__RT_INTR_EN__SDMA_TRIGG_EN__SHIFT                 21
#define RF_CONTROLLER_REGS__RT_INTR_EN__SDMA_TRIGG_EN__WIDTH                  1
#define RF_CONTROLLER_REGS__RT_INTR_EN__SDMA_TRIGG_EN__MASK         0x00200000U
#define RF_CONTROLLER_REGS__RT_INTR_EN__SDMA_TRIGG_EN__READ(src) \
					(((uint32_t)(src)\
					& 0x00200000U) >> 21)
#define RF_CONTROLLER_REGS__RT_INTR_EN__SDMA_TRIGG_EN__WRITE(src) \
					(((uint32_t)(src)\
					<< 21) & 0x00200000U)
#define RF_CONTROLLER_REGS__RT_INTR_EN__SDMA_TRIGG_EN__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00200000U) | (((uint32_t)(src) <<\
					21) & 0x00200000U)
#define RF_CONTROLLER_REGS__RT_INTR_EN__SDMA_TRIGG_EN__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 21) & ~0x00200000U)))
#define RF_CONTROLLER_REGS__RT_INTR_EN__SDMA_TRIGG_EN__SET(dst) \
					(dst) = ((dst) &\
					~0x00200000U) | ((uint32_t)(1) << 21)
#define RF_CONTROLLER_REGS__RT_INTR_EN__SDMA_TRIGG_EN__CLR(dst) \
					(dst) = ((dst) &\
					~0x00200000U) | ((uint32_t)(0) << 21)

/* macros for field sdma_err_en */
#define RF_CONTROLLER_REGS__RT_INTR_EN__SDMA_ERR_EN__SHIFT                   22
#define RF_CONTROLLER_REGS__RT_INTR_EN__SDMA_ERR_EN__WIDTH                    1
#define RF_CONTROLLER_REGS__RT_INTR_EN__SDMA_ERR_EN__MASK           0x00400000U
#define RF_CONTROLLER_REGS__RT_INTR_EN__SDMA_ERR_EN__READ(src) \
					(((uint32_t)(src)\
					& 0x00400000U) >> 22)
#define RF_CONTROLLER_REGS__RT_INTR_EN__SDMA_ERR_EN__WRITE(src) \
					(((uint32_t)(src)\
					<< 22) & 0x00400000U)
#define RF_CONTROLLER_REGS__RT_INTR_EN__SDMA_ERR_EN__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00400000U) | (((uint32_t)(src) <<\
					22) & 0x00400000U)
#define RF_CONTROLLER_REGS__RT_INTR_EN__SDMA_ERR_EN__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 22) & ~0x00400000U)))
#define RF_CONTROLLER_REGS__RT_INTR_EN__SDMA_ERR_EN__SET(dst) \
					(dst) = ((dst) &\
					~0x00400000U) | ((uint32_t)(1) << 22)
#define RF_CONTROLLER_REGS__RT_INTR_EN__SDMA_ERR_EN__CLR(dst) \
					(dst) = ((dst) &\
					~0x00400000U) | ((uint32_t)(0) << 22)

/* macros for field zqcl_err_en */
#define RF_CONTROLLER_REGS__RT_INTR_EN__ZQCL_ERR_EN__SHIFT                   23
#define RF_CONTROLLER_REGS__RT_INTR_EN__ZQCL_ERR_EN__WIDTH                    1
#define RF_CONTROLLER_REGS__RT_INTR_EN__ZQCL_ERR_EN__MASK           0x00800000U
#define RF_CONTROLLER_REGS__RT_INTR_EN__ZQCL_ERR_EN__READ(src) \
					(((uint32_t)(src)\
					& 0x00800000U) >> 23)
#define RF_CONTROLLER_REGS__RT_INTR_EN__ZQCL_ERR_EN__WRITE(src) \
					(((uint32_t)(src)\
					<< 23) & 0x00800000U)
#define RF_CONTROLLER_REGS__RT_INTR_EN__ZQCL_ERR_EN__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00800000U) | (((uint32_t)(src) <<\
					23) & 0x00800000U)
#define RF_CONTROLLER_REGS__RT_INTR_EN__ZQCL_ERR_EN__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 23) & ~0x00800000U)))
#define RF_CONTROLLER_REGS__RT_INTR_EN__ZQCL_ERR_EN__SET(dst) \
					(dst) = ((dst) &\
					~0x00800000U) | ((uint32_t)(1) << 23)
#define RF_CONTROLLER_REGS__RT_INTR_EN__ZQCL_ERR_EN__CLR(dst) \
					(dst) = ((dst) &\
					~0x00800000U) | ((uint32_t)(0) << 23)

/* macros for field intr_en */
#define RF_CONTROLLER_REGS__RT_INTR_EN__INTR_EN__SHIFT                       31
#define RF_CONTROLLER_REGS__RT_INTR_EN__INTR_EN__WIDTH                        1
#define RF_CONTROLLER_REGS__RT_INTR_EN__INTR_EN__MASK               0x80000000U
#define RF_CONTROLLER_REGS__RT_INTR_EN__INTR_EN__READ(src) \
					(((uint32_t)(src)\
					& 0x80000000U) >> 31)
#define RF_CONTROLLER_REGS__RT_INTR_EN__INTR_EN__WRITE(src) \
					(((uint32_t)(src)\
					<< 31) & 0x80000000U)
#define RF_CONTROLLER_REGS__RT_INTR_EN__INTR_EN__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x80000000U) | (((uint32_t)(src) <<\
					31) & 0x80000000U)
#define RF_CONTROLLER_REGS__RT_INTR_EN__INTR_EN__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 31) & ~0x80000000U)))
#define RF_CONTROLLER_REGS__RT_INTR_EN__INTR_EN__SET(dst) \
					(dst) = ((dst) &\
					~0x80000000U) | ((uint32_t)(1) << 31)
#define RF_CONTROLLER_REGS__RT_INTR_EN__INTR_EN__CLR(dst) \
					(dst) = ((dst) &\
					~0x80000000U) | ((uint32_t)(0) << 31)
#define RF_CONTROLLER_REGS__RT_INTR_EN__TYPE                           uint32_t
#define RF_CONTROLLER_REGS__RT_INTR_EN__READ                        0x80ff0000U
#define RF_CONTROLLER_REGS__RT_INTR_EN__WRITE                       0x80ff0000U

#endif /* __RF_CONTROLLER_REGS__RT_INTR_EN_MACRO__ */


/* macros for cmd_status.intr_enable */
#define INST_CMD_STATUS__INTR_ENABLE__NUM                                     1

/* macros for BlueprintGlobalNameSpace::rf_controller_regs::rt_ctrl_status */
#ifndef __RF_CONTROLLER_REGS__RT_CTRL_STATUS_MACRO__
#define __RF_CONTROLLER_REGS__RT_CTRL_STATUS_MACRO__

/* macros for field sdma_busy */
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__SDMA_BUSY__SHIFT                  0
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__SDMA_BUSY__WIDTH                  1
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__SDMA_BUSY__MASK         0x00000001U
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__SDMA_BUSY__READ(src) \
					((uint32_t)(src)\
					& 0x00000001U)
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__SDMA_BUSY__SET(dst) \
					(dst) = ((dst) &\
					~0x00000001U) | (uint32_t)(1)
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__SDMA_BUSY__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000001U) | (uint32_t)(0)

/* macros for field mdma_busy */
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__MDMA_BUSY__SHIFT                  1
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__MDMA_BUSY__WIDTH                  1
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__MDMA_BUSY__MASK         0x00000002U
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__MDMA_BUSY__READ(src) \
					(((uint32_t)(src)\
					& 0x00000002U) >> 1)
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__MDMA_BUSY__SET(dst) \
					(dst) = ((dst) &\
					~0x00000002U) | ((uint32_t)(1) << 1)
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__MDMA_BUSY__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field cmd_eng_busy */
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__CMD_ENG_BUSY__SHIFT               2
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__CMD_ENG_BUSY__WIDTH               1
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__CMD_ENG_BUSY__MASK      0x00000004U
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__CMD_ENG_BUSY__READ(src) \
					(((uint32_t)(src)\
					& 0x00000004U) >> 2)
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__CMD_ENG_BUSY__SET(dst) \
					(dst) = ((dst) &\
					~0x00000004U) | ((uint32_t)(1) << 2)
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__CMD_ENG_BUSY__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000004U) | ((uint32_t)(0) << 2)

/* macros for field mc_busy */
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__MC_BUSY__SHIFT                    3
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__MC_BUSY__WIDTH                    1
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__MC_BUSY__MASK           0x00000008U
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__MC_BUSY__READ(src) \
					(((uint32_t)(src)\
					& 0x00000008U) >> 3)
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__MC_BUSY__SET(dst) \
					(dst) = ((dst) &\
					~0x00000008U) | ((uint32_t)(1) << 3)
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__MC_BUSY__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000008U) | ((uint32_t)(0) << 3)

/* macros for field ctrl_busy */
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__CTRL_BUSY__SHIFT                  8
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__CTRL_BUSY__WIDTH                  1
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__CTRL_BUSY__MASK         0x00000100U
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__CTRL_BUSY__READ(src) \
					(((uint32_t)(src)\
					& 0x00000100U) >> 8)
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__CTRL_BUSY__SET(dst) \
					(dst) = ((dst) &\
					~0x00000100U) | ((uint32_t)(1) << 8)
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__CTRL_BUSY__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000100U) | ((uint32_t)(0) << 8)

/* macros for field init_comp */
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__INIT_COMP__SHIFT                  9
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__INIT_COMP__WIDTH                  1
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__INIT_COMP__MASK         0x00000200U
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__INIT_COMP__READ(src) \
					(((uint32_t)(src)\
					& 0x00000200U) >> 9)
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__INIT_COMP__SET(dst) \
					(dst) = ((dst) &\
					~0x00000200U) | ((uint32_t)(1) << 9)
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__INIT_COMP__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000200U) | ((uint32_t)(0) << 9)

/* macros for field sdma_paused */
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__SDMA_PAUSED__SHIFT               16
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__SDMA_PAUSED__WIDTH                1
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__SDMA_PAUSED__MASK       0x00010000U
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__SDMA_PAUSED__READ(src) \
					(((uint32_t)(src)\
					& 0x00010000U) >> 16)
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__SDMA_PAUSED__WRITE(src) \
					(((uint32_t)(src)\
					<< 16) & 0x00010000U)
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__SDMA_PAUSED__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00010000U) | (((uint32_t)(src) <<\
					16) & 0x00010000U)
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__SDMA_PAUSED__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 16) & ~0x00010000U)))
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__SDMA_PAUSED__CLR(dst) \
					(dst) = ((dst) &\
					~0x00010000U) | ((uint32_t)(1) << 16)
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__TYPE                       uint32_t
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__READ                    0x0001030fU
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__WRITE                   0x0001030fU
#define RF_CONTROLLER_REGS__RT_CTRL_STATUS__WOCLR                   0x00010000U

#endif /* __RF_CONTROLLER_REGS__RT_CTRL_STATUS_MACRO__ */


/* macros for cmd_status.ctrl_status */
#define INST_CMD_STATUS__CTRL_STATUS__NUM                                     1

/* macros for BlueprintGlobalNameSpace::rf_controller_regs::rt_trd_status */
#ifndef __RF_CONTROLLER_REGS__RT_TRD_STATUS_MACRO__
#define __RF_CONTROLLER_REGS__RT_TRD_STATUS_MACRO__

/* macros for field trd_busy */
#define RF_CONTROLLER_REGS__RT_TRD_STATUS__TRD_BUSY__SHIFT                    0
#define RF_CONTROLLER_REGS__RT_TRD_STATUS__TRD_BUSY__WIDTH                   16
#define RF_CONTROLLER_REGS__RT_TRD_STATUS__TRD_BUSY__MASK           0x0000ffffU
#define RF_CONTROLLER_REGS__RT_TRD_STATUS__TRD_BUSY__READ(src) \
					((uint32_t)(src)\
					& 0x0000ffffU)
#define RF_CONTROLLER_REGS__RT_TRD_STATUS__TYPE                        uint32_t
#define RF_CONTROLLER_REGS__RT_TRD_STATUS__READ                     0x0000ffffU

#endif /* __RF_CONTROLLER_REGS__RT_TRD_STATUS_MACRO__ */


/* macros for cmd_status.trd_status */
#define INST_CMD_STATUS__TRD_STATUS__NUM                                      1

/* macros for BlueprintGlobalNameSpace::rf_controller_regs::rt_trd_error_intr_status */
#ifndef __RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS_MACRO__
#define __RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS_MACRO__

/* macros for field trd0_error_stat */
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD0_ERROR_STAT__SHIFT  0
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD0_ERROR_STAT__WIDTH  1
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD0_ERROR_STAT__MASK \
					0x00000001U
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD0_ERROR_STAT__READ(src) \
					((uint32_t)(src)\
					& 0x00000001U)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD0_ERROR_STAT__WRITE(src) \
					((uint32_t)(src)\
					& 0x00000001U)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD0_ERROR_STAT__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000001U) | ((uint32_t)(src) &\
					0x00000001U)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD0_ERROR_STAT__VERIFY(src) \
					(!(((uint32_t)(src)\
					& ~0x00000001U)))
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD0_ERROR_STAT__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000001U) | (uint32_t)(1)

/* macros for field trd1_error_stat */
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD1_ERROR_STAT__SHIFT  1
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD1_ERROR_STAT__WIDTH  1
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD1_ERROR_STAT__MASK \
					0x00000002U
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD1_ERROR_STAT__READ(src) \
					(((uint32_t)(src)\
					& 0x00000002U) >> 1)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD1_ERROR_STAT__WRITE(src) \
					(((uint32_t)(src)\
					<< 1) & 0x00000002U)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD1_ERROR_STAT__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000002U) | (((uint32_t)(src) <<\
					1) & 0x00000002U)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD1_ERROR_STAT__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 1) & ~0x00000002U)))
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD1_ERROR_STAT__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000002U) | ((uint32_t)(1) << 1)

/* macros for field trd2_error_stat */
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD2_ERROR_STAT__SHIFT  2
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD2_ERROR_STAT__WIDTH  1
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD2_ERROR_STAT__MASK \
					0x00000004U
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD2_ERROR_STAT__READ(src) \
					(((uint32_t)(src)\
					& 0x00000004U) >> 2)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD2_ERROR_STAT__WRITE(src) \
					(((uint32_t)(src)\
					<< 2) & 0x00000004U)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD2_ERROR_STAT__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000004U) | (((uint32_t)(src) <<\
					2) & 0x00000004U)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD2_ERROR_STAT__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 2) & ~0x00000004U)))
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD2_ERROR_STAT__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000004U) | ((uint32_t)(1) << 2)

/* macros for field trd3_error_stat */
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD3_ERROR_STAT__SHIFT  3
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD3_ERROR_STAT__WIDTH  1
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD3_ERROR_STAT__MASK \
					0x00000008U
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD3_ERROR_STAT__READ(src) \
					(((uint32_t)(src)\
					& 0x00000008U) >> 3)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD3_ERROR_STAT__WRITE(src) \
					(((uint32_t)(src)\
					<< 3) & 0x00000008U)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD3_ERROR_STAT__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000008U) | (((uint32_t)(src) <<\
					3) & 0x00000008U)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD3_ERROR_STAT__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 3) & ~0x00000008U)))
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD3_ERROR_STAT__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000008U) | ((uint32_t)(1) << 3)

/* macros for field trd4_error_stat */
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD4_ERROR_STAT__SHIFT  4
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD4_ERROR_STAT__WIDTH  1
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD4_ERROR_STAT__MASK \
					0x00000010U
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD4_ERROR_STAT__READ(src) \
					(((uint32_t)(src)\
					& 0x00000010U) >> 4)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD4_ERROR_STAT__WRITE(src) \
					(((uint32_t)(src)\
					<< 4) & 0x00000010U)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD4_ERROR_STAT__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000010U) | (((uint32_t)(src) <<\
					4) & 0x00000010U)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD4_ERROR_STAT__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 4) & ~0x00000010U)))
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD4_ERROR_STAT__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000010U) | ((uint32_t)(1) << 4)

/* macros for field trd5_error_stat */
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD5_ERROR_STAT__SHIFT  5
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD5_ERROR_STAT__WIDTH  1
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD5_ERROR_STAT__MASK \
					0x00000020U
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD5_ERROR_STAT__READ(src) \
					(((uint32_t)(src)\
					& 0x00000020U) >> 5)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD5_ERROR_STAT__WRITE(src) \
					(((uint32_t)(src)\
					<< 5) & 0x00000020U)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD5_ERROR_STAT__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000020U) | (((uint32_t)(src) <<\
					5) & 0x00000020U)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD5_ERROR_STAT__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 5) & ~0x00000020U)))
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD5_ERROR_STAT__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000020U) | ((uint32_t)(1) << 5)

/* macros for field trd6_error_stat */
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD6_ERROR_STAT__SHIFT  6
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD6_ERROR_STAT__WIDTH  1
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD6_ERROR_STAT__MASK \
					0x00000040U
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD6_ERROR_STAT__READ(src) \
					(((uint32_t)(src)\
					& 0x00000040U) >> 6)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD6_ERROR_STAT__WRITE(src) \
					(((uint32_t)(src)\
					<< 6) & 0x00000040U)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD6_ERROR_STAT__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000040U) | (((uint32_t)(src) <<\
					6) & 0x00000040U)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD6_ERROR_STAT__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 6) & ~0x00000040U)))
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD6_ERROR_STAT__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000040U) | ((uint32_t)(1) << 6)

/* macros for field trd7_error_stat */
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD7_ERROR_STAT__SHIFT  7
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD7_ERROR_STAT__WIDTH  1
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD7_ERROR_STAT__MASK \
					0x00000080U
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD7_ERROR_STAT__READ(src) \
					(((uint32_t)(src)\
					& 0x00000080U) >> 7)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD7_ERROR_STAT__WRITE(src) \
					(((uint32_t)(src)\
					<< 7) & 0x00000080U)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD7_ERROR_STAT__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000080U) | (((uint32_t)(src) <<\
					7) & 0x00000080U)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD7_ERROR_STAT__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 7) & ~0x00000080U)))
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD7_ERROR_STAT__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000080U) | ((uint32_t)(1) << 7)

/* macros for field trd8_error_stat */
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD8_ERROR_STAT__SHIFT  8
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD8_ERROR_STAT__WIDTH  1
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD8_ERROR_STAT__MASK \
					0x00000100U
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD8_ERROR_STAT__READ(src) \
					(((uint32_t)(src)\
					& 0x00000100U) >> 8)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD8_ERROR_STAT__WRITE(src) \
					(((uint32_t)(src)\
					<< 8) & 0x00000100U)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD8_ERROR_STAT__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000100U) | (((uint32_t)(src) <<\
					8) & 0x00000100U)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD8_ERROR_STAT__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 8) & ~0x00000100U)))
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD8_ERROR_STAT__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000100U) | ((uint32_t)(1) << 8)

/* macros for field trd9_error_stat */
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD9_ERROR_STAT__SHIFT  9
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD9_ERROR_STAT__WIDTH  1
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD9_ERROR_STAT__MASK \
					0x00000200U
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD9_ERROR_STAT__READ(src) \
					(((uint32_t)(src)\
					& 0x00000200U) >> 9)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD9_ERROR_STAT__WRITE(src) \
					(((uint32_t)(src)\
					<< 9) & 0x00000200U)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD9_ERROR_STAT__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000200U) | (((uint32_t)(src) <<\
					9) & 0x00000200U)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD9_ERROR_STAT__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 9) & ~0x00000200U)))
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD9_ERROR_STAT__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000200U) | ((uint32_t)(1) << 9)

/* macros for field trd10_error_stat */
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD10_ERROR_STAT__SHIFT \
					10
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD10_ERROR_STAT__WIDTH 1
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD10_ERROR_STAT__MASK \
					0x00000400U
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD10_ERROR_STAT__READ(src) \
					(((uint32_t)(src)\
					& 0x00000400U) >> 10)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD10_ERROR_STAT__WRITE(src) \
					(((uint32_t)(src)\
					<< 10) & 0x00000400U)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD10_ERROR_STAT__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000400U) | (((uint32_t)(src) <<\
					10) & 0x00000400U)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD10_ERROR_STAT__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 10) & ~0x00000400U)))
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD10_ERROR_STAT__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000400U) | ((uint32_t)(1) << 10)

/* macros for field trd11_error_stat */
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD11_ERROR_STAT__SHIFT \
					11
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD11_ERROR_STAT__WIDTH 1
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD11_ERROR_STAT__MASK \
					0x00000800U
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD11_ERROR_STAT__READ(src) \
					(((uint32_t)(src)\
					& 0x00000800U) >> 11)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD11_ERROR_STAT__WRITE(src) \
					(((uint32_t)(src)\
					<< 11) & 0x00000800U)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD11_ERROR_STAT__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000800U) | (((uint32_t)(src) <<\
					11) & 0x00000800U)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD11_ERROR_STAT__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 11) & ~0x00000800U)))
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD11_ERROR_STAT__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000800U) | ((uint32_t)(1) << 11)

/* macros for field trd12_error_stat */
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD12_ERROR_STAT__SHIFT \
					12
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD12_ERROR_STAT__WIDTH 1
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD12_ERROR_STAT__MASK \
					0x00001000U
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD12_ERROR_STAT__READ(src) \
					(((uint32_t)(src)\
					& 0x00001000U) >> 12)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD12_ERROR_STAT__WRITE(src) \
					(((uint32_t)(src)\
					<< 12) & 0x00001000U)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD12_ERROR_STAT__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00001000U) | (((uint32_t)(src) <<\
					12) & 0x00001000U)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD12_ERROR_STAT__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 12) & ~0x00001000U)))
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD12_ERROR_STAT__CLR(dst) \
					(dst) = ((dst) &\
					~0x00001000U) | ((uint32_t)(1) << 12)

/* macros for field trd13_error_stat */
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD13_ERROR_STAT__SHIFT \
					13
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD13_ERROR_STAT__WIDTH 1
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD13_ERROR_STAT__MASK \
					0x00002000U
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD13_ERROR_STAT__READ(src) \
					(((uint32_t)(src)\
					& 0x00002000U) >> 13)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD13_ERROR_STAT__WRITE(src) \
					(((uint32_t)(src)\
					<< 13) & 0x00002000U)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD13_ERROR_STAT__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00002000U) | (((uint32_t)(src) <<\
					13) & 0x00002000U)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD13_ERROR_STAT__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 13) & ~0x00002000U)))
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD13_ERROR_STAT__CLR(dst) \
					(dst) = ((dst) &\
					~0x00002000U) | ((uint32_t)(1) << 13)

/* macros for field trd14_error_stat */
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD14_ERROR_STAT__SHIFT \
					14
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD14_ERROR_STAT__WIDTH 1
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD14_ERROR_STAT__MASK \
					0x00004000U
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD14_ERROR_STAT__READ(src) \
					(((uint32_t)(src)\
					& 0x00004000U) >> 14)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD14_ERROR_STAT__WRITE(src) \
					(((uint32_t)(src)\
					<< 14) & 0x00004000U)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD14_ERROR_STAT__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00004000U) | (((uint32_t)(src) <<\
					14) & 0x00004000U)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD14_ERROR_STAT__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 14) & ~0x00004000U)))
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD14_ERROR_STAT__CLR(dst) \
					(dst) = ((dst) &\
					~0x00004000U) | ((uint32_t)(1) << 14)

/* macros for field trd15_error_stat */
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD15_ERROR_STAT__SHIFT \
					15
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD15_ERROR_STAT__WIDTH 1
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD15_ERROR_STAT__MASK \
					0x00008000U
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD15_ERROR_STAT__READ(src) \
					(((uint32_t)(src)\
					& 0x00008000U) >> 15)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD15_ERROR_STAT__WRITE(src) \
					(((uint32_t)(src)\
					<< 15) & 0x00008000U)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD15_ERROR_STAT__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00008000U) | (((uint32_t)(src) <<\
					15) & 0x00008000U)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD15_ERROR_STAT__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 15) & ~0x00008000U)))
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TRD15_ERROR_STAT__CLR(dst) \
					(dst) = ((dst) &\
					~0x00008000U) | ((uint32_t)(1) << 15)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__TYPE             uint32_t
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__READ          0x0000ffffU
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__WRITE         0x0000ffffU
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS__WOCLR         0x0000ffffU

#endif /* __RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_STATUS_MACRO__ */


/* macros for cmd_status.trd_error_intr_status */
#define INST_CMD_STATUS__TRD_ERROR_INTR_STATUS__NUM                           1

/* macros for BlueprintGlobalNameSpace::rf_controller_regs::rt_trd_error_intr_en */
#ifndef __RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_EN_MACRO__
#define __RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_EN_MACRO__

/* macros for field trd_error_intr_en */
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_EN__TRD_ERROR_INTR_EN__SHIFT    0
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_EN__TRD_ERROR_INTR_EN__WIDTH   16
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_EN__TRD_ERROR_INTR_EN__MASK \
					0x0000ffffU
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_EN__TRD_ERROR_INTR_EN__READ(src) \
					((uint32_t)(src)\
					& 0x0000ffffU)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_EN__TRD_ERROR_INTR_EN__WRITE(src) \
					((uint32_t)(src)\
					& 0x0000ffffU)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_EN__TRD_ERROR_INTR_EN__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x0000ffffU) | ((uint32_t)(src) &\
					0x0000ffffU)
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_EN__TRD_ERROR_INTR_EN__VERIFY(src) \
					(!(((uint32_t)(src)\
					& ~0x0000ffffU)))
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_EN__TYPE                 uint32_t
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_EN__READ              0x0000ffffU
#define RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_EN__WRITE             0x0000ffffU

#endif /* __RF_CONTROLLER_REGS__RT_TRD_ERROR_INTR_EN_MACRO__ */


/* macros for cmd_status.trd_error_intr_en */
#define INST_CMD_STATUS__TRD_ERROR_INTR_EN__NUM                               1

/* macros for BlueprintGlobalNameSpace::rf_controller_regs::rt_trd_comp_intr_status */
#ifndef __RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS_MACRO__
#define __RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS_MACRO__

/* macros for field trd0_comp */
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD0_COMP__SHIFT         0
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD0_COMP__WIDTH         1
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD0_COMP__MASK \
					0x00000001U
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD0_COMP__READ(src) \
					((uint32_t)(src)\
					& 0x00000001U)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD0_COMP__WRITE(src) \
					((uint32_t)(src)\
					& 0x00000001U)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD0_COMP__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000001U) | ((uint32_t)(src) &\
					0x00000001U)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD0_COMP__VERIFY(src) \
					(!(((uint32_t)(src)\
					& ~0x00000001U)))
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD0_COMP__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000001U) | (uint32_t)(1)

/* macros for field trd1_comp */
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD1_COMP__SHIFT         1
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD1_COMP__WIDTH         1
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD1_COMP__MASK \
					0x00000002U
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD1_COMP__READ(src) \
					(((uint32_t)(src)\
					& 0x00000002U) >> 1)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD1_COMP__WRITE(src) \
					(((uint32_t)(src)\
					<< 1) & 0x00000002U)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD1_COMP__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000002U) | (((uint32_t)(src) <<\
					1) & 0x00000002U)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD1_COMP__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 1) & ~0x00000002U)))
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD1_COMP__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000002U) | ((uint32_t)(1) << 1)

/* macros for field trd2_comp */
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD2_COMP__SHIFT         2
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD2_COMP__WIDTH         1
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD2_COMP__MASK \
					0x00000004U
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD2_COMP__READ(src) \
					(((uint32_t)(src)\
					& 0x00000004U) >> 2)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD2_COMP__WRITE(src) \
					(((uint32_t)(src)\
					<< 2) & 0x00000004U)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD2_COMP__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000004U) | (((uint32_t)(src) <<\
					2) & 0x00000004U)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD2_COMP__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 2) & ~0x00000004U)))
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD2_COMP__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000004U) | ((uint32_t)(1) << 2)

/* macros for field trd3_comp */
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD3_COMP__SHIFT         3
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD3_COMP__WIDTH         1
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD3_COMP__MASK \
					0x00000008U
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD3_COMP__READ(src) \
					(((uint32_t)(src)\
					& 0x00000008U) >> 3)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD3_COMP__WRITE(src) \
					(((uint32_t)(src)\
					<< 3) & 0x00000008U)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD3_COMP__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000008U) | (((uint32_t)(src) <<\
					3) & 0x00000008U)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD3_COMP__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 3) & ~0x00000008U)))
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD3_COMP__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000008U) | ((uint32_t)(1) << 3)

/* macros for field trd4_comp */
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD4_COMP__SHIFT         4
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD4_COMP__WIDTH         1
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD4_COMP__MASK \
					0x00000010U
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD4_COMP__READ(src) \
					(((uint32_t)(src)\
					& 0x00000010U) >> 4)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD4_COMP__WRITE(src) \
					(((uint32_t)(src)\
					<< 4) & 0x00000010U)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD4_COMP__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000010U) | (((uint32_t)(src) <<\
					4) & 0x00000010U)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD4_COMP__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 4) & ~0x00000010U)))
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD4_COMP__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000010U) | ((uint32_t)(1) << 4)

/* macros for field trd5_comp */
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD5_COMP__SHIFT         5
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD5_COMP__WIDTH         1
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD5_COMP__MASK \
					0x00000020U
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD5_COMP__READ(src) \
					(((uint32_t)(src)\
					& 0x00000020U) >> 5)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD5_COMP__WRITE(src) \
					(((uint32_t)(src)\
					<< 5) & 0x00000020U)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD5_COMP__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000020U) | (((uint32_t)(src) <<\
					5) & 0x00000020U)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD5_COMP__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 5) & ~0x00000020U)))
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD5_COMP__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000020U) | ((uint32_t)(1) << 5)

/* macros for field trd6_comp */
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD6_COMP__SHIFT         6
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD6_COMP__WIDTH         1
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD6_COMP__MASK \
					0x00000040U
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD6_COMP__READ(src) \
					(((uint32_t)(src)\
					& 0x00000040U) >> 6)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD6_COMP__WRITE(src) \
					(((uint32_t)(src)\
					<< 6) & 0x00000040U)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD6_COMP__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000040U) | (((uint32_t)(src) <<\
					6) & 0x00000040U)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD6_COMP__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 6) & ~0x00000040U)))
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD6_COMP__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000040U) | ((uint32_t)(1) << 6)

/* macros for field trd7_comp */
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD7_COMP__SHIFT         7
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD7_COMP__WIDTH         1
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD7_COMP__MASK \
					0x00000080U
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD7_COMP__READ(src) \
					(((uint32_t)(src)\
					& 0x00000080U) >> 7)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD7_COMP__WRITE(src) \
					(((uint32_t)(src)\
					<< 7) & 0x00000080U)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD7_COMP__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000080U) | (((uint32_t)(src) <<\
					7) & 0x00000080U)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD7_COMP__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 7) & ~0x00000080U)))
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD7_COMP__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000080U) | ((uint32_t)(1) << 7)

/* macros for field trd8_comp */
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD8_COMP__SHIFT         8
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD8_COMP__WIDTH         1
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD8_COMP__MASK \
					0x00000100U
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD8_COMP__READ(src) \
					(((uint32_t)(src)\
					& 0x00000100U) >> 8)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD8_COMP__WRITE(src) \
					(((uint32_t)(src)\
					<< 8) & 0x00000100U)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD8_COMP__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000100U) | (((uint32_t)(src) <<\
					8) & 0x00000100U)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD8_COMP__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 8) & ~0x00000100U)))
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD8_COMP__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000100U) | ((uint32_t)(1) << 8)

/* macros for field trd9_comp */
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD9_COMP__SHIFT         9
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD9_COMP__WIDTH         1
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD9_COMP__MASK \
					0x00000200U
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD9_COMP__READ(src) \
					(((uint32_t)(src)\
					& 0x00000200U) >> 9)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD9_COMP__WRITE(src) \
					(((uint32_t)(src)\
					<< 9) & 0x00000200U)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD9_COMP__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000200U) | (((uint32_t)(src) <<\
					9) & 0x00000200U)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD9_COMP__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 9) & ~0x00000200U)))
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD9_COMP__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000200U) | ((uint32_t)(1) << 9)

/* macros for field trd10_comp */
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD10_COMP__SHIFT       10
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD10_COMP__WIDTH        1
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD10_COMP__MASK \
					0x00000400U
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD10_COMP__READ(src) \
					(((uint32_t)(src)\
					& 0x00000400U) >> 10)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD10_COMP__WRITE(src) \
					(((uint32_t)(src)\
					<< 10) & 0x00000400U)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD10_COMP__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000400U) | (((uint32_t)(src) <<\
					10) & 0x00000400U)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD10_COMP__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 10) & ~0x00000400U)))
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD10_COMP__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000400U) | ((uint32_t)(1) << 10)

/* macros for field trd11_comp */
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD11_COMP__SHIFT       11
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD11_COMP__WIDTH        1
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD11_COMP__MASK \
					0x00000800U
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD11_COMP__READ(src) \
					(((uint32_t)(src)\
					& 0x00000800U) >> 11)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD11_COMP__WRITE(src) \
					(((uint32_t)(src)\
					<< 11) & 0x00000800U)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD11_COMP__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000800U) | (((uint32_t)(src) <<\
					11) & 0x00000800U)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD11_COMP__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 11) & ~0x00000800U)))
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD11_COMP__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000800U) | ((uint32_t)(1) << 11)

/* macros for field trd12_comp */
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD12_COMP__SHIFT       12
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD12_COMP__WIDTH        1
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD12_COMP__MASK \
					0x00001000U
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD12_COMP__READ(src) \
					(((uint32_t)(src)\
					& 0x00001000U) >> 12)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD12_COMP__WRITE(src) \
					(((uint32_t)(src)\
					<< 12) & 0x00001000U)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD12_COMP__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00001000U) | (((uint32_t)(src) <<\
					12) & 0x00001000U)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD12_COMP__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 12) & ~0x00001000U)))
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD12_COMP__CLR(dst) \
					(dst) = ((dst) &\
					~0x00001000U) | ((uint32_t)(1) << 12)

/* macros for field trd13_comp */
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD13_COMP__SHIFT       13
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD13_COMP__WIDTH        1
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD13_COMP__MASK \
					0x00002000U
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD13_COMP__READ(src) \
					(((uint32_t)(src)\
					& 0x00002000U) >> 13)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD13_COMP__WRITE(src) \
					(((uint32_t)(src)\
					<< 13) & 0x00002000U)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD13_COMP__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00002000U) | (((uint32_t)(src) <<\
					13) & 0x00002000U)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD13_COMP__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 13) & ~0x00002000U)))
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD13_COMP__CLR(dst) \
					(dst) = ((dst) &\
					~0x00002000U) | ((uint32_t)(1) << 13)

/* macros for field trd14_comp */
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD14_COMP__SHIFT       14
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD14_COMP__WIDTH        1
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD14_COMP__MASK \
					0x00004000U
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD14_COMP__READ(src) \
					(((uint32_t)(src)\
					& 0x00004000U) >> 14)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD14_COMP__WRITE(src) \
					(((uint32_t)(src)\
					<< 14) & 0x00004000U)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD14_COMP__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00004000U) | (((uint32_t)(src) <<\
					14) & 0x00004000U)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD14_COMP__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 14) & ~0x00004000U)))
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD14_COMP__CLR(dst) \
					(dst) = ((dst) &\
					~0x00004000U) | ((uint32_t)(1) << 14)

/* macros for field trd15_comp */
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD15_COMP__SHIFT       15
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD15_COMP__WIDTH        1
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD15_COMP__MASK \
					0x00008000U
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD15_COMP__READ(src) \
					(((uint32_t)(src)\
					& 0x00008000U) >> 15)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD15_COMP__WRITE(src) \
					(((uint32_t)(src)\
					<< 15) & 0x00008000U)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD15_COMP__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00008000U) | (((uint32_t)(src) <<\
					15) & 0x00008000U)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD15_COMP__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 15) & ~0x00008000U)))
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TRD15_COMP__CLR(dst) \
					(dst) = ((dst) &\
					~0x00008000U) | ((uint32_t)(1) << 15)
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__TYPE              uint32_t
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__READ           0x0000ffffU
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__WRITE          0x0000ffffU
#define RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS__WOCLR          0x0000ffffU

#endif /* __RF_CONTROLLER_REGS__RT_TRD_COMP_INTR_STATUS_MACRO__ */


/* macros for cmd_status.trd_comp_intr_status */
#define INST_CMD_STATUS__TRD_COMP_INTR_STATUS__NUM                            1

/* macros for BlueprintGlobalNameSpace::rf_controller_regs::rt_dma_target_error_l */
#ifndef __RF_CONTROLLER_REGS__RT_DMA_TARGET_ERROR_L_MACRO__
#define __RF_CONTROLLER_REGS__RT_DMA_TARGET_ERROR_L_MACRO__

/* macros for field target_err_l */
#define RF_CONTROLLER_REGS__RT_DMA_TARGET_ERROR_L__TARGET_ERR_L__SHIFT        0
#define RF_CONTROLLER_REGS__RT_DMA_TARGET_ERROR_L__TARGET_ERR_L__WIDTH       32
#define RF_CONTROLLER_REGS__RT_DMA_TARGET_ERROR_L__TARGET_ERR_L__MASK \
					0xffffffffU
#define RF_CONTROLLER_REGS__RT_DMA_TARGET_ERROR_L__TARGET_ERR_L__READ(src) \
					((uint32_t)(src)\
					& 0xffffffffU)
#define RF_CONTROLLER_REGS__RT_DMA_TARGET_ERROR_L__TYPE                uint32_t
#define RF_CONTROLLER_REGS__RT_DMA_TARGET_ERROR_L__READ             0xffffffffU

#endif /* __RF_CONTROLLER_REGS__RT_DMA_TARGET_ERROR_L_MACRO__ */


/* macros for cmd_status.dma_target_error_l */
#define INST_CMD_STATUS__DMA_TARGET_ERROR_L__NUM                              1

/* macros for BlueprintGlobalNameSpace::rf_controller_regs::rt_dma_target_error_h */
#ifndef __RF_CONTROLLER_REGS__RT_DMA_TARGET_ERROR_H_MACRO__
#define __RF_CONTROLLER_REGS__RT_DMA_TARGET_ERROR_H_MACRO__

/* macros for field target_err_h */
#define RF_CONTROLLER_REGS__RT_DMA_TARGET_ERROR_H__TARGET_ERR_H__SHIFT        0
#define RF_CONTROLLER_REGS__RT_DMA_TARGET_ERROR_H__TARGET_ERR_H__WIDTH       32
#define RF_CONTROLLER_REGS__RT_DMA_TARGET_ERROR_H__TARGET_ERR_H__MASK \
					0xffffffffU
#define RF_CONTROLLER_REGS__RT_DMA_TARGET_ERROR_H__TARGET_ERR_H__READ(src) \
					((uint32_t)(src)\
					& 0xffffffffU)
#define RF_CONTROLLER_REGS__RT_DMA_TARGET_ERROR_H__TYPE                uint32_t
#define RF_CONTROLLER_REGS__RT_DMA_TARGET_ERROR_H__READ             0xffffffffU

#endif /* __RF_CONTROLLER_REGS__RT_DMA_TARGET_ERROR_H_MACRO__ */


/* macros for cmd_status.dma_target_error_h */
#define INST_CMD_STATUS__DMA_TARGET_ERROR_H__NUM                              1

/* macros for BlueprintGlobalNameSpace::rf_controller_regs::rt_boot_stat */
#ifndef __RF_CONTROLLER_REGS__RT_BOOT_STAT_MACRO__
#define __RF_CONTROLLER_REGS__RT_BOOT_STAT_MACRO__

/* macros for field bch_err_type */
#define RF_CONTROLLER_REGS__RT_BOOT_STAT__BCH_ERR_TYPE__SHIFT                 0
#define RF_CONTROLLER_REGS__RT_BOOT_STAT__BCH_ERR_TYPE__WIDTH                 2
#define RF_CONTROLLER_REGS__RT_BOOT_STAT__BCH_ERR_TYPE__MASK        0x00000003U
#define RF_CONTROLLER_REGS__RT_BOOT_STAT__BCH_ERR_TYPE__READ(src) \
					((uint32_t)(src)\
					& 0x00000003U)

/* macros for field bus_err */
#define RF_CONTROLLER_REGS__RT_BOOT_STAT__BUS_ERR__SHIFT                      2
#define RF_CONTROLLER_REGS__RT_BOOT_STAT__BUS_ERR__WIDTH                      1
#define RF_CONTROLLER_REGS__RT_BOOT_STAT__BUS_ERR__MASK             0x00000004U
#define RF_CONTROLLER_REGS__RT_BOOT_STAT__BUS_ERR__READ(src) \
					(((uint32_t)(src)\
					& 0x00000004U) >> 2)
#define RF_CONTROLLER_REGS__RT_BOOT_STAT__BUS_ERR__SET(dst) \
					(dst) = ((dst) &\
					~0x00000004U) | ((uint32_t)(1) << 2)
#define RF_CONTROLLER_REGS__RT_BOOT_STAT__BUS_ERR__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000004U) | ((uint32_t)(0) << 2)

/* macros for field phy_err */
#define RF_CONTROLLER_REGS__RT_BOOT_STAT__PHY_ERR__SHIFT                      3
#define RF_CONTROLLER_REGS__RT_BOOT_STAT__PHY_ERR__WIDTH                      1
#define RF_CONTROLLER_REGS__RT_BOOT_STAT__PHY_ERR__MASK             0x00000008U
#define RF_CONTROLLER_REGS__RT_BOOT_STAT__PHY_ERR__READ(src) \
					(((uint32_t)(src)\
					& 0x00000008U) >> 3)
#define RF_CONTROLLER_REGS__RT_BOOT_STAT__PHY_ERR__SET(dst) \
					(dst) = ((dst) &\
					~0x00000008U) | ((uint32_t)(1) << 3)
#define RF_CONTROLLER_REGS__RT_BOOT_STAT__PHY_ERR__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000008U) | ((uint32_t)(0) << 3)

/* macros for field cpy_id */
#define RF_CONTROLLER_REGS__RT_BOOT_STAT__CPY_ID__SHIFT                       4
#define RF_CONTROLLER_REGS__RT_BOOT_STAT__CPY_ID__WIDTH                       2
#define RF_CONTROLLER_REGS__RT_BOOT_STAT__CPY_ID__MASK              0x00000030U
#define RF_CONTROLLER_REGS__RT_BOOT_STAT__CPY_ID__READ(src) \
					(((uint32_t)(src)\
					& 0x00000030U) >> 4)

/* macros for field init_err */
#define RF_CONTROLLER_REGS__RT_BOOT_STAT__INIT_ERR__SHIFT                     6
#define RF_CONTROLLER_REGS__RT_BOOT_STAT__INIT_ERR__WIDTH                     1
#define RF_CONTROLLER_REGS__RT_BOOT_STAT__INIT_ERR__MASK            0x00000040U
#define RF_CONTROLLER_REGS__RT_BOOT_STAT__INIT_ERR__READ(src) \
					(((uint32_t)(src)\
					& 0x00000040U) >> 6)
#define RF_CONTROLLER_REGS__RT_BOOT_STAT__INIT_ERR__SET(dst) \
					(dst) = ((dst) &\
					~0x00000040U) | ((uint32_t)(1) << 6)
#define RF_CONTROLLER_REGS__RT_BOOT_STAT__INIT_ERR__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000040U) | ((uint32_t)(0) << 6)

/* macros for field tim_out_err */
#define RF_CONTROLLER_REGS__RT_BOOT_STAT__TIM_OUT_ERR__SHIFT                  7
#define RF_CONTROLLER_REGS__RT_BOOT_STAT__TIM_OUT_ERR__WIDTH                  1
#define RF_CONTROLLER_REGS__RT_BOOT_STAT__TIM_OUT_ERR__MASK         0x00000080U
#define RF_CONTROLLER_REGS__RT_BOOT_STAT__TIM_OUT_ERR__READ(src) \
					(((uint32_t)(src)\
					& 0x00000080U) >> 7)
#define RF_CONTROLLER_REGS__RT_BOOT_STAT__TIM_OUT_ERR__SET(dst) \
					(dst) = ((dst) &\
					~0x00000080U) | ((uint32_t)(1) << 7)
#define RF_CONTROLLER_REGS__RT_BOOT_STAT__TIM_OUT_ERR__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000080U) | ((uint32_t)(0) << 7)

/* macros for field di_err */
#define RF_CONTROLLER_REGS__RT_BOOT_STAT__DI_ERR__SHIFT                       8
#define RF_CONTROLLER_REGS__RT_BOOT_STAT__DI_ERR__WIDTH                       1
#define RF_CONTROLLER_REGS__RT_BOOT_STAT__DI_ERR__MASK              0x00000100U
#define RF_CONTROLLER_REGS__RT_BOOT_STAT__DI_ERR__READ(src) \
					(((uint32_t)(src)\
					& 0x00000100U) >> 8)
#define RF_CONTROLLER_REGS__RT_BOOT_STAT__DI_ERR__SET(dst) \
					(dst) = ((dst) &\
					~0x00000100U) | ((uint32_t)(1) << 8)
#define RF_CONTROLLER_REGS__RT_BOOT_STAT__DI_ERR__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000100U) | ((uint32_t)(0) << 8)

/* macros for field ctx_err */
#define RF_CONTROLLER_REGS__RT_BOOT_STAT__CTX_ERR__SHIFT                      9
#define RF_CONTROLLER_REGS__RT_BOOT_STAT__CTX_ERR__WIDTH                      1
#define RF_CONTROLLER_REGS__RT_BOOT_STAT__CTX_ERR__MASK             0x00000200U
#define RF_CONTROLLER_REGS__RT_BOOT_STAT__CTX_ERR__READ(src) \
					(((uint32_t)(src)\
					& 0x00000200U) >> 9)
#define RF_CONTROLLER_REGS__RT_BOOT_STAT__CTX_ERR__SET(dst) \
					(dst) = ((dst) &\
					~0x00000200U) | ((uint32_t)(1) << 9)
#define RF_CONTROLLER_REGS__RT_BOOT_STAT__CTX_ERR__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000200U) | ((uint32_t)(0) << 9)
#define RF_CONTROLLER_REGS__RT_BOOT_STAT__TYPE                         uint32_t
#define RF_CONTROLLER_REGS__RT_BOOT_STAT__READ                      0x000003ffU

#endif /* __RF_CONTROLLER_REGS__RT_BOOT_STAT_MACRO__ */


/* macros for cmd_status.boot_status */
#define INST_CMD_STATUS__BOOT_STATUS__NUM                                     1

/* macros for BlueprintGlobalNameSpace::rf_controller_regs::rt_trd_timeout_intr_status */
#ifndef __RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS_MACRO__
#define __RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS_MACRO__

/* macros for field trd0_timeout_stat */
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD0_TIMEOUT_STAT__SHIFT \
					0
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD0_TIMEOUT_STAT__WIDTH \
					1
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD0_TIMEOUT_STAT__MASK \
					0x00000001U
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD0_TIMEOUT_STAT__READ(src) \
					((uint32_t)(src)\
					& 0x00000001U)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD0_TIMEOUT_STAT__WRITE(src) \
					((uint32_t)(src)\
					& 0x00000001U)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD0_TIMEOUT_STAT__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000001U) | ((uint32_t)(src) &\
					0x00000001U)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD0_TIMEOUT_STAT__VERIFY(src) \
					(!(((uint32_t)(src)\
					& ~0x00000001U)))
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD0_TIMEOUT_STAT__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000001U) | (uint32_t)(1)

/* macros for field trd1_timeout_stat */
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD1_TIMEOUT_STAT__SHIFT \
					1
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD1_TIMEOUT_STAT__WIDTH \
					1
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD1_TIMEOUT_STAT__MASK \
					0x00000002U
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD1_TIMEOUT_STAT__READ(src) \
					(((uint32_t)(src)\
					& 0x00000002U) >> 1)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD1_TIMEOUT_STAT__WRITE(src) \
					(((uint32_t)(src)\
					<< 1) & 0x00000002U)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD1_TIMEOUT_STAT__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000002U) | (((uint32_t)(src) <<\
					1) & 0x00000002U)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD1_TIMEOUT_STAT__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 1) & ~0x00000002U)))
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD1_TIMEOUT_STAT__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000002U) | ((uint32_t)(1) << 1)

/* macros for field trd2_timeout_stat */
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD2_TIMEOUT_STAT__SHIFT \
					2
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD2_TIMEOUT_STAT__WIDTH \
					1
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD2_TIMEOUT_STAT__MASK \
					0x00000004U
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD2_TIMEOUT_STAT__READ(src) \
					(((uint32_t)(src)\
					& 0x00000004U) >> 2)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD2_TIMEOUT_STAT__WRITE(src) \
					(((uint32_t)(src)\
					<< 2) & 0x00000004U)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD2_TIMEOUT_STAT__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000004U) | (((uint32_t)(src) <<\
					2) & 0x00000004U)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD2_TIMEOUT_STAT__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 2) & ~0x00000004U)))
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD2_TIMEOUT_STAT__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000004U) | ((uint32_t)(1) << 2)

/* macros for field trd3_timeout_stat */
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD3_TIMEOUT_STAT__SHIFT \
					3
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD3_TIMEOUT_STAT__WIDTH \
					1
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD3_TIMEOUT_STAT__MASK \
					0x00000008U
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD3_TIMEOUT_STAT__READ(src) \
					(((uint32_t)(src)\
					& 0x00000008U) >> 3)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD3_TIMEOUT_STAT__WRITE(src) \
					(((uint32_t)(src)\
					<< 3) & 0x00000008U)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD3_TIMEOUT_STAT__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000008U) | (((uint32_t)(src) <<\
					3) & 0x00000008U)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD3_TIMEOUT_STAT__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 3) & ~0x00000008U)))
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD3_TIMEOUT_STAT__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000008U) | ((uint32_t)(1) << 3)

/* macros for field trd4_timeout_stat */
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD4_TIMEOUT_STAT__SHIFT \
					4
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD4_TIMEOUT_STAT__WIDTH \
					1
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD4_TIMEOUT_STAT__MASK \
					0x00000010U
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD4_TIMEOUT_STAT__READ(src) \
					(((uint32_t)(src)\
					& 0x00000010U) >> 4)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD4_TIMEOUT_STAT__WRITE(src) \
					(((uint32_t)(src)\
					<< 4) & 0x00000010U)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD4_TIMEOUT_STAT__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000010U) | (((uint32_t)(src) <<\
					4) & 0x00000010U)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD4_TIMEOUT_STAT__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 4) & ~0x00000010U)))
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD4_TIMEOUT_STAT__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000010U) | ((uint32_t)(1) << 4)

/* macros for field trd5_timeout_stat */
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD5_TIMEOUT_STAT__SHIFT \
					5
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD5_TIMEOUT_STAT__WIDTH \
					1
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD5_TIMEOUT_STAT__MASK \
					0x00000020U
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD5_TIMEOUT_STAT__READ(src) \
					(((uint32_t)(src)\
					& 0x00000020U) >> 5)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD5_TIMEOUT_STAT__WRITE(src) \
					(((uint32_t)(src)\
					<< 5) & 0x00000020U)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD5_TIMEOUT_STAT__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000020U) | (((uint32_t)(src) <<\
					5) & 0x00000020U)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD5_TIMEOUT_STAT__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 5) & ~0x00000020U)))
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD5_TIMEOUT_STAT__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000020U) | ((uint32_t)(1) << 5)

/* macros for field trd6_timeout_stat */
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD6_TIMEOUT_STAT__SHIFT \
					6
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD6_TIMEOUT_STAT__WIDTH \
					1
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD6_TIMEOUT_STAT__MASK \
					0x00000040U
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD6_TIMEOUT_STAT__READ(src) \
					(((uint32_t)(src)\
					& 0x00000040U) >> 6)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD6_TIMEOUT_STAT__WRITE(src) \
					(((uint32_t)(src)\
					<< 6) & 0x00000040U)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD6_TIMEOUT_STAT__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000040U) | (((uint32_t)(src) <<\
					6) & 0x00000040U)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD6_TIMEOUT_STAT__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 6) & ~0x00000040U)))
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD6_TIMEOUT_STAT__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000040U) | ((uint32_t)(1) << 6)

/* macros for field trd7_timeout_stat */
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD7_TIMEOUT_STAT__SHIFT \
					7
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD7_TIMEOUT_STAT__WIDTH \
					1
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD7_TIMEOUT_STAT__MASK \
					0x00000080U
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD7_TIMEOUT_STAT__READ(src) \
					(((uint32_t)(src)\
					& 0x00000080U) >> 7)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD7_TIMEOUT_STAT__WRITE(src) \
					(((uint32_t)(src)\
					<< 7) & 0x00000080U)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD7_TIMEOUT_STAT__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000080U) | (((uint32_t)(src) <<\
					7) & 0x00000080U)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD7_TIMEOUT_STAT__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 7) & ~0x00000080U)))
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD7_TIMEOUT_STAT__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000080U) | ((uint32_t)(1) << 7)

/* macros for field trd8_timeout_stat */
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD8_TIMEOUT_STAT__SHIFT \
					8
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD8_TIMEOUT_STAT__WIDTH \
					1
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD8_TIMEOUT_STAT__MASK \
					0x00000100U
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD8_TIMEOUT_STAT__READ(src) \
					(((uint32_t)(src)\
					& 0x00000100U) >> 8)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD8_TIMEOUT_STAT__WRITE(src) \
					(((uint32_t)(src)\
					<< 8) & 0x00000100U)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD8_TIMEOUT_STAT__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000100U) | (((uint32_t)(src) <<\
					8) & 0x00000100U)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD8_TIMEOUT_STAT__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 8) & ~0x00000100U)))
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD8_TIMEOUT_STAT__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000100U) | ((uint32_t)(1) << 8)

/* macros for field trd9_timeout_stat */
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD9_TIMEOUT_STAT__SHIFT \
					9
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD9_TIMEOUT_STAT__WIDTH \
					1
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD9_TIMEOUT_STAT__MASK \
					0x00000200U
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD9_TIMEOUT_STAT__READ(src) \
					(((uint32_t)(src)\
					& 0x00000200U) >> 9)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD9_TIMEOUT_STAT__WRITE(src) \
					(((uint32_t)(src)\
					<< 9) & 0x00000200U)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD9_TIMEOUT_STAT__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000200U) | (((uint32_t)(src) <<\
					9) & 0x00000200U)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD9_TIMEOUT_STAT__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 9) & ~0x00000200U)))
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD9_TIMEOUT_STAT__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000200U) | ((uint32_t)(1) << 9)

/* macros for field trd10_timeout_stat */
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD10_TIMEOUT_STAT__SHIFT \
					10
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD10_TIMEOUT_STAT__WIDTH \
					1
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD10_TIMEOUT_STAT__MASK \
					0x00000400U
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD10_TIMEOUT_STAT__READ(src) \
					(((uint32_t)(src)\
					& 0x00000400U) >> 10)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD10_TIMEOUT_STAT__WRITE(src) \
					(((uint32_t)(src)\
					<< 10) & 0x00000400U)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD10_TIMEOUT_STAT__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000400U) | (((uint32_t)(src) <<\
					10) & 0x00000400U)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD10_TIMEOUT_STAT__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 10) & ~0x00000400U)))
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD10_TIMEOUT_STAT__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000400U) | ((uint32_t)(1) << 10)

/* macros for field trd11_timeout_stat */
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD11_TIMEOUT_STAT__SHIFT \
					11
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD11_TIMEOUT_STAT__WIDTH \
					1
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD11_TIMEOUT_STAT__MASK \
					0x00000800U
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD11_TIMEOUT_STAT__READ(src) \
					(((uint32_t)(src)\
					& 0x00000800U) >> 11)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD11_TIMEOUT_STAT__WRITE(src) \
					(((uint32_t)(src)\
					<< 11) & 0x00000800U)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD11_TIMEOUT_STAT__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000800U) | (((uint32_t)(src) <<\
					11) & 0x00000800U)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD11_TIMEOUT_STAT__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 11) & ~0x00000800U)))
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD11_TIMEOUT_STAT__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000800U) | ((uint32_t)(1) << 11)

/* macros for field trd12_timeout_stat */
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD12_TIMEOUT_STAT__SHIFT \
					12
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD12_TIMEOUT_STAT__WIDTH \
					1
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD12_TIMEOUT_STAT__MASK \
					0x00001000U
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD12_TIMEOUT_STAT__READ(src) \
					(((uint32_t)(src)\
					& 0x00001000U) >> 12)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD12_TIMEOUT_STAT__WRITE(src) \
					(((uint32_t)(src)\
					<< 12) & 0x00001000U)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD12_TIMEOUT_STAT__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00001000U) | (((uint32_t)(src) <<\
					12) & 0x00001000U)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD12_TIMEOUT_STAT__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 12) & ~0x00001000U)))
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD12_TIMEOUT_STAT__CLR(dst) \
					(dst) = ((dst) &\
					~0x00001000U) | ((uint32_t)(1) << 12)

/* macros for field trd13_timeout_stat */
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD13_TIMEOUT_STAT__SHIFT \
					13
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD13_TIMEOUT_STAT__WIDTH \
					1
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD13_TIMEOUT_STAT__MASK \
					0x00002000U
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD13_TIMEOUT_STAT__READ(src) \
					(((uint32_t)(src)\
					& 0x00002000U) >> 13)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD13_TIMEOUT_STAT__WRITE(src) \
					(((uint32_t)(src)\
					<< 13) & 0x00002000U)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD13_TIMEOUT_STAT__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00002000U) | (((uint32_t)(src) <<\
					13) & 0x00002000U)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD13_TIMEOUT_STAT__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 13) & ~0x00002000U)))
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD13_TIMEOUT_STAT__CLR(dst) \
					(dst) = ((dst) &\
					~0x00002000U) | ((uint32_t)(1) << 13)

/* macros for field trd14_timeout_stat */
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD14_TIMEOUT_STAT__SHIFT \
					14
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD14_TIMEOUT_STAT__WIDTH \
					1
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD14_TIMEOUT_STAT__MASK \
					0x00004000U
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD14_TIMEOUT_STAT__READ(src) \
					(((uint32_t)(src)\
					& 0x00004000U) >> 14)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD14_TIMEOUT_STAT__WRITE(src) \
					(((uint32_t)(src)\
					<< 14) & 0x00004000U)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD14_TIMEOUT_STAT__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00004000U) | (((uint32_t)(src) <<\
					14) & 0x00004000U)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD14_TIMEOUT_STAT__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 14) & ~0x00004000U)))
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD14_TIMEOUT_STAT__CLR(dst) \
					(dst) = ((dst) &\
					~0x00004000U) | ((uint32_t)(1) << 14)

/* macros for field trd15_timeout_stat */
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD15_TIMEOUT_STAT__SHIFT \
					15
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD15_TIMEOUT_STAT__WIDTH \
					1
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD15_TIMEOUT_STAT__MASK \
					0x00008000U
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD15_TIMEOUT_STAT__READ(src) \
					(((uint32_t)(src)\
					& 0x00008000U) >> 15)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD15_TIMEOUT_STAT__WRITE(src) \
					(((uint32_t)(src)\
					<< 15) & 0x00008000U)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD15_TIMEOUT_STAT__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00008000U) | (((uint32_t)(src) <<\
					15) & 0x00008000U)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD15_TIMEOUT_STAT__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 15) & ~0x00008000U)))
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TRD15_TIMEOUT_STAT__CLR(dst) \
					(dst) = ((dst) &\
					~0x00008000U) | ((uint32_t)(1) << 15)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__TYPE           uint32_t
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__READ        0x0000ffffU
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__WRITE       0x0000ffffU
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS__WOCLR       0x0000ffffU

#endif /* __RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_STATUS_MACRO__ */


/* macros for cmd_status.trd_timeout_intr_status */
#define INST_CMD_STATUS__TRD_TIMEOUT_INTR_STATUS__NUM                         1

/* macros for BlueprintGlobalNameSpace::rf_controller_regs::rt_trd_timeout_intr_en */
#ifndef __RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_EN_MACRO__
#define __RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_EN_MACRO__

/* macros for field trd_timeout_intr_en */
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_EN__TRD_TIMEOUT_INTR_EN__SHIFT \
					0
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_EN__TRD_TIMEOUT_INTR_EN__WIDTH \
					16
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_EN__TRD_TIMEOUT_INTR_EN__MASK \
					0x0000ffffU
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_EN__TRD_TIMEOUT_INTR_EN__READ(src) \
					((uint32_t)(src)\
					& 0x0000ffffU)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_EN__TRD_TIMEOUT_INTR_EN__WRITE(src) \
					((uint32_t)(src)\
					& 0x0000ffffU)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_EN__TRD_TIMEOUT_INTR_EN__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x0000ffffU) | ((uint32_t)(src) &\
					0x0000ffffU)
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_EN__TRD_TIMEOUT_INTR_EN__VERIFY(src) \
					(!(((uint32_t)(src)\
					& ~0x0000ffffU)))
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_EN__TYPE               uint32_t
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_EN__READ            0x0000ffffU
#define RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_EN__WRITE           0x0000ffffU

#endif /* __RF_CONTROLLER_REGS__RT_TRD_TIMEOUT_INTR_EN_MACRO__ */


/* macros for cmd_status.trd_timeout_intr_en */
#define INST_CMD_STATUS__TRD_TIMEOUT_INTR_EN__NUM                             1

/* macros for BlueprintGlobalNameSpace::rf_controller_regs::rt_zq_cal_stat */
#ifndef __RF_CONTROLLER_REGS__RT_ZQ_CAL_STAT_MACRO__
#define __RF_CONTROLLER_REGS__RT_ZQ_CAL_STAT_MACRO__

/* macros for field cal_stat */
#define RF_CONTROLLER_REGS__RT_ZQ_CAL_STAT__CAL_STAT__SHIFT                   0
#define RF_CONTROLLER_REGS__RT_ZQ_CAL_STAT__CAL_STAT__WIDTH                  16
#define RF_CONTROLLER_REGS__RT_ZQ_CAL_STAT__CAL_STAT__MASK          0x0000ffffU
#define RF_CONTROLLER_REGS__RT_ZQ_CAL_STAT__CAL_STAT__READ(src) \
					((uint32_t)(src)\
					& 0x0000ffffU)
#define RF_CONTROLLER_REGS__RT_ZQ_CAL_STAT__CAL_STAT__WRITE(src) \
					((uint32_t)(src)\
					& 0x0000ffffU)
#define RF_CONTROLLER_REGS__RT_ZQ_CAL_STAT__CAL_STAT__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x0000ffffU) | ((uint32_t)(src) &\
					0x0000ffffU)
#define RF_CONTROLLER_REGS__RT_ZQ_CAL_STAT__CAL_STAT__VERIFY(src) \
					(!(((uint32_t)(src)\
					& ~0x0000ffffU)))
#define RF_CONTROLLER_REGS__RT_ZQ_CAL_STAT__TYPE                       uint32_t
#define RF_CONTROLLER_REGS__RT_ZQ_CAL_STAT__READ                    0x0000ffffU
#define RF_CONTROLLER_REGS__RT_ZQ_CAL_STAT__WRITE                   0x0000ffffU
#define RF_CONTROLLER_REGS__RT_ZQ_CAL_STAT__WOCLR                   0x0000ffffU

#endif /* __RF_CONTROLLER_REGS__RT_ZQ_CAL_STAT_MACRO__ */


/* macros for cmd_status.zq_cal_stat */
#define INST_CMD_STATUS__ZQ_CAL_STAT__NUM                                     1

/* macros for BlueprintGlobalNameSpace::rf_ctrl_config::rt_transfer_cfg_0 */
#ifndef __RF_CTRL_CONFIG__RT_TRANSFER_CFG_0_MACRO__
#define __RF_CTRL_CONFIG__RT_TRANSFER_CFG_0_MACRO__

/* macros for field sector_cnt */
#define RF_CTRL_CONFIG__RT_TRANSFER_CFG_0__SECTOR_CNT__SHIFT                  0
#define RF_CTRL_CONFIG__RT_TRANSFER_CFG_0__SECTOR_CNT__WIDTH                  8
#define RF_CTRL_CONFIG__RT_TRANSFER_CFG_0__SECTOR_CNT__MASK         0x000000ffU
#define RF_CTRL_CONFIG__RT_TRANSFER_CFG_0__SECTOR_CNT__READ(src) \
					((uint32_t)(src)\
					& 0x000000ffU)
#define RF_CTRL_CONFIG__RT_TRANSFER_CFG_0__SECTOR_CNT__WRITE(src) \
					((uint32_t)(src)\
					& 0x000000ffU)
#define RF_CTRL_CONFIG__RT_TRANSFER_CFG_0__SECTOR_CNT__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x000000ffU) | ((uint32_t)(src) &\
					0x000000ffU)
#define RF_CTRL_CONFIG__RT_TRANSFER_CFG_0__SECTOR_CNT__VERIFY(src) \
					(!(((uint32_t)(src)\
					& ~0x000000ffU)))

/* macros for field offset */
#define RF_CTRL_CONFIG__RT_TRANSFER_CFG_0__OFFSET__SHIFT                     16
#define RF_CTRL_CONFIG__RT_TRANSFER_CFG_0__OFFSET__WIDTH                     16
#define RF_CTRL_CONFIG__RT_TRANSFER_CFG_0__OFFSET__MASK             0xffff0000U
#define RF_CTRL_CONFIG__RT_TRANSFER_CFG_0__OFFSET__READ(src) \
					(((uint32_t)(src)\
					& 0xffff0000U) >> 16)
#define RF_CTRL_CONFIG__RT_TRANSFER_CFG_0__OFFSET__WRITE(src) \
					(((uint32_t)(src)\
					<< 16) & 0xffff0000U)
#define RF_CTRL_CONFIG__RT_TRANSFER_CFG_0__OFFSET__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0xffff0000U) | (((uint32_t)(src) <<\
					16) & 0xffff0000U)
#define RF_CTRL_CONFIG__RT_TRANSFER_CFG_0__OFFSET__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 16) & ~0xffff0000U)))
#define RF_CTRL_CONFIG__RT_TRANSFER_CFG_0__TYPE                        uint32_t
#define RF_CTRL_CONFIG__RT_TRANSFER_CFG_0__READ                     0xffff00ffU
#define RF_CTRL_CONFIG__RT_TRANSFER_CFG_0__WRITE                    0xffff00ffU

#endif /* __RF_CTRL_CONFIG__RT_TRANSFER_CFG_0_MACRO__ */


/* macros for ctrl_config.transfer_cfg_0 */
#define INST_CTRL_CONFIG__TRANSFER_CFG_0__NUM                                 1

/* macros for BlueprintGlobalNameSpace::rf_ctrl_config::rt_transfer_cfg_1 */
#ifndef __RF_CTRL_CONFIG__RT_TRANSFER_CFG_1_MACRO__
#define __RF_CTRL_CONFIG__RT_TRANSFER_CFG_1_MACRO__

/* macros for field sector_size */
#define RF_CTRL_CONFIG__RT_TRANSFER_CFG_1__SECTOR_SIZE__SHIFT                 0
#define RF_CTRL_CONFIG__RT_TRANSFER_CFG_1__SECTOR_SIZE__WIDTH                16
#define RF_CTRL_CONFIG__RT_TRANSFER_CFG_1__SECTOR_SIZE__MASK        0x0000ffffU
#define RF_CTRL_CONFIG__RT_TRANSFER_CFG_1__SECTOR_SIZE__READ(src) \
					((uint32_t)(src)\
					& 0x0000ffffU)
#define RF_CTRL_CONFIG__RT_TRANSFER_CFG_1__SECTOR_SIZE__WRITE(src) \
					((uint32_t)(src)\
					& 0x0000ffffU)
#define RF_CTRL_CONFIG__RT_TRANSFER_CFG_1__SECTOR_SIZE__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x0000ffffU) | ((uint32_t)(src) &\
					0x0000ffffU)
#define RF_CTRL_CONFIG__RT_TRANSFER_CFG_1__SECTOR_SIZE__VERIFY(src) \
					(!(((uint32_t)(src)\
					& ~0x0000ffffU)))

/* macros for field last_sector_size */
#define RF_CTRL_CONFIG__RT_TRANSFER_CFG_1__LAST_SECTOR_SIZE__SHIFT           16
#define RF_CTRL_CONFIG__RT_TRANSFER_CFG_1__LAST_SECTOR_SIZE__WIDTH           16
#define RF_CTRL_CONFIG__RT_TRANSFER_CFG_1__LAST_SECTOR_SIZE__MASK   0xffff0000U
#define RF_CTRL_CONFIG__RT_TRANSFER_CFG_1__LAST_SECTOR_SIZE__READ(src) \
					(((uint32_t)(src)\
					& 0xffff0000U) >> 16)
#define RF_CTRL_CONFIG__RT_TRANSFER_CFG_1__LAST_SECTOR_SIZE__WRITE(src) \
					(((uint32_t)(src)\
					<< 16) & 0xffff0000U)
#define RF_CTRL_CONFIG__RT_TRANSFER_CFG_1__LAST_SECTOR_SIZE__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0xffff0000U) | (((uint32_t)(src) <<\
					16) & 0xffff0000U)
#define RF_CTRL_CONFIG__RT_TRANSFER_CFG_1__LAST_SECTOR_SIZE__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 16) & ~0xffff0000U)))
#define RF_CTRL_CONFIG__RT_TRANSFER_CFG_1__TYPE                        uint32_t
#define RF_CTRL_CONFIG__RT_TRANSFER_CFG_1__READ                     0xffffffffU
#define RF_CTRL_CONFIG__RT_TRANSFER_CFG_1__WRITE                    0xffffffffU

#endif /* __RF_CTRL_CONFIG__RT_TRANSFER_CFG_1_MACRO__ */


/* macros for ctrl_config.transfer_cfg_1 */
#define INST_CTRL_CONFIG__TRANSFER_CFG_1__NUM                                 1

/* macros for BlueprintGlobalNameSpace::rf_ctrl_config::rt_long_polling */
#ifndef __RF_CTRL_CONFIG__RT_LONG_POLLING_MACRO__
#define __RF_CTRL_CONFIG__RT_LONG_POLLING_MACRO__

/* macros for field long_polling */
#define RF_CTRL_CONFIG__RT_LONG_POLLING__LONG_POLLING__SHIFT                  0
#define RF_CTRL_CONFIG__RT_LONG_POLLING__LONG_POLLING__WIDTH                 16
#define RF_CTRL_CONFIG__RT_LONG_POLLING__LONG_POLLING__MASK         0x0000ffffU
#define RF_CTRL_CONFIG__RT_LONG_POLLING__LONG_POLLING__READ(src) \
					((uint32_t)(src)\
					& 0x0000ffffU)
#define RF_CTRL_CONFIG__RT_LONG_POLLING__LONG_POLLING__WRITE(src) \
					((uint32_t)(src)\
					& 0x0000ffffU)
#define RF_CTRL_CONFIG__RT_LONG_POLLING__LONG_POLLING__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x0000ffffU) | ((uint32_t)(src) &\
					0x0000ffffU)
#define RF_CTRL_CONFIG__RT_LONG_POLLING__LONG_POLLING__VERIFY(src) \
					(!(((uint32_t)(src)\
					& ~0x0000ffffU)))
#define RF_CTRL_CONFIG__RT_LONG_POLLING__TYPE                          uint32_t
#define RF_CTRL_CONFIG__RT_LONG_POLLING__READ                       0x0000ffffU
#define RF_CTRL_CONFIG__RT_LONG_POLLING__WRITE                      0x0000ffffU

#endif /* __RF_CTRL_CONFIG__RT_LONG_POLLING_MACRO__ */


/* macros for ctrl_config.long_polling */
#define INST_CTRL_CONFIG__LONG_POLLING__NUM                                   1

/* macros for BlueprintGlobalNameSpace::rf_ctrl_config::rt_short_polling */
#ifndef __RF_CTRL_CONFIG__RT_SHORT_POLLING_MACRO__
#define __RF_CTRL_CONFIG__RT_SHORT_POLLING_MACRO__

/* macros for field short_polling */
#define RF_CTRL_CONFIG__RT_SHORT_POLLING__SHORT_POLLING__SHIFT                0
#define RF_CTRL_CONFIG__RT_SHORT_POLLING__SHORT_POLLING__WIDTH               16
#define RF_CTRL_CONFIG__RT_SHORT_POLLING__SHORT_POLLING__MASK       0x0000ffffU
#define RF_CTRL_CONFIG__RT_SHORT_POLLING__SHORT_POLLING__READ(src) \
					((uint32_t)(src)\
					& 0x0000ffffU)
#define RF_CTRL_CONFIG__RT_SHORT_POLLING__SHORT_POLLING__WRITE(src) \
					((uint32_t)(src)\
					& 0x0000ffffU)
#define RF_CTRL_CONFIG__RT_SHORT_POLLING__SHORT_POLLING__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x0000ffffU) | ((uint32_t)(src) &\
					0x0000ffffU)
#define RF_CTRL_CONFIG__RT_SHORT_POLLING__SHORT_POLLING__VERIFY(src) \
					(!(((uint32_t)(src)\
					& ~0x0000ffffU)))
#define RF_CTRL_CONFIG__RT_SHORT_POLLING__TYPE                         uint32_t
#define RF_CTRL_CONFIG__RT_SHORT_POLLING__READ                      0x0000ffffU
#define RF_CTRL_CONFIG__RT_SHORT_POLLING__WRITE                     0x0000ffffU

#endif /* __RF_CTRL_CONFIG__RT_SHORT_POLLING_MACRO__ */


/* macros for ctrl_config.short_polling */
#define INST_CTRL_CONFIG__SHORT_POLLING__NUM                                  1

/* macros for BlueprintGlobalNameSpace::rf_ctrl_config::rt_status_ctrl_0 */
#ifndef __RF_CTRL_CONFIG__RT_STATUS_CTRL_0_MACRO__
#define __RF_CTRL_CONFIG__RT_STATUS_CTRL_0_MACRO__

/* macros for field rb_enable */
#define RF_CTRL_CONFIG__RT_STATUS_CTRL_0__RB_ENABLE__SHIFT                    0
#define RF_CTRL_CONFIG__RT_STATUS_CTRL_0__RB_ENABLE__WIDTH                    1
#define RF_CTRL_CONFIG__RT_STATUS_CTRL_0__RB_ENABLE__MASK           0x00000001U
#define RF_CTRL_CONFIG__RT_STATUS_CTRL_0__RB_ENABLE__READ(src) \
					((uint32_t)(src)\
					& 0x00000001U)
#define RF_CTRL_CONFIG__RT_STATUS_CTRL_0__RB_ENABLE__WRITE(src) \
					((uint32_t)(src)\
					& 0x00000001U)
#define RF_CTRL_CONFIG__RT_STATUS_CTRL_0__RB_ENABLE__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000001U) | ((uint32_t)(src) &\
					0x00000001U)
#define RF_CTRL_CONFIG__RT_STATUS_CTRL_0__RB_ENABLE__VERIFY(src) \
					(!(((uint32_t)(src)\
					& ~0x00000001U)))
#define RF_CTRL_CONFIG__RT_STATUS_CTRL_0__RB_ENABLE__SET(dst) \
					(dst) = ((dst) &\
					~0x00000001U) | (uint32_t)(1)
#define RF_CTRL_CONFIG__RT_STATUS_CTRL_0__RB_ENABLE__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000001U) | (uint32_t)(0)

/* macros for field ready_value */
#define RF_CTRL_CONFIG__RT_STATUS_CTRL_0__READY_VALUE__SHIFT                 16
#define RF_CTRL_CONFIG__RT_STATUS_CTRL_0__READY_VALUE__WIDTH                  8
#define RF_CTRL_CONFIG__RT_STATUS_CTRL_0__READY_VALUE__MASK         0x00ff0000U
#define RF_CTRL_CONFIG__RT_STATUS_CTRL_0__READY_VALUE__READ(src) \
					(((uint32_t)(src)\
					& 0x00ff0000U) >> 16)
#define RF_CTRL_CONFIG__RT_STATUS_CTRL_0__READY_VALUE__WRITE(src) \
					(((uint32_t)(src)\
					<< 16) & 0x00ff0000U)
#define RF_CTRL_CONFIG__RT_STATUS_CTRL_0__READY_VALUE__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00ff0000U) | (((uint32_t)(src) <<\
					16) & 0x00ff0000U)
#define RF_CTRL_CONFIG__RT_STATUS_CTRL_0__READY_VALUE__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 16) & ~0x00ff0000U)))

/* macros for field ready_mask */
#define RF_CTRL_CONFIG__RT_STATUS_CTRL_0__READY_MASK__SHIFT                  24
#define RF_CTRL_CONFIG__RT_STATUS_CTRL_0__READY_MASK__WIDTH                   8
#define RF_CTRL_CONFIG__RT_STATUS_CTRL_0__READY_MASK__MASK          0xff000000U
#define RF_CTRL_CONFIG__RT_STATUS_CTRL_0__READY_MASK__READ(src) \
					(((uint32_t)(src)\
					& 0xff000000U) >> 24)
#define RF_CTRL_CONFIG__RT_STATUS_CTRL_0__READY_MASK__WRITE(src) \
					(((uint32_t)(src)\
					<< 24) & 0xff000000U)
#define RF_CTRL_CONFIG__RT_STATUS_CTRL_0__READY_MASK__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0xff000000U) | (((uint32_t)(src) <<\
					24) & 0xff000000U)
#define RF_CTRL_CONFIG__RT_STATUS_CTRL_0__READY_MASK__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 24) & ~0xff000000U)))
#define RF_CTRL_CONFIG__RT_STATUS_CTRL_0__TYPE                         uint32_t
#define RF_CTRL_CONFIG__RT_STATUS_CTRL_0__READ                      0xffff0001U
#define RF_CTRL_CONFIG__RT_STATUS_CTRL_0__WRITE                     0xffff0001U

#endif /* __RF_CTRL_CONFIG__RT_STATUS_CTRL_0_MACRO__ */


/* macros for ctrl_config.rdst_ctrl_0 */
#define INST_CTRL_CONFIG__RDST_CTRL_0__NUM                                    1

/* macros for BlueprintGlobalNameSpace::rf_ctrl_config::rt_status_ctrl_1 */
#ifndef __RF_CTRL_CONFIG__RT_STATUS_CTRL_1_MACRO__
#define __RF_CTRL_CONFIG__RT_STATUS_CTRL_1_MACRO__

/* macros for field error_value */
#define RF_CTRL_CONFIG__RT_STATUS_CTRL_1__ERROR_VALUE__SHIFT                 16
#define RF_CTRL_CONFIG__RT_STATUS_CTRL_1__ERROR_VALUE__WIDTH                  8
#define RF_CTRL_CONFIG__RT_STATUS_CTRL_1__ERROR_VALUE__MASK         0x00ff0000U
#define RF_CTRL_CONFIG__RT_STATUS_CTRL_1__ERROR_VALUE__READ(src) \
					(((uint32_t)(src)\
					& 0x00ff0000U) >> 16)
#define RF_CTRL_CONFIG__RT_STATUS_CTRL_1__ERROR_VALUE__WRITE(src) \
					(((uint32_t)(src)\
					<< 16) & 0x00ff0000U)
#define RF_CTRL_CONFIG__RT_STATUS_CTRL_1__ERROR_VALUE__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00ff0000U) | (((uint32_t)(src) <<\
					16) & 0x00ff0000U)
#define RF_CTRL_CONFIG__RT_STATUS_CTRL_1__ERROR_VALUE__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 16) & ~0x00ff0000U)))

/* macros for field error_mask */
#define RF_CTRL_CONFIG__RT_STATUS_CTRL_1__ERROR_MASK__SHIFT                  24
#define RF_CTRL_CONFIG__RT_STATUS_CTRL_1__ERROR_MASK__WIDTH                   8
#define RF_CTRL_CONFIG__RT_STATUS_CTRL_1__ERROR_MASK__MASK          0xff000000U
#define RF_CTRL_CONFIG__RT_STATUS_CTRL_1__ERROR_MASK__READ(src) \
					(((uint32_t)(src)\
					& 0xff000000U) >> 24)
#define RF_CTRL_CONFIG__RT_STATUS_CTRL_1__ERROR_MASK__WRITE(src) \
					(((uint32_t)(src)\
					<< 24) & 0xff000000U)
#define RF_CTRL_CONFIG__RT_STATUS_CTRL_1__ERROR_MASK__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0xff000000U) | (((uint32_t)(src) <<\
					24) & 0xff000000U)
#define RF_CTRL_CONFIG__RT_STATUS_CTRL_1__ERROR_MASK__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 24) & ~0xff000000U)))
#define RF_CTRL_CONFIG__RT_STATUS_CTRL_1__TYPE                         uint32_t
#define RF_CTRL_CONFIG__RT_STATUS_CTRL_1__READ                      0xffff0000U
#define RF_CTRL_CONFIG__RT_STATUS_CTRL_1__WRITE                     0xffff0000U

#endif /* __RF_CTRL_CONFIG__RT_STATUS_CTRL_1_MACRO__ */


/* macros for ctrl_config.rdst_ctrl_1 */
#define INST_CTRL_CONFIG__RDST_CTRL_1__NUM                                    1

/* macros for BlueprintGlobalNameSpace::rf_ctrl_config::rt_lun_status_cmd */
#ifndef __RF_CTRL_CONFIG__RT_LUN_STATUS_CMD_MACRO__
#define __RF_CTRL_CONFIG__RT_LUN_STATUS_CMD_MACRO__

/* macros for field lun_stat_sel */
#define RF_CTRL_CONFIG__RT_LUN_STATUS_CMD__LUN_STAT_SEL__SHIFT                0
#define RF_CTRL_CONFIG__RT_LUN_STATUS_CMD__LUN_STAT_SEL__WIDTH                1
#define RF_CTRL_CONFIG__RT_LUN_STATUS_CMD__LUN_STAT_SEL__MASK       0x00000001U
#define RF_CTRL_CONFIG__RT_LUN_STATUS_CMD__LUN_STAT_SEL__READ(src) \
					((uint32_t)(src)\
					& 0x00000001U)
#define RF_CTRL_CONFIG__RT_LUN_STATUS_CMD__LUN_STAT_SEL__WRITE(src) \
					((uint32_t)(src)\
					& 0x00000001U)
#define RF_CTRL_CONFIG__RT_LUN_STATUS_CMD__LUN_STAT_SEL__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000001U) | ((uint32_t)(src) &\
					0x00000001U)
#define RF_CTRL_CONFIG__RT_LUN_STATUS_CMD__LUN_STAT_SEL__VERIFY(src) \
					(!(((uint32_t)(src)\
					& ~0x00000001U)))
#define RF_CTRL_CONFIG__RT_LUN_STATUS_CMD__LUN_STAT_SEL__SET(dst) \
					(dst) = ((dst) &\
					~0x00000001U) | (uint32_t)(1)
#define RF_CTRL_CONFIG__RT_LUN_STATUS_CMD__LUN_STAT_SEL__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000001U) | (uint32_t)(0)
#define RF_CTRL_CONFIG__RT_LUN_STATUS_CMD__TYPE                        uint32_t
#define RF_CTRL_CONFIG__RT_LUN_STATUS_CMD__READ                     0x00000001U
#define RF_CTRL_CONFIG__RT_LUN_STATUS_CMD__WRITE                    0x00000001U

#endif /* __RF_CTRL_CONFIG__RT_LUN_STATUS_CMD_MACRO__ */


/* macros for ctrl_config.lun_status_cmd */
#define INST_CTRL_CONFIG__LUN_STATUS_CMD__NUM                                 1

/* macros for BlueprintGlobalNameSpace::rf_ctrl_config::rt_lun_interl_cmd */
#ifndef __RF_CTRL_CONFIG__RT_LUN_INTERL_CMD_MACRO__
#define __RF_CTRL_CONFIG__RT_LUN_INTERL_CMD_MACRO__

/* macros for field lun_col_cmd */
#define RF_CTRL_CONFIG__RT_LUN_INTERL_CMD__LUN_COL_CMD__SHIFT                 0
#define RF_CTRL_CONFIG__RT_LUN_INTERL_CMD__LUN_COL_CMD__WIDTH                 2
#define RF_CTRL_CONFIG__RT_LUN_INTERL_CMD__LUN_COL_CMD__MASK        0x00000003U
#define RF_CTRL_CONFIG__RT_LUN_INTERL_CMD__LUN_COL_CMD__READ(src) \
					((uint32_t)(src)\
					& 0x00000003U)
#define RF_CTRL_CONFIG__RT_LUN_INTERL_CMD__LUN_COL_CMD__WRITE(src) \
					((uint32_t)(src)\
					& 0x00000003U)
#define RF_CTRL_CONFIG__RT_LUN_INTERL_CMD__LUN_COL_CMD__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000003U) | ((uint32_t)(src) &\
					0x00000003U)
#define RF_CTRL_CONFIG__RT_LUN_INTERL_CMD__LUN_COL_CMD__VERIFY(src) \
					(!(((uint32_t)(src)\
					& ~0x00000003U)))

/* macros for field program_after_read */
#define RF_CTRL_CONFIG__RT_LUN_INTERL_CMD__PROGRAM_AFTER_READ__SHIFT          6
#define RF_CTRL_CONFIG__RT_LUN_INTERL_CMD__PROGRAM_AFTER_READ__WIDTH          1
#define RF_CTRL_CONFIG__RT_LUN_INTERL_CMD__PROGRAM_AFTER_READ__MASK 0x00000040U
#define RF_CTRL_CONFIG__RT_LUN_INTERL_CMD__PROGRAM_AFTER_READ__READ(src) \
					(((uint32_t)(src)\
					& 0x00000040U) >> 6)
#define RF_CTRL_CONFIG__RT_LUN_INTERL_CMD__PROGRAM_AFTER_READ__WRITE(src) \
					(((uint32_t)(src)\
					<< 6) & 0x00000040U)
#define RF_CTRL_CONFIG__RT_LUN_INTERL_CMD__PROGRAM_AFTER_READ__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000040U) | (((uint32_t)(src) <<\
					6) & 0x00000040U)
#define RF_CTRL_CONFIG__RT_LUN_INTERL_CMD__PROGRAM_AFTER_READ__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 6) & ~0x00000040U)))
#define RF_CTRL_CONFIG__RT_LUN_INTERL_CMD__PROGRAM_AFTER_READ__SET(dst) \
					(dst) = ((dst) &\
					~0x00000040U) | ((uint32_t)(1) << 6)
#define RF_CTRL_CONFIG__RT_LUN_INTERL_CMD__PROGRAM_AFTER_READ__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000040U) | ((uint32_t)(0) << 6)
#define RF_CTRL_CONFIG__RT_LUN_INTERL_CMD__TYPE                        uint32_t
#define RF_CTRL_CONFIG__RT_LUN_INTERL_CMD__READ                     0x00000043U
#define RF_CTRL_CONFIG__RT_LUN_INTERL_CMD__WRITE                    0x00000043U

#endif /* __RF_CTRL_CONFIG__RT_LUN_INTERL_CMD_MACRO__ */


/* macros for ctrl_config.lun_interleaved_cmd */
#define INST_CTRL_CONFIG__LUN_INTERLEAVED_CMD__NUM                            1

/* macros for BlueprintGlobalNameSpace::rf_ctrl_config::rt_lun_addr_offset */
#ifndef __RF_CTRL_CONFIG__RT_LUN_ADDR_OFFSET_MACRO__
#define __RF_CTRL_CONFIG__RT_LUN_ADDR_OFFSET_MACRO__

/* macros for field lun_addr_offset */
#define RF_CTRL_CONFIG__RT_LUN_ADDR_OFFSET__LUN_ADDR_OFFSET__SHIFT            0
#define RF_CTRL_CONFIG__RT_LUN_ADDR_OFFSET__LUN_ADDR_OFFSET__WIDTH            5
#define RF_CTRL_CONFIG__RT_LUN_ADDR_OFFSET__LUN_ADDR_OFFSET__MASK   0x0000001fU
#define RF_CTRL_CONFIG__RT_LUN_ADDR_OFFSET__LUN_ADDR_OFFSET__READ(src) \
					((uint32_t)(src)\
					& 0x0000001fU)
#define RF_CTRL_CONFIG__RT_LUN_ADDR_OFFSET__LUN_ADDR_OFFSET__WRITE(src) \
					((uint32_t)(src)\
					& 0x0000001fU)
#define RF_CTRL_CONFIG__RT_LUN_ADDR_OFFSET__LUN_ADDR_OFFSET__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x0000001fU) | ((uint32_t)(src) &\
					0x0000001fU)
#define RF_CTRL_CONFIG__RT_LUN_ADDR_OFFSET__LUN_ADDR_OFFSET__VERIFY(src) \
					(!(((uint32_t)(src)\
					& ~0x0000001fU)))
#define RF_CTRL_CONFIG__RT_LUN_ADDR_OFFSET__TYPE                       uint32_t
#define RF_CTRL_CONFIG__RT_LUN_ADDR_OFFSET__READ                    0x0000001fU
#define RF_CTRL_CONFIG__RT_LUN_ADDR_OFFSET__WRITE                   0x0000001fU

#endif /* __RF_CTRL_CONFIG__RT_LUN_ADDR_OFFSET_MACRO__ */


/* macros for ctrl_config.lun_addr_offset */
#define INST_CTRL_CONFIG__LUN_ADDR_OFFSET__NUM                                1

/* macros for BlueprintGlobalNameSpace::rf_ctrl_config::rt_nf_dev_layout */
#ifndef __RF_CTRL_CONFIG__RT_NF_DEV_LAYOUT_MACRO__
#define __RF_CTRL_CONFIG__RT_NF_DEV_LAYOUT_MACRO__

/* macros for field PPB */
#define RF_CTRL_CONFIG__RT_NF_DEV_LAYOUT__PPB__SHIFT                          0
#define RF_CTRL_CONFIG__RT_NF_DEV_LAYOUT__PPB__WIDTH                         16
#define RF_CTRL_CONFIG__RT_NF_DEV_LAYOUT__PPB__MASK                 0x0000ffffU
#define RF_CTRL_CONFIG__RT_NF_DEV_LAYOUT__PPB__READ(src) \
					((uint32_t)(src)\
					& 0x0000ffffU)
#define RF_CTRL_CONFIG__RT_NF_DEV_LAYOUT__PPB__WRITE(src) \
					((uint32_t)(src)\
					& 0x0000ffffU)
#define RF_CTRL_CONFIG__RT_NF_DEV_LAYOUT__PPB__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x0000ffffU) | ((uint32_t)(src) &\
					0x0000ffffU)
#define RF_CTRL_CONFIG__RT_NF_DEV_LAYOUT__PPB__VERIFY(src) \
					(!(((uint32_t)(src)\
					& ~0x0000ffffU)))

/* macros for field lun_en */
#define RF_CTRL_CONFIG__RT_NF_DEV_LAYOUT__LUN_EN__SHIFT                      16
#define RF_CTRL_CONFIG__RT_NF_DEV_LAYOUT__LUN_EN__WIDTH                       1
#define RF_CTRL_CONFIG__RT_NF_DEV_LAYOUT__LUN_EN__MASK              0x00010000U
#define RF_CTRL_CONFIG__RT_NF_DEV_LAYOUT__LUN_EN__READ(src) \
					(((uint32_t)(src)\
					& 0x00010000U) >> 16)
#define RF_CTRL_CONFIG__RT_NF_DEV_LAYOUT__LUN_EN__WRITE(src) \
					(((uint32_t)(src)\
					<< 16) & 0x00010000U)
#define RF_CTRL_CONFIG__RT_NF_DEV_LAYOUT__LUN_EN__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00010000U) | (((uint32_t)(src) <<\
					16) & 0x00010000U)
#define RF_CTRL_CONFIG__RT_NF_DEV_LAYOUT__LUN_EN__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 16) & ~0x00010000U)))
#define RF_CTRL_CONFIG__RT_NF_DEV_LAYOUT__LUN_EN__SET(dst) \
					(dst) = ((dst) &\
					~0x00010000U) | ((uint32_t)(1) << 16)
#define RF_CTRL_CONFIG__RT_NF_DEV_LAYOUT__LUN_EN__CLR(dst) \
					(dst) = ((dst) &\
					~0x00010000U) | ((uint32_t)(0) << 16)

/* macros for field LN */
#define RF_CTRL_CONFIG__RT_NF_DEV_LAYOUT__LN__SHIFT                          20
#define RF_CTRL_CONFIG__RT_NF_DEV_LAYOUT__LN__WIDTH                           4
#define RF_CTRL_CONFIG__RT_NF_DEV_LAYOUT__LN__MASK                  0x00f00000U
#define RF_CTRL_CONFIG__RT_NF_DEV_LAYOUT__LN__READ(src) \
					(((uint32_t)(src)\
					& 0x00f00000U) >> 20)
#define RF_CTRL_CONFIG__RT_NF_DEV_LAYOUT__LN__WRITE(src) \
					(((uint32_t)(src)\
					<< 20) & 0x00f00000U)
#define RF_CTRL_CONFIG__RT_NF_DEV_LAYOUT__LN__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00f00000U) | (((uint32_t)(src) <<\
					20) & 0x00f00000U)
#define RF_CTRL_CONFIG__RT_NF_DEV_LAYOUT__LN__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 20) & ~0x00f00000U)))

/* macros for field blk_addr_idx */
#define RF_CTRL_CONFIG__RT_NF_DEV_LAYOUT__BLK_ADDR_IDX__SHIFT                27
#define RF_CTRL_CONFIG__RT_NF_DEV_LAYOUT__BLK_ADDR_IDX__WIDTH                 5
#define RF_CTRL_CONFIG__RT_NF_DEV_LAYOUT__BLK_ADDR_IDX__MASK        0xf8000000U
#define RF_CTRL_CONFIG__RT_NF_DEV_LAYOUT__BLK_ADDR_IDX__READ(src) \
					(((uint32_t)(src)\
					& 0xf8000000U) >> 27)
#define RF_CTRL_CONFIG__RT_NF_DEV_LAYOUT__BLK_ADDR_IDX__WRITE(src) \
					(((uint32_t)(src)\
					<< 27) & 0xf8000000U)
#define RF_CTRL_CONFIG__RT_NF_DEV_LAYOUT__BLK_ADDR_IDX__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0xf8000000U) | (((uint32_t)(src) <<\
					27) & 0xf8000000U)
#define RF_CTRL_CONFIG__RT_NF_DEV_LAYOUT__BLK_ADDR_IDX__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 27) & ~0xf8000000U)))
#define RF_CTRL_CONFIG__RT_NF_DEV_LAYOUT__TYPE                         uint32_t
#define RF_CTRL_CONFIG__RT_NF_DEV_LAYOUT__READ                      0xf8f1ffffU
#define RF_CTRL_CONFIG__RT_NF_DEV_LAYOUT__WRITE                     0xf8f1ffffU

#endif /* __RF_CTRL_CONFIG__RT_NF_DEV_LAYOUT_MACRO__ */


/* macros for ctrl_config.nf_dev_layout */
#define INST_CTRL_CONFIG__NF_DEV_LAYOUT__NUM                                  1

/* macros for BlueprintGlobalNameSpace::rf_ctrl_config::rt_ecc_config_0 */
#ifndef __RF_CTRL_CONFIG__RT_ECC_CONFIG_0_MACRO__
#define __RF_CTRL_CONFIG__RT_ECC_CONFIG_0_MACRO__

/* macros for field ecc_enable */
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_0__ECC_ENABLE__SHIFT                    0
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_0__ECC_ENABLE__WIDTH                    1
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_0__ECC_ENABLE__MASK           0x00000001U
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_0__ECC_ENABLE__READ(src) \
					((uint32_t)(src)\
					& 0x00000001U)
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_0__ECC_ENABLE__WRITE(src) \
					((uint32_t)(src)\
					& 0x00000001U)
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_0__ECC_ENABLE__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000001U) | ((uint32_t)(src) &\
					0x00000001U)
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_0__ECC_ENABLE__VERIFY(src) \
					(!(((uint32_t)(src)\
					& ~0x00000001U)))
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_0__ECC_ENABLE__SET(dst) \
					(dst) = ((dst) &\
					~0x00000001U) | (uint32_t)(1)
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_0__ECC_ENABLE__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000001U) | (uint32_t)(0)

/* macros for field erase_det_en */
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_0__ERASE_DET_EN__SHIFT                  1
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_0__ERASE_DET_EN__WIDTH                  1
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_0__ERASE_DET_EN__MASK         0x00000002U
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_0__ERASE_DET_EN__READ(src) \
					(((uint32_t)(src)\
					& 0x00000002U) >> 1)
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_0__ERASE_DET_EN__WRITE(src) \
					(((uint32_t)(src)\
					<< 1) & 0x00000002U)
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_0__ERASE_DET_EN__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000002U) | (((uint32_t)(src) <<\
					1) & 0x00000002U)
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_0__ERASE_DET_EN__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 1) & ~0x00000002U)))
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_0__ERASE_DET_EN__SET(dst) \
					(dst) = ((dst) &\
					~0x00000002U) | ((uint32_t)(1) << 1)
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_0__ERASE_DET_EN__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field scrambler_en */
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_0__SCRAMBLER_EN__SHIFT                  4
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_0__SCRAMBLER_EN__WIDTH                  1
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_0__SCRAMBLER_EN__MASK         0x00000010U
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_0__SCRAMBLER_EN__READ(src) \
					(((uint32_t)(src)\
					& 0x00000010U) >> 4)
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_0__SCRAMBLER_EN__WRITE(src) \
					(((uint32_t)(src)\
					<< 4) & 0x00000010U)
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_0__SCRAMBLER_EN__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000010U) | (((uint32_t)(src) <<\
					4) & 0x00000010U)
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_0__SCRAMBLER_EN__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 4) & ~0x00000010U)))
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_0__SCRAMBLER_EN__SET(dst) \
					(dst) = ((dst) &\
					~0x00000010U) | ((uint32_t)(1) << 4)
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_0__SCRAMBLER_EN__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000010U) | ((uint32_t)(0) << 4)

/* macros for field corr_str */
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_0__CORR_STR__SHIFT                      8
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_0__CORR_STR__WIDTH                      3
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_0__CORR_STR__MASK             0x00000700U
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_0__CORR_STR__READ(src) \
					(((uint32_t)(src)\
					& 0x00000700U) >> 8)
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_0__CORR_STR__WRITE(src) \
					(((uint32_t)(src)\
					<< 8) & 0x00000700U)
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_0__CORR_STR__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000700U) | (((uint32_t)(src) <<\
					8) & 0x00000700U)
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_0__CORR_STR__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 8) & ~0x00000700U)))
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_0__TYPE                          uint32_t
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_0__READ                       0x00000713U
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_0__WRITE                      0x00000713U

#endif /* __RF_CTRL_CONFIG__RT_ECC_CONFIG_0_MACRO__ */


/* macros for ctrl_config.ecc_config_0 */
#define INST_CTRL_CONFIG__ECC_CONFIG_0__NUM                                   1

/* macros for BlueprintGlobalNameSpace::rf_ctrl_config::rt_ecc_config_1 */
#ifndef __RF_CTRL_CONFIG__RT_ECC_CONFIG_1_MACRO__
#define __RF_CTRL_CONFIG__RT_ECC_CONFIG_1_MACRO__

/* macros for field erase_det_lvl */
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_1__ERASE_DET_LVL__SHIFT                 0
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_1__ERASE_DET_LVL__WIDTH                 8
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_1__ERASE_DET_LVL__MASK        0x000000ffU
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_1__ERASE_DET_LVL__READ(src) \
					((uint32_t)(src)\
					& 0x000000ffU)
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_1__ERASE_DET_LVL__WRITE(src) \
					((uint32_t)(src)\
					& 0x000000ffU)
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_1__ERASE_DET_LVL__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x000000ffU) | ((uint32_t)(src) &\
					0x000000ffU)
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_1__ERASE_DET_LVL__VERIFY(src) \
					(!(((uint32_t)(src)\
					& ~0x000000ffU)))
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_1__TYPE                          uint32_t
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_1__READ                       0x000000ffU
#define RF_CTRL_CONFIG__RT_ECC_CONFIG_1__WRITE                      0x000000ffU

#endif /* __RF_CTRL_CONFIG__RT_ECC_CONFIG_1_MACRO__ */


/* macros for ctrl_config.ecc_config_1 */
#define INST_CTRL_CONFIG__ECC_CONFIG_1__NUM                                   1

/* macros for BlueprintGlobalNameSpace::rf_ctrl_config::rt_device_ctrl */
#ifndef __RF_CTRL_CONFIG__RT_DEVICE_CTRL_MACRO__
#define __RF_CTRL_CONFIG__RT_DEVICE_CTRL_MACRO__

/* macros for field ce_hold */
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__CE_HOLD__SHIFT                        0
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__CE_HOLD__WIDTH                        1
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__CE_HOLD__MASK               0x00000001U
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__CE_HOLD__READ(src) \
					((uint32_t)(src)\
					& 0x00000001U)
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__CE_HOLD__WRITE(src) \
					((uint32_t)(src)\
					& 0x00000001U)
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__CE_HOLD__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000001U) | ((uint32_t)(src) &\
					0x00000001U)
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__CE_HOLD__VERIFY(src) \
					(!(((uint32_t)(src)\
					& ~0x00000001U)))
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__CE_HOLD__SET(dst) \
					(dst) = ((dst) &\
					~0x00000001U) | (uint32_t)(1)
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__CE_HOLD__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000001U) | (uint32_t)(0)

/* macros for field ce_pin_reduct */
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__CE_PIN_REDUCT__SHIFT                  1
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__CE_PIN_REDUCT__WIDTH                  1
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__CE_PIN_REDUCT__MASK         0x00000002U
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__CE_PIN_REDUCT__READ(src) \
					(((uint32_t)(src)\
					& 0x00000002U) >> 1)
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__CE_PIN_REDUCT__WRITE(src) \
					(((uint32_t)(src)\
					<< 1) & 0x00000002U)
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__CE_PIN_REDUCT__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000002U) | (((uint32_t)(src) <<\
					1) & 0x00000002U)
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__CE_PIN_REDUCT__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 1) & ~0x00000002U)))
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__CE_PIN_REDUCT__SET(dst) \
					(dst) = ((dst) &\
					~0x00000002U) | ((uint32_t)(1) << 1)
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__CE_PIN_REDUCT__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field cont_on_err */
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__CONT_ON_ERR__SHIFT                    3
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__CONT_ON_ERR__WIDTH                    1
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__CONT_ON_ERR__MASK           0x00000008U
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__CONT_ON_ERR__READ(src) \
					(((uint32_t)(src)\
					& 0x00000008U) >> 3)
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__CONT_ON_ERR__WRITE(src) \
					(((uint32_t)(src)\
					<< 3) & 0x00000008U)
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__CONT_ON_ERR__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000008U) | (((uint32_t)(src) <<\
					3) & 0x00000008U)
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__CONT_ON_ERR__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 3) & ~0x00000008U)))
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__CONT_ON_ERR__SET(dst) \
					(dst) = ((dst) &\
					~0x00000008U) | ((uint32_t)(1) << 3)
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__CONT_ON_ERR__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000008U) | ((uint32_t)(0) << 3)

/* macros for field time_out_en */
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__TIME_OUT_EN__SHIFT                    4
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__TIME_OUT_EN__WIDTH                    1
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__TIME_OUT_EN__MASK           0x00000010U
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__TIME_OUT_EN__READ(src) \
					(((uint32_t)(src)\
					& 0x00000010U) >> 4)
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__TIME_OUT_EN__WRITE(src) \
					(((uint32_t)(src)\
					<< 4) & 0x00000010U)
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__TIME_OUT_EN__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000010U) | (((uint32_t)(src) <<\
					4) & 0x00000010U)
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__TIME_OUT_EN__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 4) & ~0x00000010U)))
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__TIME_OUT_EN__SET(dst) \
					(dst) = ((dst) &\
					~0x00000010U) | ((uint32_t)(1) << 4)
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__TIME_OUT_EN__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000010U) | ((uint32_t)(0) << 4)

/* macros for field chrc_wdth */
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__CHRC_WDTH__SHIFT                      5
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__CHRC_WDTH__WIDTH                      1
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__CHRC_WDTH__MASK             0x00000020U
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__CHRC_WDTH__READ(src) \
					(((uint32_t)(src)\
					& 0x00000020U) >> 5)
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__CHRC_WDTH__WRITE(src) \
					(((uint32_t)(src)\
					<< 5) & 0x00000020U)
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__CHRC_WDTH__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000020U) | (((uint32_t)(src) <<\
					5) & 0x00000020U)
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__CHRC_WDTH__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 5) & ~0x00000020U)))
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__CHRC_WDTH__SET(dst) \
					(dst) = ((dst) &\
					~0x00000020U) | ((uint32_t)(1) << 5)
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__CHRC_WDTH__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000020U) | ((uint32_t)(0) << 5)

/* macros for field pslc_prefix_en */
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__PSLC_PREFIX_EN__SHIFT                 6
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__PSLC_PREFIX_EN__WIDTH                 1
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__PSLC_PREFIX_EN__MASK        0x00000040U
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__PSLC_PREFIX_EN__READ(src) \
					(((uint32_t)(src)\
					& 0x00000040U) >> 6)
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__PSLC_PREFIX_EN__WRITE(src) \
					(((uint32_t)(src)\
					<< 6) & 0x00000040U)
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__PSLC_PREFIX_EN__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000040U) | (((uint32_t)(src) <<\
					6) & 0x00000040U)
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__PSLC_PREFIX_EN__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 6) & ~0x00000040U)))
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__PSLC_PREFIX_EN__SET(dst) \
					(dst) = ((dst) &\
					~0x00000040U) | ((uint32_t)(1) << 6)
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__PSLC_PREFIX_EN__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000040U) | ((uint32_t)(0) << 6)
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__TYPE                           uint32_t
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__READ                        0x0000007bU
#define RF_CTRL_CONFIG__RT_DEVICE_CTRL__WRITE                       0x0000007bU

#endif /* __RF_CTRL_CONFIG__RT_DEVICE_CTRL_MACRO__ */


/* macros for ctrl_config.device_ctrl */
#define INST_CTRL_CONFIG__DEVICE_CTRL__NUM                                    1

/* macros for BlueprintGlobalNameSpace::rf_ctrl_config::rt_multiplane_config */
#ifndef __RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG_MACRO__
#define __RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG_MACRO__

/* macros for field mpl_rd_en */
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_RD_EN__SHIFT                0
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_RD_EN__WIDTH                1
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_RD_EN__MASK       0x00000001U
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_RD_EN__READ(src) \
					((uint32_t)(src)\
					& 0x00000001U)
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_RD_EN__WRITE(src) \
					((uint32_t)(src)\
					& 0x00000001U)
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_RD_EN__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000001U) | ((uint32_t)(src) &\
					0x00000001U)
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_RD_EN__VERIFY(src) \
					(!(((uint32_t)(src)\
					& ~0x00000001U)))
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_RD_EN__SET(dst) \
					(dst) = ((dst) &\
					~0x00000001U) | (uint32_t)(1)
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_RD_EN__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000001U) | (uint32_t)(0)

/* macros for field mpl_wr_en */
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_WR_EN__SHIFT                1
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_WR_EN__WIDTH                1
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_WR_EN__MASK       0x00000002U
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_WR_EN__READ(src) \
					(((uint32_t)(src)\
					& 0x00000002U) >> 1)
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_WR_EN__WRITE(src) \
					(((uint32_t)(src)\
					<< 1) & 0x00000002U)
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_WR_EN__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000002U) | (((uint32_t)(src) <<\
					1) & 0x00000002U)
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_WR_EN__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 1) & ~0x00000002U)))
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_WR_EN__SET(dst) \
					(dst) = ((dst) &\
					~0x00000002U) | ((uint32_t)(1) << 1)
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_WR_EN__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field mpl_cpbk_rd_seq */
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_CPBK_RD_SEQ__SHIFT          4
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_CPBK_RD_SEQ__WIDTH          1
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_CPBK_RD_SEQ__MASK 0x00000010U
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_CPBK_RD_SEQ__READ(src) \
					(((uint32_t)(src)\
					& 0x00000010U) >> 4)
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_CPBK_RD_SEQ__WRITE(src) \
					(((uint32_t)(src)\
					<< 4) & 0x00000010U)
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_CPBK_RD_SEQ__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000010U) | (((uint32_t)(src) <<\
					4) & 0x00000010U)
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_CPBK_RD_SEQ__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 4) & ~0x00000010U)))
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_CPBK_RD_SEQ__SET(dst) \
					(dst) = ((dst) &\
					~0x00000010U) | ((uint32_t)(1) << 4)
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_CPBK_RD_SEQ__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000010U) | ((uint32_t)(0) << 4)

/* macros for field mpl_pl_num */
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_PL_NUM__SHIFT               8
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_PL_NUM__WIDTH               2
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_PL_NUM__MASK      0x00000300U
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_PL_NUM__READ(src) \
					(((uint32_t)(src)\
					& 0x00000300U) >> 8)
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_PL_NUM__WRITE(src) \
					(((uint32_t)(src)\
					<< 8) & 0x00000300U)
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_PL_NUM__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000300U) | (((uint32_t)(src) <<\
					8) & 0x00000300U)
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_PL_NUM__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 8) & ~0x00000300U)))

/* macros for field mpl_prg_seq */
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_PRG_SEQ__SHIFT             16
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_PRG_SEQ__WIDTH              2
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_PRG_SEQ__MASK     0x00030000U
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_PRG_SEQ__READ(src) \
					(((uint32_t)(src)\
					& 0x00030000U) >> 16)
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_PRG_SEQ__WRITE(src) \
					(((uint32_t)(src)\
					<< 16) & 0x00030000U)
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_PRG_SEQ__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00030000U) | (((uint32_t)(src) <<\
					16) & 0x00030000U)
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_PRG_SEQ__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 16) & ~0x00030000U)))

/* macros for field mpl_rd_seq */
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_RD_SEQ__SHIFT              21
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_RD_SEQ__WIDTH               3
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_RD_SEQ__MASK      0x00e00000U
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_RD_SEQ__READ(src) \
					(((uint32_t)(src)\
					& 0x00e00000U) >> 21)
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_RD_SEQ__WRITE(src) \
					(((uint32_t)(src)\
					<< 21) & 0x00e00000U)
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_RD_SEQ__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00e00000U) | (((uint32_t)(src) <<\
					21) & 0x00e00000U)
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_RD_SEQ__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 21) & ~0x00e00000U)))

/* macros for field mpl_erase_seq */
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_ERASE_SEQ__SHIFT           24
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_ERASE_SEQ__WIDTH            1
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_ERASE_SEQ__MASK   0x01000000U
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_ERASE_SEQ__READ(src) \
					(((uint32_t)(src)\
					& 0x01000000U) >> 24)
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_ERASE_SEQ__WRITE(src) \
					(((uint32_t)(src)\
					<< 24) & 0x01000000U)
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_ERASE_SEQ__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x01000000U) | (((uint32_t)(src) <<\
					24) & 0x01000000U)
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_ERASE_SEQ__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 24) & ~0x01000000U)))
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_ERASE_SEQ__SET(dst) \
					(dst) = ((dst) &\
					~0x01000000U) | ((uint32_t)(1) << 24)
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__MPL_ERASE_SEQ__CLR(dst) \
					(dst) = ((dst) &\
					~0x01000000U) | ((uint32_t)(0) << 24)

/* macros for field last_wr_cmd */
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__LAST_WR_CMD__SHIFT             25
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__LAST_WR_CMD__WIDTH              1
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__LAST_WR_CMD__MASK     0x02000000U
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__LAST_WR_CMD__READ(src) \
					(((uint32_t)(src)\
					& 0x02000000U) >> 25)
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__LAST_WR_CMD__WRITE(src) \
					(((uint32_t)(src)\
					<< 25) & 0x02000000U)
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__LAST_WR_CMD__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x02000000U) | (((uint32_t)(src) <<\
					25) & 0x02000000U)
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__LAST_WR_CMD__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 25) & ~0x02000000U)))
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__LAST_WR_CMD__SET(dst) \
					(dst) = ((dst) &\
					~0x02000000U) | ((uint32_t)(1) << 25)
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__LAST_WR_CMD__CLR(dst) \
					(dst) = ((dst) &\
					~0x02000000U) | ((uint32_t)(0) << 25)

/* macros for field pl_status_en */
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__PL_STATUS_EN__SHIFT            26
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__PL_STATUS_EN__WIDTH             1
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__PL_STATUS_EN__MASK    0x04000000U
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__PL_STATUS_EN__READ(src) \
					(((uint32_t)(src)\
					& 0x04000000U) >> 26)
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__PL_STATUS_EN__WRITE(src) \
					(((uint32_t)(src)\
					<< 26) & 0x04000000U)
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__PL_STATUS_EN__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x04000000U) | (((uint32_t)(src) <<\
					26) & 0x04000000U)
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__PL_STATUS_EN__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 26) & ~0x04000000U)))
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__PL_STATUS_EN__SET(dst) \
					(dst) = ((dst) &\
					~0x04000000U) | ((uint32_t)(1) << 26)
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__PL_STATUS_EN__CLR(dst) \
					(dst) = ((dst) &\
					~0x04000000U) | ((uint32_t)(0) << 26)
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__TYPE                     uint32_t
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__READ                  0x07e30313U
#define RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG__WRITE                 0x07e30313U

#endif /* __RF_CTRL_CONFIG__RT_MULTIPLANE_CONFIG_MACRO__ */


/* macros for ctrl_config.multiplane_config */
#define INST_CTRL_CONFIG__MULTIPLANE_CONFIG__NUM                              1

/* macros for BlueprintGlobalNameSpace::rf_ctrl_config::rt_cache_config */
#ifndef __RF_CTRL_CONFIG__RT_CACHE_CONFIG_MACRO__
#define __RF_CTRL_CONFIG__RT_CACHE_CONFIG_MACRO__

/* macros for field cache_rd_en */
#define RF_CTRL_CONFIG__RT_CACHE_CONFIG__CACHE_RD_EN__SHIFT                   0
#define RF_CTRL_CONFIG__RT_CACHE_CONFIG__CACHE_RD_EN__WIDTH                   1
#define RF_CTRL_CONFIG__RT_CACHE_CONFIG__CACHE_RD_EN__MASK          0x00000001U
#define RF_CTRL_CONFIG__RT_CACHE_CONFIG__CACHE_RD_EN__READ(src) \
					((uint32_t)(src)\
					& 0x00000001U)
#define RF_CTRL_CONFIG__RT_CACHE_CONFIG__CACHE_RD_EN__WRITE(src) \
					((uint32_t)(src)\
					& 0x00000001U)
#define RF_CTRL_CONFIG__RT_CACHE_CONFIG__CACHE_RD_EN__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000001U) | ((uint32_t)(src) &\
					0x00000001U)
#define RF_CTRL_CONFIG__RT_CACHE_CONFIG__CACHE_RD_EN__VERIFY(src) \
					(!(((uint32_t)(src)\
					& ~0x00000001U)))
#define RF_CTRL_CONFIG__RT_CACHE_CONFIG__CACHE_RD_EN__SET(dst) \
					(dst) = ((dst) &\
					~0x00000001U) | (uint32_t)(1)
#define RF_CTRL_CONFIG__RT_CACHE_CONFIG__CACHE_RD_EN__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000001U) | (uint32_t)(0)

/* macros for field cache_wr_en */
#define RF_CTRL_CONFIG__RT_CACHE_CONFIG__CACHE_WR_EN__SHIFT                   1
#define RF_CTRL_CONFIG__RT_CACHE_CONFIG__CACHE_WR_EN__WIDTH                   1
#define RF_CTRL_CONFIG__RT_CACHE_CONFIG__CACHE_WR_EN__MASK          0x00000002U
#define RF_CTRL_CONFIG__RT_CACHE_CONFIG__CACHE_WR_EN__READ(src) \
					(((uint32_t)(src)\
					& 0x00000002U) >> 1)
#define RF_CTRL_CONFIG__RT_CACHE_CONFIG__CACHE_WR_EN__WRITE(src) \
					(((uint32_t)(src)\
					<< 1) & 0x00000002U)
#define RF_CTRL_CONFIG__RT_CACHE_CONFIG__CACHE_WR_EN__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000002U) | (((uint32_t)(src) <<\
					1) & 0x00000002U)
#define RF_CTRL_CONFIG__RT_CACHE_CONFIG__CACHE_WR_EN__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 1) & ~0x00000002U)))
#define RF_CTRL_CONFIG__RT_CACHE_CONFIG__CACHE_WR_EN__SET(dst) \
					(dst) = ((dst) &\
					~0x00000002U) | ((uint32_t)(1) << 1)
#define RF_CTRL_CONFIG__RT_CACHE_CONFIG__CACHE_WR_EN__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000002U) | ((uint32_t)(0) << 1)
#define RF_CTRL_CONFIG__RT_CACHE_CONFIG__TYPE                          uint32_t
#define RF_CTRL_CONFIG__RT_CACHE_CONFIG__READ                       0x00000003U
#define RF_CTRL_CONFIG__RT_CACHE_CONFIG__WRITE                      0x00000003U

#endif /* __RF_CTRL_CONFIG__RT_CACHE_CONFIG_MACRO__ */


/* macros for ctrl_config.cache_config */
#define INST_CTRL_CONFIG__CACHE_CONFIG__NUM                                   1

/* macros for BlueprintGlobalNameSpace::rf_ctrl_config::rt_dma_settings */
#ifndef __RF_CTRL_CONFIG__RT_DMA_SETTINGS_MACRO__
#define __RF_CTRL_CONFIG__RT_DMA_SETTINGS_MACRO__

/* macros for field burst_sel */
#define RF_CTRL_CONFIG__RT_DMA_SETTINGS__BURST_SEL__SHIFT                     0
#define RF_CTRL_CONFIG__RT_DMA_SETTINGS__BURST_SEL__WIDTH                     8
#define RF_CTRL_CONFIG__RT_DMA_SETTINGS__BURST_SEL__MASK            0x000000ffU
#define RF_CTRL_CONFIG__RT_DMA_SETTINGS__BURST_SEL__READ(src) \
					((uint32_t)(src)\
					& 0x000000ffU)
#define RF_CTRL_CONFIG__RT_DMA_SETTINGS__BURST_SEL__WRITE(src) \
					((uint32_t)(src)\
					& 0x000000ffU)
#define RF_CTRL_CONFIG__RT_DMA_SETTINGS__BURST_SEL__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x000000ffU) | ((uint32_t)(src) &\
					0x000000ffU)
#define RF_CTRL_CONFIG__RT_DMA_SETTINGS__BURST_SEL__VERIFY(src) \
					(!(((uint32_t)(src)\
					& ~0x000000ffU)))

/* macros for field OTE */
#define RF_CTRL_CONFIG__RT_DMA_SETTINGS__OTE__SHIFT                          16
#define RF_CTRL_CONFIG__RT_DMA_SETTINGS__OTE__WIDTH                           1
#define RF_CTRL_CONFIG__RT_DMA_SETTINGS__OTE__MASK                  0x00010000U
#define RF_CTRL_CONFIG__RT_DMA_SETTINGS__OTE__READ(src) \
					(((uint32_t)(src)\
					& 0x00010000U) >> 16)
#define RF_CTRL_CONFIG__RT_DMA_SETTINGS__OTE__WRITE(src) \
					(((uint32_t)(src)\
					<< 16) & 0x00010000U)
#define RF_CTRL_CONFIG__RT_DMA_SETTINGS__OTE__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00010000U) | (((uint32_t)(src) <<\
					16) & 0x00010000U)
#define RF_CTRL_CONFIG__RT_DMA_SETTINGS__OTE__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 16) & ~0x00010000U)))
#define RF_CTRL_CONFIG__RT_DMA_SETTINGS__OTE__SET(dst) \
					(dst) = ((dst) &\
					~0x00010000U) | ((uint32_t)(1) << 16)
#define RF_CTRL_CONFIG__RT_DMA_SETTINGS__OTE__CLR(dst) \
					(dst) = ((dst) &\
					~0x00010000U) | ((uint32_t)(0) << 16)

/* macros for field sdma_err_rsp */
#define RF_CTRL_CONFIG__RT_DMA_SETTINGS__SDMA_ERR_RSP__SHIFT                 17
#define RF_CTRL_CONFIG__RT_DMA_SETTINGS__SDMA_ERR_RSP__WIDTH                  1
#define RF_CTRL_CONFIG__RT_DMA_SETTINGS__SDMA_ERR_RSP__MASK         0x00020000U
#define RF_CTRL_CONFIG__RT_DMA_SETTINGS__SDMA_ERR_RSP__READ(src) \
					(((uint32_t)(src)\
					& 0x00020000U) >> 17)
#define RF_CTRL_CONFIG__RT_DMA_SETTINGS__SDMA_ERR_RSP__WRITE(src) \
					(((uint32_t)(src)\
					<< 17) & 0x00020000U)
#define RF_CTRL_CONFIG__RT_DMA_SETTINGS__SDMA_ERR_RSP__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00020000U) | (((uint32_t)(src) <<\
					17) & 0x00020000U)
#define RF_CTRL_CONFIG__RT_DMA_SETTINGS__SDMA_ERR_RSP__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 17) & ~0x00020000U)))
#define RF_CTRL_CONFIG__RT_DMA_SETTINGS__SDMA_ERR_RSP__SET(dst) \
					(dst) = ((dst) &\
					~0x00020000U) | ((uint32_t)(1) << 17)
#define RF_CTRL_CONFIG__RT_DMA_SETTINGS__SDMA_ERR_RSP__CLR(dst) \
					(dst) = ((dst) &\
					~0x00020000U) | ((uint32_t)(0) << 17)
#define RF_CTRL_CONFIG__RT_DMA_SETTINGS__TYPE                          uint32_t
#define RF_CTRL_CONFIG__RT_DMA_SETTINGS__READ                       0x000300ffU
#define RF_CTRL_CONFIG__RT_DMA_SETTINGS__WRITE                      0x000300ffU

#endif /* __RF_CTRL_CONFIG__RT_DMA_SETTINGS_MACRO__ */


/* macros for ctrl_config.dma_settings */
#define INST_CTRL_CONFIG__DMA_SETTINGS__NUM                                   1

/* macros for BlueprintGlobalNameSpace::rf_ctrl_config::rt_sdma_size */
#ifndef __RF_CTRL_CONFIG__RT_SDMA_SIZE_MACRO__
#define __RF_CTRL_CONFIG__RT_SDMA_SIZE_MACRO__

/* macros for field sdma_size */
#define RF_CTRL_CONFIG__RT_SDMA_SIZE__SDMA_SIZE__SHIFT                        0
#define RF_CTRL_CONFIG__RT_SDMA_SIZE__SDMA_SIZE__WIDTH                       32
#define RF_CTRL_CONFIG__RT_SDMA_SIZE__SDMA_SIZE__MASK               0xffffffffU
#define RF_CTRL_CONFIG__RT_SDMA_SIZE__SDMA_SIZE__READ(src) \
					((uint32_t)(src)\
					& 0xffffffffU)
#define RF_CTRL_CONFIG__RT_SDMA_SIZE__TYPE                             uint32_t
#define RF_CTRL_CONFIG__RT_SDMA_SIZE__READ                          0xffffffffU

#endif /* __RF_CTRL_CONFIG__RT_SDMA_SIZE_MACRO__ */


/* macros for ctrl_config.sdma_size */
#define INST_CTRL_CONFIG__SDMA_SIZE__NUM                                      1

/* macros for BlueprintGlobalNameSpace::rf_ctrl_config::rt_sdma_trd_num */
#ifndef __RF_CTRL_CONFIG__RT_SDMA_TRD_NUM_MACRO__
#define __RF_CTRL_CONFIG__RT_SDMA_TRD_NUM_MACRO__

/* macros for field sdma_trd */
#define RF_CTRL_CONFIG__RT_SDMA_TRD_NUM__SDMA_TRD__SHIFT                      0
#define RF_CTRL_CONFIG__RT_SDMA_TRD_NUM__SDMA_TRD__WIDTH                      4
#define RF_CTRL_CONFIG__RT_SDMA_TRD_NUM__SDMA_TRD__MASK             0x0000000fU
#define RF_CTRL_CONFIG__RT_SDMA_TRD_NUM__SDMA_TRD__READ(src) \
					((uint32_t)(src)\
					& 0x0000000fU)
#define RF_CTRL_CONFIG__RT_SDMA_TRD_NUM__TYPE                          uint32_t
#define RF_CTRL_CONFIG__RT_SDMA_TRD_NUM__READ                       0x0000000fU

#endif /* __RF_CTRL_CONFIG__RT_SDMA_TRD_NUM_MACRO__ */


/* macros for ctrl_config.sdma_trd_num */
#define INST_CTRL_CONFIG__SDMA_TRD_NUM__NUM                                   1

/* macros for BlueprintGlobalNameSpace::rf_ctrl_config::rt_time_out */
#ifndef __RF_CTRL_CONFIG__RT_TIME_OUT_MACRO__
#define __RF_CTRL_CONFIG__RT_TIME_OUT_MACRO__

/* macros for field time_out_val */
#define RF_CTRL_CONFIG__RT_TIME_OUT__TIME_OUT_VAL__SHIFT                      0
#define RF_CTRL_CONFIG__RT_TIME_OUT__TIME_OUT_VAL__WIDTH                     32
#define RF_CTRL_CONFIG__RT_TIME_OUT__TIME_OUT_VAL__MASK             0xffffffffU
#define RF_CTRL_CONFIG__RT_TIME_OUT__TIME_OUT_VAL__READ(src) \
					((uint32_t)(src)\
					& 0xffffffffU)
#define RF_CTRL_CONFIG__RT_TIME_OUT__TIME_OUT_VAL__WRITE(src) \
					((uint32_t)(src)\
					& 0xffffffffU)
#define RF_CTRL_CONFIG__RT_TIME_OUT__TIME_OUT_VAL__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0xffffffffU) | ((uint32_t)(src) &\
					0xffffffffU)
#define RF_CTRL_CONFIG__RT_TIME_OUT__TIME_OUT_VAL__VERIFY(src) \
					(!(((uint32_t)(src)\
					& ~0xffffffffU)))
#define RF_CTRL_CONFIG__RT_TIME_OUT__TYPE                              uint32_t
#define RF_CTRL_CONFIG__RT_TIME_OUT__READ                           0xffffffffU
#define RF_CTRL_CONFIG__RT_TIME_OUT__WRITE                          0xffffffffU

#endif /* __RF_CTRL_CONFIG__RT_TIME_OUT_MACRO__ */


/* macros for ctrl_config.time_out */
#define INST_CTRL_CONFIG__TIME_OUT__NUM                                       1

/* macros for BlueprintGlobalNameSpace::rf_ctrl_config::rt_sdma_addr0 */
#ifndef __RF_CTRL_CONFIG__RT_SDMA_ADDR0_MACRO__
#define __RF_CTRL_CONFIG__RT_SDMA_ADDR0_MACRO__

/* macros for field sdma_addr_l */
#define RF_CTRL_CONFIG__RT_SDMA_ADDR0__SDMA_ADDR_L__SHIFT                     0
#define RF_CTRL_CONFIG__RT_SDMA_ADDR0__SDMA_ADDR_L__WIDTH                    32
#define RF_CTRL_CONFIG__RT_SDMA_ADDR0__SDMA_ADDR_L__MASK            0xffffffffU
#define RF_CTRL_CONFIG__RT_SDMA_ADDR0__SDMA_ADDR_L__READ(src) \
					((uint32_t)(src)\
					& 0xffffffffU)
#define RF_CTRL_CONFIG__RT_SDMA_ADDR0__TYPE                            uint32_t
#define RF_CTRL_CONFIG__RT_SDMA_ADDR0__READ                         0xffffffffU

#endif /* __RF_CTRL_CONFIG__RT_SDMA_ADDR0_MACRO__ */


/* macros for ctrl_config.sdma_addr0 */
#define INST_CTRL_CONFIG__SDMA_ADDR0__NUM                                     1

/* macros for BlueprintGlobalNameSpace::rf_ctrl_config::rt_sdma_addr1 */
#ifndef __RF_CTRL_CONFIG__RT_SDMA_ADDR1_MACRO__
#define __RF_CTRL_CONFIG__RT_SDMA_ADDR1_MACRO__

/* macros for field sdma_addr_h */
#define RF_CTRL_CONFIG__RT_SDMA_ADDR1__SDMA_ADDR_H__SHIFT                     0
#define RF_CTRL_CONFIG__RT_SDMA_ADDR1__SDMA_ADDR_H__WIDTH                    32
#define RF_CTRL_CONFIG__RT_SDMA_ADDR1__SDMA_ADDR_H__MASK            0xffffffffU
#define RF_CTRL_CONFIG__RT_SDMA_ADDR1__SDMA_ADDR_H__READ(src) \
					((uint32_t)(src)\
					& 0xffffffffU)
#define RF_CTRL_CONFIG__RT_SDMA_ADDR1__TYPE                            uint32_t
#define RF_CTRL_CONFIG__RT_SDMA_ADDR1__READ                         0xffffffffU

#endif /* __RF_CTRL_CONFIG__RT_SDMA_ADDR1_MACRO__ */


/* macros for ctrl_config.sdma_addr1 */
#define INST_CTRL_CONFIG__SDMA_ADDR1__NUM                                     1

/* macros for BlueprintGlobalNameSpace::rf_ctrl_config::rt_fifo_trigg_level */
#ifndef __RF_CTRL_CONFIG__RT_FIFO_TRIGG_LEVEL_MACRO__
#define __RF_CTRL_CONFIG__RT_FIFO_TRIGG_LEVEL_MACRO__

/* macros for field fifo_trigg_lvl */
#define RF_CTRL_CONFIG__RT_FIFO_TRIGG_LEVEL__FIFO_TRIGG_LVL__SHIFT            0
#define RF_CTRL_CONFIG__RT_FIFO_TRIGG_LEVEL__FIFO_TRIGG_LVL__WIDTH           16
#define RF_CTRL_CONFIG__RT_FIFO_TRIGG_LEVEL__FIFO_TRIGG_LVL__MASK   0x0000ffffU
#define RF_CTRL_CONFIG__RT_FIFO_TRIGG_LEVEL__FIFO_TRIGG_LVL__READ(src) \
					((uint32_t)(src)\
					& 0x0000ffffU)
#define RF_CTRL_CONFIG__RT_FIFO_TRIGG_LEVEL__FIFO_TRIGG_LVL__WRITE(src) \
					((uint32_t)(src)\
					& 0x0000ffffU)
#define RF_CTRL_CONFIG__RT_FIFO_TRIGG_LEVEL__FIFO_TRIGG_LVL__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x0000ffffU) | ((uint32_t)(src) &\
					0x0000ffffU)
#define RF_CTRL_CONFIG__RT_FIFO_TRIGG_LEVEL__FIFO_TRIGG_LVL__VERIFY(src) \
					(!(((uint32_t)(src)\
					& ~0x0000ffffU)))

/* macros for field dma_package_size */
#define RF_CTRL_CONFIG__RT_FIFO_TRIGG_LEVEL__DMA_PACKAGE_SIZE__SHIFT         16
#define RF_CTRL_CONFIG__RT_FIFO_TRIGG_LEVEL__DMA_PACKAGE_SIZE__WIDTH         16
#define RF_CTRL_CONFIG__RT_FIFO_TRIGG_LEVEL__DMA_PACKAGE_SIZE__MASK 0xffff0000U
#define RF_CTRL_CONFIG__RT_FIFO_TRIGG_LEVEL__DMA_PACKAGE_SIZE__READ(src) \
					(((uint32_t)(src)\
					& 0xffff0000U) >> 16)
#define RF_CTRL_CONFIG__RT_FIFO_TRIGG_LEVEL__DMA_PACKAGE_SIZE__WRITE(src) \
					(((uint32_t)(src)\
					<< 16) & 0xffff0000U)
#define RF_CTRL_CONFIG__RT_FIFO_TRIGG_LEVEL__DMA_PACKAGE_SIZE__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0xffff0000U) | (((uint32_t)(src) <<\
					16) & 0xffff0000U)
#define RF_CTRL_CONFIG__RT_FIFO_TRIGG_LEVEL__DMA_PACKAGE_SIZE__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 16) & ~0xffff0000U)))
#define RF_CTRL_CONFIG__RT_FIFO_TRIGG_LEVEL__TYPE                      uint32_t
#define RF_CTRL_CONFIG__RT_FIFO_TRIGG_LEVEL__READ                   0xffffffffU
#define RF_CTRL_CONFIG__RT_FIFO_TRIGG_LEVEL__WRITE                  0xffffffffU

#endif /* __RF_CTRL_CONFIG__RT_FIFO_TRIGG_LEVEL_MACRO__ */


/* macros for ctrl_config.fifo_trigg_level */
#define INST_CTRL_CONFIG__FIFO_TRIGG_LEVEL__NUM                               1

/* macros for BlueprintGlobalNameSpace::rf_ctrl_config::rt_zq_cal_config */
#ifndef __RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG_MACRO__
#define __RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG_MACRO__

/* macros for field tZQCL */
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__TZQCL__SHIFT                        0
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__TZQCL__WIDTH                        9
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__TZQCL__MASK               0x000001ffU
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__TZQCL__READ(src) \
					((uint32_t)(src)\
					& 0x000001ffU)
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__TZQCL__WRITE(src) \
					((uint32_t)(src)\
					& 0x000001ffU)
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__TZQCL__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x000001ffU) | ((uint32_t)(src) &\
					0x000001ffU)
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__TZQCL__VERIFY(src) \
					(!(((uint32_t)(src)\
					& ~0x000001ffU)))

/* macros for field tZQCS */
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__TZQCS__SHIFT                       12
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__TZQCS__WIDTH                        9
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__TZQCS__MASK               0x001ff000U
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__TZQCS__READ(src) \
					(((uint32_t)(src)\
					& 0x001ff000U) >> 12)
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__TZQCS__WRITE(src) \
					(((uint32_t)(src)\
					<< 12) & 0x001ff000U)
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__TZQCS__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x001ff000U) | (((uint32_t)(src) <<\
					12) & 0x001ff000U)
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__TZQCS__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 12) & ~0x001ff000U)))

/* macros for field long_cal_en */
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__LONG_CAL_EN__SHIFT                 25
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__LONG_CAL_EN__WIDTH                  1
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__LONG_CAL_EN__MASK         0x02000000U
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__LONG_CAL_EN__READ(src) \
					(((uint32_t)(src)\
					& 0x02000000U) >> 25)
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__LONG_CAL_EN__WRITE(src) \
					(((uint32_t)(src)\
					<< 25) & 0x02000000U)
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__LONG_CAL_EN__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x02000000U) | (((uint32_t)(src) <<\
					25) & 0x02000000U)
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__LONG_CAL_EN__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 25) & ~0x02000000U)))
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__LONG_CAL_EN__SET(dst) \
					(dst) = ((dst) &\
					~0x02000000U) | ((uint32_t)(1) << 25)
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__LONG_CAL_EN__CLR(dst) \
					(dst) = ((dst) &\
					~0x02000000U) | ((uint32_t)(0) << 25)

/* macros for field short_cal_en */
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__SHORT_CAL_EN__SHIFT                26
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__SHORT_CAL_EN__WIDTH                 1
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__SHORT_CAL_EN__MASK        0x04000000U
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__SHORT_CAL_EN__READ(src) \
					(((uint32_t)(src)\
					& 0x04000000U) >> 26)
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__SHORT_CAL_EN__WRITE(src) \
					(((uint32_t)(src)\
					<< 26) & 0x04000000U)
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__SHORT_CAL_EN__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x04000000U) | (((uint32_t)(src) <<\
					26) & 0x04000000U)
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__SHORT_CAL_EN__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 26) & ~0x04000000U)))
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__SHORT_CAL_EN__SET(dst) \
					(dst) = ((dst) &\
					~0x04000000U) | ((uint32_t)(1) << 26)
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__SHORT_CAL_EN__CLR(dst) \
					(dst) = ((dst) &\
					~0x04000000U) | ((uint32_t)(0) << 26)

/* macros for field trg_per_pkg */
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__TRG_PER_PKG__SHIFT                 27
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__TRG_PER_PKG__WIDTH                  2
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__TRG_PER_PKG__MASK         0x18000000U
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__TRG_PER_PKG__READ(src) \
					(((uint32_t)(src)\
					& 0x18000000U) >> 27)
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__TRG_PER_PKG__WRITE(src) \
					(((uint32_t)(src)\
					<< 27) & 0x18000000U)
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__TRG_PER_PKG__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x18000000U) | (((uint32_t)(src) <<\
					27) & 0x18000000U)
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__TRG_PER_PKG__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 27) & ~0x18000000U)))

/* macros for field togg_impl_lcal */
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__TOGG_IMPL_LCAL__SHIFT              30
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__TOGG_IMPL_LCAL__WIDTH               1
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__TOGG_IMPL_LCAL__MASK      0x40000000U
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__TOGG_IMPL_LCAL__READ(src) \
					(((uint32_t)(src)\
					& 0x40000000U) >> 30)
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__TOGG_IMPL_LCAL__WRITE(src) \
					(((uint32_t)(src)\
					<< 30) & 0x40000000U)
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__TOGG_IMPL_LCAL__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x40000000U) | (((uint32_t)(src) <<\
					30) & 0x40000000U)
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__TOGG_IMPL_LCAL__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 30) & ~0x40000000U)))
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__TOGG_IMPL_LCAL__SET(dst) \
					(dst) = ((dst) &\
					~0x40000000U) | ((uint32_t)(1) << 30)
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__TOGG_IMPL_LCAL__CLR(dst) \
					(dst) = ((dst) &\
					~0x40000000U) | ((uint32_t)(0) << 30)
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__TYPE                         uint32_t
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__READ                      0x5e1ff1ffU
#define RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG__WRITE                     0x5e1ff1ffU

#endif /* __RF_CTRL_CONFIG__RT_ZQ_CAL_CONFIG_MACRO__ */


/* macros for ctrl_config.zq_cal_config */
#define INST_CTRL_CONFIG__ZQ_CAL_CONFIG__NUM                                  1

/* macros for BlueprintGlobalNameSpace::rf_ctrl_config::rt_zq_cal_en */
#ifndef __RF_CTRL_CONFIG__RT_ZQ_CAL_EN_MACRO__
#define __RF_CTRL_CONFIG__RT_ZQ_CAL_EN_MACRO__

/* macros for field cal_en */
#define RF_CTRL_CONFIG__RT_ZQ_CAL_EN__CAL_EN__SHIFT                           0
#define RF_CTRL_CONFIG__RT_ZQ_CAL_EN__CAL_EN__WIDTH                          16
#define RF_CTRL_CONFIG__RT_ZQ_CAL_EN__CAL_EN__MASK                  0x0000ffffU
#define RF_CTRL_CONFIG__RT_ZQ_CAL_EN__CAL_EN__READ(src) \
					((uint32_t)(src)\
					& 0x0000ffffU)
#define RF_CTRL_CONFIG__RT_ZQ_CAL_EN__CAL_EN__WRITE(src) \
					((uint32_t)(src)\
					& 0x0000ffffU)
#define RF_CTRL_CONFIG__RT_ZQ_CAL_EN__CAL_EN__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x0000ffffU) | ((uint32_t)(src) &\
					0x0000ffffU)
#define RF_CTRL_CONFIG__RT_ZQ_CAL_EN__CAL_EN__VERIFY(src) \
					(!(((uint32_t)(src)\
					& ~0x0000ffffU)))
#define RF_CTRL_CONFIG__RT_ZQ_CAL_EN__TYPE                             uint32_t
#define RF_CTRL_CONFIG__RT_ZQ_CAL_EN__READ                          0x0000ffffU
#define RF_CTRL_CONFIG__RT_ZQ_CAL_EN__WRITE                         0x0000ffffU

#endif /* __RF_CTRL_CONFIG__RT_ZQ_CAL_EN_MACRO__ */


/* macros for ctrl_config.zq_cal_en */
#define INST_CTRL_CONFIG__ZQ_CAL_EN__NUM                                      1

/* macros for BlueprintGlobalNameSpace::rf_ctrl_config::rt_long_cal_period */
#ifndef __RF_CTRL_CONFIG__RT_LONG_CAL_PERIOD_MACRO__
#define __RF_CTRL_CONFIG__RT_LONG_CAL_PERIOD_MACRO__

/* macros for field long_cal_period */
#define RF_CTRL_CONFIG__RT_LONG_CAL_PERIOD__LONG_CAL_PERIOD__SHIFT            0
#define RF_CTRL_CONFIG__RT_LONG_CAL_PERIOD__LONG_CAL_PERIOD__WIDTH           32
#define RF_CTRL_CONFIG__RT_LONG_CAL_PERIOD__LONG_CAL_PERIOD__MASK   0xffffffffU
#define RF_CTRL_CONFIG__RT_LONG_CAL_PERIOD__LONG_CAL_PERIOD__READ(src) \
					((uint32_t)(src)\
					& 0xffffffffU)
#define RF_CTRL_CONFIG__RT_LONG_CAL_PERIOD__LONG_CAL_PERIOD__WRITE(src) \
					((uint32_t)(src)\
					& 0xffffffffU)
#define RF_CTRL_CONFIG__RT_LONG_CAL_PERIOD__LONG_CAL_PERIOD__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0xffffffffU) | ((uint32_t)(src) &\
					0xffffffffU)
#define RF_CTRL_CONFIG__RT_LONG_CAL_PERIOD__LONG_CAL_PERIOD__VERIFY(src) \
					(!(((uint32_t)(src)\
					& ~0xffffffffU)))
#define RF_CTRL_CONFIG__RT_LONG_CAL_PERIOD__TYPE                       uint32_t
#define RF_CTRL_CONFIG__RT_LONG_CAL_PERIOD__READ                    0xffffffffU
#define RF_CTRL_CONFIG__RT_LONG_CAL_PERIOD__WRITE                   0xffffffffU

#endif /* __RF_CTRL_CONFIG__RT_LONG_CAL_PERIOD_MACRO__ */


/* macros for ctrl_config.long_cal_period */
#define INST_CTRL_CONFIG__LONG_CAL_PERIOD__NUM                                1

/* macros for BlueprintGlobalNameSpace::rf_ctrl_config::rt_short_cal_period */
#ifndef __RF_CTRL_CONFIG__RT_SHORT_CAL_PERIOD_MACRO__
#define __RF_CTRL_CONFIG__RT_SHORT_CAL_PERIOD_MACRO__

/* macros for field short_cal_period */
#define RF_CTRL_CONFIG__RT_SHORT_CAL_PERIOD__SHORT_CAL_PERIOD__SHIFT          0
#define RF_CTRL_CONFIG__RT_SHORT_CAL_PERIOD__SHORT_CAL_PERIOD__WIDTH         32
#define RF_CTRL_CONFIG__RT_SHORT_CAL_PERIOD__SHORT_CAL_PERIOD__MASK 0xffffffffU
#define RF_CTRL_CONFIG__RT_SHORT_CAL_PERIOD__SHORT_CAL_PERIOD__READ(src) \
					((uint32_t)(src)\
					& 0xffffffffU)
#define RF_CTRL_CONFIG__RT_SHORT_CAL_PERIOD__SHORT_CAL_PERIOD__WRITE(src) \
					((uint32_t)(src)\
					& 0xffffffffU)
#define RF_CTRL_CONFIG__RT_SHORT_CAL_PERIOD__SHORT_CAL_PERIOD__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0xffffffffU) | ((uint32_t)(src) &\
					0xffffffffU)
#define RF_CTRL_CONFIG__RT_SHORT_CAL_PERIOD__SHORT_CAL_PERIOD__VERIFY(src) \
					(!(((uint32_t)(src)\
					& ~0xffffffffU)))
#define RF_CTRL_CONFIG__RT_SHORT_CAL_PERIOD__TYPE                      uint32_t
#define RF_CTRL_CONFIG__RT_SHORT_CAL_PERIOD__READ                   0xffffffffU
#define RF_CTRL_CONFIG__RT_SHORT_CAL_PERIOD__WRITE                  0xffffffffU

#endif /* __RF_CTRL_CONFIG__RT_SHORT_CAL_PERIOD_MACRO__ */


/* macros for ctrl_config.short_cal_period */
#define INST_CTRL_CONFIG__SHORT_CAL_PERIOD__NUM                               1

/* macros for BlueprintGlobalNameSpace::rf_ctrl_config::rt_remap_ctrl */
#ifndef __RF_CTRL_CONFIG__RT_REMAP_CTRL_MACRO__
#define __RF_CTRL_CONFIG__RT_REMAP_CTRL_MACRO__

/* macros for field rmp_en */
#define RF_CTRL_CONFIG__RT_REMAP_CTRL__RMP_EN__SHIFT                          0
#define RF_CTRL_CONFIG__RT_REMAP_CTRL__RMP_EN__WIDTH                          1
#define RF_CTRL_CONFIG__RT_REMAP_CTRL__RMP_EN__MASK                 0x00000001U
#define RF_CTRL_CONFIG__RT_REMAP_CTRL__RMP_EN__READ(src) \
					((uint32_t)(src)\
					& 0x00000001U)
#define RF_CTRL_CONFIG__RT_REMAP_CTRL__RMP_EN__WRITE(src) \
					((uint32_t)(src)\
					& 0x00000001U)
#define RF_CTRL_CONFIG__RT_REMAP_CTRL__RMP_EN__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000001U) | ((uint32_t)(src) &\
					0x00000001U)
#define RF_CTRL_CONFIG__RT_REMAP_CTRL__RMP_EN__VERIFY(src) \
					(!(((uint32_t)(src)\
					& ~0x00000001U)))
#define RF_CTRL_CONFIG__RT_REMAP_CTRL__RMP_EN__SET(dst) \
					(dst) = ((dst) &\
					~0x00000001U) | (uint32_t)(1)
#define RF_CTRL_CONFIG__RT_REMAP_CTRL__RMP_EN__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000001U) | (uint32_t)(0)

/* macros for field rec_cnt */
#define RF_CTRL_CONFIG__RT_REMAP_CTRL__REC_CNT__SHIFT                        16
#define RF_CTRL_CONFIG__RT_REMAP_CTRL__REC_CNT__WIDTH                        11
#define RF_CTRL_CONFIG__RT_REMAP_CTRL__REC_CNT__MASK                0x07ff0000U
#define RF_CTRL_CONFIG__RT_REMAP_CTRL__REC_CNT__READ(src) \
					(((uint32_t)(src)\
					& 0x07ff0000U) >> 16)
#define RF_CTRL_CONFIG__RT_REMAP_CTRL__TYPE                            uint32_t
#define RF_CTRL_CONFIG__RT_REMAP_CTRL__READ                         0x07ff0001U
#define RF_CTRL_CONFIG__RT_REMAP_CTRL__WRITE                        0x07ff0001U

#endif /* __RF_CTRL_CONFIG__RT_REMAP_CTRL_MACRO__ */


/* macros for ctrl_config.remap_ctrl */
#define INST_CTRL_CONFIG__REMAP_CTRL__NUM                                     1

/* macros for BlueprintGlobalNameSpace::rf_ctrl_config::rt_remap_mask */
#ifndef __RF_CTRL_CONFIG__RT_REMAP_MASK_MACRO__
#define __RF_CTRL_CONFIG__RT_REMAP_MASK_MACRO__

/* macros for field remap_mask */
#define RF_CTRL_CONFIG__RT_REMAP_MASK__REMAP_MASK__SHIFT                      0
#define RF_CTRL_CONFIG__RT_REMAP_MASK__REMAP_MASK__WIDTH                     24
#define RF_CTRL_CONFIG__RT_REMAP_MASK__REMAP_MASK__MASK             0x00ffffffU
#define RF_CTRL_CONFIG__RT_REMAP_MASK__REMAP_MASK__READ(src) \
					((uint32_t)(src)\
					& 0x00ffffffU)
#define RF_CTRL_CONFIG__RT_REMAP_MASK__REMAP_MASK__WRITE(src) \
					((uint32_t)(src)\
					& 0x00ffffffU)
#define RF_CTRL_CONFIG__RT_REMAP_MASK__REMAP_MASK__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00ffffffU) | ((uint32_t)(src) &\
					0x00ffffffU)
#define RF_CTRL_CONFIG__RT_REMAP_MASK__REMAP_MASK__VERIFY(src) \
					(!(((uint32_t)(src)\
					& ~0x00ffffffU)))
#define RF_CTRL_CONFIG__RT_REMAP_MASK__TYPE                            uint32_t
#define RF_CTRL_CONFIG__RT_REMAP_MASK__READ                         0x00ffffffU
#define RF_CTRL_CONFIG__RT_REMAP_MASK__WRITE                        0x00ffffffU

#endif /* __RF_CTRL_CONFIG__RT_REMAP_MASK_MACRO__ */


/* macros for ctrl_config.remap_mask */
#define INST_CTRL_CONFIG__REMAP_MASK__NUM                                     1

/* macros for BlueprintGlobalNameSpace::rf_ctrl_config::rt_remap_access */
#ifndef __RF_CTRL_CONFIG__RT_REMAP_ACCESS_MACRO__
#define __RF_CTRL_CONFIG__RT_REMAP_ACCESS_MACRO__

/* macros for field rec_access */
#define RF_CTRL_CONFIG__RT_REMAP_ACCESS__REC_ACCESS__SHIFT                    0
#define RF_CTRL_CONFIG__RT_REMAP_ACCESS__REC_ACCESS__WIDTH                    1
#define RF_CTRL_CONFIG__RT_REMAP_ACCESS__REC_ACCESS__MASK           0x00000001U
#define RF_CTRL_CONFIG__RT_REMAP_ACCESS__REC_ACCESS__READ(src) \
					((uint32_t)(src)\
					& 0x00000001U)
#define RF_CTRL_CONFIG__RT_REMAP_ACCESS__REC_ACCESS__WRITE(src) \
					((uint32_t)(src)\
					& 0x00000001U)
#define RF_CTRL_CONFIG__RT_REMAP_ACCESS__REC_ACCESS__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000001U) | ((uint32_t)(src) &\
					0x00000001U)
#define RF_CTRL_CONFIG__RT_REMAP_ACCESS__REC_ACCESS__VERIFY(src) \
					(!(((uint32_t)(src)\
					& ~0x00000001U)))
#define RF_CTRL_CONFIG__RT_REMAP_ACCESS__REC_ACCESS__SET(dst) \
					(dst) = ((dst) &\
					~0x00000001U) | (uint32_t)(1)
#define RF_CTRL_CONFIG__RT_REMAP_ACCESS__REC_ACCESS__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000001U) | (uint32_t)(0)

/* macros for field rec_actype */
#define RF_CTRL_CONFIG__RT_REMAP_ACCESS__REC_ACTYPE__SHIFT                    1
#define RF_CTRL_CONFIG__RT_REMAP_ACCESS__REC_ACTYPE__WIDTH                    2
#define RF_CTRL_CONFIG__RT_REMAP_ACCESS__REC_ACTYPE__MASK           0x00000006U
#define RF_CTRL_CONFIG__RT_REMAP_ACCESS__REC_ACTYPE__READ(src) \
					(((uint32_t)(src)\
					& 0x00000006U) >> 1)
#define RF_CTRL_CONFIG__RT_REMAP_ACCESS__REC_ACTYPE__WRITE(src) \
					(((uint32_t)(src)\
					<< 1) & 0x00000006U)
#define RF_CTRL_CONFIG__RT_REMAP_ACCESS__REC_ACTYPE__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000006U) | (((uint32_t)(src) <<\
					1) & 0x00000006U)
#define RF_CTRL_CONFIG__RT_REMAP_ACCESS__REC_ACTYPE__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 1) & ~0x00000006U)))

/* macros for field rec_di_err */
#define RF_CTRL_CONFIG__RT_REMAP_ACCESS__REC_DI_ERR__SHIFT                    7
#define RF_CTRL_CONFIG__RT_REMAP_ACCESS__REC_DI_ERR__WIDTH                    1
#define RF_CTRL_CONFIG__RT_REMAP_ACCESS__REC_DI_ERR__MASK           0x00000080U
#define RF_CTRL_CONFIG__RT_REMAP_ACCESS__REC_DI_ERR__READ(src) \
					(((uint32_t)(src)\
					& 0x00000080U) >> 7)
#define RF_CTRL_CONFIG__RT_REMAP_ACCESS__REC_DI_ERR__WRITE(src) \
					(((uint32_t)(src)\
					<< 7) & 0x00000080U)
#define RF_CTRL_CONFIG__RT_REMAP_ACCESS__REC_DI_ERR__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000080U) | (((uint32_t)(src) <<\
					7) & 0x00000080U)
#define RF_CTRL_CONFIG__RT_REMAP_ACCESS__REC_DI_ERR__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 7) & ~0x00000080U)))
#define RF_CTRL_CONFIG__RT_REMAP_ACCESS__REC_DI_ERR__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000080U) | ((uint32_t)(1) << 7)

/* macros for field rec_trg */
#define RF_CTRL_CONFIG__RT_REMAP_ACCESS__REC_TRG__SHIFT                       8
#define RF_CTRL_CONFIG__RT_REMAP_ACCESS__REC_TRG__WIDTH                       4
#define RF_CTRL_CONFIG__RT_REMAP_ACCESS__REC_TRG__MASK              0x00000f00U
#define RF_CTRL_CONFIG__RT_REMAP_ACCESS__REC_TRG__READ(src) \
					(((uint32_t)(src)\
					& 0x00000f00U) >> 8)
#define RF_CTRL_CONFIG__RT_REMAP_ACCESS__REC_TRG__WRITE(src) \
					(((uint32_t)(src)\
					<< 8) & 0x00000f00U)
#define RF_CTRL_CONFIG__RT_REMAP_ACCESS__REC_TRG__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000f00U) | (((uint32_t)(src) <<\
					8) & 0x00000f00U)
#define RF_CTRL_CONFIG__RT_REMAP_ACCESS__REC_TRG__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 8) & ~0x00000f00U)))

/* macros for field rec_rd_idx */
#define RF_CTRL_CONFIG__RT_REMAP_ACCESS__REC_RD_IDX__SHIFT                   16
#define RF_CTRL_CONFIG__RT_REMAP_ACCESS__REC_RD_IDX__WIDTH                   10
#define RF_CTRL_CONFIG__RT_REMAP_ACCESS__REC_RD_IDX__MASK           0x03ff0000U
#define RF_CTRL_CONFIG__RT_REMAP_ACCESS__REC_RD_IDX__READ(src) \
					(((uint32_t)(src)\
					& 0x03ff0000U) >> 16)
#define RF_CTRL_CONFIG__RT_REMAP_ACCESS__REC_RD_IDX__WRITE(src) \
					(((uint32_t)(src)\
					<< 16) & 0x03ff0000U)
#define RF_CTRL_CONFIG__RT_REMAP_ACCESS__REC_RD_IDX__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x03ff0000U) | (((uint32_t)(src) <<\
					16) & 0x03ff0000U)
#define RF_CTRL_CONFIG__RT_REMAP_ACCESS__REC_RD_IDX__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 16) & ~0x03ff0000U)))
#define RF_CTRL_CONFIG__RT_REMAP_ACCESS__TYPE                          uint32_t
#define RF_CTRL_CONFIG__RT_REMAP_ACCESS__READ                       0x03ff0f87U
#define RF_CTRL_CONFIG__RT_REMAP_ACCESS__WRITE                      0x03ff0f87U
#define RF_CTRL_CONFIG__RT_REMAP_ACCESS__WOCLR                      0x00000080U

#endif /* __RF_CTRL_CONFIG__RT_REMAP_ACCESS_MACRO__ */


/* macros for ctrl_config.remap_access */
#define INST_CTRL_CONFIG__REMAP_ACCESS__NUM                                   1

/* macros for BlueprintGlobalNameSpace::rf_ctrl_config::rt_remap_log_addr */
#ifndef __RF_CTRL_CONFIG__RT_REMAP_LOG_ADDR_MACRO__
#define __RF_CTRL_CONFIG__RT_REMAP_LOG_ADDR_MACRO__

/* macros for field remap_log_addr */
#define RF_CTRL_CONFIG__RT_REMAP_LOG_ADDR__REMAP_LOG_ADDR__SHIFT              0
#define RF_CTRL_CONFIG__RT_REMAP_LOG_ADDR__REMAP_LOG_ADDR__WIDTH             24
#define RF_CTRL_CONFIG__RT_REMAP_LOG_ADDR__REMAP_LOG_ADDR__MASK     0x00ffffffU
#define RF_CTRL_CONFIG__RT_REMAP_LOG_ADDR__REMAP_LOG_ADDR__READ(src) \
					((uint32_t)(src)\
					& 0x00ffffffU)
#define RF_CTRL_CONFIG__RT_REMAP_LOG_ADDR__REMAP_LOG_ADDR__WRITE(src) \
					((uint32_t)(src)\
					& 0x00ffffffU)
#define RF_CTRL_CONFIG__RT_REMAP_LOG_ADDR__REMAP_LOG_ADDR__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00ffffffU) | ((uint32_t)(src) &\
					0x00ffffffU)
#define RF_CTRL_CONFIG__RT_REMAP_LOG_ADDR__REMAP_LOG_ADDR__VERIFY(src) \
					(!(((uint32_t)(src)\
					& ~0x00ffffffU)))
#define RF_CTRL_CONFIG__RT_REMAP_LOG_ADDR__TYPE                        uint32_t
#define RF_CTRL_CONFIG__RT_REMAP_LOG_ADDR__READ                     0x00ffffffU
#define RF_CTRL_CONFIG__RT_REMAP_LOG_ADDR__WRITE                    0x00ffffffU

#endif /* __RF_CTRL_CONFIG__RT_REMAP_LOG_ADDR_MACRO__ */


/* macros for ctrl_config.remap_log_addr */
#define INST_CTRL_CONFIG__REMAP_LOG_ADDR__NUM                                 1

/* macros for BlueprintGlobalNameSpace::rf_ctrl_config::rt_remap_phys_addr */
#ifndef __RF_CTRL_CONFIG__RT_REMAP_PHYS_ADDR_MACRO__
#define __RF_CTRL_CONFIG__RT_REMAP_PHYS_ADDR_MACRO__

/* macros for field remap_phys_addr */
#define RF_CTRL_CONFIG__RT_REMAP_PHYS_ADDR__REMAP_PHYS_ADDR__SHIFT            0
#define RF_CTRL_CONFIG__RT_REMAP_PHYS_ADDR__REMAP_PHYS_ADDR__WIDTH           24
#define RF_CTRL_CONFIG__RT_REMAP_PHYS_ADDR__REMAP_PHYS_ADDR__MASK   0x00ffffffU
#define RF_CTRL_CONFIG__RT_REMAP_PHYS_ADDR__REMAP_PHYS_ADDR__READ(src) \
					((uint32_t)(src)\
					& 0x00ffffffU)
#define RF_CTRL_CONFIG__RT_REMAP_PHYS_ADDR__REMAP_PHYS_ADDR__WRITE(src) \
					((uint32_t)(src)\
					& 0x00ffffffU)
#define RF_CTRL_CONFIG__RT_REMAP_PHYS_ADDR__REMAP_PHYS_ADDR__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00ffffffU) | ((uint32_t)(src) &\
					0x00ffffffU)
#define RF_CTRL_CONFIG__RT_REMAP_PHYS_ADDR__REMAP_PHYS_ADDR__VERIFY(src) \
					(!(((uint32_t)(src)\
					& ~0x00ffffffU)))
#define RF_CTRL_CONFIG__RT_REMAP_PHYS_ADDR__TYPE                       uint32_t
#define RF_CTRL_CONFIG__RT_REMAP_PHYS_ADDR__READ                    0x00ffffffU
#define RF_CTRL_CONFIG__RT_REMAP_PHYS_ADDR__WRITE                   0x00ffffffU

#endif /* __RF_CTRL_CONFIG__RT_REMAP_PHYS_ADDR_MACRO__ */


/* macros for ctrl_config.remap_phys_addr */
#define INST_CTRL_CONFIG__REMAP_PHYS_ADDR__NUM                                1

/* macros for BlueprintGlobalNameSpace::rf_di_regs::rt_di_control */
#ifndef __RF_DI_REGS__RT_DI_CONTROL_MACRO__
#define __RF_DI_REGS__RT_DI_CONTROL_MACRO__

/* macros for field di_parity_en */
#define RF_DI_REGS__RT_DI_CONTROL__DI_PARITY_EN__SHIFT                        0
#define RF_DI_REGS__RT_DI_CONTROL__DI_PARITY_EN__WIDTH                        1
#define RF_DI_REGS__RT_DI_CONTROL__DI_PARITY_EN__MASK               0x00000001U
#define RF_DI_REGS__RT_DI_CONTROL__DI_PARITY_EN__READ(src) \
					((uint32_t)(src)\
					& 0x00000001U)
#define RF_DI_REGS__RT_DI_CONTROL__DI_PARITY_EN__WRITE(src) \
					((uint32_t)(src)\
					& 0x00000001U)
#define RF_DI_REGS__RT_DI_CONTROL__DI_PARITY_EN__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000001U) | ((uint32_t)(src) &\
					0x00000001U)
#define RF_DI_REGS__RT_DI_CONTROL__DI_PARITY_EN__VERIFY(src) \
					(!(((uint32_t)(src)\
					& ~0x00000001U)))
#define RF_DI_REGS__RT_DI_CONTROL__DI_PARITY_EN__SET(dst) \
					(dst) = ((dst) &\
					~0x00000001U) | (uint32_t)(1)
#define RF_DI_REGS__RT_DI_CONTROL__DI_PARITY_EN__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000001U) | (uint32_t)(0)

/* macros for field di_crc_en */
#define RF_DI_REGS__RT_DI_CONTROL__DI_CRC_EN__SHIFT                           1
#define RF_DI_REGS__RT_DI_CONTROL__DI_CRC_EN__WIDTH                           1
#define RF_DI_REGS__RT_DI_CONTROL__DI_CRC_EN__MASK                  0x00000002U
#define RF_DI_REGS__RT_DI_CONTROL__DI_CRC_EN__READ(src) \
					(((uint32_t)(src)\
					& 0x00000002U) >> 1)
#define RF_DI_REGS__RT_DI_CONTROL__DI_CRC_EN__WRITE(src) \
					(((uint32_t)(src)\
					<< 1) & 0x00000002U)
#define RF_DI_REGS__RT_DI_CONTROL__DI_CRC_EN__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000002U) | (((uint32_t)(src) <<\
					1) & 0x00000002U)
#define RF_DI_REGS__RT_DI_CONTROL__DI_CRC_EN__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 1) & ~0x00000002U)))
#define RF_DI_REGS__RT_DI_CONTROL__DI_CRC_EN__SET(dst) \
					(dst) = ((dst) &\
					~0x00000002U) | ((uint32_t)(1) << 1)
#define RF_DI_REGS__RT_DI_CONTROL__DI_CRC_EN__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field di_par_rsp_en */
#define RF_DI_REGS__RT_DI_CONTROL__DI_PAR_RSP_EN__SHIFT                      15
#define RF_DI_REGS__RT_DI_CONTROL__DI_PAR_RSP_EN__WIDTH                       1
#define RF_DI_REGS__RT_DI_CONTROL__DI_PAR_RSP_EN__MASK              0x00008000U
#define RF_DI_REGS__RT_DI_CONTROL__DI_PAR_RSP_EN__READ(src) \
					(((uint32_t)(src)\
					& 0x00008000U) >> 15)
#define RF_DI_REGS__RT_DI_CONTROL__DI_PAR_RSP_EN__WRITE(src) \
					(((uint32_t)(src)\
					<< 15) & 0x00008000U)
#define RF_DI_REGS__RT_DI_CONTROL__DI_PAR_RSP_EN__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00008000U) | (((uint32_t)(src) <<\
					15) & 0x00008000U)
#define RF_DI_REGS__RT_DI_CONTROL__DI_PAR_RSP_EN__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 15) & ~0x00008000U)))
#define RF_DI_REGS__RT_DI_CONTROL__DI_PAR_RSP_EN__SET(dst) \
					(dst) = ((dst) &\
					~0x00008000U) | ((uint32_t)(1) << 15)
#define RF_DI_REGS__RT_DI_CONTROL__DI_PAR_RSP_EN__CLR(dst) \
					(dst) = ((dst) &\
					~0x00008000U) | ((uint32_t)(0) << 15)

/* macros for field di_type */
#define RF_DI_REGS__RT_DI_CONTROL__DI_TYPE__SHIFT                            16
#define RF_DI_REGS__RT_DI_CONTROL__DI_TYPE__WIDTH                             1
#define RF_DI_REGS__RT_DI_CONTROL__DI_TYPE__MASK                    0x00010000U
#define RF_DI_REGS__RT_DI_CONTROL__DI_TYPE__READ(src) \
					(((uint32_t)(src)\
					& 0x00010000U) >> 16)
#define RF_DI_REGS__RT_DI_CONTROL__DI_TYPE__WRITE(src) \
					(((uint32_t)(src)\
					<< 16) & 0x00010000U)
#define RF_DI_REGS__RT_DI_CONTROL__DI_TYPE__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00010000U) | (((uint32_t)(src) <<\
					16) & 0x00010000U)
#define RF_DI_REGS__RT_DI_CONTROL__DI_TYPE__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 16) & ~0x00010000U)))
#define RF_DI_REGS__RT_DI_CONTROL__DI_TYPE__SET(dst) \
					(dst) = ((dst) &\
					~0x00010000U) | ((uint32_t)(1) << 16)
#define RF_DI_REGS__RT_DI_CONTROL__DI_TYPE__CLR(dst) \
					(dst) = ((dst) &\
					~0x00010000U) | ((uint32_t)(0) << 16)

/* macros for field di_inj_type */
#define RF_DI_REGS__RT_DI_CONTROL__DI_INJ_TYPE__SHIFT                        24
#define RF_DI_REGS__RT_DI_CONTROL__DI_INJ_TYPE__WIDTH                         1
#define RF_DI_REGS__RT_DI_CONTROL__DI_INJ_TYPE__MASK                0x01000000U
#define RF_DI_REGS__RT_DI_CONTROL__DI_INJ_TYPE__READ(src) \
					(((uint32_t)(src)\
					& 0x01000000U) >> 24)
#define RF_DI_REGS__RT_DI_CONTROL__DI_INJ_TYPE__WRITE(src) \
					(((uint32_t)(src)\
					<< 24) & 0x01000000U)
#define RF_DI_REGS__RT_DI_CONTROL__DI_INJ_TYPE__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x01000000U) | (((uint32_t)(src) <<\
					24) & 0x01000000U)
#define RF_DI_REGS__RT_DI_CONTROL__DI_INJ_TYPE__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 24) & ~0x01000000U)))
#define RF_DI_REGS__RT_DI_CONTROL__DI_INJ_TYPE__SET(dst) \
					(dst) = ((dst) &\
					~0x01000000U) | ((uint32_t)(1) << 24)
#define RF_DI_REGS__RT_DI_CONTROL__DI_INJ_TYPE__CLR(dst) \
					(dst) = ((dst) &\
					~0x01000000U) | ((uint32_t)(0) << 24)
#define RF_DI_REGS__RT_DI_CONTROL__TYPE                                uint32_t
#define RF_DI_REGS__RT_DI_CONTROL__READ                             0x01018003U
#define RF_DI_REGS__RT_DI_CONTROL__WRITE                            0x01018003U

#endif /* __RF_DI_REGS__RT_DI_CONTROL_MACRO__ */


/* macros for di_config.di_control */
#define INST_DI_CONFIG__DI_CONTROL__NUM                                       1

/* macros for BlueprintGlobalNameSpace::rf_di_regs::rt_di_inject0 */
#ifndef __RF_DI_REGS__RT_DI_INJECT0_MACRO__
#define __RF_DI_REGS__RT_DI_INJECT0_MACRO__

/* macros for field di_inj_desc_value */
#define RF_DI_REGS__RT_DI_INJECT0__DI_INJ_DESC_VALUE__SHIFT                   0
#define RF_DI_REGS__RT_DI_INJECT0__DI_INJ_DESC_VALUE__WIDTH                   4
#define RF_DI_REGS__RT_DI_INJECT0__DI_INJ_DESC_VALUE__MASK          0x0000000fU
#define RF_DI_REGS__RT_DI_INJECT0__DI_INJ_DESC_VALUE__READ(src) \
					((uint32_t)(src)\
					& 0x0000000fU)
#define RF_DI_REGS__RT_DI_INJECT0__DI_INJ_DESC_VALUE__WRITE(src) \
					((uint32_t)(src)\
					& 0x0000000fU)
#define RF_DI_REGS__RT_DI_INJECT0__DI_INJ_DESC_VALUE__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x0000000fU) | ((uint32_t)(src) &\
					0x0000000fU)
#define RF_DI_REGS__RT_DI_INJECT0__DI_INJ_DESC_VALUE__VERIFY(src) \
					(!(((uint32_t)(src)\
					& ~0x0000000fU)))

/* macros for field di_inj_desc_wr_addr */
#define RF_DI_REGS__RT_DI_INJECT0__DI_INJ_DESC_WR_ADDR__SHIFT                 8
#define RF_DI_REGS__RT_DI_INJECT0__DI_INJ_DESC_WR_ADDR__WIDTH                 1
#define RF_DI_REGS__RT_DI_INJECT0__DI_INJ_DESC_WR_ADDR__MASK        0x00000100U
#define RF_DI_REGS__RT_DI_INJECT0__DI_INJ_DESC_WR_ADDR__READ(src) \
					(((uint32_t)(src)\
					& 0x00000100U) >> 8)
#define RF_DI_REGS__RT_DI_INJECT0__DI_INJ_DESC_WR_ADDR__WRITE(src) \
					(((uint32_t)(src)\
					<< 8) & 0x00000100U)
#define RF_DI_REGS__RT_DI_INJECT0__DI_INJ_DESC_WR_ADDR__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000100U) | (((uint32_t)(src) <<\
					8) & 0x00000100U)
#define RF_DI_REGS__RT_DI_INJECT0__DI_INJ_DESC_WR_ADDR__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 8) & ~0x00000100U)))
#define RF_DI_REGS__RT_DI_INJECT0__DI_INJ_DESC_WR_ADDR__SET(dst) \
					(dst) = ((dst) &\
					~0x00000100U) | ((uint32_t)(1) << 8)
#define RF_DI_REGS__RT_DI_INJECT0__DI_INJ_DESC_WR_ADDR__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000100U) | ((uint32_t)(0) << 8)

/* macros for field di_inj_desc_rd_addr */
#define RF_DI_REGS__RT_DI_INJECT0__DI_INJ_DESC_RD_ADDR__SHIFT                 9
#define RF_DI_REGS__RT_DI_INJECT0__DI_INJ_DESC_RD_ADDR__WIDTH                 1
#define RF_DI_REGS__RT_DI_INJECT0__DI_INJ_DESC_RD_ADDR__MASK        0x00000200U
#define RF_DI_REGS__RT_DI_INJECT0__DI_INJ_DESC_RD_ADDR__READ(src) \
					(((uint32_t)(src)\
					& 0x00000200U) >> 9)
#define RF_DI_REGS__RT_DI_INJECT0__DI_INJ_DESC_RD_ADDR__WRITE(src) \
					(((uint32_t)(src)\
					<< 9) & 0x00000200U)
#define RF_DI_REGS__RT_DI_INJECT0__DI_INJ_DESC_RD_ADDR__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000200U) | (((uint32_t)(src) <<\
					9) & 0x00000200U)
#define RF_DI_REGS__RT_DI_INJECT0__DI_INJ_DESC_RD_ADDR__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 9) & ~0x00000200U)))
#define RF_DI_REGS__RT_DI_INJECT0__DI_INJ_DESC_RD_ADDR__SET(dst) \
					(dst) = ((dst) &\
					~0x00000200U) | ((uint32_t)(1) << 9)
#define RF_DI_REGS__RT_DI_INJECT0__DI_INJ_DESC_RD_ADDR__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000200U) | ((uint32_t)(0) << 9)

/* macros for field di_inj_ctx_addr */
#define RF_DI_REGS__RT_DI_INJECT0__DI_INJ_CTX_ADDR__SHIFT                    15
#define RF_DI_REGS__RT_DI_INJECT0__DI_INJ_CTX_ADDR__WIDTH                     1
#define RF_DI_REGS__RT_DI_INJECT0__DI_INJ_CTX_ADDR__MASK            0x00008000U
#define RF_DI_REGS__RT_DI_INJECT0__DI_INJ_CTX_ADDR__READ(src) \
					(((uint32_t)(src)\
					& 0x00008000U) >> 15)
#define RF_DI_REGS__RT_DI_INJECT0__DI_INJ_CTX_ADDR__WRITE(src) \
					(((uint32_t)(src)\
					<< 15) & 0x00008000U)
#define RF_DI_REGS__RT_DI_INJECT0__DI_INJ_CTX_ADDR__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00008000U) | (((uint32_t)(src) <<\
					15) & 0x00008000U)
#define RF_DI_REGS__RT_DI_INJECT0__DI_INJ_CTX_ADDR__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 15) & ~0x00008000U)))
#define RF_DI_REGS__RT_DI_INJECT0__DI_INJ_CTX_ADDR__SET(dst) \
					(dst) = ((dst) &\
					~0x00008000U) | ((uint32_t)(1) << 15)
#define RF_DI_REGS__RT_DI_INJECT0__DI_INJ_CTX_ADDR__CLR(dst) \
					(dst) = ((dst) &\
					~0x00008000U) | ((uint32_t)(0) << 15)

/* macros for field di_inj_ctx_value */
#define RF_DI_REGS__RT_DI_INJECT0__DI_INJ_CTX_VALUE__SHIFT                   16
#define RF_DI_REGS__RT_DI_INJECT0__DI_INJ_CTX_VALUE__WIDTH                    8
#define RF_DI_REGS__RT_DI_INJECT0__DI_INJ_CTX_VALUE__MASK           0x00ff0000U
#define RF_DI_REGS__RT_DI_INJECT0__DI_INJ_CTX_VALUE__READ(src) \
					(((uint32_t)(src)\
					& 0x00ff0000U) >> 16)
#define RF_DI_REGS__RT_DI_INJECT0__DI_INJ_CTX_VALUE__WRITE(src) \
					(((uint32_t)(src)\
					<< 16) & 0x00ff0000U)
#define RF_DI_REGS__RT_DI_INJECT0__DI_INJ_CTX_VALUE__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00ff0000U) | (((uint32_t)(src) <<\
					16) & 0x00ff0000U)
#define RF_DI_REGS__RT_DI_INJECT0__DI_INJ_CTX_VALUE__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 16) & ~0x00ff0000U)))
#define RF_DI_REGS__RT_DI_INJECT0__TYPE                                uint32_t
#define RF_DI_REGS__RT_DI_INJECT0__READ                             0x00ff830fU
#define RF_DI_REGS__RT_DI_INJECT0__WRITE                            0x00ff830fU

#endif /* __RF_DI_REGS__RT_DI_INJECT0_MACRO__ */


/* macros for di_config.di_inject0 */
#define INST_DI_CONFIG__DI_INJECT0__NUM                                       1

/* macros for BlueprintGlobalNameSpace::rf_di_regs::rt_di_inject1 */
#ifndef __RF_DI_REGS__RT_DI_INJECT1_MACRO__
#define __RF_DI_REGS__RT_DI_INJECT1_MACRO__

/* macros for field di_inj_data_rd_par */
#define RF_DI_REGS__RT_DI_INJECT1__DI_INJ_DATA_RD_PAR__SHIFT                  0
#define RF_DI_REGS__RT_DI_INJECT1__DI_INJ_DATA_RD_PAR__WIDTH                  4
#define RF_DI_REGS__RT_DI_INJECT1__DI_INJ_DATA_RD_PAR__MASK         0x0000000fU
#define RF_DI_REGS__RT_DI_INJECT1__DI_INJ_DATA_RD_PAR__READ(src) \
					((uint32_t)(src)\
					& 0x0000000fU)
#define RF_DI_REGS__RT_DI_INJECT1__DI_INJ_DATA_RD_PAR__WRITE(src) \
					((uint32_t)(src)\
					& 0x0000000fU)
#define RF_DI_REGS__RT_DI_INJECT1__DI_INJ_DATA_RD_PAR__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x0000000fU) | ((uint32_t)(src) &\
					0x0000000fU)
#define RF_DI_REGS__RT_DI_INJECT1__DI_INJ_DATA_RD_PAR__VERIFY(src) \
					(!(((uint32_t)(src)\
					& ~0x0000000fU)))

/* macros for field di_inj_data_wr_crc */
#define RF_DI_REGS__RT_DI_INJECT1__DI_INJ_DATA_WR_CRC__SHIFT                 16
#define RF_DI_REGS__RT_DI_INJECT1__DI_INJ_DATA_WR_CRC__WIDTH                  1
#define RF_DI_REGS__RT_DI_INJECT1__DI_INJ_DATA_WR_CRC__MASK         0x00010000U
#define RF_DI_REGS__RT_DI_INJECT1__DI_INJ_DATA_WR_CRC__READ(src) \
					(((uint32_t)(src)\
					& 0x00010000U) >> 16)
#define RF_DI_REGS__RT_DI_INJECT1__DI_INJ_DATA_WR_CRC__WRITE(src) \
					(((uint32_t)(src)\
					<< 16) & 0x00010000U)
#define RF_DI_REGS__RT_DI_INJECT1__DI_INJ_DATA_WR_CRC__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00010000U) | (((uint32_t)(src) <<\
					16) & 0x00010000U)
#define RF_DI_REGS__RT_DI_INJECT1__DI_INJ_DATA_WR_CRC__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 16) & ~0x00010000U)))
#define RF_DI_REGS__RT_DI_INJECT1__DI_INJ_DATA_WR_CRC__SET(dst) \
					(dst) = ((dst) &\
					~0x00010000U) | ((uint32_t)(1) << 16)
#define RF_DI_REGS__RT_DI_INJECT1__DI_INJ_DATA_WR_CRC__CLR(dst) \
					(dst) = ((dst) &\
					~0x00010000U) | ((uint32_t)(0) << 16)

/* macros for field di_inj_data_wr_addr */
#define RF_DI_REGS__RT_DI_INJECT1__DI_INJ_DATA_WR_ADDR__SHIFT                17
#define RF_DI_REGS__RT_DI_INJECT1__DI_INJ_DATA_WR_ADDR__WIDTH                 1
#define RF_DI_REGS__RT_DI_INJECT1__DI_INJ_DATA_WR_ADDR__MASK        0x00020000U
#define RF_DI_REGS__RT_DI_INJECT1__DI_INJ_DATA_WR_ADDR__READ(src) \
					(((uint32_t)(src)\
					& 0x00020000U) >> 17)
#define RF_DI_REGS__RT_DI_INJECT1__DI_INJ_DATA_WR_ADDR__WRITE(src) \
					(((uint32_t)(src)\
					<< 17) & 0x00020000U)
#define RF_DI_REGS__RT_DI_INJECT1__DI_INJ_DATA_WR_ADDR__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00020000U) | (((uint32_t)(src) <<\
					17) & 0x00020000U)
#define RF_DI_REGS__RT_DI_INJECT1__DI_INJ_DATA_WR_ADDR__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 17) & ~0x00020000U)))
#define RF_DI_REGS__RT_DI_INJECT1__DI_INJ_DATA_WR_ADDR__SET(dst) \
					(dst) = ((dst) &\
					~0x00020000U) | ((uint32_t)(1) << 17)
#define RF_DI_REGS__RT_DI_INJECT1__DI_INJ_DATA_WR_ADDR__CLR(dst) \
					(dst) = ((dst) &\
					~0x00020000U) | ((uint32_t)(0) << 17)

/* macros for field di_inj_data_rd_addr */
#define RF_DI_REGS__RT_DI_INJECT1__DI_INJ_DATA_RD_ADDR__SHIFT                18
#define RF_DI_REGS__RT_DI_INJECT1__DI_INJ_DATA_RD_ADDR__WIDTH                 1
#define RF_DI_REGS__RT_DI_INJECT1__DI_INJ_DATA_RD_ADDR__MASK        0x00040000U
#define RF_DI_REGS__RT_DI_INJECT1__DI_INJ_DATA_RD_ADDR__READ(src) \
					(((uint32_t)(src)\
					& 0x00040000U) >> 18)
#define RF_DI_REGS__RT_DI_INJECT1__DI_INJ_DATA_RD_ADDR__WRITE(src) \
					(((uint32_t)(src)\
					<< 18) & 0x00040000U)
#define RF_DI_REGS__RT_DI_INJECT1__DI_INJ_DATA_RD_ADDR__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00040000U) | (((uint32_t)(src) <<\
					18) & 0x00040000U)
#define RF_DI_REGS__RT_DI_INJECT1__DI_INJ_DATA_RD_ADDR__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 18) & ~0x00040000U)))
#define RF_DI_REGS__RT_DI_INJECT1__DI_INJ_DATA_RD_ADDR__SET(dst) \
					(dst) = ((dst) &\
					~0x00040000U) | ((uint32_t)(1) << 18)
#define RF_DI_REGS__RT_DI_INJECT1__DI_INJ_DATA_RD_ADDR__CLR(dst) \
					(dst) = ((dst) &\
					~0x00040000U) | ((uint32_t)(0) << 18)

/* macros for field di_inj_reg_value */
#define RF_DI_REGS__RT_DI_INJECT1__DI_INJ_REG_VALUE__SHIFT                   20
#define RF_DI_REGS__RT_DI_INJECT1__DI_INJ_REG_VALUE__WIDTH                    4
#define RF_DI_REGS__RT_DI_INJECT1__DI_INJ_REG_VALUE__MASK           0x00f00000U
#define RF_DI_REGS__RT_DI_INJECT1__DI_INJ_REG_VALUE__READ(src) \
					(((uint32_t)(src)\
					& 0x00f00000U) >> 20)
#define RF_DI_REGS__RT_DI_INJECT1__DI_INJ_REG_VALUE__WRITE(src) \
					(((uint32_t)(src)\
					<< 20) & 0x00f00000U)
#define RF_DI_REGS__RT_DI_INJECT1__DI_INJ_REG_VALUE__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00f00000U) | (((uint32_t)(src) <<\
					20) & 0x00f00000U)
#define RF_DI_REGS__RT_DI_INJECT1__DI_INJ_REG_VALUE__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 20) & ~0x00f00000U)))
#define RF_DI_REGS__RT_DI_INJECT1__TYPE                                uint32_t
#define RF_DI_REGS__RT_DI_INJECT1__READ                             0x00f7000fU
#define RF_DI_REGS__RT_DI_INJECT1__WRITE                            0x00f7000fU

#endif /* __RF_DI_REGS__RT_DI_INJECT1_MACRO__ */


/* macros for di_config.di_inject1 */
#define INST_DI_CONFIG__DI_INJECT1__NUM                                       1

/* macros for BlueprintGlobalNameSpace::rf_di_regs::rt_di_error_reg_addr */
#ifndef __RF_DI_REGS__RT_DI_ERROR_REG_ADDR_MACRO__
#define __RF_DI_REGS__RT_DI_ERROR_REG_ADDR_MACRO__

/* macros for field di_error_reg_address */
#define RF_DI_REGS__RT_DI_ERROR_REG_ADDR__DI_ERROR_REG_ADDRESS__SHIFT         0
#define RF_DI_REGS__RT_DI_ERROR_REG_ADDR__DI_ERROR_REG_ADDRESS__WIDTH        32
#define RF_DI_REGS__RT_DI_ERROR_REG_ADDR__DI_ERROR_REG_ADDRESS__MASK \
					0xffffffffU
#define RF_DI_REGS__RT_DI_ERROR_REG_ADDR__DI_ERROR_REG_ADDRESS__READ(src) \
					((uint32_t)(src)\
					& 0xffffffffU)
#define RF_DI_REGS__RT_DI_ERROR_REG_ADDR__TYPE                         uint32_t
#define RF_DI_REGS__RT_DI_ERROR_REG_ADDR__READ                      0xffffffffU

#endif /* __RF_DI_REGS__RT_DI_ERROR_REG_ADDR_MACRO__ */


/* macros for di_config.di_error_reg_addr */
#define INST_DI_CONFIG__DI_ERROR_REG_ADDR__NUM                                1

/* macros for BlueprintGlobalNameSpace::rf_di_regs::rt_di_inject2 */
#ifndef __RF_DI_REGS__RT_DI_INJECT2_MACRO__
#define __RF_DI_REGS__RT_DI_INJECT2_MACRO__

/* macros for field di_inj_rmp_value */
#define RF_DI_REGS__RT_DI_INJECT2__DI_INJ_RMP_VALUE__SHIFT                    0
#define RF_DI_REGS__RT_DI_INJECT2__DI_INJ_RMP_VALUE__WIDTH                    7
#define RF_DI_REGS__RT_DI_INJECT2__DI_INJ_RMP_VALUE__MASK           0x0000007fU
#define RF_DI_REGS__RT_DI_INJECT2__DI_INJ_RMP_VALUE__READ(src) \
					((uint32_t)(src)\
					& 0x0000007fU)
#define RF_DI_REGS__RT_DI_INJECT2__DI_INJ_RMP_VALUE__WRITE(src) \
					((uint32_t)(src)\
					& 0x0000007fU)
#define RF_DI_REGS__RT_DI_INJECT2__DI_INJ_RMP_VALUE__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x0000007fU) | ((uint32_t)(src) &\
					0x0000007fU)
#define RF_DI_REGS__RT_DI_INJECT2__DI_INJ_RMP_VALUE__VERIFY(src) \
					(!(((uint32_t)(src)\
					& ~0x0000007fU)))

/* macros for field di_inj_rmp_addr */
#define RF_DI_REGS__RT_DI_INJECT2__DI_INJ_RMP_ADDR__SHIFT                    16
#define RF_DI_REGS__RT_DI_INJECT2__DI_INJ_RMP_ADDR__WIDTH                     1
#define RF_DI_REGS__RT_DI_INJECT2__DI_INJ_RMP_ADDR__MASK            0x00010000U
#define RF_DI_REGS__RT_DI_INJECT2__DI_INJ_RMP_ADDR__READ(src) \
					(((uint32_t)(src)\
					& 0x00010000U) >> 16)
#define RF_DI_REGS__RT_DI_INJECT2__DI_INJ_RMP_ADDR__WRITE(src) \
					(((uint32_t)(src)\
					<< 16) & 0x00010000U)
#define RF_DI_REGS__RT_DI_INJECT2__DI_INJ_RMP_ADDR__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00010000U) | (((uint32_t)(src) <<\
					16) & 0x00010000U)
#define RF_DI_REGS__RT_DI_INJECT2__DI_INJ_RMP_ADDR__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 16) & ~0x00010000U)))
#define RF_DI_REGS__RT_DI_INJECT2__DI_INJ_RMP_ADDR__SET(dst) \
					(dst) = ((dst) &\
					~0x00010000U) | ((uint32_t)(1) << 16)
#define RF_DI_REGS__RT_DI_INJECT2__DI_INJ_RMP_ADDR__CLR(dst) \
					(dst) = ((dst) &\
					~0x00010000U) | ((uint32_t)(0) << 16)
#define RF_DI_REGS__RT_DI_INJECT2__TYPE                                uint32_t
#define RF_DI_REGS__RT_DI_INJECT2__READ                             0x0001007fU
#define RF_DI_REGS__RT_DI_INJECT2__WRITE                            0x0001007fU

#endif /* __RF_DI_REGS__RT_DI_INJECT2_MACRO__ */


/* macros for di_config.di_inject2 */
#define INST_DI_CONFIG__DI_INJECT2__NUM                                       1

/* macros for BlueprintGlobalNameSpace::rf_dbg_regs::rt_dbg_ctrl */
#ifndef __RF_DBG_REGS__RT_DBG_CTRL_MACRO__
#define __RF_DBG_REGS__RT_DBG_CTRL_MACRO__

/* macros for field int_sel */
#define RF_DBG_REGS__RT_DBG_CTRL__INT_SEL__SHIFT                              0
#define RF_DBG_REGS__RT_DBG_CTRL__INT_SEL__WIDTH                              1
#define RF_DBG_REGS__RT_DBG_CTRL__INT_SEL__MASK                     0x00000001U
#define RF_DBG_REGS__RT_DBG_CTRL__INT_SEL__READ(src) \
					((uint32_t)(src)\
					& 0x00000001U)
#define RF_DBG_REGS__RT_DBG_CTRL__INT_SEL__WRITE(src) \
					((uint32_t)(src)\
					& 0x00000001U)
#define RF_DBG_REGS__RT_DBG_CTRL__INT_SEL__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000001U) | ((uint32_t)(src) &\
					0x00000001U)
#define RF_DBG_REGS__RT_DBG_CTRL__INT_SEL__VERIFY(src) \
					(!(((uint32_t)(src)\
					& ~0x00000001U)))
#define RF_DBG_REGS__RT_DBG_CTRL__INT_SEL__SET(dst) \
					(dst) = ((dst) &\
					~0x00000001U) | (uint32_t)(1)
#define RF_DBG_REGS__RT_DBG_CTRL__INT_SEL__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000001U) | (uint32_t)(0)

/* macros for field n_latch_req */
#define RF_DBG_REGS__RT_DBG_CTRL__N_LATCH_REQ__SHIFT                          1
#define RF_DBG_REGS__RT_DBG_CTRL__N_LATCH_REQ__WIDTH                          1
#define RF_DBG_REGS__RT_DBG_CTRL__N_LATCH_REQ__MASK                 0x00000002U
#define RF_DBG_REGS__RT_DBG_CTRL__N_LATCH_REQ__READ(src) \
					(((uint32_t)(src)\
					& 0x00000002U) >> 1)
#define RF_DBG_REGS__RT_DBG_CTRL__N_LATCH_REQ__WRITE(src) \
					(((uint32_t)(src)\
					<< 1) & 0x00000002U)
#define RF_DBG_REGS__RT_DBG_CTRL__N_LATCH_REQ__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000002U) | (((uint32_t)(src) <<\
					1) & 0x00000002U)
#define RF_DBG_REGS__RT_DBG_CTRL__N_LATCH_REQ__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 1) & ~0x00000002U)))
#define RF_DBG_REGS__RT_DBG_CTRL__N_LATCH_REQ__SET(dst) \
					(dst) = ((dst) &\
					~0x00000002U) | ((uint32_t)(1) << 1)
#define RF_DBG_REGS__RT_DBG_CTRL__N_LATCH_REQ__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field b_latch_req */
#define RF_DBG_REGS__RT_DBG_CTRL__B_LATCH_REQ__SHIFT                          3
#define RF_DBG_REGS__RT_DBG_CTRL__B_LATCH_REQ__WIDTH                          1
#define RF_DBG_REGS__RT_DBG_CTRL__B_LATCH_REQ__MASK                 0x00000008U
#define RF_DBG_REGS__RT_DBG_CTRL__B_LATCH_REQ__READ(src) \
					(((uint32_t)(src)\
					& 0x00000008U) >> 3)
#define RF_DBG_REGS__RT_DBG_CTRL__B_LATCH_REQ__WRITE(src) \
					(((uint32_t)(src)\
					<< 3) & 0x00000008U)
#define RF_DBG_REGS__RT_DBG_CTRL__B_LATCH_REQ__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000008U) | (((uint32_t)(src) <<\
					3) & 0x00000008U)
#define RF_DBG_REGS__RT_DBG_CTRL__B_LATCH_REQ__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 3) & ~0x00000008U)))
#define RF_DBG_REGS__RT_DBG_CTRL__B_LATCH_REQ__SET(dst) \
					(dst) = ((dst) &\
					~0x00000008U) | ((uint32_t)(1) << 3)
#define RF_DBG_REGS__RT_DBG_CTRL__B_LATCH_REQ__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000008U) | ((uint32_t)(0) << 3)

/* macros for field word_sel */
#define RF_DBG_REGS__RT_DBG_CTRL__WORD_SEL__SHIFT                             8
#define RF_DBG_REGS__RT_DBG_CTRL__WORD_SEL__WIDTH                             6
#define RF_DBG_REGS__RT_DBG_CTRL__WORD_SEL__MASK                    0x00003f00U
#define RF_DBG_REGS__RT_DBG_CTRL__WORD_SEL__READ(src) \
					(((uint32_t)(src)\
					& 0x00003f00U) >> 8)
#define RF_DBG_REGS__RT_DBG_CTRL__WORD_SEL__WRITE(src) \
					(((uint32_t)(src)\
					<< 8) & 0x00003f00U)
#define RF_DBG_REGS__RT_DBG_CTRL__WORD_SEL__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00003f00U) | (((uint32_t)(src) <<\
					8) & 0x00003f00U)
#define RF_DBG_REGS__RT_DBG_CTRL__WORD_SEL__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 8) & ~0x00003f00U)))
#define RF_DBG_REGS__RT_DBG_CTRL__TYPE                                 uint32_t
#define RF_DBG_REGS__RT_DBG_CTRL__READ                              0x00003f0bU
#define RF_DBG_REGS__RT_DBG_CTRL__WRITE                             0x00003f0bU

#endif /* __RF_DBG_REGS__RT_DBG_CTRL_MACRO__ */


/* macros for dbg_regs.dbg_ctrl */
#define INST_DBG_REGS__DBG_CTRL__NUM                                          1

/* macros for BlueprintGlobalNameSpace::rf_dbg_regs::rt_dbg_stat */
#ifndef __RF_DBG_REGS__RT_DBG_STAT_MACRO__
#define __RF_DBG_REGS__RT_DBG_STAT_MACRO__

/* macros for field n_latch_ack */
#define RF_DBG_REGS__RT_DBG_STAT__N_LATCH_ACK__SHIFT                          2
#define RF_DBG_REGS__RT_DBG_STAT__N_LATCH_ACK__WIDTH                          1
#define RF_DBG_REGS__RT_DBG_STAT__N_LATCH_ACK__MASK                 0x00000004U
#define RF_DBG_REGS__RT_DBG_STAT__N_LATCH_ACK__READ(src) \
					(((uint32_t)(src)\
					& 0x00000004U) >> 2)
#define RF_DBG_REGS__RT_DBG_STAT__N_LATCH_ACK__WRITE(src) \
					(((uint32_t)(src)\
					<< 2) & 0x00000004U)
#define RF_DBG_REGS__RT_DBG_STAT__N_LATCH_ACK__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000004U) | (((uint32_t)(src) <<\
					2) & 0x00000004U)
#define RF_DBG_REGS__RT_DBG_STAT__N_LATCH_ACK__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 2) & ~0x00000004U)))
#define RF_DBG_REGS__RT_DBG_STAT__N_LATCH_ACK__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000004U) | ((uint32_t)(1) << 2)

/* macros for field b_latch_ack */
#define RF_DBG_REGS__RT_DBG_STAT__B_LATCH_ACK__SHIFT                          4
#define RF_DBG_REGS__RT_DBG_STAT__B_LATCH_ACK__WIDTH                          1
#define RF_DBG_REGS__RT_DBG_STAT__B_LATCH_ACK__MASK                 0x00000010U
#define RF_DBG_REGS__RT_DBG_STAT__B_LATCH_ACK__READ(src) \
					(((uint32_t)(src)\
					& 0x00000010U) >> 4)
#define RF_DBG_REGS__RT_DBG_STAT__B_LATCH_ACK__WRITE(src) \
					(((uint32_t)(src)\
					<< 4) & 0x00000010U)
#define RF_DBG_REGS__RT_DBG_STAT__B_LATCH_ACK__MODIFY(dst, src) \
					(dst) = ((dst) &\
					~0x00000010U) | (((uint32_t)(src) <<\
					4) & 0x00000010U)
#define RF_DBG_REGS__RT_DBG_STAT__B_LATCH_ACK__VERIFY(src) \
					(!((((uint32_t)(src)\
					<< 4) & ~0x00000010U)))
#define RF_DBG_REGS__RT_DBG_STAT__B_LATCH_ACK__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000010U) | ((uint32_t)(1) << 4)
#define RF_DBG_REGS__RT_DBG_STAT__TYPE                                 uint32_t
#define RF_DBG_REGS__RT_DBG_STAT__READ                              0x00000014U
#define RF_DBG_REGS__RT_DBG_STAT__WRITE                             0x00000014U
#define RF_DBG_REGS__RT_DBG_STAT__WOCLR                             0x00000014U

#endif /* __RF_DBG_REGS__RT_DBG_STAT_MACRO__ */


/* macros for dbg_regs.dbg_stat */
#define INST_DBG_REGS__DBG_STAT__NUM                                          1

/* macros for BlueprintGlobalNameSpace::rf_dbg_regs::rt_dbg_data */
#ifndef __RF_DBG_REGS__RT_DBG_DATA_MACRO__
#define __RF_DBG_REGS__RT_DBG_DATA_MACRO__

/* macros for field dbg_data */
#define RF_DBG_REGS__RT_DBG_DATA__DBG_DATA__SHIFT                             0
#define RF_DBG_REGS__RT_DBG_DATA__DBG_DATA__WIDTH                            32
#define RF_DBG_REGS__RT_DBG_DATA__DBG_DATA__MASK                    0xffffffffU
#define RF_DBG_REGS__RT_DBG_DATA__DBG_DATA__READ(src) \
					((uint32_t)(src)\
					& 0xffffffffU)
#define RF_DBG_REGS__RT_DBG_DATA__TYPE                                 uint32_t
#define RF_DBG_REGS__RT_DBG_DATA__READ                              0xffffffffU

#endif /* __RF_DBG_REGS__RT_DBG_DATA_MACRO__ */


/* macros for dbg_regs.dbg_data */
#define INST_DBG_REGS__DBG_DATA__NUM                                          1

/* macros for BlueprintGlobalNameSpace::rf_controller_params::rt_version_reg */
#ifndef __RF_CONTROLLER_PARAMS__RT_VERSION_REG_MACRO__
#define __RF_CONTROLLER_PARAMS__RT_VERSION_REG_MACRO__

/* macros for field ctrl_rev */
#define RF_CONTROLLER_PARAMS__RT_VERSION_REG__CTRL_REV__SHIFT                 0
#define RF_CONTROLLER_PARAMS__RT_VERSION_REG__CTRL_REV__WIDTH                 8
#define RF_CONTROLLER_PARAMS__RT_VERSION_REG__CTRL_REV__MASK        0x000000ffU
#define RF_CONTROLLER_PARAMS__RT_VERSION_REG__CTRL_REV__READ(src) \
					((uint32_t)(src)\
					& 0x000000ffU)

/* macros for field ctrl_fix */
#define RF_CONTROLLER_PARAMS__RT_VERSION_REG__CTRL_FIX__SHIFT                 8
#define RF_CONTROLLER_PARAMS__RT_VERSION_REG__CTRL_FIX__WIDTH                 8
#define RF_CONTROLLER_PARAMS__RT_VERSION_REG__CTRL_FIX__MASK        0x0000ff00U
#define RF_CONTROLLER_PARAMS__RT_VERSION_REG__CTRL_FIX__READ(src) \
					(((uint32_t)(src)\
					& 0x0000ff00U) >> 8)
#define RF_CONTROLLER_PARAMS__RT_VERSION_REG__TYPE                     uint32_t
#define RF_CONTROLLER_PARAMS__RT_VERSION_REG__READ                  0x0000ffffU

#endif /* __RF_CONTROLLER_PARAMS__RT_VERSION_REG_MACRO__ */


/* macros for controller_params.ctrl_version */
#define INST_CONTROLLER_PARAMS__CTRL_VERSION__NUM                             1

/* macros for BlueprintGlobalNameSpace::rf_controller_params::rt_features_reg */
#ifndef __RF_CONTROLLER_PARAMS__RT_FEATURES_REG_MACRO__
#define __RF_CONTROLLER_PARAMS__RT_FEATURES_REG_MACRO__

/* macros for field n_threads */
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__N_THREADS__SHIFT               0
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__N_THREADS__WIDTH               4
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__N_THREADS__MASK      0x0000000fU
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__N_THREADS__READ(src) \
					((uint32_t)(src)\
					& 0x0000000fU)

/* macros for field dummy_desc_read */
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__DUMMY_DESC_READ__SHIFT        10
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__DUMMY_DESC_READ__WIDTH         1
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__DUMMY_DESC_READ__MASK \
					0x00000400U
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__DUMMY_DESC_READ__READ(src) \
					(((uint32_t)(src)\
					& 0x00000400U) >> 10)
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__DUMMY_DESC_READ__SET(dst) \
					(dst) = ((dst) &\
					~0x00000400U) | ((uint32_t)(1) << 10)
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__DUMMY_DESC_READ__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000400U) | ((uint32_t)(0) << 10)

/* macros for field ext_status */
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__EXT_STATUS__SHIFT             11
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__EXT_STATUS__WIDTH              1
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__EXT_STATUS__MASK     0x00000800U
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__EXT_STATUS__READ(src) \
					(((uint32_t)(src)\
					& 0x00000800U) >> 11)
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__EXT_STATUS__SET(dst) \
					(dst) = ((dst) &\
					~0x00000800U) | ((uint32_t)(1) << 11)
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__EXT_STATUS__CLR(dst) \
					(dst) = ((dst) &\
					~0x00000800U) | ((uint32_t)(0) << 11)

/* macros for field rmp_available */
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__RMP_AVAILABLE__SHIFT          12
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__RMP_AVAILABLE__WIDTH           1
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__RMP_AVAILABLE__MASK  0x00001000U
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__RMP_AVAILABLE__READ(src) \
					(((uint32_t)(src)\
					& 0x00001000U) >> 12)
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__RMP_AVAILABLE__SET(dst) \
					(dst) = ((dst) &\
					~0x00001000U) | ((uint32_t)(1) << 12)
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__RMP_AVAILABLE__CLR(dst) \
					(dst) = ((dst) &\
					~0x00001000U) | ((uint32_t)(0) << 12)

/* macros for field ext_cmd_cnt */
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__EXT_CMD_CNT__SHIFT            13
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__EXT_CMD_CNT__WIDTH             1
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__EXT_CMD_CNT__MASK    0x00002000U
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__EXT_CMD_CNT__READ(src) \
					(((uint32_t)(src)\
					& 0x00002000U) >> 13)
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__EXT_CMD_CNT__SET(dst) \
					(dst) = ((dst) &\
					~0x00002000U) | ((uint32_t)(1) << 13)
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__EXT_CMD_CNT__CLR(dst) \
					(dst) = ((dst) &\
					~0x00002000U) | ((uint32_t)(0) << 13)

/* macros for field di_available */
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__DI_AVAILABLE__SHIFT           14
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__DI_AVAILABLE__WIDTH            1
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__DI_AVAILABLE__MASK   0x00004000U
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__DI_AVAILABLE__READ(src) \
					(((uint32_t)(src)\
					& 0x00004000U) >> 14)
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__DI_AVAILABLE__SET(dst) \
					(dst) = ((dst) &\
					~0x00004000U) | ((uint32_t)(1) << 14)
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__DI_AVAILABLE__CLR(dst) \
					(dst) = ((dst) &\
					~0x00004000U) | ((uint32_t)(0) << 14)

/* macros for field pre_fetch_available */
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__PRE_FETCH_AVAILABLE__SHIFT    15
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__PRE_FETCH_AVAILABLE__WIDTH     1
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__PRE_FETCH_AVAILABLE__MASK \
					0x00008000U
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__PRE_FETCH_AVAILABLE__READ(src) \
					(((uint32_t)(src)\
					& 0x00008000U) >> 15)
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__PRE_FETCH_AVAILABLE__SET(dst) \
					(dst) = ((dst) &\
					~0x00008000U) | ((uint32_t)(1) << 15)
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__PRE_FETCH_AVAILABLE__CLR(dst) \
					(dst) = ((dst) &\
					~0x00008000U) | ((uint32_t)(0) << 15)

/* macros for field boot_available */
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__BOOT_AVAILABLE__SHIFT         16
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__BOOT_AVAILABLE__WIDTH          1
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__BOOT_AVAILABLE__MASK 0x00010000U
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__BOOT_AVAILABLE__READ(src) \
					(((uint32_t)(src)\
					& 0x00010000U) >> 16)
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__BOOT_AVAILABLE__SET(dst) \
					(dst) = ((dst) &\
					~0x00010000U) | ((uint32_t)(1) << 16)
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__BOOT_AVAILABLE__CLR(dst) \
					(dst) = ((dst) &\
					~0x00010000U) | ((uint32_t)(0) << 16)

/* macros for field ecc_available */
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__ECC_AVAILABLE__SHIFT          17
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__ECC_AVAILABLE__WIDTH           1
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__ECC_AVAILABLE__MASK  0x00020000U
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__ECC_AVAILABLE__READ(src) \
					(((uint32_t)(src)\
					& 0x00020000U) >> 17)
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__ECC_AVAILABLE__SET(dst) \
					(dst) = ((dst) &\
					~0x00020000U) | ((uint32_t)(1) << 17)
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__ECC_AVAILABLE__CLR(dst) \
					(dst) = ((dst) &\
					~0x00020000U) | ((uint32_t)(0) << 17)

/* macros for field dma_intf */
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__DMA_INTF__SHIFT               18
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__DMA_INTF__WIDTH                2
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__DMA_INTF__MASK       0x000c0000U
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__DMA_INTF__READ(src) \
					(((uint32_t)(src)\
					& 0x000c0000U) >> 18)

/* macros for field dma_addr_width */
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__DMA_ADDR_WIDTH__SHIFT         20
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__DMA_ADDR_WIDTH__WIDTH          1
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__DMA_ADDR_WIDTH__MASK 0x00100000U
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__DMA_ADDR_WIDTH__READ(src) \
					(((uint32_t)(src)\
					& 0x00100000U) >> 20)
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__DMA_ADDR_WIDTH__SET(dst) \
					(dst) = ((dst) &\
					~0x00100000U) | ((uint32_t)(1) << 20)
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__DMA_ADDR_WIDTH__CLR(dst) \
					(dst) = ((dst) &\
					~0x00100000U) | ((uint32_t)(0) << 20)

/* macros for field dma_data_width */
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__DMA_DATA_WIDTH__SHIFT         21
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__DMA_DATA_WIDTH__WIDTH          1
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__DMA_DATA_WIDTH__MASK 0x00200000U
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__DMA_DATA_WIDTH__READ(src) \
					(((uint32_t)(src)\
					& 0x00200000U) >> 21)
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__DMA_DATA_WIDTH__SET(dst) \
					(dst) = ((dst) &\
					~0x00200000U) | ((uint32_t)(1) << 21)
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__DMA_DATA_WIDTH__CLR(dst) \
					(dst) = ((dst) &\
					~0x00200000U) | ((uint32_t)(0) << 21)

/* macros for field sfr_intf */
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__SFR_INTF__SHIFT               22
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__SFR_INTF__WIDTH                2
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__SFR_INTF__MASK       0x00c00000U
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__SFR_INTF__READ(src) \
					(((uint32_t)(src)\
					& 0x00c00000U) >> 22)

/* macros for field n_banks */
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__N_BANKS__SHIFT                24
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__N_BANKS__WIDTH                 2
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__N_BANKS__MASK        0x03000000U
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__N_BANKS__READ(src) \
					(((uint32_t)(src)\
					& 0x03000000U) >> 24)

/* macros for field async_supp */
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__ASYNC_SUPP__SHIFT             26
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__ASYNC_SUPP__WIDTH              1
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__ASYNC_SUPP__MASK     0x04000000U
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__ASYNC_SUPP__READ(src) \
					(((uint32_t)(src)\
					& 0x04000000U) >> 26)
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__ASYNC_SUPP__SET(dst) \
					(dst) = ((dst) &\
					~0x04000000U) | ((uint32_t)(1) << 26)
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__ASYNC_SUPP__CLR(dst) \
					(dst) = ((dst) &\
					~0x04000000U) | ((uint32_t)(0) << 26)

/* macros for field nvddr */
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__NVDDR__SHIFT                  27
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__NVDDR__WIDTH                   1
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__NVDDR__MASK          0x08000000U
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__NVDDR__READ(src) \
					(((uint32_t)(src)\
					& 0x08000000U) >> 27)
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__NVDDR__SET(dst) \
					(dst) = ((dst) &\
					~0x08000000U) | ((uint32_t)(1) << 27)
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__NVDDR__CLR(dst) \
					(dst) = ((dst) &\
					~0x08000000U) | ((uint32_t)(0) << 27)

/* macros for field nvddr2_3 */
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__NVDDR2_3__SHIFT               28
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__NVDDR2_3__WIDTH                1
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__NVDDR2_3__MASK       0x10000000U
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__NVDDR2_3__READ(src) \
					(((uint32_t)(src)\
					& 0x10000000U) >> 28)
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__NVDDR2_3__SET(dst) \
					(dst) = ((dst) &\
					~0x10000000U) | ((uint32_t)(1) << 28)
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__NVDDR2_3__CLR(dst) \
					(dst) = ((dst) &\
					~0x10000000U) | ((uint32_t)(0) << 28)

/* macros for field nf_16b_supp */
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__NF_16B_SUPP__SHIFT            29
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__NF_16B_SUPP__WIDTH             1
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__NF_16B_SUPP__MASK    0x20000000U
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__NF_16B_SUPP__READ(src) \
					(((uint32_t)(src)\
					& 0x20000000U) >> 29)
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__NF_16B_SUPP__SET(dst) \
					(dst) = ((dst) &\
					~0x20000000U) | ((uint32_t)(1) << 29)
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__NF_16B_SUPP__CLR(dst) \
					(dst) = ((dst) &\
					~0x20000000U) | ((uint32_t)(0) << 29)
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__TYPE                    uint32_t
#define RF_CONTROLLER_PARAMS__RT_FEATURES_REG__READ                 0x3ffffc0fU

#endif /* __RF_CONTROLLER_PARAMS__RT_FEATURES_REG_MACRO__ */


/* macros for controller_params.ctrl_features_reg */
#define INST_CONTROLLER_PARAMS__CTRL_FEATURES_REG__NUM                        1

/* macros for BlueprintGlobalNameSpace::rf_controller_params::rt_manufacturer_id */
#ifndef __RF_CONTROLLER_PARAMS__RT_MANUFACTURER_ID_MACRO__
#define __RF_CONTROLLER_PARAMS__RT_MANUFACTURER_ID_MACRO__

/* macros for field mId */
#define RF_CONTROLLER_PARAMS__RT_MANUFACTURER_ID__MID__SHIFT                  0
#define RF_CONTROLLER_PARAMS__RT_MANUFACTURER_ID__MID__WIDTH                  8
#define RF_CONTROLLER_PARAMS__RT_MANUFACTURER_ID__MID__MASK         0x000000ffU
#define RF_CONTROLLER_PARAMS__RT_MANUFACTURER_ID__MID__READ(src) \
					((uint32_t)(src)\
					& 0x000000ffU)

/* macros for field dId */
#define RF_CONTROLLER_PARAMS__RT_MANUFACTURER_ID__DID__SHIFT                 16
#define RF_CONTROLLER_PARAMS__RT_MANUFACTURER_ID__DID__WIDTH                  8
#define RF_CONTROLLER_PARAMS__RT_MANUFACTURER_ID__DID__MASK         0x00ff0000U
#define RF_CONTROLLER_PARAMS__RT_MANUFACTURER_ID__DID__READ(src) \
					(((uint32_t)(src)\
					& 0x00ff0000U) >> 16)
#define RF_CONTROLLER_PARAMS__RT_MANUFACTURER_ID__TYPE                 uint32_t
#define RF_CONTROLLER_PARAMS__RT_MANUFACTURER_ID__READ              0x00ff00ffU

#endif /* __RF_CONTROLLER_PARAMS__RT_MANUFACTURER_ID_MACRO__ */


/* macros for controller_params.manufacturer_id */
#define INST_CONTROLLER_PARAMS__MANUFACTURER_ID__NUM                          1

/* macros for BlueprintGlobalNameSpace::rf_controller_params::rt_nf_device_areas */
#ifndef __RF_CONTROLLER_PARAMS__RT_NF_DEVICE_AREAS_MACRO__
#define __RF_CONTROLLER_PARAMS__RT_NF_DEVICE_AREAS_MACRO__

/* macros for field main_area_size */
#define RF_CONTROLLER_PARAMS__RT_NF_DEVICE_AREAS__MAIN_AREA_SIZE__SHIFT       0
#define RF_CONTROLLER_PARAMS__RT_NF_DEVICE_AREAS__MAIN_AREA_SIZE__WIDTH      16
#define RF_CONTROLLER_PARAMS__RT_NF_DEVICE_AREAS__MAIN_AREA_SIZE__MASK \
					0x0000ffffU
#define RF_CONTROLLER_PARAMS__RT_NF_DEVICE_AREAS__MAIN_AREA_SIZE__READ(src) \
					((uint32_t)(src)\
					& 0x0000ffffU)

/* macros for field spare_area_size */
#define RF_CONTROLLER_PARAMS__RT_NF_DEVICE_AREAS__SPARE_AREA_SIZE__SHIFT     16
#define RF_CONTROLLER_PARAMS__RT_NF_DEVICE_AREAS__SPARE_AREA_SIZE__WIDTH     16
#define RF_CONTROLLER_PARAMS__RT_NF_DEVICE_AREAS__SPARE_AREA_SIZE__MASK \
					0xffff0000U
#define RF_CONTROLLER_PARAMS__RT_NF_DEVICE_AREAS__SPARE_AREA_SIZE__READ(src) \
					(((uint32_t)(src)\
					& 0xffff0000U) >> 16)
#define RF_CONTROLLER_PARAMS__RT_NF_DEVICE_AREAS__TYPE                 uint32_t
#define RF_CONTROLLER_PARAMS__RT_NF_DEVICE_AREAS__READ              0xffffffffU

#endif /* __RF_CONTROLLER_PARAMS__RT_NF_DEVICE_AREAS_MACRO__ */


/* macros for controller_params.nf_device_areas */
#define INST_CONTROLLER_PARAMS__NF_DEVICE_AREAS__NUM                          1

/* macros for BlueprintGlobalNameSpace::rf_controller_params::rt_onfi_device_luns */
#ifndef __RF_CONTROLLER_PARAMS__RT_ONFI_DEVICE_LUNS_MACRO__
#define __RF_CONTROLLER_PARAMS__RT_ONFI_DEVICE_LUNS_MACRO__

/* macros for field no_of_luns */
#define RF_CONTROLLER_PARAMS__RT_ONFI_DEVICE_LUNS__NO_OF_LUNS__SHIFT          0
#define RF_CONTROLLER_PARAMS__RT_ONFI_DEVICE_LUNS__NO_OF_LUNS__WIDTH          8
#define RF_CONTROLLER_PARAMS__RT_ONFI_DEVICE_LUNS__NO_OF_LUNS__MASK 0x000000ffU
#define RF_CONTROLLER_PARAMS__RT_ONFI_DEVICE_LUNS__NO_OF_LUNS__READ(src) \
					((uint32_t)(src)\
					& 0x000000ffU)

/* macros for field plane_addr_bits */
#define RF_CONTROLLER_PARAMS__RT_ONFI_DEVICE_LUNS__PLANE_ADDR_BITS__SHIFT     8
#define RF_CONTROLLER_PARAMS__RT_ONFI_DEVICE_LUNS__PLANE_ADDR_BITS__WIDTH     8
#define RF_CONTROLLER_PARAMS__RT_ONFI_DEVICE_LUNS__PLANE_ADDR_BITS__MASK \
					0x0000ff00U
#define RF_CONTROLLER_PARAMS__RT_ONFI_DEVICE_LUNS__PLANE_ADDR_BITS__READ(src) \
					(((uint32_t)(src)\
					& 0x0000ff00U) >> 8)

/* macros for field bits_per_cell */
#define RF_CONTROLLER_PARAMS__RT_ONFI_DEVICE_LUNS__BITS_PER_CELL__SHIFT      16
#define RF_CONTROLLER_PARAMS__RT_ONFI_DEVICE_LUNS__BITS_PER_CELL__WIDTH       8
#define RF_CONTROLLER_PARAMS__RT_ONFI_DEVICE_LUNS__BITS_PER_CELL__MASK \
					0x00ff0000U
#define RF_CONTROLLER_PARAMS__RT_ONFI_DEVICE_LUNS__BITS_PER_CELL__READ(src) \
					(((uint32_t)(src)\
					& 0x00ff0000U) >> 16)

/* macros for field device_type */
#define RF_CONTROLLER_PARAMS__RT_ONFI_DEVICE_LUNS__DEVICE_TYPE__SHIFT        30
#define RF_CONTROLLER_PARAMS__RT_ONFI_DEVICE_LUNS__DEVICE_TYPE__WIDTH         2
#define RF_CONTROLLER_PARAMS__RT_ONFI_DEVICE_LUNS__DEVICE_TYPE__MASK \
					0xc0000000U
#define RF_CONTROLLER_PARAMS__RT_ONFI_DEVICE_LUNS__DEVICE_TYPE__READ(src) \
					(((uint32_t)(src)\
					& 0xc0000000U) >> 30)
#define RF_CONTROLLER_PARAMS__RT_ONFI_DEVICE_LUNS__TYPE                uint32_t
#define RF_CONTROLLER_PARAMS__RT_ONFI_DEVICE_LUNS__READ             0xc0ffffffU

#endif /* __RF_CONTROLLER_PARAMS__RT_ONFI_DEVICE_LUNS_MACRO__ */


/* macros for controller_params.device_params_0 */
#define INST_CONTROLLER_PARAMS__DEVICE_PARAMS_0__NUM                          1

/* macros for BlueprintGlobalNameSpace::rf_controller_params::rt_device_param */
#ifndef __RF_CONTROLLER_PARAMS__RT_DEVICE_PARAM_MACRO__
#define __RF_CONTROLLER_PARAMS__RT_DEVICE_PARAM_MACRO__

/* macros for field ReadId_3 */
#define RF_CONTROLLER_PARAMS__RT_DEVICE_PARAM__READID_3__SHIFT                0
#define RF_CONTROLLER_PARAMS__RT_DEVICE_PARAM__READID_3__WIDTH                8
#define RF_CONTROLLER_PARAMS__RT_DEVICE_PARAM__READID_3__MASK       0x000000ffU
#define RF_CONTROLLER_PARAMS__RT_DEVICE_PARAM__READID_3__READ(src) \
					((uint32_t)(src)\
					& 0x000000ffU)

/* macros for field ReadId_4 */
#define RF_CONTROLLER_PARAMS__RT_DEVICE_PARAM__READID_4__SHIFT                8
#define RF_CONTROLLER_PARAMS__RT_DEVICE_PARAM__READID_4__WIDTH                8
#define RF_CONTROLLER_PARAMS__RT_DEVICE_PARAM__READID_4__MASK       0x0000ff00U
#define RF_CONTROLLER_PARAMS__RT_DEVICE_PARAM__READID_4__READ(src) \
					(((uint32_t)(src)\
					& 0x0000ff00U) >> 8)

/* macros for field ReadId_5 */
#define RF_CONTROLLER_PARAMS__RT_DEVICE_PARAM__READID_5__SHIFT               16
#define RF_CONTROLLER_PARAMS__RT_DEVICE_PARAM__READID_5__WIDTH                8
#define RF_CONTROLLER_PARAMS__RT_DEVICE_PARAM__READID_5__MASK       0x00ff0000U
#define RF_CONTROLLER_PARAMS__RT_DEVICE_PARAM__READID_5__READ(src) \
					(((uint32_t)(src)\
					& 0x00ff0000U) >> 16)

/* macros for field ReadId_6 */
#define RF_CONTROLLER_PARAMS__RT_DEVICE_PARAM__READID_6__SHIFT               24
#define RF_CONTROLLER_PARAMS__RT_DEVICE_PARAM__READID_6__WIDTH                8
#define RF_CONTROLLER_PARAMS__RT_DEVICE_PARAM__READID_6__MASK       0xff000000U
#define RF_CONTROLLER_PARAMS__RT_DEVICE_PARAM__READID_6__READ(src) \
					(((uint32_t)(src)\
					& 0xff000000U) >> 24)
#define RF_CONTROLLER_PARAMS__RT_DEVICE_PARAM__TYPE                    uint32_t
#define RF_CONTROLLER_PARAMS__RT_DEVICE_PARAM__READ                 0xffffffffU

#endif /* __RF_CONTROLLER_PARAMS__RT_DEVICE_PARAM_MACRO__ */


/* macros for controller_params.device_params_1 */
#define INST_CONTROLLER_PARAMS__DEVICE_PARAMS_1__NUM                          1

/* macros for BlueprintGlobalNameSpace::rf_controller_params::rt_onfi_device_features */
#ifndef __RF_CONTROLLER_PARAMS__RT_ONFI_DEVICE_FEATURES_MACRO__
#define __RF_CONTROLLER_PARAMS__RT_ONFI_DEVICE_FEATURES_MACRO__

/* macros for field device_features */
#define RF_CONTROLLER_PARAMS__RT_ONFI_DEVICE_FEATURES__DEVICE_FEATURES__SHIFT 0
#define RF_CONTROLLER_PARAMS__RT_ONFI_DEVICE_FEATURES__DEVICE_FEATURES__WIDTH \
					16
#define RF_CONTROLLER_PARAMS__RT_ONFI_DEVICE_FEATURES__DEVICE_FEATURES__MASK \
					0x0000ffffU
#define RF_CONTROLLER_PARAMS__RT_ONFI_DEVICE_FEATURES__DEVICE_FEATURES__READ(src) \
					((uint32_t)(src)\
					& 0x0000ffffU)

/* macros for field optional_commands */
#define RF_CONTROLLER_PARAMS__RT_ONFI_DEVICE_FEATURES__OPTIONAL_COMMANDS__SHIFT \
					16
#define RF_CONTROLLER_PARAMS__RT_ONFI_DEVICE_FEATURES__OPTIONAL_COMMANDS__WIDTH \
					16
#define RF_CONTROLLER_PARAMS__RT_ONFI_DEVICE_FEATURES__OPTIONAL_COMMANDS__MASK \
					0xffff0000U
#define RF_CONTROLLER_PARAMS__RT_ONFI_DEVICE_FEATURES__OPTIONAL_COMMANDS__READ(src) \
					(((uint32_t)(src)\
					& 0xffff0000U) >> 16)
#define RF_CONTROLLER_PARAMS__RT_ONFI_DEVICE_FEATURES__TYPE            uint32_t
#define RF_CONTROLLER_PARAMS__RT_ONFI_DEVICE_FEATURES__READ         0xffffffffU

#endif /* __RF_CONTROLLER_PARAMS__RT_ONFI_DEVICE_FEATURES_MACRO__ */


/* macros for controller_params.device_features */
#define INST_CONTROLLER_PARAMS__DEVICE_FEATURES__NUM                          1

/* macros for BlueprintGlobalNameSpace::rf_controller_params::rt_onfi_blocks_per_lun */
#ifndef __RF_CONTROLLER_PARAMS__RT_ONFI_BLOCKS_PER_LUN_MACRO__
#define __RF_CONTROLLER_PARAMS__RT_ONFI_BLOCKS_PER_LUN_MACRO__

/* macros for field no_of_blocks */
#define RF_CONTROLLER_PARAMS__RT_ONFI_BLOCKS_PER_LUN__NO_OF_BLOCKS__SHIFT     0
#define RF_CONTROLLER_PARAMS__RT_ONFI_BLOCKS_PER_LUN__NO_OF_BLOCKS__WIDTH    32
#define RF_CONTROLLER_PARAMS__RT_ONFI_BLOCKS_PER_LUN__NO_OF_BLOCKS__MASK \
					0xffffffffU
#define RF_CONTROLLER_PARAMS__RT_ONFI_BLOCKS_PER_LUN__NO_OF_BLOCKS__READ(src) \
					((uint32_t)(src)\
					& 0xffffffffU)
#define RF_CONTROLLER_PARAMS__RT_ONFI_BLOCKS_PER_LUN__TYPE             uint32_t
#define RF_CONTROLLER_PARAMS__RT_ONFI_BLOCKS_PER_LUN__READ          0xffffffffU

#endif /* __RF_CONTROLLER_PARAMS__RT_ONFI_BLOCKS_PER_LUN_MACRO__ */


/* macros for controller_params.device_blocks_per_lun */
#define INST_CONTROLLER_PARAMS__DEVICE_BLOCKS_PER_LUN__NUM                    1

/* macros for BlueprintGlobalNameSpace::rf_controller_params::rt_onfi_revision */
#ifndef __RF_CONTROLLER_PARAMS__RT_ONFI_REVISION_MACRO__
#define __RF_CONTROLLER_PARAMS__RT_ONFI_REVISION_MACRO__

/* macros for field revisions */
#define RF_CONTROLLER_PARAMS__RT_ONFI_REVISION__REVISIONS__SHIFT              0
#define RF_CONTROLLER_PARAMS__RT_ONFI_REVISION__REVISIONS__WIDTH             16
#define RF_CONTROLLER_PARAMS__RT_ONFI_REVISION__REVISIONS__MASK     0x0000ffffU
#define RF_CONTROLLER_PARAMS__RT_ONFI_REVISION__REVISIONS__READ(src) \
					((uint32_t)(src)\
					& 0x0000ffffU)
#define RF_CONTROLLER_PARAMS__RT_ONFI_REVISION__TYPE                   uint32_t
#define RF_CONTROLLER_PARAMS__RT_ONFI_REVISION__READ                0x0000ffffU

#endif /* __RF_CONTROLLER_PARAMS__RT_ONFI_REVISION_MACRO__ */


/* macros for controller_params.device_revision */
#define INST_CONTROLLER_PARAMS__DEVICE_REVISION__NUM                          1

/* macros for BlueprintGlobalNameSpace::rf_controller_params::rt_onfi_timing_mode_0 */
#ifndef __RF_CONTROLLER_PARAMS__RT_ONFI_TIMING_MODE_0_MACRO__
#define __RF_CONTROLLER_PARAMS__RT_ONFI_TIMING_MODE_0_MACRO__

/* macros for field sdr_modes */
#define RF_CONTROLLER_PARAMS__RT_ONFI_TIMING_MODE_0__SDR_MODES__SHIFT         0
#define RF_CONTROLLER_PARAMS__RT_ONFI_TIMING_MODE_0__SDR_MODES__WIDTH        16
#define RF_CONTROLLER_PARAMS__RT_ONFI_TIMING_MODE_0__SDR_MODES__MASK \
					0x0000ffffU
#define RF_CONTROLLER_PARAMS__RT_ONFI_TIMING_MODE_0__SDR_MODES__READ(src) \
					((uint32_t)(src)\
					& 0x0000ffffU)

/* macros for field nv_ddr_modes */
#define RF_CONTROLLER_PARAMS__RT_ONFI_TIMING_MODE_0__NV_DDR_MODES__SHIFT     16
#define RF_CONTROLLER_PARAMS__RT_ONFI_TIMING_MODE_0__NV_DDR_MODES__WIDTH      8
#define RF_CONTROLLER_PARAMS__RT_ONFI_TIMING_MODE_0__NV_DDR_MODES__MASK \
					0x00ff0000U
#define RF_CONTROLLER_PARAMS__RT_ONFI_TIMING_MODE_0__NV_DDR_MODES__READ(src) \
					(((uint32_t)(src)\
					& 0x00ff0000U) >> 16)
#define RF_CONTROLLER_PARAMS__RT_ONFI_TIMING_MODE_0__TYPE              uint32_t
#define RF_CONTROLLER_PARAMS__RT_ONFI_TIMING_MODE_0__READ           0x00ffffffU

#endif /* __RF_CONTROLLER_PARAMS__RT_ONFI_TIMING_MODE_0_MACRO__ */


/* macros for controller_params.onfi_timing_modes_0 */
#define INST_CONTROLLER_PARAMS__ONFI_TIMING_MODES_0__NUM                      1

/* macros for BlueprintGlobalNameSpace::rf_controller_params::rt_onfi_timing_mode_1 */
#ifndef __RF_CONTROLLER_PARAMS__RT_ONFI_TIMING_MODE_1_MACRO__
#define __RF_CONTROLLER_PARAMS__RT_ONFI_TIMING_MODE_1_MACRO__

/* macros for field nv_ddr2_modes */
#define RF_CONTROLLER_PARAMS__RT_ONFI_TIMING_MODE_1__NV_DDR2_MODES__SHIFT     0
#define RF_CONTROLLER_PARAMS__RT_ONFI_TIMING_MODE_1__NV_DDR2_MODES__WIDTH    16
#define RF_CONTROLLER_PARAMS__RT_ONFI_TIMING_MODE_1__NV_DDR2_MODES__MASK \
					0x0000ffffU
#define RF_CONTROLLER_PARAMS__RT_ONFI_TIMING_MODE_1__NV_DDR2_MODES__READ(src) \
					((uint32_t)(src)\
					& 0x0000ffffU)

/* macros for field nv_ddr3_modes */
#define RF_CONTROLLER_PARAMS__RT_ONFI_TIMING_MODE_1__NV_DDR3_MODES__SHIFT    16
#define RF_CONTROLLER_PARAMS__RT_ONFI_TIMING_MODE_1__NV_DDR3_MODES__WIDTH    16
#define RF_CONTROLLER_PARAMS__RT_ONFI_TIMING_MODE_1__NV_DDR3_MODES__MASK \
					0xffff0000U
#define RF_CONTROLLER_PARAMS__RT_ONFI_TIMING_MODE_1__NV_DDR3_MODES__READ(src) \
					(((uint32_t)(src)\
					& 0xffff0000U) >> 16)
#define RF_CONTROLLER_PARAMS__RT_ONFI_TIMING_MODE_1__TYPE              uint32_t
#define RF_CONTROLLER_PARAMS__RT_ONFI_TIMING_MODE_1__READ           0xffffffffU

#endif /* __RF_CONTROLLER_PARAMS__RT_ONFI_TIMING_MODE_1_MACRO__ */


/* macros for controller_params.onfi_timing_modes_1 */
#define INST_CONTROLLER_PARAMS__ONFI_TIMING_MODES_1__NUM                      1

/* macros for BlueprintGlobalNameSpace::rf_controller_params::rt_onfi_iterlv_op_attr */
#ifndef __RF_CONTROLLER_PARAMS__RT_ONFI_ITERLV_OP_ATTR_MACRO__
#define __RF_CONTROLLER_PARAMS__RT_ONFI_ITERLV_OP_ATTR_MACRO__

/* macros for field iterlv_op */
#define RF_CONTROLLER_PARAMS__RT_ONFI_ITERLV_OP_ATTR__ITERLV_OP__SHIFT        0
#define RF_CONTROLLER_PARAMS__RT_ONFI_ITERLV_OP_ATTR__ITERLV_OP__WIDTH        8
#define RF_CONTROLLER_PARAMS__RT_ONFI_ITERLV_OP_ATTR__ITERLV_OP__MASK \
					0x000000ffU
#define RF_CONTROLLER_PARAMS__RT_ONFI_ITERLV_OP_ATTR__ITERLV_OP__READ(src) \
					((uint32_t)(src)\
					& 0x000000ffU)
#define RF_CONTROLLER_PARAMS__RT_ONFI_ITERLV_OP_ATTR__TYPE             uint32_t
#define RF_CONTROLLER_PARAMS__RT_ONFI_ITERLV_OP_ATTR__READ          0x000000ffU

#endif /* __RF_CONTROLLER_PARAMS__RT_ONFI_ITERLV_OP_ATTR_MACRO__ */


/* macros for controller_params.onfi_iterlv_op_attr */
#define INST_CONTROLLER_PARAMS__ONFI_ITERLV_OP_ATTR__NUM                      1

/* macros for BlueprintGlobalNameSpace::rf_controller_params::rt_onfi_sync_opt_0 */
#ifndef __RF_CONTROLLER_PARAMS__RT_ONFI_SYNC_OPT_0_MACRO__
#define __RF_CONTROLLER_PARAMS__RT_ONFI_SYNC_OPT_0_MACRO__

/* macros for field nvddr_supp_ft */
#define RF_CONTROLLER_PARAMS__RT_ONFI_SYNC_OPT_0__NVDDR_SUPP_FT__SHIFT        0
#define RF_CONTROLLER_PARAMS__RT_ONFI_SYNC_OPT_0__NVDDR_SUPP_FT__WIDTH        8
#define RF_CONTROLLER_PARAMS__RT_ONFI_SYNC_OPT_0__NVDDR_SUPP_FT__MASK \
					0x000000ffU
#define RF_CONTROLLER_PARAMS__RT_ONFI_SYNC_OPT_0__NVDDR_SUPP_FT__READ(src) \
					((uint32_t)(src)\
					& 0x000000ffU)

/* macros for field onfi_tccs_min */
#define RF_CONTROLLER_PARAMS__RT_ONFI_SYNC_OPT_0__ONFI_TCCS_MIN__SHIFT       16
#define RF_CONTROLLER_PARAMS__RT_ONFI_SYNC_OPT_0__ONFI_TCCS_MIN__WIDTH       16
#define RF_CONTROLLER_PARAMS__RT_ONFI_SYNC_OPT_0__ONFI_TCCS_MIN__MASK \
					0xffff0000U
#define RF_CONTROLLER_PARAMS__RT_ONFI_SYNC_OPT_0__ONFI_TCCS_MIN__READ(src) \
					(((uint32_t)(src)\
					& 0xffff0000U) >> 16)
#define RF_CONTROLLER_PARAMS__RT_ONFI_SYNC_OPT_0__TYPE                 uint32_t
#define RF_CONTROLLER_PARAMS__RT_ONFI_SYNC_OPT_0__READ              0xffff00ffU

#endif /* __RF_CONTROLLER_PARAMS__RT_ONFI_SYNC_OPT_0_MACRO__ */


/* macros for controller_params.onfi_sync_opt_0 */
#define INST_CONTROLLER_PARAMS__ONFI_SYNC_OPT_0__NUM                          1

/* macros for BlueprintGlobalNameSpace::rf_controller_params::rt_onfi_sync_opt_1 */
#ifndef __RF_CONTROLLER_PARAMS__RT_ONFI_SYNC_OPT_1_MACRO__
#define __RF_CONTROLLER_PARAMS__RT_ONFI_SYNC_OPT_1_MACRO__

/* macros for field adv_cmd_supp */
#define RF_CONTROLLER_PARAMS__RT_ONFI_SYNC_OPT_1__ADV_CMD_SUPP__SHIFT         0
#define RF_CONTROLLER_PARAMS__RT_ONFI_SYNC_OPT_1__ADV_CMD_SUPP__WIDTH         8
#define RF_CONTROLLER_PARAMS__RT_ONFI_SYNC_OPT_1__ADV_CMD_SUPP__MASK \
					0x000000ffU
#define RF_CONTROLLER_PARAMS__RT_ONFI_SYNC_OPT_1__ADV_CMD_SUPP__READ(src) \
					((uint32_t)(src)\
					& 0x000000ffU)

/* macros for field nvddr2_3_features */
#define RF_CONTROLLER_PARAMS__RT_ONFI_SYNC_OPT_1__NVDDR2_3_FEATURES__SHIFT   16
#define RF_CONTROLLER_PARAMS__RT_ONFI_SYNC_OPT_1__NVDDR2_3_FEATURES__WIDTH    8
#define RF_CONTROLLER_PARAMS__RT_ONFI_SYNC_OPT_1__NVDDR2_3_FEATURES__MASK \
					0x00ff0000U
#define RF_CONTROLLER_PARAMS__RT_ONFI_SYNC_OPT_1__NVDDR2_3_FEATURES__READ(src) \
					(((uint32_t)(src)\
					& 0x00ff0000U) >> 16)

/* macros for field warmup_cycles */
#define RF_CONTROLLER_PARAMS__RT_ONFI_SYNC_OPT_1__WARMUP_CYCLES__SHIFT       24
#define RF_CONTROLLER_PARAMS__RT_ONFI_SYNC_OPT_1__WARMUP_CYCLES__WIDTH        8
#define RF_CONTROLLER_PARAMS__RT_ONFI_SYNC_OPT_1__WARMUP_CYCLES__MASK \
					0xff000000U
#define RF_CONTROLLER_PARAMS__RT_ONFI_SYNC_OPT_1__WARMUP_CYCLES__READ(src) \
					(((uint32_t)(src)\
					& 0xff000000U) >> 24)
#define RF_CONTROLLER_PARAMS__RT_ONFI_SYNC_OPT_1__TYPE                 uint32_t
#define RF_CONTROLLER_PARAMS__RT_ONFI_SYNC_OPT_1__READ              0xffff00ffU

#endif /* __RF_CONTROLLER_PARAMS__RT_ONFI_SYNC_OPT_1_MACRO__ */


/* macros for controller_params.onfi_sync_opt_1 */
#define INST_CONTROLLER_PARAMS__ONFI_SYNC_OPT_1__NUM                          1

/* macros for BlueprintGlobalNameSpace::rf_controller_params::rt_bch_cfg_0 */
#ifndef __RF_CONTROLLER_PARAMS__RT_BCH_CFG_0_MACRO__
#define __RF_CONTROLLER_PARAMS__RT_BCH_CFG_0_MACRO__

/* macros for field bch_corr_0 */
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_0__BCH_CORR_0__SHIFT                 0
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_0__BCH_CORR_0__WIDTH                 8
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_0__BCH_CORR_0__MASK        0x000000ffU
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_0__BCH_CORR_0__READ(src) \
					((uint32_t)(src)\
					& 0x000000ffU)

/* macros for field bch_corr_1 */
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_0__BCH_CORR_1__SHIFT                 8
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_0__BCH_CORR_1__WIDTH                 8
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_0__BCH_CORR_1__MASK        0x0000ff00U
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_0__BCH_CORR_1__READ(src) \
					(((uint32_t)(src)\
					& 0x0000ff00U) >> 8)

/* macros for field bch_corr_2 */
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_0__BCH_CORR_2__SHIFT                16
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_0__BCH_CORR_2__WIDTH                 8
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_0__BCH_CORR_2__MASK        0x00ff0000U
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_0__BCH_CORR_2__READ(src) \
					(((uint32_t)(src)\
					& 0x00ff0000U) >> 16)

/* macros for field bch_corr_3 */
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_0__BCH_CORR_3__SHIFT                24
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_0__BCH_CORR_3__WIDTH                 8
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_0__BCH_CORR_3__MASK        0xff000000U
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_0__BCH_CORR_3__READ(src) \
					(((uint32_t)(src)\
					& 0xff000000U) >> 24)
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_0__TYPE                       uint32_t
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_0__READ                    0xffffffffU

#endif /* __RF_CONTROLLER_PARAMS__RT_BCH_CFG_0_MACRO__ */


/* macros for controller_params.bch_cfg_0 */
#define INST_CONTROLLER_PARAMS__BCH_CFG_0__NUM                                1

/* macros for BlueprintGlobalNameSpace::rf_controller_params::rt_bch_cfg_1 */
#ifndef __RF_CONTROLLER_PARAMS__RT_BCH_CFG_1_MACRO__
#define __RF_CONTROLLER_PARAMS__RT_BCH_CFG_1_MACRO__

/* macros for field bch_corr_4 */
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_1__BCH_CORR_4__SHIFT                 0
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_1__BCH_CORR_4__WIDTH                 8
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_1__BCH_CORR_4__MASK        0x000000ffU
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_1__BCH_CORR_4__READ(src) \
					((uint32_t)(src)\
					& 0x000000ffU)

/* macros for field bch_corr_5 */
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_1__BCH_CORR_5__SHIFT                 8
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_1__BCH_CORR_5__WIDTH                 8
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_1__BCH_CORR_5__MASK        0x0000ff00U
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_1__BCH_CORR_5__READ(src) \
					(((uint32_t)(src)\
					& 0x0000ff00U) >> 8)

/* macros for field bch_corr_6 */
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_1__BCH_CORR_6__SHIFT                16
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_1__BCH_CORR_6__WIDTH                 8
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_1__BCH_CORR_6__MASK        0x00ff0000U
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_1__BCH_CORR_6__READ(src) \
					(((uint32_t)(src)\
					& 0x00ff0000U) >> 16)

/* macros for field bch_corr_7 */
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_1__BCH_CORR_7__SHIFT                24
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_1__BCH_CORR_7__WIDTH                 8
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_1__BCH_CORR_7__MASK        0xff000000U
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_1__BCH_CORR_7__READ(src) \
					(((uint32_t)(src)\
					& 0xff000000U) >> 24)
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_1__TYPE                       uint32_t
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_1__READ                    0xffffffffU

#endif /* __RF_CONTROLLER_PARAMS__RT_BCH_CFG_1_MACRO__ */


/* macros for controller_params.bch_cfg_1 */
#define INST_CONTROLLER_PARAMS__BCH_CFG_1__NUM                                1

/* macros for BlueprintGlobalNameSpace::rf_controller_params::rt_bch_cfg_2 */
#ifndef __RF_CONTROLLER_PARAMS__RT_BCH_CFG_2_MACRO__
#define __RF_CONTROLLER_PARAMS__RT_BCH_CFG_2_MACRO__

/* macros for field bch_sect_0 */
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_2__BCH_SECT_0__SHIFT                 0
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_2__BCH_SECT_0__WIDTH                16
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_2__BCH_SECT_0__MASK        0x0000ffffU
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_2__BCH_SECT_0__READ(src) \
					((uint32_t)(src)\
					& 0x0000ffffU)

/* macros for field bch_sect_1 */
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_2__BCH_SECT_1__SHIFT                16
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_2__BCH_SECT_1__WIDTH                16
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_2__BCH_SECT_1__MASK        0xffff0000U
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_2__BCH_SECT_1__READ(src) \
					(((uint32_t)(src)\
					& 0xffff0000U) >> 16)
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_2__TYPE                       uint32_t
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_2__READ                    0xffffffffU

#endif /* __RF_CONTROLLER_PARAMS__RT_BCH_CFG_2_MACRO__ */


/* macros for controller_params.bch_cfg_2 */
#define INST_CONTROLLER_PARAMS__BCH_CFG_2__NUM                                1

/* macros for BlueprintGlobalNameSpace::rf_controller_params::rt_bch_cfg_3 */
#ifndef __RF_CONTROLLER_PARAMS__RT_BCH_CFG_3_MACRO__
#define __RF_CONTROLLER_PARAMS__RT_BCH_CFG_3_MACRO__

/* macros for field bch_brlk_factor */
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_3__BCH_BRLK_FACTOR__SHIFT            0
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_3__BCH_BRLK_FACTOR__WIDTH            8
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_3__BCH_BRLK_FACTOR__MASK   0x000000ffU
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_3__BCH_BRLK_FACTOR__READ(src) \
					((uint32_t)(src)\
					& 0x000000ffU)

/* macros for field bch_chien_factor */
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_3__BCH_CHIEN_FACTOR__SHIFT           8
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_3__BCH_CHIEN_FACTOR__WIDTH           8
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_3__BCH_CHIEN_FACTOR__MASK  0x0000ff00U
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_3__BCH_CHIEN_FACTOR__READ(src) \
					(((uint32_t)(src)\
					& 0x0000ff00U) >> 8)

/* macros for field bch_metadata_size */
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_3__BCH_METADATA_SIZE__SHIFT         16
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_3__BCH_METADATA_SIZE__WIDTH          8
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_3__BCH_METADATA_SIZE__MASK 0x00ff0000U
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_3__BCH_METADATA_SIZE__READ(src) \
					(((uint32_t)(src)\
					& 0x00ff0000U) >> 16)

/* macros for field bch_syndrome_factor */
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_3__BCH_SYNDROME_FACTOR__SHIFT       24
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_3__BCH_SYNDROME_FACTOR__WIDTH        8
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_3__BCH_SYNDROME_FACTOR__MASK \
					0xff000000U
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_3__BCH_SYNDROME_FACTOR__READ(src) \
					(((uint32_t)(src)\
					& 0xff000000U) >> 24)
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_3__TYPE                       uint32_t
#define RF_CONTROLLER_PARAMS__RT_BCH_CFG_3__READ                    0xffffffffU

#endif /* __RF_CONTROLLER_PARAMS__RT_BCH_CFG_3_MACRO__ */


/* macros for controller_params.bch_cfg_3 */
#define INST_CONTROLLER_PARAMS__BCH_CFG_3__NUM                                1
#define RFILE_INST_CMD_STATUS__NUM                                            1
#define RFILE_INST_CTRL_CONFIG__NUM                                           1
#define RFILE_INST_DI_CONFIG__NUM                                             1
#define RFILE_INST_DBG_REGS__NUM                                              1
#define RFILE_INST_CONTROLLER_PARAMS__NUM                                     1

#endif /* __REG_HPNFC_REGS_MACRO_H__ */
