Source Block: oh/elink/hdl/erx_arbiter.v@58:68@HdlIdDef
   //wires
   wire            emmu_write;
   wire [1:0]      emmu_datamode;
   wire [3:0]      emmu_ctrlmode;
   wire [31:0]     emmu_dstaddr;
   wire [31:0]     emmu_srcaddr;
   wire [31:0]     emmu_data;
   wire 	   emmu_read;

   wire            erx_write;
   wire [1:0]      erx_datamode;

Diff Content:
- 63    wire [31:0]     emmu_srcaddr;

Clone Blocks:
Clone Blocks 1:
oh/elink/hdl/erx_arbiter.v@66:76

   wire            erx_write;
   wire [1:0]      erx_datamode;
   wire [3:0]      erx_ctrlmode;
   wire [31:0]     erx_dstaddr;
   wire [31:0]     erx_srcaddr;
   wire [31:0]     erx_data;
   wire 	   erx_read;
   wire            erx_rr_access;
   wire [11:0] 	   myid;
   //####################################

Clone Blocks 2:
oh/elink/hdl/erx_arbiter.v@63:73
   wire [31:0]     emmu_srcaddr;
   wire [31:0]     emmu_data;
   wire 	   emmu_read;

   wire            erx_write;
   wire [1:0]      erx_datamode;
   wire [3:0]      erx_ctrlmode;
   wire [31:0]     erx_dstaddr;
   wire [31:0]     erx_srcaddr;
   wire [31:0]     erx_data;
   wire 	   erx_read;

Clone Blocks 3:
oh/elink/hdl/erx_arbiter.v@59:69
   wire            emmu_write;
   wire [1:0]      emmu_datamode;
   wire [3:0]      emmu_ctrlmode;
   wire [31:0]     emmu_dstaddr;
   wire [31:0]     emmu_srcaddr;
   wire [31:0]     emmu_data;
   wire 	   emmu_read;

   wire            erx_write;
   wire [1:0]      erx_datamode;
   wire [3:0]      erx_ctrlmode;

Clone Blocks 4:
oh/elink/hdl/erx_arbiter.v@64:74
   wire [31:0]     emmu_data;
   wire 	   emmu_read;

   wire            erx_write;
   wire [1:0]      erx_datamode;
   wire [3:0]      erx_ctrlmode;
   wire [31:0]     erx_dstaddr;
   wire [31:0]     erx_srcaddr;
   wire [31:0]     erx_data;
   wire 	   erx_read;
   wire            erx_rr_access;

Clone Blocks 5:
oh/elink/hdl/etx_io.v@58:68
   //# WIRES
   //############
   wire 	  new_tran;
   wire 	  access;
   wire 	  write;
   wire [1:0] 	  datamode;   
   wire [3:0]	  ctrlmode;
   wire [31:0] 	  dstaddr;
   wire [31:0] 	  data;
   wire [31:0] 	  srcaddr;
   wire [7:0] 	  txo_data;

Clone Blocks 6:
oh/edma/dv/dv_emmu.v@101:111
   
   /*AUTOWIRE*/
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire			emmu_access_out;	// From emmu of emmu.v
   wire [3:0]		emmu_ctrlmode_out;	// From emmu of emmu.v
   wire [DW-1:0]	emmu_data_out;		// From emmu of emmu.v
   wire [1:0]		emmu_datamode_out;	// From emmu of emmu.v
   wire [63:0]		emmu_dstaddr_out;	// From emmu of emmu.v
   wire [AW-1:0]	emmu_srcaddr_out;	// From emmu of emmu.v
   wire			emmu_write_out;		// From emmu of emmu.v
   wire [31:0]		mi_dout;		// From emmu of emmu.v

Clone Blocks 7:
oh/elink/hdl/etx_io.v@63:73
   wire [1:0] 	  datamode;   
   wire [3:0]	  ctrlmode;
   wire [31:0] 	  dstaddr;
   wire [31:0] 	  data;
   wire [31:0] 	  srcaddr;
   wire [7:0] 	  txo_data;
   wire 	  txo_frame;   
   wire 	  txo_lclk90;
   reg 		  tx_io_wait;

   //#############################

Clone Blocks 8:
oh/edma/dv/dv_emmu.v@104:114
   wire			emmu_access_out;	// From emmu of emmu.v
   wire [3:0]		emmu_ctrlmode_out;	// From emmu of emmu.v
   wire [DW-1:0]	emmu_data_out;		// From emmu of emmu.v
   wire [1:0]		emmu_datamode_out;	// From emmu of emmu.v
   wire [63:0]		emmu_dstaddr_out;	// From emmu of emmu.v
   wire [AW-1:0]	emmu_srcaddr_out;	// From emmu of emmu.v
   wire			emmu_write_out;		// From emmu of emmu.v
   wire [31:0]		mi_dout;		// From emmu of emmu.v
   // End of automatics
   /*AUTOWIRE*/
   

Clone Blocks 9:
oh/elink/hdl/etx_io.v@60:70
   wire 	  new_tran;
   wire 	  access;
   wire 	  write;
   wire [1:0] 	  datamode;   
   wire [3:0]	  ctrlmode;
   wire [31:0] 	  dstaddr;
   wire [31:0] 	  data;
   wire [31:0] 	  srcaddr;
   wire [7:0] 	  txo_data;
   wire 	  txo_frame;   
   wire 	  txo_lclk90;

Clone Blocks 10:
oh/elink/hdl/erx_arbiter.v@60:70
   wire [1:0]      emmu_datamode;
   wire [3:0]      emmu_ctrlmode;
   wire [31:0]     emmu_dstaddr;
   wire [31:0]     emmu_srcaddr;
   wire [31:0]     emmu_data;
   wire 	   emmu_read;

   wire            erx_write;
   wire [1:0]      erx_datamode;
   wire [3:0]      erx_ctrlmode;
   wire [31:0]     erx_dstaddr;

Clone Blocks 11:
oh/emmu/dv/dv_emmu.v@103:113
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire			emmu_access_out;	// From emmu of emmu.v
   wire [3:0]		emmu_ctrlmode_out;	// From emmu of emmu.v
   wire [DW-1:0]	emmu_data_out;		// From emmu of emmu.v
   wire [1:0]		emmu_datamode_out;	// From emmu of emmu.v
   wire [63:0]		emmu_dstaddr_out;	// From emmu of emmu.v
   wire [AW-1:0]	emmu_srcaddr_out;	// From emmu of emmu.v
   wire			emmu_write_out;		// From emmu of emmu.v
   wire [31:0]		mi_dout;		// From emmu of emmu.v
   // End of automatics
   /*AUTOWIRE*/

Clone Blocks 12:
oh/emmu/dv/dv_emmu.v@101:111
   
   /*AUTOWIRE*/
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire			emmu_access_out;	// From emmu of emmu.v
   wire [3:0]		emmu_ctrlmode_out;	// From emmu of emmu.v
   wire [DW-1:0]	emmu_data_out;		// From emmu of emmu.v
   wire [1:0]		emmu_datamode_out;	// From emmu of emmu.v
   wire [63:0]		emmu_dstaddr_out;	// From emmu of emmu.v
   wire [AW-1:0]	emmu_srcaddr_out;	// From emmu of emmu.v
   wire			emmu_write_out;		// From emmu of emmu.v
   wire [31:0]		mi_dout;		// From emmu of emmu.v

Clone Blocks 13:
oh/edma/dv/dv_emmu.v@103:113
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire			emmu_access_out;	// From emmu of emmu.v
   wire [3:0]		emmu_ctrlmode_out;	// From emmu of emmu.v
   wire [DW-1:0]	emmu_data_out;		// From emmu of emmu.v
   wire [1:0]		emmu_datamode_out;	// From emmu of emmu.v
   wire [63:0]		emmu_dstaddr_out;	// From emmu of emmu.v
   wire [AW-1:0]	emmu_srcaddr_out;	// From emmu of emmu.v
   wire			emmu_write_out;		// From emmu of emmu.v
   wire [31:0]		mi_dout;		// From emmu of emmu.v
   // End of automatics
   /*AUTOWIRE*/

Clone Blocks 14:
oh/elink/hdl/erx_arbiter.v@67:77
   wire            erx_write;
   wire [1:0]      erx_datamode;
   wire [3:0]      erx_ctrlmode;
   wire [31:0]     erx_dstaddr;
   wire [31:0]     erx_srcaddr;
   wire [31:0]     erx_data;
   wire 	   erx_read;
   wire            erx_rr_access;
   wire [11:0] 	   myid;
   //####################################
   //Splicing pakets

Clone Blocks 15:
oh/elink/hdl/etx_io.v@59:69
   //############
   wire 	  new_tran;
   wire 	  access;
   wire 	  write;
   wire [1:0] 	  datamode;   
   wire [3:0]	  ctrlmode;
   wire [31:0] 	  dstaddr;
   wire [31:0] 	  data;
   wire [31:0] 	  srcaddr;
   wire [7:0] 	  txo_data;
   wire 	  txo_frame;   

Clone Blocks 16:
oh/elink/hdl/etx_io.v@62:72
   wire 	  write;
   wire [1:0] 	  datamode;   
   wire [3:0]	  ctrlmode;
   wire [31:0] 	  dstaddr;
   wire [31:0] 	  data;
   wire [31:0] 	  srcaddr;
   wire [7:0] 	  txo_data;
   wire 	  txo_frame;   
   wire 	  txo_lclk90;
   reg 		  tx_io_wait;


Clone Blocks 17:
oh/elink/hdl/erx_arbiter.v@65:75
   wire 	   emmu_read;

   wire            erx_write;
   wire [1:0]      erx_datamode;
   wire [3:0]      erx_ctrlmode;
   wire [31:0]     erx_dstaddr;
   wire [31:0]     erx_srcaddr;
   wire [31:0]     erx_data;
   wire 	   erx_read;
   wire            erx_rr_access;
   wire [11:0] 	   myid;

Clone Blocks 18:
oh/elink/hdl/etx_io.v@61:71
   wire 	  access;
   wire 	  write;
   wire [1:0] 	  datamode;   
   wire [3:0]	  ctrlmode;
   wire [31:0] 	  dstaddr;
   wire [31:0] 	  data;
   wire [31:0] 	  srcaddr;
   wire [7:0] 	  txo_data;
   wire 	  txo_frame;   
   wire 	  txo_lclk90;
   reg 		  tx_io_wait;

Clone Blocks 19:
oh/elink/hdl/ecfg_if.v@54:64
   
   //wires
   wire [31:0] 	 dstaddr;
   wire [31:0] 	 data;   
   wire [31:0]   srcaddr;
   wire [1:0] 	 datamode;
   wire [3:0] 	 ctrlmode;
   wire [63:0] 	 mi_dout_mux;
   wire 	 mi_rd;
   wire 	 access_forward;
   wire 	 rxsel;

Clone Blocks 20:
oh/elink/hdl/erx_arbiter.v@62:72
   wire [31:0]     emmu_dstaddr;
   wire [31:0]     emmu_srcaddr;
   wire [31:0]     emmu_data;
   wire 	   emmu_read;

   wire            erx_write;
   wire [1:0]      erx_datamode;
   wire [3:0]      erx_ctrlmode;
   wire [31:0]     erx_dstaddr;
   wire [31:0]     erx_srcaddr;
   wire [31:0]     erx_data;

Clone Blocks 21:
oh/elink/hdl/erx_arbiter.v@56:66
   input           rxrr_wait;

   //wires
   wire            emmu_write;
   wire [1:0]      emmu_datamode;
   wire [3:0]      emmu_ctrlmode;
   wire [31:0]     emmu_dstaddr;
   wire [31:0]     emmu_srcaddr;
   wire [31:0]     emmu_data;
   wire 	   emmu_read;


Clone Blocks 22:
oh/elink/hdl/erx_arbiter.v@68:78
   wire [1:0]      erx_datamode;
   wire [3:0]      erx_ctrlmode;
   wire [31:0]     erx_dstaddr;
   wire [31:0]     erx_srcaddr;
   wire [31:0]     erx_data;
   wire 	   erx_read;
   wire            erx_rr_access;
   wire [11:0] 	   myid;
   //####################################
   //Splicing pakets
   //####################################

Clone Blocks 23:
oh/emmu/dv/dv_emmu.v@104:114
   wire			emmu_access_out;	// From emmu of emmu.v
   wire [3:0]		emmu_ctrlmode_out;	// From emmu of emmu.v
   wire [DW-1:0]	emmu_data_out;		// From emmu of emmu.v
   wire [1:0]		emmu_datamode_out;	// From emmu of emmu.v
   wire [63:0]		emmu_dstaddr_out;	// From emmu of emmu.v
   wire [AW-1:0]	emmu_srcaddr_out;	// From emmu of emmu.v
   wire			emmu_write_out;		// From emmu of emmu.v
   wire [31:0]		mi_dout;		// From emmu of emmu.v
   // End of automatics
   /*AUTOWIRE*/
   

Clone Blocks 24:
oh/elink/hdl/erx_arbiter.v@55:65
   output [PW-1:0] rxrr_packet;   
   input           rxrr_wait;

   //wires
   wire            emmu_write;
   wire [1:0]      emmu_datamode;
   wire [3:0]      emmu_ctrlmode;
   wire [31:0]     emmu_dstaddr;
   wire [31:0]     emmu_srcaddr;
   wire [31:0]     emmu_data;
   wire 	   emmu_read;

Clone Blocks 25:
oh/emmu/dv/dv_emmu.v@102:112
   /*AUTOWIRE*/
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire			emmu_access_out;	// From emmu of emmu.v
   wire [3:0]		emmu_ctrlmode_out;	// From emmu of emmu.v
   wire [DW-1:0]	emmu_data_out;		// From emmu of emmu.v
   wire [1:0]		emmu_datamode_out;	// From emmu of emmu.v
   wire [63:0]		emmu_dstaddr_out;	// From emmu of emmu.v
   wire [AW-1:0]	emmu_srcaddr_out;	// From emmu of emmu.v
   wire			emmu_write_out;		// From emmu of emmu.v
   wire [31:0]		mi_dout;		// From emmu of emmu.v
   // End of automatics

Clone Blocks 26:
oh/elink/hdl/erx_arbiter.v@54:64
   output 	   rxrr_access;
   output [PW-1:0] rxrr_packet;   
   input           rxrr_wait;

   //wires
   wire            emmu_write;
   wire [1:0]      emmu_datamode;
   wire [3:0]      emmu_ctrlmode;
   wire [31:0]     emmu_dstaddr;
   wire [31:0]     emmu_srcaddr;
   wire [31:0]     emmu_data;

Clone Blocks 27:
oh/edma/dv/dv_emmu.v@102:112
   /*AUTOWIRE*/
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire			emmu_access_out;	// From emmu of emmu.v
   wire [3:0]		emmu_ctrlmode_out;	// From emmu of emmu.v
   wire [DW-1:0]	emmu_data_out;		// From emmu of emmu.v
   wire [1:0]		emmu_datamode_out;	// From emmu of emmu.v
   wire [63:0]		emmu_dstaddr_out;	// From emmu of emmu.v
   wire [AW-1:0]	emmu_srcaddr_out;	// From emmu of emmu.v
   wire			emmu_write_out;		// From emmu of emmu.v
   wire [31:0]		mi_dout;		// From emmu of emmu.v
   // End of automatics

Clone Blocks 28:
oh/elink/hdl/erx_arbiter.v@57:67

   //wires
   wire            emmu_write;
   wire [1:0]      emmu_datamode;
   wire [3:0]      emmu_ctrlmode;
   wire [31:0]     emmu_dstaddr;
   wire [31:0]     emmu_srcaddr;
   wire [31:0]     emmu_data;
   wire 	   emmu_read;

   wire            erx_write;

