<div align="center">

# üñ•Ô∏è MIPS Pipeline Simulator

### A cycle-accurate, 5-stage MIPS pipeline simulator with hazard detection, data forwarding, and an interactive GUI

[![Java](https://img.shields.io/badge/Java-17%2B-ED8B00?style=for-the-badge&logo=openjdk&logoColor=white)](https://openjdk.org/)
[![License](https://img.shields.io/badge/License-MIT-blue?style=for-the-badge)](LICENSE)
[![Platform](https://img.shields.io/badge/Platform-Windows%20%7C%20Linux%20%7C%20macOS-lightgrey?style=for-the-badge)](.)
[![GUI](https://img.shields.io/badge/GUI-Java%20Swing-9B59B6?style=for-the-badge)](.)
[![Status](https://img.shields.io/badge/Status-Active-brightgreen?style=for-the-badge)](.)

<br/>

> **Educational simulator** that faithfully models the classical 5-stage MIPS pipeline,  
> complete with **data/control hazard resolution**, **register forwarding**, and real-time visualization.

</div>

---

## üìã Table of Contents

- [Overview](#-overview)
- [Pipeline Architecture](#-pipeline-architecture)
- [Hazard Detection & Resolution](#-hazard-detection--resolution)
- [Supported Instructions](#-supported-instructions)
- [Project Structure](#-project-structure)
- [Class Architecture](#-class-architecture)
- [Quick Start](#-quick-start)
- [Example Programs](#-example-programs)
- [GUI Interface](#-gui-interface)
- [Technical Deep Dive](#-technical-deep-dive)
- [Author](#-author)

---

## üîç Overview

The **MIPS Pipeline Simulator** is a Java application that emulates the inner workings of a 5-stage MIPS processor pipeline at the **cycle-by-cycle** level. It is designed as an educational tool to help students and developers understand:

- How instructions flow through pipeline stages simultaneously
- How data hazards arise and are resolved through **stalling** and **forwarding**
- How control hazards (branches and jumps) cause pipeline flushes
- How pipeline registers hold state between stages each clock cycle

The simulator includes **both** a headless console mode for scripted test runs and a **Java Swing GUI** for interactive, visual step-by-step debugging.

---

## üèóÔ∏è Pipeline Architecture

The simulator implements the classic **5-stage MIPS pipeline**:

```
 ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê    ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê    ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê    ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê    ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
 ‚îÇ  IF  ‚îÇ‚îÄ‚îÄ‚îÄ‚ñ∂‚îÇ  ID  ‚îÇ‚îÄ‚îÄ‚îÄ‚ñ∂‚îÇ  EX  ‚îÇ‚îÄ‚îÄ‚îÄ‚ñ∂‚îÇ MEM  ‚îÇ‚îÄ‚îÄ‚îÄ‚ñ∂‚îÇ  WB  ‚îÇ
 ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò    ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò    ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò    ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò    ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
 Instruction  Instruction  Execute   Memory      Write
   Fetch      Decode                 Access      Back

 IF/ID Reg   ID/EX Reg   EX/MEM Reg  MEM/WB Reg
 ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ  ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ  ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ  ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ
 instruction instruction aluResult   aluResult
 pc          readData1   readData2   memData
             readData2   writeReg    writeReg
             immediate   zero
             control sigs branchTarget
```

### Stage Descriptions

| Stage | Name | Responsibility |
|-------|------|---------------|
| **IF** | Instruction Fetch | Reads the next instruction from instruction memory using the Program Counter (PC) |
| **ID** | Instruction Decode | Decodes the opcode, reads source registers from the Register File, generates control signals via the Control Unit, detects load-use hazards |
| **EX** | Execute | ALU performs the arithmetic/logic operation; forwarding is applied here; branches and jumps update the PC and flush the pipeline |
| **MEM** | Memory Access | Loads data from or stores data to data memory (4 KB); passes ALU result and memory data to the next register |
| **WB** | Write Back | Writes the final result (ALU result or memory load) back into the register file |

### Pipeline Registers

Each pair of adjacent stages is connected by a **pipeline register** that latches the output of one stage as input to the next. This allows all five stages to operate in parallel on different instructions each cycle.

| Register | Fields Stored |
|----------|--------------|
| `IF_ID_Register` | `instruction`, `pc` |
| `ID_EX_Register` | `instruction`, `pc`, `readData1`, `readData2`, `immediate`, `rs`, `rt`, `rd`, plus all control signals |
| `EX_MEM_Register` | `instruction`, `aluResult`, `readData2`, `writeRegister`, `zero`, `branchTarget` |
| `MEM_WB_Register` | `instruction`, `aluResult`, `memData`, `writeRegister` |

> **Why reverse-order execution?**  
> Stages are executed **WB ‚Üí MEM ‚Üí EX ‚Üí ID ‚Üí IF** each cycle in code so that each stage reads the pipeline register written by the previous cycle's upstream stage ‚Äî preventing one cycle from both consuming and producing data in the same register incorrectly.

---

## ‚ö†Ô∏è Hazard Detection & Resolution

Hazards are situations where the correct execution of an instruction depends on data or actions not yet completed by a previous instruction. The simulator handles **three** categories:

### 1. üî¥ Data Hazards ‚Äî RAW (Read After Write)

A **RAW hazard** occurs when an instruction tries to read a register that a preceding instruction hasn't written back yet.

```
Example:
  ADDI $1, $0, 10    ‚Üê writes $1 in WB
  ADD  $3, $1, $2    ‚Üê reads $1 in ID  ‚Üê HAZARD! $1 not yet committed
```

**Resolution: Forwarding (Bypassing)**

Instead of waiting for WB, forwarding paths short-circuit the result directly from an earlier pipeline register into the EX stage:

```
 EX/MEM ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚ñ∂ EX (EX-to-EX forwarding)
  MEM/WB ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚ñ∂ EX (MEM-to-EX forwarding)
```

- **EX-to-EX forwarding** ‚Äî forwards the ALU result one stage back (highest priority)
- **MEM-to-EX forwarding** ‚Äî forwards the data from the MEM/WB pipeline register

> ‚ö° Forwarding eliminates stalls for most RAW hazards without any performance penalty.

### 2. üü° Load-Use Hazards

A special case of RAW: a `LW` instruction cannot forward its result until **after** the MEM stage, but the next instruction needs it at the **start** of EX ‚Äî one cycle too early.

```
Example:
  LW   $5, 0($0)    ‚Üê loads from memory, result available after MEM
  ADD  $6, $5, $1   ‚Üê needs $5 at start of EX ‚Äî one cycle too early!
```

**Resolution: Pipeline Stall (Bubble Insertion)**

When a load-use hazard is detected in the **ID stage**:
1. The `ID/EX` register is cleared ‚Üí a **bubble** (NOP) is inserted into the pipeline
2. The PC is decremented back ‚Üí the stalled instruction is re-fetched next cycle
3. `stallCount` is incremented for performance tracking

```
Cycle N:   LW   [EX]  ‚Üí  ADD  [ID]  ‚Üê HAZARD DETECTED
Cycle N+1: LW   [MEM] ‚Üí  NOP  [EX]  ‚Üê bubble inserted
Cycle N+2: LW   [WB]  ‚Üí  ADD  [EX]  ‚Üê forwarding now resolves the value
```

### 3. üîµ Control Hazards (Branch/Jump)

When a **branch** or **jump** is taken, the instruction fetched immediately after is wrong because the PC should have gone to the branch target.

**Supported control instructions:**

| Instruction | Type | Condition |
|-------------|------|-----------|
| `BEQ` | Conditional | Branch if `rs == rt` (ALU zero flag) |
| `BGEZ` | Conditional | Branch if `rs >= 0` |
| `J` | Unconditional | Always jumps to target address |

**Resolution: Pipeline Flush**

Branch/jump outcomes are resolved in the **EX stage**. When a branch is taken:
1. The PC is updated to the branch/jump target
2. The `IF/ID` register is cleared ‚Üí the wrongly-fetched instruction is discarded
3. A **1-cycle penalty** is incurred

```
Cycle N:   BEQ  [EX]   decide = taken ‚Üí flush IF/ID!
Cycle N+1: ---  [MEM]  bubble (flushed instruction discarded)
Cycle N+1: target[IF]  correct instruction now fetched
```

---

## üìö Supported Instructions

### R-Type Instructions
> Operate entirely on registers. Format: `OP $rd, $rs, $rt`

| Instruction | Operation | Description |
|-------------|-----------|-------------|
| `ADD` | `$rd = $rs + $rt` | Integer addition |
| `SUB` | `$rd = $rs - $rt` | Integer subtraction |
| `AND` | `$rd = $rs & $rt` | Bitwise AND |
| `OR` | `$rd = $rs \| $rt` | Bitwise OR |
| `XOR` | `$rd = $rs ^ $rt` | Bitwise XOR |
| `SLT` | `$rd = ($rs < $rt) ? 1 : 0` | Set Less Than |
| `SLL` | `$rd = $rt << shamt` | Shift Left Logical |
| `SRL` | `$rd = $rt >> shamt` | Shift Right Logical |

### I-Type Instructions
> Use an immediate (constant) value. Format: `OP $rt, $rs, imm` or `OP $rt, imm($rs)`

| Instruction | Operation | Description |
|-------------|-----------|-------------|
| `ADDI` | `$rt = $rs + imm` | Add immediate |
| `ORI` | `$rt = $rs \| imm` | OR immediate |
| `LW` | `$rt = MEM[$rs + imm]` | Load word from memory |
| `SW` | `MEM[$rs + imm] = $rt` | Store word to memory |
| `BEQ` | `if $rs == $rt: PC = PC+1+imm` | Branch if equal |
| `BGEZ` | `if $rs >= 0: PC = PC+1+imm` | Branch if >= zero |

### J-Type Instructions
> Unconditional control flow.

| Instruction | Operation | Description |
|-------------|-----------|-------------|
| `J` | `PC = address` | Jump to absolute address |

---

## üìÅ Project Structure

```
MIPS_Pipeline_Simulator/
‚îÇ
‚îú‚îÄ‚îÄ üìÑ README.md                   ‚Üê You are here
‚îú‚îÄ‚îÄ üìÑ class_diagram.md            ‚Üê Mermaid class diagram
‚îú‚îÄ‚îÄ üìÑ documentatie_overleaf.txt   ‚Üê LaTeX project documentation
‚îÇ
‚îî‚îÄ‚îÄ üìÇ src/
    ‚îÇ
    ‚îú‚îÄ‚îÄ üß† Core Simulator
    ‚îÇ   ‚îú‚îÄ‚îÄ MIPSSimulator.java      ‚Üê Main engine: pipeline stages, hazards, forwarding
    ‚îÇ   ‚îî‚îÄ‚îÄ MIPSTest.java           ‚Üê Console test suite with multiple scenarios
    ‚îÇ
    ‚îú‚îÄ‚îÄ üñºÔ∏è  GUI
    ‚îÇ   ‚îî‚îÄ‚îÄ MIPSSimulatorGUI.java   ‚Üê Swing GUI: dark theme, tables, step/run modes
    ‚îÇ
    ‚îú‚îÄ‚îÄ ‚öôÔ∏è  Hardware Components
    ‚îÇ   ‚îú‚îÄ‚îÄ ALU.java                ‚Üê Arithmetic Logic Unit (ADD/SUB/AND/OR/XOR/SLT/SLL/SRL)
    ‚îÇ   ‚îú‚îÄ‚îÄ ControlUnit.java        ‚Üê Decodes opcode ‚Üí control signals
    ‚îÇ   ‚îú‚îÄ‚îÄ RegisterFile.java       ‚Üê 32 √ó 32-bit MIPS registers ($0‚Äì$31)
    ‚îÇ   ‚îî‚îÄ‚îÄ Memory.java             ‚Üê 4 KB word-addressed data memory
    ‚îÇ
    ‚îú‚îÄ‚îÄ üì¶ Instruction Handling
    ‚îÇ   ‚îú‚îÄ‚îÄ Instruction.java        ‚Üê Instruction data model (opcode, rs, rt, rd, imm, shamt)
    ‚îÇ   ‚îî‚îÄ‚îÄ InstructionParser.java  ‚Üê Parses MIPS assembly text ‚Üí Instruction objects
    ‚îÇ
    ‚îî‚îÄ‚îÄ üîó Pipeline Registers
        ‚îú‚îÄ‚îÄ IF_ID_Register.java     ‚Üê Latch between Fetch and Decode stages
        ‚îú‚îÄ‚îÄ ID_EX_Register.java     ‚Üê Latch between Decode and Execute stages
        ‚îú‚îÄ‚îÄ EX_MEM_Register.java    ‚Üê Latch between Execute and Memory stages
        ‚îî‚îÄ‚îÄ MEM_WB_Register.java    ‚Üê Latch between Memory and Write-Back stages
```

---

## üß© Class Architecture

```mermaid
classDiagram
    direction TB

    class MIPSSimulator {
        -RegisterFile regFile
        -Memory memory
        -ALU alu
        -ControlUnit control
        -IF_ID_Register ifId
        -ID_EX_Register idEx
        -EX_MEM_Register exMem
        -MEM_WB_Register memWb
        -int pc
        -int cycles
        -int stallCount
        +loadProgram(String[])
        +run()
        +runOneCycle()
        +getPipelineState() String[]
        -fetch()
        -decode()
        -execute()
        -memoryAccess()
        -writeback()
        -detectLoadUseHazard(Instruction) boolean
        -getForwardedValue(int, int) int
    }

    class ALU {
        +execute(int op, int a, int b) int
        +isZero() boolean
    }

    class ControlUnit {
        +regWrite : boolean
        +memRead : boolean
        +memWrite : boolean
        +branch : boolean
        +aluSrc : boolean
        +regDst : boolean
        +memToReg : boolean
        +jump : boolean
        +decode(String opcode)
        +getALUControl(String opcode) int
    }

    class RegisterFile {
        -registers : int[32]
        +read(int regNum) int
        +write(int regNum, int value)
    }

    class Memory {
        -memory : int[1024]
        +load(int address) int
        +store(int address, int value)
    }

    class MIPSSimulatorGUI {
        -simulator : MIPSSimulator
        +stepExecution()
        +runAll()
        +reset()
        +updateDisplay()
    }

    MIPSSimulator --> RegisterFile
    MIPSSimulator --> Memory
    MIPSSimulator --> ALU
    MIPSSimulator --> ControlUnit
    MIPSSimulator --> IF_ID_Register
    MIPSSimulator --> ID_EX_Register
    MIPSSimulator --> EX_MEM_Register
    MIPSSimulator --> MEM_WB_Register
    MIPSSimulatorGUI --> MIPSSimulator
    ControlUnit ..> ALU : configures
```

---

## üöÄ Quick Start

### Prerequisites

- **Java 8+** (JDK required for compilation)

### 1. Compile

```bash
cd src
javac *.java
```

### 2. Launch the GUI (Recommended)

```bash
java MIPSSimulatorGUI
```

### 3. Run Console Tests

```bash
java MIPSTest
```

> The test suite runs multiple pre-defined programs covering forwarding, stalls, branches, and jumps ‚Äî and prints a detailed cycle-by-cycle trace.

---

## üí° Example Programs

### Example 1 ‚Äî Data Hazards with Forwarding

```assembly
# EX-to-EX forwarding: ADD reads $1 and $2 before they are written back
ADDI $1, $0, 10      # $1 = 10
ADDI $2, $0, 20      # $2 = 20
ADD  $3, $1, $2      # $3 = 30  ‚Üê forwarded from EX/MEM
SUB  $4, $3, $1      # $4 = 20  ‚Üê forwarded from MEM/WB
```

### Example 2 ‚Äî Load-Use Hazard (Stall Required)

```assembly
# One pipeline stall is inserted between LW and ADD
SW   $3, 0($0)       # MEM[0] = $3
LW   $5, 0($0)       # $5 = MEM[0]   ‚Üê triggers load-use detection
ADD  $6, $5, $1      # $6 = $5 + $1  ‚Üê stall inserted before this executes
```

### Example 3 ‚Äî Control Hazard (Branch)

```assembly
ADDI $1, $0, 5
ADDI $2, $0, 5
BEQ  $1, $2, 2       # branch taken ‚Üí jump +2 instructions
ADDI $3, $0, 99      # ‚Üê FLUSHED (never executes)
ADDI $3, $0, 99      # ‚Üê FLUSHED (never executes)
ADDI $4, $0, 42      # ‚Üê first instruction at branch target
```

### Example 4 ‚Äî Unconditional Jump

```assembly
ADDI $1, $0, 1
J    3               # jump to instruction index 3
ADDI $2, $0, 99      # ‚Üê FLUSHED
ADDI $3, $0, 77      # ‚Üê FLUSHED
ADDI $4, $0, 42      # ‚Üê execution resumes here
```

---

## üñºÔ∏è GUI Interface

The graphical interface is built with **Java Swing** and features:

| Panel | Description |
|-------|-------------|
| **Program Input** | Text area where you type MIPS assembly; supports `#` line comments |
| **Pipeline Stages** | Live color-coded display of which instruction occupies each stage (IF / ID / EX / MEM / WB) |
| **Register Table** | Shows all 32 registers with values in both **decimal** and **hex** |
| **Memory Table** | Shows data memory contents |
| **Execution Log** | Scrolling log of every cycle event: fetches, stalls, forwards, branches |
| **Controls** | **Load**, **Step** (one cycle), **Run All** (until halt), **Reset** |

> The GUI uses a **dark theme** with high-contrast colours to make pipeline stages immediately distinguishable.

---

## üî¨ Technical Deep Dive

### Forwarding Logic

```
          ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
          ‚îÇ           EX Stage               ‚îÇ
          ‚îÇ  forwardedData1 = getForward($rs)‚îÇ
          ‚îÇ  forwardedData2 = getForward($rt)‚îÇ
          ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
                  ‚ñ≤                  ‚ñ≤
    EX-to-EX ‚îÄ‚îÄ‚îÄ‚îÄ‚îò (priority 1)     ‚îÇ
    MEM-to-EX ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò (priority 2)
```

Priority rules implemented in `getForwardedValue()`:
1. **EX-to-EX** (from `EX_MEM` register) ‚Äî checked first, highest priority
2. **MEM-to-EX** (from saved `MEM_WB` register) ‚Äî used if EX-to-EX doesn't apply
3. Original register value ‚Äî no forwarding needed

> ‚ö†Ô∏è The `MEM_WB` register is **saved before** the MEM stage runs each cycle, because MEM executes before EX in the reverse-order stage loop. This ensures the forwarding path uses the correct value from the *previous* cycle's MEM/WB.

### Stall (Bubble) Insertion

Implemented in the **ID stage** via `detectLoadUseHazard()`:

```java
// Pseudo-code
if (idEx.instruction == LW && idEx.rt matches (currentInstr.rs or currentInstr.rt)) {
    idEx.clear();     // insert bubble
    pc--;             // re-fetch stalled instruction next cycle
    stallCount++;
}
```

### Branch Resolution

Branches are resolved in the **EX stage** (not ID), meaning exactly **one** wrongly-fetched instruction must always be flushed when a branch is taken:

```java
if (BEQ && alu.zero)  { pc = branchTarget; ifId.clear(); }
if (BGEZ && rs >= 0)  { pc = branchTarget; ifId.clear(); }
if (J)                { pc = jumpTarget;   ifId.clear(); }
```

### Control Signals (generated by `ControlUnit`)

| Signal | R-Type | ADDI/ORI | LW | SW | BEQ/BGEZ | J |
|--------|--------|----------|----|----|---------|---|
| `regWrite` | ‚úÖ | ‚úÖ | ‚úÖ | ‚ùå | ‚ùå | ‚ùå |
| `memRead` | ‚ùå | ‚ùå | ‚úÖ | ‚ùå | ‚ùå | ‚ùå |
| `memWrite` | ‚ùå | ‚ùå | ‚ùå | ‚úÖ | ‚ùå | ‚ùå |
| `branch` | ‚ùå | ‚ùå | ‚ùå | ‚ùå | ‚úÖ | ‚ùå |
| `jump` | ‚ùå | ‚ùå | ‚ùå | ‚ùå | ‚ùå | ‚úÖ |
| `aluSrc` | ‚ùå | ‚úÖ | ‚úÖ | ‚úÖ | ‚ùå | ‚ùå |
| `regDst` | ‚úÖ | ‚ùå | ‚ùå | ‚ùå | ‚ùå | ‚ùå |
| `memToReg` | ‚ùå | ‚ùå | ‚úÖ | ‚ùå | ‚ùå | ‚ùå |

> Control signals are **saved into the `ID_EX` pipeline register** during decode and propagated forward ‚Äî this prevents the common bug of reading stale control signals from the `ControlUnit` object during later stages.

---

## üë§ Author

**Teodor »òuteu**  
Technical University of Cluj-Napoca  
Faculty of Automation and Computer Science  

---

<div align="center">

*Built as an educational project for the Computer Systems Architecture course.*  
*Cycle-accurate ‚Ä¢ Hazard-aware ‚Ä¢ Forwarding-enabled*

</div>
