// Seed: 1406425446
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_3
  );
  assign id_4 = id_4;
  if (1) begin : LABEL_0
    wire id_5;
  end
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    output wor id_0,
    output wor id_1,
    output wire id_2,
    input supply0 id_3,
    input supply0 id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_4 = id_1;
endmodule
