
CNC_Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012198  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a68  08012328  08012328  00013328  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012d90  08012d90  00014138  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08012d90  08012d90  00013d90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012d98  08012d98  00014138  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012d98  08012d98  00013d98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08012d9c  08012d9c  00013d9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000138  20000000  08012da0  00014000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000033c4  20000138  08012ed8  00014138  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200034fc  08012ed8  000144fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00014138  2**0
                  CONTENTS, READONLY
 12 .debug_info   000249b0  00000000  00000000  00014168  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000062db  00000000  00000000  00038b18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000021a0  00000000  00000000  0003edf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000197d  00000000  00000000  00040f98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b09d  00000000  00000000  00042915  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002cb84  00000000  00000000  0006d9b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fbf37  00000000  00000000  0009a536  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0019646d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000092c8  00000000  00000000  001964b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  0019f778  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000138 	.word	0x20000138
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08012310 	.word	0x08012310

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000013c 	.word	0x2000013c
 80001cc:	08012310 	.word	0x08012310

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_ldivmod>:
 8000270:	b97b      	cbnz	r3, 8000292 <__aeabi_ldivmod+0x22>
 8000272:	b972      	cbnz	r2, 8000292 <__aeabi_ldivmod+0x22>
 8000274:	2900      	cmp	r1, #0
 8000276:	bfbe      	ittt	lt
 8000278:	2000      	movlt	r0, #0
 800027a:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 800027e:	e006      	blt.n	800028e <__aeabi_ldivmod+0x1e>
 8000280:	bf08      	it	eq
 8000282:	2800      	cmpeq	r0, #0
 8000284:	bf1c      	itt	ne
 8000286:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 800028a:	f04f 30ff 	movne.w	r0, #4294967295
 800028e:	f000 b9d3 	b.w	8000638 <__aeabi_idiv0>
 8000292:	f1ad 0c08 	sub.w	ip, sp, #8
 8000296:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800029a:	2900      	cmp	r1, #0
 800029c:	db09      	blt.n	80002b2 <__aeabi_ldivmod+0x42>
 800029e:	2b00      	cmp	r3, #0
 80002a0:	db1a      	blt.n	80002d8 <__aeabi_ldivmod+0x68>
 80002a2:	f000 f84d 	bl	8000340 <__udivmoddi4>
 80002a6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ae:	b004      	add	sp, #16
 80002b0:	4770      	bx	lr
 80002b2:	4240      	negs	r0, r0
 80002b4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	db1b      	blt.n	80002f4 <__aeabi_ldivmod+0x84>
 80002bc:	f000 f840 	bl	8000340 <__udivmoddi4>
 80002c0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002c8:	b004      	add	sp, #16
 80002ca:	4240      	negs	r0, r0
 80002cc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002d0:	4252      	negs	r2, r2
 80002d2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d6:	4770      	bx	lr
 80002d8:	4252      	negs	r2, r2
 80002da:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002de:	f000 f82f 	bl	8000340 <__udivmoddi4>
 80002e2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ea:	b004      	add	sp, #16
 80002ec:	4240      	negs	r0, r0
 80002ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002f2:	4770      	bx	lr
 80002f4:	4252      	negs	r2, r2
 80002f6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002fa:	f000 f821 	bl	8000340 <__udivmoddi4>
 80002fe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000302:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000306:	b004      	add	sp, #16
 8000308:	4252      	negs	r2, r2
 800030a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800030e:	4770      	bx	lr

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b988 	b.w	8000638 <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	468e      	mov	lr, r1
 8000348:	4604      	mov	r4, r0
 800034a:	4688      	mov	r8, r1
 800034c:	2b00      	cmp	r3, #0
 800034e:	d14a      	bne.n	80003e6 <__udivmoddi4+0xa6>
 8000350:	428a      	cmp	r2, r1
 8000352:	4617      	mov	r7, r2
 8000354:	d962      	bls.n	800041c <__udivmoddi4+0xdc>
 8000356:	fab2 f682 	clz	r6, r2
 800035a:	b14e      	cbz	r6, 8000370 <__udivmoddi4+0x30>
 800035c:	f1c6 0320 	rsb	r3, r6, #32
 8000360:	fa01 f806 	lsl.w	r8, r1, r6
 8000364:	fa20 f303 	lsr.w	r3, r0, r3
 8000368:	40b7      	lsls	r7, r6
 800036a:	ea43 0808 	orr.w	r8, r3, r8
 800036e:	40b4      	lsls	r4, r6
 8000370:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000374:	fa1f fc87 	uxth.w	ip, r7
 8000378:	fbb8 f1fe 	udiv	r1, r8, lr
 800037c:	0c23      	lsrs	r3, r4, #16
 800037e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000382:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000386:	fb01 f20c 	mul.w	r2, r1, ip
 800038a:	429a      	cmp	r2, r3
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0x62>
 800038e:	18fb      	adds	r3, r7, r3
 8000390:	f101 30ff 	add.w	r0, r1, #4294967295
 8000394:	f080 80ea 	bcs.w	800056c <__udivmoddi4+0x22c>
 8000398:	429a      	cmp	r2, r3
 800039a:	f240 80e7 	bls.w	800056c <__udivmoddi4+0x22c>
 800039e:	3902      	subs	r1, #2
 80003a0:	443b      	add	r3, r7
 80003a2:	1a9a      	subs	r2, r3, r2
 80003a4:	b2a3      	uxth	r3, r4
 80003a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80003aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80003ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80003b6:	459c      	cmp	ip, r3
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x8e>
 80003ba:	18fb      	adds	r3, r7, r3
 80003bc:	f100 32ff 	add.w	r2, r0, #4294967295
 80003c0:	f080 80d6 	bcs.w	8000570 <__udivmoddi4+0x230>
 80003c4:	459c      	cmp	ip, r3
 80003c6:	f240 80d3 	bls.w	8000570 <__udivmoddi4+0x230>
 80003ca:	443b      	add	r3, r7
 80003cc:	3802      	subs	r0, #2
 80003ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003d2:	eba3 030c 	sub.w	r3, r3, ip
 80003d6:	2100      	movs	r1, #0
 80003d8:	b11d      	cbz	r5, 80003e2 <__udivmoddi4+0xa2>
 80003da:	40f3      	lsrs	r3, r6
 80003dc:	2200      	movs	r2, #0
 80003de:	e9c5 3200 	strd	r3, r2, [r5]
 80003e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d905      	bls.n	80003f6 <__udivmoddi4+0xb6>
 80003ea:	b10d      	cbz	r5, 80003f0 <__udivmoddi4+0xb0>
 80003ec:	e9c5 0100 	strd	r0, r1, [r5]
 80003f0:	2100      	movs	r1, #0
 80003f2:	4608      	mov	r0, r1
 80003f4:	e7f5      	b.n	80003e2 <__udivmoddi4+0xa2>
 80003f6:	fab3 f183 	clz	r1, r3
 80003fa:	2900      	cmp	r1, #0
 80003fc:	d146      	bne.n	800048c <__udivmoddi4+0x14c>
 80003fe:	4573      	cmp	r3, lr
 8000400:	d302      	bcc.n	8000408 <__udivmoddi4+0xc8>
 8000402:	4282      	cmp	r2, r0
 8000404:	f200 8105 	bhi.w	8000612 <__udivmoddi4+0x2d2>
 8000408:	1a84      	subs	r4, r0, r2
 800040a:	eb6e 0203 	sbc.w	r2, lr, r3
 800040e:	2001      	movs	r0, #1
 8000410:	4690      	mov	r8, r2
 8000412:	2d00      	cmp	r5, #0
 8000414:	d0e5      	beq.n	80003e2 <__udivmoddi4+0xa2>
 8000416:	e9c5 4800 	strd	r4, r8, [r5]
 800041a:	e7e2      	b.n	80003e2 <__udivmoddi4+0xa2>
 800041c:	2a00      	cmp	r2, #0
 800041e:	f000 8090 	beq.w	8000542 <__udivmoddi4+0x202>
 8000422:	fab2 f682 	clz	r6, r2
 8000426:	2e00      	cmp	r6, #0
 8000428:	f040 80a4 	bne.w	8000574 <__udivmoddi4+0x234>
 800042c:	1a8a      	subs	r2, r1, r2
 800042e:	0c03      	lsrs	r3, r0, #16
 8000430:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000434:	b280      	uxth	r0, r0
 8000436:	b2bc      	uxth	r4, r7
 8000438:	2101      	movs	r1, #1
 800043a:	fbb2 fcfe 	udiv	ip, r2, lr
 800043e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000442:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000446:	fb04 f20c 	mul.w	r2, r4, ip
 800044a:	429a      	cmp	r2, r3
 800044c:	d907      	bls.n	800045e <__udivmoddi4+0x11e>
 800044e:	18fb      	adds	r3, r7, r3
 8000450:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000454:	d202      	bcs.n	800045c <__udivmoddi4+0x11c>
 8000456:	429a      	cmp	r2, r3
 8000458:	f200 80e0 	bhi.w	800061c <__udivmoddi4+0x2dc>
 800045c:	46c4      	mov	ip, r8
 800045e:	1a9b      	subs	r3, r3, r2
 8000460:	fbb3 f2fe 	udiv	r2, r3, lr
 8000464:	fb0e 3312 	mls	r3, lr, r2, r3
 8000468:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800046c:	fb02 f404 	mul.w	r4, r2, r4
 8000470:	429c      	cmp	r4, r3
 8000472:	d907      	bls.n	8000484 <__udivmoddi4+0x144>
 8000474:	18fb      	adds	r3, r7, r3
 8000476:	f102 30ff 	add.w	r0, r2, #4294967295
 800047a:	d202      	bcs.n	8000482 <__udivmoddi4+0x142>
 800047c:	429c      	cmp	r4, r3
 800047e:	f200 80ca 	bhi.w	8000616 <__udivmoddi4+0x2d6>
 8000482:	4602      	mov	r2, r0
 8000484:	1b1b      	subs	r3, r3, r4
 8000486:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800048a:	e7a5      	b.n	80003d8 <__udivmoddi4+0x98>
 800048c:	f1c1 0620 	rsb	r6, r1, #32
 8000490:	408b      	lsls	r3, r1
 8000492:	fa22 f706 	lsr.w	r7, r2, r6
 8000496:	431f      	orrs	r7, r3
 8000498:	fa0e f401 	lsl.w	r4, lr, r1
 800049c:	fa20 f306 	lsr.w	r3, r0, r6
 80004a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80004a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80004a8:	4323      	orrs	r3, r4
 80004aa:	fa00 f801 	lsl.w	r8, r0, r1
 80004ae:	fa1f fc87 	uxth.w	ip, r7
 80004b2:	fbbe f0f9 	udiv	r0, lr, r9
 80004b6:	0c1c      	lsrs	r4, r3, #16
 80004b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80004bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004c4:	45a6      	cmp	lr, r4
 80004c6:	fa02 f201 	lsl.w	r2, r2, r1
 80004ca:	d909      	bls.n	80004e0 <__udivmoddi4+0x1a0>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f100 3aff 	add.w	sl, r0, #4294967295
 80004d2:	f080 809c 	bcs.w	800060e <__udivmoddi4+0x2ce>
 80004d6:	45a6      	cmp	lr, r4
 80004d8:	f240 8099 	bls.w	800060e <__udivmoddi4+0x2ce>
 80004dc:	3802      	subs	r0, #2
 80004de:	443c      	add	r4, r7
 80004e0:	eba4 040e 	sub.w	r4, r4, lr
 80004e4:	fa1f fe83 	uxth.w	lr, r3
 80004e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ec:	fb09 4413 	mls	r4, r9, r3, r4
 80004f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004f8:	45a4      	cmp	ip, r4
 80004fa:	d908      	bls.n	800050e <__udivmoddi4+0x1ce>
 80004fc:	193c      	adds	r4, r7, r4
 80004fe:	f103 3eff 	add.w	lr, r3, #4294967295
 8000502:	f080 8082 	bcs.w	800060a <__udivmoddi4+0x2ca>
 8000506:	45a4      	cmp	ip, r4
 8000508:	d97f      	bls.n	800060a <__udivmoddi4+0x2ca>
 800050a:	3b02      	subs	r3, #2
 800050c:	443c      	add	r4, r7
 800050e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000512:	eba4 040c 	sub.w	r4, r4, ip
 8000516:	fba0 ec02 	umull	lr, ip, r0, r2
 800051a:	4564      	cmp	r4, ip
 800051c:	4673      	mov	r3, lr
 800051e:	46e1      	mov	r9, ip
 8000520:	d362      	bcc.n	80005e8 <__udivmoddi4+0x2a8>
 8000522:	d05f      	beq.n	80005e4 <__udivmoddi4+0x2a4>
 8000524:	b15d      	cbz	r5, 800053e <__udivmoddi4+0x1fe>
 8000526:	ebb8 0203 	subs.w	r2, r8, r3
 800052a:	eb64 0409 	sbc.w	r4, r4, r9
 800052e:	fa04 f606 	lsl.w	r6, r4, r6
 8000532:	fa22 f301 	lsr.w	r3, r2, r1
 8000536:	431e      	orrs	r6, r3
 8000538:	40cc      	lsrs	r4, r1
 800053a:	e9c5 6400 	strd	r6, r4, [r5]
 800053e:	2100      	movs	r1, #0
 8000540:	e74f      	b.n	80003e2 <__udivmoddi4+0xa2>
 8000542:	fbb1 fcf2 	udiv	ip, r1, r2
 8000546:	0c01      	lsrs	r1, r0, #16
 8000548:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800054c:	b280      	uxth	r0, r0
 800054e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000552:	463b      	mov	r3, r7
 8000554:	4638      	mov	r0, r7
 8000556:	463c      	mov	r4, r7
 8000558:	46b8      	mov	r8, r7
 800055a:	46be      	mov	lr, r7
 800055c:	2620      	movs	r6, #32
 800055e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000562:	eba2 0208 	sub.w	r2, r2, r8
 8000566:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800056a:	e766      	b.n	800043a <__udivmoddi4+0xfa>
 800056c:	4601      	mov	r1, r0
 800056e:	e718      	b.n	80003a2 <__udivmoddi4+0x62>
 8000570:	4610      	mov	r0, r2
 8000572:	e72c      	b.n	80003ce <__udivmoddi4+0x8e>
 8000574:	f1c6 0220 	rsb	r2, r6, #32
 8000578:	fa2e f302 	lsr.w	r3, lr, r2
 800057c:	40b7      	lsls	r7, r6
 800057e:	40b1      	lsls	r1, r6
 8000580:	fa20 f202 	lsr.w	r2, r0, r2
 8000584:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000588:	430a      	orrs	r2, r1
 800058a:	fbb3 f8fe 	udiv	r8, r3, lr
 800058e:	b2bc      	uxth	r4, r7
 8000590:	fb0e 3318 	mls	r3, lr, r8, r3
 8000594:	0c11      	lsrs	r1, r2, #16
 8000596:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800059a:	fb08 f904 	mul.w	r9, r8, r4
 800059e:	40b0      	lsls	r0, r6
 80005a0:	4589      	cmp	r9, r1
 80005a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80005a6:	b280      	uxth	r0, r0
 80005a8:	d93e      	bls.n	8000628 <__udivmoddi4+0x2e8>
 80005aa:	1879      	adds	r1, r7, r1
 80005ac:	f108 3cff 	add.w	ip, r8, #4294967295
 80005b0:	d201      	bcs.n	80005b6 <__udivmoddi4+0x276>
 80005b2:	4589      	cmp	r9, r1
 80005b4:	d81f      	bhi.n	80005f6 <__udivmoddi4+0x2b6>
 80005b6:	eba1 0109 	sub.w	r1, r1, r9
 80005ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80005be:	fb09 f804 	mul.w	r8, r9, r4
 80005c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005c6:	b292      	uxth	r2, r2
 80005c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005cc:	4542      	cmp	r2, r8
 80005ce:	d229      	bcs.n	8000624 <__udivmoddi4+0x2e4>
 80005d0:	18ba      	adds	r2, r7, r2
 80005d2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005d6:	d2c4      	bcs.n	8000562 <__udivmoddi4+0x222>
 80005d8:	4542      	cmp	r2, r8
 80005da:	d2c2      	bcs.n	8000562 <__udivmoddi4+0x222>
 80005dc:	f1a9 0102 	sub.w	r1, r9, #2
 80005e0:	443a      	add	r2, r7
 80005e2:	e7be      	b.n	8000562 <__udivmoddi4+0x222>
 80005e4:	45f0      	cmp	r8, lr
 80005e6:	d29d      	bcs.n	8000524 <__udivmoddi4+0x1e4>
 80005e8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005f0:	3801      	subs	r0, #1
 80005f2:	46e1      	mov	r9, ip
 80005f4:	e796      	b.n	8000524 <__udivmoddi4+0x1e4>
 80005f6:	eba7 0909 	sub.w	r9, r7, r9
 80005fa:	4449      	add	r1, r9
 80005fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000600:	fbb1 f9fe 	udiv	r9, r1, lr
 8000604:	fb09 f804 	mul.w	r8, r9, r4
 8000608:	e7db      	b.n	80005c2 <__udivmoddi4+0x282>
 800060a:	4673      	mov	r3, lr
 800060c:	e77f      	b.n	800050e <__udivmoddi4+0x1ce>
 800060e:	4650      	mov	r0, sl
 8000610:	e766      	b.n	80004e0 <__udivmoddi4+0x1a0>
 8000612:	4608      	mov	r0, r1
 8000614:	e6fd      	b.n	8000412 <__udivmoddi4+0xd2>
 8000616:	443b      	add	r3, r7
 8000618:	3a02      	subs	r2, #2
 800061a:	e733      	b.n	8000484 <__udivmoddi4+0x144>
 800061c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000620:	443b      	add	r3, r7
 8000622:	e71c      	b.n	800045e <__udivmoddi4+0x11e>
 8000624:	4649      	mov	r1, r9
 8000626:	e79c      	b.n	8000562 <__udivmoddi4+0x222>
 8000628:	eba1 0109 	sub.w	r1, r1, r9
 800062c:	46c4      	mov	ip, r8
 800062e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000632:	fb09 f804 	mul.w	r8, r9, r4
 8000636:	e7c4      	b.n	80005c2 <__udivmoddi4+0x282>

08000638 <__aeabi_idiv0>:
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop

0800063c <has_header_tail>:
	return 0;
}

// Validação genérica de header/tail
static inline int has_header_tail(const uint8_t *raw, uint32_t len,
		uint8_t header, uint8_t tail) {
 800063c:	b480      	push	{r7}
 800063e:	b085      	sub	sp, #20
 8000640:	af00      	add	r7, sp, #0
 8000642:	60f8      	str	r0, [r7, #12]
 8000644:	60b9      	str	r1, [r7, #8]
 8000646:	4611      	mov	r1, r2
 8000648:	461a      	mov	r2, r3
 800064a:	460b      	mov	r3, r1
 800064c:	71fb      	strb	r3, [r7, #7]
 800064e:	4613      	mov	r3, r2
 8000650:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000652:	68fb      	ldr	r3, [r7, #12]
 8000654:	2b00      	cmp	r3, #0
 8000656:	d011      	beq.n	800067c <has_header_tail+0x40>
 8000658:	68bb      	ldr	r3, [r7, #8]
 800065a:	2b01      	cmp	r3, #1
 800065c:	d90e      	bls.n	800067c <has_header_tail+0x40>
 800065e:	68fb      	ldr	r3, [r7, #12]
 8000660:	781b      	ldrb	r3, [r3, #0]
 8000662:	79fa      	ldrb	r2, [r7, #7]
 8000664:	429a      	cmp	r2, r3
 8000666:	d109      	bne.n	800067c <has_header_tail+0x40>
 8000668:	68bb      	ldr	r3, [r7, #8]
 800066a:	3b01      	subs	r3, #1
 800066c:	68fa      	ldr	r2, [r7, #12]
 800066e:	4413      	add	r3, r2
 8000670:	781b      	ldrb	r3, [r3, #0]
 8000672:	79ba      	ldrb	r2, [r7, #6]
 8000674:	429a      	cmp	r2, r3
 8000676:	d101      	bne.n	800067c <has_header_tail+0x40>
 8000678:	2301      	movs	r3, #1
 800067a:	e000      	b.n	800067e <has_header_tail+0x42>
 800067c:	2300      	movs	r3, #0
}
 800067e:	4618      	mov	r0, r3
 8000680:	3714      	adds	r7, #20
 8000682:	46bd      	mov	sp, r7
 8000684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000688:	4770      	bx	lr

0800068a <frame_expect_req>:
// =====================
// Validadores de frame
// =====================
// Garante comprimento mínimo, header/tail corretos e tipo esperado
static inline int frame_expect_req(const uint8_t *raw, uint32_t len,
		req_msg_type_t type, uint32_t min_len) {
 800068a:	b580      	push	{r7, lr}
 800068c:	b084      	sub	sp, #16
 800068e:	af00      	add	r7, sp, #0
 8000690:	60f8      	str	r0, [r7, #12]
 8000692:	60b9      	str	r1, [r7, #8]
 8000694:	603b      	str	r3, [r7, #0]
 8000696:	4613      	mov	r3, r2
 8000698:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 800069a:	68fb      	ldr	r3, [r7, #12]
 800069c:	2b00      	cmp	r3, #0
 800069e:	d003      	beq.n	80006a8 <frame_expect_req+0x1e>
 80006a0:	68ba      	ldr	r2, [r7, #8]
 80006a2:	683b      	ldr	r3, [r7, #0]
 80006a4:	429a      	cmp	r2, r3
 80006a6:	d202      	bcs.n	80006ae <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 80006a8:	f04f 33ff 	mov.w	r3, #4294967295
 80006ac:	e012      	b.n	80006d4 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 80006ae:	2355      	movs	r3, #85	@ 0x55
 80006b0:	22aa      	movs	r2, #170	@ 0xaa
 80006b2:	68b9      	ldr	r1, [r7, #8]
 80006b4:	68f8      	ldr	r0, [r7, #12]
 80006b6:	f7ff ffc1 	bl	800063c <has_header_tail>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d005      	beq.n	80006cc <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 80006c0:	68fb      	ldr	r3, [r7, #12]
 80006c2:	3301      	adds	r3, #1
 80006c4:	781b      	ldrb	r3, [r3, #0]
 80006c6:	79fa      	ldrb	r2, [r7, #7]
 80006c8:	429a      	cmp	r2, r3
 80006ca:	d002      	beq.n	80006d2 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 80006cc:	f06f 0301 	mvn.w	r3, #1
 80006d0:	e000      	b.n	80006d4 <frame_expect_req+0x4a>
	return PROTO_OK;
 80006d2:	2300      	movs	r3, #0
}
 80006d4:	4618      	mov	r0, r3
 80006d6:	3710      	adds	r7, #16
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}

080006dc <encoder_status_req_decoder>:
#include "Protocol/Requests/encoder_status_request.h"

int encoder_status_req_decoder(const uint8_t *raw, uint32_t len, encoder_status_req_t *out) {
 80006dc:	b580      	push	{r7, lr}
 80006de:	b086      	sub	sp, #24
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	60f8      	str	r0, [r7, #12]
 80006e4:	60b9      	str	r1, [r7, #8]
 80006e6:	607a      	str	r2, [r7, #4]
    if (!raw || !out) return PROTO_ERR_ARG;
 80006e8:	68fb      	ldr	r3, [r7, #12]
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d002      	beq.n	80006f4 <encoder_status_req_decoder+0x18>
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d102      	bne.n	80006fa <encoder_status_req_decoder+0x1e>
 80006f4:	f04f 33ff 	mov.w	r3, #4294967295
 80006f8:	e011      	b.n	800071e <encoder_status_req_decoder+0x42>
    int st = frame_expect_req(raw, len, REQ_ENCODER_STATUS, 4);
 80006fa:	2304      	movs	r3, #4
 80006fc:	2225      	movs	r2, #37	@ 0x25
 80006fe:	68b9      	ldr	r1, [r7, #8]
 8000700:	68f8      	ldr	r0, [r7, #12]
 8000702:	f7ff ffc2 	bl	800068a <frame_expect_req>
 8000706:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK) return st;
 8000708:	697b      	ldr	r3, [r7, #20]
 800070a:	2b00      	cmp	r3, #0
 800070c:	d001      	beq.n	8000712 <encoder_status_req_decoder+0x36>
 800070e:	697b      	ldr	r3, [r7, #20]
 8000710:	e005      	b.n	800071e <encoder_status_req_decoder+0x42>
    out->frameId = raw[2];
 8000712:	68fb      	ldr	r3, [r7, #12]
 8000714:	3302      	adds	r3, #2
 8000716:	781a      	ldrb	r2, [r3, #0]
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	701a      	strb	r2, [r3, #0]
    return PROTO_OK;
 800071c:	2300      	movs	r3, #0
}
 800071e:	4618      	mov	r0, r3
 8000720:	3718      	adds	r7, #24
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}

08000726 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000726:	b480      	push	{r7}
 8000728:	b085      	sub	sp, #20
 800072a:	af00      	add	r7, sp, #0
 800072c:	60f8      	str	r0, [r7, #12]
 800072e:	60b9      	str	r1, [r7, #8]
 8000730:	4611      	mov	r1, r2
 8000732:	461a      	mov	r2, r3
 8000734:	460b      	mov	r3, r1
 8000736:	71fb      	strb	r3, [r7, #7]
 8000738:	4613      	mov	r3, r2
 800073a:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 800073c:	68fb      	ldr	r3, [r7, #12]
 800073e:	2b00      	cmp	r3, #0
 8000740:	d011      	beq.n	8000766 <has_header_tail+0x40>
 8000742:	68bb      	ldr	r3, [r7, #8]
 8000744:	2b01      	cmp	r3, #1
 8000746:	d90e      	bls.n	8000766 <has_header_tail+0x40>
 8000748:	68fb      	ldr	r3, [r7, #12]
 800074a:	781b      	ldrb	r3, [r3, #0]
 800074c:	79fa      	ldrb	r2, [r7, #7]
 800074e:	429a      	cmp	r2, r3
 8000750:	d109      	bne.n	8000766 <has_header_tail+0x40>
 8000752:	68bb      	ldr	r3, [r7, #8]
 8000754:	3b01      	subs	r3, #1
 8000756:	68fa      	ldr	r2, [r7, #12]
 8000758:	4413      	add	r3, r2
 800075a:	781b      	ldrb	r3, [r3, #0]
 800075c:	79ba      	ldrb	r2, [r7, #6]
 800075e:	429a      	cmp	r2, r3
 8000760:	d101      	bne.n	8000766 <has_header_tail+0x40>
 8000762:	2301      	movs	r3, #1
 8000764:	e000      	b.n	8000768 <has_header_tail+0x42>
 8000766:	2300      	movs	r3, #0
}
 8000768:	4618      	mov	r0, r3
 800076a:	3714      	adds	r7, #20
 800076c:	46bd      	mov	sp, r7
 800076e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000772:	4770      	bx	lr

08000774 <be16_read>:
static inline uint16_t be16_read(const uint8_t *p) {
 8000774:	b480      	push	{r7}
 8000776:	b083      	sub	sp, #12
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
	return (uint16_t) ((((uint16_t) p[0]) << 8) | p[1]);
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	b21b      	sxth	r3, r3
 8000782:	021b      	lsls	r3, r3, #8
 8000784:	b21a      	sxth	r2, r3
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	3301      	adds	r3, #1
 800078a:	781b      	ldrb	r3, [r3, #0]
 800078c:	b21b      	sxth	r3, r3
 800078e:	4313      	orrs	r3, r2
 8000790:	b21b      	sxth	r3, r3
 8000792:	b29b      	uxth	r3, r3
}
 8000794:	4618      	mov	r0, r3
 8000796:	370c      	adds	r7, #12
 8000798:	46bd      	mov	sp, r7
 800079a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079e:	4770      	bx	lr

080007a0 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b084      	sub	sp, #16
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	60f8      	str	r0, [r7, #12]
 80007a8:	60b9      	str	r1, [r7, #8]
 80007aa:	603b      	str	r3, [r7, #0]
 80007ac:	4613      	mov	r3, r2
 80007ae:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 80007b0:	68fb      	ldr	r3, [r7, #12]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d003      	beq.n	80007be <frame_expect_req+0x1e>
 80007b6:	68ba      	ldr	r2, [r7, #8]
 80007b8:	683b      	ldr	r3, [r7, #0]
 80007ba:	429a      	cmp	r2, r3
 80007bc:	d202      	bcs.n	80007c4 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 80007be:	f04f 33ff 	mov.w	r3, #4294967295
 80007c2:	e012      	b.n	80007ea <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 80007c4:	2355      	movs	r3, #85	@ 0x55
 80007c6:	22aa      	movs	r2, #170	@ 0xaa
 80007c8:	68b9      	ldr	r1, [r7, #8]
 80007ca:	68f8      	ldr	r0, [r7, #12]
 80007cc:	f7ff ffab 	bl	8000726 <has_header_tail>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d005      	beq.n	80007e2 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 80007d6:	68fb      	ldr	r3, [r7, #12]
 80007d8:	3301      	adds	r3, #1
 80007da:	781b      	ldrb	r3, [r3, #0]
 80007dc:	79fa      	ldrb	r2, [r7, #7]
 80007de:	429a      	cmp	r2, r3
 80007e0:	d002      	beq.n	80007e8 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 80007e2:	f06f 0301 	mvn.w	r3, #1
 80007e6:	e000      	b.n	80007ea <frame_expect_req+0x4a>
	return PROTO_OK;
 80007e8:	2300      	movs	r3, #0
}
 80007ea:	4618      	mov	r0, r3
 80007ec:	3710      	adds	r7, #16
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}

080007f2 <led_ctrl_req_decoder>:
// [7]=paridade (XOR dos bytes 1..6), [8]=0x55

#define LED_CTRL_PARITY_LAST_INDEX 6u
#define LED_CTRL_PARITY_INDEX 7u

int led_ctrl_req_decoder(const uint8_t *raw, uint32_t len, led_ctrl_req_t *out) {
 80007f2:	b580      	push	{r7, lr}
 80007f4:	b086      	sub	sp, #24
 80007f6:	af00      	add	r7, sp, #0
 80007f8:	60f8      	str	r0, [r7, #12]
 80007fa:	60b9      	str	r1, [r7, #8]
 80007fc:	607a      	str	r2, [r7, #4]
    if (!raw || !out)
 80007fe:	68fb      	ldr	r3, [r7, #12]
 8000800:	2b00      	cmp	r3, #0
 8000802:	d002      	beq.n	800080a <led_ctrl_req_decoder+0x18>
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	2b00      	cmp	r3, #0
 8000808:	d102      	bne.n	8000810 <led_ctrl_req_decoder+0x1e>
        return PROTO_ERR_ARG;
 800080a:	f04f 33ff 	mov.w	r3, #4294967295
 800080e:	e02a      	b.n	8000866 <led_ctrl_req_decoder+0x74>
    if (len > LED_CTRL_REQ_PADDED_TOTAL_LEN)
 8000810:	68bb      	ldr	r3, [r7, #8]
 8000812:	2b2a      	cmp	r3, #42	@ 0x2a
 8000814:	d902      	bls.n	800081c <led_ctrl_req_decoder+0x2a>
        return PROTO_ERR_RANGE;
 8000816:	f06f 0303 	mvn.w	r3, #3
 800081a:	e024      	b.n	8000866 <led_ctrl_req_decoder+0x74>
    int st = frame_expect_req(raw, len, REQ_LED_CTRL, LED_CTRL_REQ_TOTAL_LEN);
 800081c:	2309      	movs	r3, #9
 800081e:	2207      	movs	r2, #7
 8000820:	68b9      	ldr	r1, [r7, #8]
 8000822:	68f8      	ldr	r0, [r7, #12]
 8000824:	f7ff ffbc 	bl	80007a0 <frame_expect_req>
 8000828:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK)
 800082a:	697b      	ldr	r3, [r7, #20]
 800082c:	2b00      	cmp	r3, #0
 800082e:	d001      	beq.n	8000834 <led_ctrl_req_decoder+0x42>
        return st;
 8000830:	697b      	ldr	r3, [r7, #20]
 8000832:	e018      	b.n	8000866 <led_ctrl_req_decoder+0x74>
    out->frameId = raw[2];
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	3302      	adds	r3, #2
 8000838:	781a      	ldrb	r2, [r3, #0]
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	701a      	strb	r2, [r3, #0]
    out->ledMask = raw[3];
 800083e:	68fb      	ldr	r3, [r7, #12]
 8000840:	3303      	adds	r3, #3
 8000842:	781a      	ldrb	r2, [r3, #0]
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	705a      	strb	r2, [r3, #1]
    out->channel[0].mode = raw[4];
 8000848:	68fb      	ldr	r3, [r7, #12]
 800084a:	3304      	adds	r3, #4
 800084c:	781a      	ldrb	r2, [r3, #0]
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	709a      	strb	r2, [r3, #2]
    out->channel[0].frequency = be16_read(raw + 5);
 8000852:	68fb      	ldr	r3, [r7, #12]
 8000854:	3305      	adds	r3, #5
 8000856:	4618      	mov	r0, r3
 8000858:	f7ff ff8c 	bl	8000774 <be16_read>
 800085c:	4603      	mov	r3, r0
 800085e:	461a      	mov	r2, r3
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	809a      	strh	r2, [r3, #4]
    return PROTO_OK;
 8000864:	2300      	movs	r3, #0
}
 8000866:	4618      	mov	r0, r3
 8000868:	3718      	adds	r7, #24
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}

0800086e <has_header_tail>:
		uint8_t header, uint8_t tail) {
 800086e:	b480      	push	{r7}
 8000870:	b085      	sub	sp, #20
 8000872:	af00      	add	r7, sp, #0
 8000874:	60f8      	str	r0, [r7, #12]
 8000876:	60b9      	str	r1, [r7, #8]
 8000878:	4611      	mov	r1, r2
 800087a:	461a      	mov	r2, r3
 800087c:	460b      	mov	r3, r1
 800087e:	71fb      	strb	r3, [r7, #7]
 8000880:	4613      	mov	r3, r2
 8000882:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000884:	68fb      	ldr	r3, [r7, #12]
 8000886:	2b00      	cmp	r3, #0
 8000888:	d011      	beq.n	80008ae <has_header_tail+0x40>
 800088a:	68bb      	ldr	r3, [r7, #8]
 800088c:	2b01      	cmp	r3, #1
 800088e:	d90e      	bls.n	80008ae <has_header_tail+0x40>
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	781b      	ldrb	r3, [r3, #0]
 8000894:	79fa      	ldrb	r2, [r7, #7]
 8000896:	429a      	cmp	r2, r3
 8000898:	d109      	bne.n	80008ae <has_header_tail+0x40>
 800089a:	68bb      	ldr	r3, [r7, #8]
 800089c:	3b01      	subs	r3, #1
 800089e:	68fa      	ldr	r2, [r7, #12]
 80008a0:	4413      	add	r3, r2
 80008a2:	781b      	ldrb	r3, [r3, #0]
 80008a4:	79ba      	ldrb	r2, [r7, #6]
 80008a6:	429a      	cmp	r2, r3
 80008a8:	d101      	bne.n	80008ae <has_header_tail+0x40>
 80008aa:	2301      	movs	r3, #1
 80008ac:	e000      	b.n	80008b0 <has_header_tail+0x42>
 80008ae:	2300      	movs	r3, #0
}
 80008b0:	4618      	mov	r0, r3
 80008b2:	3714      	adds	r7, #20
 80008b4:	46bd      	mov	sp, r7
 80008b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ba:	4770      	bx	lr

080008bc <be16_read>:
static inline uint16_t be16_read(const uint8_t *p) {
 80008bc:	b480      	push	{r7}
 80008be:	b083      	sub	sp, #12
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
	return (uint16_t) ((((uint16_t) p[0]) << 8) | p[1]);
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	781b      	ldrb	r3, [r3, #0]
 80008c8:	b21b      	sxth	r3, r3
 80008ca:	021b      	lsls	r3, r3, #8
 80008cc:	b21a      	sxth	r2, r3
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	3301      	adds	r3, #1
 80008d2:	781b      	ldrb	r3, [r3, #0]
 80008d4:	b21b      	sxth	r3, r3
 80008d6:	4313      	orrs	r3, r2
 80008d8:	b21b      	sxth	r3, r3
 80008da:	b29b      	uxth	r3, r3
}
 80008dc:	4618      	mov	r0, r3
 80008de:	370c      	adds	r7, #12
 80008e0:	46bd      	mov	sp, r7
 80008e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e6:	4770      	bx	lr

080008e8 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b084      	sub	sp, #16
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	60f8      	str	r0, [r7, #12]
 80008f0:	60b9      	str	r1, [r7, #8]
 80008f2:	603b      	str	r3, [r7, #0]
 80008f4:	4613      	mov	r3, r2
 80008f6:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 80008f8:	68fb      	ldr	r3, [r7, #12]
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d003      	beq.n	8000906 <frame_expect_req+0x1e>
 80008fe:	68ba      	ldr	r2, [r7, #8]
 8000900:	683b      	ldr	r3, [r7, #0]
 8000902:	429a      	cmp	r2, r3
 8000904:	d202      	bcs.n	800090c <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000906:	f04f 33ff 	mov.w	r3, #4294967295
 800090a:	e012      	b.n	8000932 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 800090c:	2355      	movs	r3, #85	@ 0x55
 800090e:	22aa      	movs	r2, #170	@ 0xaa
 8000910:	68b9      	ldr	r1, [r7, #8]
 8000912:	68f8      	ldr	r0, [r7, #12]
 8000914:	f7ff ffab 	bl	800086e <has_header_tail>
 8000918:	4603      	mov	r3, r0
 800091a:	2b00      	cmp	r3, #0
 800091c:	d005      	beq.n	800092a <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 800091e:	68fb      	ldr	r3, [r7, #12]
 8000920:	3301      	adds	r3, #1
 8000922:	781b      	ldrb	r3, [r3, #0]
 8000924:	79fa      	ldrb	r2, [r7, #7]
 8000926:	429a      	cmp	r2, r3
 8000928:	d002      	beq.n	8000930 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 800092a:	f06f 0301 	mvn.w	r3, #1
 800092e:	e000      	b.n	8000932 <frame_expect_req+0x4a>
	return PROTO_OK;
 8000930:	2300      	movs	r3, #0
}
 8000932:	4618      	mov	r0, r3
 8000934:	3710      	adds	r7, #16
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}

0800093a <motion_auto_friction_req_decoder>:
#include "Protocol/Requests/motion_auto_friction_request.h"

int motion_auto_friction_req_decoder(const uint8_t *raw, uint32_t len,
                                     motion_auto_friction_req_t *out) {
 800093a:	b580      	push	{r7, lr}
 800093c:	b086      	sub	sp, #24
 800093e:	af00      	add	r7, sp, #0
 8000940:	60f8      	str	r0, [r7, #12]
 8000942:	60b9      	str	r1, [r7, #8]
 8000944:	607a      	str	r2, [r7, #4]
    if (!raw || !out) return PROTO_ERR_ARG;
 8000946:	68fb      	ldr	r3, [r7, #12]
 8000948:	2b00      	cmp	r3, #0
 800094a:	d002      	beq.n	8000952 <motion_auto_friction_req_decoder+0x18>
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	2b00      	cmp	r3, #0
 8000950:	d102      	bne.n	8000958 <motion_auto_friction_req_decoder+0x1e>
 8000952:	f04f 33ff 	mov.w	r3, #4294967295
 8000956:	e024      	b.n	80009a2 <motion_auto_friction_req_decoder+0x68>
    int st = frame_expect_req(raw, len, REQ_MOTION_AUTO_FRICTION, 8);
 8000958:	2308      	movs	r3, #8
 800095a:	2269      	movs	r2, #105	@ 0x69
 800095c:	68b9      	ldr	r1, [r7, #8]
 800095e:	68f8      	ldr	r0, [r7, #12]
 8000960:	f7ff ffc2 	bl	80008e8 <frame_expect_req>
 8000964:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK) return st;
 8000966:	697b      	ldr	r3, [r7, #20]
 8000968:	2b00      	cmp	r3, #0
 800096a:	d001      	beq.n	8000970 <motion_auto_friction_req_decoder+0x36>
 800096c:	697b      	ldr	r3, [r7, #20]
 800096e:	e018      	b.n	80009a2 <motion_auto_friction_req_decoder+0x68>
    out->frameId          = raw[2];
 8000970:	68fb      	ldr	r3, [r7, #12]
 8000972:	3302      	adds	r3, #2
 8000974:	781a      	ldrb	r2, [r3, #0]
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	701a      	strb	r2, [r3, #0]
    out->revolutions      = raw[3];
 800097a:	68fb      	ldr	r3, [r7, #12]
 800097c:	3303      	adds	r3, #3
 800097e:	781a      	ldrb	r2, [r3, #0]
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	705a      	strb	r2, [r3, #1]
    out->friction_segment = raw[4];
 8000984:	68fb      	ldr	r3, [r7, #12]
 8000986:	3304      	adds	r3, #4
 8000988:	781a      	ldrb	r2, [r3, #0]
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	709a      	strb	r2, [r3, #2]
    out->sample_limit     = be16_read(&raw[5]);
 800098e:	68fb      	ldr	r3, [r7, #12]
 8000990:	3305      	adds	r3, #5
 8000992:	4618      	mov	r0, r3
 8000994:	f7ff ff92 	bl	80008bc <be16_read>
 8000998:	4603      	mov	r3, r0
 800099a:	461a      	mov	r2, r3
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	809a      	strh	r2, [r3, #4]
    return PROTO_OK;
 80009a0:	2300      	movs	r3, #0
}
 80009a2:	4618      	mov	r0, r3
 80009a4:	3718      	adds	r7, #24
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}

080009aa <motion_auto_friction_req_make_default>:
int motion_auto_friction_req_set_parity(uint8_t *raw, uint32_t len) {
    (void)raw; (void)len;
    return 0;
}

motion_auto_friction_req_t motion_auto_friction_req_make_default(void) {
 80009aa:	b480      	push	{r7}
 80009ac:	b085      	sub	sp, #20
 80009ae:	af00      	add	r7, sp, #0
 80009b0:	6078      	str	r0, [r7, #4]
    motion_auto_friction_req_t d = {0};
 80009b2:	f107 0308 	add.w	r3, r7, #8
 80009b6:	2200      	movs	r2, #0
 80009b8:	601a      	str	r2, [r3, #0]
 80009ba:	809a      	strh	r2, [r3, #4]
    return d;
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	461a      	mov	r2, r3
 80009c0:	f107 0308 	add.w	r3, r7, #8
 80009c4:	6818      	ldr	r0, [r3, #0]
 80009c6:	6010      	str	r0, [r2, #0]
 80009c8:	889b      	ldrh	r3, [r3, #4]
 80009ca:	8093      	strh	r3, [r2, #4]
}
 80009cc:	6878      	ldr	r0, [r7, #4]
 80009ce:	3714      	adds	r7, #20
 80009d0:	46bd      	mov	sp, r7
 80009d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d6:	4770      	bx	lr

080009d8 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 80009d8:	b480      	push	{r7}
 80009da:	b085      	sub	sp, #20
 80009dc:	af00      	add	r7, sp, #0
 80009de:	60f8      	str	r0, [r7, #12]
 80009e0:	60b9      	str	r1, [r7, #8]
 80009e2:	4611      	mov	r1, r2
 80009e4:	461a      	mov	r2, r3
 80009e6:	460b      	mov	r3, r1
 80009e8:	71fb      	strb	r3, [r7, #7]
 80009ea:	4613      	mov	r3, r2
 80009ec:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 80009ee:	68fb      	ldr	r3, [r7, #12]
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d011      	beq.n	8000a18 <has_header_tail+0x40>
 80009f4:	68bb      	ldr	r3, [r7, #8]
 80009f6:	2b01      	cmp	r3, #1
 80009f8:	d90e      	bls.n	8000a18 <has_header_tail+0x40>
 80009fa:	68fb      	ldr	r3, [r7, #12]
 80009fc:	781b      	ldrb	r3, [r3, #0]
 80009fe:	79fa      	ldrb	r2, [r7, #7]
 8000a00:	429a      	cmp	r2, r3
 8000a02:	d109      	bne.n	8000a18 <has_header_tail+0x40>
 8000a04:	68bb      	ldr	r3, [r7, #8]
 8000a06:	3b01      	subs	r3, #1
 8000a08:	68fa      	ldr	r2, [r7, #12]
 8000a0a:	4413      	add	r3, r2
 8000a0c:	781b      	ldrb	r3, [r3, #0]
 8000a0e:	79ba      	ldrb	r2, [r7, #6]
 8000a10:	429a      	cmp	r2, r3
 8000a12:	d101      	bne.n	8000a18 <has_header_tail+0x40>
 8000a14:	2301      	movs	r3, #1
 8000a16:	e000      	b.n	8000a1a <has_header_tail+0x42>
 8000a18:	2300      	movs	r3, #0
}
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	3714      	adds	r7, #20
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a24:	4770      	bx	lr

08000a26 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000a26:	b580      	push	{r7, lr}
 8000a28:	b084      	sub	sp, #16
 8000a2a:	af00      	add	r7, sp, #0
 8000a2c:	60f8      	str	r0, [r7, #12]
 8000a2e:	60b9      	str	r1, [r7, #8]
 8000a30:	603b      	str	r3, [r7, #0]
 8000a32:	4613      	mov	r3, r2
 8000a34:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000a36:	68fb      	ldr	r3, [r7, #12]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d003      	beq.n	8000a44 <frame_expect_req+0x1e>
 8000a3c:	68ba      	ldr	r2, [r7, #8]
 8000a3e:	683b      	ldr	r3, [r7, #0]
 8000a40:	429a      	cmp	r2, r3
 8000a42:	d202      	bcs.n	8000a4a <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000a44:	f04f 33ff 	mov.w	r3, #4294967295
 8000a48:	e012      	b.n	8000a70 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000a4a:	2355      	movs	r3, #85	@ 0x55
 8000a4c:	22aa      	movs	r2, #170	@ 0xaa
 8000a4e:	68b9      	ldr	r1, [r7, #8]
 8000a50:	68f8      	ldr	r0, [r7, #12]
 8000a52:	f7ff ffc1 	bl	80009d8 <has_header_tail>
 8000a56:	4603      	mov	r3, r0
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d005      	beq.n	8000a68 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000a5c:	68fb      	ldr	r3, [r7, #12]
 8000a5e:	3301      	adds	r3, #1
 8000a60:	781b      	ldrb	r3, [r3, #0]
 8000a62:	79fa      	ldrb	r2, [r7, #7]
 8000a64:	429a      	cmp	r2, r3
 8000a66:	d002      	beq.n	8000a6e <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000a68:	f06f 0301 	mvn.w	r3, #1
 8000a6c:	e000      	b.n	8000a70 <frame_expect_req+0x4a>
	return PROTO_OK;
 8000a6e:	2300      	movs	r3, #0
}
 8000a70:	4618      	mov	r0, r3
 8000a72:	3710      	adds	r7, #16
 8000a74:	46bd      	mov	sp, r7
 8000a76:	bd80      	pop	{r7, pc}

08000a78 <move_end_req_decoder>:
#include "Protocol/Requests/move_end_request.h"

int move_end_req_decoder(const uint8_t *raw, uint32_t len, move_end_req_t *out) {
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b086      	sub	sp, #24
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	60f8      	str	r0, [r7, #12]
 8000a80:	60b9      	str	r1, [r7, #8]
 8000a82:	607a      	str	r2, [r7, #4]
	if (!raw || !out)
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d002      	beq.n	8000a90 <move_end_req_decoder+0x18>
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d102      	bne.n	8000a96 <move_end_req_decoder+0x1e>
		return PROTO_ERR_ARG;
 8000a90:	f04f 33ff 	mov.w	r3, #4294967295
 8000a94:	e011      	b.n	8000aba <move_end_req_decoder+0x42>
	int st = frame_expect_req(raw, len, REQ_MOVE_END, 4);
 8000a96:	2304      	movs	r3, #4
 8000a98:	2206      	movs	r2, #6
 8000a9a:	68b9      	ldr	r1, [r7, #8]
 8000a9c:	68f8      	ldr	r0, [r7, #12]
 8000a9e:	f7ff ffc2 	bl	8000a26 <frame_expect_req>
 8000aa2:	6178      	str	r0, [r7, #20]
	if (st != PROTO_OK)
 8000aa4:	697b      	ldr	r3, [r7, #20]
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d001      	beq.n	8000aae <move_end_req_decoder+0x36>
		return st;
 8000aaa:	697b      	ldr	r3, [r7, #20]
 8000aac:	e005      	b.n	8000aba <move_end_req_decoder+0x42>
	out->frameId = raw[2];
 8000aae:	68fb      	ldr	r3, [r7, #12]
 8000ab0:	3302      	adds	r3, #2
 8000ab2:	781a      	ldrb	r2, [r3, #0]
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	701a      	strb	r2, [r3, #0]
	return PROTO_OK;
 8000ab8:	2300      	movs	r3, #0
}
 8000aba:	4618      	mov	r0, r3
 8000abc:	3718      	adds	r7, #24
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}

08000ac2 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000ac2:	b480      	push	{r7}
 8000ac4:	b085      	sub	sp, #20
 8000ac6:	af00      	add	r7, sp, #0
 8000ac8:	60f8      	str	r0, [r7, #12]
 8000aca:	60b9      	str	r1, [r7, #8]
 8000acc:	4611      	mov	r1, r2
 8000ace:	461a      	mov	r2, r3
 8000ad0:	460b      	mov	r3, r1
 8000ad2:	71fb      	strb	r3, [r7, #7]
 8000ad4:	4613      	mov	r3, r2
 8000ad6:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d011      	beq.n	8000b02 <has_header_tail+0x40>
 8000ade:	68bb      	ldr	r3, [r7, #8]
 8000ae0:	2b01      	cmp	r3, #1
 8000ae2:	d90e      	bls.n	8000b02 <has_header_tail+0x40>
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	781b      	ldrb	r3, [r3, #0]
 8000ae8:	79fa      	ldrb	r2, [r7, #7]
 8000aea:	429a      	cmp	r2, r3
 8000aec:	d109      	bne.n	8000b02 <has_header_tail+0x40>
 8000aee:	68bb      	ldr	r3, [r7, #8]
 8000af0:	3b01      	subs	r3, #1
 8000af2:	68fa      	ldr	r2, [r7, #12]
 8000af4:	4413      	add	r3, r2
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	79ba      	ldrb	r2, [r7, #6]
 8000afa:	429a      	cmp	r2, r3
 8000afc:	d101      	bne.n	8000b02 <has_header_tail+0x40>
 8000afe:	2301      	movs	r3, #1
 8000b00:	e000      	b.n	8000b04 <has_header_tail+0x42>
 8000b02:	2300      	movs	r3, #0
}
 8000b04:	4618      	mov	r0, r3
 8000b06:	3714      	adds	r7, #20
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0e:	4770      	bx	lr

08000b10 <be16_read>:
static inline uint16_t be16_read(const uint8_t *p) {
 8000b10:	b480      	push	{r7}
 8000b12:	b083      	sub	sp, #12
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
	return (uint16_t) ((((uint16_t) p[0]) << 8) | p[1]);
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	781b      	ldrb	r3, [r3, #0]
 8000b1c:	b21b      	sxth	r3, r3
 8000b1e:	021b      	lsls	r3, r3, #8
 8000b20:	b21a      	sxth	r2, r3
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	3301      	adds	r3, #1
 8000b26:	781b      	ldrb	r3, [r3, #0]
 8000b28:	b21b      	sxth	r3, r3
 8000b2a:	4313      	orrs	r3, r2
 8000b2c:	b21b      	sxth	r3, r3
 8000b2e:	b29b      	uxth	r3, r3
}
 8000b30:	4618      	mov	r0, r3
 8000b32:	370c      	adds	r7, #12
 8000b34:	46bd      	mov	sp, r7
 8000b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3a:	4770      	bx	lr

08000b3c <be32_read>:
static inline uint32_t be32_read(const uint8_t *p) {
 8000b3c:	b480      	push	{r7}
 8000b3e:	b083      	sub	sp, #12
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
	return (((uint32_t) p[0] << 24) | ((uint32_t) p[1] << 16)
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	781b      	ldrb	r3, [r3, #0]
 8000b48:	061a      	lsls	r2, r3, #24
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	3301      	adds	r3, #1
 8000b4e:	781b      	ldrb	r3, [r3, #0]
 8000b50:	041b      	lsls	r3, r3, #16
 8000b52:	431a      	orrs	r2, r3
			| ((uint32_t) p[2] << 8) | (uint32_t) p[3]);
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	3302      	adds	r3, #2
 8000b58:	781b      	ldrb	r3, [r3, #0]
 8000b5a:	021b      	lsls	r3, r3, #8
 8000b5c:	4313      	orrs	r3, r2
 8000b5e:	687a      	ldr	r2, [r7, #4]
 8000b60:	3203      	adds	r2, #3
 8000b62:	7812      	ldrb	r2, [r2, #0]
 8000b64:	4313      	orrs	r3, r2
}
 8000b66:	4618      	mov	r0, r3
 8000b68:	370c      	adds	r7, #12
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b70:	4770      	bx	lr

08000b72 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000b72:	b580      	push	{r7, lr}
 8000b74:	b084      	sub	sp, #16
 8000b76:	af00      	add	r7, sp, #0
 8000b78:	60f8      	str	r0, [r7, #12]
 8000b7a:	60b9      	str	r1, [r7, #8]
 8000b7c:	603b      	str	r3, [r7, #0]
 8000b7e:	4613      	mov	r3, r2
 8000b80:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000b82:	68fb      	ldr	r3, [r7, #12]
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d003      	beq.n	8000b90 <frame_expect_req+0x1e>
 8000b88:	68ba      	ldr	r2, [r7, #8]
 8000b8a:	683b      	ldr	r3, [r7, #0]
 8000b8c:	429a      	cmp	r2, r3
 8000b8e:	d202      	bcs.n	8000b96 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000b90:	f04f 33ff 	mov.w	r3, #4294967295
 8000b94:	e012      	b.n	8000bbc <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000b96:	2355      	movs	r3, #85	@ 0x55
 8000b98:	22aa      	movs	r2, #170	@ 0xaa
 8000b9a:	68b9      	ldr	r1, [r7, #8]
 8000b9c:	68f8      	ldr	r0, [r7, #12]
 8000b9e:	f7ff ff90 	bl	8000ac2 <has_header_tail>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d005      	beq.n	8000bb4 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	3301      	adds	r3, #1
 8000bac:	781b      	ldrb	r3, [r3, #0]
 8000bae:	79fa      	ldrb	r2, [r7, #7]
 8000bb0:	429a      	cmp	r2, r3
 8000bb2:	d002      	beq.n	8000bba <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000bb4:	f06f 0301 	mvn.w	r3, #1
 8000bb8:	e000      	b.n	8000bbc <frame_expect_req+0x4a>
	return PROTO_OK;
 8000bba:	2300      	movs	r3, #0
}
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	3710      	adds	r7, #16
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}

08000bc4 <move_queue_add_req_decoder>:
#include "Protocol/Requests/move_queue_add_request.h"

int move_queue_add_req_decoder(const uint8_t *raw, uint32_t len,
		move_queue_add_req_t *out) {
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b086      	sub	sp, #24
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	60f8      	str	r0, [r7, #12]
 8000bcc:	60b9      	str	r1, [r7, #8]
 8000bce:	607a      	str	r2, [r7, #4]
	if (!raw || !out)
 8000bd0:	68fb      	ldr	r3, [r7, #12]
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d002      	beq.n	8000bdc <move_queue_add_req_decoder+0x18>
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d102      	bne.n	8000be2 <move_queue_add_req_decoder+0x1e>
		return PROTO_ERR_ARG;
 8000bdc:	f04f 33ff 	mov.w	r3, #4294967295
 8000be0:	e09a      	b.n	8000d18 <move_queue_add_req_decoder+0x154>
	int st = frame_expect_req(raw, len, REQ_MOVE_QUEUE_ADD, 42);
 8000be2:	232a      	movs	r3, #42	@ 0x2a
 8000be4:	2201      	movs	r2, #1
 8000be6:	68b9      	ldr	r1, [r7, #8]
 8000be8:	68f8      	ldr	r0, [r7, #12]
 8000bea:	f7ff ffc2 	bl	8000b72 <frame_expect_req>
 8000bee:	6178      	str	r0, [r7, #20]
	if (st != PROTO_OK)
 8000bf0:	697b      	ldr	r3, [r7, #20]
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d001      	beq.n	8000bfa <move_queue_add_req_decoder+0x36>
		return st;
 8000bf6:	697b      	ldr	r3, [r7, #20]
 8000bf8:	e08e      	b.n	8000d18 <move_queue_add_req_decoder+0x154>
	out->frameId = raw[2];
 8000bfa:	68fb      	ldr	r3, [r7, #12]
 8000bfc:	3302      	adds	r3, #2
 8000bfe:	781a      	ldrb	r2, [r3, #0]
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	701a      	strb	r2, [r3, #0]
	out->dirMask = raw[3];
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	3303      	adds	r3, #3
 8000c08:	781a      	ldrb	r2, [r3, #0]
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	705a      	strb	r2, [r3, #1]
	out->vx = be16_read(&raw[4]);
 8000c0e:	68fb      	ldr	r3, [r7, #12]
 8000c10:	3304      	adds	r3, #4
 8000c12:	4618      	mov	r0, r3
 8000c14:	f7ff ff7c 	bl	8000b10 <be16_read>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	461a      	mov	r2, r3
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	805a      	strh	r2, [r3, #2]
	out->sx = be32_read(&raw[6]);
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	3306      	adds	r3, #6
 8000c24:	4618      	mov	r0, r3
 8000c26:	f7ff ff89 	bl	8000b3c <be32_read>
 8000c2a:	4602      	mov	r2, r0
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	605a      	str	r2, [r3, #4]
	out->vy = be16_read(&raw[10]);
 8000c30:	68fb      	ldr	r3, [r7, #12]
 8000c32:	330a      	adds	r3, #10
 8000c34:	4618      	mov	r0, r3
 8000c36:	f7ff ff6b 	bl	8000b10 <be16_read>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	461a      	mov	r2, r3
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	811a      	strh	r2, [r3, #8]
	out->sy = be32_read(&raw[12]);
 8000c42:	68fb      	ldr	r3, [r7, #12]
 8000c44:	330c      	adds	r3, #12
 8000c46:	4618      	mov	r0, r3
 8000c48:	f7ff ff78 	bl	8000b3c <be32_read>
 8000c4c:	4602      	mov	r2, r0
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	60da      	str	r2, [r3, #12]
	out->vz = be16_read(&raw[16]);
 8000c52:	68fb      	ldr	r3, [r7, #12]
 8000c54:	3310      	adds	r3, #16
 8000c56:	4618      	mov	r0, r3
 8000c58:	f7ff ff5a 	bl	8000b10 <be16_read>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	461a      	mov	r2, r3
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	821a      	strh	r2, [r3, #16]
	out->sz = be32_read(&raw[18]);
 8000c64:	68fb      	ldr	r3, [r7, #12]
 8000c66:	3312      	adds	r3, #18
 8000c68:	4618      	mov	r0, r3
 8000c6a:	f7ff ff67 	bl	8000b3c <be32_read>
 8000c6e:	4602      	mov	r2, r0
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	615a      	str	r2, [r3, #20]
	out->kp_x = be16_read(&raw[22]);
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	3316      	adds	r3, #22
 8000c78:	4618      	mov	r0, r3
 8000c7a:	f7ff ff49 	bl	8000b10 <be16_read>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	461a      	mov	r2, r3
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	831a      	strh	r2, [r3, #24]
	out->ki_x = be16_read(&raw[24]);
 8000c86:	68fb      	ldr	r3, [r7, #12]
 8000c88:	3318      	adds	r3, #24
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f7ff ff40 	bl	8000b10 <be16_read>
 8000c90:	4603      	mov	r3, r0
 8000c92:	461a      	mov	r2, r3
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	835a      	strh	r2, [r3, #26]
	out->kd_x = be16_read(&raw[26]);
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	331a      	adds	r3, #26
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	f7ff ff37 	bl	8000b10 <be16_read>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	461a      	mov	r2, r3
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	839a      	strh	r2, [r3, #28]
	out->kp_y = be16_read(&raw[28]);
 8000caa:	68fb      	ldr	r3, [r7, #12]
 8000cac:	331c      	adds	r3, #28
 8000cae:	4618      	mov	r0, r3
 8000cb0:	f7ff ff2e 	bl	8000b10 <be16_read>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	461a      	mov	r2, r3
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	83da      	strh	r2, [r3, #30]
	out->ki_y = be16_read(&raw[30]);
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	331e      	adds	r3, #30
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	f7ff ff25 	bl	8000b10 <be16_read>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	461a      	mov	r2, r3
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	841a      	strh	r2, [r3, #32]
	out->kd_y = be16_read(&raw[32]);
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	3320      	adds	r3, #32
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f7ff ff1c 	bl	8000b10 <be16_read>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	461a      	mov	r2, r3
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	845a      	strh	r2, [r3, #34]	@ 0x22
	out->kp_z = be16_read(&raw[34]);
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	3322      	adds	r3, #34	@ 0x22
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	f7ff ff13 	bl	8000b10 <be16_read>
 8000cea:	4603      	mov	r3, r0
 8000cec:	461a      	mov	r2, r3
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	849a      	strh	r2, [r3, #36]	@ 0x24
	out->ki_z = be16_read(&raw[36]);
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	3324      	adds	r3, #36	@ 0x24
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	f7ff ff0a 	bl	8000b10 <be16_read>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	461a      	mov	r2, r3
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	84da      	strh	r2, [r3, #38]	@ 0x26
	out->kd_z = be16_read(&raw[38]);
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	3326      	adds	r3, #38	@ 0x26
 8000d08:	4618      	mov	r0, r3
 8000d0a:	f7ff ff01 	bl	8000b10 <be16_read>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	461a      	mov	r2, r3
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	851a      	strh	r2, [r3, #40]	@ 0x28
	return PROTO_OK;
 8000d16:	2300      	movs	r3, #0
}
 8000d18:	4618      	mov	r0, r3
 8000d1a:	3718      	adds	r7, #24
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	bd80      	pop	{r7, pc}

08000d20 <move_queue_add_req_make_default>:
int move_queue_add_req_set_parity(uint8_t *raw, uint32_t len) {
	if (!raw || len < 42)
		return PROTO_ERR_ARG;
	return parity_set_bit_1N(raw, 39, 40);
}
move_queue_add_req_t move_queue_add_req_make_default(void) {
 8000d20:	b5b0      	push	{r4, r5, r7, lr}
 8000d22:	b08e      	sub	sp, #56	@ 0x38
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
	move_queue_add_req_t d = { 0 };
 8000d28:	f107 030c 	add.w	r3, r7, #12
 8000d2c:	222c      	movs	r2, #44	@ 0x2c
 8000d2e:	2100      	movs	r1, #0
 8000d30:	4618      	mov	r0, r3
 8000d32:	f010 fbcf 	bl	80114d4 <memset>
	return d;
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	461d      	mov	r5, r3
 8000d3a:	f107 040c 	add.w	r4, r7, #12
 8000d3e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d40:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d42:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d44:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d46:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000d4a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8000d4e:	6878      	ldr	r0, [r7, #4]
 8000d50:	3738      	adds	r7, #56	@ 0x38
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bdb0      	pop	{r4, r5, r7, pc}

08000d56 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000d56:	b480      	push	{r7}
 8000d58:	b085      	sub	sp, #20
 8000d5a:	af00      	add	r7, sp, #0
 8000d5c:	60f8      	str	r0, [r7, #12]
 8000d5e:	60b9      	str	r1, [r7, #8]
 8000d60:	4611      	mov	r1, r2
 8000d62:	461a      	mov	r2, r3
 8000d64:	460b      	mov	r3, r1
 8000d66:	71fb      	strb	r3, [r7, #7]
 8000d68:	4613      	mov	r3, r2
 8000d6a:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000d6c:	68fb      	ldr	r3, [r7, #12]
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d011      	beq.n	8000d96 <has_header_tail+0x40>
 8000d72:	68bb      	ldr	r3, [r7, #8]
 8000d74:	2b01      	cmp	r3, #1
 8000d76:	d90e      	bls.n	8000d96 <has_header_tail+0x40>
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	781b      	ldrb	r3, [r3, #0]
 8000d7c:	79fa      	ldrb	r2, [r7, #7]
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d109      	bne.n	8000d96 <has_header_tail+0x40>
 8000d82:	68bb      	ldr	r3, [r7, #8]
 8000d84:	3b01      	subs	r3, #1
 8000d86:	68fa      	ldr	r2, [r7, #12]
 8000d88:	4413      	add	r3, r2
 8000d8a:	781b      	ldrb	r3, [r3, #0]
 8000d8c:	79ba      	ldrb	r2, [r7, #6]
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	d101      	bne.n	8000d96 <has_header_tail+0x40>
 8000d92:	2301      	movs	r3, #1
 8000d94:	e000      	b.n	8000d98 <has_header_tail+0x42>
 8000d96:	2300      	movs	r3, #0
}
 8000d98:	4618      	mov	r0, r3
 8000d9a:	3714      	adds	r7, #20
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da2:	4770      	bx	lr

08000da4 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b084      	sub	sp, #16
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	60f8      	str	r0, [r7, #12]
 8000dac:	60b9      	str	r1, [r7, #8]
 8000dae:	603b      	str	r3, [r7, #0]
 8000db0:	4613      	mov	r3, r2
 8000db2:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000db4:	68fb      	ldr	r3, [r7, #12]
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d003      	beq.n	8000dc2 <frame_expect_req+0x1e>
 8000dba:	68ba      	ldr	r2, [r7, #8]
 8000dbc:	683b      	ldr	r3, [r7, #0]
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d202      	bcs.n	8000dc8 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000dc2:	f04f 33ff 	mov.w	r3, #4294967295
 8000dc6:	e012      	b.n	8000dee <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000dc8:	2355      	movs	r3, #85	@ 0x55
 8000dca:	22aa      	movs	r2, #170	@ 0xaa
 8000dcc:	68b9      	ldr	r1, [r7, #8]
 8000dce:	68f8      	ldr	r0, [r7, #12]
 8000dd0:	f7ff ffc1 	bl	8000d56 <has_header_tail>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d005      	beq.n	8000de6 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000dda:	68fb      	ldr	r3, [r7, #12]
 8000ddc:	3301      	adds	r3, #1
 8000dde:	781b      	ldrb	r3, [r3, #0]
 8000de0:	79fa      	ldrb	r2, [r7, #7]
 8000de2:	429a      	cmp	r2, r3
 8000de4:	d002      	beq.n	8000dec <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000de6:	f06f 0301 	mvn.w	r3, #1
 8000dea:	e000      	b.n	8000dee <frame_expect_req+0x4a>
	return PROTO_OK;
 8000dec:	2300      	movs	r3, #0
}
 8000dee:	4618      	mov	r0, r3
 8000df0:	3710      	adds	r7, #16
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}

08000df6 <move_queue_status_req_decoder>:
#include "Protocol/Requests/move_queue_status_request.h"

int move_queue_status_req_decoder(const uint8_t *raw, uint32_t len,
		move_queue_status_req_t *out) {
 8000df6:	b580      	push	{r7, lr}
 8000df8:	b086      	sub	sp, #24
 8000dfa:	af00      	add	r7, sp, #0
 8000dfc:	60f8      	str	r0, [r7, #12]
 8000dfe:	60b9      	str	r1, [r7, #8]
 8000e00:	607a      	str	r2, [r7, #4]
	if (!raw || !out)
 8000e02:	68fb      	ldr	r3, [r7, #12]
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d002      	beq.n	8000e0e <move_queue_status_req_decoder+0x18>
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d102      	bne.n	8000e14 <move_queue_status_req_decoder+0x1e>
		return PROTO_ERR_ARG;
 8000e0e:	f04f 33ff 	mov.w	r3, #4294967295
 8000e12:	e011      	b.n	8000e38 <move_queue_status_req_decoder+0x42>
	int st = frame_expect_req(raw, len, REQ_MOVE_QUEUE_STATUS, 4);
 8000e14:	2304      	movs	r3, #4
 8000e16:	2202      	movs	r2, #2
 8000e18:	68b9      	ldr	r1, [r7, #8]
 8000e1a:	68f8      	ldr	r0, [r7, #12]
 8000e1c:	f7ff ffc2 	bl	8000da4 <frame_expect_req>
 8000e20:	6178      	str	r0, [r7, #20]
	if (st != PROTO_OK)
 8000e22:	697b      	ldr	r3, [r7, #20]
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d001      	beq.n	8000e2c <move_queue_status_req_decoder+0x36>
		return st;
 8000e28:	697b      	ldr	r3, [r7, #20]
 8000e2a:	e005      	b.n	8000e38 <move_queue_status_req_decoder+0x42>
	out->frameId = raw[2];
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	3302      	adds	r3, #2
 8000e30:	781a      	ldrb	r2, [r3, #0]
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	701a      	strb	r2, [r3, #0]
	return PROTO_OK;
 8000e36:	2300      	movs	r3, #0
}
 8000e38:	4618      	mov	r0, r3
 8000e3a:	3718      	adds	r7, #24
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bd80      	pop	{r7, pc}

08000e40 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000e40:	b480      	push	{r7}
 8000e42:	b085      	sub	sp, #20
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	60f8      	str	r0, [r7, #12]
 8000e48:	60b9      	str	r1, [r7, #8]
 8000e4a:	4611      	mov	r1, r2
 8000e4c:	461a      	mov	r2, r3
 8000e4e:	460b      	mov	r3, r1
 8000e50:	71fb      	strb	r3, [r7, #7]
 8000e52:	4613      	mov	r3, r2
 8000e54:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000e56:	68fb      	ldr	r3, [r7, #12]
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d011      	beq.n	8000e80 <has_header_tail+0x40>
 8000e5c:	68bb      	ldr	r3, [r7, #8]
 8000e5e:	2b01      	cmp	r3, #1
 8000e60:	d90e      	bls.n	8000e80 <has_header_tail+0x40>
 8000e62:	68fb      	ldr	r3, [r7, #12]
 8000e64:	781b      	ldrb	r3, [r3, #0]
 8000e66:	79fa      	ldrb	r2, [r7, #7]
 8000e68:	429a      	cmp	r2, r3
 8000e6a:	d109      	bne.n	8000e80 <has_header_tail+0x40>
 8000e6c:	68bb      	ldr	r3, [r7, #8]
 8000e6e:	3b01      	subs	r3, #1
 8000e70:	68fa      	ldr	r2, [r7, #12]
 8000e72:	4413      	add	r3, r2
 8000e74:	781b      	ldrb	r3, [r3, #0]
 8000e76:	79ba      	ldrb	r2, [r7, #6]
 8000e78:	429a      	cmp	r2, r3
 8000e7a:	d101      	bne.n	8000e80 <has_header_tail+0x40>
 8000e7c:	2301      	movs	r3, #1
 8000e7e:	e000      	b.n	8000e82 <has_header_tail+0x42>
 8000e80:	2300      	movs	r3, #0
}
 8000e82:	4618      	mov	r0, r3
 8000e84:	3714      	adds	r7, #20
 8000e86:	46bd      	mov	sp, r7
 8000e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8c:	4770      	bx	lr

08000e8e <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000e8e:	b580      	push	{r7, lr}
 8000e90:	b084      	sub	sp, #16
 8000e92:	af00      	add	r7, sp, #0
 8000e94:	60f8      	str	r0, [r7, #12]
 8000e96:	60b9      	str	r1, [r7, #8]
 8000e98:	603b      	str	r3, [r7, #0]
 8000e9a:	4613      	mov	r3, r2
 8000e9c:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000e9e:	68fb      	ldr	r3, [r7, #12]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d003      	beq.n	8000eac <frame_expect_req+0x1e>
 8000ea4:	68ba      	ldr	r2, [r7, #8]
 8000ea6:	683b      	ldr	r3, [r7, #0]
 8000ea8:	429a      	cmp	r2, r3
 8000eaa:	d202      	bcs.n	8000eb2 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000eac:	f04f 33ff 	mov.w	r3, #4294967295
 8000eb0:	e012      	b.n	8000ed8 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000eb2:	2355      	movs	r3, #85	@ 0x55
 8000eb4:	22aa      	movs	r2, #170	@ 0xaa
 8000eb6:	68b9      	ldr	r1, [r7, #8]
 8000eb8:	68f8      	ldr	r0, [r7, #12]
 8000eba:	f7ff ffc1 	bl	8000e40 <has_header_tail>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d005      	beq.n	8000ed0 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	3301      	adds	r3, #1
 8000ec8:	781b      	ldrb	r3, [r3, #0]
 8000eca:	79fa      	ldrb	r2, [r7, #7]
 8000ecc:	429a      	cmp	r2, r3
 8000ece:	d002      	beq.n	8000ed6 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000ed0:	f06f 0301 	mvn.w	r3, #1
 8000ed4:	e000      	b.n	8000ed8 <frame_expect_req+0x4a>
	return PROTO_OK;
 8000ed6:	2300      	movs	r3, #0
}
 8000ed8:	4618      	mov	r0, r3
 8000eda:	3710      	adds	r7, #16
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}

08000ee0 <set_microsteps_axes_req_decoder>:
#include "Protocol/Requests/set_microsteps_axes_request.h"

int set_microsteps_axes_req_decoder(const uint8_t *raw, uint32_t len,
                                    set_microsteps_axes_req_t *out) {
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b086      	sub	sp, #24
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	60f8      	str	r0, [r7, #12]
 8000ee8:	60b9      	str	r1, [r7, #8]
 8000eea:	607a      	str	r2, [r7, #4]
    if (!raw || !out) return PROTO_ERR_ARG;
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d002      	beq.n	8000ef8 <set_microsteps_axes_req_decoder+0x18>
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d102      	bne.n	8000efe <set_microsteps_axes_req_decoder+0x1e>
 8000ef8:	f04f 33ff 	mov.w	r3, #4294967295
 8000efc:	e020      	b.n	8000f40 <set_microsteps_axes_req_decoder+0x60>
    int st = frame_expect_req(raw, len, REQ_SET_MICROSTEPS_AX, 7);
 8000efe:	2307      	movs	r3, #7
 8000f00:	2227      	movs	r2, #39	@ 0x27
 8000f02:	68b9      	ldr	r1, [r7, #8]
 8000f04:	68f8      	ldr	r0, [r7, #12]
 8000f06:	f7ff ffc2 	bl	8000e8e <frame_expect_req>
 8000f0a:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK) return st;
 8000f0c:	697b      	ldr	r3, [r7, #20]
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d001      	beq.n	8000f16 <set_microsteps_axes_req_decoder+0x36>
 8000f12:	697b      	ldr	r3, [r7, #20]
 8000f14:	e014      	b.n	8000f40 <set_microsteps_axes_req_decoder+0x60>
    out->frameId = raw[2];
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	3302      	adds	r3, #2
 8000f1a:	781a      	ldrb	r2, [r3, #0]
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	701a      	strb	r2, [r3, #0]
    out->ms_x = raw[3];
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	3303      	adds	r3, #3
 8000f24:	781a      	ldrb	r2, [r3, #0]
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	705a      	strb	r2, [r3, #1]
    out->ms_y = raw[4];
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	3304      	adds	r3, #4
 8000f2e:	781a      	ldrb	r2, [r3, #0]
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	709a      	strb	r2, [r3, #2]
    out->ms_z = raw[5];
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	3305      	adds	r3, #5
 8000f38:	781a      	ldrb	r2, [r3, #0]
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	70da      	strb	r2, [r3, #3]
    return PROTO_OK;
 8000f3e:	2300      	movs	r3, #0
}
 8000f40:	4618      	mov	r0, r3
 8000f42:	3718      	adds	r7, #24
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd80      	pop	{r7, pc}

08000f48 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000f48:	b480      	push	{r7}
 8000f4a:	b085      	sub	sp, #20
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	60f8      	str	r0, [r7, #12]
 8000f50:	60b9      	str	r1, [r7, #8]
 8000f52:	4611      	mov	r1, r2
 8000f54:	461a      	mov	r2, r3
 8000f56:	460b      	mov	r3, r1
 8000f58:	71fb      	strb	r3, [r7, #7]
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d011      	beq.n	8000f88 <has_header_tail+0x40>
 8000f64:	68bb      	ldr	r3, [r7, #8]
 8000f66:	2b01      	cmp	r3, #1
 8000f68:	d90e      	bls.n	8000f88 <has_header_tail+0x40>
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	79fa      	ldrb	r2, [r7, #7]
 8000f70:	429a      	cmp	r2, r3
 8000f72:	d109      	bne.n	8000f88 <has_header_tail+0x40>
 8000f74:	68bb      	ldr	r3, [r7, #8]
 8000f76:	3b01      	subs	r3, #1
 8000f78:	68fa      	ldr	r2, [r7, #12]
 8000f7a:	4413      	add	r3, r2
 8000f7c:	781b      	ldrb	r3, [r3, #0]
 8000f7e:	79ba      	ldrb	r2, [r7, #6]
 8000f80:	429a      	cmp	r2, r3
 8000f82:	d101      	bne.n	8000f88 <has_header_tail+0x40>
 8000f84:	2301      	movs	r3, #1
 8000f86:	e000      	b.n	8000f8a <has_header_tail+0x42>
 8000f88:	2300      	movs	r3, #0
}
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	3714      	adds	r7, #20
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr

08000f96 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000f96:	b580      	push	{r7, lr}
 8000f98:	b084      	sub	sp, #16
 8000f9a:	af00      	add	r7, sp, #0
 8000f9c:	60f8      	str	r0, [r7, #12]
 8000f9e:	60b9      	str	r1, [r7, #8]
 8000fa0:	603b      	str	r3, [r7, #0]
 8000fa2:	4613      	mov	r3, r2
 8000fa4:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d003      	beq.n	8000fb4 <frame_expect_req+0x1e>
 8000fac:	68ba      	ldr	r2, [r7, #8]
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	429a      	cmp	r2, r3
 8000fb2:	d202      	bcs.n	8000fba <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000fb4:	f04f 33ff 	mov.w	r3, #4294967295
 8000fb8:	e012      	b.n	8000fe0 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000fba:	2355      	movs	r3, #85	@ 0x55
 8000fbc:	22aa      	movs	r2, #170	@ 0xaa
 8000fbe:	68b9      	ldr	r1, [r7, #8]
 8000fc0:	68f8      	ldr	r0, [r7, #12]
 8000fc2:	f7ff ffc1 	bl	8000f48 <has_header_tail>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d005      	beq.n	8000fd8 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	3301      	adds	r3, #1
 8000fd0:	781b      	ldrb	r3, [r3, #0]
 8000fd2:	79fa      	ldrb	r2, [r7, #7]
 8000fd4:	429a      	cmp	r2, r3
 8000fd6:	d002      	beq.n	8000fde <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000fd8:	f06f 0301 	mvn.w	r3, #1
 8000fdc:	e000      	b.n	8000fe0 <frame_expect_req+0x4a>
	return PROTO_OK;
 8000fde:	2300      	movs	r3, #0
}
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	3710      	adds	r7, #16
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}

08000fe8 <set_microsteps_req_decoder>:
#include "Protocol/Requests/set_microsteps_request.h"

int set_microsteps_req_decoder(const uint8_t *raw, uint32_t len, set_microsteps_req_t *out) {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b086      	sub	sp, #24
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	60f8      	str	r0, [r7, #12]
 8000ff0:	60b9      	str	r1, [r7, #8]
 8000ff2:	607a      	str	r2, [r7, #4]
    if (!raw || !out) return PROTO_ERR_ARG;
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d002      	beq.n	8001000 <set_microsteps_req_decoder+0x18>
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d102      	bne.n	8001006 <set_microsteps_req_decoder+0x1e>
 8001000:	f04f 33ff 	mov.w	r3, #4294967295
 8001004:	e017      	b.n	8001036 <set_microsteps_req_decoder+0x4e>
    int st = frame_expect_req(raw, len, REQ_SET_MICROSTEPS, 5);
 8001006:	2305      	movs	r3, #5
 8001008:	2226      	movs	r2, #38	@ 0x26
 800100a:	68b9      	ldr	r1, [r7, #8]
 800100c:	68f8      	ldr	r0, [r7, #12]
 800100e:	f7ff ffc2 	bl	8000f96 <frame_expect_req>
 8001012:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK) return st;
 8001014:	697b      	ldr	r3, [r7, #20]
 8001016:	2b00      	cmp	r3, #0
 8001018:	d001      	beq.n	800101e <set_microsteps_req_decoder+0x36>
 800101a:	697b      	ldr	r3, [r7, #20]
 800101c:	e00b      	b.n	8001036 <set_microsteps_req_decoder+0x4e>
    out->frameId = raw[2];
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	3302      	adds	r3, #2
 8001022:	781a      	ldrb	r2, [r3, #0]
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	701a      	strb	r2, [r3, #0]
    out->microsteps = (uint16_t)raw[3];
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	3303      	adds	r3, #3
 800102c:	781b      	ldrb	r3, [r3, #0]
 800102e:	461a      	mov	r2, r3
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	805a      	strh	r2, [r3, #2]
    return PROTO_OK;
 8001034:	2300      	movs	r3, #0
}
 8001036:	4618      	mov	r0, r3
 8001038:	3718      	adds	r7, #24
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}

0800103e <has_header_tail>:
		uint8_t header, uint8_t tail) {
 800103e:	b480      	push	{r7}
 8001040:	b085      	sub	sp, #20
 8001042:	af00      	add	r7, sp, #0
 8001044:	60f8      	str	r0, [r7, #12]
 8001046:	60b9      	str	r1, [r7, #8]
 8001048:	4611      	mov	r1, r2
 800104a:	461a      	mov	r2, r3
 800104c:	460b      	mov	r3, r1
 800104e:	71fb      	strb	r3, [r7, #7]
 8001050:	4613      	mov	r3, r2
 8001052:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	2b00      	cmp	r3, #0
 8001058:	d011      	beq.n	800107e <has_header_tail+0x40>
 800105a:	68bb      	ldr	r3, [r7, #8]
 800105c:	2b01      	cmp	r3, #1
 800105e:	d90e      	bls.n	800107e <has_header_tail+0x40>
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	781b      	ldrb	r3, [r3, #0]
 8001064:	79fa      	ldrb	r2, [r7, #7]
 8001066:	429a      	cmp	r2, r3
 8001068:	d109      	bne.n	800107e <has_header_tail+0x40>
 800106a:	68bb      	ldr	r3, [r7, #8]
 800106c:	3b01      	subs	r3, #1
 800106e:	68fa      	ldr	r2, [r7, #12]
 8001070:	4413      	add	r3, r2
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	79ba      	ldrb	r2, [r7, #6]
 8001076:	429a      	cmp	r2, r3
 8001078:	d101      	bne.n	800107e <has_header_tail+0x40>
 800107a:	2301      	movs	r3, #1
 800107c:	e000      	b.n	8001080 <has_header_tail+0x42>
 800107e:	2300      	movs	r3, #0
}
 8001080:	4618      	mov	r0, r3
 8001082:	3714      	adds	r7, #20
 8001084:	46bd      	mov	sp, r7
 8001086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108a:	4770      	bx	lr

0800108c <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 800108c:	b580      	push	{r7, lr}
 800108e:	b084      	sub	sp, #16
 8001090:	af00      	add	r7, sp, #0
 8001092:	60f8      	str	r0, [r7, #12]
 8001094:	60b9      	str	r1, [r7, #8]
 8001096:	603b      	str	r3, [r7, #0]
 8001098:	4613      	mov	r3, r2
 800109a:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d003      	beq.n	80010aa <frame_expect_req+0x1e>
 80010a2:	68ba      	ldr	r2, [r7, #8]
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	429a      	cmp	r2, r3
 80010a8:	d202      	bcs.n	80010b0 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 80010aa:	f04f 33ff 	mov.w	r3, #4294967295
 80010ae:	e012      	b.n	80010d6 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 80010b0:	2355      	movs	r3, #85	@ 0x55
 80010b2:	22aa      	movs	r2, #170	@ 0xaa
 80010b4:	68b9      	ldr	r1, [r7, #8]
 80010b6:	68f8      	ldr	r0, [r7, #12]
 80010b8:	f7ff ffc1 	bl	800103e <has_header_tail>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d005      	beq.n	80010ce <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	3301      	adds	r3, #1
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	79fa      	ldrb	r2, [r7, #7]
 80010ca:	429a      	cmp	r2, r3
 80010cc:	d002      	beq.n	80010d4 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 80010ce:	f06f 0301 	mvn.w	r3, #1
 80010d2:	e000      	b.n	80010d6 <frame_expect_req+0x4a>
	return PROTO_OK;
 80010d4:	2300      	movs	r3, #0
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	3710      	adds	r7, #16
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}

080010de <set_origin_req_decoder>:
#include "Protocol/Requests/set_origin_request.h"

int set_origin_req_decoder(const uint8_t *raw, uint32_t len, set_origin_req_t *out) {
 80010de:	b580      	push	{r7, lr}
 80010e0:	b086      	sub	sp, #24
 80010e2:	af00      	add	r7, sp, #0
 80010e4:	60f8      	str	r0, [r7, #12]
 80010e6:	60b9      	str	r1, [r7, #8]
 80010e8:	607a      	str	r2, [r7, #4]
    if (!raw || !out) return PROTO_ERR_ARG;
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d002      	beq.n	80010f6 <set_origin_req_decoder+0x18>
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d102      	bne.n	80010fc <set_origin_req_decoder+0x1e>
 80010f6:	f04f 33ff 	mov.w	r3, #4294967295
 80010fa:	e01e      	b.n	800113a <set_origin_req_decoder+0x5c>
    int st = frame_expect_req(raw, len, REQ_SET_ORIGIN, 6);
 80010fc:	2306      	movs	r3, #6
 80010fe:	2224      	movs	r2, #36	@ 0x24
 8001100:	68b9      	ldr	r1, [r7, #8]
 8001102:	68f8      	ldr	r0, [r7, #12]
 8001104:	f7ff ffc2 	bl	800108c <frame_expect_req>
 8001108:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK) return st;
 800110a:	697b      	ldr	r3, [r7, #20]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d001      	beq.n	8001114 <set_origin_req_decoder+0x36>
 8001110:	697b      	ldr	r3, [r7, #20]
 8001112:	e012      	b.n	800113a <set_origin_req_decoder+0x5c>
    out->frameId = raw[2];
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	3302      	adds	r3, #2
 8001118:	781a      	ldrb	r2, [r3, #0]
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	701a      	strb	r2, [r3, #0]
    out->mask = raw[3] & 0x07u;
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	3303      	adds	r3, #3
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	f003 0307 	and.w	r3, r3, #7
 8001128:	b2da      	uxtb	r2, r3
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	705a      	strb	r2, [r3, #1]
    out->mode = raw[4];
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	3304      	adds	r3, #4
 8001132:	781a      	ldrb	r2, [r3, #0]
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	709a      	strb	r2, [r3, #2]
    return PROTO_OK;
 8001138:	2300      	movs	r3, #0
}
 800113a:	4618      	mov	r0, r3
 800113c:	3718      	adds	r7, #24
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}

08001142 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8001142:	b480      	push	{r7}
 8001144:	b085      	sub	sp, #20
 8001146:	af00      	add	r7, sp, #0
 8001148:	60f8      	str	r0, [r7, #12]
 800114a:	60b9      	str	r1, [r7, #8]
 800114c:	4611      	mov	r1, r2
 800114e:	461a      	mov	r2, r3
 8001150:	460b      	mov	r3, r1
 8001152:	71fb      	strb	r3, [r7, #7]
 8001154:	4613      	mov	r3, r2
 8001156:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d011      	beq.n	8001182 <has_header_tail+0x40>
 800115e:	68bb      	ldr	r3, [r7, #8]
 8001160:	2b01      	cmp	r3, #1
 8001162:	d90e      	bls.n	8001182 <has_header_tail+0x40>
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	781b      	ldrb	r3, [r3, #0]
 8001168:	79fa      	ldrb	r2, [r7, #7]
 800116a:	429a      	cmp	r2, r3
 800116c:	d109      	bne.n	8001182 <has_header_tail+0x40>
 800116e:	68bb      	ldr	r3, [r7, #8]
 8001170:	3b01      	subs	r3, #1
 8001172:	68fa      	ldr	r2, [r7, #12]
 8001174:	4413      	add	r3, r2
 8001176:	781b      	ldrb	r3, [r3, #0]
 8001178:	79ba      	ldrb	r2, [r7, #6]
 800117a:	429a      	cmp	r2, r3
 800117c:	d101      	bne.n	8001182 <has_header_tail+0x40>
 800117e:	2301      	movs	r3, #1
 8001180:	e000      	b.n	8001184 <has_header_tail+0x42>
 8001182:	2300      	movs	r3, #0
}
 8001184:	4618      	mov	r0, r3
 8001186:	3714      	adds	r7, #20
 8001188:	46bd      	mov	sp, r7
 800118a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118e:	4770      	bx	lr

08001190 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8001190:	b580      	push	{r7, lr}
 8001192:	b084      	sub	sp, #16
 8001194:	af00      	add	r7, sp, #0
 8001196:	60f8      	str	r0, [r7, #12]
 8001198:	60b9      	str	r1, [r7, #8]
 800119a:	603b      	str	r3, [r7, #0]
 800119c:	4613      	mov	r3, r2
 800119e:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d003      	beq.n	80011ae <frame_expect_req+0x1e>
 80011a6:	68ba      	ldr	r2, [r7, #8]
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	429a      	cmp	r2, r3
 80011ac:	d202      	bcs.n	80011b4 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 80011ae:	f04f 33ff 	mov.w	r3, #4294967295
 80011b2:	e012      	b.n	80011da <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 80011b4:	2355      	movs	r3, #85	@ 0x55
 80011b6:	22aa      	movs	r2, #170	@ 0xaa
 80011b8:	68b9      	ldr	r1, [r7, #8]
 80011ba:	68f8      	ldr	r0, [r7, #12]
 80011bc:	f7ff ffc1 	bl	8001142 <has_header_tail>
 80011c0:	4603      	mov	r3, r0
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d005      	beq.n	80011d2 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	3301      	adds	r3, #1
 80011ca:	781b      	ldrb	r3, [r3, #0]
 80011cc:	79fa      	ldrb	r2, [r7, #7]
 80011ce:	429a      	cmp	r2, r3
 80011d0:	d002      	beq.n	80011d8 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 80011d2:	f06f 0301 	mvn.w	r3, #1
 80011d6:	e000      	b.n	80011da <frame_expect_req+0x4a>
	return PROTO_OK;
 80011d8:	2300      	movs	r3, #0
}
 80011da:	4618      	mov	r0, r3
 80011dc:	3710      	adds	r7, #16
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}

080011e2 <start_move_req_decoder>:
#include "Protocol/Requests/start_move_request.h"

int start_move_req_decoder(const uint8_t *raw, uint32_t len,
		start_move_req_t *out) {
 80011e2:	b580      	push	{r7, lr}
 80011e4:	b086      	sub	sp, #24
 80011e6:	af00      	add	r7, sp, #0
 80011e8:	60f8      	str	r0, [r7, #12]
 80011ea:	60b9      	str	r1, [r7, #8]
 80011ec:	607a      	str	r2, [r7, #4]
	if (!raw || !out)
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d002      	beq.n	80011fa <start_move_req_decoder+0x18>
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d102      	bne.n	8001200 <start_move_req_decoder+0x1e>
		return PROTO_ERR_ARG;
 80011fa:	f04f 33ff 	mov.w	r3, #4294967295
 80011fe:	e011      	b.n	8001224 <start_move_req_decoder+0x42>
	int st = frame_expect_req(raw, len, REQ_START_MOVE, 4);
 8001200:	2304      	movs	r3, #4
 8001202:	2203      	movs	r2, #3
 8001204:	68b9      	ldr	r1, [r7, #8]
 8001206:	68f8      	ldr	r0, [r7, #12]
 8001208:	f7ff ffc2 	bl	8001190 <frame_expect_req>
 800120c:	6178      	str	r0, [r7, #20]
	if (st != PROTO_OK)
 800120e:	697b      	ldr	r3, [r7, #20]
 8001210:	2b00      	cmp	r3, #0
 8001212:	d001      	beq.n	8001218 <start_move_req_decoder+0x36>
		return st;
 8001214:	697b      	ldr	r3, [r7, #20]
 8001216:	e005      	b.n	8001224 <start_move_req_decoder+0x42>
	out->frameId = raw[2];
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	3302      	adds	r3, #2
 800121c:	781a      	ldrb	r2, [r3, #0]
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	701a      	strb	r2, [r3, #0]
	return PROTO_OK;
 8001222:	2300      	movs	r3, #0
}
 8001224:	4618      	mov	r0, r3
 8001226:	3718      	adds	r7, #24
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}

0800122c <be32_write>:
}
static inline void be16_write(uint8_t *p, uint16_t v) {
	p[0] = (uint8_t) (v >> 8);
	p[1] = (uint8_t) v;
}
static inline void be32_write(uint8_t *p, uint32_t v) {
 800122c:	b480      	push	{r7}
 800122e:	b083      	sub	sp, #12
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
 8001234:	6039      	str	r1, [r7, #0]
	p[0] = (uint8_t) (v >> 24);
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	0e1b      	lsrs	r3, r3, #24
 800123a:	b2da      	uxtb	r2, r3
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	701a      	strb	r2, [r3, #0]
	p[1] = (uint8_t) (v >> 16);
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	0c1a      	lsrs	r2, r3, #16
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	3301      	adds	r3, #1
 8001248:	b2d2      	uxtb	r2, r2
 800124a:	701a      	strb	r2, [r3, #0]
	p[2] = (uint8_t) (v >> 8);
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	0a1a      	lsrs	r2, r3, #8
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	3302      	adds	r3, #2
 8001254:	b2d2      	uxtb	r2, r2
 8001256:	701a      	strb	r2, [r3, #0]
	p[3] = (uint8_t) v;
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	3303      	adds	r3, #3
 800125c:	683a      	ldr	r2, [r7, #0]
 800125e:	b2d2      	uxtb	r2, r2
 8001260:	701a      	strb	r2, [r3, #0]
}
 8001262:	bf00      	nop
 8001264:	370c      	adds	r7, #12
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr

0800126e <resp_init>:
// =====================
static inline void req_init(uint8_t *raw, req_msg_type_t type) {
	raw[0] = REQ_HEADER;
	raw[1] = (uint8_t) type;
}
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 800126e:	b480      	push	{r7}
 8001270:	b083      	sub	sp, #12
 8001272:	af00      	add	r7, sp, #0
 8001274:	6078      	str	r0, [r7, #4]
 8001276:	460b      	mov	r3, r1
 8001278:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	22ab      	movs	r2, #171	@ 0xab
 800127e:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	3301      	adds	r3, #1
 8001284:	78fa      	ldrb	r2, [r7, #3]
 8001286:	701a      	strb	r2, [r3, #0]
}
 8001288:	bf00      	nop
 800128a:	370c      	adds	r7, #12
 800128c:	46bd      	mov	sp, r7
 800128e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001292:	4770      	bx	lr

08001294 <resp_set_tail>:
static inline void req_set_tail(uint8_t *raw, uint32_t tail_index) {
	raw[tail_index] = REQ_TAIL;
}
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8001294:	b480      	push	{r7}
 8001296:	b083      	sub	sp, #12
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
 800129c:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 800129e:	687a      	ldr	r2, [r7, #4]
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	4413      	add	r3, r2
 80012a4:	2254      	movs	r2, #84	@ 0x54
 80012a6:	701a      	strb	r2, [r3, #0]
}
 80012a8:	bf00      	nop
 80012aa:	370c      	adds	r7, #12
 80012ac:	46bd      	mov	sp, r7
 80012ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b2:	4770      	bx	lr

080012b4 <encoder_status_resp_encoder>:
#include "Protocol/Responses/encoder_status_response.h"

int encoder_status_resp_encoder(const encoder_status_resp_t *in, uint8_t *raw, uint32_t len) {
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b084      	sub	sp, #16
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	60f8      	str	r0, [r7, #12]
 80012bc:	60b9      	str	r1, [r7, #8]
 80012be:	607a      	str	r2, [r7, #4]
    if (!raw || !in || len < 20) return PROTO_ERR_ARG;
 80012c0:	68bb      	ldr	r3, [r7, #8]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d005      	beq.n	80012d2 <encoder_status_resp_encoder+0x1e>
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d002      	beq.n	80012d2 <encoder_status_resp_encoder+0x1e>
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	2b13      	cmp	r3, #19
 80012d0:	d802      	bhi.n	80012d8 <encoder_status_resp_encoder+0x24>
 80012d2:	f04f 33ff 	mov.w	r3, #4294967295
 80012d6:	e03b      	b.n	8001350 <encoder_status_resp_encoder+0x9c>
    resp_init(raw, RESP_ENCODER_STATUS);
 80012d8:	2125      	movs	r1, #37	@ 0x25
 80012da:	68b8      	ldr	r0, [r7, #8]
 80012dc:	f7ff ffc7 	bl	800126e <resp_init>
    raw[2] = in->frameId;
 80012e0:	68bb      	ldr	r3, [r7, #8]
 80012e2:	3302      	adds	r3, #2
 80012e4:	68fa      	ldr	r2, [r7, #12]
 80012e6:	7812      	ldrb	r2, [r2, #0]
 80012e8:	701a      	strb	r2, [r3, #0]
    raw[3] = in->pidErrX;
 80012ea:	68bb      	ldr	r3, [r7, #8]
 80012ec:	3303      	adds	r3, #3
 80012ee:	68fa      	ldr	r2, [r7, #12]
 80012f0:	7852      	ldrb	r2, [r2, #1]
 80012f2:	701a      	strb	r2, [r3, #0]
    raw[4] = in->pidErrY;
 80012f4:	68bb      	ldr	r3, [r7, #8]
 80012f6:	3304      	adds	r3, #4
 80012f8:	68fa      	ldr	r2, [r7, #12]
 80012fa:	7892      	ldrb	r2, [r2, #2]
 80012fc:	701a      	strb	r2, [r3, #0]
    raw[5] = in->pidErrZ;
 80012fe:	68bb      	ldr	r3, [r7, #8]
 8001300:	3305      	adds	r3, #5
 8001302:	68fa      	ldr	r2, [r7, #12]
 8001304:	78d2      	ldrb	r2, [r2, #3]
 8001306:	701a      	strb	r2, [r3, #0]
    raw[6] = in->delta;
 8001308:	68bb      	ldr	r3, [r7, #8]
 800130a:	3306      	adds	r3, #6
 800130c:	68fa      	ldr	r2, [r7, #12]
 800130e:	7912      	ldrb	r2, [r2, #4]
 8001310:	701a      	strb	r2, [r3, #0]
    be32_write(&raw[7],  (uint32_t)in->absX);
 8001312:	68bb      	ldr	r3, [r7, #8]
 8001314:	1dda      	adds	r2, r3, #7
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	689b      	ldr	r3, [r3, #8]
 800131a:	4619      	mov	r1, r3
 800131c:	4610      	mov	r0, r2
 800131e:	f7ff ff85 	bl	800122c <be32_write>
    be32_write(&raw[11], (uint32_t)in->absY);
 8001322:	68bb      	ldr	r3, [r7, #8]
 8001324:	f103 020b 	add.w	r2, r3, #11
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	68db      	ldr	r3, [r3, #12]
 800132c:	4619      	mov	r1, r3
 800132e:	4610      	mov	r0, r2
 8001330:	f7ff ff7c 	bl	800122c <be32_write>
    be32_write(&raw[15], (uint32_t)in->absZ);
 8001334:	68bb      	ldr	r3, [r7, #8]
 8001336:	f103 020f 	add.w	r2, r3, #15
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	691b      	ldr	r3, [r3, #16]
 800133e:	4619      	mov	r1, r3
 8001340:	4610      	mov	r0, r2
 8001342:	f7ff ff73 	bl	800122c <be32_write>
    resp_set_tail(raw, 19);
 8001346:	2113      	movs	r1, #19
 8001348:	68b8      	ldr	r0, [r7, #8]
 800134a:	f7ff ffa3 	bl	8001294 <resp_set_tail>
    return PROTO_OK;
 800134e:	2300      	movs	r3, #0
}
 8001350:	4618      	mov	r0, r3
 8001352:	3710      	adds	r7, #16
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}

08001358 <xor_reduce_bytes>:
static inline uint8_t xor_reduce_bytes(const uint8_t *p, uint32_t n) {
 8001358:	b480      	push	{r7}
 800135a:	b085      	sub	sp, #20
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
 8001360:	6039      	str	r1, [r7, #0]
	uint8_t x = 0;
 8001362:	2300      	movs	r3, #0
 8001364:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 8001366:	2300      	movs	r3, #0
 8001368:	60bb      	str	r3, [r7, #8]
 800136a:	e009      	b.n	8001380 <xor_reduce_bytes+0x28>
		x ^= p[i];
 800136c:	687a      	ldr	r2, [r7, #4]
 800136e:	68bb      	ldr	r3, [r7, #8]
 8001370:	4413      	add	r3, r2
 8001372:	781a      	ldrb	r2, [r3, #0]
 8001374:	7bfb      	ldrb	r3, [r7, #15]
 8001376:	4053      	eors	r3, r2
 8001378:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 800137a:	68bb      	ldr	r3, [r7, #8]
 800137c:	3301      	adds	r3, #1
 800137e:	60bb      	str	r3, [r7, #8]
 8001380:	68ba      	ldr	r2, [r7, #8]
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	429a      	cmp	r2, r3
 8001386:	d3f1      	bcc.n	800136c <xor_reduce_bytes+0x14>
	return x;
 8001388:	7bfb      	ldrb	r3, [r7, #15]
}
 800138a:	4618      	mov	r0, r3
 800138c:	3714      	adds	r7, #20
 800138e:	46bd      	mov	sp, r7
 8001390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001394:	4770      	bx	lr

08001396 <set_parity_byte>:
		uint32_t parity_index) {
 8001396:	b590      	push	{r4, r7, lr}
 8001398:	b085      	sub	sp, #20
 800139a:	af00      	add	r7, sp, #0
 800139c:	60f8      	str	r0, [r7, #12]
 800139e:	60b9      	str	r1, [r7, #8]
 80013a0:	607a      	str	r2, [r7, #4]
 80013a2:	603b      	str	r3, [r7, #0]
	if (!raw)
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d102      	bne.n	80013b0 <set_parity_byte+0x1a>
		return -1;
 80013aa:	f04f 33ff 	mov.w	r3, #4294967295
 80013ae:	e00b      	b.n	80013c8 <set_parity_byte+0x32>
	raw[parity_index] = xor_reduce_bytes(raw + start, count);
 80013b0:	68fa      	ldr	r2, [r7, #12]
 80013b2:	68bb      	ldr	r3, [r7, #8]
 80013b4:	18d0      	adds	r0, r2, r3
 80013b6:	68fa      	ldr	r2, [r7, #12]
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	18d4      	adds	r4, r2, r3
 80013bc:	6879      	ldr	r1, [r7, #4]
 80013be:	f7ff ffcb 	bl	8001358 <xor_reduce_bytes>
 80013c2:	4603      	mov	r3, r0
 80013c4:	7023      	strb	r3, [r4, #0]
	return 0;
 80013c6:	2300      	movs	r3, #0
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	3714      	adds	r7, #20
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd90      	pop	{r4, r7, pc}

080013d0 <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 80013d0:	b480      	push	{r7}
 80013d2:	b083      	sub	sp, #12
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
 80013d8:	460b      	mov	r3, r1
 80013da:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	22ab      	movs	r2, #171	@ 0xab
 80013e0:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	3301      	adds	r3, #1
 80013e6:	78fa      	ldrb	r2, [r7, #3]
 80013e8:	701a      	strb	r2, [r3, #0]
}
 80013ea:	bf00      	nop
 80013ec:	370c      	adds	r7, #12
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr

080013f6 <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 80013f6:	b480      	push	{r7}
 80013f8:	b083      	sub	sp, #12
 80013fa:	af00      	add	r7, sp, #0
 80013fc:	6078      	str	r0, [r7, #4]
 80013fe:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 8001400:	687a      	ldr	r2, [r7, #4]
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	4413      	add	r3, r2
 8001406:	2254      	movs	r2, #84	@ 0x54
 8001408:	701a      	strb	r2, [r3, #0]
}
 800140a:	bf00      	nop
 800140c:	370c      	adds	r7, #12
 800140e:	46bd      	mov	sp, r7
 8001410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001414:	4770      	bx	lr

08001416 <parity_set_byte_1N>:
// =====================
// Wrappers de paridade (intervalo 1..N)
// =====================
// Assume que a paridade cobre os bytes do índice 1 (tipo) até last_index inclusive
static inline int parity_set_byte_1N(uint8_t *raw, uint32_t last_index,
		uint32_t parity_index) {
 8001416:	b580      	push	{r7, lr}
 8001418:	b084      	sub	sp, #16
 800141a:	af00      	add	r7, sp, #0
 800141c:	60f8      	str	r0, [r7, #12]
 800141e:	60b9      	str	r1, [r7, #8]
 8001420:	607a      	str	r2, [r7, #4]
	return set_parity_byte(raw, 1, last_index, parity_index);
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	68ba      	ldr	r2, [r7, #8]
 8001426:	2101      	movs	r1, #1
 8001428:	68f8      	ldr	r0, [r7, #12]
 800142a:	f7ff ffb4 	bl	8001396 <set_parity_byte>
 800142e:	4603      	mov	r3, r0
}
 8001430:	4618      	mov	r0, r3
 8001432:	3710      	adds	r7, #16
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}

08001438 <led_ctrl_resp_encoder>:
uint8_t led_ctrl_resp_calc_parity(const led_ctrl_resp_t *in) {
	uint8_t b[4] = { RESP_LED_CTRL, in ? in->frameId : 0, in ? in->ledMask : 0,
			in ? in->status : 0 };
	return xor_reduce_bytes(b, 4);
}
int led_ctrl_resp_encoder(const led_ctrl_resp_t *in, uint8_t *raw, uint32_t len) {
 8001438:	b580      	push	{r7, lr}
 800143a:	b084      	sub	sp, #16
 800143c:	af00      	add	r7, sp, #0
 800143e:	60f8      	str	r0, [r7, #12]
 8001440:	60b9      	str	r1, [r7, #8]
 8001442:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 7)
 8001444:	68bb      	ldr	r3, [r7, #8]
 8001446:	2b00      	cmp	r3, #0
 8001448:	d005      	beq.n	8001456 <led_ctrl_resp_encoder+0x1e>
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	2b00      	cmp	r3, #0
 800144e:	d002      	beq.n	8001456 <led_ctrl_resp_encoder+0x1e>
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	2b06      	cmp	r3, #6
 8001454:	d802      	bhi.n	800145c <led_ctrl_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 8001456:	f04f 33ff 	mov.w	r3, #4294967295
 800145a:	e01c      	b.n	8001496 <led_ctrl_resp_encoder+0x5e>
	resp_init(raw, RESP_LED_CTRL);
 800145c:	2107      	movs	r1, #7
 800145e:	68b8      	ldr	r0, [r7, #8]
 8001460:	f7ff ffb6 	bl	80013d0 <resp_init>
	raw[2] = in->frameId;
 8001464:	68bb      	ldr	r3, [r7, #8]
 8001466:	3302      	adds	r3, #2
 8001468:	68fa      	ldr	r2, [r7, #12]
 800146a:	7812      	ldrb	r2, [r2, #0]
 800146c:	701a      	strb	r2, [r3, #0]
	raw[3] = in->ledMask;
 800146e:	68bb      	ldr	r3, [r7, #8]
 8001470:	3303      	adds	r3, #3
 8001472:	68fa      	ldr	r2, [r7, #12]
 8001474:	7852      	ldrb	r2, [r2, #1]
 8001476:	701a      	strb	r2, [r3, #0]
	raw[4] = in->status;
 8001478:	68bb      	ldr	r3, [r7, #8]
 800147a:	3304      	adds	r3, #4
 800147c:	68fa      	ldr	r2, [r7, #12]
 800147e:	7892      	ldrb	r2, [r2, #2]
 8001480:	701a      	strb	r2, [r3, #0]
	parity_set_byte_1N(raw, 4, 5);
 8001482:	2205      	movs	r2, #5
 8001484:	2104      	movs	r1, #4
 8001486:	68b8      	ldr	r0, [r7, #8]
 8001488:	f7ff ffc5 	bl	8001416 <parity_set_byte_1N>
	resp_set_tail(raw, 6);
 800148c:	2106      	movs	r1, #6
 800148e:	68b8      	ldr	r0, [r7, #8]
 8001490:	f7ff ffb1 	bl	80013f6 <resp_set_tail>
	return PROTO_OK;
 8001494:	2300      	movs	r3, #0
}
 8001496:	4618      	mov	r0, r3
 8001498:	3710      	adds	r7, #16
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}

0800149e <be16_write>:
static inline void be16_write(uint8_t *p, uint16_t v) {
 800149e:	b480      	push	{r7}
 80014a0:	b083      	sub	sp, #12
 80014a2:	af00      	add	r7, sp, #0
 80014a4:	6078      	str	r0, [r7, #4]
 80014a6:	460b      	mov	r3, r1
 80014a8:	807b      	strh	r3, [r7, #2]
	p[0] = (uint8_t) (v >> 8);
 80014aa:	887b      	ldrh	r3, [r7, #2]
 80014ac:	0a1b      	lsrs	r3, r3, #8
 80014ae:	b29b      	uxth	r3, r3
 80014b0:	b2da      	uxtb	r2, r3
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	701a      	strb	r2, [r3, #0]
	p[1] = (uint8_t) v;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	3301      	adds	r3, #1
 80014ba:	887a      	ldrh	r2, [r7, #2]
 80014bc:	b2d2      	uxtb	r2, r2
 80014be:	701a      	strb	r2, [r3, #0]
}
 80014c0:	bf00      	nop
 80014c2:	370c      	adds	r7, #12
 80014c4:	46bd      	mov	sp, r7
 80014c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ca:	4770      	bx	lr

080014cc <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 80014cc:	b480      	push	{r7}
 80014ce:	b083      	sub	sp, #12
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
 80014d4:	460b      	mov	r3, r1
 80014d6:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	22ab      	movs	r2, #171	@ 0xab
 80014dc:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	3301      	adds	r3, #1
 80014e2:	78fa      	ldrb	r2, [r7, #3]
 80014e4:	701a      	strb	r2, [r3, #0]
}
 80014e6:	bf00      	nop
 80014e8:	370c      	adds	r7, #12
 80014ea:	46bd      	mov	sp, r7
 80014ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f0:	4770      	bx	lr

080014f2 <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 80014f2:	b480      	push	{r7}
 80014f4:	b083      	sub	sp, #12
 80014f6:	af00      	add	r7, sp, #0
 80014f8:	6078      	str	r0, [r7, #4]
 80014fa:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 80014fc:	687a      	ldr	r2, [r7, #4]
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	4413      	add	r3, r2
 8001502:	2254      	movs	r2, #84	@ 0x54
 8001504:	701a      	strb	r2, [r3, #0]
}
 8001506:	bf00      	nop
 8001508:	370c      	adds	r7, #12
 800150a:	46bd      	mov	sp, r7
 800150c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001510:	4770      	bx	lr

08001512 <motion_auto_friction_resp_encoder>:
#include "Protocol/Responses/motion_auto_friction_response.h"

int motion_auto_friction_resp_encoder(const motion_auto_friction_resp_t *in,
                                      uint8_t *raw, uint32_t len) {
 8001512:	b580      	push	{r7, lr}
 8001514:	b084      	sub	sp, #16
 8001516:	af00      	add	r7, sp, #0
 8001518:	60f8      	str	r0, [r7, #12]
 800151a:	60b9      	str	r1, [r7, #8]
 800151c:	607a      	str	r2, [r7, #4]
    if (!raw || !in || len < 9) return PROTO_ERR_ARG;
 800151e:	68bb      	ldr	r3, [r7, #8]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d005      	beq.n	8001530 <motion_auto_friction_resp_encoder+0x1e>
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	2b00      	cmp	r3, #0
 8001528:	d002      	beq.n	8001530 <motion_auto_friction_resp_encoder+0x1e>
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	2b08      	cmp	r3, #8
 800152e:	d802      	bhi.n	8001536 <motion_auto_friction_resp_encoder+0x24>
 8001530:	f04f 33ff 	mov.w	r3, #4294967295
 8001534:	e024      	b.n	8001580 <motion_auto_friction_resp_encoder+0x6e>
    resp_init(raw, RESP_MOTION_AUTO_FRICTION);
 8001536:	2169      	movs	r1, #105	@ 0x69
 8001538:	68b8      	ldr	r0, [r7, #8]
 800153a:	f7ff ffc7 	bl	80014cc <resp_init>
    raw[2] = in->frameId;
 800153e:	68bb      	ldr	r3, [r7, #8]
 8001540:	3302      	adds	r3, #2
 8001542:	68fa      	ldr	r2, [r7, #12]
 8001544:	7812      	ldrb	r2, [r2, #0]
 8001546:	701a      	strb	r2, [r3, #0]
    raw[3] = in->status;
 8001548:	68bb      	ldr	r3, [r7, #8]
 800154a:	3303      	adds	r3, #3
 800154c:	68fa      	ldr	r2, [r7, #12]
 800154e:	7852      	ldrb	r2, [r2, #1]
 8001550:	701a      	strb	r2, [r3, #0]
    raw[4] = in->revolutions;
 8001552:	68bb      	ldr	r3, [r7, #8]
 8001554:	3304      	adds	r3, #4
 8001556:	68fa      	ldr	r2, [r7, #12]
 8001558:	7892      	ldrb	r2, [r2, #2]
 800155a:	701a      	strb	r2, [r3, #0]
    raw[5] = in->friction_segment;
 800155c:	68bb      	ldr	r3, [r7, #8]
 800155e:	3305      	adds	r3, #5
 8001560:	68fa      	ldr	r2, [r7, #12]
 8001562:	78d2      	ldrb	r2, [r2, #3]
 8001564:	701a      	strb	r2, [r3, #0]
    be16_write(&raw[6], in->sample_limit);
 8001566:	68bb      	ldr	r3, [r7, #8]
 8001568:	1d9a      	adds	r2, r3, #6
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	889b      	ldrh	r3, [r3, #4]
 800156e:	4619      	mov	r1, r3
 8001570:	4610      	mov	r0, r2
 8001572:	f7ff ff94 	bl	800149e <be16_write>
    resp_set_tail(raw, 8);
 8001576:	2108      	movs	r1, #8
 8001578:	68b8      	ldr	r0, [r7, #8]
 800157a:	f7ff ffba 	bl	80014f2 <resp_set_tail>
    return PROTO_OK;
 800157e:	2300      	movs	r3, #0
}
 8001580:	4618      	mov	r0, r3
 8001582:	3710      	adds	r7, #16
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}

08001588 <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 8001588:	b480      	push	{r7}
 800158a:	b083      	sub	sp, #12
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
 8001590:	460b      	mov	r3, r1
 8001592:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	22ab      	movs	r2, #171	@ 0xab
 8001598:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	3301      	adds	r3, #1
 800159e:	78fa      	ldrb	r2, [r7, #3]
 80015a0:	701a      	strb	r2, [r3, #0]
}
 80015a2:	bf00      	nop
 80015a4:	370c      	adds	r7, #12
 80015a6:	46bd      	mov	sp, r7
 80015a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ac:	4770      	bx	lr

080015ae <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 80015ae:	b480      	push	{r7}
 80015b0:	b083      	sub	sp, #12
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	6078      	str	r0, [r7, #4]
 80015b6:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 80015b8:	687a      	ldr	r2, [r7, #4]
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	4413      	add	r3, r2
 80015be:	2254      	movs	r2, #84	@ 0x54
 80015c0:	701a      	strb	r2, [r3, #0]
}
 80015c2:	bf00      	nop
 80015c4:	370c      	adds	r7, #12
 80015c6:	46bd      	mov	sp, r7
 80015c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015cc:	4770      	bx	lr

080015ce <move_end_resp_encoder>:
		return st;
	out->frameId = raw[2];
	out->status  = raw[3];
	return PROTO_OK;
}
int move_end_resp_encoder(const move_end_resp_t *in, uint8_t *raw, uint32_t len) {
 80015ce:	b580      	push	{r7, lr}
 80015d0:	b084      	sub	sp, #16
 80015d2:	af00      	add	r7, sp, #0
 80015d4:	60f8      	str	r0, [r7, #12]
 80015d6:	60b9      	str	r1, [r7, #8]
 80015d8:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 5)
 80015da:	68bb      	ldr	r3, [r7, #8]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d005      	beq.n	80015ec <move_end_resp_encoder+0x1e>
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d002      	beq.n	80015ec <move_end_resp_encoder+0x1e>
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	2b04      	cmp	r3, #4
 80015ea:	d802      	bhi.n	80015f2 <move_end_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 80015ec:	f04f 33ff 	mov.w	r3, #4294967295
 80015f0:	e012      	b.n	8001618 <move_end_resp_encoder+0x4a>
	resp_init(raw, RESP_MOVE_END);
 80015f2:	2106      	movs	r1, #6
 80015f4:	68b8      	ldr	r0, [r7, #8]
 80015f6:	f7ff ffc7 	bl	8001588 <resp_init>
	raw[2] = in->frameId;
 80015fa:	68bb      	ldr	r3, [r7, #8]
 80015fc:	3302      	adds	r3, #2
 80015fe:	68fa      	ldr	r2, [r7, #12]
 8001600:	7812      	ldrb	r2, [r2, #0]
 8001602:	701a      	strb	r2, [r3, #0]
	raw[3] = in->status;
 8001604:	68bb      	ldr	r3, [r7, #8]
 8001606:	3303      	adds	r3, #3
 8001608:	68fa      	ldr	r2, [r7, #12]
 800160a:	7852      	ldrb	r2, [r2, #1]
 800160c:	701a      	strb	r2, [r3, #0]
	resp_set_tail(raw, 4);
 800160e:	2104      	movs	r1, #4
 8001610:	68b8      	ldr	r0, [r7, #8]
 8001612:	f7ff ffcc 	bl	80015ae <resp_set_tail>
	return PROTO_OK;
 8001616:	2300      	movs	r3, #0
}
 8001618:	4618      	mov	r0, r3
 800161a:	3710      	adds	r7, #16
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}

08001620 <xor_bit_reduce_bytes>:
static inline uint8_t xor_bit_reduce_bytes(const uint8_t *p, uint32_t n) {
 8001620:	b480      	push	{r7}
 8001622:	b085      	sub	sp, #20
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
 8001628:	6039      	str	r1, [r7, #0]
	uint8_t x = 0;
 800162a:	2300      	movs	r3, #0
 800162c:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 800162e:	2300      	movs	r3, #0
 8001630:	60bb      	str	r3, [r7, #8]
 8001632:	e009      	b.n	8001648 <xor_bit_reduce_bytes+0x28>
		x ^= p[i];
 8001634:	687a      	ldr	r2, [r7, #4]
 8001636:	68bb      	ldr	r3, [r7, #8]
 8001638:	4413      	add	r3, r2
 800163a:	781a      	ldrb	r2, [r3, #0]
 800163c:	7bfb      	ldrb	r3, [r7, #15]
 800163e:	4053      	eors	r3, r2
 8001640:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 8001642:	68bb      	ldr	r3, [r7, #8]
 8001644:	3301      	adds	r3, #1
 8001646:	60bb      	str	r3, [r7, #8]
 8001648:	68ba      	ldr	r2, [r7, #8]
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	429a      	cmp	r2, r3
 800164e:	d3f1      	bcc.n	8001634 <xor_bit_reduce_bytes+0x14>
	x ^= (uint8_t) (x >> 4);
 8001650:	7bfb      	ldrb	r3, [r7, #15]
 8001652:	091b      	lsrs	r3, r3, #4
 8001654:	b2da      	uxtb	r2, r3
 8001656:	7bfb      	ldrb	r3, [r7, #15]
 8001658:	4053      	eors	r3, r2
 800165a:	73fb      	strb	r3, [r7, #15]
	x ^= (uint8_t) (x >> 2);
 800165c:	7bfb      	ldrb	r3, [r7, #15]
 800165e:	089b      	lsrs	r3, r3, #2
 8001660:	b2da      	uxtb	r2, r3
 8001662:	7bfb      	ldrb	r3, [r7, #15]
 8001664:	4053      	eors	r3, r2
 8001666:	73fb      	strb	r3, [r7, #15]
	x ^= (uint8_t) (x >> 1);
 8001668:	7bfb      	ldrb	r3, [r7, #15]
 800166a:	085b      	lsrs	r3, r3, #1
 800166c:	b2da      	uxtb	r2, r3
 800166e:	7bfb      	ldrb	r3, [r7, #15]
 8001670:	4053      	eors	r3, r2
 8001672:	73fb      	strb	r3, [r7, #15]
	return (uint8_t) (x & 0x1);
 8001674:	7bfb      	ldrb	r3, [r7, #15]
 8001676:	f003 0301 	and.w	r3, r3, #1
 800167a:	b2db      	uxtb	r3, r3
}
 800167c:	4618      	mov	r0, r3
 800167e:	3714      	adds	r7, #20
 8001680:	46bd      	mov	sp, r7
 8001682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001686:	4770      	bx	lr

08001688 <set_parity_bit>:
		uint32_t parity_index) {
 8001688:	b580      	push	{r7, lr}
 800168a:	b084      	sub	sp, #16
 800168c:	af00      	add	r7, sp, #0
 800168e:	60f8      	str	r0, [r7, #12]
 8001690:	60b9      	str	r1, [r7, #8]
 8001692:	607a      	str	r2, [r7, #4]
 8001694:	603b      	str	r3, [r7, #0]
	if (!raw)
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d102      	bne.n	80016a2 <set_parity_bit+0x1a>
		return -1;
 800169c:	f04f 33ff 	mov.w	r3, #4294967295
 80016a0:	e010      	b.n	80016c4 <set_parity_bit+0x3c>
	raw[parity_index] = (uint8_t) (xor_bit_reduce_bytes(raw + start, count)
 80016a2:	68fa      	ldr	r2, [r7, #12]
 80016a4:	68bb      	ldr	r3, [r7, #8]
 80016a6:	4413      	add	r3, r2
 80016a8:	6879      	ldr	r1, [r7, #4]
 80016aa:	4618      	mov	r0, r3
 80016ac:	f7ff ffb8 	bl	8001620 <xor_bit_reduce_bytes>
 80016b0:	4603      	mov	r3, r0
 80016b2:	4619      	mov	r1, r3
 80016b4:	68fa      	ldr	r2, [r7, #12]
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	4413      	add	r3, r2
 80016ba:	f001 0201 	and.w	r2, r1, #1
 80016be:	b2d2      	uxtb	r2, r2
 80016c0:	701a      	strb	r2, [r3, #0]
	return 0;
 80016c2:	2300      	movs	r3, #0
}
 80016c4:	4618      	mov	r0, r3
 80016c6:	3710      	adds	r7, #16
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}

080016cc <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 80016cc:	b480      	push	{r7}
 80016ce:	b083      	sub	sp, #12
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
 80016d4:	460b      	mov	r3, r1
 80016d6:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	22ab      	movs	r2, #171	@ 0xab
 80016dc:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	3301      	adds	r3, #1
 80016e2:	78fa      	ldrb	r2, [r7, #3]
 80016e4:	701a      	strb	r2, [r3, #0]
}
 80016e6:	bf00      	nop
 80016e8:	370c      	adds	r7, #12
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr

080016f2 <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 80016f2:	b480      	push	{r7}
 80016f4:	b083      	sub	sp, #12
 80016f6:	af00      	add	r7, sp, #0
 80016f8:	6078      	str	r0, [r7, #4]
 80016fa:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 80016fc:	687a      	ldr	r2, [r7, #4]
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	4413      	add	r3, r2
 8001702:	2254      	movs	r2, #84	@ 0x54
 8001704:	701a      	strb	r2, [r3, #0]
}
 8001706:	bf00      	nop
 8001708:	370c      	adds	r7, #12
 800170a:	46bd      	mov	sp, r7
 800170c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001710:	4770      	bx	lr

08001712 <parity_set_bit_1N>:
static inline int parity_check_byte_1N(const uint8_t *raw, uint32_t last_index,
		uint32_t parity_index) {
	return check_parity_byte(raw, 1, last_index, parity_index);
}
static inline int parity_set_bit_1N(uint8_t *raw, uint32_t last_index,
		uint32_t parity_index) {
 8001712:	b580      	push	{r7, lr}
 8001714:	b084      	sub	sp, #16
 8001716:	af00      	add	r7, sp, #0
 8001718:	60f8      	str	r0, [r7, #12]
 800171a:	60b9      	str	r1, [r7, #8]
 800171c:	607a      	str	r2, [r7, #4]
	return set_parity_bit(raw, 1, last_index, parity_index);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	68ba      	ldr	r2, [r7, #8]
 8001722:	2101      	movs	r1, #1
 8001724:	68f8      	ldr	r0, [r7, #12]
 8001726:	f7ff ffaf 	bl	8001688 <set_parity_bit>
 800172a:	4603      	mov	r3, r0
}
 800172c:	4618      	mov	r0, r3
 800172e:	3710      	adds	r7, #16
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}

08001734 <move_queue_add_ack_resp_encoder>:
	uint8_t b[3] = { RESP_MOVE_QUEUE_ADD_ACK, in ? in->frameId : 0,
			in ? in->status : 0 };
	return xor_bit_reduce_bytes(b, 3);
}
int move_queue_add_ack_resp_encoder(const move_queue_add_ack_resp_t *in,
		uint8_t *raw, uint32_t len) {
 8001734:	b580      	push	{r7, lr}
 8001736:	b084      	sub	sp, #16
 8001738:	af00      	add	r7, sp, #0
 800173a:	60f8      	str	r0, [r7, #12]
 800173c:	60b9      	str	r1, [r7, #8]
 800173e:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 6)
 8001740:	68bb      	ldr	r3, [r7, #8]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d005      	beq.n	8001752 <move_queue_add_ack_resp_encoder+0x1e>
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d002      	beq.n	8001752 <move_queue_add_ack_resp_encoder+0x1e>
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2b05      	cmp	r3, #5
 8001750:	d802      	bhi.n	8001758 <move_queue_add_ack_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 8001752:	f04f 33ff 	mov.w	r3, #4294967295
 8001756:	e017      	b.n	8001788 <move_queue_add_ack_resp_encoder+0x54>
	resp_init(raw, RESP_MOVE_QUEUE_ADD_ACK);
 8001758:	2101      	movs	r1, #1
 800175a:	68b8      	ldr	r0, [r7, #8]
 800175c:	f7ff ffb6 	bl	80016cc <resp_init>
	raw[2] = in->frameId;
 8001760:	68bb      	ldr	r3, [r7, #8]
 8001762:	3302      	adds	r3, #2
 8001764:	68fa      	ldr	r2, [r7, #12]
 8001766:	7812      	ldrb	r2, [r2, #0]
 8001768:	701a      	strb	r2, [r3, #0]
	raw[3] = in->status;
 800176a:	68bb      	ldr	r3, [r7, #8]
 800176c:	3303      	adds	r3, #3
 800176e:	68fa      	ldr	r2, [r7, #12]
 8001770:	7852      	ldrb	r2, [r2, #1]
 8001772:	701a      	strb	r2, [r3, #0]
	parity_set_bit_1N(raw, 3, 4);
 8001774:	2204      	movs	r2, #4
 8001776:	2103      	movs	r1, #3
 8001778:	68b8      	ldr	r0, [r7, #8]
 800177a:	f7ff ffca 	bl	8001712 <parity_set_bit_1N>
	resp_set_tail(raw, 5);
 800177e:	2105      	movs	r1, #5
 8001780:	68b8      	ldr	r0, [r7, #8]
 8001782:	f7ff ffb6 	bl	80016f2 <resp_set_tail>
	return PROTO_OK;
 8001786:	2300      	movs	r3, #0
}
 8001788:	4618      	mov	r0, r3
 800178a:	3710      	adds	r7, #16
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}

08001790 <xor_bit_reduce_bytes>:
static inline uint8_t xor_bit_reduce_bytes(const uint8_t *p, uint32_t n) {
 8001790:	b480      	push	{r7}
 8001792:	b085      	sub	sp, #20
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
 8001798:	6039      	str	r1, [r7, #0]
	uint8_t x = 0;
 800179a:	2300      	movs	r3, #0
 800179c:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 800179e:	2300      	movs	r3, #0
 80017a0:	60bb      	str	r3, [r7, #8]
 80017a2:	e009      	b.n	80017b8 <xor_bit_reduce_bytes+0x28>
		x ^= p[i];
 80017a4:	687a      	ldr	r2, [r7, #4]
 80017a6:	68bb      	ldr	r3, [r7, #8]
 80017a8:	4413      	add	r3, r2
 80017aa:	781a      	ldrb	r2, [r3, #0]
 80017ac:	7bfb      	ldrb	r3, [r7, #15]
 80017ae:	4053      	eors	r3, r2
 80017b0:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 80017b2:	68bb      	ldr	r3, [r7, #8]
 80017b4:	3301      	adds	r3, #1
 80017b6:	60bb      	str	r3, [r7, #8]
 80017b8:	68ba      	ldr	r2, [r7, #8]
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	429a      	cmp	r2, r3
 80017be:	d3f1      	bcc.n	80017a4 <xor_bit_reduce_bytes+0x14>
	x ^= (uint8_t) (x >> 4);
 80017c0:	7bfb      	ldrb	r3, [r7, #15]
 80017c2:	091b      	lsrs	r3, r3, #4
 80017c4:	b2da      	uxtb	r2, r3
 80017c6:	7bfb      	ldrb	r3, [r7, #15]
 80017c8:	4053      	eors	r3, r2
 80017ca:	73fb      	strb	r3, [r7, #15]
	x ^= (uint8_t) (x >> 2);
 80017cc:	7bfb      	ldrb	r3, [r7, #15]
 80017ce:	089b      	lsrs	r3, r3, #2
 80017d0:	b2da      	uxtb	r2, r3
 80017d2:	7bfb      	ldrb	r3, [r7, #15]
 80017d4:	4053      	eors	r3, r2
 80017d6:	73fb      	strb	r3, [r7, #15]
	x ^= (uint8_t) (x >> 1);
 80017d8:	7bfb      	ldrb	r3, [r7, #15]
 80017da:	085b      	lsrs	r3, r3, #1
 80017dc:	b2da      	uxtb	r2, r3
 80017de:	7bfb      	ldrb	r3, [r7, #15]
 80017e0:	4053      	eors	r3, r2
 80017e2:	73fb      	strb	r3, [r7, #15]
	return (uint8_t) (x & 0x1);
 80017e4:	7bfb      	ldrb	r3, [r7, #15]
 80017e6:	f003 0301 	and.w	r3, r3, #1
 80017ea:	b2db      	uxtb	r3, r3
}
 80017ec:	4618      	mov	r0, r3
 80017ee:	3714      	adds	r7, #20
 80017f0:	46bd      	mov	sp, r7
 80017f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f6:	4770      	bx	lr

080017f8 <set_parity_bit>:
		uint32_t parity_index) {
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b084      	sub	sp, #16
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	60f8      	str	r0, [r7, #12]
 8001800:	60b9      	str	r1, [r7, #8]
 8001802:	607a      	str	r2, [r7, #4]
 8001804:	603b      	str	r3, [r7, #0]
	if (!raw)
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d102      	bne.n	8001812 <set_parity_bit+0x1a>
		return -1;
 800180c:	f04f 33ff 	mov.w	r3, #4294967295
 8001810:	e010      	b.n	8001834 <set_parity_bit+0x3c>
	raw[parity_index] = (uint8_t) (xor_bit_reduce_bytes(raw + start, count)
 8001812:	68fa      	ldr	r2, [r7, #12]
 8001814:	68bb      	ldr	r3, [r7, #8]
 8001816:	4413      	add	r3, r2
 8001818:	6879      	ldr	r1, [r7, #4]
 800181a:	4618      	mov	r0, r3
 800181c:	f7ff ffb8 	bl	8001790 <xor_bit_reduce_bytes>
 8001820:	4603      	mov	r3, r0
 8001822:	4619      	mov	r1, r3
 8001824:	68fa      	ldr	r2, [r7, #12]
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	4413      	add	r3, r2
 800182a:	f001 0201 	and.w	r2, r1, #1
 800182e:	b2d2      	uxtb	r2, r2
 8001830:	701a      	strb	r2, [r3, #0]
	return 0;
 8001832:	2300      	movs	r3, #0
}
 8001834:	4618      	mov	r0, r3
 8001836:	3710      	adds	r7, #16
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}

0800183c <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 800183c:	b480      	push	{r7}
 800183e:	b083      	sub	sp, #12
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
 8001844:	460b      	mov	r3, r1
 8001846:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	22ab      	movs	r2, #171	@ 0xab
 800184c:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	3301      	adds	r3, #1
 8001852:	78fa      	ldrb	r2, [r7, #3]
 8001854:	701a      	strb	r2, [r3, #0]
}
 8001856:	bf00      	nop
 8001858:	370c      	adds	r7, #12
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr

08001862 <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8001862:	b480      	push	{r7}
 8001864:	b083      	sub	sp, #12
 8001866:	af00      	add	r7, sp, #0
 8001868:	6078      	str	r0, [r7, #4]
 800186a:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 800186c:	687a      	ldr	r2, [r7, #4]
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	4413      	add	r3, r2
 8001872:	2254      	movs	r2, #84	@ 0x54
 8001874:	701a      	strb	r2, [r3, #0]
}
 8001876:	bf00      	nop
 8001878:	370c      	adds	r7, #12
 800187a:	46bd      	mov	sp, r7
 800187c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001880:	4770      	bx	lr

08001882 <parity_set_bit_1N>:
		uint32_t parity_index) {
 8001882:	b580      	push	{r7, lr}
 8001884:	b084      	sub	sp, #16
 8001886:	af00      	add	r7, sp, #0
 8001888:	60f8      	str	r0, [r7, #12]
 800188a:	60b9      	str	r1, [r7, #8]
 800188c:	607a      	str	r2, [r7, #4]
	return set_parity_bit(raw, 1, last_index, parity_index);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	68ba      	ldr	r2, [r7, #8]
 8001892:	2101      	movs	r1, #1
 8001894:	68f8      	ldr	r0, [r7, #12]
 8001896:	f7ff ffaf 	bl	80017f8 <set_parity_bit>
 800189a:	4603      	mov	r3, r0
}
 800189c:	4618      	mov	r0, r3
 800189e:	3710      	adds	r7, #16
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}

080018a4 <move_queue_status_resp_encoder>:
			in ? in->pidErrZ : 0, in ? in->pctX : 0, in ? in->pctY : 0,
			in ? in->pctZ : 0 };
	return xor_bit_reduce_bytes(b, 9);
}
int move_queue_status_resp_encoder(const move_queue_status_resp_t *in,
		uint8_t *raw, uint32_t len) {
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b084      	sub	sp, #16
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	60f8      	str	r0, [r7, #12]
 80018ac:	60b9      	str	r1, [r7, #8]
 80018ae:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 12)
 80018b0:	68bb      	ldr	r3, [r7, #8]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d005      	beq.n	80018c2 <move_queue_status_resp_encoder+0x1e>
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d002      	beq.n	80018c2 <move_queue_status_resp_encoder+0x1e>
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	2b0b      	cmp	r3, #11
 80018c0:	d802      	bhi.n	80018c8 <move_queue_status_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 80018c2:	f04f 33ff 	mov.w	r3, #4294967295
 80018c6:	e035      	b.n	8001934 <move_queue_status_resp_encoder+0x90>
	resp_init(raw, RESP_MOVE_QUEUE_STATUS);
 80018c8:	2102      	movs	r1, #2
 80018ca:	68b8      	ldr	r0, [r7, #8]
 80018cc:	f7ff ffb6 	bl	800183c <resp_init>
	raw[2] = in->frameId;
 80018d0:	68bb      	ldr	r3, [r7, #8]
 80018d2:	3302      	adds	r3, #2
 80018d4:	68fa      	ldr	r2, [r7, #12]
 80018d6:	7812      	ldrb	r2, [r2, #0]
 80018d8:	701a      	strb	r2, [r3, #0]
	raw[3] = in->status;
 80018da:	68bb      	ldr	r3, [r7, #8]
 80018dc:	3303      	adds	r3, #3
 80018de:	68fa      	ldr	r2, [r7, #12]
 80018e0:	7852      	ldrb	r2, [r2, #1]
 80018e2:	701a      	strb	r2, [r3, #0]
	raw[4] = in->pidErrX;
 80018e4:	68bb      	ldr	r3, [r7, #8]
 80018e6:	3304      	adds	r3, #4
 80018e8:	68fa      	ldr	r2, [r7, #12]
 80018ea:	7892      	ldrb	r2, [r2, #2]
 80018ec:	701a      	strb	r2, [r3, #0]
	raw[5] = in->pidErrY;
 80018ee:	68bb      	ldr	r3, [r7, #8]
 80018f0:	3305      	adds	r3, #5
 80018f2:	68fa      	ldr	r2, [r7, #12]
 80018f4:	78d2      	ldrb	r2, [r2, #3]
 80018f6:	701a      	strb	r2, [r3, #0]
	raw[6] = in->pidErrZ;
 80018f8:	68bb      	ldr	r3, [r7, #8]
 80018fa:	3306      	adds	r3, #6
 80018fc:	68fa      	ldr	r2, [r7, #12]
 80018fe:	7912      	ldrb	r2, [r2, #4]
 8001900:	701a      	strb	r2, [r3, #0]
	raw[7] = in->pctX;
 8001902:	68bb      	ldr	r3, [r7, #8]
 8001904:	3307      	adds	r3, #7
 8001906:	68fa      	ldr	r2, [r7, #12]
 8001908:	7952      	ldrb	r2, [r2, #5]
 800190a:	701a      	strb	r2, [r3, #0]
	raw[8] = in->pctY;
 800190c:	68bb      	ldr	r3, [r7, #8]
 800190e:	3308      	adds	r3, #8
 8001910:	68fa      	ldr	r2, [r7, #12]
 8001912:	7992      	ldrb	r2, [r2, #6]
 8001914:	701a      	strb	r2, [r3, #0]
	raw[9] = in->pctZ;
 8001916:	68bb      	ldr	r3, [r7, #8]
 8001918:	3309      	adds	r3, #9
 800191a:	68fa      	ldr	r2, [r7, #12]
 800191c:	79d2      	ldrb	r2, [r2, #7]
 800191e:	701a      	strb	r2, [r3, #0]
	parity_set_bit_1N(raw, 9, 10);
 8001920:	220a      	movs	r2, #10
 8001922:	2109      	movs	r1, #9
 8001924:	68b8      	ldr	r0, [r7, #8]
 8001926:	f7ff ffac 	bl	8001882 <parity_set_bit_1N>
	resp_set_tail(raw, 11);
 800192a:	210b      	movs	r1, #11
 800192c:	68b8      	ldr	r0, [r7, #8]
 800192e:	f7ff ff98 	bl	8001862 <resp_set_tail>
	return PROTO_OK;
 8001932:	2300      	movs	r3, #0
}
 8001934:	4618      	mov	r0, r3
 8001936:	3710      	adds	r7, #16
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}

0800193c <be32_write>:
static inline void be32_write(uint8_t *p, uint32_t v) {
 800193c:	b480      	push	{r7}
 800193e:	b083      	sub	sp, #12
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
 8001944:	6039      	str	r1, [r7, #0]
	p[0] = (uint8_t) (v >> 24);
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	0e1b      	lsrs	r3, r3, #24
 800194a:	b2da      	uxtb	r2, r3
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	701a      	strb	r2, [r3, #0]
	p[1] = (uint8_t) (v >> 16);
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	0c1a      	lsrs	r2, r3, #16
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	3301      	adds	r3, #1
 8001958:	b2d2      	uxtb	r2, r2
 800195a:	701a      	strb	r2, [r3, #0]
	p[2] = (uint8_t) (v >> 8);
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	0a1a      	lsrs	r2, r3, #8
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	3302      	adds	r3, #2
 8001964:	b2d2      	uxtb	r2, r2
 8001966:	701a      	strb	r2, [r3, #0]
	p[3] = (uint8_t) v;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	3303      	adds	r3, #3
 800196c:	683a      	ldr	r2, [r7, #0]
 800196e:	b2d2      	uxtb	r2, r2
 8001970:	701a      	strb	r2, [r3, #0]
}
 8001972:	bf00      	nop
 8001974:	370c      	adds	r7, #12
 8001976:	46bd      	mov	sp, r7
 8001978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197c:	4770      	bx	lr

0800197e <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 800197e:	b480      	push	{r7}
 8001980:	b083      	sub	sp, #12
 8001982:	af00      	add	r7, sp, #0
 8001984:	6078      	str	r0, [r7, #4]
 8001986:	460b      	mov	r3, r1
 8001988:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	22ab      	movs	r2, #171	@ 0xab
 800198e:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	3301      	adds	r3, #1
 8001994:	78fa      	ldrb	r2, [r7, #3]
 8001996:	701a      	strb	r2, [r3, #0]
}
 8001998:	bf00      	nop
 800199a:	370c      	adds	r7, #12
 800199c:	46bd      	mov	sp, r7
 800199e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a2:	4770      	bx	lr

080019a4 <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 80019a4:	b480      	push	{r7}
 80019a6:	b083      	sub	sp, #12
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
 80019ac:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 80019ae:	687a      	ldr	r2, [r7, #4]
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	4413      	add	r3, r2
 80019b4:	2254      	movs	r2, #84	@ 0x54
 80019b6:	701a      	strb	r2, [r3, #0]
}
 80019b8:	bf00      	nop
 80019ba:	370c      	adds	r7, #12
 80019bc:	46bd      	mov	sp, r7
 80019be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c2:	4770      	bx	lr

080019c4 <set_origin_resp_encoder>:
#include "Protocol/Responses/set_origin_response.h"

int set_origin_resp_encoder(const set_origin_resp_t *in, uint8_t *raw, uint32_t len) {
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b084      	sub	sp, #16
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	60f8      	str	r0, [r7, #12]
 80019cc:	60b9      	str	r1, [r7, #8]
 80019ce:	607a      	str	r2, [r7, #4]
    if (!raw || !in || len < 16) return PROTO_ERR_ARG;
 80019d0:	68bb      	ldr	r3, [r7, #8]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d005      	beq.n	80019e2 <set_origin_resp_encoder+0x1e>
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d002      	beq.n	80019e2 <set_origin_resp_encoder+0x1e>
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	2b0f      	cmp	r3, #15
 80019e0:	d802      	bhi.n	80019e8 <set_origin_resp_encoder+0x24>
 80019e2:	f04f 33ff 	mov.w	r3, #4294967295
 80019e6:	e026      	b.n	8001a36 <set_origin_resp_encoder+0x72>
    resp_init(raw, RESP_SET_ORIGIN);
 80019e8:	2124      	movs	r1, #36	@ 0x24
 80019ea:	68b8      	ldr	r0, [r7, #8]
 80019ec:	f7ff ffc7 	bl	800197e <resp_init>
    raw[2] = in->frameId;
 80019f0:	68bb      	ldr	r3, [r7, #8]
 80019f2:	3302      	adds	r3, #2
 80019f4:	68fa      	ldr	r2, [r7, #12]
 80019f6:	7812      	ldrb	r2, [r2, #0]
 80019f8:	701a      	strb	r2, [r3, #0]
    be32_write(&raw[3], (uint32_t)in->x0);
 80019fa:	68bb      	ldr	r3, [r7, #8]
 80019fc:	1cda      	adds	r2, r3, #3
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	4619      	mov	r1, r3
 8001a04:	4610      	mov	r0, r2
 8001a06:	f7ff ff99 	bl	800193c <be32_write>
    be32_write(&raw[7], (uint32_t)in->y0);
 8001a0a:	68bb      	ldr	r3, [r7, #8]
 8001a0c:	1dda      	adds	r2, r3, #7
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	689b      	ldr	r3, [r3, #8]
 8001a12:	4619      	mov	r1, r3
 8001a14:	4610      	mov	r0, r2
 8001a16:	f7ff ff91 	bl	800193c <be32_write>
    be32_write(&raw[11], (uint32_t)in->z0);
 8001a1a:	68bb      	ldr	r3, [r7, #8]
 8001a1c:	f103 020b 	add.w	r2, r3, #11
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	68db      	ldr	r3, [r3, #12]
 8001a24:	4619      	mov	r1, r3
 8001a26:	4610      	mov	r0, r2
 8001a28:	f7ff ff88 	bl	800193c <be32_write>
    resp_set_tail(raw, 15);
 8001a2c:	210f      	movs	r1, #15
 8001a2e:	68b8      	ldr	r0, [r7, #8]
 8001a30:	f7ff ffb8 	bl	80019a4 <resp_set_tail>
    return PROTO_OK;
 8001a34:	2300      	movs	r3, #0
}
 8001a36:	4618      	mov	r0, r3
 8001a38:	3710      	adds	r7, #16
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}

08001a3e <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 8001a3e:	b480      	push	{r7}
 8001a40:	b083      	sub	sp, #12
 8001a42:	af00      	add	r7, sp, #0
 8001a44:	6078      	str	r0, [r7, #4]
 8001a46:	460b      	mov	r3, r1
 8001a48:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	22ab      	movs	r2, #171	@ 0xab
 8001a4e:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	3301      	adds	r3, #1
 8001a54:	78fa      	ldrb	r2, [r7, #3]
 8001a56:	701a      	strb	r2, [r3, #0]
}
 8001a58:	bf00      	nop
 8001a5a:	370c      	adds	r7, #12
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a62:	4770      	bx	lr

08001a64 <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8001a64:	b480      	push	{r7}
 8001a66:	b083      	sub	sp, #12
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
 8001a6c:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 8001a6e:	687a      	ldr	r2, [r7, #4]
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	4413      	add	r3, r2
 8001a74:	2254      	movs	r2, #84	@ 0x54
 8001a76:	701a      	strb	r2, [r3, #0]
}
 8001a78:	bf00      	nop
 8001a7a:	370c      	adds	r7, #12
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a82:	4770      	bx	lr

08001a84 <start_move_resp_encoder>:
	out->status = raw[3];
	out->depth  = raw[4];
	return PROTO_OK;
}
int start_move_resp_encoder(const start_move_resp_t *in, uint8_t *raw,
		uint32_t len) {
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b084      	sub	sp, #16
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	60f8      	str	r0, [r7, #12]
 8001a8c:	60b9      	str	r1, [r7, #8]
 8001a8e:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 6)
 8001a90:	68bb      	ldr	r3, [r7, #8]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d005      	beq.n	8001aa2 <start_move_resp_encoder+0x1e>
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d002      	beq.n	8001aa2 <start_move_resp_encoder+0x1e>
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2b05      	cmp	r3, #5
 8001aa0:	d802      	bhi.n	8001aa8 <start_move_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 8001aa2:	f04f 33ff 	mov.w	r3, #4294967295
 8001aa6:	e017      	b.n	8001ad8 <start_move_resp_encoder+0x54>
	resp_init(raw, RESP_START_MOVE);
 8001aa8:	2103      	movs	r1, #3
 8001aaa:	68b8      	ldr	r0, [r7, #8]
 8001aac:	f7ff ffc7 	bl	8001a3e <resp_init>
	raw[2] = in->frameId;
 8001ab0:	68bb      	ldr	r3, [r7, #8]
 8001ab2:	3302      	adds	r3, #2
 8001ab4:	68fa      	ldr	r2, [r7, #12]
 8001ab6:	7812      	ldrb	r2, [r2, #0]
 8001ab8:	701a      	strb	r2, [r3, #0]
	raw[3] = in->status;
 8001aba:	68bb      	ldr	r3, [r7, #8]
 8001abc:	3303      	adds	r3, #3
 8001abe:	68fa      	ldr	r2, [r7, #12]
 8001ac0:	7852      	ldrb	r2, [r2, #1]
 8001ac2:	701a      	strb	r2, [r3, #0]
	raw[4] = in->depth;
 8001ac4:	68bb      	ldr	r3, [r7, #8]
 8001ac6:	3304      	adds	r3, #4
 8001ac8:	68fa      	ldr	r2, [r7, #12]
 8001aca:	7892      	ldrb	r2, [r2, #2]
 8001acc:	701a      	strb	r2, [r3, #0]
	resp_set_tail(raw, 5);
 8001ace:	2105      	movs	r1, #5
 8001ad0:	68b8      	ldr	r0, [r7, #8]
 8001ad2:	f7ff ffc7 	bl	8001a64 <resp_set_tail>
	return PROTO_OK;
 8001ad6:	2300      	movs	r3, #0
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	3710      	adds	r7, #16
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}

08001ae0 <resp_fifo_create>:
struct response_fifo_s {
    node_t *head, *tail;
    int count;
};

response_fifo_t* resp_fifo_create(void) {
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	af00      	add	r7, sp, #0
    return (response_fifo_t*)calloc(1, sizeof(response_fifo_t));
 8001ae4:	210c      	movs	r1, #12
 8001ae6:	2001      	movs	r0, #1
 8001ae8:	f00f f9dc 	bl	8010ea4 <calloc>
 8001aec:	4603      	mov	r3, r0
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	bd80      	pop	{r7, pc}

08001af2 <resp_fifo_push>:
        free(n);
    }
    free(q);
}

int resp_fifo_push(response_fifo_t *q, const uint8_t *frame, uint32_t len) {
 8001af2:	b580      	push	{r7, lr}
 8001af4:	b086      	sub	sp, #24
 8001af6:	af00      	add	r7, sp, #0
 8001af8:	60f8      	str	r0, [r7, #12]
 8001afa:	60b9      	str	r1, [r7, #8]
 8001afc:	607a      	str	r2, [r7, #4]
    if (!q || !frame || len == 0) return PROTO_ERR_ARG;
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d005      	beq.n	8001b10 <resp_fifo_push+0x1e>
 8001b04:	68bb      	ldr	r3, [r7, #8]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d002      	beq.n	8001b10 <resp_fifo_push+0x1e>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d102      	bne.n	8001b16 <resp_fifo_push+0x24>
 8001b10:	f04f 33ff 	mov.w	r3, #4294967295
 8001b14:	e03d      	b.n	8001b92 <resp_fifo_push+0xa0>
    node_t *n = (node_t*)malloc(sizeof(*n));
 8001b16:	200c      	movs	r0, #12
 8001b18:	f00f f9e0 	bl	8010edc <malloc>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	617b      	str	r3, [r7, #20]
    if (!n) return PROTO_ERR_ALLOC;
 8001b20:	697b      	ldr	r3, [r7, #20]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d102      	bne.n	8001b2c <resp_fifo_push+0x3a>
 8001b26:	f06f 0302 	mvn.w	r3, #2
 8001b2a:	e032      	b.n	8001b92 <resp_fifo_push+0xa0>
    n->buf = (uint8_t*)malloc(len);
 8001b2c:	6878      	ldr	r0, [r7, #4]
 8001b2e:	f00f f9d5 	bl	8010edc <malloc>
 8001b32:	4603      	mov	r3, r0
 8001b34:	461a      	mov	r2, r3
 8001b36:	697b      	ldr	r3, [r7, #20]
 8001b38:	601a      	str	r2, [r3, #0]
    if (!n->buf) { free(n); return PROTO_ERR_ALLOC; }
 8001b3a:	697b      	ldr	r3, [r7, #20]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d105      	bne.n	8001b4e <resp_fifo_push+0x5c>
 8001b42:	6978      	ldr	r0, [r7, #20]
 8001b44:	f00f f9d2 	bl	8010eec <free>
 8001b48:	f06f 0302 	mvn.w	r3, #2
 8001b4c:	e021      	b.n	8001b92 <resp_fifo_push+0xa0>
    memcpy(n->buf, frame, len);
 8001b4e:	697b      	ldr	r3, [r7, #20]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	687a      	ldr	r2, [r7, #4]
 8001b54:	68b9      	ldr	r1, [r7, #8]
 8001b56:	4618      	mov	r0, r3
 8001b58:	f00f fd47 	bl	80115ea <memcpy>
    n->len = len;
 8001b5c:	697b      	ldr	r3, [r7, #20]
 8001b5e:	687a      	ldr	r2, [r7, #4]
 8001b60:	605a      	str	r2, [r3, #4]
    n->next = NULL;
 8001b62:	697b      	ldr	r3, [r7, #20]
 8001b64:	2200      	movs	r2, #0
 8001b66:	609a      	str	r2, [r3, #8]
    if (q->tail) q->tail->next = n; else q->head = n;
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d004      	beq.n	8001b7a <resp_fifo_push+0x88>
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	697a      	ldr	r2, [r7, #20]
 8001b76:	609a      	str	r2, [r3, #8]
 8001b78:	e002      	b.n	8001b80 <resp_fifo_push+0x8e>
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	697a      	ldr	r2, [r7, #20]
 8001b7e:	601a      	str	r2, [r3, #0]
    q->tail = n;
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	697a      	ldr	r2, [r7, #20]
 8001b84:	605a      	str	r2, [r3, #4]
    q->count++;
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	689b      	ldr	r3, [r3, #8]
 8001b8a:	1c5a      	adds	r2, r3, #1
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	609a      	str	r2, [r3, #8]
    return PROTO_OK;
 8001b90:	2300      	movs	r3, #0
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	3718      	adds	r7, #24
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}

08001b9a <resp_fifo_pop>:

int resp_fifo_pop(response_fifo_t *q, uint8_t *out, uint32_t max_len) {
 8001b9a:	b580      	push	{r7, lr}
 8001b9c:	b086      	sub	sp, #24
 8001b9e:	af00      	add	r7, sp, #0
 8001ba0:	60f8      	str	r0, [r7, #12]
 8001ba2:	60b9      	str	r1, [r7, #8]
 8001ba4:	607a      	str	r2, [r7, #4]
    if (!q || !q->head || !out) return 0;
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d006      	beq.n	8001bba <resp_fifo_pop+0x20>
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d002      	beq.n	8001bba <resp_fifo_pop+0x20>
 8001bb4:	68bb      	ldr	r3, [r7, #8]
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d101      	bne.n	8001bbe <resp_fifo_pop+0x24>
 8001bba:	2300      	movs	r3, #0
 8001bbc:	e02e      	b.n	8001c1c <resp_fifo_pop+0x82>
    node_t *n = q->head;
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	617b      	str	r3, [r7, #20]
    if (n->len > max_len) return PROTO_ERR_RANGE;
 8001bc4:	697b      	ldr	r3, [r7, #20]
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	687a      	ldr	r2, [r7, #4]
 8001bca:	429a      	cmp	r2, r3
 8001bcc:	d202      	bcs.n	8001bd4 <resp_fifo_pop+0x3a>
 8001bce:	f06f 0303 	mvn.w	r3, #3
 8001bd2:	e023      	b.n	8001c1c <resp_fifo_pop+0x82>
    memcpy(out, n->buf, n->len);
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	6819      	ldr	r1, [r3, #0]
 8001bd8:	697b      	ldr	r3, [r7, #20]
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	461a      	mov	r2, r3
 8001bde:	68b8      	ldr	r0, [r7, #8]
 8001be0:	f00f fd03 	bl	80115ea <memcpy>
    int ret = (int)n->len;
 8001be4:	697b      	ldr	r3, [r7, #20]
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	613b      	str	r3, [r7, #16]
    q->head = n->next;
 8001bea:	697b      	ldr	r3, [r7, #20]
 8001bec:	689a      	ldr	r2, [r3, #8]
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	601a      	str	r2, [r3, #0]
    if (!q->head) q->tail = NULL;
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d102      	bne.n	8001c00 <resp_fifo_pop+0x66>
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	605a      	str	r2, [r3, #4]
    q->count--;
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	689b      	ldr	r3, [r3, #8]
 8001c04:	1e5a      	subs	r2, r3, #1
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	609a      	str	r2, [r3, #8]
    free(n->buf);
 8001c0a:	697b      	ldr	r3, [r7, #20]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f00f f96c 	bl	8010eec <free>
    free(n);
 8001c14:	6978      	ldr	r0, [r7, #20]
 8001c16:	f00f f969 	bl	8010eec <free>
    return ret;
 8001c1a:	693b      	ldr	r3, [r7, #16]
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	3718      	adds	r7, #24
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}

08001c24 <router_init>:
int resp_fifo_count(const response_fifo_t *q) { return q ? q->count : 0; }

// ---------- Router mínimo ----------
static router_handlers_t g_handlers;  // cópia local dos handlers

void router_init(router_t *r, response_fifo_t *resp_fifo, const router_handlers_t *h) {
 8001c24:	b5b0      	push	{r4, r5, r7, lr}
 8001c26:	b084      	sub	sp, #16
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	60f8      	str	r0, [r7, #12]
 8001c2c:	60b9      	str	r1, [r7, #8]
 8001c2e:	607a      	str	r2, [r7, #4]
    if (!r) return;
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d01e      	beq.n	8001c74 <router_init+0x50>
    memset(r, 0, sizeof(*r));
 8001c36:	2248      	movs	r2, #72	@ 0x48
 8001c38:	2100      	movs	r1, #0
 8001c3a:	68f8      	ldr	r0, [r7, #12]
 8001c3c:	f00f fc4a 	bl	80114d4 <memset>
    r->resp = resp_fifo;
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	68ba      	ldr	r2, [r7, #8]
 8001c44:	645a      	str	r2, [r3, #68]	@ 0x44
    memset(&g_handlers, 0, sizeof g_handlers);
 8001c46:	2238      	movs	r2, #56	@ 0x38
 8001c48:	2100      	movs	r1, #0
 8001c4a:	480c      	ldr	r0, [pc, #48]	@ (8001c7c <router_init+0x58>)
 8001c4c:	f00f fc42 	bl	80114d4 <memset>
    if (h) g_handlers = *h;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d00f      	beq.n	8001c76 <router_init+0x52>
 8001c56:	4a09      	ldr	r2, [pc, #36]	@ (8001c7c <router_init+0x58>)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	4614      	mov	r4, r2
 8001c5c:	461d      	mov	r5, r3
 8001c5e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c60:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c62:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c64:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c66:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c68:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c6a:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001c6e:	e884 0003 	stmia.w	r4, {r0, r1}
 8001c72:	e000      	b.n	8001c76 <router_init+0x52>
    if (!r) return;
 8001c74:	bf00      	nop
}
 8001c76:	3710      	adds	r7, #16
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bdb0      	pop	{r4, r5, r7, pc}
 8001c7c:	20000154 	.word	0x20000154

08001c80 <dispatch>:

static void dispatch(router_t *r, const uint8_t *f, uint32_t len) {
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b086      	sub	sp, #24
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	60f8      	str	r0, [r7, #12]
 8001c88:	60b9      	str	r1, [r7, #8]
 8001c8a:	607a      	str	r2, [r7, #4]
    if (!r || !f || len < 4) return;
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	f000 8183 	beq.w	8001f9a <dispatch+0x31a>
 8001c94:	68bb      	ldr	r3, [r7, #8]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	f000 817f 	beq.w	8001f9a <dispatch+0x31a>
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2b03      	cmp	r3, #3
 8001ca0:	f240 817b 	bls.w	8001f9a <dispatch+0x31a>
    uint8_t type = f[1];
 8001ca4:	68bb      	ldr	r3, [r7, #8]
 8001ca6:	3301      	adds	r3, #1
 8001ca8:	781b      	ldrb	r3, [r3, #0]
 8001caa:	75fb      	strb	r3, [r7, #23]

    // Helper pra reduzir ruído
    #define CALL(h) do{ if (g_handlers.h) g_handlers.h(r, f, len); }while(0)

    switch (type) {
 8001cac:	7dfb      	ldrb	r3, [r7, #23]
 8001cae:	3b01      	subs	r3, #1
 8001cb0:	2b68      	cmp	r3, #104	@ 0x68
 8001cb2:	f200 8174 	bhi.w	8001f9e <dispatch+0x31e>
 8001cb6:	a201      	add	r2, pc, #4	@ (adr r2, 8001cbc <dispatch+0x3c>)
 8001cb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cbc:	08001e61 	.word	0x08001e61
 8001cc0:	08001e79 	.word	0x08001e79
 8001cc4:	08001e91 	.word	0x08001e91
 8001cc8:	08001ea9 	.word	0x08001ea9
 8001ccc:	08001ebf 	.word	0x08001ebf
 8001cd0:	08001ed5 	.word	0x08001ed5
 8001cd4:	08001eeb 	.word	0x08001eeb
 8001cd8:	08001f9f 	.word	0x08001f9f
 8001cdc:	08001f9f 	.word	0x08001f9f
 8001ce0:	08001f9f 	.word	0x08001f9f
 8001ce4:	08001f9f 	.word	0x08001f9f
 8001ce8:	08001f9f 	.word	0x08001f9f
 8001cec:	08001f9f 	.word	0x08001f9f
 8001cf0:	08001f9f 	.word	0x08001f9f
 8001cf4:	08001f9f 	.word	0x08001f9f
 8001cf8:	08001f9f 	.word	0x08001f9f
 8001cfc:	08001f9f 	.word	0x08001f9f
 8001d00:	08001f9f 	.word	0x08001f9f
 8001d04:	08001f9f 	.word	0x08001f9f
 8001d08:	08001f9f 	.word	0x08001f9f
 8001d0c:	08001f9f 	.word	0x08001f9f
 8001d10:	08001f9f 	.word	0x08001f9f
 8001d14:	08001f9f 	.word	0x08001f9f
 8001d18:	08001f9f 	.word	0x08001f9f
 8001d1c:	08001f9f 	.word	0x08001f9f
 8001d20:	08001f9f 	.word	0x08001f9f
 8001d24:	08001f9f 	.word	0x08001f9f
 8001d28:	08001f9f 	.word	0x08001f9f
 8001d2c:	08001f9f 	.word	0x08001f9f
 8001d30:	08001f9f 	.word	0x08001f9f
 8001d34:	08001f9f 	.word	0x08001f9f
 8001d38:	08001f01 	.word	0x08001f01
 8001d3c:	08001f9f 	.word	0x08001f9f
 8001d40:	08001f9f 	.word	0x08001f9f
 8001d44:	08001f9f 	.word	0x08001f9f
 8001d48:	08001f17 	.word	0x08001f17
 8001d4c:	08001f2d 	.word	0x08001f2d
 8001d50:	08001f43 	.word	0x08001f43
 8001d54:	08001f59 	.word	0x08001f59
 8001d58:	08001f9f 	.word	0x08001f9f
 8001d5c:	08001f9f 	.word	0x08001f9f
 8001d60:	08001f9f 	.word	0x08001f9f
 8001d64:	08001f9f 	.word	0x08001f9f
 8001d68:	08001f9f 	.word	0x08001f9f
 8001d6c:	08001f9f 	.word	0x08001f9f
 8001d70:	08001f9f 	.word	0x08001f9f
 8001d74:	08001f9f 	.word	0x08001f9f
 8001d78:	08001f9f 	.word	0x08001f9f
 8001d7c:	08001f9f 	.word	0x08001f9f
 8001d80:	08001f9f 	.word	0x08001f9f
 8001d84:	08001f9f 	.word	0x08001f9f
 8001d88:	08001f9f 	.word	0x08001f9f
 8001d8c:	08001f9f 	.word	0x08001f9f
 8001d90:	08001f9f 	.word	0x08001f9f
 8001d94:	08001f9f 	.word	0x08001f9f
 8001d98:	08001f9f 	.word	0x08001f9f
 8001d9c:	08001f9f 	.word	0x08001f9f
 8001da0:	08001f9f 	.word	0x08001f9f
 8001da4:	08001f9f 	.word	0x08001f9f
 8001da8:	08001f9f 	.word	0x08001f9f
 8001dac:	08001f9f 	.word	0x08001f9f
 8001db0:	08001f9f 	.word	0x08001f9f
 8001db4:	08001f9f 	.word	0x08001f9f
 8001db8:	08001f9f 	.word	0x08001f9f
 8001dbc:	08001f9f 	.word	0x08001f9f
 8001dc0:	08001f9f 	.word	0x08001f9f
 8001dc4:	08001f9f 	.word	0x08001f9f
 8001dc8:	08001f9f 	.word	0x08001f9f
 8001dcc:	08001f9f 	.word	0x08001f9f
 8001dd0:	08001f9f 	.word	0x08001f9f
 8001dd4:	08001f9f 	.word	0x08001f9f
 8001dd8:	08001f9f 	.word	0x08001f9f
 8001ddc:	08001f9f 	.word	0x08001f9f
 8001de0:	08001f9f 	.word	0x08001f9f
 8001de4:	08001f9f 	.word	0x08001f9f
 8001de8:	08001f9f 	.word	0x08001f9f
 8001dec:	08001f9f 	.word	0x08001f9f
 8001df0:	08001f9f 	.word	0x08001f9f
 8001df4:	08001f9f 	.word	0x08001f9f
 8001df8:	08001f9f 	.word	0x08001f9f
 8001dfc:	08001f9f 	.word	0x08001f9f
 8001e00:	08001f9f 	.word	0x08001f9f
 8001e04:	08001f9f 	.word	0x08001f9f
 8001e08:	08001f9f 	.word	0x08001f9f
 8001e0c:	08001f9f 	.word	0x08001f9f
 8001e10:	08001f9f 	.word	0x08001f9f
 8001e14:	08001f9f 	.word	0x08001f9f
 8001e18:	08001f9f 	.word	0x08001f9f
 8001e1c:	08001f9f 	.word	0x08001f9f
 8001e20:	08001f9f 	.word	0x08001f9f
 8001e24:	08001f9f 	.word	0x08001f9f
 8001e28:	08001f9f 	.word	0x08001f9f
 8001e2c:	08001f9f 	.word	0x08001f9f
 8001e30:	08001f9f 	.word	0x08001f9f
 8001e34:	08001f9f 	.word	0x08001f9f
 8001e38:	08001f9f 	.word	0x08001f9f
 8001e3c:	08001f9f 	.word	0x08001f9f
 8001e40:	08001f9f 	.word	0x08001f9f
 8001e44:	08001f9f 	.word	0x08001f9f
 8001e48:	08001f9f 	.word	0x08001f9f
 8001e4c:	08001f9f 	.word	0x08001f9f
 8001e50:	08001f9f 	.word	0x08001f9f
 8001e54:	08001f9f 	.word	0x08001f9f
 8001e58:	08001f6f 	.word	0x08001f6f
 8001e5c:	08001f85 	.word	0x08001f85
        case REQ_MOVE_QUEUE_ADD:     CALL(on_move_queue_add);     break;
 8001e60:	4b5f      	ldr	r3, [pc, #380]	@ (8001fe0 <dispatch+0x360>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	f000 809c 	beq.w	8001fa2 <dispatch+0x322>
 8001e6a:	4b5d      	ldr	r3, [pc, #372]	@ (8001fe0 <dispatch+0x360>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	687a      	ldr	r2, [r7, #4]
 8001e70:	68b9      	ldr	r1, [r7, #8]
 8001e72:	68f8      	ldr	r0, [r7, #12]
 8001e74:	4798      	blx	r3
 8001e76:	e094      	b.n	8001fa2 <dispatch+0x322>
        case REQ_MOVE_QUEUE_STATUS:  CALL(on_move_queue_status);  break;
 8001e78:	4b59      	ldr	r3, [pc, #356]	@ (8001fe0 <dispatch+0x360>)
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	f000 8092 	beq.w	8001fa6 <dispatch+0x326>
 8001e82:	4b57      	ldr	r3, [pc, #348]	@ (8001fe0 <dispatch+0x360>)
 8001e84:	685b      	ldr	r3, [r3, #4]
 8001e86:	687a      	ldr	r2, [r7, #4]
 8001e88:	68b9      	ldr	r1, [r7, #8]
 8001e8a:	68f8      	ldr	r0, [r7, #12]
 8001e8c:	4798      	blx	r3
 8001e8e:	e08a      	b.n	8001fa6 <dispatch+0x326>
        case REQ_START_MOVE:         CALL(on_start_move);         break;
 8001e90:	4b53      	ldr	r3, [pc, #332]	@ (8001fe0 <dispatch+0x360>)
 8001e92:	689b      	ldr	r3, [r3, #8]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	f000 8088 	beq.w	8001faa <dispatch+0x32a>
 8001e9a:	4b51      	ldr	r3, [pc, #324]	@ (8001fe0 <dispatch+0x360>)
 8001e9c:	689b      	ldr	r3, [r3, #8]
 8001e9e:	687a      	ldr	r2, [r7, #4]
 8001ea0:	68b9      	ldr	r1, [r7, #8]
 8001ea2:	68f8      	ldr	r0, [r7, #12]
 8001ea4:	4798      	blx	r3
 8001ea6:	e080      	b.n	8001faa <dispatch+0x32a>
        case REQ_MOVE_HOME:          CALL(on_move_home);          break;
 8001ea8:	4b4d      	ldr	r3, [pc, #308]	@ (8001fe0 <dispatch+0x360>)
 8001eaa:	68db      	ldr	r3, [r3, #12]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d07e      	beq.n	8001fae <dispatch+0x32e>
 8001eb0:	4b4b      	ldr	r3, [pc, #300]	@ (8001fe0 <dispatch+0x360>)
 8001eb2:	68db      	ldr	r3, [r3, #12]
 8001eb4:	687a      	ldr	r2, [r7, #4]
 8001eb6:	68b9      	ldr	r1, [r7, #8]
 8001eb8:	68f8      	ldr	r0, [r7, #12]
 8001eba:	4798      	blx	r3
 8001ebc:	e077      	b.n	8001fae <dispatch+0x32e>
        case REQ_MOVE_PROBE_LEVEL:   CALL(on_move_probe_level);   break;
 8001ebe:	4b48      	ldr	r3, [pc, #288]	@ (8001fe0 <dispatch+0x360>)
 8001ec0:	691b      	ldr	r3, [r3, #16]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d075      	beq.n	8001fb2 <dispatch+0x332>
 8001ec6:	4b46      	ldr	r3, [pc, #280]	@ (8001fe0 <dispatch+0x360>)
 8001ec8:	691b      	ldr	r3, [r3, #16]
 8001eca:	687a      	ldr	r2, [r7, #4]
 8001ecc:	68b9      	ldr	r1, [r7, #8]
 8001ece:	68f8      	ldr	r0, [r7, #12]
 8001ed0:	4798      	blx	r3
 8001ed2:	e06e      	b.n	8001fb2 <dispatch+0x332>
        case REQ_MOVE_END:           CALL(on_move_end);           break;
 8001ed4:	4b42      	ldr	r3, [pc, #264]	@ (8001fe0 <dispatch+0x360>)
 8001ed6:	695b      	ldr	r3, [r3, #20]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d06c      	beq.n	8001fb6 <dispatch+0x336>
 8001edc:	4b40      	ldr	r3, [pc, #256]	@ (8001fe0 <dispatch+0x360>)
 8001ede:	695b      	ldr	r3, [r3, #20]
 8001ee0:	687a      	ldr	r2, [r7, #4]
 8001ee2:	68b9      	ldr	r1, [r7, #8]
 8001ee4:	68f8      	ldr	r0, [r7, #12]
 8001ee6:	4798      	blx	r3
 8001ee8:	e065      	b.n	8001fb6 <dispatch+0x336>
        case REQ_LED_CTRL:           CALL(on_led_ctrl);           break;
 8001eea:	4b3d      	ldr	r3, [pc, #244]	@ (8001fe0 <dispatch+0x360>)
 8001eec:	699b      	ldr	r3, [r3, #24]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d063      	beq.n	8001fba <dispatch+0x33a>
 8001ef2:	4b3b      	ldr	r3, [pc, #236]	@ (8001fe0 <dispatch+0x360>)
 8001ef4:	699b      	ldr	r3, [r3, #24]
 8001ef6:	687a      	ldr	r2, [r7, #4]
 8001ef8:	68b9      	ldr	r1, [r7, #8]
 8001efa:	68f8      	ldr	r0, [r7, #12]
 8001efc:	4798      	blx	r3
 8001efe:	e05c      	b.n	8001fba <dispatch+0x33a>
        case REQ_STM32_STATUS:       CALL(on_fpga_status);        break;
 8001f00:	4b37      	ldr	r3, [pc, #220]	@ (8001fe0 <dispatch+0x360>)
 8001f02:	69db      	ldr	r3, [r3, #28]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d05a      	beq.n	8001fbe <dispatch+0x33e>
 8001f08:	4b35      	ldr	r3, [pc, #212]	@ (8001fe0 <dispatch+0x360>)
 8001f0a:	69db      	ldr	r3, [r3, #28]
 8001f0c:	687a      	ldr	r2, [r7, #4]
 8001f0e:	68b9      	ldr	r1, [r7, #8]
 8001f10:	68f8      	ldr	r0, [r7, #12]
 8001f12:	4798      	blx	r3
 8001f14:	e053      	b.n	8001fbe <dispatch+0x33e>
        case REQ_SET_ORIGIN:         CALL(on_set_origin);         break;
 8001f16:	4b32      	ldr	r3, [pc, #200]	@ (8001fe0 <dispatch+0x360>)
 8001f18:	6a1b      	ldr	r3, [r3, #32]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d051      	beq.n	8001fc2 <dispatch+0x342>
 8001f1e:	4b30      	ldr	r3, [pc, #192]	@ (8001fe0 <dispatch+0x360>)
 8001f20:	6a1b      	ldr	r3, [r3, #32]
 8001f22:	687a      	ldr	r2, [r7, #4]
 8001f24:	68b9      	ldr	r1, [r7, #8]
 8001f26:	68f8      	ldr	r0, [r7, #12]
 8001f28:	4798      	blx	r3
 8001f2a:	e04a      	b.n	8001fc2 <dispatch+0x342>
        case REQ_ENCODER_STATUS:     CALL(on_encoder_status);     break;
 8001f2c:	4b2c      	ldr	r3, [pc, #176]	@ (8001fe0 <dispatch+0x360>)
 8001f2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d048      	beq.n	8001fc6 <dispatch+0x346>
 8001f34:	4b2a      	ldr	r3, [pc, #168]	@ (8001fe0 <dispatch+0x360>)
 8001f36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f38:	687a      	ldr	r2, [r7, #4]
 8001f3a:	68b9      	ldr	r1, [r7, #8]
 8001f3c:	68f8      	ldr	r0, [r7, #12]
 8001f3e:	4798      	blx	r3
 8001f40:	e041      	b.n	8001fc6 <dispatch+0x346>
        case REQ_SET_MICROSTEPS:     CALL(on_set_microsteps);     break;
 8001f42:	4b27      	ldr	r3, [pc, #156]	@ (8001fe0 <dispatch+0x360>)
 8001f44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d03f      	beq.n	8001fca <dispatch+0x34a>
 8001f4a:	4b25      	ldr	r3, [pc, #148]	@ (8001fe0 <dispatch+0x360>)
 8001f4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f4e:	687a      	ldr	r2, [r7, #4]
 8001f50:	68b9      	ldr	r1, [r7, #8]
 8001f52:	68f8      	ldr	r0, [r7, #12]
 8001f54:	4798      	blx	r3
 8001f56:	e038      	b.n	8001fca <dispatch+0x34a>
        case REQ_SET_MICROSTEPS_AX:  CALL(on_set_microsteps_axes);break;
 8001f58:	4b21      	ldr	r3, [pc, #132]	@ (8001fe0 <dispatch+0x360>)
 8001f5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d036      	beq.n	8001fce <dispatch+0x34e>
 8001f60:	4b1f      	ldr	r3, [pc, #124]	@ (8001fe0 <dispatch+0x360>)
 8001f62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f64:	687a      	ldr	r2, [r7, #4]
 8001f66:	68b9      	ldr	r1, [r7, #8]
 8001f68:	68f8      	ldr	r0, [r7, #12]
 8001f6a:	4798      	blx	r3
 8001f6c:	e02f      	b.n	8001fce <dispatch+0x34e>
        case REQ_TEST_HELLO:         CALL(on_test_hello);         break;
 8001f6e:	4b1c      	ldr	r3, [pc, #112]	@ (8001fe0 <dispatch+0x360>)
 8001f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d02d      	beq.n	8001fd2 <dispatch+0x352>
 8001f76:	4b1a      	ldr	r3, [pc, #104]	@ (8001fe0 <dispatch+0x360>)
 8001f78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f7a:	687a      	ldr	r2, [r7, #4]
 8001f7c:	68b9      	ldr	r1, [r7, #8]
 8001f7e:	68f8      	ldr	r0, [r7, #12]
 8001f80:	4798      	blx	r3
 8001f82:	e026      	b.n	8001fd2 <dispatch+0x352>
        case REQ_MOTION_AUTO_FRICTION: CALL(on_motion_auto_friction); break;
 8001f84:	4b16      	ldr	r3, [pc, #88]	@ (8001fe0 <dispatch+0x360>)
 8001f86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d024      	beq.n	8001fd6 <dispatch+0x356>
 8001f8c:	4b14      	ldr	r3, [pc, #80]	@ (8001fe0 <dispatch+0x360>)
 8001f8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f90:	687a      	ldr	r2, [r7, #4]
 8001f92:	68b9      	ldr	r1, [r7, #8]
 8001f94:	68f8      	ldr	r0, [r7, #12]
 8001f96:	4798      	blx	r3
 8001f98:	e01d      	b.n	8001fd6 <dispatch+0x356>
    if (!r || !f || len < 4) return;
 8001f9a:	bf00      	nop
 8001f9c:	e01c      	b.n	8001fd8 <dispatch+0x358>
        default: /* desconhecido */  break;
 8001f9e:	bf00      	nop
 8001fa0:	e01a      	b.n	8001fd8 <dispatch+0x358>
        case REQ_MOVE_QUEUE_ADD:     CALL(on_move_queue_add);     break;
 8001fa2:	bf00      	nop
 8001fa4:	e018      	b.n	8001fd8 <dispatch+0x358>
        case REQ_MOVE_QUEUE_STATUS:  CALL(on_move_queue_status);  break;
 8001fa6:	bf00      	nop
 8001fa8:	e016      	b.n	8001fd8 <dispatch+0x358>
        case REQ_START_MOVE:         CALL(on_start_move);         break;
 8001faa:	bf00      	nop
 8001fac:	e014      	b.n	8001fd8 <dispatch+0x358>
        case REQ_MOVE_HOME:          CALL(on_move_home);          break;
 8001fae:	bf00      	nop
 8001fb0:	e012      	b.n	8001fd8 <dispatch+0x358>
        case REQ_MOVE_PROBE_LEVEL:   CALL(on_move_probe_level);   break;
 8001fb2:	bf00      	nop
 8001fb4:	e010      	b.n	8001fd8 <dispatch+0x358>
        case REQ_MOVE_END:           CALL(on_move_end);           break;
 8001fb6:	bf00      	nop
 8001fb8:	e00e      	b.n	8001fd8 <dispatch+0x358>
        case REQ_LED_CTRL:           CALL(on_led_ctrl);           break;
 8001fba:	bf00      	nop
 8001fbc:	e00c      	b.n	8001fd8 <dispatch+0x358>
        case REQ_STM32_STATUS:       CALL(on_fpga_status);        break;
 8001fbe:	bf00      	nop
 8001fc0:	e00a      	b.n	8001fd8 <dispatch+0x358>
        case REQ_SET_ORIGIN:         CALL(on_set_origin);         break;
 8001fc2:	bf00      	nop
 8001fc4:	e008      	b.n	8001fd8 <dispatch+0x358>
        case REQ_ENCODER_STATUS:     CALL(on_encoder_status);     break;
 8001fc6:	bf00      	nop
 8001fc8:	e006      	b.n	8001fd8 <dispatch+0x358>
        case REQ_SET_MICROSTEPS:     CALL(on_set_microsteps);     break;
 8001fca:	bf00      	nop
 8001fcc:	e004      	b.n	8001fd8 <dispatch+0x358>
        case REQ_SET_MICROSTEPS_AX:  CALL(on_set_microsteps_axes);break;
 8001fce:	bf00      	nop
 8001fd0:	e002      	b.n	8001fd8 <dispatch+0x358>
        case REQ_TEST_HELLO:         CALL(on_test_hello);         break;
 8001fd2:	bf00      	nop
 8001fd4:	e000      	b.n	8001fd8 <dispatch+0x358>
        case REQ_MOTION_AUTO_FRICTION: CALL(on_motion_auto_friction); break;
 8001fd6:	bf00      	nop
    }
    #undef CALL
}
 8001fd8:	3718      	adds	r7, #24
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop
 8001fe0:	20000154 	.word	0x20000154

08001fe4 <router_feed_bytes>:

// Como o app já entrega um frame completo, basta validar header/tail e despachar.
void router_feed_bytes(router_t *r, const uint8_t *data, uint32_t len) {
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b084      	sub	sp, #16
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	60f8      	str	r0, [r7, #12]
 8001fec:	60b9      	str	r1, [r7, #8]
 8001fee:	607a      	str	r2, [r7, #4]
    if (!r || !data || len < 4) return;
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d016      	beq.n	8002024 <router_feed_bytes+0x40>
 8001ff6:	68bb      	ldr	r3, [r7, #8]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d013      	beq.n	8002024 <router_feed_bytes+0x40>
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2b03      	cmp	r3, #3
 8002000:	d910      	bls.n	8002024 <router_feed_bytes+0x40>
    if (data[0] != REQ_HEADER) return;
 8002002:	68bb      	ldr	r3, [r7, #8]
 8002004:	781b      	ldrb	r3, [r3, #0]
 8002006:	2baa      	cmp	r3, #170	@ 0xaa
 8002008:	d10e      	bne.n	8002028 <router_feed_bytes+0x44>
    if (data[len - 1] != REQ_TAIL) return;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	3b01      	subs	r3, #1
 800200e:	68ba      	ldr	r2, [r7, #8]
 8002010:	4413      	add	r3, r2
 8002012:	781b      	ldrb	r3, [r3, #0]
 8002014:	2b55      	cmp	r3, #85	@ 0x55
 8002016:	d109      	bne.n	800202c <router_feed_bytes+0x48>
    dispatch(r, data, len);
 8002018:	687a      	ldr	r2, [r7, #4]
 800201a:	68b9      	ldr	r1, [r7, #8]
 800201c:	68f8      	ldr	r0, [r7, #12]
 800201e:	f7ff fe2f 	bl	8001c80 <dispatch>
 8002022:	e004      	b.n	800202e <router_feed_bytes+0x4a>
    if (!r || !data || len < 4) return;
 8002024:	bf00      	nop
 8002026:	e002      	b.n	800202e <router_feed_bytes+0x4a>
    if (data[0] != REQ_HEADER) return;
 8002028:	bf00      	nop
 800202a:	e000      	b.n	800202e <router_feed_bytes+0x4a>
    if (data[len - 1] != REQ_TAIL) return;
 800202c:	bf00      	nop
}
 800202e:	3710      	adds	r7, #16
 8002030:	46bd      	mov	sp, r7
 8002032:	bd80      	pop	{r7, pc}

08002034 <home_service_init>:

LOG_SVC_DEFINE(LOG_SVC_HOME, "home");

static home_status_t g_home;

void home_service_init(void) {
 8002034:	b580      	push	{r7, lr}
 8002036:	b084      	sub	sp, #16
 8002038:	af04      	add	r7, sp, #16
	g_home.axis_done_mask = 0;
 800203a:	4b0b      	ldr	r3, [pc, #44]	@ (8002068 <home_service_init+0x34>)
 800203c:	2200      	movs	r2, #0
 800203e:	701a      	strb	r2, [r3, #0]
	g_home.error_flags = 0;
 8002040:	4b09      	ldr	r3, [pc, #36]	@ (8002068 <home_service_init+0x34>)
 8002042:	2200      	movs	r2, #0
 8002044:	705a      	strb	r2, [r3, #1]

	LOGT_THIS(LOG_STATE_START, PROTO_OK, "init", "ok");
 8002046:	4a09      	ldr	r2, [pc, #36]	@ (800206c <home_service_init+0x38>)
 8002048:	4b09      	ldr	r3, [pc, #36]	@ (8002070 <home_service_init+0x3c>)
 800204a:	9302      	str	r3, [sp, #8]
 800204c:	4b09      	ldr	r3, [pc, #36]	@ (8002074 <home_service_init+0x40>)
 800204e:	9301      	str	r3, [sp, #4]
 8002050:	4b09      	ldr	r3, [pc, #36]	@ (8002078 <home_service_init+0x44>)
 8002052:	9300      	str	r3, [sp, #0]
 8002054:	4613      	mov	r3, r2
 8002056:	2200      	movs	r2, #0
 8002058:	2100      	movs	r1, #0
 800205a:	2003      	movs	r0, #3
 800205c:	f000 fd3a 	bl	8002ad4 <log_event_auto>
}
 8002060:	bf00      	nop
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}
 8002066:	bf00      	nop
 8002068:	2000018c 	.word	0x2000018c
 800206c:	08012328 	.word	0x08012328
 8002070:	08012330 	.word	0x08012330
 8002074:	08012334 	.word	0x08012334
 8002078:	08012338 	.word	0x08012338

0800207c <home_on_move_home>:
const home_status_t* home_status_get(void) {
	return &g_home;
}

void home_on_move_home(const uint8_t *frame, uint32_t len) {
 800207c:	b580      	push	{r7, lr}
 800207e:	b086      	sub	sp, #24
 8002080:	af04      	add	r7, sp, #16
 8002082:	6078      	str	r0, [r7, #4]
 8002084:	6039      	str	r1, [r7, #0]
	(void) frame;
	(void) len; /* implementar FSM de homing */

	LOGT_THIS(LOG_STATE_RECEIVED, PROTO_OK, "move_home", "not_implemented");
 8002086:	4a08      	ldr	r2, [pc, #32]	@ (80020a8 <home_on_move_home+0x2c>)
 8002088:	4b08      	ldr	r3, [pc, #32]	@ (80020ac <home_on_move_home+0x30>)
 800208a:	9302      	str	r3, [sp, #8]
 800208c:	4b08      	ldr	r3, [pc, #32]	@ (80020b0 <home_on_move_home+0x34>)
 800208e:	9301      	str	r3, [sp, #4]
 8002090:	4b08      	ldr	r3, [pc, #32]	@ (80020b4 <home_on_move_home+0x38>)
 8002092:	9300      	str	r3, [sp, #0]
 8002094:	4613      	mov	r3, r2
 8002096:	2200      	movs	r2, #0
 8002098:	2101      	movs	r1, #1
 800209a:	2003      	movs	r0, #3
 800209c:	f000 fd1a 	bl	8002ad4 <log_event_auto>
}
 80020a0:	bf00      	nop
 80020a2:	3708      	adds	r7, #8
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}
 80020a8:	08012328 	.word	0x08012328
 80020ac:	08012340 	.word	0x08012340
 80020b0:	08012334 	.word	0x08012334
 80020b4:	08012350 	.word	0x08012350

080020b8 <led_gpio_config_output>:
#else
#define LED_GPIO_ON_LEVEL  GPIO_PIN_RESET
#define LED_GPIO_OFF_LEVEL GPIO_PIN_SET
#endif

static void led_gpio_config_output(const led_channel_state_t *led) {
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b088      	sub	sp, #32
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
    if (!led)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d019      	beq.n	80020fa <led_gpio_config_output+0x42>
        return;
    GPIO_InitTypeDef gi = {0};
 80020c6:	f107 030c 	add.w	r3, r7, #12
 80020ca:	2200      	movs	r2, #0
 80020cc:	601a      	str	r2, [r3, #0]
 80020ce:	605a      	str	r2, [r3, #4]
 80020d0:	609a      	str	r2, [r3, #8]
 80020d2:	60da      	str	r2, [r3, #12]
 80020d4:	611a      	str	r2, [r3, #16]
    gi.Pin = led->pin;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	889b      	ldrh	r3, [r3, #4]
 80020da:	60fb      	str	r3, [r7, #12]
    gi.Mode = GPIO_MODE_OUTPUT_PP;
 80020dc:	2301      	movs	r3, #1
 80020de:	613b      	str	r3, [r7, #16]
    gi.Pull = GPIO_NOPULL;
 80020e0:	2300      	movs	r3, #0
 80020e2:	617b      	str	r3, [r7, #20]
    gi.Speed = GPIO_SPEED_FREQ_LOW;
 80020e4:	2300      	movs	r3, #0
 80020e6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(led->port, &gi);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f107 020c 	add.w	r2, r7, #12
 80020f0:	4611      	mov	r1, r2
 80020f2:	4618      	mov	r0, r3
 80020f4:	f007 f888 	bl	8009208 <HAL_GPIO_Init>
 80020f8:	e000      	b.n	80020fc <led_gpio_config_output+0x44>
        return;
 80020fa:	bf00      	nop
}
 80020fc:	3720      	adds	r7, #32
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}

08002102 <led_gpio_config_pwm>:

static void led_gpio_config_pwm(const led_channel_state_t *led) {
 8002102:	b580      	push	{r7, lr}
 8002104:	b088      	sub	sp, #32
 8002106:	af00      	add	r7, sp, #0
 8002108:	6078      	str	r0, [r7, #4]
    if (!led)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d01c      	beq.n	800214a <led_gpio_config_pwm+0x48>
        return;
    GPIO_InitTypeDef gi = {0};
 8002110:	f107 030c 	add.w	r3, r7, #12
 8002114:	2200      	movs	r2, #0
 8002116:	601a      	str	r2, [r3, #0]
 8002118:	605a      	str	r2, [r3, #4]
 800211a:	609a      	str	r2, [r3, #8]
 800211c:	60da      	str	r2, [r3, #12]
 800211e:	611a      	str	r2, [r3, #16]
    gi.Pin = led->pin;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	889b      	ldrh	r3, [r3, #4]
 8002124:	60fb      	str	r3, [r7, #12]
    gi.Mode = GPIO_MODE_AF_PP;
 8002126:	2302      	movs	r3, #2
 8002128:	613b      	str	r3, [r7, #16]
    gi.Pull = GPIO_NOPULL;
 800212a:	2300      	movs	r3, #0
 800212c:	617b      	str	r3, [r7, #20]
    gi.Speed = GPIO_SPEED_FREQ_LOW;
 800212e:	2300      	movs	r3, #0
 8002130:	61bb      	str	r3, [r7, #24]
    gi.Alternate = led->alternate;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	689b      	ldr	r3, [r3, #8]
 8002136:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(led->port, &gi);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f107 020c 	add.w	r2, r7, #12
 8002140:	4611      	mov	r1, r2
 8002142:	4618      	mov	r0, r3
 8002144:	f007 f860 	bl	8009208 <HAL_GPIO_Init>
 8002148:	e000      	b.n	800214c <led_gpio_config_pwm+0x4a>
        return;
 800214a:	bf00      	nop
}
 800214c:	3720      	adds	r7, #32
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}
	...

08002154 <led_push_response>:
 *    resposta; em caso negativo, registra o erro e abandona o envio para evitar
 *    inserir dados inválidos na fila.
 *  - Após a codificação, confere o resultado de app_resp_push para sinalizar e
 *    logar falhas na fila de saída (por exemplo, quando estiver cheia).
 */
static void led_push_response(uint8_t frame_id, uint8_t mask, uint8_t status) {
 8002154:	b580      	push	{r7, lr}
 8002156:	b088      	sub	sp, #32
 8002158:	af02      	add	r7, sp, #8
 800215a:	4603      	mov	r3, r0
 800215c:	71fb      	strb	r3, [r7, #7]
 800215e:	460b      	mov	r3, r1
 8002160:	71bb      	strb	r3, [r7, #6]
 8002162:	4613      	mov	r3, r2
 8002164:	717b      	strb	r3, [r7, #5]
    uint8_t raw[7];
    led_ctrl_resp_t resp = { frame_id, mask, status };
 8002166:	79fb      	ldrb	r3, [r7, #7]
 8002168:	733b      	strb	r3, [r7, #12]
 800216a:	79bb      	ldrb	r3, [r7, #6]
 800216c:	737b      	strb	r3, [r7, #13]
 800216e:	797b      	ldrb	r3, [r7, #5]
 8002170:	73bb      	strb	r3, [r7, #14]
    if (led_ctrl_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) {
 8002172:	f107 0110 	add.w	r1, r7, #16
 8002176:	f107 030c 	add.w	r3, r7, #12
 800217a:	2207      	movs	r2, #7
 800217c:	4618      	mov	r0, r3
 800217e:	f7ff f95b 	bl	8001438 <led_ctrl_resp_encoder>
 8002182:	4603      	mov	r3, r0
 8002184:	2b00      	cmp	r3, #0
 8002186:	d00c      	beq.n	80021a2 <led_push_response+0x4e>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "resp", "failed to encode led ack");
 8002188:	4a12      	ldr	r2, [pc, #72]	@ (80021d4 <led_push_response+0x80>)
 800218a:	4b13      	ldr	r3, [pc, #76]	@ (80021d8 <led_push_response+0x84>)
 800218c:	9301      	str	r3, [sp, #4]
 800218e:	4b13      	ldr	r3, [pc, #76]	@ (80021dc <led_push_response+0x88>)
 8002190:	9300      	str	r3, [sp, #0]
 8002192:	4613      	mov	r3, r2
 8002194:	f06f 0201 	mvn.w	r2, #1
 8002198:	2164      	movs	r1, #100	@ 0x64
 800219a:	2001      	movs	r0, #1
 800219c:	f000 fc9a 	bl	8002ad4 <log_event_auto>
 80021a0:	e014      	b.n	80021cc <led_push_response+0x78>
        return;
    }
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 80021a2:	f107 0310 	add.w	r3, r7, #16
 80021a6:	2107      	movs	r1, #7
 80021a8:	4618      	mov	r0, r3
 80021aa:	f005 f981 	bl	80074b0 <app_resp_push>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d00b      	beq.n	80021cc <led_push_response+0x78>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "resp", "failed to queue led ack");
 80021b4:	4a07      	ldr	r2, [pc, #28]	@ (80021d4 <led_push_response+0x80>)
 80021b6:	4b0a      	ldr	r3, [pc, #40]	@ (80021e0 <led_push_response+0x8c>)
 80021b8:	9301      	str	r3, [sp, #4]
 80021ba:	4b08      	ldr	r3, [pc, #32]	@ (80021dc <led_push_response+0x88>)
 80021bc:	9300      	str	r3, [sp, #0]
 80021be:	4613      	mov	r3, r2
 80021c0:	f06f 0203 	mvn.w	r2, #3
 80021c4:	2164      	movs	r1, #100	@ 0x64
 80021c6:	2001      	movs	r0, #1
 80021c8:	f000 fc84 	bl	8002ad4 <log_event_auto>
    }
}
 80021cc:	3718      	adds	r7, #24
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	0801235c 	.word	0x0801235c
 80021d8:	08012360 	.word	0x08012360
 80021dc:	0801237c 	.word	0x0801237c
 80021e0:	08012384 	.word	0x08012384

080021e4 <led_timer_get_clock>:

static uint32_t led_timer_get_clock(void) {
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b082      	sub	sp, #8
 80021e8:	af00      	add	r7, sp, #0
    uint32_t clk = HAL_RCC_GetPCLK2Freq();
 80021ea:	f008 ffc5 	bl	800b178 <HAL_RCC_GetPCLK2Freq>
 80021ee:	6078      	str	r0, [r7, #4]
#if defined(RCC_CFGR_PPRE2) && defined(RCC_CFGR_PPRE2_DIV1)
    uint32_t presc = (RCC->CFGR & RCC_CFGR_PPRE2);
 80021f0:	4b09      	ldr	r3, [pc, #36]	@ (8002218 <led_timer_get_clock+0x34>)
 80021f2:	689b      	ldr	r3, [r3, #8]
 80021f4:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 80021f8:	603b      	str	r3, [r7, #0]
    if (presc != RCC_CFGR_PPRE2_DIV1 && presc != 0u) {
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d005      	beq.n	800220c <led_timer_get_clock+0x28>
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	2b00      	cmp	r3, #0
 8002204:	d002      	beq.n	800220c <led_timer_get_clock+0x28>
        clk *= 2u;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	005b      	lsls	r3, r3, #1
 800220a:	607b      	str	r3, [r7, #4]
    }
#endif
    return clk;
 800220c:	687b      	ldr	r3, [r7, #4]
}
 800220e:	4618      	mov	r0, r3
 8002210:	3708      	adds	r7, #8
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}
 8002216:	bf00      	nop
 8002218:	40021000 	.word	0x40021000

0800221c <led_compute_period_ticks>:
 * ~1,22 kHz (80 MHz / 65 536). Para atingir frequências como 1 Hz ou 0,2 Hz
 * é necessário reduzir o clock efetivo do TIM15 via prescaler (por exemplo,
 * PSC = 7999 → divisor efetivo 8 000 → f_min ≈ 0,15 Hz).
 */

static uint32_t led_compute_period_ticks(uint16_t freq_centi_hz) {
 800221c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002220:	b094      	sub	sp, #80	@ 0x50
 8002222:	af00      	add	r7, sp, #0
 8002224:	4603      	mov	r3, r0
 8002226:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    if (freq_centi_hz == 0u)
 8002228:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800222a:	2b00      	cmp	r3, #0
 800222c:	d101      	bne.n	8002232 <led_compute_period_ticks+0x16>
        return 0u;
 800222e:	2300      	movs	r3, #0
 8002230:	e066      	b.n	8002300 <led_compute_period_ticks+0xe4>

    uint32_t timer_clk = led_timer_get_clock();
 8002232:	f7ff ffd7 	bl	80021e4 <led_timer_get_clock>
 8002236:	6478      	str	r0, [r7, #68]	@ 0x44
    uint32_t prescaler = (uint32_t)htim15.Init.Prescaler + 1u;
 8002238:	4b34      	ldr	r3, [pc, #208]	@ (800230c <led_compute_period_ticks+0xf0>)
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	3301      	adds	r3, #1
 800223e:	643b      	str	r3, [r7, #64]	@ 0x40
    if (prescaler == 0u)
 8002240:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002242:	2b00      	cmp	r3, #0
 8002244:	d101      	bne.n	800224a <led_compute_period_ticks+0x2e>
        return 0u;
 8002246:	2300      	movs	r3, #0
 8002248:	e05a      	b.n	8002300 <led_compute_period_ticks+0xe4>

    uint32_t clk_per_second = timer_clk / prescaler;
 800224a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800224c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800224e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002252:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (clk_per_second == 0u)
 8002254:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002256:	2b00      	cmp	r3, #0
 8002258:	d101      	bne.n	800225e <led_compute_period_ticks+0x42>
        return 0u;
 800225a:	2300      	movs	r3, #0
 800225c:	e050      	b.n	8002300 <led_compute_period_ticks+0xe4>

    uint64_t scaled_clock = (uint64_t)clk_per_second * 100u;
 800225e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002260:	2200      	movs	r2, #0
 8002262:	4698      	mov	r8, r3
 8002264:	4691      	mov	r9, r2
 8002266:	4642      	mov	r2, r8
 8002268:	464b      	mov	r3, r9
 800226a:	1891      	adds	r1, r2, r2
 800226c:	60b9      	str	r1, [r7, #8]
 800226e:	415b      	adcs	r3, r3
 8002270:	60fb      	str	r3, [r7, #12]
 8002272:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002276:	eb12 0408 	adds.w	r4, r2, r8
 800227a:	eb43 0509 	adc.w	r5, r3, r9
 800227e:	f04f 0200 	mov.w	r2, #0
 8002282:	f04f 0300 	mov.w	r3, #0
 8002286:	016b      	lsls	r3, r5, #5
 8002288:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 800228c:	0162      	lsls	r2, r4, #5
 800228e:	eb14 0a02 	adds.w	sl, r4, r2
 8002292:	eb45 0b03 	adc.w	fp, r5, r3
 8002296:	eb1a 0308 	adds.w	r3, sl, r8
 800229a:	603b      	str	r3, [r7, #0]
 800229c:	eb4b 0309 	adc.w	r3, fp, r9
 80022a0:	607b      	str	r3, [r7, #4]
 80022a2:	e9d7 3400 	ldrd	r3, r4, [r7]
 80022a6:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30
    uint64_t ticks = (scaled_clock + ((uint64_t)freq_centi_hz / 2u)) / (uint64_t)freq_centi_hz;
 80022aa:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80022ac:	085b      	lsrs	r3, r3, #1
 80022ae:	b29b      	uxth	r3, r3
 80022b0:	b29b      	uxth	r3, r3
 80022b2:	2200      	movs	r2, #0
 80022b4:	623b      	str	r3, [r7, #32]
 80022b6:	627a      	str	r2, [r7, #36]	@ 0x24
 80022b8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80022bc:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80022c0:	4621      	mov	r1, r4
 80022c2:	1889      	adds	r1, r1, r2
 80022c4:	61b9      	str	r1, [r7, #24]
 80022c6:	4629      	mov	r1, r5
 80022c8:	eb43 0101 	adc.w	r1, r3, r1
 80022cc:	61f9      	str	r1, [r7, #28]
 80022ce:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80022d0:	2200      	movs	r2, #0
 80022d2:	613b      	str	r3, [r7, #16]
 80022d4:	617a      	str	r2, [r7, #20]
 80022d6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80022da:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80022de:	f7fe f817 	bl	8000310 <__aeabi_uldivmod>
 80022e2:	4602      	mov	r2, r0
 80022e4:	460b      	mov	r3, r1
 80022e6:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    if (ticks > 0xFFFFFFFFu)
 80022ea:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80022ee:	2b01      	cmp	r3, #1
 80022f0:	d305      	bcc.n	80022fe <led_compute_period_ticks+0xe2>
        ticks = 0xFFFFFFFFu;
 80022f2:	f04f 32ff 	mov.w	r2, #4294967295
 80022f6:	f04f 0300 	mov.w	r3, #0
 80022fa:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    return (uint32_t)ticks;
 80022fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002300:	4618      	mov	r0, r3
 8002302:	3750      	adds	r7, #80	@ 0x50
 8002304:	46bd      	mov	sp, r7
 8002306:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800230a:	bf00      	nop
 800230c:	200032d8 	.word	0x200032d8

08002310 <led_apply_pwm>:

static void led_apply_pwm(uint32_t period_ticks, uint32_t pulse_ticks) {
 8002310:	b580      	push	{r7, lr}
 8002312:	b084      	sub	sp, #16
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
 8002318:	6039      	str	r1, [r7, #0]
    if (period_ticks == 0u)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d101      	bne.n	8002324 <led_apply_pwm+0x14>
        period_ticks = 1u;
 8002320:	2301      	movs	r3, #1
 8002322:	607b      	str	r3, [r7, #4]
    if (pulse_ticks > period_ticks)
 8002324:	683a      	ldr	r2, [r7, #0]
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	429a      	cmp	r2, r3
 800232a:	d901      	bls.n	8002330 <led_apply_pwm+0x20>
        pulse_ticks = period_ticks;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	603b      	str	r3, [r7, #0]

    uint32_t arr = (period_ticks > 0u) ? (period_ticks - 1u) : 0u;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d002      	beq.n	800233c <led_apply_pwm+0x2c>
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	3b01      	subs	r3, #1
 800233a:	e000      	b.n	800233e <led_apply_pwm+0x2e>
 800233c:	2300      	movs	r3, #0
 800233e:	60fb      	str	r3, [r7, #12]
    __HAL_TIM_SET_AUTORELOAD(&htim15, arr);
 8002340:	4b0a      	ldr	r3, [pc, #40]	@ (800236c <led_apply_pwm+0x5c>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	68fa      	ldr	r2, [r7, #12]
 8002346:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002348:	4a08      	ldr	r2, [pc, #32]	@ (800236c <led_apply_pwm+0x5c>)
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COMPARE(&htim15, TIM_CHANNEL_1, pulse_ticks);
 800234e:	4b07      	ldr	r3, [pc, #28]	@ (800236c <led_apply_pwm+0x5c>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	683a      	ldr	r2, [r7, #0]
 8002354:	635a      	str	r2, [r3, #52]	@ 0x34
    HAL_TIM_GenerateEvent(&htim15, TIM_EVENTSOURCE_UPDATE);
 8002356:	2101      	movs	r1, #1
 8002358:	4804      	ldr	r0, [pc, #16]	@ (800236c <led_apply_pwm+0x5c>)
 800235a:	f00c fa7f 	bl	800e85c <HAL_TIM_GenerateEvent>
    htim15.Init.Period = arr;
 800235e:	4a03      	ldr	r2, [pc, #12]	@ (800236c <led_apply_pwm+0x5c>)
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	60d3      	str	r3, [r2, #12]
}
 8002364:	bf00      	nop
 8002366:	3710      	adds	r7, #16
 8002368:	46bd      	mov	sp, r7
 800236a:	bd80      	pop	{r7, pc}
 800236c:	200032d8 	.word	0x200032d8

08002370 <led_force_off>:

static void led_force_off(led_channel_state_t *led) {
 8002370:	b580      	push	{r7, lr}
 8002372:	b088      	sub	sp, #32
 8002374:	af04      	add	r7, sp, #16
 8002376:	6078      	str	r0, [r7, #4]
    if (!led)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d029      	beq.n	80023d2 <led_force_off+0x62>
        return;
    HAL_StatusTypeDef st = led_pwm_stop();
 800237e:	f000 f913 	bl	80025a8 <led_pwm_stop>
 8002382:	4603      	mov	r3, r0
 8002384:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) {
 8002386:	7bfb      	ldrb	r3, [r7, #15]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d00d      	beq.n	80023a8 <led_force_off+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao parar PWM do TIM15 (%d)", (int)st);
 800238c:	4a13      	ldr	r2, [pc, #76]	@ (80023dc <led_force_off+0x6c>)
 800238e:	7bfb      	ldrb	r3, [r7, #15]
 8002390:	9302      	str	r3, [sp, #8]
 8002392:	4b13      	ldr	r3, [pc, #76]	@ (80023e0 <led_force_off+0x70>)
 8002394:	9301      	str	r3, [sp, #4]
 8002396:	4b13      	ldr	r3, [pc, #76]	@ (80023e4 <led_force_off+0x74>)
 8002398:	9300      	str	r3, [sp, #0]
 800239a:	4613      	mov	r3, r2
 800239c:	f06f 0203 	mvn.w	r2, #3
 80023a0:	2164      	movs	r1, #100	@ 0x64
 80023a2:	2001      	movs	r0, #1
 80023a4:	f000 fb96 	bl	8002ad4 <log_event_auto>
    }
    led_gpio_config_output(led);
 80023a8:	6878      	ldr	r0, [r7, #4]
 80023aa:	f7ff fe85 	bl	80020b8 <led_gpio_config_output>
    HAL_GPIO_WritePin(led->port, led->pin, LED_GPIO_OFF_LEVEL);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6818      	ldr	r0, [r3, #0]
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	889b      	ldrh	r3, [r3, #4]
 80023b6:	2200      	movs	r2, #0
 80023b8:	4619      	mov	r1, r3
 80023ba:	f007 f9d1 	bl	8009760 <HAL_GPIO_WritePin>
    led->mode = LED_MODE_OFF;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2200      	movs	r2, #0
 80023c2:	731a      	strb	r2, [r3, #12]
    led->frequency_centi_hz = 0u;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2200      	movs	r2, #0
 80023c8:	81da      	strh	r2, [r3, #14]
    led->is_on = 0u;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2200      	movs	r2, #0
 80023ce:	735a      	strb	r2, [r3, #13]
 80023d0:	e000      	b.n	80023d4 <led_force_off+0x64>
        return;
 80023d2:	bf00      	nop
}
 80023d4:	3710      	adds	r7, #16
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	0801235c 	.word	0x0801235c
 80023e0:	0801239c 	.word	0x0801239c
 80023e4:	080123c0 	.word	0x080123c0

080023e8 <led_force_on>:

static void led_force_on(led_channel_state_t *led) {
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b088      	sub	sp, #32
 80023ec:	af04      	add	r7, sp, #16
 80023ee:	6078      	str	r0, [r7, #4]
    if (!led)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d029      	beq.n	800244a <led_force_on+0x62>
        return;
    HAL_StatusTypeDef st = led_pwm_stop();
 80023f6:	f000 f8d7 	bl	80025a8 <led_pwm_stop>
 80023fa:	4603      	mov	r3, r0
 80023fc:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) {
 80023fe:	7bfb      	ldrb	r3, [r7, #15]
 8002400:	2b00      	cmp	r3, #0
 8002402:	d00d      	beq.n	8002420 <led_force_on+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao parar PWM do TIM15 (%d)", (int)st);
 8002404:	4a13      	ldr	r2, [pc, #76]	@ (8002454 <led_force_on+0x6c>)
 8002406:	7bfb      	ldrb	r3, [r7, #15]
 8002408:	9302      	str	r3, [sp, #8]
 800240a:	4b13      	ldr	r3, [pc, #76]	@ (8002458 <led_force_on+0x70>)
 800240c:	9301      	str	r3, [sp, #4]
 800240e:	4b13      	ldr	r3, [pc, #76]	@ (800245c <led_force_on+0x74>)
 8002410:	9300      	str	r3, [sp, #0]
 8002412:	4613      	mov	r3, r2
 8002414:	f06f 0203 	mvn.w	r2, #3
 8002418:	2164      	movs	r1, #100	@ 0x64
 800241a:	2001      	movs	r0, #1
 800241c:	f000 fb5a 	bl	8002ad4 <log_event_auto>
    }
    led_gpio_config_output(led);
 8002420:	6878      	ldr	r0, [r7, #4]
 8002422:	f7ff fe49 	bl	80020b8 <led_gpio_config_output>
    HAL_GPIO_WritePin(led->port, led->pin, LED_GPIO_ON_LEVEL);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6818      	ldr	r0, [r3, #0]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	889b      	ldrh	r3, [r3, #4]
 800242e:	2201      	movs	r2, #1
 8002430:	4619      	mov	r1, r3
 8002432:	f007 f995 	bl	8009760 <HAL_GPIO_WritePin>
    led->mode = LED_MODE_ON;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2201      	movs	r2, #1
 800243a:	731a      	strb	r2, [r3, #12]
    led->frequency_centi_hz = 0u;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2200      	movs	r2, #0
 8002440:	81da      	strh	r2, [r3, #14]
    led->is_on = 1u;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2201      	movs	r2, #1
 8002446:	735a      	strb	r2, [r3, #13]
 8002448:	e000      	b.n	800244c <led_force_on+0x64>
        return;
 800244a:	bf00      	nop
}
 800244c:	3710      	adds	r7, #16
 800244e:	46bd      	mov	sp, r7
 8002450:	bd80      	pop	{r7, pc}
 8002452:	bf00      	nop
 8002454:	0801235c 	.word	0x0801235c
 8002458:	0801239c 	.word	0x0801239c
 800245c:	080123c0 	.word	0x080123c0

08002460 <led_force_blink>:

static void led_force_blink(led_channel_state_t *led, uint16_t freq_centi_hz) {
 8002460:	b580      	push	{r7, lr}
 8002462:	b086      	sub	sp, #24
 8002464:	af02      	add	r7, sp, #8
 8002466:	6078      	str	r0, [r7, #4]
 8002468:	460b      	mov	r3, r1
 800246a:	807b      	strh	r3, [r7, #2]
    if (!led || freq_centi_hz == 0u)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d03c      	beq.n	80024ec <led_force_blink+0x8c>
 8002472:	887b      	ldrh	r3, [r7, #2]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d039      	beq.n	80024ec <led_force_blink+0x8c>
        return;
    uint32_t period_ticks = led_compute_period_ticks(freq_centi_hz);
 8002478:	887b      	ldrh	r3, [r7, #2]
 800247a:	4618      	mov	r0, r3
 800247c:	f7ff fece 	bl	800221c <led_compute_period_ticks>
 8002480:	60f8      	str	r0, [r7, #12]
    if (period_ticks < 2u)
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	2b01      	cmp	r3, #1
 8002486:	d801      	bhi.n	800248c <led_force_blink+0x2c>
        period_ticks = 2u;
 8002488:	2302      	movs	r3, #2
 800248a:	60fb      	str	r3, [r7, #12]
    if (period_ticks > (uint32_t)0x10000u)
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002492:	d902      	bls.n	800249a <led_force_blink+0x3a>
        period_ticks = 0x10000u;
 8002494:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002498:	60fb      	str	r3, [r7, #12]

    uint32_t pulse_ticks = period_ticks / 2u;
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	085b      	lsrs	r3, r3, #1
 800249e:	60bb      	str	r3, [r7, #8]
    led_gpio_config_pwm(led);
 80024a0:	6878      	ldr	r0, [r7, #4]
 80024a2:	f7ff fe2e 	bl	8002102 <led_gpio_config_pwm>
    led_apply_pwm(period_ticks, pulse_ticks);
 80024a6:	68b9      	ldr	r1, [r7, #8]
 80024a8:	68f8      	ldr	r0, [r7, #12]
 80024aa:	f7ff ff31 	bl	8002310 <led_apply_pwm>
    if (led_pwm_start() != HAL_OK) {
 80024ae:	f000 f85d 	bl	800256c <led_pwm_start>
 80024b2:	4603      	mov	r3, r0
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d00f      	beq.n	80024d8 <led_force_blink+0x78>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao iniciar PWM do TIM15");
 80024b8:	4a0e      	ldr	r2, [pc, #56]	@ (80024f4 <led_force_blink+0x94>)
 80024ba:	4b0f      	ldr	r3, [pc, #60]	@ (80024f8 <led_force_blink+0x98>)
 80024bc:	9301      	str	r3, [sp, #4]
 80024be:	4b0f      	ldr	r3, [pc, #60]	@ (80024fc <led_force_blink+0x9c>)
 80024c0:	9300      	str	r3, [sp, #0]
 80024c2:	4613      	mov	r3, r2
 80024c4:	f06f 0203 	mvn.w	r2, #3
 80024c8:	2164      	movs	r1, #100	@ 0x64
 80024ca:	2001      	movs	r0, #1
 80024cc:	f000 fb02 	bl	8002ad4 <log_event_auto>
        led_force_off(led);
 80024d0:	6878      	ldr	r0, [r7, #4]
 80024d2:	f7ff ff4d 	bl	8002370 <led_force_off>
        return;
 80024d6:	e00a      	b.n	80024ee <led_force_blink+0x8e>
    }
    led->mode = LED_MODE_BLINK;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2202      	movs	r2, #2
 80024dc:	731a      	strb	r2, [r3, #12]
    led->frequency_centi_hz = freq_centi_hz;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	887a      	ldrh	r2, [r7, #2]
 80024e2:	81da      	strh	r2, [r3, #14]
    led->is_on = 0u;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2200      	movs	r2, #0
 80024e8:	735a      	strb	r2, [r3, #13]
 80024ea:	e000      	b.n	80024ee <led_force_blink+0x8e>
        return;
 80024ec:	bf00      	nop
}
 80024ee:	3710      	adds	r7, #16
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bd80      	pop	{r7, pc}
 80024f4:	0801235c 	.word	0x0801235c
 80024f8:	080123c8 	.word	0x080123c8
 80024fc:	080123c0 	.word	0x080123c0

08002500 <led_apply_config>:

static void led_apply_config(led_channel_state_t *led, uint8_t mode, uint16_t freq_centi_hz) {
 8002500:	b580      	push	{r7, lr}
 8002502:	b084      	sub	sp, #16
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
 8002508:	460b      	mov	r3, r1
 800250a:	70fb      	strb	r3, [r7, #3]
 800250c:	4613      	mov	r3, r2
 800250e:	803b      	strh	r3, [r7, #0]
    if (!led)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d026      	beq.n	8002564 <led_apply_config+0x64>
        return;

    if (mode > LED_MODE_BLINK)
 8002516:	78fb      	ldrb	r3, [r7, #3]
 8002518:	2b02      	cmp	r3, #2
 800251a:	d901      	bls.n	8002520 <led_apply_config+0x20>
        mode = LED_MODE_OFF;
 800251c:	2300      	movs	r3, #0
 800251e:	70fb      	strb	r3, [r7, #3]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002520:	f3ef 8310 	mrs	r3, PRIMASK
 8002524:	60bb      	str	r3, [r7, #8]
  return(result);
 8002526:	68bb      	ldr	r3, [r7, #8]

    uint32_t primask = __get_PRIMASK();
 8002528:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800252a:	b672      	cpsid	i
}
 800252c:	bf00      	nop
    __disable_irq();

    if (mode == LED_MODE_ON) {
 800252e:	78fb      	ldrb	r3, [r7, #3]
 8002530:	2b01      	cmp	r3, #1
 8002532:	d103      	bne.n	800253c <led_apply_config+0x3c>
        led_force_on(led);
 8002534:	6878      	ldr	r0, [r7, #4]
 8002536:	f7ff ff57 	bl	80023e8 <led_force_on>
 800253a:	e00e      	b.n	800255a <led_apply_config+0x5a>
    } else if (mode == LED_MODE_BLINK && freq_centi_hz > 0u) {
 800253c:	78fb      	ldrb	r3, [r7, #3]
 800253e:	2b02      	cmp	r3, #2
 8002540:	d108      	bne.n	8002554 <led_apply_config+0x54>
 8002542:	883b      	ldrh	r3, [r7, #0]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d005      	beq.n	8002554 <led_apply_config+0x54>
        led_force_blink(led, freq_centi_hz);
 8002548:	883b      	ldrh	r3, [r7, #0]
 800254a:	4619      	mov	r1, r3
 800254c:	6878      	ldr	r0, [r7, #4]
 800254e:	f7ff ff87 	bl	8002460 <led_force_blink>
 8002552:	e002      	b.n	800255a <led_apply_config+0x5a>
    } else {
        led_force_off(led);
 8002554:	6878      	ldr	r0, [r7, #4]
 8002556:	f7ff ff0b 	bl	8002370 <led_force_off>
    }

    if (primask == 0u) {
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d102      	bne.n	8002566 <led_apply_config+0x66>
  __ASM volatile ("cpsie i" : : : "memory");
 8002560:	b662      	cpsie	i
}
 8002562:	e000      	b.n	8002566 <led_apply_config+0x66>
        return;
 8002564:	bf00      	nop
        __enable_irq();
    }
}
 8002566:	3710      	adds	r7, #16
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}

0800256c <led_pwm_start>:

static HAL_StatusTypeDef led_pwm_start(void) {
 800256c:	b580      	push	{r7, lr}
 800256e:	b082      	sub	sp, #8
 8002570:	af00      	add	r7, sp, #0
    if (g_pwm_running)
 8002572:	4b0b      	ldr	r3, [pc, #44]	@ (80025a0 <led_pwm_start+0x34>)
 8002574:	781b      	ldrb	r3, [r3, #0]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d001      	beq.n	800257e <led_pwm_start+0x12>
        return HAL_OK;
 800257a:	2300      	movs	r3, #0
 800257c:	e00c      	b.n	8002598 <led_pwm_start+0x2c>

    HAL_StatusTypeDef st = HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 800257e:	2100      	movs	r1, #0
 8002580:	4808      	ldr	r0, [pc, #32]	@ (80025a4 <led_pwm_start+0x38>)
 8002582:	f00b f8b1 	bl	800d6e8 <HAL_TIM_PWM_Start>
 8002586:	4603      	mov	r3, r0
 8002588:	71fb      	strb	r3, [r7, #7]
#if defined(TIM_CHANNEL_1N)
    if (st == HAL_OK) {
        st = HAL_TIMEx_PWMN_Start(&htim15, TIM_CHANNEL_1);
    }
#endif
    if (st == HAL_OK) {
 800258a:	79fb      	ldrb	r3, [r7, #7]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d102      	bne.n	8002596 <led_pwm_start+0x2a>
        g_pwm_running = 1u;
 8002590:	4b03      	ldr	r3, [pc, #12]	@ (80025a0 <led_pwm_start+0x34>)
 8002592:	2201      	movs	r2, #1
 8002594:	701a      	strb	r2, [r3, #0]
    }
    return st;
 8002596:	79fb      	ldrb	r3, [r7, #7]
}
 8002598:	4618      	mov	r0, r3
 800259a:	3708      	adds	r7, #8
 800259c:	46bd      	mov	sp, r7
 800259e:	bd80      	pop	{r7, pc}
 80025a0:	2000018e 	.word	0x2000018e
 80025a4:	200032d8 	.word	0x200032d8

080025a8 <led_pwm_stop>:

static HAL_StatusTypeDef led_pwm_stop(void) {
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b082      	sub	sp, #8
 80025ac:	af00      	add	r7, sp, #0
    if (!g_pwm_running)
 80025ae:	4b17      	ldr	r3, [pc, #92]	@ (800260c <led_pwm_stop+0x64>)
 80025b0:	781b      	ldrb	r3, [r3, #0]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d101      	bne.n	80025ba <led_pwm_stop+0x12>
        return HAL_OK;
 80025b6:	2300      	movs	r3, #0
 80025b8:	e024      	b.n	8002604 <led_pwm_stop+0x5c>

    HAL_StatusTypeDef st = HAL_TIM_PWM_Stop(&htim15, TIM_CHANNEL_1);
 80025ba:	2100      	movs	r1, #0
 80025bc:	4814      	ldr	r0, [pc, #80]	@ (8002610 <led_pwm_stop+0x68>)
 80025be:	f00b fa43 	bl	800da48 <HAL_TIM_PWM_Stop>
 80025c2:	4603      	mov	r3, r0
 80025c4:	71fb      	strb	r3, [r7, #7]
#if defined(TIM_CHANNEL_1N)
    if (st == HAL_OK) {
        st = HAL_TIMEx_PWMN_Stop(&htim15, TIM_CHANNEL_1);
    }
#endif
    if (st == HAL_OK) {
 80025c6:	79fb      	ldrb	r3, [r7, #7]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d11a      	bne.n	8002602 <led_pwm_stop+0x5a>
        __HAL_TIM_DISABLE(&htim15);
 80025cc:	4b10      	ldr	r3, [pc, #64]	@ (8002610 <led_pwm_stop+0x68>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	6a1a      	ldr	r2, [r3, #32]
 80025d2:	f241 1311 	movw	r3, #4369	@ 0x1111
 80025d6:	4013      	ands	r3, r2
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d10f      	bne.n	80025fc <led_pwm_stop+0x54>
 80025dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002610 <led_pwm_stop+0x68>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	6a1a      	ldr	r2, [r3, #32]
 80025e2:	f240 4344 	movw	r3, #1092	@ 0x444
 80025e6:	4013      	ands	r3, r2
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d107      	bne.n	80025fc <led_pwm_stop+0x54>
 80025ec:	4b08      	ldr	r3, [pc, #32]	@ (8002610 <led_pwm_stop+0x68>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	681a      	ldr	r2, [r3, #0]
 80025f2:	4b07      	ldr	r3, [pc, #28]	@ (8002610 <led_pwm_stop+0x68>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f022 0201 	bic.w	r2, r2, #1
 80025fa:	601a      	str	r2, [r3, #0]
        g_pwm_running = 0u;
 80025fc:	4b03      	ldr	r3, [pc, #12]	@ (800260c <led_pwm_stop+0x64>)
 80025fe:	2200      	movs	r2, #0
 8002600:	701a      	strb	r2, [r3, #0]
    }
    return st;
 8002602:	79fb      	ldrb	r3, [r7, #7]
}
 8002604:	4618      	mov	r0, r3
 8002606:	3708      	adds	r7, #8
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}
 800260c:	2000018e 	.word	0x2000018e
 8002610:	200032d8 	.word	0x200032d8

08002614 <led_service_init>:

void led_service_init(void) {
 8002614:	b580      	push	{r7, lr}
 8002616:	b08a      	sub	sp, #40	@ 0x28
 8002618:	af02      	add	r7, sp, #8
    g_pwm_running = 0u;
 800261a:	4b42      	ldr	r3, [pc, #264]	@ (8002724 <led_service_init+0x110>)
 800261c:	2200      	movs	r2, #0
 800261e:	701a      	strb	r2, [r3, #0]

    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 8002620:	2300      	movs	r3, #0
 8002622:	61fb      	str	r3, [r7, #28]
 8002624:	e02d      	b.n	8002682 <led_service_init+0x6e>
        led_gpio_config_output(&g_leds[i]);
 8002626:	69fb      	ldr	r3, [r7, #28]
 8002628:	011b      	lsls	r3, r3, #4
 800262a:	4a3f      	ldr	r2, [pc, #252]	@ (8002728 <led_service_init+0x114>)
 800262c:	4413      	add	r3, r2
 800262e:	4618      	mov	r0, r3
 8002630:	f7ff fd42 	bl	80020b8 <led_gpio_config_output>
        HAL_GPIO_WritePin(g_leds[i].port, g_leds[i].pin, LED_GPIO_OFF_LEVEL);
 8002634:	4a3c      	ldr	r2, [pc, #240]	@ (8002728 <led_service_init+0x114>)
 8002636:	69fb      	ldr	r3, [r7, #28]
 8002638:	011b      	lsls	r3, r3, #4
 800263a:	4413      	add	r3, r2
 800263c:	6818      	ldr	r0, [r3, #0]
 800263e:	4a3a      	ldr	r2, [pc, #232]	@ (8002728 <led_service_init+0x114>)
 8002640:	69fb      	ldr	r3, [r7, #28]
 8002642:	011b      	lsls	r3, r3, #4
 8002644:	4413      	add	r3, r2
 8002646:	3304      	adds	r3, #4
 8002648:	881b      	ldrh	r3, [r3, #0]
 800264a:	2200      	movs	r2, #0
 800264c:	4619      	mov	r1, r3
 800264e:	f007 f887 	bl	8009760 <HAL_GPIO_WritePin>
        g_leds[i].mode = LED_MODE_OFF;
 8002652:	4a35      	ldr	r2, [pc, #212]	@ (8002728 <led_service_init+0x114>)
 8002654:	69fb      	ldr	r3, [r7, #28]
 8002656:	011b      	lsls	r3, r3, #4
 8002658:	4413      	add	r3, r2
 800265a:	330c      	adds	r3, #12
 800265c:	2200      	movs	r2, #0
 800265e:	701a      	strb	r2, [r3, #0]
        g_leds[i].frequency_centi_hz = 0u;
 8002660:	4a31      	ldr	r2, [pc, #196]	@ (8002728 <led_service_init+0x114>)
 8002662:	69fb      	ldr	r3, [r7, #28]
 8002664:	011b      	lsls	r3, r3, #4
 8002666:	4413      	add	r3, r2
 8002668:	330e      	adds	r3, #14
 800266a:	2200      	movs	r2, #0
 800266c:	801a      	strh	r2, [r3, #0]
        g_leds[i].is_on = 0u;
 800266e:	4a2e      	ldr	r2, [pc, #184]	@ (8002728 <led_service_init+0x114>)
 8002670:	69fb      	ldr	r3, [r7, #28]
 8002672:	011b      	lsls	r3, r3, #4
 8002674:	4413      	add	r3, r2
 8002676:	330d      	adds	r3, #13
 8002678:	2200      	movs	r2, #0
 800267a:	701a      	strb	r2, [r3, #0]
    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 800267c:	69fb      	ldr	r3, [r7, #28]
 800267e:	3301      	adds	r3, #1
 8002680:	61fb      	str	r3, [r7, #28]
 8002682:	69fb      	ldr	r3, [r7, #28]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d0ce      	beq.n	8002626 <led_service_init+0x12>
    }

    if (htim15.Instance != TIM15) {
 8002688:	4b28      	ldr	r3, [pc, #160]	@ (800272c <led_service_init+0x118>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a28      	ldr	r2, [pc, #160]	@ (8002730 <led_service_init+0x11c>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d001      	beq.n	8002696 <led_service_init+0x82>
        MX_TIM15_Init();
 8002692:	f005 fe45 	bl	8008320 <MX_TIM15_Init>
    }

    if (HAL_TIM_PWM_Init(&htim15) != HAL_OK) {
 8002696:	4825      	ldr	r0, [pc, #148]	@ (800272c <led_service_init+0x118>)
 8002698:	f00a ff12 	bl	800d4c0 <HAL_TIM_PWM_Init>
 800269c:	4603      	mov	r3, r0
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d00c      	beq.n	80026bc <led_service_init+0xa8>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao inicializar PWM do TIM15");
 80026a2:	4a24      	ldr	r2, [pc, #144]	@ (8002734 <led_service_init+0x120>)
 80026a4:	4b24      	ldr	r3, [pc, #144]	@ (8002738 <led_service_init+0x124>)
 80026a6:	9301      	str	r3, [sp, #4]
 80026a8:	4b24      	ldr	r3, [pc, #144]	@ (800273c <led_service_init+0x128>)
 80026aa:	9300      	str	r3, [sp, #0]
 80026ac:	4613      	mov	r3, r2
 80026ae:	f06f 0203 	mvn.w	r2, #3
 80026b2:	2164      	movs	r1, #100	@ 0x64
 80026b4:	2001      	movs	r0, #1
 80026b6:	f000 fa0d 	bl	8002ad4 <log_event_auto>
        return;
 80026ba:	e02f      	b.n	800271c <led_service_init+0x108>
    }

    TIM_OC_InitTypeDef oc = {0};
 80026bc:	463b      	mov	r3, r7
 80026be:	2200      	movs	r2, #0
 80026c0:	601a      	str	r2, [r3, #0]
 80026c2:	605a      	str	r2, [r3, #4]
 80026c4:	609a      	str	r2, [r3, #8]
 80026c6:	60da      	str	r2, [r3, #12]
 80026c8:	611a      	str	r2, [r3, #16]
 80026ca:	615a      	str	r2, [r3, #20]
 80026cc:	619a      	str	r2, [r3, #24]
    oc.OCMode = TIM_OCMODE_PWM1;
 80026ce:	2360      	movs	r3, #96	@ 0x60
 80026d0:	603b      	str	r3, [r7, #0]
#if LED_ACTIVE_HIGH
    oc.OCPolarity = TIM_OCPOLARITY_HIGH;
 80026d2:	2300      	movs	r3, #0
 80026d4:	60bb      	str	r3, [r7, #8]
    oc.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80026d6:	2300      	movs	r3, #0
 80026d8:	60fb      	str	r3, [r7, #12]
#else
    oc.OCPolarity = TIM_OCPOLARITY_LOW;
    oc.OCNPolarity = TIM_OCNPOLARITY_LOW;
#endif
    oc.OCFastMode = TIM_OCFAST_DISABLE;
 80026da:	2300      	movs	r3, #0
 80026dc:	613b      	str	r3, [r7, #16]
    oc.OCIdleState = TIM_OCIDLESTATE_RESET;
 80026de:	2300      	movs	r3, #0
 80026e0:	617b      	str	r3, [r7, #20]
    oc.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80026e2:	2300      	movs	r3, #0
 80026e4:	61bb      	str	r3, [r7, #24]
    oc.Pulse = 0u;
 80026e6:	2300      	movs	r3, #0
 80026e8:	607b      	str	r3, [r7, #4]

    if (HAL_TIM_PWM_ConfigChannel(&htim15, &oc, TIM_CHANNEL_1) != HAL_OK) {
 80026ea:	463b      	mov	r3, r7
 80026ec:	2200      	movs	r2, #0
 80026ee:	4619      	mov	r1, r3
 80026f0:	480e      	ldr	r0, [pc, #56]	@ (800272c <led_service_init+0x118>)
 80026f2:	f00b fe65 	bl	800e3c0 <HAL_TIM_PWM_ConfigChannel>
 80026f6:	4603      	mov	r3, r0
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d00c      	beq.n	8002716 <led_service_init+0x102>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao configurar canal PWM do TIM15");
 80026fc:	4a0d      	ldr	r2, [pc, #52]	@ (8002734 <led_service_init+0x120>)
 80026fe:	4b10      	ldr	r3, [pc, #64]	@ (8002740 <led_service_init+0x12c>)
 8002700:	9301      	str	r3, [sp, #4]
 8002702:	4b0e      	ldr	r3, [pc, #56]	@ (800273c <led_service_init+0x128>)
 8002704:	9300      	str	r3, [sp, #0]
 8002706:	4613      	mov	r3, r2
 8002708:	f06f 0203 	mvn.w	r2, #3
 800270c:	2164      	movs	r1, #100	@ 0x64
 800270e:	2001      	movs	r0, #1
 8002710:	f000 f9e0 	bl	8002ad4 <log_event_auto>
        return;
 8002714:	e002      	b.n	800271c <led_service_init+0x108>
    }

    led_force_off(&g_leds[0]);
 8002716:	4804      	ldr	r0, [pc, #16]	@ (8002728 <led_service_init+0x114>)
 8002718:	f7ff fe2a 	bl	8002370 <led_force_off>
}
 800271c:	3720      	adds	r7, #32
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}
 8002722:	bf00      	nop
 8002724:	2000018e 	.word	0x2000018e
 8002728:	20000000 	.word	0x20000000
 800272c:	200032d8 	.word	0x200032d8
 8002730:	40014000 	.word	0x40014000
 8002734:	0801235c 	.word	0x0801235c
 8002738:	080123e8 	.word	0x080123e8
 800273c:	080123c0 	.word	0x080123c0
 8002740:	0801240c 	.word	0x0801240c

08002744 <led_on_led_ctrl>:

void led_on_led_ctrl(const uint8_t *frame, uint32_t len) {
 8002744:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002746:	b097      	sub	sp, #92	@ 0x5c
 8002748:	af0a      	add	r7, sp, #40	@ 0x28
 800274a:	6178      	str	r0, [r7, #20]
 800274c:	6139      	str	r1, [r7, #16]
    led_ctrl_req_t req;
    if (!frame)
 800274e:	697b      	ldr	r3, [r7, #20]
 8002750:	2b00      	cmp	r3, #0
 8002752:	f000 80d2 	beq.w	80028fa <led_on_led_ctrl+0x1b6>
        return;
    if (len < LED_CTRL_REQ_TOTAL_LEN || len > LED_CTRL_REQ_PADDED_TOTAL_LEN) {
 8002756:	693b      	ldr	r3, [r7, #16]
 8002758:	2b08      	cmp	r3, #8
 800275a:	d902      	bls.n	8002762 <led_on_led_ctrl+0x1e>
 800275c:	693b      	ldr	r3, [r7, #16]
 800275e:	2b2a      	cmp	r3, #42	@ 0x2a
 8002760:	d90e      	bls.n	8002780 <led_on_led_ctrl+0x3c>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "len", "invalid led frame len=%lu", (unsigned long)len);
 8002762:	4a68      	ldr	r2, [pc, #416]	@ (8002904 <led_on_led_ctrl+0x1c0>)
 8002764:	693b      	ldr	r3, [r7, #16]
 8002766:	9302      	str	r3, [sp, #8]
 8002768:	4b67      	ldr	r3, [pc, #412]	@ (8002908 <led_on_led_ctrl+0x1c4>)
 800276a:	9301      	str	r3, [sp, #4]
 800276c:	4b67      	ldr	r3, [pc, #412]	@ (800290c <led_on_led_ctrl+0x1c8>)
 800276e:	9300      	str	r3, [sp, #0]
 8002770:	4613      	mov	r3, r2
 8002772:	f06f 0203 	mvn.w	r2, #3
 8002776:	2164      	movs	r1, #100	@ 0x64
 8002778:	2001      	movs	r0, #1
 800277a:	f000 f9ab 	bl	8002ad4 <log_event_auto>
        return;
 800277e:	e0bd      	b.n	80028fc <led_on_led_ctrl+0x1b8>
    }
    proto_result_t decode_status = led_ctrl_req_decoder(frame, len, &req);
 8002780:	f107 031c 	add.w	r3, r7, #28
 8002784:	461a      	mov	r2, r3
 8002786:	6939      	ldr	r1, [r7, #16]
 8002788:	6978      	ldr	r0, [r7, #20]
 800278a:	f7fe f832 	bl	80007f2 <led_ctrl_req_decoder>
 800278e:	4603      	mov	r3, r0
 8002790:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (decode_status != PROTO_OK) {
 8002794:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8002798:	2b00      	cmp	r3, #0
 800279a:	d00f      	beq.n	80027bc <led_on_led_ctrl+0x78>
        LOGA_THIS(LOG_STATE_ERROR, decode_status, "decode", "failed to decode led request (%d)", (int)decode_status);
 800279c:	f997 2027 	ldrsb.w	r2, [r7, #39]	@ 0x27
 80027a0:	4958      	ldr	r1, [pc, #352]	@ (8002904 <led_on_led_ctrl+0x1c0>)
 80027a2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80027a6:	9302      	str	r3, [sp, #8]
 80027a8:	4b59      	ldr	r3, [pc, #356]	@ (8002910 <led_on_led_ctrl+0x1cc>)
 80027aa:	9301      	str	r3, [sp, #4]
 80027ac:	4b59      	ldr	r3, [pc, #356]	@ (8002914 <led_on_led_ctrl+0x1d0>)
 80027ae:	9300      	str	r3, [sp, #0]
 80027b0:	460b      	mov	r3, r1
 80027b2:	2164      	movs	r1, #100	@ 0x64
 80027b4:	2001      	movs	r0, #1
 80027b6:	f000 f98d 	bl	8002ad4 <log_event_auto>
        return;
 80027ba:	e09f      	b.n	80028fc <led_on_led_ctrl+0x1b8>
    }

    const uint8_t requested_mask = req.ledMask;
 80027bc:	7f7b      	ldrb	r3, [r7, #29]
 80027be:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    const uint8_t valid_mask = LED_MASK_LED1;
 80027c2:	2301      	movs	r3, #1
 80027c4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    uint8_t ack_mask = 0u;
 80027c8:	2300      	movs	r3, #0
 80027ca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    uint8_t status = PROTO_OK;
 80027ce:	2300      	movs	r3, #0
 80027d0:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 80027d4:	2300      	movs	r3, #0
 80027d6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80027d8:	e02d      	b.n	8002836 <led_on_led_ctrl+0xf2>
        uint8_t mask_bit = LED_MASK_LED1;
 80027da:	2301      	movs	r3, #1
 80027dc:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        if ((requested_mask & mask_bit) == 0u) {
 80027e0:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80027e4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80027e8:	4013      	ands	r3, r2
 80027ea:	b2db      	uxtb	r3, r3
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d01e      	beq.n	800282e <led_on_led_ctrl+0xea>
            continue;
        }
        ack_mask |= mask_bit;
 80027f0:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80027f4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80027f8:	4313      	orrs	r3, r2
 80027fa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        led_apply_config(&g_leds[i], req.channel[i].mode, req.channel[i].frequency);
 80027fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002800:	011b      	lsls	r3, r3, #4
 8002802:	4a45      	ldr	r2, [pc, #276]	@ (8002918 <led_on_led_ctrl+0x1d4>)
 8002804:	1898      	adds	r0, r3, r2
 8002806:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002808:	009b      	lsls	r3, r3, #2
 800280a:	3320      	adds	r3, #32
 800280c:	f107 0210 	add.w	r2, r7, #16
 8002810:	4413      	add	r3, r2
 8002812:	f813 1c12 	ldrb.w	r1, [r3, #-18]
 8002816:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002818:	009b      	lsls	r3, r3, #2
 800281a:	3320      	adds	r3, #32
 800281c:	f107 0210 	add.w	r2, r7, #16
 8002820:	4413      	add	r3, r2
 8002822:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 8002826:	461a      	mov	r2, r3
 8002828:	f7ff fe6a 	bl	8002500 <led_apply_config>
 800282c:	e000      	b.n	8002830 <led_on_led_ctrl+0xec>
            continue;
 800282e:	bf00      	nop
    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 8002830:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002832:	3301      	adds	r3, #1
 8002834:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002836:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002838:	2b00      	cmp	r3, #0
 800283a:	d0ce      	beq.n	80027da <led_on_led_ctrl+0x96>
    }

    if ((requested_mask & (uint8_t)~valid_mask) != 0u) {
 800283c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8002840:	43db      	mvns	r3, r3
 8002842:	b2da      	uxtb	r2, r3
 8002844:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002848:	4013      	ands	r3, r2
 800284a:	b2db      	uxtb	r3, r3
 800284c:	2b00      	cmp	r3, #0
 800284e:	d003      	beq.n	8002858 <led_on_led_ctrl+0x114>
        status = PROTO_WARN;
 8002850:	2301      	movs	r3, #1
 8002852:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8002856:	e00a      	b.n	800286e <led_on_led_ctrl+0x12a>
    } else if (ack_mask == 0u && requested_mask != 0u) {
 8002858:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800285c:	2b00      	cmp	r3, #0
 800285e:	d106      	bne.n	800286e <led_on_led_ctrl+0x12a>
 8002860:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002864:	2b00      	cmp	r3, #0
 8002866:	d002      	beq.n	800286e <led_on_led_ctrl+0x12a>
        status = PROTO_WARN;
 8002868:	2301      	movs	r3, #1
 800286a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    }

    led_push_response(req.frameId, ack_mask, status);
 800286e:	7f3b      	ldrb	r3, [r7, #28]
 8002870:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8002874:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 8002878:	4618      	mov	r0, r3
 800287a:	f7ff fc6b 	bl	8002154 <led_push_response>

    LOGA_THIS(LOG_STATE_APPLIED, status, "applied",
 800287e:	f897 402e 	ldrb.w	r4, [r7, #46]	@ 0x2e
 8002882:	4e20      	ldr	r6, [pc, #128]	@ (8002904 <led_on_led_ctrl+0x1c0>)
 8002884:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002888:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 800288c:	4b22      	ldr	r3, [pc, #136]	@ (8002918 <led_on_led_ctrl+0x1d4>)
 800288e:	7b1b      	ldrb	r3, [r3, #12]
 8002890:	60fb      	str	r3, [r7, #12]
 8002892:	4b21      	ldr	r3, [pc, #132]	@ (8002918 <led_on_led_ctrl+0x1d4>)
 8002894:	89db      	ldrh	r3, [r3, #14]
 8002896:	4821      	ldr	r0, [pc, #132]	@ (800291c <led_on_led_ctrl+0x1d8>)
 8002898:	fba0 0303 	umull	r0, r3, r0, r3
 800289c:	095b      	lsrs	r3, r3, #5
 800289e:	b29b      	uxth	r3, r3
 80028a0:	60bb      	str	r3, [r7, #8]
 80028a2:	4b1d      	ldr	r3, [pc, #116]	@ (8002918 <led_on_led_ctrl+0x1d4>)
 80028a4:	89db      	ldrh	r3, [r3, #14]
 80028a6:	481d      	ldr	r0, [pc, #116]	@ (800291c <led_on_led_ctrl+0x1d8>)
 80028a8:	fba0 5003 	umull	r5, r0, r0, r3
 80028ac:	0940      	lsrs	r0, r0, #5
 80028ae:	2564      	movs	r5, #100	@ 0x64
 80028b0:	fb05 f000 	mul.w	r0, r5, r0
 80028b4:	1a1b      	subs	r3, r3, r0
 80028b6:	b29b      	uxth	r3, r3
 80028b8:	461d      	mov	r5, r3
 80028ba:	4b17      	ldr	r3, [pc, #92]	@ (8002918 <led_on_led_ctrl+0x1d4>)
 80028bc:	7b5b      	ldrb	r3, [r3, #13]
 80028be:	607b      	str	r3, [r7, #4]
 80028c0:	4b17      	ldr	r3, [pc, #92]	@ (8002920 <led_on_led_ctrl+0x1dc>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028c6:	3301      	adds	r3, #1
 80028c8:	4815      	ldr	r0, [pc, #84]	@ (8002920 <led_on_led_ctrl+0x1dc>)
 80028ca:	6800      	ldr	r0, [r0, #0]
 80028cc:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 80028ce:	9009      	str	r0, [sp, #36]	@ 0x24
 80028d0:	9308      	str	r3, [sp, #32]
 80028d2:	6878      	ldr	r0, [r7, #4]
 80028d4:	9007      	str	r0, [sp, #28]
 80028d6:	9506      	str	r5, [sp, #24]
 80028d8:	68b8      	ldr	r0, [r7, #8]
 80028da:	9005      	str	r0, [sp, #20]
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	9304      	str	r3, [sp, #16]
 80028e0:	9103      	str	r1, [sp, #12]
 80028e2:	9202      	str	r2, [sp, #8]
 80028e4:	4b0f      	ldr	r3, [pc, #60]	@ (8002924 <led_on_led_ctrl+0x1e0>)
 80028e6:	9301      	str	r3, [sp, #4]
 80028e8:	4b0f      	ldr	r3, [pc, #60]	@ (8002928 <led_on_led_ctrl+0x1e4>)
 80028ea:	9300      	str	r3, [sp, #0]
 80028ec:	4633      	mov	r3, r6
 80028ee:	4622      	mov	r2, r4
 80028f0:	2102      	movs	r1, #2
 80028f2:	2001      	movs	r0, #1
 80028f4:	f000 f8ee 	bl	8002ad4 <log_event_auto>
 80028f8:	e000      	b.n	80028fc <led_on_led_ctrl+0x1b8>
        return;
 80028fa:	bf00      	nop
              (unsigned long)(g_leds[0].frequency_centi_hz / 100u),
              (unsigned long)(g_leds[0].frequency_centi_hz % 100u),
              g_leds[0].is_on,
              (unsigned long)(__HAL_TIM_GET_AUTORELOAD(&htim15) + 1u),
              (unsigned long)__HAL_TIM_GET_COMPARE(&htim15, TIM_CHANNEL_1));
 80028fc:	3734      	adds	r7, #52	@ 0x34
 80028fe:	46bd      	mov	sp, r7
 8002900:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002902:	bf00      	nop
 8002904:	0801235c 	.word	0x0801235c
 8002908:	08012434 	.word	0x08012434
 800290c:	08012450 	.word	0x08012450
 8002910:	08012454 	.word	0x08012454
 8002914:	08012478 	.word	0x08012478
 8002918:	20000000 	.word	0x20000000
 800291c:	51eb851f 	.word	0x51eb851f
 8002920:	200032d8 	.word	0x200032d8
 8002924:	08012480 	.word	0x08012480
 8002928:	080124d0 	.word	0x080124d0

0800292c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800292c:	b480      	push	{r7}
 800292e:	b083      	sub	sp, #12
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002934:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002938:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 800293c:	f003 0301 	and.w	r3, r3, #1
 8002940:	2b00      	cmp	r3, #0
 8002942:	d013      	beq.n	800296c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8002944:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002948:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 800294c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002950:	2b00      	cmp	r3, #0
 8002952:	d00b      	beq.n	800296c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8002954:	e000      	b.n	8002958 <ITM_SendChar+0x2c>
    {
      __NOP();
 8002956:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8002958:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d0f9      	beq.n	8002956 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8002962:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002966:	687a      	ldr	r2, [r7, #4]
 8002968:	b2d2      	uxtb	r2, r2
 800296a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 800296c:	687b      	ldr	r3, [r7, #4]
}
 800296e:	4618      	mov	r0, r3
 8002970:	370c      	adds	r7, #12
 8002972:	46bd      	mov	sp, r7
 8002974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002978:	4770      	bx	lr
	...

0800297c <log_service_init>:
// mesmo quando o SWO estiver habilitado.
#ifndef LOG_FORCE_UART
#define LOG_FORCE_UART 0
#endif

void log_service_init(void){
 800297c:	b580      	push	{r7, lr}
 800297e:	af00      	add	r7, sp, #0
    // Garante stdout sem buffer para que o printf descarregue imediatamente na UART.
    setvbuf(stdout, NULL, _IONBF, 0);
 8002980:	4b04      	ldr	r3, [pc, #16]	@ (8002994 <log_service_init+0x18>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	6898      	ldr	r0, [r3, #8]
 8002986:	2300      	movs	r3, #0
 8002988:	2202      	movs	r2, #2
 800298a:	2100      	movs	r1, #0
 800298c:	f00e fc38 	bl	8011200 <setvbuf>
}
 8002990:	bf00      	nop
 8002992:	bd80      	pop	{r7, pc}
 8002994:	200000e8 	.word	0x200000e8

08002998 <log_event_ids>:

void log_poll(void){
    // No-op: a transmissão é síncrona via _write/HAL_UART_Transmit.
}

void log_event_ids(uint8_t service_id, uint8_t state_id, int32_t status){
 8002998:	b580      	push	{r7, lr}
 800299a:	b082      	sub	sp, #8
 800299c:	af00      	add	r7, sp, #0
 800299e:	4603      	mov	r3, r0
 80029a0:	603a      	str	r2, [r7, #0]
 80029a2:	71fb      	strb	r3, [r7, #7]
 80029a4:	460b      	mov	r3, r1
 80029a6:	71bb      	strb	r3, [r7, #6]
    printf("L:svc=%u,state=%u,status=%ld\r\n", (unsigned)service_id, (unsigned)state_id, (long)status);
 80029a8:	79f9      	ldrb	r1, [r7, #7]
 80029aa:	79ba      	ldrb	r2, [r7, #6]
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	4803      	ldr	r0, [pc, #12]	@ (80029bc <log_event_ids+0x24>)
 80029b0:	f00e fc14 	bl	80111dc <iprintf>
}
 80029b4:	bf00      	nop
 80029b6:	3708      	adds	r7, #8
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bd80      	pop	{r7, pc}
 80029bc:	080124d8 	.word	0x080124d8

080029c0 <log_event_names>:

void log_event_names(const char* service_name, const char* state_name, const char* status_text){
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b084      	sub	sp, #16
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	60f8      	str	r0, [r7, #12]
 80029c8:	60b9      	str	r1, [r7, #8]
 80029ca:	607a      	str	r2, [r7, #4]
    if(!service_name) service_name = "?";
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d101      	bne.n	80029d6 <log_event_names+0x16>
 80029d2:	4b0b      	ldr	r3, [pc, #44]	@ (8002a00 <log_event_names+0x40>)
 80029d4:	60fb      	str	r3, [r7, #12]
    if(!state_name) state_name = "?";
 80029d6:	68bb      	ldr	r3, [r7, #8]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d101      	bne.n	80029e0 <log_event_names+0x20>
 80029dc:	4b08      	ldr	r3, [pc, #32]	@ (8002a00 <log_event_names+0x40>)
 80029de:	60bb      	str	r3, [r7, #8]
    if(!status_text) status_text = "?";
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d101      	bne.n	80029ea <log_event_names+0x2a>
 80029e6:	4b06      	ldr	r3, [pc, #24]	@ (8002a00 <log_event_names+0x40>)
 80029e8:	607b      	str	r3, [r7, #4]
    printf("LOG:service=%s,state=%s,status=%s\r\n", service_name, state_name, status_text);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	68ba      	ldr	r2, [r7, #8]
 80029ee:	68f9      	ldr	r1, [r7, #12]
 80029f0:	4804      	ldr	r0, [pc, #16]	@ (8002a04 <log_event_names+0x44>)
 80029f2:	f00e fbf3 	bl	80111dc <iprintf>
}
 80029f6:	bf00      	nop
 80029f8:	3710      	adds	r7, #16
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}
 80029fe:	bf00      	nop
 8002a00:	080124f8 	.word	0x080124f8
 8002a04:	080124fc 	.word	0x080124fc

08002a08 <log_swo_enabled>:

// Verifica em tempo de execução se o SWO/ITM está habilitado (porta 0).
static inline int log_swo_enabled(void)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	af00      	add	r7, sp, #0
    return ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk) &&
 8002a0c:	4b11      	ldr	r3, [pc, #68]	@ (8002a54 <log_swo_enabled+0x4c>)
 8002a0e:	68db      	ldr	r3, [r3, #12]
 8002a10:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
            (DBGMCU->CR & DBGMCU_CR_TRACE_IOEN) &&
            (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d017      	beq.n	8002a48 <log_swo_enabled+0x40>
            (DBGMCU->CR & DBGMCU_CR_TRACE_IOEN) &&
 8002a18:	4b0f      	ldr	r3, [pc, #60]	@ (8002a58 <log_swo_enabled+0x50>)
 8002a1a:	685b      	ldr	r3, [r3, #4]
 8002a1c:	f003 0320 	and.w	r3, r3, #32
    return ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk) &&
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d011      	beq.n	8002a48 <log_swo_enabled+0x40>
            (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
 8002a24:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002a28:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8002a2c:	f003 0301 	and.w	r3, r3, #1
            (DBGMCU->CR & DBGMCU_CR_TRACE_IOEN) &&
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d009      	beq.n	8002a48 <log_swo_enabled+0x40>
            (ITM->TER & (1UL << 0)));
 8002a34:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002a38:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8002a3c:	f003 0301 	and.w	r3, r3, #1
            (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d001      	beq.n	8002a48 <log_swo_enabled+0x40>
 8002a44:	2301      	movs	r3, #1
 8002a46:	e000      	b.n	8002a4a <log_swo_enabled+0x42>
 8002a48:	2300      	movs	r3, #0
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a52:	4770      	bx	lr
 8002a54:	e000edf0 	.word	0xe000edf0
 8002a58:	e0042000 	.word	0xe0042000

08002a5c <_write>:

// Retarget de printf: usa SWO quando disponível; senão, USART1.
int _write(int fd, char *ptr, int len)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b086      	sub	sp, #24
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	60f8      	str	r0, [r7, #12]
 8002a64:	60b9      	str	r1, [r7, #8]
 8002a66:	607a      	str	r2, [r7, #4]
    if (fd != 1 && fd != 2)
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	2b01      	cmp	r3, #1
 8002a6c:	d005      	beq.n	8002a7a <_write+0x1e>
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	2b02      	cmp	r3, #2
 8002a72:	d002      	beq.n	8002a7a <_write+0x1e>
        return -1;
 8002a74:	f04f 33ff 	mov.w	r3, #4294967295
 8002a78:	e026      	b.n	8002ac8 <_write+0x6c>

    if (!LOG_FORCE_UART && log_swo_enabled()) {
 8002a7a:	f7ff ffc5 	bl	8002a08 <log_swo_enabled>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d012      	beq.n	8002aaa <_write+0x4e>
        // Envia sem desabilitar interrupções para não afetar o tempo do TIM6
        for (int i = 0; i < len; ++i) {
 8002a84:	2300      	movs	r3, #0
 8002a86:	617b      	str	r3, [r7, #20]
 8002a88:	e009      	b.n	8002a9e <_write+0x42>
            ITM_SendChar((uint32_t)ptr[i]);
 8002a8a:	697b      	ldr	r3, [r7, #20]
 8002a8c:	68ba      	ldr	r2, [r7, #8]
 8002a8e:	4413      	add	r3, r2
 8002a90:	781b      	ldrb	r3, [r3, #0]
 8002a92:	4618      	mov	r0, r3
 8002a94:	f7ff ff4a 	bl	800292c <ITM_SendChar>
        for (int i = 0; i < len; ++i) {
 8002a98:	697b      	ldr	r3, [r7, #20]
 8002a9a:	3301      	adds	r3, #1
 8002a9c:	617b      	str	r3, [r7, #20]
 8002a9e:	697a      	ldr	r2, [r7, #20]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	429a      	cmp	r2, r3
 8002aa4:	dbf1      	blt.n	8002a8a <_write+0x2e>
        }
        return len;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	e00e      	b.n	8002ac8 <_write+0x6c>
    }

    // Fallback: UART1 síncrona
    if (HAL_UART_Transmit(&huart1, (uint8_t *)ptr, (uint16_t)len, HAL_MAX_DELAY) == HAL_OK)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	b29a      	uxth	r2, r3
 8002aae:	f04f 33ff 	mov.w	r3, #4294967295
 8002ab2:	68b9      	ldr	r1, [r7, #8]
 8002ab4:	4806      	ldr	r0, [pc, #24]	@ (8002ad0 <_write+0x74>)
 8002ab6:	f00d fb33 	bl	8010120 <HAL_UART_Transmit>
 8002aba:	4603      	mov	r3, r0
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d101      	bne.n	8002ac4 <_write+0x68>
        return len;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	e001      	b.n	8002ac8 <_write+0x6c>
    return -1;
 8002ac4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ac8:	4618      	mov	r0, r3
 8002aca:	3718      	adds	r7, #24
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bd80      	pop	{r7, pc}
 8002ad0:	20003324 	.word	0x20003324

08002ad4 <log_event_auto>:

void log_event_auto(log_service_id_t service_id, log_state_id_t state_id, int32_t status,
                    const char* service_name, const char* state_name,
                    const char* fmt, ...){
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b0a8      	sub	sp, #160	@ 0xa0
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	60ba      	str	r2, [r7, #8]
 8002adc:	607b      	str	r3, [r7, #4]
 8002ade:	4603      	mov	r3, r0
 8002ae0:	73fb      	strb	r3, [r7, #15]
 8002ae2:	460b      	mov	r3, r1
 8002ae4:	73bb      	strb	r3, [r7, #14]
    (void)service_id;
    (void)state_id;
    (void)status;

    char text[128];
    if(fmt && fmt[0]){
 8002ae6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d010      	beq.n	8002b10 <log_event_auto+0x3c>
 8002aee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002af2:	781b      	ldrb	r3, [r3, #0]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d00b      	beq.n	8002b10 <log_event_auto+0x3c>
        va_list ap;
        va_start(ap, fmt);
 8002af8:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 8002afc:	617b      	str	r3, [r7, #20]
        (void)vsnprintf(text, sizeof text, fmt, ap);
 8002afe:	f107 0018 	add.w	r0, r7, #24
 8002b02:	697b      	ldr	r3, [r7, #20]
 8002b04:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002b08:	2180      	movs	r1, #128	@ 0x80
 8002b0a:	f00e fcd5 	bl	80114b8 <vsniprintf>
    if(fmt && fmt[0]){
 8002b0e:	e003      	b.n	8002b18 <log_event_auto+0x44>
        va_end(ap);
    }else{
        text[0] = '?';
 8002b10:	233f      	movs	r3, #63	@ 0x3f
 8002b12:	763b      	strb	r3, [r7, #24]
        text[1] = '\0';
 8002b14:	2300      	movs	r3, #0
 8002b16:	767b      	strb	r3, [r7, #25]
    }
    const char* svc = service_name ? service_name : "?";
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d001      	beq.n	8002b22 <log_event_auto+0x4e>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	e000      	b.n	8002b24 <log_event_auto+0x50>
 8002b22:	4b0d      	ldr	r3, [pc, #52]	@ (8002b58 <log_event_auto+0x84>)
 8002b24:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    const char* stn = state_name ? state_name : "?";
 8002b28:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d002      	beq.n	8002b36 <log_event_auto+0x62>
 8002b30:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002b34:	e000      	b.n	8002b38 <log_event_auto+0x64>
 8002b36:	4b08      	ldr	r3, [pc, #32]	@ (8002b58 <log_event_auto+0x84>)
 8002b38:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    printf("LOG:service=%s,state=%s,status=%s\r\n", svc, stn, text);
 8002b3c:	f107 0318 	add.w	r3, r7, #24
 8002b40:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8002b44:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 8002b48:	4804      	ldr	r0, [pc, #16]	@ (8002b5c <log_event_auto+0x88>)
 8002b4a:	f00e fb47 	bl	80111dc <iprintf>
}
 8002b4e:	bf00      	nop
 8002b50:	37a0      	adds	r7, #160	@ 0xa0
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}
 8002b56:	bf00      	nop
 8002b58:	080124f8 	.word	0x080124f8
 8002b5c:	080124fc 	.word	0x080124fc

08002b60 <gpio_bsrr_set>:
    { GPIOB, GPIO_PIN_1, GPIOA, GPIO_PIN_2, GPIOD, GPIO_PIN_14,
      MOTION_ENCODER_TYPE_TIM, &htim5, NULL, 32u },
};

static inline void gpio_bsrr_set(GPIO_TypeDef *port, uint16_t pin)
{
 8002b60:	b480      	push	{r7}
 8002b62:	b083      	sub	sp, #12
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
 8002b68:	460b      	mov	r3, r1
 8002b6a:	807b      	strh	r3, [r7, #2]
    if (!port) return;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d003      	beq.n	8002b7a <gpio_bsrr_set+0x1a>
    port->BSRR = pin;
 8002b72:	887a      	ldrh	r2, [r7, #2]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	619a      	str	r2, [r3, #24]
 8002b78:	e000      	b.n	8002b7c <gpio_bsrr_set+0x1c>
    if (!port) return;
 8002b7a:	bf00      	nop
}
 8002b7c:	370c      	adds	r7, #12
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b84:	4770      	bx	lr

08002b86 <gpio_bsrr_reset>:
static inline void gpio_bsrr_reset(GPIO_TypeDef *port, uint16_t pin)
{
 8002b86:	b480      	push	{r7}
 8002b88:	b083      	sub	sp, #12
 8002b8a:	af00      	add	r7, sp, #0
 8002b8c:	6078      	str	r0, [r7, #4]
 8002b8e:	460b      	mov	r3, r1
 8002b90:	807b      	strh	r3, [r7, #2]
    if (!port) return;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d004      	beq.n	8002ba2 <gpio_bsrr_reset+0x1c>
    port->BSRR = ((uint32_t)pin) << 16u;
 8002b98:	887b      	ldrh	r3, [r7, #2]
 8002b9a:	041a      	lsls	r2, r3, #16
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	619a      	str	r2, [r3, #24]
 8002ba0:	e000      	b.n	8002ba4 <gpio_bsrr_reset+0x1e>
    if (!port) return;
 8002ba2:	bf00      	nop
}
 8002ba4:	370c      	adds	r7, #12
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bac:	4770      	bx	lr
	...

08002bb0 <motion_hw_init>:

void motion_hw_init(void)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b082      	sub	sp, #8
 8002bb4:	af00      	add	r7, sp, #0
    // Garante STEP baixo e drivers desabilitados
    for (uint8_t i = 0; i < MOTION_AXIS_COUNT; ++i) {
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	71fb      	strb	r3, [r7, #7]
 8002bba:	e02b      	b.n	8002c14 <motion_hw_init+0x64>
        gpio_bsrr_reset(g_axis[i].step_port, g_axis[i].step_pin);
 8002bbc:	79fa      	ldrb	r2, [r7, #7]
 8002bbe:	493d      	ldr	r1, [pc, #244]	@ (8002cb4 <motion_hw_init+0x104>)
 8002bc0:	4613      	mov	r3, r2
 8002bc2:	00db      	lsls	r3, r3, #3
 8002bc4:	4413      	add	r3, r2
 8002bc6:	009b      	lsls	r3, r3, #2
 8002bc8:	440b      	add	r3, r1
 8002bca:	6818      	ldr	r0, [r3, #0]
 8002bcc:	79fa      	ldrb	r2, [r7, #7]
 8002bce:	4939      	ldr	r1, [pc, #228]	@ (8002cb4 <motion_hw_init+0x104>)
 8002bd0:	4613      	mov	r3, r2
 8002bd2:	00db      	lsls	r3, r3, #3
 8002bd4:	4413      	add	r3, r2
 8002bd6:	009b      	lsls	r3, r3, #2
 8002bd8:	440b      	add	r3, r1
 8002bda:	3304      	adds	r3, #4
 8002bdc:	881b      	ldrh	r3, [r3, #0]
 8002bde:	4619      	mov	r1, r3
 8002be0:	f7ff ffd1 	bl	8002b86 <gpio_bsrr_reset>
        // Enable ativo em baixo: mantém alto (desabilitado)
        gpio_bsrr_set(g_axis[i].ena_port, g_axis[i].ena_pin);
 8002be4:	79fa      	ldrb	r2, [r7, #7]
 8002be6:	4933      	ldr	r1, [pc, #204]	@ (8002cb4 <motion_hw_init+0x104>)
 8002be8:	4613      	mov	r3, r2
 8002bea:	00db      	lsls	r3, r3, #3
 8002bec:	4413      	add	r3, r2
 8002bee:	009b      	lsls	r3, r3, #2
 8002bf0:	440b      	add	r3, r1
 8002bf2:	3310      	adds	r3, #16
 8002bf4:	6818      	ldr	r0, [r3, #0]
 8002bf6:	79fa      	ldrb	r2, [r7, #7]
 8002bf8:	492e      	ldr	r1, [pc, #184]	@ (8002cb4 <motion_hw_init+0x104>)
 8002bfa:	4613      	mov	r3, r2
 8002bfc:	00db      	lsls	r3, r3, #3
 8002bfe:	4413      	add	r3, r2
 8002c00:	009b      	lsls	r3, r3, #2
 8002c02:	440b      	add	r3, r1
 8002c04:	3314      	adds	r3, #20
 8002c06:	881b      	ldrh	r3, [r3, #0]
 8002c08:	4619      	mov	r1, r3
 8002c0a:	f7ff ffa9 	bl	8002b60 <gpio_bsrr_set>
    for (uint8_t i = 0; i < MOTION_AXIS_COUNT; ++i) {
 8002c0e:	79fb      	ldrb	r3, [r7, #7]
 8002c10:	3301      	adds	r3, #1
 8002c12:	71fb      	strb	r3, [r7, #7]
 8002c14:	79fb      	ldrb	r3, [r7, #7]
 8002c16:	2b02      	cmp	r3, #2
 8002c18:	d9d0      	bls.n	8002bbc <motion_hw_init+0xc>
    }

    // Zera contadores e inicia encoders conforme o tipo de periférico
    for (uint8_t i = 0; i < MOTION_AXIS_COUNT; ++i) {
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	71bb      	strb	r3, [r7, #6]
 8002c1e:	e034      	b.n	8002c8a <motion_hw_init+0xda>
        const motion_axis_hw_t *axis = &g_axis[i];
 8002c20:	79ba      	ldrb	r2, [r7, #6]
 8002c22:	4613      	mov	r3, r2
 8002c24:	00db      	lsls	r3, r3, #3
 8002c26:	4413      	add	r3, r2
 8002c28:	009b      	lsls	r3, r3, #2
 8002c2a:	4a22      	ldr	r2, [pc, #136]	@ (8002cb4 <motion_hw_init+0x104>)
 8002c2c:	4413      	add	r3, r2
 8002c2e:	603b      	str	r3, [r7, #0]
        if (axis->encoder_type == MOTION_ENCODER_TYPE_TIM) {
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	7d9b      	ldrb	r3, [r3, #22]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d110      	bne.n	8002c5a <motion_hw_init+0xaa>
            __HAL_TIM_SET_COUNTER(axis->tim, 0u);
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	699b      	ldr	r3, [r3, #24]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	2200      	movs	r2, #0
 8002c40:	625a      	str	r2, [r3, #36]	@ 0x24
            if (HAL_TIM_Encoder_Start(axis->tim, TIM_CHANNEL_ALL) != HAL_OK) {
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	699b      	ldr	r3, [r3, #24]
 8002c46:	213c      	movs	r1, #60	@ 0x3c
 8002c48:	4618      	mov	r0, r3
 8002c4a:	f00b f9f3 	bl	800e034 <HAL_TIM_Encoder_Start>
 8002c4e:	4603      	mov	r3, r0
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d017      	beq.n	8002c84 <motion_hw_init+0xd4>
                Error_Handler();
 8002c54:	f005 f804 	bl	8007c60 <Error_Handler>
 8002c58:	e014      	b.n	8002c84 <motion_hw_init+0xd4>
            }
        } else if (axis->encoder_type == MOTION_ENCODER_TYPE_LPTIM) {
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	7d9b      	ldrb	r3, [r3, #22]
 8002c5e:	2b01      	cmp	r3, #1
 8002c60:	d110      	bne.n	8002c84 <motion_hw_init+0xd4>
            (void)HAL_LPTIM_Encoder_Stop(axis->lptim);
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	69db      	ldr	r3, [r3, #28]
 8002c66:	4618      	mov	r0, r3
 8002c68:	f007 f874 	bl	8009d54 <HAL_LPTIM_Encoder_Stop>
            if (HAL_LPTIM_Encoder_Start(axis->lptim, LPTIM_ENCODER_PERIOD) != HAL_OK) {
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	69db      	ldr	r3, [r3, #28]
 8002c70:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8002c74:	4618      	mov	r0, r3
 8002c76:	f006 ffe3 	bl	8009c40 <HAL_LPTIM_Encoder_Start>
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d001      	beq.n	8002c84 <motion_hw_init+0xd4>
                Error_Handler();
 8002c80:	f004 ffee 	bl	8007c60 <Error_Handler>
    for (uint8_t i = 0; i < MOTION_AXIS_COUNT; ++i) {
 8002c84:	79bb      	ldrb	r3, [r7, #6]
 8002c86:	3301      	adds	r3, #1
 8002c88:	71bb      	strb	r3, [r7, #6]
 8002c8a:	79bb      	ldrb	r3, [r7, #6]
 8002c8c:	2b02      	cmp	r3, #2
 8002c8e:	d9c7      	bls.n	8002c20 <motion_hw_init+0x70>
#endif
        }
    }

    // Mantém os EN dos eixos Y (1) e Z (2) ativados (nível baixo) conforme solicitado
    gpio_bsrr_reset(g_axis[1].ena_port, g_axis[1].ena_pin);
 8002c90:	4b09      	ldr	r3, [pc, #36]	@ (8002cb8 <motion_hw_init+0x108>)
 8002c92:	2220      	movs	r2, #32
 8002c94:	4611      	mov	r1, r2
 8002c96:	4618      	mov	r0, r3
 8002c98:	f7ff ff75 	bl	8002b86 <gpio_bsrr_reset>
    gpio_bsrr_reset(g_axis[2].ena_port, g_axis[2].ena_pin);
 8002c9c:	4b07      	ldr	r3, [pc, #28]	@ (8002cbc <motion_hw_init+0x10c>)
 8002c9e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002ca2:	4611      	mov	r1, r2
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	f7ff ff6e 	bl	8002b86 <gpio_bsrr_reset>
}
 8002caa:	bf00      	nop
 8002cac:	3708      	adds	r7, #8
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}
 8002cb2:	bf00      	nop
 8002cb4:	08012c9c 	.word	0x08012c9c
 8002cb8:	48000800 	.word	0x48000800
 8002cbc:	48000c00 	.word	0x48000c00

08002cc0 <motion_hw_set_dir>:

void motion_hw_set_dir(uint8_t axis, uint8_t dir)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b082      	sub	sp, #8
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	460a      	mov	r2, r1
 8002cca:	71fb      	strb	r3, [r7, #7]
 8002ccc:	4613      	mov	r3, r2
 8002cce:	71bb      	strb	r3, [r7, #6]
    if (axis >= MOTION_AXIS_COUNT) return;
 8002cd0:	79fb      	ldrb	r3, [r7, #7]
 8002cd2:	2b02      	cmp	r3, #2
 8002cd4:	d82e      	bhi.n	8002d34 <motion_hw_set_dir+0x74>
    if (dir) gpio_bsrr_set(g_axis[axis].dir_port, g_axis[axis].dir_pin);
 8002cd6:	79bb      	ldrb	r3, [r7, #6]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d015      	beq.n	8002d08 <motion_hw_set_dir+0x48>
 8002cdc:	79fa      	ldrb	r2, [r7, #7]
 8002cde:	4917      	ldr	r1, [pc, #92]	@ (8002d3c <motion_hw_set_dir+0x7c>)
 8002ce0:	4613      	mov	r3, r2
 8002ce2:	00db      	lsls	r3, r3, #3
 8002ce4:	4413      	add	r3, r2
 8002ce6:	009b      	lsls	r3, r3, #2
 8002ce8:	440b      	add	r3, r1
 8002cea:	3308      	adds	r3, #8
 8002cec:	6818      	ldr	r0, [r3, #0]
 8002cee:	79fa      	ldrb	r2, [r7, #7]
 8002cf0:	4912      	ldr	r1, [pc, #72]	@ (8002d3c <motion_hw_set_dir+0x7c>)
 8002cf2:	4613      	mov	r3, r2
 8002cf4:	00db      	lsls	r3, r3, #3
 8002cf6:	4413      	add	r3, r2
 8002cf8:	009b      	lsls	r3, r3, #2
 8002cfa:	440b      	add	r3, r1
 8002cfc:	330c      	adds	r3, #12
 8002cfe:	881b      	ldrh	r3, [r3, #0]
 8002d00:	4619      	mov	r1, r3
 8002d02:	f7ff ff2d 	bl	8002b60 <gpio_bsrr_set>
 8002d06:	e016      	b.n	8002d36 <motion_hw_set_dir+0x76>
    else     gpio_bsrr_reset(g_axis[axis].dir_port, g_axis[axis].dir_pin);
 8002d08:	79fa      	ldrb	r2, [r7, #7]
 8002d0a:	490c      	ldr	r1, [pc, #48]	@ (8002d3c <motion_hw_set_dir+0x7c>)
 8002d0c:	4613      	mov	r3, r2
 8002d0e:	00db      	lsls	r3, r3, #3
 8002d10:	4413      	add	r3, r2
 8002d12:	009b      	lsls	r3, r3, #2
 8002d14:	440b      	add	r3, r1
 8002d16:	3308      	adds	r3, #8
 8002d18:	6818      	ldr	r0, [r3, #0]
 8002d1a:	79fa      	ldrb	r2, [r7, #7]
 8002d1c:	4907      	ldr	r1, [pc, #28]	@ (8002d3c <motion_hw_set_dir+0x7c>)
 8002d1e:	4613      	mov	r3, r2
 8002d20:	00db      	lsls	r3, r3, #3
 8002d22:	4413      	add	r3, r2
 8002d24:	009b      	lsls	r3, r3, #2
 8002d26:	440b      	add	r3, r1
 8002d28:	330c      	adds	r3, #12
 8002d2a:	881b      	ldrh	r3, [r3, #0]
 8002d2c:	4619      	mov	r1, r3
 8002d2e:	f7ff ff2a 	bl	8002b86 <gpio_bsrr_reset>
 8002d32:	e000      	b.n	8002d36 <motion_hw_set_dir+0x76>
    if (axis >= MOTION_AXIS_COUNT) return;
 8002d34:	bf00      	nop
}
 8002d36:	3708      	adds	r7, #8
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	bd80      	pop	{r7, pc}
 8002d3c:	08012c9c 	.word	0x08012c9c

08002d40 <motion_hw_enable>:

void motion_hw_enable(uint8_t axis, uint8_t enable)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b082      	sub	sp, #8
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	4603      	mov	r3, r0
 8002d48:	460a      	mov	r2, r1
 8002d4a:	71fb      	strb	r3, [r7, #7]
 8002d4c:	4613      	mov	r3, r2
 8002d4e:	71bb      	strb	r3, [r7, #6]
    if (axis >= MOTION_AXIS_COUNT) return;
 8002d50:	79fb      	ldrb	r3, [r7, #7]
 8002d52:	2b02      	cmp	r3, #2
 8002d54:	d82e      	bhi.n	8002db4 <motion_hw_enable+0x74>
    // Enable ativo em baixo: enable=1 -> força baixo
    if (enable) gpio_bsrr_reset(g_axis[axis].ena_port, g_axis[axis].ena_pin);
 8002d56:	79bb      	ldrb	r3, [r7, #6]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d015      	beq.n	8002d88 <motion_hw_enable+0x48>
 8002d5c:	79fa      	ldrb	r2, [r7, #7]
 8002d5e:	4917      	ldr	r1, [pc, #92]	@ (8002dbc <motion_hw_enable+0x7c>)
 8002d60:	4613      	mov	r3, r2
 8002d62:	00db      	lsls	r3, r3, #3
 8002d64:	4413      	add	r3, r2
 8002d66:	009b      	lsls	r3, r3, #2
 8002d68:	440b      	add	r3, r1
 8002d6a:	3310      	adds	r3, #16
 8002d6c:	6818      	ldr	r0, [r3, #0]
 8002d6e:	79fa      	ldrb	r2, [r7, #7]
 8002d70:	4912      	ldr	r1, [pc, #72]	@ (8002dbc <motion_hw_enable+0x7c>)
 8002d72:	4613      	mov	r3, r2
 8002d74:	00db      	lsls	r3, r3, #3
 8002d76:	4413      	add	r3, r2
 8002d78:	009b      	lsls	r3, r3, #2
 8002d7a:	440b      	add	r3, r1
 8002d7c:	3314      	adds	r3, #20
 8002d7e:	881b      	ldrh	r3, [r3, #0]
 8002d80:	4619      	mov	r1, r3
 8002d82:	f7ff ff00 	bl	8002b86 <gpio_bsrr_reset>
 8002d86:	e016      	b.n	8002db6 <motion_hw_enable+0x76>
    else        gpio_bsrr_set(g_axis[axis].ena_port, g_axis[axis].ena_pin);
 8002d88:	79fa      	ldrb	r2, [r7, #7]
 8002d8a:	490c      	ldr	r1, [pc, #48]	@ (8002dbc <motion_hw_enable+0x7c>)
 8002d8c:	4613      	mov	r3, r2
 8002d8e:	00db      	lsls	r3, r3, #3
 8002d90:	4413      	add	r3, r2
 8002d92:	009b      	lsls	r3, r3, #2
 8002d94:	440b      	add	r3, r1
 8002d96:	3310      	adds	r3, #16
 8002d98:	6818      	ldr	r0, [r3, #0]
 8002d9a:	79fa      	ldrb	r2, [r7, #7]
 8002d9c:	4907      	ldr	r1, [pc, #28]	@ (8002dbc <motion_hw_enable+0x7c>)
 8002d9e:	4613      	mov	r3, r2
 8002da0:	00db      	lsls	r3, r3, #3
 8002da2:	4413      	add	r3, r2
 8002da4:	009b      	lsls	r3, r3, #2
 8002da6:	440b      	add	r3, r1
 8002da8:	3314      	adds	r3, #20
 8002daa:	881b      	ldrh	r3, [r3, #0]
 8002dac:	4619      	mov	r1, r3
 8002dae:	f7ff fed7 	bl	8002b60 <gpio_bsrr_set>
 8002db2:	e000      	b.n	8002db6 <motion_hw_enable+0x76>
    if (axis >= MOTION_AXIS_COUNT) return;
 8002db4:	bf00      	nop
}
 8002db6:	3708      	adds	r7, #8
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bd80      	pop	{r7, pc}
 8002dbc:	08012c9c 	.word	0x08012c9c

08002dc0 <motion_hw_step_high>:

void motion_hw_step_high(uint8_t axis)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b082      	sub	sp, #8
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) return;
 8002dca:	79fb      	ldrb	r3, [r7, #7]
 8002dcc:	2b02      	cmp	r3, #2
 8002dce:	d814      	bhi.n	8002dfa <motion_hw_step_high+0x3a>
    gpio_bsrr_set(g_axis[axis].step_port, g_axis[axis].step_pin);
 8002dd0:	79fa      	ldrb	r2, [r7, #7]
 8002dd2:	490c      	ldr	r1, [pc, #48]	@ (8002e04 <motion_hw_step_high+0x44>)
 8002dd4:	4613      	mov	r3, r2
 8002dd6:	00db      	lsls	r3, r3, #3
 8002dd8:	4413      	add	r3, r2
 8002dda:	009b      	lsls	r3, r3, #2
 8002ddc:	440b      	add	r3, r1
 8002dde:	6818      	ldr	r0, [r3, #0]
 8002de0:	79fa      	ldrb	r2, [r7, #7]
 8002de2:	4908      	ldr	r1, [pc, #32]	@ (8002e04 <motion_hw_step_high+0x44>)
 8002de4:	4613      	mov	r3, r2
 8002de6:	00db      	lsls	r3, r3, #3
 8002de8:	4413      	add	r3, r2
 8002dea:	009b      	lsls	r3, r3, #2
 8002dec:	440b      	add	r3, r1
 8002dee:	3304      	adds	r3, #4
 8002df0:	881b      	ldrh	r3, [r3, #0]
 8002df2:	4619      	mov	r1, r3
 8002df4:	f7ff feb4 	bl	8002b60 <gpio_bsrr_set>
 8002df8:	e000      	b.n	8002dfc <motion_hw_step_high+0x3c>
    if (axis >= MOTION_AXIS_COUNT) return;
 8002dfa:	bf00      	nop
}
 8002dfc:	3708      	adds	r7, #8
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop
 8002e04:	08012c9c 	.word	0x08012c9c

08002e08 <motion_hw_step_low>:
void motion_hw_step_low(uint8_t axis)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b082      	sub	sp, #8
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	4603      	mov	r3, r0
 8002e10:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) return;
 8002e12:	79fb      	ldrb	r3, [r7, #7]
 8002e14:	2b02      	cmp	r3, #2
 8002e16:	d814      	bhi.n	8002e42 <motion_hw_step_low+0x3a>
    gpio_bsrr_reset(g_axis[axis].step_port, g_axis[axis].step_pin);
 8002e18:	79fa      	ldrb	r2, [r7, #7]
 8002e1a:	490c      	ldr	r1, [pc, #48]	@ (8002e4c <motion_hw_step_low+0x44>)
 8002e1c:	4613      	mov	r3, r2
 8002e1e:	00db      	lsls	r3, r3, #3
 8002e20:	4413      	add	r3, r2
 8002e22:	009b      	lsls	r3, r3, #2
 8002e24:	440b      	add	r3, r1
 8002e26:	6818      	ldr	r0, [r3, #0]
 8002e28:	79fa      	ldrb	r2, [r7, #7]
 8002e2a:	4908      	ldr	r1, [pc, #32]	@ (8002e4c <motion_hw_step_low+0x44>)
 8002e2c:	4613      	mov	r3, r2
 8002e2e:	00db      	lsls	r3, r3, #3
 8002e30:	4413      	add	r3, r2
 8002e32:	009b      	lsls	r3, r3, #2
 8002e34:	440b      	add	r3, r1
 8002e36:	3304      	adds	r3, #4
 8002e38:	881b      	ldrh	r3, [r3, #0]
 8002e3a:	4619      	mov	r1, r3
 8002e3c:	f7ff fea3 	bl	8002b86 <gpio_bsrr_reset>
 8002e40:	e000      	b.n	8002e44 <motion_hw_step_low+0x3c>
    if (axis >= MOTION_AXIS_COUNT) return;
 8002e42:	bf00      	nop
}
 8002e44:	3708      	adds	r7, #8
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}
 8002e4a:	bf00      	nop
 8002e4c:	08012c9c 	.word	0x08012c9c

08002e50 <motion_hw_encoder_read_raw>:

uint32_t motion_hw_encoder_read_raw(uint8_t axis)
{
 8002e50:	b480      	push	{r7}
 8002e52:	b085      	sub	sp, #20
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	4603      	mov	r3, r0
 8002e58:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) return 0;
 8002e5a:	79fb      	ldrb	r3, [r7, #7]
 8002e5c:	2b02      	cmp	r3, #2
 8002e5e:	d901      	bls.n	8002e64 <motion_hw_encoder_read_raw+0x14>
 8002e60:	2300      	movs	r3, #0
 8002e62:	e015      	b.n	8002e90 <motion_hw_encoder_read_raw+0x40>
    const motion_axis_hw_t *hw = &g_axis[axis];
 8002e64:	79fa      	ldrb	r2, [r7, #7]
 8002e66:	4613      	mov	r3, r2
 8002e68:	00db      	lsls	r3, r3, #3
 8002e6a:	4413      	add	r3, r2
 8002e6c:	009b      	lsls	r3, r3, #2
 8002e6e:	4a0b      	ldr	r2, [pc, #44]	@ (8002e9c <motion_hw_encoder_read_raw+0x4c>)
 8002e70:	4413      	add	r3, r2
 8002e72:	60fb      	str	r3, [r7, #12]
    if (hw->encoder_type == MOTION_ENCODER_TYPE_TIM) {
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	7d9b      	ldrb	r3, [r3, #22]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d104      	bne.n	8002e86 <motion_hw_encoder_read_raw+0x36>
        return (uint32_t)__HAL_TIM_GET_COUNTER(hw->tim);
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	699b      	ldr	r3, [r3, #24]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e84:	e004      	b.n	8002e90 <motion_hw_encoder_read_raw+0x40>
    } else {
        return (uint32_t)(hw->lptim->Instance->CNT & 0xFFFFu);
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	69db      	ldr	r3, [r3, #28]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	69db      	ldr	r3, [r3, #28]
 8002e8e:	b29b      	uxth	r3, r3
    }
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	3714      	adds	r7, #20
 8002e94:	46bd      	mov	sp, r7
 8002e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9a:	4770      	bx	lr
 8002e9c:	08012c9c 	.word	0x08012c9c

08002ea0 <motion_hw_encoder_bits>:

uint8_t motion_hw_encoder_bits(uint8_t axis)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b083      	sub	sp, #12
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) return 0u;
 8002eaa:	79fb      	ldrb	r3, [r7, #7]
 8002eac:	2b02      	cmp	r3, #2
 8002eae:	d901      	bls.n	8002eb4 <motion_hw_encoder_bits+0x14>
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	e008      	b.n	8002ec6 <motion_hw_encoder_bits+0x26>
    return g_axis[axis].counter_bits;
 8002eb4:	79fa      	ldrb	r2, [r7, #7]
 8002eb6:	4907      	ldr	r1, [pc, #28]	@ (8002ed4 <motion_hw_encoder_bits+0x34>)
 8002eb8:	4613      	mov	r3, r2
 8002eba:	00db      	lsls	r3, r3, #3
 8002ebc:	4413      	add	r3, r2
 8002ebe:	009b      	lsls	r3, r3, #2
 8002ec0:	440b      	add	r3, r1
 8002ec2:	3320      	adds	r3, #32
 8002ec4:	781b      	ldrb	r3, [r3, #0]
}
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	370c      	adds	r7, #12
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed0:	4770      	bx	lr
 8002ed2:	bf00      	nop
 8002ed4:	08012c9c 	.word	0x08012c9c

08002ed8 <resp_init>:
// =====================
static inline void req_init(uint8_t *raw, req_msg_type_t type) {
	raw[0] = REQ_HEADER;
	raw[1] = (uint8_t) type;
}
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 8002ed8:	b480      	push	{r7}
 8002eda:	b083      	sub	sp, #12
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
 8002ee0:	460b      	mov	r3, r1
 8002ee2:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	22ab      	movs	r2, #171	@ 0xab
 8002ee8:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	3301      	adds	r3, #1
 8002eee:	78fa      	ldrb	r2, [r7, #3]
 8002ef0:	701a      	strb	r2, [r3, #0]
}
 8002ef2:	bf00      	nop
 8002ef4:	370c      	adds	r7, #12
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efc:	4770      	bx	lr

08002efe <resp_set_tail>:
static inline void req_set_tail(uint8_t *raw, uint32_t tail_index) {
	raw[tail_index] = REQ_TAIL;
}
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8002efe:	b480      	push	{r7}
 8002f00:	b083      	sub	sp, #12
 8002f02:	af00      	add	r7, sp, #0
 8002f04:	6078      	str	r0, [r7, #4]
 8002f06:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 8002f08:	687a      	ldr	r2, [r7, #4]
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	4413      	add	r3, r2
 8002f0e:	2254      	movs	r2, #84	@ 0x54
 8002f10:	701a      	strb	r2, [r3, #0]
}
 8002f12:	bf00      	nop
 8002f14:	370c      	adds	r7, #12
 8002f16:	46bd      	mov	sp, r7
 8002f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1c:	4770      	bx	lr
	...

08002f20 <motion_auto_friction_is_armed>:
    .axis_friction        = MOTION_AUTO_FRICTION_TARGET_AXIS,
    .toggle_segment_index = MOTION_AUTO_FRICTION_DEFAULT_TOGGLE_SEGMENT,
    .sample_limit         = MOTION_AUTO_FRICTION_DEFAULT_SAMPLE_LIMIT,
};

static inline uint8_t motion_auto_friction_is_armed(void) {
 8002f20:	b480      	push	{r7}
 8002f22:	af00      	add	r7, sp, #0
    return g_auto_friction_test.armed;
 8002f24:	4b03      	ldr	r3, [pc, #12]	@ (8002f34 <motion_auto_friction_is_armed+0x14>)
 8002f26:	781b      	ldrb	r3, [r3, #0]
}
 8002f28:	4618      	mov	r0, r3
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f30:	4770      	bx	lr
 8002f32:	bf00      	nop
 8002f34:	20000010 	.word	0x20000010

08002f38 <motion_test_b2_on_press>:

/* Estado do botão B2 para alternância com debounce/hold */
static volatile uint8_t  g_b2_pressed = 0u;
static volatile uint32_t g_b2_t0_ms  = 0u;

void motion_test_b2_on_press(void) {
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	af00      	add	r7, sp, #0
    if (g_b2_pressed) return;
 8002f3c:	4b07      	ldr	r3, [pc, #28]	@ (8002f5c <motion_test_b2_on_press+0x24>)
 8002f3e:	781b      	ldrb	r3, [r3, #0]
 8002f40:	b2db      	uxtb	r3, r3
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d108      	bne.n	8002f58 <motion_test_b2_on_press+0x20>
    g_b2_pressed = 1u;
 8002f46:	4b05      	ldr	r3, [pc, #20]	@ (8002f5c <motion_test_b2_on_press+0x24>)
 8002f48:	2201      	movs	r2, #1
 8002f4a:	701a      	strb	r2, [r3, #0]
    g_b2_t0_ms = HAL_GetTick();
 8002f4c:	f005 fcca 	bl	80088e4 <HAL_GetTick>
 8002f50:	4603      	mov	r3, r0
 8002f52:	4a03      	ldr	r2, [pc, #12]	@ (8002f60 <motion_test_b2_on_press+0x28>)
 8002f54:	6013      	str	r3, [r2, #0]
 8002f56:	e000      	b.n	8002f5a <motion_test_b2_on_press+0x22>
    if (g_b2_pressed) return;
 8002f58:	bf00      	nop
}
 8002f5a:	bd80      	pop	{r7, pc}
 8002f5c:	20002ec8 	.word	0x20002ec8
 8002f60:	20002ecc 	.word	0x20002ecc

08002f64 <motion_test_b2_on_release>:

void motion_test_b2_on_release(void) {
 8002f64:	b590      	push	{r4, r7, lr}
 8002f66:	b08b      	sub	sp, #44	@ 0x2c
 8002f68:	af06      	add	r7, sp, #24
    if (!g_b2_pressed) return;
 8002f6a:	4b2a      	ldr	r3, [pc, #168]	@ (8003014 <motion_test_b2_on_release+0xb0>)
 8002f6c:	781b      	ldrb	r3, [r3, #0]
 8002f6e:	b2db      	uxtb	r3, r3
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d04b      	beq.n	800300c <motion_test_b2_on_release+0xa8>
    uint32_t now = HAL_GetTick();
 8002f74:	f005 fcb6 	bl	80088e4 <HAL_GetTick>
 8002f78:	60f8      	str	r0, [r7, #12]
    uint32_t dt  = now - g_b2_t0_ms;
 8002f7a:	4b27      	ldr	r3, [pc, #156]	@ (8003018 <motion_test_b2_on_release+0xb4>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	68fa      	ldr	r2, [r7, #12]
 8002f80:	1ad3      	subs	r3, r2, r3
 8002f82:	60bb      	str	r3, [r7, #8]
    g_b2_pressed = 0u;
 8002f84:	4b23      	ldr	r3, [pc, #140]	@ (8003014 <motion_test_b2_on_release+0xb0>)
 8002f86:	2200      	movs	r2, #0
 8002f88:	701a      	strb	r2, [r3, #0]
    if ((uint32_t)MOTION_TEST_B2_HOLD_MS == 0u || dt >= (uint32_t)MOTION_TEST_B2_HOLD_MS) {
        static uint32_t last_toggle = 0u;
        if ((uint32_t)(now - last_toggle) >= (uint32_t)MOTION_TEST_B2_DEBOUNCE_MS) {
 8002f8a:	4b24      	ldr	r3, [pc, #144]	@ (800301c <motion_test_b2_on_release+0xb8>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	68fa      	ldr	r2, [r7, #12]
 8002f90:	1ad3      	subs	r3, r2, r3
 8002f92:	2bc7      	cmp	r3, #199	@ 0xc7
 8002f94:	d93b      	bls.n	800300e <motion_test_b2_on_release+0xaa>
            last_toggle = now;
 8002f96:	4a21      	ldr	r2, [pc, #132]	@ (800301c <motion_test_b2_on_release+0xb8>)
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	6013      	str	r3, [r2, #0]
#if MOTION_FRICTION_ENABLE
            if (motion_auto_friction_is_armed()) {
 8002f9c:	f7ff ffc0 	bl	8002f20 <motion_auto_friction_is_armed>
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d00b      	beq.n	8002fbe <motion_test_b2_on_release+0x5a>
                LOGA_THIS(LOG_STATE_APPLIED, 0, "b2_toggle", "ignored_auto_fric_active");
 8002fa6:	4a1e      	ldr	r2, [pc, #120]	@ (8003020 <motion_test_b2_on_release+0xbc>)
 8002fa8:	4b1e      	ldr	r3, [pc, #120]	@ (8003024 <motion_test_b2_on_release+0xc0>)
 8002faa:	9301      	str	r3, [sp, #4]
 8002fac:	4b1e      	ldr	r3, [pc, #120]	@ (8003028 <motion_test_b2_on_release+0xc4>)
 8002fae:	9300      	str	r3, [sp, #0]
 8002fb0:	4613      	mov	r3, r2
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	2102      	movs	r1, #2
 8002fb6:	2002      	movs	r0, #2
 8002fb8:	f7ff fd8c 	bl	8002ad4 <log_event_auto>
                return;
 8002fbc:	e027      	b.n	800300e <motion_test_b2_on_release+0xaa>
            }
            uint8_t cur = g_axis_friction_enabled[AXIS_X];
 8002fbe:	4b1b      	ldr	r3, [pc, #108]	@ (800302c <motion_test_b2_on_release+0xc8>)
 8002fc0:	781b      	ldrb	r3, [r3, #0]
 8002fc2:	71fb      	strb	r3, [r7, #7]
            g_axis_friction_enabled[AXIS_X] = (cur ? 0u : 1u);
 8002fc4:	79fb      	ldrb	r3, [r7, #7]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	bf0c      	ite	eq
 8002fca:	2301      	moveq	r3, #1
 8002fcc:	2300      	movne	r3, #0
 8002fce:	b2db      	uxtb	r3, r3
 8002fd0:	461a      	mov	r2, r3
 8002fd2:	4b16      	ldr	r3, [pc, #88]	@ (800302c <motion_test_b2_on_release+0xc8>)
 8002fd4:	701a      	strb	r2, [r3, #0]

            LOGA_THIS(LOG_STATE_APPLIED,
 8002fd6:	4b15      	ldr	r3, [pc, #84]	@ (800302c <motion_test_b2_on_release+0xc8>)
 8002fd8:	781b      	ldrb	r3, [r3, #0]
 8002fda:	b2db      	uxtb	r3, r3
 8002fdc:	461c      	mov	r4, r3
 8002fde:	4910      	ldr	r1, [pc, #64]	@ (8003020 <motion_test_b2_on_release+0xbc>)
 8002fe0:	4b12      	ldr	r3, [pc, #72]	@ (800302c <motion_test_b2_on_release+0xc8>)
 8002fe2:	781b      	ldrb	r3, [r3, #0]
 8002fe4:	b2db      	uxtb	r3, r3
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	4b11      	ldr	r3, [pc, #68]	@ (8003030 <motion_test_b2_on_release+0xcc>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	4a11      	ldr	r2, [pc, #68]	@ (8003034 <motion_test_b2_on_release+0xd0>)
 8002fee:	8812      	ldrh	r2, [r2, #0]
 8002ff0:	9204      	str	r2, [sp, #16]
 8002ff2:	9303      	str	r3, [sp, #12]
 8002ff4:	9002      	str	r0, [sp, #8]
 8002ff6:	4b10      	ldr	r3, [pc, #64]	@ (8003038 <motion_test_b2_on_release+0xd4>)
 8002ff8:	9301      	str	r3, [sp, #4]
 8002ffa:	4b0b      	ldr	r3, [pc, #44]	@ (8003028 <motion_test_b2_on_release+0xc4>)
 8002ffc:	9300      	str	r3, [sp, #0]
 8002ffe:	460b      	mov	r3, r1
 8003000:	4622      	mov	r2, r4
 8003002:	2102      	movs	r1, #2
 8003004:	2002      	movs	r0, #2
 8003006:	f7ff fd65 	bl	8002ad4 <log_event_auto>
 800300a:	e000      	b.n	800300e <motion_test_b2_on_release+0xaa>
    if (!g_b2_pressed) return;
 800300c:	bf00      	nop
#else
            (void)now; (void)dt; /* evita warning se atrito estiver desligado em build */
#endif
        }
    }
}
 800300e:	3714      	adds	r7, #20
 8003010:	46bd      	mov	sp, r7
 8003012:	bd90      	pop	{r4, r7, pc}
 8003014:	20002ec8 	.word	0x20002ec8
 8003018:	20002ecc 	.word	0x20002ecc
 800301c:	20002f6c 	.word	0x20002f6c
 8003020:	08012520 	.word	0x08012520
 8003024:	08012528 	.word	0x08012528
 8003028:	08012544 	.word	0x08012544
 800302c:	20002ea0 	.word	0x20002ea0
 8003030:	20002ea4 	.word	0x20002ea4
 8003034:	20002eb0 	.word	0x20002eb0
 8003038:	08012550 	.word	0x08012550

0800303c <dda_steps_per_rev_axis>:
#define STEPS_PER_REV_BASE   400u
#define DDA_STEPS_PER_REV    (STEPS_PER_REV_BASE * MICROSTEP_FACTOR)
/* Encoders por rotação (fornecido): X/Z = 40000, Y = 5000 */
static const uint32_t ENC_COUNTS_PER_REV[3] = { 40000u, 5000u, 40000u}; // X,Y,Z 
static volatile uint16_t g_microstep_factor[MOTION_AXIS_COUNT] = { MICROSTEP_FACTOR, MICROSTEP_FACTOR, MICROSTEP_FACTOR };
static inline uint32_t dda_steps_per_rev_axis(uint8_t axis) {
 800303c:	b480      	push	{r7}
 800303e:	b083      	sub	sp, #12
 8003040:	af00      	add	r7, sp, #0
 8003042:	4603      	mov	r3, r0
 8003044:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) axis = 0;
 8003046:	79fb      	ldrb	r3, [r7, #7]
 8003048:	2b02      	cmp	r3, #2
 800304a:	d901      	bls.n	8003050 <dda_steps_per_rev_axis+0x14>
 800304c:	2300      	movs	r3, #0
 800304e:	71fb      	strb	r3, [r7, #7]
    return STEPS_PER_REV_BASE * (uint32_t)g_microstep_factor[axis];
 8003050:	79fb      	ldrb	r3, [r7, #7]
 8003052:	4a07      	ldr	r2, [pc, #28]	@ (8003070 <dda_steps_per_rev_axis+0x34>)
 8003054:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003058:	b29b      	uxth	r3, r3
 800305a:	461a      	mov	r2, r3
 800305c:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8003060:	fb02 f303 	mul.w	r3, r2, r3
}
 8003064:	4618      	mov	r0, r3
 8003066:	370c      	adds	r7, #12
 8003068:	46bd      	mov	sp, r7
 800306a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306e:	4770      	bx	lr
 8003070:	200000c8 	.word	0x200000c8

08003074 <motion_csv_print>:
            (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
            (ITM->TER & (1UL << 0)));
}

static inline void motion_csv_print(uint8_t axis, uint32_t id, uint32_t t_val, int32_t rel, uint32_t steps)
{
 8003074:	b480      	push	{r7}
 8003076:	b085      	sub	sp, #20
 8003078:	af00      	add	r7, sp, #0
 800307a:	60b9      	str	r1, [r7, #8]
 800307c:	607a      	str	r2, [r7, #4]
 800307e:	603b      	str	r3, [r7, #0]
 8003080:	4603      	mov	r3, r0
 8003082:	73fb      	strb	r3, [r7, #15]
           (unsigned long)t_val,
           (int)rel,
           (unsigned long)steps);
#endif
#endif /* MOTION_CSV_TEXT_ENABLE */
}
 8003084:	bf00      	nop
 8003086:	3714      	adds	r7, #20
 8003088:	46bd      	mov	sp, r7
 800308a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308e:	4770      	bx	lr

08003090 <motion_debug_axis_log>:
                                  uint32_t v_base_sps,
                                  uint32_t v_cmd_sps,
                                  uint32_t v_act_sps,
                                  uint8_t friction_active,
                                  uint32_t friction_drop_sps)
{
 8003090:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003094:	b09e      	sub	sp, #120	@ 0x78
 8003096:	af06      	add	r7, sp, #24
 8003098:	6439      	str	r1, [r7, #64]	@ 0x40
 800309a:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800309c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800309e:	4603      	mov	r3, r0
 80030a0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    static uint32_t dbg_cnt[MOTION_AXIS_COUNT] = {0};
    if (axis >= MOTION_AXIS_COUNT) return;
 80030a4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80030a8:	2b02      	cmp	r3, #2
 80030aa:	f200 80b8 	bhi.w	800321e <motion_debug_axis_log+0x18e>
    if (((1u << axis) & (uint32_t)MOTION_DEBUG_AXIS_LOG_MASK) == 0u) return;
 80030ae:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80030b2:	2b01      	cmp	r3, #1
 80030b4:	f040 80b5 	bne.w	8003222 <motion_debug_axis_log+0x192>
    uint32_t decim = (uint32_t)MOTION_DEBUG_AXIS_LOG_DECIM;
 80030b8:	2332      	movs	r3, #50	@ 0x32
 80030ba:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (decim == 0u) decim = 1u;
 80030bc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d101      	bne.n	80030c6 <motion_debug_axis_log+0x36>
 80030c2:	2301      	movs	r3, #1
 80030c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (((dbg_cnt[axis]++) % decim) != 0u) return;
 80030c6:	f897 0047 	ldrb.w	r0, [r7, #71]	@ 0x47
 80030ca:	4b59      	ldr	r3, [pc, #356]	@ (8003230 <motion_debug_axis_log+0x1a0>)
 80030cc:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
 80030d0:	1c4a      	adds	r2, r1, #1
 80030d2:	4b57      	ldr	r3, [pc, #348]	@ (8003230 <motion_debug_axis_log+0x1a0>)
 80030d4:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
 80030d8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80030da:	fbb1 f2f3 	udiv	r2, r1, r3
 80030de:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80030e0:	fb02 f303 	mul.w	r3, r2, r3
 80030e4:	1acb      	subs	r3, r1, r3
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	f040 809d 	bne.w	8003226 <motion_debug_axis_log+0x196>
#if MOTION_FRICTION_ENABLE
    uint8_t fric_x = g_dbg_friction_active[AXIS_X];
 80030ec:	4b51      	ldr	r3, [pc, #324]	@ (8003234 <motion_debug_axis_log+0x1a4>)
 80030ee:	781b      	ldrb	r3, [r3, #0]
 80030f0:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
    uint32_t drop_x = g_dbg_friction_drop[AXIS_X];
 80030f4:	4b50      	ldr	r3, [pc, #320]	@ (8003238 <motion_debug_axis_log+0x1a8>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	657b      	str	r3, [r7, #84]	@ 0x54
#else
    uint8_t fric_x = 0u;
    uint32_t drop_x = 0u;
#endif
    uint32_t cmd_pct = 0u;
 80030fa:	2300      	movs	r3, #0
 80030fc:	653b      	str	r3, [r7, #80]	@ 0x50
    uint32_t act_pct = 0u;
 80030fe:	2300      	movs	r3, #0
 8003100:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (MOTION_MAX_SPS > 0u) {
        cmd_pct = (uint32_t)(((uint64_t)v_cmd_sps * 100u) / (uint64_t)MOTION_MAX_SPS);
 8003102:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003104:	2200      	movs	r2, #0
 8003106:	633b      	str	r3, [r7, #48]	@ 0x30
 8003108:	637a      	str	r2, [r7, #52]	@ 0x34
 800310a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800310e:	1891      	adds	r1, r2, r2
 8003110:	61b9      	str	r1, [r7, #24]
 8003112:	415b      	adcs	r3, r3
 8003114:	61fb      	str	r3, [r7, #28]
 8003116:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800311a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800311c:	eb12 0801 	adds.w	r8, r2, r1
 8003120:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8003122:	eb43 0901 	adc.w	r9, r3, r1
 8003126:	f04f 0200 	mov.w	r2, #0
 800312a:	f04f 0300 	mov.w	r3, #0
 800312e:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8003132:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 8003136:	ea4f 1248 	mov.w	r2, r8, lsl #5
 800313a:	eb18 0102 	adds.w	r1, r8, r2
 800313e:	6139      	str	r1, [r7, #16]
 8003140:	eb49 0303 	adc.w	r3, r9, r3
 8003144:	617b      	str	r3, [r7, #20]
 8003146:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 800314a:	4643      	mov	r3, r8
 800314c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8003150:	4602      	mov	r2, r0
 8003152:	189b      	adds	r3, r3, r2
 8003154:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003156:	460b      	mov	r3, r1
 8003158:	464a      	mov	r2, r9
 800315a:	eb42 0303 	adc.w	r3, r2, r3
 800315e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003160:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8003164:	f04f 0300 	mov.w	r3, #0
 8003168:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800316c:	f7fd f8d0 	bl	8000310 <__aeabi_uldivmod>
 8003170:	4602      	mov	r2, r0
 8003172:	460b      	mov	r3, r1
 8003174:	4613      	mov	r3, r2
 8003176:	653b      	str	r3, [r7, #80]	@ 0x50
        act_pct = (uint32_t)(((uint64_t)v_act_sps * 100u) / (uint64_t)MOTION_MAX_SPS);
 8003178:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800317a:	2200      	movs	r2, #0
 800317c:	469a      	mov	sl, r3
 800317e:	4693      	mov	fp, r2
 8003180:	4652      	mov	r2, sl
 8003182:	465b      	mov	r3, fp
 8003184:	1891      	adds	r1, r2, r2
 8003186:	60b9      	str	r1, [r7, #8]
 8003188:	415b      	adcs	r3, r3
 800318a:	60fb      	str	r3, [r7, #12]
 800318c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003190:	eb12 040a 	adds.w	r4, r2, sl
 8003194:	eb43 050b 	adc.w	r5, r3, fp
 8003198:	f04f 0200 	mov.w	r2, #0
 800319c:	f04f 0300 	mov.w	r3, #0
 80031a0:	016b      	lsls	r3, r5, #5
 80031a2:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 80031a6:	0162      	lsls	r2, r4, #5
 80031a8:	18a1      	adds	r1, r4, r2
 80031aa:	6039      	str	r1, [r7, #0]
 80031ac:	eb45 0303 	adc.w	r3, r5, r3
 80031b0:	607b      	str	r3, [r7, #4]
 80031b2:	e9d7 1200 	ldrd	r1, r2, [r7]
 80031b6:	460b      	mov	r3, r1
 80031b8:	eb13 030a 	adds.w	r3, r3, sl
 80031bc:	623b      	str	r3, [r7, #32]
 80031be:	4613      	mov	r3, r2
 80031c0:	eb43 030b 	adc.w	r3, r3, fp
 80031c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80031c6:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 80031ca:	f04f 0300 	mov.w	r3, #0
 80031ce:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80031d2:	f7fd f89d 	bl	8000310 <__aeabi_uldivmod>
 80031d6:	4602      	mov	r2, r0
 80031d8:	460b      	mov	r3, r1
 80031da:	4613      	mov	r3, r2
 80031dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
    }
    printf("DBG axis=%u base=%lu cmd=%lu act=%lu max=%lu fric=%u drop=%lu fricX=%u dropX=%lu\r\n",
 80031de:	f897 0047 	ldrb.w	r0, [r7, #71]	@ 0x47
 80031e2:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
 80031e6:	f897 205b 	ldrb.w	r2, [r7, #91]	@ 0x5b
 80031ea:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80031ec:	9105      	str	r1, [sp, #20]
 80031ee:	9204      	str	r2, [sp, #16]
 80031f0:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80031f4:	9203      	str	r2, [sp, #12]
 80031f6:	9302      	str	r3, [sp, #8]
 80031f8:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 80031fc:	9301      	str	r3, [sp, #4]
 80031fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003200:	9300      	str	r3, [sp, #0]
 8003202:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003204:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003206:	4601      	mov	r1, r0
 8003208:	480c      	ldr	r0, [pc, #48]	@ (800323c <motion_debug_axis_log+0x1ac>)
 800320a:	f00d ffe7 	bl	80111dc <iprintf>
           (unsigned long)MOTION_MAX_SPS,
           (unsigned)friction_active,
           (unsigned long)friction_drop_sps,
           (unsigned)fric_x,
           (unsigned long)drop_x);
    printf("DBG axis=%u pct cmd%%=%lu act%%=%lu\r\n",
 800320e:	f897 1047 	ldrb.w	r1, [r7, #71]	@ 0x47
 8003212:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003214:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8003216:	480a      	ldr	r0, [pc, #40]	@ (8003240 <motion_debug_axis_log+0x1b0>)
 8003218:	f00d ffe0 	bl	80111dc <iprintf>
 800321c:	e004      	b.n	8003228 <motion_debug_axis_log+0x198>
    if (axis >= MOTION_AXIS_COUNT) return;
 800321e:	bf00      	nop
 8003220:	e002      	b.n	8003228 <motion_debug_axis_log+0x198>
    if (((1u << axis) & (uint32_t)MOTION_DEBUG_AXIS_LOG_MASK) == 0u) return;
 8003222:	bf00      	nop
 8003224:	e000      	b.n	8003228 <motion_debug_axis_log+0x198>
    if (((dbg_cnt[axis]++) % decim) != 0u) return;
 8003226:	bf00      	nop
           (unsigned)axis,
           (unsigned long)cmd_pct,
           (unsigned long)act_pct);
}
 8003228:	3760      	adds	r7, #96	@ 0x60
 800322a:	46bd      	mov	sp, r7
 800322c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003230:	20002f70 	.word	0x20002f70
 8003234:	20002eb8 	.word	0x20002eb8
 8003238:	20002ebc 	.word	0x20002ebc
 800323c:	0801256c 	.word	0x0801256c
 8003240:	080125c0 	.word	0x080125c0

08003244 <motion_lock>:
#endif

/* =======================
 *  Helpers de lock
 * ======================= */
static inline uint32_t motion_lock(void) {
 8003244:	b480      	push	{r7}
 8003246:	b083      	sub	sp, #12
 8003248:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800324a:	f3ef 8310 	mrs	r3, PRIMASK
 800324e:	603b      	str	r3, [r7, #0]
  return(result);
 8003250:	683b      	ldr	r3, [r7, #0]
    uint32_t primask = __get_PRIMASK();
 8003252:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8003254:	b672      	cpsid	i
}
 8003256:	bf00      	nop
    __disable_irq();
    return primask;
 8003258:	687b      	ldr	r3, [r7, #4]
}
 800325a:	4618      	mov	r0, r3
 800325c:	370c      	adds	r7, #12
 800325e:	46bd      	mov	sp, r7
 8003260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003264:	4770      	bx	lr

08003266 <motion_unlock>:
static inline void motion_unlock(uint32_t primask) {
 8003266:	b480      	push	{r7}
 8003268:	b085      	sub	sp, #20
 800326a:	af00      	add	r7, sp, #0
 800326c:	6078      	str	r0, [r7, #4]
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	f383 8810 	msr	PRIMASK, r3
}
 8003278:	bf00      	nop
    __set_PRIMASK(primask);
}
 800327a:	bf00      	nop
 800327c:	3714      	adds	r7, #20
 800327e:	46bd      	mov	sp, r7
 8003280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003284:	4770      	bx	lr

08003286 <motion_auto_friction_clear_samples>:

#if MOTION_FRICTION_ENABLE
static void motion_auto_friction_clear_samples(motion_auto_friction_test_t *test) {
 8003286:	b480      	push	{r7}
 8003288:	b085      	sub	sp, #20
 800328a:	af00      	add	r7, sp, #0
 800328c:	6078      	str	r0, [r7, #4]
    for (uint8_t axis = 0u; axis < MOTION_AXIS_COUNT; ++axis) {
 800328e:	2300      	movs	r3, #0
 8003290:	73fb      	strb	r3, [r7, #15]
 8003292:	e03a      	b.n	800330a <motion_auto_friction_clear_samples+0x84>
        motion_auto_friction_axis_stats_t *stats = &test->axes[axis];
 8003294:	7bfa      	ldrb	r2, [r7, #15]
 8003296:	4613      	mov	r3, r2
 8003298:	00db      	lsls	r3, r3, #3
 800329a:	1a9b      	subs	r3, r3, r2
 800329c:	00db      	lsls	r3, r3, #3
 800329e:	3310      	adds	r3, #16
 80032a0:	687a      	ldr	r2, [r7, #4]
 80032a2:	4413      	add	r3, r2
 80032a4:	60bb      	str	r3, [r7, #8]
        for (uint8_t phase = 0u; phase < 2u; ++phase) {
 80032a6:	2300      	movs	r3, #0
 80032a8:	73bb      	strb	r3, [r7, #14]
 80032aa:	e028      	b.n	80032fe <motion_auto_friction_clear_samples+0x78>
            stats->sample_count[phase] = 0u;
 80032ac:	7bba      	ldrb	r2, [r7, #14]
 80032ae:	68bb      	ldr	r3, [r7, #8]
 80032b0:	2100      	movs	r1, #0
 80032b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            stats->sum_base[phase] = 0u;
 80032b6:	7bbb      	ldrb	r3, [r7, #14]
 80032b8:	68ba      	ldr	r2, [r7, #8]
 80032ba:	3301      	adds	r3, #1
 80032bc:	00db      	lsls	r3, r3, #3
 80032be:	18d1      	adds	r1, r2, r3
 80032c0:	f04f 0200 	mov.w	r2, #0
 80032c4:	f04f 0300 	mov.w	r3, #0
 80032c8:	e9c1 2300 	strd	r2, r3, [r1]
            stats->sum_cmd[phase]  = 0u;
 80032cc:	7bbb      	ldrb	r3, [r7, #14]
 80032ce:	68ba      	ldr	r2, [r7, #8]
 80032d0:	3303      	adds	r3, #3
 80032d2:	00db      	lsls	r3, r3, #3
 80032d4:	18d1      	adds	r1, r2, r3
 80032d6:	f04f 0200 	mov.w	r2, #0
 80032da:	f04f 0300 	mov.w	r3, #0
 80032de:	e9c1 2300 	strd	r2, r3, [r1]
            stats->sum_act[phase]  = 0u;
 80032e2:	7bbb      	ldrb	r3, [r7, #14]
 80032e4:	68ba      	ldr	r2, [r7, #8]
 80032e6:	3305      	adds	r3, #5
 80032e8:	00db      	lsls	r3, r3, #3
 80032ea:	18d1      	adds	r1, r2, r3
 80032ec:	f04f 0200 	mov.w	r2, #0
 80032f0:	f04f 0300 	mov.w	r3, #0
 80032f4:	e9c1 2300 	strd	r2, r3, [r1]
        for (uint8_t phase = 0u; phase < 2u; ++phase) {
 80032f8:	7bbb      	ldrb	r3, [r7, #14]
 80032fa:	3301      	adds	r3, #1
 80032fc:	73bb      	strb	r3, [r7, #14]
 80032fe:	7bbb      	ldrb	r3, [r7, #14]
 8003300:	2b01      	cmp	r3, #1
 8003302:	d9d3      	bls.n	80032ac <motion_auto_friction_clear_samples+0x26>
    for (uint8_t axis = 0u; axis < MOTION_AXIS_COUNT; ++axis) {
 8003304:	7bfb      	ldrb	r3, [r7, #15]
 8003306:	3301      	adds	r3, #1
 8003308:	73fb      	strb	r3, [r7, #15]
 800330a:	7bfb      	ldrb	r3, [r7, #15]
 800330c:	2b02      	cmp	r3, #2
 800330e:	d9c1      	bls.n	8003294 <motion_auto_friction_clear_samples+0xe>
        }
    }
}
 8003310:	bf00      	nop
 8003312:	bf00      	nop
 8003314:	3714      	adds	r7, #20
 8003316:	46bd      	mov	sp, r7
 8003318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331c:	4770      	bx	lr
	...

08003320 <motion_auto_friction_test_arm>:

void motion_auto_friction_test_arm(uint16_t toggle_segment_index, uint16_t sample_limit) {
 8003320:	b590      	push	{r4, r7, lr}
 8003322:	b087      	sub	sp, #28
 8003324:	af02      	add	r7, sp, #8
 8003326:	4603      	mov	r3, r0
 8003328:	460a      	mov	r2, r1
 800332a:	80fb      	strh	r3, [r7, #6]
 800332c:	4613      	mov	r3, r2
 800332e:	80bb      	strh	r3, [r7, #4]
    motion_auto_friction_test_t *test = &g_auto_friction_test;
 8003330:	4b28      	ldr	r3, [pc, #160]	@ (80033d4 <motion_auto_friction_test_arm+0xb4>)
 8003332:	60fb      	str	r3, [r7, #12]
    uint32_t primask = motion_lock();
 8003334:	f7ff ff86 	bl	8003244 <motion_lock>
 8003338:	60b8      	str	r0, [r7, #8]
    test->armed = 1u;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	2201      	movs	r2, #1
 800333e:	701a      	strb	r2, [r3, #0]
    test->collecting = 0u;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	2200      	movs	r2, #0
 8003344:	705a      	strb	r2, [r3, #1]
    test->friction_applied = 0u;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	2200      	movs	r2, #0
 800334a:	709a      	strb	r2, [r3, #2]
    test->result_reported = 0u;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	2200      	movs	r2, #0
 8003350:	719a      	strb	r2, [r3, #6]
    test->current_segment = 0u;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	2200      	movs	r2, #0
 8003356:	819a      	strh	r2, [r3, #12]
    test->toggle_segment_index = (toggle_segment_index == 0u)
 8003358:	88fb      	ldrh	r3, [r7, #6]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d001      	beq.n	8003362 <motion_auto_friction_test_arm+0x42>
 800335e:	88fa      	ldrh	r2, [r7, #6]
 8003360:	e000      	b.n	8003364 <motion_auto_friction_test_arm+0x44>
 8003362:	2203      	movs	r2, #3
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	811a      	strh	r2, [r3, #8]
                                 ? MOTION_AUTO_FRICTION_DEFAULT_TOGGLE_SEGMENT
                                 : toggle_segment_index;
    test->sample_limit = (sample_limit == 0u)
 8003368:	88bb      	ldrh	r3, [r7, #4]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d001      	beq.n	8003372 <motion_auto_friction_test_arm+0x52>
 800336e:	88ba      	ldrh	r2, [r7, #4]
 8003370:	e001      	b.n	8003376 <motion_auto_friction_test_arm+0x56>
 8003372:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	815a      	strh	r2, [r3, #10]
                         ? MOTION_AUTO_FRICTION_DEFAULT_SAMPLE_LIMIT
                         : sample_limit;
    motion_auto_friction_clear_samples(test);
 800337a:	68f8      	ldr	r0, [r7, #12]
 800337c:	f7ff ff83 	bl	8003286 <motion_auto_friction_clear_samples>
    test->prev_friction_state = g_axis_friction_enabled[test->axis_friction];
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	795b      	ldrb	r3, [r3, #5]
 8003384:	461a      	mov	r2, r3
 8003386:	4b14      	ldr	r3, [pc, #80]	@ (80033d8 <motion_auto_friction_test_arm+0xb8>)
 8003388:	5c9b      	ldrb	r3, [r3, r2]
 800338a:	b2da      	uxtb	r2, r3
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	70da      	strb	r2, [r3, #3]
    g_axis_friction_enabled[test->axis_friction] = 0u;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	795b      	ldrb	r3, [r3, #5]
 8003394:	461a      	mov	r2, r3
 8003396:	4b10      	ldr	r3, [pc, #64]	@ (80033d8 <motion_auto_friction_test_arm+0xb8>)
 8003398:	2100      	movs	r1, #0
 800339a:	5499      	strb	r1, [r3, r2]
    motion_unlock(primask);
 800339c:	68b8      	ldr	r0, [r7, #8]
 800339e:	f7ff ff62 	bl	8003266 <motion_unlock>

    printf("[AUTO-FRIC] armed toggle_seg=%u sample_limit=%u monitor_axis=%u friction_axis=%u prev=%u\r\n",
           (unsigned)test->toggle_segment_index,
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	891b      	ldrh	r3, [r3, #8]
    printf("[AUTO-FRIC] armed toggle_seg=%u sample_limit=%u monitor_axis=%u friction_axis=%u prev=%u\r\n",
 80033a6:	4619      	mov	r1, r3
           (unsigned)test->sample_limit,
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	895b      	ldrh	r3, [r3, #10]
    printf("[AUTO-FRIC] armed toggle_seg=%u sample_limit=%u monitor_axis=%u friction_axis=%u prev=%u\r\n",
 80033ac:	4618      	mov	r0, r3
           (unsigned)test->axis_monitor,
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	791b      	ldrb	r3, [r3, #4]
    printf("[AUTO-FRIC] armed toggle_seg=%u sample_limit=%u monitor_axis=%u friction_axis=%u prev=%u\r\n",
 80033b2:	461c      	mov	r4, r3
           (unsigned)test->axis_friction,
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	795b      	ldrb	r3, [r3, #5]
    printf("[AUTO-FRIC] armed toggle_seg=%u sample_limit=%u monitor_axis=%u friction_axis=%u prev=%u\r\n",
 80033b8:	461a      	mov	r2, r3
           (unsigned)test->prev_friction_state);
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	78db      	ldrb	r3, [r3, #3]
    printf("[AUTO-FRIC] armed toggle_seg=%u sample_limit=%u monitor_axis=%u friction_axis=%u prev=%u\r\n",
 80033be:	9301      	str	r3, [sp, #4]
 80033c0:	9200      	str	r2, [sp, #0]
 80033c2:	4623      	mov	r3, r4
 80033c4:	4602      	mov	r2, r0
 80033c6:	4805      	ldr	r0, [pc, #20]	@ (80033dc <motion_auto_friction_test_arm+0xbc>)
 80033c8:	f00d ff08 	bl	80111dc <iprintf>
}
 80033cc:	bf00      	nop
 80033ce:	3714      	adds	r7, #20
 80033d0:	46bd      	mov	sp, r7
 80033d2:	bd90      	pop	{r4, r7, pc}
 80033d4:	20000010 	.word	0x20000010
 80033d8:	20002ea0 	.word	0x20002ea0
 80033dc:	080125e8 	.word	0x080125e8

080033e0 <motion_auto_friction_test_disarm>:

void motion_auto_friction_test_disarm(void) {
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b082      	sub	sp, #8
 80033e4:	af00      	add	r7, sp, #0
    motion_auto_friction_test_t *test = &g_auto_friction_test;
 80033e6:	4b12      	ldr	r3, [pc, #72]	@ (8003430 <motion_auto_friction_test_disarm+0x50>)
 80033e8:	607b      	str	r3, [r7, #4]
    uint32_t primask = motion_lock();
 80033ea:	f7ff ff2b 	bl	8003244 <motion_lock>
 80033ee:	6038      	str	r0, [r7, #0]
    g_axis_friction_enabled[test->axis_friction] = test->prev_friction_state;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	795b      	ldrb	r3, [r3, #5]
 80033f4:	461a      	mov	r2, r3
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	78d9      	ldrb	r1, [r3, #3]
 80033fa:	4b0e      	ldr	r3, [pc, #56]	@ (8003434 <motion_auto_friction_test_disarm+0x54>)
 80033fc:	5499      	strb	r1, [r3, r2]
    test->armed = 0u;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2200      	movs	r2, #0
 8003402:	701a      	strb	r2, [r3, #0]
    test->collecting = 0u;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2200      	movs	r2, #0
 8003408:	705a      	strb	r2, [r3, #1]
    test->friction_applied = 0u;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2200      	movs	r2, #0
 800340e:	709a      	strb	r2, [r3, #2]
    test->result_reported = 0u;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2200      	movs	r2, #0
 8003414:	719a      	strb	r2, [r3, #6]
    test->current_segment = 0u;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2200      	movs	r2, #0
 800341a:	819a      	strh	r2, [r3, #12]
    motion_auto_friction_clear_samples(test);
 800341c:	6878      	ldr	r0, [r7, #4]
 800341e:	f7ff ff32 	bl	8003286 <motion_auto_friction_clear_samples>
    motion_unlock(primask);
 8003422:	6838      	ldr	r0, [r7, #0]
 8003424:	f7ff ff1f 	bl	8003266 <motion_unlock>
}
 8003428:	bf00      	nop
 800342a:	3708      	adds	r7, #8
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}
 8003430:	20000010 	.word	0x20000010
 8003434:	20002ea0 	.word	0x20002ea0

08003438 <motion_auto_friction_on_segment_begin_locked>:

static void motion_auto_friction_on_segment_begin_locked(const move_queue_add_req_t *seg) {
 8003438:	b580      	push	{r7, lr}
 800343a:	b084      	sub	sp, #16
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
    (void)seg;
    motion_auto_friction_test_t *test = &g_auto_friction_test;
 8003440:	4b1c      	ldr	r3, [pc, #112]	@ (80034b4 <motion_auto_friction_on_segment_begin_locked+0x7c>)
 8003442:	60fb      	str	r3, [r7, #12]
    if (!test->armed) return;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	781b      	ldrb	r3, [r3, #0]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d02f      	beq.n	80034ac <motion_auto_friction_on_segment_begin_locked+0x74>
    if (test->collecting == 0u) {
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	785b      	ldrb	r3, [r3, #1]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d102      	bne.n	800345a <motion_auto_friction_on_segment_begin_locked+0x22>
        test->collecting = 1u;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	2201      	movs	r2, #1
 8003458:	705a      	strb	r2, [r3, #1]
    }
    if (test->current_segment < UINT16_MAX) {
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	899b      	ldrh	r3, [r3, #12]
 800345e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003462:	4293      	cmp	r3, r2
 8003464:	d005      	beq.n	8003472 <motion_auto_friction_on_segment_begin_locked+0x3a>
        test->current_segment++;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	899b      	ldrh	r3, [r3, #12]
 800346a:	3301      	adds	r3, #1
 800346c:	b29a      	uxth	r2, r3
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	819a      	strh	r2, [r3, #12]
    }
    if (!test->friction_applied && test->current_segment == test->toggle_segment_index) {
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	789b      	ldrb	r3, [r3, #2]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d119      	bne.n	80034ae <motion_auto_friction_on_segment_begin_locked+0x76>
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	899a      	ldrh	r2, [r3, #12]
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	891b      	ldrh	r3, [r3, #8]
 8003482:	429a      	cmp	r2, r3
 8003484:	d113      	bne.n	80034ae <motion_auto_friction_on_segment_begin_locked+0x76>
        g_axis_friction_enabled[test->axis_friction] = 1u;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	795b      	ldrb	r3, [r3, #5]
 800348a:	461a      	mov	r2, r3
 800348c:	4b0a      	ldr	r3, [pc, #40]	@ (80034b8 <motion_auto_friction_on_segment_begin_locked+0x80>)
 800348e:	2101      	movs	r1, #1
 8003490:	5499      	strb	r1, [r3, r2]
        test->friction_applied = 1u;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	2201      	movs	r2, #1
 8003496:	709a      	strb	r2, [r3, #2]
        printf("[AUTO-FRIC] friction axis %u enabled at segment %u\r\n",
               (unsigned)test->axis_friction,
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	795b      	ldrb	r3, [r3, #5]
        printf("[AUTO-FRIC] friction axis %u enabled at segment %u\r\n",
 800349c:	4619      	mov	r1, r3
               (unsigned)test->current_segment);
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	899b      	ldrh	r3, [r3, #12]
        printf("[AUTO-FRIC] friction axis %u enabled at segment %u\r\n",
 80034a2:	461a      	mov	r2, r3
 80034a4:	4805      	ldr	r0, [pc, #20]	@ (80034bc <motion_auto_friction_on_segment_begin_locked+0x84>)
 80034a6:	f00d fe99 	bl	80111dc <iprintf>
 80034aa:	e000      	b.n	80034ae <motion_auto_friction_on_segment_begin_locked+0x76>
    if (!test->armed) return;
 80034ac:	bf00      	nop
    }
}
 80034ae:	3710      	adds	r7, #16
 80034b0:	46bd      	mov	sp, r7
 80034b2:	bd80      	pop	{r7, pc}
 80034b4:	20000010 	.word	0x20000010
 80034b8:	20002ea0 	.word	0x20002ea0
 80034bc:	08012644 	.word	0x08012644

080034c0 <motion_auto_friction_record_sample>:

static void motion_auto_friction_record_sample(uint8_t axis,
                                               uint32_t v_base_sps,
                                               uint32_t v_cmd_sps,
                                               uint32_t v_act_sps) {
 80034c0:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80034c4:	b08f      	sub	sp, #60	@ 0x3c
 80034c6:	af00      	add	r7, sp, #0
 80034c8:	6239      	str	r1, [r7, #32]
 80034ca:	61fa      	str	r2, [r7, #28]
 80034cc:	61bb      	str	r3, [r7, #24]
 80034ce:	4603      	mov	r3, r0
 80034d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    motion_auto_friction_test_t *test = &g_auto_friction_test;
 80034d4:	4b47      	ldr	r3, [pc, #284]	@ (80035f4 <motion_auto_friction_record_sample+0x134>)
 80034d6:	637b      	str	r3, [r7, #52]	@ 0x34
    if (!test->armed || !test->collecting) return;
 80034d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034da:	781b      	ldrb	r3, [r3, #0]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d07f      	beq.n	80035e0 <motion_auto_friction_record_sample+0x120>
 80034e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034e2:	785b      	ldrb	r3, [r3, #1]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d07b      	beq.n	80035e0 <motion_auto_friction_record_sample+0x120>
    if (axis >= MOTION_AXIS_COUNT) return;
 80034e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80034ec:	2b02      	cmp	r3, #2
 80034ee:	d879      	bhi.n	80035e4 <motion_auto_friction_record_sample+0x124>
    uint8_t phase = test->friction_applied ? 1u : 0u;
 80034f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034f2:	789b      	ldrb	r3, [r3, #2]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d001      	beq.n	80034fc <motion_auto_friction_record_sample+0x3c>
 80034f8:	2301      	movs	r3, #1
 80034fa:	e000      	b.n	80034fe <motion_auto_friction_record_sample+0x3e>
 80034fc:	2300      	movs	r3, #0
 80034fe:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    motion_auto_friction_axis_stats_t *stats = &test->axes[axis];
 8003502:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8003506:	4613      	mov	r3, r2
 8003508:	00db      	lsls	r3, r3, #3
 800350a:	1a9b      	subs	r3, r3, r2
 800350c:	00db      	lsls	r3, r3, #3
 800350e:	3310      	adds	r3, #16
 8003510:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003512:	4413      	add	r3, r2
 8003514:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (stats->sample_count[phase] >= test->sample_limit) return;
 8003516:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800351a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800351c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003520:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003522:	895b      	ldrh	r3, [r3, #10]
 8003524:	429a      	cmp	r2, r3
 8003526:	d25f      	bcs.n	80035e8 <motion_auto_friction_record_sample+0x128>
    stats->sum_base[phase] += v_base_sps;
 8003528:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800352c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800352e:	3301      	adds	r3, #1
 8003530:	00db      	lsls	r3, r3, #3
 8003532:	4413      	add	r3, r2
 8003534:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003538:	6a3b      	ldr	r3, [r7, #32]
 800353a:	2200      	movs	r2, #0
 800353c:	469a      	mov	sl, r3
 800353e:	4693      	mov	fp, r2
 8003540:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003544:	eb10 020a 	adds.w	r2, r0, sl
 8003548:	613a      	str	r2, [r7, #16]
 800354a:	eb41 020b 	adc.w	r2, r1, fp
 800354e:	617a      	str	r2, [r7, #20]
 8003550:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003552:	3301      	adds	r3, #1
 8003554:	00db      	lsls	r3, r3, #3
 8003556:	4413      	add	r3, r2
 8003558:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800355c:	e9c3 1200 	strd	r1, r2, [r3]
    stats->sum_cmd[phase]  += v_cmd_sps;
 8003560:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003564:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003566:	3303      	adds	r3, #3
 8003568:	00db      	lsls	r3, r3, #3
 800356a:	4413      	add	r3, r2
 800356c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003570:	69f9      	ldr	r1, [r7, #28]
 8003572:	2000      	movs	r0, #0
 8003574:	4688      	mov	r8, r1
 8003576:	4681      	mov	r9, r0
 8003578:	f897 1033 	ldrb.w	r1, [r7, #51]	@ 0x33
 800357c:	eb12 0008 	adds.w	r0, r2, r8
 8003580:	60b8      	str	r0, [r7, #8]
 8003582:	eb43 0309 	adc.w	r3, r3, r9
 8003586:	60fb      	str	r3, [r7, #12]
 8003588:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800358a:	1ccb      	adds	r3, r1, #3
 800358c:	00db      	lsls	r3, r3, #3
 800358e:	4413      	add	r3, r2
 8003590:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003594:	e9c3 1200 	strd	r1, r2, [r3]
    stats->sum_act[phase]  += v_act_sps;
 8003598:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800359c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800359e:	3305      	adds	r3, #5
 80035a0:	00db      	lsls	r3, r3, #3
 80035a2:	4413      	add	r3, r2
 80035a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035a8:	69b9      	ldr	r1, [r7, #24]
 80035aa:	2000      	movs	r0, #0
 80035ac:	460c      	mov	r4, r1
 80035ae:	4605      	mov	r5, r0
 80035b0:	f897 1033 	ldrb.w	r1, [r7, #51]	@ 0x33
 80035b4:	1910      	adds	r0, r2, r4
 80035b6:	6038      	str	r0, [r7, #0]
 80035b8:	416b      	adcs	r3, r5
 80035ba:	607b      	str	r3, [r7, #4]
 80035bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80035be:	1d4b      	adds	r3, r1, #5
 80035c0:	00db      	lsls	r3, r3, #3
 80035c2:	4413      	add	r3, r2
 80035c4:	e9d7 1200 	ldrd	r1, r2, [r7]
 80035c8:	e9c3 1200 	strd	r1, r2, [r3]
    stats->sample_count[phase]++;
 80035cc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80035d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80035d2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80035d6:	1c51      	adds	r1, r2, #1
 80035d8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80035da:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80035de:	e004      	b.n	80035ea <motion_auto_friction_record_sample+0x12a>
    if (!test->armed || !test->collecting) return;
 80035e0:	bf00      	nop
 80035e2:	e002      	b.n	80035ea <motion_auto_friction_record_sample+0x12a>
    if (axis >= MOTION_AXIS_COUNT) return;
 80035e4:	bf00      	nop
 80035e6:	e000      	b.n	80035ea <motion_auto_friction_record_sample+0x12a>
    if (stats->sample_count[phase] >= test->sample_limit) return;
 80035e8:	bf00      	nop
}
 80035ea:	373c      	adds	r7, #60	@ 0x3c
 80035ec:	46bd      	mov	sp, r7
 80035ee:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80035f2:	4770      	bx	lr
 80035f4:	20000010 	.word	0x20000010

080035f8 <motion_auto_friction_avg>:

static uint32_t motion_auto_friction_avg(uint64_t sum, uint32_t count) {
 80035f8:	b5b0      	push	{r4, r5, r7, lr}
 80035fa:	b084      	sub	sp, #16
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8003602:	607a      	str	r2, [r7, #4]
    if (count == 0u) return 0u;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d101      	bne.n	800360e <motion_auto_friction_avg+0x16>
 800360a:	2300      	movs	r3, #0
 800360c:	e00c      	b.n	8003628 <motion_auto_friction_avg+0x30>
    return (uint32_t)(sum / (uint64_t)count);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2200      	movs	r2, #0
 8003612:	461c      	mov	r4, r3
 8003614:	4615      	mov	r5, r2
 8003616:	4622      	mov	r2, r4
 8003618:	462b      	mov	r3, r5
 800361a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800361e:	f7fc fe77 	bl	8000310 <__aeabi_uldivmod>
 8003622:	4602      	mov	r2, r0
 8003624:	460b      	mov	r3, r1
 8003626:	4613      	mov	r3, r2
}
 8003628:	4618      	mov	r0, r3
 800362a:	3710      	adds	r7, #16
 800362c:	46bd      	mov	sp, r7
 800362e:	bdb0      	pop	{r4, r5, r7, pc}

08003630 <motion_auto_abs_i32>:

static uint32_t motion_auto_abs_i32(int32_t v) {
 8003630:	b480      	push	{r7}
 8003632:	b083      	sub	sp, #12
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
    return (uint32_t)((v < 0) ? -v : v);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2b00      	cmp	r3, #0
 800363c:	bfb8      	it	lt
 800363e:	425b      	neglt	r3, r3
}
 8003640:	4618      	mov	r0, r3
 8003642:	370c      	adds	r7, #12
 8003644:	46bd      	mov	sp, r7
 8003646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364a:	4770      	bx	lr

0800364c <motion_auto_friction_format_percent>:

static void motion_auto_friction_format_percent(int32_t permille,
                                                char *buf,
                                                size_t len) {
 800364c:	b580      	push	{r7, lr}
 800364e:	b08a      	sub	sp, #40	@ 0x28
 8003650:	af02      	add	r7, sp, #8
 8003652:	60f8      	str	r0, [r7, #12]
 8003654:	60b9      	str	r1, [r7, #8]
 8003656:	607a      	str	r2, [r7, #4]
    if (!buf || len == 0u) return;
 8003658:	68bb      	ldr	r3, [r7, #8]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d035      	beq.n	80036ca <motion_auto_friction_format_percent+0x7e>
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d032      	beq.n	80036ca <motion_auto_friction_format_percent+0x7e>
    uint32_t abs_pm = motion_auto_abs_i32(permille);
 8003664:	68f8      	ldr	r0, [r7, #12]
 8003666:	f7ff ffe3 	bl	8003630 <motion_auto_abs_i32>
 800366a:	61f8      	str	r0, [r7, #28]
    uint32_t int_part = abs_pm / 10u;
 800366c:	69fb      	ldr	r3, [r7, #28]
 800366e:	4a19      	ldr	r2, [pc, #100]	@ (80036d4 <motion_auto_friction_format_percent+0x88>)
 8003670:	fba2 2303 	umull	r2, r3, r2, r3
 8003674:	08db      	lsrs	r3, r3, #3
 8003676:	61bb      	str	r3, [r7, #24]
    uint32_t frac_part = abs_pm % 10u;
 8003678:	69fa      	ldr	r2, [r7, #28]
 800367a:	4b16      	ldr	r3, [pc, #88]	@ (80036d4 <motion_auto_friction_format_percent+0x88>)
 800367c:	fba3 1302 	umull	r1, r3, r3, r2
 8003680:	08d9      	lsrs	r1, r3, #3
 8003682:	460b      	mov	r3, r1
 8003684:	009b      	lsls	r3, r3, #2
 8003686:	440b      	add	r3, r1
 8003688:	005b      	lsls	r3, r3, #1
 800368a:	1ad3      	subs	r3, r2, r3
 800368c:	617b      	str	r3, [r7, #20]
    const char *sign = (permille < 0) ? "-" : "";
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	2b00      	cmp	r3, #0
 8003692:	da01      	bge.n	8003698 <motion_auto_friction_format_percent+0x4c>
 8003694:	4b10      	ldr	r3, [pc, #64]	@ (80036d8 <motion_auto_friction_format_percent+0x8c>)
 8003696:	e000      	b.n	800369a <motion_auto_friction_format_percent+0x4e>
 8003698:	4b10      	ldr	r3, [pc, #64]	@ (80036dc <motion_auto_friction_format_percent+0x90>)
 800369a:	613b      	str	r3, [r7, #16]
    if (frac_part == 0u) {
 800369c:	697b      	ldr	r3, [r7, #20]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d108      	bne.n	80036b4 <motion_auto_friction_format_percent+0x68>
        (void)snprintf(buf, len, "%s%lu%%",
 80036a2:	69bb      	ldr	r3, [r7, #24]
 80036a4:	9300      	str	r3, [sp, #0]
 80036a6:	693b      	ldr	r3, [r7, #16]
 80036a8:	4a0d      	ldr	r2, [pc, #52]	@ (80036e0 <motion_auto_friction_format_percent+0x94>)
 80036aa:	6879      	ldr	r1, [r7, #4]
 80036ac:	68b8      	ldr	r0, [r7, #8]
 80036ae:	f00d fe5b 	bl	8011368 <sniprintf>
 80036b2:	e00b      	b.n	80036cc <motion_auto_friction_format_percent+0x80>
                       sign,
                       (unsigned long)int_part);
    } else {
        (void)snprintf(buf, len, "%s%lu.%01lu%%",
 80036b4:	697b      	ldr	r3, [r7, #20]
 80036b6:	9301      	str	r3, [sp, #4]
 80036b8:	69bb      	ldr	r3, [r7, #24]
 80036ba:	9300      	str	r3, [sp, #0]
 80036bc:	693b      	ldr	r3, [r7, #16]
 80036be:	4a09      	ldr	r2, [pc, #36]	@ (80036e4 <motion_auto_friction_format_percent+0x98>)
 80036c0:	6879      	ldr	r1, [r7, #4]
 80036c2:	68b8      	ldr	r0, [r7, #8]
 80036c4:	f00d fe50 	bl	8011368 <sniprintf>
 80036c8:	e000      	b.n	80036cc <motion_auto_friction_format_percent+0x80>
    if (!buf || len == 0u) return;
 80036ca:	bf00      	nop
                       sign,
                       (unsigned long)int_part,
                       (unsigned long)frac_part);
    }
}
 80036cc:	3720      	adds	r7, #32
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}
 80036d2:	bf00      	nop
 80036d4:	cccccccd 	.word	0xcccccccd
 80036d8:	0801267c 	.word	0x0801267c
 80036dc:	08012680 	.word	0x08012680
 80036e0:	08012684 	.word	0x08012684
 80036e4:	0801268c 	.word	0x0801268c

080036e8 <motion_auto_friction_finalize>:

static void motion_auto_friction_finalize(void) {
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b082      	sub	sp, #8
 80036ec:	af00      	add	r7, sp, #0
    motion_auto_friction_test_t *test = &g_auto_friction_test;
 80036ee:	4b0e      	ldr	r3, [pc, #56]	@ (8003728 <motion_auto_friction_finalize+0x40>)
 80036f0:	607b      	str	r3, [r7, #4]
    g_axis_friction_enabled[test->axis_friction] = test->prev_friction_state;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	795b      	ldrb	r3, [r3, #5]
 80036f6:	461a      	mov	r2, r3
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	78d9      	ldrb	r1, [r3, #3]
 80036fc:	4b0b      	ldr	r3, [pc, #44]	@ (800372c <motion_auto_friction_finalize+0x44>)
 80036fe:	5499      	strb	r1, [r3, r2]
    test->armed = 0u;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2200      	movs	r2, #0
 8003704:	701a      	strb	r2, [r3, #0]
    test->collecting = 0u;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2200      	movs	r2, #0
 800370a:	705a      	strb	r2, [r3, #1]
    test->friction_applied = 0u;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2200      	movs	r2, #0
 8003710:	709a      	strb	r2, [r3, #2]
    test->result_reported = 0u;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2200      	movs	r2, #0
 8003716:	719a      	strb	r2, [r3, #6]
    motion_auto_friction_clear_samples(test);
 8003718:	6878      	ldr	r0, [r7, #4]
 800371a:	f7ff fdb4 	bl	8003286 <motion_auto_friction_clear_samples>
}
 800371e:	bf00      	nop
 8003720:	3708      	adds	r7, #8
 8003722:	46bd      	mov	sp, r7
 8003724:	bd80      	pop	{r7, pc}
 8003726:	bf00      	nop
 8003728:	20000010 	.word	0x20000010
 800372c:	20002ea0 	.word	0x20002ea0

08003730 <motion_auto_friction_maybe_report>:

static void motion_auto_friction_maybe_report(void) {
 8003730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003734:	b0af      	sub	sp, #188	@ 0xbc
 8003736:	af06      	add	r7, sp, #24
    motion_auto_friction_test_t *test = &g_auto_friction_test;
 8003738:	4bcd      	ldr	r3, [pc, #820]	@ (8003a70 <motion_auto_friction_maybe_report+0x340>)
 800373a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (!test->armed) return;
 800373e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003742:	781b      	ldrb	r3, [r3, #0]
 8003744:	2b00      	cmp	r3, #0
 8003746:	f000 8190 	beq.w	8003a6a <motion_auto_friction_maybe_report+0x33a>
    if (test->result_reported) return;
 800374a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800374e:	799b      	ldrb	r3, [r3, #6]
 8003750:	2b00      	cmp	r3, #0
 8003752:	f040 819f 	bne.w	8003a94 <motion_auto_friction_maybe_report+0x364>
    if (!test->collecting) return;
 8003756:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800375a:	785b      	ldrb	r3, [r3, #1]
 800375c:	2b00      	cmp	r3, #0
 800375e:	f000 819b 	beq.w	8003a98 <motion_auto_friction_maybe_report+0x368>
    if (g_status.state == MOTION_RUNNING || g_has_active_segment) return;
 8003762:	4bc4      	ldr	r3, [pc, #784]	@ (8003a74 <motion_auto_friction_maybe_report+0x344>)
 8003764:	781b      	ldrb	r3, [r3, #0]
 8003766:	b2db      	uxtb	r3, r3
 8003768:	2b02      	cmp	r3, #2
 800376a:	f000 8197 	beq.w	8003a9c <motion_auto_friction_maybe_report+0x36c>
 800376e:	4bc2      	ldr	r3, [pc, #776]	@ (8003a78 <motion_auto_friction_maybe_report+0x348>)
 8003770:	781b      	ldrb	r3, [r3, #0]
 8003772:	b2db      	uxtb	r3, r3
 8003774:	2b00      	cmp	r3, #0
 8003776:	f040 8191 	bne.w	8003a9c <motion_auto_friction_maybe_report+0x36c>
    if (g_queue_count != 0u) return;
 800377a:	4bc0      	ldr	r3, [pc, #768]	@ (8003a7c <motion_auto_friction_maybe_report+0x34c>)
 800377c:	881b      	ldrh	r3, [r3, #0]
 800377e:	2b00      	cmp	r3, #0
 8003780:	f040 818e 	bne.w	8003aa0 <motion_auto_friction_maybe_report+0x370>

    test->result_reported = 1u;
 8003784:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8003788:	2301      	movs	r3, #1
 800378a:	7193      	strb	r3, [r2, #6]
    uint8_t effect_detected = 0u;
 800378c:	2300      	movs	r3, #0
 800378e:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
    char axis_pct[MOTION_AXIS_COUNT][16];
    for (uint8_t axis = 0u; axis < MOTION_AXIS_COUNT; ++axis) {
 8003792:	2300      	movs	r3, #0
 8003794:	f887 309e 	strb.w	r3, [r7, #158]	@ 0x9e
 8003798:	e00f      	b.n	80037ba <motion_auto_friction_maybe_report+0x8a>
        (void)snprintf(axis_pct[axis], sizeof axis_pct[axis], "n/a");
 800379a:	f897 309e 	ldrb.w	r3, [r7, #158]	@ 0x9e
 800379e:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80037a2:	011b      	lsls	r3, r3, #4
 80037a4:	4413      	add	r3, r2
 80037a6:	4ab6      	ldr	r2, [pc, #728]	@ (8003a80 <motion_auto_friction_maybe_report+0x350>)
 80037a8:	2110      	movs	r1, #16
 80037aa:	4618      	mov	r0, r3
 80037ac:	f00d fddc 	bl	8011368 <sniprintf>
    for (uint8_t axis = 0u; axis < MOTION_AXIS_COUNT; ++axis) {
 80037b0:	f897 309e 	ldrb.w	r3, [r7, #158]	@ 0x9e
 80037b4:	3301      	adds	r3, #1
 80037b6:	f887 309e 	strb.w	r3, [r7, #158]	@ 0x9e
 80037ba:	f897 309e 	ldrb.w	r3, [r7, #158]	@ 0x9e
 80037be:	2b02      	cmp	r3, #2
 80037c0:	d9eb      	bls.n	800379a <motion_auto_friction_maybe_report+0x6a>
    }

    for (uint8_t axis = 0u; axis < MOTION_AXIS_COUNT; ++axis) {
 80037c2:	2300      	movs	r3, #0
 80037c4:	f887 309d 	strb.w	r3, [r7, #157]	@ 0x9d
 80037c8:	e10b      	b.n	80039e2 <motion_auto_friction_maybe_report+0x2b2>
        const motion_auto_friction_axis_stats_t *stats = &test->axes[axis];
 80037ca:	f897 209d 	ldrb.w	r2, [r7, #157]	@ 0x9d
 80037ce:	4613      	mov	r3, r2
 80037d0:	00db      	lsls	r3, r3, #3
 80037d2:	1a9b      	subs	r3, r3, r2
 80037d4:	00db      	lsls	r3, r3, #3
 80037d6:	f103 0210 	add.w	r2, r3, #16
 80037da:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80037de:	4413      	add	r3, r2
 80037e0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
        uint32_t before_samples = stats->sample_count[0];
 80037e4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
        uint32_t after_samples  = stats->sample_count[1];
 80037ee:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
        if (before_samples == 0u || after_samples == 0u) {
 80037f8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	f000 80ea 	beq.w	80039d6 <motion_auto_friction_maybe_report+0x2a6>
 8003802:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003806:	2b00      	cmp	r3, #0
 8003808:	f000 80e5 	beq.w	80039d6 <motion_auto_friction_maybe_report+0x2a6>
            continue;
        }

        uint32_t avg_cmd_before = motion_auto_friction_avg(stats->sum_cmd[0], before_samples);
 800380c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003810:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8003814:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8003818:	f7ff feee 	bl	80035f8 <motion_auto_friction_avg>
 800381c:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
        uint32_t avg_cmd_after  = motion_auto_friction_avg(stats->sum_cmd[1], after_samples);
 8003820:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003824:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8003828:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800382c:	f7ff fee4 	bl	80035f8 <motion_auto_friction_avg>
 8003830:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
        uint32_t avg_act_before = motion_auto_friction_avg(stats->sum_act[0], before_samples);
 8003834:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003838:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 800383c:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8003840:	f7ff feda 	bl	80035f8 <motion_auto_friction_avg>
 8003844:	67f8      	str	r0, [r7, #124]	@ 0x7c
        uint32_t avg_act_after  = motion_auto_friction_avg(stats->sum_act[1], after_samples);
 8003846:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800384a:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 800384e:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8003852:	f7ff fed1 	bl	80035f8 <motion_auto_friction_avg>
 8003856:	67b8      	str	r0, [r7, #120]	@ 0x78

        int32_t delta_cmd = (int32_t)avg_cmd_after - (int32_t)avg_cmd_before;
 8003858:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800385c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003860:	1ad3      	subs	r3, r2, r3
 8003862:	677b      	str	r3, [r7, #116]	@ 0x74
        int32_t delta_act = (int32_t)avg_act_after - (int32_t)avg_act_before;
 8003864:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8003866:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003868:	1ad3      	subs	r3, r2, r3
 800386a:	673b      	str	r3, [r7, #112]	@ 0x70

        uint32_t ref_cmd = (avg_cmd_before == 0u) ? 1u : avg_cmd_before;
 800386c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003870:	2b00      	cmp	r3, #0
 8003872:	d002      	beq.n	800387a <motion_auto_friction_maybe_report+0x14a>
 8003874:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003878:	e000      	b.n	800387c <motion_auto_friction_maybe_report+0x14c>
 800387a:	2301      	movs	r3, #1
 800387c:	66fb      	str	r3, [r7, #108]	@ 0x6c
        uint32_t ref_act = (avg_act_before == 0u) ? 1u : avg_act_before;
 800387e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003880:	2b00      	cmp	r3, #0
 8003882:	d001      	beq.n	8003888 <motion_auto_friction_maybe_report+0x158>
 8003884:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003886:	e000      	b.n	800388a <motion_auto_friction_maybe_report+0x15a>
 8003888:	2301      	movs	r3, #1
 800388a:	66bb      	str	r3, [r7, #104]	@ 0x68
        int32_t delta_cmd_pm = (int32_t)(((int64_t)delta_cmd * 1000LL) / (int64_t)ref_cmd);
 800388c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800388e:	17da      	asrs	r2, r3, #31
 8003890:	623b      	str	r3, [r7, #32]
 8003892:	627a      	str	r2, [r7, #36]	@ 0x24
 8003894:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003898:	f04f 0000 	mov.w	r0, #0
 800389c:	f04f 0100 	mov.w	r1, #0
 80038a0:	0159      	lsls	r1, r3, #5
 80038a2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80038a6:	0150      	lsls	r0, r2, #5
 80038a8:	4602      	mov	r2, r0
 80038aa:	460b      	mov	r3, r1
 80038ac:	6a39      	ldr	r1, [r7, #32]
 80038ae:	1a54      	subs	r4, r2, r1
 80038b0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80038b2:	eb63 0501 	sbc.w	r5, r3, r1
 80038b6:	f04f 0200 	mov.w	r2, #0
 80038ba:	f04f 0300 	mov.w	r3, #0
 80038be:	00ab      	lsls	r3, r5, #2
 80038c0:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 80038c4:	00a2      	lsls	r2, r4, #2
 80038c6:	4614      	mov	r4, r2
 80038c8:	461d      	mov	r5, r3
 80038ca:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80038ce:	460b      	mov	r3, r1
 80038d0:	eb14 0a03 	adds.w	sl, r4, r3
 80038d4:	4613      	mov	r3, r2
 80038d6:	eb45 0b03 	adc.w	fp, r5, r3
 80038da:	f04f 0200 	mov.w	r2, #0
 80038de:	f04f 0300 	mov.w	r3, #0
 80038e2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80038e6:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80038ea:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80038ee:	4692      	mov	sl, r2
 80038f0:	469b      	mov	fp, r3
 80038f2:	4650      	mov	r0, sl
 80038f4:	4659      	mov	r1, fp
 80038f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80038f8:	2200      	movs	r2, #0
 80038fa:	60bb      	str	r3, [r7, #8]
 80038fc:	60fa      	str	r2, [r7, #12]
 80038fe:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003902:	f7fc fcb5 	bl	8000270 <__aeabi_ldivmod>
 8003906:	4602      	mov	r2, r0
 8003908:	460b      	mov	r3, r1
 800390a:	4613      	mov	r3, r2
 800390c:	667b      	str	r3, [r7, #100]	@ 0x64
        int32_t delta_act_pm = (int32_t)(((int64_t)delta_act * 1000LL) / (int64_t)ref_act);
 800390e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003910:	17da      	asrs	r2, r3, #31
 8003912:	61bb      	str	r3, [r7, #24]
 8003914:	61fa      	str	r2, [r7, #28]
 8003916:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800391a:	f04f 0000 	mov.w	r0, #0
 800391e:	f04f 0100 	mov.w	r1, #0
 8003922:	0159      	lsls	r1, r3, #5
 8003924:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003928:	0150      	lsls	r0, r2, #5
 800392a:	4602      	mov	r2, r0
 800392c:	460b      	mov	r3, r1
 800392e:	69b9      	ldr	r1, [r7, #24]
 8003930:	ebb2 0801 	subs.w	r8, r2, r1
 8003934:	69f9      	ldr	r1, [r7, #28]
 8003936:	eb63 0901 	sbc.w	r9, r3, r1
 800393a:	f04f 0200 	mov.w	r2, #0
 800393e:	f04f 0300 	mov.w	r3, #0
 8003942:	ea4f 0389 	mov.w	r3, r9, lsl #2
 8003946:	ea43 7398 	orr.w	r3, r3, r8, lsr #30
 800394a:	ea4f 0288 	mov.w	r2, r8, lsl #2
 800394e:	4690      	mov	r8, r2
 8003950:	4699      	mov	r9, r3
 8003952:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003956:	460b      	mov	r3, r1
 8003958:	eb18 0303 	adds.w	r3, r8, r3
 800395c:	613b      	str	r3, [r7, #16]
 800395e:	4613      	mov	r3, r2
 8003960:	eb49 0303 	adc.w	r3, r9, r3
 8003964:	617b      	str	r3, [r7, #20]
 8003966:	f04f 0200 	mov.w	r2, #0
 800396a:	f04f 0300 	mov.w	r3, #0
 800396e:	6979      	ldr	r1, [r7, #20]
 8003970:	00cb      	lsls	r3, r1, #3
 8003972:	6939      	ldr	r1, [r7, #16]
 8003974:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003978:	6939      	ldr	r1, [r7, #16]
 800397a:	00ca      	lsls	r2, r1, #3
 800397c:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8003980:	4610      	mov	r0, r2
 8003982:	4619      	mov	r1, r3
 8003984:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003986:	2200      	movs	r2, #0
 8003988:	603b      	str	r3, [r7, #0]
 800398a:	607a      	str	r2, [r7, #4]
 800398c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003990:	f7fc fc6e 	bl	8000270 <__aeabi_ldivmod>
 8003994:	4602      	mov	r2, r0
 8003996:	460b      	mov	r3, r1
 8003998:	4613      	mov	r3, r2
 800399a:	663b      	str	r3, [r7, #96]	@ 0x60

        motion_auto_friction_format_percent(delta_act_pm,
                                            axis_pct[axis],
 800399c:	f897 309d 	ldrb.w	r3, [r7, #157]	@ 0x9d
 80039a0:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80039a4:	011b      	lsls	r3, r3, #4
 80039a6:	4413      	add	r3, r2
        motion_auto_friction_format_percent(delta_act_pm,
 80039a8:	2210      	movs	r2, #16
 80039aa:	4619      	mov	r1, r3
 80039ac:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80039ae:	f7ff fe4d 	bl	800364c <motion_auto_friction_format_percent>
                                            sizeof axis_pct[axis]);

        uint32_t act_abs = motion_auto_abs_i32(delta_act_pm);
 80039b2:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80039b4:	f7ff fe3c 	bl	8003630 <motion_auto_abs_i32>
 80039b8:	65f8      	str	r0, [r7, #92]	@ 0x5c
        uint32_t cmd_abs = motion_auto_abs_i32(delta_cmd_pm);
 80039ba:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 80039bc:	f7ff fe38 	bl	8003630 <motion_auto_abs_i32>
 80039c0:	65b8      	str	r0, [r7, #88]	@ 0x58
        if (act_abs >= MOTION_AUTO_FRICTION_EFFECT_THRESHOLD_PM ||
 80039c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80039c4:	2b13      	cmp	r3, #19
 80039c6:	d802      	bhi.n	80039ce <motion_auto_friction_maybe_report+0x29e>
 80039c8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80039ca:	2b13      	cmp	r3, #19
 80039cc:	d904      	bls.n	80039d8 <motion_auto_friction_maybe_report+0x2a8>
            cmd_abs >= MOTION_AUTO_FRICTION_EFFECT_THRESHOLD_PM) {
            effect_detected = 1u;
 80039ce:	2301      	movs	r3, #1
 80039d0:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 80039d4:	e000      	b.n	80039d8 <motion_auto_friction_maybe_report+0x2a8>
            continue;
 80039d6:	bf00      	nop
    for (uint8_t axis = 0u; axis < MOTION_AXIS_COUNT; ++axis) {
 80039d8:	f897 309d 	ldrb.w	r3, [r7, #157]	@ 0x9d
 80039dc:	3301      	adds	r3, #1
 80039de:	f887 309d 	strb.w	r3, [r7, #157]	@ 0x9d
 80039e2:	f897 309d 	ldrb.w	r3, [r7, #157]	@ 0x9d
 80039e6:	2b02      	cmp	r3, #2
 80039e8:	f67f aeef 	bls.w	80037ca <motion_auto_friction_maybe_report+0x9a>
        }
    }

    const char *effect = effect_detected ? "EFFECT" : "NO_EFFECT";
 80039ec:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d001      	beq.n	80039f8 <motion_auto_friction_maybe_report+0x2c8>
 80039f4:	4b23      	ldr	r3, [pc, #140]	@ (8003a84 <motion_auto_friction_maybe_report+0x354>)
 80039f6:	e000      	b.n	80039fa <motion_auto_friction_maybe_report+0x2ca>
 80039f8:	4b23      	ldr	r3, [pc, #140]	@ (8003a88 <motion_auto_friction_maybe_report+0x358>)
 80039fa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    printf("[AUTO-FRIC] toggle_seg=%u samples_before=(%lu,%lu,%lu) samples_after=(%lu,%lu,%lu) result=%s\r\n",
           (unsigned)test->toggle_segment_index,
 80039fe:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003a02:	891b      	ldrh	r3, [r3, #8]
    printf("[AUTO-FRIC] toggle_seg=%u samples_before=(%lu,%lu,%lu) samples_after=(%lu,%lu,%lu) result=%s\r\n",
 8003a04:	469c      	mov	ip, r3
           (unsigned long)test->axes[AXIS_X].sample_count[0],
 8003a06:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003a0a:	691d      	ldr	r5, [r3, #16]
           (unsigned long)test->axes[AXIS_Y].sample_count[0],
 8003a0c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003a10:	6c9e      	ldr	r6, [r3, #72]	@ 0x48
           (unsigned long)test->axes[AXIS_Z].sample_count[0],
 8003a12:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003a16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
           (unsigned long)test->axes[AXIS_X].sample_count[1],
 8003a1a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8003a1e:	6952      	ldr	r2, [r2, #20]
           (unsigned long)test->axes[AXIS_Y].sample_count[1],
 8003a20:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 8003a24:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
           (unsigned long)test->axes[AXIS_Z].sample_count[1],
 8003a26:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8003a2a:	f8d0 0084 	ldr.w	r0, [r0, #132]	@ 0x84
    printf("[AUTO-FRIC] toggle_seg=%u samples_before=(%lu,%lu,%lu) samples_after=(%lu,%lu,%lu) result=%s\r\n",
 8003a2e:	f8d7 4094 	ldr.w	r4, [r7, #148]	@ 0x94
 8003a32:	9404      	str	r4, [sp, #16]
 8003a34:	9003      	str	r0, [sp, #12]
 8003a36:	9102      	str	r1, [sp, #8]
 8003a38:	9201      	str	r2, [sp, #4]
 8003a3a:	9300      	str	r3, [sp, #0]
 8003a3c:	4633      	mov	r3, r6
 8003a3e:	462a      	mov	r2, r5
 8003a40:	4661      	mov	r1, ip
 8003a42:	4812      	ldr	r0, [pc, #72]	@ (8003a8c <motion_auto_friction_maybe_report+0x35c>)
 8003a44:	f00d fbca 	bl	80111dc <iprintf>
           effect);

    printf("[AUTO-FRIC] act_delta axisX=%s axisY=%s axisZ=%s\r\n",
 8003a48:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003a4c:	f103 0020 	add.w	r0, r3, #32
 8003a50:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003a54:	f103 0210 	add.w	r2, r3, #16
 8003a58:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8003a5c:	4603      	mov	r3, r0
 8003a5e:	480c      	ldr	r0, [pc, #48]	@ (8003a90 <motion_auto_friction_maybe_report+0x360>)
 8003a60:	f00d fbbc 	bl	80111dc <iprintf>
           axis_pct[AXIS_X],
           axis_pct[AXIS_Y],
           axis_pct[AXIS_Z]);

    motion_auto_friction_finalize();
 8003a64:	f7ff fe40 	bl	80036e8 <motion_auto_friction_finalize>
 8003a68:	e01b      	b.n	8003aa2 <motion_auto_friction_maybe_report+0x372>
    if (!test->armed) return;
 8003a6a:	bf00      	nop
 8003a6c:	e019      	b.n	8003aa2 <motion_auto_friction_maybe_report+0x372>
 8003a6e:	bf00      	nop
 8003a70:	20000010 	.word	0x20000010
 8003a74:	20000194 	.word	0x20000194
 8003a78:	2000022c 	.word	0x2000022c
 8003a7c:	20002e32 	.word	0x20002e32
 8003a80:	0801269c 	.word	0x0801269c
 8003a84:	080126a0 	.word	0x080126a0
 8003a88:	080126a8 	.word	0x080126a8
 8003a8c:	080126b4 	.word	0x080126b4
 8003a90:	08012714 	.word	0x08012714
    if (test->result_reported) return;
 8003a94:	bf00      	nop
 8003a96:	e004      	b.n	8003aa2 <motion_auto_friction_maybe_report+0x372>
    if (!test->collecting) return;
 8003a98:	bf00      	nop
 8003a9a:	e002      	b.n	8003aa2 <motion_auto_friction_maybe_report+0x372>
    if (g_status.state == MOTION_RUNNING || g_has_active_segment) return;
 8003a9c:	bf00      	nop
 8003a9e:	e000      	b.n	8003aa2 <motion_auto_friction_maybe_report+0x372>
    if (g_queue_count != 0u) return;
 8003aa0:	bf00      	nop
}
 8003aa2:	37a4      	adds	r7, #164	@ 0xa4
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003aaa:	bf00      	nop

08003aac <motion_auto_friction_make_segment_template>:

static move_queue_add_req_t motion_auto_friction_make_segment_template(void) {
 8003aac:	b5b0      	push	{r4, r5, r7, lr}
 8003aae:	b08e      	sub	sp, #56	@ 0x38
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
    move_queue_add_req_t seg = move_queue_add_req_make_default();
 8003ab4:	f107 030c 	add.w	r3, r7, #12
 8003ab8:	4618      	mov	r0, r3
 8003aba:	f7fd f931 	bl	8000d20 <move_queue_add_req_make_default>
    seg.dirMask = MOTION_AUTO_FRICTION_SEG_DIRMASK;
 8003abe:	2307      	movs	r3, #7
 8003ac0:	737b      	strb	r3, [r7, #13]
    seg.vx = MOTION_AUTO_FRICTION_SEG_VX;
 8003ac2:	230a      	movs	r3, #10
 8003ac4:	81fb      	strh	r3, [r7, #14]
    seg.vy = MOTION_AUTO_FRICTION_SEG_VY;
 8003ac6:	2308      	movs	r3, #8
 8003ac8:	82bb      	strh	r3, [r7, #20]
    seg.vz = MOTION_AUTO_FRICTION_SEG_VZ;
 8003aca:	2306      	movs	r3, #6
 8003acc:	83bb      	strh	r3, [r7, #28]
    seg.sx = MOTION_AUTO_FRICTION_SEG_SX;
 8003ace:	f44f 6316 	mov.w	r3, #2400	@ 0x960
 8003ad2:	613b      	str	r3, [r7, #16]
    seg.sy = MOTION_AUTO_FRICTION_SEG_SY;
 8003ad4:	f44f 6316 	mov.w	r3, #2400	@ 0x960
 8003ad8:	61bb      	str	r3, [r7, #24]
    seg.sz = MOTION_AUTO_FRICTION_SEG_SZ;
 8003ada:	f44f 6316 	mov.w	r3, #2400	@ 0x960
 8003ade:	623b      	str	r3, [r7, #32]
    return seg;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	461d      	mov	r5, r3
 8003ae4:	f107 040c 	add.w	r4, r7, #12
 8003ae8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003aea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003aec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003aee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003af0:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8003af4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8003af8:	6878      	ldr	r0, [r7, #4]
 8003afa:	3738      	adds	r7, #56	@ 0x38
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bdb0      	pop	{r4, r5, r7, pc}

08003b00 <motion_auto_friction_enqueue_segments_locked>:

static proto_result_t motion_auto_friction_enqueue_segments_locked(uint8_t revolutions) {
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b08e      	sub	sp, #56	@ 0x38
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	4603      	mov	r3, r0
 8003b08:	71fb      	strb	r3, [r7, #7]
    if (revolutions == 0u) return PROTO_ERR_ARG;
 8003b0a:	79fb      	ldrb	r3, [r7, #7]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d102      	bne.n	8003b16 <motion_auto_friction_enqueue_segments_locked+0x16>
 8003b10:	f04f 33ff 	mov.w	r3, #4294967295
 8003b14:	e027      	b.n	8003b66 <motion_auto_friction_enqueue_segments_locked+0x66>
    move_queue_add_req_t seg = motion_auto_friction_make_segment_template();
 8003b16:	f107 0308 	add.w	r3, r7, #8
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	f7ff ffc6 	bl	8003aac <motion_auto_friction_make_segment_template>
    for (uint8_t i = 0; i < revolutions; ++i) {
 8003b20:	2300      	movs	r3, #0
 8003b22:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8003b26:	e018      	b.n	8003b5a <motion_auto_friction_enqueue_segments_locked+0x5a>
        seg.frameId = (uint8_t)(MOTION_AUTO_FRICTION_FRAME_BASE + i);
 8003b28:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8003b2c:	3b40      	subs	r3, #64	@ 0x40
 8003b2e:	b2db      	uxtb	r3, r3
 8003b30:	723b      	strb	r3, [r7, #8]
        proto_result_t st = motion_queue_push_locked(&seg);
 8003b32:	f107 0308 	add.w	r3, r7, #8
 8003b36:	4618      	mov	r0, r3
 8003b38:	f000 fca4 	bl	8004484 <motion_queue_push_locked>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
        if (st != PROTO_OK) {
 8003b42:	f997 3036 	ldrsb.w	r3, [r7, #54]	@ 0x36
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d002      	beq.n	8003b50 <motion_auto_friction_enqueue_segments_locked+0x50>
            return st;
 8003b4a:	f997 3036 	ldrsb.w	r3, [r7, #54]	@ 0x36
 8003b4e:	e00a      	b.n	8003b66 <motion_auto_friction_enqueue_segments_locked+0x66>
    for (uint8_t i = 0; i < revolutions; ++i) {
 8003b50:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8003b54:	3301      	adds	r3, #1
 8003b56:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8003b5a:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8003b5e:	79fb      	ldrb	r3, [r7, #7]
 8003b60:	429a      	cmp	r2, r3
 8003b62:	d3e1      	bcc.n	8003b28 <motion_auto_friction_enqueue_segments_locked+0x28>
        }
    }
    return PROTO_OK;
 8003b64:	2300      	movs	r3, #0
}
 8003b66:	4618      	mov	r0, r3
 8003b68:	3738      	adds	r7, #56	@ 0x38
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bd80      	pop	{r7, pc}
	...

08003b70 <motion_auto_friction_try_arm_on_startmove>:

#if MOTION_AUTO_FRICTION_STARTMOVE_ENABLE
static void motion_auto_friction_try_arm_on_startmove(void) {
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b084      	sub	sp, #16
 8003b74:	af00      	add	r7, sp, #0
    if (motion_auto_friction_is_armed()) return;
 8003b76:	f7ff f9d3 	bl	8002f20 <motion_auto_friction_is_armed>
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d13a      	bne.n	8003bf6 <motion_auto_friction_try_arm_on_startmove+0x86>

    uint16_t total_segments = 0u;
 8003b80:	2300      	movs	r3, #0
 8003b82:	81fb      	strh	r3, [r7, #14]
    uint8_t has_active = 0u;
 8003b84:	2300      	movs	r3, #0
 8003b86:	72fb      	strb	r3, [r7, #11]
    uint32_t primask = motion_lock();
 8003b88:	f7ff fb5c 	bl	8003244 <motion_lock>
 8003b8c:	6078      	str	r0, [r7, #4]
    has_active = g_has_active_segment;
 8003b8e:	4b1e      	ldr	r3, [pc, #120]	@ (8003c08 <motion_auto_friction_try_arm_on_startmove+0x98>)
 8003b90:	781b      	ldrb	r3, [r3, #0]
 8003b92:	72fb      	strb	r3, [r7, #11]
    if (has_active) {
 8003b94:	7afb      	ldrb	r3, [r7, #11]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d004      	beq.n	8003ba4 <motion_auto_friction_try_arm_on_startmove+0x34>
        total_segments = (uint16_t)(g_queue_count + 1u);
 8003b9a:	4b1c      	ldr	r3, [pc, #112]	@ (8003c0c <motion_auto_friction_try_arm_on_startmove+0x9c>)
 8003b9c:	881b      	ldrh	r3, [r3, #0]
 8003b9e:	3301      	adds	r3, #1
 8003ba0:	81fb      	strh	r3, [r7, #14]
 8003ba2:	e002      	b.n	8003baa <motion_auto_friction_try_arm_on_startmove+0x3a>
    } else {
        total_segments = g_queue_count;
 8003ba4:	4b19      	ldr	r3, [pc, #100]	@ (8003c0c <motion_auto_friction_try_arm_on_startmove+0x9c>)
 8003ba6:	881b      	ldrh	r3, [r3, #0]
 8003ba8:	81fb      	strh	r3, [r7, #14]
    }
    motion_unlock(primask);
 8003baa:	6878      	ldr	r0, [r7, #4]
 8003bac:	f7ff fb5b 	bl	8003266 <motion_unlock>

    if (!has_active) return;
 8003bb0:	7afb      	ldrb	r3, [r7, #11]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d021      	beq.n	8003bfa <motion_auto_friction_try_arm_on_startmove+0x8a>
    if (total_segments < MOTION_AUTO_FRICTION_STARTMOVE_MIN_SEGMENTS) return;
 8003bb6:	89fb      	ldrh	r3, [r7, #14]
 8003bb8:	2b01      	cmp	r3, #1
 8003bba:	d920      	bls.n	8003bfe <motion_auto_friction_try_arm_on_startmove+0x8e>

    uint16_t toggle = (uint16_t)((total_segments / 2u) + 1u);
 8003bbc:	89fb      	ldrh	r3, [r7, #14]
 8003bbe:	085b      	lsrs	r3, r3, #1
 8003bc0:	b29b      	uxth	r3, r3
 8003bc2:	3301      	adds	r3, #1
 8003bc4:	81bb      	strh	r3, [r7, #12]
    if (toggle < MOTION_AUTO_FRICTION_MIN_SEGMENT_WITH_FRICTION)
 8003bc6:	89bb      	ldrh	r3, [r7, #12]
 8003bc8:	2b01      	cmp	r3, #1
 8003bca:	d801      	bhi.n	8003bd0 <motion_auto_friction_try_arm_on_startmove+0x60>
        toggle = MOTION_AUTO_FRICTION_MIN_SEGMENT_WITH_FRICTION;
 8003bcc:	2302      	movs	r3, #2
 8003bce:	81bb      	strh	r3, [r7, #12]
    if (toggle > total_segments)
 8003bd0:	89ba      	ldrh	r2, [r7, #12]
 8003bd2:	89fb      	ldrh	r3, [r7, #14]
 8003bd4:	429a      	cmp	r2, r3
 8003bd6:	d901      	bls.n	8003bdc <motion_auto_friction_try_arm_on_startmove+0x6c>
        toggle = total_segments;
 8003bd8:	89fb      	ldrh	r3, [r7, #14]
 8003bda:	81bb      	strh	r3, [r7, #12]

    motion_auto_friction_test_arm(toggle, MOTION_AUTO_FRICTION_STARTMOVE_SAMPLE_LIMIT);
 8003bdc:	89bb      	ldrh	r3, [r7, #12]
 8003bde:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8003be2:	4618      	mov	r0, r3
 8003be4:	f7ff fb9c 	bl	8003320 <motion_auto_friction_test_arm>
    printf("[AUTO-FRIC] start_move auto test armed segments=%u toggle=%u\r\n",
 8003be8:	89fb      	ldrh	r3, [r7, #14]
 8003bea:	89ba      	ldrh	r2, [r7, #12]
 8003bec:	4619      	mov	r1, r3
 8003bee:	4808      	ldr	r0, [pc, #32]	@ (8003c10 <motion_auto_friction_try_arm_on_startmove+0xa0>)
 8003bf0:	f00d faf4 	bl	80111dc <iprintf>
 8003bf4:	e004      	b.n	8003c00 <motion_auto_friction_try_arm_on_startmove+0x90>
    if (motion_auto_friction_is_armed()) return;
 8003bf6:	bf00      	nop
 8003bf8:	e002      	b.n	8003c00 <motion_auto_friction_try_arm_on_startmove+0x90>
    if (!has_active) return;
 8003bfa:	bf00      	nop
 8003bfc:	e000      	b.n	8003c00 <motion_auto_friction_try_arm_on_startmove+0x90>
    if (total_segments < MOTION_AUTO_FRICTION_STARTMOVE_MIN_SEGMENTS) return;
 8003bfe:	bf00      	nop
           (unsigned)total_segments,
           (unsigned)toggle);
}
 8003c00:	3710      	adds	r7, #16
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bd80      	pop	{r7, pc}
 8003c06:	bf00      	nop
 8003c08:	2000022c 	.word	0x2000022c
 8003c0c:	20002e32 	.word	0x20002e32
 8003c10:	08012748 	.word	0x08012748

08003c14 <motion_select_master_axis_progress>:
/* =======================
 *  Seleção de Mestre (modo progress)
 * ======================= */
#if MOTION_PROGRESS_MODE
static inline int8_t motion_select_master_axis_progress(void)
{
 8003c14:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003c18:	b092      	sub	sp, #72	@ 0x48
 8003c1a:	af00      	add	r7, sp, #0
    int8_t master = -1;
 8003c1c:	23ff      	movs	r3, #255	@ 0xff
 8003c1e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    uint32_t m_num = 0u, m_den = 1u;
 8003c22:	2300      	movs	r3, #0
 8003c24:	643b      	str	r3, [r7, #64]	@ 0x40
 8003c26:	2301      	movs	r3, #1
 8003c28:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* 1) Preferir o menor progresso ENTRE eixos que ainda têm trabalho (ativo+fila)
          e que participam do segmento atual (total_steps>0). */
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 8003c30:	e075      	b.n	8003d1e <motion_select_master_axis_progress+0x10a>
        /* total restante (ativo + fila) em O(1) */
        const motion_axis_state_t *ax = &g_axis_state[axis];
 8003c32:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8003c36:	4613      	mov	r3, r2
 8003c38:	005b      	lsls	r3, r3, #1
 8003c3a:	4413      	add	r3, r2
 8003c3c:	011b      	lsls	r3, r3, #4
 8003c3e:	4a5c      	ldr	r2, [pc, #368]	@ (8003db0 <motion_select_master_axis_progress+0x19c>)
 8003c40:	4413      	add	r3, r2
 8003c42:	623b      	str	r3, [r7, #32]
        uint32_t active = (ax->total_steps > ax->emitted_steps)
 8003c44:	6a3b      	ldr	r3, [r7, #32]
 8003c46:	681a      	ldr	r2, [r3, #0]
 8003c48:	6a3b      	ldr	r3, [r7, #32]
 8003c4a:	689b      	ldr	r3, [r3, #8]
                          ? (ax->total_steps - ax->emitted_steps) : 0u;
 8003c4c:	429a      	cmp	r2, r3
 8003c4e:	d905      	bls.n	8003c5c <motion_select_master_axis_progress+0x48>
 8003c50:	6a3b      	ldr	r3, [r7, #32]
 8003c52:	681a      	ldr	r2, [r3, #0]
 8003c54:	6a3b      	ldr	r3, [r7, #32]
 8003c56:	689b      	ldr	r3, [r3, #8]
 8003c58:	1ad3      	subs	r3, r2, r3
 8003c5a:	e000      	b.n	8003c5e <motion_select_master_axis_progress+0x4a>
 8003c5c:	2300      	movs	r3, #0
        uint32_t active = (ax->total_steps > ax->emitted_steps)
 8003c5e:	61fb      	str	r3, [r7, #28]
        uint32_t rem_total = active + g_queue_rem_steps[axis];
 8003c60:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8003c64:	4a53      	ldr	r2, [pc, #332]	@ (8003db4 <motion_select_master_axis_progress+0x1a0>)
 8003c66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c6a:	69fa      	ldr	r2, [r7, #28]
 8003c6c:	4413      	add	r3, r2
 8003c6e:	61bb      	str	r3, [r7, #24]
        if (rem_total == 0u) continue; /* não escolher quem já acabou de vez */
 8003c70:	69bb      	ldr	r3, [r7, #24]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d04b      	beq.n	8003d0e <motion_select_master_axis_progress+0xfa>
        if (ax->total_steps == 0u) continue; /* não participa do segmento atual */
 8003c76:	6a3b      	ldr	r3, [r7, #32]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d049      	beq.n	8003d12 <motion_select_master_axis_progress+0xfe>

        uint32_t num = ax->emitted_steps; /* progresso acumulado */
 8003c7e:	6a3b      	ldr	r3, [r7, #32]
 8003c80:	689b      	ldr	r3, [r3, #8]
 8003c82:	617b      	str	r3, [r7, #20]
        uint32_t den = ax->total_steps;   /* tamanho do segmento */
 8003c84:	6a3b      	ldr	r3, [r7, #32]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	613b      	str	r3, [r7, #16]
        if (master < 0) { master = (int8_t)axis; m_num = num; m_den = den; }
 8003c8a:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	da08      	bge.n	8003ca4 <motion_select_master_axis_progress+0x90>
 8003c92:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8003c96:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8003c9a:	697b      	ldr	r3, [r7, #20]
 8003c9c:	643b      	str	r3, [r7, #64]	@ 0x40
 8003c9e:	693b      	ldr	r3, [r7, #16]
 8003ca0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003ca2:	e037      	b.n	8003d14 <motion_select_master_axis_progress+0x100>
        else if ((uint64_t)num * (uint64_t)m_den < (uint64_t)m_num * (uint64_t)den) {
 8003ca4:	697b      	ldr	r3, [r7, #20]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	4698      	mov	r8, r3
 8003caa:	4691      	mov	r9, r2
 8003cac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003cae:	2200      	movs	r2, #0
 8003cb0:	469a      	mov	sl, r3
 8003cb2:	4693      	mov	fp, r2
 8003cb4:	fb0a f209 	mul.w	r2, sl, r9
 8003cb8:	fb08 f30b 	mul.w	r3, r8, fp
 8003cbc:	4413      	add	r3, r2
 8003cbe:	fba8 010a 	umull	r0, r1, r8, sl
 8003cc2:	440b      	add	r3, r1
 8003cc4:	4619      	mov	r1, r3
 8003cc6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003cc8:	2200      	movs	r2, #0
 8003cca:	60bb      	str	r3, [r7, #8]
 8003ccc:	60fa      	str	r2, [r7, #12]
 8003cce:	693b      	ldr	r3, [r7, #16]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	603b      	str	r3, [r7, #0]
 8003cd4:	607a      	str	r2, [r7, #4]
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	683a      	ldr	r2, [r7, #0]
 8003cda:	fb02 f203 	mul.w	r2, r2, r3
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	68be      	ldr	r6, [r7, #8]
 8003ce2:	fb06 f303 	mul.w	r3, r6, r3
 8003ce6:	4413      	add	r3, r2
 8003ce8:	68ba      	ldr	r2, [r7, #8]
 8003cea:	683e      	ldr	r6, [r7, #0]
 8003cec:	fba2 4506 	umull	r4, r5, r2, r6
 8003cf0:	442b      	add	r3, r5
 8003cf2:	461d      	mov	r5, r3
 8003cf4:	42a0      	cmp	r0, r4
 8003cf6:	eb71 0305 	sbcs.w	r3, r1, r5
 8003cfa:	d20b      	bcs.n	8003d14 <motion_select_master_axis_progress+0x100>
            master = (int8_t)axis; m_num = num; m_den = den;
 8003cfc:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8003d00:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8003d04:	697b      	ldr	r3, [r7, #20]
 8003d06:	643b      	str	r3, [r7, #64]	@ 0x40
 8003d08:	693b      	ldr	r3, [r7, #16]
 8003d0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003d0c:	e002      	b.n	8003d14 <motion_select_master_axis_progress+0x100>
        if (rem_total == 0u) continue; /* não escolher quem já acabou de vez */
 8003d0e:	bf00      	nop
 8003d10:	e000      	b.n	8003d14 <motion_select_master_axis_progress+0x100>
        if (ax->total_steps == 0u) continue; /* não participa do segmento atual */
 8003d12:	bf00      	nop
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003d14:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8003d18:	3301      	adds	r3, #1
 8003d1a:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 8003d1e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8003d22:	2b02      	cmp	r3, #2
 8003d24:	d985      	bls.n	8003c32 <motion_select_master_axis_progress+0x1e>
        }
    }

    /* 2) Fallback: se ninguém do segmento atual tem rem_total>0, escolha
          o eixo com MAIOR rem_total geral (apontando para o próximo da fila). */
    if (master < 0) {
 8003d26:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	da37      	bge.n	8003d9e <motion_select_master_axis_progress+0x18a>
        uint32_t best_rem = 0u;
 8003d2e:	2300      	movs	r3, #0
 8003d30:	637b      	str	r3, [r7, #52]	@ 0x34
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003d32:	2300      	movs	r3, #0
 8003d34:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8003d38:	e02d      	b.n	8003d96 <motion_select_master_axis_progress+0x182>
            const motion_axis_state_t *ax = &g_axis_state[axis];
 8003d3a:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8003d3e:	4613      	mov	r3, r2
 8003d40:	005b      	lsls	r3, r3, #1
 8003d42:	4413      	add	r3, r2
 8003d44:	011b      	lsls	r3, r3, #4
 8003d46:	4a1a      	ldr	r2, [pc, #104]	@ (8003db0 <motion_select_master_axis_progress+0x19c>)
 8003d48:	4413      	add	r3, r2
 8003d4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            uint32_t active = (ax->total_steps > ax->emitted_steps)
 8003d4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d4e:	681a      	ldr	r2, [r3, #0]
 8003d50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d52:	689b      	ldr	r3, [r3, #8]
                              ? (ax->total_steps - ax->emitted_steps) : 0u;
 8003d54:	429a      	cmp	r2, r3
 8003d56:	d905      	bls.n	8003d64 <motion_select_master_axis_progress+0x150>
 8003d58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d5a:	681a      	ldr	r2, [r3, #0]
 8003d5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d5e:	689b      	ldr	r3, [r3, #8]
 8003d60:	1ad3      	subs	r3, r2, r3
 8003d62:	e000      	b.n	8003d66 <motion_select_master_axis_progress+0x152>
 8003d64:	2300      	movs	r3, #0
            uint32_t active = (ax->total_steps > ax->emitted_steps)
 8003d66:	62bb      	str	r3, [r7, #40]	@ 0x28
            uint32_t rem_total = active + g_queue_rem_steps[axis];
 8003d68:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003d6c:	4a11      	ldr	r2, [pc, #68]	@ (8003db4 <motion_select_master_axis_progress+0x1a0>)
 8003d6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d72:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003d74:	4413      	add	r3, r2
 8003d76:	627b      	str	r3, [r7, #36]	@ 0x24
            if (rem_total > best_rem) { best_rem = rem_total; master = (int8_t)axis; }
 8003d78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d7c:	429a      	cmp	r2, r3
 8003d7e:	d905      	bls.n	8003d8c <motion_select_master_axis_progress+0x178>
 8003d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d82:	637b      	str	r3, [r7, #52]	@ 0x34
 8003d84:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003d88:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003d8c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003d90:	3301      	adds	r3, #1
 8003d92:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8003d96:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003d9a:	2b02      	cmp	r3, #2
 8003d9c:	d9cd      	bls.n	8003d3a <motion_select_master_axis_progress+0x126>
        }
    }

    return master;
 8003d9e:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 8003da2:	4618      	mov	r0, r3
 8003da4:	3748      	adds	r7, #72	@ 0x48
 8003da6:	46bd      	mov	sp, r7
 8003da8:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003dac:	4770      	bx	lr
 8003dae:	bf00      	nop
 8003db0:	2000019c 	.word	0x2000019c
 8003db4:	20002e38 	.word	0x20002e38

08003db8 <motion_total_for_axis>:
#endif /* MOTION_PROGRESS_MODE */
/* =======================
 *  Helpers de acesso por eixo
 * ======================= */
static inline uint32_t motion_total_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 8003db8:	b480      	push	{r7}
 8003dba:	b083      	sub	sp, #12
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
 8003dc0:	460b      	mov	r3, r1
 8003dc2:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 8003dc4:	78fb      	ldrb	r3, [r7, #3]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d002      	beq.n	8003dd0 <motion_total_for_axis+0x18>
 8003dca:	2b01      	cmp	r3, #1
 8003dcc:	d003      	beq.n	8003dd6 <motion_total_for_axis+0x1e>
 8003dce:	e005      	b.n	8003ddc <motion_total_for_axis+0x24>
        case AXIS_X: return req->sx;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	685b      	ldr	r3, [r3, #4]
 8003dd4:	e004      	b.n	8003de0 <motion_total_for_axis+0x28>
        case AXIS_Y: return req->sy;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	68db      	ldr	r3, [r3, #12]
 8003dda:	e001      	b.n	8003de0 <motion_total_for_axis+0x28>
        case AXIS_Z:
        default:     return req->sz;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	695b      	ldr	r3, [r3, #20]
    }
}
 8003de0:	4618      	mov	r0, r3
 8003de2:	370c      	adds	r7, #12
 8003de4:	46bd      	mov	sp, r7
 8003de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dea:	4770      	bx	lr

08003dec <motion_velocity_for_axis>:

static inline uint16_t motion_velocity_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 8003dec:	b480      	push	{r7}
 8003dee:	b083      	sub	sp, #12
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
 8003df4:	460b      	mov	r3, r1
 8003df6:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 8003df8:	78fb      	ldrb	r3, [r7, #3]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d002      	beq.n	8003e04 <motion_velocity_for_axis+0x18>
 8003dfe:	2b01      	cmp	r3, #1
 8003e00:	d003      	beq.n	8003e0a <motion_velocity_for_axis+0x1e>
 8003e02:	e005      	b.n	8003e10 <motion_velocity_for_axis+0x24>
        case AXIS_X: return req->vx;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	885b      	ldrh	r3, [r3, #2]
 8003e08:	e004      	b.n	8003e14 <motion_velocity_for_axis+0x28>
        case AXIS_Y: return req->vy;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	891b      	ldrh	r3, [r3, #8]
 8003e0e:	e001      	b.n	8003e14 <motion_velocity_for_axis+0x28>
        case AXIS_Z:
        default:     return req->vz;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	8a1b      	ldrh	r3, [r3, #16]
    }
}
 8003e14:	4618      	mov	r0, r3
 8003e16:	370c      	adds	r7, #12
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1e:	4770      	bx	lr

08003e20 <motion_kp_for_axis>:

static inline uint16_t motion_kp_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 8003e20:	b480      	push	{r7}
 8003e22:	b083      	sub	sp, #12
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
 8003e28:	460b      	mov	r3, r1
 8003e2a:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 8003e2c:	78fb      	ldrb	r3, [r7, #3]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d002      	beq.n	8003e38 <motion_kp_for_axis+0x18>
 8003e32:	2b01      	cmp	r3, #1
 8003e34:	d003      	beq.n	8003e3e <motion_kp_for_axis+0x1e>
 8003e36:	e005      	b.n	8003e44 <motion_kp_for_axis+0x24>
        case AXIS_X: return req->kp_x;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	8b1b      	ldrh	r3, [r3, #24]
 8003e3c:	e004      	b.n	8003e48 <motion_kp_for_axis+0x28>
        case AXIS_Y: return req->kp_y;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	8bdb      	ldrh	r3, [r3, #30]
 8003e42:	e001      	b.n	8003e48 <motion_kp_for_axis+0x28>
        case AXIS_Z:
        default:     return req->kp_z;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
    }
}
 8003e48:	4618      	mov	r0, r3
 8003e4a:	370c      	adds	r7, #12
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e52:	4770      	bx	lr

08003e54 <motion_ki_for_axis>:

static inline uint16_t motion_ki_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 8003e54:	b480      	push	{r7}
 8003e56:	b083      	sub	sp, #12
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
 8003e5c:	460b      	mov	r3, r1
 8003e5e:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 8003e60:	78fb      	ldrb	r3, [r7, #3]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d002      	beq.n	8003e6c <motion_ki_for_axis+0x18>
 8003e66:	2b01      	cmp	r3, #1
 8003e68:	d003      	beq.n	8003e72 <motion_ki_for_axis+0x1e>
 8003e6a:	e005      	b.n	8003e78 <motion_ki_for_axis+0x24>
        case AXIS_X: return req->ki_x;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	8b5b      	ldrh	r3, [r3, #26]
 8003e70:	e004      	b.n	8003e7c <motion_ki_for_axis+0x28>
        case AXIS_Y: return req->ki_y;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	8c1b      	ldrh	r3, [r3, #32]
 8003e76:	e001      	b.n	8003e7c <motion_ki_for_axis+0x28>
        case AXIS_Z:
        default:     return req->ki_z;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
    }
}
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	370c      	adds	r7, #12
 8003e80:	46bd      	mov	sp, r7
 8003e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e86:	4770      	bx	lr

08003e88 <motion_kd_for_axis>:

static inline uint16_t motion_kd_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 8003e88:	b480      	push	{r7}
 8003e8a:	b083      	sub	sp, #12
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
 8003e90:	460b      	mov	r3, r1
 8003e92:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 8003e94:	78fb      	ldrb	r3, [r7, #3]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d002      	beq.n	8003ea0 <motion_kd_for_axis+0x18>
 8003e9a:	2b01      	cmp	r3, #1
 8003e9c:	d003      	beq.n	8003ea6 <motion_kd_for_axis+0x1e>
 8003e9e:	e005      	b.n	8003eac <motion_kd_for_axis+0x24>
        case AXIS_X: return req->kd_x;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	8b9b      	ldrh	r3, [r3, #28]
 8003ea4:	e004      	b.n	8003eb0 <motion_kd_for_axis+0x28>
        case AXIS_Y: return req->kd_y;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8003eaa:	e001      	b.n	8003eb0 <motion_kd_for_axis+0x28>
        case AXIS_Z:
        default:     return req->kd_z;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    }
}
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	370c      	adds	r7, #12
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eba:	4770      	bx	lr

08003ebc <motion_clamp_error>:

static inline int8_t motion_clamp_error(int32_t value) {
 8003ebc:	b480      	push	{r7}
 8003ebe:	b083      	sub	sp, #12
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
    if (value > 127)  return 127;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2b7f      	cmp	r3, #127	@ 0x7f
 8003ec8:	dd01      	ble.n	8003ece <motion_clamp_error+0x12>
 8003eca:	237f      	movs	r3, #127	@ 0x7f
 8003ecc:	e008      	b.n	8003ee0 <motion_clamp_error+0x24>
    if (value < -128) return -128;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	f113 0f80 	cmn.w	r3, #128	@ 0x80
 8003ed4:	da02      	bge.n	8003edc <motion_clamp_error+0x20>
 8003ed6:	f06f 037f 	mvn.w	r3, #127	@ 0x7f
 8003eda:	e001      	b.n	8003ee0 <motion_clamp_error+0x24>
    return (int8_t)value;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	b25b      	sxtb	r3, r3
}
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	370c      	adds	r7, #12
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eea:	4770      	bx	lr

08003eec <motion_microsteps_allowed>:

/* =======================
 *  Helpers de microsteps (validação/normalização)
 * ======================= */
static inline uint8_t motion_microsteps_allowed(uint16_t ms)
{
 8003eec:	b480      	push	{r7}
 8003eee:	b083      	sub	sp, #12
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	80fb      	strh	r3, [r7, #6]
    switch (ms) {
 8003ef6:	88fb      	ldrh	r3, [r7, #6]
 8003ef8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003efc:	d022      	beq.n	8003f44 <motion_microsteps_allowed+0x58>
 8003efe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f02:	dc21      	bgt.n	8003f48 <motion_microsteps_allowed+0x5c>
 8003f04:	2b80      	cmp	r3, #128	@ 0x80
 8003f06:	d01d      	beq.n	8003f44 <motion_microsteps_allowed+0x58>
 8003f08:	2b80      	cmp	r3, #128	@ 0x80
 8003f0a:	dc1d      	bgt.n	8003f48 <motion_microsteps_allowed+0x5c>
 8003f0c:	2b40      	cmp	r3, #64	@ 0x40
 8003f0e:	d019      	beq.n	8003f44 <motion_microsteps_allowed+0x58>
 8003f10:	2b40      	cmp	r3, #64	@ 0x40
 8003f12:	dc19      	bgt.n	8003f48 <motion_microsteps_allowed+0x5c>
 8003f14:	2b02      	cmp	r3, #2
 8003f16:	dc10      	bgt.n	8003f3a <motion_microsteps_allowed+0x4e>
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	dc13      	bgt.n	8003f44 <motion_microsteps_allowed+0x58>
 8003f1c:	e014      	b.n	8003f48 <motion_microsteps_allowed+0x5c>
 8003f1e:	3b04      	subs	r3, #4
 8003f20:	4a0d      	ldr	r2, [pc, #52]	@ (8003f58 <motion_microsteps_allowed+0x6c>)
 8003f22:	fa22 f303 	lsr.w	r3, r2, r3
 8003f26:	f003 0301 	and.w	r3, r3, #1
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	bf14      	ite	ne
 8003f2e:	2301      	movne	r3, #1
 8003f30:	2300      	moveq	r3, #0
 8003f32:	b2db      	uxtb	r3, r3
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d105      	bne.n	8003f44 <motion_microsteps_allowed+0x58>
 8003f38:	e006      	b.n	8003f48 <motion_microsteps_allowed+0x5c>
 8003f3a:	2b20      	cmp	r3, #32
 8003f3c:	dc04      	bgt.n	8003f48 <motion_microsteps_allowed+0x5c>
 8003f3e:	2b04      	cmp	r3, #4
 8003f40:	daed      	bge.n	8003f1e <motion_microsteps_allowed+0x32>
 8003f42:	e001      	b.n	8003f48 <motion_microsteps_allowed+0x5c>
        case 1u: case 2u: case 4u: case 8u:
        case 16u: case 32u: case 64u: case 128u: case 256u:
            return 1u;
 8003f44:	2301      	movs	r3, #1
 8003f46:	e000      	b.n	8003f4a <motion_microsteps_allowed+0x5e>
        default:
            return 0u;
 8003f48:	2300      	movs	r3, #0
    }
}
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	370c      	adds	r7, #12
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f54:	4770      	bx	lr
 8003f56:	bf00      	nop
 8003f58:	10001011 	.word	0x10001011

08003f5c <motion_apply_friction>:

#if MOTION_FRICTION_ENABLE
static inline uint32_t motion_apply_friction(uint8_t axis, uint32_t v_cmd_sps)
{
 8003f5c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003f60:	b088      	sub	sp, #32
 8003f62:	af00      	add	r7, sp, #0
 8003f64:	6039      	str	r1, [r7, #0]
 8003f66:	4601      	mov	r1, r0
 8003f68:	71f9      	strb	r1, [r7, #7]
    uint32_t v = v_cmd_sps;
 8003f6a:	6839      	ldr	r1, [r7, #0]
 8003f6c:	61f9      	str	r1, [r7, #28]
    if (v == 0u) return 0u;
 8003f6e:	69f9      	ldr	r1, [r7, #28]
 8003f70:	2900      	cmp	r1, #0
 8003f72:	d101      	bne.n	8003f78 <motion_apply_friction+0x1c>
 8003f74:	2300      	movs	r3, #0
 8003f76:	e050      	b.n	800401a <motion_apply_friction+0xbe>
    if (axis >= MOTION_AXIS_COUNT) return v;
 8003f78:	79f9      	ldrb	r1, [r7, #7]
 8003f7a:	2902      	cmp	r1, #2
 8003f7c:	d901      	bls.n	8003f82 <motion_apply_friction+0x26>
 8003f7e:	69fb      	ldr	r3, [r7, #28]
 8003f80:	e04b      	b.n	800401a <motion_apply_friction+0xbe>
    if (!g_axis_friction_enabled[axis]) return v;
 8003f82:	79f9      	ldrb	r1, [r7, #7]
 8003f84:	4827      	ldr	r0, [pc, #156]	@ (8004024 <motion_apply_friction+0xc8>)
 8003f86:	5c41      	ldrb	r1, [r0, r1]
 8003f88:	b2c9      	uxtb	r1, r1
 8003f8a:	2900      	cmp	r1, #0
 8003f8c:	d101      	bne.n	8003f92 <motion_apply_friction+0x36>
 8003f8e:	69fb      	ldr	r3, [r7, #28]
 8003f90:	e043      	b.n	800401a <motion_apply_friction+0xbe>

    uint32_t C    = g_axis_friction_C_sps[axis];
 8003f92:	79f9      	ldrb	r1, [r7, #7]
 8003f94:	4824      	ldr	r0, [pc, #144]	@ (8004028 <motion_apply_friction+0xcc>)
 8003f96:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
 8003f9a:	61b9      	str	r1, [r7, #24]
    uint16_t B_pm = g_axis_friction_B_pm[axis];
 8003f9c:	79f9      	ldrb	r1, [r7, #7]
 8003f9e:	4823      	ldr	r0, [pc, #140]	@ (800402c <motion_apply_friction+0xd0>)
 8003fa0:	f830 1011 	ldrh.w	r1, [r0, r1, lsl #1]
 8003fa4:	82f9      	strh	r1, [r7, #22]

    /* Região de atrito estático: se v <= C, motor não "anda" */
    if (v <= C) {
 8003fa6:	69f8      	ldr	r0, [r7, #28]
 8003fa8:	69b9      	ldr	r1, [r7, #24]
 8003faa:	4288      	cmp	r0, r1
 8003fac:	d801      	bhi.n	8003fb2 <motion_apply_friction+0x56>
        return 0u;
 8003fae:	2300      	movs	r3, #0
 8003fb0:	e033      	b.n	800401a <motion_apply_friction+0xbe>
    }

    /* Tira o offset C (Coulomb) */
    uint32_t v_after_c = v - C;
 8003fb2:	69f8      	ldr	r0, [r7, #28]
 8003fb4:	69b9      	ldr	r1, [r7, #24]
 8003fb6:	1a41      	subs	r1, r0, r1
 8003fb8:	6139      	str	r1, [r7, #16]

    /* Atrito viscoso proporcional à velocidade: B% de v_cmd */
    uint32_t visc = (uint32_t)(((uint64_t)v * (uint64_t)B_pm) / 1000u);
 8003fba:	69f9      	ldr	r1, [r7, #28]
 8003fbc:	2000      	movs	r0, #0
 8003fbe:	4688      	mov	r8, r1
 8003fc0:	4681      	mov	r9, r0
 8003fc2:	8af9      	ldrh	r1, [r7, #22]
 8003fc4:	2000      	movs	r0, #0
 8003fc6:	460a      	mov	r2, r1
 8003fc8:	4603      	mov	r3, r0
 8003fca:	fb02 f009 	mul.w	r0, r2, r9
 8003fce:	fb08 f103 	mul.w	r1, r8, r3
 8003fd2:	4401      	add	r1, r0
 8003fd4:	fba8 4502 	umull	r4, r5, r8, r2
 8003fd8:	194b      	adds	r3, r1, r5
 8003fda:	461d      	mov	r5, r3
 8003fdc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003fe0:	f04f 0300 	mov.w	r3, #0
 8003fe4:	4620      	mov	r0, r4
 8003fe6:	4629      	mov	r1, r5
 8003fe8:	f7fc f992 	bl	8000310 <__aeabi_uldivmod>
 8003fec:	4602      	mov	r2, r0
 8003fee:	460b      	mov	r3, r1
 8003ff0:	4613      	mov	r3, r2
 8003ff2:	60fb      	str	r3, [r7, #12]

    if (visc >= v_after_c) {
 8003ff4:	68fa      	ldr	r2, [r7, #12]
 8003ff6:	693b      	ldr	r3, [r7, #16]
 8003ff8:	429a      	cmp	r2, r3
 8003ffa:	d301      	bcc.n	8004000 <motion_apply_friction+0xa4>
        return 0u;
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	e00c      	b.n	800401a <motion_apply_friction+0xbe>
    }

    v = v_after_c - visc;
 8004000:	693a      	ldr	r2, [r7, #16]
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	1ad3      	subs	r3, r2, r3
 8004006:	61fb      	str	r3, [r7, #28]

    if (v > MOTION_MAX_SPS) v = MOTION_MAX_SPS;
 8004008:	69fb      	ldr	r3, [r7, #28]
 800400a:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 800400e:	4293      	cmp	r3, r2
 8004010:	d902      	bls.n	8004018 <motion_apply_friction+0xbc>
 8004012:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8004016:	61fb      	str	r3, [r7, #28]
    return v;
 8004018:	69fb      	ldr	r3, [r7, #28]
}
 800401a:	4618      	mov	r0, r3
 800401c:	3720      	adds	r7, #32
 800401e:	46bd      	mov	sp, r7
 8004020:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004024:	20002ea0 	.word	0x20002ea0
 8004028:	20002ea4 	.word	0x20002ea4
 800402c:	20002eb0 	.word	0x20002eb0

08004030 <motion_refresh_status_locked>:
}

/* =======================
 *  Status e fila
 * ======================= */
static void motion_refresh_status_locked(void) {
 8004030:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004034:	b0ab      	sub	sp, #172	@ 0xac
 8004036:	af00      	add	r7, sp, #0
    /* depth reportado cabe em 8 bits; faz clamp para 255 */
    uint32_t depth32 = (uint32_t)g_queue_count + (uint32_t)(g_has_active_segment ? 1u : 0u);
 8004038:	4bbd      	ldr	r3, [pc, #756]	@ (8004330 <motion_refresh_status_locked+0x300>)
 800403a:	881b      	ldrh	r3, [r3, #0]
 800403c:	461a      	mov	r2, r3
 800403e:	4bbd      	ldr	r3, [pc, #756]	@ (8004334 <motion_refresh_status_locked+0x304>)
 8004040:	781b      	ldrb	r3, [r3, #0]
 8004042:	b2db      	uxtb	r3, r3
 8004044:	2b00      	cmp	r3, #0
 8004046:	d001      	beq.n	800404c <motion_refresh_status_locked+0x1c>
 8004048:	2301      	movs	r3, #1
 800404a:	e000      	b.n	800404e <motion_refresh_status_locked+0x1e>
 800404c:	2300      	movs	r3, #0
 800404e:	4413      	add	r3, r2
 8004050:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (depth32 > 255u) depth32 = 255u;
 8004054:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004058:	2bff      	cmp	r3, #255	@ 0xff
 800405a:	d902      	bls.n	8004062 <motion_refresh_status_locked+0x32>
 800405c:	23ff      	movs	r3, #255	@ 0xff
 800405e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    g_status.queue_depth = (uint8_t)depth32;
 8004062:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004066:	b2db      	uxtb	r3, r3
 8004068:	4ab3      	ldr	r2, [pc, #716]	@ (8004338 <motion_refresh_status_locked+0x308>)
 800406a:	7053      	strb	r3, [r2, #1]

    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800406c:	2300      	movs	r3, #0
 800406e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
 8004072:	e179      	b.n	8004368 <motion_refresh_status_locked+0x338>
        const motion_axis_state_t *ax = &g_axis_state[axis];
 8004074:	f897 20a3 	ldrb.w	r2, [r7, #163]	@ 0xa3
 8004078:	4613      	mov	r3, r2
 800407a:	005b      	lsls	r3, r3, #1
 800407c:	4413      	add	r3, r2
 800407e:	011b      	lsls	r3, r3, #4
 8004080:	4aae      	ldr	r2, [pc, #696]	@ (800433c <motion_refresh_status_locked+0x30c>)
 8004082:	4413      	add	r3, r2
 8004084:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
        uint32_t total = ax->total_steps;
 8004088:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
        uint32_t emitted = ax->emitted_steps;
 8004092:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004096:	689b      	ldr	r3, [r3, #8]
 8004098:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
        uint8_t pct = 0u;
 800409c:	2300      	movs	r3, #0
 800409e:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

        if (g_has_active_segment && total > 0u) {
 80040a2:	4ba4      	ldr	r3, [pc, #656]	@ (8004334 <motion_refresh_status_locked+0x304>)
 80040a4:	781b      	ldrb	r3, [r3, #0]
 80040a6:	b2db      	uxtb	r3, r3
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d04c      	beq.n	8004146 <motion_refresh_status_locked+0x116>
 80040ac:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d048      	beq.n	8004146 <motion_refresh_status_locked+0x116>
            uint64_t scaled = (uint64_t)emitted * 100u;
 80040b4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80040b8:	2200      	movs	r2, #0
 80040ba:	663b      	str	r3, [r7, #96]	@ 0x60
 80040bc:	667a      	str	r2, [r7, #100]	@ 0x64
 80040be:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 80040c2:	1891      	adds	r1, r2, r2
 80040c4:	6239      	str	r1, [r7, #32]
 80040c6:	415b      	adcs	r3, r3
 80040c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80040ca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80040ce:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80040d0:	eb12 0801 	adds.w	r8, r2, r1
 80040d4:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80040d6:	eb43 0901 	adc.w	r9, r3, r1
 80040da:	f04f 0200 	mov.w	r2, #0
 80040de:	f04f 0300 	mov.w	r3, #0
 80040e2:	ea4f 1349 	mov.w	r3, r9, lsl #5
 80040e6:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 80040ea:	ea4f 1248 	mov.w	r2, r8, lsl #5
 80040ee:	eb18 0102 	adds.w	r1, r8, r2
 80040f2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80040f4:	eb49 0303 	adc.w	r3, r9, r3
 80040f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80040fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80040fc:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 8004100:	4602      	mov	r2, r0
 8004102:	189b      	adds	r3, r3, r2
 8004104:	61bb      	str	r3, [r7, #24]
 8004106:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004108:	460a      	mov	r2, r1
 800410a:	4153      	adcs	r3, r2
 800410c:	61fb      	str	r3, [r7, #28]
 800410e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004112:	e9c7 2320 	strd	r2, r3, [r7, #128]	@ 0x80
            pct = (uint8_t)(scaled / total);
 8004116:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800411a:	2200      	movs	r2, #0
 800411c:	643b      	str	r3, [r7, #64]	@ 0x40
 800411e:	647a      	str	r2, [r7, #68]	@ 0x44
 8004120:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004124:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004128:	f7fc f8f2 	bl	8000310 <__aeabi_uldivmod>
 800412c:	4602      	mov	r2, r0
 800412e:	460b      	mov	r3, r1
 8004130:	4613      	mov	r3, r2
 8004132:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
            if (pct > 100u) pct = 100u;
 8004136:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
 800413a:	2b64      	cmp	r3, #100	@ 0x64
 800413c:	d95a      	bls.n	80041f4 <motion_refresh_status_locked+0x1c4>
 800413e:	2364      	movs	r3, #100	@ 0x64
 8004140:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
        if (g_has_active_segment && total > 0u) {
 8004144:	e056      	b.n	80041f4 <motion_refresh_status_locked+0x1c4>
        } else if (total == 0u && g_has_active_segment) {
 8004146:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800414a:	2b00      	cmp	r3, #0
 800414c:	d108      	bne.n	8004160 <motion_refresh_status_locked+0x130>
 800414e:	4b79      	ldr	r3, [pc, #484]	@ (8004334 <motion_refresh_status_locked+0x304>)
 8004150:	781b      	ldrb	r3, [r3, #0]
 8004152:	b2db      	uxtb	r3, r3
 8004154:	2b00      	cmp	r3, #0
 8004156:	d003      	beq.n	8004160 <motion_refresh_status_locked+0x130>
            pct = 100u;
 8004158:	2364      	movs	r3, #100	@ 0x64
 800415a:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
 800415e:	e04a      	b.n	80041f6 <motion_refresh_status_locked+0x1c6>
        } else if (!g_has_active_segment && total > 0u) {
 8004160:	4b74      	ldr	r3, [pc, #464]	@ (8004334 <motion_refresh_status_locked+0x304>)
 8004162:	781b      	ldrb	r3, [r3, #0]
 8004164:	b2db      	uxtb	r3, r3
 8004166:	2b00      	cmp	r3, #0
 8004168:	d145      	bne.n	80041f6 <motion_refresh_status_locked+0x1c6>
 800416a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800416e:	2b00      	cmp	r3, #0
 8004170:	d041      	beq.n	80041f6 <motion_refresh_status_locked+0x1c6>
            pct = (emitted >= total) ? 100u : (uint8_t)(((uint64_t)emitted * 100u) / total);
 8004172:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8004176:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800417a:	429a      	cmp	r2, r3
 800417c:	d236      	bcs.n	80041ec <motion_refresh_status_locked+0x1bc>
 800417e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004182:	2200      	movs	r2, #0
 8004184:	469a      	mov	sl, r3
 8004186:	4693      	mov	fp, r2
 8004188:	4652      	mov	r2, sl
 800418a:	465b      	mov	r3, fp
 800418c:	1891      	adds	r1, r2, r2
 800418e:	6139      	str	r1, [r7, #16]
 8004190:	415b      	adcs	r3, r3
 8004192:	617b      	str	r3, [r7, #20]
 8004194:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004198:	eb12 040a 	adds.w	r4, r2, sl
 800419c:	eb43 050b 	adc.w	r5, r3, fp
 80041a0:	f04f 0200 	mov.w	r2, #0
 80041a4:	f04f 0300 	mov.w	r3, #0
 80041a8:	016b      	lsls	r3, r5, #5
 80041aa:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 80041ae:	0162      	lsls	r2, r4, #5
 80041b0:	18a1      	adds	r1, r4, r2
 80041b2:	60b9      	str	r1, [r7, #8]
 80041b4:	eb45 0303 	adc.w	r3, r5, r3
 80041b8:	60fb      	str	r3, [r7, #12]
 80041ba:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80041be:	460b      	mov	r3, r1
 80041c0:	eb13 030a 	adds.w	r3, r3, sl
 80041c4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80041c6:	4613      	mov	r3, r2
 80041c8:	eb43 030b 	adc.w	r3, r3, fp
 80041cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80041ce:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80041d2:	2200      	movs	r2, #0
 80041d4:	633b      	str	r3, [r7, #48]	@ 0x30
 80041d6:	637a      	str	r2, [r7, #52]	@ 0x34
 80041d8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80041dc:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 80041e0:	f7fc f896 	bl	8000310 <__aeabi_uldivmod>
 80041e4:	4602      	mov	r2, r0
 80041e6:	460b      	mov	r3, r1
 80041e8:	b2d3      	uxtb	r3, r2
 80041ea:	e000      	b.n	80041ee <motion_refresh_status_locked+0x1be>
 80041ec:	2364      	movs	r3, #100	@ 0x64
 80041ee:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
 80041f2:	e000      	b.n	80041f6 <motion_refresh_status_locked+0x1c6>
        if (g_has_active_segment && total > 0u) {
 80041f4:	bf00      	nop

        /* Erro em UNIDADES DE PASSOS (alinhado ao PI de posição)
         * desired_steps = passos emitidos no segmento (target_steps)
         * actual_steps  = encoder_rel convertido para passos DDA
         */
        int64_t enc_rel = g_encoder_position[axis] - g_encoder_origin[axis];
 80041f6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80041fa:	4a51      	ldr	r2, [pc, #324]	@ (8004340 <motion_refresh_status_locked+0x310>)
 80041fc:	00db      	lsls	r3, r3, #3
 80041fe:	4413      	add	r3, r2
 8004200:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004204:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004208:	4a4e      	ldr	r2, [pc, #312]	@ (8004344 <motion_refresh_status_locked+0x314>)
 800420a:	00db      	lsls	r3, r3, #3
 800420c:	4413      	add	r3, r2
 800420e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004212:	1a86      	subs	r6, r0, r2
 8004214:	603e      	str	r6, [r7, #0]
 8004216:	eb61 0303 	sbc.w	r3, r1, r3
 800421a:	607b      	str	r3, [r7, #4]
 800421c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004220:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
        if (enc_rel > (int64_t)INT32_MAX) enc_rel = INT32_MAX;
 8004224:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8004228:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 800422c:	f173 0300 	sbcs.w	r3, r3, #0
 8004230:	db06      	blt.n	8004240 <motion_refresh_status_locked+0x210>
 8004232:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8004236:	f04f 0300 	mov.w	r3, #0
 800423a:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
 800423e:	e00c      	b.n	800425a <motion_refresh_status_locked+0x22a>
        else if (enc_rel < (int64_t)INT32_MIN) enc_rel = INT32_MIN;
 8004240:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8004244:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8004248:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 800424c:	da05      	bge.n	800425a <motion_refresh_status_locked+0x22a>
 800424e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004252:	f04f 33ff 	mov.w	r3, #4294967295
 8004256:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
        int64_t num = enc_rel * (int64_t)dda_steps_per_rev_axis(axis);
 800425a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800425e:	4618      	mov	r0, r3
 8004260:	f7fe feec 	bl	800303c <dda_steps_per_rev_axis>
 8004264:	4603      	mov	r3, r0
 8004266:	2200      	movs	r2, #0
 8004268:	65bb      	str	r3, [r7, #88]	@ 0x58
 800426a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800426c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004270:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 8004274:	4602      	mov	r2, r0
 8004276:	fb02 f203 	mul.w	r2, r2, r3
 800427a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800427e:	e9c7 0116 	strd	r0, r1, [r7, #88]	@ 0x58
 8004282:	fb01 f303 	mul.w	r3, r1, r3
 8004286:	441a      	add	r2, r3
 8004288:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800428c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800428e:	fba3 1301 	umull	r1, r3, r3, r1
 8004292:	657b      	str	r3, [r7, #84]	@ 0x54
 8004294:	460b      	mov	r3, r1
 8004296:	653b      	str	r3, [r7, #80]	@ 0x50
 8004298:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800429a:	18d3      	adds	r3, r2, r3
 800429c:	657b      	str	r3, [r7, #84]	@ 0x54
 800429e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80042a2:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78
 80042a6:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78
        int32_t actual_steps = (ENC_COUNTS_PER_REV[axis]
 80042aa:	f897 20a3 	ldrb.w	r2, [r7, #163]	@ 0xa3
 80042ae:	4b26      	ldr	r3, [pc, #152]	@ (8004348 <motion_refresh_status_locked+0x318>)
 80042b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
                                ? (int32_t)(num / (int64_t)ENC_COUNTS_PER_REV[axis])
                                : 0);
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d011      	beq.n	80042dc <motion_refresh_status_locked+0x2ac>
                                ? (int32_t)(num / (int64_t)ENC_COUNTS_PER_REV[axis])
 80042b8:	f897 20a3 	ldrb.w	r2, [r7, #163]	@ 0xa3
 80042bc:	4b22      	ldr	r3, [pc, #136]	@ (8004348 <motion_refresh_status_locked+0x318>)
 80042be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80042c2:	2200      	movs	r2, #0
 80042c4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80042c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80042c8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80042cc:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 80042d0:	f7fb ffce 	bl	8000270 <__aeabi_ldivmod>
 80042d4:	4602      	mov	r2, r0
 80042d6:	460b      	mov	r3, r1
                                : 0);
 80042d8:	4613      	mov	r3, r2
 80042da:	e000      	b.n	80042de <motion_refresh_status_locked+0x2ae>
 80042dc:	2300      	movs	r3, #0
        int32_t actual_steps = (ENC_COUNTS_PER_REV[axis]
 80042de:	677b      	str	r3, [r7, #116]	@ 0x74
        int32_t desired_steps = (int32_t)ax->target_steps;
 80042e0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	673b      	str	r3, [r7, #112]	@ 0x70
        int32_t err = desired_steps - actual_steps;
 80042e8:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80042ea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80042ec:	1ad3      	subs	r3, r2, r3
 80042ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
        int8_t  err8 = motion_clamp_error(err);
 80042f0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80042f2:	f7ff fde3 	bl	8003ebc <motion_clamp_error>
 80042f6:	4603      	mov	r3, r0
 80042f8:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

        switch (axis) {
 80042fc:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004300:	2b00      	cmp	r3, #0
 8004302:	d002      	beq.n	800430a <motion_refresh_status_locked+0x2da>
 8004304:	2b01      	cmp	r3, #1
 8004306:	d009      	beq.n	800431c <motion_refresh_status_locked+0x2ec>
 8004308:	e020      	b.n	800434c <motion_refresh_status_locked+0x31c>
            case AXIS_X: g_status.pctX = pct; g_status.pidErrX = err8; break;
 800430a:	4a0b      	ldr	r2, [pc, #44]	@ (8004338 <motion_refresh_status_locked+0x308>)
 800430c:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
 8004310:	7093      	strb	r3, [r2, #2]
 8004312:	4a09      	ldr	r2, [pc, #36]	@ (8004338 <motion_refresh_status_locked+0x308>)
 8004314:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8004318:	7153      	strb	r3, [r2, #5]
 800431a:	e020      	b.n	800435e <motion_refresh_status_locked+0x32e>
            case AXIS_Y: g_status.pctY = pct; g_status.pidErrY = err8; break;
 800431c:	4a06      	ldr	r2, [pc, #24]	@ (8004338 <motion_refresh_status_locked+0x308>)
 800431e:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
 8004322:	70d3      	strb	r3, [r2, #3]
 8004324:	4a04      	ldr	r2, [pc, #16]	@ (8004338 <motion_refresh_status_locked+0x308>)
 8004326:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800432a:	7193      	strb	r3, [r2, #6]
 800432c:	e017      	b.n	800435e <motion_refresh_status_locked+0x32e>
 800432e:	bf00      	nop
 8004330:	20002e32 	.word	0x20002e32
 8004334:	2000022c 	.word	0x2000022c
 8004338:	20000194 	.word	0x20000194
 800433c:	2000019c 	.word	0x2000019c
 8004340:	20002e48 	.word	0x20002e48
 8004344:	20002e70 	.word	0x20002e70
 8004348:	08012d08 	.word	0x08012d08
            case AXIS_Z:
            default:     g_status.pctZ = pct; g_status.pidErrZ = err8; break;
 800434c:	4a0c      	ldr	r2, [pc, #48]	@ (8004380 <motion_refresh_status_locked+0x350>)
 800434e:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
 8004352:	7113      	strb	r3, [r2, #4]
 8004354:	4a0a      	ldr	r2, [pc, #40]	@ (8004380 <motion_refresh_status_locked+0x350>)
 8004356:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800435a:	71d3      	strb	r3, [r2, #7]
 800435c:	bf00      	nop
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800435e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8004362:	3301      	adds	r3, #1
 8004364:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
 8004368:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800436c:	2b02      	cmp	r3, #2
 800436e:	f67f ae81 	bls.w	8004074 <motion_refresh_status_locked+0x44>
        }
    }
}
 8004372:	bf00      	nop
 8004374:	bf00      	nop
 8004376:	37ac      	adds	r7, #172	@ 0xac
 8004378:	46bd      	mov	sp, r7
 800437a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800437e:	bf00      	nop
 8004380:	20000194 	.word	0x20000194

08004384 <motion_stop_all_axes_locked>:


static void motion_stop_all_axes_locked(void) {
 8004384:	b580      	push	{r7, lr}
 8004386:	b082      	sub	sp, #8
 8004388:	af00      	add	r7, sp, #0
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800438a:	2300      	movs	r3, #0
 800438c:	71fb      	strb	r3, [r7, #7]
 800438e:	e045      	b.n	800441c <motion_stop_all_axes_locked+0x98>
        motion_hw_step_low(axis);
 8004390:	79fb      	ldrb	r3, [r7, #7]
 8004392:	4618      	mov	r0, r3
 8004394:	f7fe fd38 	bl	8002e08 <motion_hw_step_low>
        motion_hw_enable(axis, 0u);
 8004398:	79fb      	ldrb	r3, [r7, #7]
 800439a:	2100      	movs	r1, #0
 800439c:	4618      	mov	r0, r3
 800439e:	f7fe fccf 	bl	8002d40 <motion_hw_enable>

        motion_axis_state_t *ax = &g_axis_state[axis];
 80043a2:	79fa      	ldrb	r2, [r7, #7]
 80043a4:	4613      	mov	r3, r2
 80043a6:	005b      	lsls	r3, r3, #1
 80043a8:	4413      	add	r3, r2
 80043aa:	011b      	lsls	r3, r3, #4
 80043ac:	4a1f      	ldr	r2, [pc, #124]	@ (800442c <motion_stop_all_axes_locked+0xa8>)
 80043ae:	4413      	add	r3, r2
 80043b0:	603b      	str	r3, [r7, #0]
        ax->total_steps       = 0u;
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	2200      	movs	r2, #0
 80043b6:	601a      	str	r2, [r3, #0]
        ax->target_steps      = 0u;
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	2200      	movs	r2, #0
 80043bc:	605a      	str	r2, [r3, #4]
        ax->emitted_steps     = 0u;
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	2200      	movs	r2, #0
 80043c2:	609a      	str	r2, [r3, #8]

        ax->velocity_per_tick = 0u;
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	2200      	movs	r2, #0
 80043c8:	819a      	strh	r2, [r3, #12]
        ax->kp = 0u; ax->ki = 0u; ax->kd = 0u;
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	2200      	movs	r2, #0
 80043ce:	81da      	strh	r2, [r3, #14]
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	2200      	movs	r2, #0
 80043d4:	821a      	strh	r2, [r3, #16]
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	2200      	movs	r2, #0
 80043da:	825a      	strh	r2, [r3, #18]

        /* limpa controle de pulso/guardas */
        ax->step_high         = 0u;
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	2200      	movs	r2, #0
 80043e0:	751a      	strb	r2, [r3, #20]
        ax->step_low          = 0u;
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	2200      	movs	r2, #0
 80043e6:	755a      	strb	r2, [r3, #21]
        ax->en_settle_ticks   = 0u;
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	2200      	movs	r2, #0
 80043ec:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
        ax->dir_settle_ticks  = 0u;
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	2200      	movs	r2, #0
 80043f4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

        /* limpa DDA/rampa */
        ax->dda_accum_q16     = 0u;
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	2200      	movs	r2, #0
 80043fc:	619a      	str	r2, [r3, #24]
        ax->dda_inc_q16       = 0u;
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	2200      	movs	r2, #0
 8004402:	61da      	str	r2, [r3, #28]
        ax->v_target_sps      = 0u;
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	2200      	movs	r2, #0
 8004408:	621a      	str	r2, [r3, #32]
        ax->v_actual_sps      = 0u;
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	2200      	movs	r2, #0
 800440e:	625a      	str	r2, [r3, #36]	@ 0x24
        ax->accel_sps2        = 0u;
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	2200      	movs	r2, #0
 8004414:	629a      	str	r2, [r3, #40]	@ 0x28
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004416:	79fb      	ldrb	r3, [r7, #7]
 8004418:	3301      	adds	r3, #1
 800441a:	71fb      	strb	r3, [r7, #7]
 800441c:	79fb      	ldrb	r3, [r7, #7]
 800441e:	2b02      	cmp	r3, #2
 8004420:	d9b6      	bls.n	8004390 <motion_stop_all_axes_locked+0xc>
    }
}
 8004422:	bf00      	nop
 8004424:	bf00      	nop
 8004426:	3708      	adds	r7, #8
 8004428:	46bd      	mov	sp, r7
 800442a:	bd80      	pop	{r7, pc}
 800442c:	2000019c 	.word	0x2000019c

08004430 <motion_queue_clear_locked>:


static void motion_queue_clear_locked(void) {
 8004430:	b480      	push	{r7}
 8004432:	b083      	sub	sp, #12
 8004434:	af00      	add	r7, sp, #0
    g_queue_head = 0u;
 8004436:	4b0f      	ldr	r3, [pc, #60]	@ (8004474 <motion_queue_clear_locked+0x44>)
 8004438:	2200      	movs	r2, #0
 800443a:	701a      	strb	r2, [r3, #0]
    g_queue_tail = 0u;
 800443c:	4b0e      	ldr	r3, [pc, #56]	@ (8004478 <motion_queue_clear_locked+0x48>)
 800443e:	2200      	movs	r2, #0
 8004440:	701a      	strb	r2, [r3, #0]
    g_queue_count = 0u;
 8004442:	4b0e      	ldr	r3, [pc, #56]	@ (800447c <motion_queue_clear_locked+0x4c>)
 8004444:	2200      	movs	r2, #0
 8004446:	801a      	strh	r2, [r3, #0]
    for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) g_queue_rem_steps[a] = 0u;
 8004448:	2300      	movs	r3, #0
 800444a:	71fb      	strb	r3, [r7, #7]
 800444c:	e007      	b.n	800445e <motion_queue_clear_locked+0x2e>
 800444e:	79fb      	ldrb	r3, [r7, #7]
 8004450:	4a0b      	ldr	r2, [pc, #44]	@ (8004480 <motion_queue_clear_locked+0x50>)
 8004452:	2100      	movs	r1, #0
 8004454:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8004458:	79fb      	ldrb	r3, [r7, #7]
 800445a:	3301      	adds	r3, #1
 800445c:	71fb      	strb	r3, [r7, #7]
 800445e:	79fb      	ldrb	r3, [r7, #7]
 8004460:	2b02      	cmp	r3, #2
 8004462:	d9f4      	bls.n	800444e <motion_queue_clear_locked+0x1e>
}
 8004464:	bf00      	nop
 8004466:	bf00      	nop
 8004468:	370c      	adds	r7, #12
 800446a:	46bd      	mov	sp, r7
 800446c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004470:	4770      	bx	lr
 8004472:	bf00      	nop
 8004474:	20002e30 	.word	0x20002e30
 8004478:	20002e31 	.word	0x20002e31
 800447c:	20002e32 	.word	0x20002e32
 8004480:	20002e38 	.word	0x20002e38

08004484 <motion_queue_push_locked>:

static proto_result_t motion_queue_push_locked(const move_queue_add_req_t *req) {
 8004484:	b5b0      	push	{r4, r5, r7, lr}
 8004486:	b084      	sub	sp, #16
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
    if (g_queue_count >= MOTION_QUEUE_CAPACITY)
 800448c:	4b22      	ldr	r3, [pc, #136]	@ (8004518 <motion_queue_push_locked+0x94>)
 800448e:	881b      	ldrh	r3, [r3, #0]
 8004490:	2bff      	cmp	r3, #255	@ 0xff
 8004492:	d902      	bls.n	800449a <motion_queue_push_locked+0x16>
        return PROTO_ERR_RANGE;
 8004494:	f06f 0303 	mvn.w	r3, #3
 8004498:	e039      	b.n	800450e <motion_queue_push_locked+0x8a>
    g_queue[g_queue_tail].req = *req;
 800449a:	4b20      	ldr	r3, [pc, #128]	@ (800451c <motion_queue_push_locked+0x98>)
 800449c:	781b      	ldrb	r3, [r3, #0]
 800449e:	4619      	mov	r1, r3
 80044a0:	4a1f      	ldr	r2, [pc, #124]	@ (8004520 <motion_queue_push_locked+0x9c>)
 80044a2:	232c      	movs	r3, #44	@ 0x2c
 80044a4:	fb01 f303 	mul.w	r3, r1, r3
 80044a8:	441a      	add	r2, r3
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	4614      	mov	r4, r2
 80044ae:	461d      	mov	r5, r3
 80044b0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80044b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80044b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80044b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80044b8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80044bc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    g_queue_tail = (uint8_t)((g_queue_tail + 1u) % MOTION_QUEUE_CAPACITY);
 80044c0:	4b16      	ldr	r3, [pc, #88]	@ (800451c <motion_queue_push_locked+0x98>)
 80044c2:	781b      	ldrb	r3, [r3, #0]
 80044c4:	3301      	adds	r3, #1
 80044c6:	b2da      	uxtb	r2, r3
 80044c8:	4b14      	ldr	r3, [pc, #80]	@ (800451c <motion_queue_push_locked+0x98>)
 80044ca:	701a      	strb	r2, [r3, #0]
    ++g_queue_count;
 80044cc:	4b12      	ldr	r3, [pc, #72]	@ (8004518 <motion_queue_push_locked+0x94>)
 80044ce:	881b      	ldrh	r3, [r3, #0]
 80044d0:	3301      	adds	r3, #1
 80044d2:	b29a      	uxth	r2, r3
 80044d4:	4b10      	ldr	r3, [pc, #64]	@ (8004518 <motion_queue_push_locked+0x94>)
 80044d6:	801a      	strh	r2, [r3, #0]
    /* Atualiza soma de passos restantes na FILA (por eixo) */
    for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 80044d8:	2300      	movs	r3, #0
 80044da:	73fb      	strb	r3, [r7, #15]
 80044dc:	e011      	b.n	8004502 <motion_queue_push_locked+0x7e>
        g_queue_rem_steps[a] += motion_total_for_axis(req, a);
 80044de:	7bfb      	ldrb	r3, [r7, #15]
 80044e0:	4619      	mov	r1, r3
 80044e2:	6878      	ldr	r0, [r7, #4]
 80044e4:	f7ff fc68 	bl	8003db8 <motion_total_for_axis>
 80044e8:	4601      	mov	r1, r0
 80044ea:	7bfb      	ldrb	r3, [r7, #15]
 80044ec:	4a0d      	ldr	r2, [pc, #52]	@ (8004524 <motion_queue_push_locked+0xa0>)
 80044ee:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80044f2:	7bfb      	ldrb	r3, [r7, #15]
 80044f4:	440a      	add	r2, r1
 80044f6:	490b      	ldr	r1, [pc, #44]	@ (8004524 <motion_queue_push_locked+0xa0>)
 80044f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 80044fc:	7bfb      	ldrb	r3, [r7, #15]
 80044fe:	3301      	adds	r3, #1
 8004500:	73fb      	strb	r3, [r7, #15]
 8004502:	7bfb      	ldrb	r3, [r7, #15]
 8004504:	2b02      	cmp	r3, #2
 8004506:	d9ea      	bls.n	80044de <motion_queue_push_locked+0x5a>
    }
    motion_refresh_status_locked();
 8004508:	f7ff fd92 	bl	8004030 <motion_refresh_status_locked>
    return PROTO_OK;
 800450c:	2300      	movs	r3, #0
}
 800450e:	4618      	mov	r0, r3
 8004510:	3710      	adds	r7, #16
 8004512:	46bd      	mov	sp, r7
 8004514:	bdb0      	pop	{r4, r5, r7, pc}
 8004516:	bf00      	nop
 8004518:	20002e32 	.word	0x20002e32
 800451c:	20002e31 	.word	0x20002e31
 8004520:	20000230 	.word	0x20000230
 8004524:	20002e38 	.word	0x20002e38

08004528 <motion_queue_pop_locked>:

static int motion_queue_pop_locked(move_queue_add_req_t *out) {
 8004528:	b5b0      	push	{r4, r5, r7, lr}
 800452a:	b090      	sub	sp, #64	@ 0x40
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
    if (g_queue_count == 0u) return 0;
 8004530:	4b34      	ldr	r3, [pc, #208]	@ (8004604 <motion_queue_pop_locked+0xdc>)
 8004532:	881b      	ldrh	r3, [r3, #0]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d101      	bne.n	800453c <motion_queue_pop_locked+0x14>
 8004538:	2300      	movs	r3, #0
 800453a:	e05f      	b.n	80045fc <motion_queue_pop_locked+0xd4>
    move_queue_add_req_t tmp = g_queue[g_queue_head].req;
 800453c:	4b32      	ldr	r3, [pc, #200]	@ (8004608 <motion_queue_pop_locked+0xe0>)
 800453e:	781b      	ldrb	r3, [r3, #0]
 8004540:	4619      	mov	r1, r3
 8004542:	4a32      	ldr	r2, [pc, #200]	@ (800460c <motion_queue_pop_locked+0xe4>)
 8004544:	232c      	movs	r3, #44	@ 0x2c
 8004546:	fb01 f303 	mul.w	r3, r1, r3
 800454a:	4413      	add	r3, r2
 800454c:	f107 040c 	add.w	r4, r7, #12
 8004550:	461d      	mov	r5, r3
 8004552:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004554:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004556:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004558:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800455a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800455e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    if (out) *out = tmp;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d00b      	beq.n	8004580 <motion_queue_pop_locked+0x58>
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	461d      	mov	r5, r3
 800456c:	f107 040c 	add.w	r4, r7, #12
 8004570:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004572:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004574:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004576:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004578:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800457c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
    g_queue_head = (uint8_t)((g_queue_head + 1u) % MOTION_QUEUE_CAPACITY);
 8004580:	4b21      	ldr	r3, [pc, #132]	@ (8004608 <motion_queue_pop_locked+0xe0>)
 8004582:	781b      	ldrb	r3, [r3, #0]
 8004584:	3301      	adds	r3, #1
 8004586:	b2da      	uxtb	r2, r3
 8004588:	4b1f      	ldr	r3, [pc, #124]	@ (8004608 <motion_queue_pop_locked+0xe0>)
 800458a:	701a      	strb	r2, [r3, #0]
    --g_queue_count;
 800458c:	4b1d      	ldr	r3, [pc, #116]	@ (8004604 <motion_queue_pop_locked+0xdc>)
 800458e:	881b      	ldrh	r3, [r3, #0]
 8004590:	3b01      	subs	r3, #1
 8004592:	b29a      	uxth	r2, r3
 8004594:	4b1b      	ldr	r3, [pc, #108]	@ (8004604 <motion_queue_pop_locked+0xdc>)
 8004596:	801a      	strh	r2, [r3, #0]
    /* Remove da soma de fila aquilo que saiu da fila */
    for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 8004598:	2300      	movs	r3, #0
 800459a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800459e:	e028      	b.n	80045f2 <motion_queue_pop_locked+0xca>
        uint32_t s = motion_total_for_axis(&tmp, a);
 80045a0:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80045a4:	f107 030c 	add.w	r3, r7, #12
 80045a8:	4611      	mov	r1, r2
 80045aa:	4618      	mov	r0, r3
 80045ac:	f7ff fc04 	bl	8003db8 <motion_total_for_axis>
 80045b0:	63b8      	str	r0, [r7, #56]	@ 0x38
        if (g_queue_rem_steps[a] >= s) g_queue_rem_steps[a] -= s;
 80045b2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80045b6:	4a16      	ldr	r2, [pc, #88]	@ (8004610 <motion_queue_pop_locked+0xe8>)
 80045b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045bc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80045be:	429a      	cmp	r2, r3
 80045c0:	d80c      	bhi.n	80045dc <motion_queue_pop_locked+0xb4>
 80045c2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80045c6:	4a12      	ldr	r2, [pc, #72]	@ (8004610 <motion_queue_pop_locked+0xe8>)
 80045c8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80045cc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80045d0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80045d2:	1a8a      	subs	r2, r1, r2
 80045d4:	490e      	ldr	r1, [pc, #56]	@ (8004610 <motion_queue_pop_locked+0xe8>)
 80045d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80045da:	e005      	b.n	80045e8 <motion_queue_pop_locked+0xc0>
        else g_queue_rem_steps[a] = 0u;
 80045dc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80045e0:	4a0b      	ldr	r2, [pc, #44]	@ (8004610 <motion_queue_pop_locked+0xe8>)
 80045e2:	2100      	movs	r1, #0
 80045e4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 80045e8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80045ec:	3301      	adds	r3, #1
 80045ee:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80045f2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80045f6:	2b02      	cmp	r3, #2
 80045f8:	d9d2      	bls.n	80045a0 <motion_queue_pop_locked+0x78>
    }
    return 1;
 80045fa:	2301      	movs	r3, #1
}
 80045fc:	4618      	mov	r0, r3
 80045fe:	3740      	adds	r7, #64	@ 0x40
 8004600:	46bd      	mov	sp, r7
 8004602:	bdb0      	pop	{r4, r5, r7, pc}
 8004604:	20002e32 	.word	0x20002e32
 8004608:	20002e30 	.word	0x20002e30
 800460c:	20000230 	.word	0x20000230
 8004610:	20002e38 	.word	0x20002e38

08004614 <motion_begin_segment_locked>:

static void motion_begin_segment_locked(const move_queue_add_req_t *seg) {
 8004614:	b580      	push	{r7, lr}
 8004616:	b086      	sub	sp, #24
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
    if (!seg) return;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2b00      	cmp	r3, #0
 8004620:	f000 80b2 	beq.w	8004788 <motion_begin_segment_locked+0x174>

    g_has_active_segment = 1u;
 8004624:	4b5a      	ldr	r3, [pc, #360]	@ (8004790 <motion_begin_segment_locked+0x17c>)
 8004626:	2201      	movs	r2, #1
 8004628:	701a      	strb	r2, [r3, #0]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800462a:	2300      	movs	r3, #0
 800462c:	75fb      	strb	r3, [r7, #23]
 800462e:	e0a3      	b.n	8004778 <motion_begin_segment_locked+0x164>
        motion_axis_state_t *ax = &g_axis_state[axis];
 8004630:	7dfa      	ldrb	r2, [r7, #23]
 8004632:	4613      	mov	r3, r2
 8004634:	005b      	lsls	r3, r3, #1
 8004636:	4413      	add	r3, r2
 8004638:	011b      	lsls	r3, r3, #4
 800463a:	4a56      	ldr	r2, [pc, #344]	@ (8004794 <motion_begin_segment_locked+0x180>)
 800463c:	4413      	add	r3, r2
 800463e:	613b      	str	r3, [r7, #16]
        uint32_t total   = motion_total_for_axis(seg, axis);
 8004640:	7dfb      	ldrb	r3, [r7, #23]
 8004642:	4619      	mov	r1, r3
 8004644:	6878      	ldr	r0, [r7, #4]
 8004646:	f7ff fbb7 	bl	8003db8 <motion_total_for_axis>
 800464a:	60f8      	str	r0, [r7, #12]
        uint16_t velTick = motion_velocity_for_axis(seg, axis);
 800464c:	7dfb      	ldrb	r3, [r7, #23]
 800464e:	4619      	mov	r1, r3
 8004650:	6878      	ldr	r0, [r7, #4]
 8004652:	f7ff fbcb 	bl	8003dec <motion_velocity_for_axis>
 8004656:	4603      	mov	r3, r0
 8004658:	817b      	strh	r3, [r7, #10]

        ax->total_steps       = total;
 800465a:	693b      	ldr	r3, [r7, #16]
 800465c:	68fa      	ldr	r2, [r7, #12]
 800465e:	601a      	str	r2, [r3, #0]
        ax->target_steps      = 0u;
 8004660:	693b      	ldr	r3, [r7, #16]
 8004662:	2200      	movs	r2, #0
 8004664:	605a      	str	r2, [r3, #4]
        ax->emitted_steps     = 0u;
 8004666:	693b      	ldr	r3, [r7, #16]
 8004668:	2200      	movs	r2, #0
 800466a:	609a      	str	r2, [r3, #8]

        ax->velocity_per_tick = velTick;
 800466c:	693b      	ldr	r3, [r7, #16]
 800466e:	897a      	ldrh	r2, [r7, #10]
 8004670:	819a      	strh	r2, [r3, #12]
        ax->kp = motion_kp_for_axis(seg, axis);
 8004672:	7dfb      	ldrb	r3, [r7, #23]
 8004674:	4619      	mov	r1, r3
 8004676:	6878      	ldr	r0, [r7, #4]
 8004678:	f7ff fbd2 	bl	8003e20 <motion_kp_for_axis>
 800467c:	4603      	mov	r3, r0
 800467e:	461a      	mov	r2, r3
 8004680:	693b      	ldr	r3, [r7, #16]
 8004682:	81da      	strh	r2, [r3, #14]
        ax->ki = motion_ki_for_axis(seg, axis);
 8004684:	7dfb      	ldrb	r3, [r7, #23]
 8004686:	4619      	mov	r1, r3
 8004688:	6878      	ldr	r0, [r7, #4]
 800468a:	f7ff fbe3 	bl	8003e54 <motion_ki_for_axis>
 800468e:	4603      	mov	r3, r0
 8004690:	461a      	mov	r2, r3
 8004692:	693b      	ldr	r3, [r7, #16]
 8004694:	821a      	strh	r2, [r3, #16]
        ax->kd = motion_kd_for_axis(seg, axis);
 8004696:	7dfb      	ldrb	r3, [r7, #23]
 8004698:	4619      	mov	r1, r3
 800469a:	6878      	ldr	r0, [r7, #4]
 800469c:	f7ff fbf4 	bl	8003e88 <motion_kd_for_axis>
 80046a0:	4603      	mov	r3, r0
 80046a2:	461a      	mov	r2, r3
 80046a4:	693b      	ldr	r3, [r7, #16]
 80046a6:	825a      	strh	r2, [r3, #18]

        /* guardas para atender DIR/ENABLE timings do TMC5160 */
        ax->step_high         = 0u;
 80046a8:	693b      	ldr	r3, [r7, #16]
 80046aa:	2200      	movs	r2, #0
 80046ac:	751a      	strb	r2, [r3, #20]
        ax->step_low          = 0u; 
 80046ae:	693b      	ldr	r3, [r7, #16]
 80046b0:	2200      	movs	r2, #0
 80046b2:	755a      	strb	r2, [r3, #21]
        ax->en_settle_ticks   = (total > 0u) ? MOTION_ENABLE_SETTLE_TICKS : 0u;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d001      	beq.n	80046be <motion_begin_segment_locked+0xaa>
 80046ba:	2202      	movs	r2, #2
 80046bc:	e000      	b.n	80046c0 <motion_begin_segment_locked+0xac>
 80046be:	2200      	movs	r2, #0
 80046c0:	693b      	ldr	r3, [r7, #16]
 80046c2:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
        ax->dir_settle_ticks  = MOTION_DIR_SETUP_TICKS;
 80046c6:	693b      	ldr	r3, [r7, #16]
 80046c8:	2201      	movs	r2, #1
 80046ca:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

        ax->dda_accum_q16     = 0u;
 80046ce:	693b      	ldr	r3, [r7, #16]
 80046d0:	2200      	movs	r2, #0
 80046d2:	619a      	str	r2, [r3, #24]
        ax->dda_inc_q16       = 0u;
 80046d4:	693b      	ldr	r3, [r7, #16]
 80046d6:	2200      	movs	r2, #0
 80046d8:	61da      	str	r2, [r3, #28]
        ax->v_target_sps      = ((uint32_t)velTick) * 1000u;  /* steps/s alvo (derivado do seu campo) */
 80046da:	897b      	ldrh	r3, [r7, #10]
 80046dc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80046e0:	fb03 f202 	mul.w	r2, r3, r2
 80046e4:	693b      	ldr	r3, [r7, #16]
 80046e6:	621a      	str	r2, [r3, #32]
        if (ax->v_target_sps > MOTION_MAX_SPS) ax->v_target_sps = MOTION_MAX_SPS;
 80046e8:	693b      	ldr	r3, [r7, #16]
 80046ea:	6a1b      	ldr	r3, [r3, #32]
 80046ec:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d903      	bls.n	80046fc <motion_begin_segment_locked+0xe8>
 80046f4:	693b      	ldr	r3, [r7, #16]
 80046f6:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 80046fa:	621a      	str	r2, [r3, #32]
        /* Preserva v_actual_sps ao encadear segmentos (rampa só no início da lista) */
        if (g_status.state != MOTION_RUNNING) {
 80046fc:	4b26      	ldr	r3, [pc, #152]	@ (8004798 <motion_begin_segment_locked+0x184>)
 80046fe:	781b      	ldrb	r3, [r3, #0]
 8004700:	b2db      	uxtb	r3, r3
 8004702:	2b02      	cmp	r3, #2
 8004704:	d002      	beq.n	800470c <motion_begin_segment_locked+0xf8>
            ax->v_actual_sps  = 0u;
 8004706:	693b      	ldr	r3, [r7, #16]
 8004708:	2200      	movs	r2, #0
 800470a:	625a      	str	r2, [r3, #36]	@ 0x24
        }
        ax->accel_sps2        = DEMO_ACCEL_SPS2;
 800470c:	693b      	ldr	r3, [r7, #16]
 800470e:	4a23      	ldr	r2, [pc, #140]	@ (800479c <motion_begin_segment_locked+0x188>)
 8004710:	629a      	str	r2, [r3, #40]	@ 0x28

        motion_hw_step_low(axis);
 8004712:	7dfb      	ldrb	r3, [r7, #23]
 8004714:	4618      	mov	r0, r3
 8004716:	f7fe fb77 	bl	8002e08 <motion_hw_step_low>
        motion_hw_set_dir(axis, (uint8_t)((seg->dirMask >> axis) & 0x1u));
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	785b      	ldrb	r3, [r3, #1]
 800471e:	461a      	mov	r2, r3
 8004720:	7dfb      	ldrb	r3, [r7, #23]
 8004722:	fa42 f303 	asr.w	r3, r2, r3
 8004726:	b2db      	uxtb	r3, r3
 8004728:	f003 0301 	and.w	r3, r3, #1
 800472c:	b2da      	uxtb	r2, r3
 800472e:	7dfb      	ldrb	r3, [r7, #23]
 8004730:	4611      	mov	r1, r2
 8004732:	4618      	mov	r0, r3
 8004734:	f7fe fac4 	bl	8002cc0 <motion_hw_set_dir>

        if (total > 0u) motion_hw_enable(axis, 1u);
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d005      	beq.n	800474a <motion_begin_segment_locked+0x136>
 800473e:	7dfb      	ldrb	r3, [r7, #23]
 8004740:	2101      	movs	r1, #1
 8004742:	4618      	mov	r0, r3
 8004744:	f7fe fafc 	bl	8002d40 <motion_hw_enable>
 8004748:	e004      	b.n	8004754 <motion_begin_segment_locked+0x140>
        else            motion_hw_enable(axis, 0u);
 800474a:	7dfb      	ldrb	r3, [r7, #23]
 800474c:	2100      	movs	r1, #0
 800474e:	4618      	mov	r0, r3
 8004750:	f7fe faf6 	bl	8002d40 <motion_hw_enable>

        /* Não zera origem automaticamente; mantém a referência definida via set_origin */
        g_encoder_delta_tick[axis] = 0;
 8004754:	7dfb      	ldrb	r3, [r7, #23]
 8004756:	4a12      	ldr	r2, [pc, #72]	@ (80047a0 <motion_begin_segment_locked+0x18c>)
 8004758:	2100      	movs	r1, #0
 800475a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        g_pi_i_accum[axis] = 0;
 800475e:	7dfb      	ldrb	r3, [r7, #23]
 8004760:	4a10      	ldr	r2, [pc, #64]	@ (80047a4 <motion_begin_segment_locked+0x190>)
 8004762:	2100      	movs	r1, #0
 8004764:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        g_pi_prev_err[axis] = 0;
 8004768:	7dfb      	ldrb	r3, [r7, #23]
 800476a:	4a0f      	ldr	r2, [pc, #60]	@ (80047a8 <motion_begin_segment_locked+0x194>)
 800476c:	2100      	movs	r1, #0
 800476e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004772:	7dfb      	ldrb	r3, [r7, #23]
 8004774:	3301      	adds	r3, #1
 8004776:	75fb      	strb	r3, [r7, #23]
 8004778:	7dfb      	ldrb	r3, [r7, #23]
 800477a:	2b02      	cmp	r3, #2
 800477c:	f67f af58 	bls.w	8004630 <motion_begin_segment_locked+0x1c>
    }
#if MOTION_FRICTION_ENABLE
    motion_auto_friction_on_segment_begin_locked(seg);
 8004780:	6878      	ldr	r0, [r7, #4]
 8004782:	f7fe fe59 	bl	8003438 <motion_auto_friction_on_segment_begin_locked>
 8004786:	e000      	b.n	800478a <motion_begin_segment_locked+0x176>
    if (!seg) return;
 8004788:	bf00      	nop
           (unsigned)seg->vx, (unsigned)seg->vy, (unsigned)seg->vz,
           (unsigned long)motion_total_for_axis(seg, AXIS_X),
           (unsigned long)motion_total_for_axis(seg, AXIS_Y),
           (unsigned long)motion_total_for_axis(seg, AXIS_Z));
#endif
}
 800478a:	3718      	adds	r7, #24
 800478c:	46bd      	mov	sp, r7
 800478e:	bd80      	pop	{r7, pc}
 8004790:	2000022c 	.word	0x2000022c
 8004794:	2000019c 	.word	0x2000019c
 8004798:	20000194 	.word	0x20000194
 800479c:	00030d40 	.word	0x00030d40
 80047a0:	20002e88 	.word	0x20002e88
 80047a4:	20002ee8 	.word	0x20002ee8
 80047a8:	20002ef4 	.word	0x20002ef4

080047ac <motion_try_start_next_locked>:

static uint8_t motion_try_start_next_locked(void) {
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b08c      	sub	sp, #48	@ 0x30
 80047b0:	af00      	add	r7, sp, #0
    move_queue_add_req_t next;
    if (!motion_queue_pop_locked(&next))
 80047b2:	1d3b      	adds	r3, r7, #4
 80047b4:	4618      	mov	r0, r3
 80047b6:	f7ff feb7 	bl	8004528 <motion_queue_pop_locked>
 80047ba:	4603      	mov	r3, r0
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d101      	bne.n	80047c4 <motion_try_start_next_locked+0x18>
        return 0u;
 80047c0:	2300      	movs	r3, #0
 80047c2:	e007      	b.n	80047d4 <motion_try_start_next_locked+0x28>
    motion_begin_segment_locked(&next);
 80047c4:	1d3b      	adds	r3, r7, #4
 80047c6:	4618      	mov	r0, r3
 80047c8:	f7ff ff24 	bl	8004614 <motion_begin_segment_locked>
    g_active_frame_id = next.frameId;
 80047cc:	793a      	ldrb	r2, [r7, #4]
 80047ce:	4b03      	ldr	r3, [pc, #12]	@ (80047dc <motion_try_start_next_locked+0x30>)
 80047d0:	701a      	strb	r2, [r3, #0]
#if MOTION_DEBUG_FLOW
    printf("[FLOW pop_next id=%u remaining=%u]\\r\\n", (unsigned)g_active_frame_id, (unsigned)g_queue_count);
#endif
    return 1u;
 80047d2:	2301      	movs	r3, #1
}
 80047d4:	4618      	mov	r0, r3
 80047d6:	3730      	adds	r7, #48	@ 0x30
 80047d8:	46bd      	mov	sp, r7
 80047da:	bd80      	pop	{r7, pc}
 80047dc:	20002e34 	.word	0x20002e34

080047e0 <motion_update_encoders>:

/* =======================
 *  Encoders
 * ======================= */
static void motion_update_encoders(void) {
 80047e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80047e4:	b088      	sub	sp, #32
 80047e6:	af00      	add	r7, sp, #0
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80047e8:	2300      	movs	r3, #0
 80047ea:	77fb      	strb	r3, [r7, #31]
 80047ec:	e067      	b.n	80048be <motion_update_encoders+0xde>
        uint32_t now = motion_hw_encoder_read_raw(axis);
 80047ee:	7ffb      	ldrb	r3, [r7, #31]
 80047f0:	4618      	mov	r0, r3
 80047f2:	f7fe fb2d 	bl	8002e50 <motion_hw_encoder_read_raw>
 80047f6:	61b8      	str	r0, [r7, #24]
        uint8_t bits = motion_hw_encoder_bits(axis);
 80047f8:	7ffb      	ldrb	r3, [r7, #31]
 80047fa:	4618      	mov	r0, r3
 80047fc:	f7fe fb50 	bl	8002ea0 <motion_hw_encoder_bits>
 8004800:	4603      	mov	r3, r0
 8004802:	75fb      	strb	r3, [r7, #23]
        if (bits == 16u) {
 8004804:	7dfb      	ldrb	r3, [r7, #23]
 8004806:	2b10      	cmp	r3, #16
 8004808:	d12d      	bne.n	8004866 <motion_update_encoders+0x86>
            uint16_t prev = (uint16_t)g_encoder_last_raw[axis];
 800480a:	7ffb      	ldrb	r3, [r7, #31]
 800480c:	4a30      	ldr	r2, [pc, #192]	@ (80048d0 <motion_update_encoders+0xf0>)
 800480e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004812:	81fb      	strh	r3, [r7, #14]
            int16_t delta = (int16_t)((uint16_t)now - prev);
 8004814:	69bb      	ldr	r3, [r7, #24]
 8004816:	b29a      	uxth	r2, r3
 8004818:	89fb      	ldrh	r3, [r7, #14]
 800481a:	1ad3      	subs	r3, r2, r3
 800481c:	b29b      	uxth	r3, r3
 800481e:	81bb      	strh	r3, [r7, #12]
            g_encoder_last_raw[axis] = (uint16_t)now;
 8004820:	69bb      	ldr	r3, [r7, #24]
 8004822:	b29a      	uxth	r2, r3
 8004824:	7ffb      	ldrb	r3, [r7, #31]
 8004826:	4611      	mov	r1, r2
 8004828:	4a29      	ldr	r2, [pc, #164]	@ (80048d0 <motion_update_encoders+0xf0>)
 800482a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_encoder_position[axis] += delta;
 800482e:	7ffb      	ldrb	r3, [r7, #31]
 8004830:	4a28      	ldr	r2, [pc, #160]	@ (80048d4 <motion_update_encoders+0xf4>)
 8004832:	00db      	lsls	r3, r3, #3
 8004834:	4413      	add	r3, r2
 8004836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800483a:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 800483e:	17c8      	asrs	r0, r1, #31
 8004840:	460c      	mov	r4, r1
 8004842:	4605      	mov	r5, r0
 8004844:	7ff9      	ldrb	r1, [r7, #31]
 8004846:	eb12 0a04 	adds.w	sl, r2, r4
 800484a:	eb43 0b05 	adc.w	fp, r3, r5
 800484e:	4a21      	ldr	r2, [pc, #132]	@ (80048d4 <motion_update_encoders+0xf4>)
 8004850:	00cb      	lsls	r3, r1, #3
 8004852:	4413      	add	r3, r2
 8004854:	e9c3 ab00 	strd	sl, fp, [r3]
            g_encoder_delta_tick[axis] = (int32_t)delta;
 8004858:	7ffb      	ldrb	r3, [r7, #31]
 800485a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800485e:	491e      	ldr	r1, [pc, #120]	@ (80048d8 <motion_update_encoders+0xf8>)
 8004860:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8004864:	e028      	b.n	80048b8 <motion_update_encoders+0xd8>
#if MOTION_DEBUG_ENCODERS
            // Prints antigos removidos; CSV emitido no TIM7
#endif
        } else {
            int32_t delta = (int32_t)(now - g_encoder_last_raw[axis]);
 8004866:	7ffb      	ldrb	r3, [r7, #31]
 8004868:	4a19      	ldr	r2, [pc, #100]	@ (80048d0 <motion_update_encoders+0xf0>)
 800486a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800486e:	69ba      	ldr	r2, [r7, #24]
 8004870:	1ad3      	subs	r3, r2, r3
 8004872:	613b      	str	r3, [r7, #16]
            g_encoder_last_raw[axis] = now;
 8004874:	7ffb      	ldrb	r3, [r7, #31]
 8004876:	4916      	ldr	r1, [pc, #88]	@ (80048d0 <motion_update_encoders+0xf0>)
 8004878:	69ba      	ldr	r2, [r7, #24]
 800487a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            g_encoder_position[axis] += delta;
 800487e:	7ffb      	ldrb	r3, [r7, #31]
 8004880:	4a14      	ldr	r2, [pc, #80]	@ (80048d4 <motion_update_encoders+0xf4>)
 8004882:	00db      	lsls	r3, r3, #3
 8004884:	4413      	add	r3, r2
 8004886:	e9d3 2300 	ldrd	r2, r3, [r3]
 800488a:	6939      	ldr	r1, [r7, #16]
 800488c:	17c8      	asrs	r0, r1, #31
 800488e:	4688      	mov	r8, r1
 8004890:	4681      	mov	r9, r0
 8004892:	7ff9      	ldrb	r1, [r7, #31]
 8004894:	eb12 0008 	adds.w	r0, r2, r8
 8004898:	6038      	str	r0, [r7, #0]
 800489a:	eb43 0309 	adc.w	r3, r3, r9
 800489e:	607b      	str	r3, [r7, #4]
 80048a0:	4a0c      	ldr	r2, [pc, #48]	@ (80048d4 <motion_update_encoders+0xf4>)
 80048a2:	00cb      	lsls	r3, r1, #3
 80048a4:	4413      	add	r3, r2
 80048a6:	e9d7 1200 	ldrd	r1, r2, [r7]
 80048aa:	e9c3 1200 	strd	r1, r2, [r3]
            g_encoder_delta_tick[axis] = delta;
 80048ae:	7ffb      	ldrb	r3, [r7, #31]
 80048b0:	4909      	ldr	r1, [pc, #36]	@ (80048d8 <motion_update_encoders+0xf8>)
 80048b2:	693a      	ldr	r2, [r7, #16]
 80048b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80048b8:	7ffb      	ldrb	r3, [r7, #31]
 80048ba:	3301      	adds	r3, #1
 80048bc:	77fb      	strb	r3, [r7, #31]
 80048be:	7ffb      	ldrb	r3, [r7, #31]
 80048c0:	2b02      	cmp	r3, #2
 80048c2:	d994      	bls.n	80047ee <motion_update_encoders+0xe>
#if MOTION_DEBUG_ENCODERS
            // Prints antigos removidos; CSV emitido no TIM7
#endif
        }
    }
}
 80048c4:	bf00      	nop
 80048c6:	bf00      	nop
 80048c8:	3720      	adds	r7, #32
 80048ca:	46bd      	mov	sp, r7
 80048cc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80048d0:	20002e60 	.word	0x20002e60
 80048d4:	20002e48 	.word	0x20002e48
 80048d8:	20002e88 	.word	0x20002e88

080048dc <motion_send_queue_add_ack>:

/* =======================
 *  Envio de respostas
 * ======================= */
static void motion_send_queue_add_ack(uint8_t frame_id, uint8_t status) {
 80048dc:	b580      	push	{r7, lr}
 80048de:	b088      	sub	sp, #32
 80048e0:	af02      	add	r7, sp, #8
 80048e2:	4603      	mov	r3, r0
 80048e4:	460a      	mov	r2, r1
 80048e6:	71fb      	strb	r3, [r7, #7]
 80048e8:	4613      	mov	r3, r2
 80048ea:	71bb      	strb	r3, [r7, #6]
    uint8_t raw[6];
    move_queue_add_ack_resp_t resp = { frame_id, status };
 80048ec:	79fb      	ldrb	r3, [r7, #7]
 80048ee:	733b      	strb	r3, [r7, #12]
 80048f0:	79bb      	ldrb	r3, [r7, #6]
 80048f2:	737b      	strb	r3, [r7, #13]
    if (move_queue_add_ack_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) {
 80048f4:	f107 0110 	add.w	r1, r7, #16
 80048f8:	f107 030c 	add.w	r3, r7, #12
 80048fc:	2206      	movs	r2, #6
 80048fe:	4618      	mov	r0, r3
 8004900:	f7fc ff18 	bl	8001734 <move_queue_add_ack_resp_encoder>
 8004904:	4603      	mov	r3, r0
 8004906:	2b00      	cmp	r3, #0
 8004908:	d00c      	beq.n	8004924 <motion_send_queue_add_ack+0x48>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "ack", "encode_fail");
 800490a:	4a12      	ldr	r2, [pc, #72]	@ (8004954 <motion_send_queue_add_ack+0x78>)
 800490c:	4b12      	ldr	r3, [pc, #72]	@ (8004958 <motion_send_queue_add_ack+0x7c>)
 800490e:	9301      	str	r3, [sp, #4]
 8004910:	4b12      	ldr	r3, [pc, #72]	@ (800495c <motion_send_queue_add_ack+0x80>)
 8004912:	9300      	str	r3, [sp, #0]
 8004914:	4613      	mov	r3, r2
 8004916:	f06f 0201 	mvn.w	r2, #1
 800491a:	2164      	movs	r1, #100	@ 0x64
 800491c:	2002      	movs	r0, #2
 800491e:	f7fe f8d9 	bl	8002ad4 <log_event_auto>
 8004922:	e014      	b.n	800494e <motion_send_queue_add_ack+0x72>
        return;
    }
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 8004924:	f107 0310 	add.w	r3, r7, #16
 8004928:	2106      	movs	r1, #6
 800492a:	4618      	mov	r0, r3
 800492c:	f002 fdc0 	bl	80074b0 <app_resp_push>
 8004930:	4603      	mov	r3, r0
 8004932:	2b00      	cmp	r3, #0
 8004934:	d00b      	beq.n	800494e <motion_send_queue_add_ack+0x72>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "ack", "queue_full");
 8004936:	4a07      	ldr	r2, [pc, #28]	@ (8004954 <motion_send_queue_add_ack+0x78>)
 8004938:	4b09      	ldr	r3, [pc, #36]	@ (8004960 <motion_send_queue_add_ack+0x84>)
 800493a:	9301      	str	r3, [sp, #4]
 800493c:	4b07      	ldr	r3, [pc, #28]	@ (800495c <motion_send_queue_add_ack+0x80>)
 800493e:	9300      	str	r3, [sp, #0]
 8004940:	4613      	mov	r3, r2
 8004942:	f06f 0203 	mvn.w	r2, #3
 8004946:	2164      	movs	r1, #100	@ 0x64
 8004948:	2002      	movs	r0, #2
 800494a:	f7fe f8c3 	bl	8002ad4 <log_event_auto>
    }
}
 800494e:	3718      	adds	r7, #24
 8004950:	46bd      	mov	sp, r7
 8004952:	bd80      	pop	{r7, pc}
 8004954:	08012520 	.word	0x08012520
 8004958:	08012788 	.word	0x08012788
 800495c:	08012794 	.word	0x08012794
 8004960:	08012798 	.word	0x08012798

08004964 <motion_send_queue_status_response>:

static void motion_send_queue_status_response(uint8_t frame_id) {
 8004964:	b580      	push	{r7, lr}
 8004966:	b08a      	sub	sp, #40	@ 0x28
 8004968:	af02      	add	r7, sp, #8
 800496a:	4603      	mov	r3, r0
 800496c:	71fb      	strb	r3, [r7, #7]
    uint8_t raw[12];
    move_queue_status_resp_t resp = {
 800496e:	79fb      	ldrb	r3, [r7, #7]
 8004970:	733b      	strb	r3, [r7, #12]
        .frameId = frame_id,
        .status  = (uint8_t)g_status.state,
 8004972:	4b27      	ldr	r3, [pc, #156]	@ (8004a10 <motion_send_queue_status_response+0xac>)
 8004974:	781b      	ldrb	r3, [r3, #0]
 8004976:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 8004978:	737b      	strb	r3, [r7, #13]
        .pidErrX = (uint8_t)g_status.pidErrX,
 800497a:	4b25      	ldr	r3, [pc, #148]	@ (8004a10 <motion_send_queue_status_response+0xac>)
 800497c:	795b      	ldrb	r3, [r3, #5]
 800497e:	b25b      	sxtb	r3, r3
 8004980:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 8004982:	73bb      	strb	r3, [r7, #14]
        .pidErrY = (uint8_t)g_status.pidErrY,
 8004984:	4b22      	ldr	r3, [pc, #136]	@ (8004a10 <motion_send_queue_status_response+0xac>)
 8004986:	799b      	ldrb	r3, [r3, #6]
 8004988:	b25b      	sxtb	r3, r3
 800498a:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 800498c:	73fb      	strb	r3, [r7, #15]
        .pidErrZ = (uint8_t)g_status.pidErrZ,
 800498e:	4b20      	ldr	r3, [pc, #128]	@ (8004a10 <motion_send_queue_status_response+0xac>)
 8004990:	79db      	ldrb	r3, [r3, #7]
 8004992:	b25b      	sxtb	r3, r3
 8004994:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 8004996:	743b      	strb	r3, [r7, #16]
        .pctX    = g_status.pctX,
 8004998:	4b1d      	ldr	r3, [pc, #116]	@ (8004a10 <motion_send_queue_status_response+0xac>)
 800499a:	789b      	ldrb	r3, [r3, #2]
 800499c:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 800499e:	747b      	strb	r3, [r7, #17]
        .pctY    = g_status.pctY,
 80049a0:	4b1b      	ldr	r3, [pc, #108]	@ (8004a10 <motion_send_queue_status_response+0xac>)
 80049a2:	78db      	ldrb	r3, [r3, #3]
 80049a4:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 80049a6:	74bb      	strb	r3, [r7, #18]
        .pctZ    = g_status.pctZ,
 80049a8:	4b19      	ldr	r3, [pc, #100]	@ (8004a10 <motion_send_queue_status_response+0xac>)
 80049aa:	791b      	ldrb	r3, [r3, #4]
 80049ac:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 80049ae:	74fb      	strb	r3, [r7, #19]
    };
    if (move_queue_status_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) {
 80049b0:	f107 0114 	add.w	r1, r7, #20
 80049b4:	f107 030c 	add.w	r3, r7, #12
 80049b8:	220c      	movs	r2, #12
 80049ba:	4618      	mov	r0, r3
 80049bc:	f7fc ff72 	bl	80018a4 <move_queue_status_resp_encoder>
 80049c0:	4603      	mov	r3, r0
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d00c      	beq.n	80049e0 <motion_send_queue_status_response+0x7c>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "status", "encode_fail");
 80049c6:	4a13      	ldr	r2, [pc, #76]	@ (8004a14 <motion_send_queue_status_response+0xb0>)
 80049c8:	4b13      	ldr	r3, [pc, #76]	@ (8004a18 <motion_send_queue_status_response+0xb4>)
 80049ca:	9301      	str	r3, [sp, #4]
 80049cc:	4b13      	ldr	r3, [pc, #76]	@ (8004a1c <motion_send_queue_status_response+0xb8>)
 80049ce:	9300      	str	r3, [sp, #0]
 80049d0:	4613      	mov	r3, r2
 80049d2:	f06f 0201 	mvn.w	r2, #1
 80049d6:	2164      	movs	r1, #100	@ 0x64
 80049d8:	2002      	movs	r0, #2
 80049da:	f7fe f87b 	bl	8002ad4 <log_event_auto>
 80049de:	e014      	b.n	8004a0a <motion_send_queue_status_response+0xa6>
        return;
    }
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 80049e0:	f107 0314 	add.w	r3, r7, #20
 80049e4:	210c      	movs	r1, #12
 80049e6:	4618      	mov	r0, r3
 80049e8:	f002 fd62 	bl	80074b0 <app_resp_push>
 80049ec:	4603      	mov	r3, r0
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d00b      	beq.n	8004a0a <motion_send_queue_status_response+0xa6>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "status", "queue_full");
 80049f2:	4a08      	ldr	r2, [pc, #32]	@ (8004a14 <motion_send_queue_status_response+0xb0>)
 80049f4:	4b0a      	ldr	r3, [pc, #40]	@ (8004a20 <motion_send_queue_status_response+0xbc>)
 80049f6:	9301      	str	r3, [sp, #4]
 80049f8:	4b08      	ldr	r3, [pc, #32]	@ (8004a1c <motion_send_queue_status_response+0xb8>)
 80049fa:	9300      	str	r3, [sp, #0]
 80049fc:	4613      	mov	r3, r2
 80049fe:	f06f 0203 	mvn.w	r2, #3
 8004a02:	2164      	movs	r1, #100	@ 0x64
 8004a04:	2002      	movs	r0, #2
 8004a06:	f7fe f865 	bl	8002ad4 <log_event_auto>
    }
}
 8004a0a:	3720      	adds	r7, #32
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	bd80      	pop	{r7, pc}
 8004a10:	20000194 	.word	0x20000194
 8004a14:	08012520 	.word	0x08012520
 8004a18:	08012788 	.word	0x08012788
 8004a1c:	080127a4 	.word	0x080127a4
 8004a20:	08012798 	.word	0x08012798

08004a24 <motion_send_start_response>:

static void motion_send_start_response(uint8_t frame_id, uint8_t status, uint8_t depth) {
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b088      	sub	sp, #32
 8004a28:	af02      	add	r7, sp, #8
 8004a2a:	4603      	mov	r3, r0
 8004a2c:	71fb      	strb	r3, [r7, #7]
 8004a2e:	460b      	mov	r3, r1
 8004a30:	71bb      	strb	r3, [r7, #6]
 8004a32:	4613      	mov	r3, r2
 8004a34:	717b      	strb	r3, [r7, #5]
    uint8_t raw[6];
    start_move_resp_t resp; resp.frameId = frame_id; resp.status = status; resp.depth = depth;
 8004a36:	79fb      	ldrb	r3, [r7, #7]
 8004a38:	733b      	strb	r3, [r7, #12]
 8004a3a:	79bb      	ldrb	r3, [r7, #6]
 8004a3c:	737b      	strb	r3, [r7, #13]
 8004a3e:	797b      	ldrb	r3, [r7, #5]
 8004a40:	73bb      	strb	r3, [r7, #14]
    if (start_move_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) return;
 8004a42:	f107 0110 	add.w	r1, r7, #16
 8004a46:	f107 030c 	add.w	r3, r7, #12
 8004a4a:	2206      	movs	r2, #6
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	f7fd f819 	bl	8001a84 <start_move_resp_encoder>
 8004a52:	4603      	mov	r3, r0
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d115      	bne.n	8004a84 <motion_send_start_response+0x60>
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 8004a58:	f107 0310 	add.w	r3, r7, #16
 8004a5c:	2106      	movs	r1, #6
 8004a5e:	4618      	mov	r0, r3
 8004a60:	f002 fd26 	bl	80074b0 <app_resp_push>
 8004a64:	4603      	mov	r3, r0
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d00d      	beq.n	8004a86 <motion_send_start_response+0x62>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "start", "resp_queue_full");
 8004a6a:	4a08      	ldr	r2, [pc, #32]	@ (8004a8c <motion_send_start_response+0x68>)
 8004a6c:	4b08      	ldr	r3, [pc, #32]	@ (8004a90 <motion_send_start_response+0x6c>)
 8004a6e:	9301      	str	r3, [sp, #4]
 8004a70:	4b08      	ldr	r3, [pc, #32]	@ (8004a94 <motion_send_start_response+0x70>)
 8004a72:	9300      	str	r3, [sp, #0]
 8004a74:	4613      	mov	r3, r2
 8004a76:	f06f 0203 	mvn.w	r2, #3
 8004a7a:	2164      	movs	r1, #100	@ 0x64
 8004a7c:	2002      	movs	r0, #2
 8004a7e:	f7fe f829 	bl	8002ad4 <log_event_auto>
 8004a82:	e000      	b.n	8004a86 <motion_send_start_response+0x62>
    if (start_move_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) return;
 8004a84:	bf00      	nop
    }
}
 8004a86:	3718      	adds	r7, #24
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	bd80      	pop	{r7, pc}
 8004a8c:	08012520 	.word	0x08012520
 8004a90:	080127ac 	.word	0x080127ac
 8004a94:	080127bc 	.word	0x080127bc

08004a98 <motion_send_move_end_response>:

static void motion_send_move_end_response(uint8_t frame_id, uint8_t status) {
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b088      	sub	sp, #32
 8004a9c:	af02      	add	r7, sp, #8
 8004a9e:	4603      	mov	r3, r0
 8004aa0:	460a      	mov	r2, r1
 8004aa2:	71fb      	strb	r3, [r7, #7]
 8004aa4:	4613      	mov	r3, r2
 8004aa6:	71bb      	strb	r3, [r7, #6]
    uint8_t raw[5];
    move_end_resp_t resp; resp.frameId = frame_id; resp.status = status;
 8004aa8:	79fb      	ldrb	r3, [r7, #7]
 8004aaa:	733b      	strb	r3, [r7, #12]
 8004aac:	79bb      	ldrb	r3, [r7, #6]
 8004aae:	737b      	strb	r3, [r7, #13]
    if (move_end_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) return;
 8004ab0:	f107 0110 	add.w	r1, r7, #16
 8004ab4:	f107 030c 	add.w	r3, r7, #12
 8004ab8:	2205      	movs	r2, #5
 8004aba:	4618      	mov	r0, r3
 8004abc:	f7fc fd87 	bl	80015ce <move_end_resp_encoder>
 8004ac0:	4603      	mov	r3, r0
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d115      	bne.n	8004af2 <motion_send_move_end_response+0x5a>
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 8004ac6:	f107 0310 	add.w	r3, r7, #16
 8004aca:	2105      	movs	r1, #5
 8004acc:	4618      	mov	r0, r3
 8004ace:	f002 fcef 	bl	80074b0 <app_resp_push>
 8004ad2:	4603      	mov	r3, r0
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d00d      	beq.n	8004af4 <motion_send_move_end_response+0x5c>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "move_end", "resp_queue_full");
 8004ad8:	4a08      	ldr	r2, [pc, #32]	@ (8004afc <motion_send_move_end_response+0x64>)
 8004ada:	4b09      	ldr	r3, [pc, #36]	@ (8004b00 <motion_send_move_end_response+0x68>)
 8004adc:	9301      	str	r3, [sp, #4]
 8004ade:	4b09      	ldr	r3, [pc, #36]	@ (8004b04 <motion_send_move_end_response+0x6c>)
 8004ae0:	9300      	str	r3, [sp, #0]
 8004ae2:	4613      	mov	r3, r2
 8004ae4:	f06f 0203 	mvn.w	r2, #3
 8004ae8:	2164      	movs	r1, #100	@ 0x64
 8004aea:	2002      	movs	r0, #2
 8004aec:	f7fd fff2 	bl	8002ad4 <log_event_auto>
 8004af0:	e000      	b.n	8004af4 <motion_send_move_end_response+0x5c>
    if (move_end_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) return;
 8004af2:	bf00      	nop
    }
}
 8004af4:	3718      	adds	r7, #24
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bd80      	pop	{r7, pc}
 8004afa:	bf00      	nop
 8004afc:	08012520 	.word	0x08012520
 8004b00:	080127ac 	.word	0x080127ac
 8004b04:	080127c4 	.word	0x080127c4

08004b08 <motion_service_init>:


/* =======================
 *  Init
 * ======================= */
void motion_service_init(void) {
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	b088      	sub	sp, #32
 8004b0c:	af04      	add	r7, sp, #16
    uint32_t primask = motion_lock();
 8004b0e:	f7fe fb99 	bl	8003244 <motion_lock>
 8004b12:	60b8      	str	r0, [r7, #8]

    memset(&g_status, 0, sizeof g_status);
 8004b14:	2208      	movs	r2, #8
 8004b16:	2100      	movs	r1, #0
 8004b18:	486f      	ldr	r0, [pc, #444]	@ (8004cd8 <motion_service_init+0x1d0>)
 8004b1a:	f00c fcdb 	bl	80114d4 <memset>
    memset(g_axis_state, 0, sizeof g_axis_state);
 8004b1e:	2290      	movs	r2, #144	@ 0x90
 8004b20:	2100      	movs	r1, #0
 8004b22:	486e      	ldr	r0, [pc, #440]	@ (8004cdc <motion_service_init+0x1d4>)
 8004b24:	f00c fcd6 	bl	80114d4 <memset>
    memset(g_queue, 0, sizeof g_queue);
 8004b28:	f44f 5230 	mov.w	r2, #11264	@ 0x2c00
 8004b2c:	2100      	movs	r1, #0
 8004b2e:	486c      	ldr	r0, [pc, #432]	@ (8004ce0 <motion_service_init+0x1d8>)
 8004b30:	f00c fcd0 	bl	80114d4 <memset>
    memset(g_encoder_position, 0, sizeof g_encoder_position);
 8004b34:	2218      	movs	r2, #24
 8004b36:	2100      	movs	r1, #0
 8004b38:	486a      	ldr	r0, [pc, #424]	@ (8004ce4 <motion_service_init+0x1dc>)
 8004b3a:	f00c fccb 	bl	80114d4 <memset>
    memset(g_encoder_last_raw, 0, sizeof g_encoder_last_raw);
 8004b3e:	220c      	movs	r2, #12
 8004b40:	2100      	movs	r1, #0
 8004b42:	4869      	ldr	r0, [pc, #420]	@ (8004ce8 <motion_service_init+0x1e0>)
 8004b44:	f00c fcc6 	bl	80114d4 <memset>
    memset(g_encoder_origin, 0, sizeof g_encoder_origin);
 8004b48:	2218      	movs	r2, #24
 8004b4a:	2100      	movs	r1, #0
 8004b4c:	4867      	ldr	r0, [pc, #412]	@ (8004cec <motion_service_init+0x1e4>)
 8004b4e:	f00c fcc1 	bl	80114d4 <memset>
    memset(g_encoder_delta_tick, 0, sizeof g_encoder_delta_tick);
 8004b52:	220c      	movs	r2, #12
 8004b54:	2100      	movs	r1, #0
 8004b56:	4866      	ldr	r0, [pc, #408]	@ (8004cf0 <motion_service_init+0x1e8>)
 8004b58:	f00c fcbc 	bl	80114d4 <memset>
    memset(g_pi_i_accum, 0, sizeof g_pi_i_accum);
 8004b5c:	220c      	movs	r2, #12
 8004b5e:	2100      	movs	r1, #0
 8004b60:	4864      	ldr	r0, [pc, #400]	@ (8004cf4 <motion_service_init+0x1ec>)
 8004b62:	f00c fcb7 	bl	80114d4 <memset>
    memset(g_pi_prev_err, 0, sizeof g_pi_prev_err);
 8004b66:	220c      	movs	r2, #12
 8004b68:	2100      	movs	r1, #0
 8004b6a:	4863      	ldr	r0, [pc, #396]	@ (8004cf8 <motion_service_init+0x1f0>)
 8004b6c:	f00c fcb2 	bl	80114d4 <memset>
    memset(g_origin_base32, 0, sizeof g_origin_base32);
 8004b70:	220c      	movs	r2, #12
 8004b72:	2100      	movs	r1, #0
 8004b74:	4861      	ldr	r0, [pc, #388]	@ (8004cfc <motion_service_init+0x1f4>)
 8004b76:	f00c fcad 	bl	80114d4 <memset>
    memset(g_pi_d_filt, 0, sizeof g_pi_d_filt);
 8004b7a:	220c      	movs	r2, #12
 8004b7c:	2100      	movs	r1, #0
 8004b7e:	4860      	ldr	r0, [pc, #384]	@ (8004d00 <motion_service_init+0x1f8>)
 8004b80:	f00c fca8 	bl	80114d4 <memset>
    memset(g_v_accum, 0, sizeof g_v_accum);
 8004b84:	220c      	movs	r2, #12
 8004b86:	2100      	movs	r1, #0
 8004b88:	485e      	ldr	r0, [pc, #376]	@ (8004d04 <motion_service_init+0x1fc>)
 8004b8a:	f00c fca3 	bl	80114d4 <memset>
    for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) g_queue_rem_steps[a] = 0u;
 8004b8e:	2300      	movs	r3, #0
 8004b90:	73fb      	strb	r3, [r7, #15]
 8004b92:	e007      	b.n	8004ba4 <motion_service_init+0x9c>
 8004b94:	7bfb      	ldrb	r3, [r7, #15]
 8004b96:	4a5c      	ldr	r2, [pc, #368]	@ (8004d08 <motion_service_init+0x200>)
 8004b98:	2100      	movs	r1, #0
 8004b9a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8004b9e:	7bfb      	ldrb	r3, [r7, #15]
 8004ba0:	3301      	adds	r3, #1
 8004ba2:	73fb      	strb	r3, [r7, #15]
 8004ba4:	7bfb      	ldrb	r3, [r7, #15]
 8004ba6:	2b02      	cmp	r3, #2
 8004ba8:	d9f4      	bls.n	8004b94 <motion_service_init+0x8c>
    memset((void*)g_csv_active, 0, sizeof g_csv_active);
 8004baa:	2203      	movs	r2, #3
 8004bac:	2100      	movs	r1, #0
 8004bae:	4857      	ldr	r0, [pc, #348]	@ (8004d0c <motion_service_init+0x204>)
 8004bb0:	f00c fc90 	bl	80114d4 <memset>
    memset((void*)g_csv_t0_ms, 0, sizeof g_csv_t0_ms);
 8004bb4:	220c      	movs	r2, #12
 8004bb6:	2100      	movs	r1, #0
 8004bb8:	4855      	ldr	r0, [pc, #340]	@ (8004d10 <motion_service_init+0x208>)
 8004bba:	f00c fc8b 	bl	80114d4 <memset>
    memset((void*)g_csv_stepcount, 0, sizeof g_csv_stepcount);
 8004bbe:	220c      	movs	r2, #12
 8004bc0:	2100      	movs	r1, #0
 8004bc2:	4854      	ldr	r0, [pc, #336]	@ (8004d14 <motion_service_init+0x20c>)
 8004bc4:	f00c fc86 	bl	80114d4 <memset>
    memset((void*)g_csv_next_ms, 0, sizeof g_csv_next_ms);
 8004bc8:	220c      	movs	r2, #12
 8004bca:	2100      	movs	r1, #0
 8004bcc:	4852      	ldr	r0, [pc, #328]	@ (8004d18 <motion_service_init+0x210>)
 8004bce:	f00c fc81 	bl	80114d4 <memset>
    memset((void*)g_csv_armed, 0, sizeof g_csv_armed);
 8004bd2:	2203      	movs	r2, #3
 8004bd4:	2100      	movs	r1, #0
 8004bd6:	4851      	ldr	r0, [pc, #324]	@ (8004d1c <motion_service_init+0x214>)
 8004bd8:	f00c fc7c 	bl	80114d4 <memset>
    memset((void*)g_csv_t0_t6, 0, sizeof g_csv_t0_t6);
 8004bdc:	220c      	movs	r2, #12
 8004bde:	2100      	movs	r1, #0
 8004be0:	484f      	ldr	r0, [pc, #316]	@ (8004d20 <motion_service_init+0x218>)
 8004be2:	f00c fc77 	bl	80114d4 <memset>
    memset((void*)g_csv_next_t6, 0, sizeof g_csv_next_t6);
 8004be6:	220c      	movs	r2, #12
 8004be8:	2100      	movs	r1, #0
 8004bea:	484e      	ldr	r0, [pc, #312]	@ (8004d24 <motion_service_init+0x21c>)
 8004bec:	f00c fc72 	bl	80114d4 <memset>
    memset((void*)g_csv_seq, 0, sizeof g_csv_seq);
 8004bf0:	220c      	movs	r2, #12
 8004bf2:	2100      	movs	r1, #0
 8004bf4:	484c      	ldr	r0, [pc, #304]	@ (8004d28 <motion_service_init+0x220>)
 8004bf6:	f00c fc6d 	bl	80114d4 <memset>
    g_tim6_ticks = 0u;
 8004bfa:	4b4c      	ldr	r3, [pc, #304]	@ (8004d2c <motion_service_init+0x224>)
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	601a      	str	r2, [r3, #0]
#if MOTION_CSV_PRODUCE_IN_TIM6
    csv_ring_reset();
#endif

    g_status.state = MOTION_IDLE;
 8004c00:	4b35      	ldr	r3, [pc, #212]	@ (8004cd8 <motion_service_init+0x1d0>)
 8004c02:	2200      	movs	r2, #0
 8004c04:	701a      	strb	r2, [r3, #0]
    g_queue_head = g_queue_tail = g_queue_count = 0u;
 8004c06:	4b4a      	ldr	r3, [pc, #296]	@ (8004d30 <motion_service_init+0x228>)
 8004c08:	2200      	movs	r2, #0
 8004c0a:	801a      	strh	r2, [r3, #0]
 8004c0c:	4b49      	ldr	r3, [pc, #292]	@ (8004d34 <motion_service_init+0x22c>)
 8004c0e:	2200      	movs	r2, #0
 8004c10:	701a      	strb	r2, [r3, #0]
 8004c12:	4b48      	ldr	r3, [pc, #288]	@ (8004d34 <motion_service_init+0x22c>)
 8004c14:	781a      	ldrb	r2, [r3, #0]
 8004c16:	4b48      	ldr	r3, [pc, #288]	@ (8004d38 <motion_service_init+0x230>)
 8004c18:	701a      	strb	r2, [r3, #0]
    g_has_active_segment = 0u;
 8004c1a:	4b48      	ldr	r3, [pc, #288]	@ (8004d3c <motion_service_init+0x234>)
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	701a      	strb	r2, [r3, #0]

#if MOTION_FRICTION_ENABLE
    /* Inicializa parâmetros de atrito (por enquanto só X configurado por macro) */
    g_axis_friction_C_sps[AXIS_X] = MOTION_FRICTION_C_X_SPS;
 8004c20:	4b47      	ldr	r3, [pc, #284]	@ (8004d40 <motion_service_init+0x238>)
 8004c22:	2250      	movs	r2, #80	@ 0x50
 8004c24:	601a      	str	r2, [r3, #0]
    g_axis_friction_B_pm[AXIS_X]  = MOTION_FRICTION_B_X_PM;
 8004c26:	4b47      	ldr	r3, [pc, #284]	@ (8004d44 <motion_service_init+0x23c>)
 8004c28:	2214      	movs	r2, #20
 8004c2a:	801a      	strh	r2, [r3, #0]
    /* Liga atrito automaticamente apenas se configurado explicitamente */
    g_axis_friction_enabled[AXIS_X] = (uint8_t)(MOTION_FRICTION_AUTO_ENABLE_X ? 1u : 0u);
 8004c2c:	4b46      	ldr	r3, [pc, #280]	@ (8004d48 <motion_service_init+0x240>)
 8004c2e:	2200      	movs	r2, #0
 8004c30:	701a      	strb	r2, [r3, #0]
     * g_axis_friction_C_sps[AXIS_Y] = ...;
     * g_axis_friction_B_pm[AXIS_Y]  = ...;
     */
#endif

    motion_stop_all_axes_locked();
 8004c32:	f7ff fba7 	bl	8004384 <motion_stop_all_axes_locked>
    motion_refresh_status_locked();
 8004c36:	f7ff f9fb 	bl	8004030 <motion_refresh_status_locked>
    motion_unlock(primask);
 8004c3a:	68b8      	ldr	r0, [r7, #8]
 8004c3c:	f7fe fb13 	bl	8003266 <motion_unlock>

    motion_hw_init();
 8004c40:	f7fd ffb6 	bl	8002bb0 <motion_hw_init>

    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004c44:	2300      	movs	r3, #0
 8004c46:	73bb      	strb	r3, [r7, #14]
 8004c48:	e01a      	b.n	8004c80 <motion_service_init+0x178>
        uint32_t raw = motion_hw_encoder_read_raw(axis);
 8004c4a:	7bbb      	ldrb	r3, [r7, #14]
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	f7fe f8ff 	bl	8002e50 <motion_hw_encoder_read_raw>
 8004c52:	6078      	str	r0, [r7, #4]
        if (motion_hw_encoder_bits(axis) == 16u) {
 8004c54:	7bbb      	ldrb	r3, [r7, #14]
 8004c56:	4618      	mov	r0, r3
 8004c58:	f7fe f922 	bl	8002ea0 <motion_hw_encoder_bits>
 8004c5c:	4603      	mov	r3, r0
 8004c5e:	2b10      	cmp	r3, #16
 8004c60:	d106      	bne.n	8004c70 <motion_service_init+0x168>
            g_encoder_last_raw[axis] = raw & 0xFFFFu;
 8004c62:	7bbb      	ldrb	r3, [r7, #14]
 8004c64:	687a      	ldr	r2, [r7, #4]
 8004c66:	b292      	uxth	r2, r2
 8004c68:	491f      	ldr	r1, [pc, #124]	@ (8004ce8 <motion_service_init+0x1e0>)
 8004c6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8004c6e:	e004      	b.n	8004c7a <motion_service_init+0x172>
        } else {
            g_encoder_last_raw[axis] = raw;
 8004c70:	7bbb      	ldrb	r3, [r7, #14]
 8004c72:	491d      	ldr	r1, [pc, #116]	@ (8004ce8 <motion_service_init+0x1e0>)
 8004c74:	687a      	ldr	r2, [r7, #4]
 8004c76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004c7a:	7bbb      	ldrb	r3, [r7, #14]
 8004c7c:	3301      	adds	r3, #1
 8004c7e:	73bb      	strb	r3, [r7, #14]
 8004c80:	7bbb      	ldrb	r3, [r7, #14]
 8004c82:	2b02      	cmp	r3, #2
 8004c84:	d9e1      	bls.n	8004c4a <motion_service_init+0x142>
        }
    }

    if (HAL_TIM_Base_Start_IT(&htim6) != HAL_OK) Error_Handler();
 8004c86:	4831      	ldr	r0, [pc, #196]	@ (8004d4c <motion_service_init+0x244>)
 8004c88:	f008 fae6 	bl	800d258 <HAL_TIM_Base_Start_IT>
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d001      	beq.n	8004c96 <motion_service_init+0x18e>
 8004c92:	f002 ffe5 	bl	8007c60 <Error_Handler>
    if (HAL_TIM_Base_Start_IT(&htim7) != HAL_OK) Error_Handler();
 8004c96:	482e      	ldr	r0, [pc, #184]	@ (8004d50 <motion_service_init+0x248>)
 8004c98:	f008 fade 	bl	800d258 <HAL_TIM_Base_Start_IT>
 8004c9c:	4603      	mov	r3, r0
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d001      	beq.n	8004ca6 <motion_service_init+0x19e>
 8004ca2:	f002 ffdd 	bl	8007c60 <Error_Handler>

    LOGT_THIS(LOG_STATE_START, PROTO_OK, "init", "timers_ready");
 8004ca6:	4a2b      	ldr	r2, [pc, #172]	@ (8004d54 <motion_service_init+0x24c>)
 8004ca8:	4b2b      	ldr	r3, [pc, #172]	@ (8004d58 <motion_service_init+0x250>)
 8004caa:	9302      	str	r3, [sp, #8]
 8004cac:	4b2b      	ldr	r3, [pc, #172]	@ (8004d5c <motion_service_init+0x254>)
 8004cae:	9301      	str	r3, [sp, #4]
 8004cb0:	4b2b      	ldr	r3, [pc, #172]	@ (8004d60 <motion_service_init+0x258>)
 8004cb2:	9300      	str	r3, [sp, #0]
 8004cb4:	4613      	mov	r3, r2
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	2100      	movs	r1, #0
 8004cba:	2002      	movs	r0, #2
 8004cbc:	f7fd ff0a 	bl	8002ad4 <log_event_auto>
    printf("MOTION cfg: TIM6=%lu Hz, MAX_SPS=%lu\r\n",
 8004cc0:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8004cc4:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8004cc8:	4826      	ldr	r0, [pc, #152]	@ (8004d64 <motion_service_init+0x25c>)
 8004cca:	f00c fa87 	bl	80111dc <iprintf>
           (unsigned long)MOTION_TIM6_HZ,
           (unsigned long)MOTION_MAX_SPS);
}
 8004cce:	bf00      	nop
 8004cd0:	3710      	adds	r7, #16
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	bd80      	pop	{r7, pc}
 8004cd6:	bf00      	nop
 8004cd8:	20000194 	.word	0x20000194
 8004cdc:	2000019c 	.word	0x2000019c
 8004ce0:	20000230 	.word	0x20000230
 8004ce4:	20002e48 	.word	0x20002e48
 8004ce8:	20002e60 	.word	0x20002e60
 8004cec:	20002e70 	.word	0x20002e70
 8004cf0:	20002e88 	.word	0x20002e88
 8004cf4:	20002ee8 	.word	0x20002ee8
 8004cf8:	20002ef4 	.word	0x20002ef4
 8004cfc:	20002e94 	.word	0x20002e94
 8004d00:	20002ed0 	.word	0x20002ed0
 8004d04:	20002edc 	.word	0x20002edc
 8004d08:	20002e38 	.word	0x20002e38
 8004d0c:	20002f18 	.word	0x20002f18
 8004d10:	20002f1c 	.word	0x20002f1c
 8004d14:	20002f28 	.word	0x20002f28
 8004d18:	20002f34 	.word	0x20002f34
 8004d1c:	20002f40 	.word	0x20002f40
 8004d20:	20002f44 	.word	0x20002f44
 8004d24:	20002f50 	.word	0x20002f50
 8004d28:	20002f5c 	.word	0x20002f5c
 8004d2c:	20000190 	.word	0x20000190
 8004d30:	20002e32 	.word	0x20002e32
 8004d34:	20002e31 	.word	0x20002e31
 8004d38:	20002e30 	.word	0x20002e30
 8004d3c:	2000022c 	.word	0x2000022c
 8004d40:	20002ea4 	.word	0x20002ea4
 8004d44:	20002eb0 	.word	0x20002eb0
 8004d48:	20002ea0 	.word	0x20002ea0
 8004d4c:	20003240 	.word	0x20003240
 8004d50:	2000328c 	.word	0x2000328c
 8004d54:	08012520 	.word	0x08012520
 8004d58:	080127d0 	.word	0x080127d0
 8004d5c:	080127e0 	.word	0x080127e0
 8004d60:	080127e4 	.word	0x080127e4
 8004d64:	080127ec 	.word	0x080127ec

08004d68 <motion_on_tim6_tick>:
 *  - fecha largura de pulso
 *  - DEMO: DDA suave
 *  - Fila: caminho original
 * ======================= */
void motion_on_tim6_tick(void)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b09a      	sub	sp, #104	@ 0x68
 8004d6c:	af02      	add	r7, sp, #8
    // Incrementa base de tempo de 50 kHz para telemetria
    g_tim6_ticks++;
 8004d6e:	4ba0      	ldr	r3, [pc, #640]	@ (8004ff0 <motion_on_tim6_tick+0x288>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	3301      	adds	r3, #1
 8004d74:	4a9e      	ldr	r2, [pc, #632]	@ (8004ff0 <motion_on_tim6_tick+0x288>)
 8004d76:	6013      	str	r3, [r2, #0]
    if (g_status.state != MOTION_RUNNING || !g_has_active_segment)
 8004d78:	4b9e      	ldr	r3, [pc, #632]	@ (8004ff4 <motion_on_tim6_tick+0x28c>)
 8004d7a:	781b      	ldrb	r3, [r3, #0]
 8004d7c:	b2db      	uxtb	r3, r3
 8004d7e:	2b02      	cmp	r3, #2
 8004d80:	f040 831b 	bne.w	80053ba <motion_on_tim6_tick+0x652>
 8004d84:	4b9c      	ldr	r3, [pc, #624]	@ (8004ff8 <motion_on_tim6_tick+0x290>)
 8004d86:	781b      	ldrb	r3, [r3, #0]
 8004d88:	b2db      	uxtb	r3, r3
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	f000 8315 	beq.w	80053ba <motion_on_tim6_tick+0x652>
        return;

    /* 1) Fecha pulsos altos pendentes (garante largura do STEP) */
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004d90:	2300      	movs	r3, #0
 8004d92:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8004d96:	e02e      	b.n	8004df6 <motion_on_tim6_tick+0x8e>
        motion_axis_state_t *ax = &g_axis_state[axis];
 8004d98:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 8004d9c:	4613      	mov	r3, r2
 8004d9e:	005b      	lsls	r3, r3, #1
 8004da0:	4413      	add	r3, r2
 8004da2:	011b      	lsls	r3, r3, #4
 8004da4:	4a95      	ldr	r2, [pc, #596]	@ (8004ffc <motion_on_tim6_tick+0x294>)
 8004da6:	4413      	add	r3, r2
 8004da8:	607b      	str	r3, [r7, #4]
        if (ax->step_high) {
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	7d1b      	ldrb	r3, [r3, #20]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d012      	beq.n	8004dd8 <motion_on_tim6_tick+0x70>
            if (--ax->step_high == 0u) {
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	7d1b      	ldrb	r3, [r3, #20]
 8004db6:	3b01      	subs	r3, #1
 8004db8:	b2da      	uxtb	r2, r3
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	751a      	strb	r2, [r3, #20]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	7d1b      	ldrb	r3, [r3, #20]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d112      	bne.n	8004dec <motion_on_tim6_tick+0x84>
                motion_hw_step_low(axis);
 8004dc6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8004dca:	4618      	mov	r0, r3
 8004dcc:	f7fe f81c 	bl	8002e08 <motion_hw_step_low>
                ax->step_low = MOTION_STEP_LOW_TICKS; /* Para voltar ao comportamento anterior, defina MOTION_STEP_LOW_TICKS=0u */
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2201      	movs	r2, #1
 8004dd4:	755a      	strb	r2, [r3, #21]
 8004dd6:	e009      	b.n	8004dec <motion_on_tim6_tick+0x84>
            }
        } else if (ax->step_low) {
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	7d5b      	ldrb	r3, [r3, #21]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d005      	beq.n	8004dec <motion_on_tim6_tick+0x84>
            --ax->step_low;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	7d5b      	ldrb	r3, [r3, #21]
 8004de4:	3b01      	subs	r3, #1
 8004de6:	b2da      	uxtb	r2, r3
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	755a      	strb	r2, [r3, #21]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004dec:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8004df0:	3301      	adds	r3, #1
 8004df2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8004df6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8004dfa:	2b02      	cmp	r3, #2
 8004dfc:	d9cc      	bls.n	8004d98 <motion_on_tim6_tick+0x30>
        }
    }

    if (g_demo_continuous) {
 8004dfe:	4b80      	ldr	r3, [pc, #512]	@ (8005000 <motion_on_tim6_tick+0x298>)
 8004e00:	781b      	ldrb	r3, [r3, #0]
 8004e02:	b2db      	uxtb	r3, r3
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	f000 80ef 	beq.w	8004fe8 <motion_on_tim6_tick+0x280>
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
 8004e10:	e0e4      	b.n	8004fdc <motion_on_tim6_tick+0x274>
            motion_axis_state_t *ax = &g_axis_state[axis];
 8004e12:	f897 205e 	ldrb.w	r2, [r7, #94]	@ 0x5e
 8004e16:	4613      	mov	r3, r2
 8004e18:	005b      	lsls	r3, r3, #1
 8004e1a:	4413      	add	r3, r2
 8004e1c:	011b      	lsls	r3, r3, #4
 8004e1e:	4a77      	ldr	r2, [pc, #476]	@ (8004ffc <motion_on_tim6_tick+0x294>)
 8004e20:	4413      	add	r3, r2
 8004e22:	633b      	str	r3, [r7, #48]	@ 0x30

            if (ax->emitted_steps >= ax->total_steps) continue;
 8004e24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e26:	689a      	ldr	r2, [r3, #8]
 8004e28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	429a      	cmp	r2, r3
 8004e2e:	f080 80cb 	bcs.w	8004fc8 <motion_on_tim6_tick+0x260>

            /* guardas de ENABLE e DIR (atendem setup/hold do TMC5160) */
            if (ax->en_settle_ticks)  { ax->en_settle_ticks--;  continue; }
 8004e32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e34:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d008      	beq.n	8004e4e <motion_on_tim6_tick+0xe6>
 8004e3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e3e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8004e42:	3b01      	subs	r3, #1
 8004e44:	b2da      	uxtb	r2, r3
 8004e46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e48:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
 8004e4c:	e0c1      	b.n	8004fd2 <motion_on_tim6_tick+0x26a>
            if (ax->dir_settle_ticks) { ax->dir_settle_ticks--; continue; }
 8004e4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e50:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d008      	beq.n	8004e6a <motion_on_tim6_tick+0x102>
 8004e58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e5a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8004e5e:	3b01      	subs	r3, #1
 8004e60:	b2da      	uxtb	r2, r3
 8004e62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e64:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
 8004e68:	e0b3      	b.n	8004fd2 <motion_on_tim6_tick+0x26a>

            if (ax->step_high) continue; /* ainda segurando pulso ALTO */
 8004e6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e6c:	7d1b      	ldrb	r3, [r3, #20]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	f040 80ac 	bne.w	8004fcc <motion_on_tim6_tick+0x264>
            if (ax->step_low)  continue; 
 8004e74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e76:	7d5b      	ldrb	r3, [r3, #21]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	f040 80a9 	bne.w	8004fd0 <motion_on_tim6_tick+0x268>

            /* DDA: acumula fase e emite STEP ao cruzar 1.0 */
            ax->dda_accum_q16 += ax->dda_inc_q16;
 8004e7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e80:	699a      	ldr	r2, [r3, #24]
 8004e82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e84:	69db      	ldr	r3, [r3, #28]
 8004e86:	441a      	add	r2, r3
 8004e88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e8a:	619a      	str	r2, [r3, #24]
            if (ax->dda_accum_q16 >= Q16_1) {
 8004e8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e8e:	699b      	ldr	r3, [r3, #24]
 8004e90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e94:	f0c0 809d 	bcc.w	8004fd2 <motion_on_tim6_tick+0x26a>
                ax->dda_accum_q16 -= Q16_1;
 8004e98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e9a:	699b      	ldr	r3, [r3, #24]
 8004e9c:	f5a3 3280 	sub.w	r2, r3, #65536	@ 0x10000
 8004ea0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ea2:	619a      	str	r2, [r3, #24]

                motion_hw_step_high(axis);
 8004ea4:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	f7fd ff89 	bl	8002dc0 <motion_hw_step_high>
                ax->step_high = MOTION_STEP_HIGH_TICKS;
 8004eae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eb0:	2201      	movs	r2, #1
 8004eb2:	751a      	strb	r2, [r3, #20]
                ++ax->emitted_steps;
 8004eb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eb6:	689b      	ldr	r3, [r3, #8]
 8004eb8:	1c5a      	adds	r2, r3, #1
 8004eba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ebc:	609a      	str	r2, [r3, #8]
                g_csv_stepcount[axis]++;
 8004ebe:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004ec2:	4a50      	ldr	r2, [pc, #320]	@ (8005004 <motion_on_tim6_tick+0x29c>)
 8004ec4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004ec8:	3201      	adds	r2, #1
 8004eca:	494e      	ldr	r1, [pc, #312]	@ (8005004 <motion_on_tim6_tick+0x29c>)
 8004ecc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                if (!g_csv_active[axis]) {
 8004ed0:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004ed4:	4a4c      	ldr	r2, [pc, #304]	@ (8005008 <motion_on_tim6_tick+0x2a0>)
 8004ed6:	5cd3      	ldrb	r3, [r2, r3]
 8004ed8:	b2db      	uxtb	r3, r3
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d118      	bne.n	8004f10 <motion_on_tim6_tick+0x1a8>
                    g_csv_active[axis] = 1u;
 8004ede:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004ee2:	4a49      	ldr	r2, [pc, #292]	@ (8005008 <motion_on_tim6_tick+0x2a0>)
 8004ee4:	2101      	movs	r1, #1
 8004ee6:	54d1      	strb	r1, [r2, r3]
                    g_csv_armed[axis]  = 0u;
 8004ee8:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004eec:	4a47      	ldr	r2, [pc, #284]	@ (800500c <motion_on_tim6_tick+0x2a4>)
 8004eee:	2100      	movs	r1, #0
 8004ef0:	54d1      	strb	r1, [r2, r3]
                    uint32_t now_t6 = g_tim6_ticks;
 8004ef2:	4b3f      	ldr	r3, [pc, #252]	@ (8004ff0 <motion_on_tim6_tick+0x288>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    g_csv_t0_t6[axis] = now_t6;
 8004ef8:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004efc:	4944      	ldr	r1, [pc, #272]	@ (8005010 <motion_on_tim6_tick+0x2a8>)
 8004efe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004f00:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    g_csv_next_t6[axis] = now_t6;
 8004f04:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004f08:	4942      	ldr	r1, [pc, #264]	@ (8005014 <motion_on_tim6_tick+0x2ac>)
 8004f0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004f0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                }
#if MOTION_CSV_AT_STEP && !MOTION_CSV_PRODUCE_IN_TIM6
                if (g_csv_active[axis]) {
 8004f10:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004f14:	4a3c      	ldr	r2, [pc, #240]	@ (8005008 <motion_on_tim6_tick+0x2a0>)
 8004f16:	5cd3      	ldrb	r3, [r2, r3]
 8004f18:	b2db      	uxtb	r3, r3
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d059      	beq.n	8004fd2 <motion_on_tim6_tick+0x26a>
                    uint32_t dt_t6 = g_tim6_ticks - g_csv_t0_t6[axis];
 8004f1e:	4b34      	ldr	r3, [pc, #208]	@ (8004ff0 <motion_on_tim6_tick+0x288>)
 8004f20:	681a      	ldr	r2, [r3, #0]
 8004f22:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004f26:	493a      	ldr	r1, [pc, #232]	@ (8005010 <motion_on_tim6_tick+0x2a8>)
 8004f28:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004f2c:	1ad3      	subs	r3, r2, r3
 8004f2e:	62bb      	str	r3, [r7, #40]	@ 0x28
#if MOTION_CSV_TIME_IN_TICKS
                    uint32_t t_val = dt_t6;
#else
                    uint32_t t_val = dt_t6 / T6_TICKS_PER_MS;
 8004f30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f32:	4a39      	ldr	r2, [pc, #228]	@ (8005018 <motion_on_tim6_tick+0x2b0>)
 8004f34:	fba2 2303 	umull	r2, r3, r2, r3
 8004f38:	091b      	lsrs	r3, r3, #4
 8004f3a:	627b      	str	r3, [r7, #36]	@ 0x24
#endif
                    int32_t rel = (int32_t)(g_encoder_position[axis] - g_encoder_origin[axis]);
 8004f3c:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004f40:	4a36      	ldr	r2, [pc, #216]	@ (800501c <motion_on_tim6_tick+0x2b4>)
 8004f42:	00db      	lsls	r3, r3, #3
 8004f44:	4413      	add	r3, r2
 8004f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f4a:	4611      	mov	r1, r2
 8004f4c:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004f50:	4a33      	ldr	r2, [pc, #204]	@ (8005020 <motion_on_tim6_tick+0x2b8>)
 8004f52:	00db      	lsls	r3, r3, #3
 8004f54:	4413      	add	r3, r2
 8004f56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f5a:	4613      	mov	r3, r2
 8004f5c:	1acb      	subs	r3, r1, r3
 8004f5e:	623b      	str	r3, [r7, #32]
                    if (g_csv_stepcount[axis] == 1u || (g_csv_stepcount[axis] % MOTION_CSV_STEP_DECIM) == 0u) {
 8004f60:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004f64:	4a27      	ldr	r2, [pc, #156]	@ (8005004 <motion_on_tim6_tick+0x29c>)
 8004f66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f6a:	2b01      	cmp	r3, #1
 8004f6c:	d00e      	beq.n	8004f8c <motion_on_tim6_tick+0x224>
 8004f6e:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004f72:	4a24      	ldr	r2, [pc, #144]	@ (8005004 <motion_on_tim6_tick+0x29c>)
 8004f74:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004f78:	4b27      	ldr	r3, [pc, #156]	@ (8005018 <motion_on_tim6_tick+0x2b0>)
 8004f7a:	fba3 1302 	umull	r1, r3, r3, r2
 8004f7e:	095b      	lsrs	r3, r3, #5
 8004f80:	2164      	movs	r1, #100	@ 0x64
 8004f82:	fb01 f303 	mul.w	r3, r1, r3
 8004f86:	1ad3      	subs	r3, r2, r3
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d122      	bne.n	8004fd2 <motion_on_tim6_tick+0x26a>
                        uint32_t pm = motion_lock();
 8004f8c:	f7fe f95a 	bl	8003244 <motion_lock>
 8004f90:	61f8      	str	r0, [r7, #28]
                        uint32_t id = ++g_csv_seq[axis];
 8004f92:	f897 205e 	ldrb.w	r2, [r7, #94]	@ 0x5e
 8004f96:	4b23      	ldr	r3, [pc, #140]	@ (8005024 <motion_on_tim6_tick+0x2bc>)
 8004f98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f9c:	3301      	adds	r3, #1
 8004f9e:	4921      	ldr	r1, [pc, #132]	@ (8005024 <motion_on_tim6_tick+0x2bc>)
 8004fa0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8004fa4:	61bb      	str	r3, [r7, #24]
                        motion_unlock(pm);
 8004fa6:	69f8      	ldr	r0, [r7, #28]
 8004fa8:	f7fe f95d 	bl	8003266 <motion_unlock>
                        motion_csv_print(axis, id, t_val, rel, g_csv_stepcount[axis]);
 8004fac:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004fb0:	4a14      	ldr	r2, [pc, #80]	@ (8005004 <motion_on_tim6_tick+0x29c>)
 8004fb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fb6:	f897 005e 	ldrb.w	r0, [r7, #94]	@ 0x5e
 8004fba:	9300      	str	r3, [sp, #0]
 8004fbc:	6a3b      	ldr	r3, [r7, #32]
 8004fbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fc0:	69b9      	ldr	r1, [r7, #24]
 8004fc2:	f7fe f857 	bl	8003074 <motion_csv_print>
 8004fc6:	e004      	b.n	8004fd2 <motion_on_tim6_tick+0x26a>
            if (ax->emitted_steps >= ax->total_steps) continue;
 8004fc8:	bf00      	nop
 8004fca:	e002      	b.n	8004fd2 <motion_on_tim6_tick+0x26a>
            if (ax->step_high) continue; /* ainda segurando pulso ALTO */
 8004fcc:	bf00      	nop
 8004fce:	e000      	b.n	8004fd2 <motion_on_tim6_tick+0x26a>
            if (ax->step_low)  continue; 
 8004fd0:	bf00      	nop
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004fd2:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004fd6:	3301      	adds	r3, #1
 8004fd8:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
 8004fdc:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004fe0:	2b02      	cmp	r3, #2
 8004fe2:	f67f af16 	bls.w	8004e12 <motion_on_tim6_tick+0xaa>
 8004fe6:	e122      	b.n	800522e <motion_on_tim6_tick+0x4c6>
            }
        }
    }
    else {
        /* 3) Caminho original (fila): preservado */
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004fe8:	2300      	movs	r3, #0
 8004fea:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
 8004fee:	e119      	b.n	8005224 <motion_on_tim6_tick+0x4bc>
 8004ff0:	20000190 	.word	0x20000190
 8004ff4:	20000194 	.word	0x20000194
 8004ff8:	2000022c 	.word	0x2000022c
 8004ffc:	2000019c 	.word	0x2000019c
 8005000:	20002f68 	.word	0x20002f68
 8005004:	20002f28 	.word	0x20002f28
 8005008:	20002f18 	.word	0x20002f18
 800500c:	20002f40 	.word	0x20002f40
 8005010:	20002f44 	.word	0x20002f44
 8005014:	20002f50 	.word	0x20002f50
 8005018:	51eb851f 	.word	0x51eb851f
 800501c:	20002e48 	.word	0x20002e48
 8005020:	20002e70 	.word	0x20002e70
 8005024:	20002f5c 	.word	0x20002f5c
            motion_axis_state_t *ax = &g_axis_state[axis];
 8005028:	f897 205d 	ldrb.w	r2, [r7, #93]	@ 0x5d
 800502c:	4613      	mov	r3, r2
 800502e:	005b      	lsls	r3, r3, #1
 8005030:	4413      	add	r3, r2
 8005032:	011b      	lsls	r3, r3, #4
 8005034:	4aa5      	ldr	r2, [pc, #660]	@ (80052cc <motion_on_tim6_tick+0x564>)
 8005036:	4413      	add	r3, r2
 8005038:	64fb      	str	r3, [r7, #76]	@ 0x4c

            if (ax->step_high) continue;
 800503a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800503c:	7d1b      	ldrb	r3, [r3, #20]
 800503e:	2b00      	cmp	r3, #0
 8005040:	f040 80e6 	bne.w	8005210 <motion_on_tim6_tick+0x4a8>
            if (ax->step_low)  continue; 
 8005044:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005046:	7d5b      	ldrb	r3, [r3, #21]
 8005048:	2b00      	cmp	r3, #0
 800504a:	f040 80e3 	bne.w	8005214 <motion_on_tim6_tick+0x4ac>
            if (ax->emitted_steps >= ax->total_steps) continue;
 800504e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005050:	689a      	ldr	r2, [r3, #8]
 8005052:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	429a      	cmp	r2, r3
 8005058:	f080 80de 	bcs.w	8005218 <motion_on_tim6_tick+0x4b0>

            if (ax->en_settle_ticks)  { ax->en_settle_ticks--;  continue; }
 800505c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800505e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8005062:	2b00      	cmp	r3, #0
 8005064:	d008      	beq.n	8005078 <motion_on_tim6_tick+0x310>
 8005066:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005068:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800506c:	3b01      	subs	r3, #1
 800506e:	b2da      	uxtb	r2, r3
 8005070:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005072:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
 8005076:	e0d0      	b.n	800521a <motion_on_tim6_tick+0x4b2>
            if (ax->dir_settle_ticks) { ax->dir_settle_ticks--; continue; }
 8005078:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800507a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800507e:	2b00      	cmp	r3, #0
 8005080:	d008      	beq.n	8005094 <motion_on_tim6_tick+0x32c>
 8005082:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005084:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8005088:	3b01      	subs	r3, #1
 800508a:	b2da      	uxtb	r2, r3
 800508c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800508e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
 8005092:	e0c2      	b.n	800521a <motion_on_tim6_tick+0x4b2>

            /* DDA (fila): acumula fase e emite STEP no cruzamento de 1.0 */
            ax->dda_accum_q16 += ax->dda_inc_q16;
 8005094:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005096:	699a      	ldr	r2, [r3, #24]
 8005098:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800509a:	69db      	ldr	r3, [r3, #28]
 800509c:	441a      	add	r2, r3
 800509e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80050a0:	619a      	str	r2, [r3, #24]
            if (ax->dda_accum_q16 >= Q16_1) {
 80050a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80050a4:	699b      	ldr	r3, [r3, #24]
 80050a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80050aa:	f0c0 80b6 	bcc.w	800521a <motion_on_tim6_tick+0x4b2>
                ax->dda_accum_q16 -= Q16_1;
 80050ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80050b0:	699b      	ldr	r3, [r3, #24]
 80050b2:	f5a3 3280 	sub.w	r2, r3, #65536	@ 0x10000
 80050b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80050b8:	619a      	str	r2, [r3, #24]
                if (ax->emitted_steps < ax->total_steps) {
 80050ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80050bc:	689a      	ldr	r2, [r3, #8]
 80050be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	429a      	cmp	r2, r3
 80050c4:	f080 80a9 	bcs.w	800521a <motion_on_tim6_tick+0x4b2>
                    motion_hw_step_high(axis);
 80050c8:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 80050cc:	4618      	mov	r0, r3
 80050ce:	f7fd fe77 	bl	8002dc0 <motion_hw_step_high>
                    ax->step_high = MOTION_STEP_HIGH_TICKS;
 80050d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80050d4:	2201      	movs	r2, #1
 80050d6:	751a      	strb	r2, [r3, #20]
                    ++ax->emitted_steps;
 80050d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80050da:	689b      	ldr	r3, [r3, #8]
 80050dc:	1c5a      	adds	r2, r3, #1
 80050de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80050e0:	609a      	str	r2, [r3, #8]
                    g_csv_stepcount[axis]++;
 80050e2:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 80050e6:	4a7a      	ldr	r2, [pc, #488]	@ (80052d0 <motion_on_tim6_tick+0x568>)
 80050e8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80050ec:	3201      	adds	r2, #1
 80050ee:	4978      	ldr	r1, [pc, #480]	@ (80052d0 <motion_on_tim6_tick+0x568>)
 80050f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    ax->target_steps = ax->emitted_steps;
 80050f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80050f6:	689a      	ldr	r2, [r3, #8]
 80050f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80050fa:	605a      	str	r2, [r3, #4]
                    /* Garanta ativação no primeiro STEP mesmo se o "arming" atrasar */
                    if ((g_csv_armed[axis] || g_csv_stepcount[axis] == 1u) && !g_csv_active[axis]) {
 80050fc:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8005100:	4a74      	ldr	r2, [pc, #464]	@ (80052d4 <motion_on_tim6_tick+0x56c>)
 8005102:	5cd3      	ldrb	r3, [r2, r3]
 8005104:	b2db      	uxtb	r3, r3
 8005106:	2b00      	cmp	r3, #0
 8005108:	d106      	bne.n	8005118 <motion_on_tim6_tick+0x3b0>
 800510a:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 800510e:	4a70      	ldr	r2, [pc, #448]	@ (80052d0 <motion_on_tim6_tick+0x568>)
 8005110:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005114:	2b01      	cmp	r3, #1
 8005116:	d11f      	bne.n	8005158 <motion_on_tim6_tick+0x3f0>
 8005118:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 800511c:	4a6e      	ldr	r2, [pc, #440]	@ (80052d8 <motion_on_tim6_tick+0x570>)
 800511e:	5cd3      	ldrb	r3, [r2, r3]
 8005120:	b2db      	uxtb	r3, r3
 8005122:	2b00      	cmp	r3, #0
 8005124:	d118      	bne.n	8005158 <motion_on_tim6_tick+0x3f0>
                        g_csv_active[axis] = 1u;
 8005126:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 800512a:	4a6b      	ldr	r2, [pc, #428]	@ (80052d8 <motion_on_tim6_tick+0x570>)
 800512c:	2101      	movs	r1, #1
 800512e:	54d1      	strb	r1, [r2, r3]
                        g_csv_armed[axis]  = 0u;
 8005130:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8005134:	4a67      	ldr	r2, [pc, #412]	@ (80052d4 <motion_on_tim6_tick+0x56c>)
 8005136:	2100      	movs	r1, #0
 8005138:	54d1      	strb	r1, [r2, r3]
                        uint32_t now_t6 = g_tim6_ticks;
 800513a:	4b68      	ldr	r3, [pc, #416]	@ (80052dc <motion_on_tim6_tick+0x574>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	64bb      	str	r3, [r7, #72]	@ 0x48
                        g_csv_t0_t6[axis] = now_t6;
 8005140:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8005144:	4966      	ldr	r1, [pc, #408]	@ (80052e0 <motion_on_tim6_tick+0x578>)
 8005146:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005148:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                        g_csv_next_t6[axis] = now_t6;
 800514c:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8005150:	4964      	ldr	r1, [pc, #400]	@ (80052e4 <motion_on_tim6_tick+0x57c>)
 8005152:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005154:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    }
#if MOTION_CSV_AT_STEP && !MOTION_CSV_PRODUCE_IN_TIM6
                    if (g_csv_active[axis]) {
 8005158:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 800515c:	4a5e      	ldr	r2, [pc, #376]	@ (80052d8 <motion_on_tim6_tick+0x570>)
 800515e:	5cd3      	ldrb	r3, [r2, r3]
 8005160:	b2db      	uxtb	r3, r3
 8005162:	2b00      	cmp	r3, #0
 8005164:	d059      	beq.n	800521a <motion_on_tim6_tick+0x4b2>
                        uint32_t dt_t6 = g_tim6_ticks - g_csv_t0_t6[axis];
 8005166:	4b5d      	ldr	r3, [pc, #372]	@ (80052dc <motion_on_tim6_tick+0x574>)
 8005168:	681a      	ldr	r2, [r3, #0]
 800516a:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 800516e:	495c      	ldr	r1, [pc, #368]	@ (80052e0 <motion_on_tim6_tick+0x578>)
 8005170:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8005174:	1ad3      	subs	r3, r2, r3
 8005176:	647b      	str	r3, [r7, #68]	@ 0x44
#if MOTION_CSV_TIME_IN_TICKS
                        uint32_t t_val = dt_t6;
#else
                        uint32_t t_val = dt_t6 / T6_TICKS_PER_MS;
 8005178:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800517a:	4a5b      	ldr	r2, [pc, #364]	@ (80052e8 <motion_on_tim6_tick+0x580>)
 800517c:	fba2 2303 	umull	r2, r3, r2, r3
 8005180:	091b      	lsrs	r3, r3, #4
 8005182:	643b      	str	r3, [r7, #64]	@ 0x40
#endif
                        int32_t rel = (int32_t)(g_encoder_position[axis] - g_encoder_origin[axis]);
 8005184:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8005188:	4a58      	ldr	r2, [pc, #352]	@ (80052ec <motion_on_tim6_tick+0x584>)
 800518a:	00db      	lsls	r3, r3, #3
 800518c:	4413      	add	r3, r2
 800518e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005192:	4611      	mov	r1, r2
 8005194:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8005198:	4a55      	ldr	r2, [pc, #340]	@ (80052f0 <motion_on_tim6_tick+0x588>)
 800519a:	00db      	lsls	r3, r3, #3
 800519c:	4413      	add	r3, r2
 800519e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051a2:	4613      	mov	r3, r2
 80051a4:	1acb      	subs	r3, r1, r3
 80051a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
                        if (g_csv_stepcount[axis] == 1u || (g_csv_stepcount[axis] % MOTION_CSV_STEP_DECIM) == 0u) {
 80051a8:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 80051ac:	4a48      	ldr	r2, [pc, #288]	@ (80052d0 <motion_on_tim6_tick+0x568>)
 80051ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80051b2:	2b01      	cmp	r3, #1
 80051b4:	d00e      	beq.n	80051d4 <motion_on_tim6_tick+0x46c>
 80051b6:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 80051ba:	4a45      	ldr	r2, [pc, #276]	@ (80052d0 <motion_on_tim6_tick+0x568>)
 80051bc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80051c0:	4b49      	ldr	r3, [pc, #292]	@ (80052e8 <motion_on_tim6_tick+0x580>)
 80051c2:	fba3 1302 	umull	r1, r3, r3, r2
 80051c6:	095b      	lsrs	r3, r3, #5
 80051c8:	2164      	movs	r1, #100	@ 0x64
 80051ca:	fb01 f303 	mul.w	r3, r1, r3
 80051ce:	1ad3      	subs	r3, r2, r3
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d122      	bne.n	800521a <motion_on_tim6_tick+0x4b2>
                            uint32_t pm = motion_lock();
 80051d4:	f7fe f836 	bl	8003244 <motion_lock>
 80051d8:	63b8      	str	r0, [r7, #56]	@ 0x38
                            uint32_t id = ++g_csv_seq[axis];
 80051da:	f897 205d 	ldrb.w	r2, [r7, #93]	@ 0x5d
 80051de:	4b45      	ldr	r3, [pc, #276]	@ (80052f4 <motion_on_tim6_tick+0x58c>)
 80051e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80051e4:	3301      	adds	r3, #1
 80051e6:	4943      	ldr	r1, [pc, #268]	@ (80052f4 <motion_on_tim6_tick+0x58c>)
 80051e8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80051ec:	637b      	str	r3, [r7, #52]	@ 0x34
                            motion_unlock(pm);
 80051ee:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80051f0:	f7fe f839 	bl	8003266 <motion_unlock>
                            motion_csv_print(axis, id, t_val, rel, g_csv_stepcount[axis]);
 80051f4:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 80051f8:	4a35      	ldr	r2, [pc, #212]	@ (80052d0 <motion_on_tim6_tick+0x568>)
 80051fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80051fe:	f897 005d 	ldrb.w	r0, [r7, #93]	@ 0x5d
 8005202:	9300      	str	r3, [sp, #0]
 8005204:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005206:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005208:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800520a:	f7fd ff33 	bl	8003074 <motion_csv_print>
 800520e:	e004      	b.n	800521a <motion_on_tim6_tick+0x4b2>
            if (ax->step_high) continue;
 8005210:	bf00      	nop
 8005212:	e002      	b.n	800521a <motion_on_tim6_tick+0x4b2>
            if (ax->step_low)  continue; 
 8005214:	bf00      	nop
 8005216:	e000      	b.n	800521a <motion_on_tim6_tick+0x4b2>
            if (ax->emitted_steps >= ax->total_steps) continue;
 8005218:	bf00      	nop
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800521a:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 800521e:	3301      	adds	r3, #1
 8005220:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
 8005224:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8005228:	2b02      	cmp	r3, #2
 800522a:	f67f aefd 	bls.w	8005028 <motion_on_tim6_tick+0x2c0>
            } while ((int32_t)(now_t6 - g_csv_next_prod_t6) >= 0);
        }
    }
#endif

    uint32_t primask = motion_lock();
 800522e:	f7fe f809 	bl	8003244 <motion_lock>
 8005232:	6178      	str	r0, [r7, #20]
    if (g_has_active_segment) {
 8005234:	4b30      	ldr	r3, [pc, #192]	@ (80052f8 <motion_on_tim6_tick+0x590>)
 8005236:	781b      	ldrb	r3, [r3, #0]
 8005238:	b2db      	uxtb	r3, r3
 800523a:	2b00      	cmp	r3, #0
 800523c:	f000 80b9 	beq.w	80053b2 <motion_on_tim6_tick+0x64a>
        uint8_t confirm = 1u;
 8005240:	2301      	movs	r3, #1
 8005242:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8005246:	2300      	movs	r3, #0
 8005248:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 800524c:	e01b      	b.n	8005286 <motion_on_tim6_tick+0x51e>
            const motion_axis_state_t *ax = &g_axis_state[axis];
 800524e:	f897 205b 	ldrb.w	r2, [r7, #91]	@ 0x5b
 8005252:	4613      	mov	r3, r2
 8005254:	005b      	lsls	r3, r3, #1
 8005256:	4413      	add	r3, r2
 8005258:	011b      	lsls	r3, r3, #4
 800525a:	4a1c      	ldr	r2, [pc, #112]	@ (80052cc <motion_on_tim6_tick+0x564>)
 800525c:	4413      	add	r3, r2
 800525e:	613b      	str	r3, [r7, #16]
            if (ax->emitted_steps < ax->total_steps || ax->step_high) {
 8005260:	693b      	ldr	r3, [r7, #16]
 8005262:	689a      	ldr	r2, [r3, #8]
 8005264:	693b      	ldr	r3, [r7, #16]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	429a      	cmp	r2, r3
 800526a:	d303      	bcc.n	8005274 <motion_on_tim6_tick+0x50c>
 800526c:	693b      	ldr	r3, [r7, #16]
 800526e:	7d1b      	ldrb	r3, [r3, #20]
 8005270:	2b00      	cmp	r3, #0
 8005272:	d003      	beq.n	800527c <motion_on_tim6_tick+0x514>
                confirm = 0u; break;
 8005274:	2300      	movs	r3, #0
 8005276:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
 800527a:	e008      	b.n	800528e <motion_on_tim6_tick+0x526>
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800527c:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8005280:	3301      	adds	r3, #1
 8005282:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 8005286:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800528a:	2b02      	cmp	r3, #2
 800528c:	d9df      	bls.n	800524e <motion_on_tim6_tick+0x4e6>
            }
        }
#if MOTION_PROGRESS_MODE
        /* Confirmar término apenas quando não houver trabalho (ativo+fila)
           em NENHUM eixo. Usa soma O(1) por eixo (ativo + fila acumulada). */
        if (!confirm) {
 800528e:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 8005292:	2b00      	cmp	r3, #0
 8005294:	d14d      	bne.n	8005332 <motion_on_tim6_tick+0x5ca>
            uint32_t rem_all = 0u;
 8005296:	2300      	movs	r3, #0
 8005298:	657b      	str	r3, [r7, #84]	@ 0x54
            for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 800529a:	2300      	movs	r3, #0
 800529c:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 80052a0:	e03d      	b.n	800531e <motion_on_tim6_tick+0x5b6>
                const motion_axis_state_t *ax = &g_axis_state[a];
 80052a2:	f897 2053 	ldrb.w	r2, [r7, #83]	@ 0x53
 80052a6:	4613      	mov	r3, r2
 80052a8:	005b      	lsls	r3, r3, #1
 80052aa:	4413      	add	r3, r2
 80052ac:	011b      	lsls	r3, r3, #4
 80052ae:	4a07      	ldr	r2, [pc, #28]	@ (80052cc <motion_on_tim6_tick+0x564>)
 80052b0:	4413      	add	r3, r2
 80052b2:	60fb      	str	r3, [r7, #12]
                uint32_t active = (ax->total_steps > ax->emitted_steps)
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681a      	ldr	r2, [r3, #0]
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	689b      	ldr	r3, [r3, #8]
                                  ? (ax->total_steps - ax->emitted_steps) : 0u;
 80052bc:	429a      	cmp	r2, r3
 80052be:	d91d      	bls.n	80052fc <motion_on_tim6_tick+0x594>
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681a      	ldr	r2, [r3, #0]
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	689b      	ldr	r3, [r3, #8]
 80052c8:	1ad3      	subs	r3, r2, r3
 80052ca:	e018      	b.n	80052fe <motion_on_tim6_tick+0x596>
 80052cc:	2000019c 	.word	0x2000019c
 80052d0:	20002f28 	.word	0x20002f28
 80052d4:	20002f40 	.word	0x20002f40
 80052d8:	20002f18 	.word	0x20002f18
 80052dc:	20000190 	.word	0x20000190
 80052e0:	20002f44 	.word	0x20002f44
 80052e4:	20002f50 	.word	0x20002f50
 80052e8:	51eb851f 	.word	0x51eb851f
 80052ec:	20002e48 	.word	0x20002e48
 80052f0:	20002e70 	.word	0x20002e70
 80052f4:	20002f5c 	.word	0x20002f5c
 80052f8:	2000022c 	.word	0x2000022c
 80052fc:	2300      	movs	r3, #0
                uint32_t active = (ax->total_steps > ax->emitted_steps)
 80052fe:	60bb      	str	r3, [r7, #8]
                rem_all += active + g_queue_rem_steps[a];
 8005300:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8005304:	4a2f      	ldr	r2, [pc, #188]	@ (80053c4 <motion_on_tim6_tick+0x65c>)
 8005306:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800530a:	68bb      	ldr	r3, [r7, #8]
 800530c:	4413      	add	r3, r2
 800530e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005310:	4413      	add	r3, r2
 8005312:	657b      	str	r3, [r7, #84]	@ 0x54
            for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 8005314:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8005318:	3301      	adds	r3, #1
 800531a:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 800531e:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8005322:	2b02      	cmp	r3, #2
 8005324:	d9bd      	bls.n	80052a2 <motion_on_tim6_tick+0x53a>
            }
            if (rem_all == 0u) {
 8005326:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005328:	2b00      	cmp	r3, #0
 800532a:	d102      	bne.n	8005332 <motion_on_tim6_tick+0x5ca>
                confirm = 1u;
 800532c:	2301      	movs	r3, #1
 800532e:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
            }
        }
#endif
        if (confirm) {
 8005332:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 8005336:	2b00      	cmp	r3, #0
 8005338:	d03b      	beq.n	80053b2 <motion_on_tim6_tick+0x64a>
            if (motion_try_start_next_locked()) {
 800533a:	f7ff fa37 	bl	80047ac <motion_try_start_next_locked>
 800533e:	4603      	mov	r3, r0
 8005340:	2b00      	cmp	r3, #0
 8005342:	d003      	beq.n	800534c <motion_on_tim6_tick+0x5e4>
                g_status.state = MOTION_RUNNING;
 8005344:	4b20      	ldr	r3, [pc, #128]	@ (80053c8 <motion_on_tim6_tick+0x660>)
 8005346:	2202      	movs	r2, #2
 8005348:	701a      	strb	r2, [r3, #0]
 800534a:	e030      	b.n	80053ae <motion_on_tim6_tick+0x646>
#if MOTION_DEBUG_FLOW
                printf("[FLOW next_segment started]\r\n");
#endif
            } else {
                g_has_active_segment = 0u;
 800534c:	4b1f      	ldr	r3, [pc, #124]	@ (80053cc <motion_on_tim6_tick+0x664>)
 800534e:	2200      	movs	r2, #0
 8005350:	701a      	strb	r2, [r3, #0]
                motion_stop_all_axes_locked();
 8005352:	f7ff f817 	bl	8004384 <motion_stop_all_axes_locked>
                g_status.state = MOTION_DONE;
 8005356:	4b1c      	ldr	r3, [pc, #112]	@ (80053c8 <motion_on_tim6_tick+0x660>)
 8005358:	2205      	movs	r2, #5
 800535a:	701a      	strb	r2, [r3, #0]
                motion_send_move_end_response(g_active_frame_id, 0u /* natural_done */);
 800535c:	4b1c      	ldr	r3, [pc, #112]	@ (80053d0 <motion_on_tim6_tick+0x668>)
 800535e:	781b      	ldrb	r3, [r3, #0]
 8005360:	2100      	movs	r1, #0
 8005362:	4618      	mov	r0, r3
 8005364:	f7ff fb98 	bl	8004a98 <motion_send_move_end_response>
                // Fim do movimento: encerrar sessão CSV e zerar contadores
        for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 8005368:	2300      	movs	r3, #0
 800536a:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 800536e:	e01a      	b.n	80053a6 <motion_on_tim6_tick+0x63e>
            g_csv_active[a] = 0u;
 8005370:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8005374:	4a17      	ldr	r2, [pc, #92]	@ (80053d4 <motion_on_tim6_tick+0x66c>)
 8005376:	2100      	movs	r1, #0
 8005378:	54d1      	strb	r1, [r2, r3]
            g_csv_armed[a]  = 0u;
 800537a:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800537e:	4a16      	ldr	r2, [pc, #88]	@ (80053d8 <motion_on_tim6_tick+0x670>)
 8005380:	2100      	movs	r1, #0
 8005382:	54d1      	strb	r1, [r2, r3]
            g_csv_stepcount[a] = 0u;
 8005384:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8005388:	4a14      	ldr	r2, [pc, #80]	@ (80053dc <motion_on_tim6_tick+0x674>)
 800538a:	2100      	movs	r1, #0
 800538c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_seq[a] = 0u;
 8005390:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8005394:	4a12      	ldr	r2, [pc, #72]	@ (80053e0 <motion_on_tim6_tick+0x678>)
 8005396:	2100      	movs	r1, #0
 8005398:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 800539c:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 80053a0:	3301      	adds	r3, #1
 80053a2:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 80053a6:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 80053aa:	2b02      	cmp	r3, #2
 80053ac:	d9e0      	bls.n	8005370 <motion_on_tim6_tick+0x608>
        }
            }
            motion_refresh_status_locked();
 80053ae:	f7fe fe3f 	bl	8004030 <motion_refresh_status_locked>
        }
    }
    motion_unlock(primask);
 80053b2:	6978      	ldr	r0, [r7, #20]
 80053b4:	f7fd ff57 	bl	8003266 <motion_unlock>
 80053b8:	e000      	b.n	80053bc <motion_on_tim6_tick+0x654>
        return;
 80053ba:	bf00      	nop
}
 80053bc:	3760      	adds	r7, #96	@ 0x60
 80053be:	46bd      	mov	sp, r7
 80053c0:	bd80      	pop	{r7, pc}
 80053c2:	bf00      	nop
 80053c4:	20002e38 	.word	0x20002e38
 80053c8:	20000194 	.word	0x20000194
 80053cc:	2000022c 	.word	0x2000022c
 80053d0:	20002e34 	.word	0x20002e34
 80053d4:	20002f18 	.word	0x20002f18
 80053d8:	20002f40 	.word	0x20002f40
 80053dc:	20002f28 	.word	0x20002f28
 80053e0:	20002f5c 	.word	0x20002f5c

080053e4 <motion_on_tim7_tick>:
 *  - Atualiza encoders
 *  - DEMO: rampa e dda_inc
 *  - Fila: sua original de target_steps
 * ======================= */
void motion_on_tim7_tick(void)
{
 80053e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80053e8:	b0e6      	sub	sp, #408	@ 0x198
 80053ea:	af02      	add	r7, sp, #8
    motion_update_encoders();
 80053ec:	f7ff f9f8 	bl	80047e0 <motion_update_encoders>

#if (MOTION_CSV_SAMPLE_MS + 0u) > 0u && !MOTION_CSV_PRODUCE_IN_TIM6
    // Emite CSV (axis,time,rel,steps) periodicamente usando base de tempo do TIM6
    uint32_t now_t6 = g_tim6_ticks;
 80053f0:	4bc1      	ldr	r3, [pc, #772]	@ (80056f8 <motion_on_tim7_tick+0x314>)
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80053f8:	2300      	movs	r3, #0
 80053fa:	f887 318f 	strb.w	r3, [r7, #399]	@ 0x18f
 80053fe:	e079      	b.n	80054f4 <motion_on_tim7_tick+0x110>
        if (!g_csv_active[axis]) continue;
 8005400:	f897 218f 	ldrb.w	r2, [r7, #399]	@ 0x18f
 8005404:	4bbd      	ldr	r3, [pc, #756]	@ (80056fc <motion_on_tim7_tick+0x318>)
 8005406:	5c9b      	ldrb	r3, [r3, r2]
 8005408:	b2db      	uxtb	r3, r3
 800540a:	2b00      	cmp	r3, #0
 800540c:	d06c      	beq.n	80054e8 <motion_on_tim7_tick+0x104>
        if ((int32_t)(now_t6 - g_csv_next_t6[axis]) >= 0) {
 800540e:	f897 218f 	ldrb.w	r2, [r7, #399]	@ 0x18f
 8005412:	4bbb      	ldr	r3, [pc, #748]	@ (8005700 <motion_on_tim7_tick+0x31c>)
 8005414:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005418:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800541c:	1a9b      	subs	r3, r3, r2
 800541e:	2b00      	cmp	r3, #0
 8005420:	db63      	blt.n	80054ea <motion_on_tim7_tick+0x106>
            int32_t rel = (int32_t)(g_encoder_position[axis] - g_encoder_origin[axis]);
 8005422:	f897 318f 	ldrb.w	r3, [r7, #399]	@ 0x18f
 8005426:	4ab7      	ldr	r2, [pc, #732]	@ (8005704 <motion_on_tim7_tick+0x320>)
 8005428:	00db      	lsls	r3, r3, #3
 800542a:	4413      	add	r3, r2
 800542c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005430:	4611      	mov	r1, r2
 8005432:	f897 318f 	ldrb.w	r3, [r7, #399]	@ 0x18f
 8005436:	4ab4      	ldr	r2, [pc, #720]	@ (8005708 <motion_on_tim7_tick+0x324>)
 8005438:	00db      	lsls	r3, r3, #3
 800543a:	4413      	add	r3, r2
 800543c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005440:	4613      	mov	r3, r2
 8005442:	1acb      	subs	r3, r1, r3
 8005444:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
            uint32_t dt_t6 = now_t6 - g_csv_t0_t6[axis];
 8005448:	f897 218f 	ldrb.w	r2, [r7, #399]	@ 0x18f
 800544c:	4baf      	ldr	r3, [pc, #700]	@ (800570c <motion_on_tim7_tick+0x328>)
 800544e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005452:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8005456:	1a9b      	subs	r3, r3, r2
 8005458:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
#if MOTION_CSV_TIME_IN_TICKS
            uint32_t t_val = dt_t6;
#else
            uint32_t t_val = dt_t6 / T6_TICKS_PER_MS;
 800545c:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005460:	4bab      	ldr	r3, [pc, #684]	@ (8005710 <motion_on_tim7_tick+0x32c>)
 8005462:	fba3 2302 	umull	r2, r3, r3, r2
 8005466:	091b      	lsrs	r3, r3, #4
 8005468:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
#endif
            uint32_t pm = motion_lock();
 800546c:	f7fd feea 	bl	8003244 <motion_lock>
 8005470:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
            uint32_t id = ++g_csv_seq[axis];
 8005474:	f897 118f 	ldrb.w	r1, [r7, #399]	@ 0x18f
 8005478:	4ba6      	ldr	r3, [pc, #664]	@ (8005714 <motion_on_tim7_tick+0x330>)
 800547a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800547e:	1c5a      	adds	r2, r3, #1
 8005480:	4ba4      	ldr	r3, [pc, #656]	@ (8005714 <motion_on_tim7_tick+0x330>)
 8005482:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 8005486:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
            motion_unlock(pm);
 800548a:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 800548e:	f7fd feea 	bl	8003266 <motion_unlock>
            motion_csv_print(axis, id, t_val, rel, g_csv_stepcount[axis]);
 8005492:	f897 218f 	ldrb.w	r2, [r7, #399]	@ 0x18f
 8005496:	4ba0      	ldr	r3, [pc, #640]	@ (8005718 <motion_on_tim7_tick+0x334>)
 8005498:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800549c:	f897 018f 	ldrb.w	r0, [r7, #399]	@ 0x18f
 80054a0:	9300      	str	r3, [sp, #0]
 80054a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80054a6:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 80054aa:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 80054ae:	f7fd fde1 	bl	8003074 <motion_csv_print>
            uint32_t inc_ticks = ((uint32_t)MOTION_CSV_SAMPLE_MS) * (uint32_t)T6_TICKS_PER_MS;
 80054b2:	2332      	movs	r3, #50	@ 0x32
 80054b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
            do { g_csv_next_t6[axis] += inc_ticks; } while ((int32_t)(now_t6 - g_csv_next_t6[axis]) >= 0);
 80054b8:	f897 218f 	ldrb.w	r2, [r7, #399]	@ 0x18f
 80054bc:	4b90      	ldr	r3, [pc, #576]	@ (8005700 <motion_on_tim7_tick+0x31c>)
 80054be:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80054c2:	f897 118f 	ldrb.w	r1, [r7, #399]	@ 0x18f
 80054c6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80054ca:	441a      	add	r2, r3
 80054cc:	4b8c      	ldr	r3, [pc, #560]	@ (8005700 <motion_on_tim7_tick+0x31c>)
 80054ce:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 80054d2:	f897 218f 	ldrb.w	r2, [r7, #399]	@ 0x18f
 80054d6:	4b8a      	ldr	r3, [pc, #552]	@ (8005700 <motion_on_tim7_tick+0x31c>)
 80054d8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80054dc:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80054e0:	1a9b      	subs	r3, r3, r2
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	dae8      	bge.n	80054b8 <motion_on_tim7_tick+0xd4>
 80054e6:	e000      	b.n	80054ea <motion_on_tim7_tick+0x106>
        if (!g_csv_active[axis]) continue;
 80054e8:	bf00      	nop
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80054ea:	f897 318f 	ldrb.w	r3, [r7, #399]	@ 0x18f
 80054ee:	3301      	adds	r3, #1
 80054f0:	f887 318f 	strb.w	r3, [r7, #399]	@ 0x18f
 80054f4:	f897 318f 	ldrb.w	r3, [r7, #399]	@ 0x18f
 80054f8:	2b02      	cmp	r3, #2
 80054fa:	d981      	bls.n	8005400 <motion_on_tim7_tick+0x1c>
        }
    }
#endif

    // Atualiza sombras 32-bit para SWV/Data Trace (4 bytes por amostra)
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80054fc:	2300      	movs	r3, #0
 80054fe:	f887 318e 	strb.w	r3, [r7, #398]	@ 0x18e
 8005502:	e027      	b.n	8005554 <motion_on_tim7_tick+0x170>
        g_enc_abs32[axis] = (int32_t)g_encoder_position[axis];
 8005504:	f897 318e 	ldrb.w	r3, [r7, #398]	@ 0x18e
 8005508:	4a7e      	ldr	r2, [pc, #504]	@ (8005704 <motion_on_tim7_tick+0x320>)
 800550a:	00db      	lsls	r3, r3, #3
 800550c:	4413      	add	r3, r2
 800550e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005512:	f897 118e 	ldrb.w	r1, [r7, #398]	@ 0x18e
 8005516:	4b81      	ldr	r3, [pc, #516]	@ (800571c <motion_on_tim7_tick+0x338>)
 8005518:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
        g_enc_rel32[axis] = (int32_t)(g_encoder_position[axis] - g_encoder_origin[axis]);
 800551c:	f897 318e 	ldrb.w	r3, [r7, #398]	@ 0x18e
 8005520:	4a78      	ldr	r2, [pc, #480]	@ (8005704 <motion_on_tim7_tick+0x320>)
 8005522:	00db      	lsls	r3, r3, #3
 8005524:	4413      	add	r3, r2
 8005526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800552a:	4611      	mov	r1, r2
 800552c:	f897 318e 	ldrb.w	r3, [r7, #398]	@ 0x18e
 8005530:	4a75      	ldr	r2, [pc, #468]	@ (8005708 <motion_on_tim7_tick+0x324>)
 8005532:	00db      	lsls	r3, r3, #3
 8005534:	4413      	add	r3, r2
 8005536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800553a:	4613      	mov	r3, r2
 800553c:	1acb      	subs	r3, r1, r3
 800553e:	f897 218e 	ldrb.w	r2, [r7, #398]	@ 0x18e
 8005542:	4619      	mov	r1, r3
 8005544:	4b76      	ldr	r3, [pc, #472]	@ (8005720 <motion_on_tim7_tick+0x33c>)
 8005546:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800554a:	f897 318e 	ldrb.w	r3, [r7, #398]	@ 0x18e
 800554e:	3301      	adds	r3, #1
 8005550:	f887 318e 	strb.w	r3, [r7, #398]	@ 0x18e
 8005554:	f897 318e 	ldrb.w	r3, [r7, #398]	@ 0x18e
 8005558:	2b02      	cmp	r3, #2
 800555a:	d9d3      	bls.n	8005504 <motion_on_tim7_tick+0x120>
    }

    /* DEMO: aplica rampa e calcula incremento do DDA */
    if (g_status.state == MOTION_RUNNING && g_has_active_segment && g_demo_continuous) {
 800555c:	4b71      	ldr	r3, [pc, #452]	@ (8005724 <motion_on_tim7_tick+0x340>)
 800555e:	781b      	ldrb	r3, [r3, #0]
 8005560:	b2db      	uxtb	r3, r3
 8005562:	2b02      	cmp	r3, #2
 8005564:	f040 80f3 	bne.w	800574e <motion_on_tim7_tick+0x36a>
 8005568:	4b6f      	ldr	r3, [pc, #444]	@ (8005728 <motion_on_tim7_tick+0x344>)
 800556a:	781b      	ldrb	r3, [r3, #0]
 800556c:	b2db      	uxtb	r3, r3
 800556e:	2b00      	cmp	r3, #0
 8005570:	f000 80ed 	beq.w	800574e <motion_on_tim7_tick+0x36a>
 8005574:	4b6d      	ldr	r3, [pc, #436]	@ (800572c <motion_on_tim7_tick+0x348>)
 8005576:	781b      	ldrb	r3, [r3, #0]
 8005578:	b2db      	uxtb	r3, r3
 800557a:	2b00      	cmp	r3, #0
 800557c:	f000 80e7 	beq.w	800574e <motion_on_tim7_tick+0x36a>
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8005580:	2300      	movs	r3, #0
 8005582:	f887 318d 	strb.w	r3, [r7, #397]	@ 0x18d
 8005586:	e0dd      	b.n	8005744 <motion_on_tim7_tick+0x360>
            motion_axis_state_t *ax = &g_axis_state[axis];
 8005588:	f897 218d 	ldrb.w	r2, [r7, #397]	@ 0x18d
 800558c:	4613      	mov	r3, r2
 800558e:	005b      	lsls	r3, r3, #1
 8005590:	4413      	add	r3, r2
 8005592:	011b      	lsls	r3, r3, #4
 8005594:	4a66      	ldr	r2, [pc, #408]	@ (8005730 <motion_on_tim7_tick+0x34c>)
 8005596:	4413      	add	r3, r2
 8005598:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
            if (ax->emitted_steps >= ax->total_steps) continue;
 800559c:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80055a0:	689a      	ldr	r2, [r3, #8]
 80055a2:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	429a      	cmp	r2, r3
 80055aa:	f080 80c5 	bcs.w	8005738 <motion_on_tim7_tick+0x354>

            /* Aceleração integrada: acumula a/1000 e aplica passos discretos em v */
            g_v_accum[axis] += ax->accel_sps2; /* steps/s^2 * 1ms */
 80055ae:	f897 218d 	ldrb.w	r2, [r7, #397]	@ 0x18d
 80055b2:	4b60      	ldr	r3, [pc, #384]	@ (8005734 <motion_on_tim7_tick+0x350>)
 80055b4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80055b8:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80055bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055be:	f897 118d 	ldrb.w	r1, [r7, #397]	@ 0x18d
 80055c2:	441a      	add	r2, r3
 80055c4:	4b5b      	ldr	r3, [pc, #364]	@ (8005734 <motion_on_tim7_tick+0x350>)
 80055c6:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
            uint32_t steps_avail = 0u;
 80055ca:	2300      	movs	r3, #0
 80055cc:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
            while (g_v_accum[axis] >= 1000u) { g_v_accum[axis] -= 1000u; steps_avail++; }
 80055d0:	e010      	b.n	80055f4 <motion_on_tim7_tick+0x210>
 80055d2:	f897 218d 	ldrb.w	r2, [r7, #397]	@ 0x18d
 80055d6:	4b57      	ldr	r3, [pc, #348]	@ (8005734 <motion_on_tim7_tick+0x350>)
 80055d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055dc:	f897 118d 	ldrb.w	r1, [r7, #397]	@ 0x18d
 80055e0:	f5a3 727a 	sub.w	r2, r3, #1000	@ 0x3e8
 80055e4:	4b53      	ldr	r3, [pc, #332]	@ (8005734 <motion_on_tim7_tick+0x350>)
 80055e6:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 80055ea:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80055ee:	3301      	adds	r3, #1
 80055f0:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 80055f4:	f897 218d 	ldrb.w	r2, [r7, #397]	@ 0x18d
 80055f8:	4b4e      	ldr	r3, [pc, #312]	@ (8005734 <motion_on_tim7_tick+0x350>)
 80055fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055fe:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005602:	d2e6      	bcs.n	80055d2 <motion_on_tim7_tick+0x1ee>
            while (steps_avail--) {
 8005604:	e03f      	b.n	8005686 <motion_on_tim7_tick+0x2a2>
                if (ax->v_actual_sps < ax->v_target_sps) {
 8005606:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800560a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800560c:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005610:	6a1b      	ldr	r3, [r3, #32]
 8005612:	429a      	cmp	r2, r3
 8005614:	d215      	bcs.n	8005642 <motion_on_tim7_tick+0x25e>
                    ax->v_actual_sps++;
 8005616:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800561a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800561c:	1c5a      	adds	r2, r3, #1
 800561e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005622:	625a      	str	r2, [r3, #36]	@ 0x24
                    if (ax->v_actual_sps > ax->v_target_sps) ax->v_actual_sps = ax->v_target_sps;
 8005624:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005628:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800562a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800562e:	6a1b      	ldr	r3, [r3, #32]
 8005630:	429a      	cmp	r2, r3
 8005632:	d928      	bls.n	8005686 <motion_on_tim7_tick+0x2a2>
 8005634:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005638:	6a1a      	ldr	r2, [r3, #32]
 800563a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800563e:	625a      	str	r2, [r3, #36]	@ 0x24
 8005640:	e021      	b.n	8005686 <motion_on_tim7_tick+0x2a2>
                } else if (ax->v_actual_sps > ax->v_target_sps) {
 8005642:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005646:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005648:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800564c:	6a1b      	ldr	r3, [r3, #32]
 800564e:	429a      	cmp	r2, r3
 8005650:	d919      	bls.n	8005686 <motion_on_tim7_tick+0x2a2>
                    if (ax->v_actual_sps > 0u) ax->v_actual_sps--;
 8005652:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005656:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005658:	2b00      	cmp	r3, #0
 800565a:	d006      	beq.n	800566a <motion_on_tim7_tick+0x286>
 800565c:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005660:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005662:	1e5a      	subs	r2, r3, #1
 8005664:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005668:	625a      	str	r2, [r3, #36]	@ 0x24
                    if (ax->v_actual_sps < ax->v_target_sps) ax->v_actual_sps = ax->v_target_sps;
 800566a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800566e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005670:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005674:	6a1b      	ldr	r3, [r3, #32]
 8005676:	429a      	cmp	r2, r3
 8005678:	d205      	bcs.n	8005686 <motion_on_tim7_tick+0x2a2>
 800567a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800567e:	6a1a      	ldr	r2, [r3, #32]
 8005680:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005684:	625a      	str	r2, [r3, #36]	@ 0x24
            while (steps_avail--) {
 8005686:	f8d7 2188 	ldr.w	r2, [r7, #392]	@ 0x188
 800568a:	1e53      	subs	r3, r2, #1
 800568c:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8005690:	2a00      	cmp	r2, #0
 8005692:	d1b8      	bne.n	8005606 <motion_on_tim7_tick+0x222>
                }
            }
            if (ax->v_actual_sps > MOTION_MAX_SPS) ax->v_actual_sps = MOTION_MAX_SPS;
 8005694:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005698:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800569a:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 800569e:	429a      	cmp	r2, r3
 80056a0:	d904      	bls.n	80056ac <motion_on_tim7_tick+0x2c8>
 80056a2:	f8d7 2138 	ldr.w	r2, [r7, #312]	@ 0x138
 80056a6:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 80056aa:	6253      	str	r3, [r2, #36]	@ 0x24
#if MOTION_FRICTION_ENABLE
            /* DEMO: aplica atrito pós-rampa (C + B·v) na velocidade efetiva */
            ax->v_actual_sps = motion_apply_friction(axis, ax->v_actual_sps);
 80056ac:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80056b0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80056b2:	f897 318d 	ldrb.w	r3, [r7, #397]	@ 0x18d
 80056b6:	4611      	mov	r1, r2
 80056b8:	4618      	mov	r0, r3
 80056ba:	f7fe fc4f 	bl	8003f5c <motion_apply_friction>
 80056be:	4602      	mov	r2, r0
 80056c0:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80056c4:	625a      	str	r2, [r3, #36]	@ 0x24
#endif
            ax->dda_inc_q16 = Q16_DIV_UINT(ax->v_actual_sps, MOTION_TIM6_HZ);
 80056c6:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80056ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056cc:	2200      	movs	r2, #0
 80056ce:	461c      	mov	r4, r3
 80056d0:	4615      	mov	r5, r2
 80056d2:	ea4f 4914 	mov.w	r9, r4, lsr #16
 80056d6:	ea4f 4804 	mov.w	r8, r4, lsl #16
 80056da:	f24c 3250 	movw	r2, #50000	@ 0xc350
 80056de:	f04f 0300 	mov.w	r3, #0
 80056e2:	4640      	mov	r0, r8
 80056e4:	4649      	mov	r1, r9
 80056e6:	f7fa fe13 	bl	8000310 <__aeabi_uldivmod>
 80056ea:	4602      	mov	r2, r0
 80056ec:	460b      	mov	r3, r1
 80056ee:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80056f2:	61da      	str	r2, [r3, #28]
 80056f4:	e021      	b.n	800573a <motion_on_tim7_tick+0x356>
 80056f6:	bf00      	nop
 80056f8:	20000190 	.word	0x20000190
 80056fc:	20002f18 	.word	0x20002f18
 8005700:	20002f50 	.word	0x20002f50
 8005704:	20002e48 	.word	0x20002e48
 8005708:	20002e70 	.word	0x20002e70
 800570c:	20002f44 	.word	0x20002f44
 8005710:	51eb851f 	.word	0x51eb851f
 8005714:	20002f5c 	.word	0x20002f5c
 8005718:	20002f28 	.word	0x20002f28
 800571c:	20002f00 	.word	0x20002f00
 8005720:	20002f0c 	.word	0x20002f0c
 8005724:	20000194 	.word	0x20000194
 8005728:	2000022c 	.word	0x2000022c
 800572c:	20002f68 	.word	0x20002f68
 8005730:	2000019c 	.word	0x2000019c
 8005734:	20002edc 	.word	0x20002edc
            if (ax->emitted_steps >= ax->total_steps) continue;
 8005738:	bf00      	nop
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800573a:	f897 318d 	ldrb.w	r3, [r7, #397]	@ 0x18d
 800573e:	3301      	adds	r3, #1
 8005740:	f887 318d 	strb.w	r3, [r7, #397]	@ 0x18d
 8005744:	f897 318d 	ldrb.w	r3, [r7, #397]	@ 0x18d
 8005748:	2b02      	cmp	r3, #2
 800574a:	f67f af1d 	bls.w	8005588 <motion_on_tim7_tick+0x1a4>
        }
    }
    /* Caminho da fila: rampa trapezoidal (acelera/cruza/desacelera) e define incremento DDA */
    if (g_status.state == MOTION_RUNNING && g_has_active_segment && !g_demo_continuous) {
 800574e:	4b7f      	ldr	r3, [pc, #508]	@ (800594c <motion_on_tim7_tick+0x568>)
 8005750:	781b      	ldrb	r3, [r3, #0]
 8005752:	b2db      	uxtb	r3, r3
 8005754:	2b02      	cmp	r3, #2
 8005756:	f040 848d 	bne.w	8006074 <motion_on_tim7_tick+0xc90>
 800575a:	4b7d      	ldr	r3, [pc, #500]	@ (8005950 <motion_on_tim7_tick+0x56c>)
 800575c:	781b      	ldrb	r3, [r3, #0]
 800575e:	b2db      	uxtb	r3, r3
 8005760:	2b00      	cmp	r3, #0
 8005762:	f000 8487 	beq.w	8006074 <motion_on_tim7_tick+0xc90>
 8005766:	4b7b      	ldr	r3, [pc, #492]	@ (8005954 <motion_on_tim7_tick+0x570>)
 8005768:	781b      	ldrb	r3, [r3, #0]
 800576a:	b2db      	uxtb	r3, r3
 800576c:	2b00      	cmp	r3, #0
 800576e:	f040 8481 	bne.w	8006074 <motion_on_tim7_tick+0xc90>
#if MOTION_PROGRESS_MODE
        int8_t master_axis = motion_select_master_axis_progress();
 8005772:	f7fe fa4f 	bl	8003c14 <motion_select_master_axis_progress>
 8005776:	4603      	mov	r3, r0
 8005778:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
        uint32_t rem_master = 0u;
 800577c:	2300      	movs	r3, #0
 800577e:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
        if (master_axis >= 0) {
 8005782:	f997 3137 	ldrsb.w	r3, [r7, #311]	@ 0x137
 8005786:	2b00      	cmp	r3, #0
 8005788:	db28      	blt.n	80057dc <motion_on_tim7_tick+0x3f8>
            const motion_axis_state_t *am = &g_axis_state[(uint8_t)master_axis];
 800578a:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 800578e:	461a      	mov	r2, r3
 8005790:	4613      	mov	r3, r2
 8005792:	005b      	lsls	r3, r3, #1
 8005794:	4413      	add	r3, r2
 8005796:	011b      	lsls	r3, r3, #4
 8005798:	4a6f      	ldr	r2, [pc, #444]	@ (8005958 <motion_on_tim7_tick+0x574>)
 800579a:	4413      	add	r3, r2
 800579c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
            uint32_t active_m = (am->total_steps > am->emitted_steps)
 80057a0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80057a4:	681a      	ldr	r2, [r3, #0]
 80057a6:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80057aa:	689b      	ldr	r3, [r3, #8]
                                ? (am->total_steps - am->emitted_steps) : 0u;
 80057ac:	429a      	cmp	r2, r3
 80057ae:	d907      	bls.n	80057c0 <motion_on_tim7_tick+0x3dc>
 80057b0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80057b4:	681a      	ldr	r2, [r3, #0]
 80057b6:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80057ba:	689b      	ldr	r3, [r3, #8]
 80057bc:	1ad3      	subs	r3, r2, r3
 80057be:	e000      	b.n	80057c2 <motion_on_tim7_tick+0x3de>
 80057c0:	2300      	movs	r3, #0
            uint32_t active_m = (am->total_steps > am->emitted_steps)
 80057c2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
            rem_master = active_m + g_queue_rem_steps[(uint8_t)master_axis];
 80057c6:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 80057ca:	461a      	mov	r2, r3
 80057cc:	4b63      	ldr	r3, [pc, #396]	@ (800595c <motion_on_tim7_tick+0x578>)
 80057ce:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80057d2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80057d6:	4413      	add	r3, r2
 80057d8:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
        }
#endif
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80057dc:	2300      	movs	r3, #0
 80057de:	f887 3183 	strb.w	r3, [r7, #387]	@ 0x183
 80057e2:	f000 bc42 	b.w	800606a <motion_on_tim7_tick+0xc86>
            motion_axis_state_t *ax = &g_axis_state[axis];
 80057e6:	f897 2183 	ldrb.w	r2, [r7, #387]	@ 0x183
 80057ea:	4613      	mov	r3, r2
 80057ec:	005b      	lsls	r3, r3, #1
 80057ee:	4413      	add	r3, r2
 80057f0:	011b      	lsls	r3, r3, #4
 80057f2:	4a59      	ldr	r2, [pc, #356]	@ (8005958 <motion_on_tim7_tick+0x574>)
 80057f4:	4413      	add	r3, r2
 80057f6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            /* Mesmo que o segmento ativo para este eixo tenha zerado, podemos ter
               passos remanescentes na fila — mantemos a rampa global da lista. */

            uint32_t v_cmd_sps = ((uint32_t)ax->velocity_per_tick) * 1000u; /* alvo/cruzeiro */
 80057fa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80057fe:	899b      	ldrh	r3, [r3, #12]
 8005800:	461a      	mov	r2, r3
 8005802:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005806:	fb02 f303 	mul.w	r3, r2, r3
 800580a:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
            uint32_t v_base_sps = v_cmd_sps;   /* debug: valor antes de throttle/PI */
 800580e:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8005812:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124

#if MOTION_PROGRESS_MODE && MOTION_ERR_THROTTLE_ENABLE
            /* Throttle por erro (apenas eixos não-mestres):
               - Usa erro posicional baseado em encoder (mesmo usado no PI)
               - Ajusta v_cmd antes de aplicar correção PI */
            if (master_axis >= 0 && (int8_t)axis != master_axis) {
 8005816:	f997 3137 	ldrsb.w	r3, [r7, #311]	@ 0x137
 800581a:	2b00      	cmp	r3, #0
 800581c:	f2c0 811e 	blt.w	8005a5c <motion_on_tim7_tick+0x678>
 8005820:	f897 2137 	ldrb.w	r2, [r7, #311]	@ 0x137
 8005824:	f897 3183 	ldrb.w	r3, [r7, #387]	@ 0x183
 8005828:	4293      	cmp	r3, r2
 800582a:	f000 8117 	beq.w	8005a5c <motion_on_tim7_tick+0x678>
                int32_t desired = (int32_t)ax->target_steps;
 800582e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005832:	685b      	ldr	r3, [r3, #4]
 8005834:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
                int64_t enc_rel = g_encoder_position[axis] - g_encoder_origin[axis];
 8005838:	f897 3183 	ldrb.w	r3, [r7, #387]	@ 0x183
 800583c:	4a48      	ldr	r2, [pc, #288]	@ (8005960 <motion_on_tim7_tick+0x57c>)
 800583e:	00db      	lsls	r3, r3, #3
 8005840:	4413      	add	r3, r2
 8005842:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005846:	f897 3183 	ldrb.w	r3, [r7, #387]	@ 0x183
 800584a:	4a46      	ldr	r2, [pc, #280]	@ (8005964 <motion_on_tim7_tick+0x580>)
 800584c:	00db      	lsls	r3, r3, #3
 800584e:	4413      	add	r3, r2
 8005850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005854:	1a84      	subs	r4, r0, r2
 8005856:	613c      	str	r4, [r7, #16]
 8005858:	eb61 0303 	sbc.w	r3, r1, r3
 800585c:	617b      	str	r3, [r7, #20]
 800585e:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8005862:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
                int64_t num = enc_rel * (int64_t)dda_steps_per_rev_axis(axis);
 8005866:	f897 3183 	ldrb.w	r3, [r7, #387]	@ 0x183
 800586a:	4618      	mov	r0, r3
 800586c:	f7fd fbe6 	bl	800303c <dda_steps_per_rev_axis>
 8005870:	4603      	mov	r3, r0
 8005872:	2200      	movs	r2, #0
 8005874:	673b      	str	r3, [r7, #112]	@ 0x70
 8005876:	677a      	str	r2, [r7, #116]	@ 0x74
 8005878:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800587c:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 8005880:	4622      	mov	r2, r4
 8005882:	fb02 f203 	mul.w	r2, r2, r3
 8005886:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800588a:	4629      	mov	r1, r5
 800588c:	fb01 f303 	mul.w	r3, r1, r3
 8005890:	441a      	add	r2, r3
 8005892:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8005896:	4621      	mov	r1, r4
 8005898:	fba3 ab01 	umull	sl, fp, r3, r1
 800589c:	eb02 030b 	add.w	r3, r2, fp
 80058a0:	469b      	mov	fp, r3
 80058a2:	e9c7 ab44 	strd	sl, fp, [r7, #272]	@ 0x110
 80058a6:	e9c7 ab44 	strd	sl, fp, [r7, #272]	@ 0x110
                int32_t actual = 0;
 80058aa:	2300      	movs	r3, #0
 80058ac:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
                if (ENC_COUNTS_PER_REV[axis] > 0u) {
 80058b0:	f897 2183 	ldrb.w	r2, [r7, #387]	@ 0x183
 80058b4:	4b2c      	ldr	r3, [pc, #176]	@ (8005968 <motion_on_tim7_tick+0x584>)
 80058b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d030      	beq.n	8005920 <motion_on_tim7_tick+0x53c>
                    int64_t q = num / (int64_t)ENC_COUNTS_PER_REV[axis];
 80058be:	f897 2183 	ldrb.w	r2, [r7, #387]	@ 0x183
 80058c2:	4b29      	ldr	r3, [pc, #164]	@ (8005968 <motion_on_tim7_tick+0x584>)
 80058c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80058c8:	2200      	movs	r2, #0
 80058ca:	66bb      	str	r3, [r7, #104]	@ 0x68
 80058cc:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80058ce:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 80058d2:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 80058d6:	f7fa fccb 	bl	8000270 <__aeabi_ldivmod>
 80058da:	4602      	mov	r2, r0
 80058dc:	460b      	mov	r3, r1
 80058de:	e9c7 235c 	strd	r2, r3, [r7, #368]	@ 0x170
                    if (q > INT32_MAX) q = INT32_MAX; else if (q < INT32_MIN) q = INT32_MIN;
 80058e2:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	@ 0x170
 80058e6:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80058ea:	f173 0300 	sbcs.w	r3, r3, #0
 80058ee:	db06      	blt.n	80058fe <motion_on_tim7_tick+0x51a>
 80058f0:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80058f4:	f04f 0300 	mov.w	r3, #0
 80058f8:	e9c7 235c 	strd	r2, r3, [r7, #368]	@ 0x170
 80058fc:	e00c      	b.n	8005918 <motion_on_tim7_tick+0x534>
 80058fe:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	@ 0x170
 8005902:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8005906:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 800590a:	da05      	bge.n	8005918 <motion_on_tim7_tick+0x534>
 800590c:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8005910:	f04f 33ff 	mov.w	r3, #4294967295
 8005914:	e9c7 235c 	strd	r2, r3, [r7, #368]	@ 0x170
                    actual = (int32_t)q;
 8005918:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 800591c:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
                }
                int32_t err = desired - actual;
 8005920:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
 8005924:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 8005928:	1ad3      	subs	r3, r2, r3
 800592a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
                uint32_t err_abs = (err < 0) ? (uint32_t)(-err) : (uint32_t)err;
 800592e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005932:	2b00      	cmp	r3, #0
 8005934:	bfb8      	it	lt
 8005936:	425b      	neglt	r3, r3
 8005938:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108

                uint32_t scale_pm;
                if (err_abs >= (uint32_t)MOTION_ERR_THROTTLE_THRESHOLD) {
 800593c:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8005940:	2bc7      	cmp	r3, #199	@ 0xc7
 8005942:	d913      	bls.n	800596c <motion_on_tim7_tick+0x588>
                    scale_pm = (uint32_t)MOTION_ERR_THROTTLE_MIN_PERMILLE; /* piso */
 8005944:	23fa      	movs	r3, #250	@ 0xfa
 8005946:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
 800594a:	e04b      	b.n	80059e4 <motion_on_tim7_tick+0x600>
 800594c:	20000194 	.word	0x20000194
 8005950:	2000022c 	.word	0x2000022c
 8005954:	20002f68 	.word	0x20002f68
 8005958:	2000019c 	.word	0x2000019c
 800595c:	20002e38 	.word	0x20002e38
 8005960:	20002e48 	.word	0x20002e48
 8005964:	20002e70 	.word	0x20002e70
 8005968:	08012d08 	.word	0x08012d08
                } else {
                    uint32_t range = 1000u - (uint32_t)MOTION_ERR_THROTTLE_MIN_PERMILLE; /* 0..750 */
 800596c:	f240 23ee 	movw	r3, #750	@ 0x2ee
 8005970:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
                    uint32_t dec = (uint32_t)(((uint64_t)range * (uint64_t)err_abs) / (uint32_t)MOTION_ERR_THROTTLE_THRESHOLD);
 8005974:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005978:	2200      	movs	r2, #0
 800597a:	663b      	str	r3, [r7, #96]	@ 0x60
 800597c:	667a      	str	r2, [r7, #100]	@ 0x64
 800597e:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8005982:	2200      	movs	r2, #0
 8005984:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005986:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8005988:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800598c:	462b      	mov	r3, r5
 800598e:	e9d7 8916 	ldrd	r8, r9, [r7, #88]	@ 0x58
 8005992:	4642      	mov	r2, r8
 8005994:	fb02 f203 	mul.w	r2, r2, r3
 8005998:	464b      	mov	r3, r9
 800599a:	4621      	mov	r1, r4
 800599c:	fb01 f303 	mul.w	r3, r1, r3
 80059a0:	4413      	add	r3, r2
 80059a2:	4622      	mov	r2, r4
 80059a4:	4641      	mov	r1, r8
 80059a6:	fba2 1201 	umull	r1, r2, r2, r1
 80059aa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80059ae:	460a      	mov	r2, r1
 80059b0:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 80059b4:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80059b8:	4413      	add	r3, r2
 80059ba:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80059be:	f04f 02c8 	mov.w	r2, #200	@ 0xc8
 80059c2:	f04f 0300 	mov.w	r3, #0
 80059c6:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 80059ca:	f7fa fca1 	bl	8000310 <__aeabi_uldivmod>
 80059ce:	4602      	mov	r2, r0
 80059d0:	460b      	mov	r3, r1
 80059d2:	4613      	mov	r3, r2
 80059d4:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
                    scale_pm = 1000u - dec; /* 1000..min_permille */
 80059d8:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80059dc:	f5c3 737a 	rsb	r3, r3, #1000	@ 0x3e8
 80059e0:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
                }
                v_cmd_sps = (uint32_t)(((uint64_t)v_cmd_sps * (uint64_t)scale_pm) / 1000u);
 80059e4:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 80059e8:	2200      	movs	r2, #0
 80059ea:	653b      	str	r3, [r7, #80]	@ 0x50
 80059ec:	657a      	str	r2, [r7, #84]	@ 0x54
 80059ee:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 80059f2:	2200      	movs	r2, #0
 80059f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80059f6:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80059f8:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 80059fc:	462b      	mov	r3, r5
 80059fe:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 8005a02:	4642      	mov	r2, r8
 8005a04:	fb02 f203 	mul.w	r2, r2, r3
 8005a08:	464b      	mov	r3, r9
 8005a0a:	4621      	mov	r1, r4
 8005a0c:	fb01 f303 	mul.w	r3, r1, r3
 8005a10:	4413      	add	r3, r2
 8005a12:	4622      	mov	r2, r4
 8005a14:	4641      	mov	r1, r8
 8005a16:	fba2 1201 	umull	r1, r2, r2, r1
 8005a1a:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005a1e:	460a      	mov	r2, r1
 8005a20:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 8005a24:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8005a28:	4413      	add	r3, r2
 8005a2a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005a2e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005a32:	f04f 0300 	mov.w	r3, #0
 8005a36:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8005a3a:	f7fa fc69 	bl	8000310 <__aeabi_uldivmod>
 8005a3e:	4602      	mov	r2, r0
 8005a40:	460b      	mov	r3, r1
 8005a42:	4613      	mov	r3, r2
 8005a44:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
                if (v_cmd_sps > MOTION_MAX_SPS) v_cmd_sps = MOTION_MAX_SPS;
 8005a48:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8005a4c:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8005a50:	429a      	cmp	r2, r3
 8005a52:	d903      	bls.n	8005a5c <motion_on_tim7_tick+0x678>
 8005a54:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8005a58:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
            }
#endif /* MOTION_PROGRESS_MODE && MOTION_ERR_THROTTLE_ENABLE */
            /* PI de posição: ajusta v_cmd_sps com base no erro posicional */
#if MOTION_PI_ENABLE
            if ((ax->kp | ax->ki | ax->kd) != 0u) {
 8005a5c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005a60:	89da      	ldrh	r2, [r3, #14]
 8005a62:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005a66:	8a1b      	ldrh	r3, [r3, #16]
 8005a68:	4313      	orrs	r3, r2
 8005a6a:	b29a      	uxth	r2, r3
 8005a6c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005a70:	8a5b      	ldrh	r3, [r3, #18]
 8005a72:	4313      	orrs	r3, r2
 8005a74:	b29b      	uxth	r3, r3
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	f000 8150 	beq.w	8005d1c <motion_on_tim7_tick+0x938>
                /* desired (em passos DDA) vs actual convertido de contagens do encoder para passos DDA */
                int32_t desired = (int32_t)ax->target_steps;
 8005a7c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005a80:	685b      	ldr	r3, [r3, #4]
 8005a82:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
                int64_t enc_rel = g_encoder_position[axis] - g_encoder_origin[axis];
 8005a86:	f897 3183 	ldrb.w	r3, [r7, #387]	@ 0x183
 8005a8a:	4ab2      	ldr	r2, [pc, #712]	@ (8005d54 <motion_on_tim7_tick+0x970>)
 8005a8c:	00db      	lsls	r3, r3, #3
 8005a8e:	4413      	add	r3, r2
 8005a90:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005a94:	f897 3183 	ldrb.w	r3, [r7, #387]	@ 0x183
 8005a98:	4aaf      	ldr	r2, [pc, #700]	@ (8005d58 <motion_on_tim7_tick+0x974>)
 8005a9a:	00db      	lsls	r3, r3, #3
 8005a9c:	4413      	add	r3, r2
 8005a9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aa2:	1a84      	subs	r4, r0, r2
 8005aa4:	60bc      	str	r4, [r7, #8]
 8005aa6:	eb61 0303 	sbc.w	r3, r1, r3
 8005aaa:	60fb      	str	r3, [r7, #12]
 8005aac:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8005ab0:	e9c7 343c 	strd	r3, r4, [r7, #240]	@ 0xf0
                /* actual_steps ≈ enc_rel * (DDA_STEPS_PER_REV(axis) / ENC_COUNTS_PER_REV) */
                int64_t num = enc_rel * (int64_t)dda_steps_per_rev_axis(axis);
 8005ab4:	f897 3183 	ldrb.w	r3, [r7, #387]	@ 0x183
 8005ab8:	4618      	mov	r0, r3
 8005aba:	f7fd fabf 	bl	800303c <dda_steps_per_rev_axis>
 8005abe:	4603      	mov	r3, r0
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	643b      	str	r3, [r7, #64]	@ 0x40
 8005ac4:	647a      	str	r2, [r7, #68]	@ 0x44
 8005ac6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005aca:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 8005ace:	4622      	mov	r2, r4
 8005ad0:	fb02 f203 	mul.w	r2, r2, r3
 8005ad4:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8005ad8:	4629      	mov	r1, r5
 8005ada:	fb01 f303 	mul.w	r3, r1, r3
 8005ade:	441a      	add	r2, r3
 8005ae0:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8005ae4:	4621      	mov	r1, r4
 8005ae6:	fba3 1301 	umull	r1, r3, r3, r1
 8005aea:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005aee:	460b      	mov	r3, r1
 8005af0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005af4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005af8:	18d3      	adds	r3, r2, r3
 8005afa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005afe:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	@ 0x80
 8005b02:	e9c7 343a 	strd	r3, r4, [r7, #232]	@ 0xe8
 8005b06:	e9c7 343a 	strd	r3, r4, [r7, #232]	@ 0xe8
                int32_t actual = 0;
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
                if (ENC_COUNTS_PER_REV[axis] > 0u) {
 8005b10:	f897 2183 	ldrb.w	r2, [r7, #387]	@ 0x183
 8005b14:	4b91      	ldr	r3, [pc, #580]	@ (8005d5c <motion_on_tim7_tick+0x978>)
 8005b16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d030      	beq.n	8005b80 <motion_on_tim7_tick+0x79c>
                    int64_t q = num / (int64_t)ENC_COUNTS_PER_REV[axis];
 8005b1e:	f897 2183 	ldrb.w	r2, [r7, #387]	@ 0x183
 8005b22:	4b8e      	ldr	r3, [pc, #568]	@ (8005d5c <motion_on_tim7_tick+0x978>)
 8005b24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b28:	2200      	movs	r2, #0
 8005b2a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005b2c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005b2e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005b32:	e9d7 013a 	ldrd	r0, r1, [r7, #232]	@ 0xe8
 8005b36:	f7fa fb9b 	bl	8000270 <__aeabi_ldivmod>
 8005b3a:	4602      	mov	r2, r0
 8005b3c:	460b      	mov	r3, r1
 8005b3e:	e9c7 2358 	strd	r2, r3, [r7, #352]	@ 0x160
                    if (q > INT32_MAX) q = INT32_MAX; else if (q < INT32_MIN) q = INT32_MIN;
 8005b42:	e9d7 2358 	ldrd	r2, r3, [r7, #352]	@ 0x160
 8005b46:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8005b4a:	f173 0300 	sbcs.w	r3, r3, #0
 8005b4e:	db06      	blt.n	8005b5e <motion_on_tim7_tick+0x77a>
 8005b50:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8005b54:	f04f 0300 	mov.w	r3, #0
 8005b58:	e9c7 2358 	strd	r2, r3, [r7, #352]	@ 0x160
 8005b5c:	e00c      	b.n	8005b78 <motion_on_tim7_tick+0x794>
 8005b5e:	e9d7 2358 	ldrd	r2, r3, [r7, #352]	@ 0x160
 8005b62:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8005b66:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 8005b6a:	da05      	bge.n	8005b78 <motion_on_tim7_tick+0x794>
 8005b6c:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8005b70:	f04f 33ff 	mov.w	r3, #4294967295
 8005b74:	e9c7 2358 	strd	r2, r3, [r7, #352]	@ 0x160
                    actual = (int32_t)q;
 8005b78:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8005b7c:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
                }
                int32_t err = desired - actual;
 8005b80:	f8d7 20fc 	ldr.w	r2, [r7, #252]	@ 0xfc
 8005b84:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005b88:	1ad3      	subs	r3, r2, r3
 8005b8a:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
                /* Deadband simples */
                if (err > -((int32_t)MOTION_PI_DEADBAND_STEPS) && err < (int32_t)MOTION_PI_DEADBAND_STEPS) {
 8005b8e:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8005b92:	f113 0f09 	cmn.w	r3, #9
 8005b96:	db06      	blt.n	8005ba6 <motion_on_tim7_tick+0x7c2>
 8005b98:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8005b9c:	2b09      	cmp	r3, #9
 8005b9e:	dc02      	bgt.n	8005ba6 <motion_on_tim7_tick+0x7c2>
                    err = 0;
 8005ba0:	2300      	movs	r3, #0
 8005ba2:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
                }
                /* Integral com anti-windup (em unidades de passos) */
                int32_t iacc = g_pi_i_accum[axis] + err;
 8005ba6:	f897 2183 	ldrb.w	r2, [r7, #387]	@ 0x183
 8005baa:	4b6d      	ldr	r3, [pc, #436]	@ (8005d60 <motion_on_tim7_tick+0x97c>)
 8005bac:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005bb0:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8005bb4:	4413      	add	r3, r2
 8005bb6:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
                if (iacc > MOTION_PI_I_CLAMP) iacc = MOTION_PI_I_CLAMP;
 8005bba:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 8005bbe:	4b69      	ldr	r3, [pc, #420]	@ (8005d64 <motion_on_tim7_tick+0x980>)
 8005bc0:	429a      	cmp	r2, r3
 8005bc2:	dd03      	ble.n	8005bcc <motion_on_tim7_tick+0x7e8>
 8005bc4:	4b67      	ldr	r3, [pc, #412]	@ (8005d64 <motion_on_tim7_tick+0x980>)
 8005bc6:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8005bca:	e007      	b.n	8005bdc <motion_on_tim7_tick+0x7f8>
                else if (iacc < -MOTION_PI_I_CLAMP) iacc = -MOTION_PI_I_CLAMP;
 8005bcc:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 8005bd0:	4b65      	ldr	r3, [pc, #404]	@ (8005d68 <motion_on_tim7_tick+0x984>)
 8005bd2:	429a      	cmp	r2, r3
 8005bd4:	da02      	bge.n	8005bdc <motion_on_tim7_tick+0x7f8>
 8005bd6:	4b64      	ldr	r3, [pc, #400]	@ (8005d68 <motion_on_tim7_tick+0x984>)
 8005bd8:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
                int32_t draw = err - g_pi_prev_err[axis];
 8005bdc:	f897 2183 	ldrb.w	r2, [r7, #387]	@ 0x183
 8005be0:	4b62      	ldr	r3, [pc, #392]	@ (8005d6c <motion_on_tim7_tick+0x988>)
 8005be2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005be6:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8005bea:	1a9b      	subs	r3, r3, r2
 8005bec:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
                g_pi_prev_err[axis] = err;
 8005bf0:	f897 1183 	ldrb.w	r1, [r7, #387]	@ 0x183
 8005bf4:	4a5d      	ldr	r2, [pc, #372]	@ (8005d6c <motion_on_tim7_tick+0x988>)
 8005bf6:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8005bfa:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
                /* Derivada filtrada: g_pi_d_filt += (draw - g_pi_d_filt) >> alpha */
                const int32_t alpha = 8; /* filtro leve (1..16) */
 8005bfe:	2308      	movs	r3, #8
 8005c00:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
                g_pi_d_filt[axis] = g_pi_d_filt[axis] + ((draw - g_pi_d_filt[axis]) >> alpha);
 8005c04:	f897 2183 	ldrb.w	r2, [r7, #387]	@ 0x183
 8005c08:	4b59      	ldr	r3, [pc, #356]	@ (8005d70 <motion_on_tim7_tick+0x98c>)
 8005c0a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8005c0e:	f897 2183 	ldrb.w	r2, [r7, #387]	@ 0x183
 8005c12:	4b57      	ldr	r3, [pc, #348]	@ (8005d70 <motion_on_tim7_tick+0x98c>)
 8005c14:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005c18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c1c:	1a9a      	subs	r2, r3, r2
 8005c1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c22:	fa42 f303 	asr.w	r3, r2, r3
 8005c26:	f897 1183 	ldrb.w	r1, [r7, #387]	@ 0x183
 8005c2a:	18c2      	adds	r2, r0, r3
 8005c2c:	4b50      	ldr	r3, [pc, #320]	@ (8005d70 <motion_on_tim7_tick+0x98c>)
 8005c2e:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
                int32_t pterm = ((int32_t)ax->kp * err) >> MOTION_PI_SHIFT;      /* steps/s */
 8005c32:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005c36:	89db      	ldrh	r3, [r3, #14]
 8005c38:	461a      	mov	r2, r3
 8005c3a:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8005c3e:	fb02 f303 	mul.w	r3, r2, r3
 8005c42:	121b      	asrs	r3, r3, #8
 8005c44:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
                int32_t iterm = ((int32_t)ax->ki * iacc) >> MOTION_PI_SHIFT;     /* steps/s */
 8005c48:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005c4c:	8a1b      	ldrh	r3, [r3, #16]
 8005c4e:	461a      	mov	r2, r3
 8005c50:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8005c54:	fb02 f303 	mul.w	r3, r2, r3
 8005c58:	121b      	asrs	r3, r3, #8
 8005c5a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
                int32_t dterm = (ax->kd != 0u) ? (((int32_t)ax->kd * g_pi_d_filt[axis]) >> MOTION_PI_SHIFT) : 0; /* steps/s */
 8005c5e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005c62:	8a5b      	ldrh	r3, [r3, #18]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d00c      	beq.n	8005c82 <motion_on_tim7_tick+0x89e>
 8005c68:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005c6c:	8a5b      	ldrh	r3, [r3, #18]
 8005c6e:	4619      	mov	r1, r3
 8005c70:	f897 2183 	ldrb.w	r2, [r7, #387]	@ 0x183
 8005c74:	4b3e      	ldr	r3, [pc, #248]	@ (8005d70 <motion_on_tim7_tick+0x98c>)
 8005c76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c7a:	fb01 f303 	mul.w	r3, r1, r3
 8005c7e:	121b      	asrs	r3, r3, #8
 8005c80:	e000      	b.n	8005c84 <motion_on_tim7_tick+0x8a0>
 8005c82:	2300      	movs	r3, #0
 8005c84:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
                int32_t corr = pterm + iterm + dterm; /* correção em steps/s */
 8005c88:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8005c8c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005c90:	441a      	add	r2, r3
 8005c92:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005c96:	4413      	add	r3, r2
 8005c98:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
                if (corr > (int32_t)MOTION_PI_CORR_MAX_SPS) corr = (int32_t)MOTION_PI_CORR_MAX_SPS;
 8005c9c:	f8d7 2154 	ldr.w	r2, [r7, #340]	@ 0x154
 8005ca0:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8005ca4:	429a      	cmp	r2, r3
 8005ca6:	dd04      	ble.n	8005cb2 <motion_on_tim7_tick+0x8ce>
 8005ca8:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8005cac:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8005cb0:	e007      	b.n	8005cc2 <motion_on_tim7_tick+0x8de>
                else if (corr < -(int32_t)MOTION_PI_CORR_MAX_SPS) corr = -(int32_t)MOTION_PI_CORR_MAX_SPS;
 8005cb2:	f8d7 2154 	ldr.w	r2, [r7, #340]	@ 0x154
 8005cb6:	4b2f      	ldr	r3, [pc, #188]	@ (8005d74 <motion_on_tim7_tick+0x990>)
 8005cb8:	429a      	cmp	r2, r3
 8005cba:	da02      	bge.n	8005cc2 <motion_on_tim7_tick+0x8de>
 8005cbc:	4b2d      	ldr	r3, [pc, #180]	@ (8005d74 <motion_on_tim7_tick+0x990>)
 8005cbe:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
                int32_t v_adj = (int32_t)v_cmd_sps + corr;
 8005cc2:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8005cc6:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8005cca:	4413      	add	r3, r2
 8005ccc:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
                if (v_adj < 0) v_adj = 0;
 8005cd0:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	da02      	bge.n	8005cde <motion_on_tim7_tick+0x8fa>
 8005cd8:	2300      	movs	r3, #0
 8005cda:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
                if (v_adj > (int32_t)MOTION_MAX_SPS) v_adj = (int32_t)MOTION_MAX_SPS; /* limite físico */
 8005cde:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
 8005ce2:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8005ce6:	429a      	cmp	r2, r3
 8005ce8:	dd03      	ble.n	8005cf2 <motion_on_tim7_tick+0x90e>
 8005cea:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8005cee:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
                v_cmd_sps = (uint32_t)v_adj;
 8005cf2:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8005cf6:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
                /* Anti-windup por saturação: só aceita a integral quando não saturou */
                if (!(v_adj == 0 || v_adj == (int32_t)MOTION_MAX_SPS)) {
 8005cfa:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d00c      	beq.n	8005d1c <motion_on_tim7_tick+0x938>
 8005d02:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
 8005d06:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8005d0a:	429a      	cmp	r2, r3
 8005d0c:	d006      	beq.n	8005d1c <motion_on_tim7_tick+0x938>
                    g_pi_i_accum[axis] = iacc;
 8005d0e:	f897 1183 	ldrb.w	r1, [r7, #387]	@ 0x183
 8005d12:	4a13      	ldr	r2, [pc, #76]	@ (8005d60 <motion_on_tim7_tick+0x97c>)
 8005d14:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8005d18:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
                }
            }
#endif
            /* Atrito será aplicado pós-rampa (na v_actual_sps) para modelar planta */
            uint32_t a_sps2    = (ax->accel_sps2 > 0u) ? ax->accel_sps2 : DEMO_ACCEL_SPS2;
 8005d1c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005d20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d003      	beq.n	8005d2e <motion_on_tim7_tick+0x94a>
 8005d26:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005d2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d2c:	e000      	b.n	8005d30 <motion_on_tim7_tick+0x94c>
 8005d2e:	4b0d      	ldr	r3, [pc, #52]	@ (8005d64 <motion_on_tim7_tick+0x980>)
 8005d30:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

            /* Distância restante total (ativo + fila) em passos (O(1)) */
            uint32_t active_rem = (ax->total_steps > ax->emitted_steps)
 8005d34:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005d38:	681a      	ldr	r2, [r3, #0]
 8005d3a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005d3e:	689b      	ldr	r3, [r3, #8]
                                  ? (ax->total_steps - ax->emitted_steps) : 0u;
 8005d40:	429a      	cmp	r2, r3
 8005d42:	d919      	bls.n	8005d78 <motion_on_tim7_tick+0x994>
 8005d44:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005d48:	681a      	ldr	r2, [r3, #0]
 8005d4a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005d4e:	689b      	ldr	r3, [r3, #8]
 8005d50:	1ad3      	subs	r3, r2, r3
 8005d52:	e012      	b.n	8005d7a <motion_on_tim7_tick+0x996>
 8005d54:	20002e48 	.word	0x20002e48
 8005d58:	20002e70 	.word	0x20002e70
 8005d5c:	08012d08 	.word	0x08012d08
 8005d60:	20002ee8 	.word	0x20002ee8
 8005d64:	00030d40 	.word	0x00030d40
 8005d68:	fffcf2c0 	.word	0xfffcf2c0
 8005d6c:	20002ef4 	.word	0x20002ef4
 8005d70:	20002ed0 	.word	0x20002ed0
 8005d74:	ffff9e58 	.word	0xffff9e58
 8005d78:	2300      	movs	r3, #0
            uint32_t active_rem = (ax->total_steps > ax->emitted_steps)
 8005d7a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
            uint32_t rem_steps = active_rem + g_queue_rem_steps[axis];
 8005d7e:	f897 2183 	ldrb.w	r2, [r7, #387]	@ 0x183
 8005d82:	4bc0      	ldr	r3, [pc, #768]	@ (8006084 <motion_on_tim7_tick+0xca0>)
 8005d84:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005d88:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005d8c:	4413      	add	r3, r2
 8005d8e:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
#if MOTION_PROGRESS_MODE
            /* Só impõe o restante do mestre se ele tiver trabalho pendente */
            if (master_axis >= 0 && rem_master > 0u) {
 8005d92:	f997 3137 	ldrsb.w	r3, [r7, #311]	@ 0x137
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	db07      	blt.n	8005daa <motion_on_tim7_tick+0x9c6>
 8005d9a:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d003      	beq.n	8005daa <motion_on_tim7_tick+0x9c6>
                rem_steps = rem_master;
 8005da2:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8005da6:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
            /* caso contrário, mantém o rem_steps do próprio eixo
               para não “matar” a rampa dos demais */
#endif

            /* Distância necessária para frear de v para 0: s = v^2 / (2a) */
            uint32_t v_now = ax->v_actual_sps;
 8005daa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005dae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005db0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
            uint32_t s_brake = 0u;
 8005db4:	2300      	movs	r3, #0
 8005db6:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
            if (a_sps2 > 0u && v_now > 0u) {
 8005dba:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d03f      	beq.n	8005e42 <motion_on_tim7_tick+0xa5e>
 8005dc2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d03b      	beq.n	8005e42 <motion_on_tim7_tick+0xa5e>
                uint64_t vv = (uint64_t)v_now * (uint64_t)v_now;
 8005dca:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005dce:	2200      	movs	r2, #0
 8005dd0:	633b      	str	r3, [r7, #48]	@ 0x30
 8005dd2:	637a      	str	r2, [r7, #52]	@ 0x34
 8005dd4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005dd8:	2200      	movs	r2, #0
 8005dda:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005ddc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005dde:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005de2:	462b      	mov	r3, r5
 8005de4:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8005de8:	4642      	mov	r2, r8
 8005dea:	fb02 f203 	mul.w	r2, r2, r3
 8005dee:	464b      	mov	r3, r9
 8005df0:	4621      	mov	r1, r4
 8005df2:	fb01 f303 	mul.w	r3, r1, r3
 8005df6:	4413      	add	r3, r2
 8005df8:	4622      	mov	r2, r4
 8005dfa:	4641      	mov	r1, r8
 8005dfc:	fba2 1201 	umull	r1, r2, r2, r1
 8005e00:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005e02:	460a      	mov	r2, r1
 8005e04:	67ba      	str	r2, [r7, #120]	@ 0x78
 8005e06:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8005e08:	4413      	add	r3, r2
 8005e0a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005e0c:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	@ 0x78
 8005e10:	e9c7 3430 	strd	r3, r4, [r7, #192]	@ 0xc0
 8005e14:	e9c7 3430 	strd	r3, r4, [r7, #192]	@ 0xc0
                uint64_t denom = (uint64_t)(2u * a_sps2);
 8005e18:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8005e1c:	005b      	lsls	r3, r3, #1
 8005e1e:	2200      	movs	r2, #0
 8005e20:	603b      	str	r3, [r7, #0]
 8005e22:	607a      	str	r2, [r7, #4]
 8005e24:	e9d7 3400 	ldrd	r3, r4, [r7]
 8005e28:	e9c7 342e 	strd	r3, r4, [r7, #184]	@ 0xb8
                s_brake = (uint32_t)(vv / denom);
 8005e2c:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	@ 0xb8
 8005e30:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	@ 0xc0
 8005e34:	f7fa fa6c 	bl	8000310 <__aeabi_uldivmod>
 8005e38:	4602      	mov	r2, r0
 8005e3a:	460b      	mov	r3, r1
 8005e3c:	4613      	mov	r3, r2
 8005e3e:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148

            /* Política de rampa:
             * - Se já estamos perto do final (rem_steps <= s_brake): desacelera.
             * - Caso contrário, acelera até v_cmd_sps; se passou, reduz até v_cmd_sps. */
            /* Aceleração integrada: usa g_v_accum para passos discretos de v */
            g_v_accum[axis] += a_sps2; /* steps/s^2 * 1ms */
 8005e42:	f897 2183 	ldrb.w	r2, [r7, #387]	@ 0x183
 8005e46:	4b90      	ldr	r3, [pc, #576]	@ (8006088 <motion_on_tim7_tick+0xca4>)
 8005e48:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005e4c:	f897 1183 	ldrb.w	r1, [r7, #387]	@ 0x183
 8005e50:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8005e54:	441a      	add	r2, r3
 8005e56:	4b8c      	ldr	r3, [pc, #560]	@ (8006088 <motion_on_tim7_tick+0xca4>)
 8005e58:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
            uint32_t steps_avail = 0u;
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
            while (g_v_accum[axis] >= 1000u) { g_v_accum[axis] -= 1000u; steps_avail++; }
 8005e62:	e010      	b.n	8005e86 <motion_on_tim7_tick+0xaa2>
 8005e64:	f897 2183 	ldrb.w	r2, [r7, #387]	@ 0x183
 8005e68:	4b87      	ldr	r3, [pc, #540]	@ (8006088 <motion_on_tim7_tick+0xca4>)
 8005e6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e6e:	f897 1183 	ldrb.w	r1, [r7, #387]	@ 0x183
 8005e72:	f5a3 727a 	sub.w	r2, r3, #1000	@ 0x3e8
 8005e76:	4b84      	ldr	r3, [pc, #528]	@ (8006088 <motion_on_tim7_tick+0xca4>)
 8005e78:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 8005e7c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8005e80:	3301      	adds	r3, #1
 8005e82:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8005e86:	f897 2183 	ldrb.w	r2, [r7, #387]	@ 0x183
 8005e8a:	4b7f      	ldr	r3, [pc, #508]	@ (8006088 <motion_on_tim7_tick+0xca4>)
 8005e8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e90:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005e94:	d2e6      	bcs.n	8005e64 <motion_on_tim7_tick+0xa80>
            while (steps_avail--) {
 8005e96:	e04c      	b.n	8005f32 <motion_on_tim7_tick+0xb4e>
                if (rem_steps <= s_brake) {
 8005e98:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8005e9c:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8005ea0:	429a      	cmp	r2, r3
 8005ea2:	d80c      	bhi.n	8005ebe <motion_on_tim7_tick+0xada>
                    /* Desacelera */
                    if (ax->v_actual_sps > 0u) ax->v_actual_sps--;
 8005ea4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005ea8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d041      	beq.n	8005f32 <motion_on_tim7_tick+0xb4e>
 8005eae:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005eb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eb4:	1e5a      	subs	r2, r3, #1
 8005eb6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005eba:	625a      	str	r2, [r3, #36]	@ 0x24
 8005ebc:	e039      	b.n	8005f32 <motion_on_tim7_tick+0xb4e>
                } else if (ax->v_actual_sps < v_cmd_sps) {
 8005ebe:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005ec2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005ec4:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8005ec8:	4293      	cmp	r3, r2
 8005eca:	d913      	bls.n	8005ef4 <motion_on_tim7_tick+0xb10>
                    ax->v_actual_sps++;
 8005ecc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005ed0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ed2:	1c5a      	adds	r2, r3, #1
 8005ed4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005ed8:	625a      	str	r2, [r3, #36]	@ 0x24
                    if (ax->v_actual_sps > v_cmd_sps) ax->v_actual_sps = v_cmd_sps;
 8005eda:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005ede:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005ee0:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d224      	bcs.n	8005f32 <motion_on_tim7_tick+0xb4e>
 8005ee8:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8005eec:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8005ef0:	6253      	str	r3, [r2, #36]	@ 0x24
 8005ef2:	e01e      	b.n	8005f32 <motion_on_tim7_tick+0xb4e>
                } else if (ax->v_actual_sps > v_cmd_sps) {
 8005ef4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005ef8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005efa:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d217      	bcs.n	8005f32 <motion_on_tim7_tick+0xb4e>
                    if (ax->v_actual_sps > 0u) ax->v_actual_sps--;
 8005f02:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005f06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d006      	beq.n	8005f1a <motion_on_tim7_tick+0xb36>
 8005f0c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005f10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f12:	1e5a      	subs	r2, r3, #1
 8005f14:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005f18:	625a      	str	r2, [r3, #36]	@ 0x24
                    if (ax->v_actual_sps < v_cmd_sps) ax->v_actual_sps = v_cmd_sps;
 8005f1a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005f1e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005f20:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8005f24:	4293      	cmp	r3, r2
 8005f26:	d904      	bls.n	8005f32 <motion_on_tim7_tick+0xb4e>
 8005f28:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8005f2c:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8005f30:	6253      	str	r3, [r2, #36]	@ 0x24
            while (steps_avail--) {
 8005f32:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8005f36:	1e53      	subs	r3, r2, #1
 8005f38:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8005f3c:	2a00      	cmp	r2, #0
 8005f3e:	d1ab      	bne.n	8005e98 <motion_on_tim7_tick+0xab4>
                }
            }

            /* Se não há mais nada a emitir neste eixo, força zero */
            if (rem_steps == 0u) ax->v_actual_sps = 0u;
 8005f40:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d103      	bne.n	8005f50 <motion_on_tim7_tick+0xb6c>
 8005f48:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	6253      	str	r3, [r2, #36]	@ 0x24
            if (v_cmd_sps > MOTION_MAX_SPS) v_cmd_sps = MOTION_MAX_SPS;
 8005f50:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8005f54:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8005f58:	429a      	cmp	r2, r3
 8005f5a:	d903      	bls.n	8005f64 <motion_on_tim7_tick+0xb80>
 8005f5c:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8005f60:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
            if (ax->v_actual_sps > MOTION_MAX_SPS) ax->v_actual_sps = MOTION_MAX_SPS;
 8005f64:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005f68:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005f6a:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8005f6e:	429a      	cmp	r2, r3
 8005f70:	d904      	bls.n	8005f7c <motion_on_tim7_tick+0xb98>
 8005f72:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8005f76:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8005f7a:	6253      	str	r3, [r2, #36]	@ 0x24

            /* Aplica modelo de atrito pós-rampa (C + B·v): atua sobre v_actual_sps */
            uint8_t friction_active = 0u;
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
            uint32_t friction_drop_sps = 0u;
 8005f82:	2300      	movs	r3, #0
 8005f84:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
#if MOTION_FRICTION_ENABLE
            uint32_t v_pre_friction = ax->v_actual_sps;
 8005f88:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005f8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f8e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
            ax->v_actual_sps = motion_apply_friction(axis, ax->v_actual_sps);
 8005f92:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005f96:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005f98:	f897 3183 	ldrb.w	r3, [r7, #387]	@ 0x183
 8005f9c:	4611      	mov	r1, r2
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	f7fd ffdc 	bl	8003f5c <motion_apply_friction>
 8005fa4:	4602      	mov	r2, r0
 8005fa6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005faa:	625a      	str	r2, [r3, #36]	@ 0x24
            friction_active = g_axis_friction_enabled[axis];
 8005fac:	f897 2183 	ldrb.w	r2, [r7, #387]	@ 0x183
 8005fb0:	4b36      	ldr	r3, [pc, #216]	@ (800608c <motion_on_tim7_tick+0xca8>)
 8005fb2:	5c9b      	ldrb	r3, [r3, r2]
 8005fb4:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
            if (v_pre_friction > ax->v_actual_sps) {
 8005fb8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005fbc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005fbe:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d907      	bls.n	8005fd6 <motion_on_tim7_tick+0xbf2>
                friction_drop_sps = v_pre_friction - ax->v_actual_sps;
 8005fc6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005fca:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005fcc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005fd0:	1a9b      	subs	r3, r3, r2
 8005fd2:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
            }
            g_dbg_friction_active[axis] = friction_active;
 8005fd6:	f897 1183 	ldrb.w	r1, [r7, #387]	@ 0x183
 8005fda:	4a2d      	ldr	r2, [pc, #180]	@ (8006090 <motion_on_tim7_tick+0xcac>)
 8005fdc:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 8005fe0:	5453      	strb	r3, [r2, r1]
            g_dbg_friction_drop[axis] = friction_drop_sps;
 8005fe2:	f897 1183 	ldrb.w	r1, [r7, #387]	@ 0x183
 8005fe6:	4a2b      	ldr	r2, [pc, #172]	@ (8006094 <motion_on_tim7_tick+0xcb0>)
 8005fe8:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8005fec:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
#endif
#if MOTION_DEBUG_AXIS_LOG_ENABLE
            motion_debug_axis_log(axis, v_base_sps, v_cmd_sps, ax->v_actual_sps,
 8005ff0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005ff4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005ff6:	f897 0183 	ldrb.w	r0, [r7, #387]	@ 0x183
 8005ffa:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8005ffe:	9301      	str	r3, [sp, #4]
 8006000:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 8006004:	9300      	str	r3, [sp, #0]
 8006006:	4613      	mov	r3, r2
 8006008:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 800600c:	f8d7 1124 	ldr.w	r1, [r7, #292]	@ 0x124
 8006010:	f7fd f83e 	bl	8003090 <motion_debug_axis_log>
                                  friction_active, friction_drop_sps);
#endif
#if MOTION_FRICTION_ENABLE
            motion_auto_friction_record_sample(axis, v_base_sps, v_cmd_sps, ax->v_actual_sps);
 8006014:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006018:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800601a:	f897 0183 	ldrb.w	r0, [r7, #387]	@ 0x183
 800601e:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8006022:	f8d7 1124 	ldr.w	r1, [r7, #292]	@ 0x124
 8006026:	f7fd fa4b 	bl	80034c0 <motion_auto_friction_record_sample>
#endif
            /* Incremento do DDA a 50 kHz */
            ax->dda_inc_q16 = Q16_DIV_UINT(ax->v_actual_sps, MOTION_TIM6_HZ);
 800602a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800602e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006030:	2200      	movs	r2, #0
 8006032:	623b      	str	r3, [r7, #32]
 8006034:	627a      	str	r2, [r7, #36]	@ 0x24
 8006036:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800603a:	460b      	mov	r3, r1
 800603c:	0c1b      	lsrs	r3, r3, #16
 800603e:	61fb      	str	r3, [r7, #28]
 8006040:	460b      	mov	r3, r1
 8006042:	041b      	lsls	r3, r3, #16
 8006044:	61bb      	str	r3, [r7, #24]
 8006046:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800604a:	f04f 0300 	mov.w	r3, #0
 800604e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006052:	f7fa f95d 	bl	8000310 <__aeabi_uldivmod>
 8006056:	4602      	mov	r2, r0
 8006058:	460b      	mov	r3, r1
 800605a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800605e:	61da      	str	r2, [r3, #28]
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8006060:	f897 3183 	ldrb.w	r3, [r7, #387]	@ 0x183
 8006064:	3301      	adds	r3, #1
 8006066:	f887 3183 	strb.w	r3, [r7, #387]	@ 0x183
 800606a:	f897 3183 	ldrb.w	r3, [r7, #387]	@ 0x183
 800606e:	2b02      	cmp	r3, #2
 8006070:	f67f abb9 	bls.w	80057e6 <motion_on_tim7_tick+0x402>
        }
    }
#if MOTION_FRICTION_ENABLE
    motion_auto_friction_maybe_report();
 8006074:	f7fd fb5c 	bl	8003730 <motion_auto_friction_maybe_report>
#endif
}
 8006078:	bf00      	nop
 800607a:	f507 77c8 	add.w	r7, r7, #400	@ 0x190
 800607e:	46bd      	mov	sp, r7
 8006080:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006084:	20002e38 	.word	0x20002e38
 8006088:	20002edc 	.word	0x20002edc
 800608c:	20002ea0 	.word	0x20002ea0
 8006090:	20002eb8 	.word	0x20002eb8
 8006094:	20002ebc 	.word	0x20002ebc

08006098 <motion_on_move_queue_add>:

/* =======================
 *  Handlers de protocolo
 * ======================= */
void motion_on_move_queue_add(const uint8_t *frame, uint32_t len) {
 8006098:	b590      	push	{r4, r7, lr}
 800609a:	b097      	sub	sp, #92	@ 0x5c
 800609c:	af06      	add	r7, sp, #24
 800609e:	6078      	str	r0, [r7, #4]
 80060a0:	6039      	str	r1, [r7, #0]

    move_queue_add_req_t req;
    uint8_t ack_status = MOTION_ACK_INVALID;
 80060a2:	2301      	movs	r3, #1
 80060a4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    uint8_t frame_id = 0u;
 80060a8:	2300      	movs	r3, #0
 80060aa:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

    if (!frame) return;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	f000 8087 	beq.w	80061c4 <motion_on_move_queue_add+0x12c>
    proto_result_t decode_status = move_queue_add_req_decoder(frame, len, &req);
 80060b6:	f107 0308 	add.w	r3, r7, #8
 80060ba:	461a      	mov	r2, r3
 80060bc:	6839      	ldr	r1, [r7, #0]
 80060be:	6878      	ldr	r0, [r7, #4]
 80060c0:	f7fa fd80 	bl	8000bc4 <move_queue_add_req_decoder>
 80060c4:	4603      	mov	r3, r0
 80060c6:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
    if (decode_status != PROTO_OK) {
 80060ca:	f997 303d 	ldrsb.w	r3, [r7, #61]	@ 0x3d
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d014      	beq.n	80060fc <motion_on_move_queue_add+0x64>
        motion_send_queue_add_ack(frame_id, ack_status);
 80060d2:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80060d6:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80060da:	4611      	mov	r1, r2
 80060dc:	4618      	mov	r0, r3
 80060de:	f7fe fbfd 	bl	80048dc <motion_send_queue_add_ack>
        LOGA_THIS(LOG_STATE_ERROR, decode_status, "queue_add", "decode_fail");
 80060e2:	f997 203d 	ldrsb.w	r2, [r7, #61]	@ 0x3d
 80060e6:	4939      	ldr	r1, [pc, #228]	@ (80061cc <motion_on_move_queue_add+0x134>)
 80060e8:	4b39      	ldr	r3, [pc, #228]	@ (80061d0 <motion_on_move_queue_add+0x138>)
 80060ea:	9301      	str	r3, [sp, #4]
 80060ec:	4b39      	ldr	r3, [pc, #228]	@ (80061d4 <motion_on_move_queue_add+0x13c>)
 80060ee:	9300      	str	r3, [sp, #0]
 80060f0:	460b      	mov	r3, r1
 80060f2:	2164      	movs	r1, #100	@ 0x64
 80060f4:	2002      	movs	r0, #2
 80060f6:	f7fc fced 	bl	8002ad4 <log_event_auto>
        return;
 80060fa:	e064      	b.n	80061c6 <motion_on_move_queue_add+0x12e>
    }
    frame_id = req.frameId;
 80060fc:	7a3b      	ldrb	r3, [r7, #8]
 80060fe:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

    if (!safety_is_safe()) {
 8006102:	f000 feb1 	bl	8006e68 <safety_is_safe>
 8006106:	4603      	mov	r3, r0
 8006108:	2b00      	cmp	r3, #0
 800610a:	d114      	bne.n	8006136 <motion_on_move_queue_add+0x9e>
        motion_send_queue_add_ack(frame_id, ack_status);
 800610c:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8006110:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8006114:	4611      	mov	r1, r2
 8006116:	4618      	mov	r0, r3
 8006118:	f7fe fbe0 	bl	80048dc <motion_send_queue_add_ack>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "queue_add", "blocked_safety");
 800611c:	4a2b      	ldr	r2, [pc, #172]	@ (80061cc <motion_on_move_queue_add+0x134>)
 800611e:	4b2e      	ldr	r3, [pc, #184]	@ (80061d8 <motion_on_move_queue_add+0x140>)
 8006120:	9301      	str	r3, [sp, #4]
 8006122:	4b2c      	ldr	r3, [pc, #176]	@ (80061d4 <motion_on_move_queue_add+0x13c>)
 8006124:	9300      	str	r3, [sp, #0]
 8006126:	4613      	mov	r3, r2
 8006128:	f06f 0203 	mvn.w	r2, #3
 800612c:	2164      	movs	r1, #100	@ 0x64
 800612e:	2002      	movs	r0, #2
 8006130:	f7fc fcd0 	bl	8002ad4 <log_event_auto>
        return;
 8006134:	e047      	b.n	80061c6 <motion_on_move_queue_add+0x12e>
    }

    uint32_t primask = motion_lock();
 8006136:	f7fd f885 	bl	8003244 <motion_lock>
 800613a:	63b8      	str	r0, [r7, #56]	@ 0x38
    proto_result_t push_status = motion_queue_push_locked(&req);
 800613c:	f107 0308 	add.w	r3, r7, #8
 8006140:	4618      	mov	r0, r3
 8006142:	f7fe f99f 	bl	8004484 <motion_queue_push_locked>
 8006146:	4603      	mov	r3, r0
 8006148:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (push_status == PROTO_OK) {
 800614c:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8006150:	2b00      	cmp	r3, #0
 8006152:	d112      	bne.n	800617a <motion_on_move_queue_add+0xe2>
        ack_status = MOTION_ACK_OK;
 8006154:	2300      	movs	r3, #0
 8006156:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        if (g_status.state == MOTION_IDLE || g_status.state == MOTION_DONE)
 800615a:	4b20      	ldr	r3, [pc, #128]	@ (80061dc <motion_on_move_queue_add+0x144>)
 800615c:	781b      	ldrb	r3, [r3, #0]
 800615e:	b2db      	uxtb	r3, r3
 8006160:	2b00      	cmp	r3, #0
 8006162:	d004      	beq.n	800616e <motion_on_move_queue_add+0xd6>
 8006164:	4b1d      	ldr	r3, [pc, #116]	@ (80061dc <motion_on_move_queue_add+0x144>)
 8006166:	781b      	ldrb	r3, [r3, #0]
 8006168:	b2db      	uxtb	r3, r3
 800616a:	2b05      	cmp	r3, #5
 800616c:	d102      	bne.n	8006174 <motion_on_move_queue_add+0xdc>
            g_status.state = MOTION_QUEUED;
 800616e:	4b1b      	ldr	r3, [pc, #108]	@ (80061dc <motion_on_move_queue_add+0x144>)
 8006170:	2201      	movs	r2, #1
 8006172:	701a      	strb	r2, [r3, #0]
        motion_refresh_status_locked();
 8006174:	f7fd ff5c 	bl	8004030 <motion_refresh_status_locked>
 8006178:	e002      	b.n	8006180 <motion_on_move_queue_add+0xe8>
               (unsigned)req.vx, (unsigned)req.vy, (unsigned)req.vz,
               (unsigned long)req.sx, (unsigned long)req.sy, (unsigned long)req.sz,
               (unsigned)g_status.queue_depth);
#endif
    } else {
        ack_status = MOTION_ACK_QUEUE_FULL;
 800617a:	2302      	movs	r3, #2
 800617c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    }
    motion_unlock(primask);
 8006180:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006182:	f7fd f870 	bl	8003266 <motion_unlock>

    motion_send_queue_add_ack(frame_id, ack_status);
 8006186:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800618a:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800618e:	4611      	mov	r1, r2
 8006190:	4618      	mov	r0, r3
 8006192:	f7fe fba3 	bl	80048dc <motion_send_queue_add_ack>
    LOGA_THIS(LOG_STATE_RECEIVED, ack_status, "queue_add",
 8006196:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800619a:	480c      	ldr	r0, [pc, #48]	@ (80061cc <motion_on_move_queue_add+0x134>)
 800619c:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80061a0:	7a79      	ldrb	r1, [r7, #9]
 80061a2:	460c      	mov	r4, r1
 80061a4:	490d      	ldr	r1, [pc, #52]	@ (80061dc <motion_on_move_queue_add+0x144>)
 80061a6:	7849      	ldrb	r1, [r1, #1]
 80061a8:	b2c9      	uxtb	r1, r1
 80061aa:	9104      	str	r1, [sp, #16]
 80061ac:	9403      	str	r4, [sp, #12]
 80061ae:	9302      	str	r3, [sp, #8]
 80061b0:	4b0b      	ldr	r3, [pc, #44]	@ (80061e0 <motion_on_move_queue_add+0x148>)
 80061b2:	9301      	str	r3, [sp, #4]
 80061b4:	4b07      	ldr	r3, [pc, #28]	@ (80061d4 <motion_on_move_queue_add+0x13c>)
 80061b6:	9300      	str	r3, [sp, #0]
 80061b8:	4603      	mov	r3, r0
 80061ba:	2101      	movs	r1, #1
 80061bc:	2002      	movs	r0, #2
 80061be:	f7fc fc89 	bl	8002ad4 <log_event_auto>
 80061c2:	e000      	b.n	80061c6 <motion_on_move_queue_add+0x12e>
    if (!frame) return;
 80061c4:	bf00      	nop
              "frame=%u dirMask=0x%02X queue=%u",
              (unsigned)frame_id, (unsigned)req.dirMask, (unsigned)g_status.queue_depth);
}
 80061c6:	3744      	adds	r7, #68	@ 0x44
 80061c8:	46bd      	mov	sp, r7
 80061ca:	bd90      	pop	{r4, r7, pc}
 80061cc:	08012520 	.word	0x08012520
 80061d0:	08012814 	.word	0x08012814
 80061d4:	08012820 	.word	0x08012820
 80061d8:	0801282c 	.word	0x0801282c
 80061dc:	20000194 	.word	0x20000194
 80061e0:	0801283c 	.word	0x0801283c

080061e4 <motion_on_move_queue_status>:

void motion_on_move_queue_status(const uint8_t *frame, uint32_t len) {
 80061e4:	b5b0      	push	{r4, r5, r7, lr}
 80061e6:	b08c      	sub	sp, #48	@ 0x30
 80061e8:	af08      	add	r7, sp, #32
 80061ea:	6078      	str	r0, [r7, #4]
 80061ec:	6039      	str	r1, [r7, #0]
    move_queue_status_req_t req;
    if (move_queue_status_req_decoder(frame, len, &req) != PROTO_OK) {
 80061ee:	f107 0308 	add.w	r3, r7, #8
 80061f2:	461a      	mov	r2, r3
 80061f4:	6839      	ldr	r1, [r7, #0]
 80061f6:	6878      	ldr	r0, [r7, #4]
 80061f8:	f7fa fdfd 	bl	8000df6 <move_queue_status_req_decoder>
 80061fc:	4603      	mov	r3, r0
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d00c      	beq.n	800621c <motion_on_move_queue_status+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "queue_status", "decode_fail");
 8006202:	4a1f      	ldr	r2, [pc, #124]	@ (8006280 <motion_on_move_queue_status+0x9c>)
 8006204:	4b1f      	ldr	r3, [pc, #124]	@ (8006284 <motion_on_move_queue_status+0xa0>)
 8006206:	9301      	str	r3, [sp, #4]
 8006208:	4b1f      	ldr	r3, [pc, #124]	@ (8006288 <motion_on_move_queue_status+0xa4>)
 800620a:	9300      	str	r3, [sp, #0]
 800620c:	4613      	mov	r3, r2
 800620e:	f06f 0201 	mvn.w	r2, #1
 8006212:	2164      	movs	r1, #100	@ 0x64
 8006214:	2002      	movs	r0, #2
 8006216:	f7fc fc5d 	bl	8002ad4 <log_event_auto>
 800621a:	e02e      	b.n	800627a <motion_on_move_queue_status+0x96>
        return;
    }
    uint32_t primask = motion_lock();
 800621c:	f7fd f812 	bl	8003244 <motion_lock>
 8006220:	60f8      	str	r0, [r7, #12]
    motion_refresh_status_locked();
 8006222:	f7fd ff05 	bl	8004030 <motion_refresh_status_locked>
    motion_unlock(primask);
 8006226:	68f8      	ldr	r0, [r7, #12]
 8006228:	f7fd f81d 	bl	8003266 <motion_unlock>

    motion_send_queue_status_response(req.frameId);
 800622c:	7a3b      	ldrb	r3, [r7, #8]
 800622e:	4618      	mov	r0, r3
 8006230:	f7fe fb98 	bl	8004964 <motion_send_queue_status_response>
    LOGA_THIS(LOG_STATE_RECEIVED, PROTO_OK, "queue_status",
 8006234:	4a12      	ldr	r2, [pc, #72]	@ (8006280 <motion_on_move_queue_status+0x9c>)
 8006236:	4b15      	ldr	r3, [pc, #84]	@ (800628c <motion_on_move_queue_status+0xa8>)
 8006238:	781b      	ldrb	r3, [r3, #0]
 800623a:	b2db      	uxtb	r3, r3
 800623c:	4619      	mov	r1, r3
 800623e:	4b13      	ldr	r3, [pc, #76]	@ (800628c <motion_on_move_queue_status+0xa8>)
 8006240:	785b      	ldrb	r3, [r3, #1]
 8006242:	b2db      	uxtb	r3, r3
 8006244:	4618      	mov	r0, r3
 8006246:	4b11      	ldr	r3, [pc, #68]	@ (800628c <motion_on_move_queue_status+0xa8>)
 8006248:	789b      	ldrb	r3, [r3, #2]
 800624a:	b2db      	uxtb	r3, r3
 800624c:	461c      	mov	r4, r3
 800624e:	4b0f      	ldr	r3, [pc, #60]	@ (800628c <motion_on_move_queue_status+0xa8>)
 8006250:	78db      	ldrb	r3, [r3, #3]
 8006252:	b2db      	uxtb	r3, r3
 8006254:	461d      	mov	r5, r3
 8006256:	4b0d      	ldr	r3, [pc, #52]	@ (800628c <motion_on_move_queue_status+0xa8>)
 8006258:	791b      	ldrb	r3, [r3, #4]
 800625a:	b2db      	uxtb	r3, r3
 800625c:	9306      	str	r3, [sp, #24]
 800625e:	9505      	str	r5, [sp, #20]
 8006260:	9404      	str	r4, [sp, #16]
 8006262:	9003      	str	r0, [sp, #12]
 8006264:	9102      	str	r1, [sp, #8]
 8006266:	4b0a      	ldr	r3, [pc, #40]	@ (8006290 <motion_on_move_queue_status+0xac>)
 8006268:	9301      	str	r3, [sp, #4]
 800626a:	4b07      	ldr	r3, [pc, #28]	@ (8006288 <motion_on_move_queue_status+0xa4>)
 800626c:	9300      	str	r3, [sp, #0]
 800626e:	4613      	mov	r3, r2
 8006270:	2200      	movs	r2, #0
 8006272:	2101      	movs	r1, #1
 8006274:	2002      	movs	r0, #2
 8006276:	f7fc fc2d 	bl	8002ad4 <log_event_auto>
              "state=%u depth=%u pct=(%u,%u,%u)",
              (unsigned)g_status.state, (unsigned)g_status.queue_depth,
              (unsigned)g_status.pctX, (unsigned)g_status.pctY, (unsigned)g_status.pctZ);
}
 800627a:	3710      	adds	r7, #16
 800627c:	46bd      	mov	sp, r7
 800627e:	bdb0      	pop	{r4, r5, r7, pc}
 8006280:	08012520 	.word	0x08012520
 8006284:	08012814 	.word	0x08012814
 8006288:	08012860 	.word	0x08012860
 800628c:	20000194 	.word	0x20000194
 8006290:	08012870 	.word	0x08012870

08006294 <motion_on_start_move>:

void motion_on_start_move(const uint8_t *frame, uint32_t len) {
 8006294:	b580      	push	{r7, lr}
 8006296:	b088      	sub	sp, #32
 8006298:	af02      	add	r7, sp, #8
 800629a:	6078      	str	r0, [r7, #4]
 800629c:	6039      	str	r1, [r7, #0]
    start_move_req_t req;
    if (start_move_req_decoder(frame, len, &req) != PROTO_OK) {
 800629e:	f107 0308 	add.w	r3, r7, #8
 80062a2:	461a      	mov	r2, r3
 80062a4:	6839      	ldr	r1, [r7, #0]
 80062a6:	6878      	ldr	r0, [r7, #4]
 80062a8:	f7fa ff9b 	bl	80011e2 <start_move_req_decoder>
 80062ac:	4603      	mov	r3, r0
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d00c      	beq.n	80062cc <motion_on_start_move+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "start_move", "decode_fail");
 80062b2:	4a4a      	ldr	r2, [pc, #296]	@ (80063dc <motion_on_start_move+0x148>)
 80062b4:	4b4a      	ldr	r3, [pc, #296]	@ (80063e0 <motion_on_start_move+0x14c>)
 80062b6:	9301      	str	r3, [sp, #4]
 80062b8:	4b4a      	ldr	r3, [pc, #296]	@ (80063e4 <motion_on_start_move+0x150>)
 80062ba:	9300      	str	r3, [sp, #0]
 80062bc:	4613      	mov	r3, r2
 80062be:	f06f 0201 	mvn.w	r2, #1
 80062c2:	2164      	movs	r1, #100	@ 0x64
 80062c4:	2002      	movs	r0, #2
 80062c6:	f7fc fc05 	bl	8002ad4 <log_event_auto>
 80062ca:	e084      	b.n	80063d6 <motion_on_start_move+0x142>
        return;
    }
    uint8_t started = 0u;
 80062cc:	2300      	movs	r3, #0
 80062ce:	75fb      	strb	r3, [r7, #23]
    uint32_t primask = motion_lock();
 80062d0:	f7fc ffb8 	bl	8003244 <motion_lock>
 80062d4:	6138      	str	r0, [r7, #16]
        }
        printf(") ]\r\n");
    }
#endif

    if (!safety_is_safe()) {
 80062d6:	f000 fdc7 	bl	8006e68 <safety_is_safe>
 80062da:	4603      	mov	r3, r0
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d102      	bne.n	80062e6 <motion_on_start_move+0x52>
        started = 0u;
 80062e0:	2300      	movs	r3, #0
 80062e2:	75fb      	strb	r3, [r7, #23]
 80062e4:	e014      	b.n	8006310 <motion_on_start_move+0x7c>
    } else if (!g_has_active_segment) {
 80062e6:	4b40      	ldr	r3, [pc, #256]	@ (80063e8 <motion_on_start_move+0x154>)
 80062e8:	781b      	ldrb	r3, [r3, #0]
 80062ea:	b2db      	uxtb	r3, r3
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d10a      	bne.n	8006306 <motion_on_start_move+0x72>
        if (motion_try_start_next_locked()) {
 80062f0:	f7fe fa5c 	bl	80047ac <motion_try_start_next_locked>
 80062f4:	4603      	mov	r3, r0
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d00a      	beq.n	8006310 <motion_on_start_move+0x7c>
            g_status.state = MOTION_RUNNING;
 80062fa:	4b3c      	ldr	r3, [pc, #240]	@ (80063ec <motion_on_start_move+0x158>)
 80062fc:	2202      	movs	r2, #2
 80062fe:	701a      	strb	r2, [r3, #0]
            started = 1u;
 8006300:	2301      	movs	r3, #1
 8006302:	75fb      	strb	r3, [r7, #23]
 8006304:	e004      	b.n	8006310 <motion_on_start_move+0x7c>
        }
    } else {
        g_status.state = MOTION_RUNNING;
 8006306:	4b39      	ldr	r3, [pc, #228]	@ (80063ec <motion_on_start_move+0x158>)
 8006308:	2202      	movs	r2, #2
 800630a:	701a      	strb	r2, [r3, #0]
        started = 1u;
 800630c:	2301      	movs	r3, #1
 800630e:	75fb      	strb	r3, [r7, #23]
    }

    motion_refresh_status_locked();
 8006310:	f7fd fe8e 	bl	8004030 <motion_refresh_status_locked>
    motion_unlock(primask);
 8006314:	6938      	ldr	r0, [r7, #16]
 8006316:	f7fc ffa6 	bl	8003266 <motion_unlock>

    (void)HAL_TIM_Base_Start_IT(&htim6);
 800631a:	4835      	ldr	r0, [pc, #212]	@ (80063f0 <motion_on_start_move+0x15c>)
 800631c:	f006 ff9c 	bl	800d258 <HAL_TIM_Base_Start_IT>
    (void)HAL_TIM_Base_Start_IT(&htim7);
 8006320:	4834      	ldr	r0, [pc, #208]	@ (80063f4 <motion_on_start_move+0x160>)
 8006322:	f006 ff99 	bl	800d258 <HAL_TIM_Base_Start_IT>

    // Arma sessões CSV para iniciarem no primeiro STEP; zera contadores
    if (started) {
 8006326:	7dfb      	ldrb	r3, [r7, #23]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d036      	beq.n	800639a <motion_on_start_move+0x106>
        uint32_t pm = motion_lock();
 800632c:	f7fc ff8a 	bl	8003244 <motion_lock>
 8006330:	60f8      	str	r0, [r7, #12]
        for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 8006332:	2300      	movs	r3, #0
 8006334:	75bb      	strb	r3, [r7, #22]
 8006336:	e028      	b.n	800638a <motion_on_start_move+0xf6>
            g_csv_armed[a] = 1u;             // iniciar ao primeiro STEP
 8006338:	7dbb      	ldrb	r3, [r7, #22]
 800633a:	4a2f      	ldr	r2, [pc, #188]	@ (80063f8 <motion_on_start_move+0x164>)
 800633c:	2101      	movs	r1, #1
 800633e:	54d1      	strb	r1, [r2, r3]
            g_csv_active[a] = 0u;            // ainda não iniciou
 8006340:	7dbb      	ldrb	r3, [r7, #22]
 8006342:	4a2e      	ldr	r2, [pc, #184]	@ (80063fc <motion_on_start_move+0x168>)
 8006344:	2100      	movs	r1, #0
 8006346:	54d1      	strb	r1, [r2, r3]
            g_csv_t0_ms[a]  = 0u;
 8006348:	7dbb      	ldrb	r3, [r7, #22]
 800634a:	4a2d      	ldr	r2, [pc, #180]	@ (8006400 <motion_on_start_move+0x16c>)
 800634c:	2100      	movs	r1, #0
 800634e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_stepcount[a] = 0u;         // zera contador de passos
 8006352:	7dbb      	ldrb	r3, [r7, #22]
 8006354:	4a2b      	ldr	r2, [pc, #172]	@ (8006404 <motion_on_start_move+0x170>)
 8006356:	2100      	movs	r1, #0
 8006358:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_next_ms[a] = 0u;           // será setado no primeiro STEP
 800635c:	7dbb      	ldrb	r3, [r7, #22]
 800635e:	4a2a      	ldr	r2, [pc, #168]	@ (8006408 <motion_on_start_move+0x174>)
 8006360:	2100      	movs	r1, #0
 8006362:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_t0_t6[a] = 0u;
 8006366:	7dbb      	ldrb	r3, [r7, #22]
 8006368:	4a28      	ldr	r2, [pc, #160]	@ (800640c <motion_on_start_move+0x178>)
 800636a:	2100      	movs	r1, #0
 800636c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_next_t6[a] = 0u;
 8006370:	7dbb      	ldrb	r3, [r7, #22]
 8006372:	4a27      	ldr	r2, [pc, #156]	@ (8006410 <motion_on_start_move+0x17c>)
 8006374:	2100      	movs	r1, #0
 8006376:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_seq[a] = 0u;               // reinicia id incremental por start_move
 800637a:	7dbb      	ldrb	r3, [r7, #22]
 800637c:	4a25      	ldr	r2, [pc, #148]	@ (8006414 <motion_on_start_move+0x180>)
 800637e:	2100      	movs	r1, #0
 8006380:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 8006384:	7dbb      	ldrb	r3, [r7, #22]
 8006386:	3301      	adds	r3, #1
 8006388:	75bb      	strb	r3, [r7, #22]
 800638a:	7dbb      	ldrb	r3, [r7, #22]
 800638c:	2b02      	cmp	r3, #2
 800638e:	d9d3      	bls.n	8006338 <motion_on_start_move+0xa4>
        }
        motion_unlock(pm);
 8006390:	68f8      	ldr	r0, [r7, #12]
 8006392:	f7fc ff68 	bl	8003266 <motion_unlock>
        csv_ring_reset();
        /* agenda primeira produção 1ms à frente do tempo atual */
        g_csv_next_prod_t6 = g_tim6_ticks + (uint32_t)T6_TICKS_PER_MS;
#endif
#if MOTION_FRICTION_ENABLE && MOTION_AUTO_FRICTION_STARTMOVE_ENABLE
        motion_auto_friction_try_arm_on_startmove();
 8006396:	f7fd fbeb 	bl	8003b70 <motion_auto_friction_try_arm_on_startmove>
#endif
    }

    motion_send_start_response(req.frameId, started ? 0u : 1u, g_status.queue_depth);
 800639a:	7a38      	ldrb	r0, [r7, #8]
 800639c:	7dfb      	ldrb	r3, [r7, #23]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	bf0c      	ite	eq
 80063a2:	2301      	moveq	r3, #1
 80063a4:	2300      	movne	r3, #0
 80063a6:	b2db      	uxtb	r3, r3
 80063a8:	4619      	mov	r1, r3
 80063aa:	4b10      	ldr	r3, [pc, #64]	@ (80063ec <motion_on_start_move+0x158>)
 80063ac:	785b      	ldrb	r3, [r3, #1]
 80063ae:	b2db      	uxtb	r3, r3
 80063b0:	461a      	mov	r2, r3
 80063b2:	f7fe fb37 	bl	8004a24 <motion_send_start_response>
    LOGA_THIS(LOG_STATE_APPLIED, PROTO_OK, "start_move", started ? "running" : "ignored");
 80063b6:	4a09      	ldr	r2, [pc, #36]	@ (80063dc <motion_on_start_move+0x148>)
 80063b8:	7dfb      	ldrb	r3, [r7, #23]
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d001      	beq.n	80063c2 <motion_on_start_move+0x12e>
 80063be:	4b16      	ldr	r3, [pc, #88]	@ (8006418 <motion_on_start_move+0x184>)
 80063c0:	e000      	b.n	80063c4 <motion_on_start_move+0x130>
 80063c2:	4b16      	ldr	r3, [pc, #88]	@ (800641c <motion_on_start_move+0x188>)
 80063c4:	9301      	str	r3, [sp, #4]
 80063c6:	4b07      	ldr	r3, [pc, #28]	@ (80063e4 <motion_on_start_move+0x150>)
 80063c8:	9300      	str	r3, [sp, #0]
 80063ca:	4613      	mov	r3, r2
 80063cc:	2200      	movs	r2, #0
 80063ce:	2102      	movs	r1, #2
 80063d0:	2002      	movs	r0, #2
 80063d2:	f7fc fb7f 	bl	8002ad4 <log_event_auto>
#if MOTION_DEBUG_FLOW
    printf("[FLOW start_move %s]\r\n", started ? "running" : "ignored");
#endif
}
 80063d6:	3718      	adds	r7, #24
 80063d8:	46bd      	mov	sp, r7
 80063da:	bd80      	pop	{r7, pc}
 80063dc:	08012520 	.word	0x08012520
 80063e0:	08012814 	.word	0x08012814
 80063e4:	08012894 	.word	0x08012894
 80063e8:	2000022c 	.word	0x2000022c
 80063ec:	20000194 	.word	0x20000194
 80063f0:	20003240 	.word	0x20003240
 80063f4:	2000328c 	.word	0x2000328c
 80063f8:	20002f40 	.word	0x20002f40
 80063fc:	20002f18 	.word	0x20002f18
 8006400:	20002f1c 	.word	0x20002f1c
 8006404:	20002f28 	.word	0x20002f28
 8006408:	20002f34 	.word	0x20002f34
 800640c:	20002f44 	.word	0x20002f44
 8006410:	20002f50 	.word	0x20002f50
 8006414:	20002f5c 	.word	0x20002f5c
 8006418:	080128a0 	.word	0x080128a0
 800641c:	080128a8 	.word	0x080128a8

08006420 <motion_on_move_end>:

void motion_on_move_end(const uint8_t *frame, uint32_t len) {
 8006420:	b580      	push	{r7, lr}
 8006422:	b088      	sub	sp, #32
 8006424:	af04      	add	r7, sp, #16
 8006426:	6078      	str	r0, [r7, #4]
 8006428:	6039      	str	r1, [r7, #0]
    move_end_req_t req;
    if (move_end_req_decoder(frame, len, &req) != PROTO_OK) {
 800642a:	f107 0308 	add.w	r3, r7, #8
 800642e:	461a      	mov	r2, r3
 8006430:	6839      	ldr	r1, [r7, #0]
 8006432:	6878      	ldr	r0, [r7, #4]
 8006434:	f7fa fb20 	bl	8000a78 <move_end_req_decoder>
 8006438:	4603      	mov	r3, r0
 800643a:	2b00      	cmp	r3, #0
 800643c:	d00c      	beq.n	8006458 <motion_on_move_end+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "move_end", "decode_fail");
 800643e:	4a1f      	ldr	r2, [pc, #124]	@ (80064bc <motion_on_move_end+0x9c>)
 8006440:	4b1f      	ldr	r3, [pc, #124]	@ (80064c0 <motion_on_move_end+0xa0>)
 8006442:	9301      	str	r3, [sp, #4]
 8006444:	4b1f      	ldr	r3, [pc, #124]	@ (80064c4 <motion_on_move_end+0xa4>)
 8006446:	9300      	str	r3, [sp, #0]
 8006448:	4613      	mov	r3, r2
 800644a:	f06f 0201 	mvn.w	r2, #1
 800644e:	2164      	movs	r1, #100	@ 0x64
 8006450:	2002      	movs	r0, #2
 8006452:	f7fc fb3f 	bl	8002ad4 <log_event_auto>
 8006456:	e02e      	b.n	80064b6 <motion_on_move_end+0x96>
        return;
    }
    uint32_t primask = motion_lock();
 8006458:	f7fc fef4 	bl	8003244 <motion_lock>
 800645c:	60f8      	str	r0, [r7, #12]
    motion_stop_all_axes_locked();
 800645e:	f7fd ff91 	bl	8004384 <motion_stop_all_axes_locked>
    motion_queue_clear_locked();
 8006462:	f7fd ffe5 	bl	8004430 <motion_queue_clear_locked>
    g_has_active_segment = 0u;
 8006466:	4b18      	ldr	r3, [pc, #96]	@ (80064c8 <motion_on_move_end+0xa8>)
 8006468:	2200      	movs	r2, #0
 800646a:	701a      	strb	r2, [r3, #0]
    g_status.state = MOTION_STOPPING;
 800646c:	4b17      	ldr	r3, [pc, #92]	@ (80064cc <motion_on_move_end+0xac>)
 800646e:	2204      	movs	r2, #4
 8006470:	701a      	strb	r2, [r3, #0]
    motion_refresh_status_locked();
 8006472:	f7fd fddd 	bl	8004030 <motion_refresh_status_locked>
    motion_unlock(primask);
 8006476:	68f8      	ldr	r0, [r7, #12]
 8006478:	f7fc fef5 	bl	8003266 <motion_unlock>

    motion_send_move_end_response(req.frameId, 1u /* stopped by host */);
 800647c:	7a3b      	ldrb	r3, [r7, #8]
 800647e:	2101      	movs	r1, #1
 8006480:	4618      	mov	r0, r3
 8006482:	f7fe fb09 	bl	8004a98 <motion_send_move_end_response>

    primask = motion_lock();
 8006486:	f7fc fedd 	bl	8003244 <motion_lock>
 800648a:	60f8      	str	r0, [r7, #12]
    g_status.state = MOTION_IDLE;
 800648c:	4b0f      	ldr	r3, [pc, #60]	@ (80064cc <motion_on_move_end+0xac>)
 800648e:	2200      	movs	r2, #0
 8006490:	701a      	strb	r2, [r3, #0]
    motion_refresh_status_locked();
 8006492:	f7fd fdcd 	bl	8004030 <motion_refresh_status_locked>
    motion_unlock(primask);
 8006496:	68f8      	ldr	r0, [r7, #12]
 8006498:	f7fc fee5 	bl	8003266 <motion_unlock>

    LOGT_THIS(LOG_STATE_APPLIED, PROTO_OK, "move_end", "stopped");
 800649c:	4a07      	ldr	r2, [pc, #28]	@ (80064bc <motion_on_move_end+0x9c>)
 800649e:	4b0c      	ldr	r3, [pc, #48]	@ (80064d0 <motion_on_move_end+0xb0>)
 80064a0:	9302      	str	r3, [sp, #8]
 80064a2:	4b0c      	ldr	r3, [pc, #48]	@ (80064d4 <motion_on_move_end+0xb4>)
 80064a4:	9301      	str	r3, [sp, #4]
 80064a6:	4b07      	ldr	r3, [pc, #28]	@ (80064c4 <motion_on_move_end+0xa4>)
 80064a8:	9300      	str	r3, [sp, #0]
 80064aa:	4613      	mov	r3, r2
 80064ac:	2200      	movs	r2, #0
 80064ae:	2102      	movs	r1, #2
 80064b0:	2002      	movs	r0, #2
 80064b2:	f7fc fb0f 	bl	8002ad4 <log_event_auto>
}
 80064b6:	3710      	adds	r7, #16
 80064b8:	46bd      	mov	sp, r7
 80064ba:	bd80      	pop	{r7, pc}
 80064bc:	08012520 	.word	0x08012520
 80064c0:	08012814 	.word	0x08012814
 80064c4:	080127c4 	.word	0x080127c4
 80064c8:	2000022c 	.word	0x2000022c
 80064cc:	20000194 	.word	0x20000194
 80064d0:	080128b0 	.word	0x080128b0
 80064d4:	080127e0 	.word	0x080127e0

080064d8 <motion_on_set_origin>:

/* =======================
 *  set_origin e encoder_status (telemetria)
 * ======================= */
void motion_on_set_origin(const uint8_t *frame, uint32_t len) {
 80064d8:	b580      	push	{r7, lr}
 80064da:	b094      	sub	sp, #80	@ 0x50
 80064dc:	af04      	add	r7, sp, #16
 80064de:	6078      	str	r0, [r7, #4]
 80064e0:	6039      	str	r1, [r7, #0]
    set_origin_req_t req;
    if (set_origin_req_decoder(frame, len, &req) != PROTO_OK) {
 80064e2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80064e6:	461a      	mov	r2, r3
 80064e8:	6839      	ldr	r1, [r7, #0]
 80064ea:	6878      	ldr	r0, [r7, #4]
 80064ec:	f7fa fdf7 	bl	80010de <set_origin_req_decoder>
 80064f0:	4603      	mov	r3, r0
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d00c      	beq.n	8006510 <motion_on_set_origin+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "set_origin", "decode_fail");
 80064f6:	4a49      	ldr	r2, [pc, #292]	@ (800661c <motion_on_set_origin+0x144>)
 80064f8:	4b49      	ldr	r3, [pc, #292]	@ (8006620 <motion_on_set_origin+0x148>)
 80064fa:	9301      	str	r3, [sp, #4]
 80064fc:	4b49      	ldr	r3, [pc, #292]	@ (8006624 <motion_on_set_origin+0x14c>)
 80064fe:	9300      	str	r3, [sp, #0]
 8006500:	4613      	mov	r3, r2
 8006502:	f06f 0201 	mvn.w	r2, #1
 8006506:	2164      	movs	r1, #100	@ 0x64
 8006508:	2002      	movs	r0, #2
 800650a:	f7fc fae3 	bl	8002ad4 <log_event_auto>
 800650e:	e082      	b.n	8006616 <motion_on_set_origin+0x13e>
        return;
    }
    uint8_t m = req.mask & 0x07u;
 8006510:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8006514:	f003 0307 	and.w	r3, r3, #7
 8006518:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800651c:	2300      	movs	r3, #0
 800651e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8006522:	e046      	b.n	80065b2 <motion_on_set_origin+0xda>
        if (m & (1u << axis)) {
 8006524:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8006528:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800652c:	fa22 f303 	lsr.w	r3, r2, r3
 8006530:	f003 0301 	and.w	r3, r3, #1
 8006534:	2b00      	cmp	r3, #0
 8006536:	d037      	beq.n	80065a8 <motion_on_set_origin+0xd0>
            /* Define base externa como a posição absoluta atual e zera relativo */
            int64_t pos = g_encoder_position[axis];
 8006538:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800653c:	4a3a      	ldr	r2, [pc, #232]	@ (8006628 <motion_on_set_origin+0x150>)
 800653e:	00db      	lsls	r3, r3, #3
 8006540:	4413      	add	r3, r2
 8006542:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006546:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
            if (pos > INT32_MAX) pos = INT32_MAX; else if (pos < INT32_MIN) pos = INT32_MIN;
 800654a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800654e:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8006552:	f173 0300 	sbcs.w	r3, r3, #0
 8006556:	db06      	blt.n	8006566 <motion_on_set_origin+0x8e>
 8006558:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800655c:	f04f 0300 	mov.w	r3, #0
 8006560:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
 8006564:	e00c      	b.n	8006580 <motion_on_set_origin+0xa8>
 8006566:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800656a:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 800656e:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 8006572:	da05      	bge.n	8006580 <motion_on_set_origin+0xa8>
 8006574:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006578:	f04f 33ff 	mov.w	r3, #4294967295
 800657c:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
            g_origin_base32[axis] = (int32_t)pos;
 8006580:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006584:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006586:	4929      	ldr	r1, [pc, #164]	@ (800662c <motion_on_set_origin+0x154>)
 8006588:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            g_encoder_origin[axis] = g_encoder_position[axis];
 800658c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006590:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 8006594:	4a24      	ldr	r2, [pc, #144]	@ (8006628 <motion_on_set_origin+0x150>)
 8006596:	00db      	lsls	r3, r3, #3
 8006598:	4413      	add	r3, r2
 800659a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800659e:	4824      	ldr	r0, [pc, #144]	@ (8006630 <motion_on_set_origin+0x158>)
 80065a0:	00c9      	lsls	r1, r1, #3
 80065a2:	4401      	add	r1, r0
 80065a4:	e9c1 2300 	strd	r2, r3, [r1]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80065a8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80065ac:	3301      	adds	r3, #1
 80065ae:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80065b2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80065b6:	2b02      	cmp	r3, #2
 80065b8:	d9b4      	bls.n	8006524 <motion_on_set_origin+0x4c>
        }
    }
    set_origin_resp_t resp;
    resp.frameId = req.frameId;
 80065ba:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80065be:	773b      	strb	r3, [r7, #28]
    resp.x0 = g_origin_base32[AXIS_X];
 80065c0:	4b1a      	ldr	r3, [pc, #104]	@ (800662c <motion_on_set_origin+0x154>)
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	623b      	str	r3, [r7, #32]
    resp.y0 = g_origin_base32[AXIS_Y];
 80065c6:	4b19      	ldr	r3, [pc, #100]	@ (800662c <motion_on_set_origin+0x154>)
 80065c8:	685b      	ldr	r3, [r3, #4]
 80065ca:	627b      	str	r3, [r7, #36]	@ 0x24
    resp.z0 = g_origin_base32[AXIS_Z];
 80065cc:	4b17      	ldr	r3, [pc, #92]	@ (800662c <motion_on_set_origin+0x154>)
 80065ce:	689b      	ldr	r3, [r3, #8]
 80065d0:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint8_t raw[16];
    if (set_origin_resp_encoder(&resp, raw, sizeof raw) == PROTO_OK) {
 80065d2:	f107 010c 	add.w	r1, r7, #12
 80065d6:	f107 031c 	add.w	r3, r7, #28
 80065da:	2210      	movs	r2, #16
 80065dc:	4618      	mov	r0, r3
 80065de:	f7fb f9f1 	bl	80019c4 <set_origin_resp_encoder>
 80065e2:	4603      	mov	r3, r0
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d105      	bne.n	80065f4 <motion_on_set_origin+0x11c>
        (void)app_resp_push(raw, (uint32_t)sizeof raw);
 80065e8:	f107 030c 	add.w	r3, r7, #12
 80065ec:	2110      	movs	r1, #16
 80065ee:	4618      	mov	r0, r3
 80065f0:	f000 ff5e 	bl	80074b0 <app_resp_push>
    }
    LOGA_THIS(LOG_STATE_APPLIED, PROTO_OK, "set_origin", "mask=0x%02X mode=%u", (unsigned)req.mask, (unsigned)req.mode);
 80065f4:	4a09      	ldr	r2, [pc, #36]	@ (800661c <motion_on_set_origin+0x144>)
 80065f6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80065fa:	f897 102e 	ldrb.w	r1, [r7, #46]	@ 0x2e
 80065fe:	9103      	str	r1, [sp, #12]
 8006600:	9302      	str	r3, [sp, #8]
 8006602:	4b0c      	ldr	r3, [pc, #48]	@ (8006634 <motion_on_set_origin+0x15c>)
 8006604:	9301      	str	r3, [sp, #4]
 8006606:	4b07      	ldr	r3, [pc, #28]	@ (8006624 <motion_on_set_origin+0x14c>)
 8006608:	9300      	str	r3, [sp, #0]
 800660a:	4613      	mov	r3, r2
 800660c:	2200      	movs	r2, #0
 800660e:	2102      	movs	r1, #2
 8006610:	2002      	movs	r0, #2
 8006612:	f7fc fa5f 	bl	8002ad4 <log_event_auto>
}
 8006616:	3740      	adds	r7, #64	@ 0x40
 8006618:	46bd      	mov	sp, r7
 800661a:	bd80      	pop	{r7, pc}
 800661c:	08012520 	.word	0x08012520
 8006620:	08012814 	.word	0x08012814
 8006624:	080128b8 	.word	0x080128b8
 8006628:	20002e48 	.word	0x20002e48
 800662c:	20002e94 	.word	0x20002e94
 8006630:	20002e70 	.word	0x20002e70
 8006634:	080128c4 	.word	0x080128c4

08006638 <motion_on_encoder_status>:

void motion_on_encoder_status(const uint8_t *frame, uint32_t len) {
 8006638:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800663c:	b09e      	sub	sp, #120	@ 0x78
 800663e:	af02      	add	r7, sp, #8
 8006640:	60f8      	str	r0, [r7, #12]
 8006642:	60b9      	str	r1, [r7, #8]
    encoder_status_req_t req;
    if (encoder_status_req_decoder(frame, len, &req) != PROTO_OK) {
 8006644:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8006648:	461a      	mov	r2, r3
 800664a:	68b9      	ldr	r1, [r7, #8]
 800664c:	68f8      	ldr	r0, [r7, #12]
 800664e:	f7fa f845 	bl	80006dc <encoder_status_req_decoder>
 8006652:	4603      	mov	r3, r0
 8006654:	2b00      	cmp	r3, #0
 8006656:	d00c      	beq.n	8006672 <motion_on_encoder_status+0x3a>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "enc_status", "decode_fail");
 8006658:	4a65      	ldr	r2, [pc, #404]	@ (80067f0 <motion_on_encoder_status+0x1b8>)
 800665a:	4b66      	ldr	r3, [pc, #408]	@ (80067f4 <motion_on_encoder_status+0x1bc>)
 800665c:	9301      	str	r3, [sp, #4]
 800665e:	4b66      	ldr	r3, [pc, #408]	@ (80067f8 <motion_on_encoder_status+0x1c0>)
 8006660:	9300      	str	r3, [sp, #0]
 8006662:	4613      	mov	r3, r2
 8006664:	f06f 0201 	mvn.w	r2, #1
 8006668:	2164      	movs	r1, #100	@ 0x64
 800666a:	2002      	movs	r0, #2
 800666c:	f7fc fa32 	bl	8002ad4 <log_event_auto>
 8006670:	e0b9      	b.n	80067e6 <motion_on_encoder_status+0x1ae>
        return;
    }
    /* posição_rel = position - origin; posição_abs = origin_base + posição_rel */
    int32_t rel[3];
    int32_t abs[3];
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8006672:	2300      	movs	r3, #0
 8006674:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 8006678:	e080      	b.n	800677c <motion_on_encoder_status+0x144>
        int64_t r = g_encoder_position[axis] - g_encoder_origin[axis];
 800667a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800667e:	4a5f      	ldr	r2, [pc, #380]	@ (80067fc <motion_on_encoder_status+0x1c4>)
 8006680:	00db      	lsls	r3, r3, #3
 8006682:	4413      	add	r3, r2
 8006684:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006688:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800668c:	4a5c      	ldr	r2, [pc, #368]	@ (8006800 <motion_on_encoder_status+0x1c8>)
 800668e:	00db      	lsls	r3, r3, #3
 8006690:	4413      	add	r3, r2
 8006692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006696:	ebb0 0a02 	subs.w	sl, r0, r2
 800669a:	eb61 0b03 	sbc.w	fp, r1, r3
 800669e:	e9c7 ab18 	strd	sl, fp, [r7, #96]	@ 0x60
        if (r > INT32_MAX) r = INT32_MAX; else if (r < INT32_MIN) r = INT32_MIN;
 80066a2:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 80066a6:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80066aa:	f173 0300 	sbcs.w	r3, r3, #0
 80066ae:	db06      	blt.n	80066be <motion_on_encoder_status+0x86>
 80066b0:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80066b4:	f04f 0300 	mov.w	r3, #0
 80066b8:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
 80066bc:	e00c      	b.n	80066d8 <motion_on_encoder_status+0xa0>
 80066be:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 80066c2:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80066c6:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 80066ca:	da05      	bge.n	80066d8 <motion_on_encoder_status+0xa0>
 80066cc:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80066d0:	f04f 33ff 	mov.w	r3, #4294967295
 80066d4:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
        rel[axis] = (int32_t)r;
 80066d8:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80066dc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80066de:	009b      	lsls	r3, r3, #2
 80066e0:	3368      	adds	r3, #104	@ 0x68
 80066e2:	f107 0108 	add.w	r1, r7, #8
 80066e6:	440b      	add	r3, r1
 80066e8:	f843 2c28 	str.w	r2, [r3, #-40]
        int64_t a = (int64_t)g_origin_base32[axis] + (int64_t)rel[axis];
 80066ec:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80066f0:	4a44      	ldr	r2, [pc, #272]	@ (8006804 <motion_on_encoder_status+0x1cc>)
 80066f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80066f6:	17da      	asrs	r2, r3, #31
 80066f8:	461c      	mov	r4, r3
 80066fa:	4615      	mov	r5, r2
 80066fc:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8006700:	009b      	lsls	r3, r3, #2
 8006702:	3368      	adds	r3, #104	@ 0x68
 8006704:	f107 0208 	add.w	r2, r7, #8
 8006708:	4413      	add	r3, r2
 800670a:	f853 3c28 	ldr.w	r3, [r3, #-40]
 800670e:	17da      	asrs	r2, r3, #31
 8006710:	4698      	mov	r8, r3
 8006712:	4691      	mov	r9, r2
 8006714:	eb14 0308 	adds.w	r3, r4, r8
 8006718:	603b      	str	r3, [r7, #0]
 800671a:	eb45 0309 	adc.w	r3, r5, r9
 800671e:	607b      	str	r3, [r7, #4]
 8006720:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006724:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
        if (a > INT32_MAX) a = INT32_MAX; else if (a < INT32_MIN) a = INT32_MIN;
 8006728:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800672c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8006730:	f173 0300 	sbcs.w	r3, r3, #0
 8006734:	db06      	blt.n	8006744 <motion_on_encoder_status+0x10c>
 8006736:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800673a:	f04f 0300 	mov.w	r3, #0
 800673e:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
 8006742:	e00c      	b.n	800675e <motion_on_encoder_status+0x126>
 8006744:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006748:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 800674c:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 8006750:	da05      	bge.n	800675e <motion_on_encoder_status+0x126>
 8006752:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006756:	f04f 33ff 	mov.w	r3, #4294967295
 800675a:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
        abs[axis] = (int32_t)a;
 800675e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8006762:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006764:	009b      	lsls	r3, r3, #2
 8006766:	3368      	adds	r3, #104	@ 0x68
 8006768:	f107 0108 	add.w	r1, r7, #8
 800676c:	440b      	add	r3, r1
 800676e:	f843 2c34 	str.w	r2, [r3, #-52]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8006772:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8006776:	3301      	adds	r3, #1
 8006778:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 800677c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8006780:	2b02      	cmp	r3, #2
 8006782:	f67f af7a 	bls.w	800667a <motion_on_encoder_status+0x42>
    }
    encoder_status_resp_t resp;
    resp.frameId = req.frameId;
 8006786:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 800678a:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    resp.pidErrX = (uint8_t)g_status.pidErrX;
 800678e:	4b1e      	ldr	r3, [pc, #120]	@ (8006808 <motion_on_encoder_status+0x1d0>)
 8006790:	795b      	ldrb	r3, [r3, #5]
 8006792:	b25b      	sxtb	r3, r3
 8006794:	b2db      	uxtb	r3, r3
 8006796:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    resp.pidErrY = (uint8_t)g_status.pidErrY;
 800679a:	4b1b      	ldr	r3, [pc, #108]	@ (8006808 <motion_on_encoder_status+0x1d0>)
 800679c:	799b      	ldrb	r3, [r3, #6]
 800679e:	b25b      	sxtb	r3, r3
 80067a0:	b2db      	uxtb	r3, r3
 80067a2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    resp.pidErrZ = (uint8_t)g_status.pidErrZ;
 80067a6:	4b18      	ldr	r3, [pc, #96]	@ (8006808 <motion_on_encoder_status+0x1d0>)
 80067a8:	79db      	ldrb	r3, [r3, #7]
 80067aa:	b25b      	sxtb	r3, r3
 80067ac:	b2db      	uxtb	r3, r3
 80067ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    resp.delta = 0; /* opcional */
 80067b2:	2300      	movs	r3, #0
 80067b4:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    resp.absX = abs[AXIS_X];
 80067b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80067ba:	633b      	str	r3, [r7, #48]	@ 0x30
    resp.absY = abs[AXIS_Y];
 80067bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067be:	637b      	str	r3, [r7, #52]	@ 0x34
    resp.absZ = abs[AXIS_Z];
 80067c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80067c2:	63bb      	str	r3, [r7, #56]	@ 0x38
    uint8_t raw[20];
    if (encoder_status_resp_encoder(&resp, raw, sizeof raw) == PROTO_OK) {
 80067c4:	f107 0114 	add.w	r1, r7, #20
 80067c8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80067cc:	2214      	movs	r2, #20
 80067ce:	4618      	mov	r0, r3
 80067d0:	f7fa fd70 	bl	80012b4 <encoder_status_resp_encoder>
 80067d4:	4603      	mov	r3, r0
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d105      	bne.n	80067e6 <motion_on_encoder_status+0x1ae>
        (void)app_resp_push(raw, (uint32_t)sizeof raw);
 80067da:	f107 0314 	add.w	r3, r7, #20
 80067de:	2114      	movs	r1, #20
 80067e0:	4618      	mov	r0, r3
 80067e2:	f000 fe65 	bl	80074b0 <app_resp_push>
    }
}
 80067e6:	3770      	adds	r7, #112	@ 0x70
 80067e8:	46bd      	mov	sp, r7
 80067ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80067ee:	bf00      	nop
 80067f0:	08012520 	.word	0x08012520
 80067f4:	08012814 	.word	0x08012814
 80067f8:	080128d8 	.word	0x080128d8
 80067fc:	20002e48 	.word	0x20002e48
 8006800:	20002e70 	.word	0x20002e70
 8006804:	20002e94 	.word	0x20002e94
 8006808:	20000194 	.word	0x20000194

0800680c <motion_on_auto_friction_request>:

void motion_on_auto_friction_request(const uint8_t *frame, uint32_t len) {
 800680c:	b580      	push	{r7, lr}
 800680e:	b092      	sub	sp, #72	@ 0x48
 8006810:	af06      	add	r7, sp, #24
 8006812:	6078      	str	r0, [r7, #4]
 8006814:	6039      	str	r1, [r7, #0]
    motion_auto_friction_req_t req = motion_auto_friction_req_make_default();
 8006816:	f107 0318 	add.w	r3, r7, #24
 800681a:	4618      	mov	r0, r3
 800681c:	f7fa f8c5 	bl	80009aa <motion_auto_friction_req_make_default>
    motion_auto_friction_resp_t resp = {0};
 8006820:	f107 0310 	add.w	r3, r7, #16
 8006824:	2200      	movs	r2, #0
 8006826:	601a      	str	r2, [r3, #0]
 8006828:	809a      	strh	r2, [r3, #4]
    uint8_t status = MOTION_AUTO_FRICTION_STATUS_ERROR;
 800682a:	23ff      	movs	r3, #255	@ 0xff
 800682c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    uint8_t loops = 0u;
 8006830:	2300      	movs	r3, #0
 8006832:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    uint8_t friction_segment = 0u;
 8006836:	2300      	movs	r3, #0
 8006838:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    uint16_t sample_limit = 0u;
 800683c:	2300      	movs	r3, #0
 800683e:	857b      	strh	r3, [r7, #42]	@ 0x2a

    int dec = motion_auto_friction_req_decoder(frame, len, &req);
 8006840:	f107 0318 	add.w	r3, r7, #24
 8006844:	461a      	mov	r2, r3
 8006846:	6839      	ldr	r1, [r7, #0]
 8006848:	6878      	ldr	r0, [r7, #4]
 800684a:	f7fa f876 	bl	800093a <motion_auto_friction_req_decoder>
 800684e:	6278      	str	r0, [r7, #36]	@ 0x24
    resp.frameId = req.frameId;
 8006850:	7e3b      	ldrb	r3, [r7, #24]
 8006852:	743b      	strb	r3, [r7, #16]
    if (dec != PROTO_OK) {
 8006854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006856:	2b00      	cmp	r3, #0
 8006858:	d003      	beq.n	8006862 <motion_on_auto_friction_request+0x56>
        status = MOTION_AUTO_FRICTION_STATUS_INVALID;
 800685a:	2302      	movs	r3, #2
 800685c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        goto send_resp;
 8006860:	e09a      	b.n	8006998 <motion_on_auto_friction_request+0x18c>
    }

    loops = (req.revolutions == 0u) ? MOTION_AUTO_FRICTION_DEFAULT_REVOLUTIONS : req.revolutions;
 8006862:	7e7b      	ldrb	r3, [r7, #25]
 8006864:	2b00      	cmp	r3, #0
 8006866:	d001      	beq.n	800686c <motion_on_auto_friction_request+0x60>
 8006868:	7e7b      	ldrb	r3, [r7, #25]
 800686a:	e000      	b.n	800686e <motion_on_auto_friction_request+0x62>
 800686c:	2306      	movs	r3, #6
 800686e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    if (loops < 2u) loops = 2u;
 8006872:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006876:	2b01      	cmp	r3, #1
 8006878:	d802      	bhi.n	8006880 <motion_on_auto_friction_request+0x74>
 800687a:	2302      	movs	r3, #2
 800687c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    if (loops > (uint8_t)MOTION_QUEUE_CAPACITY) loops = (uint8_t)MOTION_QUEUE_CAPACITY;
 8006880:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006884:	2b00      	cmp	r3, #0
 8006886:	d002      	beq.n	800688e <motion_on_auto_friction_request+0x82>
 8006888:	2300      	movs	r3, #0
 800688a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

    friction_segment = (req.friction_segment == 0u)
 800688e:	7ebb      	ldrb	r3, [r7, #26]
 8006890:	2b00      	cmp	r3, #0
 8006892:	d001      	beq.n	8006898 <motion_on_auto_friction_request+0x8c>
 8006894:	7ebb      	ldrb	r3, [r7, #26]
 8006896:	e000      	b.n	800689a <motion_on_auto_friction_request+0x8e>
 8006898:	2302      	movs	r3, #2
 800689a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
                       ? MOTION_AUTO_FRICTION_MIN_SEGMENT_WITH_FRICTION
                       : req.friction_segment;
    if (friction_segment < MOTION_AUTO_FRICTION_MIN_SEGMENT_WITH_FRICTION)
 800689e:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80068a2:	2b01      	cmp	r3, #1
 80068a4:	d802      	bhi.n	80068ac <motion_on_auto_friction_request+0xa0>
        friction_segment = MOTION_AUTO_FRICTION_MIN_SEGMENT_WITH_FRICTION;
 80068a6:	2302      	movs	r3, #2
 80068a8:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    if (friction_segment > loops)
 80068ac:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 80068b0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80068b4:	429a      	cmp	r2, r3
 80068b6:	d902      	bls.n	80068be <motion_on_auto_friction_request+0xb2>
        friction_segment = MOTION_AUTO_FRICTION_MIN_SEGMENT_WITH_FRICTION;
 80068b8:	2302      	movs	r3, #2
 80068ba:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

    sample_limit = (req.sample_limit == 0u) ? MOTION_AUTO_FRICTION_DEFAULT_SAMPLE_LIMIT
 80068be:	8bbb      	ldrh	r3, [r7, #28]
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d001      	beq.n	80068c8 <motion_on_auto_friction_request+0xbc>
 80068c4:	8bbb      	ldrh	r3, [r7, #28]
 80068c6:	e001      	b.n	80068cc <motion_on_auto_friction_request+0xc0>
 80068c8:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80068cc:	857b      	strh	r3, [r7, #42]	@ 0x2a
                                            : req.sample_limit;

#if MOTION_FRICTION_ENABLE
    do {
        uint32_t primask = motion_lock();
 80068ce:	f7fc fcb9 	bl	8003244 <motion_lock>
 80068d2:	6238      	str	r0, [r7, #32]
        if (g_status.state == MOTION_RUNNING || g_has_active_segment || g_queue_count != 0u ||
 80068d4:	4b4a      	ldr	r3, [pc, #296]	@ (8006a00 <motion_on_auto_friction_request+0x1f4>)
 80068d6:	781b      	ldrb	r3, [r3, #0]
 80068d8:	b2db      	uxtb	r3, r3
 80068da:	2b02      	cmp	r3, #2
 80068dc:	d00d      	beq.n	80068fa <motion_on_auto_friction_request+0xee>
 80068de:	4b49      	ldr	r3, [pc, #292]	@ (8006a04 <motion_on_auto_friction_request+0x1f8>)
 80068e0:	781b      	ldrb	r3, [r3, #0]
 80068e2:	b2db      	uxtb	r3, r3
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d108      	bne.n	80068fa <motion_on_auto_friction_request+0xee>
 80068e8:	4b47      	ldr	r3, [pc, #284]	@ (8006a08 <motion_on_auto_friction_request+0x1fc>)
 80068ea:	881b      	ldrh	r3, [r3, #0]
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d104      	bne.n	80068fa <motion_on_auto_friction_request+0xee>
            motion_auto_friction_is_armed()) {
 80068f0:	f7fc fb16 	bl	8002f20 <motion_auto_friction_is_armed>
 80068f4:	4603      	mov	r3, r0
        if (g_status.state == MOTION_RUNNING || g_has_active_segment || g_queue_count != 0u ||
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d006      	beq.n	8006908 <motion_on_auto_friction_request+0xfc>
            status = MOTION_AUTO_FRICTION_STATUS_BUSY;
 80068fa:	2301      	movs	r3, #1
 80068fc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            motion_unlock(primask);
 8006900:	6a38      	ldr	r0, [r7, #32]
 8006902:	f7fc fcb0 	bl	8003266 <motion_unlock>
            break;
 8006906:	e047      	b.n	8006998 <motion_on_auto_friction_request+0x18c>
        }

        motion_queue_clear_locked();
 8006908:	f7fd fd92 	bl	8004430 <motion_queue_clear_locked>
        motion_auto_friction_test_arm((uint16_t)friction_segment, sample_limit);
 800690c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8006910:	b29b      	uxth	r3, r3
 8006912:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8006914:	4611      	mov	r1, r2
 8006916:	4618      	mov	r0, r3
 8006918:	f7fc fd02 	bl	8003320 <motion_auto_friction_test_arm>
        proto_result_t sched = motion_auto_friction_enqueue_segments_locked(loops);
 800691c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006920:	4618      	mov	r0, r3
 8006922:	f7fd f8ed 	bl	8003b00 <motion_auto_friction_enqueue_segments_locked>
 8006926:	4603      	mov	r3, r0
 8006928:	77fb      	strb	r3, [r7, #31]
        if (sched != PROTO_OK) {
 800692a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800692e:	2b00      	cmp	r3, #0
 8006930:	d00a      	beq.n	8006948 <motion_on_auto_friction_request+0x13c>
            status = MOTION_AUTO_FRICTION_STATUS_QUEUE_FULL;
 8006932:	2303      	movs	r3, #3
 8006934:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            motion_auto_friction_test_disarm();
 8006938:	f7fc fd52 	bl	80033e0 <motion_auto_friction_test_disarm>
            motion_queue_clear_locked();
 800693c:	f7fd fd78 	bl	8004430 <motion_queue_clear_locked>
            motion_unlock(primask);
 8006940:	6a38      	ldr	r0, [r7, #32]
 8006942:	f7fc fc90 	bl	8003266 <motion_unlock>
            break;
 8006946:	e027      	b.n	8006998 <motion_on_auto_friction_request+0x18c>
        }

        if (!g_has_active_segment) {
 8006948:	4b2e      	ldr	r3, [pc, #184]	@ (8006a04 <motion_on_auto_friction_request+0x1f8>)
 800694a:	781b      	ldrb	r3, [r3, #0]
 800694c:	b2db      	uxtb	r3, r3
 800694e:	2b00      	cmp	r3, #0
 8006950:	d109      	bne.n	8006966 <motion_on_auto_friction_request+0x15a>
            if (motion_try_start_next_locked()) {
 8006952:	f7fd ff2b 	bl	80047ac <motion_try_start_next_locked>
 8006956:	4603      	mov	r3, r0
 8006958:	2b00      	cmp	r3, #0
 800695a:	d004      	beq.n	8006966 <motion_on_auto_friction_request+0x15a>
                g_status.state = MOTION_RUNNING;
 800695c:	4b28      	ldr	r3, [pc, #160]	@ (8006a00 <motion_on_auto_friction_request+0x1f4>)
 800695e:	2202      	movs	r2, #2
 8006960:	701a      	strb	r2, [r3, #0]
                motion_refresh_status_locked();
 8006962:	f7fd fb65 	bl	8004030 <motion_refresh_status_locked>
            }
        }
        motion_unlock(primask);
 8006966:	6a38      	ldr	r0, [r7, #32]
 8006968:	f7fc fc7d 	bl	8003266 <motion_unlock>
        status = MOTION_AUTO_FRICTION_STATUS_OK;
 800696c:	2300      	movs	r3, #0
 800696e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        LOGA_THIS(LOG_STATE_APPLIED, PROTO_OK, "auto_fric_cmd",
 8006972:	4826      	ldr	r0, [pc, #152]	@ (8006a0c <motion_on_auto_friction_request+0x200>)
 8006974:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006978:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800697c:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800697e:	9104      	str	r1, [sp, #16]
 8006980:	9203      	str	r2, [sp, #12]
 8006982:	9302      	str	r3, [sp, #8]
 8006984:	4b22      	ldr	r3, [pc, #136]	@ (8006a10 <motion_on_auto_friction_request+0x204>)
 8006986:	9301      	str	r3, [sp, #4]
 8006988:	4b22      	ldr	r3, [pc, #136]	@ (8006a14 <motion_on_auto_friction_request+0x208>)
 800698a:	9300      	str	r3, [sp, #0]
 800698c:	4603      	mov	r3, r0
 800698e:	2200      	movs	r2, #0
 8006990:	2102      	movs	r1, #2
 8006992:	2002      	movs	r0, #2
 8006994:	f7fc f89e 	bl	8002ad4 <log_event_auto>
#else
    status = MOTION_AUTO_FRICTION_STATUS_UNAVAILABLE;
#endif

send_resp:
    resp.status = status;
 8006998:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800699c:	747b      	strb	r3, [r7, #17]
    resp.revolutions = loops;
 800699e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80069a2:	74bb      	strb	r3, [r7, #18]
    resp.friction_segment = friction_segment;
 80069a4:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80069a8:	74fb      	strb	r3, [r7, #19]
    resp.sample_limit = sample_limit;
 80069aa:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80069ac:	82bb      	strh	r3, [r7, #20]
    uint8_t raw[8];
    if (motion_auto_friction_resp_encoder(&resp, raw, sizeof raw) == PROTO_OK) {
 80069ae:	f107 0108 	add.w	r1, r7, #8
 80069b2:	f107 0310 	add.w	r3, r7, #16
 80069b6:	2208      	movs	r2, #8
 80069b8:	4618      	mov	r0, r3
 80069ba:	f7fa fdaa 	bl	8001512 <motion_auto_friction_resp_encoder>
 80069be:	4603      	mov	r3, r0
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d105      	bne.n	80069d0 <motion_on_auto_friction_request+0x1c4>
        (void)app_resp_push(raw, (uint32_t)sizeof raw);
 80069c4:	f107 0308 	add.w	r3, r7, #8
 80069c8:	2108      	movs	r1, #8
 80069ca:	4618      	mov	r0, r3
 80069cc:	f000 fd70 	bl	80074b0 <app_resp_push>
    }
    if (status != MOTION_AUTO_FRICTION_STATUS_OK) {
 80069d0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d00e      	beq.n	80069f6 <motion_on_auto_friction_request+0x1ea>
        LOGA_THIS(LOG_STATE_ERROR, status, "auto_fric_cmd", "status=%u", (unsigned)status);
 80069d8:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80069dc:	490b      	ldr	r1, [pc, #44]	@ (8006a0c <motion_on_auto_friction_request+0x200>)
 80069de:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80069e2:	9302      	str	r3, [sp, #8]
 80069e4:	4b0c      	ldr	r3, [pc, #48]	@ (8006a18 <motion_on_auto_friction_request+0x20c>)
 80069e6:	9301      	str	r3, [sp, #4]
 80069e8:	4b0a      	ldr	r3, [pc, #40]	@ (8006a14 <motion_on_auto_friction_request+0x208>)
 80069ea:	9300      	str	r3, [sp, #0]
 80069ec:	460b      	mov	r3, r1
 80069ee:	2164      	movs	r1, #100	@ 0x64
 80069f0:	2002      	movs	r0, #2
 80069f2:	f7fc f86f 	bl	8002ad4 <log_event_auto>
    }
}
 80069f6:	bf00      	nop
 80069f8:	3730      	adds	r7, #48	@ 0x30
 80069fa:	46bd      	mov	sp, r7
 80069fc:	bd80      	pop	{r7, pc}
 80069fe:	bf00      	nop
 8006a00:	20000194 	.word	0x20000194
 8006a04:	2000022c 	.word	0x2000022c
 8006a08:	20002e32 	.word	0x20002e32
 8006a0c:	08012520 	.word	0x08012520
 8006a10:	080128e4 	.word	0x080128e4
 8006a14:	08012904 	.word	0x08012904
 8006a18:	08012914 	.word	0x08012914

08006a1c <motion_on_set_microsteps>:

void motion_on_set_microsteps(const uint8_t *frame, uint32_t len) {
 8006a1c:	b580      	push	{r7, lr}
 8006a1e:	b08a      	sub	sp, #40	@ 0x28
 8006a20:	af04      	add	r7, sp, #16
 8006a22:	6078      	str	r0, [r7, #4]
 8006a24:	6039      	str	r1, [r7, #0]
    set_microsteps_req_t req;
    if (set_microsteps_req_decoder(frame, len, &req) != PROTO_OK) {
 8006a26:	f107 0310 	add.w	r3, r7, #16
 8006a2a:	461a      	mov	r2, r3
 8006a2c:	6839      	ldr	r1, [r7, #0]
 8006a2e:	6878      	ldr	r0, [r7, #4]
 8006a30:	f7fa fada 	bl	8000fe8 <set_microsteps_req_decoder>
 8006a34:	4603      	mov	r3, r0
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d00c      	beq.n	8006a54 <motion_on_set_microsteps+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "set_microsteps", "decode_fail");
 8006a3a:	4a37      	ldr	r2, [pc, #220]	@ (8006b18 <motion_on_set_microsteps+0xfc>)
 8006a3c:	4b37      	ldr	r3, [pc, #220]	@ (8006b1c <motion_on_set_microsteps+0x100>)
 8006a3e:	9301      	str	r3, [sp, #4]
 8006a40:	4b37      	ldr	r3, [pc, #220]	@ (8006b20 <motion_on_set_microsteps+0x104>)
 8006a42:	9300      	str	r3, [sp, #0]
 8006a44:	4613      	mov	r3, r2
 8006a46:	f06f 0201 	mvn.w	r2, #1
 8006a4a:	2164      	movs	r1, #100	@ 0x64
 8006a4c:	2002      	movs	r0, #2
 8006a4e:	f7fc f841 	bl	8002ad4 <log_event_auto>
 8006a52:	e05e      	b.n	8006b12 <motion_on_set_microsteps+0xf6>
        return;
    }
    if (g_status.state == MOTION_RUNNING) {
 8006a54:	4b33      	ldr	r3, [pc, #204]	@ (8006b24 <motion_on_set_microsteps+0x108>)
 8006a56:	781b      	ldrb	r3, [r3, #0]
 8006a58:	b2db      	uxtb	r3, r3
 8006a5a:	2b02      	cmp	r3, #2
 8006a5c:	d10c      	bne.n	8006a78 <motion_on_set_microsteps+0x5c>
        /* Em execução: não aplica, mas responde ACK para o host não travar */
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "set_microsteps", "busy_running");
 8006a5e:	4a2e      	ldr	r2, [pc, #184]	@ (8006b18 <motion_on_set_microsteps+0xfc>)
 8006a60:	4b31      	ldr	r3, [pc, #196]	@ (8006b28 <motion_on_set_microsteps+0x10c>)
 8006a62:	9301      	str	r3, [sp, #4]
 8006a64:	4b2e      	ldr	r3, [pc, #184]	@ (8006b20 <motion_on_set_microsteps+0x104>)
 8006a66:	9300      	str	r3, [sp, #0]
 8006a68:	4613      	mov	r3, r2
 8006a6a:	f06f 0203 	mvn.w	r2, #3
 8006a6e:	2164      	movs	r1, #100	@ 0x64
 8006a70:	2002      	movs	r0, #2
 8006a72:	f7fc f82f 	bl	8002ad4 <log_event_auto>
 8006a76:	e038      	b.n	8006aea <motion_on_set_microsteps+0xce>
    } else {
        /* Campo é 1 byte; host pode enviar 0 para representar 256. */
        uint16_t ms = (req.microsteps == 0u) ? 256u : req.microsteps;
 8006a78:	8a7b      	ldrh	r3, [r7, #18]
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d001      	beq.n	8006a82 <motion_on_set_microsteps+0x66>
 8006a7e:	8a7b      	ldrh	r3, [r7, #18]
 8006a80:	e001      	b.n	8006a86 <motion_on_set_microsteps+0x6a>
 8006a82:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006a86:	82fb      	strh	r3, [r7, #22]
        if (!motion_microsteps_allowed(ms)) {
 8006a88:	8afb      	ldrh	r3, [r7, #22]
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	f7fd fa2e 	bl	8003eec <motion_microsteps_allowed>
 8006a90:	4603      	mov	r3, r0
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d10e      	bne.n	8006ab4 <motion_on_set_microsteps+0x98>
            ms = 256u;
 8006a96:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006a9a:	82fb      	strh	r3, [r7, #22]
            LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "set_microsteps", "invalid_ms_default_256");
 8006a9c:	4a1e      	ldr	r2, [pc, #120]	@ (8006b18 <motion_on_set_microsteps+0xfc>)
 8006a9e:	4b23      	ldr	r3, [pc, #140]	@ (8006b2c <motion_on_set_microsteps+0x110>)
 8006aa0:	9301      	str	r3, [sp, #4]
 8006aa2:	4b1f      	ldr	r3, [pc, #124]	@ (8006b20 <motion_on_set_microsteps+0x104>)
 8006aa4:	9300      	str	r3, [sp, #0]
 8006aa6:	4613      	mov	r3, r2
 8006aa8:	f06f 0203 	mvn.w	r2, #3
 8006aac:	2164      	movs	r1, #100	@ 0x64
 8006aae:	2002      	movs	r0, #2
 8006ab0:	f7fc f810 	bl	8002ad4 <log_event_auto>
        }
        for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) g_microstep_factor[a] = ms;
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	757b      	strb	r3, [r7, #21]
 8006ab8:	e007      	b.n	8006aca <motion_on_set_microsteps+0xae>
 8006aba:	7d7b      	ldrb	r3, [r7, #21]
 8006abc:	491c      	ldr	r1, [pc, #112]	@ (8006b30 <motion_on_set_microsteps+0x114>)
 8006abe:	8afa      	ldrh	r2, [r7, #22]
 8006ac0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
 8006ac4:	7d7b      	ldrb	r3, [r7, #21]
 8006ac6:	3301      	adds	r3, #1
 8006ac8:	757b      	strb	r3, [r7, #21]
 8006aca:	7d7b      	ldrb	r3, [r7, #21]
 8006acc:	2b02      	cmp	r3, #2
 8006ace:	d9f4      	bls.n	8006aba <motion_on_set_microsteps+0x9e>
        LOGA_THIS(LOG_STATE_APPLIED, PROTO_OK, "set_microsteps", "all_axes_ms=%u", (unsigned)ms);
 8006ad0:	4a11      	ldr	r2, [pc, #68]	@ (8006b18 <motion_on_set_microsteps+0xfc>)
 8006ad2:	8afb      	ldrh	r3, [r7, #22]
 8006ad4:	9302      	str	r3, [sp, #8]
 8006ad6:	4b17      	ldr	r3, [pc, #92]	@ (8006b34 <motion_on_set_microsteps+0x118>)
 8006ad8:	9301      	str	r3, [sp, #4]
 8006ada:	4b11      	ldr	r3, [pc, #68]	@ (8006b20 <motion_on_set_microsteps+0x104>)
 8006adc:	9300      	str	r3, [sp, #0]
 8006ade:	4613      	mov	r3, r2
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	2102      	movs	r1, #2
 8006ae4:	2002      	movs	r0, #2
 8006ae6:	f7fb fff5 	bl	8002ad4 <log_event_auto>
    }
    /* Resposta mínima (ACK): [HDR,TYPE,frameId,TAIL] */
    {
        uint8_t raw[4];
        resp_init(raw, RESP_SET_MICROSTEPS);
 8006aea:	f107 030c 	add.w	r3, r7, #12
 8006aee:	2126      	movs	r1, #38	@ 0x26
 8006af0:	4618      	mov	r0, r3
 8006af2:	f7fc f9f1 	bl	8002ed8 <resp_init>
        raw[2] = req.frameId;
 8006af6:	7c3b      	ldrb	r3, [r7, #16]
 8006af8:	73bb      	strb	r3, [r7, #14]
        resp_set_tail(raw, 3);
 8006afa:	f107 030c 	add.w	r3, r7, #12
 8006afe:	2103      	movs	r1, #3
 8006b00:	4618      	mov	r0, r3
 8006b02:	f7fc f9fc 	bl	8002efe <resp_set_tail>
        (void)app_resp_push(raw, (uint32_t)sizeof raw);
 8006b06:	f107 030c 	add.w	r3, r7, #12
 8006b0a:	2104      	movs	r1, #4
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	f000 fccf 	bl	80074b0 <app_resp_push>
    }
}
 8006b12:	3718      	adds	r7, #24
 8006b14:	46bd      	mov	sp, r7
 8006b16:	bd80      	pop	{r7, pc}
 8006b18:	08012520 	.word	0x08012520
 8006b1c:	08012814 	.word	0x08012814
 8006b20:	08012920 	.word	0x08012920
 8006b24:	20000194 	.word	0x20000194
 8006b28:	08012930 	.word	0x08012930
 8006b2c:	08012940 	.word	0x08012940
 8006b30:	200000c8 	.word	0x200000c8
 8006b34:	08012958 	.word	0x08012958

08006b38 <motion_on_set_microsteps_axes>:

void motion_on_set_microsteps_axes(const uint8_t *frame, uint32_t len) {
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b08e      	sub	sp, #56	@ 0x38
 8006b3c:	af06      	add	r7, sp, #24
 8006b3e:	6078      	str	r0, [r7, #4]
 8006b40:	6039      	str	r1, [r7, #0]
    set_microsteps_axes_req_t req;
    if (set_microsteps_axes_req_decoder(frame, len, &req) != PROTO_OK) {
 8006b42:	f107 0310 	add.w	r3, r7, #16
 8006b46:	461a      	mov	r2, r3
 8006b48:	6839      	ldr	r1, [r7, #0]
 8006b4a:	6878      	ldr	r0, [r7, #4]
 8006b4c:	f7fa f9c8 	bl	8000ee0 <set_microsteps_axes_req_decoder>
 8006b50:	4603      	mov	r3, r0
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d00c      	beq.n	8006b70 <motion_on_set_microsteps_axes+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "set_microsteps_ax", "decode_fail");
 8006b56:	4a4b      	ldr	r2, [pc, #300]	@ (8006c84 <motion_on_set_microsteps_axes+0x14c>)
 8006b58:	4b4b      	ldr	r3, [pc, #300]	@ (8006c88 <motion_on_set_microsteps_axes+0x150>)
 8006b5a:	9301      	str	r3, [sp, #4]
 8006b5c:	4b4b      	ldr	r3, [pc, #300]	@ (8006c8c <motion_on_set_microsteps_axes+0x154>)
 8006b5e:	9300      	str	r3, [sp, #0]
 8006b60:	4613      	mov	r3, r2
 8006b62:	f06f 0201 	mvn.w	r2, #1
 8006b66:	2164      	movs	r1, #100	@ 0x64
 8006b68:	2002      	movs	r0, #2
 8006b6a:	f7fb ffb3 	bl	8002ad4 <log_event_auto>
 8006b6e:	e085      	b.n	8006c7c <motion_on_set_microsteps_axes+0x144>
        return;
    }
    if (g_status.state == MOTION_RUNNING) {
 8006b70:	4b47      	ldr	r3, [pc, #284]	@ (8006c90 <motion_on_set_microsteps_axes+0x158>)
 8006b72:	781b      	ldrb	r3, [r3, #0]
 8006b74:	b2db      	uxtb	r3, r3
 8006b76:	2b02      	cmp	r3, #2
 8006b78:	d10c      	bne.n	8006b94 <motion_on_set_microsteps_axes+0x5c>
        /* Em execução: não aplica, mas responde ACK para o host não travar */
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "set_microsteps_ax", "busy_running");
 8006b7a:	4a42      	ldr	r2, [pc, #264]	@ (8006c84 <motion_on_set_microsteps_axes+0x14c>)
 8006b7c:	4b45      	ldr	r3, [pc, #276]	@ (8006c94 <motion_on_set_microsteps_axes+0x15c>)
 8006b7e:	9301      	str	r3, [sp, #4]
 8006b80:	4b42      	ldr	r3, [pc, #264]	@ (8006c8c <motion_on_set_microsteps_axes+0x154>)
 8006b82:	9300      	str	r3, [sp, #0]
 8006b84:	4613      	mov	r3, r2
 8006b86:	f06f 0203 	mvn.w	r2, #3
 8006b8a:	2164      	movs	r1, #100	@ 0x64
 8006b8c:	2002      	movs	r0, #2
 8006b8e:	f7fb ffa1 	bl	8002ad4 <log_event_auto>
 8006b92:	e05f      	b.n	8006c54 <motion_on_set_microsteps_axes+0x11c>
    } else {
        /* Cada campo é 1 byte; host pode enviar 0 para representar 256. */
        uint16_t msx = (req.ms_x == 0u) ? 256u : req.ms_x;
 8006b94:	7c7b      	ldrb	r3, [r7, #17]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d001      	beq.n	8006b9e <motion_on_set_microsteps_axes+0x66>
 8006b9a:	7c7b      	ldrb	r3, [r7, #17]
 8006b9c:	e001      	b.n	8006ba2 <motion_on_set_microsteps_axes+0x6a>
 8006b9e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006ba2:	83fb      	strh	r3, [r7, #30]
        uint16_t msy = (req.ms_y == 0u) ? 256u : req.ms_y;
 8006ba4:	7cbb      	ldrb	r3, [r7, #18]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d001      	beq.n	8006bae <motion_on_set_microsteps_axes+0x76>
 8006baa:	7cbb      	ldrb	r3, [r7, #18]
 8006bac:	e001      	b.n	8006bb2 <motion_on_set_microsteps_axes+0x7a>
 8006bae:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006bb2:	83bb      	strh	r3, [r7, #28]
        uint16_t msz = (req.ms_z == 0u) ? 256u : req.ms_z;
 8006bb4:	7cfb      	ldrb	r3, [r7, #19]
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d001      	beq.n	8006bbe <motion_on_set_microsteps_axes+0x86>
 8006bba:	7cfb      	ldrb	r3, [r7, #19]
 8006bbc:	e001      	b.n	8006bc2 <motion_on_set_microsteps_axes+0x8a>
 8006bbe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006bc2:	837b      	strh	r3, [r7, #26]
        uint8_t okx = motion_microsteps_allowed(msx);
 8006bc4:	8bfb      	ldrh	r3, [r7, #30]
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	f7fd f990 	bl	8003eec <motion_microsteps_allowed>
 8006bcc:	4603      	mov	r3, r0
 8006bce:	767b      	strb	r3, [r7, #25]
        uint8_t oky = motion_microsteps_allowed(msy);
 8006bd0:	8bbb      	ldrh	r3, [r7, #28]
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	f7fd f98a 	bl	8003eec <motion_microsteps_allowed>
 8006bd8:	4603      	mov	r3, r0
 8006bda:	763b      	strb	r3, [r7, #24]
        uint8_t okz = motion_microsteps_allowed(msz);
 8006bdc:	8b7b      	ldrh	r3, [r7, #26]
 8006bde:	4618      	mov	r0, r3
 8006be0:	f7fd f984 	bl	8003eec <motion_microsteps_allowed>
 8006be4:	4603      	mov	r3, r0
 8006be6:	75fb      	strb	r3, [r7, #23]
        if (!(okx && oky && okz)) {
 8006be8:	7e7b      	ldrb	r3, [r7, #25]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d005      	beq.n	8006bfa <motion_on_set_microsteps_axes+0xc2>
 8006bee:	7e3b      	ldrb	r3, [r7, #24]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d002      	beq.n	8006bfa <motion_on_set_microsteps_axes+0xc2>
 8006bf4:	7dfb      	ldrb	r3, [r7, #23]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d112      	bne.n	8006c20 <motion_on_set_microsteps_axes+0xe8>
            msx = msy = msz = 256u;
 8006bfa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006bfe:	837b      	strh	r3, [r7, #26]
 8006c00:	8b7b      	ldrh	r3, [r7, #26]
 8006c02:	83bb      	strh	r3, [r7, #28]
 8006c04:	8bbb      	ldrh	r3, [r7, #28]
 8006c06:	83fb      	strh	r3, [r7, #30]
            LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "set_microsteps_ax", "invalid_ms_default_256");
 8006c08:	4a1e      	ldr	r2, [pc, #120]	@ (8006c84 <motion_on_set_microsteps_axes+0x14c>)
 8006c0a:	4b23      	ldr	r3, [pc, #140]	@ (8006c98 <motion_on_set_microsteps_axes+0x160>)
 8006c0c:	9301      	str	r3, [sp, #4]
 8006c0e:	4b1f      	ldr	r3, [pc, #124]	@ (8006c8c <motion_on_set_microsteps_axes+0x154>)
 8006c10:	9300      	str	r3, [sp, #0]
 8006c12:	4613      	mov	r3, r2
 8006c14:	f06f 0203 	mvn.w	r2, #3
 8006c18:	2164      	movs	r1, #100	@ 0x64
 8006c1a:	2002      	movs	r0, #2
 8006c1c:	f7fb ff5a 	bl	8002ad4 <log_event_auto>
        }
        g_microstep_factor[AXIS_X] = msx;
 8006c20:	4a1e      	ldr	r2, [pc, #120]	@ (8006c9c <motion_on_set_microsteps_axes+0x164>)
 8006c22:	8bfb      	ldrh	r3, [r7, #30]
 8006c24:	8013      	strh	r3, [r2, #0]
        g_microstep_factor[AXIS_Y] = msy;
 8006c26:	4a1d      	ldr	r2, [pc, #116]	@ (8006c9c <motion_on_set_microsteps_axes+0x164>)
 8006c28:	8bbb      	ldrh	r3, [r7, #28]
 8006c2a:	8053      	strh	r3, [r2, #2]
        g_microstep_factor[AXIS_Z] = msz;
 8006c2c:	4a1b      	ldr	r2, [pc, #108]	@ (8006c9c <motion_on_set_microsteps_axes+0x164>)
 8006c2e:	8b7b      	ldrh	r3, [r7, #26]
 8006c30:	8093      	strh	r3, [r2, #4]
        LOGA_THIS(LOG_STATE_APPLIED, PROTO_OK, "set_microsteps_ax", "ms=(%u,%u,%u)", (unsigned)msx, (unsigned)msy, (unsigned)msz);
 8006c32:	4814      	ldr	r0, [pc, #80]	@ (8006c84 <motion_on_set_microsteps_axes+0x14c>)
 8006c34:	8bfb      	ldrh	r3, [r7, #30]
 8006c36:	8bba      	ldrh	r2, [r7, #28]
 8006c38:	8b79      	ldrh	r1, [r7, #26]
 8006c3a:	9104      	str	r1, [sp, #16]
 8006c3c:	9203      	str	r2, [sp, #12]
 8006c3e:	9302      	str	r3, [sp, #8]
 8006c40:	4b17      	ldr	r3, [pc, #92]	@ (8006ca0 <motion_on_set_microsteps_axes+0x168>)
 8006c42:	9301      	str	r3, [sp, #4]
 8006c44:	4b11      	ldr	r3, [pc, #68]	@ (8006c8c <motion_on_set_microsteps_axes+0x154>)
 8006c46:	9300      	str	r3, [sp, #0]
 8006c48:	4603      	mov	r3, r0
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	2102      	movs	r1, #2
 8006c4e:	2002      	movs	r0, #2
 8006c50:	f7fb ff40 	bl	8002ad4 <log_event_auto>
    }
    /* Resposta mínima (ACK) reutiliza RESP_SET_MICROSTEPS */
    {
        uint8_t raw[4];
        resp_init(raw, RESP_SET_MICROSTEPS);
 8006c54:	f107 030c 	add.w	r3, r7, #12
 8006c58:	2126      	movs	r1, #38	@ 0x26
 8006c5a:	4618      	mov	r0, r3
 8006c5c:	f7fc f93c 	bl	8002ed8 <resp_init>
        raw[2] = req.frameId;
 8006c60:	7c3b      	ldrb	r3, [r7, #16]
 8006c62:	73bb      	strb	r3, [r7, #14]
        resp_set_tail(raw, 3);
 8006c64:	f107 030c 	add.w	r3, r7, #12
 8006c68:	2103      	movs	r1, #3
 8006c6a:	4618      	mov	r0, r3
 8006c6c:	f7fc f947 	bl	8002efe <resp_set_tail>
        (void)app_resp_push(raw, (uint32_t)sizeof raw);
 8006c70:	f107 030c 	add.w	r3, r7, #12
 8006c74:	2104      	movs	r1, #4
 8006c76:	4618      	mov	r0, r3
 8006c78:	f000 fc1a 	bl	80074b0 <app_resp_push>
    }
}
 8006c7c:	3720      	adds	r7, #32
 8006c7e:	46bd      	mov	sp, r7
 8006c80:	bd80      	pop	{r7, pc}
 8006c82:	bf00      	nop
 8006c84:	08012520 	.word	0x08012520
 8006c88:	08012814 	.word	0x08012814
 8006c8c:	08012968 	.word	0x08012968
 8006c90:	20000194 	.word	0x20000194
 8006c94:	08012930 	.word	0x08012930
 8006c98:	08012940 	.word	0x08012940
 8006c9c:	200000c8 	.word	0x200000c8
 8006ca0:	0801297c 	.word	0x0801297c

08006ca4 <HAL_TIM_PeriodElapsedCallback>:
        motion_refresh_status_locked();
    }
    motion_unlock(primask);
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8006ca4:	b580      	push	{r7, lr}
 8006ca6:	b082      	sub	sp, #8
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	6078      	str	r0, [r7, #4]
    if (!htim) return;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d00f      	beq.n	8006cd2 <HAL_TIM_PeriodElapsedCallback+0x2e>
    if (htim->Instance == TIM6) {
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	4a09      	ldr	r2, [pc, #36]	@ (8006cdc <HAL_TIM_PeriodElapsedCallback+0x38>)
 8006cb8:	4293      	cmp	r3, r2
 8006cba:	d102      	bne.n	8006cc2 <HAL_TIM_PeriodElapsedCallback+0x1e>
        motion_on_tim6_tick();
 8006cbc:	f7fe f854 	bl	8004d68 <motion_on_tim6_tick>
 8006cc0:	e008      	b.n	8006cd4 <HAL_TIM_PeriodElapsedCallback+0x30>
    } else if (htim->Instance == TIM7) {
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	4a06      	ldr	r2, [pc, #24]	@ (8006ce0 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8006cc8:	4293      	cmp	r3, r2
 8006cca:	d103      	bne.n	8006cd4 <HAL_TIM_PeriodElapsedCallback+0x30>
        motion_on_tim7_tick();
 8006ccc:	f7fe fb8a 	bl	80053e4 <motion_on_tim7_tick>
 8006cd0:	e000      	b.n	8006cd4 <HAL_TIM_PeriodElapsedCallback+0x30>
    if (!htim) return;
 8006cd2:	bf00      	nop
    } else {
        (void)htim;
    }
}
 8006cd4:	3708      	adds	r7, #8
 8006cd6:	46bd      	mov	sp, r7
 8006cd8:	bd80      	pop	{r7, pc}
 8006cda:	bf00      	nop
 8006cdc:	40001000 	.word	0x40001000
 8006ce0:	40001400 	.word	0x40001400

08006ce4 <motion_emergency_stop>:

void motion_emergency_stop(void)
{
 8006ce4:	b580      	push	{r7, lr}
 8006ce6:	b082      	sub	sp, #8
 8006ce8:	af00      	add	r7, sp, #0
    uint32_t primask = motion_lock();
 8006cea:	f7fc faab 	bl	8003244 <motion_lock>
 8006cee:	6078      	str	r0, [r7, #4]

    g_demo_continuous = 0u;
 8006cf0:	4b15      	ldr	r3, [pc, #84]	@ (8006d48 <motion_emergency_stop+0x64>)
 8006cf2:	2200      	movs	r2, #0
 8006cf4:	701a      	strb	r2, [r3, #0]
    motion_stop_all_axes_locked();
 8006cf6:	f7fd fb45 	bl	8004384 <motion_stop_all_axes_locked>
    motion_queue_clear_locked();
 8006cfa:	f7fd fb99 	bl	8004430 <motion_queue_clear_locked>
    g_has_active_segment = 0u;
 8006cfe:	4b13      	ldr	r3, [pc, #76]	@ (8006d4c <motion_emergency_stop+0x68>)
 8006d00:	2200      	movs	r2, #0
 8006d02:	701a      	strb	r2, [r3, #0]

    g_status.state = MOTION_STOPPING;
 8006d04:	4b12      	ldr	r3, [pc, #72]	@ (8006d50 <motion_emergency_stop+0x6c>)
 8006d06:	2204      	movs	r2, #4
 8006d08:	701a      	strb	r2, [r3, #0]
    motion_refresh_status_locked();
 8006d0a:	f7fd f991 	bl	8004030 <motion_refresh_status_locked>
    motion_unlock(primask);
 8006d0e:	6878      	ldr	r0, [r7, #4]
 8006d10:	f7fc faa9 	bl	8003266 <motion_unlock>

    primask = motion_lock();
 8006d14:	f7fc fa96 	bl	8003244 <motion_lock>
 8006d18:	6078      	str	r0, [r7, #4]
    g_status.state = MOTION_IDLE;
 8006d1a:	4b0d      	ldr	r3, [pc, #52]	@ (8006d50 <motion_emergency_stop+0x6c>)
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	701a      	strb	r2, [r3, #0]
    motion_refresh_status_locked();
 8006d20:	f7fd f986 	bl	8004030 <motion_refresh_status_locked>
    motion_unlock(primask);
 8006d24:	6878      	ldr	r0, [r7, #4]
 8006d26:	f7fc fa9e 	bl	8003266 <motion_unlock>
    /* Notifica término por emergência (se houver frame ativo) */
    if (g_active_frame_id) {
 8006d2a:	4b0a      	ldr	r3, [pc, #40]	@ (8006d54 <motion_emergency_stop+0x70>)
 8006d2c:	781b      	ldrb	r3, [r3, #0]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d005      	beq.n	8006d3e <motion_emergency_stop+0x5a>
        motion_send_move_end_response(g_active_frame_id, 2u /* emergency */);
 8006d32:	4b08      	ldr	r3, [pc, #32]	@ (8006d54 <motion_emergency_stop+0x70>)
 8006d34:	781b      	ldrb	r3, [r3, #0]
 8006d36:	2102      	movs	r1, #2
 8006d38:	4618      	mov	r0, r3
 8006d3a:	f7fd fead 	bl	8004a98 <motion_send_move_end_response>
    }
}
 8006d3e:	bf00      	nop
 8006d40:	3708      	adds	r7, #8
 8006d42:	46bd      	mov	sp, r7
 8006d44:	bd80      	pop	{r7, pc}
 8006d46:	bf00      	nop
 8006d48:	20002f68 	.word	0x20002f68
 8006d4c:	2000022c 	.word	0x2000022c
 8006d50:	20000194 	.word	0x20000194
 8006d54:	20002e34 	.word	0x20002e34

08006d58 <probe_service_init>:

LOG_SVC_DEFINE(LOG_SVC_PROBE, "probe");

static probe_status_t g_probe;

void probe_service_init(void) {
 8006d58:	b580      	push	{r7, lr}
 8006d5a:	b084      	sub	sp, #16
 8006d5c:	af04      	add	r7, sp, #16
	g_probe.axis_done_mask = 0;
 8006d5e:	4b0e      	ldr	r3, [pc, #56]	@ (8006d98 <probe_service_init+0x40>)
 8006d60:	2200      	movs	r2, #0
 8006d62:	701a      	strb	r2, [r3, #0]
	g_probe.error_flags = 0;
 8006d64:	4b0c      	ldr	r3, [pc, #48]	@ (8006d98 <probe_service_init+0x40>)
 8006d66:	2200      	movs	r2, #0
 8006d68:	705a      	strb	r2, [r3, #1]
	g_probe.latched_pos_x = g_probe.latched_pos_y = g_probe.latched_pos_z = 0;
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	4a0a      	ldr	r2, [pc, #40]	@ (8006d98 <probe_service_init+0x40>)
 8006d6e:	60d3      	str	r3, [r2, #12]
 8006d70:	4a09      	ldr	r2, [pc, #36]	@ (8006d98 <probe_service_init+0x40>)
 8006d72:	6093      	str	r3, [r2, #8]
 8006d74:	4a08      	ldr	r2, [pc, #32]	@ (8006d98 <probe_service_init+0x40>)
 8006d76:	6053      	str	r3, [r2, #4]

	LOGT_THIS(LOG_STATE_START, PROTO_OK, "init", "ok");
 8006d78:	4a08      	ldr	r2, [pc, #32]	@ (8006d9c <probe_service_init+0x44>)
 8006d7a:	4b09      	ldr	r3, [pc, #36]	@ (8006da0 <probe_service_init+0x48>)
 8006d7c:	9302      	str	r3, [sp, #8]
 8006d7e:	4b09      	ldr	r3, [pc, #36]	@ (8006da4 <probe_service_init+0x4c>)
 8006d80:	9301      	str	r3, [sp, #4]
 8006d82:	4b09      	ldr	r3, [pc, #36]	@ (8006da8 <probe_service_init+0x50>)
 8006d84:	9300      	str	r3, [sp, #0]
 8006d86:	4613      	mov	r3, r2
 8006d88:	2200      	movs	r2, #0
 8006d8a:	2100      	movs	r1, #0
 8006d8c:	2004      	movs	r0, #4
 8006d8e:	f7fb fea1 	bl	8002ad4 <log_event_auto>
}
 8006d92:	bf00      	nop
 8006d94:	46bd      	mov	sp, r7
 8006d96:	bd80      	pop	{r7, pc}
 8006d98:	20002f7c 	.word	0x20002f7c
 8006d9c:	0801298c 	.word	0x0801298c
 8006da0:	08012994 	.word	0x08012994
 8006da4:	08012998 	.word	0x08012998
 8006da8:	0801299c 	.word	0x0801299c

08006dac <probe_on_move_probe_level>:
const probe_status_t* probe_status_get(void) {
	return &g_probe;
}

void probe_on_move_probe_level(const uint8_t *frame, uint32_t len) {
 8006dac:	b580      	push	{r7, lr}
 8006dae:	b086      	sub	sp, #24
 8006db0:	af04      	add	r7, sp, #16
 8006db2:	6078      	str	r0, [r7, #4]
 8006db4:	6039      	str	r1, [r7, #0]
	(void) frame;
	(void) len; /* implementar FSM de probe */

	LOGT_THIS(LOG_STATE_RECEIVED, PROTO_OK, "move_probe_level", "not_implemented");
 8006db6:	4a08      	ldr	r2, [pc, #32]	@ (8006dd8 <probe_on_move_probe_level+0x2c>)
 8006db8:	4b08      	ldr	r3, [pc, #32]	@ (8006ddc <probe_on_move_probe_level+0x30>)
 8006dba:	9302      	str	r3, [sp, #8]
 8006dbc:	4b08      	ldr	r3, [pc, #32]	@ (8006de0 <probe_on_move_probe_level+0x34>)
 8006dbe:	9301      	str	r3, [sp, #4]
 8006dc0:	4b08      	ldr	r3, [pc, #32]	@ (8006de4 <probe_on_move_probe_level+0x38>)
 8006dc2:	9300      	str	r3, [sp, #0]
 8006dc4:	4613      	mov	r3, r2
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	2101      	movs	r1, #1
 8006dca:	2004      	movs	r0, #4
 8006dcc:	f7fb fe82 	bl	8002ad4 <log_event_auto>
}
 8006dd0:	bf00      	nop
 8006dd2:	3708      	adds	r7, #8
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	bd80      	pop	{r7, pc}
 8006dd8:	0801298c 	.word	0x0801298c
 8006ddc:	080129a4 	.word	0x080129a4
 8006de0:	08012998 	.word	0x08012998
 8006de4:	080129b4 	.word	0x080129b4

08006de8 <safety_service_init>:

LOG_SVC_DEFINE(LOG_SVC_SAFETY, "safety");

static volatile safety_state_t g_state = SAFETY_NORMAL;

void safety_service_init(void) {
 8006de8:	b580      	push	{r7, lr}
 8006dea:	b084      	sub	sp, #16
 8006dec:	af04      	add	r7, sp, #16
	g_state = SAFETY_NORMAL;
 8006dee:	4b09      	ldr	r3, [pc, #36]	@ (8006e14 <safety_service_init+0x2c>)
 8006df0:	2200      	movs	r2, #0
 8006df2:	701a      	strb	r2, [r3, #0]

	LOGT_THIS(LOG_STATE_START, PROTO_OK, "init", "normal");
 8006df4:	4a08      	ldr	r2, [pc, #32]	@ (8006e18 <safety_service_init+0x30>)
 8006df6:	4b09      	ldr	r3, [pc, #36]	@ (8006e1c <safety_service_init+0x34>)
 8006df8:	9302      	str	r3, [sp, #8]
 8006dfa:	4b09      	ldr	r3, [pc, #36]	@ (8006e20 <safety_service_init+0x38>)
 8006dfc:	9301      	str	r3, [sp, #4]
 8006dfe:	4b09      	ldr	r3, [pc, #36]	@ (8006e24 <safety_service_init+0x3c>)
 8006e00:	9300      	str	r3, [sp, #0]
 8006e02:	4613      	mov	r3, r2
 8006e04:	2200      	movs	r2, #0
 8006e06:	2100      	movs	r1, #0
 8006e08:	2005      	movs	r0, #5
 8006e0a:	f7fb fe63 	bl	8002ad4 <log_event_auto>
}
 8006e0e:	bf00      	nop
 8006e10:	46bd      	mov	sp, r7
 8006e12:	bd80      	pop	{r7, pc}
 8006e14:	20002f8c 	.word	0x20002f8c
 8006e18:	080129c8 	.word	0x080129c8
 8006e1c:	080129d0 	.word	0x080129d0
 8006e20:	080129d8 	.word	0x080129d8
 8006e24:	080129dc 	.word	0x080129dc

08006e28 <safety_estop_assert>:
void safety_estop_assert(void) {
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	b084      	sub	sp, #16
 8006e2c:	af04      	add	r7, sp, #16
	g_state = SAFETY_ESTOP;
 8006e2e:	4b09      	ldr	r3, [pc, #36]	@ (8006e54 <safety_estop_assert+0x2c>)
 8006e30:	2201      	movs	r2, #1
 8006e32:	701a      	strb	r2, [r3, #0]

	LOGT_THIS(LOG_STATE_ESTOP_ASSERT, PROTO_OK, "estop", "assert");
 8006e34:	4a08      	ldr	r2, [pc, #32]	@ (8006e58 <safety_estop_assert+0x30>)
 8006e36:	4b09      	ldr	r3, [pc, #36]	@ (8006e5c <safety_estop_assert+0x34>)
 8006e38:	9302      	str	r3, [sp, #8]
 8006e3a:	4b09      	ldr	r3, [pc, #36]	@ (8006e60 <safety_estop_assert+0x38>)
 8006e3c:	9301      	str	r3, [sp, #4]
 8006e3e:	4b09      	ldr	r3, [pc, #36]	@ (8006e64 <safety_estop_assert+0x3c>)
 8006e40:	9300      	str	r3, [sp, #0]
 8006e42:	4613      	mov	r3, r2
 8006e44:	2200      	movs	r2, #0
 8006e46:	210a      	movs	r1, #10
 8006e48:	2005      	movs	r0, #5
 8006e4a:	f7fb fe43 	bl	8002ad4 <log_event_auto>
}
 8006e4e:	bf00      	nop
 8006e50:	46bd      	mov	sp, r7
 8006e52:	bd80      	pop	{r7, pc}
 8006e54:	20002f8c 	.word	0x20002f8c
 8006e58:	080129c8 	.word	0x080129c8
 8006e5c:	080129e4 	.word	0x080129e4
 8006e60:	080129d8 	.word	0x080129d8
 8006e64:	080129ec 	.word	0x080129ec

08006e68 <safety_is_safe>:
	if (g_state == SAFETY_ESTOP)
		g_state = SAFETY_RECOVERY_WAIT;

	LOGT_THIS(LOG_STATE_ESTOP_RELEASE, PROTO_OK, "estop", "release");
}
int safety_is_safe(void) {
 8006e68:	b480      	push	{r7}
 8006e6a:	af00      	add	r7, sp, #0
	return g_state == SAFETY_NORMAL;
 8006e6c:	4b06      	ldr	r3, [pc, #24]	@ (8006e88 <safety_is_safe+0x20>)
 8006e6e:	781b      	ldrb	r3, [r3, #0]
 8006e70:	b2db      	uxtb	r3, r3
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	bf0c      	ite	eq
 8006e76:	2301      	moveq	r3, #1
 8006e78:	2300      	movne	r3, #0
 8006e7a:	b2db      	uxtb	r3, r3
}
 8006e7c:	4618      	mov	r0, r3
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e84:	4770      	bx	lr
 8006e86:	bf00      	nop
 8006e88:	20002f8c 	.word	0x20002f8c

08006e8c <h_move_queue_add>:
#include "Services/Probe/probe_service.h"
#include "Services/Led/led_service.h"
#include "Services/Test/test_spi_service.h"

// Funções estáticas de adaptação compatíveis com os callbacks do roteador
static void h_move_queue_add(router_t *r, const uint8_t *f, uint32_t l) {
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	b084      	sub	sp, #16
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	60f8      	str	r0, [r7, #12]
 8006e94:	60b9      	str	r1, [r7, #8]
 8006e96:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_move_queue_add(f, l);
 8006e98:	6879      	ldr	r1, [r7, #4]
 8006e9a:	68b8      	ldr	r0, [r7, #8]
 8006e9c:	f7ff f8fc 	bl	8006098 <motion_on_move_queue_add>
}
 8006ea0:	bf00      	nop
 8006ea2:	3710      	adds	r7, #16
 8006ea4:	46bd      	mov	sp, r7
 8006ea6:	bd80      	pop	{r7, pc}

08006ea8 <h_move_queue_status>:
static void h_move_queue_status(router_t *r, const uint8_t *f, uint32_t l) {
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	b084      	sub	sp, #16
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	60f8      	str	r0, [r7, #12]
 8006eb0:	60b9      	str	r1, [r7, #8]
 8006eb2:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_move_queue_status(f, l);
 8006eb4:	6879      	ldr	r1, [r7, #4]
 8006eb6:	68b8      	ldr	r0, [r7, #8]
 8006eb8:	f7ff f994 	bl	80061e4 <motion_on_move_queue_status>
}
 8006ebc:	bf00      	nop
 8006ebe:	3710      	adds	r7, #16
 8006ec0:	46bd      	mov	sp, r7
 8006ec2:	bd80      	pop	{r7, pc}

08006ec4 <h_start_move>:
static void h_start_move(router_t *r, const uint8_t *f, uint32_t l) {
 8006ec4:	b580      	push	{r7, lr}
 8006ec6:	b084      	sub	sp, #16
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	60f8      	str	r0, [r7, #12]
 8006ecc:	60b9      	str	r1, [r7, #8]
 8006ece:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_start_move(f, l);
 8006ed0:	6879      	ldr	r1, [r7, #4]
 8006ed2:	68b8      	ldr	r0, [r7, #8]
 8006ed4:	f7ff f9de 	bl	8006294 <motion_on_start_move>
}
 8006ed8:	bf00      	nop
 8006eda:	3710      	adds	r7, #16
 8006edc:	46bd      	mov	sp, r7
 8006ede:	bd80      	pop	{r7, pc}

08006ee0 <h_move_home>:
static void h_move_home(router_t *r, const uint8_t *f, uint32_t l) {
 8006ee0:	b580      	push	{r7, lr}
 8006ee2:	b084      	sub	sp, #16
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	60f8      	str	r0, [r7, #12]
 8006ee8:	60b9      	str	r1, [r7, #8]
 8006eea:	607a      	str	r2, [r7, #4]
	(void) r;
	home_on_move_home(f, l);
 8006eec:	6879      	ldr	r1, [r7, #4]
 8006eee:	68b8      	ldr	r0, [r7, #8]
 8006ef0:	f7fb f8c4 	bl	800207c <home_on_move_home>
}
 8006ef4:	bf00      	nop
 8006ef6:	3710      	adds	r7, #16
 8006ef8:	46bd      	mov	sp, r7
 8006efa:	bd80      	pop	{r7, pc}

08006efc <h_move_probe_level>:
static void h_move_probe_level(router_t *r, const uint8_t *f, uint32_t l) {
 8006efc:	b580      	push	{r7, lr}
 8006efe:	b084      	sub	sp, #16
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	60f8      	str	r0, [r7, #12]
 8006f04:	60b9      	str	r1, [r7, #8]
 8006f06:	607a      	str	r2, [r7, #4]
	(void) r;
	probe_on_move_probe_level(f, l);
 8006f08:	6879      	ldr	r1, [r7, #4]
 8006f0a:	68b8      	ldr	r0, [r7, #8]
 8006f0c:	f7ff ff4e 	bl	8006dac <probe_on_move_probe_level>
}
 8006f10:	bf00      	nop
 8006f12:	3710      	adds	r7, #16
 8006f14:	46bd      	mov	sp, r7
 8006f16:	bd80      	pop	{r7, pc}

08006f18 <h_move_end>:
static void h_move_end(router_t *r, const uint8_t *f, uint32_t l) {
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b084      	sub	sp, #16
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	60f8      	str	r0, [r7, #12]
 8006f20:	60b9      	str	r1, [r7, #8]
 8006f22:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_move_end(f, l);
 8006f24:	6879      	ldr	r1, [r7, #4]
 8006f26:	68b8      	ldr	r0, [r7, #8]
 8006f28:	f7ff fa7a 	bl	8006420 <motion_on_move_end>
}
 8006f2c:	bf00      	nop
 8006f2e:	3710      	adds	r7, #16
 8006f30:	46bd      	mov	sp, r7
 8006f32:	bd80      	pop	{r7, pc}

08006f34 <h_led_ctrl>:
static void h_led_ctrl(router_t *r, const uint8_t *f, uint32_t l) {
 8006f34:	b580      	push	{r7, lr}
 8006f36:	b084      	sub	sp, #16
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	60f8      	str	r0, [r7, #12]
 8006f3c:	60b9      	str	r1, [r7, #8]
 8006f3e:	607a      	str	r2, [r7, #4]
	(void) r;
	led_on_led_ctrl(f, l);
 8006f40:	6879      	ldr	r1, [r7, #4]
 8006f42:	68b8      	ldr	r0, [r7, #8]
 8006f44:	f7fb fbfe 	bl	8002744 <led_on_led_ctrl>
}
 8006f48:	bf00      	nop
 8006f4a:	3710      	adds	r7, #16
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	bd80      	pop	{r7, pc}

08006f50 <h_fpga_status>:
static void h_fpga_status(router_t *r, const uint8_t *f, uint32_t l) {
 8006f50:	b480      	push	{r7}
 8006f52:	b085      	sub	sp, #20
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	60f8      	str	r0, [r7, #12]
 8006f58:	60b9      	str	r1, [r7, #8]
 8006f5a:	607a      	str	r2, [r7, #4]
    (void) r;
    (void) f;
    (void) l; /* opcional */
}
 8006f5c:	bf00      	nop
 8006f5e:	3714      	adds	r7, #20
 8006f60:	46bd      	mov	sp, r7
 8006f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f66:	4770      	bx	lr

08006f68 <h_set_origin>:

// Novos serviços: set_origin e encoder_status (telemetria)
static void h_set_origin(router_t *r, const uint8_t *f, uint32_t l) {
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	b084      	sub	sp, #16
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	60f8      	str	r0, [r7, #12]
 8006f70:	60b9      	str	r1, [r7, #8]
 8006f72:	607a      	str	r2, [r7, #4]
    (void) r; motion_on_set_origin(f, l);
 8006f74:	6879      	ldr	r1, [r7, #4]
 8006f76:	68b8      	ldr	r0, [r7, #8]
 8006f78:	f7ff faae 	bl	80064d8 <motion_on_set_origin>
}
 8006f7c:	bf00      	nop
 8006f7e:	3710      	adds	r7, #16
 8006f80:	46bd      	mov	sp, r7
 8006f82:	bd80      	pop	{r7, pc}

08006f84 <h_encoder_status>:
static void h_encoder_status(router_t *r, const uint8_t *f, uint32_t l) {
 8006f84:	b580      	push	{r7, lr}
 8006f86:	b084      	sub	sp, #16
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	60f8      	str	r0, [r7, #12]
 8006f8c:	60b9      	str	r1, [r7, #8]
 8006f8e:	607a      	str	r2, [r7, #4]
    (void) r; motion_on_encoder_status(f, l);
 8006f90:	6879      	ldr	r1, [r7, #4]
 8006f92:	68b8      	ldr	r0, [r7, #8]
 8006f94:	f7ff fb50 	bl	8006638 <motion_on_encoder_status>
}
 8006f98:	bf00      	nop
 8006f9a:	3710      	adds	r7, #16
 8006f9c:	46bd      	mov	sp, r7
 8006f9e:	bd80      	pop	{r7, pc}

08006fa0 <h_set_microsteps>:
static void h_set_microsteps(router_t *r, const uint8_t *f, uint32_t l) {
 8006fa0:	b580      	push	{r7, lr}
 8006fa2:	b084      	sub	sp, #16
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	60f8      	str	r0, [r7, #12]
 8006fa8:	60b9      	str	r1, [r7, #8]
 8006faa:	607a      	str	r2, [r7, #4]
    (void) r; motion_on_set_microsteps(f, l);
 8006fac:	6879      	ldr	r1, [r7, #4]
 8006fae:	68b8      	ldr	r0, [r7, #8]
 8006fb0:	f7ff fd34 	bl	8006a1c <motion_on_set_microsteps>
}
 8006fb4:	bf00      	nop
 8006fb6:	3710      	adds	r7, #16
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	bd80      	pop	{r7, pc}

08006fbc <h_set_microsteps_axes>:
static void h_set_microsteps_axes(router_t *r, const uint8_t *f, uint32_t l) {
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	b084      	sub	sp, #16
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	60f8      	str	r0, [r7, #12]
 8006fc4:	60b9      	str	r1, [r7, #8]
 8006fc6:	607a      	str	r2, [r7, #4]
    (void) r; motion_on_set_microsteps_axes(f, l);
 8006fc8:	6879      	ldr	r1, [r7, #4]
 8006fca:	68b8      	ldr	r0, [r7, #8]
 8006fcc:	f7ff fdb4 	bl	8006b38 <motion_on_set_microsteps_axes>
}
 8006fd0:	bf00      	nop
 8006fd2:	3710      	adds	r7, #16
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	bd80      	pop	{r7, pc}

08006fd8 <h_test_hello>:

static void h_test_hello(router_t *r, const uint8_t *f, uint32_t l) {
 8006fd8:	b480      	push	{r7}
 8006fda:	b085      	sub	sp, #20
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	60f8      	str	r0, [r7, #12]
 8006fe0:	60b9      	str	r1, [r7, #8]
 8006fe2:	607a      	str	r2, [r7, #4]
	(void) r;
	//test_spi_on_hello(f, l);
}
 8006fe4:	bf00      	nop
 8006fe6:	3714      	adds	r7, #20
 8006fe8:	46bd      	mov	sp, r7
 8006fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fee:	4770      	bx	lr

08006ff0 <h_motion_auto_friction>:
static void h_motion_auto_friction(router_t *r, const uint8_t *f, uint32_t l) {
 8006ff0:	b580      	push	{r7, lr}
 8006ff2:	b084      	sub	sp, #16
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	60f8      	str	r0, [r7, #12]
 8006ff8:	60b9      	str	r1, [r7, #8]
 8006ffa:	607a      	str	r2, [r7, #4]
    (void)r;
    motion_on_auto_friction_request(f, l);
 8006ffc:	6879      	ldr	r1, [r7, #4]
 8006ffe:	68b8      	ldr	r0, [r7, #8]
 8007000:	f7ff fc04 	bl	800680c <motion_on_auto_friction_request>
}
 8007004:	bf00      	nop
 8007006:	3710      	adds	r7, #16
 8007008:	46bd      	mov	sp, r7
 800700a:	bd80      	pop	{r7, pc}

0800700c <services_register_handlers>:

void services_register_handlers(router_handlers_t *h) {
 800700c:	b480      	push	{r7}
 800700e:	b083      	sub	sp, #12
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]
	if (!h)
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	2b00      	cmp	r3, #0
 8007018:	d02a      	beq.n	8007070 <services_register_handlers+0x64>
		return;
	h->on_move_queue_add = h_move_queue_add;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	4a17      	ldr	r2, [pc, #92]	@ (800707c <services_register_handlers+0x70>)
 800701e:	601a      	str	r2, [r3, #0]
	h->on_move_queue_status = h_move_queue_status;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	4a17      	ldr	r2, [pc, #92]	@ (8007080 <services_register_handlers+0x74>)
 8007024:	605a      	str	r2, [r3, #4]
	h->on_start_move = h_start_move;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	4a16      	ldr	r2, [pc, #88]	@ (8007084 <services_register_handlers+0x78>)
 800702a:	609a      	str	r2, [r3, #8]
	h->on_move_home = h_move_home;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	4a16      	ldr	r2, [pc, #88]	@ (8007088 <services_register_handlers+0x7c>)
 8007030:	60da      	str	r2, [r3, #12]
	h->on_move_probe_level = h_move_probe_level;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	4a15      	ldr	r2, [pc, #84]	@ (800708c <services_register_handlers+0x80>)
 8007036:	611a      	str	r2, [r3, #16]
	h->on_move_end = h_move_end;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	4a15      	ldr	r2, [pc, #84]	@ (8007090 <services_register_handlers+0x84>)
 800703c:	615a      	str	r2, [r3, #20]
    h->on_led_ctrl = h_led_ctrl;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	4a14      	ldr	r2, [pc, #80]	@ (8007094 <services_register_handlers+0x88>)
 8007042:	619a      	str	r2, [r3, #24]
    h->on_fpga_status = h_fpga_status;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	4a14      	ldr	r2, [pc, #80]	@ (8007098 <services_register_handlers+0x8c>)
 8007048:	61da      	str	r2, [r3, #28]
    h->on_set_origin = h_set_origin;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	4a13      	ldr	r2, [pc, #76]	@ (800709c <services_register_handlers+0x90>)
 800704e:	621a      	str	r2, [r3, #32]
    h->on_encoder_status = h_encoder_status;
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	4a13      	ldr	r2, [pc, #76]	@ (80070a0 <services_register_handlers+0x94>)
 8007054:	625a      	str	r2, [r3, #36]	@ 0x24
    h->on_set_microsteps = h_set_microsteps;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	4a12      	ldr	r2, [pc, #72]	@ (80070a4 <services_register_handlers+0x98>)
 800705a:	629a      	str	r2, [r3, #40]	@ 0x28
    h->on_set_microsteps_axes = h_set_microsteps_axes;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	4a12      	ldr	r2, [pc, #72]	@ (80070a8 <services_register_handlers+0x9c>)
 8007060:	62da      	str	r2, [r3, #44]	@ 0x2c
    h->on_test_hello = h_test_hello;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	4a11      	ldr	r2, [pc, #68]	@ (80070ac <services_register_handlers+0xa0>)
 8007066:	631a      	str	r2, [r3, #48]	@ 0x30
    h->on_motion_auto_friction = h_motion_auto_friction;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	4a11      	ldr	r2, [pc, #68]	@ (80070b0 <services_register_handlers+0xa4>)
 800706c:	635a      	str	r2, [r3, #52]	@ 0x34
 800706e:	e000      	b.n	8007072 <services_register_handlers+0x66>
		return;
 8007070:	bf00      	nop
}
 8007072:	370c      	adds	r7, #12
 8007074:	46bd      	mov	sp, r7
 8007076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707a:	4770      	bx	lr
 800707c:	08006e8d 	.word	0x08006e8d
 8007080:	08006ea9 	.word	0x08006ea9
 8007084:	08006ec5 	.word	0x08006ec5
 8007088:	08006ee1 	.word	0x08006ee1
 800708c:	08006efd 	.word	0x08006efd
 8007090:	08006f19 	.word	0x08006f19
 8007094:	08006f35 	.word	0x08006f35
 8007098:	08006f51 	.word	0x08006f51
 800709c:	08006f69 	.word	0x08006f69
 80070a0:	08006f85 	.word	0x08006f85
 80070a4:	08006fa1 	.word	0x08006fa1
 80070a8:	08006fbd 	.word	0x08006fbd
 80070ac:	08006fd9 	.word	0x08006fd9
 80070b0:	08006ff1 	.word	0x08006ff1

080070b4 <ITM_SendChar>:
{
 80070b4:	b480      	push	{r7}
 80070b6:	b083      	sub	sp, #12
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80070bc:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80070c0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80070c4:	f003 0301 	and.w	r3, r3, #1
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d013      	beq.n	80070f4 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80070cc:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80070d0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80070d4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d00b      	beq.n	80070f4 <ITM_SendChar+0x40>
    while (ITM->PORT[0U].u32 == 0UL)
 80070dc:	e000      	b.n	80070e0 <ITM_SendChar+0x2c>
      __NOP();
 80070de:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80070e0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d0f9      	beq.n	80070de <ITM_SendChar+0x2a>
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80070ea:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80070ee:	687a      	ldr	r2, [r7, #4]
 80070f0:	b2d2      	uxtb	r2, r2
 80070f2:	701a      	strb	r2, [r3, #0]
  return (ch);
 80070f4:	687b      	ldr	r3, [r7, #4]
}
 80070f6:	4618      	mov	r0, r3
 80070f8:	370c      	adds	r7, #12
 80070fa:	46bd      	mov	sp, r7
 80070fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007100:	4770      	bx	lr
	...

08007104 <swo_enabled_app>:
#ifndef APP_SWO_TX_DUMP_CHANNEL
#define APP_SWO_TX_DUMP_CHANNEL 0u
#endif

static inline int swo_enabled_app(void)
{
 8007104:	b480      	push	{r7}
 8007106:	af00      	add	r7, sp, #0
    return ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk) &&
 8007108:	4b11      	ldr	r3, [pc, #68]	@ (8007150 <swo_enabled_app+0x4c>)
 800710a:	68db      	ldr	r3, [r3, #12]
 800710c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
            (DBGMCU->CR & DBGMCU_CR_TRACE_IOEN) &&
            (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
 8007110:	2b00      	cmp	r3, #0
 8007112:	d017      	beq.n	8007144 <swo_enabled_app+0x40>
            (DBGMCU->CR & DBGMCU_CR_TRACE_IOEN) &&
 8007114:	4b0f      	ldr	r3, [pc, #60]	@ (8007154 <swo_enabled_app+0x50>)
 8007116:	685b      	ldr	r3, [r3, #4]
 8007118:	f003 0320 	and.w	r3, r3, #32
    return ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk) &&
 800711c:	2b00      	cmp	r3, #0
 800711e:	d011      	beq.n	8007144 <swo_enabled_app+0x40>
            (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
 8007120:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8007124:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8007128:	f003 0301 	and.w	r3, r3, #1
            (DBGMCU->CR & DBGMCU_CR_TRACE_IOEN) &&
 800712c:	2b00      	cmp	r3, #0
 800712e:	d009      	beq.n	8007144 <swo_enabled_app+0x40>
            (ITM->TER & (1UL << APP_SWO_TX_DUMP_CHANNEL)));
 8007130:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8007134:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8007138:	f003 0301 	and.w	r3, r3, #1
            (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
 800713c:	2b00      	cmp	r3, #0
 800713e:	d001      	beq.n	8007144 <swo_enabled_app+0x40>
 8007140:	2301      	movs	r3, #1
 8007142:	e000      	b.n	8007146 <swo_enabled_app+0x42>
 8007144:	2300      	movs	r3, #0
}
 8007146:	4618      	mov	r0, r3
 8007148:	46bd      	mov	sp, r7
 800714a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714e:	4770      	bx	lr
 8007150:	e000edf0 	.word	0xe000edf0
 8007154:	e0042000 	.word	0xe0042000

08007158 <swo_dump_tx_payload>:

static inline void swo_dump_tx_payload(const uint8_t *p, uint16_t n)
{
 8007158:	b580      	push	{r7, lr}
 800715a:	b084      	sub	sp, #16
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
 8007160:	460b      	mov	r3, r1
 8007162:	807b      	strh	r3, [r7, #2]
    if (!p || n == 0u) return;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2b00      	cmp	r3, #0
 8007168:	d01a      	beq.n	80071a0 <swo_dump_tx_payload+0x48>
 800716a:	887b      	ldrh	r3, [r7, #2]
 800716c:	2b00      	cmp	r3, #0
 800716e:	d017      	beq.n	80071a0 <swo_dump_tx_payload+0x48>
    ITM_SendChar('T');
 8007170:	2054      	movs	r0, #84	@ 0x54
 8007172:	f7ff ff9f 	bl	80070b4 <ITM_SendChar>
    for (uint16_t i = 0; i < n; ++i) {
 8007176:	2300      	movs	r3, #0
 8007178:	81fb      	strh	r3, [r7, #14]
 800717a:	e009      	b.n	8007190 <swo_dump_tx_payload+0x38>
        ITM_SendChar(p[i]);
 800717c:	89fb      	ldrh	r3, [r7, #14]
 800717e:	687a      	ldr	r2, [r7, #4]
 8007180:	4413      	add	r3, r2
 8007182:	781b      	ldrb	r3, [r3, #0]
 8007184:	4618      	mov	r0, r3
 8007186:	f7ff ff95 	bl	80070b4 <ITM_SendChar>
    for (uint16_t i = 0; i < n; ++i) {
 800718a:	89fb      	ldrh	r3, [r7, #14]
 800718c:	3301      	adds	r3, #1
 800718e:	81fb      	strh	r3, [r7, #14]
 8007190:	89fa      	ldrh	r2, [r7, #14]
 8007192:	887b      	ldrh	r3, [r7, #2]
 8007194:	429a      	cmp	r2, r3
 8007196:	d3f1      	bcc.n	800717c <swo_dump_tx_payload+0x24>
    }
    ITM_SendChar('\n');
 8007198:	200a      	movs	r0, #10
 800719a:	f7ff ff8b 	bl	80070b4 <ITM_SendChar>
 800719e:	e000      	b.n	80071a2 <swo_dump_tx_payload+0x4a>
    if (!p || n == 0u) return;
 80071a0:	bf00      	nop
}
 80071a2:	3710      	adds	r7, #16
 80071a4:	46bd      	mov	sp, r7
 80071a6:	bd80      	pop	{r7, pc}

080071a8 <tx_fill_left_zero_right_filler>:
/**
 * @brief Preenche o buffer de TX com 22×0x00 à esquerda e 20×SPI_FILL_BYTE à direita.
 * @param dst Ponteiro para o buffer de TX (tamanho = 42).
 */
static inline void tx_fill_left_zero_right_filler(uint8_t *dst)
{
 80071a8:	b580      	push	{r7, lr}
 80071aa:	b082      	sub	sp, #8
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
    memset(&dst[0],                 0x00,           RESP_LEFT_PAD_LEN); /* 22×0x00  */
 80071b0:	2216      	movs	r2, #22
 80071b2:	2100      	movs	r1, #0
 80071b4:	6878      	ldr	r0, [r7, #4]
 80071b6:	f00a f98d 	bl	80114d4 <memset>
    memset(&dst[RESP_LEFT_PAD_LEN], SPI_FILL_BYTE,  RESP_RIGHT_LEN);    /* 20×filler */
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	3316      	adds	r3, #22
 80071be:	2214      	movs	r2, #20
 80071c0:	21a5      	movs	r1, #165	@ 0xa5
 80071c2:	4618      	mov	r0, r3
 80071c4:	f00a f986 	bl	80114d4 <memset>
}
 80071c8:	bf00      	nop
 80071ca:	3708      	adds	r7, #8
 80071cc:	46bd      	mov	sp, r7
 80071ce:	bd80      	pop	{r7, pc}

080071d0 <is_fill42>:
 * @param buf Buffer de entrada (tamanho = 42).
 * @param val Valor esperado em todos os bytes.
 * @return 1 se todos os bytes são 'val', 0 caso contrário.
 */
static int is_fill42(const uint8_t *buf, uint8_t val)
{
 80071d0:	b480      	push	{r7}
 80071d2:	b085      	sub	sp, #20
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	6078      	str	r0, [r7, #4]
 80071d8:	460b      	mov	r3, r1
 80071da:	70fb      	strb	r3, [r7, #3]
    for (uint32_t i = 0; i < APP_SPI_DMA_BUF_LEN; ++i)
 80071dc:	2300      	movs	r3, #0
 80071de:	60fb      	str	r3, [r7, #12]
 80071e0:	e00b      	b.n	80071fa <is_fill42+0x2a>
        if (buf[i] != val) return 0;
 80071e2:	687a      	ldr	r2, [r7, #4]
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	4413      	add	r3, r2
 80071e8:	781b      	ldrb	r3, [r3, #0]
 80071ea:	78fa      	ldrb	r2, [r7, #3]
 80071ec:	429a      	cmp	r2, r3
 80071ee:	d001      	beq.n	80071f4 <is_fill42+0x24>
 80071f0:	2300      	movs	r3, #0
 80071f2:	e006      	b.n	8007202 <is_fill42+0x32>
    for (uint32_t i = 0; i < APP_SPI_DMA_BUF_LEN; ++i)
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	3301      	adds	r3, #1
 80071f8:	60fb      	str	r3, [r7, #12]
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	2b29      	cmp	r3, #41	@ 0x29
 80071fe:	d9f0      	bls.n	80071e2 <is_fill42+0x12>
    return 1;
 8007200:	2301      	movs	r3, #1
}
 8007202:	4618      	mov	r0, r3
 8007204:	3714      	adds	r7, #20
 8007206:	46bd      	mov	sp, r7
 8007208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800720c:	4770      	bx	lr

0800720e <find_frame>:
 * @param off  (out) Offset de início do quadro (REQ_HEADER).
 * @param len  (out) Comprimento do quadro (inclui REQ_TAIL).
 * @return 1 se encontrou, 0 caso contrário.
 */
static int find_frame(const uint8_t *buf, uint16_t *off, uint16_t *len)
{
 800720e:	b480      	push	{r7}
 8007210:	b087      	sub	sp, #28
 8007212:	af00      	add	r7, sp, #0
 8007214:	60f8      	str	r0, [r7, #12]
 8007216:	60b9      	str	r1, [r7, #8]
 8007218:	607a      	str	r2, [r7, #4]
    uint16_t i = 0;
 800721a:	2300      	movs	r3, #0
 800721c:	82fb      	strh	r3, [r7, #22]
    while (i < APP_SPI_DMA_BUF_LEN && buf[i] != REQ_HEADER) i++;
 800721e:	e002      	b.n	8007226 <find_frame+0x18>
 8007220:	8afb      	ldrh	r3, [r7, #22]
 8007222:	3301      	adds	r3, #1
 8007224:	82fb      	strh	r3, [r7, #22]
 8007226:	8afb      	ldrh	r3, [r7, #22]
 8007228:	2b29      	cmp	r3, #41	@ 0x29
 800722a:	d805      	bhi.n	8007238 <find_frame+0x2a>
 800722c:	8afb      	ldrh	r3, [r7, #22]
 800722e:	68fa      	ldr	r2, [r7, #12]
 8007230:	4413      	add	r3, r2
 8007232:	781b      	ldrb	r3, [r3, #0]
 8007234:	2baa      	cmp	r3, #170	@ 0xaa
 8007236:	d1f3      	bne.n	8007220 <find_frame+0x12>
    if (i >= APP_SPI_DMA_BUF_LEN) return 0;
 8007238:	8afb      	ldrh	r3, [r7, #22]
 800723a:	2b29      	cmp	r3, #41	@ 0x29
 800723c:	d901      	bls.n	8007242 <find_frame+0x34>
 800723e:	2300      	movs	r3, #0
 8007240:	e01d      	b.n	800727e <find_frame+0x70>

    for (uint16_t j = (uint16_t)(i + 1); j < APP_SPI_DMA_BUF_LEN; ++j) {
 8007242:	8afb      	ldrh	r3, [r7, #22]
 8007244:	3301      	adds	r3, #1
 8007246:	82bb      	strh	r3, [r7, #20]
 8007248:	e015      	b.n	8007276 <find_frame+0x68>
        if (buf[j] == REQ_TAIL) {
 800724a:	8abb      	ldrh	r3, [r7, #20]
 800724c:	68fa      	ldr	r2, [r7, #12]
 800724e:	4413      	add	r3, r2
 8007250:	781b      	ldrb	r3, [r3, #0]
 8007252:	2b55      	cmp	r3, #85	@ 0x55
 8007254:	d10c      	bne.n	8007270 <find_frame+0x62>
            *off = i;
 8007256:	68bb      	ldr	r3, [r7, #8]
 8007258:	8afa      	ldrh	r2, [r7, #22]
 800725a:	801a      	strh	r2, [r3, #0]
            *len = (uint16_t)(j - i + 1u);
 800725c:	8aba      	ldrh	r2, [r7, #20]
 800725e:	8afb      	ldrh	r3, [r7, #22]
 8007260:	1ad3      	subs	r3, r2, r3
 8007262:	b29b      	uxth	r3, r3
 8007264:	3301      	adds	r3, #1
 8007266:	b29a      	uxth	r2, r3
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	801a      	strh	r2, [r3, #0]
            return 1;
 800726c:	2301      	movs	r3, #1
 800726e:	e006      	b.n	800727e <find_frame+0x70>
    for (uint16_t j = (uint16_t)(i + 1); j < APP_SPI_DMA_BUF_LEN; ++j) {
 8007270:	8abb      	ldrh	r3, [r7, #20]
 8007272:	3301      	adds	r3, #1
 8007274:	82bb      	strh	r3, [r7, #20]
 8007276:	8abb      	ldrh	r3, [r7, #20]
 8007278:	2b29      	cmp	r3, #41	@ 0x29
 800727a:	d9e6      	bls.n	800724a <find_frame+0x3c>
        }
    }
    return 0;
 800727c:	2300      	movs	r3, #0
}
 800727e:	4618      	mov	r0, r3
 8007280:	371c      	adds	r7, #28
 8007282:	46bd      	mov	sp, r7
 8007284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007288:	4770      	bx	lr
	...

0800728c <prepare_next_tx>:
 *      * Se n > 20, trunca para os 20 últimos bytes.
 *  - SEM resposta:
 *      * 22×0x00 + 20×SPI_FILL_BYTE (poll).
 */
static void prepare_next_tx(void)
{
 800728c:	b580      	push	{r7, lr}
 800728e:	b08e      	sub	sp, #56	@ 0x38
 8007290:	af00      	add	r7, sp, #0
    uint8_t tmp[APP_SPI_DMA_BUF_LEN];
    int n = 0;
 8007292:	2300      	movs	r3, #0
 8007294:	637b      	str	r3, [r7, #52]	@ 0x34

    if (!g_resp_fifo) {
 8007296:	4b28      	ldr	r3, [pc, #160]	@ (8007338 <prepare_next_tx+0xac>)
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	2b00      	cmp	r3, #0
 800729c:	d106      	bne.n	80072ac <prepare_next_tx+0x20>
        /* Sem fila -> 22×0x00 + 20×filler */
        tx_fill_left_zero_right_filler(g_spi_tx_dma_buf);
 800729e:	4827      	ldr	r0, [pc, #156]	@ (800733c <prepare_next_tx+0xb0>)
 80072a0:	f7ff ff82 	bl	80071a8 <tx_fill_left_zero_right_filler>
        g_state = APP_SPI_READY;
 80072a4:	4b26      	ldr	r3, [pc, #152]	@ (8007340 <prepare_next_tx+0xb4>)
 80072a6:	2200      	movs	r2, #0
 80072a8:	701a      	strb	r2, [r3, #0]
 80072aa:	e041      	b.n	8007330 <prepare_next_tx+0xa4>
        return;
    }

    n = resp_fifo_pop(g_resp_fifo, tmp, (int)APP_SPI_DMA_BUF_LEN);
 80072ac:	4b22      	ldr	r3, [pc, #136]	@ (8007338 <prepare_next_tx+0xac>)
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	1d39      	adds	r1, r7, #4
 80072b2:	222a      	movs	r2, #42	@ 0x2a
 80072b4:	4618      	mov	r0, r3
 80072b6:	f7fa fc70 	bl	8001b9a <resp_fifo_pop>
 80072ba:	6378      	str	r0, [r7, #52]	@ 0x34
    if (n > 0) {
 80072bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072be:	2b00      	cmp	r3, #0
 80072c0:	dd30      	ble.n	8007324 <prepare_next_tx+0x98>
        /* Zera TODO o frame para evitar A5 antes do payload */
        memset(g_spi_tx_dma_buf, 0x00, APP_SPI_DMA_BUF_LEN);
 80072c2:	222a      	movs	r2, #42	@ 0x2a
 80072c4:	2100      	movs	r1, #0
 80072c6:	481d      	ldr	r0, [pc, #116]	@ (800733c <prepare_next_tx+0xb0>)
 80072c8:	f00a f904 	bl	80114d4 <memset>

        /* Copia o payload alinhado à direita (trunca se necessário) */
        uint16_t to_copy = (uint16_t)((n > (int)RESP_RIGHT_LEN) ? RESP_RIGHT_LEN : n);
 80072cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072ce:	2b14      	cmp	r3, #20
 80072d0:	dc02      	bgt.n	80072d8 <prepare_next_tx+0x4c>
 80072d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072d4:	b29b      	uxth	r3, r3
 80072d6:	e000      	b.n	80072da <prepare_next_tx+0x4e>
 80072d8:	2314      	movs	r3, #20
 80072da:	867b      	strh	r3, [r7, #50]	@ 0x32
        uint16_t dst_off = (uint16_t)(APP_SPI_DMA_BUF_LEN - to_copy); /* 42 - to_copy */
 80072dc:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80072de:	f1c3 032a 	rsb	r3, r3, #42	@ 0x2a
 80072e2:	863b      	strh	r3, [r7, #48]	@ 0x30
        uint16_t src_off = (uint16_t)(n - to_copy);                   /* últimos 'to_copy' bytes */
 80072e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072e6:	b29a      	uxth	r2, r3
 80072e8:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80072ea:	1ad3      	subs	r3, r2, r3
 80072ec:	85fb      	strh	r3, [r7, #46]	@ 0x2e

        memcpy(&g_spi_tx_dma_buf[dst_off], &tmp[src_off], to_copy);
 80072ee:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80072f0:	4a12      	ldr	r2, [pc, #72]	@ (800733c <prepare_next_tx+0xb0>)
 80072f2:	1898      	adds	r0, r3, r2
 80072f4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80072f6:	1d3a      	adds	r2, r7, #4
 80072f8:	4413      	add	r3, r2
 80072fa:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 80072fc:	4619      	mov	r1, r3
 80072fe:	f00a f974 	bl	80115ea <memcpy>
#if APP_SWO_TX_DUMP_ENABLE
        if (swo_enabled_app()) {
 8007302:	f7ff feff 	bl	8007104 <swo_enabled_app>
 8007306:	4603      	mov	r3, r0
 8007308:	2b00      	cmp	r3, #0
 800730a:	d007      	beq.n	800731c <prepare_next_tx+0x90>
            swo_dump_tx_payload(&g_spi_tx_dma_buf[dst_off], to_copy);
 800730c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800730e:	4a0b      	ldr	r2, [pc, #44]	@ (800733c <prepare_next_tx+0xb0>)
 8007310:	4413      	add	r3, r2
 8007312:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8007314:	4611      	mov	r1, r2
 8007316:	4618      	mov	r0, r3
 8007318:	f7ff ff1e 	bl	8007158 <swo_dump_tx_payload>
        }
#endif
        g_state = APP_SPI_PENDING;
 800731c:	4b08      	ldr	r3, [pc, #32]	@ (8007340 <prepare_next_tx+0xb4>)
 800731e:	2202      	movs	r2, #2
 8007320:	701a      	strb	r2, [r3, #0]
 8007322:	e005      	b.n	8007330 <prepare_next_tx+0xa4>
    } else {
        /* Sem resposta -> mantém contrato visual: 22×0x00 + 20×filler */
        tx_fill_left_zero_right_filler(g_spi_tx_dma_buf);
 8007324:	4805      	ldr	r0, [pc, #20]	@ (800733c <prepare_next_tx+0xb0>)
 8007326:	f7ff ff3f 	bl	80071a8 <tx_fill_left_zero_right_filler>
        g_state = APP_SPI_READY;
 800732a:	4b05      	ldr	r3, [pc, #20]	@ (8007340 <prepare_next_tx+0xb4>)
 800732c:	2200      	movs	r2, #0
 800732e:	701a      	strb	r2, [r3, #0]
    }
}
 8007330:	3738      	adds	r7, #56	@ 0x38
 8007332:	46bd      	mov	sp, r7
 8007334:	bd80      	pop	{r7, pc}
 8007336:	bf00      	nop
 8007338:	20003010 	.word	0x20003010
 800733c:	20003040 	.word	0x20003040
 8007340:	2000306c 	.word	0x2000306c

08007344 <restart_spi_dma>:
/**
 * @brief Reinicia uma transação SPI por DMA (não bloqueante).
 * Seta g_state=BUSY em caso de sucesso; seta g_spi_error_flag em erro.
 */
static void restart_spi_dma(void)
{
 8007344:	b580      	push	{r7, lr}
 8007346:	af00      	add	r7, sp, #0
    /* Somente reinicia quando a periferia está realmente pronta. Evita falso erro
       quando se utiliza DMA em modo NORMAL e o HAL ainda está finalizando a rodada. */
    if (HAL_SPI_GetState(&hspi2) != HAL_SPI_STATE_READY) {
 8007348:	480c      	ldr	r0, [pc, #48]	@ (800737c <restart_spi_dma+0x38>)
 800734a:	f005 fbc3 	bl	800cad4 <HAL_SPI_GetState>
 800734e:	4603      	mov	r3, r0
 8007350:	2b01      	cmp	r3, #1
 8007352:	d110      	bne.n	8007376 <restart_spi_dma+0x32>
        return;
    }

    if (HAL_SPI_TransmitReceive_DMA(&hspi2,
 8007354:	232a      	movs	r3, #42	@ 0x2a
 8007356:	4a0a      	ldr	r2, [pc, #40]	@ (8007380 <restart_spi_dma+0x3c>)
 8007358:	490a      	ldr	r1, [pc, #40]	@ (8007384 <restart_spi_dma+0x40>)
 800735a:	4808      	ldr	r0, [pc, #32]	@ (800737c <restart_spi_dma+0x38>)
 800735c:	f005 f8f8 	bl	800c550 <HAL_SPI_TransmitReceive_DMA>
 8007360:	4603      	mov	r3, r0
 8007362:	2b00      	cmp	r3, #0
 8007364:	d003      	beq.n	800736e <restart_spi_dma+0x2a>
            g_spi_tx_dma_buf, g_spi_rx_dma_buf,
            (uint16_t)APP_SPI_DMA_BUF_LEN) != HAL_OK) {
        g_spi_error_flag = 1u;
 8007366:	4b08      	ldr	r3, [pc, #32]	@ (8007388 <restart_spi_dma+0x44>)
 8007368:	2201      	movs	r2, #1
 800736a:	701a      	strb	r2, [r3, #0]
        return;
 800736c:	e004      	b.n	8007378 <restart_spi_dma+0x34>
    }

    g_state = APP_SPI_BUSY;
 800736e:	4b07      	ldr	r3, [pc, #28]	@ (800738c <restart_spi_dma+0x48>)
 8007370:	2201      	movs	r2, #1
 8007372:	701a      	strb	r2, [r3, #0]
 8007374:	e000      	b.n	8007378 <restart_spi_dma+0x34>
        return;
 8007376:	bf00      	nop
}
 8007378:	bd80      	pop	{r7, pc}
 800737a:	bf00      	nop
 800737c:	200030b0 	.word	0x200030b0
 8007380:	20003014 	.word	0x20003014
 8007384:	20003040 	.word	0x20003040
 8007388:	2000306b 	.word	0x2000306b
 800738c:	2000306c 	.word	0x2000306c

08007390 <app_init>:
/**
 * @brief Inicializa roteador, fila de respostas e a primeira rodada DMA.
 * Preenche o primeiro TX como 22×0x00 + 20×filler.
 */
void app_init(void)
{
 8007390:	b580      	push	{r7, lr}
 8007392:	af00      	add	r7, sp, #0
    /* Registra serviços no router (o projeto deve prover os handlers) */
    memset(&g_handlers, 0, sizeof g_handlers);
 8007394:	2238      	movs	r2, #56	@ 0x38
 8007396:	2100      	movs	r1, #0
 8007398:	4813      	ldr	r0, [pc, #76]	@ (80073e8 <app_init+0x58>)
 800739a:	f00a f89b 	bl	80114d4 <memset>
    services_register_handlers(&g_handlers);
 800739e:	4812      	ldr	r0, [pc, #72]	@ (80073e8 <app_init+0x58>)
 80073a0:	f7ff fe34 	bl	800700c <services_register_handlers>

    /* Inicializa serviços (ordem: log/diag, safety, periféricos simples, motion) */
#if LOG_ENABLE
    log_service_init();
 80073a4:	f7fb faea 	bl	800297c <log_service_init>
#endif
    safety_service_init();
 80073a8:	f7ff fd1e 	bl	8006de8 <safety_service_init>
    led_service_init();
 80073ac:	f7fb f932 	bl	8002614 <led_service_init>
    home_service_init();
 80073b0:	f7fa fe40 	bl	8002034 <home_service_init>
    probe_service_init();
 80073b4:	f7ff fcd0 	bl	8006d58 <probe_service_init>
    motion_service_init();
 80073b8:	f7fd fba6 	bl	8004b08 <motion_service_init>

    g_resp_fifo = resp_fifo_create();
 80073bc:	f7fa fb90 	bl	8001ae0 <resp_fifo_create>
 80073c0:	4603      	mov	r3, r0
 80073c2:	4a0a      	ldr	r2, [pc, #40]	@ (80073ec <app_init+0x5c>)
 80073c4:	6013      	str	r3, [r2, #0]
    router_init(&g_router, g_resp_fifo, &g_handlers);
 80073c6:	4b09      	ldr	r3, [pc, #36]	@ (80073ec <app_init+0x5c>)
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	4a07      	ldr	r2, [pc, #28]	@ (80073e8 <app_init+0x58>)
 80073cc:	4619      	mov	r1, r3
 80073ce:	4808      	ldr	r0, [pc, #32]	@ (80073f0 <app_init+0x60>)
 80073d0:	f7fa fc28 	bl	8001c24 <router_init>

    /* Primeiro frame: 22×0x00 + 20×filler (evita A5 no início quando não há resposta) */
    tx_fill_left_zero_right_filler(g_spi_tx_dma_buf);
 80073d4:	4807      	ldr	r0, [pc, #28]	@ (80073f4 <app_init+0x64>)
 80073d6:	f7ff fee7 	bl	80071a8 <tx_fill_left_zero_right_filler>

    restart_spi_dma();
 80073da:	f7ff ffb3 	bl	8007344 <restart_spi_dma>
    g_state = APP_SPI_READY;
 80073de:	4b06      	ldr	r3, [pc, #24]	@ (80073f8 <app_init+0x68>)
 80073e0:	2200      	movs	r2, #0
 80073e2:	701a      	strb	r2, [r3, #0]
}
 80073e4:	bf00      	nop
 80073e6:	bd80      	pop	{r7, pc}
 80073e8:	20002fd8 	.word	0x20002fd8
 80073ec:	20003010 	.word	0x20003010
 80073f0:	20002f90 	.word	0x20002f90
 80073f4:	20003040 	.word	0x20003040
 80073f8:	2000306c 	.word	0x2000306c

080073fc <app_poll>:
/**
 * @brief Loop de serviço: processa RX (quando há rodada concluída),
 *        prepara o próximo TX e rearma o DMA.
 */
void app_poll(void)
{
 80073fc:	b580      	push	{r7, lr}
 80073fe:	b082      	sub	sp, #8
 8007400:	af00      	add	r7, sp, #0
    /* Só processa quando um round DMA foi concluído pelo HAL */
    if (!g_spi_round_done) return;
 8007402:	4b19      	ldr	r3, [pc, #100]	@ (8007468 <app_poll+0x6c>)
 8007404:	781b      	ldrb	r3, [r3, #0]
 8007406:	b2db      	uxtb	r3, r3
 8007408:	2b00      	cmp	r3, #0
 800740a:	d028      	beq.n	800745e <app_poll+0x62>
    g_spi_round_done = 0u;
 800740c:	4b16      	ldr	r3, [pc, #88]	@ (8007468 <app_poll+0x6c>)
 800740e:	2200      	movs	r2, #0
 8007410:	701a      	strb	r2, [r3, #0]

    /* 1) Interpretar o RX atual */
    if (is_fill42(g_spi_rx_dma_buf, SPI_POLL_BYTE)) {
 8007412:	213c      	movs	r1, #60	@ 0x3c
 8007414:	4815      	ldr	r0, [pc, #84]	@ (800746c <app_poll+0x70>)
 8007416:	f7ff fedb 	bl	80071d0 <is_fill42>
 800741a:	4603      	mov	r3, r0
 800741c:	2b00      	cmp	r3, #0
 800741e:	d119      	bne.n	8007454 <app_poll+0x58>
        /* 42×0x3C => cliente apenas leu respostas; não alimenta router */
    } else {
        /* Tenta extrair [REQ_HEADER ... REQ_TAIL] e empurra para o router */
        uint16_t off = 0, len = 0;
 8007420:	2300      	movs	r3, #0
 8007422:	80fb      	strh	r3, [r7, #6]
 8007424:	2300      	movs	r3, #0
 8007426:	80bb      	strh	r3, [r7, #4]
        if (find_frame(g_spi_rx_dma_buf, &off, &len)) {
 8007428:	1d3a      	adds	r2, r7, #4
 800742a:	1dbb      	adds	r3, r7, #6
 800742c:	4619      	mov	r1, r3
 800742e:	480f      	ldr	r0, [pc, #60]	@ (800746c <app_poll+0x70>)
 8007430:	f7ff feed 	bl	800720e <find_frame>
 8007434:	4603      	mov	r3, r0
 8007436:	2b00      	cmp	r3, #0
 8007438:	d009      	beq.n	800744e <app_poll+0x52>
            router_feed_bytes(&g_router, &g_spi_rx_dma_buf[off], len);
 800743a:	88fb      	ldrh	r3, [r7, #6]
 800743c:	461a      	mov	r2, r3
 800743e:	4b0b      	ldr	r3, [pc, #44]	@ (800746c <app_poll+0x70>)
 8007440:	4413      	add	r3, r2
 8007442:	88ba      	ldrh	r2, [r7, #4]
 8007444:	4619      	mov	r1, r3
 8007446:	480a      	ldr	r0, [pc, #40]	@ (8007470 <app_poll+0x74>)
 8007448:	f7fa fdcc 	bl	8001fe4 <router_feed_bytes>
 800744c:	e002      	b.n	8007454 <app_poll+0x58>
        } else {
            /* Quadro inválido/parcial ou outro padrão -> marca erro leve */
            g_spi_error_flag = 1u;
 800744e:	4b09      	ldr	r3, [pc, #36]	@ (8007474 <app_poll+0x78>)
 8007450:	2201      	movs	r2, #1
 8007452:	701a      	strb	r2, [r3, #0]
        }
    }

    /* 2) Preparar TX (resposta à direita ou 22×0x00 + 20×filler) */
    prepare_next_tx();
 8007454:	f7ff ff1a 	bl	800728c <prepare_next_tx>

    /* 3) Reiniciar DMA para o próximo round */
    restart_spi_dma();
 8007458:	f7ff ff74 	bl	8007344 <restart_spi_dma>
 800745c:	e000      	b.n	8007460 <app_poll+0x64>
    if (!g_spi_round_done) return;
 800745e:	bf00      	nop
}
 8007460:	3708      	adds	r7, #8
 8007462:	46bd      	mov	sp, r7
 8007464:	bd80      	pop	{r7, pc}
 8007466:	bf00      	nop
 8007468:	2000306a 	.word	0x2000306a
 800746c:	20003014 	.word	0x20003014
 8007470:	20002f90 	.word	0x20002f90
 8007474:	2000306b 	.word	0x2000306b

08007478 <app_spi_isr_txrx_done>:
/**
 * @brief Callback para “transfer complete” do SPI+DMA.
 * Apenas sinaliza o loop principal (app_poll) via g_spi_round_done.
 */
void app_spi_isr_txrx_done(SPI_HandleTypeDef *hspi)
{
 8007478:	b480      	push	{r7}
 800747a:	b083      	sub	sp, #12
 800747c:	af00      	add	r7, sp, #0
 800747e:	6078      	str	r0, [r7, #4]
    if (!hspi) return;
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	2b00      	cmp	r3, #0
 8007484:	d008      	beq.n	8007498 <app_spi_isr_txrx_done+0x20>
    if (hspi->Instance != APP_SPI_INSTANCE) return;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	4a07      	ldr	r2, [pc, #28]	@ (80074a8 <app_spi_isr_txrx_done+0x30>)
 800748c:	4293      	cmp	r3, r2
 800748e:	d105      	bne.n	800749c <app_spi_isr_txrx_done+0x24>
    g_spi_round_done = 1u;
 8007490:	4b06      	ldr	r3, [pc, #24]	@ (80074ac <app_spi_isr_txrx_done+0x34>)
 8007492:	2201      	movs	r2, #1
 8007494:	701a      	strb	r2, [r3, #0]
 8007496:	e002      	b.n	800749e <app_spi_isr_txrx_done+0x26>
    if (!hspi) return;
 8007498:	bf00      	nop
 800749a:	e000      	b.n	800749e <app_spi_isr_txrx_done+0x26>
    if (hspi->Instance != APP_SPI_INSTANCE) return;
 800749c:	bf00      	nop
}
 800749e:	370c      	adds	r7, #12
 80074a0:	46bd      	mov	sp, r7
 80074a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a6:	4770      	bx	lr
 80074a8:	40003800 	.word	0x40003800
 80074ac:	2000306a 	.word	0x2000306a

080074b0 <app_resp_push>:
 * @param frame Buffer com a resposta (número de bytes = len).
 * @param len   Tamanho da resposta (até 20 bytes). >20 retorna erro.
 * @return 0 em sucesso; PROTO_ERR_ARG ou PROTO_ERR_RANGE em erro.
 */
int app_resp_push(const uint8_t *frame, uint32_t len)
{
 80074b0:	b580      	push	{r7, lr}
 80074b2:	b082      	sub	sp, #8
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	6078      	str	r0, [r7, #4]
 80074b8:	6039      	str	r1, [r7, #0]
    if (!g_resp_fifo || !frame || len == 0u) {
 80074ba:	4b0f      	ldr	r3, [pc, #60]	@ (80074f8 <app_resp_push+0x48>)
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d005      	beq.n	80074ce <app_resp_push+0x1e>
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d002      	beq.n	80074ce <app_resp_push+0x1e>
 80074c8:	683b      	ldr	r3, [r7, #0]
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d102      	bne.n	80074d4 <app_resp_push+0x24>
        return PROTO_ERR_ARG;
 80074ce:	f04f 33ff 	mov.w	r3, #4294967295
 80074d2:	e00d      	b.n	80074f0 <app_resp_push+0x40>
    }
    if (len > RESP_RIGHT_LEN) {
 80074d4:	683b      	ldr	r3, [r7, #0]
 80074d6:	2b14      	cmp	r3, #20
 80074d8:	d902      	bls.n	80074e0 <app_resp_push+0x30>
        return PROTO_ERR_RANGE; /* impede >20 bytes */
 80074da:	f06f 0303 	mvn.w	r3, #3
 80074de:	e007      	b.n	80074f0 <app_resp_push+0x40>
    }
    return resp_fifo_push(g_resp_fifo, frame, len);
 80074e0:	4b05      	ldr	r3, [pc, #20]	@ (80074f8 <app_resp_push+0x48>)
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	683a      	ldr	r2, [r7, #0]
 80074e6:	6879      	ldr	r1, [r7, #4]
 80074e8:	4618      	mov	r0, r3
 80074ea:	f7fa fb02 	bl	8001af2 <resp_fifo_push>
 80074ee:	4603      	mov	r3, r0
}
 80074f0:	4618      	mov	r0, r3
 80074f2:	3708      	adds	r7, #8
 80074f4:	46bd      	mov	sp, r7
 80074f6:	bd80      	pop	{r7, pc}
 80074f8:	20003010 	.word	0x20003010

080074fc <configure_encoder_timer>:
 * A estrutura gerada pelo CubeMX usa TI1 por padrão. Esta função sobrescreve a
 * configuração para capturar os dois canais do encoder, mantendo todos os
 * filtros e *prescalers* em 0/1 para preservar a resolução máxima.
 */
static void configure_encoder_timer(TIM_HandleTypeDef *htim)
{
 80074fc:	b580      	push	{r7, lr}
 80074fe:	b08e      	sub	sp, #56	@ 0x38
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]
    TIM_Encoder_InitTypeDef config = {0};
 8007504:	f107 0314 	add.w	r3, r7, #20
 8007508:	2224      	movs	r2, #36	@ 0x24
 800750a:	2100      	movs	r1, #0
 800750c:	4618      	mov	r0, r3
 800750e:	f009 ffe1 	bl	80114d4 <memset>
    TIM_MasterConfigTypeDef master = {0};
 8007512:	f107 0308 	add.w	r3, r7, #8
 8007516:	2200      	movs	r2, #0
 8007518:	601a      	str	r2, [r3, #0]
 800751a:	605a      	str	r2, [r3, #4]
 800751c:	609a      	str	r2, [r3, #8]

    config.EncoderMode = TIM_ENCODERMODE_TI12;
 800751e:	2303      	movs	r3, #3
 8007520:	617b      	str	r3, [r7, #20]
    config.IC1Polarity = TIM_ICPOLARITY_RISING;
 8007522:	2300      	movs	r3, #0
 8007524:	61bb      	str	r3, [r7, #24]
    config.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8007526:	2301      	movs	r3, #1
 8007528:	61fb      	str	r3, [r7, #28]
    config.IC1Prescaler = TIM_ICPSC_DIV1;
 800752a:	2300      	movs	r3, #0
 800752c:	623b      	str	r3, [r7, #32]
    config.IC1Filter = 0;
 800752e:	2300      	movs	r3, #0
 8007530:	627b      	str	r3, [r7, #36]	@ 0x24
    config.IC2Polarity = TIM_ICPOLARITY_RISING;
 8007532:	2300      	movs	r3, #0
 8007534:	62bb      	str	r3, [r7, #40]	@ 0x28
    config.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8007536:	2301      	movs	r3, #1
 8007538:	62fb      	str	r3, [r7, #44]	@ 0x2c
    config.IC2Prescaler = TIM_ICPSC_DIV1;
 800753a:	2300      	movs	r3, #0
 800753c:	633b      	str	r3, [r7, #48]	@ 0x30
    config.IC2Filter = 0;
 800753e:	2300      	movs	r3, #0
 8007540:	637b      	str	r3, [r7, #52]	@ 0x34

    if (HAL_TIM_Encoder_Init(htim, &config) != HAL_OK)
 8007542:	f107 0314 	add.w	r3, r7, #20
 8007546:	4619      	mov	r1, r3
 8007548:	6878      	ldr	r0, [r7, #4]
 800754a:	f006 fbb1 	bl	800dcb0 <HAL_TIM_Encoder_Init>
 800754e:	4603      	mov	r3, r0
 8007550:	2b00      	cmp	r3, #0
 8007552:	d001      	beq.n	8007558 <configure_encoder_timer+0x5c>
    {
        Error_Handler();
 8007554:	f000 fb84 	bl	8007c60 <Error_Handler>
    }

    master.MasterOutputTrigger = TIM_TRGO_RESET;
 8007558:	2300      	movs	r3, #0
 800755a:	60bb      	str	r3, [r7, #8]
    master.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800755c:	2300      	movs	r3, #0
 800755e:	613b      	str	r3, [r7, #16]
    if (HAL_TIMEx_MasterConfigSynchronization(htim, &master) != HAL_OK)
 8007560:	f107 0308 	add.w	r3, r7, #8
 8007564:	4619      	mov	r1, r3
 8007566:	6878      	ldr	r0, [r7, #4]
 8007568:	f008 fa86 	bl	800fa78 <HAL_TIMEx_MasterConfigSynchronization>
 800756c:	4603      	mov	r3, r0
 800756e:	2b00      	cmp	r3, #0
 8007570:	d001      	beq.n	8007576 <configure_encoder_timer+0x7a>
    {
        Error_Handler();
 8007572:	f000 fb75 	bl	8007c60 <Error_Handler>
    }
}
 8007576:	bf00      	nop
 8007578:	3738      	adds	r7, #56	@ 0x38
 800757a:	46bd      	mov	sp, r7
 800757c:	bd80      	pop	{r7, pc}

0800757e <configure_output>:

/**
 * @brief Ajusta um conjunto de saídas STEP/DIR/ENABLE para modo *push-pull*.
 */
static void configure_output(GPIO_TypeDef *port, uint32_t pins, uint32_t speed)
{
 800757e:	b580      	push	{r7, lr}
 8007580:	b08a      	sub	sp, #40	@ 0x28
 8007582:	af00      	add	r7, sp, #0
 8007584:	60f8      	str	r0, [r7, #12]
 8007586:	60b9      	str	r1, [r7, #8]
 8007588:	607a      	str	r2, [r7, #4]
    GPIO_InitTypeDef init = {0};
 800758a:	f107 0314 	add.w	r3, r7, #20
 800758e:	2200      	movs	r2, #0
 8007590:	601a      	str	r2, [r3, #0]
 8007592:	605a      	str	r2, [r3, #4]
 8007594:	609a      	str	r2, [r3, #8]
 8007596:	60da      	str	r2, [r3, #12]
 8007598:	611a      	str	r2, [r3, #16]
    init.Pin = pins;
 800759a:	68bb      	ldr	r3, [r7, #8]
 800759c:	617b      	str	r3, [r7, #20]
    init.Mode = GPIO_MODE_OUTPUT_PP;
 800759e:	2301      	movs	r3, #1
 80075a0:	61bb      	str	r3, [r7, #24]
    init.Pull = GPIO_NOPULL;
 80075a2:	2300      	movs	r3, #0
 80075a4:	61fb      	str	r3, [r7, #28]
    init.Speed = speed;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(port, &init);
 80075aa:	f107 0314 	add.w	r3, r7, #20
 80075ae:	4619      	mov	r1, r3
 80075b0:	68f8      	ldr	r0, [r7, #12]
 80075b2:	f001 fe29 	bl	8009208 <HAL_GPIO_Init>
}
 80075b6:	bf00      	nop
 80075b8:	3728      	adds	r7, #40	@ 0x28
 80075ba:	46bd      	mov	sp, r7
 80075bc:	bd80      	pop	{r7, pc}
	...

080075c0 <board_config_apply_motion_gpio>:
//        Error_Handler();
//    }
//}

void board_config_apply_motion_gpio(void)
{
 80075c0:	b580      	push	{r7, lr}
 80075c2:	b086      	sub	sp, #24
 80075c4:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef init = {0};
 80075c6:	1d3b      	adds	r3, r7, #4
 80075c8:	2200      	movs	r2, #0
 80075ca:	601a      	str	r2, [r3, #0]
 80075cc:	605a      	str	r2, [r3, #4]
 80075ce:	609a      	str	r2, [r3, #8]
 80075d0:	60da      	str	r2, [r3, #12]
 80075d2:	611a      	str	r2, [r3, #16]

    /* Saídas de movimento com tempos de borda compatíveis com STEP/DIR */
    configure_output(GPIOB, GPIO_PIN_4 | GPIO_PIN_0 | GPIO_PIN_1, GPIO_SPEED_FREQ_VERY_HIGH);
 80075d4:	2203      	movs	r2, #3
 80075d6:	2113      	movs	r1, #19
 80075d8:	4825      	ldr	r0, [pc, #148]	@ (8007670 <board_config_apply_motion_gpio+0xb0>)
 80075da:	f7ff ffd0 	bl	800757e <configure_output>
    configure_output(GPIOB, GPIO_PIN_2, GPIO_SPEED_FREQ_VERY_HIGH);
 80075de:	2203      	movs	r2, #3
 80075e0:	2104      	movs	r1, #4
 80075e2:	4823      	ldr	r0, [pc, #140]	@ (8007670 <board_config_apply_motion_gpio+0xb0>)
 80075e4:	f7ff ffcb 	bl	800757e <configure_output>
    configure_output(GPIOA, GPIO_PIN_3 | GPIO_PIN_2, GPIO_SPEED_FREQ_VERY_HIGH);
 80075e8:	2203      	movs	r2, #3
 80075ea:	210c      	movs	r1, #12
 80075ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80075f0:	f7ff ffc5 	bl	800757e <configure_output>
    configure_output(GPIOC, GPIO_PIN_4 | GPIO_PIN_5, GPIO_SPEED_FREQ_LOW);
 80075f4:	2200      	movs	r2, #0
 80075f6:	2130      	movs	r1, #48	@ 0x30
 80075f8:	481e      	ldr	r0, [pc, #120]	@ (8007674 <board_config_apply_motion_gpio+0xb4>)
 80075fa:	f7ff ffc0 	bl	800757e <configure_output>
    configure_output(GPIOD, GPIO_PIN_14, GPIO_SPEED_FREQ_LOW);
 80075fe:	2200      	movs	r2, #0
 8007600:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8007604:	481c      	ldr	r0, [pc, #112]	@ (8007678 <board_config_apply_motion_gpio+0xb8>)
 8007606:	f7ff ffba 	bl	800757e <configure_output>

    /* Estados seguros antes de habilitar drivers: ENA alto, STEP/DIR baixos */
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4 | GPIO_PIN_2 | GPIO_PIN_0 | GPIO_PIN_1, GPIO_PIN_RESET);
 800760a:	2200      	movs	r2, #0
 800760c:	2117      	movs	r1, #23
 800760e:	4818      	ldr	r0, [pc, #96]	@ (8007670 <board_config_apply_motion_gpio+0xb0>)
 8007610:	f002 f8a6 	bl	8009760 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3 | GPIO_PIN_2, GPIO_PIN_RESET);
 8007614:	2200      	movs	r2, #0
 8007616:	210c      	movs	r1, #12
 8007618:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800761c:	f002 f8a0 	bl	8009760 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);     /* EN_X desabilitado (alto) */
 8007620:	2201      	movs	r2, #1
 8007622:	2110      	movs	r1, #16
 8007624:	4813      	ldr	r0, [pc, #76]	@ (8007674 <board_config_apply_motion_gpio+0xb4>)
 8007626:	f002 f89b 	bl	8009760 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);   /* EN_Y habilitado (baixo) */
 800762a:	2200      	movs	r2, #0
 800762c:	2120      	movs	r1, #32
 800762e:	4811      	ldr	r0, [pc, #68]	@ (8007674 <board_config_apply_motion_gpio+0xb4>)
 8007630:	f002 f896 	bl	8009760 <HAL_GPIO_WritePin>
    // EN_Z (PD14) ativo em nível baixo por solicitação: inicia habilitado
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8007634:	2200      	movs	r2, #0
 8007636:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800763a:	480f      	ldr	r0, [pc, #60]	@ (8007678 <board_config_apply_motion_gpio+0xb8>)
 800763c:	f002 f890 	bl	8009760 <HAL_GPIO_WritePin>

    /* Entradas de segurança em *pull-up* com detecção de bordas de ambos os sentidos */
    init.Mode = GPIO_MODE_IT_RISING_FALLING;
 8007640:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8007644:	60bb      	str	r3, [r7, #8]
    init.Pull = GPIO_PULLUP;
 8007646:	2301      	movs	r3, #1
 8007648:	60fb      	str	r3, [r7, #12]
     */
#if 0
    init.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2;  /* PC0/PC1/PC2 como EXTI */
    HAL_GPIO_Init(GPIOC, &init);
#else
    init.Pin = GPIO_PIN_1;                             /* Somente PC1 como EXTI */
 800764a:	2302      	movs	r3, #2
 800764c:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(GPIOC, &init);
 800764e:	1d3b      	adds	r3, r7, #4
 8007650:	4619      	mov	r1, r3
 8007652:	4808      	ldr	r0, [pc, #32]	@ (8007674 <board_config_apply_motion_gpio+0xb4>)
 8007654:	f001 fdd8 	bl	8009208 <HAL_GPIO_Init>
#endif

    init.Pin = GPIO_PIN_13;                            /* EXTI do PC13 permanece */
 8007658:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800765c:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(GPIOC, &init);
 800765e:	1d3b      	adds	r3, r7, #4
 8007660:	4619      	mov	r1, r3
 8007662:	4804      	ldr	r0, [pc, #16]	@ (8007674 <board_config_apply_motion_gpio+0xb4>)
 8007664:	f001 fdd0 	bl	8009208 <HAL_GPIO_Init>
}
 8007668:	bf00      	nop
 800766a:	3718      	adds	r7, #24
 800766c:	46bd      	mov	sp, r7
 800766e:	bd80      	pop	{r7, pc}
 8007670:	48000400 	.word	0x48000400
 8007674:	48000800 	.word	0x48000800
 8007678:	48000c00 	.word	0x48000c00

0800767c <board_config_force_encoder_quadrature>:

void board_config_force_encoder_quadrature(void)
{
 800767c:	b580      	push	{r7, lr}
 800767e:	af00      	add	r7, sp, #0
    configure_encoder_timer(&htim3);
 8007680:	4803      	ldr	r0, [pc, #12]	@ (8007690 <board_config_force_encoder_quadrature+0x14>)
 8007682:	f7ff ff3b 	bl	80074fc <configure_encoder_timer>
    configure_encoder_timer(&htim5);
 8007686:	4803      	ldr	r0, [pc, #12]	@ (8007694 <board_config_force_encoder_quadrature+0x18>)
 8007688:	f7ff ff38 	bl	80074fc <configure_encoder_timer>
}
 800768c:	bf00      	nop
 800768e:	bd80      	pop	{r7, pc}
 8007690:	200031a8 	.word	0x200031a8
 8007694:	200031f4 	.word	0x200031f4

08007698 <board_config_apply_interrupt_priorities>:

void board_config_apply_interrupt_priorities(void)
{
 8007698:	b580      	push	{r7, lr}
 800769a:	af00      	add	r7, sp, #0
    /* EXTI de segurança: interrupções mais altas para abortar movimento */
    HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800769c:	2200      	movs	r2, #0
 800769e:	2100      	movs	r1, #0
 80076a0:	2006      	movs	r0, #6
 80076a2:	f001 fa1b 	bl	8008adc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80076a6:	2006      	movs	r0, #6
 80076a8:	f001 fa44 	bl	8008b34 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80076ac:	2200      	movs	r2, #0
 80076ae:	2100      	movs	r1, #0
 80076b0:	2007      	movs	r0, #7
 80076b2:	f001 fa13 	bl	8008adc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80076b6:	2007      	movs	r0, #7
 80076b8:	f001 fa3c 	bl	8008b34 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80076bc:	2200      	movs	r2, #0
 80076be:	2100      	movs	r1, #0
 80076c0:	2008      	movs	r0, #8
 80076c2:	f001 fa0b 	bl	8008adc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80076c6:	2008      	movs	r0, #8
 80076c8:	f001 fa34 	bl	8008b34 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80076cc:	2200      	movs	r2, #0
 80076ce:	2100      	movs	r1, #0
 80076d0:	2028      	movs	r0, #40	@ 0x28
 80076d2:	f001 fa03 	bl	8008adc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80076d6:	2028      	movs	r0, #40	@ 0x28
 80076d8:	f001 fa2c 	bl	8008b34 <HAL_NVIC_EnableIRQ>

    /* Temporização do núcleo de movimento (TIM6/TIM7) e transporte SPI */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80076dc:	2200      	movs	r2, #0
 80076de:	2101      	movs	r1, #1
 80076e0:	2036      	movs	r0, #54	@ 0x36
 80076e2:	f001 f9fb 	bl	8008adc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80076e6:	2036      	movs	r0, #54	@ 0x36
 80076e8:	f001 fa24 	bl	8008b34 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 2, 0);
 80076ec:	2200      	movs	r2, #0
 80076ee:	2102      	movs	r1, #2
 80076f0:	200e      	movs	r0, #14
 80076f2:	f001 f9f3 	bl	8008adc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80076f6:	200e      	movs	r0, #14
 80076f8:	f001 fa1c 	bl	8008b34 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 2, 0);
 80076fc:	2200      	movs	r2, #0
 80076fe:	2102      	movs	r1, #2
 8007700:	200f      	movs	r0, #15
 8007702:	f001 f9eb 	bl	8008adc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8007706:	200f      	movs	r0, #15
 8007708:	f001 fa14 	bl	8008b34 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(TIM7_IRQn, 3, 0);
 800770c:	2200      	movs	r2, #0
 800770e:	2103      	movs	r1, #3
 8007710:	2037      	movs	r0, #55	@ 0x37
 8007712:	f001 f9e3 	bl	8008adc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8007716:	2037      	movs	r0, #55	@ 0x37
 8007718:	f001 fa0c 	bl	8008b34 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(USART1_IRQn, 4, 0);
 800771c:	2200      	movs	r2, #0
 800771e:	2104      	movs	r1, #4
 8007720:	2025      	movs	r0, #37	@ 0x25
 8007722:	f001 f9db 	bl	8008adc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8007726:	2025      	movs	r0, #37	@ 0x25
 8007728:	f001 fa04 	bl	8008b34 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 800772c:	2200      	movs	r2, #0
 800772e:	2105      	movs	r1, #5
 8007730:	2024      	movs	r0, #36	@ 0x24
 8007732:	f001 f9d3 	bl	8008adc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8007736:	2024      	movs	r0, #36	@ 0x24
 8007738:	f001 f9fc 	bl	8008b34 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 6, 0);
 800773c:	2200      	movs	r2, #0
 800773e:	2106      	movs	r1, #6
 8007740:	2018      	movs	r0, #24
 8007742:	f001 f9cb 	bl	8008adc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8007746:	2018      	movs	r0, #24
 8007748:	f001 f9f4 	bl	8008b34 <HAL_NVIC_EnableIRQ>
}
 800774c:	bf00      	nop
 800774e:	bd80      	pop	{r7, pc}

08007750 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8007750:	b580      	push	{r7, lr}
 8007752:	b082      	sub	sp, #8
 8007754:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8007756:	4b10      	ldr	r3, [pc, #64]	@ (8007798 <MX_DMA_Init+0x48>)
 8007758:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800775a:	4a0f      	ldr	r2, [pc, #60]	@ (8007798 <MX_DMA_Init+0x48>)
 800775c:	f043 0301 	orr.w	r3, r3, #1
 8007760:	6493      	str	r3, [r2, #72]	@ 0x48
 8007762:	4b0d      	ldr	r3, [pc, #52]	@ (8007798 <MX_DMA_Init+0x48>)
 8007764:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007766:	f003 0301 	and.w	r3, r3, #1
 800776a:	607b      	str	r3, [r7, #4]
 800776c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 800776e:	2200      	movs	r2, #0
 8007770:	2100      	movs	r1, #0
 8007772:	200e      	movs	r0, #14
 8007774:	f001 f9b2 	bl	8008adc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8007778:	200e      	movs	r0, #14
 800777a:	f001 f9db 	bl	8008b34 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 800777e:	2200      	movs	r2, #0
 8007780:	2100      	movs	r1, #0
 8007782:	200f      	movs	r0, #15
 8007784:	f001 f9aa 	bl	8008adc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8007788:	200f      	movs	r0, #15
 800778a:	f001 f9d3 	bl	8008b34 <HAL_NVIC_EnableIRQ>

}
 800778e:	bf00      	nop
 8007790:	3708      	adds	r7, #8
 8007792:	46bd      	mov	sp, r7
 8007794:	bd80      	pop	{r7, pc}
 8007796:	bf00      	nop
 8007798:	40021000 	.word	0x40021000

0800779c <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 800779c:	b580      	push	{r7, lr}
 800779e:	b08c      	sub	sp, #48	@ 0x30
 80077a0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80077a2:	f107 031c 	add.w	r3, r7, #28
 80077a6:	2200      	movs	r2, #0
 80077a8:	601a      	str	r2, [r3, #0]
 80077aa:	605a      	str	r2, [r3, #4]
 80077ac:	609a      	str	r2, [r3, #8]
 80077ae:	60da      	str	r2, [r3, #12]
 80077b0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80077b2:	4b4d      	ldr	r3, [pc, #308]	@ (80078e8 <MX_GPIO_Init+0x14c>)
 80077b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80077b6:	4a4c      	ldr	r2, [pc, #304]	@ (80078e8 <MX_GPIO_Init+0x14c>)
 80077b8:	f043 0310 	orr.w	r3, r3, #16
 80077bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80077be:	4b4a      	ldr	r3, [pc, #296]	@ (80078e8 <MX_GPIO_Init+0x14c>)
 80077c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80077c2:	f003 0310 	and.w	r3, r3, #16
 80077c6:	61bb      	str	r3, [r7, #24]
 80077c8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80077ca:	4b47      	ldr	r3, [pc, #284]	@ (80078e8 <MX_GPIO_Init+0x14c>)
 80077cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80077ce:	4a46      	ldr	r2, [pc, #280]	@ (80078e8 <MX_GPIO_Init+0x14c>)
 80077d0:	f043 0304 	orr.w	r3, r3, #4
 80077d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80077d6:	4b44      	ldr	r3, [pc, #272]	@ (80078e8 <MX_GPIO_Init+0x14c>)
 80077d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80077da:	f003 0304 	and.w	r3, r3, #4
 80077de:	617b      	str	r3, [r7, #20]
 80077e0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80077e2:	4b41      	ldr	r3, [pc, #260]	@ (80078e8 <MX_GPIO_Init+0x14c>)
 80077e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80077e6:	4a40      	ldr	r2, [pc, #256]	@ (80078e8 <MX_GPIO_Init+0x14c>)
 80077e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80077ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80077ee:	4b3e      	ldr	r3, [pc, #248]	@ (80078e8 <MX_GPIO_Init+0x14c>)
 80077f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80077f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077f6:	613b      	str	r3, [r7, #16]
 80077f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80077fa:	4b3b      	ldr	r3, [pc, #236]	@ (80078e8 <MX_GPIO_Init+0x14c>)
 80077fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80077fe:	4a3a      	ldr	r2, [pc, #232]	@ (80078e8 <MX_GPIO_Init+0x14c>)
 8007800:	f043 0301 	orr.w	r3, r3, #1
 8007804:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007806:	4b38      	ldr	r3, [pc, #224]	@ (80078e8 <MX_GPIO_Init+0x14c>)
 8007808:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800780a:	f003 0301 	and.w	r3, r3, #1
 800780e:	60fb      	str	r3, [r7, #12]
 8007810:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8007812:	4b35      	ldr	r3, [pc, #212]	@ (80078e8 <MX_GPIO_Init+0x14c>)
 8007814:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007816:	4a34      	ldr	r2, [pc, #208]	@ (80078e8 <MX_GPIO_Init+0x14c>)
 8007818:	f043 0302 	orr.w	r3, r3, #2
 800781c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800781e:	4b32      	ldr	r3, [pc, #200]	@ (80078e8 <MX_GPIO_Init+0x14c>)
 8007820:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007822:	f003 0302 	and.w	r3, r3, #2
 8007826:	60bb      	str	r3, [r7, #8]
 8007828:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800782a:	4b2f      	ldr	r3, [pc, #188]	@ (80078e8 <MX_GPIO_Init+0x14c>)
 800782c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800782e:	4a2e      	ldr	r2, [pc, #184]	@ (80078e8 <MX_GPIO_Init+0x14c>)
 8007830:	f043 0308 	orr.w	r3, r3, #8
 8007834:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007836:	4b2c      	ldr	r3, [pc, #176]	@ (80078e8 <MX_GPIO_Init+0x14c>)
 8007838:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800783a:	f003 0308 	and.w	r3, r3, #8
 800783e:	607b      	str	r3, [r7, #4]
 8007840:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PE2 PE3 PE4 PE5
                           PE6 PE7 PE8 PE9
                           PE10 PE11 PE12 PE13
                           PE14 PE15 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8007842:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007846:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007848:	2303      	movs	r3, #3
 800784a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800784c:	2300      	movs	r3, #0
 800784e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007850:	f107 031c 	add.w	r3, r7, #28
 8007854:	4619      	mov	r1, r3
 8007856:	4825      	ldr	r0, [pc, #148]	@ (80078ec <MX_GPIO_Init+0x150>)
 8007858:	f001 fcd6 	bl	8009208 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC14 PC15 PC1
                           PC3 PC4 PC5 PC6
                           PC7 PC8 PC9 PC10
                           PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_1
 800785c:	f64f 73fa 	movw	r3, #65530	@ 0xfffa
 8007860:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
                          |GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007862:	2303      	movs	r3, #3
 8007864:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007866:	2300      	movs	r3, #0
 8007868:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800786a:	f107 031c 	add.w	r3, r7, #28
 800786e:	4619      	mov	r1, r3
 8007870:	481f      	ldr	r0, [pc, #124]	@ (80078f0 <MX_GPIO_Init+0x154>)
 8007872:	f001 fcc9 	bl	8009208 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8007876:	2303      	movs	r3, #3
 8007878:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800787a:	2303      	movs	r3, #3
 800787c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800787e:	2300      	movs	r3, #0
 8007880:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8007882:	f107 031c 	add.w	r3, r7, #28
 8007886:	4619      	mov	r1, r3
 8007888:	481a      	ldr	r0, [pc, #104]	@ (80078f4 <MX_GPIO_Init+0x158>)
 800788a:	f001 fcbd 	bl	8009208 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA4 PA5 PA8
                           PA9 PA10 PA11 PA12
                           PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8
 800788e:	f649 7338 	movw	r3, #40760	@ 0x9f38
 8007892:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007894:	2303      	movs	r3, #3
 8007896:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007898:	2300      	movs	r3, #0
 800789a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800789c:	f107 031c 	add.w	r3, r7, #28
 80078a0:	4619      	mov	r1, r3
 80078a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80078a6:	f001 fcaf 	bl	8009208 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 PB14 PB15
                           PB4 PB5 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 80078aa:	f64d 7337 	movw	r3, #57143	@ 0xdf37
 80078ae:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80078b0:	2303      	movs	r3, #3
 80078b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80078b4:	2300      	movs	r3, #0
 80078b6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80078b8:	f107 031c 	add.w	r3, r7, #28
 80078bc:	4619      	mov	r1, r3
 80078be:	480e      	ldr	r0, [pc, #56]	@ (80078f8 <MX_GPIO_Init+0x15c>)
 80078c0:	f001 fca2 	bl	8009208 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11
                           PD12 PD13 PD14 PD15
                           PD2 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80078c4:	f64f 73e4 	movw	r3, #65508	@ 0xffe4
 80078c8:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80078ca:	2303      	movs	r3, #3
 80078cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80078ce:	2300      	movs	r3, #0
 80078d0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80078d2:	f107 031c 	add.w	r3, r7, #28
 80078d6:	4619      	mov	r1, r3
 80078d8:	4808      	ldr	r0, [pc, #32]	@ (80078fc <MX_GPIO_Init+0x160>)
 80078da:	f001 fc95 	bl	8009208 <HAL_GPIO_Init>

}
 80078de:	bf00      	nop
 80078e0:	3730      	adds	r7, #48	@ 0x30
 80078e2:	46bd      	mov	sp, r7
 80078e4:	bd80      	pop	{r7, pc}
 80078e6:	bf00      	nop
 80078e8:	40021000 	.word	0x40021000
 80078ec:	48001000 	.word	0x48001000
 80078f0:	48000800 	.word	0x48000800
 80078f4:	48001c00 	.word	0x48001c00
 80078f8:	48000400 	.word	0x48000400
 80078fc:	48000c00 	.word	0x48000c00

08007900 <MX_LPTIM1_Init>:

LPTIM_HandleTypeDef hlptim1;

/* LPTIM1 init function */
void MX_LPTIM1_Init(void)
{
 8007900:	b580      	push	{r7, lr}
 8007902:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 8007904:	4b16      	ldr	r3, [pc, #88]	@ (8007960 <MX_LPTIM1_Init+0x60>)
 8007906:	4a17      	ldr	r2, [pc, #92]	@ (8007964 <MX_LPTIM1_Init+0x64>)
 8007908:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 800790a:	4b15      	ldr	r3, [pc, #84]	@ (8007960 <MX_LPTIM1_Init+0x60>)
 800790c:	2200      	movs	r2, #0
 800790e:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 8007910:	4b13      	ldr	r3, [pc, #76]	@ (8007960 <MX_LPTIM1_Init+0x60>)
 8007912:	2200      	movs	r2, #0
 8007914:	609a      	str	r2, [r3, #8]
  hlptim1.Init.UltraLowPowerClock.Polarity = LPTIM_CLOCKPOLARITY_RISING;
 8007916:	4b12      	ldr	r3, [pc, #72]	@ (8007960 <MX_LPTIM1_Init+0x60>)
 8007918:	2200      	movs	r2, #0
 800791a:	60da      	str	r2, [r3, #12]
  hlptim1.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 800791c:	4b10      	ldr	r3, [pc, #64]	@ (8007960 <MX_LPTIM1_Init+0x60>)
 800791e:	2200      	movs	r2, #0
 8007920:	611a      	str	r2, [r3, #16]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8007922:	4b0f      	ldr	r3, [pc, #60]	@ (8007960 <MX_LPTIM1_Init+0x60>)
 8007924:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007928:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 800792a:	4b0d      	ldr	r3, [pc, #52]	@ (8007960 <MX_LPTIM1_Init+0x60>)
 800792c:	2200      	movs	r2, #0
 800792e:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8007930:	4b0b      	ldr	r3, [pc, #44]	@ (8007960 <MX_LPTIM1_Init+0x60>)
 8007932:	2200      	movs	r2, #0
 8007934:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 8007936:	4b0a      	ldr	r3, [pc, #40]	@ (8007960 <MX_LPTIM1_Init+0x60>)
 8007938:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800793c:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 800793e:	4b08      	ldr	r3, [pc, #32]	@ (8007960 <MX_LPTIM1_Init+0x60>)
 8007940:	2200      	movs	r2, #0
 8007942:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8007944:	4b06      	ldr	r3, [pc, #24]	@ (8007960 <MX_LPTIM1_Init+0x60>)
 8007946:	2200      	movs	r2, #0
 8007948:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 800794a:	4805      	ldr	r0, [pc, #20]	@ (8007960 <MX_LPTIM1_Init+0x60>)
 800794c:	f001 ff6e 	bl	800982c <HAL_LPTIM_Init>
 8007950:	4603      	mov	r3, r0
 8007952:	2b00      	cmp	r3, #0
 8007954:	d001      	beq.n	800795a <MX_LPTIM1_Init+0x5a>
  {
    Error_Handler();
 8007956:	f000 f983 	bl	8007c60 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 800795a:	bf00      	nop
 800795c:	bd80      	pop	{r7, pc}
 800795e:	bf00      	nop
 8007960:	20003070 	.word	0x20003070
 8007964:	40007c00 	.word	0x40007c00

08007968 <HAL_LPTIM_MspInit>:

void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* lptimHandle)
{
 8007968:	b580      	push	{r7, lr}
 800796a:	b0ac      	sub	sp, #176	@ 0xb0
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007970:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8007974:	2200      	movs	r2, #0
 8007976:	601a      	str	r2, [r3, #0]
 8007978:	605a      	str	r2, [r3, #4]
 800797a:	609a      	str	r2, [r3, #8]
 800797c:	60da      	str	r2, [r3, #12]
 800797e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007980:	f107 0314 	add.w	r3, r7, #20
 8007984:	2288      	movs	r2, #136	@ 0x88
 8007986:	2100      	movs	r1, #0
 8007988:	4618      	mov	r0, r3
 800798a:	f009 fda3 	bl	80114d4 <memset>
  if(lptimHandle->Instance==LPTIM1)
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	4a25      	ldr	r2, [pc, #148]	@ (8007a28 <HAL_LPTIM_MspInit+0xc0>)
 8007994:	4293      	cmp	r3, r2
 8007996:	d143      	bne.n	8007a20 <HAL_LPTIM_MspInit+0xb8>

  /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 8007998:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800799c:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_PCLK;
 800799e:	2300      	movs	r3, #0
 80079a0:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80079a2:	f107 0314 	add.w	r3, r7, #20
 80079a6:	4618      	mov	r0, r3
 80079a8:	f003 fc5c 	bl	800b264 <HAL_RCCEx_PeriphCLKConfig>
 80079ac:	4603      	mov	r3, r0
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d001      	beq.n	80079b6 <HAL_LPTIM_MspInit+0x4e>
    {
      Error_Handler();
 80079b2:	f000 f955 	bl	8007c60 <Error_Handler>
    }

    /* LPTIM1 clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 80079b6:	4b1d      	ldr	r3, [pc, #116]	@ (8007a2c <HAL_LPTIM_MspInit+0xc4>)
 80079b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80079ba:	4a1c      	ldr	r2, [pc, #112]	@ (8007a2c <HAL_LPTIM_MspInit+0xc4>)
 80079bc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80079c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80079c2:	4b1a      	ldr	r3, [pc, #104]	@ (8007a2c <HAL_LPTIM_MspInit+0xc4>)
 80079c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80079c6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80079ca:	613b      	str	r3, [r7, #16]
 80079cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80079ce:	4b17      	ldr	r3, [pc, #92]	@ (8007a2c <HAL_LPTIM_MspInit+0xc4>)
 80079d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80079d2:	4a16      	ldr	r2, [pc, #88]	@ (8007a2c <HAL_LPTIM_MspInit+0xc4>)
 80079d4:	f043 0304 	orr.w	r3, r3, #4
 80079d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80079da:	4b14      	ldr	r3, [pc, #80]	@ (8007a2c <HAL_LPTIM_MspInit+0xc4>)
 80079dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80079de:	f003 0304 	and.w	r3, r3, #4
 80079e2:	60fb      	str	r3, [r7, #12]
 80079e4:	68fb      	ldr	r3, [r7, #12]
    /**LPTIM1 GPIO Configuration
    PC0     ------> LPTIM1_IN1
    PC2     ------> LPTIM1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 80079e6:	2305      	movs	r3, #5
 80079e8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80079ec:	2302      	movs	r3, #2
 80079ee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80079f2:	2300      	movs	r3, #0
 80079f4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80079f8:	2300      	movs	r3, #0
 80079fa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF1_LPTIM1;
 80079fe:	2301      	movs	r3, #1
 8007a00:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007a04:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8007a08:	4619      	mov	r1, r3
 8007a0a:	4809      	ldr	r0, [pc, #36]	@ (8007a30 <HAL_LPTIM_MspInit+0xc8>)
 8007a0c:	f001 fbfc 	bl	8009208 <HAL_GPIO_Init>

    /* LPTIM1 interrupt Init */
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 0, 0);
 8007a10:	2200      	movs	r2, #0
 8007a12:	2100      	movs	r1, #0
 8007a14:	2041      	movs	r0, #65	@ 0x41
 8007a16:	f001 f861 	bl	8008adc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
 8007a1a:	2041      	movs	r0, #65	@ 0x41
 8007a1c:	f001 f88a 	bl	8008b34 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPTIM1_MspInit 1 */

  /* USER CODE END LPTIM1_MspInit 1 */
  }
}
 8007a20:	bf00      	nop
 8007a22:	37b0      	adds	r7, #176	@ 0xb0
 8007a24:	46bd      	mov	sp, r7
 8007a26:	bd80      	pop	{r7, pc}
 8007a28:	40007c00 	.word	0x40007c00
 8007a2c:	40021000 	.word	0x40021000
 8007a30:	48000800 	.word	0x48000800

08007a34 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8007a34:	b580      	push	{r7, lr}
 8007a36:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8007a38:	f000 feeb 	bl	8008812 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8007a3c:	f000 f82a 	bl	8007a94 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8007a40:	f7ff feac 	bl	800779c <MX_GPIO_Init>
  MX_DMA_Init();
 8007a44:	f7ff fe84 	bl	8007750 <MX_DMA_Init>
  MX_SPI2_Init();
 8007a48:	f000 f92e 	bl	8007ca8 <MX_SPI2_Init>
  MX_TIM6_Init();
 8007a4c:	f000 fbfc 	bl	8008248 <MX_TIM6_Init>
  MX_TIM5_Init();
 8007a50:	f000 fba4 	bl	800819c <MX_TIM5_Init>
  MX_TIM7_Init();
 8007a54:	f000 fc2e 	bl	80082b4 <MX_TIM7_Init>
  MX_TIM3_Init();
 8007a58:	f000 fb4a 	bl	80080f0 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8007a5c:	f000 fe22 	bl	80086a4 <MX_USART1_UART_Init>
  MX_TIM15_Init();
 8007a60:	f000 fc5e 	bl	8008320 <MX_TIM15_Init>
  MX_LPTIM1_Init();
 8007a64:	f7ff ff4c 	bl	8007900 <MX_LPTIM1_Init>
  /* USER CODE BEGIN 2 */
    board_config_apply_motion_gpio();
 8007a68:	f7ff fdaa 	bl	80075c0 <board_config_apply_motion_gpio>
    board_config_force_encoder_quadrature();
 8007a6c:	f7ff fe06 	bl	800767c <board_config_force_encoder_quadrature>
    board_config_apply_interrupt_priorities();
 8007a70:	f7ff fe12 	bl	8007698 <board_config_apply_interrupt_priorities>
    app_init();
 8007a74:	f7ff fc8c 	bl	8007390 <app_init>
    // Inicia timers do laço de passos (TIM6) e controle/status (TIM7)
    HAL_TIM_Base_Start_IT(&htim6);
 8007a78:	4804      	ldr	r0, [pc, #16]	@ (8007a8c <main+0x58>)
 8007a7a:	f005 fbed 	bl	800d258 <HAL_TIM_Base_Start_IT>
    HAL_TIM_Base_Start_IT(&htim7);
 8007a7e:	4804      	ldr	r0, [pc, #16]	@ (8007a90 <main+0x5c>)
 8007a80:	f005 fbea 	bl	800d258 <HAL_TIM_Base_Start_IT>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    //printf("oioioioioioi2\r\n");
    //HAL_Delay(1000);
    app_poll();
 8007a84:	f7ff fcba 	bl	80073fc <app_poll>
 8007a88:	e7fc      	b.n	8007a84 <main+0x50>
 8007a8a:	bf00      	nop
 8007a8c:	20003240 	.word	0x20003240
 8007a90:	2000328c 	.word	0x2000328c

08007a94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8007a94:	b580      	push	{r7, lr}
 8007a96:	b096      	sub	sp, #88	@ 0x58
 8007a98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8007a9a:	f107 0314 	add.w	r3, r7, #20
 8007a9e:	2244      	movs	r2, #68	@ 0x44
 8007aa0:	2100      	movs	r1, #0
 8007aa2:	4618      	mov	r0, r3
 8007aa4:	f009 fd16 	bl	80114d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8007aa8:	463b      	mov	r3, r7
 8007aaa:	2200      	movs	r2, #0
 8007aac:	601a      	str	r2, [r3, #0]
 8007aae:	605a      	str	r2, [r3, #4]
 8007ab0:	609a      	str	r2, [r3, #8]
 8007ab2:	60da      	str	r2, [r3, #12]
 8007ab4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8007ab6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8007aba:	f002 fbab 	bl	800a214 <HAL_PWREx_ControlVoltageScaling>
 8007abe:	4603      	mov	r3, r0
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d001      	beq.n	8007ac8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8007ac4:	f000 f8cc 	bl	8007c60 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8007ac8:	2310      	movs	r3, #16
 8007aca:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8007acc:	2301      	movs	r3, #1
 8007ace:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8007ad0:	2300      	movs	r3, #0
 8007ad2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8007ad4:	2360      	movs	r3, #96	@ 0x60
 8007ad6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8007ad8:	2302      	movs	r3, #2
 8007ada:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8007adc:	2301      	movs	r3, #1
 8007ade:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8007ae0:	2301      	movs	r3, #1
 8007ae2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8007ae4:	2328      	movs	r3, #40	@ 0x28
 8007ae6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8007ae8:	2307      	movs	r3, #7
 8007aea:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8007aec:	2302      	movs	r3, #2
 8007aee:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8007af0:	2302      	movs	r3, #2
 8007af2:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007af4:	f107 0314 	add.w	r3, r7, #20
 8007af8:	4618      	mov	r0, r3
 8007afa:	f002 fbed 	bl	800a2d8 <HAL_RCC_OscConfig>
 8007afe:	4603      	mov	r3, r0
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d001      	beq.n	8007b08 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8007b04:	f000 f8ac 	bl	8007c60 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8007b08:	230f      	movs	r3, #15
 8007b0a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8007b0c:	2303      	movs	r3, #3
 8007b0e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007b10:	2300      	movs	r3, #0
 8007b12:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8007b14:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007b18:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8007b1a:	2300      	movs	r3, #0
 8007b1c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8007b1e:	463b      	mov	r3, r7
 8007b20:	2104      	movs	r1, #4
 8007b22:	4618      	mov	r0, r3
 8007b24:	f003 f8da 	bl	800acdc <HAL_RCC_ClockConfig>
 8007b28:	4603      	mov	r3, r0
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d001      	beq.n	8007b32 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8007b2e:	f000 f897 	bl	8007c60 <Error_Handler>
  }
}
 8007b32:	bf00      	nop
 8007b34:	3758      	adds	r7, #88	@ 0x58
 8007b36:	46bd      	mov	sp, r7
 8007b38:	bd80      	pop	{r7, pc}

08007b3a <HAL_SPI_TxRxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007b3a:	b580      	push	{r7, lr}
 8007b3c:	b082      	sub	sp, #8
 8007b3e:	af00      	add	r7, sp, #0
 8007b40:	6078      	str	r0, [r7, #4]
    app_spi_isr_txrx_done(hspi);
 8007b42:	6878      	ldr	r0, [r7, #4]
 8007b44:	f7ff fc98 	bl	8007478 <app_spi_isr_txrx_done>
}
 8007b48:	bf00      	nop
 8007b4a:	3708      	adds	r7, #8
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	bd80      	pop	{r7, pc}

08007b50 <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b082      	sub	sp, #8
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
    if (hspi == NULL) return;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d013      	beq.n	8007b86 <HAL_SPI_ErrorCallback+0x36>
    if (hspi->Instance != APP_SPI_INSTANCE) return;
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	4a0c      	ldr	r2, [pc, #48]	@ (8007b94 <HAL_SPI_ErrorCallback+0x44>)
 8007b64:	4293      	cmp	r3, r2
 8007b66:	d110      	bne.n	8007b8a <HAL_SPI_ErrorCallback+0x3a>

    g_spi_last_error = hspi->ErrorCode;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007b6c:	4a0a      	ldr	r2, [pc, #40]	@ (8007b98 <HAL_SPI_ErrorCallback+0x48>)
 8007b6e:	6013      	str	r3, [r2, #0]
    g_spi_error_count++;
 8007b70:	4b0a      	ldr	r3, [pc, #40]	@ (8007b9c <HAL_SPI_ErrorCallback+0x4c>)
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	3301      	adds	r3, #1
 8007b76:	4a09      	ldr	r2, [pc, #36]	@ (8007b9c <HAL_SPI_ErrorCallback+0x4c>)
 8007b78:	6013      	str	r3, [r2, #0]

    /* Indicação visual simples para diagnóstico */
    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 8007b7a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8007b7e:	4808      	ldr	r0, [pc, #32]	@ (8007ba0 <HAL_SPI_ErrorCallback+0x50>)
 8007b80:	f001 fe1a 	bl	80097b8 <HAL_GPIO_TogglePin>
 8007b84:	e002      	b.n	8007b8c <HAL_SPI_ErrorCallback+0x3c>
    if (hspi == NULL) return;
 8007b86:	bf00      	nop
 8007b88:	e000      	b.n	8007b8c <HAL_SPI_ErrorCallback+0x3c>
    if (hspi->Instance != APP_SPI_INSTANCE) return;
 8007b8a:	bf00      	nop
}
 8007b8c:	3708      	adds	r7, #8
 8007b8e:	46bd      	mov	sp, r7
 8007b90:	bd80      	pop	{r7, pc}
 8007b92:	bf00      	nop
 8007b94:	40003800 	.word	0x40003800
 8007b98:	200030ac 	.word	0x200030ac
 8007b9c:	200030a8 	.word	0x200030a8
 8007ba0:	48000400 	.word	0x48000400

08007ba4 <HAL_GPIO_EXTI_Callback>:
 * - E-STOP (PC1): E-STOP imediato (pressionado = nível baixo)
 * - B2 (PC13): Toggle de escala de velocidade do eixo X (pressionado = baixo)
 * Observação: PC0 segue desabilitado como EXTI no board_config para não interferir no encoder Y.
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8007ba4:	b580      	push	{r7, lr}
 8007ba6:	b082      	sub	sp, #8
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	4603      	mov	r3, r0
 8007bac:	80fb      	strh	r3, [r7, #6]
    switch (GPIO_Pin) {
 8007bae:	88fb      	ldrh	r3, [r7, #6]
 8007bb0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007bb4:	d007      	beq.n	8007bc6 <HAL_GPIO_EXTI_Callback+0x22>
 8007bb6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007bba:	dc41      	bgt.n	8007c40 <HAL_GPIO_EXTI_Callback+0x9c>
 8007bbc:	2b01      	cmp	r3, #1
 8007bbe:	d016      	beq.n	8007bee <HAL_GPIO_EXTI_Callback+0x4a>
 8007bc0:	2b02      	cmp	r3, #2
 8007bc2:	d027      	beq.n	8007c14 <HAL_GPIO_EXTI_Callback+0x70>
        }
        break;
    case GPIO_PIN_2:
    default:
        /* Reservado para sensores PROX/limites; sem ação específica aqui */
        break;
 8007bc4:	e03c      	b.n	8007c40 <HAL_GPIO_EXTI_Callback+0x9c>
        if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_RESET) {
 8007bc6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8007bca:	4821      	ldr	r0, [pc, #132]	@ (8007c50 <HAL_GPIO_EXTI_Callback+0xac>)
 8007bcc:	f001 fda8 	bl	8009720 <HAL_GPIO_ReadPin>
 8007bd0:	4603      	mov	r3, r0
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d108      	bne.n	8007be8 <HAL_GPIO_EXTI_Callback+0x44>
            motion_test_b2_on_press();
 8007bd6:	f7fb f9af 	bl	8002f38 <motion_test_b2_on_press>
            HAL_TIM_Base_Start_IT(&htim6);
 8007bda:	481e      	ldr	r0, [pc, #120]	@ (8007c54 <HAL_GPIO_EXTI_Callback+0xb0>)
 8007bdc:	f005 fb3c 	bl	800d258 <HAL_TIM_Base_Start_IT>
            HAL_TIM_Base_Start_IT(&htim7);
 8007be0:	481d      	ldr	r0, [pc, #116]	@ (8007c58 <HAL_GPIO_EXTI_Callback+0xb4>)
 8007be2:	f005 fb39 	bl	800d258 <HAL_TIM_Base_Start_IT>
        break;
 8007be6:	e02e      	b.n	8007c46 <HAL_GPIO_EXTI_Callback+0xa2>
            motion_test_b2_on_release();
 8007be8:	f7fb f9bc 	bl	8002f64 <motion_test_b2_on_release>
        break;
 8007bec:	e02b      	b.n	8007c46 <HAL_GPIO_EXTI_Callback+0xa2>
        if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0) == GPIO_PIN_RESET) {
 8007bee:	2101      	movs	r1, #1
 8007bf0:	4817      	ldr	r0, [pc, #92]	@ (8007c50 <HAL_GPIO_EXTI_Callback+0xac>)
 8007bf2:	f001 fd95 	bl	8009720 <HAL_GPIO_ReadPin>
 8007bf6:	4603      	mov	r3, r0
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d108      	bne.n	8007c0e <HAL_GPIO_EXTI_Callback+0x6a>
            motion_test_b2_on_press();
 8007bfc:	f7fb f99c 	bl	8002f38 <motion_test_b2_on_press>
            HAL_TIM_Base_Start_IT(&htim6);
 8007c00:	4814      	ldr	r0, [pc, #80]	@ (8007c54 <HAL_GPIO_EXTI_Callback+0xb0>)
 8007c02:	f005 fb29 	bl	800d258 <HAL_TIM_Base_Start_IT>
            HAL_TIM_Base_Start_IT(&htim7);
 8007c06:	4814      	ldr	r0, [pc, #80]	@ (8007c58 <HAL_GPIO_EXTI_Callback+0xb4>)
 8007c08:	f005 fb26 	bl	800d258 <HAL_TIM_Base_Start_IT>
        break;
 8007c0c:	e01b      	b.n	8007c46 <HAL_GPIO_EXTI_Callback+0xa2>
            motion_test_b2_on_release();
 8007c0e:	f7fb f9a9 	bl	8002f64 <motion_test_b2_on_release>
        break;
 8007c12:	e018      	b.n	8007c46 <HAL_GPIO_EXTI_Callback+0xa2>
        if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1) == GPIO_PIN_RESET) {
 8007c14:	2102      	movs	r1, #2
 8007c16:	480e      	ldr	r0, [pc, #56]	@ (8007c50 <HAL_GPIO_EXTI_Callback+0xac>)
 8007c18:	f001 fd82 	bl	8009720 <HAL_GPIO_ReadPin>
 8007c1c:	4603      	mov	r3, r0
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d110      	bne.n	8007c44 <HAL_GPIO_EXTI_Callback+0xa0>
            safety_estop_assert();
 8007c22:	f7ff f901 	bl	8006e28 <safety_estop_assert>
            motion_emergency_stop();
 8007c26:	f7ff f85d 	bl	8006ce4 <motion_emergency_stop>
            HAL_TIM_Base_Stop_IT(&htim6);
 8007c2a:	480a      	ldr	r0, [pc, #40]	@ (8007c54 <HAL_GPIO_EXTI_Callback+0xb0>)
 8007c2c:	f005 fbc8 	bl	800d3c0 <HAL_TIM_Base_Stop_IT>
            HAL_TIM_Base_Stop_IT(&htim7);
 8007c30:	4809      	ldr	r0, [pc, #36]	@ (8007c58 <HAL_GPIO_EXTI_Callback+0xb4>)
 8007c32:	f005 fbc5 	bl	800d3c0 <HAL_TIM_Base_Stop_IT>
            HAL_TIM_PWM_Stop(&htim15, TIM_CHANNEL_1);
 8007c36:	2100      	movs	r1, #0
 8007c38:	4808      	ldr	r0, [pc, #32]	@ (8007c5c <HAL_GPIO_EXTI_Callback+0xb8>)
 8007c3a:	f005 ff05 	bl	800da48 <HAL_TIM_PWM_Stop>
        break;
 8007c3e:	e001      	b.n	8007c44 <HAL_GPIO_EXTI_Callback+0xa0>
        break;
 8007c40:	bf00      	nop
 8007c42:	e000      	b.n	8007c46 <HAL_GPIO_EXTI_Callback+0xa2>
        break;
 8007c44:	bf00      	nop
    }
}
 8007c46:	bf00      	nop
 8007c48:	3708      	adds	r7, #8
 8007c4a:	46bd      	mov	sp, r7
 8007c4c:	bd80      	pop	{r7, pc}
 8007c4e:	bf00      	nop
 8007c50:	48000800 	.word	0x48000800
 8007c54:	20003240 	.word	0x20003240
 8007c58:	2000328c 	.word	0x2000328c
 8007c5c:	200032d8 	.word	0x200032d8

08007c60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007c60:	b580      	push	{r7, lr}
 8007c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
#if LOG_ENABLE
	log_event_ids(LOG_SVC_APP, LOG_STATE_ERROR, -1);
 8007c64:	f04f 32ff 	mov.w	r2, #4294967295
 8007c68:	2164      	movs	r1, #100	@ 0x64
 8007c6a:	2000      	movs	r0, #0
 8007c6c:	f7fa fe94 	bl	8002998 <log_event_ids>
	log_event_names("app", "error", "Error_Handler");
 8007c70:	4a04      	ldr	r2, [pc, #16]	@ (8007c84 <Error_Handler+0x24>)
 8007c72:	4905      	ldr	r1, [pc, #20]	@ (8007c88 <Error_Handler+0x28>)
 8007c74:	4805      	ldr	r0, [pc, #20]	@ (8007c8c <Error_Handler+0x2c>)
 8007c76:	f7fa fea3 	bl	80029c0 <log_event_names>
  __ASM volatile ("cpsid i" : : : "memory");
 8007c7a:	b672      	cpsid	i
}
 8007c7c:	bf00      	nop
#endif
	__disable_irq();
	while (1) {
 8007c7e:	bf00      	nop
 8007c80:	e7fd      	b.n	8007c7e <Error_Handler+0x1e>
 8007c82:	bf00      	nop
 8007c84:	080129fc 	.word	0x080129fc
 8007c88:	08012a0c 	.word	0x08012a0c
 8007c8c:	08012a14 	.word	0x08012a14

08007c90 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8007c90:	b480      	push	{r7}
 8007c92:	b083      	sub	sp, #12
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	6078      	str	r0, [r7, #4]
 8007c98:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	/* User can add his own implementation to report the file name and line number,
	 ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8007c9a:	bf00      	nop
 8007c9c:	370c      	adds	r7, #12
 8007c9e:	46bd      	mov	sp, r7
 8007ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca4:	4770      	bx	lr
	...

08007ca8 <MX_SPI2_Init>:
DMA_HandleTypeDef hdma_spi2_rx;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8007ca8:	b580      	push	{r7, lr}
 8007caa:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8007cac:	4b18      	ldr	r3, [pc, #96]	@ (8007d10 <MX_SPI2_Init+0x68>)
 8007cae:	4a19      	ldr	r2, [pc, #100]	@ (8007d14 <MX_SPI2_Init+0x6c>)
 8007cb0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 8007cb2:	4b17      	ldr	r3, [pc, #92]	@ (8007d10 <MX_SPI2_Init+0x68>)
 8007cb4:	2200      	movs	r2, #0
 8007cb6:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8007cb8:	4b15      	ldr	r3, [pc, #84]	@ (8007d10 <MX_SPI2_Init+0x68>)
 8007cba:	2200      	movs	r2, #0
 8007cbc:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8007cbe:	4b14      	ldr	r3, [pc, #80]	@ (8007d10 <MX_SPI2_Init+0x68>)
 8007cc0:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8007cc4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8007cc6:	4b12      	ldr	r3, [pc, #72]	@ (8007d10 <MX_SPI2_Init+0x68>)
 8007cc8:	2202      	movs	r2, #2
 8007cca:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8007ccc:	4b10      	ldr	r3, [pc, #64]	@ (8007d10 <MX_SPI2_Init+0x68>)
 8007cce:	2201      	movs	r2, #1
 8007cd0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 8007cd2:	4b0f      	ldr	r3, [pc, #60]	@ (8007d10 <MX_SPI2_Init+0x68>)
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8007cd8:	4b0d      	ldr	r3, [pc, #52]	@ (8007d10 <MX_SPI2_Init+0x68>)
 8007cda:	2200      	movs	r2, #0
 8007cdc:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8007cde:	4b0c      	ldr	r3, [pc, #48]	@ (8007d10 <MX_SPI2_Init+0x68>)
 8007ce0:	2200      	movs	r2, #0
 8007ce2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007ce4:	4b0a      	ldr	r3, [pc, #40]	@ (8007d10 <MX_SPI2_Init+0x68>)
 8007ce6:	2200      	movs	r2, #0
 8007ce8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8007cea:	4b09      	ldr	r3, [pc, #36]	@ (8007d10 <MX_SPI2_Init+0x68>)
 8007cec:	2207      	movs	r2, #7
 8007cee:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8007cf0:	4b07      	ldr	r3, [pc, #28]	@ (8007d10 <MX_SPI2_Init+0x68>)
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8007cf6:	4b06      	ldr	r3, [pc, #24]	@ (8007d10 <MX_SPI2_Init+0x68>)
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8007cfc:	4804      	ldr	r0, [pc, #16]	@ (8007d10 <MX_SPI2_Init+0x68>)
 8007cfe:	f004 fa39 	bl	800c174 <HAL_SPI_Init>
 8007d02:	4603      	mov	r3, r0
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d001      	beq.n	8007d0c <MX_SPI2_Init+0x64>
  {
    Error_Handler();
 8007d08:	f7ff ffaa 	bl	8007c60 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8007d0c:	bf00      	nop
 8007d0e:	bd80      	pop	{r7, pc}
 8007d10:	200030b0 	.word	0x200030b0
 8007d14:	40003800 	.word	0x40003800

08007d18 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8007d18:	b580      	push	{r7, lr}
 8007d1a:	b08a      	sub	sp, #40	@ 0x28
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007d20:	f107 0314 	add.w	r3, r7, #20
 8007d24:	2200      	movs	r2, #0
 8007d26:	601a      	str	r2, [r3, #0]
 8007d28:	605a      	str	r2, [r3, #4]
 8007d2a:	609a      	str	r2, [r3, #8]
 8007d2c:	60da      	str	r2, [r3, #12]
 8007d2e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	4a44      	ldr	r2, [pc, #272]	@ (8007e48 <HAL_SPI_MspInit+0x130>)
 8007d36:	4293      	cmp	r3, r2
 8007d38:	f040 8082 	bne.w	8007e40 <HAL_SPI_MspInit+0x128>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8007d3c:	4b43      	ldr	r3, [pc, #268]	@ (8007e4c <HAL_SPI_MspInit+0x134>)
 8007d3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d40:	4a42      	ldr	r2, [pc, #264]	@ (8007e4c <HAL_SPI_MspInit+0x134>)
 8007d42:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007d46:	6593      	str	r3, [r2, #88]	@ 0x58
 8007d48:	4b40      	ldr	r3, [pc, #256]	@ (8007e4c <HAL_SPI_MspInit+0x134>)
 8007d4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d4c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007d50:	613b      	str	r3, [r7, #16]
 8007d52:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8007d54:	4b3d      	ldr	r3, [pc, #244]	@ (8007e4c <HAL_SPI_MspInit+0x134>)
 8007d56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d58:	4a3c      	ldr	r2, [pc, #240]	@ (8007e4c <HAL_SPI_MspInit+0x134>)
 8007d5a:	f043 0308 	orr.w	r3, r3, #8
 8007d5e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007d60:	4b3a      	ldr	r3, [pc, #232]	@ (8007e4c <HAL_SPI_MspInit+0x134>)
 8007d62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d64:	f003 0308 	and.w	r3, r3, #8
 8007d68:	60fb      	str	r3, [r7, #12]
 8007d6a:	68fb      	ldr	r3, [r7, #12]
    PD0     ------> SPI2_NSS
    PD1     ------> SPI2_SCK
    PD3     ------> SPI2_MISO
    PD4     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4;
 8007d6c:	231b      	movs	r3, #27
 8007d6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007d70:	2302      	movs	r3, #2
 8007d72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007d74:	2300      	movs	r3, #0
 8007d76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007d78:	2303      	movs	r3, #3
 8007d7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8007d7c:	2305      	movs	r3, #5
 8007d7e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007d80:	f107 0314 	add.w	r3, r7, #20
 8007d84:	4619      	mov	r1, r3
 8007d86:	4832      	ldr	r0, [pc, #200]	@ (8007e50 <HAL_SPI_MspInit+0x138>)
 8007d88:	f001 fa3e 	bl	8009208 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Channel4;
 8007d8c:	4b31      	ldr	r3, [pc, #196]	@ (8007e54 <HAL_SPI_MspInit+0x13c>)
 8007d8e:	4a32      	ldr	r2, [pc, #200]	@ (8007e58 <HAL_SPI_MspInit+0x140>)
 8007d90:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_1;
 8007d92:	4b30      	ldr	r3, [pc, #192]	@ (8007e54 <HAL_SPI_MspInit+0x13c>)
 8007d94:	2201      	movs	r2, #1
 8007d96:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007d98:	4b2e      	ldr	r3, [pc, #184]	@ (8007e54 <HAL_SPI_MspInit+0x13c>)
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007d9e:	4b2d      	ldr	r3, [pc, #180]	@ (8007e54 <HAL_SPI_MspInit+0x13c>)
 8007da0:	2200      	movs	r2, #0
 8007da2:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8007da4:	4b2b      	ldr	r3, [pc, #172]	@ (8007e54 <HAL_SPI_MspInit+0x13c>)
 8007da6:	2280      	movs	r2, #128	@ 0x80
 8007da8:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007daa:	4b2a      	ldr	r3, [pc, #168]	@ (8007e54 <HAL_SPI_MspInit+0x13c>)
 8007dac:	2200      	movs	r2, #0
 8007dae:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007db0:	4b28      	ldr	r3, [pc, #160]	@ (8007e54 <HAL_SPI_MspInit+0x13c>)
 8007db2:	2200      	movs	r2, #0
 8007db4:	619a      	str	r2, [r3, #24]
    /* Ajuste: usar modo NORMAL para permitir reinício explícito por rodada */
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8007db6:	4b27      	ldr	r3, [pc, #156]	@ (8007e54 <HAL_SPI_MspInit+0x13c>)
 8007db8:	2200      	movs	r2, #0
 8007dba:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8007dbc:	4b25      	ldr	r3, [pc, #148]	@ (8007e54 <HAL_SPI_MspInit+0x13c>)
 8007dbe:	2200      	movs	r2, #0
 8007dc0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8007dc2:	4824      	ldr	r0, [pc, #144]	@ (8007e54 <HAL_SPI_MspInit+0x13c>)
 8007dc4:	f000 feda 	bl	8008b7c <HAL_DMA_Init>
 8007dc8:	4603      	mov	r3, r0
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d001      	beq.n	8007dd2 <HAL_SPI_MspInit+0xba>
    {
      Error_Handler();
 8007dce:	f7ff ff47 	bl	8007c60 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	4a1f      	ldr	r2, [pc, #124]	@ (8007e54 <HAL_SPI_MspInit+0x13c>)
 8007dd6:	659a      	str	r2, [r3, #88]	@ 0x58
 8007dd8:	4a1e      	ldr	r2, [pc, #120]	@ (8007e54 <HAL_SPI_MspInit+0x13c>)
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel5;
 8007dde:	4b1f      	ldr	r3, [pc, #124]	@ (8007e5c <HAL_SPI_MspInit+0x144>)
 8007de0:	4a1f      	ldr	r2, [pc, #124]	@ (8007e60 <HAL_SPI_MspInit+0x148>)
 8007de2:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_1;
 8007de4:	4b1d      	ldr	r3, [pc, #116]	@ (8007e5c <HAL_SPI_MspInit+0x144>)
 8007de6:	2201      	movs	r2, #1
 8007de8:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007dea:	4b1c      	ldr	r3, [pc, #112]	@ (8007e5c <HAL_SPI_MspInit+0x144>)
 8007dec:	2210      	movs	r2, #16
 8007dee:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007df0:	4b1a      	ldr	r3, [pc, #104]	@ (8007e5c <HAL_SPI_MspInit+0x144>)
 8007df2:	2200      	movs	r2, #0
 8007df4:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8007df6:	4b19      	ldr	r3, [pc, #100]	@ (8007e5c <HAL_SPI_MspInit+0x144>)
 8007df8:	2280      	movs	r2, #128	@ 0x80
 8007dfa:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007dfc:	4b17      	ldr	r3, [pc, #92]	@ (8007e5c <HAL_SPI_MspInit+0x144>)
 8007dfe:	2200      	movs	r2, #0
 8007e00:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007e02:	4b16      	ldr	r3, [pc, #88]	@ (8007e5c <HAL_SPI_MspInit+0x144>)
 8007e04:	2200      	movs	r2, #0
 8007e06:	619a      	str	r2, [r3, #24]
    /* Ajuste: usar modo NORMAL no TX para cargas de tamanho variável */
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8007e08:	4b14      	ldr	r3, [pc, #80]	@ (8007e5c <HAL_SPI_MspInit+0x144>)
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8007e0e:	4b13      	ldr	r3, [pc, #76]	@ (8007e5c <HAL_SPI_MspInit+0x144>)
 8007e10:	2200      	movs	r2, #0
 8007e12:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8007e14:	4811      	ldr	r0, [pc, #68]	@ (8007e5c <HAL_SPI_MspInit+0x144>)
 8007e16:	f000 feb1 	bl	8008b7c <HAL_DMA_Init>
 8007e1a:	4603      	mov	r3, r0
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d001      	beq.n	8007e24 <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 8007e20:	f7ff ff1e 	bl	8007c60 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	4a0d      	ldr	r2, [pc, #52]	@ (8007e5c <HAL_SPI_MspInit+0x144>)
 8007e28:	655a      	str	r2, [r3, #84]	@ 0x54
 8007e2a:	4a0c      	ldr	r2, [pc, #48]	@ (8007e5c <HAL_SPI_MspInit+0x144>)
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8007e30:	2200      	movs	r2, #0
 8007e32:	2100      	movs	r1, #0
 8007e34:	2024      	movs	r0, #36	@ 0x24
 8007e36:	f000 fe51 	bl	8008adc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8007e3a:	2024      	movs	r0, #36	@ 0x24
 8007e3c:	f000 fe7a 	bl	8008b34 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8007e40:	bf00      	nop
 8007e42:	3728      	adds	r7, #40	@ 0x28
 8007e44:	46bd      	mov	sp, r7
 8007e46:	bd80      	pop	{r7, pc}
 8007e48:	40003800 	.word	0x40003800
 8007e4c:	40021000 	.word	0x40021000
 8007e50:	48000c00 	.word	0x48000c00
 8007e54:	20003114 	.word	0x20003114
 8007e58:	40020044 	.word	0x40020044
 8007e5c:	2000315c 	.word	0x2000315c
 8007e60:	40020058 	.word	0x40020058

08007e64 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007e64:	b480      	push	{r7}
 8007e66:	b083      	sub	sp, #12
 8007e68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007e6a:	4b0f      	ldr	r3, [pc, #60]	@ (8007ea8 <HAL_MspInit+0x44>)
 8007e6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007e6e:	4a0e      	ldr	r2, [pc, #56]	@ (8007ea8 <HAL_MspInit+0x44>)
 8007e70:	f043 0301 	orr.w	r3, r3, #1
 8007e74:	6613      	str	r3, [r2, #96]	@ 0x60
 8007e76:	4b0c      	ldr	r3, [pc, #48]	@ (8007ea8 <HAL_MspInit+0x44>)
 8007e78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007e7a:	f003 0301 	and.w	r3, r3, #1
 8007e7e:	607b      	str	r3, [r7, #4]
 8007e80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007e82:	4b09      	ldr	r3, [pc, #36]	@ (8007ea8 <HAL_MspInit+0x44>)
 8007e84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e86:	4a08      	ldr	r2, [pc, #32]	@ (8007ea8 <HAL_MspInit+0x44>)
 8007e88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007e8c:	6593      	str	r3, [r2, #88]	@ 0x58
 8007e8e:	4b06      	ldr	r3, [pc, #24]	@ (8007ea8 <HAL_MspInit+0x44>)
 8007e90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007e96:	603b      	str	r3, [r7, #0]
 8007e98:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007e9a:	bf00      	nop
 8007e9c:	370c      	adds	r7, #12
 8007e9e:	46bd      	mov	sp, r7
 8007ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea4:	4770      	bx	lr
 8007ea6:	bf00      	nop
 8007ea8:	40021000 	.word	0x40021000

08007eac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007eac:	b480      	push	{r7}
 8007eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8007eb0:	bf00      	nop
 8007eb2:	e7fd      	b.n	8007eb0 <NMI_Handler+0x4>

08007eb4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007eb4:	b480      	push	{r7}
 8007eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007eb8:	bf00      	nop
 8007eba:	e7fd      	b.n	8007eb8 <HardFault_Handler+0x4>

08007ebc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007ebc:	b480      	push	{r7}
 8007ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007ec0:	bf00      	nop
 8007ec2:	e7fd      	b.n	8007ec0 <MemManage_Handler+0x4>

08007ec4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007ec4:	b480      	push	{r7}
 8007ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007ec8:	bf00      	nop
 8007eca:	e7fd      	b.n	8007ec8 <BusFault_Handler+0x4>

08007ecc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007ecc:	b480      	push	{r7}
 8007ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007ed0:	bf00      	nop
 8007ed2:	e7fd      	b.n	8007ed0 <UsageFault_Handler+0x4>

08007ed4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8007ed4:	b480      	push	{r7}
 8007ed6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007ed8:	bf00      	nop
 8007eda:	46bd      	mov	sp, r7
 8007edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee0:	4770      	bx	lr

08007ee2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007ee2:	b480      	push	{r7}
 8007ee4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007ee6:	bf00      	nop
 8007ee8:	46bd      	mov	sp, r7
 8007eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eee:	4770      	bx	lr

08007ef0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8007ef0:	b480      	push	{r7}
 8007ef2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007ef4:	bf00      	nop
 8007ef6:	46bd      	mov	sp, r7
 8007ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efc:	4770      	bx	lr

08007efe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007efe:	b580      	push	{r7, lr}
 8007f00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007f02:	f000 fcdb 	bl	80088bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007f06:	bf00      	nop
 8007f08:	bd80      	pop	{r7, pc}
	...

08007f0c <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8007f0c:	b580      	push	{r7, lr}
 8007f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8007f10:	4802      	ldr	r0, [pc, #8]	@ (8007f1c <DMA1_Channel4_IRQHandler+0x10>)
 8007f12:	f001 f89a 	bl	800904a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8007f16:	bf00      	nop
 8007f18:	bd80      	pop	{r7, pc}
 8007f1a:	bf00      	nop
 8007f1c:	20003114 	.word	0x20003114

08007f20 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8007f20:	b580      	push	{r7, lr}
 8007f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8007f24:	4802      	ldr	r0, [pc, #8]	@ (8007f30 <DMA1_Channel5_IRQHandler+0x10>)
 8007f26:	f001 f890 	bl	800904a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8007f2a:	bf00      	nop
 8007f2c:	bd80      	pop	{r7, pc}
 8007f2e:	bf00      	nop
 8007f30:	2000315c 	.word	0x2000315c

08007f34 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8007f34:	b580      	push	{r7, lr}
 8007f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8007f38:	4802      	ldr	r0, [pc, #8]	@ (8007f44 <SPI2_IRQHandler+0x10>)
 8007f3a:	f004 fcad 	bl	800c898 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8007f3e:	bf00      	nop
 8007f40:	bd80      	pop	{r7, pc}
 8007f42:	bf00      	nop
 8007f44:	200030b0 	.word	0x200030b0

08007f48 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8007f48:	b580      	push	{r7, lr}
 8007f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8007f4c:	4802      	ldr	r0, [pc, #8]	@ (8007f58 <TIM6_DAC_IRQHandler+0x10>)
 8007f4e:	f006 f92f 	bl	800e1b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8007f52:	bf00      	nop
 8007f54:	bd80      	pop	{r7, pc}
 8007f56:	bf00      	nop
 8007f58:	20003240 	.word	0x20003240

08007f5c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8007f5c:	b580      	push	{r7, lr}
 8007f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8007f60:	4802      	ldr	r0, [pc, #8]	@ (8007f6c <TIM7_IRQHandler+0x10>)
 8007f62:	f006 f925 	bl	800e1b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8007f66:	bf00      	nop
 8007f68:	bd80      	pop	{r7, pc}
 8007f6a:	bf00      	nop
 8007f6c:	2000328c 	.word	0x2000328c

08007f70 <LPTIM1_IRQHandler>:

/**
  * @brief This function handles LPTIM1 global interrupt.
  */
void LPTIM1_IRQHandler(void)
{
 8007f70:	b580      	push	{r7, lr}
 8007f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM1_IRQn 0 */

  /* USER CODE END LPTIM1_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim1);
 8007f74:	4802      	ldr	r0, [pc, #8]	@ (8007f80 <LPTIM1_IRQHandler+0x10>)
 8007f76:	f001 ff1f 	bl	8009db8 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM1_IRQn 1 */

  /* USER CODE END LPTIM1_IRQn 1 */
}
 8007f7a:	bf00      	nop
 8007f7c:	bd80      	pop	{r7, pc}
 8007f7e:	bf00      	nop
 8007f80:	20003070 	.word	0x20003070

08007f84 <EXTI0_IRQHandler>:

/* USER CODE BEGIN 1 */
void EXTI0_IRQHandler(void)
{
 8007f84:	b580      	push	{r7, lr}
 8007f86:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8007f88:	2001      	movs	r0, #1
 8007f8a:	f001 fc37 	bl	80097fc <HAL_GPIO_EXTI_IRQHandler>
}
 8007f8e:	bf00      	nop
 8007f90:	bd80      	pop	{r7, pc}

08007f92 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8007f92:	b580      	push	{r7, lr}
 8007f94:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8007f96:	2002      	movs	r0, #2
 8007f98:	f001 fc30 	bl	80097fc <HAL_GPIO_EXTI_IRQHandler>
}
 8007f9c:	bf00      	nop
 8007f9e:	bd80      	pop	{r7, pc}

08007fa0 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8007fa0:	b580      	push	{r7, lr}
 8007fa2:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8007fa4:	2004      	movs	r0, #4
 8007fa6:	f001 fc29 	bl	80097fc <HAL_GPIO_EXTI_IRQHandler>
}
 8007faa:	bf00      	nop
 8007fac:	bd80      	pop	{r7, pc}

08007fae <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8007fae:	b580      	push	{r7, lr}
 8007fb0:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8007fb2:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8007fb6:	f001 fc21 	bl	80097fc <HAL_GPIO_EXTI_IRQHandler>
}
 8007fba:	bf00      	nop
 8007fbc:	bd80      	pop	{r7, pc}

08007fbe <_read>:
	_kill(status, -1);
	while (1) {
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len) {
 8007fbe:	b580      	push	{r7, lr}
 8007fc0:	b086      	sub	sp, #24
 8007fc2:	af00      	add	r7, sp, #0
 8007fc4:	60f8      	str	r0, [r7, #12]
 8007fc6:	60b9      	str	r1, [r7, #8]
 8007fc8:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8007fca:	2300      	movs	r3, #0
 8007fcc:	617b      	str	r3, [r7, #20]
 8007fce:	e00a      	b.n	8007fe6 <_read+0x28>
		*ptr++ = __io_getchar();
 8007fd0:	f3af 8000 	nop.w
 8007fd4:	4601      	mov	r1, r0
 8007fd6:	68bb      	ldr	r3, [r7, #8]
 8007fd8:	1c5a      	adds	r2, r3, #1
 8007fda:	60ba      	str	r2, [r7, #8]
 8007fdc:	b2ca      	uxtb	r2, r1
 8007fde:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8007fe0:	697b      	ldr	r3, [r7, #20]
 8007fe2:	3301      	adds	r3, #1
 8007fe4:	617b      	str	r3, [r7, #20]
 8007fe6:	697a      	ldr	r2, [r7, #20]
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	429a      	cmp	r2, r3
 8007fec:	dbf0      	blt.n	8007fd0 <_read+0x12>
	}

	return len;
 8007fee:	687b      	ldr	r3, [r7, #4]
}
 8007ff0:	4618      	mov	r0, r3
 8007ff2:	3718      	adds	r7, #24
 8007ff4:	46bd      	mov	sp, r7
 8007ff6:	bd80      	pop	{r7, pc}

08007ff8 <_close>:
		__io_putchar(*ptr++);
	}
	return len;
}

int _close(int file) {
 8007ff8:	b480      	push	{r7}
 8007ffa:	b083      	sub	sp, #12
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	6078      	str	r0, [r7, #4]
	(void) file;
	return -1;
 8008000:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008004:	4618      	mov	r0, r3
 8008006:	370c      	adds	r7, #12
 8008008:	46bd      	mov	sp, r7
 800800a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800800e:	4770      	bx	lr

08008010 <_fstat>:

int _fstat(int file, struct stat *st) {
 8008010:	b480      	push	{r7}
 8008012:	b083      	sub	sp, #12
 8008014:	af00      	add	r7, sp, #0
 8008016:	6078      	str	r0, [r7, #4]
 8008018:	6039      	str	r1, [r7, #0]
	(void) file;
	st->st_mode = S_IFCHR;
 800801a:	683b      	ldr	r3, [r7, #0]
 800801c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8008020:	605a      	str	r2, [r3, #4]
	return 0;
 8008022:	2300      	movs	r3, #0
}
 8008024:	4618      	mov	r0, r3
 8008026:	370c      	adds	r7, #12
 8008028:	46bd      	mov	sp, r7
 800802a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802e:	4770      	bx	lr

08008030 <_isatty>:

int _isatty(int file) {
 8008030:	b480      	push	{r7}
 8008032:	b083      	sub	sp, #12
 8008034:	af00      	add	r7, sp, #0
 8008036:	6078      	str	r0, [r7, #4]
	(void) file;
	return 1;
 8008038:	2301      	movs	r3, #1
}
 800803a:	4618      	mov	r0, r3
 800803c:	370c      	adds	r7, #12
 800803e:	46bd      	mov	sp, r7
 8008040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008044:	4770      	bx	lr

08008046 <_lseek>:

int _lseek(int file, int ptr, int dir) {
 8008046:	b480      	push	{r7}
 8008048:	b085      	sub	sp, #20
 800804a:	af00      	add	r7, sp, #0
 800804c:	60f8      	str	r0, [r7, #12]
 800804e:	60b9      	str	r1, [r7, #8]
 8008050:	607a      	str	r2, [r7, #4]
	(void) file;
	(void) ptr;
	(void) dir;
	return 0;
 8008052:	2300      	movs	r3, #0
}
 8008054:	4618      	mov	r0, r3
 8008056:	3714      	adds	r7, #20
 8008058:	46bd      	mov	sp, r7
 800805a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800805e:	4770      	bx	lr

08008060 <_sbrk>:
 * reserved size, please increase the '_Min_Stack_Size'.
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void* _sbrk(ptrdiff_t incr) {
 8008060:	b580      	push	{r7, lr}
 8008062:	b086      	sub	sp, #24
 8008064:	af00      	add	r7, sp, #0
 8008066:	6078      	str	r0, [r7, #4]
	extern uint8_t _end; /* Symbol defined in the linker script */
	extern uint8_t _estack; /* Symbol defined in the linker script */
	extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
	const uint32_t stack_limit = (uint32_t) &_estack
 8008068:	4a14      	ldr	r2, [pc, #80]	@ (80080bc <_sbrk+0x5c>)
			- (uint32_t) &_Min_Stack_Size;
 800806a:	4b15      	ldr	r3, [pc, #84]	@ (80080c0 <_sbrk+0x60>)
	const uint32_t stack_limit = (uint32_t) &_estack
 800806c:	1ad3      	subs	r3, r2, r3
 800806e:	617b      	str	r3, [r7, #20]
	const uint8_t *max_heap = (uint8_t*) stack_limit;
 8008070:	697b      	ldr	r3, [r7, #20]
 8008072:	613b      	str	r3, [r7, #16]
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 8008074:	4b13      	ldr	r3, [pc, #76]	@ (80080c4 <_sbrk+0x64>)
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	2b00      	cmp	r3, #0
 800807a:	d102      	bne.n	8008082 <_sbrk+0x22>
		__sbrk_heap_end = &_end;
 800807c:	4b11      	ldr	r3, [pc, #68]	@ (80080c4 <_sbrk+0x64>)
 800807e:	4a12      	ldr	r2, [pc, #72]	@ (80080c8 <_sbrk+0x68>)
 8008080:	601a      	str	r2, [r3, #0]
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 8008082:	4b10      	ldr	r3, [pc, #64]	@ (80080c4 <_sbrk+0x64>)
 8008084:	681a      	ldr	r2, [r3, #0]
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	4413      	add	r3, r2
 800808a:	693a      	ldr	r2, [r7, #16]
 800808c:	429a      	cmp	r2, r3
 800808e:	d207      	bcs.n	80080a0 <_sbrk+0x40>
		errno = ENOMEM;
 8008090:	f009 fa7e 	bl	8011590 <__errno>
 8008094:	4603      	mov	r3, r0
 8008096:	220c      	movs	r2, #12
 8008098:	601a      	str	r2, [r3, #0]
		return (void*) -1;
 800809a:	f04f 33ff 	mov.w	r3, #4294967295
 800809e:	e009      	b.n	80080b4 <_sbrk+0x54>
	}

	prev_heap_end = __sbrk_heap_end;
 80080a0:	4b08      	ldr	r3, [pc, #32]	@ (80080c4 <_sbrk+0x64>)
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	60fb      	str	r3, [r7, #12]
	__sbrk_heap_end += incr;
 80080a6:	4b07      	ldr	r3, [pc, #28]	@ (80080c4 <_sbrk+0x64>)
 80080a8:	681a      	ldr	r2, [r3, #0]
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	4413      	add	r3, r2
 80080ae:	4a05      	ldr	r2, [pc, #20]	@ (80080c4 <_sbrk+0x64>)
 80080b0:	6013      	str	r3, [r2, #0]

	return (void*) prev_heap_end;
 80080b2:	68fb      	ldr	r3, [r7, #12]
}
 80080b4:	4618      	mov	r0, r3
 80080b6:	3718      	adds	r7, #24
 80080b8:	46bd      	mov	sp, r7
 80080ba:	bd80      	pop	{r7, pc}
 80080bc:	20018000 	.word	0x20018000
 80080c0:	00000400 	.word	0x00000400
 80080c4:	200031a4 	.word	0x200031a4
 80080c8:	20003500 	.word	0x20003500

080080cc <SystemInit>:
/**
 * @brief  Setup the microcontroller system.
 * @retval None
 */

void SystemInit(void) {
 80080cc:	b480      	push	{r7}
 80080ce:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 20U) | (3UL << 22U)); /* set CP10 and CP11 Full Access */
 80080d0:	4b06      	ldr	r3, [pc, #24]	@ (80080ec <SystemInit+0x20>)
 80080d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80080d6:	4a05      	ldr	r2, [pc, #20]	@ (80080ec <SystemInit+0x20>)
 80080d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80080dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80080e0:	bf00      	nop
 80080e2:	46bd      	mov	sp, r7
 80080e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e8:	4770      	bx	lr
 80080ea:	bf00      	nop
 80080ec:	e000ed00 	.word	0xe000ed00

080080f0 <MX_TIM3_Init>:
TIM_HandleTypeDef htim7;
TIM_HandleTypeDef htim15;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80080f0:	b580      	push	{r7, lr}
 80080f2:	b08c      	sub	sp, #48	@ 0x30
 80080f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80080f6:	f107 030c 	add.w	r3, r7, #12
 80080fa:	2224      	movs	r2, #36	@ 0x24
 80080fc:	2100      	movs	r1, #0
 80080fe:	4618      	mov	r0, r3
 8008100:	f009 f9e8 	bl	80114d4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008104:	463b      	mov	r3, r7
 8008106:	2200      	movs	r2, #0
 8008108:	601a      	str	r2, [r3, #0]
 800810a:	605a      	str	r2, [r3, #4]
 800810c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800810e:	4b21      	ldr	r3, [pc, #132]	@ (8008194 <MX_TIM3_Init+0xa4>)
 8008110:	4a21      	ldr	r2, [pc, #132]	@ (8008198 <MX_TIM3_Init+0xa8>)
 8008112:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8008114:	4b1f      	ldr	r3, [pc, #124]	@ (8008194 <MX_TIM3_Init+0xa4>)
 8008116:	2200      	movs	r2, #0
 8008118:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800811a:	4b1e      	ldr	r3, [pc, #120]	@ (8008194 <MX_TIM3_Init+0xa4>)
 800811c:	2200      	movs	r2, #0
 800811e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8008120:	4b1c      	ldr	r3, [pc, #112]	@ (8008194 <MX_TIM3_Init+0xa4>)
 8008122:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008126:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008128:	4b1a      	ldr	r3, [pc, #104]	@ (8008194 <MX_TIM3_Init+0xa4>)
 800812a:	2200      	movs	r2, #0
 800812c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800812e:	4b19      	ldr	r3, [pc, #100]	@ (8008194 <MX_TIM3_Init+0xa4>)
 8008130:	2200      	movs	r2, #0
 8008132:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8008134:	2301      	movs	r3, #1
 8008136:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8008138:	2300      	movs	r3, #0
 800813a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800813c:	2301      	movs	r3, #1
 800813e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8008140:	2300      	movs	r3, #0
 8008142:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8008144:	2300      	movs	r3, #0
 8008146:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8008148:	2300      	movs	r3, #0
 800814a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800814c:	2301      	movs	r3, #1
 800814e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8008150:	2300      	movs	r3, #0
 8008152:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8008154:	2300      	movs	r3, #0
 8008156:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8008158:	f107 030c 	add.w	r3, r7, #12
 800815c:	4619      	mov	r1, r3
 800815e:	480d      	ldr	r0, [pc, #52]	@ (8008194 <MX_TIM3_Init+0xa4>)
 8008160:	f005 fda6 	bl	800dcb0 <HAL_TIM_Encoder_Init>
 8008164:	4603      	mov	r3, r0
 8008166:	2b00      	cmp	r3, #0
 8008168:	d001      	beq.n	800816e <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 800816a:	f7ff fd79 	bl	8007c60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800816e:	2300      	movs	r3, #0
 8008170:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008172:	2300      	movs	r3, #0
 8008174:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8008176:	463b      	mov	r3, r7
 8008178:	4619      	mov	r1, r3
 800817a:	4806      	ldr	r0, [pc, #24]	@ (8008194 <MX_TIM3_Init+0xa4>)
 800817c:	f007 fc7c 	bl	800fa78 <HAL_TIMEx_MasterConfigSynchronization>
 8008180:	4603      	mov	r3, r0
 8008182:	2b00      	cmp	r3, #0
 8008184:	d001      	beq.n	800818a <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8008186:	f7ff fd6b 	bl	8007c60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800818a:	bf00      	nop
 800818c:	3730      	adds	r7, #48	@ 0x30
 800818e:	46bd      	mov	sp, r7
 8008190:	bd80      	pop	{r7, pc}
 8008192:	bf00      	nop
 8008194:	200031a8 	.word	0x200031a8
 8008198:	40000400 	.word	0x40000400

0800819c <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 800819c:	b580      	push	{r7, lr}
 800819e:	b08c      	sub	sp, #48	@ 0x30
 80081a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80081a2:	f107 030c 	add.w	r3, r7, #12
 80081a6:	2224      	movs	r2, #36	@ 0x24
 80081a8:	2100      	movs	r1, #0
 80081aa:	4618      	mov	r0, r3
 80081ac:	f009 f992 	bl	80114d4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80081b0:	463b      	mov	r3, r7
 80081b2:	2200      	movs	r2, #0
 80081b4:	601a      	str	r2, [r3, #0]
 80081b6:	605a      	str	r2, [r3, #4]
 80081b8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80081ba:	4b21      	ldr	r3, [pc, #132]	@ (8008240 <MX_TIM5_Init+0xa4>)
 80081bc:	4a21      	ldr	r2, [pc, #132]	@ (8008244 <MX_TIM5_Init+0xa8>)
 80081be:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80081c0:	4b1f      	ldr	r3, [pc, #124]	@ (8008240 <MX_TIM5_Init+0xa4>)
 80081c2:	2200      	movs	r2, #0
 80081c4:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80081c6:	4b1e      	ldr	r3, [pc, #120]	@ (8008240 <MX_TIM5_Init+0xa4>)
 80081c8:	2200      	movs	r2, #0
 80081ca:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80081cc:	4b1c      	ldr	r3, [pc, #112]	@ (8008240 <MX_TIM5_Init+0xa4>)
 80081ce:	f04f 32ff 	mov.w	r2, #4294967295
 80081d2:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80081d4:	4b1a      	ldr	r3, [pc, #104]	@ (8008240 <MX_TIM5_Init+0xa4>)
 80081d6:	2200      	movs	r2, #0
 80081d8:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80081da:	4b19      	ldr	r3, [pc, #100]	@ (8008240 <MX_TIM5_Init+0xa4>)
 80081dc:	2200      	movs	r2, #0
 80081de:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80081e0:	2301      	movs	r3, #1
 80081e2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80081e4:	2300      	movs	r3, #0
 80081e6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80081e8:	2301      	movs	r3, #1
 80081ea:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80081ec:	2300      	movs	r3, #0
 80081ee:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80081f0:	2300      	movs	r3, #0
 80081f2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80081f4:	2300      	movs	r3, #0
 80081f6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80081f8:	2301      	movs	r3, #1
 80081fa:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80081fc:	2300      	movs	r3, #0
 80081fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8008200:	2300      	movs	r3, #0
 8008202:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8008204:	f107 030c 	add.w	r3, r7, #12
 8008208:	4619      	mov	r1, r3
 800820a:	480d      	ldr	r0, [pc, #52]	@ (8008240 <MX_TIM5_Init+0xa4>)
 800820c:	f005 fd50 	bl	800dcb0 <HAL_TIM_Encoder_Init>
 8008210:	4603      	mov	r3, r0
 8008212:	2b00      	cmp	r3, #0
 8008214:	d001      	beq.n	800821a <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 8008216:	f7ff fd23 	bl	8007c60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800821a:	2300      	movs	r3, #0
 800821c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800821e:	2300      	movs	r3, #0
 8008220:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8008222:	463b      	mov	r3, r7
 8008224:	4619      	mov	r1, r3
 8008226:	4806      	ldr	r0, [pc, #24]	@ (8008240 <MX_TIM5_Init+0xa4>)
 8008228:	f007 fc26 	bl	800fa78 <HAL_TIMEx_MasterConfigSynchronization>
 800822c:	4603      	mov	r3, r0
 800822e:	2b00      	cmp	r3, #0
 8008230:	d001      	beq.n	8008236 <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 8008232:	f7ff fd15 	bl	8007c60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8008236:	bf00      	nop
 8008238:	3730      	adds	r7, #48	@ 0x30
 800823a:	46bd      	mov	sp, r7
 800823c:	bd80      	pop	{r7, pc}
 800823e:	bf00      	nop
 8008240:	200031f4 	.word	0x200031f4
 8008244:	40000c00 	.word	0x40000c00

08008248 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8008248:	b580      	push	{r7, lr}
 800824a:	b084      	sub	sp, #16
 800824c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800824e:	1d3b      	adds	r3, r7, #4
 8008250:	2200      	movs	r2, #0
 8008252:	601a      	str	r2, [r3, #0]
 8008254:	605a      	str	r2, [r3, #4]
 8008256:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8008258:	4b14      	ldr	r3, [pc, #80]	@ (80082ac <MX_TIM6_Init+0x64>)
 800825a:	4a15      	ldr	r2, [pc, #84]	@ (80082b0 <MX_TIM6_Init+0x68>)
 800825c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 79;
 800825e:	4b13      	ldr	r3, [pc, #76]	@ (80082ac <MX_TIM6_Init+0x64>)
 8008260:	224f      	movs	r2, #79	@ 0x4f
 8008262:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008264:	4b11      	ldr	r3, [pc, #68]	@ (80082ac <MX_TIM6_Init+0x64>)
 8008266:	2200      	movs	r2, #0
 8008268:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 19;
 800826a:	4b10      	ldr	r3, [pc, #64]	@ (80082ac <MX_TIM6_Init+0x64>)
 800826c:	2213      	movs	r2, #19
 800826e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8008270:	4b0e      	ldr	r3, [pc, #56]	@ (80082ac <MX_TIM6_Init+0x64>)
 8008272:	2280      	movs	r2, #128	@ 0x80
 8008274:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8008276:	480d      	ldr	r0, [pc, #52]	@ (80082ac <MX_TIM6_Init+0x64>)
 8008278:	f004 fee4 	bl	800d044 <HAL_TIM_Base_Init>
 800827c:	4603      	mov	r3, r0
 800827e:	2b00      	cmp	r3, #0
 8008280:	d001      	beq.n	8008286 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8008282:	f7ff fced 	bl	8007c60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8008286:	2320      	movs	r3, #32
 8008288:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800828a:	2300      	movs	r3, #0
 800828c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800828e:	1d3b      	adds	r3, r7, #4
 8008290:	4619      	mov	r1, r3
 8008292:	4806      	ldr	r0, [pc, #24]	@ (80082ac <MX_TIM6_Init+0x64>)
 8008294:	f007 fbf0 	bl	800fa78 <HAL_TIMEx_MasterConfigSynchronization>
 8008298:	4603      	mov	r3, r0
 800829a:	2b00      	cmp	r3, #0
 800829c:	d001      	beq.n	80082a2 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800829e:	f7ff fcdf 	bl	8007c60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80082a2:	bf00      	nop
 80082a4:	3710      	adds	r7, #16
 80082a6:	46bd      	mov	sp, r7
 80082a8:	bd80      	pop	{r7, pc}
 80082aa:	bf00      	nop
 80082ac:	20003240 	.word	0x20003240
 80082b0:	40001000 	.word	0x40001000

080082b4 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 80082b4:	b580      	push	{r7, lr}
 80082b6:	b084      	sub	sp, #16
 80082b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80082ba:	1d3b      	adds	r3, r7, #4
 80082bc:	2200      	movs	r2, #0
 80082be:	601a      	str	r2, [r3, #0]
 80082c0:	605a      	str	r2, [r3, #4]
 80082c2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80082c4:	4b14      	ldr	r3, [pc, #80]	@ (8008318 <MX_TIM7_Init+0x64>)
 80082c6:	4a15      	ldr	r2, [pc, #84]	@ (800831c <MX_TIM7_Init+0x68>)
 80082c8:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 7999;
 80082ca:	4b13      	ldr	r3, [pc, #76]	@ (8008318 <MX_TIM7_Init+0x64>)
 80082cc:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 80082d0:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80082d2:	4b11      	ldr	r3, [pc, #68]	@ (8008318 <MX_TIM7_Init+0x64>)
 80082d4:	2200      	movs	r2, #0
 80082d6:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9;
 80082d8:	4b0f      	ldr	r3, [pc, #60]	@ (8008318 <MX_TIM7_Init+0x64>)
 80082da:	2209      	movs	r2, #9
 80082dc:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80082de:	4b0e      	ldr	r3, [pc, #56]	@ (8008318 <MX_TIM7_Init+0x64>)
 80082e0:	2280      	movs	r2, #128	@ 0x80
 80082e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80082e4:	480c      	ldr	r0, [pc, #48]	@ (8008318 <MX_TIM7_Init+0x64>)
 80082e6:	f004 fead 	bl	800d044 <HAL_TIM_Base_Init>
 80082ea:	4603      	mov	r3, r0
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d001      	beq.n	80082f4 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 80082f0:	f7ff fcb6 	bl	8007c60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80082f4:	2300      	movs	r3, #0
 80082f6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80082f8:	2300      	movs	r3, #0
 80082fa:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80082fc:	1d3b      	adds	r3, r7, #4
 80082fe:	4619      	mov	r1, r3
 8008300:	4805      	ldr	r0, [pc, #20]	@ (8008318 <MX_TIM7_Init+0x64>)
 8008302:	f007 fbb9 	bl	800fa78 <HAL_TIMEx_MasterConfigSynchronization>
 8008306:	4603      	mov	r3, r0
 8008308:	2b00      	cmp	r3, #0
 800830a:	d001      	beq.n	8008310 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 800830c:	f7ff fca8 	bl	8007c60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8008310:	bf00      	nop
 8008312:	3710      	adds	r7, #16
 8008314:	46bd      	mov	sp, r7
 8008316:	bd80      	pop	{r7, pc}
 8008318:	2000328c 	.word	0x2000328c
 800831c:	40001400 	.word	0x40001400

08008320 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8008320:	b580      	push	{r7, lr}
 8008322:	b09a      	sub	sp, #104	@ 0x68
 8008324:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8008326:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800832a:	2200      	movs	r2, #0
 800832c:	601a      	str	r2, [r3, #0]
 800832e:	605a      	str	r2, [r3, #4]
 8008330:	609a      	str	r2, [r3, #8]
 8008332:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008334:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8008338:	2200      	movs	r2, #0
 800833a:	601a      	str	r2, [r3, #0]
 800833c:	605a      	str	r2, [r3, #4]
 800833e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8008340:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8008344:	2200      	movs	r2, #0
 8008346:	601a      	str	r2, [r3, #0]
 8008348:	605a      	str	r2, [r3, #4]
 800834a:	609a      	str	r2, [r3, #8]
 800834c:	60da      	str	r2, [r3, #12]
 800834e:	611a      	str	r2, [r3, #16]
 8008350:	615a      	str	r2, [r3, #20]
 8008352:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8008354:	1d3b      	adds	r3, r7, #4
 8008356:	222c      	movs	r2, #44	@ 0x2c
 8008358:	2100      	movs	r1, #0
 800835a:	4618      	mov	r0, r3
 800835c:	f009 f8ba 	bl	80114d4 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8008360:	4b3e      	ldr	r3, [pc, #248]	@ (800845c <MX_TIM15_Init+0x13c>)
 8008362:	4a3f      	ldr	r2, [pc, #252]	@ (8008460 <MX_TIM15_Init+0x140>)
 8008364:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 8191;
 8008366:	4b3d      	ldr	r3, [pc, #244]	@ (800845c <MX_TIM15_Init+0x13c>)
 8008368:	f641 72ff 	movw	r2, #8191	@ 0x1fff
 800836c:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 800836e:	4b3b      	ldr	r3, [pc, #236]	@ (800845c <MX_TIM15_Init+0x13c>)
 8008370:	2200      	movs	r2, #0
 8008372:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 8008374:	4b39      	ldr	r3, [pc, #228]	@ (800845c <MX_TIM15_Init+0x13c>)
 8008376:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800837a:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800837c:	4b37      	ldr	r3, [pc, #220]	@ (800845c <MX_TIM15_Init+0x13c>)
 800837e:	2200      	movs	r2, #0
 8008380:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8008382:	4b36      	ldr	r3, [pc, #216]	@ (800845c <MX_TIM15_Init+0x13c>)
 8008384:	2200      	movs	r2, #0
 8008386:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008388:	4b34      	ldr	r3, [pc, #208]	@ (800845c <MX_TIM15_Init+0x13c>)
 800838a:	2200      	movs	r2, #0
 800838c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 800838e:	4833      	ldr	r0, [pc, #204]	@ (800845c <MX_TIM15_Init+0x13c>)
 8008390:	f004 fe58 	bl	800d044 <HAL_TIM_Base_Init>
 8008394:	4603      	mov	r3, r0
 8008396:	2b00      	cmp	r3, #0
 8008398:	d001      	beq.n	800839e <MX_TIM15_Init+0x7e>
  {
    Error_Handler();
 800839a:	f7ff fc61 	bl	8007c60 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800839e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80083a2:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 80083a4:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80083a8:	4619      	mov	r1, r3
 80083aa:	482c      	ldr	r0, [pc, #176]	@ (800845c <MX_TIM15_Init+0x13c>)
 80083ac:	f006 fada 	bl	800e964 <HAL_TIM_ConfigClockSource>
 80083b0:	4603      	mov	r3, r0
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d001      	beq.n	80083ba <MX_TIM15_Init+0x9a>
  {
    Error_Handler();
 80083b6:	f7ff fc53 	bl	8007c60 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 80083ba:	4828      	ldr	r0, [pc, #160]	@ (800845c <MX_TIM15_Init+0x13c>)
 80083bc:	f005 f880 	bl	800d4c0 <HAL_TIM_PWM_Init>
 80083c0:	4603      	mov	r3, r0
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d001      	beq.n	80083ca <MX_TIM15_Init+0xaa>
  {
    Error_Handler();
 80083c6:	f7ff fc4b 	bl	8007c60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80083ca:	2300      	movs	r3, #0
 80083cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80083ce:	2300      	movs	r3, #0
 80083d0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80083d2:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80083d6:	4619      	mov	r1, r3
 80083d8:	4820      	ldr	r0, [pc, #128]	@ (800845c <MX_TIM15_Init+0x13c>)
 80083da:	f007 fb4d 	bl	800fa78 <HAL_TIMEx_MasterConfigSynchronization>
 80083de:	4603      	mov	r3, r0
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d001      	beq.n	80083e8 <MX_TIM15_Init+0xc8>
  {
    Error_Handler();
 80083e4:	f7ff fc3c 	bl	8007c60 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80083e8:	2360      	movs	r3, #96	@ 0x60
 80083ea:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 80083ec:	2300      	movs	r3, #0
 80083ee:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80083f0:	2300      	movs	r3, #0
 80083f2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80083f4:	2300      	movs	r3, #0
 80083f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80083f8:	2300      	movs	r3, #0
 80083fa:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80083fc:	2300      	movs	r3, #0
 80083fe:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8008400:	2300      	movs	r3, #0
 8008402:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8008404:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8008408:	2200      	movs	r2, #0
 800840a:	4619      	mov	r1, r3
 800840c:	4813      	ldr	r0, [pc, #76]	@ (800845c <MX_TIM15_Init+0x13c>)
 800840e:	f005 ffd7 	bl	800e3c0 <HAL_TIM_PWM_ConfigChannel>
 8008412:	4603      	mov	r3, r0
 8008414:	2b00      	cmp	r3, #0
 8008416:	d001      	beq.n	800841c <MX_TIM15_Init+0xfc>
  {
    Error_Handler();
 8008418:	f7ff fc22 	bl	8007c60 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800841c:	2300      	movs	r3, #0
 800841e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8008420:	2300      	movs	r3, #0
 8008422:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8008424:	2300      	movs	r3, #0
 8008426:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8008428:	2300      	movs	r3, #0
 800842a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800842c:	2300      	movs	r3, #0
 800842e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8008430:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8008434:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8008436:	2300      	movs	r3, #0
 8008438:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 800843a:	1d3b      	adds	r3, r7, #4
 800843c:	4619      	mov	r1, r3
 800843e:	4807      	ldr	r0, [pc, #28]	@ (800845c <MX_TIM15_Init+0x13c>)
 8008440:	f007 fc70 	bl	800fd24 <HAL_TIMEx_ConfigBreakDeadTime>
 8008444:	4603      	mov	r3, r0
 8008446:	2b00      	cmp	r3, #0
 8008448:	d001      	beq.n	800844e <MX_TIM15_Init+0x12e>
  {
    Error_Handler();
 800844a:	f7ff fc09 	bl	8007c60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 800844e:	4803      	ldr	r0, [pc, #12]	@ (800845c <MX_TIM15_Init+0x13c>)
 8008450:	f000 f8d2 	bl	80085f8 <HAL_TIM_MspPostInit>

}
 8008454:	bf00      	nop
 8008456:	3768      	adds	r7, #104	@ 0x68
 8008458:	46bd      	mov	sp, r7
 800845a:	bd80      	pop	{r7, pc}
 800845c:	200032d8 	.word	0x200032d8
 8008460:	40014000 	.word	0x40014000

08008464 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8008464:	b580      	push	{r7, lr}
 8008466:	b08c      	sub	sp, #48	@ 0x30
 8008468:	af00      	add	r7, sp, #0
 800846a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800846c:	f107 031c 	add.w	r3, r7, #28
 8008470:	2200      	movs	r2, #0
 8008472:	601a      	str	r2, [r3, #0]
 8008474:	605a      	str	r2, [r3, #4]
 8008476:	609a      	str	r2, [r3, #8]
 8008478:	60da      	str	r2, [r3, #12]
 800847a:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	4a2f      	ldr	r2, [pc, #188]	@ (8008540 <HAL_TIM_Encoder_MspInit+0xdc>)
 8008482:	4293      	cmp	r3, r2
 8008484:	d129      	bne.n	80084da <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8008486:	4b2f      	ldr	r3, [pc, #188]	@ (8008544 <HAL_TIM_Encoder_MspInit+0xe0>)
 8008488:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800848a:	4a2e      	ldr	r2, [pc, #184]	@ (8008544 <HAL_TIM_Encoder_MspInit+0xe0>)
 800848c:	f043 0302 	orr.w	r3, r3, #2
 8008490:	6593      	str	r3, [r2, #88]	@ 0x58
 8008492:	4b2c      	ldr	r3, [pc, #176]	@ (8008544 <HAL_TIM_Encoder_MspInit+0xe0>)
 8008494:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008496:	f003 0302 	and.w	r3, r3, #2
 800849a:	61bb      	str	r3, [r7, #24]
 800849c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800849e:	4b29      	ldr	r3, [pc, #164]	@ (8008544 <HAL_TIM_Encoder_MspInit+0xe0>)
 80084a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80084a2:	4a28      	ldr	r2, [pc, #160]	@ (8008544 <HAL_TIM_Encoder_MspInit+0xe0>)
 80084a4:	f043 0301 	orr.w	r3, r3, #1
 80084a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80084aa:	4b26      	ldr	r3, [pc, #152]	@ (8008544 <HAL_TIM_Encoder_MspInit+0xe0>)
 80084ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80084ae:	f003 0301 	and.w	r3, r3, #1
 80084b2:	617b      	str	r3, [r7, #20]
 80084b4:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80084b6:	23c0      	movs	r3, #192	@ 0xc0
 80084b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80084ba:	2302      	movs	r3, #2
 80084bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80084be:	2300      	movs	r3, #0
 80084c0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80084c2:	2300      	movs	r3, #0
 80084c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80084c6:	2302      	movs	r3, #2
 80084c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80084ca:	f107 031c 	add.w	r3, r7, #28
 80084ce:	4619      	mov	r1, r3
 80084d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80084d4:	f000 fe98 	bl	8009208 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 80084d8:	e02d      	b.n	8008536 <HAL_TIM_Encoder_MspInit+0xd2>
  else if(tim_encoderHandle->Instance==TIM5)
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	4a1a      	ldr	r2, [pc, #104]	@ (8008548 <HAL_TIM_Encoder_MspInit+0xe4>)
 80084e0:	4293      	cmp	r3, r2
 80084e2:	d128      	bne.n	8008536 <HAL_TIM_Encoder_MspInit+0xd2>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80084e4:	4b17      	ldr	r3, [pc, #92]	@ (8008544 <HAL_TIM_Encoder_MspInit+0xe0>)
 80084e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084e8:	4a16      	ldr	r2, [pc, #88]	@ (8008544 <HAL_TIM_Encoder_MspInit+0xe0>)
 80084ea:	f043 0308 	orr.w	r3, r3, #8
 80084ee:	6593      	str	r3, [r2, #88]	@ 0x58
 80084f0:	4b14      	ldr	r3, [pc, #80]	@ (8008544 <HAL_TIM_Encoder_MspInit+0xe0>)
 80084f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084f4:	f003 0308 	and.w	r3, r3, #8
 80084f8:	613b      	str	r3, [r7, #16]
 80084fa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80084fc:	4b11      	ldr	r3, [pc, #68]	@ (8008544 <HAL_TIM_Encoder_MspInit+0xe0>)
 80084fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008500:	4a10      	ldr	r2, [pc, #64]	@ (8008544 <HAL_TIM_Encoder_MspInit+0xe0>)
 8008502:	f043 0301 	orr.w	r3, r3, #1
 8008506:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008508:	4b0e      	ldr	r3, [pc, #56]	@ (8008544 <HAL_TIM_Encoder_MspInit+0xe0>)
 800850a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800850c:	f003 0301 	and.w	r3, r3, #1
 8008510:	60fb      	str	r3, [r7, #12]
 8008512:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8008514:	2303      	movs	r3, #3
 8008516:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008518:	2302      	movs	r3, #2
 800851a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800851c:	2300      	movs	r3, #0
 800851e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008520:	2300      	movs	r3, #0
 8008522:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8008524:	2302      	movs	r3, #2
 8008526:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008528:	f107 031c 	add.w	r3, r7, #28
 800852c:	4619      	mov	r1, r3
 800852e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008532:	f000 fe69 	bl	8009208 <HAL_GPIO_Init>
}
 8008536:	bf00      	nop
 8008538:	3730      	adds	r7, #48	@ 0x30
 800853a:	46bd      	mov	sp, r7
 800853c:	bd80      	pop	{r7, pc}
 800853e:	bf00      	nop
 8008540:	40000400 	.word	0x40000400
 8008544:	40021000 	.word	0x40021000
 8008548:	40000c00 	.word	0x40000c00

0800854c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800854c:	b580      	push	{r7, lr}
 800854e:	b086      	sub	sp, #24
 8008550:	af00      	add	r7, sp, #0
 8008552:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	4a23      	ldr	r2, [pc, #140]	@ (80085e8 <HAL_TIM_Base_MspInit+0x9c>)
 800855a:	4293      	cmp	r3, r2
 800855c:	d114      	bne.n	8008588 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800855e:	4b23      	ldr	r3, [pc, #140]	@ (80085ec <HAL_TIM_Base_MspInit+0xa0>)
 8008560:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008562:	4a22      	ldr	r2, [pc, #136]	@ (80085ec <HAL_TIM_Base_MspInit+0xa0>)
 8008564:	f043 0310 	orr.w	r3, r3, #16
 8008568:	6593      	str	r3, [r2, #88]	@ 0x58
 800856a:	4b20      	ldr	r3, [pc, #128]	@ (80085ec <HAL_TIM_Base_MspInit+0xa0>)
 800856c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800856e:	f003 0310 	and.w	r3, r3, #16
 8008572:	617b      	str	r3, [r7, #20]
 8008574:	697b      	ldr	r3, [r7, #20]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8008576:	2200      	movs	r2, #0
 8008578:	2100      	movs	r1, #0
 800857a:	2036      	movs	r0, #54	@ 0x36
 800857c:	f000 faae 	bl	8008adc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8008580:	2036      	movs	r0, #54	@ 0x36
 8008582:	f000 fad7 	bl	8008b34 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 8008586:	e02a      	b.n	80085de <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM7)
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	4a18      	ldr	r2, [pc, #96]	@ (80085f0 <HAL_TIM_Base_MspInit+0xa4>)
 800858e:	4293      	cmp	r3, r2
 8008590:	d114      	bne.n	80085bc <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8008592:	4b16      	ldr	r3, [pc, #88]	@ (80085ec <HAL_TIM_Base_MspInit+0xa0>)
 8008594:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008596:	4a15      	ldr	r2, [pc, #84]	@ (80085ec <HAL_TIM_Base_MspInit+0xa0>)
 8008598:	f043 0320 	orr.w	r3, r3, #32
 800859c:	6593      	str	r3, [r2, #88]	@ 0x58
 800859e:	4b13      	ldr	r3, [pc, #76]	@ (80085ec <HAL_TIM_Base_MspInit+0xa0>)
 80085a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80085a2:	f003 0320 	and.w	r3, r3, #32
 80085a6:	613b      	str	r3, [r7, #16]
 80085a8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80085aa:	2200      	movs	r2, #0
 80085ac:	2100      	movs	r1, #0
 80085ae:	2037      	movs	r0, #55	@ 0x37
 80085b0:	f000 fa94 	bl	8008adc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80085b4:	2037      	movs	r0, #55	@ 0x37
 80085b6:	f000 fabd 	bl	8008b34 <HAL_NVIC_EnableIRQ>
}
 80085ba:	e010      	b.n	80085de <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM15)
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	4a0c      	ldr	r2, [pc, #48]	@ (80085f4 <HAL_TIM_Base_MspInit+0xa8>)
 80085c2:	4293      	cmp	r3, r2
 80085c4:	d10b      	bne.n	80085de <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM15_CLK_ENABLE();
 80085c6:	4b09      	ldr	r3, [pc, #36]	@ (80085ec <HAL_TIM_Base_MspInit+0xa0>)
 80085c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80085ca:	4a08      	ldr	r2, [pc, #32]	@ (80085ec <HAL_TIM_Base_MspInit+0xa0>)
 80085cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80085d0:	6613      	str	r3, [r2, #96]	@ 0x60
 80085d2:	4b06      	ldr	r3, [pc, #24]	@ (80085ec <HAL_TIM_Base_MspInit+0xa0>)
 80085d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80085d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80085da:	60fb      	str	r3, [r7, #12]
 80085dc:	68fb      	ldr	r3, [r7, #12]
}
 80085de:	bf00      	nop
 80085e0:	3718      	adds	r7, #24
 80085e2:	46bd      	mov	sp, r7
 80085e4:	bd80      	pop	{r7, pc}
 80085e6:	bf00      	nop
 80085e8:	40001000 	.word	0x40001000
 80085ec:	40021000 	.word	0x40021000
 80085f0:	40001400 	.word	0x40001400
 80085f4:	40014000 	.word	0x40014000

080085f8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80085f8:	b580      	push	{r7, lr}
 80085fa:	b08a      	sub	sp, #40	@ 0x28
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008600:	f107 0314 	add.w	r3, r7, #20
 8008604:	2200      	movs	r2, #0
 8008606:	601a      	str	r2, [r3, #0]
 8008608:	605a      	str	r2, [r3, #4]
 800860a:	609a      	str	r2, [r3, #8]
 800860c:	60da      	str	r2, [r3, #12]
 800860e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM15)
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	4a20      	ldr	r2, [pc, #128]	@ (8008698 <HAL_TIM_MspPostInit+0xa0>)
 8008616:	4293      	cmp	r3, r2
 8008618:	d139      	bne.n	800868e <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM15_MspPostInit 0 */

  /* USER CODE END TIM15_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800861a:	4b20      	ldr	r3, [pc, #128]	@ (800869c <HAL_TIM_MspPostInit+0xa4>)
 800861c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800861e:	4a1f      	ldr	r2, [pc, #124]	@ (800869c <HAL_TIM_MspPostInit+0xa4>)
 8008620:	f043 0301 	orr.w	r3, r3, #1
 8008624:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008626:	4b1d      	ldr	r3, [pc, #116]	@ (800869c <HAL_TIM_MspPostInit+0xa4>)
 8008628:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800862a:	f003 0301 	and.w	r3, r3, #1
 800862e:	613b      	str	r3, [r7, #16]
 8008630:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008632:	4b1a      	ldr	r3, [pc, #104]	@ (800869c <HAL_TIM_MspPostInit+0xa4>)
 8008634:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008636:	4a19      	ldr	r2, [pc, #100]	@ (800869c <HAL_TIM_MspPostInit+0xa4>)
 8008638:	f043 0302 	orr.w	r3, r3, #2
 800863c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800863e:	4b17      	ldr	r3, [pc, #92]	@ (800869c <HAL_TIM_MspPostInit+0xa4>)
 8008640:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008642:	f003 0302 	and.w	r3, r3, #2
 8008646:	60fb      	str	r3, [r7, #12]
 8008648:	68fb      	ldr	r3, [r7, #12]
    /**TIM15 GPIO Configuration
    PA2     ------> TIM15_CH1
    PB13     ------> TIM15_CH1N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800864a:	2304      	movs	r3, #4
 800864c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800864e:	2302      	movs	r3, #2
 8008650:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008652:	2300      	movs	r3, #0
 8008654:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008656:	2300      	movs	r3, #0
 8008658:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 800865a:	230e      	movs	r3, #14
 800865c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800865e:	f107 0314 	add.w	r3, r7, #20
 8008662:	4619      	mov	r1, r3
 8008664:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008668:	f000 fdce 	bl	8009208 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800866c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8008670:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008672:	2302      	movs	r3, #2
 8008674:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008676:	2300      	movs	r3, #0
 8008678:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800867a:	2300      	movs	r3, #0
 800867c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 800867e:	230e      	movs	r3, #14
 8008680:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008682:	f107 0314 	add.w	r3, r7, #20
 8008686:	4619      	mov	r1, r3
 8008688:	4805      	ldr	r0, [pc, #20]	@ (80086a0 <HAL_TIM_MspPostInit+0xa8>)
 800868a:	f000 fdbd 	bl	8009208 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 800868e:	bf00      	nop
 8008690:	3728      	adds	r7, #40	@ 0x28
 8008692:	46bd      	mov	sp, r7
 8008694:	bd80      	pop	{r7, pc}
 8008696:	bf00      	nop
 8008698:	40014000 	.word	0x40014000
 800869c:	40021000 	.word	0x40021000
 80086a0:	48000400 	.word	0x48000400

080086a4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80086a4:	b580      	push	{r7, lr}
 80086a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80086a8:	4b14      	ldr	r3, [pc, #80]	@ (80086fc <MX_USART1_UART_Init+0x58>)
 80086aa:	4a15      	ldr	r2, [pc, #84]	@ (8008700 <MX_USART1_UART_Init+0x5c>)
 80086ac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80086ae:	4b13      	ldr	r3, [pc, #76]	@ (80086fc <MX_USART1_UART_Init+0x58>)
 80086b0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80086b4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80086b6:	4b11      	ldr	r3, [pc, #68]	@ (80086fc <MX_USART1_UART_Init+0x58>)
 80086b8:	2200      	movs	r2, #0
 80086ba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80086bc:	4b0f      	ldr	r3, [pc, #60]	@ (80086fc <MX_USART1_UART_Init+0x58>)
 80086be:	2200      	movs	r2, #0
 80086c0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80086c2:	4b0e      	ldr	r3, [pc, #56]	@ (80086fc <MX_USART1_UART_Init+0x58>)
 80086c4:	2200      	movs	r2, #0
 80086c6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80086c8:	4b0c      	ldr	r3, [pc, #48]	@ (80086fc <MX_USART1_UART_Init+0x58>)
 80086ca:	220c      	movs	r2, #12
 80086cc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80086ce:	4b0b      	ldr	r3, [pc, #44]	@ (80086fc <MX_USART1_UART_Init+0x58>)
 80086d0:	2200      	movs	r2, #0
 80086d2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80086d4:	4b09      	ldr	r3, [pc, #36]	@ (80086fc <MX_USART1_UART_Init+0x58>)
 80086d6:	2200      	movs	r2, #0
 80086d8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80086da:	4b08      	ldr	r3, [pc, #32]	@ (80086fc <MX_USART1_UART_Init+0x58>)
 80086dc:	2200      	movs	r2, #0
 80086de:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80086e0:	4b06      	ldr	r3, [pc, #24]	@ (80086fc <MX_USART1_UART_Init+0x58>)
 80086e2:	2200      	movs	r2, #0
 80086e4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80086e6:	4805      	ldr	r0, [pc, #20]	@ (80086fc <MX_USART1_UART_Init+0x58>)
 80086e8:	f007 fc72 	bl	800ffd0 <HAL_UART_Init>
 80086ec:	4603      	mov	r3, r0
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d001      	beq.n	80086f6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80086f2:	f7ff fab5 	bl	8007c60 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80086f6:	bf00      	nop
 80086f8:	bd80      	pop	{r7, pc}
 80086fa:	bf00      	nop
 80086fc:	20003324 	.word	0x20003324
 8008700:	40013800 	.word	0x40013800

08008704 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8008704:	b580      	push	{r7, lr}
 8008706:	b0ac      	sub	sp, #176	@ 0xb0
 8008708:	af00      	add	r7, sp, #0
 800870a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800870c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8008710:	2200      	movs	r2, #0
 8008712:	601a      	str	r2, [r3, #0]
 8008714:	605a      	str	r2, [r3, #4]
 8008716:	609a      	str	r2, [r3, #8]
 8008718:	60da      	str	r2, [r3, #12]
 800871a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800871c:	f107 0314 	add.w	r3, r7, #20
 8008720:	2288      	movs	r2, #136	@ 0x88
 8008722:	2100      	movs	r1, #0
 8008724:	4618      	mov	r0, r3
 8008726:	f008 fed5 	bl	80114d4 <memset>
  if(uartHandle->Instance==USART1)
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	4a21      	ldr	r2, [pc, #132]	@ (80087b4 <HAL_UART_MspInit+0xb0>)
 8008730:	4293      	cmp	r3, r2
 8008732:	d13a      	bne.n	80087aa <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8008734:	2301      	movs	r3, #1
 8008736:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8008738:	2300      	movs	r3, #0
 800873a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800873c:	f107 0314 	add.w	r3, r7, #20
 8008740:	4618      	mov	r0, r3
 8008742:	f002 fd8f 	bl	800b264 <HAL_RCCEx_PeriphCLKConfig>
 8008746:	4603      	mov	r3, r0
 8008748:	2b00      	cmp	r3, #0
 800874a:	d001      	beq.n	8008750 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800874c:	f7ff fa88 	bl	8007c60 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8008750:	4b19      	ldr	r3, [pc, #100]	@ (80087b8 <HAL_UART_MspInit+0xb4>)
 8008752:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008754:	4a18      	ldr	r2, [pc, #96]	@ (80087b8 <HAL_UART_MspInit+0xb4>)
 8008756:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800875a:	6613      	str	r3, [r2, #96]	@ 0x60
 800875c:	4b16      	ldr	r3, [pc, #88]	@ (80087b8 <HAL_UART_MspInit+0xb4>)
 800875e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008760:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008764:	613b      	str	r3, [r7, #16]
 8008766:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008768:	4b13      	ldr	r3, [pc, #76]	@ (80087b8 <HAL_UART_MspInit+0xb4>)
 800876a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800876c:	4a12      	ldr	r2, [pc, #72]	@ (80087b8 <HAL_UART_MspInit+0xb4>)
 800876e:	f043 0302 	orr.w	r3, r3, #2
 8008772:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008774:	4b10      	ldr	r3, [pc, #64]	@ (80087b8 <HAL_UART_MspInit+0xb4>)
 8008776:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008778:	f003 0302 	and.w	r3, r3, #2
 800877c:	60fb      	str	r3, [r7, #12]
 800877e:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8008780:	23c0      	movs	r3, #192	@ 0xc0
 8008782:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008786:	2302      	movs	r3, #2
 8008788:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800878c:	2300      	movs	r3, #0
 800878e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008792:	2303      	movs	r3, #3
 8008794:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8008798:	2307      	movs	r3, #7
 800879a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800879e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80087a2:	4619      	mov	r1, r3
 80087a4:	4805      	ldr	r0, [pc, #20]	@ (80087bc <HAL_UART_MspInit+0xb8>)
 80087a6:	f000 fd2f 	bl	8009208 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80087aa:	bf00      	nop
 80087ac:	37b0      	adds	r7, #176	@ 0xb0
 80087ae:	46bd      	mov	sp, r7
 80087b0:	bd80      	pop	{r7, pc}
 80087b2:	bf00      	nop
 80087b4:	40013800 	.word	0x40013800
 80087b8:	40021000 	.word	0x40021000
 80087bc:	48000400 	.word	0x48000400

080087c0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80087c0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80087f8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80087c4:	f7ff fc82 	bl	80080cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80087c8:	480c      	ldr	r0, [pc, #48]	@ (80087fc <LoopForever+0x6>)
  ldr r1, =_edata
 80087ca:	490d      	ldr	r1, [pc, #52]	@ (8008800 <LoopForever+0xa>)
  ldr r2, =_sidata
 80087cc:	4a0d      	ldr	r2, [pc, #52]	@ (8008804 <LoopForever+0xe>)
  movs r3, #0
 80087ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80087d0:	e002      	b.n	80087d8 <LoopCopyDataInit>

080087d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80087d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80087d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80087d6:	3304      	adds	r3, #4

080087d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80087d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80087da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80087dc:	d3f9      	bcc.n	80087d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80087de:	4a0a      	ldr	r2, [pc, #40]	@ (8008808 <LoopForever+0x12>)
  ldr r4, =_ebss
 80087e0:	4c0a      	ldr	r4, [pc, #40]	@ (800880c <LoopForever+0x16>)
  movs r3, #0
 80087e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80087e4:	e001      	b.n	80087ea <LoopFillZerobss>

080087e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80087e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80087e8:	3204      	adds	r2, #4

080087ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80087ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80087ec:	d3fb      	bcc.n	80087e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80087ee:	f008 fed5 	bl	801159c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80087f2:	f7ff f91f 	bl	8007a34 <main>

080087f6 <LoopForever>:

LoopForever:
    b LoopForever
 80087f6:	e7fe      	b.n	80087f6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80087f8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80087fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008800:	20000138 	.word	0x20000138
  ldr r2, =_sidata
 8008804:	08012da0 	.word	0x08012da0
  ldr r2, =_sbss
 8008808:	20000138 	.word	0x20000138
  ldr r4, =_ebss
 800880c:	200034fc 	.word	0x200034fc

08008810 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8008810:	e7fe      	b.n	8008810 <ADC1_2_IRQHandler>

08008812 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008812:	b580      	push	{r7, lr}
 8008814:	b082      	sub	sp, #8
 8008816:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8008818:	2300      	movs	r3, #0
 800881a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800881c:	2003      	movs	r0, #3
 800881e:	f000 f93d 	bl	8008a9c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8008822:	200f      	movs	r0, #15
 8008824:	f000 f80e 	bl	8008844 <HAL_InitTick>
 8008828:	4603      	mov	r3, r0
 800882a:	2b00      	cmp	r3, #0
 800882c:	d002      	beq.n	8008834 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800882e:	2301      	movs	r3, #1
 8008830:	71fb      	strb	r3, [r7, #7]
 8008832:	e001      	b.n	8008838 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8008834:	f7ff fb16 	bl	8007e64 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8008838:	79fb      	ldrb	r3, [r7, #7]
}
 800883a:	4618      	mov	r0, r3
 800883c:	3708      	adds	r7, #8
 800883e:	46bd      	mov	sp, r7
 8008840:	bd80      	pop	{r7, pc}
	...

08008844 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008844:	b580      	push	{r7, lr}
 8008846:	b084      	sub	sp, #16
 8008848:	af00      	add	r7, sp, #0
 800884a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800884c:	2300      	movs	r3, #0
 800884e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8008850:	4b17      	ldr	r3, [pc, #92]	@ (80088b0 <HAL_InitTick+0x6c>)
 8008852:	781b      	ldrb	r3, [r3, #0]
 8008854:	2b00      	cmp	r3, #0
 8008856:	d023      	beq.n	80088a0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8008858:	4b16      	ldr	r3, [pc, #88]	@ (80088b4 <HAL_InitTick+0x70>)
 800885a:	681a      	ldr	r2, [r3, #0]
 800885c:	4b14      	ldr	r3, [pc, #80]	@ (80088b0 <HAL_InitTick+0x6c>)
 800885e:	781b      	ldrb	r3, [r3, #0]
 8008860:	4619      	mov	r1, r3
 8008862:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8008866:	fbb3 f3f1 	udiv	r3, r3, r1
 800886a:	fbb2 f3f3 	udiv	r3, r2, r3
 800886e:	4618      	mov	r0, r3
 8008870:	f000 f978 	bl	8008b64 <HAL_SYSTICK_Config>
 8008874:	4603      	mov	r3, r0
 8008876:	2b00      	cmp	r3, #0
 8008878:	d10f      	bne.n	800889a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	2b0f      	cmp	r3, #15
 800887e:	d809      	bhi.n	8008894 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8008880:	2200      	movs	r2, #0
 8008882:	6879      	ldr	r1, [r7, #4]
 8008884:	f04f 30ff 	mov.w	r0, #4294967295
 8008888:	f000 f928 	bl	8008adc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800888c:	4a0a      	ldr	r2, [pc, #40]	@ (80088b8 <HAL_InitTick+0x74>)
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	6013      	str	r3, [r2, #0]
 8008892:	e007      	b.n	80088a4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8008894:	2301      	movs	r3, #1
 8008896:	73fb      	strb	r3, [r7, #15]
 8008898:	e004      	b.n	80088a4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800889a:	2301      	movs	r3, #1
 800889c:	73fb      	strb	r3, [r7, #15]
 800889e:	e001      	b.n	80088a4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80088a0:	2301      	movs	r3, #1
 80088a2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80088a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80088a6:	4618      	mov	r0, r3
 80088a8:	3710      	adds	r7, #16
 80088aa:	46bd      	mov	sp, r7
 80088ac:	bd80      	pop	{r7, pc}
 80088ae:	bf00      	nop
 80088b0:	200000d8 	.word	0x200000d8
 80088b4:	200000d0 	.word	0x200000d0
 80088b8:	200000d4 	.word	0x200000d4

080088bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80088bc:	b480      	push	{r7}
 80088be:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80088c0:	4b06      	ldr	r3, [pc, #24]	@ (80088dc <HAL_IncTick+0x20>)
 80088c2:	781b      	ldrb	r3, [r3, #0]
 80088c4:	461a      	mov	r2, r3
 80088c6:	4b06      	ldr	r3, [pc, #24]	@ (80088e0 <HAL_IncTick+0x24>)
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	4413      	add	r3, r2
 80088cc:	4a04      	ldr	r2, [pc, #16]	@ (80088e0 <HAL_IncTick+0x24>)
 80088ce:	6013      	str	r3, [r2, #0]
}
 80088d0:	bf00      	nop
 80088d2:	46bd      	mov	sp, r7
 80088d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d8:	4770      	bx	lr
 80088da:	bf00      	nop
 80088dc:	200000d8 	.word	0x200000d8
 80088e0:	200033ac 	.word	0x200033ac

080088e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80088e4:	b480      	push	{r7}
 80088e6:	af00      	add	r7, sp, #0
  return uwTick;
 80088e8:	4b03      	ldr	r3, [pc, #12]	@ (80088f8 <HAL_GetTick+0x14>)
 80088ea:	681b      	ldr	r3, [r3, #0]
}
 80088ec:	4618      	mov	r0, r3
 80088ee:	46bd      	mov	sp, r7
 80088f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f4:	4770      	bx	lr
 80088f6:	bf00      	nop
 80088f8:	200033ac 	.word	0x200033ac

080088fc <__NVIC_SetPriorityGrouping>:
{
 80088fc:	b480      	push	{r7}
 80088fe:	b085      	sub	sp, #20
 8008900:	af00      	add	r7, sp, #0
 8008902:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	f003 0307 	and.w	r3, r3, #7
 800890a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800890c:	4b0c      	ldr	r3, [pc, #48]	@ (8008940 <__NVIC_SetPriorityGrouping+0x44>)
 800890e:	68db      	ldr	r3, [r3, #12]
 8008910:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008912:	68ba      	ldr	r2, [r7, #8]
 8008914:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8008918:	4013      	ands	r3, r2
 800891a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008920:	68bb      	ldr	r3, [r7, #8]
 8008922:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8008924:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8008928:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800892c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800892e:	4a04      	ldr	r2, [pc, #16]	@ (8008940 <__NVIC_SetPriorityGrouping+0x44>)
 8008930:	68bb      	ldr	r3, [r7, #8]
 8008932:	60d3      	str	r3, [r2, #12]
}
 8008934:	bf00      	nop
 8008936:	3714      	adds	r7, #20
 8008938:	46bd      	mov	sp, r7
 800893a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800893e:	4770      	bx	lr
 8008940:	e000ed00 	.word	0xe000ed00

08008944 <__NVIC_GetPriorityGrouping>:
{
 8008944:	b480      	push	{r7}
 8008946:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008948:	4b04      	ldr	r3, [pc, #16]	@ (800895c <__NVIC_GetPriorityGrouping+0x18>)
 800894a:	68db      	ldr	r3, [r3, #12]
 800894c:	0a1b      	lsrs	r3, r3, #8
 800894e:	f003 0307 	and.w	r3, r3, #7
}
 8008952:	4618      	mov	r0, r3
 8008954:	46bd      	mov	sp, r7
 8008956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800895a:	4770      	bx	lr
 800895c:	e000ed00 	.word	0xe000ed00

08008960 <__NVIC_EnableIRQ>:
{
 8008960:	b480      	push	{r7}
 8008962:	b083      	sub	sp, #12
 8008964:	af00      	add	r7, sp, #0
 8008966:	4603      	mov	r3, r0
 8008968:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800896a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800896e:	2b00      	cmp	r3, #0
 8008970:	db0b      	blt.n	800898a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008972:	79fb      	ldrb	r3, [r7, #7]
 8008974:	f003 021f 	and.w	r2, r3, #31
 8008978:	4907      	ldr	r1, [pc, #28]	@ (8008998 <__NVIC_EnableIRQ+0x38>)
 800897a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800897e:	095b      	lsrs	r3, r3, #5
 8008980:	2001      	movs	r0, #1
 8008982:	fa00 f202 	lsl.w	r2, r0, r2
 8008986:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800898a:	bf00      	nop
 800898c:	370c      	adds	r7, #12
 800898e:	46bd      	mov	sp, r7
 8008990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008994:	4770      	bx	lr
 8008996:	bf00      	nop
 8008998:	e000e100 	.word	0xe000e100

0800899c <__NVIC_SetPriority>:
{
 800899c:	b480      	push	{r7}
 800899e:	b083      	sub	sp, #12
 80089a0:	af00      	add	r7, sp, #0
 80089a2:	4603      	mov	r3, r0
 80089a4:	6039      	str	r1, [r7, #0]
 80089a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80089a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	db0a      	blt.n	80089c6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80089b0:	683b      	ldr	r3, [r7, #0]
 80089b2:	b2da      	uxtb	r2, r3
 80089b4:	490c      	ldr	r1, [pc, #48]	@ (80089e8 <__NVIC_SetPriority+0x4c>)
 80089b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80089ba:	0112      	lsls	r2, r2, #4
 80089bc:	b2d2      	uxtb	r2, r2
 80089be:	440b      	add	r3, r1
 80089c0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80089c4:	e00a      	b.n	80089dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80089c6:	683b      	ldr	r3, [r7, #0]
 80089c8:	b2da      	uxtb	r2, r3
 80089ca:	4908      	ldr	r1, [pc, #32]	@ (80089ec <__NVIC_SetPriority+0x50>)
 80089cc:	79fb      	ldrb	r3, [r7, #7]
 80089ce:	f003 030f 	and.w	r3, r3, #15
 80089d2:	3b04      	subs	r3, #4
 80089d4:	0112      	lsls	r2, r2, #4
 80089d6:	b2d2      	uxtb	r2, r2
 80089d8:	440b      	add	r3, r1
 80089da:	761a      	strb	r2, [r3, #24]
}
 80089dc:	bf00      	nop
 80089de:	370c      	adds	r7, #12
 80089e0:	46bd      	mov	sp, r7
 80089e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e6:	4770      	bx	lr
 80089e8:	e000e100 	.word	0xe000e100
 80089ec:	e000ed00 	.word	0xe000ed00

080089f0 <NVIC_EncodePriority>:
{
 80089f0:	b480      	push	{r7}
 80089f2:	b089      	sub	sp, #36	@ 0x24
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	60f8      	str	r0, [r7, #12]
 80089f8:	60b9      	str	r1, [r7, #8]
 80089fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	f003 0307 	and.w	r3, r3, #7
 8008a02:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008a04:	69fb      	ldr	r3, [r7, #28]
 8008a06:	f1c3 0307 	rsb	r3, r3, #7
 8008a0a:	2b04      	cmp	r3, #4
 8008a0c:	bf28      	it	cs
 8008a0e:	2304      	movcs	r3, #4
 8008a10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008a12:	69fb      	ldr	r3, [r7, #28]
 8008a14:	3304      	adds	r3, #4
 8008a16:	2b06      	cmp	r3, #6
 8008a18:	d902      	bls.n	8008a20 <NVIC_EncodePriority+0x30>
 8008a1a:	69fb      	ldr	r3, [r7, #28]
 8008a1c:	3b03      	subs	r3, #3
 8008a1e:	e000      	b.n	8008a22 <NVIC_EncodePriority+0x32>
 8008a20:	2300      	movs	r3, #0
 8008a22:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008a24:	f04f 32ff 	mov.w	r2, #4294967295
 8008a28:	69bb      	ldr	r3, [r7, #24]
 8008a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8008a2e:	43da      	mvns	r2, r3
 8008a30:	68bb      	ldr	r3, [r7, #8]
 8008a32:	401a      	ands	r2, r3
 8008a34:	697b      	ldr	r3, [r7, #20]
 8008a36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008a38:	f04f 31ff 	mov.w	r1, #4294967295
 8008a3c:	697b      	ldr	r3, [r7, #20]
 8008a3e:	fa01 f303 	lsl.w	r3, r1, r3
 8008a42:	43d9      	mvns	r1, r3
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008a48:	4313      	orrs	r3, r2
}
 8008a4a:	4618      	mov	r0, r3
 8008a4c:	3724      	adds	r7, #36	@ 0x24
 8008a4e:	46bd      	mov	sp, r7
 8008a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a54:	4770      	bx	lr
	...

08008a58 <SysTick_Config>:
{
 8008a58:	b580      	push	{r7, lr}
 8008a5a:	b082      	sub	sp, #8
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	3b01      	subs	r3, #1
 8008a64:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008a68:	d301      	bcc.n	8008a6e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8008a6a:	2301      	movs	r3, #1
 8008a6c:	e00f      	b.n	8008a8e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008a6e:	4a0a      	ldr	r2, [pc, #40]	@ (8008a98 <SysTick_Config+0x40>)
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	3b01      	subs	r3, #1
 8008a74:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008a76:	210f      	movs	r1, #15
 8008a78:	f04f 30ff 	mov.w	r0, #4294967295
 8008a7c:	f7ff ff8e 	bl	800899c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008a80:	4b05      	ldr	r3, [pc, #20]	@ (8008a98 <SysTick_Config+0x40>)
 8008a82:	2200      	movs	r2, #0
 8008a84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008a86:	4b04      	ldr	r3, [pc, #16]	@ (8008a98 <SysTick_Config+0x40>)
 8008a88:	2207      	movs	r2, #7
 8008a8a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8008a8c:	2300      	movs	r3, #0
}
 8008a8e:	4618      	mov	r0, r3
 8008a90:	3708      	adds	r7, #8
 8008a92:	46bd      	mov	sp, r7
 8008a94:	bd80      	pop	{r7, pc}
 8008a96:	bf00      	nop
 8008a98:	e000e010 	.word	0xe000e010

08008a9c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008a9c:	b580      	push	{r7, lr}
 8008a9e:	b082      	sub	sp, #8
 8008aa0:	af00      	add	r7, sp, #0
 8008aa2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	2b07      	cmp	r3, #7
 8008aa8:	d00f      	beq.n	8008aca <HAL_NVIC_SetPriorityGrouping+0x2e>
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	2b06      	cmp	r3, #6
 8008aae:	d00c      	beq.n	8008aca <HAL_NVIC_SetPriorityGrouping+0x2e>
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	2b05      	cmp	r3, #5
 8008ab4:	d009      	beq.n	8008aca <HAL_NVIC_SetPriorityGrouping+0x2e>
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	2b04      	cmp	r3, #4
 8008aba:	d006      	beq.n	8008aca <HAL_NVIC_SetPriorityGrouping+0x2e>
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	2b03      	cmp	r3, #3
 8008ac0:	d003      	beq.n	8008aca <HAL_NVIC_SetPriorityGrouping+0x2e>
 8008ac2:	21a6      	movs	r1, #166	@ 0xa6
 8008ac4:	4804      	ldr	r0, [pc, #16]	@ (8008ad8 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8008ac6:	f7ff f8e3 	bl	8007c90 <assert_failed>

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008aca:	6878      	ldr	r0, [r7, #4]
 8008acc:	f7ff ff16 	bl	80088fc <__NVIC_SetPriorityGrouping>
}
 8008ad0:	bf00      	nop
 8008ad2:	3708      	adds	r7, #8
 8008ad4:	46bd      	mov	sp, r7
 8008ad6:	bd80      	pop	{r7, pc}
 8008ad8:	08012a18 	.word	0x08012a18

08008adc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008adc:	b580      	push	{r7, lr}
 8008ade:	b086      	sub	sp, #24
 8008ae0:	af00      	add	r7, sp, #0
 8008ae2:	4603      	mov	r3, r0
 8008ae4:	60b9      	str	r1, [r7, #8]
 8008ae6:	607a      	str	r2, [r7, #4]
 8008ae8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8008aea:	2300      	movs	r3, #0
 8008aec:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	2b0f      	cmp	r3, #15
 8008af2:	d903      	bls.n	8008afc <HAL_NVIC_SetPriority+0x20>
 8008af4:	21be      	movs	r1, #190	@ 0xbe
 8008af6:	480e      	ldr	r0, [pc, #56]	@ (8008b30 <HAL_NVIC_SetPriority+0x54>)
 8008af8:	f7ff f8ca 	bl	8007c90 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8008afc:	68bb      	ldr	r3, [r7, #8]
 8008afe:	2b0f      	cmp	r3, #15
 8008b00:	d903      	bls.n	8008b0a <HAL_NVIC_SetPriority+0x2e>
 8008b02:	21bf      	movs	r1, #191	@ 0xbf
 8008b04:	480a      	ldr	r0, [pc, #40]	@ (8008b30 <HAL_NVIC_SetPriority+0x54>)
 8008b06:	f7ff f8c3 	bl	8007c90 <assert_failed>

  prioritygroup = NVIC_GetPriorityGrouping();
 8008b0a:	f7ff ff1b 	bl	8008944 <__NVIC_GetPriorityGrouping>
 8008b0e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008b10:	687a      	ldr	r2, [r7, #4]
 8008b12:	68b9      	ldr	r1, [r7, #8]
 8008b14:	6978      	ldr	r0, [r7, #20]
 8008b16:	f7ff ff6b 	bl	80089f0 <NVIC_EncodePriority>
 8008b1a:	4602      	mov	r2, r0
 8008b1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008b20:	4611      	mov	r1, r2
 8008b22:	4618      	mov	r0, r3
 8008b24:	f7ff ff3a 	bl	800899c <__NVIC_SetPriority>
}
 8008b28:	bf00      	nop
 8008b2a:	3718      	adds	r7, #24
 8008b2c:	46bd      	mov	sp, r7
 8008b2e:	bd80      	pop	{r7, pc}
 8008b30:	08012a18 	.word	0x08012a18

08008b34 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008b34:	b580      	push	{r7, lr}
 8008b36:	b082      	sub	sp, #8
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	4603      	mov	r3, r0
 8008b3c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8008b3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	da03      	bge.n	8008b4e <HAL_NVIC_EnableIRQ+0x1a>
 8008b46:	21d2      	movs	r1, #210	@ 0xd2
 8008b48:	4805      	ldr	r0, [pc, #20]	@ (8008b60 <HAL_NVIC_EnableIRQ+0x2c>)
 8008b4a:	f7ff f8a1 	bl	8007c90 <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008b4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008b52:	4618      	mov	r0, r3
 8008b54:	f7ff ff04 	bl	8008960 <__NVIC_EnableIRQ>
}
 8008b58:	bf00      	nop
 8008b5a:	3708      	adds	r7, #8
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	bd80      	pop	{r7, pc}
 8008b60:	08012a18 	.word	0x08012a18

08008b64 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008b64:	b580      	push	{r7, lr}
 8008b66:	b082      	sub	sp, #8
 8008b68:	af00      	add	r7, sp, #0
 8008b6a:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8008b6c:	6878      	ldr	r0, [r7, #4]
 8008b6e:	f7ff ff73 	bl	8008a58 <SysTick_Config>
 8008b72:	4603      	mov	r3, r0
}
 8008b74:	4618      	mov	r0, r3
 8008b76:	3708      	adds	r7, #8
 8008b78:	46bd      	mov	sp, r7
 8008b7a:	bd80      	pop	{r7, pc}

08008b7c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8008b7c:	b580      	push	{r7, lr}
 8008b7e:	b084      	sub	sp, #16
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d101      	bne.n	8008b8e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8008b8a:	2301      	movs	r3, #1
 8008b8c:	e19d      	b.n	8008eca <HAL_DMA_Init+0x34e>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	4a79      	ldr	r2, [pc, #484]	@ (8008d78 <HAL_DMA_Init+0x1fc>)
 8008b94:	4293      	cmp	r3, r2
 8008b96:	d044      	beq.n	8008c22 <HAL_DMA_Init+0xa6>
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	4a77      	ldr	r2, [pc, #476]	@ (8008d7c <HAL_DMA_Init+0x200>)
 8008b9e:	4293      	cmp	r3, r2
 8008ba0:	d03f      	beq.n	8008c22 <HAL_DMA_Init+0xa6>
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	4a76      	ldr	r2, [pc, #472]	@ (8008d80 <HAL_DMA_Init+0x204>)
 8008ba8:	4293      	cmp	r3, r2
 8008baa:	d03a      	beq.n	8008c22 <HAL_DMA_Init+0xa6>
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	4a74      	ldr	r2, [pc, #464]	@ (8008d84 <HAL_DMA_Init+0x208>)
 8008bb2:	4293      	cmp	r3, r2
 8008bb4:	d035      	beq.n	8008c22 <HAL_DMA_Init+0xa6>
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	4a73      	ldr	r2, [pc, #460]	@ (8008d88 <HAL_DMA_Init+0x20c>)
 8008bbc:	4293      	cmp	r3, r2
 8008bbe:	d030      	beq.n	8008c22 <HAL_DMA_Init+0xa6>
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	4a71      	ldr	r2, [pc, #452]	@ (8008d8c <HAL_DMA_Init+0x210>)
 8008bc6:	4293      	cmp	r3, r2
 8008bc8:	d02b      	beq.n	8008c22 <HAL_DMA_Init+0xa6>
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	4a70      	ldr	r2, [pc, #448]	@ (8008d90 <HAL_DMA_Init+0x214>)
 8008bd0:	4293      	cmp	r3, r2
 8008bd2:	d026      	beq.n	8008c22 <HAL_DMA_Init+0xa6>
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	4a6e      	ldr	r2, [pc, #440]	@ (8008d94 <HAL_DMA_Init+0x218>)
 8008bda:	4293      	cmp	r3, r2
 8008bdc:	d021      	beq.n	8008c22 <HAL_DMA_Init+0xa6>
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	4a6d      	ldr	r2, [pc, #436]	@ (8008d98 <HAL_DMA_Init+0x21c>)
 8008be4:	4293      	cmp	r3, r2
 8008be6:	d01c      	beq.n	8008c22 <HAL_DMA_Init+0xa6>
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	4a6b      	ldr	r2, [pc, #428]	@ (8008d9c <HAL_DMA_Init+0x220>)
 8008bee:	4293      	cmp	r3, r2
 8008bf0:	d017      	beq.n	8008c22 <HAL_DMA_Init+0xa6>
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	4a6a      	ldr	r2, [pc, #424]	@ (8008da0 <HAL_DMA_Init+0x224>)
 8008bf8:	4293      	cmp	r3, r2
 8008bfa:	d012      	beq.n	8008c22 <HAL_DMA_Init+0xa6>
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	4a68      	ldr	r2, [pc, #416]	@ (8008da4 <HAL_DMA_Init+0x228>)
 8008c02:	4293      	cmp	r3, r2
 8008c04:	d00d      	beq.n	8008c22 <HAL_DMA_Init+0xa6>
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	4a67      	ldr	r2, [pc, #412]	@ (8008da8 <HAL_DMA_Init+0x22c>)
 8008c0c:	4293      	cmp	r3, r2
 8008c0e:	d008      	beq.n	8008c22 <HAL_DMA_Init+0xa6>
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	4a65      	ldr	r2, [pc, #404]	@ (8008dac <HAL_DMA_Init+0x230>)
 8008c16:	4293      	cmp	r3, r2
 8008c18:	d003      	beq.n	8008c22 <HAL_DMA_Init+0xa6>
 8008c1a:	21a5      	movs	r1, #165	@ 0xa5
 8008c1c:	4864      	ldr	r0, [pc, #400]	@ (8008db0 <HAL_DMA_Init+0x234>)
 8008c1e:	f7ff f837 	bl	8007c90 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	689b      	ldr	r3, [r3, #8]
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d00c      	beq.n	8008c44 <HAL_DMA_Init+0xc8>
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	689b      	ldr	r3, [r3, #8]
 8008c2e:	2b10      	cmp	r3, #16
 8008c30:	d008      	beq.n	8008c44 <HAL_DMA_Init+0xc8>
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	689b      	ldr	r3, [r3, #8]
 8008c36:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008c3a:	d003      	beq.n	8008c44 <HAL_DMA_Init+0xc8>
 8008c3c:	21a6      	movs	r1, #166	@ 0xa6
 8008c3e:	485c      	ldr	r0, [pc, #368]	@ (8008db0 <HAL_DMA_Init+0x234>)
 8008c40:	f7ff f826 	bl	8007c90 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	68db      	ldr	r3, [r3, #12]
 8008c48:	2b40      	cmp	r3, #64	@ 0x40
 8008c4a:	d007      	beq.n	8008c5c <HAL_DMA_Init+0xe0>
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	68db      	ldr	r3, [r3, #12]
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d003      	beq.n	8008c5c <HAL_DMA_Init+0xe0>
 8008c54:	21a7      	movs	r1, #167	@ 0xa7
 8008c56:	4856      	ldr	r0, [pc, #344]	@ (8008db0 <HAL_DMA_Init+0x234>)
 8008c58:	f7ff f81a 	bl	8007c90 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	691b      	ldr	r3, [r3, #16]
 8008c60:	2b80      	cmp	r3, #128	@ 0x80
 8008c62:	d007      	beq.n	8008c74 <HAL_DMA_Init+0xf8>
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	691b      	ldr	r3, [r3, #16]
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d003      	beq.n	8008c74 <HAL_DMA_Init+0xf8>
 8008c6c:	21a8      	movs	r1, #168	@ 0xa8
 8008c6e:	4850      	ldr	r0, [pc, #320]	@ (8008db0 <HAL_DMA_Init+0x234>)
 8008c70:	f7ff f80e 	bl	8007c90 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	695b      	ldr	r3, [r3, #20]
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d00d      	beq.n	8008c98 <HAL_DMA_Init+0x11c>
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	695b      	ldr	r3, [r3, #20]
 8008c80:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008c84:	d008      	beq.n	8008c98 <HAL_DMA_Init+0x11c>
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	695b      	ldr	r3, [r3, #20]
 8008c8a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008c8e:	d003      	beq.n	8008c98 <HAL_DMA_Init+0x11c>
 8008c90:	21a9      	movs	r1, #169	@ 0xa9
 8008c92:	4847      	ldr	r0, [pc, #284]	@ (8008db0 <HAL_DMA_Init+0x234>)
 8008c94:	f7fe fffc 	bl	8007c90 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	699b      	ldr	r3, [r3, #24]
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d00d      	beq.n	8008cbc <HAL_DMA_Init+0x140>
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	699b      	ldr	r3, [r3, #24]
 8008ca4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008ca8:	d008      	beq.n	8008cbc <HAL_DMA_Init+0x140>
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	699b      	ldr	r3, [r3, #24]
 8008cae:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008cb2:	d003      	beq.n	8008cbc <HAL_DMA_Init+0x140>
 8008cb4:	21aa      	movs	r1, #170	@ 0xaa
 8008cb6:	483e      	ldr	r0, [pc, #248]	@ (8008db0 <HAL_DMA_Init+0x234>)
 8008cb8:	f7fe ffea 	bl	8007c90 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	69db      	ldr	r3, [r3, #28]
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d007      	beq.n	8008cd4 <HAL_DMA_Init+0x158>
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	69db      	ldr	r3, [r3, #28]
 8008cc8:	2b20      	cmp	r3, #32
 8008cca:	d003      	beq.n	8008cd4 <HAL_DMA_Init+0x158>
 8008ccc:	21ab      	movs	r1, #171	@ 0xab
 8008cce:	4838      	ldr	r0, [pc, #224]	@ (8008db0 <HAL_DMA_Init+0x234>)
 8008cd0:	f7fe ffde 	bl	8007c90 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	6a1b      	ldr	r3, [r3, #32]
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d012      	beq.n	8008d02 <HAL_DMA_Init+0x186>
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	6a1b      	ldr	r3, [r3, #32]
 8008ce0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ce4:	d00d      	beq.n	8008d02 <HAL_DMA_Init+0x186>
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	6a1b      	ldr	r3, [r3, #32]
 8008cea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008cee:	d008      	beq.n	8008d02 <HAL_DMA_Init+0x186>
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	6a1b      	ldr	r3, [r3, #32]
 8008cf4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008cf8:	d003      	beq.n	8008d02 <HAL_DMA_Init+0x186>
 8008cfa:	21ac      	movs	r1, #172	@ 0xac
 8008cfc:	482c      	ldr	r0, [pc, #176]	@ (8008db0 <HAL_DMA_Init+0x234>)
 8008cfe:	f7fe ffc7 	bl	8007c90 <assert_failed>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	685b      	ldr	r3, [r3, #4]
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d01f      	beq.n	8008d4a <HAL_DMA_Init+0x1ce>
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	685b      	ldr	r3, [r3, #4]
 8008d0e:	2b01      	cmp	r3, #1
 8008d10:	d01b      	beq.n	8008d4a <HAL_DMA_Init+0x1ce>
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	685b      	ldr	r3, [r3, #4]
 8008d16:	2b02      	cmp	r3, #2
 8008d18:	d017      	beq.n	8008d4a <HAL_DMA_Init+0x1ce>
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	685b      	ldr	r3, [r3, #4]
 8008d1e:	2b03      	cmp	r3, #3
 8008d20:	d013      	beq.n	8008d4a <HAL_DMA_Init+0x1ce>
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	685b      	ldr	r3, [r3, #4]
 8008d26:	2b04      	cmp	r3, #4
 8008d28:	d00f      	beq.n	8008d4a <HAL_DMA_Init+0x1ce>
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	685b      	ldr	r3, [r3, #4]
 8008d2e:	2b05      	cmp	r3, #5
 8008d30:	d00b      	beq.n	8008d4a <HAL_DMA_Init+0x1ce>
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	685b      	ldr	r3, [r3, #4]
 8008d36:	2b06      	cmp	r3, #6
 8008d38:	d007      	beq.n	8008d4a <HAL_DMA_Init+0x1ce>
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	685b      	ldr	r3, [r3, #4]
 8008d3e:	2b07      	cmp	r3, #7
 8008d40:	d003      	beq.n	8008d4a <HAL_DMA_Init+0x1ce>
 8008d42:	21ae      	movs	r1, #174	@ 0xae
 8008d44:	481a      	ldr	r0, [pc, #104]	@ (8008db0 <HAL_DMA_Init+0x234>)
 8008d46:	f7fe ffa3 	bl	8007c90 <assert_failed>

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	461a      	mov	r2, r3
 8008d50:	4b18      	ldr	r3, [pc, #96]	@ (8008db4 <HAL_DMA_Init+0x238>)
 8008d52:	429a      	cmp	r2, r3
 8008d54:	d836      	bhi.n	8008dc4 <HAL_DMA_Init+0x248>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	461a      	mov	r2, r3
 8008d5c:	4b16      	ldr	r3, [pc, #88]	@ (8008db8 <HAL_DMA_Init+0x23c>)
 8008d5e:	4413      	add	r3, r2
 8008d60:	4a16      	ldr	r2, [pc, #88]	@ (8008dbc <HAL_DMA_Init+0x240>)
 8008d62:	fba2 2303 	umull	r2, r3, r2, r3
 8008d66:	091b      	lsrs	r3, r3, #4
 8008d68:	009a      	lsls	r2, r3, #2
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	4a13      	ldr	r2, [pc, #76]	@ (8008dc0 <HAL_DMA_Init+0x244>)
 8008d72:	641a      	str	r2, [r3, #64]	@ 0x40
 8008d74:	e035      	b.n	8008de2 <HAL_DMA_Init+0x266>
 8008d76:	bf00      	nop
 8008d78:	40020008 	.word	0x40020008
 8008d7c:	4002001c 	.word	0x4002001c
 8008d80:	40020030 	.word	0x40020030
 8008d84:	40020044 	.word	0x40020044
 8008d88:	40020058 	.word	0x40020058
 8008d8c:	4002006c 	.word	0x4002006c
 8008d90:	40020080 	.word	0x40020080
 8008d94:	40020408 	.word	0x40020408
 8008d98:	4002041c 	.word	0x4002041c
 8008d9c:	40020430 	.word	0x40020430
 8008da0:	40020444 	.word	0x40020444
 8008da4:	40020458 	.word	0x40020458
 8008da8:	4002046c 	.word	0x4002046c
 8008dac:	40020480 	.word	0x40020480
 8008db0:	08012a54 	.word	0x08012a54
 8008db4:	40020407 	.word	0x40020407
 8008db8:	bffdfff8 	.word	0xbffdfff8
 8008dbc:	cccccccd 	.word	0xcccccccd
 8008dc0:	40020000 	.word	0x40020000
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	461a      	mov	r2, r3
 8008dca:	4b42      	ldr	r3, [pc, #264]	@ (8008ed4 <HAL_DMA_Init+0x358>)
 8008dcc:	4413      	add	r3, r2
 8008dce:	4a42      	ldr	r2, [pc, #264]	@ (8008ed8 <HAL_DMA_Init+0x35c>)
 8008dd0:	fba2 2303 	umull	r2, r3, r2, r3
 8008dd4:	091b      	lsrs	r3, r3, #4
 8008dd6:	009a      	lsls	r2, r3, #2
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	4a3f      	ldr	r2, [pc, #252]	@ (8008edc <HAL_DMA_Init+0x360>)
 8008de0:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	2202      	movs	r2, #2
 8008de6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8008df8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008dfc:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8008e06:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	691b      	ldr	r3, [r3, #16]
 8008e0c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008e12:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	699b      	ldr	r3, [r3, #24]
 8008e18:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008e1e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	6a1b      	ldr	r3, [r3, #32]
 8008e24:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8008e26:	68fa      	ldr	r2, [r7, #12]
 8008e28:	4313      	orrs	r3, r2
 8008e2a:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	68fa      	ldr	r2, [r7, #12]
 8008e32:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	689b      	ldr	r3, [r3, #8]
 8008e38:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008e3c:	d039      	beq.n	8008eb2 <HAL_DMA_Init+0x336>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e42:	4a27      	ldr	r2, [pc, #156]	@ (8008ee0 <HAL_DMA_Init+0x364>)
 8008e44:	4293      	cmp	r3, r2
 8008e46:	d11a      	bne.n	8008e7e <HAL_DMA_Init+0x302>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8008e48:	4b26      	ldr	r3, [pc, #152]	@ (8008ee4 <HAL_DMA_Init+0x368>)
 8008e4a:	681a      	ldr	r2, [r3, #0]
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e50:	f003 031c 	and.w	r3, r3, #28
 8008e54:	210f      	movs	r1, #15
 8008e56:	fa01 f303 	lsl.w	r3, r1, r3
 8008e5a:	43db      	mvns	r3, r3
 8008e5c:	4921      	ldr	r1, [pc, #132]	@ (8008ee4 <HAL_DMA_Init+0x368>)
 8008e5e:	4013      	ands	r3, r2
 8008e60:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8008e62:	4b20      	ldr	r3, [pc, #128]	@ (8008ee4 <HAL_DMA_Init+0x368>)
 8008e64:	681a      	ldr	r2, [r3, #0]
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	6859      	ldr	r1, [r3, #4]
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e6e:	f003 031c 	and.w	r3, r3, #28
 8008e72:	fa01 f303 	lsl.w	r3, r1, r3
 8008e76:	491b      	ldr	r1, [pc, #108]	@ (8008ee4 <HAL_DMA_Init+0x368>)
 8008e78:	4313      	orrs	r3, r2
 8008e7a:	600b      	str	r3, [r1, #0]
 8008e7c:	e019      	b.n	8008eb2 <HAL_DMA_Init+0x336>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8008e7e:	4b1a      	ldr	r3, [pc, #104]	@ (8008ee8 <HAL_DMA_Init+0x36c>)
 8008e80:	681a      	ldr	r2, [r3, #0]
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e86:	f003 031c 	and.w	r3, r3, #28
 8008e8a:	210f      	movs	r1, #15
 8008e8c:	fa01 f303 	lsl.w	r3, r1, r3
 8008e90:	43db      	mvns	r3, r3
 8008e92:	4915      	ldr	r1, [pc, #84]	@ (8008ee8 <HAL_DMA_Init+0x36c>)
 8008e94:	4013      	ands	r3, r2
 8008e96:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8008e98:	4b13      	ldr	r3, [pc, #76]	@ (8008ee8 <HAL_DMA_Init+0x36c>)
 8008e9a:	681a      	ldr	r2, [r3, #0]
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	6859      	ldr	r1, [r3, #4]
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ea4:	f003 031c 	and.w	r3, r3, #28
 8008ea8:	fa01 f303 	lsl.w	r3, r1, r3
 8008eac:	490e      	ldr	r1, [pc, #56]	@ (8008ee8 <HAL_DMA_Init+0x36c>)
 8008eae:	4313      	orrs	r3, r2
 8008eb0:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	2200      	movs	r2, #0
 8008eb6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	2201      	movs	r2, #1
 8008ebc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	2200      	movs	r2, #0
 8008ec4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8008ec8:	2300      	movs	r3, #0
}
 8008eca:	4618      	mov	r0, r3
 8008ecc:	3710      	adds	r7, #16
 8008ece:	46bd      	mov	sp, r7
 8008ed0:	bd80      	pop	{r7, pc}
 8008ed2:	bf00      	nop
 8008ed4:	bffdfbf8 	.word	0xbffdfbf8
 8008ed8:	cccccccd 	.word	0xcccccccd
 8008edc:	40020400 	.word	0x40020400
 8008ee0:	40020000 	.word	0x40020000
 8008ee4:	400200a8 	.word	0x400200a8
 8008ee8:	400204a8 	.word	0x400204a8

08008eec <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008eec:	b580      	push	{r7, lr}
 8008eee:	b086      	sub	sp, #24
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	60f8      	str	r0, [r7, #12]
 8008ef4:	60b9      	str	r1, [r7, #8]
 8008ef6:	607a      	str	r2, [r7, #4]
 8008ef8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008efa:	2300      	movs	r3, #0
 8008efc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8008efe:	683b      	ldr	r3, [r7, #0]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d003      	beq.n	8008f0c <HAL_DMA_Start_IT+0x20>
 8008f04:	683b      	ldr	r3, [r7, #0]
 8008f06:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008f0a:	d304      	bcc.n	8008f16 <HAL_DMA_Start_IT+0x2a>
 8008f0c:	f240 11df 	movw	r1, #479	@ 0x1df
 8008f10:	482c      	ldr	r0, [pc, #176]	@ (8008fc4 <HAL_DMA_Start_IT+0xd8>)
 8008f12:	f7fe febd 	bl	8007c90 <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdma);
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008f1c:	2b01      	cmp	r3, #1
 8008f1e:	d101      	bne.n	8008f24 <HAL_DMA_Start_IT+0x38>
 8008f20:	2302      	movs	r3, #2
 8008f22:	e04b      	b.n	8008fbc <HAL_DMA_Start_IT+0xd0>
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	2201      	movs	r2, #1
 8008f28:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8008f32:	b2db      	uxtb	r3, r3
 8008f34:	2b01      	cmp	r3, #1
 8008f36:	d13a      	bne.n	8008fae <HAL_DMA_Start_IT+0xc2>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	2202      	movs	r2, #2
 8008f3c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	2200      	movs	r2, #0
 8008f44:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	681a      	ldr	r2, [r3, #0]
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	f022 0201 	bic.w	r2, r2, #1
 8008f54:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008f56:	683b      	ldr	r3, [r7, #0]
 8008f58:	687a      	ldr	r2, [r7, #4]
 8008f5a:	68b9      	ldr	r1, [r7, #8]
 8008f5c:	68f8      	ldr	r0, [r7, #12]
 8008f5e:	f000 f923 	bl	80091a8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d008      	beq.n	8008f7c <HAL_DMA_Start_IT+0x90>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	681a      	ldr	r2, [r3, #0]
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	f042 020e 	orr.w	r2, r2, #14
 8008f78:	601a      	str	r2, [r3, #0]
 8008f7a:	e00f      	b.n	8008f9c <HAL_DMA_Start_IT+0xb0>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	681a      	ldr	r2, [r3, #0]
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	f022 0204 	bic.w	r2, r2, #4
 8008f8a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	681a      	ldr	r2, [r3, #0]
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	f042 020a 	orr.w	r2, r2, #10
 8008f9a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	681a      	ldr	r2, [r3, #0]
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	f042 0201 	orr.w	r2, r2, #1
 8008faa:	601a      	str	r2, [r3, #0]
 8008fac:	e005      	b.n	8008fba <HAL_DMA_Start_IT+0xce>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	2200      	movs	r2, #0
 8008fb2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8008fb6:	2302      	movs	r3, #2
 8008fb8:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8008fba:	7dfb      	ldrb	r3, [r7, #23]
}
 8008fbc:	4618      	mov	r0, r3
 8008fbe:	3718      	adds	r7, #24
 8008fc0:	46bd      	mov	sp, r7
 8008fc2:	bd80      	pop	{r7, pc}
 8008fc4:	08012a54 	.word	0x08012a54

08008fc8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008fc8:	b580      	push	{r7, lr}
 8008fca:	b084      	sub	sp, #16
 8008fcc:	af00      	add	r7, sp, #0
 8008fce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008fd0:	2300      	movs	r3, #0
 8008fd2:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8008fda:	b2db      	uxtb	r3, r3
 8008fdc:	2b02      	cmp	r3, #2
 8008fde:	d005      	beq.n	8008fec <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	2204      	movs	r2, #4
 8008fe4:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8008fe6:	2301      	movs	r3, #1
 8008fe8:	73fb      	strb	r3, [r7, #15]
 8008fea:	e029      	b.n	8009040 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	681a      	ldr	r2, [r3, #0]
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	f022 020e 	bic.w	r2, r2, #14
 8008ffa:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	681a      	ldr	r2, [r3, #0]
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	f022 0201 	bic.w	r2, r2, #1
 800900a:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009010:	f003 021c 	and.w	r2, r3, #28
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009018:	2101      	movs	r1, #1
 800901a:	fa01 f202 	lsl.w	r2, r1, r2
 800901e:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	2201      	movs	r2, #1
 8009024:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	2200      	movs	r2, #0
 800902c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009034:	2b00      	cmp	r3, #0
 8009036:	d003      	beq.n	8009040 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800903c:	6878      	ldr	r0, [r7, #4]
 800903e:	4798      	blx	r3
    }
  }
  return status;
 8009040:	7bfb      	ldrb	r3, [r7, #15]
}
 8009042:	4618      	mov	r0, r3
 8009044:	3710      	adds	r7, #16
 8009046:	46bd      	mov	sp, r7
 8009048:	bd80      	pop	{r7, pc}

0800904a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800904a:	b580      	push	{r7, lr}
 800904c:	b084      	sub	sp, #16
 800904e:	af00      	add	r7, sp, #0
 8009050:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009066:	f003 031c 	and.w	r3, r3, #28
 800906a:	2204      	movs	r2, #4
 800906c:	409a      	lsls	r2, r3
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	4013      	ands	r3, r2
 8009072:	2b00      	cmp	r3, #0
 8009074:	d026      	beq.n	80090c4 <HAL_DMA_IRQHandler+0x7a>
 8009076:	68bb      	ldr	r3, [r7, #8]
 8009078:	f003 0304 	and.w	r3, r3, #4
 800907c:	2b00      	cmp	r3, #0
 800907e:	d021      	beq.n	80090c4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	f003 0320 	and.w	r3, r3, #32
 800908a:	2b00      	cmp	r3, #0
 800908c:	d107      	bne.n	800909e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	681a      	ldr	r2, [r3, #0]
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	f022 0204 	bic.w	r2, r2, #4
 800909c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80090a2:	f003 021c 	and.w	r2, r3, #28
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090aa:	2104      	movs	r1, #4
 80090ac:	fa01 f202 	lsl.w	r2, r1, r2
 80090b0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d071      	beq.n	800919e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80090be:	6878      	ldr	r0, [r7, #4]
 80090c0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80090c2:	e06c      	b.n	800919e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80090c8:	f003 031c 	and.w	r3, r3, #28
 80090cc:	2202      	movs	r2, #2
 80090ce:	409a      	lsls	r2, r3
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	4013      	ands	r3, r2
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d02e      	beq.n	8009136 <HAL_DMA_IRQHandler+0xec>
 80090d8:	68bb      	ldr	r3, [r7, #8]
 80090da:	f003 0302 	and.w	r3, r3, #2
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d029      	beq.n	8009136 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	f003 0320 	and.w	r3, r3, #32
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d10b      	bne.n	8009108 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	681a      	ldr	r2, [r3, #0]
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	f022 020a 	bic.w	r2, r2, #10
 80090fe:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	2201      	movs	r2, #1
 8009104:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800910c:	f003 021c 	and.w	r2, r3, #28
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009114:	2102      	movs	r1, #2
 8009116:	fa01 f202 	lsl.w	r2, r1, r2
 800911a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	2200      	movs	r2, #0
 8009120:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009128:	2b00      	cmp	r3, #0
 800912a:	d038      	beq.n	800919e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009130:	6878      	ldr	r0, [r7, #4]
 8009132:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8009134:	e033      	b.n	800919e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800913a:	f003 031c 	and.w	r3, r3, #28
 800913e:	2208      	movs	r2, #8
 8009140:	409a      	lsls	r2, r3
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	4013      	ands	r3, r2
 8009146:	2b00      	cmp	r3, #0
 8009148:	d02a      	beq.n	80091a0 <HAL_DMA_IRQHandler+0x156>
 800914a:	68bb      	ldr	r3, [r7, #8]
 800914c:	f003 0308 	and.w	r3, r3, #8
 8009150:	2b00      	cmp	r3, #0
 8009152:	d025      	beq.n	80091a0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	681a      	ldr	r2, [r3, #0]
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	f022 020e 	bic.w	r2, r2, #14
 8009162:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009168:	f003 021c 	and.w	r2, r3, #28
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009170:	2101      	movs	r1, #1
 8009172:	fa01 f202 	lsl.w	r2, r1, r2
 8009176:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	2201      	movs	r2, #1
 800917c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	2201      	movs	r2, #1
 8009182:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	2200      	movs	r2, #0
 800918a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009192:	2b00      	cmp	r3, #0
 8009194:	d004      	beq.n	80091a0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800919a:	6878      	ldr	r0, [r7, #4]
 800919c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800919e:	bf00      	nop
 80091a0:	bf00      	nop
}
 80091a2:	3710      	adds	r7, #16
 80091a4:	46bd      	mov	sp, r7
 80091a6:	bd80      	pop	{r7, pc}

080091a8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80091a8:	b480      	push	{r7}
 80091aa:	b085      	sub	sp, #20
 80091ac:	af00      	add	r7, sp, #0
 80091ae:	60f8      	str	r0, [r7, #12]
 80091b0:	60b9      	str	r1, [r7, #8]
 80091b2:	607a      	str	r2, [r7, #4]
 80091b4:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80091ba:	f003 021c 	and.w	r2, r3, #28
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091c2:	2101      	movs	r1, #1
 80091c4:	fa01 f202 	lsl.w	r2, r1, r2
 80091c8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	683a      	ldr	r2, [r7, #0]
 80091d0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	689b      	ldr	r3, [r3, #8]
 80091d6:	2b10      	cmp	r3, #16
 80091d8:	d108      	bne.n	80091ec <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	687a      	ldr	r2, [r7, #4]
 80091e0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	68ba      	ldr	r2, [r7, #8]
 80091e8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80091ea:	e007      	b.n	80091fc <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	68ba      	ldr	r2, [r7, #8]
 80091f2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	687a      	ldr	r2, [r7, #4]
 80091fa:	60da      	str	r2, [r3, #12]
}
 80091fc:	bf00      	nop
 80091fe:	3714      	adds	r7, #20
 8009200:	46bd      	mov	sp, r7
 8009202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009206:	4770      	bx	lr

08009208 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8009208:	b580      	push	{r7, lr}
 800920a:	b086      	sub	sp, #24
 800920c:	af00      	add	r7, sp, #0
 800920e:	6078      	str	r0, [r7, #4]
 8009210:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8009212:	2300      	movs	r3, #0
 8009214:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent;
  uint32_t temp;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800921c:	d01f      	beq.n	800925e <HAL_GPIO_Init+0x56>
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	4a3c      	ldr	r2, [pc, #240]	@ (8009314 <HAL_GPIO_Init+0x10c>)
 8009222:	4293      	cmp	r3, r2
 8009224:	d01b      	beq.n	800925e <HAL_GPIO_Init+0x56>
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	4a3b      	ldr	r2, [pc, #236]	@ (8009318 <HAL_GPIO_Init+0x110>)
 800922a:	4293      	cmp	r3, r2
 800922c:	d017      	beq.n	800925e <HAL_GPIO_Init+0x56>
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	4a3a      	ldr	r2, [pc, #232]	@ (800931c <HAL_GPIO_Init+0x114>)
 8009232:	4293      	cmp	r3, r2
 8009234:	d013      	beq.n	800925e <HAL_GPIO_Init+0x56>
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	4a39      	ldr	r2, [pc, #228]	@ (8009320 <HAL_GPIO_Init+0x118>)
 800923a:	4293      	cmp	r3, r2
 800923c:	d00f      	beq.n	800925e <HAL_GPIO_Init+0x56>
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	4a38      	ldr	r2, [pc, #224]	@ (8009324 <HAL_GPIO_Init+0x11c>)
 8009242:	4293      	cmp	r3, r2
 8009244:	d00b      	beq.n	800925e <HAL_GPIO_Init+0x56>
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	4a37      	ldr	r2, [pc, #220]	@ (8009328 <HAL_GPIO_Init+0x120>)
 800924a:	4293      	cmp	r3, r2
 800924c:	d007      	beq.n	800925e <HAL_GPIO_Init+0x56>
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	4a36      	ldr	r2, [pc, #216]	@ (800932c <HAL_GPIO_Init+0x124>)
 8009252:	4293      	cmp	r3, r2
 8009254:	d003      	beq.n	800925e <HAL_GPIO_Init+0x56>
 8009256:	21aa      	movs	r1, #170	@ 0xaa
 8009258:	4835      	ldr	r0, [pc, #212]	@ (8009330 <HAL_GPIO_Init+0x128>)
 800925a:	f7fe fd19 	bl	8007c90 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 800925e:	683b      	ldr	r3, [r7, #0]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	b29b      	uxth	r3, r3
 8009264:	2b00      	cmp	r3, #0
 8009266:	d004      	beq.n	8009272 <HAL_GPIO_Init+0x6a>
 8009268:	683b      	ldr	r3, [r7, #0]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009270:	d303      	bcc.n	800927a <HAL_GPIO_Init+0x72>
 8009272:	21ab      	movs	r1, #171	@ 0xab
 8009274:	482e      	ldr	r0, [pc, #184]	@ (8009330 <HAL_GPIO_Init+0x128>)
 8009276:	f7fe fd0b 	bl	8007c90 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 800927a:	683b      	ldr	r3, [r7, #0]
 800927c:	685b      	ldr	r3, [r3, #4]
 800927e:	2b00      	cmp	r3, #0
 8009280:	f000 823d 	beq.w	80096fe <HAL_GPIO_Init+0x4f6>
 8009284:	683b      	ldr	r3, [r7, #0]
 8009286:	685b      	ldr	r3, [r3, #4]
 8009288:	2b01      	cmp	r3, #1
 800928a:	f000 8238 	beq.w	80096fe <HAL_GPIO_Init+0x4f6>
 800928e:	683b      	ldr	r3, [r7, #0]
 8009290:	685b      	ldr	r3, [r3, #4]
 8009292:	2b11      	cmp	r3, #17
 8009294:	f000 8233 	beq.w	80096fe <HAL_GPIO_Init+0x4f6>
 8009298:	683b      	ldr	r3, [r7, #0]
 800929a:	685b      	ldr	r3, [r3, #4]
 800929c:	2b02      	cmp	r3, #2
 800929e:	f000 822e 	beq.w	80096fe <HAL_GPIO_Init+0x4f6>
 80092a2:	683b      	ldr	r3, [r7, #0]
 80092a4:	685b      	ldr	r3, [r3, #4]
 80092a6:	2b12      	cmp	r3, #18
 80092a8:	f000 8229 	beq.w	80096fe <HAL_GPIO_Init+0x4f6>
 80092ac:	683b      	ldr	r3, [r7, #0]
 80092ae:	685b      	ldr	r3, [r3, #4]
 80092b0:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
 80092b4:	f000 8223 	beq.w	80096fe <HAL_GPIO_Init+0x4f6>
 80092b8:	683b      	ldr	r3, [r7, #0]
 80092ba:	685b      	ldr	r3, [r3, #4]
 80092bc:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 80092c0:	f000 821d 	beq.w	80096fe <HAL_GPIO_Init+0x4f6>
 80092c4:	683b      	ldr	r3, [r7, #0]
 80092c6:	685b      	ldr	r3, [r3, #4]
 80092c8:	f5b3 1f44 	cmp.w	r3, #3211264	@ 0x310000
 80092cc:	f000 8217 	beq.w	80096fe <HAL_GPIO_Init+0x4f6>
 80092d0:	683b      	ldr	r3, [r7, #0]
 80092d2:	685b      	ldr	r3, [r3, #4]
 80092d4:	f5b3 1f90 	cmp.w	r3, #1179648	@ 0x120000
 80092d8:	f000 8211 	beq.w	80096fe <HAL_GPIO_Init+0x4f6>
 80092dc:	683b      	ldr	r3, [r7, #0]
 80092de:	685b      	ldr	r3, [r3, #4]
 80092e0:	f5b3 1f08 	cmp.w	r3, #2228224	@ 0x220000
 80092e4:	f000 820b 	beq.w	80096fe <HAL_GPIO_Init+0x4f6>
 80092e8:	683b      	ldr	r3, [r7, #0]
 80092ea:	685b      	ldr	r3, [r3, #4]
 80092ec:	f5b3 1f48 	cmp.w	r3, #3276800	@ 0x320000
 80092f0:	f000 8205 	beq.w	80096fe <HAL_GPIO_Init+0x4f6>
 80092f4:	683b      	ldr	r3, [r7, #0]
 80092f6:	685b      	ldr	r3, [r3, #4]
 80092f8:	2b03      	cmp	r3, #3
 80092fa:	f000 8200 	beq.w	80096fe <HAL_GPIO_Init+0x4f6>
 80092fe:	683b      	ldr	r3, [r7, #0]
 8009300:	685b      	ldr	r3, [r3, #4]
 8009302:	2b0b      	cmp	r3, #11
 8009304:	f000 81fb 	beq.w	80096fe <HAL_GPIO_Init+0x4f6>
 8009308:	21ac      	movs	r1, #172	@ 0xac
 800930a:	4809      	ldr	r0, [pc, #36]	@ (8009330 <HAL_GPIO_Init+0x128>)
 800930c:	f7fe fcc0 	bl	8007c90 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8009310:	e1f5      	b.n	80096fe <HAL_GPIO_Init+0x4f6>
 8009312:	bf00      	nop
 8009314:	48000400 	.word	0x48000400
 8009318:	48000800 	.word	0x48000800
 800931c:	48000c00 	.word	0x48000c00
 8009320:	48001000 	.word	0x48001000
 8009324:	48001400 	.word	0x48001400
 8009328:	48001800 	.word	0x48001800
 800932c:	48001c00 	.word	0x48001c00
 8009330:	08012a8c 	.word	0x08012a8c
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8009334:	683b      	ldr	r3, [r7, #0]
 8009336:	681a      	ldr	r2, [r3, #0]
 8009338:	2101      	movs	r1, #1
 800933a:	697b      	ldr	r3, [r7, #20]
 800933c:	fa01 f303 	lsl.w	r3, r1, r3
 8009340:	4013      	ands	r3, r2
 8009342:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	2b00      	cmp	r3, #0
 8009348:	f000 81d6 	beq.w	80096f8 <HAL_GPIO_Init+0x4f0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800934c:	683b      	ldr	r3, [r7, #0]
 800934e:	685b      	ldr	r3, [r3, #4]
 8009350:	f003 0303 	and.w	r3, r3, #3
 8009354:	2b01      	cmp	r3, #1
 8009356:	d005      	beq.n	8009364 <HAL_GPIO_Init+0x15c>
 8009358:	683b      	ldr	r3, [r7, #0]
 800935a:	685b      	ldr	r3, [r3, #4]
 800935c:	f003 0303 	and.w	r3, r3, #3
 8009360:	2b02      	cmp	r3, #2
 8009362:	d144      	bne.n	80093ee <HAL_GPIO_Init+0x1e6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8009364:	683b      	ldr	r3, [r7, #0]
 8009366:	68db      	ldr	r3, [r3, #12]
 8009368:	2b00      	cmp	r3, #0
 800936a:	d00f      	beq.n	800938c <HAL_GPIO_Init+0x184>
 800936c:	683b      	ldr	r3, [r7, #0]
 800936e:	68db      	ldr	r3, [r3, #12]
 8009370:	2b01      	cmp	r3, #1
 8009372:	d00b      	beq.n	800938c <HAL_GPIO_Init+0x184>
 8009374:	683b      	ldr	r3, [r7, #0]
 8009376:	68db      	ldr	r3, [r3, #12]
 8009378:	2b02      	cmp	r3, #2
 800937a:	d007      	beq.n	800938c <HAL_GPIO_Init+0x184>
 800937c:	683b      	ldr	r3, [r7, #0]
 800937e:	68db      	ldr	r3, [r3, #12]
 8009380:	2b03      	cmp	r3, #3
 8009382:	d003      	beq.n	800938c <HAL_GPIO_Init+0x184>
 8009384:	21bb      	movs	r1, #187	@ 0xbb
 8009386:	489c      	ldr	r0, [pc, #624]	@ (80095f8 <HAL_GPIO_Init+0x3f0>)
 8009388:	f7fe fc82 	bl	8007c90 <assert_failed>

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	689b      	ldr	r3, [r3, #8]
 8009390:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8009392:	697b      	ldr	r3, [r7, #20]
 8009394:	005b      	lsls	r3, r3, #1
 8009396:	2203      	movs	r2, #3
 8009398:	fa02 f303 	lsl.w	r3, r2, r3
 800939c:	43db      	mvns	r3, r3
 800939e:	693a      	ldr	r2, [r7, #16]
 80093a0:	4013      	ands	r3, r2
 80093a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80093a4:	683b      	ldr	r3, [r7, #0]
 80093a6:	68da      	ldr	r2, [r3, #12]
 80093a8:	697b      	ldr	r3, [r7, #20]
 80093aa:	005b      	lsls	r3, r3, #1
 80093ac:	fa02 f303 	lsl.w	r3, r2, r3
 80093b0:	693a      	ldr	r2, [r7, #16]
 80093b2:	4313      	orrs	r3, r2
 80093b4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	693a      	ldr	r2, [r7, #16]
 80093ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	685b      	ldr	r3, [r3, #4]
 80093c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80093c2:	2201      	movs	r2, #1
 80093c4:	697b      	ldr	r3, [r7, #20]
 80093c6:	fa02 f303 	lsl.w	r3, r2, r3
 80093ca:	43db      	mvns	r3, r3
 80093cc:	693a      	ldr	r2, [r7, #16]
 80093ce:	4013      	ands	r3, r2
 80093d0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80093d2:	683b      	ldr	r3, [r7, #0]
 80093d4:	685b      	ldr	r3, [r3, #4]
 80093d6:	091b      	lsrs	r3, r3, #4
 80093d8:	f003 0201 	and.w	r2, r3, #1
 80093dc:	697b      	ldr	r3, [r7, #20]
 80093de:	fa02 f303 	lsl.w	r3, r2, r3
 80093e2:	693a      	ldr	r2, [r7, #16]
 80093e4:	4313      	orrs	r3, r2
 80093e6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	693a      	ldr	r2, [r7, #16]
 80093ec:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80093ee:	683b      	ldr	r3, [r7, #0]
 80093f0:	685b      	ldr	r3, [r3, #4]
 80093f2:	f003 0303 	and.w	r3, r3, #3
 80093f6:	2b03      	cmp	r3, #3
 80093f8:	d118      	bne.n	800942c <HAL_GPIO_Init+0x224>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093fe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8009400:	2201      	movs	r2, #1
 8009402:	697b      	ldr	r3, [r7, #20]
 8009404:	fa02 f303 	lsl.w	r3, r2, r3
 8009408:	43db      	mvns	r3, r3
 800940a:	693a      	ldr	r2, [r7, #16]
 800940c:	4013      	ands	r3, r2
 800940e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8009410:	683b      	ldr	r3, [r7, #0]
 8009412:	685b      	ldr	r3, [r3, #4]
 8009414:	08db      	lsrs	r3, r3, #3
 8009416:	f003 0201 	and.w	r2, r3, #1
 800941a:	697b      	ldr	r3, [r7, #20]
 800941c:	fa02 f303 	lsl.w	r3, r2, r3
 8009420:	693a      	ldr	r2, [r7, #16]
 8009422:	4313      	orrs	r3, r2
 8009424:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	693a      	ldr	r2, [r7, #16]
 800942a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800942c:	683b      	ldr	r3, [r7, #0]
 800942e:	685b      	ldr	r3, [r3, #4]
 8009430:	f003 0303 	and.w	r3, r3, #3
 8009434:	2b03      	cmp	r3, #3
 8009436:	d027      	beq.n	8009488 <HAL_GPIO_Init+0x280>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8009438:	683b      	ldr	r3, [r7, #0]
 800943a:	689b      	ldr	r3, [r3, #8]
 800943c:	2b00      	cmp	r3, #0
 800943e:	d00b      	beq.n	8009458 <HAL_GPIO_Init+0x250>
 8009440:	683b      	ldr	r3, [r7, #0]
 8009442:	689b      	ldr	r3, [r3, #8]
 8009444:	2b01      	cmp	r3, #1
 8009446:	d007      	beq.n	8009458 <HAL_GPIO_Init+0x250>
 8009448:	683b      	ldr	r3, [r7, #0]
 800944a:	689b      	ldr	r3, [r3, #8]
 800944c:	2b02      	cmp	r3, #2
 800944e:	d003      	beq.n	8009458 <HAL_GPIO_Init+0x250>
 8009450:	21dc      	movs	r1, #220	@ 0xdc
 8009452:	4869      	ldr	r0, [pc, #420]	@ (80095f8 <HAL_GPIO_Init+0x3f0>)
 8009454:	f7fe fc1c 	bl	8007c90 <assert_failed>

        temp = GPIOx->PUPDR;
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	68db      	ldr	r3, [r3, #12]
 800945c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800945e:	697b      	ldr	r3, [r7, #20]
 8009460:	005b      	lsls	r3, r3, #1
 8009462:	2203      	movs	r2, #3
 8009464:	fa02 f303 	lsl.w	r3, r2, r3
 8009468:	43db      	mvns	r3, r3
 800946a:	693a      	ldr	r2, [r7, #16]
 800946c:	4013      	ands	r3, r2
 800946e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8009470:	683b      	ldr	r3, [r7, #0]
 8009472:	689a      	ldr	r2, [r3, #8]
 8009474:	697b      	ldr	r3, [r7, #20]
 8009476:	005b      	lsls	r3, r3, #1
 8009478:	fa02 f303 	lsl.w	r3, r2, r3
 800947c:	693a      	ldr	r2, [r7, #16]
 800947e:	4313      	orrs	r3, r2
 8009480:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	693a      	ldr	r2, [r7, #16]
 8009486:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8009488:	683b      	ldr	r3, [r7, #0]
 800948a:	685b      	ldr	r3, [r3, #4]
 800948c:	f003 0303 	and.w	r3, r3, #3
 8009490:	2b02      	cmp	r3, #2
 8009492:	d14f      	bne.n	8009534 <HAL_GPIO_Init+0x32c>
      {
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800949a:	d01f      	beq.n	80094dc <HAL_GPIO_Init+0x2d4>
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	4a57      	ldr	r2, [pc, #348]	@ (80095fc <HAL_GPIO_Init+0x3f4>)
 80094a0:	4293      	cmp	r3, r2
 80094a2:	d01b      	beq.n	80094dc <HAL_GPIO_Init+0x2d4>
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	4a56      	ldr	r2, [pc, #344]	@ (8009600 <HAL_GPIO_Init+0x3f8>)
 80094a8:	4293      	cmp	r3, r2
 80094aa:	d017      	beq.n	80094dc <HAL_GPIO_Init+0x2d4>
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	4a55      	ldr	r2, [pc, #340]	@ (8009604 <HAL_GPIO_Init+0x3fc>)
 80094b0:	4293      	cmp	r3, r2
 80094b2:	d013      	beq.n	80094dc <HAL_GPIO_Init+0x2d4>
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	4a54      	ldr	r2, [pc, #336]	@ (8009608 <HAL_GPIO_Init+0x400>)
 80094b8:	4293      	cmp	r3, r2
 80094ba:	d00f      	beq.n	80094dc <HAL_GPIO_Init+0x2d4>
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	4a53      	ldr	r2, [pc, #332]	@ (800960c <HAL_GPIO_Init+0x404>)
 80094c0:	4293      	cmp	r3, r2
 80094c2:	d00b      	beq.n	80094dc <HAL_GPIO_Init+0x2d4>
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	4a52      	ldr	r2, [pc, #328]	@ (8009610 <HAL_GPIO_Init+0x408>)
 80094c8:	4293      	cmp	r3, r2
 80094ca:	d007      	beq.n	80094dc <HAL_GPIO_Init+0x2d4>
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	4a51      	ldr	r2, [pc, #324]	@ (8009614 <HAL_GPIO_Init+0x40c>)
 80094d0:	4293      	cmp	r3, r2
 80094d2:	d003      	beq.n	80094dc <HAL_GPIO_Init+0x2d4>
 80094d4:	21e8      	movs	r1, #232	@ 0xe8
 80094d6:	4848      	ldr	r0, [pc, #288]	@ (80095f8 <HAL_GPIO_Init+0x3f0>)
 80094d8:	f7fe fbda 	bl	8007c90 <assert_failed>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 80094dc:	683b      	ldr	r3, [r7, #0]
 80094de:	691b      	ldr	r3, [r3, #16]
 80094e0:	2b0f      	cmp	r3, #15
 80094e2:	d903      	bls.n	80094ec <HAL_GPIO_Init+0x2e4>
 80094e4:	21e9      	movs	r1, #233	@ 0xe9
 80094e6:	4844      	ldr	r0, [pc, #272]	@ (80095f8 <HAL_GPIO_Init+0x3f0>)
 80094e8:	f7fe fbd2 	bl	8007c90 <assert_failed>

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80094ec:	697b      	ldr	r3, [r7, #20]
 80094ee:	08da      	lsrs	r2, r3, #3
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	3208      	adds	r2, #8
 80094f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094f8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80094fa:	697b      	ldr	r3, [r7, #20]
 80094fc:	f003 0307 	and.w	r3, r3, #7
 8009500:	009b      	lsls	r3, r3, #2
 8009502:	220f      	movs	r2, #15
 8009504:	fa02 f303 	lsl.w	r3, r2, r3
 8009508:	43db      	mvns	r3, r3
 800950a:	693a      	ldr	r2, [r7, #16]
 800950c:	4013      	ands	r3, r2
 800950e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8009510:	683b      	ldr	r3, [r7, #0]
 8009512:	691a      	ldr	r2, [r3, #16]
 8009514:	697b      	ldr	r3, [r7, #20]
 8009516:	f003 0307 	and.w	r3, r3, #7
 800951a:	009b      	lsls	r3, r3, #2
 800951c:	fa02 f303 	lsl.w	r3, r2, r3
 8009520:	693a      	ldr	r2, [r7, #16]
 8009522:	4313      	orrs	r3, r2
 8009524:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8009526:	697b      	ldr	r3, [r7, #20]
 8009528:	08da      	lsrs	r2, r3, #3
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	3208      	adds	r2, #8
 800952e:	6939      	ldr	r1, [r7, #16]
 8009530:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800953a:	697b      	ldr	r3, [r7, #20]
 800953c:	005b      	lsls	r3, r3, #1
 800953e:	2203      	movs	r2, #3
 8009540:	fa02 f303 	lsl.w	r3, r2, r3
 8009544:	43db      	mvns	r3, r3
 8009546:	693a      	ldr	r2, [r7, #16]
 8009548:	4013      	ands	r3, r2
 800954a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800954c:	683b      	ldr	r3, [r7, #0]
 800954e:	685b      	ldr	r3, [r3, #4]
 8009550:	f003 0203 	and.w	r2, r3, #3
 8009554:	697b      	ldr	r3, [r7, #20]
 8009556:	005b      	lsls	r3, r3, #1
 8009558:	fa02 f303 	lsl.w	r3, r2, r3
 800955c:	693a      	ldr	r2, [r7, #16]
 800955e:	4313      	orrs	r3, r2
 8009560:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	693a      	ldr	r2, [r7, #16]
 8009566:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8009568:	683b      	ldr	r3, [r7, #0]
 800956a:	685b      	ldr	r3, [r3, #4]
 800956c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8009570:	2b00      	cmp	r3, #0
 8009572:	f000 80c1 	beq.w	80096f8 <HAL_GPIO_Init+0x4f0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009576:	4b28      	ldr	r3, [pc, #160]	@ (8009618 <HAL_GPIO_Init+0x410>)
 8009578:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800957a:	4a27      	ldr	r2, [pc, #156]	@ (8009618 <HAL_GPIO_Init+0x410>)
 800957c:	f043 0301 	orr.w	r3, r3, #1
 8009580:	6613      	str	r3, [r2, #96]	@ 0x60
 8009582:	4b25      	ldr	r3, [pc, #148]	@ (8009618 <HAL_GPIO_Init+0x410>)
 8009584:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009586:	f003 0301 	and.w	r3, r3, #1
 800958a:	60bb      	str	r3, [r7, #8]
 800958c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800958e:	4a23      	ldr	r2, [pc, #140]	@ (800961c <HAL_GPIO_Init+0x414>)
 8009590:	697b      	ldr	r3, [r7, #20]
 8009592:	089b      	lsrs	r3, r3, #2
 8009594:	3302      	adds	r3, #2
 8009596:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800959a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800959c:	697b      	ldr	r3, [r7, #20]
 800959e:	f003 0303 	and.w	r3, r3, #3
 80095a2:	009b      	lsls	r3, r3, #2
 80095a4:	220f      	movs	r2, #15
 80095a6:	fa02 f303 	lsl.w	r3, r2, r3
 80095aa:	43db      	mvns	r3, r3
 80095ac:	693a      	ldr	r2, [r7, #16]
 80095ae:	4013      	ands	r3, r2
 80095b0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80095b8:	d03a      	beq.n	8009630 <HAL_GPIO_Init+0x428>
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	4a0f      	ldr	r2, [pc, #60]	@ (80095fc <HAL_GPIO_Init+0x3f4>)
 80095be:	4293      	cmp	r3, r2
 80095c0:	d034      	beq.n	800962c <HAL_GPIO_Init+0x424>
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	4a0e      	ldr	r2, [pc, #56]	@ (8009600 <HAL_GPIO_Init+0x3f8>)
 80095c6:	4293      	cmp	r3, r2
 80095c8:	d02e      	beq.n	8009628 <HAL_GPIO_Init+0x420>
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	4a0d      	ldr	r2, [pc, #52]	@ (8009604 <HAL_GPIO_Init+0x3fc>)
 80095ce:	4293      	cmp	r3, r2
 80095d0:	d028      	beq.n	8009624 <HAL_GPIO_Init+0x41c>
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	4a0c      	ldr	r2, [pc, #48]	@ (8009608 <HAL_GPIO_Init+0x400>)
 80095d6:	4293      	cmp	r3, r2
 80095d8:	d022      	beq.n	8009620 <HAL_GPIO_Init+0x418>
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	4a0b      	ldr	r2, [pc, #44]	@ (800960c <HAL_GPIO_Init+0x404>)
 80095de:	4293      	cmp	r3, r2
 80095e0:	d007      	beq.n	80095f2 <HAL_GPIO_Init+0x3ea>
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	4a0a      	ldr	r2, [pc, #40]	@ (8009610 <HAL_GPIO_Init+0x408>)
 80095e6:	4293      	cmp	r3, r2
 80095e8:	d101      	bne.n	80095ee <HAL_GPIO_Init+0x3e6>
 80095ea:	2306      	movs	r3, #6
 80095ec:	e021      	b.n	8009632 <HAL_GPIO_Init+0x42a>
 80095ee:	2307      	movs	r3, #7
 80095f0:	e01f      	b.n	8009632 <HAL_GPIO_Init+0x42a>
 80095f2:	2305      	movs	r3, #5
 80095f4:	e01d      	b.n	8009632 <HAL_GPIO_Init+0x42a>
 80095f6:	bf00      	nop
 80095f8:	08012a8c 	.word	0x08012a8c
 80095fc:	48000400 	.word	0x48000400
 8009600:	48000800 	.word	0x48000800
 8009604:	48000c00 	.word	0x48000c00
 8009608:	48001000 	.word	0x48001000
 800960c:	48001400 	.word	0x48001400
 8009610:	48001800 	.word	0x48001800
 8009614:	48001c00 	.word	0x48001c00
 8009618:	40021000 	.word	0x40021000
 800961c:	40010000 	.word	0x40010000
 8009620:	2304      	movs	r3, #4
 8009622:	e006      	b.n	8009632 <HAL_GPIO_Init+0x42a>
 8009624:	2303      	movs	r3, #3
 8009626:	e004      	b.n	8009632 <HAL_GPIO_Init+0x42a>
 8009628:	2302      	movs	r3, #2
 800962a:	e002      	b.n	8009632 <HAL_GPIO_Init+0x42a>
 800962c:	2301      	movs	r3, #1
 800962e:	e000      	b.n	8009632 <HAL_GPIO_Init+0x42a>
 8009630:	2300      	movs	r3, #0
 8009632:	697a      	ldr	r2, [r7, #20]
 8009634:	f002 0203 	and.w	r2, r2, #3
 8009638:	0092      	lsls	r2, r2, #2
 800963a:	4093      	lsls	r3, r2
 800963c:	693a      	ldr	r2, [r7, #16]
 800963e:	4313      	orrs	r3, r2
 8009640:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8009642:	4935      	ldr	r1, [pc, #212]	@ (8009718 <HAL_GPIO_Init+0x510>)
 8009644:	697b      	ldr	r3, [r7, #20]
 8009646:	089b      	lsrs	r3, r3, #2
 8009648:	3302      	adds	r3, #2
 800964a:	693a      	ldr	r2, [r7, #16]
 800964c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8009650:	4b32      	ldr	r3, [pc, #200]	@ (800971c <HAL_GPIO_Init+0x514>)
 8009652:	689b      	ldr	r3, [r3, #8]
 8009654:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	43db      	mvns	r3, r3
 800965a:	693a      	ldr	r2, [r7, #16]
 800965c:	4013      	ands	r3, r2
 800965e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8009660:	683b      	ldr	r3, [r7, #0]
 8009662:	685b      	ldr	r3, [r3, #4]
 8009664:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009668:	2b00      	cmp	r3, #0
 800966a:	d003      	beq.n	8009674 <HAL_GPIO_Init+0x46c>
        {
          temp |= iocurrent;
 800966c:	693a      	ldr	r2, [r7, #16]
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	4313      	orrs	r3, r2
 8009672:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8009674:	4a29      	ldr	r2, [pc, #164]	@ (800971c <HAL_GPIO_Init+0x514>)
 8009676:	693b      	ldr	r3, [r7, #16]
 8009678:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800967a:	4b28      	ldr	r3, [pc, #160]	@ (800971c <HAL_GPIO_Init+0x514>)
 800967c:	68db      	ldr	r3, [r3, #12]
 800967e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	43db      	mvns	r3, r3
 8009684:	693a      	ldr	r2, [r7, #16]
 8009686:	4013      	ands	r3, r2
 8009688:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800968a:	683b      	ldr	r3, [r7, #0]
 800968c:	685b      	ldr	r3, [r3, #4]
 800968e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009692:	2b00      	cmp	r3, #0
 8009694:	d003      	beq.n	800969e <HAL_GPIO_Init+0x496>
        {
          temp |= iocurrent;
 8009696:	693a      	ldr	r2, [r7, #16]
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	4313      	orrs	r3, r2
 800969c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800969e:	4a1f      	ldr	r2, [pc, #124]	@ (800971c <HAL_GPIO_Init+0x514>)
 80096a0:	693b      	ldr	r3, [r7, #16]
 80096a2:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80096a4:	4b1d      	ldr	r3, [pc, #116]	@ (800971c <HAL_GPIO_Init+0x514>)
 80096a6:	685b      	ldr	r3, [r3, #4]
 80096a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	43db      	mvns	r3, r3
 80096ae:	693a      	ldr	r2, [r7, #16]
 80096b0:	4013      	ands	r3, r2
 80096b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80096b4:	683b      	ldr	r3, [r7, #0]
 80096b6:	685b      	ldr	r3, [r3, #4]
 80096b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d003      	beq.n	80096c8 <HAL_GPIO_Init+0x4c0>
        {
          temp |= iocurrent;
 80096c0:	693a      	ldr	r2, [r7, #16]
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	4313      	orrs	r3, r2
 80096c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80096c8:	4a14      	ldr	r2, [pc, #80]	@ (800971c <HAL_GPIO_Init+0x514>)
 80096ca:	693b      	ldr	r3, [r7, #16]
 80096cc:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80096ce:	4b13      	ldr	r3, [pc, #76]	@ (800971c <HAL_GPIO_Init+0x514>)
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	43db      	mvns	r3, r3
 80096d8:	693a      	ldr	r2, [r7, #16]
 80096da:	4013      	ands	r3, r2
 80096dc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80096de:	683b      	ldr	r3, [r7, #0]
 80096e0:	685b      	ldr	r3, [r3, #4]
 80096e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d003      	beq.n	80096f2 <HAL_GPIO_Init+0x4ea>
        {
          temp |= iocurrent;
 80096ea:	693a      	ldr	r2, [r7, #16]
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	4313      	orrs	r3, r2
 80096f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80096f2:	4a0a      	ldr	r2, [pc, #40]	@ (800971c <HAL_GPIO_Init+0x514>)
 80096f4:	693b      	ldr	r3, [r7, #16]
 80096f6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80096f8:	697b      	ldr	r3, [r7, #20]
 80096fa:	3301      	adds	r3, #1
 80096fc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80096fe:	683b      	ldr	r3, [r7, #0]
 8009700:	681a      	ldr	r2, [r3, #0]
 8009702:	697b      	ldr	r3, [r7, #20]
 8009704:	fa22 f303 	lsr.w	r3, r2, r3
 8009708:	2b00      	cmp	r3, #0
 800970a:	f47f ae13 	bne.w	8009334 <HAL_GPIO_Init+0x12c>
  }
}
 800970e:	bf00      	nop
 8009710:	bf00      	nop
 8009712:	3718      	adds	r7, #24
 8009714:	46bd      	mov	sp, r7
 8009716:	bd80      	pop	{r7, pc}
 8009718:	40010000 	.word	0x40010000
 800971c:	40010400 	.word	0x40010400

08009720 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8009720:	b580      	push	{r7, lr}
 8009722:	b084      	sub	sp, #16
 8009724:	af00      	add	r7, sp, #0
 8009726:	6078      	str	r0, [r7, #4]
 8009728:	460b      	mov	r3, r1
 800972a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800972c:	887b      	ldrh	r3, [r7, #2]
 800972e:	2b00      	cmp	r3, #0
 8009730:	d104      	bne.n	800973c <HAL_GPIO_ReadPin+0x1c>
 8009732:	f44f 71c7 	mov.w	r1, #398	@ 0x18e
 8009736:	4809      	ldr	r0, [pc, #36]	@ (800975c <HAL_GPIO_ReadPin+0x3c>)
 8009738:	f7fe faaa 	bl	8007c90 <assert_failed>

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	691a      	ldr	r2, [r3, #16]
 8009740:	887b      	ldrh	r3, [r7, #2]
 8009742:	4013      	ands	r3, r2
 8009744:	2b00      	cmp	r3, #0
 8009746:	d002      	beq.n	800974e <HAL_GPIO_ReadPin+0x2e>
  {
    bitstatus = GPIO_PIN_SET;
 8009748:	2301      	movs	r3, #1
 800974a:	73fb      	strb	r3, [r7, #15]
 800974c:	e001      	b.n	8009752 <HAL_GPIO_ReadPin+0x32>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800974e:	2300      	movs	r3, #0
 8009750:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8009752:	7bfb      	ldrb	r3, [r7, #15]
}
 8009754:	4618      	mov	r0, r3
 8009756:	3710      	adds	r7, #16
 8009758:	46bd      	mov	sp, r7
 800975a:	bd80      	pop	{r7, pc}
 800975c:	08012a8c 	.word	0x08012a8c

08009760 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009760:	b580      	push	{r7, lr}
 8009762:	b082      	sub	sp, #8
 8009764:	af00      	add	r7, sp, #0
 8009766:	6078      	str	r0, [r7, #4]
 8009768:	460b      	mov	r3, r1
 800976a:	807b      	strh	r3, [r7, #2]
 800976c:	4613      	mov	r3, r2
 800976e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8009770:	887b      	ldrh	r3, [r7, #2]
 8009772:	2b00      	cmp	r3, #0
 8009774:	d104      	bne.n	8009780 <HAL_GPIO_WritePin+0x20>
 8009776:	f44f 71d7 	mov.w	r1, #430	@ 0x1ae
 800977a:	480e      	ldr	r0, [pc, #56]	@ (80097b4 <HAL_GPIO_WritePin+0x54>)
 800977c:	f7fe fa88 	bl	8007c90 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8009780:	787b      	ldrb	r3, [r7, #1]
 8009782:	2b00      	cmp	r3, #0
 8009784:	d007      	beq.n	8009796 <HAL_GPIO_WritePin+0x36>
 8009786:	787b      	ldrb	r3, [r7, #1]
 8009788:	2b01      	cmp	r3, #1
 800978a:	d004      	beq.n	8009796 <HAL_GPIO_WritePin+0x36>
 800978c:	f240 11af 	movw	r1, #431	@ 0x1af
 8009790:	4808      	ldr	r0, [pc, #32]	@ (80097b4 <HAL_GPIO_WritePin+0x54>)
 8009792:	f7fe fa7d 	bl	8007c90 <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 8009796:	787b      	ldrb	r3, [r7, #1]
 8009798:	2b00      	cmp	r3, #0
 800979a:	d003      	beq.n	80097a4 <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800979c:	887a      	ldrh	r2, [r7, #2]
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80097a2:	e002      	b.n	80097aa <HAL_GPIO_WritePin+0x4a>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80097a4:	887a      	ldrh	r2, [r7, #2]
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80097aa:	bf00      	nop
 80097ac:	3708      	adds	r7, #8
 80097ae:	46bd      	mov	sp, r7
 80097b0:	bd80      	pop	{r7, pc}
 80097b2:	bf00      	nop
 80097b4:	08012a8c 	.word	0x08012a8c

080097b8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80097b8:	b580      	push	{r7, lr}
 80097ba:	b084      	sub	sp, #16
 80097bc:	af00      	add	r7, sp, #0
 80097be:	6078      	str	r0, [r7, #4]
 80097c0:	460b      	mov	r3, r1
 80097c2:	807b      	strh	r3, [r7, #2]
  uint32_t odr;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80097c4:	887b      	ldrh	r3, [r7, #2]
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d104      	bne.n	80097d4 <HAL_GPIO_TogglePin+0x1c>
 80097ca:	f44f 71e3 	mov.w	r1, #454	@ 0x1c6
 80097ce:	480a      	ldr	r0, [pc, #40]	@ (80097f8 <HAL_GPIO_TogglePin+0x40>)
 80097d0:	f7fe fa5e 	bl	8007c90 <assert_failed>

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	695b      	ldr	r3, [r3, #20]
 80097d8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80097da:	887a      	ldrh	r2, [r7, #2]
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	4013      	ands	r3, r2
 80097e0:	041a      	lsls	r2, r3, #16
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	43d9      	mvns	r1, r3
 80097e6:	887b      	ldrh	r3, [r7, #2]
 80097e8:	400b      	ands	r3, r1
 80097ea:	431a      	orrs	r2, r3
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	619a      	str	r2, [r3, #24]
}
 80097f0:	bf00      	nop
 80097f2:	3710      	adds	r7, #16
 80097f4:	46bd      	mov	sp, r7
 80097f6:	bd80      	pop	{r7, pc}
 80097f8:	08012a8c 	.word	0x08012a8c

080097fc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80097fc:	b580      	push	{r7, lr}
 80097fe:	b082      	sub	sp, #8
 8009800:	af00      	add	r7, sp, #0
 8009802:	4603      	mov	r3, r0
 8009804:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8009806:	4b08      	ldr	r3, [pc, #32]	@ (8009828 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8009808:	695a      	ldr	r2, [r3, #20]
 800980a:	88fb      	ldrh	r3, [r7, #6]
 800980c:	4013      	ands	r3, r2
 800980e:	2b00      	cmp	r3, #0
 8009810:	d006      	beq.n	8009820 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8009812:	4a05      	ldr	r2, [pc, #20]	@ (8009828 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8009814:	88fb      	ldrh	r3, [r7, #6]
 8009816:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8009818:	88fb      	ldrh	r3, [r7, #6]
 800981a:	4618      	mov	r0, r3
 800981c:	f7fe f9c2 	bl	8007ba4 <HAL_GPIO_EXTI_Callback>
  }
}
 8009820:	bf00      	nop
 8009822:	3708      	adds	r7, #8
 8009824:	46bd      	mov	sp, r7
 8009826:	bd80      	pop	{r7, pc}
 8009828:	40010400 	.word	0x40010400

0800982c <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 800982c:	b580      	push	{r7, lr}
 800982e:	b084      	sub	sp, #16
 8009830:	af00      	add	r7, sp, #0
 8009832:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	2b00      	cmp	r3, #0
 8009838:	d101      	bne.n	800983e <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 800983a:	2301      	movs	r3, #1
 800983c:	e1f3      	b.n	8009c26 <HAL_LPTIM_Init+0x3fa>
  }

  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	4a8e      	ldr	r2, [pc, #568]	@ (8009a7c <HAL_LPTIM_Init+0x250>)
 8009844:	4293      	cmp	r3, r2
 8009846:	d008      	beq.n	800985a <HAL_LPTIM_Init+0x2e>
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	4a8c      	ldr	r2, [pc, #560]	@ (8009a80 <HAL_LPTIM_Init+0x254>)
 800984e:	4293      	cmp	r3, r2
 8009850:	d003      	beq.n	800985a <HAL_LPTIM_Init+0x2e>
 8009852:	21fc      	movs	r1, #252	@ 0xfc
 8009854:	488b      	ldr	r0, [pc, #556]	@ (8009a84 <HAL_LPTIM_Init+0x258>)
 8009856:	f7fe fa1b 	bl	8007c90 <assert_failed>

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	685b      	ldr	r3, [r3, #4]
 800985e:	2b01      	cmp	r3, #1
 8009860:	d007      	beq.n	8009872 <HAL_LPTIM_Init+0x46>
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	685b      	ldr	r3, [r3, #4]
 8009866:	2b00      	cmp	r3, #0
 8009868:	d003      	beq.n	8009872 <HAL_LPTIM_Init+0x46>
 800986a:	21fe      	movs	r1, #254	@ 0xfe
 800986c:	4885      	ldr	r0, [pc, #532]	@ (8009a84 <HAL_LPTIM_Init+0x258>)
 800986e:	f7fe fa0f 	bl	8007c90 <assert_failed>
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	689b      	ldr	r3, [r3, #8]
 8009876:	2b00      	cmp	r3, #0
 8009878:	d026      	beq.n	80098c8 <HAL_LPTIM_Init+0x9c>
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	689b      	ldr	r3, [r3, #8]
 800987e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009882:	d021      	beq.n	80098c8 <HAL_LPTIM_Init+0x9c>
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	689b      	ldr	r3, [r3, #8]
 8009888:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800988c:	d01c      	beq.n	80098c8 <HAL_LPTIM_Init+0x9c>
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	689b      	ldr	r3, [r3, #8]
 8009892:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8009896:	d017      	beq.n	80098c8 <HAL_LPTIM_Init+0x9c>
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	689b      	ldr	r3, [r3, #8]
 800989c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80098a0:	d012      	beq.n	80098c8 <HAL_LPTIM_Init+0x9c>
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	689b      	ldr	r3, [r3, #8]
 80098a6:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80098aa:	d00d      	beq.n	80098c8 <HAL_LPTIM_Init+0x9c>
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	689b      	ldr	r3, [r3, #8]
 80098b0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80098b4:	d008      	beq.n	80098c8 <HAL_LPTIM_Init+0x9c>
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	689b      	ldr	r3, [r3, #8]
 80098ba:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 80098be:	d003      	beq.n	80098c8 <HAL_LPTIM_Init+0x9c>
 80098c0:	21ff      	movs	r1, #255	@ 0xff
 80098c2:	4870      	ldr	r0, [pc, #448]	@ (8009a84 <HAL_LPTIM_Init+0x258>)
 80098c4:	f7fe f9e4 	bl	8007c90 <assert_failed>
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	685b      	ldr	r3, [r3, #4]
 80098cc:	2b01      	cmp	r3, #1
 80098ce:	d004      	beq.n	80098da <HAL_LPTIM_Init+0xae>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098d4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80098d8:	d125      	bne.n	8009926 <HAL_LPTIM_Init+0xfa>
  {
    assert_param(IS_LPTIM_CLOCK_POLARITY(hlptim->Init.UltraLowPowerClock.Polarity));
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	68db      	ldr	r3, [r3, #12]
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d00c      	beq.n	80098fc <HAL_LPTIM_Init+0xd0>
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	68db      	ldr	r3, [r3, #12]
 80098e6:	2b02      	cmp	r3, #2
 80098e8:	d008      	beq.n	80098fc <HAL_LPTIM_Init+0xd0>
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	68db      	ldr	r3, [r3, #12]
 80098ee:	2b04      	cmp	r3, #4
 80098f0:	d004      	beq.n	80098fc <HAL_LPTIM_Init+0xd0>
 80098f2:	f240 1103 	movw	r1, #259	@ 0x103
 80098f6:	4863      	ldr	r0, [pc, #396]	@ (8009a84 <HAL_LPTIM_Init+0x258>)
 80098f8:	f7fe f9ca 	bl	8007c90 <assert_failed>
    assert_param(IS_LPTIM_CLOCK_SAMPLE_TIME(hlptim->Init.UltraLowPowerClock.SampleTime));
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	691b      	ldr	r3, [r3, #16]
 8009900:	2b00      	cmp	r3, #0
 8009902:	d010      	beq.n	8009926 <HAL_LPTIM_Init+0xfa>
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	691b      	ldr	r3, [r3, #16]
 8009908:	2b08      	cmp	r3, #8
 800990a:	d00c      	beq.n	8009926 <HAL_LPTIM_Init+0xfa>
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	691b      	ldr	r3, [r3, #16]
 8009910:	2b10      	cmp	r3, #16
 8009912:	d008      	beq.n	8009926 <HAL_LPTIM_Init+0xfa>
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	691b      	ldr	r3, [r3, #16]
 8009918:	2b18      	cmp	r3, #24
 800991a:	d004      	beq.n	8009926 <HAL_LPTIM_Init+0xfa>
 800991c:	f44f 7182 	mov.w	r1, #260	@ 0x104
 8009920:	4858      	ldr	r0, [pc, #352]	@ (8009a84 <HAL_LPTIM_Init+0x258>)
 8009922:	f7fe f9b5 	bl	8007c90 <assert_failed>
  }
  assert_param(IS_LPTIM_TRG_SOURCE(hlptim->Init.Trigger.Source));
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	695b      	ldr	r3, [r3, #20]
 800992a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800992e:	4293      	cmp	r3, r2
 8009930:	d02b      	beq.n	800998a <HAL_LPTIM_Init+0x15e>
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	695b      	ldr	r3, [r3, #20]
 8009936:	2b00      	cmp	r3, #0
 8009938:	d027      	beq.n	800998a <HAL_LPTIM_Init+0x15e>
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	695b      	ldr	r3, [r3, #20]
 800993e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009942:	d022      	beq.n	800998a <HAL_LPTIM_Init+0x15e>
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	695b      	ldr	r3, [r3, #20]
 8009948:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800994c:	d01d      	beq.n	800998a <HAL_LPTIM_Init+0x15e>
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	695b      	ldr	r3, [r3, #20]
 8009952:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8009956:	d018      	beq.n	800998a <HAL_LPTIM_Init+0x15e>
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	695b      	ldr	r3, [r3, #20]
 800995c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009960:	d013      	beq.n	800998a <HAL_LPTIM_Init+0x15e>
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	695b      	ldr	r3, [r3, #20]
 8009966:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800996a:	d00e      	beq.n	800998a <HAL_LPTIM_Init+0x15e>
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	695b      	ldr	r3, [r3, #20]
 8009970:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8009974:	d009      	beq.n	800998a <HAL_LPTIM_Init+0x15e>
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	695b      	ldr	r3, [r3, #20]
 800997a:	f5b3 4f60 	cmp.w	r3, #57344	@ 0xe000
 800997e:	d004      	beq.n	800998a <HAL_LPTIM_Init+0x15e>
 8009980:	f44f 7183 	mov.w	r1, #262	@ 0x106
 8009984:	483f      	ldr	r0, [pc, #252]	@ (8009a84 <HAL_LPTIM_Init+0x258>)
 8009986:	f7fe f983 	bl	8007c90 <assert_failed>
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	695b      	ldr	r3, [r3, #20]
 800998e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009992:	4293      	cmp	r3, r2
 8009994:	d028      	beq.n	80099e8 <HAL_LPTIM_Init+0x1bc>
  {
    assert_param(IS_LPTIM_EXT_TRG_POLARITY(hlptim->Init.Trigger.ActiveEdge));
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	699b      	ldr	r3, [r3, #24]
 800999a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800999e:	d00e      	beq.n	80099be <HAL_LPTIM_Init+0x192>
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	699b      	ldr	r3, [r3, #24]
 80099a4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80099a8:	d009      	beq.n	80099be <HAL_LPTIM_Init+0x192>
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	699b      	ldr	r3, [r3, #24]
 80099ae:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80099b2:	d004      	beq.n	80099be <HAL_LPTIM_Init+0x192>
 80099b4:	f240 1109 	movw	r1, #265	@ 0x109
 80099b8:	4832      	ldr	r0, [pc, #200]	@ (8009a84 <HAL_LPTIM_Init+0x258>)
 80099ba:	f7fe f969 	bl	8007c90 <assert_failed>
    assert_param(IS_LPTIM_TRIG_SAMPLE_TIME(hlptim->Init.Trigger.SampleTime));
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	69db      	ldr	r3, [r3, #28]
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d010      	beq.n	80099e8 <HAL_LPTIM_Init+0x1bc>
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	69db      	ldr	r3, [r3, #28]
 80099ca:	2b40      	cmp	r3, #64	@ 0x40
 80099cc:	d00c      	beq.n	80099e8 <HAL_LPTIM_Init+0x1bc>
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	69db      	ldr	r3, [r3, #28]
 80099d2:	2b80      	cmp	r3, #128	@ 0x80
 80099d4:	d008      	beq.n	80099e8 <HAL_LPTIM_Init+0x1bc>
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	69db      	ldr	r3, [r3, #28]
 80099da:	2bc0      	cmp	r3, #192	@ 0xc0
 80099dc:	d004      	beq.n	80099e8 <HAL_LPTIM_Init+0x1bc>
 80099de:	f44f 7185 	mov.w	r1, #266	@ 0x10a
 80099e2:	4828      	ldr	r0, [pc, #160]	@ (8009a84 <HAL_LPTIM_Init+0x258>)
 80099e4:	f7fe f954 	bl	8007c90 <assert_failed>
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	6a1b      	ldr	r3, [r3, #32]
 80099ec:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80099f0:	d008      	beq.n	8009a04 <HAL_LPTIM_Init+0x1d8>
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	6a1b      	ldr	r3, [r3, #32]
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d004      	beq.n	8009a04 <HAL_LPTIM_Init+0x1d8>
 80099fa:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 80099fe:	4821      	ldr	r0, [pc, #132]	@ (8009a84 <HAL_LPTIM_Init+0x258>)
 8009a00:	f7fe f946 	bl	8007c90 <assert_failed>
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d009      	beq.n	8009a20 <HAL_LPTIM_Init+0x1f4>
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a10:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009a14:	d004      	beq.n	8009a20 <HAL_LPTIM_Init+0x1f4>
 8009a16:	f240 110d 	movw	r1, #269	@ 0x10d
 8009a1a:	481a      	ldr	r0, [pc, #104]	@ (8009a84 <HAL_LPTIM_Init+0x258>)
 8009a1c:	f7fe f938 	bl	8007c90 <assert_failed>
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d009      	beq.n	8009a3c <HAL_LPTIM_Init+0x210>
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a2c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009a30:	d004      	beq.n	8009a3c <HAL_LPTIM_Init+0x210>
 8009a32:	f44f 7187 	mov.w	r1, #270	@ 0x10e
 8009a36:	4813      	ldr	r0, [pc, #76]	@ (8009a84 <HAL_LPTIM_Init+0x258>)
 8009a38:	f7fe f92a 	bl	8007c90 <assert_failed>
#if defined(LPTIM_RCR_REP)
  assert_param(IS_LPTIM_REPETITION(hlptim->Init.RepetitionCounter));
#endif

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8009a42:	b2db      	uxtb	r3, r3
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d106      	bne.n	8009a56 <HAL_LPTIM_Init+0x22a>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	2200      	movs	r2, #0
 8009a4c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 8009a50:	6878      	ldr	r0, [r7, #4]
 8009a52:	f7fd ff89 	bl	8007968 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	2202      	movs	r2, #2
 8009a5a:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  }

#endif

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	68db      	ldr	r3, [r3, #12]
 8009a64:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	685b      	ldr	r3, [r3, #4]
 8009a6a:	2b01      	cmp	r3, #1
 8009a6c:	d00c      	beq.n	8009a88 <HAL_LPTIM_Init+0x25c>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a72:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009a76:	d10b      	bne.n	8009a90 <HAL_LPTIM_Init+0x264>
 8009a78:	e006      	b.n	8009a88 <HAL_LPTIM_Init+0x25c>
 8009a7a:	bf00      	nop
 8009a7c:	40007c00 	.word	0x40007c00
 8009a80:	40009400 	.word	0x40009400
 8009a84:	08012ac8 	.word	0x08012ac8
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	f023 031e 	bic.w	r3, r3, #30
 8009a8e:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	695b      	ldr	r3, [r3, #20]
 8009a94:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009a98:	4293      	cmp	r3, r2
 8009a9a:	d005      	beq.n	8009aa8 <HAL_LPTIM_Init+0x27c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8009aa2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009aa6:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8009aa8:	68fa      	ldr	r2, [r7, #12]
 8009aaa:	4b61      	ldr	r3, [pc, #388]	@ (8009c30 <HAL_LPTIM_Init+0x404>)
 8009aac:	4013      	ands	r3, r2
 8009aae:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8009ab8:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 8009abe:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              hlptim->Init.OutputPolarity  |
 8009ac4:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              hlptim->Init.UpdateMode      |
 8009aca:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8009acc:	68fa      	ldr	r2, [r7, #12]
 8009ace:	4313      	orrs	r3, r2
 8009ad0:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	685b      	ldr	r3, [r3, #4]
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d107      	bne.n	8009aea <HAL_LPTIM_Init+0x2be>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8009ae2:	4313      	orrs	r3, r2
 8009ae4:	68fa      	ldr	r2, [r7, #12]
 8009ae6:	4313      	orrs	r3, r2
 8009ae8:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	685b      	ldr	r3, [r3, #4]
 8009aee:	2b01      	cmp	r3, #1
 8009af0:	d004      	beq.n	8009afc <HAL_LPTIM_Init+0x2d0>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009af6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009afa:	d107      	bne.n	8009b0c <HAL_LPTIM_Init+0x2e0>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8009b04:	4313      	orrs	r3, r2
 8009b06:	68fa      	ldr	r2, [r7, #12]
 8009b08:	4313      	orrs	r3, r2
 8009b0a:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	695b      	ldr	r3, [r3, #20]
 8009b10:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009b14:	4293      	cmp	r3, r2
 8009b16:	d00a      	beq.n	8009b2e <HAL_LPTIM_Init+0x302>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8009b20:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 8009b26:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8009b28:	68fa      	ldr	r2, [r7, #12]
 8009b2a:	4313      	orrs	r3, r2
 8009b2c:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	68fa      	ldr	r2, [r7, #12]
 8009b34:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
  if (hlptim->Instance == LPTIM1)
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	4a3e      	ldr	r2, [pc, #248]	@ (8009c34 <HAL_LPTIM_Init+0x408>)
 8009b3c:	4293      	cmp	r3, r2
 8009b3e:	d141      	bne.n	8009bc4 <HAL_LPTIM_Init+0x398>
  {
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	4a3b      	ldr	r2, [pc, #236]	@ (8009c34 <HAL_LPTIM_Init+0x408>)
 8009b46:	4293      	cmp	r3, r2
 8009b48:	d107      	bne.n	8009b5a <HAL_LPTIM_Init+0x32e>
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d01d      	beq.n	8009b8e <HAL_LPTIM_Init+0x362>
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b56:	2b01      	cmp	r3, #1
 8009b58:	d019      	beq.n	8009b8e <HAL_LPTIM_Init+0x362>
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	4a36      	ldr	r2, [pc, #216]	@ (8009c38 <HAL_LPTIM_Init+0x40c>)
 8009b60:	4293      	cmp	r3, r2
 8009b62:	d10f      	bne.n	8009b84 <HAL_LPTIM_Init+0x358>
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d010      	beq.n	8009b8e <HAL_LPTIM_Init+0x362>
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b70:	2b01      	cmp	r3, #1
 8009b72:	d00c      	beq.n	8009b8e <HAL_LPTIM_Init+0x362>
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b78:	2b02      	cmp	r3, #2
 8009b7a:	d008      	beq.n	8009b8e <HAL_LPTIM_Init+0x362>
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b80:	2b03      	cmp	r3, #3
 8009b82:	d004      	beq.n	8009b8e <HAL_LPTIM_Init+0x362>
 8009b84:	f240 117f 	movw	r1, #383	@ 0x17f
 8009b88:	482c      	ldr	r0, [pc, #176]	@ (8009c3c <HAL_LPTIM_Init+0x410>)
 8009b8a:	f7fe f881 	bl	8007c90 <assert_failed>
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	4a28      	ldr	r2, [pc, #160]	@ (8009c34 <HAL_LPTIM_Init+0x408>)
 8009b94:	4293      	cmp	r3, r2
 8009b96:	d107      	bne.n	8009ba8 <HAL_LPTIM_Init+0x37c>
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d008      	beq.n	8009bb2 <HAL_LPTIM_Init+0x386>
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ba4:	2b02      	cmp	r3, #2
 8009ba6:	d004      	beq.n	8009bb2 <HAL_LPTIM_Init+0x386>
 8009ba8:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8009bac:	4823      	ldr	r0, [pc, #140]	@ (8009c3c <HAL_LPTIM_Init+0x410>)
 8009bae:	f7fe f86f 	bl	8007c90 <assert_failed>

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->OR = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	430a      	orrs	r2, r1
 8009bc0:	621a      	str	r2, [r3, #32]
 8009bc2:	e02b      	b.n	8009c1c <HAL_LPTIM_Init+0x3f0>
  }
  else
  {
    /* Check LPTIM Input1 source */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	4a1a      	ldr	r2, [pc, #104]	@ (8009c34 <HAL_LPTIM_Init+0x408>)
 8009bca:	4293      	cmp	r3, r2
 8009bcc:	d107      	bne.n	8009bde <HAL_LPTIM_Init+0x3b2>
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d01d      	beq.n	8009c12 <HAL_LPTIM_Init+0x3e6>
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bda:	2b01      	cmp	r3, #1
 8009bdc:	d019      	beq.n	8009c12 <HAL_LPTIM_Init+0x3e6>
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	4a15      	ldr	r2, [pc, #84]	@ (8009c38 <HAL_LPTIM_Init+0x40c>)
 8009be4:	4293      	cmp	r3, r2
 8009be6:	d10f      	bne.n	8009c08 <HAL_LPTIM_Init+0x3dc>
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d010      	beq.n	8009c12 <HAL_LPTIM_Init+0x3e6>
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bf4:	2b01      	cmp	r3, #1
 8009bf6:	d00c      	beq.n	8009c12 <HAL_LPTIM_Init+0x3e6>
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bfc:	2b02      	cmp	r3, #2
 8009bfe:	d008      	beq.n	8009c12 <HAL_LPTIM_Init+0x3e6>
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c04:	2b03      	cmp	r3, #3
 8009c06:	d004      	beq.n	8009c12 <HAL_LPTIM_Init+0x3e6>
 8009c08:	f44f 71c4 	mov.w	r1, #392	@ 0x188
 8009c0c:	480b      	ldr	r0, [pc, #44]	@ (8009c3c <HAL_LPTIM_Init+0x410>)
 8009c0e:	f7fe f83f 	bl	8007c90 <assert_failed>

    /* Configure LPTIM Input1 source */
    hlptim->Instance->OR = hlptim->Init.Input1Source;
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	687a      	ldr	r2, [r7, #4]
 8009c18:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8009c1a:	621a      	str	r2, [r3, #32]
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	2201      	movs	r2, #1
 8009c20:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8009c24:	2300      	movs	r3, #0
}
 8009c26:	4618      	mov	r0, r3
 8009c28:	3710      	adds	r7, #16
 8009c2a:	46bd      	mov	sp, r7
 8009c2c:	bd80      	pop	{r7, pc}
 8009c2e:	bf00      	nop
 8009c30:	ff19f1fe 	.word	0xff19f1fe
 8009c34:	40007c00 	.word	0x40007c00
 8009c38:	40009400 	.word	0x40009400
 8009c3c:	08012ac8 	.word	0x08012ac8

08009c40 <HAL_LPTIM_Encoder_Start>:
  * @param  Period Specifies the Autoreload value.
  *         This parameter must be a value between 0x0001 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Encoder_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period)
{
 8009c40:	b580      	push	{r7, lr}
 8009c42:	b084      	sub	sp, #16
 8009c44:	af00      	add	r7, sp, #0
 8009c46:	6078      	str	r0, [r7, #4]
 8009c48:	6039      	str	r1, [r7, #0]
  uint32_t          tmpcfgr;

  /* Check the parameters */
  assert_param(IS_LPTIM_ENCODER_INTERFACE_INSTANCE(hlptim->Instance));
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	4a3f      	ldr	r2, [pc, #252]	@ (8009d4c <HAL_LPTIM_Encoder_Start+0x10c>)
 8009c50:	4293      	cmp	r3, r2
 8009c52:	d004      	beq.n	8009c5e <HAL_LPTIM_Encoder_Start+0x1e>
 8009c54:	f240 41ca 	movw	r1, #1226	@ 0x4ca
 8009c58:	483d      	ldr	r0, [pc, #244]	@ (8009d50 <HAL_LPTIM_Encoder_Start+0x110>)
 8009c5a:	f7fe f819 	bl	8007c90 <assert_failed>
  assert_param(IS_LPTIM_PERIOD(Period));
 8009c5e:	683b      	ldr	r3, [r7, #0]
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d003      	beq.n	8009c6c <HAL_LPTIM_Encoder_Start+0x2c>
 8009c64:	683b      	ldr	r3, [r7, #0]
 8009c66:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009c6a:	d304      	bcc.n	8009c76 <HAL_LPTIM_Encoder_Start+0x36>
 8009c6c:	f240 41cb 	movw	r1, #1227	@ 0x4cb
 8009c70:	4837      	ldr	r0, [pc, #220]	@ (8009d50 <HAL_LPTIM_Encoder_Start+0x110>)
 8009c72:	f7fe f80d 	bl	8007c90 <assert_failed>
  assert_param(hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC);
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	685b      	ldr	r3, [r3, #4]
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d004      	beq.n	8009c88 <HAL_LPTIM_Encoder_Start+0x48>
 8009c7e:	f240 41cc 	movw	r1, #1228	@ 0x4cc
 8009c82:	4833      	ldr	r0, [pc, #204]	@ (8009d50 <HAL_LPTIM_Encoder_Start+0x110>)
 8009c84:	f7fe f804 	bl	8007c90 <assert_failed>
  assert_param(hlptim->Init.Clock.Prescaler == LPTIM_PRESCALER_DIV1);
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	689b      	ldr	r3, [r3, #8]
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d004      	beq.n	8009c9a <HAL_LPTIM_Encoder_Start+0x5a>
 8009c90:	f240 41cd 	movw	r1, #1229	@ 0x4cd
 8009c94:	482e      	ldr	r0, [pc, #184]	@ (8009d50 <HAL_LPTIM_Encoder_Start+0x110>)
 8009c96:	f7fd fffb 	bl	8007c90 <assert_failed>
  assert_param(IS_LPTIM_CLOCK_POLARITY(hlptim->Init.UltraLowPowerClock.Polarity));
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	68db      	ldr	r3, [r3, #12]
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d00c      	beq.n	8009cbc <HAL_LPTIM_Encoder_Start+0x7c>
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	68db      	ldr	r3, [r3, #12]
 8009ca6:	2b02      	cmp	r3, #2
 8009ca8:	d008      	beq.n	8009cbc <HAL_LPTIM_Encoder_Start+0x7c>
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	68db      	ldr	r3, [r3, #12]
 8009cae:	2b04      	cmp	r3, #4
 8009cb0:	d004      	beq.n	8009cbc <HAL_LPTIM_Encoder_Start+0x7c>
 8009cb2:	f240 41ce 	movw	r1, #1230	@ 0x4ce
 8009cb6:	4826      	ldr	r0, [pc, #152]	@ (8009d50 <HAL_LPTIM_Encoder_Start+0x110>)
 8009cb8:	f7fd ffea 	bl	8007c90 <assert_failed>

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	2202      	movs	r2, #2
 8009cc0:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	68db      	ldr	r3, [r3, #12]
 8009cca:	60fb      	str	r3, [r7, #12]

  /* Clear CKPOL bits */
  tmpcfgr &= (uint32_t)(~LPTIM_CFGR_CKPOL);
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	f023 0306 	bic.w	r3, r3, #6
 8009cd2:	60fb      	str	r3, [r7, #12]

  /* Set Input polarity */
  tmpcfgr |=  hlptim->Init.UltraLowPowerClock.Polarity;
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	68db      	ldr	r3, [r3, #12]
 8009cd8:	68fa      	ldr	r2, [r7, #12]
 8009cda:	4313      	orrs	r3, r2
 8009cdc:	60fb      	str	r3, [r7, #12]

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	68fa      	ldr	r2, [r7, #12]
 8009ce4:	60da      	str	r2, [r3, #12]

  /* Set ENC bit to enable the encoder interface */
  hlptim->Instance->CFGR |= LPTIM_CFGR_ENC;
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	68da      	ldr	r2, [r3, #12]
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8009cf4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	691a      	ldr	r2, [r3, #16]
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	f042 0201 	orr.w	r2, r2, #1
 8009d04:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	2210      	movs	r2, #16
 8009d0c:	605a      	str	r2, [r3, #4]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	683a      	ldr	r2, [r7, #0]
 8009d14:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8009d16:	2110      	movs	r1, #16
 8009d18:	6878      	ldr	r0, [r7, #4]
 8009d1a:	f000 f93d 	bl	8009f98 <LPTIM_WaitForFlag>
 8009d1e:	4603      	mov	r3, r0
 8009d20:	2b03      	cmp	r3, #3
 8009d22:	d101      	bne.n	8009d28 <HAL_LPTIM_Encoder_Start+0xe8>
  {
    return HAL_TIMEOUT;
 8009d24:	2303      	movs	r3, #3
 8009d26:	e00c      	b.n	8009d42 <HAL_LPTIM_Encoder_Start+0x102>
  }

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	691a      	ldr	r2, [r3, #16]
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	f042 0204 	orr.w	r2, r2, #4
 8009d36:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	2201      	movs	r2, #1
 8009d3c:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8009d40:	2300      	movs	r3, #0
}
 8009d42:	4618      	mov	r0, r3
 8009d44:	3710      	adds	r7, #16
 8009d46:	46bd      	mov	sp, r7
 8009d48:	bd80      	pop	{r7, pc}
 8009d4a:	bf00      	nop
 8009d4c:	40007c00 	.word	0x40007c00
 8009d50:	08012ac8 	.word	0x08012ac8

08009d54 <HAL_LPTIM_Encoder_Stop>:
  * @brief  Stop the Encoder interface.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Encoder_Stop(LPTIM_HandleTypeDef *hlptim)
{
 8009d54:	b580      	push	{r7, lr}
 8009d56:	b082      	sub	sp, #8
 8009d58:	af00      	add	r7, sp, #0
 8009d5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LPTIM_ENCODER_INTERFACE_INSTANCE(hlptim->Instance));
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	4a13      	ldr	r2, [pc, #76]	@ (8009db0 <HAL_LPTIM_Encoder_Stop+0x5c>)
 8009d62:	4293      	cmp	r3, r2
 8009d64:	d004      	beq.n	8009d70 <HAL_LPTIM_Encoder_Stop+0x1c>
 8009d66:	f240 5103 	movw	r1, #1283	@ 0x503
 8009d6a:	4812      	ldr	r0, [pc, #72]	@ (8009db4 <HAL_LPTIM_Encoder_Stop+0x60>)
 8009d6c:	f7fd ff90 	bl	8007c90 <assert_failed>

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	2202      	movs	r2, #2
 8009d74:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8009d78:	6878      	ldr	r0, [r7, #4]
 8009d7a:	f000 f93d 	bl	8009ff8 <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 8009d7e:	6878      	ldr	r0, [r7, #4]
 8009d80:	f000 f8fb 	bl	8009f7a <HAL_LPTIM_GetState>
 8009d84:	4603      	mov	r3, r0
 8009d86:	2b03      	cmp	r3, #3
 8009d88:	d101      	bne.n	8009d8e <HAL_LPTIM_Encoder_Stop+0x3a>
  {
    return HAL_TIMEOUT;
 8009d8a:	2303      	movs	r3, #3
 8009d8c:	e00c      	b.n	8009da8 <HAL_LPTIM_Encoder_Stop+0x54>
  }

  /* Reset ENC bit to disable the encoder interface */
  hlptim->Instance->CFGR &= ~LPTIM_CFGR_ENC;
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	68da      	ldr	r2, [r3, #12]
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8009d9c:	60da      	str	r2, [r3, #12]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	2201      	movs	r2, #1
 8009da2:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8009da6:	2300      	movs	r3, #0
}
 8009da8:	4618      	mov	r0, r3
 8009daa:	3708      	adds	r7, #8
 8009dac:	46bd      	mov	sp, r7
 8009dae:	bd80      	pop	{r7, pc}
 8009db0:	40007c00 	.word	0x40007c00
 8009db4:	08012ac8 	.word	0x08012ac8

08009db8 <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 8009db8:	b580      	push	{r7, lr}
 8009dba:	b082      	sub	sp, #8
 8009dbc:	af00      	add	r7, sp, #0
 8009dbe:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	f003 0301 	and.w	r3, r3, #1
 8009dca:	2b01      	cmp	r3, #1
 8009dcc:	d10d      	bne.n	8009dea <HAL_LPTIM_IRQHandler+0x32>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	689b      	ldr	r3, [r3, #8]
 8009dd4:	f003 0301 	and.w	r3, r3, #1
 8009dd8:	2b01      	cmp	r3, #1
 8009dda:	d106      	bne.n	8009dea <HAL_LPTIM_IRQHandler+0x32>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	2201      	movs	r2, #1
 8009de2:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
#else
      HAL_LPTIM_CompareMatchCallback(hlptim);
 8009de4:	6878      	ldr	r0, [r7, #4]
 8009de6:	f000 f882 	bl	8009eee <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	f003 0302 	and.w	r3, r3, #2
 8009df4:	2b02      	cmp	r3, #2
 8009df6:	d10d      	bne.n	8009e14 <HAL_LPTIM_IRQHandler+0x5c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	689b      	ldr	r3, [r3, #8]
 8009dfe:	f003 0302 	and.w	r3, r3, #2
 8009e02:	2b02      	cmp	r3, #2
 8009e04:	d106      	bne.n	8009e14 <HAL_LPTIM_IRQHandler+0x5c>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	2202      	movs	r2, #2
 8009e0c:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 8009e0e:	6878      	ldr	r0, [r7, #4]
 8009e10:	f000 f877 	bl	8009f02 <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	f003 0304 	and.w	r3, r3, #4
 8009e1e:	2b04      	cmp	r3, #4
 8009e20:	d10d      	bne.n	8009e3e <HAL_LPTIM_IRQHandler+0x86>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	689b      	ldr	r3, [r3, #8]
 8009e28:	f003 0304 	and.w	r3, r3, #4
 8009e2c:	2b04      	cmp	r3, #4
 8009e2e:	d106      	bne.n	8009e3e <HAL_LPTIM_IRQHandler+0x86>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	2204      	movs	r2, #4
 8009e36:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 8009e38:	6878      	ldr	r0, [r7, #4]
 8009e3a:	f000 f86c 	bl	8009f16 <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	f003 0308 	and.w	r3, r3, #8
 8009e48:	2b08      	cmp	r3, #8
 8009e4a:	d10d      	bne.n	8009e68 <HAL_LPTIM_IRQHandler+0xb0>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	689b      	ldr	r3, [r3, #8]
 8009e52:	f003 0308 	and.w	r3, r3, #8
 8009e56:	2b08      	cmp	r3, #8
 8009e58:	d106      	bne.n	8009e68 <HAL_LPTIM_IRQHandler+0xb0>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	2208      	movs	r2, #8
 8009e60:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 8009e62:	6878      	ldr	r0, [r7, #4]
 8009e64:	f000 f861 	bl	8009f2a <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	f003 0310 	and.w	r3, r3, #16
 8009e72:	2b10      	cmp	r3, #16
 8009e74:	d10d      	bne.n	8009e92 <HAL_LPTIM_IRQHandler+0xda>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	689b      	ldr	r3, [r3, #8]
 8009e7c:	f003 0310 	and.w	r3, r3, #16
 8009e80:	2b10      	cmp	r3, #16
 8009e82:	d106      	bne.n	8009e92 <HAL_LPTIM_IRQHandler+0xda>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	2210      	movs	r2, #16
 8009e8a:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 8009e8c:	6878      	ldr	r0, [r7, #4]
 8009e8e:	f000 f856 	bl	8009f3e <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	f003 0320 	and.w	r3, r3, #32
 8009e9c:	2b20      	cmp	r3, #32
 8009e9e:	d10d      	bne.n	8009ebc <HAL_LPTIM_IRQHandler+0x104>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	689b      	ldr	r3, [r3, #8]
 8009ea6:	f003 0320 	and.w	r3, r3, #32
 8009eaa:	2b20      	cmp	r3, #32
 8009eac:	d106      	bne.n	8009ebc <HAL_LPTIM_IRQHandler+0x104>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	2220      	movs	r2, #32
 8009eb4:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 8009eb6:	6878      	ldr	r0, [r7, #4]
 8009eb8:	f000 f84b 	bl	8009f52 <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ec6:	2b40      	cmp	r3, #64	@ 0x40
 8009ec8:	d10d      	bne.n	8009ee6 <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	689b      	ldr	r3, [r3, #8]
 8009ed0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ed4:	2b40      	cmp	r3, #64	@ 0x40
 8009ed6:	d106      	bne.n	8009ee6 <HAL_LPTIM_IRQHandler+0x12e>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	2240      	movs	r2, #64	@ 0x40
 8009ede:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 8009ee0:	6878      	ldr	r0, [r7, #4]
 8009ee2:	f000 f840 	bl	8009f66 <HAL_LPTIM_DirectionDownCallback>
      HAL_LPTIM_RepCounterWriteCallback(hlptim);
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
#endif
}
 8009ee6:	bf00      	nop
 8009ee8:	3708      	adds	r7, #8
 8009eea:	46bd      	mov	sp, r7
 8009eec:	bd80      	pop	{r7, pc}

08009eee <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8009eee:	b480      	push	{r7}
 8009ef0:	b083      	sub	sp, #12
 8009ef2:	af00      	add	r7, sp, #0
 8009ef4:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 8009ef6:	bf00      	nop
 8009ef8:	370c      	adds	r7, #12
 8009efa:	46bd      	mov	sp, r7
 8009efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f00:	4770      	bx	lr

08009f02 <HAL_LPTIM_AutoReloadMatchCallback>:
  * @brief  Autoreload match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8009f02:	b480      	push	{r7}
 8009f04:	b083      	sub	sp, #12
 8009f06:	af00      	add	r7, sp, #0
 8009f08:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadMatchCallback could be implemented in the user file
   */
}
 8009f0a:	bf00      	nop
 8009f0c:	370c      	adds	r7, #12
 8009f0e:	46bd      	mov	sp, r7
 8009f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f14:	4770      	bx	lr

08009f16 <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 8009f16:	b480      	push	{r7}
 8009f18:	b083      	sub	sp, #12
 8009f1a:	af00      	add	r7, sp, #0
 8009f1c:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 8009f1e:	bf00      	nop
 8009f20:	370c      	adds	r7, #12
 8009f22:	46bd      	mov	sp, r7
 8009f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f28:	4770      	bx	lr

08009f2a <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8009f2a:	b480      	push	{r7}
 8009f2c:	b083      	sub	sp, #12
 8009f2e:	af00      	add	r7, sp, #0
 8009f30:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 8009f32:	bf00      	nop
 8009f34:	370c      	adds	r7, #12
 8009f36:	46bd      	mov	sp, r7
 8009f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f3c:	4770      	bx	lr

08009f3e <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8009f3e:	b480      	push	{r7}
 8009f40:	b083      	sub	sp, #12
 8009f42:	af00      	add	r7, sp, #0
 8009f44:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 8009f46:	bf00      	nop
 8009f48:	370c      	adds	r7, #12
 8009f4a:	46bd      	mov	sp, r7
 8009f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f50:	4770      	bx	lr

08009f52 <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 8009f52:	b480      	push	{r7}
 8009f54:	b083      	sub	sp, #12
 8009f56:	af00      	add	r7, sp, #0
 8009f58:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 8009f5a:	bf00      	nop
 8009f5c:	370c      	adds	r7, #12
 8009f5e:	46bd      	mov	sp, r7
 8009f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f64:	4770      	bx	lr

08009f66 <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 8009f66:	b480      	push	{r7}
 8009f68:	b083      	sub	sp, #12
 8009f6a:	af00      	add	r7, sp, #0
 8009f6c:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 8009f6e:	bf00      	nop
 8009f70:	370c      	adds	r7, #12
 8009f72:	46bd      	mov	sp, r7
 8009f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f78:	4770      	bx	lr

08009f7a <HAL_LPTIM_GetState>:
  * @brief  Return the LPTIM handle state.
  * @param  hlptim LPTIM handle
  * @retval HAL state
  */
HAL_LPTIM_StateTypeDef HAL_LPTIM_GetState(const LPTIM_HandleTypeDef *hlptim)
{
 8009f7a:	b480      	push	{r7}
 8009f7c:	b083      	sub	sp, #12
 8009f7e:	af00      	add	r7, sp, #0
 8009f80:	6078      	str	r0, [r7, #4]
  /* Return LPTIM handle state */
  return hlptim->State;
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8009f88:	b2db      	uxtb	r3, r3
}
 8009f8a:	4618      	mov	r0, r3
 8009f8c:	370c      	adds	r7, #12
 8009f8e:	46bd      	mov	sp, r7
 8009f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f94:	4770      	bx	lr
	...

08009f98 <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(const LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 8009f98:	b480      	push	{r7}
 8009f9a:	b085      	sub	sp, #20
 8009f9c:	af00      	add	r7, sp, #0
 8009f9e:	6078      	str	r0, [r7, #4]
 8009fa0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 8009fa2:	2300      	movs	r3, #0
 8009fa4:	73fb      	strb	r3, [r7, #15]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 8009fa6:	4b12      	ldr	r3, [pc, #72]	@ (8009ff0 <LPTIM_WaitForFlag+0x58>)
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	4a12      	ldr	r2, [pc, #72]	@ (8009ff4 <LPTIM_WaitForFlag+0x5c>)
 8009fac:	fba2 2303 	umull	r2, r3, r2, r3
 8009fb0:	0b9b      	lsrs	r3, r3, #14
 8009fb2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8009fb6:	fb02 f303 	mul.w	r3, r2, r3
 8009fba:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 8009fbc:	68bb      	ldr	r3, [r7, #8]
 8009fbe:	3b01      	subs	r3, #1
 8009fc0:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 8009fc2:	68bb      	ldr	r3, [r7, #8]
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d101      	bne.n	8009fcc <LPTIM_WaitForFlag+0x34>
    {
      result = HAL_TIMEOUT;
 8009fc8:	2303      	movs	r3, #3
 8009fca:	73fb      	strb	r3, [r7, #15]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	681a      	ldr	r2, [r3, #0]
 8009fd2:	683b      	ldr	r3, [r7, #0]
 8009fd4:	4013      	ands	r3, r2
 8009fd6:	683a      	ldr	r2, [r7, #0]
 8009fd8:	429a      	cmp	r2, r3
 8009fda:	d002      	beq.n	8009fe2 <LPTIM_WaitForFlag+0x4a>
 8009fdc:	68bb      	ldr	r3, [r7, #8]
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d1ec      	bne.n	8009fbc <LPTIM_WaitForFlag+0x24>

  return result;
 8009fe2:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fe4:	4618      	mov	r0, r3
 8009fe6:	3714      	adds	r7, #20
 8009fe8:	46bd      	mov	sp, r7
 8009fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fee:	4770      	bx	lr
 8009ff0:	200000d0 	.word	0x200000d0
 8009ff4:	d1b71759 	.word	0xd1b71759

08009ff8 <LPTIM_Disable>:
  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
  *         stuck in LPTIM interrupt when entering Stop mode" section.
  * @retval None
  */
void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim)
{
 8009ff8:	b580      	push	{r7, lr}
 8009ffa:	b08c      	sub	sp, #48	@ 0x30
 8009ffc:	af00      	add	r7, sp, #0
 8009ffe:	6078      	str	r0, [r7, #4]
  uint32_t tmpclksource = 0;
 800a000:	2300      	movs	r3, #0
 800a002:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a004:	f3ef 8310 	mrs	r3, PRIMASK
 800a008:	60fb      	str	r3, [r7, #12]
  return(result);
 800a00a:	68fb      	ldr	r3, [r7, #12]
#if defined(LPTIM_RCR_REP)
  uint32_t tmpRCR;
#endif

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 800a00c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a00e:	2301      	movs	r3, #1
 800a010:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a012:	693b      	ldr	r3, [r7, #16]
 800a014:	f383 8810 	msr	PRIMASK, r3
}
 800a018:	bf00      	nop
  __set_PRIMASK(1) ;

  /*********** Save LPTIM Config ***********/
  /* Save LPTIM source clock */
  switch ((uint32_t)hlptim->Instance)
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	4a73      	ldr	r2, [pc, #460]	@ (800a1ec <LPTIM_Disable+0x1f4>)
 800a020:	4293      	cmp	r3, r2
 800a022:	d003      	beq.n	800a02c <LPTIM_Disable+0x34>
 800a024:	4a72      	ldr	r2, [pc, #456]	@ (800a1f0 <LPTIM_Disable+0x1f8>)
 800a026:	4293      	cmp	r3, r2
 800a028:	d007      	beq.n	800a03a <LPTIM_Disable+0x42>
    case LPTIM2_BASE:
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
      break;
#endif /* LPTIM2 */
    default:
      break;
 800a02a:	e00d      	b.n	800a048 <LPTIM_Disable+0x50>
      tmpclksource = __HAL_RCC_GET_LPTIM1_SOURCE();
 800a02c:	4b71      	ldr	r3, [pc, #452]	@ (800a1f4 <LPTIM_Disable+0x1fc>)
 800a02e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a032:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800a036:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
 800a038:	e006      	b.n	800a048 <LPTIM_Disable+0x50>
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
 800a03a:	4b6e      	ldr	r3, [pc, #440]	@ (800a1f4 <LPTIM_Disable+0x1fc>)
 800a03c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a040:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800a044:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
 800a046:	bf00      	nop
  }

  /* Save LPTIM configuration registers */
  tmpIER = hlptim->Instance->IER;
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	689b      	ldr	r3, [r3, #8]
 800a04e:	627b      	str	r3, [r7, #36]	@ 0x24
  tmpCFGR = hlptim->Instance->CFGR;
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	68db      	ldr	r3, [r3, #12]
 800a056:	623b      	str	r3, [r7, #32]
  tmpCMP = hlptim->Instance->CMP;
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	695b      	ldr	r3, [r3, #20]
 800a05e:	61fb      	str	r3, [r7, #28]
  tmpARR = hlptim->Instance->ARR;
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	699b      	ldr	r3, [r3, #24]
 800a066:	61bb      	str	r3, [r7, #24]
  tmpOR = hlptim->Instance->OR;
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	6a1b      	ldr	r3, [r3, #32]
 800a06e:	617b      	str	r3, [r7, #20]
#if defined(LPTIM_RCR_REP)
  tmpRCR = hlptim->Instance->RCR;
#endif

  /*********** Reset LPTIM ***********/
  switch ((uint32_t)hlptim->Instance)
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	4a5d      	ldr	r2, [pc, #372]	@ (800a1ec <LPTIM_Disable+0x1f4>)
 800a076:	4293      	cmp	r3, r2
 800a078:	d003      	beq.n	800a082 <LPTIM_Disable+0x8a>
 800a07a:	4a5d      	ldr	r2, [pc, #372]	@ (800a1f0 <LPTIM_Disable+0x1f8>)
 800a07c:	4293      	cmp	r3, r2
 800a07e:	d00d      	beq.n	800a09c <LPTIM_Disable+0xa4>
      __HAL_RCC_LPTIM2_FORCE_RESET();
      __HAL_RCC_LPTIM2_RELEASE_RESET();
      break;
#endif /* LPTIM2 */
    default:
      break;
 800a080:	e019      	b.n	800a0b6 <LPTIM_Disable+0xbe>
      __HAL_RCC_LPTIM1_FORCE_RESET();
 800a082:	4b5c      	ldr	r3, [pc, #368]	@ (800a1f4 <LPTIM_Disable+0x1fc>)
 800a084:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a086:	4a5b      	ldr	r2, [pc, #364]	@ (800a1f4 <LPTIM_Disable+0x1fc>)
 800a088:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a08c:	6393      	str	r3, [r2, #56]	@ 0x38
      __HAL_RCC_LPTIM1_RELEASE_RESET();
 800a08e:	4b59      	ldr	r3, [pc, #356]	@ (800a1f4 <LPTIM_Disable+0x1fc>)
 800a090:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a092:	4a58      	ldr	r2, [pc, #352]	@ (800a1f4 <LPTIM_Disable+0x1fc>)
 800a094:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a098:	6393      	str	r3, [r2, #56]	@ 0x38
      break;
 800a09a:	e00c      	b.n	800a0b6 <LPTIM_Disable+0xbe>
      __HAL_RCC_LPTIM2_FORCE_RESET();
 800a09c:	4b55      	ldr	r3, [pc, #340]	@ (800a1f4 <LPTIM_Disable+0x1fc>)
 800a09e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a0a0:	4a54      	ldr	r2, [pc, #336]	@ (800a1f4 <LPTIM_Disable+0x1fc>)
 800a0a2:	f043 0320 	orr.w	r3, r3, #32
 800a0a6:	63d3      	str	r3, [r2, #60]	@ 0x3c
      __HAL_RCC_LPTIM2_RELEASE_RESET();
 800a0a8:	4b52      	ldr	r3, [pc, #328]	@ (800a1f4 <LPTIM_Disable+0x1fc>)
 800a0aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a0ac:	4a51      	ldr	r2, [pc, #324]	@ (800a1f4 <LPTIM_Disable+0x1fc>)
 800a0ae:	f023 0320 	bic.w	r3, r3, #32
 800a0b2:	63d3      	str	r3, [r2, #60]	@ 0x3c
      break;
 800a0b4:	bf00      	nop

  /*********** Restore LPTIM Config ***********/
#if defined(LPTIM_RCR_REP)
  if ((tmpCMP != 0UL) || (tmpARR != 0UL) || (tmpRCR != 0UL))
#else
  if ((tmpCMP != 0UL) || (tmpARR != 0UL))
 800a0b6:	69fb      	ldr	r3, [r7, #28]
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d102      	bne.n	800a0c2 <LPTIM_Disable+0xca>
 800a0bc:	69bb      	ldr	r3, [r7, #24]
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d075      	beq.n	800a1ae <LPTIM_Disable+0x1b6>
#endif
  {
    /* Force LPTIM source kernel clock from APB */
    switch ((uint32_t)hlptim->Instance)
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	4a49      	ldr	r2, [pc, #292]	@ (800a1ec <LPTIM_Disable+0x1f4>)
 800a0c8:	4293      	cmp	r3, r2
 800a0ca:	d003      	beq.n	800a0d4 <LPTIM_Disable+0xdc>
 800a0cc:	4a48      	ldr	r2, [pc, #288]	@ (800a1f0 <LPTIM_Disable+0x1f8>)
 800a0ce:	4293      	cmp	r3, r2
 800a0d0:	d009      	beq.n	800a0e6 <LPTIM_Disable+0xee>
      case LPTIM2_BASE:
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
        break;
#endif /* LPTIM2 */
      default:
        break;
 800a0d2:	e011      	b.n	800a0f8 <LPTIM_Disable+0x100>
        __HAL_RCC_LPTIM1_CONFIG(RCC_LPTIM1CLKSOURCE_PCLK1);
 800a0d4:	4b47      	ldr	r3, [pc, #284]	@ (800a1f4 <LPTIM_Disable+0x1fc>)
 800a0d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a0da:	4a46      	ldr	r2, [pc, #280]	@ (800a1f4 <LPTIM_Disable+0x1fc>)
 800a0dc:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 800a0e0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
        break;
 800a0e4:	e008      	b.n	800a0f8 <LPTIM_Disable+0x100>
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
 800a0e6:	4b43      	ldr	r3, [pc, #268]	@ (800a1f4 <LPTIM_Disable+0x1fc>)
 800a0e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a0ec:	4a41      	ldr	r2, [pc, #260]	@ (800a1f4 <LPTIM_Disable+0x1fc>)
 800a0ee:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800a0f2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
        break;
 800a0f6:	bf00      	nop
    }

    if (tmpCMP != 0UL)
 800a0f8:	69fb      	ldr	r3, [r7, #28]
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d01a      	beq.n	800a134 <LPTIM_Disable+0x13c>
    {
      /* Restore CMP register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	691a      	ldr	r2, [r3, #16]
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	f042 0201 	orr.w	r2, r2, #1
 800a10c:	611a      	str	r2, [r3, #16]
      hlptim->Instance->CMP = tmpCMP;
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	69fa      	ldr	r2, [r7, #28]
 800a114:	615a      	str	r2, [r3, #20]

      /* Wait for the completion of the write operation to the LPTIM_CMP register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 800a116:	2108      	movs	r1, #8
 800a118:	6878      	ldr	r0, [r7, #4]
 800a11a:	f7ff ff3d 	bl	8009f98 <LPTIM_WaitForFlag>
 800a11e:	4603      	mov	r3, r0
 800a120:	2b03      	cmp	r3, #3
 800a122:	d103      	bne.n	800a12c <LPTIM_Disable+0x134>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	2203      	movs	r2, #3
 800a128:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	2208      	movs	r2, #8
 800a132:	605a      	str	r2, [r3, #4]
    }

    if (tmpARR != 0UL)
 800a134:	69bb      	ldr	r3, [r7, #24]
 800a136:	2b00      	cmp	r3, #0
 800a138:	d01a      	beq.n	800a170 <LPTIM_Disable+0x178>
    {
      /* Restore ARR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	691a      	ldr	r2, [r3, #16]
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	f042 0201 	orr.w	r2, r2, #1
 800a148:	611a      	str	r2, [r3, #16]
      hlptim->Instance->ARR = tmpARR;
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	69ba      	ldr	r2, [r7, #24]
 800a150:	619a      	str	r2, [r3, #24]

      /* Wait for the completion of the write operation to the LPTIM_ARR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 800a152:	2110      	movs	r1, #16
 800a154:	6878      	ldr	r0, [r7, #4]
 800a156:	f7ff ff1f 	bl	8009f98 <LPTIM_WaitForFlag>
 800a15a:	4603      	mov	r3, r0
 800a15c:	2b03      	cmp	r3, #3
 800a15e:	d103      	bne.n	800a168 <LPTIM_Disable+0x170>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	2203      	movs	r2, #3
 800a164:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
      }

      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	2210      	movs	r2, #16
 800a16e:	605a      	str	r2, [r3, #4]
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
    }
#endif

    /* Restore LPTIM source kernel clock */
    switch ((uint32_t)hlptim->Instance)
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	4a1d      	ldr	r2, [pc, #116]	@ (800a1ec <LPTIM_Disable+0x1f4>)
 800a176:	4293      	cmp	r3, r2
 800a178:	d003      	beq.n	800a182 <LPTIM_Disable+0x18a>
 800a17a:	4a1d      	ldr	r2, [pc, #116]	@ (800a1f0 <LPTIM_Disable+0x1f8>)
 800a17c:	4293      	cmp	r3, r2
 800a17e:	d00b      	beq.n	800a198 <LPTIM_Disable+0x1a0>
      case LPTIM2_BASE:
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
        break;
#endif /* LPTIM2 */
      default:
        break;
 800a180:	e015      	b.n	800a1ae <LPTIM_Disable+0x1b6>
        __HAL_RCC_LPTIM1_CONFIG(tmpclksource);
 800a182:	4b1c      	ldr	r3, [pc, #112]	@ (800a1f4 <LPTIM_Disable+0x1fc>)
 800a184:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a188:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800a18c:	4919      	ldr	r1, [pc, #100]	@ (800a1f4 <LPTIM_Disable+0x1fc>)
 800a18e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a190:	4313      	orrs	r3, r2
 800a192:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
        break;
 800a196:	e00a      	b.n	800a1ae <LPTIM_Disable+0x1b6>
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
 800a198:	4b16      	ldr	r3, [pc, #88]	@ (800a1f4 <LPTIM_Disable+0x1fc>)
 800a19a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a19e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800a1a2:	4914      	ldr	r1, [pc, #80]	@ (800a1f4 <LPTIM_Disable+0x1fc>)
 800a1a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1a6:	4313      	orrs	r3, r2
 800a1a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
        break;
 800a1ac:	bf00      	nop
    }
  }

  /* Restore configuration registers (LPTIM should be disabled first) */
  hlptim->Instance->CR &= ~(LPTIM_CR_ENABLE);
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	691a      	ldr	r2, [r3, #16]
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	f022 0201 	bic.w	r2, r2, #1
 800a1bc:	611a      	str	r2, [r3, #16]
  hlptim->Instance->IER = tmpIER;
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a1c4:	609a      	str	r2, [r3, #8]
  hlptim->Instance->CFGR = tmpCFGR;
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	6a3a      	ldr	r2, [r7, #32]
 800a1cc:	60da      	str	r2, [r3, #12]
  hlptim->Instance->OR = tmpOR;
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	697a      	ldr	r2, [r7, #20]
 800a1d4:	621a      	str	r2, [r3, #32]
 800a1d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1d8:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a1da:	68bb      	ldr	r3, [r7, #8]
 800a1dc:	f383 8810 	msr	PRIMASK, r3
}
 800a1e0:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 800a1e2:	bf00      	nop
 800a1e4:	3730      	adds	r7, #48	@ 0x30
 800a1e6:	46bd      	mov	sp, r7
 800a1e8:	bd80      	pop	{r7, pc}
 800a1ea:	bf00      	nop
 800a1ec:	40007c00 	.word	0x40007c00
 800a1f0:	40009400 	.word	0x40009400
 800a1f4:	40021000 	.word	0x40021000

0800a1f8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800a1f8:	b480      	push	{r7}
 800a1fa:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800a1fc:	4b04      	ldr	r3, [pc, #16]	@ (800a210 <HAL_PWREx_GetVoltageRange+0x18>)
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800a204:	4618      	mov	r0, r3
 800a206:	46bd      	mov	sp, r7
 800a208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a20c:	4770      	bx	lr
 800a20e:	bf00      	nop
 800a210:	40007000 	.word	0x40007000

0800a214 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800a214:	b580      	push	{r7, lr}
 800a216:	b084      	sub	sp, #16
 800a218:	af00      	add	r7, sp, #0
 800a21a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a222:	d007      	beq.n	800a234 <HAL_PWREx_ControlVoltageScaling+0x20>
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a22a:	d003      	beq.n	800a234 <HAL_PWREx_ControlVoltageScaling+0x20>
 800a22c:	21a7      	movs	r1, #167	@ 0xa7
 800a22e:	4826      	ldr	r0, [pc, #152]	@ (800a2c8 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 800a230:	f7fd fd2e 	bl	8007c90 <assert_failed>
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a23a:	d130      	bne.n	800a29e <HAL_PWREx_ControlVoltageScaling+0x8a>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800a23c:	4b23      	ldr	r3, [pc, #140]	@ (800a2cc <HAL_PWREx_ControlVoltageScaling+0xb8>)
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a244:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a248:	d038      	beq.n	800a2bc <HAL_PWREx_ControlVoltageScaling+0xa8>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800a24a:	4b20      	ldr	r3, [pc, #128]	@ (800a2cc <HAL_PWREx_ControlVoltageScaling+0xb8>)
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800a252:	4a1e      	ldr	r2, [pc, #120]	@ (800a2cc <HAL_PWREx_ControlVoltageScaling+0xb8>)
 800a254:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a258:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800a25a:	4b1d      	ldr	r3, [pc, #116]	@ (800a2d0 <HAL_PWREx_ControlVoltageScaling+0xbc>)
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	2232      	movs	r2, #50	@ 0x32
 800a260:	fb02 f303 	mul.w	r3, r2, r3
 800a264:	4a1b      	ldr	r2, [pc, #108]	@ (800a2d4 <HAL_PWREx_ControlVoltageScaling+0xc0>)
 800a266:	fba2 2303 	umull	r2, r3, r2, r3
 800a26a:	0c9b      	lsrs	r3, r3, #18
 800a26c:	3301      	adds	r3, #1
 800a26e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a270:	e002      	b.n	800a278 <HAL_PWREx_ControlVoltageScaling+0x64>
      {
        wait_loop_index--;
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	3b01      	subs	r3, #1
 800a276:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a278:	4b14      	ldr	r3, [pc, #80]	@ (800a2cc <HAL_PWREx_ControlVoltageScaling+0xb8>)
 800a27a:	695b      	ldr	r3, [r3, #20]
 800a27c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a280:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a284:	d102      	bne.n	800a28c <HAL_PWREx_ControlVoltageScaling+0x78>
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d1f2      	bne.n	800a272 <HAL_PWREx_ControlVoltageScaling+0x5e>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a28c:	4b0f      	ldr	r3, [pc, #60]	@ (800a2cc <HAL_PWREx_ControlVoltageScaling+0xb8>)
 800a28e:	695b      	ldr	r3, [r3, #20]
 800a290:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a294:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a298:	d110      	bne.n	800a2bc <HAL_PWREx_ControlVoltageScaling+0xa8>
      {
        return HAL_TIMEOUT;
 800a29a:	2303      	movs	r3, #3
 800a29c:	e00f      	b.n	800a2be <HAL_PWREx_ControlVoltageScaling+0xaa>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800a29e:	4b0b      	ldr	r3, [pc, #44]	@ (800a2cc <HAL_PWREx_ControlVoltageScaling+0xb8>)
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a2a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a2aa:	d007      	beq.n	800a2bc <HAL_PWREx_ControlVoltageScaling+0xa8>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800a2ac:	4b07      	ldr	r3, [pc, #28]	@ (800a2cc <HAL_PWREx_ControlVoltageScaling+0xb8>)
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800a2b4:	4a05      	ldr	r2, [pc, #20]	@ (800a2cc <HAL_PWREx_ControlVoltageScaling+0xb8>)
 800a2b6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800a2ba:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800a2bc:	2300      	movs	r3, #0
}
 800a2be:	4618      	mov	r0, r3
 800a2c0:	3710      	adds	r7, #16
 800a2c2:	46bd      	mov	sp, r7
 800a2c4:	bd80      	pop	{r7, pc}
 800a2c6:	bf00      	nop
 800a2c8:	08012b04 	.word	0x08012b04
 800a2cc:	40007000 	.word	0x40007000
 800a2d0:	200000d0 	.word	0x200000d0
 800a2d4:	431bde83 	.word	0x431bde83

0800a2d8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a2d8:	b580      	push	{r7, lr}
 800a2da:	b088      	sub	sp, #32
 800a2dc:	af00      	add	r7, sp, #0
 800a2de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d102      	bne.n	800a2ec <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800a2e6:	2301      	movs	r3, #1
 800a2e8:	f000 bcef 	b.w	800acca <HAL_RCC_OscConfig+0x9f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d008      	beq.n	800a306 <HAL_RCC_OscConfig+0x2e>
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	2b1f      	cmp	r3, #31
 800a2fa:	d904      	bls.n	800a306 <HAL_RCC_OscConfig+0x2e>
 800a2fc:	f44f 71d1 	mov.w	r1, #418	@ 0x1a2
 800a300:	489a      	ldr	r0, [pc, #616]	@ (800a56c <HAL_RCC_OscConfig+0x294>)
 800a302:	f7fd fcc5 	bl	8007c90 <assert_failed>

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a306:	4b9a      	ldr	r3, [pc, #616]	@ (800a570 <HAL_RCC_OscConfig+0x298>)
 800a308:	689b      	ldr	r3, [r3, #8]
 800a30a:	f003 030c 	and.w	r3, r3, #12
 800a30e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a310:	4b97      	ldr	r3, [pc, #604]	@ (800a570 <HAL_RCC_OscConfig+0x298>)
 800a312:	68db      	ldr	r3, [r3, #12]
 800a314:	f003 0303 	and.w	r3, r3, #3
 800a318:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	f003 0310 	and.w	r3, r3, #16
 800a322:	2b00      	cmp	r3, #0
 800a324:	f000 813d 	beq.w	800a5a2 <HAL_RCC_OscConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	699b      	ldr	r3, [r3, #24]
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d008      	beq.n	800a342 <HAL_RCC_OscConfig+0x6a>
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	699b      	ldr	r3, [r3, #24]
 800a334:	2b01      	cmp	r3, #1
 800a336:	d004      	beq.n	800a342 <HAL_RCC_OscConfig+0x6a>
 800a338:	f240 11ab 	movw	r1, #427	@ 0x1ab
 800a33c:	488b      	ldr	r0, [pc, #556]	@ (800a56c <HAL_RCC_OscConfig+0x294>)
 800a33e:	f7fd fca7 	bl	8007c90 <assert_failed>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	69db      	ldr	r3, [r3, #28]
 800a346:	2bff      	cmp	r3, #255	@ 0xff
 800a348:	d904      	bls.n	800a354 <HAL_RCC_OscConfig+0x7c>
 800a34a:	f44f 71d6 	mov.w	r1, #428	@ 0x1ac
 800a34e:	4887      	ldr	r0, [pc, #540]	@ (800a56c <HAL_RCC_OscConfig+0x294>)
 800a350:	f7fd fc9e 	bl	8007c90 <assert_failed>
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	6a1b      	ldr	r3, [r3, #32]
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d030      	beq.n	800a3be <HAL_RCC_OscConfig+0xe6>
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	6a1b      	ldr	r3, [r3, #32]
 800a360:	2b10      	cmp	r3, #16
 800a362:	d02c      	beq.n	800a3be <HAL_RCC_OscConfig+0xe6>
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	6a1b      	ldr	r3, [r3, #32]
 800a368:	2b20      	cmp	r3, #32
 800a36a:	d028      	beq.n	800a3be <HAL_RCC_OscConfig+0xe6>
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	6a1b      	ldr	r3, [r3, #32]
 800a370:	2b30      	cmp	r3, #48	@ 0x30
 800a372:	d024      	beq.n	800a3be <HAL_RCC_OscConfig+0xe6>
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	6a1b      	ldr	r3, [r3, #32]
 800a378:	2b40      	cmp	r3, #64	@ 0x40
 800a37a:	d020      	beq.n	800a3be <HAL_RCC_OscConfig+0xe6>
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	6a1b      	ldr	r3, [r3, #32]
 800a380:	2b50      	cmp	r3, #80	@ 0x50
 800a382:	d01c      	beq.n	800a3be <HAL_RCC_OscConfig+0xe6>
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	6a1b      	ldr	r3, [r3, #32]
 800a388:	2b60      	cmp	r3, #96	@ 0x60
 800a38a:	d018      	beq.n	800a3be <HAL_RCC_OscConfig+0xe6>
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	6a1b      	ldr	r3, [r3, #32]
 800a390:	2b70      	cmp	r3, #112	@ 0x70
 800a392:	d014      	beq.n	800a3be <HAL_RCC_OscConfig+0xe6>
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	6a1b      	ldr	r3, [r3, #32]
 800a398:	2b80      	cmp	r3, #128	@ 0x80
 800a39a:	d010      	beq.n	800a3be <HAL_RCC_OscConfig+0xe6>
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	6a1b      	ldr	r3, [r3, #32]
 800a3a0:	2b90      	cmp	r3, #144	@ 0x90
 800a3a2:	d00c      	beq.n	800a3be <HAL_RCC_OscConfig+0xe6>
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	6a1b      	ldr	r3, [r3, #32]
 800a3a8:	2ba0      	cmp	r3, #160	@ 0xa0
 800a3aa:	d008      	beq.n	800a3be <HAL_RCC_OscConfig+0xe6>
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	6a1b      	ldr	r3, [r3, #32]
 800a3b0:	2bb0      	cmp	r3, #176	@ 0xb0
 800a3b2:	d004      	beq.n	800a3be <HAL_RCC_OscConfig+0xe6>
 800a3b4:	f240 11ad 	movw	r1, #429	@ 0x1ad
 800a3b8:	486c      	ldr	r0, [pc, #432]	@ (800a56c <HAL_RCC_OscConfig+0x294>)
 800a3ba:	f7fd fc69 	bl	8007c90 <assert_failed>

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800a3be:	69bb      	ldr	r3, [r7, #24]
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d007      	beq.n	800a3d4 <HAL_RCC_OscConfig+0xfc>
 800a3c4:	69bb      	ldr	r3, [r7, #24]
 800a3c6:	2b0c      	cmp	r3, #12
 800a3c8:	f040 808e 	bne.w	800a4e8 <HAL_RCC_OscConfig+0x210>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800a3cc:	697b      	ldr	r3, [r7, #20]
 800a3ce:	2b01      	cmp	r3, #1
 800a3d0:	f040 808a 	bne.w	800a4e8 <HAL_RCC_OscConfig+0x210>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800a3d4:	4b66      	ldr	r3, [pc, #408]	@ (800a570 <HAL_RCC_OscConfig+0x298>)
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	f003 0302 	and.w	r3, r3, #2
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d006      	beq.n	800a3ee <HAL_RCC_OscConfig+0x116>
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	699b      	ldr	r3, [r3, #24]
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d102      	bne.n	800a3ee <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 800a3e8:	2301      	movs	r3, #1
 800a3ea:	f000 bc6e 	b.w	800acca <HAL_RCC_OscConfig+0x9f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	6a1a      	ldr	r2, [r3, #32]
 800a3f2:	4b5f      	ldr	r3, [pc, #380]	@ (800a570 <HAL_RCC_OscConfig+0x298>)
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	f003 0308 	and.w	r3, r3, #8
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d004      	beq.n	800a408 <HAL_RCC_OscConfig+0x130>
 800a3fe:	4b5c      	ldr	r3, [pc, #368]	@ (800a570 <HAL_RCC_OscConfig+0x298>)
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a406:	e005      	b.n	800a414 <HAL_RCC_OscConfig+0x13c>
 800a408:	4b59      	ldr	r3, [pc, #356]	@ (800a570 <HAL_RCC_OscConfig+0x298>)
 800a40a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a40e:	091b      	lsrs	r3, r3, #4
 800a410:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a414:	4293      	cmp	r3, r2
 800a416:	d224      	bcs.n	800a462 <HAL_RCC_OscConfig+0x18a>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	6a1b      	ldr	r3, [r3, #32]
 800a41c:	4618      	mov	r0, r3
 800a41e:	f000 fec1 	bl	800b1a4 <RCC_SetFlashLatencyFromMSIRange>
 800a422:	4603      	mov	r3, r0
 800a424:	2b00      	cmp	r3, #0
 800a426:	d002      	beq.n	800a42e <HAL_RCC_OscConfig+0x156>
          {
            return HAL_ERROR;
 800a428:	2301      	movs	r3, #1
 800a42a:	f000 bc4e 	b.w	800acca <HAL_RCC_OscConfig+0x9f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a42e:	4b50      	ldr	r3, [pc, #320]	@ (800a570 <HAL_RCC_OscConfig+0x298>)
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	4a4f      	ldr	r2, [pc, #316]	@ (800a570 <HAL_RCC_OscConfig+0x298>)
 800a434:	f043 0308 	orr.w	r3, r3, #8
 800a438:	6013      	str	r3, [r2, #0]
 800a43a:	4b4d      	ldr	r3, [pc, #308]	@ (800a570 <HAL_RCC_OscConfig+0x298>)
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	6a1b      	ldr	r3, [r3, #32]
 800a446:	494a      	ldr	r1, [pc, #296]	@ (800a570 <HAL_RCC_OscConfig+0x298>)
 800a448:	4313      	orrs	r3, r2
 800a44a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a44c:	4b48      	ldr	r3, [pc, #288]	@ (800a570 <HAL_RCC_OscConfig+0x298>)
 800a44e:	685b      	ldr	r3, [r3, #4]
 800a450:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	69db      	ldr	r3, [r3, #28]
 800a458:	021b      	lsls	r3, r3, #8
 800a45a:	4945      	ldr	r1, [pc, #276]	@ (800a570 <HAL_RCC_OscConfig+0x298>)
 800a45c:	4313      	orrs	r3, r2
 800a45e:	604b      	str	r3, [r1, #4]
 800a460:	e026      	b.n	800a4b0 <HAL_RCC_OscConfig+0x1d8>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a462:	4b43      	ldr	r3, [pc, #268]	@ (800a570 <HAL_RCC_OscConfig+0x298>)
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	4a42      	ldr	r2, [pc, #264]	@ (800a570 <HAL_RCC_OscConfig+0x298>)
 800a468:	f043 0308 	orr.w	r3, r3, #8
 800a46c:	6013      	str	r3, [r2, #0]
 800a46e:	4b40      	ldr	r3, [pc, #256]	@ (800a570 <HAL_RCC_OscConfig+0x298>)
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	6a1b      	ldr	r3, [r3, #32]
 800a47a:	493d      	ldr	r1, [pc, #244]	@ (800a570 <HAL_RCC_OscConfig+0x298>)
 800a47c:	4313      	orrs	r3, r2
 800a47e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a480:	4b3b      	ldr	r3, [pc, #236]	@ (800a570 <HAL_RCC_OscConfig+0x298>)
 800a482:	685b      	ldr	r3, [r3, #4]
 800a484:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	69db      	ldr	r3, [r3, #28]
 800a48c:	021b      	lsls	r3, r3, #8
 800a48e:	4938      	ldr	r1, [pc, #224]	@ (800a570 <HAL_RCC_OscConfig+0x298>)
 800a490:	4313      	orrs	r3, r2
 800a492:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800a494:	69bb      	ldr	r3, [r7, #24]
 800a496:	2b00      	cmp	r3, #0
 800a498:	d10a      	bne.n	800a4b0 <HAL_RCC_OscConfig+0x1d8>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	6a1b      	ldr	r3, [r3, #32]
 800a49e:	4618      	mov	r0, r3
 800a4a0:	f000 fe80 	bl	800b1a4 <RCC_SetFlashLatencyFromMSIRange>
 800a4a4:	4603      	mov	r3, r0
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d002      	beq.n	800a4b0 <HAL_RCC_OscConfig+0x1d8>
            {
              return HAL_ERROR;
 800a4aa:	2301      	movs	r3, #1
 800a4ac:	f000 bc0d 	b.w	800acca <HAL_RCC_OscConfig+0x9f2>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800a4b0:	f000 fdb4 	bl	800b01c <HAL_RCC_GetSysClockFreq>
 800a4b4:	4602      	mov	r2, r0
 800a4b6:	4b2e      	ldr	r3, [pc, #184]	@ (800a570 <HAL_RCC_OscConfig+0x298>)
 800a4b8:	689b      	ldr	r3, [r3, #8]
 800a4ba:	091b      	lsrs	r3, r3, #4
 800a4bc:	f003 030f 	and.w	r3, r3, #15
 800a4c0:	492c      	ldr	r1, [pc, #176]	@ (800a574 <HAL_RCC_OscConfig+0x29c>)
 800a4c2:	5ccb      	ldrb	r3, [r1, r3]
 800a4c4:	f003 031f 	and.w	r3, r3, #31
 800a4c8:	fa22 f303 	lsr.w	r3, r2, r3
 800a4cc:	4a2a      	ldr	r2, [pc, #168]	@ (800a578 <HAL_RCC_OscConfig+0x2a0>)
 800a4ce:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800a4d0:	4b2a      	ldr	r3, [pc, #168]	@ (800a57c <HAL_RCC_OscConfig+0x2a4>)
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	4618      	mov	r0, r3
 800a4d6:	f7fe f9b5 	bl	8008844 <HAL_InitTick>
 800a4da:	4603      	mov	r3, r0
 800a4dc:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800a4de:	7bfb      	ldrb	r3, [r7, #15]
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d05d      	beq.n	800a5a0 <HAL_RCC_OscConfig+0x2c8>
        {
          return status;
 800a4e4:	7bfb      	ldrb	r3, [r7, #15]
 800a4e6:	e3f0      	b.n	800acca <HAL_RCC_OscConfig+0x9f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	699b      	ldr	r3, [r3, #24]
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d032      	beq.n	800a556 <HAL_RCC_OscConfig+0x27e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800a4f0:	4b1f      	ldr	r3, [pc, #124]	@ (800a570 <HAL_RCC_OscConfig+0x298>)
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	4a1e      	ldr	r2, [pc, #120]	@ (800a570 <HAL_RCC_OscConfig+0x298>)
 800a4f6:	f043 0301 	orr.w	r3, r3, #1
 800a4fa:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800a4fc:	f7fe f9f2 	bl	80088e4 <HAL_GetTick>
 800a500:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800a502:	e008      	b.n	800a516 <HAL_RCC_OscConfig+0x23e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800a504:	f7fe f9ee 	bl	80088e4 <HAL_GetTick>
 800a508:	4602      	mov	r2, r0
 800a50a:	693b      	ldr	r3, [r7, #16]
 800a50c:	1ad3      	subs	r3, r2, r3
 800a50e:	2b02      	cmp	r3, #2
 800a510:	d901      	bls.n	800a516 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800a512:	2303      	movs	r3, #3
 800a514:	e3d9      	b.n	800acca <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800a516:	4b16      	ldr	r3, [pc, #88]	@ (800a570 <HAL_RCC_OscConfig+0x298>)
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	f003 0302 	and.w	r3, r3, #2
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d0f0      	beq.n	800a504 <HAL_RCC_OscConfig+0x22c>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a522:	4b13      	ldr	r3, [pc, #76]	@ (800a570 <HAL_RCC_OscConfig+0x298>)
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	4a12      	ldr	r2, [pc, #72]	@ (800a570 <HAL_RCC_OscConfig+0x298>)
 800a528:	f043 0308 	orr.w	r3, r3, #8
 800a52c:	6013      	str	r3, [r2, #0]
 800a52e:	4b10      	ldr	r3, [pc, #64]	@ (800a570 <HAL_RCC_OscConfig+0x298>)
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	6a1b      	ldr	r3, [r3, #32]
 800a53a:	490d      	ldr	r1, [pc, #52]	@ (800a570 <HAL_RCC_OscConfig+0x298>)
 800a53c:	4313      	orrs	r3, r2
 800a53e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a540:	4b0b      	ldr	r3, [pc, #44]	@ (800a570 <HAL_RCC_OscConfig+0x298>)
 800a542:	685b      	ldr	r3, [r3, #4]
 800a544:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	69db      	ldr	r3, [r3, #28]
 800a54c:	021b      	lsls	r3, r3, #8
 800a54e:	4908      	ldr	r1, [pc, #32]	@ (800a570 <HAL_RCC_OscConfig+0x298>)
 800a550:	4313      	orrs	r3, r2
 800a552:	604b      	str	r3, [r1, #4]
 800a554:	e025      	b.n	800a5a2 <HAL_RCC_OscConfig+0x2ca>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800a556:	4b06      	ldr	r3, [pc, #24]	@ (800a570 <HAL_RCC_OscConfig+0x298>)
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	4a05      	ldr	r2, [pc, #20]	@ (800a570 <HAL_RCC_OscConfig+0x298>)
 800a55c:	f023 0301 	bic.w	r3, r3, #1
 800a560:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800a562:	f7fe f9bf 	bl	80088e4 <HAL_GetTick>
 800a566:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800a568:	e013      	b.n	800a592 <HAL_RCC_OscConfig+0x2ba>
 800a56a:	bf00      	nop
 800a56c:	08012b40 	.word	0x08012b40
 800a570:	40021000 	.word	0x40021000
 800a574:	08012d14 	.word	0x08012d14
 800a578:	200000d0 	.word	0x200000d0
 800a57c:	200000d4 	.word	0x200000d4
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800a580:	f7fe f9b0 	bl	80088e4 <HAL_GetTick>
 800a584:	4602      	mov	r2, r0
 800a586:	693b      	ldr	r3, [r7, #16]
 800a588:	1ad3      	subs	r3, r2, r3
 800a58a:	2b02      	cmp	r3, #2
 800a58c:	d901      	bls.n	800a592 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800a58e:	2303      	movs	r3, #3
 800a590:	e39b      	b.n	800acca <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800a592:	4b97      	ldr	r3, [pc, #604]	@ (800a7f0 <HAL_RCC_OscConfig+0x518>)
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	f003 0302 	and.w	r3, r3, #2
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d1f0      	bne.n	800a580 <HAL_RCC_OscConfig+0x2a8>
 800a59e:	e000      	b.n	800a5a2 <HAL_RCC_OscConfig+0x2ca>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800a5a0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	f003 0301 	and.w	r3, r3, #1
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d07e      	beq.n	800a6ac <HAL_RCC_OscConfig+0x3d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	685b      	ldr	r3, [r3, #4]
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d00e      	beq.n	800a5d4 <HAL_RCC_OscConfig+0x2fc>
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	685b      	ldr	r3, [r3, #4]
 800a5ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a5be:	d009      	beq.n	800a5d4 <HAL_RCC_OscConfig+0x2fc>
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	685b      	ldr	r3, [r3, #4]
 800a5c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a5c8:	d004      	beq.n	800a5d4 <HAL_RCC_OscConfig+0x2fc>
 800a5ca:	f240 2119 	movw	r1, #537	@ 0x219
 800a5ce:	4889      	ldr	r0, [pc, #548]	@ (800a7f4 <HAL_RCC_OscConfig+0x51c>)
 800a5d0:	f7fd fb5e 	bl	8007c90 <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800a5d4:	69bb      	ldr	r3, [r7, #24]
 800a5d6:	2b08      	cmp	r3, #8
 800a5d8:	d005      	beq.n	800a5e6 <HAL_RCC_OscConfig+0x30e>
 800a5da:	69bb      	ldr	r3, [r7, #24]
 800a5dc:	2b0c      	cmp	r3, #12
 800a5de:	d10e      	bne.n	800a5fe <HAL_RCC_OscConfig+0x326>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800a5e0:	697b      	ldr	r3, [r7, #20]
 800a5e2:	2b03      	cmp	r3, #3
 800a5e4:	d10b      	bne.n	800a5fe <HAL_RCC_OscConfig+0x326>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a5e6:	4b82      	ldr	r3, [pc, #520]	@ (800a7f0 <HAL_RCC_OscConfig+0x518>)
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d05b      	beq.n	800a6aa <HAL_RCC_OscConfig+0x3d2>
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	685b      	ldr	r3, [r3, #4]
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d157      	bne.n	800a6aa <HAL_RCC_OscConfig+0x3d2>
      {
        return HAL_ERROR;
 800a5fa:	2301      	movs	r3, #1
 800a5fc:	e365      	b.n	800acca <HAL_RCC_OscConfig+0x9f2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	685b      	ldr	r3, [r3, #4]
 800a602:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a606:	d106      	bne.n	800a616 <HAL_RCC_OscConfig+0x33e>
 800a608:	4b79      	ldr	r3, [pc, #484]	@ (800a7f0 <HAL_RCC_OscConfig+0x518>)
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	4a78      	ldr	r2, [pc, #480]	@ (800a7f0 <HAL_RCC_OscConfig+0x518>)
 800a60e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a612:	6013      	str	r3, [r2, #0]
 800a614:	e01d      	b.n	800a652 <HAL_RCC_OscConfig+0x37a>
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	685b      	ldr	r3, [r3, #4]
 800a61a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a61e:	d10c      	bne.n	800a63a <HAL_RCC_OscConfig+0x362>
 800a620:	4b73      	ldr	r3, [pc, #460]	@ (800a7f0 <HAL_RCC_OscConfig+0x518>)
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	4a72      	ldr	r2, [pc, #456]	@ (800a7f0 <HAL_RCC_OscConfig+0x518>)
 800a626:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a62a:	6013      	str	r3, [r2, #0]
 800a62c:	4b70      	ldr	r3, [pc, #448]	@ (800a7f0 <HAL_RCC_OscConfig+0x518>)
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	4a6f      	ldr	r2, [pc, #444]	@ (800a7f0 <HAL_RCC_OscConfig+0x518>)
 800a632:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a636:	6013      	str	r3, [r2, #0]
 800a638:	e00b      	b.n	800a652 <HAL_RCC_OscConfig+0x37a>
 800a63a:	4b6d      	ldr	r3, [pc, #436]	@ (800a7f0 <HAL_RCC_OscConfig+0x518>)
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	4a6c      	ldr	r2, [pc, #432]	@ (800a7f0 <HAL_RCC_OscConfig+0x518>)
 800a640:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a644:	6013      	str	r3, [r2, #0]
 800a646:	4b6a      	ldr	r3, [pc, #424]	@ (800a7f0 <HAL_RCC_OscConfig+0x518>)
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	4a69      	ldr	r2, [pc, #420]	@ (800a7f0 <HAL_RCC_OscConfig+0x518>)
 800a64c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a650:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	685b      	ldr	r3, [r3, #4]
 800a656:	2b00      	cmp	r3, #0
 800a658:	d013      	beq.n	800a682 <HAL_RCC_OscConfig+0x3aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a65a:	f7fe f943 	bl	80088e4 <HAL_GetTick>
 800a65e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a660:	e008      	b.n	800a674 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a662:	f7fe f93f 	bl	80088e4 <HAL_GetTick>
 800a666:	4602      	mov	r2, r0
 800a668:	693b      	ldr	r3, [r7, #16]
 800a66a:	1ad3      	subs	r3, r2, r3
 800a66c:	2b64      	cmp	r3, #100	@ 0x64
 800a66e:	d901      	bls.n	800a674 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 800a670:	2303      	movs	r3, #3
 800a672:	e32a      	b.n	800acca <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a674:	4b5e      	ldr	r3, [pc, #376]	@ (800a7f0 <HAL_RCC_OscConfig+0x518>)
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d0f0      	beq.n	800a662 <HAL_RCC_OscConfig+0x38a>
 800a680:	e014      	b.n	800a6ac <HAL_RCC_OscConfig+0x3d4>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a682:	f7fe f92f 	bl	80088e4 <HAL_GetTick>
 800a686:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a688:	e008      	b.n	800a69c <HAL_RCC_OscConfig+0x3c4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a68a:	f7fe f92b 	bl	80088e4 <HAL_GetTick>
 800a68e:	4602      	mov	r2, r0
 800a690:	693b      	ldr	r3, [r7, #16]
 800a692:	1ad3      	subs	r3, r2, r3
 800a694:	2b64      	cmp	r3, #100	@ 0x64
 800a696:	d901      	bls.n	800a69c <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 800a698:	2303      	movs	r3, #3
 800a69a:	e316      	b.n	800acca <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a69c:	4b54      	ldr	r3, [pc, #336]	@ (800a7f0 <HAL_RCC_OscConfig+0x518>)
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d1f0      	bne.n	800a68a <HAL_RCC_OscConfig+0x3b2>
 800a6a8:	e000      	b.n	800a6ac <HAL_RCC_OscConfig+0x3d4>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a6aa:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	f003 0302 	and.w	r3, r3, #2
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	d077      	beq.n	800a7a8 <HAL_RCC_OscConfig+0x4d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	68db      	ldr	r3, [r3, #12]
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d009      	beq.n	800a6d4 <HAL_RCC_OscConfig+0x3fc>
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	68db      	ldr	r3, [r3, #12]
 800a6c4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a6c8:	d004      	beq.n	800a6d4 <HAL_RCC_OscConfig+0x3fc>
 800a6ca:	f44f 7113 	mov.w	r1, #588	@ 0x24c
 800a6ce:	4849      	ldr	r0, [pc, #292]	@ (800a7f4 <HAL_RCC_OscConfig+0x51c>)
 800a6d0:	f7fd fade 	bl	8007c90 <assert_failed>
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	691b      	ldr	r3, [r3, #16]
 800a6d8:	2b1f      	cmp	r3, #31
 800a6da:	d904      	bls.n	800a6e6 <HAL_RCC_OscConfig+0x40e>
 800a6dc:	f240 214d 	movw	r1, #589	@ 0x24d
 800a6e0:	4844      	ldr	r0, [pc, #272]	@ (800a7f4 <HAL_RCC_OscConfig+0x51c>)
 800a6e2:	f7fd fad5 	bl	8007c90 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800a6e6:	69bb      	ldr	r3, [r7, #24]
 800a6e8:	2b04      	cmp	r3, #4
 800a6ea:	d005      	beq.n	800a6f8 <HAL_RCC_OscConfig+0x420>
 800a6ec:	69bb      	ldr	r3, [r7, #24]
 800a6ee:	2b0c      	cmp	r3, #12
 800a6f0:	d119      	bne.n	800a726 <HAL_RCC_OscConfig+0x44e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800a6f2:	697b      	ldr	r3, [r7, #20]
 800a6f4:	2b02      	cmp	r3, #2
 800a6f6:	d116      	bne.n	800a726 <HAL_RCC_OscConfig+0x44e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a6f8:	4b3d      	ldr	r3, [pc, #244]	@ (800a7f0 <HAL_RCC_OscConfig+0x518>)
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a700:	2b00      	cmp	r3, #0
 800a702:	d005      	beq.n	800a710 <HAL_RCC_OscConfig+0x438>
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	68db      	ldr	r3, [r3, #12]
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d101      	bne.n	800a710 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 800a70c:	2301      	movs	r3, #1
 800a70e:	e2dc      	b.n	800acca <HAL_RCC_OscConfig+0x9f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a710:	4b37      	ldr	r3, [pc, #220]	@ (800a7f0 <HAL_RCC_OscConfig+0x518>)
 800a712:	685b      	ldr	r3, [r3, #4]
 800a714:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	691b      	ldr	r3, [r3, #16]
 800a71c:	061b      	lsls	r3, r3, #24
 800a71e:	4934      	ldr	r1, [pc, #208]	@ (800a7f0 <HAL_RCC_OscConfig+0x518>)
 800a720:	4313      	orrs	r3, r2
 800a722:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a724:	e040      	b.n	800a7a8 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	68db      	ldr	r3, [r3, #12]
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d023      	beq.n	800a776 <HAL_RCC_OscConfig+0x49e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a72e:	4b30      	ldr	r3, [pc, #192]	@ (800a7f0 <HAL_RCC_OscConfig+0x518>)
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	4a2f      	ldr	r2, [pc, #188]	@ (800a7f0 <HAL_RCC_OscConfig+0x518>)
 800a734:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a738:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a73a:	f7fe f8d3 	bl	80088e4 <HAL_GetTick>
 800a73e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a740:	e008      	b.n	800a754 <HAL_RCC_OscConfig+0x47c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a742:	f7fe f8cf 	bl	80088e4 <HAL_GetTick>
 800a746:	4602      	mov	r2, r0
 800a748:	693b      	ldr	r3, [r7, #16]
 800a74a:	1ad3      	subs	r3, r2, r3
 800a74c:	2b02      	cmp	r3, #2
 800a74e:	d901      	bls.n	800a754 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800a750:	2303      	movs	r3, #3
 800a752:	e2ba      	b.n	800acca <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a754:	4b26      	ldr	r3, [pc, #152]	@ (800a7f0 <HAL_RCC_OscConfig+0x518>)
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d0f0      	beq.n	800a742 <HAL_RCC_OscConfig+0x46a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a760:	4b23      	ldr	r3, [pc, #140]	@ (800a7f0 <HAL_RCC_OscConfig+0x518>)
 800a762:	685b      	ldr	r3, [r3, #4]
 800a764:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	691b      	ldr	r3, [r3, #16]
 800a76c:	061b      	lsls	r3, r3, #24
 800a76e:	4920      	ldr	r1, [pc, #128]	@ (800a7f0 <HAL_RCC_OscConfig+0x518>)
 800a770:	4313      	orrs	r3, r2
 800a772:	604b      	str	r3, [r1, #4]
 800a774:	e018      	b.n	800a7a8 <HAL_RCC_OscConfig+0x4d0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a776:	4b1e      	ldr	r3, [pc, #120]	@ (800a7f0 <HAL_RCC_OscConfig+0x518>)
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	4a1d      	ldr	r2, [pc, #116]	@ (800a7f0 <HAL_RCC_OscConfig+0x518>)
 800a77c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a780:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a782:	f7fe f8af 	bl	80088e4 <HAL_GetTick>
 800a786:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a788:	e008      	b.n	800a79c <HAL_RCC_OscConfig+0x4c4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a78a:	f7fe f8ab 	bl	80088e4 <HAL_GetTick>
 800a78e:	4602      	mov	r2, r0
 800a790:	693b      	ldr	r3, [r7, #16]
 800a792:	1ad3      	subs	r3, r2, r3
 800a794:	2b02      	cmp	r3, #2
 800a796:	d901      	bls.n	800a79c <HAL_RCC_OscConfig+0x4c4>
          {
            return HAL_TIMEOUT;
 800a798:	2303      	movs	r3, #3
 800a79a:	e296      	b.n	800acca <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a79c:	4b14      	ldr	r3, [pc, #80]	@ (800a7f0 <HAL_RCC_OscConfig+0x518>)
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d1f0      	bne.n	800a78a <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	f003 0308 	and.w	r3, r3, #8
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d04e      	beq.n	800a852 <HAL_RCC_OscConfig+0x57a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	695b      	ldr	r3, [r3, #20]
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d008      	beq.n	800a7ce <HAL_RCC_OscConfig+0x4f6>
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	695b      	ldr	r3, [r3, #20]
 800a7c0:	2b01      	cmp	r3, #1
 800a7c2:	d004      	beq.n	800a7ce <HAL_RCC_OscConfig+0x4f6>
 800a7c4:	f240 218d 	movw	r1, #653	@ 0x28d
 800a7c8:	480a      	ldr	r0, [pc, #40]	@ (800a7f4 <HAL_RCC_OscConfig+0x51c>)
 800a7ca:	f7fd fa61 	bl	8007c90 <assert_failed>

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	695b      	ldr	r3, [r3, #20]
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d021      	beq.n	800a81a <HAL_RCC_OscConfig+0x542>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a7d6:	4b06      	ldr	r3, [pc, #24]	@ (800a7f0 <HAL_RCC_OscConfig+0x518>)
 800a7d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a7dc:	4a04      	ldr	r2, [pc, #16]	@ (800a7f0 <HAL_RCC_OscConfig+0x518>)
 800a7de:	f043 0301 	orr.w	r3, r3, #1
 800a7e2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a7e6:	f7fe f87d 	bl	80088e4 <HAL_GetTick>
 800a7ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a7ec:	e00d      	b.n	800a80a <HAL_RCC_OscConfig+0x532>
 800a7ee:	bf00      	nop
 800a7f0:	40021000 	.word	0x40021000
 800a7f4:	08012b40 	.word	0x08012b40
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a7f8:	f7fe f874 	bl	80088e4 <HAL_GetTick>
 800a7fc:	4602      	mov	r2, r0
 800a7fe:	693b      	ldr	r3, [r7, #16]
 800a800:	1ad3      	subs	r3, r2, r3
 800a802:	2b02      	cmp	r3, #2
 800a804:	d901      	bls.n	800a80a <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 800a806:	2303      	movs	r3, #3
 800a808:	e25f      	b.n	800acca <HAL_RCC_OscConfig+0x9f2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a80a:	4b66      	ldr	r3, [pc, #408]	@ (800a9a4 <HAL_RCC_OscConfig+0x6cc>)
 800a80c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a810:	f003 0302 	and.w	r3, r3, #2
 800a814:	2b00      	cmp	r3, #0
 800a816:	d0ef      	beq.n	800a7f8 <HAL_RCC_OscConfig+0x520>
 800a818:	e01b      	b.n	800a852 <HAL_RCC_OscConfig+0x57a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a81a:	4b62      	ldr	r3, [pc, #392]	@ (800a9a4 <HAL_RCC_OscConfig+0x6cc>)
 800a81c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a820:	4a60      	ldr	r2, [pc, #384]	@ (800a9a4 <HAL_RCC_OscConfig+0x6cc>)
 800a822:	f023 0301 	bic.w	r3, r3, #1
 800a826:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a82a:	f7fe f85b 	bl	80088e4 <HAL_GetTick>
 800a82e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a830:	e008      	b.n	800a844 <HAL_RCC_OscConfig+0x56c>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a832:	f7fe f857 	bl	80088e4 <HAL_GetTick>
 800a836:	4602      	mov	r2, r0
 800a838:	693b      	ldr	r3, [r7, #16]
 800a83a:	1ad3      	subs	r3, r2, r3
 800a83c:	2b02      	cmp	r3, #2
 800a83e:	d901      	bls.n	800a844 <HAL_RCC_OscConfig+0x56c>
        {
          return HAL_TIMEOUT;
 800a840:	2303      	movs	r3, #3
 800a842:	e242      	b.n	800acca <HAL_RCC_OscConfig+0x9f2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a844:	4b57      	ldr	r3, [pc, #348]	@ (800a9a4 <HAL_RCC_OscConfig+0x6cc>)
 800a846:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a84a:	f003 0302 	and.w	r3, r3, #2
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d1ef      	bne.n	800a832 <HAL_RCC_OscConfig+0x55a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	f003 0304 	and.w	r3, r3, #4
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	f000 80b8 	beq.w	800a9d0 <HAL_RCC_OscConfig+0x6f8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a860:	2300      	movs	r3, #0
 800a862:	77fb      	strb	r3, [r7, #31]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	689b      	ldr	r3, [r3, #8]
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d00c      	beq.n	800a886 <HAL_RCC_OscConfig+0x5ae>
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	689b      	ldr	r3, [r3, #8]
 800a870:	2b01      	cmp	r3, #1
 800a872:	d008      	beq.n	800a886 <HAL_RCC_OscConfig+0x5ae>
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	689b      	ldr	r3, [r3, #8]
 800a878:	2b05      	cmp	r3, #5
 800a87a:	d004      	beq.n	800a886 <HAL_RCC_OscConfig+0x5ae>
 800a87c:	f44f 7138 	mov.w	r1, #736	@ 0x2e0
 800a880:	4849      	ldr	r0, [pc, #292]	@ (800a9a8 <HAL_RCC_OscConfig+0x6d0>)
 800a882:	f7fd fa05 	bl	8007c90 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800a886:	4b47      	ldr	r3, [pc, #284]	@ (800a9a4 <HAL_RCC_OscConfig+0x6cc>)
 800a888:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a88a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d10d      	bne.n	800a8ae <HAL_RCC_OscConfig+0x5d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a892:	4b44      	ldr	r3, [pc, #272]	@ (800a9a4 <HAL_RCC_OscConfig+0x6cc>)
 800a894:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a896:	4a43      	ldr	r2, [pc, #268]	@ (800a9a4 <HAL_RCC_OscConfig+0x6cc>)
 800a898:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a89c:	6593      	str	r3, [r2, #88]	@ 0x58
 800a89e:	4b41      	ldr	r3, [pc, #260]	@ (800a9a4 <HAL_RCC_OscConfig+0x6cc>)
 800a8a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a8a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a8a6:	60bb      	str	r3, [r7, #8]
 800a8a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a8aa:	2301      	movs	r3, #1
 800a8ac:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a8ae:	4b3f      	ldr	r3, [pc, #252]	@ (800a9ac <HAL_RCC_OscConfig+0x6d4>)
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d118      	bne.n	800a8ec <HAL_RCC_OscConfig+0x614>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a8ba:	4b3c      	ldr	r3, [pc, #240]	@ (800a9ac <HAL_RCC_OscConfig+0x6d4>)
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	4a3b      	ldr	r2, [pc, #236]	@ (800a9ac <HAL_RCC_OscConfig+0x6d4>)
 800a8c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a8c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a8c6:	f7fe f80d 	bl	80088e4 <HAL_GetTick>
 800a8ca:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a8cc:	e008      	b.n	800a8e0 <HAL_RCC_OscConfig+0x608>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a8ce:	f7fe f809 	bl	80088e4 <HAL_GetTick>
 800a8d2:	4602      	mov	r2, r0
 800a8d4:	693b      	ldr	r3, [r7, #16]
 800a8d6:	1ad3      	subs	r3, r2, r3
 800a8d8:	2b02      	cmp	r3, #2
 800a8da:	d901      	bls.n	800a8e0 <HAL_RCC_OscConfig+0x608>
        {
          return HAL_TIMEOUT;
 800a8dc:	2303      	movs	r3, #3
 800a8de:	e1f4      	b.n	800acca <HAL_RCC_OscConfig+0x9f2>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a8e0:	4b32      	ldr	r3, [pc, #200]	@ (800a9ac <HAL_RCC_OscConfig+0x6d4>)
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d0f0      	beq.n	800a8ce <HAL_RCC_OscConfig+0x5f6>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	689b      	ldr	r3, [r3, #8]
 800a8f0:	2b01      	cmp	r3, #1
 800a8f2:	d108      	bne.n	800a906 <HAL_RCC_OscConfig+0x62e>
 800a8f4:	4b2b      	ldr	r3, [pc, #172]	@ (800a9a4 <HAL_RCC_OscConfig+0x6cc>)
 800a8f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a8fa:	4a2a      	ldr	r2, [pc, #168]	@ (800a9a4 <HAL_RCC_OscConfig+0x6cc>)
 800a8fc:	f043 0301 	orr.w	r3, r3, #1
 800a900:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a904:	e024      	b.n	800a950 <HAL_RCC_OscConfig+0x678>
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	689b      	ldr	r3, [r3, #8]
 800a90a:	2b05      	cmp	r3, #5
 800a90c:	d110      	bne.n	800a930 <HAL_RCC_OscConfig+0x658>
 800a90e:	4b25      	ldr	r3, [pc, #148]	@ (800a9a4 <HAL_RCC_OscConfig+0x6cc>)
 800a910:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a914:	4a23      	ldr	r2, [pc, #140]	@ (800a9a4 <HAL_RCC_OscConfig+0x6cc>)
 800a916:	f043 0304 	orr.w	r3, r3, #4
 800a91a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a91e:	4b21      	ldr	r3, [pc, #132]	@ (800a9a4 <HAL_RCC_OscConfig+0x6cc>)
 800a920:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a924:	4a1f      	ldr	r2, [pc, #124]	@ (800a9a4 <HAL_RCC_OscConfig+0x6cc>)
 800a926:	f043 0301 	orr.w	r3, r3, #1
 800a92a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a92e:	e00f      	b.n	800a950 <HAL_RCC_OscConfig+0x678>
 800a930:	4b1c      	ldr	r3, [pc, #112]	@ (800a9a4 <HAL_RCC_OscConfig+0x6cc>)
 800a932:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a936:	4a1b      	ldr	r2, [pc, #108]	@ (800a9a4 <HAL_RCC_OscConfig+0x6cc>)
 800a938:	f023 0301 	bic.w	r3, r3, #1
 800a93c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a940:	4b18      	ldr	r3, [pc, #96]	@ (800a9a4 <HAL_RCC_OscConfig+0x6cc>)
 800a942:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a946:	4a17      	ldr	r2, [pc, #92]	@ (800a9a4 <HAL_RCC_OscConfig+0x6cc>)
 800a948:	f023 0304 	bic.w	r3, r3, #4
 800a94c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	689b      	ldr	r3, [r3, #8]
 800a954:	2b00      	cmp	r3, #0
 800a956:	d016      	beq.n	800a986 <HAL_RCC_OscConfig+0x6ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a958:	f7fd ffc4 	bl	80088e4 <HAL_GetTick>
 800a95c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a95e:	e00a      	b.n	800a976 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a960:	f7fd ffc0 	bl	80088e4 <HAL_GetTick>
 800a964:	4602      	mov	r2, r0
 800a966:	693b      	ldr	r3, [r7, #16]
 800a968:	1ad3      	subs	r3, r2, r3
 800a96a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a96e:	4293      	cmp	r3, r2
 800a970:	d901      	bls.n	800a976 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 800a972:	2303      	movs	r3, #3
 800a974:	e1a9      	b.n	800acca <HAL_RCC_OscConfig+0x9f2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a976:	4b0b      	ldr	r3, [pc, #44]	@ (800a9a4 <HAL_RCC_OscConfig+0x6cc>)
 800a978:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a97c:	f003 0302 	and.w	r3, r3, #2
 800a980:	2b00      	cmp	r3, #0
 800a982:	d0ed      	beq.n	800a960 <HAL_RCC_OscConfig+0x688>
 800a984:	e01b      	b.n	800a9be <HAL_RCC_OscConfig+0x6e6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a986:	f7fd ffad 	bl	80088e4 <HAL_GetTick>
 800a98a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a98c:	e010      	b.n	800a9b0 <HAL_RCC_OscConfig+0x6d8>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a98e:	f7fd ffa9 	bl	80088e4 <HAL_GetTick>
 800a992:	4602      	mov	r2, r0
 800a994:	693b      	ldr	r3, [r7, #16]
 800a996:	1ad3      	subs	r3, r2, r3
 800a998:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a99c:	4293      	cmp	r3, r2
 800a99e:	d907      	bls.n	800a9b0 <HAL_RCC_OscConfig+0x6d8>
        {
          return HAL_TIMEOUT;
 800a9a0:	2303      	movs	r3, #3
 800a9a2:	e192      	b.n	800acca <HAL_RCC_OscConfig+0x9f2>
 800a9a4:	40021000 	.word	0x40021000
 800a9a8:	08012b40 	.word	0x08012b40
 800a9ac:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a9b0:	4b98      	ldr	r3, [pc, #608]	@ (800ac14 <HAL_RCC_OscConfig+0x93c>)
 800a9b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a9b6:	f003 0302 	and.w	r3, r3, #2
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d1e7      	bne.n	800a98e <HAL_RCC_OscConfig+0x6b6>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a9be:	7ffb      	ldrb	r3, [r7, #31]
 800a9c0:	2b01      	cmp	r3, #1
 800a9c2:	d105      	bne.n	800a9d0 <HAL_RCC_OscConfig+0x6f8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a9c4:	4b93      	ldr	r3, [pc, #588]	@ (800ac14 <HAL_RCC_OscConfig+0x93c>)
 800a9c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a9c8:	4a92      	ldr	r2, [pc, #584]	@ (800ac14 <HAL_RCC_OscConfig+0x93c>)
 800a9ca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a9ce:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d00c      	beq.n	800a9f2 <HAL_RCC_OscConfig+0x71a>
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9dc:	2b01      	cmp	r3, #1
 800a9de:	d008      	beq.n	800a9f2 <HAL_RCC_OscConfig+0x71a>
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9e4:	2b02      	cmp	r3, #2
 800a9e6:	d004      	beq.n	800a9f2 <HAL_RCC_OscConfig+0x71a>
 800a9e8:	f240 316e 	movw	r1, #878	@ 0x36e
 800a9ec:	488a      	ldr	r0, [pc, #552]	@ (800ac18 <HAL_RCC_OscConfig+0x940>)
 800a9ee:	f7fd f94f 	bl	8007c90 <assert_failed>

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	f000 8166 	beq.w	800acc8 <HAL_RCC_OscConfig+0x9f0>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa00:	2b02      	cmp	r3, #2
 800aa02:	f040 813c 	bne.w	800ac7e <HAL_RCC_OscConfig+0x9a6>
    {
      /* Check the parameters */
      assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d010      	beq.n	800aa30 <HAL_RCC_OscConfig+0x758>
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa12:	2b01      	cmp	r3, #1
 800aa14:	d00c      	beq.n	800aa30 <HAL_RCC_OscConfig+0x758>
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa1a:	2b02      	cmp	r3, #2
 800aa1c:	d008      	beq.n	800aa30 <HAL_RCC_OscConfig+0x758>
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa22:	2b03      	cmp	r3, #3
 800aa24:	d004      	beq.n	800aa30 <HAL_RCC_OscConfig+0x758>
 800aa26:	f240 3176 	movw	r1, #886	@ 0x376
 800aa2a:	487b      	ldr	r0, [pc, #492]	@ (800ac18 <HAL_RCC_OscConfig+0x940>)
 800aa2c:	f7fd f930 	bl	8007c90 <assert_failed>
      assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d003      	beq.n	800aa40 <HAL_RCC_OscConfig+0x768>
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa3c:	2b08      	cmp	r3, #8
 800aa3e:	d904      	bls.n	800aa4a <HAL_RCC_OscConfig+0x772>
 800aa40:	f240 3177 	movw	r1, #887	@ 0x377
 800aa44:	4874      	ldr	r0, [pc, #464]	@ (800ac18 <HAL_RCC_OscConfig+0x940>)
 800aa46:	f7fd f923 	bl	8007c90 <assert_failed>
      assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa4e:	2b07      	cmp	r3, #7
 800aa50:	d903      	bls.n	800aa5a <HAL_RCC_OscConfig+0x782>
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa56:	2b56      	cmp	r3, #86	@ 0x56
 800aa58:	d904      	bls.n	800aa64 <HAL_RCC_OscConfig+0x78c>
 800aa5a:	f44f 715e 	mov.w	r1, #888	@ 0x378
 800aa5e:	486e      	ldr	r0, [pc, #440]	@ (800ac18 <HAL_RCC_OscConfig+0x940>)
 800aa60:	f7fd f916 	bl	8007c90 <assert_failed>
#if defined(RCC_PLLP_SUPPORT)
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa68:	2b07      	cmp	r3, #7
 800aa6a:	d008      	beq.n	800aa7e <HAL_RCC_OscConfig+0x7a6>
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa70:	2b11      	cmp	r3, #17
 800aa72:	d004      	beq.n	800aa7e <HAL_RCC_OscConfig+0x7a6>
 800aa74:	f240 317a 	movw	r1, #890	@ 0x37a
 800aa78:	4867      	ldr	r0, [pc, #412]	@ (800ac18 <HAL_RCC_OscConfig+0x940>)
 800aa7a:	f7fd f909 	bl	8007c90 <assert_failed>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aa82:	2b02      	cmp	r3, #2
 800aa84:	d010      	beq.n	800aaa8 <HAL_RCC_OscConfig+0x7d0>
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aa8a:	2b04      	cmp	r3, #4
 800aa8c:	d00c      	beq.n	800aaa8 <HAL_RCC_OscConfig+0x7d0>
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aa92:	2b06      	cmp	r3, #6
 800aa94:	d008      	beq.n	800aaa8 <HAL_RCC_OscConfig+0x7d0>
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aa9a:	2b08      	cmp	r3, #8
 800aa9c:	d004      	beq.n	800aaa8 <HAL_RCC_OscConfig+0x7d0>
 800aa9e:	f44f 715f 	mov.w	r1, #892	@ 0x37c
 800aaa2:	485d      	ldr	r0, [pc, #372]	@ (800ac18 <HAL_RCC_OscConfig+0x940>)
 800aaa4:	f7fd f8f4 	bl	8007c90 <assert_failed>
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aaac:	2b02      	cmp	r3, #2
 800aaae:	d010      	beq.n	800aad2 <HAL_RCC_OscConfig+0x7fa>
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aab4:	2b04      	cmp	r3, #4
 800aab6:	d00c      	beq.n	800aad2 <HAL_RCC_OscConfig+0x7fa>
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aabc:	2b06      	cmp	r3, #6
 800aabe:	d008      	beq.n	800aad2 <HAL_RCC_OscConfig+0x7fa>
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aac4:	2b08      	cmp	r3, #8
 800aac6:	d004      	beq.n	800aad2 <HAL_RCC_OscConfig+0x7fa>
 800aac8:	f240 317d 	movw	r1, #893	@ 0x37d
 800aacc:	4852      	ldr	r0, [pc, #328]	@ (800ac18 <HAL_RCC_OscConfig+0x940>)
 800aace:	f7fd f8df 	bl	8007c90 <assert_failed>

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800aad2:	4b50      	ldr	r3, [pc, #320]	@ (800ac14 <HAL_RCC_OscConfig+0x93c>)
 800aad4:	68db      	ldr	r3, [r3, #12]
 800aad6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800aad8:	697b      	ldr	r3, [r7, #20]
 800aada:	f003 0203 	and.w	r2, r3, #3
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aae2:	429a      	cmp	r2, r3
 800aae4:	d130      	bne.n	800ab48 <HAL_RCC_OscConfig+0x870>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800aae6:	697b      	ldr	r3, [r7, #20]
 800aae8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aaf0:	3b01      	subs	r3, #1
 800aaf2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800aaf4:	429a      	cmp	r2, r3
 800aaf6:	d127      	bne.n	800ab48 <HAL_RCC_OscConfig+0x870>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800aaf8:	697b      	ldr	r3, [r7, #20]
 800aafa:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ab02:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800ab04:	429a      	cmp	r2, r3
 800ab06:	d11f      	bne.n	800ab48 <HAL_RCC_OscConfig+0x870>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800ab08:	697b      	ldr	r3, [r7, #20]
 800ab0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ab0e:	687a      	ldr	r2, [r7, #4]
 800ab10:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800ab12:	2a07      	cmp	r2, #7
 800ab14:	bf14      	ite	ne
 800ab16:	2201      	movne	r2, #1
 800ab18:	2200      	moveq	r2, #0
 800ab1a:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800ab1c:	4293      	cmp	r3, r2
 800ab1e:	d113      	bne.n	800ab48 <HAL_RCC_OscConfig+0x870>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800ab20:	697b      	ldr	r3, [r7, #20]
 800ab22:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab2a:	085b      	lsrs	r3, r3, #1
 800ab2c:	3b01      	subs	r3, #1
 800ab2e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800ab30:	429a      	cmp	r2, r3
 800ab32:	d109      	bne.n	800ab48 <HAL_RCC_OscConfig+0x870>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800ab34:	697b      	ldr	r3, [r7, #20]
 800ab36:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ab3e:	085b      	lsrs	r3, r3, #1
 800ab40:	3b01      	subs	r3, #1
 800ab42:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800ab44:	429a      	cmp	r2, r3
 800ab46:	d074      	beq.n	800ac32 <HAL_RCC_OscConfig+0x95a>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800ab48:	69bb      	ldr	r3, [r7, #24]
 800ab4a:	2b0c      	cmp	r3, #12
 800ab4c:	d06f      	beq.n	800ac2e <HAL_RCC_OscConfig+0x956>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800ab4e:	4b31      	ldr	r3, [pc, #196]	@ (800ac14 <HAL_RCC_OscConfig+0x93c>)
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d105      	bne.n	800ab66 <HAL_RCC_OscConfig+0x88e>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800ab5a:	4b2e      	ldr	r3, [pc, #184]	@ (800ac14 <HAL_RCC_OscConfig+0x93c>)
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d001      	beq.n	800ab6a <HAL_RCC_OscConfig+0x892>
#endif
            )
          {
            return HAL_ERROR;
 800ab66:	2301      	movs	r3, #1
 800ab68:	e0af      	b.n	800acca <HAL_RCC_OscConfig+0x9f2>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800ab6a:	4b2a      	ldr	r3, [pc, #168]	@ (800ac14 <HAL_RCC_OscConfig+0x93c>)
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	4a29      	ldr	r2, [pc, #164]	@ (800ac14 <HAL_RCC_OscConfig+0x93c>)
 800ab70:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ab74:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800ab76:	f7fd feb5 	bl	80088e4 <HAL_GetTick>
 800ab7a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ab7c:	e008      	b.n	800ab90 <HAL_RCC_OscConfig+0x8b8>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ab7e:	f7fd feb1 	bl	80088e4 <HAL_GetTick>
 800ab82:	4602      	mov	r2, r0
 800ab84:	693b      	ldr	r3, [r7, #16]
 800ab86:	1ad3      	subs	r3, r2, r3
 800ab88:	2b02      	cmp	r3, #2
 800ab8a:	d901      	bls.n	800ab90 <HAL_RCC_OscConfig+0x8b8>
              {
                return HAL_TIMEOUT;
 800ab8c:	2303      	movs	r3, #3
 800ab8e:	e09c      	b.n	800acca <HAL_RCC_OscConfig+0x9f2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ab90:	4b20      	ldr	r3, [pc, #128]	@ (800ac14 <HAL_RCC_OscConfig+0x93c>)
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d1f0      	bne.n	800ab7e <HAL_RCC_OscConfig+0x8a6>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800ab9c:	4b1d      	ldr	r3, [pc, #116]	@ (800ac14 <HAL_RCC_OscConfig+0x93c>)
 800ab9e:	68da      	ldr	r2, [r3, #12]
 800aba0:	4b1e      	ldr	r3, [pc, #120]	@ (800ac1c <HAL_RCC_OscConfig+0x944>)
 800aba2:	4013      	ands	r3, r2
 800aba4:	687a      	ldr	r2, [r7, #4]
 800aba6:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800aba8:	687a      	ldr	r2, [r7, #4]
 800abaa:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800abac:	3a01      	subs	r2, #1
 800abae:	0112      	lsls	r2, r2, #4
 800abb0:	4311      	orrs	r1, r2
 800abb2:	687a      	ldr	r2, [r7, #4]
 800abb4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800abb6:	0212      	lsls	r2, r2, #8
 800abb8:	4311      	orrs	r1, r2
 800abba:	687a      	ldr	r2, [r7, #4]
 800abbc:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800abbe:	0852      	lsrs	r2, r2, #1
 800abc0:	3a01      	subs	r2, #1
 800abc2:	0552      	lsls	r2, r2, #21
 800abc4:	4311      	orrs	r1, r2
 800abc6:	687a      	ldr	r2, [r7, #4]
 800abc8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800abca:	0852      	lsrs	r2, r2, #1
 800abcc:	3a01      	subs	r2, #1
 800abce:	0652      	lsls	r2, r2, #25
 800abd0:	4311      	orrs	r1, r2
 800abd2:	687a      	ldr	r2, [r7, #4]
 800abd4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800abd6:	0912      	lsrs	r2, r2, #4
 800abd8:	0452      	lsls	r2, r2, #17
 800abda:	430a      	orrs	r2, r1
 800abdc:	490d      	ldr	r1, [pc, #52]	@ (800ac14 <HAL_RCC_OscConfig+0x93c>)
 800abde:	4313      	orrs	r3, r2
 800abe0:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800abe2:	4b0c      	ldr	r3, [pc, #48]	@ (800ac14 <HAL_RCC_OscConfig+0x93c>)
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	4a0b      	ldr	r2, [pc, #44]	@ (800ac14 <HAL_RCC_OscConfig+0x93c>)
 800abe8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800abec:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800abee:	4b09      	ldr	r3, [pc, #36]	@ (800ac14 <HAL_RCC_OscConfig+0x93c>)
 800abf0:	68db      	ldr	r3, [r3, #12]
 800abf2:	4a08      	ldr	r2, [pc, #32]	@ (800ac14 <HAL_RCC_OscConfig+0x93c>)
 800abf4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800abf8:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800abfa:	f7fd fe73 	bl	80088e4 <HAL_GetTick>
 800abfe:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ac00:	e00e      	b.n	800ac20 <HAL_RCC_OscConfig+0x948>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ac02:	f7fd fe6f 	bl	80088e4 <HAL_GetTick>
 800ac06:	4602      	mov	r2, r0
 800ac08:	693b      	ldr	r3, [r7, #16]
 800ac0a:	1ad3      	subs	r3, r2, r3
 800ac0c:	2b02      	cmp	r3, #2
 800ac0e:	d907      	bls.n	800ac20 <HAL_RCC_OscConfig+0x948>
              {
                return HAL_TIMEOUT;
 800ac10:	2303      	movs	r3, #3
 800ac12:	e05a      	b.n	800acca <HAL_RCC_OscConfig+0x9f2>
 800ac14:	40021000 	.word	0x40021000
 800ac18:	08012b40 	.word	0x08012b40
 800ac1c:	f99d808c 	.word	0xf99d808c
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ac20:	4b2c      	ldr	r3, [pc, #176]	@ (800acd4 <HAL_RCC_OscConfig+0x9fc>)
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d0ea      	beq.n	800ac02 <HAL_RCC_OscConfig+0x92a>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800ac2c:	e04c      	b.n	800acc8 <HAL_RCC_OscConfig+0x9f0>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800ac2e:	2301      	movs	r3, #1
 800ac30:	e04b      	b.n	800acca <HAL_RCC_OscConfig+0x9f2>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ac32:	4b28      	ldr	r3, [pc, #160]	@ (800acd4 <HAL_RCC_OscConfig+0x9fc>)
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d144      	bne.n	800acc8 <HAL_RCC_OscConfig+0x9f0>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800ac3e:	4b25      	ldr	r3, [pc, #148]	@ (800acd4 <HAL_RCC_OscConfig+0x9fc>)
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	4a24      	ldr	r2, [pc, #144]	@ (800acd4 <HAL_RCC_OscConfig+0x9fc>)
 800ac44:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ac48:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800ac4a:	4b22      	ldr	r3, [pc, #136]	@ (800acd4 <HAL_RCC_OscConfig+0x9fc>)
 800ac4c:	68db      	ldr	r3, [r3, #12]
 800ac4e:	4a21      	ldr	r2, [pc, #132]	@ (800acd4 <HAL_RCC_OscConfig+0x9fc>)
 800ac50:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ac54:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800ac56:	f7fd fe45 	bl	80088e4 <HAL_GetTick>
 800ac5a:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ac5c:	e008      	b.n	800ac70 <HAL_RCC_OscConfig+0x998>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ac5e:	f7fd fe41 	bl	80088e4 <HAL_GetTick>
 800ac62:	4602      	mov	r2, r0
 800ac64:	693b      	ldr	r3, [r7, #16]
 800ac66:	1ad3      	subs	r3, r2, r3
 800ac68:	2b02      	cmp	r3, #2
 800ac6a:	d901      	bls.n	800ac70 <HAL_RCC_OscConfig+0x998>
            {
              return HAL_TIMEOUT;
 800ac6c:	2303      	movs	r3, #3
 800ac6e:	e02c      	b.n	800acca <HAL_RCC_OscConfig+0x9f2>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ac70:	4b18      	ldr	r3, [pc, #96]	@ (800acd4 <HAL_RCC_OscConfig+0x9fc>)
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d0f0      	beq.n	800ac5e <HAL_RCC_OscConfig+0x986>
 800ac7c:	e024      	b.n	800acc8 <HAL_RCC_OscConfig+0x9f0>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800ac7e:	69bb      	ldr	r3, [r7, #24]
 800ac80:	2b0c      	cmp	r3, #12
 800ac82:	d01f      	beq.n	800acc4 <HAL_RCC_OscConfig+0x9ec>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ac84:	4b13      	ldr	r3, [pc, #76]	@ (800acd4 <HAL_RCC_OscConfig+0x9fc>)
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	4a12      	ldr	r2, [pc, #72]	@ (800acd4 <HAL_RCC_OscConfig+0x9fc>)
 800ac8a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ac8e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ac90:	f7fd fe28 	bl	80088e4 <HAL_GetTick>
 800ac94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ac96:	e008      	b.n	800acaa <HAL_RCC_OscConfig+0x9d2>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ac98:	f7fd fe24 	bl	80088e4 <HAL_GetTick>
 800ac9c:	4602      	mov	r2, r0
 800ac9e:	693b      	ldr	r3, [r7, #16]
 800aca0:	1ad3      	subs	r3, r2, r3
 800aca2:	2b02      	cmp	r3, #2
 800aca4:	d901      	bls.n	800acaa <HAL_RCC_OscConfig+0x9d2>
          {
            return HAL_TIMEOUT;
 800aca6:	2303      	movs	r3, #3
 800aca8:	e00f      	b.n	800acca <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800acaa:	4b0a      	ldr	r3, [pc, #40]	@ (800acd4 <HAL_RCC_OscConfig+0x9fc>)
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	d1f0      	bne.n	800ac98 <HAL_RCC_OscConfig+0x9c0>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800acb6:	4b07      	ldr	r3, [pc, #28]	@ (800acd4 <HAL_RCC_OscConfig+0x9fc>)
 800acb8:	68da      	ldr	r2, [r3, #12]
 800acba:	4906      	ldr	r1, [pc, #24]	@ (800acd4 <HAL_RCC_OscConfig+0x9fc>)
 800acbc:	4b06      	ldr	r3, [pc, #24]	@ (800acd8 <HAL_RCC_OscConfig+0xa00>)
 800acbe:	4013      	ands	r3, r2
 800acc0:	60cb      	str	r3, [r1, #12]
 800acc2:	e001      	b.n	800acc8 <HAL_RCC_OscConfig+0x9f0>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800acc4:	2301      	movs	r3, #1
 800acc6:	e000      	b.n	800acca <HAL_RCC_OscConfig+0x9f2>
      }
    }
  }
  return HAL_OK;
 800acc8:	2300      	movs	r3, #0
}
 800acca:	4618      	mov	r0, r3
 800accc:	3720      	adds	r7, #32
 800acce:	46bd      	mov	sp, r7
 800acd0:	bd80      	pop	{r7, pc}
 800acd2:	bf00      	nop
 800acd4:	40021000 	.word	0x40021000
 800acd8:	feeefffc 	.word	0xfeeefffc

0800acdc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800acdc:	b580      	push	{r7, lr}
 800acde:	b084      	sub	sp, #16
 800ace0:	af00      	add	r7, sp, #0
 800ace2:	6078      	str	r0, [r7, #4]
 800ace4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d101      	bne.n	800acf0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800acec:	2301      	movs	r3, #1
 800acee:	e186      	b.n	800affe <HAL_RCC_ClockConfig+0x322>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d003      	beq.n	800ad00 <HAL_RCC_ClockConfig+0x24>
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	2b0f      	cmp	r3, #15
 800acfe:	d904      	bls.n	800ad0a <HAL_RCC_ClockConfig+0x2e>
 800ad00:	f240 4159 	movw	r1, #1113	@ 0x459
 800ad04:	4882      	ldr	r0, [pc, #520]	@ (800af10 <HAL_RCC_ClockConfig+0x234>)
 800ad06:	f7fc ffc3 	bl	8007c90 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 800ad0a:	683b      	ldr	r3, [r7, #0]
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	d010      	beq.n	800ad32 <HAL_RCC_ClockConfig+0x56>
 800ad10:	683b      	ldr	r3, [r7, #0]
 800ad12:	2b01      	cmp	r3, #1
 800ad14:	d00d      	beq.n	800ad32 <HAL_RCC_ClockConfig+0x56>
 800ad16:	683b      	ldr	r3, [r7, #0]
 800ad18:	2b02      	cmp	r3, #2
 800ad1a:	d00a      	beq.n	800ad32 <HAL_RCC_ClockConfig+0x56>
 800ad1c:	683b      	ldr	r3, [r7, #0]
 800ad1e:	2b03      	cmp	r3, #3
 800ad20:	d007      	beq.n	800ad32 <HAL_RCC_ClockConfig+0x56>
 800ad22:	683b      	ldr	r3, [r7, #0]
 800ad24:	2b04      	cmp	r3, #4
 800ad26:	d004      	beq.n	800ad32 <HAL_RCC_ClockConfig+0x56>
 800ad28:	f240 415a 	movw	r1, #1114	@ 0x45a
 800ad2c:	4878      	ldr	r0, [pc, #480]	@ (800af10 <HAL_RCC_ClockConfig+0x234>)
 800ad2e:	f7fc ffaf 	bl	8007c90 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800ad32:	4b78      	ldr	r3, [pc, #480]	@ (800af14 <HAL_RCC_ClockConfig+0x238>)
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	f003 0307 	and.w	r3, r3, #7
 800ad3a:	683a      	ldr	r2, [r7, #0]
 800ad3c:	429a      	cmp	r2, r3
 800ad3e:	d910      	bls.n	800ad62 <HAL_RCC_ClockConfig+0x86>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ad40:	4b74      	ldr	r3, [pc, #464]	@ (800af14 <HAL_RCC_ClockConfig+0x238>)
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	f023 0207 	bic.w	r2, r3, #7
 800ad48:	4972      	ldr	r1, [pc, #456]	@ (800af14 <HAL_RCC_ClockConfig+0x238>)
 800ad4a:	683b      	ldr	r3, [r7, #0]
 800ad4c:	4313      	orrs	r3, r2
 800ad4e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800ad50:	4b70      	ldr	r3, [pc, #448]	@ (800af14 <HAL_RCC_ClockConfig+0x238>)
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	f003 0307 	and.w	r3, r3, #7
 800ad58:	683a      	ldr	r2, [r7, #0]
 800ad5a:	429a      	cmp	r2, r3
 800ad5c:	d001      	beq.n	800ad62 <HAL_RCC_ClockConfig+0x86>
    {
      return HAL_ERROR;
 800ad5e:	2301      	movs	r3, #1
 800ad60:	e14d      	b.n	800affe <HAL_RCC_ClockConfig+0x322>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	f003 0302 	and.w	r3, r3, #2
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d039      	beq.n	800ade2 <HAL_RCC_ClockConfig+0x106>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	689b      	ldr	r3, [r3, #8]
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d024      	beq.n	800adc0 <HAL_RCC_ClockConfig+0xe4>
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	689b      	ldr	r3, [r3, #8]
 800ad7a:	2b80      	cmp	r3, #128	@ 0x80
 800ad7c:	d020      	beq.n	800adc0 <HAL_RCC_ClockConfig+0xe4>
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	689b      	ldr	r3, [r3, #8]
 800ad82:	2b90      	cmp	r3, #144	@ 0x90
 800ad84:	d01c      	beq.n	800adc0 <HAL_RCC_ClockConfig+0xe4>
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	689b      	ldr	r3, [r3, #8]
 800ad8a:	2ba0      	cmp	r3, #160	@ 0xa0
 800ad8c:	d018      	beq.n	800adc0 <HAL_RCC_ClockConfig+0xe4>
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	689b      	ldr	r3, [r3, #8]
 800ad92:	2bb0      	cmp	r3, #176	@ 0xb0
 800ad94:	d014      	beq.n	800adc0 <HAL_RCC_ClockConfig+0xe4>
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	689b      	ldr	r3, [r3, #8]
 800ad9a:	2bc0      	cmp	r3, #192	@ 0xc0
 800ad9c:	d010      	beq.n	800adc0 <HAL_RCC_ClockConfig+0xe4>
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	689b      	ldr	r3, [r3, #8]
 800ada2:	2bd0      	cmp	r3, #208	@ 0xd0
 800ada4:	d00c      	beq.n	800adc0 <HAL_RCC_ClockConfig+0xe4>
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	689b      	ldr	r3, [r3, #8]
 800adaa:	2be0      	cmp	r3, #224	@ 0xe0
 800adac:	d008      	beq.n	800adc0 <HAL_RCC_ClockConfig+0xe4>
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	689b      	ldr	r3, [r3, #8]
 800adb2:	2bf0      	cmp	r3, #240	@ 0xf0
 800adb4:	d004      	beq.n	800adc0 <HAL_RCC_ClockConfig+0xe4>
 800adb6:	f240 4172 	movw	r1, #1138	@ 0x472
 800adba:	4855      	ldr	r0, [pc, #340]	@ (800af10 <HAL_RCC_ClockConfig+0x234>)
 800adbc:	f7fc ff68 	bl	8007c90 <assert_failed>

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	689a      	ldr	r2, [r3, #8]
 800adc4:	4b54      	ldr	r3, [pc, #336]	@ (800af18 <HAL_RCC_ClockConfig+0x23c>)
 800adc6:	689b      	ldr	r3, [r3, #8]
 800adc8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800adcc:	429a      	cmp	r2, r3
 800adce:	d908      	bls.n	800ade2 <HAL_RCC_ClockConfig+0x106>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800add0:	4b51      	ldr	r3, [pc, #324]	@ (800af18 <HAL_RCC_ClockConfig+0x23c>)
 800add2:	689b      	ldr	r3, [r3, #8]
 800add4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	689b      	ldr	r3, [r3, #8]
 800addc:	494e      	ldr	r1, [pc, #312]	@ (800af18 <HAL_RCC_ClockConfig+0x23c>)
 800adde:	4313      	orrs	r3, r2
 800ade0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	f003 0301 	and.w	r3, r3, #1
 800adea:	2b00      	cmp	r3, #0
 800adec:	d061      	beq.n	800aeb2 <HAL_RCC_ClockConfig+0x1d6>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	685b      	ldr	r3, [r3, #4]
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d010      	beq.n	800ae18 <HAL_RCC_ClockConfig+0x13c>
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	685b      	ldr	r3, [r3, #4]
 800adfa:	2b01      	cmp	r3, #1
 800adfc:	d00c      	beq.n	800ae18 <HAL_RCC_ClockConfig+0x13c>
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	685b      	ldr	r3, [r3, #4]
 800ae02:	2b02      	cmp	r3, #2
 800ae04:	d008      	beq.n	800ae18 <HAL_RCC_ClockConfig+0x13c>
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	685b      	ldr	r3, [r3, #4]
 800ae0a:	2b03      	cmp	r3, #3
 800ae0c:	d004      	beq.n	800ae18 <HAL_RCC_ClockConfig+0x13c>
 800ae0e:	f240 417d 	movw	r1, #1149	@ 0x47d
 800ae12:	483f      	ldr	r0, [pc, #252]	@ (800af10 <HAL_RCC_ClockConfig+0x234>)
 800ae14:	f7fc ff3c 	bl	8007c90 <assert_failed>

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	685b      	ldr	r3, [r3, #4]
 800ae1c:	2b03      	cmp	r3, #3
 800ae1e:	d107      	bne.n	800ae30 <HAL_RCC_ClockConfig+0x154>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ae20:	4b3d      	ldr	r3, [pc, #244]	@ (800af18 <HAL_RCC_ClockConfig+0x23c>)
 800ae22:	681b      	ldr	r3, [r3, #0]
 800ae24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d121      	bne.n	800ae70 <HAL_RCC_ClockConfig+0x194>
      {
        return HAL_ERROR;
 800ae2c:	2301      	movs	r3, #1
 800ae2e:	e0e6      	b.n	800affe <HAL_RCC_ClockConfig+0x322>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	685b      	ldr	r3, [r3, #4]
 800ae34:	2b02      	cmp	r3, #2
 800ae36:	d107      	bne.n	800ae48 <HAL_RCC_ClockConfig+0x16c>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800ae38:	4b37      	ldr	r3, [pc, #220]	@ (800af18 <HAL_RCC_ClockConfig+0x23c>)
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d115      	bne.n	800ae70 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_ERROR;
 800ae44:	2301      	movs	r3, #1
 800ae46:	e0da      	b.n	800affe <HAL_RCC_ClockConfig+0x322>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	685b      	ldr	r3, [r3, #4]
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	d107      	bne.n	800ae60 <HAL_RCC_ClockConfig+0x184>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800ae50:	4b31      	ldr	r3, [pc, #196]	@ (800af18 <HAL_RCC_ClockConfig+0x23c>)
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	f003 0302 	and.w	r3, r3, #2
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	d109      	bne.n	800ae70 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_ERROR;
 800ae5c:	2301      	movs	r3, #1
 800ae5e:	e0ce      	b.n	800affe <HAL_RCC_ClockConfig+0x322>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800ae60:	4b2d      	ldr	r3, [pc, #180]	@ (800af18 <HAL_RCC_ClockConfig+0x23c>)
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d101      	bne.n	800ae70 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_ERROR;
 800ae6c:	2301      	movs	r3, #1
 800ae6e:	e0c6      	b.n	800affe <HAL_RCC_ClockConfig+0x322>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800ae70:	4b29      	ldr	r3, [pc, #164]	@ (800af18 <HAL_RCC_ClockConfig+0x23c>)
 800ae72:	689b      	ldr	r3, [r3, #8]
 800ae74:	f023 0203 	bic.w	r2, r3, #3
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	685b      	ldr	r3, [r3, #4]
 800ae7c:	4926      	ldr	r1, [pc, #152]	@ (800af18 <HAL_RCC_ClockConfig+0x23c>)
 800ae7e:	4313      	orrs	r3, r2
 800ae80:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ae82:	f7fd fd2f 	bl	80088e4 <HAL_GetTick>
 800ae86:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ae88:	e00a      	b.n	800aea0 <HAL_RCC_ClockConfig+0x1c4>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ae8a:	f7fd fd2b 	bl	80088e4 <HAL_GetTick>
 800ae8e:	4602      	mov	r2, r0
 800ae90:	68fb      	ldr	r3, [r7, #12]
 800ae92:	1ad3      	subs	r3, r2, r3
 800ae94:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ae98:	4293      	cmp	r3, r2
 800ae9a:	d901      	bls.n	800aea0 <HAL_RCC_ClockConfig+0x1c4>
      {
        return HAL_TIMEOUT;
 800ae9c:	2303      	movs	r3, #3
 800ae9e:	e0ae      	b.n	800affe <HAL_RCC_ClockConfig+0x322>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800aea0:	4b1d      	ldr	r3, [pc, #116]	@ (800af18 <HAL_RCC_ClockConfig+0x23c>)
 800aea2:	689b      	ldr	r3, [r3, #8]
 800aea4:	f003 020c 	and.w	r2, r3, #12
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	685b      	ldr	r3, [r3, #4]
 800aeac:	009b      	lsls	r3, r3, #2
 800aeae:	429a      	cmp	r2, r3
 800aeb0:	d1eb      	bne.n	800ae8a <HAL_RCC_ClockConfig+0x1ae>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	f003 0302 	and.w	r3, r3, #2
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d010      	beq.n	800aee0 <HAL_RCC_ClockConfig+0x204>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	689a      	ldr	r2, [r3, #8]
 800aec2:	4b15      	ldr	r3, [pc, #84]	@ (800af18 <HAL_RCC_ClockConfig+0x23c>)
 800aec4:	689b      	ldr	r3, [r3, #8]
 800aec6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800aeca:	429a      	cmp	r2, r3
 800aecc:	d208      	bcs.n	800aee0 <HAL_RCC_ClockConfig+0x204>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800aece:	4b12      	ldr	r3, [pc, #72]	@ (800af18 <HAL_RCC_ClockConfig+0x23c>)
 800aed0:	689b      	ldr	r3, [r3, #8]
 800aed2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	689b      	ldr	r3, [r3, #8]
 800aeda:	490f      	ldr	r1, [pc, #60]	@ (800af18 <HAL_RCC_ClockConfig+0x23c>)
 800aedc:	4313      	orrs	r3, r2
 800aede:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800aee0:	4b0c      	ldr	r3, [pc, #48]	@ (800af14 <HAL_RCC_ClockConfig+0x238>)
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	f003 0307 	and.w	r3, r3, #7
 800aee8:	683a      	ldr	r2, [r7, #0]
 800aeea:	429a      	cmp	r2, r3
 800aeec:	d216      	bcs.n	800af1c <HAL_RCC_ClockConfig+0x240>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800aeee:	4b09      	ldr	r3, [pc, #36]	@ (800af14 <HAL_RCC_ClockConfig+0x238>)
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	f023 0207 	bic.w	r2, r3, #7
 800aef6:	4907      	ldr	r1, [pc, #28]	@ (800af14 <HAL_RCC_ClockConfig+0x238>)
 800aef8:	683b      	ldr	r3, [r7, #0]
 800aefa:	4313      	orrs	r3, r2
 800aefc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800aefe:	4b05      	ldr	r3, [pc, #20]	@ (800af14 <HAL_RCC_ClockConfig+0x238>)
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	f003 0307 	and.w	r3, r3, #7
 800af06:	683a      	ldr	r2, [r7, #0]
 800af08:	429a      	cmp	r2, r3
 800af0a:	d007      	beq.n	800af1c <HAL_RCC_ClockConfig+0x240>
    {
      return HAL_ERROR;
 800af0c:	2301      	movs	r3, #1
 800af0e:	e076      	b.n	800affe <HAL_RCC_ClockConfig+0x322>
 800af10:	08012b40 	.word	0x08012b40
 800af14:	40022000 	.word	0x40022000
 800af18:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	f003 0304 	and.w	r3, r3, #4
 800af24:	2b00      	cmp	r3, #0
 800af26:	d025      	beq.n	800af74 <HAL_RCC_ClockConfig+0x298>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	68db      	ldr	r3, [r3, #12]
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d018      	beq.n	800af62 <HAL_RCC_ClockConfig+0x286>
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	68db      	ldr	r3, [r3, #12]
 800af34:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800af38:	d013      	beq.n	800af62 <HAL_RCC_ClockConfig+0x286>
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	68db      	ldr	r3, [r3, #12]
 800af3e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800af42:	d00e      	beq.n	800af62 <HAL_RCC_ClockConfig+0x286>
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	68db      	ldr	r3, [r3, #12]
 800af48:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800af4c:	d009      	beq.n	800af62 <HAL_RCC_ClockConfig+0x286>
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	68db      	ldr	r3, [r3, #12]
 800af52:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800af56:	d004      	beq.n	800af62 <HAL_RCC_ClockConfig+0x286>
 800af58:	f240 41f5 	movw	r1, #1269	@ 0x4f5
 800af5c:	482a      	ldr	r0, [pc, #168]	@ (800b008 <HAL_RCC_ClockConfig+0x32c>)
 800af5e:	f7fc fe97 	bl	8007c90 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800af62:	4b2a      	ldr	r3, [pc, #168]	@ (800b00c <HAL_RCC_ClockConfig+0x330>)
 800af64:	689b      	ldr	r3, [r3, #8]
 800af66:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	68db      	ldr	r3, [r3, #12]
 800af6e:	4927      	ldr	r1, [pc, #156]	@ (800b00c <HAL_RCC_ClockConfig+0x330>)
 800af70:	4313      	orrs	r3, r2
 800af72:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	f003 0308 	and.w	r3, r3, #8
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d026      	beq.n	800afce <HAL_RCC_ClockConfig+0x2f2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	691b      	ldr	r3, [r3, #16]
 800af84:	2b00      	cmp	r3, #0
 800af86:	d018      	beq.n	800afba <HAL_RCC_ClockConfig+0x2de>
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	691b      	ldr	r3, [r3, #16]
 800af8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800af90:	d013      	beq.n	800afba <HAL_RCC_ClockConfig+0x2de>
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	691b      	ldr	r3, [r3, #16]
 800af96:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800af9a:	d00e      	beq.n	800afba <HAL_RCC_ClockConfig+0x2de>
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	691b      	ldr	r3, [r3, #16]
 800afa0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800afa4:	d009      	beq.n	800afba <HAL_RCC_ClockConfig+0x2de>
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	691b      	ldr	r3, [r3, #16]
 800afaa:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800afae:	d004      	beq.n	800afba <HAL_RCC_ClockConfig+0x2de>
 800afb0:	f240 41fc 	movw	r1, #1276	@ 0x4fc
 800afb4:	4814      	ldr	r0, [pc, #80]	@ (800b008 <HAL_RCC_ClockConfig+0x32c>)
 800afb6:	f7fc fe6b 	bl	8007c90 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800afba:	4b14      	ldr	r3, [pc, #80]	@ (800b00c <HAL_RCC_ClockConfig+0x330>)
 800afbc:	689b      	ldr	r3, [r3, #8]
 800afbe:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	691b      	ldr	r3, [r3, #16]
 800afc6:	00db      	lsls	r3, r3, #3
 800afc8:	4910      	ldr	r1, [pc, #64]	@ (800b00c <HAL_RCC_ClockConfig+0x330>)
 800afca:	4313      	orrs	r3, r2
 800afcc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800afce:	f000 f825 	bl	800b01c <HAL_RCC_GetSysClockFreq>
 800afd2:	4602      	mov	r2, r0
 800afd4:	4b0d      	ldr	r3, [pc, #52]	@ (800b00c <HAL_RCC_ClockConfig+0x330>)
 800afd6:	689b      	ldr	r3, [r3, #8]
 800afd8:	091b      	lsrs	r3, r3, #4
 800afda:	f003 030f 	and.w	r3, r3, #15
 800afde:	490c      	ldr	r1, [pc, #48]	@ (800b010 <HAL_RCC_ClockConfig+0x334>)
 800afe0:	5ccb      	ldrb	r3, [r1, r3]
 800afe2:	f003 031f 	and.w	r3, r3, #31
 800afe6:	fa22 f303 	lsr.w	r3, r2, r3
 800afea:	4a0a      	ldr	r2, [pc, #40]	@ (800b014 <HAL_RCC_ClockConfig+0x338>)
 800afec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800afee:	4b0a      	ldr	r3, [pc, #40]	@ (800b018 <HAL_RCC_ClockConfig+0x33c>)
 800aff0:	681b      	ldr	r3, [r3, #0]
 800aff2:	4618      	mov	r0, r3
 800aff4:	f7fd fc26 	bl	8008844 <HAL_InitTick>
 800aff8:	4603      	mov	r3, r0
 800affa:	72fb      	strb	r3, [r7, #11]

  return status;
 800affc:	7afb      	ldrb	r3, [r7, #11]
}
 800affe:	4618      	mov	r0, r3
 800b000:	3710      	adds	r7, #16
 800b002:	46bd      	mov	sp, r7
 800b004:	bd80      	pop	{r7, pc}
 800b006:	bf00      	nop
 800b008:	08012b40 	.word	0x08012b40
 800b00c:	40021000 	.word	0x40021000
 800b010:	08012d14 	.word	0x08012d14
 800b014:	200000d0 	.word	0x200000d0
 800b018:	200000d4 	.word	0x200000d4

0800b01c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b01c:	b480      	push	{r7}
 800b01e:	b089      	sub	sp, #36	@ 0x24
 800b020:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800b022:	2300      	movs	r3, #0
 800b024:	61fb      	str	r3, [r7, #28]
 800b026:	2300      	movs	r3, #0
 800b028:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b02a:	4b3e      	ldr	r3, [pc, #248]	@ (800b124 <HAL_RCC_GetSysClockFreq+0x108>)
 800b02c:	689b      	ldr	r3, [r3, #8]
 800b02e:	f003 030c 	and.w	r3, r3, #12
 800b032:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b034:	4b3b      	ldr	r3, [pc, #236]	@ (800b124 <HAL_RCC_GetSysClockFreq+0x108>)
 800b036:	68db      	ldr	r3, [r3, #12]
 800b038:	f003 0303 	and.w	r3, r3, #3
 800b03c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800b03e:	693b      	ldr	r3, [r7, #16]
 800b040:	2b00      	cmp	r3, #0
 800b042:	d005      	beq.n	800b050 <HAL_RCC_GetSysClockFreq+0x34>
 800b044:	693b      	ldr	r3, [r7, #16]
 800b046:	2b0c      	cmp	r3, #12
 800b048:	d121      	bne.n	800b08e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	2b01      	cmp	r3, #1
 800b04e:	d11e      	bne.n	800b08e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800b050:	4b34      	ldr	r3, [pc, #208]	@ (800b124 <HAL_RCC_GetSysClockFreq+0x108>)
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	f003 0308 	and.w	r3, r3, #8
 800b058:	2b00      	cmp	r3, #0
 800b05a:	d107      	bne.n	800b06c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800b05c:	4b31      	ldr	r3, [pc, #196]	@ (800b124 <HAL_RCC_GetSysClockFreq+0x108>)
 800b05e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b062:	0a1b      	lsrs	r3, r3, #8
 800b064:	f003 030f 	and.w	r3, r3, #15
 800b068:	61fb      	str	r3, [r7, #28]
 800b06a:	e005      	b.n	800b078 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800b06c:	4b2d      	ldr	r3, [pc, #180]	@ (800b124 <HAL_RCC_GetSysClockFreq+0x108>)
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	091b      	lsrs	r3, r3, #4
 800b072:	f003 030f 	and.w	r3, r3, #15
 800b076:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800b078:	4a2b      	ldr	r2, [pc, #172]	@ (800b128 <HAL_RCC_GetSysClockFreq+0x10c>)
 800b07a:	69fb      	ldr	r3, [r7, #28]
 800b07c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b080:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800b082:	693b      	ldr	r3, [r7, #16]
 800b084:	2b00      	cmp	r3, #0
 800b086:	d10d      	bne.n	800b0a4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800b088:	69fb      	ldr	r3, [r7, #28]
 800b08a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800b08c:	e00a      	b.n	800b0a4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800b08e:	693b      	ldr	r3, [r7, #16]
 800b090:	2b04      	cmp	r3, #4
 800b092:	d102      	bne.n	800b09a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800b094:	4b25      	ldr	r3, [pc, #148]	@ (800b12c <HAL_RCC_GetSysClockFreq+0x110>)
 800b096:	61bb      	str	r3, [r7, #24]
 800b098:	e004      	b.n	800b0a4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800b09a:	693b      	ldr	r3, [r7, #16]
 800b09c:	2b08      	cmp	r3, #8
 800b09e:	d101      	bne.n	800b0a4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800b0a0:	4b23      	ldr	r3, [pc, #140]	@ (800b130 <HAL_RCC_GetSysClockFreq+0x114>)
 800b0a2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800b0a4:	693b      	ldr	r3, [r7, #16]
 800b0a6:	2b0c      	cmp	r3, #12
 800b0a8:	d134      	bne.n	800b114 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b0aa:	4b1e      	ldr	r3, [pc, #120]	@ (800b124 <HAL_RCC_GetSysClockFreq+0x108>)
 800b0ac:	68db      	ldr	r3, [r3, #12]
 800b0ae:	f003 0303 	and.w	r3, r3, #3
 800b0b2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800b0b4:	68bb      	ldr	r3, [r7, #8]
 800b0b6:	2b02      	cmp	r3, #2
 800b0b8:	d003      	beq.n	800b0c2 <HAL_RCC_GetSysClockFreq+0xa6>
 800b0ba:	68bb      	ldr	r3, [r7, #8]
 800b0bc:	2b03      	cmp	r3, #3
 800b0be:	d003      	beq.n	800b0c8 <HAL_RCC_GetSysClockFreq+0xac>
 800b0c0:	e005      	b.n	800b0ce <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800b0c2:	4b1a      	ldr	r3, [pc, #104]	@ (800b12c <HAL_RCC_GetSysClockFreq+0x110>)
 800b0c4:	617b      	str	r3, [r7, #20]
      break;
 800b0c6:	e005      	b.n	800b0d4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800b0c8:	4b19      	ldr	r3, [pc, #100]	@ (800b130 <HAL_RCC_GetSysClockFreq+0x114>)
 800b0ca:	617b      	str	r3, [r7, #20]
      break;
 800b0cc:	e002      	b.n	800b0d4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800b0ce:	69fb      	ldr	r3, [r7, #28]
 800b0d0:	617b      	str	r3, [r7, #20]
      break;
 800b0d2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b0d4:	4b13      	ldr	r3, [pc, #76]	@ (800b124 <HAL_RCC_GetSysClockFreq+0x108>)
 800b0d6:	68db      	ldr	r3, [r3, #12]
 800b0d8:	091b      	lsrs	r3, r3, #4
 800b0da:	f003 0307 	and.w	r3, r3, #7
 800b0de:	3301      	adds	r3, #1
 800b0e0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800b0e2:	4b10      	ldr	r3, [pc, #64]	@ (800b124 <HAL_RCC_GetSysClockFreq+0x108>)
 800b0e4:	68db      	ldr	r3, [r3, #12]
 800b0e6:	0a1b      	lsrs	r3, r3, #8
 800b0e8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b0ec:	697a      	ldr	r2, [r7, #20]
 800b0ee:	fb03 f202 	mul.w	r2, r3, r2
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	fbb2 f3f3 	udiv	r3, r2, r3
 800b0f8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b0fa:	4b0a      	ldr	r3, [pc, #40]	@ (800b124 <HAL_RCC_GetSysClockFreq+0x108>)
 800b0fc:	68db      	ldr	r3, [r3, #12]
 800b0fe:	0e5b      	lsrs	r3, r3, #25
 800b100:	f003 0303 	and.w	r3, r3, #3
 800b104:	3301      	adds	r3, #1
 800b106:	005b      	lsls	r3, r3, #1
 800b108:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800b10a:	697a      	ldr	r2, [r7, #20]
 800b10c:	683b      	ldr	r3, [r7, #0]
 800b10e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b112:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800b114:	69bb      	ldr	r3, [r7, #24]
}
 800b116:	4618      	mov	r0, r3
 800b118:	3724      	adds	r7, #36	@ 0x24
 800b11a:	46bd      	mov	sp, r7
 800b11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b120:	4770      	bx	lr
 800b122:	bf00      	nop
 800b124:	40021000 	.word	0x40021000
 800b128:	08012d2c 	.word	0x08012d2c
 800b12c:	00f42400 	.word	0x00f42400
 800b130:	007a1200 	.word	0x007a1200

0800b134 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b134:	b480      	push	{r7}
 800b136:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b138:	4b03      	ldr	r3, [pc, #12]	@ (800b148 <HAL_RCC_GetHCLKFreq+0x14>)
 800b13a:	681b      	ldr	r3, [r3, #0]
}
 800b13c:	4618      	mov	r0, r3
 800b13e:	46bd      	mov	sp, r7
 800b140:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b144:	4770      	bx	lr
 800b146:	bf00      	nop
 800b148:	200000d0 	.word	0x200000d0

0800b14c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b14c:	b580      	push	{r7, lr}
 800b14e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800b150:	f7ff fff0 	bl	800b134 <HAL_RCC_GetHCLKFreq>
 800b154:	4602      	mov	r2, r0
 800b156:	4b06      	ldr	r3, [pc, #24]	@ (800b170 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b158:	689b      	ldr	r3, [r3, #8]
 800b15a:	0a1b      	lsrs	r3, r3, #8
 800b15c:	f003 0307 	and.w	r3, r3, #7
 800b160:	4904      	ldr	r1, [pc, #16]	@ (800b174 <HAL_RCC_GetPCLK1Freq+0x28>)
 800b162:	5ccb      	ldrb	r3, [r1, r3]
 800b164:	f003 031f 	and.w	r3, r3, #31
 800b168:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b16c:	4618      	mov	r0, r3
 800b16e:	bd80      	pop	{r7, pc}
 800b170:	40021000 	.word	0x40021000
 800b174:	08012d24 	.word	0x08012d24

0800b178 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b178:	b580      	push	{r7, lr}
 800b17a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800b17c:	f7ff ffda 	bl	800b134 <HAL_RCC_GetHCLKFreq>
 800b180:	4602      	mov	r2, r0
 800b182:	4b06      	ldr	r3, [pc, #24]	@ (800b19c <HAL_RCC_GetPCLK2Freq+0x24>)
 800b184:	689b      	ldr	r3, [r3, #8]
 800b186:	0adb      	lsrs	r3, r3, #11
 800b188:	f003 0307 	and.w	r3, r3, #7
 800b18c:	4904      	ldr	r1, [pc, #16]	@ (800b1a0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800b18e:	5ccb      	ldrb	r3, [r1, r3]
 800b190:	f003 031f 	and.w	r3, r3, #31
 800b194:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b198:	4618      	mov	r0, r3
 800b19a:	bd80      	pop	{r7, pc}
 800b19c:	40021000 	.word	0x40021000
 800b1a0:	08012d24 	.word	0x08012d24

0800b1a4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800b1a4:	b580      	push	{r7, lr}
 800b1a6:	b086      	sub	sp, #24
 800b1a8:	af00      	add	r7, sp, #0
 800b1aa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800b1ac:	2300      	movs	r3, #0
 800b1ae:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800b1b0:	4b2a      	ldr	r3, [pc, #168]	@ (800b25c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b1b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b1b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	d003      	beq.n	800b1c4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800b1bc:	f7ff f81c 	bl	800a1f8 <HAL_PWREx_GetVoltageRange>
 800b1c0:	6178      	str	r0, [r7, #20]
 800b1c2:	e014      	b.n	800b1ee <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800b1c4:	4b25      	ldr	r3, [pc, #148]	@ (800b25c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b1c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b1c8:	4a24      	ldr	r2, [pc, #144]	@ (800b25c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b1ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b1ce:	6593      	str	r3, [r2, #88]	@ 0x58
 800b1d0:	4b22      	ldr	r3, [pc, #136]	@ (800b25c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b1d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b1d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b1d8:	60fb      	str	r3, [r7, #12]
 800b1da:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800b1dc:	f7ff f80c 	bl	800a1f8 <HAL_PWREx_GetVoltageRange>
 800b1e0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800b1e2:	4b1e      	ldr	r3, [pc, #120]	@ (800b25c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b1e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b1e6:	4a1d      	ldr	r2, [pc, #116]	@ (800b25c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b1e8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b1ec:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800b1ee:	697b      	ldr	r3, [r7, #20]
 800b1f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b1f4:	d10b      	bne.n	800b20e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	2b80      	cmp	r3, #128	@ 0x80
 800b1fa:	d919      	bls.n	800b230 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	2ba0      	cmp	r3, #160	@ 0xa0
 800b200:	d902      	bls.n	800b208 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800b202:	2302      	movs	r3, #2
 800b204:	613b      	str	r3, [r7, #16]
 800b206:	e013      	b.n	800b230 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800b208:	2301      	movs	r3, #1
 800b20a:	613b      	str	r3, [r7, #16]
 800b20c:	e010      	b.n	800b230 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	2b80      	cmp	r3, #128	@ 0x80
 800b212:	d902      	bls.n	800b21a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800b214:	2303      	movs	r3, #3
 800b216:	613b      	str	r3, [r7, #16]
 800b218:	e00a      	b.n	800b230 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	2b80      	cmp	r3, #128	@ 0x80
 800b21e:	d102      	bne.n	800b226 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800b220:	2302      	movs	r3, #2
 800b222:	613b      	str	r3, [r7, #16]
 800b224:	e004      	b.n	800b230 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	2b70      	cmp	r3, #112	@ 0x70
 800b22a:	d101      	bne.n	800b230 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800b22c:	2301      	movs	r3, #1
 800b22e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800b230:	4b0b      	ldr	r3, [pc, #44]	@ (800b260 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	f023 0207 	bic.w	r2, r3, #7
 800b238:	4909      	ldr	r1, [pc, #36]	@ (800b260 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800b23a:	693b      	ldr	r3, [r7, #16]
 800b23c:	4313      	orrs	r3, r2
 800b23e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800b240:	4b07      	ldr	r3, [pc, #28]	@ (800b260 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	f003 0307 	and.w	r3, r3, #7
 800b248:	693a      	ldr	r2, [r7, #16]
 800b24a:	429a      	cmp	r2, r3
 800b24c:	d001      	beq.n	800b252 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800b24e:	2301      	movs	r3, #1
 800b250:	e000      	b.n	800b254 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800b252:	2300      	movs	r3, #0
}
 800b254:	4618      	mov	r0, r3
 800b256:	3718      	adds	r7, #24
 800b258:	46bd      	mov	sp, r7
 800b25a:	bd80      	pop	{r7, pc}
 800b25c:	40021000 	.word	0x40021000
 800b260:	40022000 	.word	0x40022000

0800b264 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b264:	b580      	push	{r7, lr}
 800b266:	b086      	sub	sp, #24
 800b268:	af00      	add	r7, sp, #0
 800b26a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b26c:	2300      	movs	r3, #0
 800b26e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b270:	2300      	movs	r3, #0
 800b272:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	681b      	ldr	r3, [r3, #0]
 800b278:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	d004      	beq.n	800b28a <HAL_RCCEx_PeriphCLKConfig+0x26>
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b288:	d303      	bcc.n	800b292 <HAL_RCCEx_PeriphCLKConfig+0x2e>
 800b28a:	21c9      	movs	r1, #201	@ 0xc9
 800b28c:	4889      	ldr	r0, [pc, #548]	@ (800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800b28e:	f7fc fcff 	bl	8007c90 <assert_failed>

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d058      	beq.n	800b350 <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	d012      	beq.n	800b2cc <HAL_RCCEx_PeriphCLKConfig+0x68>
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b2aa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b2ae:	d00d      	beq.n	800b2cc <HAL_RCCEx_PeriphCLKConfig+0x68>
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b2b4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b2b8:	d008      	beq.n	800b2cc <HAL_RCCEx_PeriphCLKConfig+0x68>
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b2be:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800b2c2:	d003      	beq.n	800b2cc <HAL_RCCEx_PeriphCLKConfig+0x68>
 800b2c4:	21d1      	movs	r1, #209	@ 0xd1
 800b2c6:	487b      	ldr	r0, [pc, #492]	@ (800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800b2c8:	f7fc fce2 	bl	8007c90 <assert_failed>

    switch(PeriphClkInit->Sai1ClockSelection)
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b2d0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800b2d4:	d02a      	beq.n	800b32c <HAL_RCCEx_PeriphCLKConfig+0xc8>
 800b2d6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800b2da:	d824      	bhi.n	800b326 <HAL_RCCEx_PeriphCLKConfig+0xc2>
 800b2dc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b2e0:	d008      	beq.n	800b2f4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800b2e2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b2e6:	d81e      	bhi.n	800b326 <HAL_RCCEx_PeriphCLKConfig+0xc2>
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	d00a      	beq.n	800b302 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 800b2ec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b2f0:	d010      	beq.n	800b314 <HAL_RCCEx_PeriphCLKConfig+0xb0>
 800b2f2:	e018      	b.n	800b326 <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800b2f4:	4b70      	ldr	r3, [pc, #448]	@ (800b4b8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800b2f6:	68db      	ldr	r3, [r3, #12]
 800b2f8:	4a6f      	ldr	r2, [pc, #444]	@ (800b4b8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800b2fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b2fe:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800b300:	e015      	b.n	800b32e <HAL_RCCEx_PeriphCLKConfig+0xca>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	3304      	adds	r3, #4
 800b306:	2100      	movs	r1, #0
 800b308:	4618      	mov	r0, r3
 800b30a:	f000 fc69 	bl	800bbe0 <RCCEx_PLLSAI1_Config>
 800b30e:	4603      	mov	r3, r0
 800b310:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800b312:	e00c      	b.n	800b32e <HAL_RCCEx_PeriphCLKConfig+0xca>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	3320      	adds	r3, #32
 800b318:	2100      	movs	r1, #0
 800b31a:	4618      	mov	r0, r3
 800b31c:	f000 fde0 	bl	800bee0 <RCCEx_PLLSAI2_Config>
 800b320:	4603      	mov	r3, r0
 800b322:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800b324:	e003      	b.n	800b32e <HAL_RCCEx_PeriphCLKConfig+0xca>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b326:	2301      	movs	r3, #1
 800b328:	74fb      	strb	r3, [r7, #19]
      break;
 800b32a:	e000      	b.n	800b32e <HAL_RCCEx_PeriphCLKConfig+0xca>
      break;
 800b32c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b32e:	7cfb      	ldrb	r3, [r7, #19]
 800b330:	2b00      	cmp	r3, #0
 800b332:	d10b      	bne.n	800b34c <HAL_RCCEx_PeriphCLKConfig+0xe8>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b334:	4b60      	ldr	r3, [pc, #384]	@ (800b4b8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800b336:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b33a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b342:	495d      	ldr	r1, [pc, #372]	@ (800b4b8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800b344:	4313      	orrs	r3, r2
 800b346:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800b34a:	e001      	b.n	800b350 <HAL_RCCEx_PeriphCLKConfig+0xec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b34c:	7cfb      	ldrb	r3, [r7, #19]
 800b34e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b358:	2b00      	cmp	r3, #0
 800b35a:	d059      	beq.n	800b410 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b360:	2b00      	cmp	r3, #0
 800b362:	d013      	beq.n	800b38c <HAL_RCCEx_PeriphCLKConfig+0x128>
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b368:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b36c:	d00e      	beq.n	800b38c <HAL_RCCEx_PeriphCLKConfig+0x128>
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b372:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b376:	d009      	beq.n	800b38c <HAL_RCCEx_PeriphCLKConfig+0x128>
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b37c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b380:	d004      	beq.n	800b38c <HAL_RCCEx_PeriphCLKConfig+0x128>
 800b382:	f240 110f 	movw	r1, #271	@ 0x10f
 800b386:	484b      	ldr	r0, [pc, #300]	@ (800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800b388:	f7fc fc82 	bl	8007c90 <assert_failed>

    switch(PeriphClkInit->Sai2ClockSelection)
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b390:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b394:	d02a      	beq.n	800b3ec <HAL_RCCEx_PeriphCLKConfig+0x188>
 800b396:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b39a:	d824      	bhi.n	800b3e6 <HAL_RCCEx_PeriphCLKConfig+0x182>
 800b39c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b3a0:	d008      	beq.n	800b3b4 <HAL_RCCEx_PeriphCLKConfig+0x150>
 800b3a2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b3a6:	d81e      	bhi.n	800b3e6 <HAL_RCCEx_PeriphCLKConfig+0x182>
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d00a      	beq.n	800b3c2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 800b3ac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b3b0:	d010      	beq.n	800b3d4 <HAL_RCCEx_PeriphCLKConfig+0x170>
 800b3b2:	e018      	b.n	800b3e6 <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800b3b4:	4b40      	ldr	r3, [pc, #256]	@ (800b4b8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800b3b6:	68db      	ldr	r3, [r3, #12]
 800b3b8:	4a3f      	ldr	r2, [pc, #252]	@ (800b4b8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800b3ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b3be:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800b3c0:	e015      	b.n	800b3ee <HAL_RCCEx_PeriphCLKConfig+0x18a>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	3304      	adds	r3, #4
 800b3c6:	2100      	movs	r1, #0
 800b3c8:	4618      	mov	r0, r3
 800b3ca:	f000 fc09 	bl	800bbe0 <RCCEx_PLLSAI1_Config>
 800b3ce:	4603      	mov	r3, r0
 800b3d0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800b3d2:	e00c      	b.n	800b3ee <HAL_RCCEx_PeriphCLKConfig+0x18a>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	3320      	adds	r3, #32
 800b3d8:	2100      	movs	r1, #0
 800b3da:	4618      	mov	r0, r3
 800b3dc:	f000 fd80 	bl	800bee0 <RCCEx_PLLSAI2_Config>
 800b3e0:	4603      	mov	r3, r0
 800b3e2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800b3e4:	e003      	b.n	800b3ee <HAL_RCCEx_PeriphCLKConfig+0x18a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b3e6:	2301      	movs	r3, #1
 800b3e8:	74fb      	strb	r3, [r7, #19]
      break;
 800b3ea:	e000      	b.n	800b3ee <HAL_RCCEx_PeriphCLKConfig+0x18a>
      break;
 800b3ec:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b3ee:	7cfb      	ldrb	r3, [r7, #19]
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	d10b      	bne.n	800b40c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800b3f4:	4b30      	ldr	r3, [pc, #192]	@ (800b4b8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800b3f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b3fa:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b402:	492d      	ldr	r1, [pc, #180]	@ (800b4b8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800b404:	4313      	orrs	r3, r2
 800b406:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800b40a:	e001      	b.n	800b410 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b40c:	7cfb      	ldrb	r3, [r7, #19]
 800b40e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b418:	2b00      	cmp	r3, #0
 800b41a:	f000 80c2 	beq.w	800b5a2 <HAL_RCCEx_PeriphCLKConfig+0x33e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b41e:	2300      	movs	r3, #0
 800b420:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b428:	2b00      	cmp	r3, #0
 800b42a:	d016      	beq.n	800b45a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b432:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b436:	d010      	beq.n	800b45a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b43e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b442:	d00a      	beq.n	800b45a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b44a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b44e:	d004      	beq.n	800b45a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 800b450:	f44f 71a2 	mov.w	r1, #324	@ 0x144
 800b454:	4817      	ldr	r0, [pc, #92]	@ (800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800b456:	f7fc fc1b 	bl	8007c90 <assert_failed>

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800b45a:	4b17      	ldr	r3, [pc, #92]	@ (800b4b8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800b45c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b45e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b462:	2b00      	cmp	r3, #0
 800b464:	d101      	bne.n	800b46a <HAL_RCCEx_PeriphCLKConfig+0x206>
 800b466:	2301      	movs	r3, #1
 800b468:	e000      	b.n	800b46c <HAL_RCCEx_PeriphCLKConfig+0x208>
 800b46a:	2300      	movs	r3, #0
 800b46c:	2b00      	cmp	r3, #0
 800b46e:	d00d      	beq.n	800b48c <HAL_RCCEx_PeriphCLKConfig+0x228>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b470:	4b11      	ldr	r3, [pc, #68]	@ (800b4b8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800b472:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b474:	4a10      	ldr	r2, [pc, #64]	@ (800b4b8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800b476:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b47a:	6593      	str	r3, [r2, #88]	@ 0x58
 800b47c:	4b0e      	ldr	r3, [pc, #56]	@ (800b4b8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800b47e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b480:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b484:	60bb      	str	r3, [r7, #8]
 800b486:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b488:	2301      	movs	r3, #1
 800b48a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b48c:	4b0b      	ldr	r3, [pc, #44]	@ (800b4bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	4a0a      	ldr	r2, [pc, #40]	@ (800b4bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800b492:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b496:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b498:	f7fd fa24 	bl	80088e4 <HAL_GetTick>
 800b49c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800b49e:	e00f      	b.n	800b4c0 <HAL_RCCEx_PeriphCLKConfig+0x25c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b4a0:	f7fd fa20 	bl	80088e4 <HAL_GetTick>
 800b4a4:	4602      	mov	r2, r0
 800b4a6:	68fb      	ldr	r3, [r7, #12]
 800b4a8:	1ad3      	subs	r3, r2, r3
 800b4aa:	2b02      	cmp	r3, #2
 800b4ac:	d908      	bls.n	800b4c0 <HAL_RCCEx_PeriphCLKConfig+0x25c>
      {
        ret = HAL_TIMEOUT;
 800b4ae:	2303      	movs	r3, #3
 800b4b0:	74fb      	strb	r3, [r7, #19]
        break;
 800b4b2:	e00b      	b.n	800b4cc <HAL_RCCEx_PeriphCLKConfig+0x268>
 800b4b4:	08012b78 	.word	0x08012b78
 800b4b8:	40021000 	.word	0x40021000
 800b4bc:	40007000 	.word	0x40007000
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800b4c0:	4b30      	ldr	r3, [pc, #192]	@ (800b584 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	d0e9      	beq.n	800b4a0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
      }
    }

    if(ret == HAL_OK)
 800b4cc:	7cfb      	ldrb	r3, [r7, #19]
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d15c      	bne.n	800b58c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800b4d2:	4b2d      	ldr	r3, [pc, #180]	@ (800b588 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800b4d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b4d8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b4dc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800b4de:	697b      	ldr	r3, [r7, #20]
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	d01f      	beq.n	800b524 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b4ea:	697a      	ldr	r2, [r7, #20]
 800b4ec:	429a      	cmp	r2, r3
 800b4ee:	d019      	beq.n	800b524 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800b4f0:	4b25      	ldr	r3, [pc, #148]	@ (800b588 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800b4f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b4f6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b4fa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b4fc:	4b22      	ldr	r3, [pc, #136]	@ (800b588 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800b4fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b502:	4a21      	ldr	r2, [pc, #132]	@ (800b588 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800b504:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b508:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b50c:	4b1e      	ldr	r3, [pc, #120]	@ (800b588 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800b50e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b512:	4a1d      	ldr	r2, [pc, #116]	@ (800b588 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800b514:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b518:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800b51c:	4a1a      	ldr	r2, [pc, #104]	@ (800b588 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800b51e:	697b      	ldr	r3, [r7, #20]
 800b520:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800b524:	697b      	ldr	r3, [r7, #20]
 800b526:	f003 0301 	and.w	r3, r3, #1
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	d016      	beq.n	800b55c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b52e:	f7fd f9d9 	bl	80088e4 <HAL_GetTick>
 800b532:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b534:	e00b      	b.n	800b54e <HAL_RCCEx_PeriphCLKConfig+0x2ea>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b536:	f7fd f9d5 	bl	80088e4 <HAL_GetTick>
 800b53a:	4602      	mov	r2, r0
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	1ad3      	subs	r3, r2, r3
 800b540:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b544:	4293      	cmp	r3, r2
 800b546:	d902      	bls.n	800b54e <HAL_RCCEx_PeriphCLKConfig+0x2ea>
          {
            ret = HAL_TIMEOUT;
 800b548:	2303      	movs	r3, #3
 800b54a:	74fb      	strb	r3, [r7, #19]
            break;
 800b54c:	e006      	b.n	800b55c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b54e:	4b0e      	ldr	r3, [pc, #56]	@ (800b588 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800b550:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b554:	f003 0302 	and.w	r3, r3, #2
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d0ec      	beq.n	800b536 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
          }
        }
      }

      if(ret == HAL_OK)
 800b55c:	7cfb      	ldrb	r3, [r7, #19]
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d10c      	bne.n	800b57c <HAL_RCCEx_PeriphCLKConfig+0x318>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b562:	4b09      	ldr	r3, [pc, #36]	@ (800b588 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800b564:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b568:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b572:	4905      	ldr	r1, [pc, #20]	@ (800b588 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800b574:	4313      	orrs	r3, r2
 800b576:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800b57a:	e009      	b.n	800b590 <HAL_RCCEx_PeriphCLKConfig+0x32c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b57c:	7cfb      	ldrb	r3, [r7, #19]
 800b57e:	74bb      	strb	r3, [r7, #18]
 800b580:	e006      	b.n	800b590 <HAL_RCCEx_PeriphCLKConfig+0x32c>
 800b582:	bf00      	nop
 800b584:	40007000 	.word	0x40007000
 800b588:	40021000 	.word	0x40021000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b58c:	7cfb      	ldrb	r3, [r7, #19]
 800b58e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b590:	7c7b      	ldrb	r3, [r7, #17]
 800b592:	2b01      	cmp	r3, #1
 800b594:	d105      	bne.n	800b5a2 <HAL_RCCEx_PeriphCLKConfig+0x33e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b596:	4b8d      	ldr	r3, [pc, #564]	@ (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b598:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b59a:	4a8c      	ldr	r2, [pc, #560]	@ (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b59c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b5a0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	681b      	ldr	r3, [r3, #0]
 800b5a6:	f003 0301 	and.w	r3, r3, #1
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d01f      	beq.n	800b5ee <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d010      	beq.n	800b5d8 <HAL_RCCEx_PeriphCLKConfig+0x374>
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5ba:	2b01      	cmp	r3, #1
 800b5bc:	d00c      	beq.n	800b5d8 <HAL_RCCEx_PeriphCLKConfig+0x374>
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5c2:	2b03      	cmp	r3, #3
 800b5c4:	d008      	beq.n	800b5d8 <HAL_RCCEx_PeriphCLKConfig+0x374>
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5ca:	2b02      	cmp	r3, #2
 800b5cc:	d004      	beq.n	800b5d8 <HAL_RCCEx_PeriphCLKConfig+0x374>
 800b5ce:	f240 1199 	movw	r1, #409	@ 0x199
 800b5d2:	487f      	ldr	r0, [pc, #508]	@ (800b7d0 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800b5d4:	f7fc fb5c 	bl	8007c90 <assert_failed>

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b5d8:	4b7c      	ldr	r3, [pc, #496]	@ (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b5da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b5de:	f023 0203 	bic.w	r2, r3, #3
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5e6:	4979      	ldr	r1, [pc, #484]	@ (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b5e8:	4313      	orrs	r3, r2
 800b5ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	681b      	ldr	r3, [r3, #0]
 800b5f2:	f003 0302 	and.w	r3, r3, #2
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d01f      	beq.n	800b63a <HAL_RCCEx_PeriphCLKConfig+0x3d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d010      	beq.n	800b624 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b606:	2b04      	cmp	r3, #4
 800b608:	d00c      	beq.n	800b624 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b60e:	2b0c      	cmp	r3, #12
 800b610:	d008      	beq.n	800b624 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b616:	2b08      	cmp	r3, #8
 800b618:	d004      	beq.n	800b624 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800b61a:	f240 11a3 	movw	r1, #419	@ 0x1a3
 800b61e:	486c      	ldr	r0, [pc, #432]	@ (800b7d0 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800b620:	f7fc fb36 	bl	8007c90 <assert_failed>

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800b624:	4b69      	ldr	r3, [pc, #420]	@ (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b626:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b62a:	f023 020c 	bic.w	r2, r3, #12
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b632:	4966      	ldr	r1, [pc, #408]	@ (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b634:	4313      	orrs	r3, r2
 800b636:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	f003 0304 	and.w	r3, r3, #4
 800b642:	2b00      	cmp	r3, #0
 800b644:	d01f      	beq.n	800b686 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d010      	beq.n	800b670 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b652:	2b10      	cmp	r3, #16
 800b654:	d00c      	beq.n	800b670 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b65a:	2b30      	cmp	r3, #48	@ 0x30
 800b65c:	d008      	beq.n	800b670 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b662:	2b20      	cmp	r3, #32
 800b664:	d004      	beq.n	800b670 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 800b666:	f240 11af 	movw	r1, #431	@ 0x1af
 800b66a:	4859      	ldr	r0, [pc, #356]	@ (800b7d0 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800b66c:	f7fc fb10 	bl	8007c90 <assert_failed>

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800b670:	4b56      	ldr	r3, [pc, #344]	@ (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b672:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b676:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b67e:	4953      	ldr	r1, [pc, #332]	@ (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b680:	4313      	orrs	r3, r2
 800b682:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	f003 0308 	and.w	r3, r3, #8
 800b68e:	2b00      	cmp	r3, #0
 800b690:	d01f      	beq.n	800b6d2 <HAL_RCCEx_PeriphCLKConfig+0x46e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b696:	2b00      	cmp	r3, #0
 800b698:	d010      	beq.n	800b6bc <HAL_RCCEx_PeriphCLKConfig+0x458>
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b69e:	2b40      	cmp	r3, #64	@ 0x40
 800b6a0:	d00c      	beq.n	800b6bc <HAL_RCCEx_PeriphCLKConfig+0x458>
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b6a6:	2bc0      	cmp	r3, #192	@ 0xc0
 800b6a8:	d008      	beq.n	800b6bc <HAL_RCCEx_PeriphCLKConfig+0x458>
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b6ae:	2b80      	cmp	r3, #128	@ 0x80
 800b6b0:	d004      	beq.n	800b6bc <HAL_RCCEx_PeriphCLKConfig+0x458>
 800b6b2:	f240 11bd 	movw	r1, #445	@ 0x1bd
 800b6b6:	4846      	ldr	r0, [pc, #280]	@ (800b7d0 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800b6b8:	f7fc faea 	bl	8007c90 <assert_failed>

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800b6bc:	4b43      	ldr	r3, [pc, #268]	@ (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b6be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b6c2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b6ca:	4940      	ldr	r1, [pc, #256]	@ (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b6cc:	4313      	orrs	r3, r2
 800b6ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	f003 0310 	and.w	r3, r3, #16
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	d022      	beq.n	800b724 <HAL_RCCEx_PeriphCLKConfig+0x4c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d013      	beq.n	800b70e <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b6ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b6ee:	d00e      	beq.n	800b70e <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b6f4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b6f8:	d009      	beq.n	800b70e <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b6fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b702:	d004      	beq.n	800b70e <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 800b704:	f240 11cb 	movw	r1, #459	@ 0x1cb
 800b708:	4831      	ldr	r0, [pc, #196]	@ (800b7d0 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800b70a:	f7fc fac1 	bl	8007c90 <assert_failed>

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800b70e:	4b2f      	ldr	r3, [pc, #188]	@ (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b710:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b714:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b71c:	492b      	ldr	r1, [pc, #172]	@ (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b71e:	4313      	orrs	r3, r2
 800b720:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	f003 0320 	and.w	r3, r3, #32
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d022      	beq.n	800b776 <HAL_RCCEx_PeriphCLKConfig+0x512>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b734:	2b00      	cmp	r3, #0
 800b736:	d013      	beq.n	800b760 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b73c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b740:	d00e      	beq.n	800b760 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b746:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b74a:	d009      	beq.n	800b760 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b750:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b754:	d004      	beq.n	800b760 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 800b756:	f240 11d7 	movw	r1, #471	@ 0x1d7
 800b75a:	481d      	ldr	r0, [pc, #116]	@ (800b7d0 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800b75c:	f7fc fa98 	bl	8007c90 <assert_failed>

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b760:	4b1a      	ldr	r3, [pc, #104]	@ (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b762:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b766:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b76e:	4917      	ldr	r1, [pc, #92]	@ (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b770:	4313      	orrs	r3, r2
 800b772:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d028      	beq.n	800b7d4 <HAL_RCCEx_PeriphCLKConfig+0x570>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b786:	2b00      	cmp	r3, #0
 800b788:	d013      	beq.n	800b7b2 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b78e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b792:	d00e      	beq.n	800b7b2 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b798:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800b79c:	d009      	beq.n	800b7b2 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b7a2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800b7a6:	d004      	beq.n	800b7b2 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 800b7a8:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 800b7ac:	4808      	ldr	r0, [pc, #32]	@ (800b7d0 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800b7ae:	f7fc fa6f 	bl	8007c90 <assert_failed>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b7b2:	4b06      	ldr	r3, [pc, #24]	@ (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b7b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b7b8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b7c0:	4902      	ldr	r1, [pc, #8]	@ (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800b7c2:	4313      	orrs	r3, r2
 800b7c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800b7c8:	e004      	b.n	800b7d4 <HAL_RCCEx_PeriphCLKConfig+0x570>
 800b7ca:	bf00      	nop
 800b7cc:	40021000 	.word	0x40021000
 800b7d0:	08012b78 	.word	0x08012b78
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	d022      	beq.n	800b826 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	d013      	beq.n	800b810 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b7ec:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b7f0:	d00e      	beq.n	800b810 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b7f6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b7fa:	d009      	beq.n	800b810 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b800:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b804:	d004      	beq.n	800b810 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800b806:	f240 11e7 	movw	r1, #487	@ 0x1e7
 800b80a:	489e      	ldr	r0, [pc, #632]	@ (800ba84 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800b80c:	f7fc fa40 	bl	8007c90 <assert_failed>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800b810:	4b9d      	ldr	r3, [pc, #628]	@ (800ba88 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b812:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b816:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b81e:	499a      	ldr	r1, [pc, #616]	@ (800ba88 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b820:	4313      	orrs	r3, r2
 800b822:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d01d      	beq.n	800b86e <HAL_RCCEx_PeriphCLKConfig+0x60a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b836:	2b00      	cmp	r3, #0
 800b838:	d00e      	beq.n	800b858 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b83e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b842:	d009      	beq.n	800b858 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b848:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b84c:	d004      	beq.n	800b858 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 800b84e:	f240 11ef 	movw	r1, #495	@ 0x1ef
 800b852:	488c      	ldr	r0, [pc, #560]	@ (800ba84 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800b854:	f7fc fa1c 	bl	8007c90 <assert_failed>

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b858:	4b8b      	ldr	r3, [pc, #556]	@ (800ba88 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b85a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b85e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b866:	4988      	ldr	r1, [pc, #544]	@ (800ba88 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b868:	4313      	orrs	r3, r2
 800b86a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b876:	2b00      	cmp	r3, #0
 800b878:	d01d      	beq.n	800b8b6 <HAL_RCCEx_PeriphCLKConfig+0x652>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d00e      	beq.n	800b8a0 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b886:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b88a:	d009      	beq.n	800b8a0 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b890:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b894:	d004      	beq.n	800b8a0 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 800b896:	f240 11fb 	movw	r1, #507	@ 0x1fb
 800b89a:	487a      	ldr	r0, [pc, #488]	@ (800ba84 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800b89c:	f7fc f9f8 	bl	8007c90 <assert_failed>

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800b8a0:	4b79      	ldr	r3, [pc, #484]	@ (800ba88 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b8a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b8a6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b8ae:	4976      	ldr	r1, [pc, #472]	@ (800ba88 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b8b0:	4313      	orrs	r3, r2
 800b8b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	d01d      	beq.n	800b8fe <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d00e      	beq.n	800b8e8 <HAL_RCCEx_PeriphCLKConfig+0x684>
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b8ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b8d2:	d009      	beq.n	800b8e8 <HAL_RCCEx_PeriphCLKConfig+0x684>
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b8d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b8dc:	d004      	beq.n	800b8e8 <HAL_RCCEx_PeriphCLKConfig+0x684>
 800b8de:	f240 2107 	movw	r1, #519	@ 0x207
 800b8e2:	4868      	ldr	r0, [pc, #416]	@ (800ba84 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800b8e4:	f7fc f9d4 	bl	8007c90 <assert_failed>

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800b8e8:	4b67      	ldr	r3, [pc, #412]	@ (800ba88 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b8ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b8ee:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b8f6:	4964      	ldr	r1, [pc, #400]	@ (800ba88 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b8f8:	4313      	orrs	r3, r2
 800b8fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	681b      	ldr	r3, [r3, #0]
 800b902:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b906:	2b00      	cmp	r3, #0
 800b908:	d040      	beq.n	800b98c <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d013      	beq.n	800b93a <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b916:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b91a:	d00e      	beq.n	800b93a <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b920:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b924:	d009      	beq.n	800b93a <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b92a:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800b92e:	d004      	beq.n	800b93a <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 800b930:	f44f 7108 	mov.w	r1, #544	@ 0x220
 800b934:	4853      	ldr	r0, [pc, #332]	@ (800ba84 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800b936:	f7fc f9ab 	bl	8007c90 <assert_failed>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b93a:	4b53      	ldr	r3, [pc, #332]	@ (800ba88 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b93c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b940:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b948:	494f      	ldr	r1, [pc, #316]	@ (800ba88 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b94a:	4313      	orrs	r3, r2
 800b94c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b954:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b958:	d106      	bne.n	800b968 <HAL_RCCEx_PeriphCLKConfig+0x704>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b95a:	4b4b      	ldr	r3, [pc, #300]	@ (800ba88 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b95c:	68db      	ldr	r3, [r3, #12]
 800b95e:	4a4a      	ldr	r2, [pc, #296]	@ (800ba88 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b960:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b964:	60d3      	str	r3, [r2, #12]
 800b966:	e011      	b.n	800b98c <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b96c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b970:	d10c      	bne.n	800b98c <HAL_RCCEx_PeriphCLKConfig+0x728>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	3304      	adds	r3, #4
 800b976:	2101      	movs	r1, #1
 800b978:	4618      	mov	r0, r3
 800b97a:	f000 f931 	bl	800bbe0 <RCCEx_PLLSAI1_Config>
 800b97e:	4603      	mov	r3, r0
 800b980:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800b982:	7cfb      	ldrb	r3, [r7, #19]
 800b984:	2b00      	cmp	r3, #0
 800b986:	d001      	beq.n	800b98c <HAL_RCCEx_PeriphCLKConfig+0x728>
        {
          /* set overall return value */
          status = ret;
 800b988:	7cfb      	ldrb	r3, [r7, #19]
 800b98a:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800b994:	2b00      	cmp	r3, #0
 800b996:	d040      	beq.n	800ba1a <HAL_RCCEx_PeriphCLKConfig+0x7b6>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	d013      	beq.n	800b9c8 <HAL_RCCEx_PeriphCLKConfig+0x764>
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b9a4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b9a8:	d00e      	beq.n	800b9c8 <HAL_RCCEx_PeriphCLKConfig+0x764>
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b9ae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b9b2:	d009      	beq.n	800b9c8 <HAL_RCCEx_PeriphCLKConfig+0x764>
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b9b8:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800b9bc:	d004      	beq.n	800b9c8 <HAL_RCCEx_PeriphCLKConfig+0x764>
 800b9be:	f240 2141 	movw	r1, #577	@ 0x241
 800b9c2:	4830      	ldr	r0, [pc, #192]	@ (800ba84 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800b9c4:	f7fc f964 	bl	8007c90 <assert_failed>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800b9c8:	4b2f      	ldr	r3, [pc, #188]	@ (800ba88 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b9ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b9ce:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b9d6:	492c      	ldr	r1, [pc, #176]	@ (800ba88 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b9d8:	4313      	orrs	r3, r2
 800b9da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b9e2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b9e6:	d106      	bne.n	800b9f6 <HAL_RCCEx_PeriphCLKConfig+0x792>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b9e8:	4b27      	ldr	r3, [pc, #156]	@ (800ba88 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b9ea:	68db      	ldr	r3, [r3, #12]
 800b9ec:	4a26      	ldr	r2, [pc, #152]	@ (800ba88 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800b9ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b9f2:	60d3      	str	r3, [r2, #12]
 800b9f4:	e011      	b.n	800ba1a <HAL_RCCEx_PeriphCLKConfig+0x7b6>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b9fa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b9fe:	d10c      	bne.n	800ba1a <HAL_RCCEx_PeriphCLKConfig+0x7b6>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	3304      	adds	r3, #4
 800ba04:	2101      	movs	r1, #1
 800ba06:	4618      	mov	r0, r3
 800ba08:	f000 f8ea 	bl	800bbe0 <RCCEx_PLLSAI1_Config>
 800ba0c:	4603      	mov	r3, r0
 800ba0e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800ba10:	7cfb      	ldrb	r3, [r7, #19]
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d001      	beq.n	800ba1a <HAL_RCCEx_PeriphCLKConfig+0x7b6>
      {
        /* set overall return value */
        status = ret;
 800ba16:	7cfb      	ldrb	r3, [r7, #19]
 800ba18:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	d044      	beq.n	800bab0 <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d013      	beq.n	800ba56 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ba32:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ba36:	d00e      	beq.n	800ba56 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ba3c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ba40:	d009      	beq.n	800ba56 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ba46:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800ba4a:	d004      	beq.n	800ba56 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 800ba4c:	f240 2166 	movw	r1, #614	@ 0x266
 800ba50:	480c      	ldr	r0, [pc, #48]	@ (800ba84 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800ba52:	f7fc f91d 	bl	8007c90 <assert_failed>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800ba56:	4b0c      	ldr	r3, [pc, #48]	@ (800ba88 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800ba58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ba5c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ba64:	4908      	ldr	r1, [pc, #32]	@ (800ba88 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800ba66:	4313      	orrs	r3, r2
 800ba68:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ba70:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ba74:	d10a      	bne.n	800ba8c <HAL_RCCEx_PeriphCLKConfig+0x828>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ba76:	4b04      	ldr	r3, [pc, #16]	@ (800ba88 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800ba78:	68db      	ldr	r3, [r3, #12]
 800ba7a:	4a03      	ldr	r2, [pc, #12]	@ (800ba88 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800ba7c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ba80:	60d3      	str	r3, [r2, #12]
 800ba82:	e015      	b.n	800bab0 <HAL_RCCEx_PeriphCLKConfig+0x84c>
 800ba84:	08012b78 	.word	0x08012b78
 800ba88:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ba90:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ba94:	d10c      	bne.n	800bab0 <HAL_RCCEx_PeriphCLKConfig+0x84c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	3304      	adds	r3, #4
 800ba9a:	2101      	movs	r1, #1
 800ba9c:	4618      	mov	r0, r3
 800ba9e:	f000 f89f 	bl	800bbe0 <RCCEx_PLLSAI1_Config>
 800baa2:	4603      	mov	r3, r0
 800baa4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800baa6:	7cfb      	ldrb	r3, [r7, #19]
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	d001      	beq.n	800bab0 <HAL_RCCEx_PeriphCLKConfig+0x84c>
      {
        /* set overall return value */
        status = ret;
 800baac:	7cfb      	ldrb	r3, [r7, #19]
 800baae:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bab8:	2b00      	cmp	r3, #0
 800baba:	d047      	beq.n	800bb4c <HAL_RCCEx_PeriphCLKConfig+0x8e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d013      	beq.n	800baec <HAL_RCCEx_PeriphCLKConfig+0x888>
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bac8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bacc:	d00e      	beq.n	800baec <HAL_RCCEx_PeriphCLKConfig+0x888>
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bad2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bad6:	d009      	beq.n	800baec <HAL_RCCEx_PeriphCLKConfig+0x888>
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800badc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800bae0:	d004      	beq.n	800baec <HAL_RCCEx_PeriphCLKConfig+0x888>
 800bae2:	f240 2186 	movw	r1, #646	@ 0x286
 800bae6:	483c      	ldr	r0, [pc, #240]	@ (800bbd8 <HAL_RCCEx_PeriphCLKConfig+0x974>)
 800bae8:	f7fc f8d2 	bl	8007c90 <assert_failed>

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800baec:	4b3b      	ldr	r3, [pc, #236]	@ (800bbdc <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800baee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800baf2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bafa:	4938      	ldr	r1, [pc, #224]	@ (800bbdc <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800bafc:	4313      	orrs	r3, r2
 800bafe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bb06:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bb0a:	d10d      	bne.n	800bb28 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	3304      	adds	r3, #4
 800bb10:	2102      	movs	r1, #2
 800bb12:	4618      	mov	r0, r3
 800bb14:	f000 f864 	bl	800bbe0 <RCCEx_PLLSAI1_Config>
 800bb18:	4603      	mov	r3, r0
 800bb1a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800bb1c:	7cfb      	ldrb	r3, [r7, #19]
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	d014      	beq.n	800bb4c <HAL_RCCEx_PeriphCLKConfig+0x8e8>
      {
        /* set overall return value */
        status = ret;
 800bb22:	7cfb      	ldrb	r3, [r7, #19]
 800bb24:	74bb      	strb	r3, [r7, #18]
 800bb26:	e011      	b.n	800bb4c <HAL_RCCEx_PeriphCLKConfig+0x8e8>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bb2c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bb30:	d10c      	bne.n	800bb4c <HAL_RCCEx_PeriphCLKConfig+0x8e8>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	3320      	adds	r3, #32
 800bb36:	2102      	movs	r1, #2
 800bb38:	4618      	mov	r0, r3
 800bb3a:	f000 f9d1 	bl	800bee0 <RCCEx_PLLSAI2_Config>
 800bb3e:	4603      	mov	r3, r0
 800bb40:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800bb42:	7cfb      	ldrb	r3, [r7, #19]
 800bb44:	2b00      	cmp	r3, #0
 800bb46:	d001      	beq.n	800bb4c <HAL_RCCEx_PeriphCLKConfig+0x8e8>
      {
        /* set overall return value */
        status = ret;
 800bb48:	7cfb      	ldrb	r3, [r7, #19]
 800bb4a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	681b      	ldr	r3, [r3, #0]
 800bb50:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	d018      	beq.n	800bb8a <HAL_RCCEx_PeriphCLKConfig+0x926>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d009      	beq.n	800bb74 <HAL_RCCEx_PeriphCLKConfig+0x910>
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bb64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bb68:	d004      	beq.n	800bb74 <HAL_RCCEx_PeriphCLKConfig+0x910>
 800bb6a:	f240 21b6 	movw	r1, #694	@ 0x2b6
 800bb6e:	481a      	ldr	r0, [pc, #104]	@ (800bbd8 <HAL_RCCEx_PeriphCLKConfig+0x974>)
 800bb70:	f7fc f88e 	bl	8007c90 <assert_failed>

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800bb74:	4b19      	ldr	r3, [pc, #100]	@ (800bbdc <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800bb76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bb7a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bb82:	4916      	ldr	r1, [pc, #88]	@ (800bbdc <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800bb84:	4313      	orrs	r3, r2
 800bb86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	681b      	ldr	r3, [r3, #0]
 800bb8e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800bb92:	2b00      	cmp	r3, #0
 800bb94:	d01b      	beq.n	800bbce <HAL_RCCEx_PeriphCLKConfig+0x96a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	d00a      	beq.n	800bbb6 <HAL_RCCEx_PeriphCLKConfig+0x952>
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bba6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800bbaa:	d004      	beq.n	800bbb6 <HAL_RCCEx_PeriphCLKConfig+0x952>
 800bbac:	f44f 7131 	mov.w	r1, #708	@ 0x2c4
 800bbb0:	4809      	ldr	r0, [pc, #36]	@ (800bbd8 <HAL_RCCEx_PeriphCLKConfig+0x974>)
 800bbb2:	f7fc f86d 	bl	8007c90 <assert_failed>

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800bbb6:	4b09      	ldr	r3, [pc, #36]	@ (800bbdc <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800bbb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bbbc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bbc6:	4905      	ldr	r1, [pc, #20]	@ (800bbdc <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800bbc8:	4313      	orrs	r3, r2
 800bbca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800bbce:	7cbb      	ldrb	r3, [r7, #18]
}
 800bbd0:	4618      	mov	r0, r3
 800bbd2:	3718      	adds	r7, #24
 800bbd4:	46bd      	mov	sp, r7
 800bbd6:	bd80      	pop	{r7, pc}
 800bbd8:	08012b78 	.word	0x08012b78
 800bbdc:	40021000 	.word	0x40021000

0800bbe0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800bbe0:	b580      	push	{r7, lr}
 800bbe2:	b084      	sub	sp, #16
 800bbe4:	af00      	add	r7, sp, #0
 800bbe6:	6078      	str	r0, [r7, #4]
 800bbe8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800bbea:	2300      	movs	r3, #0
 800bbec:	73fb      	strb	r3, [r7, #15]

  /* check for PLLSAI1 Parameters used to output PLLSAI1CLK */
  /* P, Q and R dividers are verified in each specific divider case below */
  assert_param(IS_RCC_PLLSAI1SOURCE(PllSai1->PLLSAI1Source));
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	d010      	beq.n	800bc18 <RCCEx_PLLSAI1_Config+0x38>
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	2b01      	cmp	r3, #1
 800bbfc:	d00c      	beq.n	800bc18 <RCCEx_PLLSAI1_Config+0x38>
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	681b      	ldr	r3, [r3, #0]
 800bc02:	2b02      	cmp	r3, #2
 800bc04:	d008      	beq.n	800bc18 <RCCEx_PLLSAI1_Config+0x38>
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	2b03      	cmp	r3, #3
 800bc0c:	d004      	beq.n	800bc18 <RCCEx_PLLSAI1_Config+0x38>
 800bc0e:	f640 3162 	movw	r1, #2914	@ 0xb62
 800bc12:	4887      	ldr	r0, [pc, #540]	@ (800be30 <RCCEx_PLLSAI1_Config+0x250>)
 800bc14:	f7fc f83c 	bl	8007c90 <assert_failed>
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	685b      	ldr	r3, [r3, #4]
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	d003      	beq.n	800bc28 <RCCEx_PLLSAI1_Config+0x48>
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	685b      	ldr	r3, [r3, #4]
 800bc24:	2b08      	cmp	r3, #8
 800bc26:	d904      	bls.n	800bc32 <RCCEx_PLLSAI1_Config+0x52>
 800bc28:	f640 3163 	movw	r1, #2915	@ 0xb63
 800bc2c:	4880      	ldr	r0, [pc, #512]	@ (800be30 <RCCEx_PLLSAI1_Config+0x250>)
 800bc2e:	f7fc f82f 	bl	8007c90 <assert_failed>
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	689b      	ldr	r3, [r3, #8]
 800bc36:	2b07      	cmp	r3, #7
 800bc38:	d903      	bls.n	800bc42 <RCCEx_PLLSAI1_Config+0x62>
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	689b      	ldr	r3, [r3, #8]
 800bc3e:	2b56      	cmp	r3, #86	@ 0x56
 800bc40:	d904      	bls.n	800bc4c <RCCEx_PLLSAI1_Config+0x6c>
 800bc42:	f640 3164 	movw	r1, #2916	@ 0xb64
 800bc46:	487a      	ldr	r0, [pc, #488]	@ (800be30 <RCCEx_PLLSAI1_Config+0x250>)
 800bc48:	f7fc f822 	bl	8007c90 <assert_failed>
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	699b      	ldr	r3, [r3, #24]
 800bc50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d10b      	bne.n	800bc70 <RCCEx_PLLSAI1_Config+0x90>
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	699b      	ldr	r3, [r3, #24]
 800bc5c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	d105      	bne.n	800bc70 <RCCEx_PLLSAI1_Config+0x90>
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	699b      	ldr	r3, [r3, #24]
 800bc68:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800bc6c:	2b00      	cmp	r3, #0
 800bc6e:	d007      	beq.n	800bc80 <RCCEx_PLLSAI1_Config+0xa0>
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	699b      	ldr	r3, [r3, #24]
 800bc74:	f023 7388 	bic.w	r3, r3, #17825792	@ 0x1100000
 800bc78:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d004      	beq.n	800bc8a <RCCEx_PLLSAI1_Config+0xaa>
 800bc80:	f640 3165 	movw	r1, #2917	@ 0xb65
 800bc84:	486a      	ldr	r0, [pc, #424]	@ (800be30 <RCCEx_PLLSAI1_Config+0x250>)
 800bc86:	f7fc f803 	bl	8007c90 <assert_failed>

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800bc8a:	4b6a      	ldr	r3, [pc, #424]	@ (800be34 <RCCEx_PLLSAI1_Config+0x254>)
 800bc8c:	68db      	ldr	r3, [r3, #12]
 800bc8e:	f003 0303 	and.w	r3, r3, #3
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d018      	beq.n	800bcc8 <RCCEx_PLLSAI1_Config+0xe8>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800bc96:	4b67      	ldr	r3, [pc, #412]	@ (800be34 <RCCEx_PLLSAI1_Config+0x254>)
 800bc98:	68db      	ldr	r3, [r3, #12]
 800bc9a:	f003 0203 	and.w	r2, r3, #3
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	681b      	ldr	r3, [r3, #0]
 800bca2:	429a      	cmp	r2, r3
 800bca4:	d10d      	bne.n	800bcc2 <RCCEx_PLLSAI1_Config+0xe2>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	681b      	ldr	r3, [r3, #0]
       ||
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	d009      	beq.n	800bcc2 <RCCEx_PLLSAI1_Config+0xe2>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800bcae:	4b61      	ldr	r3, [pc, #388]	@ (800be34 <RCCEx_PLLSAI1_Config+0x254>)
 800bcb0:	68db      	ldr	r3, [r3, #12]
 800bcb2:	091b      	lsrs	r3, r3, #4
 800bcb4:	f003 0307 	and.w	r3, r3, #7
 800bcb8:	1c5a      	adds	r2, r3, #1
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	685b      	ldr	r3, [r3, #4]
       ||
 800bcbe:	429a      	cmp	r2, r3
 800bcc0:	d047      	beq.n	800bd52 <RCCEx_PLLSAI1_Config+0x172>
#endif
      )
    {
      status = HAL_ERROR;
 800bcc2:	2301      	movs	r3, #1
 800bcc4:	73fb      	strb	r3, [r7, #15]
 800bcc6:	e044      	b.n	800bd52 <RCCEx_PLLSAI1_Config+0x172>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	681b      	ldr	r3, [r3, #0]
 800bccc:	2b03      	cmp	r3, #3
 800bcce:	d018      	beq.n	800bd02 <RCCEx_PLLSAI1_Config+0x122>
 800bcd0:	2b03      	cmp	r3, #3
 800bcd2:	d825      	bhi.n	800bd20 <RCCEx_PLLSAI1_Config+0x140>
 800bcd4:	2b01      	cmp	r3, #1
 800bcd6:	d002      	beq.n	800bcde <RCCEx_PLLSAI1_Config+0xfe>
 800bcd8:	2b02      	cmp	r3, #2
 800bcda:	d009      	beq.n	800bcf0 <RCCEx_PLLSAI1_Config+0x110>
 800bcdc:	e020      	b.n	800bd20 <RCCEx_PLLSAI1_Config+0x140>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800bcde:	4b55      	ldr	r3, [pc, #340]	@ (800be34 <RCCEx_PLLSAI1_Config+0x254>)
 800bce0:	681b      	ldr	r3, [r3, #0]
 800bce2:	f003 0302 	and.w	r3, r3, #2
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d11d      	bne.n	800bd26 <RCCEx_PLLSAI1_Config+0x146>
      {
        status = HAL_ERROR;
 800bcea:	2301      	movs	r3, #1
 800bcec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800bcee:	e01a      	b.n	800bd26 <RCCEx_PLLSAI1_Config+0x146>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800bcf0:	4b50      	ldr	r3, [pc, #320]	@ (800be34 <RCCEx_PLLSAI1_Config+0x254>)
 800bcf2:	681b      	ldr	r3, [r3, #0]
 800bcf4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bcf8:	2b00      	cmp	r3, #0
 800bcfa:	d116      	bne.n	800bd2a <RCCEx_PLLSAI1_Config+0x14a>
      {
        status = HAL_ERROR;
 800bcfc:	2301      	movs	r3, #1
 800bcfe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800bd00:	e013      	b.n	800bd2a <RCCEx_PLLSAI1_Config+0x14a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800bd02:	4b4c      	ldr	r3, [pc, #304]	@ (800be34 <RCCEx_PLLSAI1_Config+0x254>)
 800bd04:	681b      	ldr	r3, [r3, #0]
 800bd06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	d10f      	bne.n	800bd2e <RCCEx_PLLSAI1_Config+0x14e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800bd0e:	4b49      	ldr	r3, [pc, #292]	@ (800be34 <RCCEx_PLLSAI1_Config+0x254>)
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800bd16:	2b00      	cmp	r3, #0
 800bd18:	d109      	bne.n	800bd2e <RCCEx_PLLSAI1_Config+0x14e>
        {
          status = HAL_ERROR;
 800bd1a:	2301      	movs	r3, #1
 800bd1c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800bd1e:	e006      	b.n	800bd2e <RCCEx_PLLSAI1_Config+0x14e>
    default:
      status = HAL_ERROR;
 800bd20:	2301      	movs	r3, #1
 800bd22:	73fb      	strb	r3, [r7, #15]
      break;
 800bd24:	e004      	b.n	800bd30 <RCCEx_PLLSAI1_Config+0x150>
      break;
 800bd26:	bf00      	nop
 800bd28:	e002      	b.n	800bd30 <RCCEx_PLLSAI1_Config+0x150>
      break;
 800bd2a:	bf00      	nop
 800bd2c:	e000      	b.n	800bd30 <RCCEx_PLLSAI1_Config+0x150>
      break;
 800bd2e:	bf00      	nop
    }

    if(status == HAL_OK)
 800bd30:	7bfb      	ldrb	r3, [r7, #15]
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	d10d      	bne.n	800bd52 <RCCEx_PLLSAI1_Config+0x172>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800bd36:	4b3f      	ldr	r3, [pc, #252]	@ (800be34 <RCCEx_PLLSAI1_Config+0x254>)
 800bd38:	68db      	ldr	r3, [r3, #12]
 800bd3a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	6819      	ldr	r1, [r3, #0]
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	685b      	ldr	r3, [r3, #4]
 800bd46:	3b01      	subs	r3, #1
 800bd48:	011b      	lsls	r3, r3, #4
 800bd4a:	430b      	orrs	r3, r1
 800bd4c:	4939      	ldr	r1, [pc, #228]	@ (800be34 <RCCEx_PLLSAI1_Config+0x254>)
 800bd4e:	4313      	orrs	r3, r2
 800bd50:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800bd52:	7bfb      	ldrb	r3, [r7, #15]
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	f040 80ba 	bne.w	800bece <RCCEx_PLLSAI1_Config+0x2ee>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800bd5a:	4b36      	ldr	r3, [pc, #216]	@ (800be34 <RCCEx_PLLSAI1_Config+0x254>)
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	4a35      	ldr	r2, [pc, #212]	@ (800be34 <RCCEx_PLLSAI1_Config+0x254>)
 800bd60:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800bd64:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bd66:	f7fc fdbd 	bl	80088e4 <HAL_GetTick>
 800bd6a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800bd6c:	e009      	b.n	800bd82 <RCCEx_PLLSAI1_Config+0x1a2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800bd6e:	f7fc fdb9 	bl	80088e4 <HAL_GetTick>
 800bd72:	4602      	mov	r2, r0
 800bd74:	68bb      	ldr	r3, [r7, #8]
 800bd76:	1ad3      	subs	r3, r2, r3
 800bd78:	2b02      	cmp	r3, #2
 800bd7a:	d902      	bls.n	800bd82 <RCCEx_PLLSAI1_Config+0x1a2>
      {
        status = HAL_TIMEOUT;
 800bd7c:	2303      	movs	r3, #3
 800bd7e:	73fb      	strb	r3, [r7, #15]
        break;
 800bd80:	e005      	b.n	800bd8e <RCCEx_PLLSAI1_Config+0x1ae>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800bd82:	4b2c      	ldr	r3, [pc, #176]	@ (800be34 <RCCEx_PLLSAI1_Config+0x254>)
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d1ef      	bne.n	800bd6e <RCCEx_PLLSAI1_Config+0x18e>
      }
    }

    if(status == HAL_OK)
 800bd8e:	7bfb      	ldrb	r3, [r7, #15]
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	f040 809c 	bne.w	800bece <RCCEx_PLLSAI1_Config+0x2ee>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800bd96:	683b      	ldr	r3, [r7, #0]
 800bd98:	2b00      	cmp	r3, #0
 800bd9a:	d11e      	bne.n	800bdda <RCCEx_PLLSAI1_Config+0x1fa>
      {
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	68db      	ldr	r3, [r3, #12]
 800bda0:	2b07      	cmp	r3, #7
 800bda2:	d008      	beq.n	800bdb6 <RCCEx_PLLSAI1_Config+0x1d6>
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	68db      	ldr	r3, [r3, #12]
 800bda8:	2b11      	cmp	r3, #17
 800bdaa:	d004      	beq.n	800bdb6 <RCCEx_PLLSAI1_Config+0x1d6>
 800bdac:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 800bdb0:	481f      	ldr	r0, [pc, #124]	@ (800be30 <RCCEx_PLLSAI1_Config+0x250>)
 800bdb2:	f7fb ff6d 	bl	8007c90 <assert_failed>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800bdb6:	4b1f      	ldr	r3, [pc, #124]	@ (800be34 <RCCEx_PLLSAI1_Config+0x254>)
 800bdb8:	691b      	ldr	r3, [r3, #16]
 800bdba:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800bdbe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bdc2:	687a      	ldr	r2, [r7, #4]
 800bdc4:	6892      	ldr	r2, [r2, #8]
 800bdc6:	0211      	lsls	r1, r2, #8
 800bdc8:	687a      	ldr	r2, [r7, #4]
 800bdca:	68d2      	ldr	r2, [r2, #12]
 800bdcc:	0912      	lsrs	r2, r2, #4
 800bdce:	0452      	lsls	r2, r2, #17
 800bdd0:	430a      	orrs	r2, r1
 800bdd2:	4918      	ldr	r1, [pc, #96]	@ (800be34 <RCCEx_PLLSAI1_Config+0x254>)
 800bdd4:	4313      	orrs	r3, r2
 800bdd6:	610b      	str	r3, [r1, #16]
 800bdd8:	e055      	b.n	800be86 <RCCEx_PLLSAI1_Config+0x2a6>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800bdda:	683b      	ldr	r3, [r7, #0]
 800bddc:	2b01      	cmp	r3, #1
 800bdde:	d12b      	bne.n	800be38 <RCCEx_PLLSAI1_Config+0x258>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	691b      	ldr	r3, [r3, #16]
 800bde4:	2b02      	cmp	r3, #2
 800bde6:	d010      	beq.n	800be0a <RCCEx_PLLSAI1_Config+0x22a>
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	691b      	ldr	r3, [r3, #16]
 800bdec:	2b04      	cmp	r3, #4
 800bdee:	d00c      	beq.n	800be0a <RCCEx_PLLSAI1_Config+0x22a>
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	691b      	ldr	r3, [r3, #16]
 800bdf4:	2b06      	cmp	r3, #6
 800bdf6:	d008      	beq.n	800be0a <RCCEx_PLLSAI1_Config+0x22a>
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	691b      	ldr	r3, [r3, #16]
 800bdfc:	2b08      	cmp	r3, #8
 800bdfe:	d004      	beq.n	800be0a <RCCEx_PLLSAI1_Config+0x22a>
 800be00:	f640 31dc 	movw	r1, #3036	@ 0xbdc
 800be04:	480a      	ldr	r0, [pc, #40]	@ (800be30 <RCCEx_PLLSAI1_Config+0x250>)
 800be06:	f7fb ff43 	bl	8007c90 <assert_failed>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800be0a:	4b0a      	ldr	r3, [pc, #40]	@ (800be34 <RCCEx_PLLSAI1_Config+0x254>)
 800be0c:	691b      	ldr	r3, [r3, #16]
 800be0e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800be12:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800be16:	687a      	ldr	r2, [r7, #4]
 800be18:	6892      	ldr	r2, [r2, #8]
 800be1a:	0211      	lsls	r1, r2, #8
 800be1c:	687a      	ldr	r2, [r7, #4]
 800be1e:	6912      	ldr	r2, [r2, #16]
 800be20:	0852      	lsrs	r2, r2, #1
 800be22:	3a01      	subs	r2, #1
 800be24:	0552      	lsls	r2, r2, #21
 800be26:	430a      	orrs	r2, r1
 800be28:	4902      	ldr	r1, [pc, #8]	@ (800be34 <RCCEx_PLLSAI1_Config+0x254>)
 800be2a:	4313      	orrs	r3, r2
 800be2c:	610b      	str	r3, [r1, #16]
 800be2e:	e02a      	b.n	800be86 <RCCEx_PLLSAI1_Config+0x2a6>
 800be30:	08012b78 	.word	0x08012b78
 800be34:	40021000 	.word	0x40021000
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	695b      	ldr	r3, [r3, #20]
 800be3c:	2b02      	cmp	r3, #2
 800be3e:	d010      	beq.n	800be62 <RCCEx_PLLSAI1_Config+0x282>
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	695b      	ldr	r3, [r3, #20]
 800be44:	2b04      	cmp	r3, #4
 800be46:	d00c      	beq.n	800be62 <RCCEx_PLLSAI1_Config+0x282>
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	695b      	ldr	r3, [r3, #20]
 800be4c:	2b06      	cmp	r3, #6
 800be4e:	d008      	beq.n	800be62 <RCCEx_PLLSAI1_Config+0x282>
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	695b      	ldr	r3, [r3, #20]
 800be54:	2b08      	cmp	r3, #8
 800be56:	d004      	beq.n	800be62 <RCCEx_PLLSAI1_Config+0x282>
 800be58:	f640 31ee 	movw	r1, #3054	@ 0xbee
 800be5c:	481e      	ldr	r0, [pc, #120]	@ (800bed8 <RCCEx_PLLSAI1_Config+0x2f8>)
 800be5e:	f7fb ff17 	bl	8007c90 <assert_failed>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800be62:	4b1e      	ldr	r3, [pc, #120]	@ (800bedc <RCCEx_PLLSAI1_Config+0x2fc>)
 800be64:	691b      	ldr	r3, [r3, #16]
 800be66:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800be6a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800be6e:	687a      	ldr	r2, [r7, #4]
 800be70:	6892      	ldr	r2, [r2, #8]
 800be72:	0211      	lsls	r1, r2, #8
 800be74:	687a      	ldr	r2, [r7, #4]
 800be76:	6952      	ldr	r2, [r2, #20]
 800be78:	0852      	lsrs	r2, r2, #1
 800be7a:	3a01      	subs	r2, #1
 800be7c:	0652      	lsls	r2, r2, #25
 800be7e:	430a      	orrs	r2, r1
 800be80:	4916      	ldr	r1, [pc, #88]	@ (800bedc <RCCEx_PLLSAI1_Config+0x2fc>)
 800be82:	4313      	orrs	r3, r2
 800be84:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800be86:	4b15      	ldr	r3, [pc, #84]	@ (800bedc <RCCEx_PLLSAI1_Config+0x2fc>)
 800be88:	681b      	ldr	r3, [r3, #0]
 800be8a:	4a14      	ldr	r2, [pc, #80]	@ (800bedc <RCCEx_PLLSAI1_Config+0x2fc>)
 800be8c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800be90:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800be92:	f7fc fd27 	bl	80088e4 <HAL_GetTick>
 800be96:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800be98:	e009      	b.n	800beae <RCCEx_PLLSAI1_Config+0x2ce>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800be9a:	f7fc fd23 	bl	80088e4 <HAL_GetTick>
 800be9e:	4602      	mov	r2, r0
 800bea0:	68bb      	ldr	r3, [r7, #8]
 800bea2:	1ad3      	subs	r3, r2, r3
 800bea4:	2b02      	cmp	r3, #2
 800bea6:	d902      	bls.n	800beae <RCCEx_PLLSAI1_Config+0x2ce>
        {
          status = HAL_TIMEOUT;
 800bea8:	2303      	movs	r3, #3
 800beaa:	73fb      	strb	r3, [r7, #15]
          break;
 800beac:	e005      	b.n	800beba <RCCEx_PLLSAI1_Config+0x2da>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800beae:	4b0b      	ldr	r3, [pc, #44]	@ (800bedc <RCCEx_PLLSAI1_Config+0x2fc>)
 800beb0:	681b      	ldr	r3, [r3, #0]
 800beb2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	d0ef      	beq.n	800be9a <RCCEx_PLLSAI1_Config+0x2ba>
        }
      }

      if(status == HAL_OK)
 800beba:	7bfb      	ldrb	r3, [r7, #15]
 800bebc:	2b00      	cmp	r3, #0
 800bebe:	d106      	bne.n	800bece <RCCEx_PLLSAI1_Config+0x2ee>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800bec0:	4b06      	ldr	r3, [pc, #24]	@ (800bedc <RCCEx_PLLSAI1_Config+0x2fc>)
 800bec2:	691a      	ldr	r2, [r3, #16]
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	699b      	ldr	r3, [r3, #24]
 800bec8:	4904      	ldr	r1, [pc, #16]	@ (800bedc <RCCEx_PLLSAI1_Config+0x2fc>)
 800beca:	4313      	orrs	r3, r2
 800becc:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800bece:	7bfb      	ldrb	r3, [r7, #15]
}
 800bed0:	4618      	mov	r0, r3
 800bed2:	3710      	adds	r7, #16
 800bed4:	46bd      	mov	sp, r7
 800bed6:	bd80      	pop	{r7, pc}
 800bed8:	08012b78 	.word	0x08012b78
 800bedc:	40021000 	.word	0x40021000

0800bee0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800bee0:	b580      	push	{r7, lr}
 800bee2:	b084      	sub	sp, #16
 800bee4:	af00      	add	r7, sp, #0
 800bee6:	6078      	str	r0, [r7, #4]
 800bee8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800beea:	2300      	movs	r3, #0
 800beec:	73fb      	strb	r3, [r7, #15]

  /* check for PLLSAI2 Parameters used to output PLLSAI2CLK */
  /* P, Q and R dividers are verified in each specific divider case below */
  assert_param(IS_RCC_PLLSAI2SOURCE(PllSai2->PLLSAI2Source));
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	681b      	ldr	r3, [r3, #0]
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	d010      	beq.n	800bf18 <RCCEx_PLLSAI2_Config+0x38>
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	681b      	ldr	r3, [r3, #0]
 800befa:	2b01      	cmp	r3, #1
 800befc:	d00c      	beq.n	800bf18 <RCCEx_PLLSAI2_Config+0x38>
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	681b      	ldr	r3, [r3, #0]
 800bf02:	2b02      	cmp	r3, #2
 800bf04:	d008      	beq.n	800bf18 <RCCEx_PLLSAI2_Config+0x38>
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	681b      	ldr	r3, [r3, #0]
 800bf0a:	2b03      	cmp	r3, #3
 800bf0c:	d004      	beq.n	800bf18 <RCCEx_PLLSAI2_Config+0x38>
 800bf0e:	f640 412f 	movw	r1, #3119	@ 0xc2f
 800bf12:	4896      	ldr	r0, [pc, #600]	@ (800c16c <RCCEx_PLLSAI2_Config+0x28c>)
 800bf14:	f7fb febc 	bl	8007c90 <assert_failed>
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	685b      	ldr	r3, [r3, #4]
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	d003      	beq.n	800bf28 <RCCEx_PLLSAI2_Config+0x48>
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	685b      	ldr	r3, [r3, #4]
 800bf24:	2b08      	cmp	r3, #8
 800bf26:	d904      	bls.n	800bf32 <RCCEx_PLLSAI2_Config+0x52>
 800bf28:	f44f 6143 	mov.w	r1, #3120	@ 0xc30
 800bf2c:	488f      	ldr	r0, [pc, #572]	@ (800c16c <RCCEx_PLLSAI2_Config+0x28c>)
 800bf2e:	f7fb feaf 	bl	8007c90 <assert_failed>
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	689b      	ldr	r3, [r3, #8]
 800bf36:	2b07      	cmp	r3, #7
 800bf38:	d903      	bls.n	800bf42 <RCCEx_PLLSAI2_Config+0x62>
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	689b      	ldr	r3, [r3, #8]
 800bf3e:	2b56      	cmp	r3, #86	@ 0x56
 800bf40:	d904      	bls.n	800bf4c <RCCEx_PLLSAI2_Config+0x6c>
 800bf42:	f640 4131 	movw	r1, #3121	@ 0xc31
 800bf46:	4889      	ldr	r0, [pc, #548]	@ (800c16c <RCCEx_PLLSAI2_Config+0x28c>)
 800bf48:	f7fb fea2 	bl	8007c90 <assert_failed>
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	695b      	ldr	r3, [r3, #20]
 800bf50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d105      	bne.n	800bf64 <RCCEx_PLLSAI2_Config+0x84>
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	695b      	ldr	r3, [r3, #20]
 800bf5c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	d007      	beq.n	800bf74 <RCCEx_PLLSAI2_Config+0x94>
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	695b      	ldr	r3, [r3, #20]
 800bf68:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bf6c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	d004      	beq.n	800bf7e <RCCEx_PLLSAI2_Config+0x9e>
 800bf74:	f640 4132 	movw	r1, #3122	@ 0xc32
 800bf78:	487c      	ldr	r0, [pc, #496]	@ (800c16c <RCCEx_PLLSAI2_Config+0x28c>)
 800bf7a:	f7fb fe89 	bl	8007c90 <assert_failed>

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800bf7e:	4b7c      	ldr	r3, [pc, #496]	@ (800c170 <RCCEx_PLLSAI2_Config+0x290>)
 800bf80:	68db      	ldr	r3, [r3, #12]
 800bf82:	f003 0303 	and.w	r3, r3, #3
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d018      	beq.n	800bfbc <RCCEx_PLLSAI2_Config+0xdc>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800bf8a:	4b79      	ldr	r3, [pc, #484]	@ (800c170 <RCCEx_PLLSAI2_Config+0x290>)
 800bf8c:	68db      	ldr	r3, [r3, #12]
 800bf8e:	f003 0203 	and.w	r2, r3, #3
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	429a      	cmp	r2, r3
 800bf98:	d10d      	bne.n	800bfb6 <RCCEx_PLLSAI2_Config+0xd6>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	681b      	ldr	r3, [r3, #0]
       ||
 800bf9e:	2b00      	cmp	r3, #0
 800bfa0:	d009      	beq.n	800bfb6 <RCCEx_PLLSAI2_Config+0xd6>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800bfa2:	4b73      	ldr	r3, [pc, #460]	@ (800c170 <RCCEx_PLLSAI2_Config+0x290>)
 800bfa4:	68db      	ldr	r3, [r3, #12]
 800bfa6:	091b      	lsrs	r3, r3, #4
 800bfa8:	f003 0307 	and.w	r3, r3, #7
 800bfac:	1c5a      	adds	r2, r3, #1
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	685b      	ldr	r3, [r3, #4]
       ||
 800bfb2:	429a      	cmp	r2, r3
 800bfb4:	d047      	beq.n	800c046 <RCCEx_PLLSAI2_Config+0x166>
#endif
      )
    {
      status = HAL_ERROR;
 800bfb6:	2301      	movs	r3, #1
 800bfb8:	73fb      	strb	r3, [r7, #15]
 800bfba:	e044      	b.n	800c046 <RCCEx_PLLSAI2_Config+0x166>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	681b      	ldr	r3, [r3, #0]
 800bfc0:	2b03      	cmp	r3, #3
 800bfc2:	d018      	beq.n	800bff6 <RCCEx_PLLSAI2_Config+0x116>
 800bfc4:	2b03      	cmp	r3, #3
 800bfc6:	d825      	bhi.n	800c014 <RCCEx_PLLSAI2_Config+0x134>
 800bfc8:	2b01      	cmp	r3, #1
 800bfca:	d002      	beq.n	800bfd2 <RCCEx_PLLSAI2_Config+0xf2>
 800bfcc:	2b02      	cmp	r3, #2
 800bfce:	d009      	beq.n	800bfe4 <RCCEx_PLLSAI2_Config+0x104>
 800bfd0:	e020      	b.n	800c014 <RCCEx_PLLSAI2_Config+0x134>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800bfd2:	4b67      	ldr	r3, [pc, #412]	@ (800c170 <RCCEx_PLLSAI2_Config+0x290>)
 800bfd4:	681b      	ldr	r3, [r3, #0]
 800bfd6:	f003 0302 	and.w	r3, r3, #2
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	d11d      	bne.n	800c01a <RCCEx_PLLSAI2_Config+0x13a>
      {
        status = HAL_ERROR;
 800bfde:	2301      	movs	r3, #1
 800bfe0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800bfe2:	e01a      	b.n	800c01a <RCCEx_PLLSAI2_Config+0x13a>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800bfe4:	4b62      	ldr	r3, [pc, #392]	@ (800c170 <RCCEx_PLLSAI2_Config+0x290>)
 800bfe6:	681b      	ldr	r3, [r3, #0]
 800bfe8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	d116      	bne.n	800c01e <RCCEx_PLLSAI2_Config+0x13e>
      {
        status = HAL_ERROR;
 800bff0:	2301      	movs	r3, #1
 800bff2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800bff4:	e013      	b.n	800c01e <RCCEx_PLLSAI2_Config+0x13e>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800bff6:	4b5e      	ldr	r3, [pc, #376]	@ (800c170 <RCCEx_PLLSAI2_Config+0x290>)
 800bff8:	681b      	ldr	r3, [r3, #0]
 800bffa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bffe:	2b00      	cmp	r3, #0
 800c000:	d10f      	bne.n	800c022 <RCCEx_PLLSAI2_Config+0x142>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800c002:	4b5b      	ldr	r3, [pc, #364]	@ (800c170 <RCCEx_PLLSAI2_Config+0x290>)
 800c004:	681b      	ldr	r3, [r3, #0]
 800c006:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	d109      	bne.n	800c022 <RCCEx_PLLSAI2_Config+0x142>
        {
          status = HAL_ERROR;
 800c00e:	2301      	movs	r3, #1
 800c010:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800c012:	e006      	b.n	800c022 <RCCEx_PLLSAI2_Config+0x142>
    default:
      status = HAL_ERROR;
 800c014:	2301      	movs	r3, #1
 800c016:	73fb      	strb	r3, [r7, #15]
      break;
 800c018:	e004      	b.n	800c024 <RCCEx_PLLSAI2_Config+0x144>
      break;
 800c01a:	bf00      	nop
 800c01c:	e002      	b.n	800c024 <RCCEx_PLLSAI2_Config+0x144>
      break;
 800c01e:	bf00      	nop
 800c020:	e000      	b.n	800c024 <RCCEx_PLLSAI2_Config+0x144>
      break;
 800c022:	bf00      	nop
    }

    if(status == HAL_OK)
 800c024:	7bfb      	ldrb	r3, [r7, #15]
 800c026:	2b00      	cmp	r3, #0
 800c028:	d10d      	bne.n	800c046 <RCCEx_PLLSAI2_Config+0x166>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800c02a:	4b51      	ldr	r3, [pc, #324]	@ (800c170 <RCCEx_PLLSAI2_Config+0x290>)
 800c02c:	68db      	ldr	r3, [r3, #12]
 800c02e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	6819      	ldr	r1, [r3, #0]
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	685b      	ldr	r3, [r3, #4]
 800c03a:	3b01      	subs	r3, #1
 800c03c:	011b      	lsls	r3, r3, #4
 800c03e:	430b      	orrs	r3, r1
 800c040:	494b      	ldr	r1, [pc, #300]	@ (800c170 <RCCEx_PLLSAI2_Config+0x290>)
 800c042:	4313      	orrs	r3, r2
 800c044:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800c046:	7bfb      	ldrb	r3, [r7, #15]
 800c048:	2b00      	cmp	r3, #0
 800c04a:	f040 808a 	bne.w	800c162 <RCCEx_PLLSAI2_Config+0x282>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800c04e:	4b48      	ldr	r3, [pc, #288]	@ (800c170 <RCCEx_PLLSAI2_Config+0x290>)
 800c050:	681b      	ldr	r3, [r3, #0]
 800c052:	4a47      	ldr	r2, [pc, #284]	@ (800c170 <RCCEx_PLLSAI2_Config+0x290>)
 800c054:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c058:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c05a:	f7fc fc43 	bl	80088e4 <HAL_GetTick>
 800c05e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800c060:	e009      	b.n	800c076 <RCCEx_PLLSAI2_Config+0x196>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800c062:	f7fc fc3f 	bl	80088e4 <HAL_GetTick>
 800c066:	4602      	mov	r2, r0
 800c068:	68bb      	ldr	r3, [r7, #8]
 800c06a:	1ad3      	subs	r3, r2, r3
 800c06c:	2b02      	cmp	r3, #2
 800c06e:	d902      	bls.n	800c076 <RCCEx_PLLSAI2_Config+0x196>
      {
        status = HAL_TIMEOUT;
 800c070:	2303      	movs	r3, #3
 800c072:	73fb      	strb	r3, [r7, #15]
        break;
 800c074:	e005      	b.n	800c082 <RCCEx_PLLSAI2_Config+0x1a2>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800c076:	4b3e      	ldr	r3, [pc, #248]	@ (800c170 <RCCEx_PLLSAI2_Config+0x290>)
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d1ef      	bne.n	800c062 <RCCEx_PLLSAI2_Config+0x182>
      }
    }

    if(status == HAL_OK)
 800c082:	7bfb      	ldrb	r3, [r7, #15]
 800c084:	2b00      	cmp	r3, #0
 800c086:	d16c      	bne.n	800c162 <RCCEx_PLLSAI2_Config+0x282>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800c088:	683b      	ldr	r3, [r7, #0]
 800c08a:	2b00      	cmp	r3, #0
 800c08c:	d11e      	bne.n	800c0cc <RCCEx_PLLSAI2_Config+0x1ec>
      {
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	68db      	ldr	r3, [r3, #12]
 800c092:	2b07      	cmp	r3, #7
 800c094:	d008      	beq.n	800c0a8 <RCCEx_PLLSAI2_Config+0x1c8>
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	68db      	ldr	r3, [r3, #12]
 800c09a:	2b11      	cmp	r3, #17
 800c09c:	d004      	beq.n	800c0a8 <RCCEx_PLLSAI2_Config+0x1c8>
 800c09e:	f640 4185 	movw	r1, #3205	@ 0xc85
 800c0a2:	4832      	ldr	r0, [pc, #200]	@ (800c16c <RCCEx_PLLSAI2_Config+0x28c>)
 800c0a4:	f7fb fdf4 	bl	8007c90 <assert_failed>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800c0a8:	4b31      	ldr	r3, [pc, #196]	@ (800c170 <RCCEx_PLLSAI2_Config+0x290>)
 800c0aa:	695b      	ldr	r3, [r3, #20]
 800c0ac:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800c0b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c0b4:	687a      	ldr	r2, [r7, #4]
 800c0b6:	6892      	ldr	r2, [r2, #8]
 800c0b8:	0211      	lsls	r1, r2, #8
 800c0ba:	687a      	ldr	r2, [r7, #4]
 800c0bc:	68d2      	ldr	r2, [r2, #12]
 800c0be:	0912      	lsrs	r2, r2, #4
 800c0c0:	0452      	lsls	r2, r2, #17
 800c0c2:	430a      	orrs	r2, r1
 800c0c4:	492a      	ldr	r1, [pc, #168]	@ (800c170 <RCCEx_PLLSAI2_Config+0x290>)
 800c0c6:	4313      	orrs	r3, r2
 800c0c8:	614b      	str	r3, [r1, #20]
 800c0ca:	e026      	b.n	800c11a <RCCEx_PLLSAI2_Config+0x23a>
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#endif /* RCC_PLLSAI2Q_DIV_SUPPORT */
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	691b      	ldr	r3, [r3, #16]
 800c0d0:	2b02      	cmp	r3, #2
 800c0d2:	d010      	beq.n	800c0f6 <RCCEx_PLLSAI2_Config+0x216>
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	691b      	ldr	r3, [r3, #16]
 800c0d8:	2b04      	cmp	r3, #4
 800c0da:	d00c      	beq.n	800c0f6 <RCCEx_PLLSAI2_Config+0x216>
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	691b      	ldr	r3, [r3, #16]
 800c0e0:	2b06      	cmp	r3, #6
 800c0e2:	d008      	beq.n	800c0f6 <RCCEx_PLLSAI2_Config+0x216>
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	691b      	ldr	r3, [r3, #16]
 800c0e8:	2b08      	cmp	r3, #8
 800c0ea:	d004      	beq.n	800c0f6 <RCCEx_PLLSAI2_Config+0x216>
 800c0ec:	f640 41bd 	movw	r1, #3261	@ 0xcbd
 800c0f0:	481e      	ldr	r0, [pc, #120]	@ (800c16c <RCCEx_PLLSAI2_Config+0x28c>)
 800c0f2:	f7fb fdcd 	bl	8007c90 <assert_failed>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800c0f6:	4b1e      	ldr	r3, [pc, #120]	@ (800c170 <RCCEx_PLLSAI2_Config+0x290>)
 800c0f8:	695b      	ldr	r3, [r3, #20]
 800c0fa:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800c0fe:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800c102:	687a      	ldr	r2, [r7, #4]
 800c104:	6892      	ldr	r2, [r2, #8]
 800c106:	0211      	lsls	r1, r2, #8
 800c108:	687a      	ldr	r2, [r7, #4]
 800c10a:	6912      	ldr	r2, [r2, #16]
 800c10c:	0852      	lsrs	r2, r2, #1
 800c10e:	3a01      	subs	r2, #1
 800c110:	0652      	lsls	r2, r2, #25
 800c112:	430a      	orrs	r2, r1
 800c114:	4916      	ldr	r1, [pc, #88]	@ (800c170 <RCCEx_PLLSAI2_Config+0x290>)
 800c116:	4313      	orrs	r3, r2
 800c118:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800c11a:	4b15      	ldr	r3, [pc, #84]	@ (800c170 <RCCEx_PLLSAI2_Config+0x290>)
 800c11c:	681b      	ldr	r3, [r3, #0]
 800c11e:	4a14      	ldr	r2, [pc, #80]	@ (800c170 <RCCEx_PLLSAI2_Config+0x290>)
 800c120:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c124:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c126:	f7fc fbdd 	bl	80088e4 <HAL_GetTick>
 800c12a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800c12c:	e009      	b.n	800c142 <RCCEx_PLLSAI2_Config+0x262>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800c12e:	f7fc fbd9 	bl	80088e4 <HAL_GetTick>
 800c132:	4602      	mov	r2, r0
 800c134:	68bb      	ldr	r3, [r7, #8]
 800c136:	1ad3      	subs	r3, r2, r3
 800c138:	2b02      	cmp	r3, #2
 800c13a:	d902      	bls.n	800c142 <RCCEx_PLLSAI2_Config+0x262>
        {
          status = HAL_TIMEOUT;
 800c13c:	2303      	movs	r3, #3
 800c13e:	73fb      	strb	r3, [r7, #15]
          break;
 800c140:	e005      	b.n	800c14e <RCCEx_PLLSAI2_Config+0x26e>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800c142:	4b0b      	ldr	r3, [pc, #44]	@ (800c170 <RCCEx_PLLSAI2_Config+0x290>)
 800c144:	681b      	ldr	r3, [r3, #0]
 800c146:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	d0ef      	beq.n	800c12e <RCCEx_PLLSAI2_Config+0x24e>
        }
      }

      if(status == HAL_OK)
 800c14e:	7bfb      	ldrb	r3, [r7, #15]
 800c150:	2b00      	cmp	r3, #0
 800c152:	d106      	bne.n	800c162 <RCCEx_PLLSAI2_Config+0x282>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800c154:	4b06      	ldr	r3, [pc, #24]	@ (800c170 <RCCEx_PLLSAI2_Config+0x290>)
 800c156:	695a      	ldr	r2, [r3, #20]
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	695b      	ldr	r3, [r3, #20]
 800c15c:	4904      	ldr	r1, [pc, #16]	@ (800c170 <RCCEx_PLLSAI2_Config+0x290>)
 800c15e:	4313      	orrs	r3, r2
 800c160:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800c162:	7bfb      	ldrb	r3, [r7, #15]
}
 800c164:	4618      	mov	r0, r3
 800c166:	3710      	adds	r7, #16
 800c168:	46bd      	mov	sp, r7
 800c16a:	bd80      	pop	{r7, pc}
 800c16c:	08012b78 	.word	0x08012b78
 800c170:	40021000 	.word	0x40021000

0800c174 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800c174:	b580      	push	{r7, lr}
 800c176:	b084      	sub	sp, #16
 800c178:	af00      	add	r7, sp, #0
 800c17a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	2b00      	cmp	r3, #0
 800c180:	d101      	bne.n	800c186 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800c182:	2301      	movs	r3, #1
 800c184:	e1dd      	b.n	800c542 <HAL_SPI_Init+0x3ce>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	681b      	ldr	r3, [r3, #0]
 800c18a:	4a7b      	ldr	r2, [pc, #492]	@ (800c378 <HAL_SPI_Init+0x204>)
 800c18c:	4293      	cmp	r3, r2
 800c18e:	d00e      	beq.n	800c1ae <HAL_SPI_Init+0x3a>
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	681b      	ldr	r3, [r3, #0]
 800c194:	4a79      	ldr	r2, [pc, #484]	@ (800c37c <HAL_SPI_Init+0x208>)
 800c196:	4293      	cmp	r3, r2
 800c198:	d009      	beq.n	800c1ae <HAL_SPI_Init+0x3a>
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	681b      	ldr	r3, [r3, #0]
 800c19e:	4a78      	ldr	r2, [pc, #480]	@ (800c380 <HAL_SPI_Init+0x20c>)
 800c1a0:	4293      	cmp	r3, r2
 800c1a2:	d004      	beq.n	800c1ae <HAL_SPI_Init+0x3a>
 800c1a4:	f240 1147 	movw	r1, #327	@ 0x147
 800c1a8:	4876      	ldr	r0, [pc, #472]	@ (800c384 <HAL_SPI_Init+0x210>)
 800c1aa:	f7fb fd71 	bl	8007c90 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	685b      	ldr	r3, [r3, #4]
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	d009      	beq.n	800c1ca <HAL_SPI_Init+0x56>
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	685b      	ldr	r3, [r3, #4]
 800c1ba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c1be:	d004      	beq.n	800c1ca <HAL_SPI_Init+0x56>
 800c1c0:	f44f 71a4 	mov.w	r1, #328	@ 0x148
 800c1c4:	486f      	ldr	r0, [pc, #444]	@ (800c384 <HAL_SPI_Init+0x210>)
 800c1c6:	f7fb fd63 	bl	8007c90 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	689b      	ldr	r3, [r3, #8]
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	d00e      	beq.n	800c1f0 <HAL_SPI_Init+0x7c>
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	689b      	ldr	r3, [r3, #8]
 800c1d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c1da:	d009      	beq.n	800c1f0 <HAL_SPI_Init+0x7c>
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	689b      	ldr	r3, [r3, #8]
 800c1e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c1e4:	d004      	beq.n	800c1f0 <HAL_SPI_Init+0x7c>
 800c1e6:	f240 1149 	movw	r1, #329	@ 0x149
 800c1ea:	4866      	ldr	r0, [pc, #408]	@ (800c384 <HAL_SPI_Init+0x210>)
 800c1ec:	f7fb fd50 	bl	8007c90 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	68db      	ldr	r3, [r3, #12]
 800c1f4:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800c1f8:	d040      	beq.n	800c27c <HAL_SPI_Init+0x108>
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	68db      	ldr	r3, [r3, #12]
 800c1fe:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 800c202:	d03b      	beq.n	800c27c <HAL_SPI_Init+0x108>
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	68db      	ldr	r3, [r3, #12]
 800c208:	f5b3 6f50 	cmp.w	r3, #3328	@ 0xd00
 800c20c:	d036      	beq.n	800c27c <HAL_SPI_Init+0x108>
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	68db      	ldr	r3, [r3, #12]
 800c212:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c216:	d031      	beq.n	800c27c <HAL_SPI_Init+0x108>
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	68db      	ldr	r3, [r3, #12]
 800c21c:	f5b3 6f30 	cmp.w	r3, #2816	@ 0xb00
 800c220:	d02c      	beq.n	800c27c <HAL_SPI_Init+0x108>
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	68db      	ldr	r3, [r3, #12]
 800c226:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800c22a:	d027      	beq.n	800c27c <HAL_SPI_Init+0x108>
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	68db      	ldr	r3, [r3, #12]
 800c230:	f5b3 6f10 	cmp.w	r3, #2304	@ 0x900
 800c234:	d022      	beq.n	800c27c <HAL_SPI_Init+0x108>
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	68db      	ldr	r3, [r3, #12]
 800c23a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c23e:	d01d      	beq.n	800c27c <HAL_SPI_Init+0x108>
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	68db      	ldr	r3, [r3, #12]
 800c244:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c248:	d018      	beq.n	800c27c <HAL_SPI_Init+0x108>
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	68db      	ldr	r3, [r3, #12]
 800c24e:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800c252:	d013      	beq.n	800c27c <HAL_SPI_Init+0x108>
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	68db      	ldr	r3, [r3, #12]
 800c258:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800c25c:	d00e      	beq.n	800c27c <HAL_SPI_Init+0x108>
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	68db      	ldr	r3, [r3, #12]
 800c262:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c266:	d009      	beq.n	800c27c <HAL_SPI_Init+0x108>
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	68db      	ldr	r3, [r3, #12]
 800c26c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c270:	d004      	beq.n	800c27c <HAL_SPI_Init+0x108>
 800c272:	f44f 71a5 	mov.w	r1, #330	@ 0x14a
 800c276:	4843      	ldr	r0, [pc, #268]	@ (800c384 <HAL_SPI_Init+0x210>)
 800c278:	f7fb fd0a 	bl	8007c90 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	699b      	ldr	r3, [r3, #24]
 800c280:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c284:	d00d      	beq.n	800c2a2 <HAL_SPI_Init+0x12e>
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	699b      	ldr	r3, [r3, #24]
 800c28a:	2b00      	cmp	r3, #0
 800c28c:	d009      	beq.n	800c2a2 <HAL_SPI_Init+0x12e>
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	699b      	ldr	r3, [r3, #24]
 800c292:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800c296:	d004      	beq.n	800c2a2 <HAL_SPI_Init+0x12e>
 800c298:	f240 114b 	movw	r1, #331	@ 0x14b
 800c29c:	4839      	ldr	r0, [pc, #228]	@ (800c384 <HAL_SPI_Init+0x210>)
 800c29e:	f7fb fcf7 	bl	8007c90 <assert_failed>
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c2a6:	2b08      	cmp	r3, #8
 800c2a8:	d008      	beq.n	800c2bc <HAL_SPI_Init+0x148>
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c2ae:	2b00      	cmp	r3, #0
 800c2b0:	d004      	beq.n	800c2bc <HAL_SPI_Init+0x148>
 800c2b2:	f44f 71a6 	mov.w	r1, #332	@ 0x14c
 800c2b6:	4833      	ldr	r0, [pc, #204]	@ (800c384 <HAL_SPI_Init+0x210>)
 800c2b8:	f7fb fcea 	bl	8007c90 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	69db      	ldr	r3, [r3, #28]
 800c2c0:	2b00      	cmp	r3, #0
 800c2c2:	d020      	beq.n	800c306 <HAL_SPI_Init+0x192>
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	69db      	ldr	r3, [r3, #28]
 800c2c8:	2b08      	cmp	r3, #8
 800c2ca:	d01c      	beq.n	800c306 <HAL_SPI_Init+0x192>
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	69db      	ldr	r3, [r3, #28]
 800c2d0:	2b10      	cmp	r3, #16
 800c2d2:	d018      	beq.n	800c306 <HAL_SPI_Init+0x192>
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	69db      	ldr	r3, [r3, #28]
 800c2d8:	2b18      	cmp	r3, #24
 800c2da:	d014      	beq.n	800c306 <HAL_SPI_Init+0x192>
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	69db      	ldr	r3, [r3, #28]
 800c2e0:	2b20      	cmp	r3, #32
 800c2e2:	d010      	beq.n	800c306 <HAL_SPI_Init+0x192>
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	69db      	ldr	r3, [r3, #28]
 800c2e8:	2b28      	cmp	r3, #40	@ 0x28
 800c2ea:	d00c      	beq.n	800c306 <HAL_SPI_Init+0x192>
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	69db      	ldr	r3, [r3, #28]
 800c2f0:	2b30      	cmp	r3, #48	@ 0x30
 800c2f2:	d008      	beq.n	800c306 <HAL_SPI_Init+0x192>
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	69db      	ldr	r3, [r3, #28]
 800c2f8:	2b38      	cmp	r3, #56	@ 0x38
 800c2fa:	d004      	beq.n	800c306 <HAL_SPI_Init+0x192>
 800c2fc:	f240 114d 	movw	r1, #333	@ 0x14d
 800c300:	4820      	ldr	r0, [pc, #128]	@ (800c384 <HAL_SPI_Init+0x210>)
 800c302:	f7fb fcc5 	bl	8007c90 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	6a1b      	ldr	r3, [r3, #32]
 800c30a:	2b00      	cmp	r3, #0
 800c30c:	d008      	beq.n	800c320 <HAL_SPI_Init+0x1ac>
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	6a1b      	ldr	r3, [r3, #32]
 800c312:	2b80      	cmp	r3, #128	@ 0x80
 800c314:	d004      	beq.n	800c320 <HAL_SPI_Init+0x1ac>
 800c316:	f44f 71a7 	mov.w	r1, #334	@ 0x14e
 800c31a:	481a      	ldr	r0, [pc, #104]	@ (800c384 <HAL_SPI_Init+0x210>)
 800c31c:	f7fb fcb8 	bl	8007c90 <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c324:	2b00      	cmp	r3, #0
 800c326:	d008      	beq.n	800c33a <HAL_SPI_Init+0x1c6>
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c32c:	2b10      	cmp	r3, #16
 800c32e:	d004      	beq.n	800c33a <HAL_SPI_Init+0x1c6>
 800c330:	f240 114f 	movw	r1, #335	@ 0x14f
 800c334:	4813      	ldr	r0, [pc, #76]	@ (800c384 <HAL_SPI_Init+0x210>)
 800c336:	f7fb fcab 	bl	8007c90 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c33e:	2b00      	cmp	r3, #0
 800c340:	d151      	bne.n	800c3e6 <HAL_SPI_Init+0x272>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	691b      	ldr	r3, [r3, #16]
 800c346:	2b00      	cmp	r3, #0
 800c348:	d008      	beq.n	800c35c <HAL_SPI_Init+0x1e8>
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	691b      	ldr	r3, [r3, #16]
 800c34e:	2b02      	cmp	r3, #2
 800c350:	d004      	beq.n	800c35c <HAL_SPI_Init+0x1e8>
 800c352:	f44f 71a9 	mov.w	r1, #338	@ 0x152
 800c356:	480b      	ldr	r0, [pc, #44]	@ (800c384 <HAL_SPI_Init+0x210>)
 800c358:	f7fb fc9a 	bl	8007c90 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	695b      	ldr	r3, [r3, #20]
 800c360:	2b00      	cmp	r3, #0
 800c362:	d011      	beq.n	800c388 <HAL_SPI_Init+0x214>
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	695b      	ldr	r3, [r3, #20]
 800c368:	2b01      	cmp	r3, #1
 800c36a:	d00d      	beq.n	800c388 <HAL_SPI_Init+0x214>
 800c36c:	f240 1153 	movw	r1, #339	@ 0x153
 800c370:	4804      	ldr	r0, [pc, #16]	@ (800c384 <HAL_SPI_Init+0x210>)
 800c372:	f7fb fc8d 	bl	8007c90 <assert_failed>
 800c376:	e007      	b.n	800c388 <HAL_SPI_Init+0x214>
 800c378:	40013000 	.word	0x40013000
 800c37c:	40003800 	.word	0x40003800
 800c380:	40003c00 	.word	0x40003c00
 800c384:	08012bb4 	.word	0x08012bb4

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	685b      	ldr	r3, [r3, #4]
 800c38c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c390:	d125      	bne.n	800c3de <HAL_SPI_Init+0x26a>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	69db      	ldr	r3, [r3, #28]
 800c396:	2b00      	cmp	r3, #0
 800c398:	d050      	beq.n	800c43c <HAL_SPI_Init+0x2c8>
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	69db      	ldr	r3, [r3, #28]
 800c39e:	2b08      	cmp	r3, #8
 800c3a0:	d04c      	beq.n	800c43c <HAL_SPI_Init+0x2c8>
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	69db      	ldr	r3, [r3, #28]
 800c3a6:	2b10      	cmp	r3, #16
 800c3a8:	d048      	beq.n	800c43c <HAL_SPI_Init+0x2c8>
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	69db      	ldr	r3, [r3, #28]
 800c3ae:	2b18      	cmp	r3, #24
 800c3b0:	d044      	beq.n	800c43c <HAL_SPI_Init+0x2c8>
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	69db      	ldr	r3, [r3, #28]
 800c3b6:	2b20      	cmp	r3, #32
 800c3b8:	d040      	beq.n	800c43c <HAL_SPI_Init+0x2c8>
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	69db      	ldr	r3, [r3, #28]
 800c3be:	2b28      	cmp	r3, #40	@ 0x28
 800c3c0:	d03c      	beq.n	800c43c <HAL_SPI_Init+0x2c8>
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	69db      	ldr	r3, [r3, #28]
 800c3c6:	2b30      	cmp	r3, #48	@ 0x30
 800c3c8:	d038      	beq.n	800c43c <HAL_SPI_Init+0x2c8>
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	69db      	ldr	r3, [r3, #28]
 800c3ce:	2b38      	cmp	r3, #56	@ 0x38
 800c3d0:	d034      	beq.n	800c43c <HAL_SPI_Init+0x2c8>
 800c3d2:	f240 1157 	movw	r1, #343	@ 0x157
 800c3d6:	485d      	ldr	r0, [pc, #372]	@ (800c54c <HAL_SPI_Init+0x3d8>)
 800c3d8:	f7fb fc5a 	bl	8007c90 <assert_failed>
 800c3dc:	e02e      	b.n	800c43c <HAL_SPI_Init+0x2c8>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	2200      	movs	r2, #0
 800c3e2:	61da      	str	r2, [r3, #28]
 800c3e4:	e02a      	b.n	800c43c <HAL_SPI_Init+0x2c8>
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	69db      	ldr	r3, [r3, #28]
 800c3ea:	2b00      	cmp	r3, #0
 800c3ec:	d020      	beq.n	800c430 <HAL_SPI_Init+0x2bc>
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	69db      	ldr	r3, [r3, #28]
 800c3f2:	2b08      	cmp	r3, #8
 800c3f4:	d01c      	beq.n	800c430 <HAL_SPI_Init+0x2bc>
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	69db      	ldr	r3, [r3, #28]
 800c3fa:	2b10      	cmp	r3, #16
 800c3fc:	d018      	beq.n	800c430 <HAL_SPI_Init+0x2bc>
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	69db      	ldr	r3, [r3, #28]
 800c402:	2b18      	cmp	r3, #24
 800c404:	d014      	beq.n	800c430 <HAL_SPI_Init+0x2bc>
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	69db      	ldr	r3, [r3, #28]
 800c40a:	2b20      	cmp	r3, #32
 800c40c:	d010      	beq.n	800c430 <HAL_SPI_Init+0x2bc>
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	69db      	ldr	r3, [r3, #28]
 800c412:	2b28      	cmp	r3, #40	@ 0x28
 800c414:	d00c      	beq.n	800c430 <HAL_SPI_Init+0x2bc>
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	69db      	ldr	r3, [r3, #28]
 800c41a:	2b30      	cmp	r3, #48	@ 0x30
 800c41c:	d008      	beq.n	800c430 <HAL_SPI_Init+0x2bc>
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	69db      	ldr	r3, [r3, #28]
 800c422:	2b38      	cmp	r3, #56	@ 0x38
 800c424:	d004      	beq.n	800c430 <HAL_SPI_Init+0x2bc>
 800c426:	f240 1161 	movw	r1, #353	@ 0x161
 800c42a:	4848      	ldr	r0, [pc, #288]	@ (800c54c <HAL_SPI_Init+0x3d8>)
 800c42c:	f7fb fc30 	bl	8007c90 <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	2200      	movs	r2, #0
 800c434:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	2200      	movs	r2, #0
 800c43a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	2200      	movs	r2, #0
 800c440:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c448:	b2db      	uxtb	r3, r3
 800c44a:	2b00      	cmp	r3, #0
 800c44c:	d106      	bne.n	800c45c <HAL_SPI_Init+0x2e8>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	2200      	movs	r2, #0
 800c452:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800c456:	6878      	ldr	r0, [r7, #4]
 800c458:	f7fb fc5e 	bl	8007d18 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	2202      	movs	r2, #2
 800c460:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	681a      	ldr	r2, [r3, #0]
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	681b      	ldr	r3, [r3, #0]
 800c46e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c472:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	68db      	ldr	r3, [r3, #12]
 800c478:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c47c:	d902      	bls.n	800c484 <HAL_SPI_Init+0x310>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800c47e:	2300      	movs	r3, #0
 800c480:	60fb      	str	r3, [r7, #12]
 800c482:	e002      	b.n	800c48a <HAL_SPI_Init+0x316>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800c484:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c488:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	68db      	ldr	r3, [r3, #12]
 800c48e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800c492:	d007      	beq.n	800c4a4 <HAL_SPI_Init+0x330>
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	68db      	ldr	r3, [r3, #12]
 800c498:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c49c:	d002      	beq.n	800c4a4 <HAL_SPI_Init+0x330>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	2200      	movs	r2, #0
 800c4a2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	685b      	ldr	r3, [r3, #4]
 800c4a8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	689b      	ldr	r3, [r3, #8]
 800c4b0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800c4b4:	431a      	orrs	r2, r3
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	691b      	ldr	r3, [r3, #16]
 800c4ba:	f003 0302 	and.w	r3, r3, #2
 800c4be:	431a      	orrs	r2, r3
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	695b      	ldr	r3, [r3, #20]
 800c4c4:	f003 0301 	and.w	r3, r3, #1
 800c4c8:	431a      	orrs	r2, r3
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	699b      	ldr	r3, [r3, #24]
 800c4ce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c4d2:	431a      	orrs	r2, r3
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	69db      	ldr	r3, [r3, #28]
 800c4d8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800c4dc:	431a      	orrs	r2, r3
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	6a1b      	ldr	r3, [r3, #32]
 800c4e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c4e6:	ea42 0103 	orr.w	r1, r2, r3
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c4ee:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	430a      	orrs	r2, r1
 800c4f8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	699b      	ldr	r3, [r3, #24]
 800c4fe:	0c1b      	lsrs	r3, r3, #16
 800c500:	f003 0204 	and.w	r2, r3, #4
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c508:	f003 0310 	and.w	r3, r3, #16
 800c50c:	431a      	orrs	r2, r3
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c512:	f003 0308 	and.w	r3, r3, #8
 800c516:	431a      	orrs	r2, r3
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	68db      	ldr	r3, [r3, #12]
 800c51c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800c520:	ea42 0103 	orr.w	r1, r2, r3
 800c524:	68fb      	ldr	r3, [r7, #12]
 800c526:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	430a      	orrs	r2, r1
 800c530:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	2200      	movs	r2, #0
 800c536:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	2201      	movs	r2, #1
 800c53c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800c540:	2300      	movs	r3, #0
}
 800c542:	4618      	mov	r0, r3
 800c544:	3710      	adds	r7, #16
 800c546:	46bd      	mov	sp, r7
 800c548:	bd80      	pop	{r7, pc}
 800c54a:	bf00      	nop
 800c54c:	08012bb4 	.word	0x08012bb4

0800c550 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800c550:	b580      	push	{r7, lr}
 800c552:	b086      	sub	sp, #24
 800c554:	af00      	add	r7, sp, #0
 800c556:	60f8      	str	r0, [r7, #12]
 800c558:	60b9      	str	r1, [r7, #8]
 800c55a:	607a      	str	r2, [r7, #4]
 800c55c:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;

  /* Check rx & tx dma handles */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));
 800c55e:	68fb      	ldr	r3, [r7, #12]
 800c560:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c562:	2b00      	cmp	r3, #0
 800c564:	d104      	bne.n	800c570 <HAL_SPI_TransmitReceive_DMA+0x20>
 800c566:	f640 0172 	movw	r1, #2162	@ 0x872
 800c56a:	487f      	ldr	r0, [pc, #508]	@ (800c768 <HAL_SPI_TransmitReceive_DMA+0x218>)
 800c56c:	f7fb fb90 	bl	8007c90 <assert_failed>
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c574:	2b00      	cmp	r3, #0
 800c576:	d104      	bne.n	800c582 <HAL_SPI_TransmitReceive_DMA+0x32>
 800c578:	f640 0173 	movw	r1, #2163	@ 0x873
 800c57c:	487a      	ldr	r0, [pc, #488]	@ (800c768 <HAL_SPI_TransmitReceive_DMA+0x218>)
 800c57e:	f7fb fb87 	bl	8007c90 <assert_failed>

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 800c582:	68fb      	ldr	r3, [r7, #12]
 800c584:	689b      	ldr	r3, [r3, #8]
 800c586:	2b00      	cmp	r3, #0
 800c588:	d004      	beq.n	800c594 <HAL_SPI_TransmitReceive_DMA+0x44>
 800c58a:	f640 0176 	movw	r1, #2166	@ 0x876
 800c58e:	4876      	ldr	r0, [pc, #472]	@ (800c768 <HAL_SPI_TransmitReceive_DMA+0x218>)
 800c590:	f7fb fb7e 	bl	8007c90 <assert_failed>

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800c594:	68fb      	ldr	r3, [r7, #12]
 800c596:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c59a:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 800c59c:	68fb      	ldr	r3, [r7, #12]
 800c59e:	685b      	ldr	r3, [r3, #4]
 800c5a0:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800c5a2:	7dfb      	ldrb	r3, [r7, #23]
 800c5a4:	2b01      	cmp	r3, #1
 800c5a6:	d00c      	beq.n	800c5c2 <HAL_SPI_TransmitReceive_DMA+0x72>
 800c5a8:	693b      	ldr	r3, [r7, #16]
 800c5aa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c5ae:	d106      	bne.n	800c5be <HAL_SPI_TransmitReceive_DMA+0x6e>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800c5b0:	68fb      	ldr	r3, [r7, #12]
 800c5b2:	689b      	ldr	r3, [r3, #8]
 800c5b4:	2b00      	cmp	r3, #0
 800c5b6:	d102      	bne.n	800c5be <HAL_SPI_TransmitReceive_DMA+0x6e>
 800c5b8:	7dfb      	ldrb	r3, [r7, #23]
 800c5ba:	2b04      	cmp	r3, #4
 800c5bc:	d001      	beq.n	800c5c2 <HAL_SPI_TransmitReceive_DMA+0x72>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800c5be:	2302      	movs	r3, #2
 800c5c0:	e15f      	b.n	800c882 <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800c5c2:	68bb      	ldr	r3, [r7, #8]
 800c5c4:	2b00      	cmp	r3, #0
 800c5c6:	d005      	beq.n	800c5d4 <HAL_SPI_TransmitReceive_DMA+0x84>
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	d002      	beq.n	800c5d4 <HAL_SPI_TransmitReceive_DMA+0x84>
 800c5ce:	887b      	ldrh	r3, [r7, #2]
 800c5d0:	2b00      	cmp	r3, #0
 800c5d2:	d101      	bne.n	800c5d8 <HAL_SPI_TransmitReceive_DMA+0x88>
  {
    return HAL_ERROR;
 800c5d4:	2301      	movs	r3, #1
 800c5d6:	e154      	b.n	800c882 <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 800c5d8:	68fb      	ldr	r3, [r7, #12]
 800c5da:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800c5de:	2b01      	cmp	r3, #1
 800c5e0:	d101      	bne.n	800c5e6 <HAL_SPI_TransmitReceive_DMA+0x96>
 800c5e2:	2302      	movs	r3, #2
 800c5e4:	e14d      	b.n	800c882 <HAL_SPI_TransmitReceive_DMA+0x332>
 800c5e6:	68fb      	ldr	r3, [r7, #12]
 800c5e8:	2201      	movs	r2, #1
 800c5ea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800c5ee:	68fb      	ldr	r3, [r7, #12]
 800c5f0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c5f4:	b2db      	uxtb	r3, r3
 800c5f6:	2b04      	cmp	r3, #4
 800c5f8:	d003      	beq.n	800c602 <HAL_SPI_TransmitReceive_DMA+0xb2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800c5fa:	68fb      	ldr	r3, [r7, #12]
 800c5fc:	2205      	movs	r2, #5
 800c5fe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c602:	68fb      	ldr	r3, [r7, #12]
 800c604:	2200      	movs	r2, #0
 800c606:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800c608:	68fb      	ldr	r3, [r7, #12]
 800c60a:	68ba      	ldr	r2, [r7, #8]
 800c60c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800c60e:	68fb      	ldr	r3, [r7, #12]
 800c610:	887a      	ldrh	r2, [r7, #2]
 800c612:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800c614:	68fb      	ldr	r3, [r7, #12]
 800c616:	887a      	ldrh	r2, [r7, #2]
 800c618:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800c61a:	68fb      	ldr	r3, [r7, #12]
 800c61c:	687a      	ldr	r2, [r7, #4]
 800c61e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800c620:	68fb      	ldr	r3, [r7, #12]
 800c622:	887a      	ldrh	r2, [r7, #2]
 800c624:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800c628:	68fb      	ldr	r3, [r7, #12]
 800c62a:	887a      	ldrh	r2, [r7, #2]
 800c62c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800c630:	68fb      	ldr	r3, [r7, #12]
 800c632:	2200      	movs	r2, #0
 800c634:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800c636:	68fb      	ldr	r3, [r7, #12]
 800c638:	2200      	movs	r2, #0
 800c63a:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 800c63c:	68fb      	ldr	r3, [r7, #12]
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	685a      	ldr	r2, [r3, #4]
 800c642:	68fb      	ldr	r3, [r7, #12]
 800c644:	681b      	ldr	r3, [r3, #0]
 800c646:	f422 42c0 	bic.w	r2, r2, #24576	@ 0x6000
 800c64a:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c64c:	68fb      	ldr	r3, [r7, #12]
 800c64e:	68db      	ldr	r3, [r3, #12]
 800c650:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c654:	d908      	bls.n	800c668 <HAL_SPI_TransmitReceive_DMA+0x118>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c656:	68fb      	ldr	r3, [r7, #12]
 800c658:	681b      	ldr	r3, [r3, #0]
 800c65a:	685a      	ldr	r2, [r3, #4]
 800c65c:	68fb      	ldr	r3, [r7, #12]
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800c664:	605a      	str	r2, [r3, #4]
 800c666:	e06f      	b.n	800c748 <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c668:	68fb      	ldr	r3, [r7, #12]
 800c66a:	681b      	ldr	r3, [r3, #0]
 800c66c:	685a      	ldr	r2, [r3, #4]
 800c66e:	68fb      	ldr	r3, [r7, #12]
 800c670:	681b      	ldr	r3, [r3, #0]
 800c672:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800c676:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800c678:	68fb      	ldr	r3, [r7, #12]
 800c67a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c67c:	699b      	ldr	r3, [r3, #24]
 800c67e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c682:	d126      	bne.n	800c6d2 <HAL_SPI_TransmitReceive_DMA+0x182>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 800c684:	68fb      	ldr	r3, [r7, #12]
 800c686:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 800c688:	f003 0301 	and.w	r3, r3, #1
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	d10f      	bne.n	800c6b0 <HAL_SPI_TransmitReceive_DMA+0x160>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800c690:	68fb      	ldr	r3, [r7, #12]
 800c692:	681b      	ldr	r3, [r3, #0]
 800c694:	685a      	ldr	r2, [r3, #4]
 800c696:	68fb      	ldr	r3, [r7, #12]
 800c698:	681b      	ldr	r3, [r3, #0]
 800c69a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800c69e:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 800c6a0:	68fb      	ldr	r3, [r7, #12]
 800c6a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c6a4:	b29b      	uxth	r3, r3
 800c6a6:	085b      	lsrs	r3, r3, #1
 800c6a8:	b29a      	uxth	r2, r3
 800c6aa:	68fb      	ldr	r3, [r7, #12]
 800c6ac:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800c6ae:	e010      	b.n	800c6d2 <HAL_SPI_TransmitReceive_DMA+0x182>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800c6b0:	68fb      	ldr	r3, [r7, #12]
 800c6b2:	681b      	ldr	r3, [r3, #0]
 800c6b4:	685a      	ldr	r2, [r3, #4]
 800c6b6:	68fb      	ldr	r3, [r7, #12]
 800c6b8:	681b      	ldr	r3, [r3, #0]
 800c6ba:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c6be:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800c6c0:	68fb      	ldr	r3, [r7, #12]
 800c6c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c6c4:	b29b      	uxth	r3, r3
 800c6c6:	085b      	lsrs	r3, r3, #1
 800c6c8:	b29b      	uxth	r3, r3
 800c6ca:	3301      	adds	r3, #1
 800c6cc:	b29a      	uxth	r2, r3
 800c6ce:	68fb      	ldr	r3, [r7, #12]
 800c6d0:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800c6d2:	68fb      	ldr	r3, [r7, #12]
 800c6d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c6d6:	699b      	ldr	r3, [r3, #24]
 800c6d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c6dc:	d134      	bne.n	800c748 <HAL_SPI_TransmitReceive_DMA+0x1f8>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c6de:	68fb      	ldr	r3, [r7, #12]
 800c6e0:	681b      	ldr	r3, [r3, #0]
 800c6e2:	685a      	ldr	r2, [r3, #4]
 800c6e4:	68fb      	ldr	r3, [r7, #12]
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800c6ec:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 800c6ee:	68fb      	ldr	r3, [r7, #12]
 800c6f0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c6f4:	b29b      	uxth	r3, r3
 800c6f6:	f003 0301 	and.w	r3, r3, #1
 800c6fa:	2b00      	cmp	r3, #0
 800c6fc:	d111      	bne.n	800c722 <HAL_SPI_TransmitReceive_DMA+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800c6fe:	68fb      	ldr	r3, [r7, #12]
 800c700:	681b      	ldr	r3, [r3, #0]
 800c702:	685a      	ldr	r2, [r3, #4]
 800c704:	68fb      	ldr	r3, [r7, #12]
 800c706:	681b      	ldr	r3, [r3, #0]
 800c708:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c70c:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 800c70e:	68fb      	ldr	r3, [r7, #12]
 800c710:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c714:	b29b      	uxth	r3, r3
 800c716:	085b      	lsrs	r3, r3, #1
 800c718:	b29a      	uxth	r2, r3
 800c71a:	68fb      	ldr	r3, [r7, #12]
 800c71c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800c720:	e012      	b.n	800c748 <HAL_SPI_TransmitReceive_DMA+0x1f8>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800c722:	68fb      	ldr	r3, [r7, #12]
 800c724:	681b      	ldr	r3, [r3, #0]
 800c726:	685a      	ldr	r2, [r3, #4]
 800c728:	68fb      	ldr	r3, [r7, #12]
 800c72a:	681b      	ldr	r3, [r3, #0]
 800c72c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800c730:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 800c732:	68fb      	ldr	r3, [r7, #12]
 800c734:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c738:	b29b      	uxth	r3, r3
 800c73a:	085b      	lsrs	r3, r3, #1
 800c73c:	b29b      	uxth	r3, r3
 800c73e:	3301      	adds	r3, #1
 800c740:	b29a      	uxth	r2, r3
 800c742:	68fb      	ldr	r3, [r7, #12]
 800c744:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800c748:	68fb      	ldr	r3, [r7, #12]
 800c74a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c74e:	b2db      	uxtb	r3, r3
 800c750:	2b04      	cmp	r3, #4
 800c752:	d10f      	bne.n	800c774 <HAL_SPI_TransmitReceive_DMA+0x224>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800c754:	68fb      	ldr	r3, [r7, #12]
 800c756:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c758:	4a04      	ldr	r2, [pc, #16]	@ (800c76c <HAL_SPI_TransmitReceive_DMA+0x21c>)
 800c75a:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800c75c:	68fb      	ldr	r3, [r7, #12]
 800c75e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c760:	4a03      	ldr	r2, [pc, #12]	@ (800c770 <HAL_SPI_TransmitReceive_DMA+0x220>)
 800c762:	62da      	str	r2, [r3, #44]	@ 0x2c
 800c764:	e00e      	b.n	800c784 <HAL_SPI_TransmitReceive_DMA+0x234>
 800c766:	bf00      	nop
 800c768:	08012bb4 	.word	0x08012bb4
 800c76c:	0800cc29 	.word	0x0800cc29
 800c770:	0800caf1 	.word	0x0800caf1
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800c774:	68fb      	ldr	r3, [r7, #12]
 800c776:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c778:	4a44      	ldr	r2, [pc, #272]	@ (800c88c <HAL_SPI_TransmitReceive_DMA+0x33c>)
 800c77a:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800c77c:	68fb      	ldr	r3, [r7, #12]
 800c77e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c780:	4a43      	ldr	r2, [pc, #268]	@ (800c890 <HAL_SPI_TransmitReceive_DMA+0x340>)
 800c782:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800c784:	68fb      	ldr	r3, [r7, #12]
 800c786:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c788:	4a42      	ldr	r2, [pc, #264]	@ (800c894 <HAL_SPI_TransmitReceive_DMA+0x344>)
 800c78a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800c78c:	68fb      	ldr	r3, [r7, #12]
 800c78e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c790:	2200      	movs	r2, #0
 800c792:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800c794:	68fb      	ldr	r3, [r7, #12]
 800c796:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 800c798:	68fb      	ldr	r3, [r7, #12]
 800c79a:	681b      	ldr	r3, [r3, #0]
 800c79c:	330c      	adds	r3, #12
 800c79e:	4619      	mov	r1, r3
 800c7a0:	68fb      	ldr	r3, [r7, #12]
 800c7a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c7a4:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800c7a6:	68fb      	ldr	r3, [r7, #12]
 800c7a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c7ac:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800c7ae:	f7fc fb9d 	bl	8008eec <HAL_DMA_Start_IT>
 800c7b2:	4603      	mov	r3, r0
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	d00b      	beq.n	800c7d0 <HAL_SPI_TransmitReceive_DMA+0x280>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c7b8:	68fb      	ldr	r3, [r7, #12]
 800c7ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c7bc:	f043 0210 	orr.w	r2, r3, #16
 800c7c0:	68fb      	ldr	r3, [r7, #12]
 800c7c2:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800c7c4:	68fb      	ldr	r3, [r7, #12]
 800c7c6:	2200      	movs	r2, #0
 800c7c8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800c7cc:	2301      	movs	r3, #1
 800c7ce:	e058      	b.n	800c882 <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800c7d0:	68fb      	ldr	r3, [r7, #12]
 800c7d2:	681b      	ldr	r3, [r3, #0]
 800c7d4:	685a      	ldr	r2, [r3, #4]
 800c7d6:	68fb      	ldr	r3, [r7, #12]
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	f042 0201 	orr.w	r2, r2, #1
 800c7de:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800c7e0:	68fb      	ldr	r3, [r7, #12]
 800c7e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c7e4:	2200      	movs	r2, #0
 800c7e6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 800c7e8:	68fb      	ldr	r3, [r7, #12]
 800c7ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c7ec:	2200      	movs	r2, #0
 800c7ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800c7f0:	68fb      	ldr	r3, [r7, #12]
 800c7f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c7f4:	2200      	movs	r2, #0
 800c7f6:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 800c7f8:	68fb      	ldr	r3, [r7, #12]
 800c7fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c7fc:	2200      	movs	r2, #0
 800c7fe:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800c800:	68fb      	ldr	r3, [r7, #12]
 800c802:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 800c804:	68fb      	ldr	r3, [r7, #12]
 800c806:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c808:	4619      	mov	r1, r3
 800c80a:	68fb      	ldr	r3, [r7, #12]
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	330c      	adds	r3, #12
 800c810:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800c812:	68fb      	ldr	r3, [r7, #12]
 800c814:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c816:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800c818:	f7fc fb68 	bl	8008eec <HAL_DMA_Start_IT>
 800c81c:	4603      	mov	r3, r0
 800c81e:	2b00      	cmp	r3, #0
 800c820:	d00b      	beq.n	800c83a <HAL_SPI_TransmitReceive_DMA+0x2ea>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c822:	68fb      	ldr	r3, [r7, #12]
 800c824:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c826:	f043 0210 	orr.w	r2, r3, #16
 800c82a:	68fb      	ldr	r3, [r7, #12]
 800c82c:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800c82e:	68fb      	ldr	r3, [r7, #12]
 800c830:	2200      	movs	r2, #0
 800c832:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800c836:	2301      	movs	r3, #1
 800c838:	e023      	b.n	800c882 <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c83a:	68fb      	ldr	r3, [r7, #12]
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	681b      	ldr	r3, [r3, #0]
 800c840:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c844:	2b40      	cmp	r3, #64	@ 0x40
 800c846:	d007      	beq.n	800c858 <HAL_SPI_TransmitReceive_DMA+0x308>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c848:	68fb      	ldr	r3, [r7, #12]
 800c84a:	681b      	ldr	r3, [r3, #0]
 800c84c:	681a      	ldr	r2, [r3, #0]
 800c84e:	68fb      	ldr	r3, [r7, #12]
 800c850:	681b      	ldr	r3, [r3, #0]
 800c852:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c856:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c858:	68fb      	ldr	r3, [r7, #12]
 800c85a:	2200      	movs	r2, #0
 800c85c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	681b      	ldr	r3, [r3, #0]
 800c864:	685a      	ldr	r2, [r3, #4]
 800c866:	68fb      	ldr	r3, [r7, #12]
 800c868:	681b      	ldr	r3, [r3, #0]
 800c86a:	f042 0220 	orr.w	r2, r2, #32
 800c86e:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800c870:	68fb      	ldr	r3, [r7, #12]
 800c872:	681b      	ldr	r3, [r3, #0]
 800c874:	685a      	ldr	r2, [r3, #4]
 800c876:	68fb      	ldr	r3, [r7, #12]
 800c878:	681b      	ldr	r3, [r3, #0]
 800c87a:	f042 0202 	orr.w	r2, r2, #2
 800c87e:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800c880:	2300      	movs	r3, #0
}
 800c882:	4618      	mov	r0, r3
 800c884:	3718      	adds	r7, #24
 800c886:	46bd      	mov	sp, r7
 800c888:	bd80      	pop	{r7, pc}
 800c88a:	bf00      	nop
 800c88c:	0800cc45 	.word	0x0800cc45
 800c890:	0800cb99 	.word	0x0800cb99
 800c894:	0800cc61 	.word	0x0800cc61

0800c898 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800c898:	b580      	push	{r7, lr}
 800c89a:	b088      	sub	sp, #32
 800c89c:	af00      	add	r7, sp, #0
 800c89e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	681b      	ldr	r3, [r3, #0]
 800c8a4:	685b      	ldr	r3, [r3, #4]
 800c8a6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	681b      	ldr	r3, [r3, #0]
 800c8ac:	689b      	ldr	r3, [r3, #8]
 800c8ae:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800c8b0:	69bb      	ldr	r3, [r7, #24]
 800c8b2:	099b      	lsrs	r3, r3, #6
 800c8b4:	f003 0301 	and.w	r3, r3, #1
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	d10f      	bne.n	800c8dc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800c8bc:	69bb      	ldr	r3, [r7, #24]
 800c8be:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	d00a      	beq.n	800c8dc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800c8c6:	69fb      	ldr	r3, [r7, #28]
 800c8c8:	099b      	lsrs	r3, r3, #6
 800c8ca:	f003 0301 	and.w	r3, r3, #1
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	d004      	beq.n	800c8dc <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c8d6:	6878      	ldr	r0, [r7, #4]
 800c8d8:	4798      	blx	r3
    return;
 800c8da:	e0d7      	b.n	800ca8c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800c8dc:	69bb      	ldr	r3, [r7, #24]
 800c8de:	085b      	lsrs	r3, r3, #1
 800c8e0:	f003 0301 	and.w	r3, r3, #1
 800c8e4:	2b00      	cmp	r3, #0
 800c8e6:	d00a      	beq.n	800c8fe <HAL_SPI_IRQHandler+0x66>
 800c8e8:	69fb      	ldr	r3, [r7, #28]
 800c8ea:	09db      	lsrs	r3, r3, #7
 800c8ec:	f003 0301 	and.w	r3, r3, #1
 800c8f0:	2b00      	cmp	r3, #0
 800c8f2:	d004      	beq.n	800c8fe <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c8f8:	6878      	ldr	r0, [r7, #4]
 800c8fa:	4798      	blx	r3
    return;
 800c8fc:	e0c6      	b.n	800ca8c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800c8fe:	69bb      	ldr	r3, [r7, #24]
 800c900:	095b      	lsrs	r3, r3, #5
 800c902:	f003 0301 	and.w	r3, r3, #1
 800c906:	2b00      	cmp	r3, #0
 800c908:	d10c      	bne.n	800c924 <HAL_SPI_IRQHandler+0x8c>
 800c90a:	69bb      	ldr	r3, [r7, #24]
 800c90c:	099b      	lsrs	r3, r3, #6
 800c90e:	f003 0301 	and.w	r3, r3, #1
 800c912:	2b00      	cmp	r3, #0
 800c914:	d106      	bne.n	800c924 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800c916:	69bb      	ldr	r3, [r7, #24]
 800c918:	0a1b      	lsrs	r3, r3, #8
 800c91a:	f003 0301 	and.w	r3, r3, #1
 800c91e:	2b00      	cmp	r3, #0
 800c920:	f000 80b4 	beq.w	800ca8c <HAL_SPI_IRQHandler+0x1f4>
 800c924:	69fb      	ldr	r3, [r7, #28]
 800c926:	095b      	lsrs	r3, r3, #5
 800c928:	f003 0301 	and.w	r3, r3, #1
 800c92c:	2b00      	cmp	r3, #0
 800c92e:	f000 80ad 	beq.w	800ca8c <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800c932:	69bb      	ldr	r3, [r7, #24]
 800c934:	099b      	lsrs	r3, r3, #6
 800c936:	f003 0301 	and.w	r3, r3, #1
 800c93a:	2b00      	cmp	r3, #0
 800c93c:	d023      	beq.n	800c986 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c944:	b2db      	uxtb	r3, r3
 800c946:	2b03      	cmp	r3, #3
 800c948:	d011      	beq.n	800c96e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c94e:	f043 0204 	orr.w	r2, r3, #4
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c956:	2300      	movs	r3, #0
 800c958:	617b      	str	r3, [r7, #20]
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	681b      	ldr	r3, [r3, #0]
 800c95e:	68db      	ldr	r3, [r3, #12]
 800c960:	617b      	str	r3, [r7, #20]
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	681b      	ldr	r3, [r3, #0]
 800c966:	689b      	ldr	r3, [r3, #8]
 800c968:	617b      	str	r3, [r7, #20]
 800c96a:	697b      	ldr	r3, [r7, #20]
 800c96c:	e00b      	b.n	800c986 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c96e:	2300      	movs	r3, #0
 800c970:	613b      	str	r3, [r7, #16]
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	681b      	ldr	r3, [r3, #0]
 800c976:	68db      	ldr	r3, [r3, #12]
 800c978:	613b      	str	r3, [r7, #16]
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	681b      	ldr	r3, [r3, #0]
 800c97e:	689b      	ldr	r3, [r3, #8]
 800c980:	613b      	str	r3, [r7, #16]
 800c982:	693b      	ldr	r3, [r7, #16]
        return;
 800c984:	e082      	b.n	800ca8c <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800c986:	69bb      	ldr	r3, [r7, #24]
 800c988:	095b      	lsrs	r3, r3, #5
 800c98a:	f003 0301 	and.w	r3, r3, #1
 800c98e:	2b00      	cmp	r3, #0
 800c990:	d014      	beq.n	800c9bc <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c996:	f043 0201 	orr.w	r2, r3, #1
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800c99e:	2300      	movs	r3, #0
 800c9a0:	60fb      	str	r3, [r7, #12]
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	681b      	ldr	r3, [r3, #0]
 800c9a6:	689b      	ldr	r3, [r3, #8]
 800c9a8:	60fb      	str	r3, [r7, #12]
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	681b      	ldr	r3, [r3, #0]
 800c9ae:	681a      	ldr	r2, [r3, #0]
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	681b      	ldr	r3, [r3, #0]
 800c9b4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c9b8:	601a      	str	r2, [r3, #0]
 800c9ba:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800c9bc:	69bb      	ldr	r3, [r7, #24]
 800c9be:	0a1b      	lsrs	r3, r3, #8
 800c9c0:	f003 0301 	and.w	r3, r3, #1
 800c9c4:	2b00      	cmp	r3, #0
 800c9c6:	d00c      	beq.n	800c9e2 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c9cc:	f043 0208 	orr.w	r2, r3, #8
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800c9d4:	2300      	movs	r3, #0
 800c9d6:	60bb      	str	r3, [r7, #8]
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	681b      	ldr	r3, [r3, #0]
 800c9dc:	689b      	ldr	r3, [r3, #8]
 800c9de:	60bb      	str	r3, [r7, #8]
 800c9e0:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c9e6:	2b00      	cmp	r3, #0
 800c9e8:	d04f      	beq.n	800ca8a <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800c9ea:	687b      	ldr	r3, [r7, #4]
 800c9ec:	681b      	ldr	r3, [r3, #0]
 800c9ee:	685a      	ldr	r2, [r3, #4]
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	681b      	ldr	r3, [r3, #0]
 800c9f4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800c9f8:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	2201      	movs	r2, #1
 800c9fe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800ca02:	69fb      	ldr	r3, [r7, #28]
 800ca04:	f003 0302 	and.w	r3, r3, #2
 800ca08:	2b00      	cmp	r3, #0
 800ca0a:	d104      	bne.n	800ca16 <HAL_SPI_IRQHandler+0x17e>
 800ca0c:	69fb      	ldr	r3, [r7, #28]
 800ca0e:	f003 0301 	and.w	r3, r3, #1
 800ca12:	2b00      	cmp	r3, #0
 800ca14:	d034      	beq.n	800ca80 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	681b      	ldr	r3, [r3, #0]
 800ca1a:	685a      	ldr	r2, [r3, #4]
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	681b      	ldr	r3, [r3, #0]
 800ca20:	f022 0203 	bic.w	r2, r2, #3
 800ca24:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ca2a:	2b00      	cmp	r3, #0
 800ca2c:	d011      	beq.n	800ca52 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ca32:	4a18      	ldr	r2, [pc, #96]	@ (800ca94 <HAL_SPI_IRQHandler+0x1fc>)
 800ca34:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ca3a:	4618      	mov	r0, r3
 800ca3c:	f7fc fac4 	bl	8008fc8 <HAL_DMA_Abort_IT>
 800ca40:	4603      	mov	r3, r0
 800ca42:	2b00      	cmp	r3, #0
 800ca44:	d005      	beq.n	800ca52 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ca4a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ca56:	2b00      	cmp	r3, #0
 800ca58:	d016      	beq.n	800ca88 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ca5e:	4a0d      	ldr	r2, [pc, #52]	@ (800ca94 <HAL_SPI_IRQHandler+0x1fc>)
 800ca60:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ca66:	4618      	mov	r0, r3
 800ca68:	f7fc faae 	bl	8008fc8 <HAL_DMA_Abort_IT>
 800ca6c:	4603      	mov	r3, r0
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	d00a      	beq.n	800ca88 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ca76:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 800ca7e:	e003      	b.n	800ca88 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800ca80:	6878      	ldr	r0, [r7, #4]
 800ca82:	f7fb f865 	bl	8007b50 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800ca86:	e000      	b.n	800ca8a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800ca88:	bf00      	nop
    return;
 800ca8a:	bf00      	nop
  }
}
 800ca8c:	3720      	adds	r7, #32
 800ca8e:	46bd      	mov	sp, r7
 800ca90:	bd80      	pop	{r7, pc}
 800ca92:	bf00      	nop
 800ca94:	0800cca1 	.word	0x0800cca1

0800ca98 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800ca98:	b480      	push	{r7}
 800ca9a:	b083      	sub	sp, #12
 800ca9c:	af00      	add	r7, sp, #0
 800ca9e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800caa0:	bf00      	nop
 800caa2:	370c      	adds	r7, #12
 800caa4:	46bd      	mov	sp, r7
 800caa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caaa:	4770      	bx	lr

0800caac <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800caac:	b480      	push	{r7}
 800caae:	b083      	sub	sp, #12
 800cab0:	af00      	add	r7, sp, #0
 800cab2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800cab4:	bf00      	nop
 800cab6:	370c      	adds	r7, #12
 800cab8:	46bd      	mov	sp, r7
 800caba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cabe:	4770      	bx	lr

0800cac0 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800cac0:	b480      	push	{r7}
 800cac2:	b083      	sub	sp, #12
 800cac4:	af00      	add	r7, sp, #0
 800cac6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800cac8:	bf00      	nop
 800caca:	370c      	adds	r7, #12
 800cacc:	46bd      	mov	sp, r7
 800cace:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cad2:	4770      	bx	lr

0800cad4 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800cad4:	b480      	push	{r7}
 800cad6:	b083      	sub	sp, #12
 800cad8:	af00      	add	r7, sp, #0
 800cada:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800cae2:	b2db      	uxtb	r3, r3
}
 800cae4:	4618      	mov	r0, r3
 800cae6:	370c      	adds	r7, #12
 800cae8:	46bd      	mov	sp, r7
 800caea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caee:	4770      	bx	lr

0800caf0 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800caf0:	b580      	push	{r7, lr}
 800caf2:	b084      	sub	sp, #16
 800caf4:	af00      	add	r7, sp, #0
 800caf6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cafc:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800cafe:	f7fb fef1 	bl	80088e4 <HAL_GetTick>
 800cb02:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	681b      	ldr	r3, [r3, #0]
 800cb08:	681b      	ldr	r3, [r3, #0]
 800cb0a:	f003 0320 	and.w	r3, r3, #32
 800cb0e:	2b20      	cmp	r3, #32
 800cb10:	d03c      	beq.n	800cb8c <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800cb12:	68fb      	ldr	r3, [r7, #12]
 800cb14:	681b      	ldr	r3, [r3, #0]
 800cb16:	685a      	ldr	r2, [r3, #4]
 800cb18:	68fb      	ldr	r3, [r7, #12]
 800cb1a:	681b      	ldr	r3, [r3, #0]
 800cb1c:	f022 0220 	bic.w	r2, r2, #32
 800cb20:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800cb22:	68fb      	ldr	r3, [r7, #12]
 800cb24:	689b      	ldr	r3, [r3, #8]
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	d10d      	bne.n	800cb46 <SPI_DMAReceiveCplt+0x56>
 800cb2a:	68fb      	ldr	r3, [r7, #12]
 800cb2c:	685b      	ldr	r3, [r3, #4]
 800cb2e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800cb32:	d108      	bne.n	800cb46 <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800cb34:	68fb      	ldr	r3, [r7, #12]
 800cb36:	681b      	ldr	r3, [r3, #0]
 800cb38:	685a      	ldr	r2, [r3, #4]
 800cb3a:	68fb      	ldr	r3, [r7, #12]
 800cb3c:	681b      	ldr	r3, [r3, #0]
 800cb3e:	f022 0203 	bic.w	r2, r2, #3
 800cb42:	605a      	str	r2, [r3, #4]
 800cb44:	e007      	b.n	800cb56 <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800cb46:	68fb      	ldr	r3, [r7, #12]
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	685a      	ldr	r2, [r3, #4]
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	681b      	ldr	r3, [r3, #0]
 800cb50:	f022 0201 	bic.w	r2, r2, #1
 800cb54:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800cb56:	68ba      	ldr	r2, [r7, #8]
 800cb58:	2164      	movs	r1, #100	@ 0x64
 800cb5a:	68f8      	ldr	r0, [r7, #12]
 800cb5c:	f000 f9d4 	bl	800cf08 <SPI_EndRxTransaction>
 800cb60:	4603      	mov	r3, r0
 800cb62:	2b00      	cmp	r3, #0
 800cb64:	d002      	beq.n	800cb6c <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800cb66:	68fb      	ldr	r3, [r7, #12]
 800cb68:	2220      	movs	r2, #32
 800cb6a:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    hspi->RxXferCount = 0U;
 800cb6c:	68fb      	ldr	r3, [r7, #12]
 800cb6e:	2200      	movs	r2, #0
 800cb70:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800cb74:	68fb      	ldr	r3, [r7, #12]
 800cb76:	2201      	movs	r2, #1
 800cb78:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800cb7c:	68fb      	ldr	r3, [r7, #12]
 800cb7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cb80:	2b00      	cmp	r3, #0
 800cb82:	d003      	beq.n	800cb8c <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800cb84:	68f8      	ldr	r0, [r7, #12]
 800cb86:	f7fa ffe3 	bl	8007b50 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800cb8a:	e002      	b.n	800cb92 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 800cb8c:	68f8      	ldr	r0, [r7, #12]
 800cb8e:	f7ff ff83 	bl	800ca98 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800cb92:	3710      	adds	r7, #16
 800cb94:	46bd      	mov	sp, r7
 800cb96:	bd80      	pop	{r7, pc}

0800cb98 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800cb98:	b580      	push	{r7, lr}
 800cb9a:	b084      	sub	sp, #16
 800cb9c:	af00      	add	r7, sp, #0
 800cb9e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cba4:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800cba6:	f7fb fe9d 	bl	80088e4 <HAL_GetTick>
 800cbaa:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	681b      	ldr	r3, [r3, #0]
 800cbb0:	681b      	ldr	r3, [r3, #0]
 800cbb2:	f003 0320 	and.w	r3, r3, #32
 800cbb6:	2b20      	cmp	r3, #32
 800cbb8:	d030      	beq.n	800cc1c <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800cbba:	68fb      	ldr	r3, [r7, #12]
 800cbbc:	681b      	ldr	r3, [r3, #0]
 800cbbe:	685a      	ldr	r2, [r3, #4]
 800cbc0:	68fb      	ldr	r3, [r7, #12]
 800cbc2:	681b      	ldr	r3, [r3, #0]
 800cbc4:	f022 0220 	bic.w	r2, r2, #32
 800cbc8:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800cbca:	68ba      	ldr	r2, [r7, #8]
 800cbcc:	2164      	movs	r1, #100	@ 0x64
 800cbce:	68f8      	ldr	r0, [r7, #12]
 800cbd0:	f000 f9f2 	bl	800cfb8 <SPI_EndRxTxTransaction>
 800cbd4:	4603      	mov	r3, r0
 800cbd6:	2b00      	cmp	r3, #0
 800cbd8:	d005      	beq.n	800cbe6 <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cbda:	68fb      	ldr	r3, [r7, #12]
 800cbdc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cbde:	f043 0220 	orr.w	r2, r3, #32
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800cbe6:	68fb      	ldr	r3, [r7, #12]
 800cbe8:	681b      	ldr	r3, [r3, #0]
 800cbea:	685a      	ldr	r2, [r3, #4]
 800cbec:	68fb      	ldr	r3, [r7, #12]
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	f022 0203 	bic.w	r2, r2, #3
 800cbf4:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	2200      	movs	r2, #0
 800cbfa:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 800cbfc:	68fb      	ldr	r3, [r7, #12]
 800cbfe:	2200      	movs	r2, #0
 800cc00:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800cc04:	68fb      	ldr	r3, [r7, #12]
 800cc06:	2201      	movs	r2, #1
 800cc08:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800cc0c:	68fb      	ldr	r3, [r7, #12]
 800cc0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cc10:	2b00      	cmp	r3, #0
 800cc12:	d003      	beq.n	800cc1c <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800cc14:	68f8      	ldr	r0, [r7, #12]
 800cc16:	f7fa ff9b 	bl	8007b50 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800cc1a:	e002      	b.n	800cc22 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 800cc1c:	68f8      	ldr	r0, [r7, #12]
 800cc1e:	f7fa ff8c 	bl	8007b3a <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800cc22:	3710      	adds	r7, #16
 800cc24:	46bd      	mov	sp, r7
 800cc26:	bd80      	pop	{r7, pc}

0800cc28 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800cc28:	b580      	push	{r7, lr}
 800cc2a:	b084      	sub	sp, #16
 800cc2c:	af00      	add	r7, sp, #0
 800cc2e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cc34:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800cc36:	68f8      	ldr	r0, [r7, #12]
 800cc38:	f7ff ff38 	bl	800caac <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800cc3c:	bf00      	nop
 800cc3e:	3710      	adds	r7, #16
 800cc40:	46bd      	mov	sp, r7
 800cc42:	bd80      	pop	{r7, pc}

0800cc44 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800cc44:	b580      	push	{r7, lr}
 800cc46:	b084      	sub	sp, #16
 800cc48:	af00      	add	r7, sp, #0
 800cc4a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cc50:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800cc52:	68f8      	ldr	r0, [r7, #12]
 800cc54:	f7ff ff34 	bl	800cac0 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800cc58:	bf00      	nop
 800cc5a:	3710      	adds	r7, #16
 800cc5c:	46bd      	mov	sp, r7
 800cc5e:	bd80      	pop	{r7, pc}

0800cc60 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800cc60:	b580      	push	{r7, lr}
 800cc62:	b084      	sub	sp, #16
 800cc64:	af00      	add	r7, sp, #0
 800cc66:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cc6c:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800cc6e:	68fb      	ldr	r3, [r7, #12]
 800cc70:	681b      	ldr	r3, [r3, #0]
 800cc72:	685a      	ldr	r2, [r3, #4]
 800cc74:	68fb      	ldr	r3, [r7, #12]
 800cc76:	681b      	ldr	r3, [r3, #0]
 800cc78:	f022 0203 	bic.w	r2, r2, #3
 800cc7c:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800cc7e:	68fb      	ldr	r3, [r7, #12]
 800cc80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cc82:	f043 0210 	orr.w	r2, r3, #16
 800cc86:	68fb      	ldr	r3, [r7, #12]
 800cc88:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800cc8a:	68fb      	ldr	r3, [r7, #12]
 800cc8c:	2201      	movs	r2, #1
 800cc8e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800cc92:	68f8      	ldr	r0, [r7, #12]
 800cc94:	f7fa ff5c 	bl	8007b50 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800cc98:	bf00      	nop
 800cc9a:	3710      	adds	r7, #16
 800cc9c:	46bd      	mov	sp, r7
 800cc9e:	bd80      	pop	{r7, pc}

0800cca0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800cca0:	b580      	push	{r7, lr}
 800cca2:	b084      	sub	sp, #16
 800cca4:	af00      	add	r7, sp, #0
 800cca6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ccac:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800ccae:	68fb      	ldr	r3, [r7, #12]
 800ccb0:	2200      	movs	r2, #0
 800ccb2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800ccb6:	68fb      	ldr	r3, [r7, #12]
 800ccb8:	2200      	movs	r2, #0
 800ccba:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800ccbc:	68f8      	ldr	r0, [r7, #12]
 800ccbe:	f7fa ff47 	bl	8007b50 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800ccc2:	bf00      	nop
 800ccc4:	3710      	adds	r7, #16
 800ccc6:	46bd      	mov	sp, r7
 800ccc8:	bd80      	pop	{r7, pc}
	...

0800cccc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800cccc:	b580      	push	{r7, lr}
 800ccce:	b088      	sub	sp, #32
 800ccd0:	af00      	add	r7, sp, #0
 800ccd2:	60f8      	str	r0, [r7, #12]
 800ccd4:	60b9      	str	r1, [r7, #8]
 800ccd6:	603b      	str	r3, [r7, #0]
 800ccd8:	4613      	mov	r3, r2
 800ccda:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800ccdc:	f7fb fe02 	bl	80088e4 <HAL_GetTick>
 800cce0:	4602      	mov	r2, r0
 800cce2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cce4:	1a9b      	subs	r3, r3, r2
 800cce6:	683a      	ldr	r2, [r7, #0]
 800cce8:	4413      	add	r3, r2
 800ccea:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800ccec:	f7fb fdfa 	bl	80088e4 <HAL_GetTick>
 800ccf0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800ccf2:	4b39      	ldr	r3, [pc, #228]	@ (800cdd8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800ccf4:	681b      	ldr	r3, [r3, #0]
 800ccf6:	015b      	lsls	r3, r3, #5
 800ccf8:	0d1b      	lsrs	r3, r3, #20
 800ccfa:	69fa      	ldr	r2, [r7, #28]
 800ccfc:	fb02 f303 	mul.w	r3, r2, r3
 800cd00:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800cd02:	e054      	b.n	800cdae <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800cd04:	683b      	ldr	r3, [r7, #0]
 800cd06:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd0a:	d050      	beq.n	800cdae <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800cd0c:	f7fb fdea 	bl	80088e4 <HAL_GetTick>
 800cd10:	4602      	mov	r2, r0
 800cd12:	69bb      	ldr	r3, [r7, #24]
 800cd14:	1ad3      	subs	r3, r2, r3
 800cd16:	69fa      	ldr	r2, [r7, #28]
 800cd18:	429a      	cmp	r2, r3
 800cd1a:	d902      	bls.n	800cd22 <SPI_WaitFlagStateUntilTimeout+0x56>
 800cd1c:	69fb      	ldr	r3, [r7, #28]
 800cd1e:	2b00      	cmp	r3, #0
 800cd20:	d13d      	bne.n	800cd9e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800cd22:	68fb      	ldr	r3, [r7, #12]
 800cd24:	681b      	ldr	r3, [r3, #0]
 800cd26:	685a      	ldr	r2, [r3, #4]
 800cd28:	68fb      	ldr	r3, [r7, #12]
 800cd2a:	681b      	ldr	r3, [r3, #0]
 800cd2c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800cd30:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cd32:	68fb      	ldr	r3, [r7, #12]
 800cd34:	685b      	ldr	r3, [r3, #4]
 800cd36:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800cd3a:	d111      	bne.n	800cd60 <SPI_WaitFlagStateUntilTimeout+0x94>
 800cd3c:	68fb      	ldr	r3, [r7, #12]
 800cd3e:	689b      	ldr	r3, [r3, #8]
 800cd40:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cd44:	d004      	beq.n	800cd50 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800cd46:	68fb      	ldr	r3, [r7, #12]
 800cd48:	689b      	ldr	r3, [r3, #8]
 800cd4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cd4e:	d107      	bne.n	800cd60 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800cd50:	68fb      	ldr	r3, [r7, #12]
 800cd52:	681b      	ldr	r3, [r3, #0]
 800cd54:	681a      	ldr	r2, [r3, #0]
 800cd56:	68fb      	ldr	r3, [r7, #12]
 800cd58:	681b      	ldr	r3, [r3, #0]
 800cd5a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800cd5e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800cd60:	68fb      	ldr	r3, [r7, #12]
 800cd62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cd64:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cd68:	d10f      	bne.n	800cd8a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800cd6a:	68fb      	ldr	r3, [r7, #12]
 800cd6c:	681b      	ldr	r3, [r3, #0]
 800cd6e:	681a      	ldr	r2, [r3, #0]
 800cd70:	68fb      	ldr	r3, [r7, #12]
 800cd72:	681b      	ldr	r3, [r3, #0]
 800cd74:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800cd78:	601a      	str	r2, [r3, #0]
 800cd7a:	68fb      	ldr	r3, [r7, #12]
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	681a      	ldr	r2, [r3, #0]
 800cd80:	68fb      	ldr	r3, [r7, #12]
 800cd82:	681b      	ldr	r3, [r3, #0]
 800cd84:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800cd88:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800cd8a:	68fb      	ldr	r3, [r7, #12]
 800cd8c:	2201      	movs	r2, #1
 800cd8e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800cd92:	68fb      	ldr	r3, [r7, #12]
 800cd94:	2200      	movs	r2, #0
 800cd96:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800cd9a:	2303      	movs	r3, #3
 800cd9c:	e017      	b.n	800cdce <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800cd9e:	697b      	ldr	r3, [r7, #20]
 800cda0:	2b00      	cmp	r3, #0
 800cda2:	d101      	bne.n	800cda8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800cda4:	2300      	movs	r3, #0
 800cda6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800cda8:	697b      	ldr	r3, [r7, #20]
 800cdaa:	3b01      	subs	r3, #1
 800cdac:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800cdae:	68fb      	ldr	r3, [r7, #12]
 800cdb0:	681b      	ldr	r3, [r3, #0]
 800cdb2:	689a      	ldr	r2, [r3, #8]
 800cdb4:	68bb      	ldr	r3, [r7, #8]
 800cdb6:	4013      	ands	r3, r2
 800cdb8:	68ba      	ldr	r2, [r7, #8]
 800cdba:	429a      	cmp	r2, r3
 800cdbc:	bf0c      	ite	eq
 800cdbe:	2301      	moveq	r3, #1
 800cdc0:	2300      	movne	r3, #0
 800cdc2:	b2db      	uxtb	r3, r3
 800cdc4:	461a      	mov	r2, r3
 800cdc6:	79fb      	ldrb	r3, [r7, #7]
 800cdc8:	429a      	cmp	r2, r3
 800cdca:	d19b      	bne.n	800cd04 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800cdcc:	2300      	movs	r3, #0
}
 800cdce:	4618      	mov	r0, r3
 800cdd0:	3720      	adds	r7, #32
 800cdd2:	46bd      	mov	sp, r7
 800cdd4:	bd80      	pop	{r7, pc}
 800cdd6:	bf00      	nop
 800cdd8:	200000d0 	.word	0x200000d0

0800cddc <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800cddc:	b580      	push	{r7, lr}
 800cdde:	b08a      	sub	sp, #40	@ 0x28
 800cde0:	af00      	add	r7, sp, #0
 800cde2:	60f8      	str	r0, [r7, #12]
 800cde4:	60b9      	str	r1, [r7, #8]
 800cde6:	607a      	str	r2, [r7, #4]
 800cde8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800cdea:	2300      	movs	r3, #0
 800cdec:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800cdee:	f7fb fd79 	bl	80088e4 <HAL_GetTick>
 800cdf2:	4602      	mov	r2, r0
 800cdf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdf6:	1a9b      	subs	r3, r3, r2
 800cdf8:	683a      	ldr	r2, [r7, #0]
 800cdfa:	4413      	add	r3, r2
 800cdfc:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800cdfe:	f7fb fd71 	bl	80088e4 <HAL_GetTick>
 800ce02:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800ce04:	68fb      	ldr	r3, [r7, #12]
 800ce06:	681b      	ldr	r3, [r3, #0]
 800ce08:	330c      	adds	r3, #12
 800ce0a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800ce0c:	4b3d      	ldr	r3, [pc, #244]	@ (800cf04 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800ce0e:	681a      	ldr	r2, [r3, #0]
 800ce10:	4613      	mov	r3, r2
 800ce12:	009b      	lsls	r3, r3, #2
 800ce14:	4413      	add	r3, r2
 800ce16:	00da      	lsls	r2, r3, #3
 800ce18:	1ad3      	subs	r3, r2, r3
 800ce1a:	0d1b      	lsrs	r3, r3, #20
 800ce1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ce1e:	fb02 f303 	mul.w	r3, r2, r3
 800ce22:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800ce24:	e060      	b.n	800cee8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800ce26:	68bb      	ldr	r3, [r7, #8]
 800ce28:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800ce2c:	d107      	bne.n	800ce3e <SPI_WaitFifoStateUntilTimeout+0x62>
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	2b00      	cmp	r3, #0
 800ce32:	d104      	bne.n	800ce3e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800ce34:	69fb      	ldr	r3, [r7, #28]
 800ce36:	781b      	ldrb	r3, [r3, #0]
 800ce38:	b2db      	uxtb	r3, r3
 800ce3a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800ce3c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800ce3e:	683b      	ldr	r3, [r7, #0]
 800ce40:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce44:	d050      	beq.n	800cee8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800ce46:	f7fb fd4d 	bl	80088e4 <HAL_GetTick>
 800ce4a:	4602      	mov	r2, r0
 800ce4c:	6a3b      	ldr	r3, [r7, #32]
 800ce4e:	1ad3      	subs	r3, r2, r3
 800ce50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ce52:	429a      	cmp	r2, r3
 800ce54:	d902      	bls.n	800ce5c <SPI_WaitFifoStateUntilTimeout+0x80>
 800ce56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	d13d      	bne.n	800ced8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ce5c:	68fb      	ldr	r3, [r7, #12]
 800ce5e:	681b      	ldr	r3, [r3, #0]
 800ce60:	685a      	ldr	r2, [r3, #4]
 800ce62:	68fb      	ldr	r3, [r7, #12]
 800ce64:	681b      	ldr	r3, [r3, #0]
 800ce66:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800ce6a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ce6c:	68fb      	ldr	r3, [r7, #12]
 800ce6e:	685b      	ldr	r3, [r3, #4]
 800ce70:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ce74:	d111      	bne.n	800ce9a <SPI_WaitFifoStateUntilTimeout+0xbe>
 800ce76:	68fb      	ldr	r3, [r7, #12]
 800ce78:	689b      	ldr	r3, [r3, #8]
 800ce7a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ce7e:	d004      	beq.n	800ce8a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ce80:	68fb      	ldr	r3, [r7, #12]
 800ce82:	689b      	ldr	r3, [r3, #8]
 800ce84:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ce88:	d107      	bne.n	800ce9a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ce8a:	68fb      	ldr	r3, [r7, #12]
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	681a      	ldr	r2, [r3, #0]
 800ce90:	68fb      	ldr	r3, [r7, #12]
 800ce92:	681b      	ldr	r3, [r3, #0]
 800ce94:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ce98:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ce9a:	68fb      	ldr	r3, [r7, #12]
 800ce9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ce9e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cea2:	d10f      	bne.n	800cec4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800cea4:	68fb      	ldr	r3, [r7, #12]
 800cea6:	681b      	ldr	r3, [r3, #0]
 800cea8:	681a      	ldr	r2, [r3, #0]
 800ceaa:	68fb      	ldr	r3, [r7, #12]
 800ceac:	681b      	ldr	r3, [r3, #0]
 800ceae:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800ceb2:	601a      	str	r2, [r3, #0]
 800ceb4:	68fb      	ldr	r3, [r7, #12]
 800ceb6:	681b      	ldr	r3, [r3, #0]
 800ceb8:	681a      	ldr	r2, [r3, #0]
 800ceba:	68fb      	ldr	r3, [r7, #12]
 800cebc:	681b      	ldr	r3, [r3, #0]
 800cebe:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800cec2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800cec4:	68fb      	ldr	r3, [r7, #12]
 800cec6:	2201      	movs	r2, #1
 800cec8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800cecc:	68fb      	ldr	r3, [r7, #12]
 800cece:	2200      	movs	r2, #0
 800ced0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800ced4:	2303      	movs	r3, #3
 800ced6:	e010      	b.n	800cefa <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800ced8:	69bb      	ldr	r3, [r7, #24]
 800ceda:	2b00      	cmp	r3, #0
 800cedc:	d101      	bne.n	800cee2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800cede:	2300      	movs	r3, #0
 800cee0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800cee2:	69bb      	ldr	r3, [r7, #24]
 800cee4:	3b01      	subs	r3, #1
 800cee6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800cee8:	68fb      	ldr	r3, [r7, #12]
 800ceea:	681b      	ldr	r3, [r3, #0]
 800ceec:	689a      	ldr	r2, [r3, #8]
 800ceee:	68bb      	ldr	r3, [r7, #8]
 800cef0:	4013      	ands	r3, r2
 800cef2:	687a      	ldr	r2, [r7, #4]
 800cef4:	429a      	cmp	r2, r3
 800cef6:	d196      	bne.n	800ce26 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800cef8:	2300      	movs	r3, #0
}
 800cefa:	4618      	mov	r0, r3
 800cefc:	3728      	adds	r7, #40	@ 0x28
 800cefe:	46bd      	mov	sp, r7
 800cf00:	bd80      	pop	{r7, pc}
 800cf02:	bf00      	nop
 800cf04:	200000d0 	.word	0x200000d0

0800cf08 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800cf08:	b580      	push	{r7, lr}
 800cf0a:	b086      	sub	sp, #24
 800cf0c:	af02      	add	r7, sp, #8
 800cf0e:	60f8      	str	r0, [r7, #12]
 800cf10:	60b9      	str	r1, [r7, #8]
 800cf12:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cf14:	68fb      	ldr	r3, [r7, #12]
 800cf16:	685b      	ldr	r3, [r3, #4]
 800cf18:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800cf1c:	d111      	bne.n	800cf42 <SPI_EndRxTransaction+0x3a>
 800cf1e:	68fb      	ldr	r3, [r7, #12]
 800cf20:	689b      	ldr	r3, [r3, #8]
 800cf22:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cf26:	d004      	beq.n	800cf32 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800cf28:	68fb      	ldr	r3, [r7, #12]
 800cf2a:	689b      	ldr	r3, [r3, #8]
 800cf2c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cf30:	d107      	bne.n	800cf42 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800cf32:	68fb      	ldr	r3, [r7, #12]
 800cf34:	681b      	ldr	r3, [r3, #0]
 800cf36:	681a      	ldr	r2, [r3, #0]
 800cf38:	68fb      	ldr	r3, [r7, #12]
 800cf3a:	681b      	ldr	r3, [r3, #0]
 800cf3c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800cf40:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	9300      	str	r3, [sp, #0]
 800cf46:	68bb      	ldr	r3, [r7, #8]
 800cf48:	2200      	movs	r2, #0
 800cf4a:	2180      	movs	r1, #128	@ 0x80
 800cf4c:	68f8      	ldr	r0, [r7, #12]
 800cf4e:	f7ff febd 	bl	800cccc <SPI_WaitFlagStateUntilTimeout>
 800cf52:	4603      	mov	r3, r0
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	d007      	beq.n	800cf68 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cf58:	68fb      	ldr	r3, [r7, #12]
 800cf5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cf5c:	f043 0220 	orr.w	r2, r3, #32
 800cf60:	68fb      	ldr	r3, [r7, #12]
 800cf62:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800cf64:	2303      	movs	r3, #3
 800cf66:	e023      	b.n	800cfb0 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cf68:	68fb      	ldr	r3, [r7, #12]
 800cf6a:	685b      	ldr	r3, [r3, #4]
 800cf6c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800cf70:	d11d      	bne.n	800cfae <SPI_EndRxTransaction+0xa6>
 800cf72:	68fb      	ldr	r3, [r7, #12]
 800cf74:	689b      	ldr	r3, [r3, #8]
 800cf76:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cf7a:	d004      	beq.n	800cf86 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800cf7c:	68fb      	ldr	r3, [r7, #12]
 800cf7e:	689b      	ldr	r3, [r3, #8]
 800cf80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cf84:	d113      	bne.n	800cfae <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	9300      	str	r3, [sp, #0]
 800cf8a:	68bb      	ldr	r3, [r7, #8]
 800cf8c:	2200      	movs	r2, #0
 800cf8e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800cf92:	68f8      	ldr	r0, [r7, #12]
 800cf94:	f7ff ff22 	bl	800cddc <SPI_WaitFifoStateUntilTimeout>
 800cf98:	4603      	mov	r3, r0
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	d007      	beq.n	800cfae <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cf9e:	68fb      	ldr	r3, [r7, #12]
 800cfa0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cfa2:	f043 0220 	orr.w	r2, r3, #32
 800cfa6:	68fb      	ldr	r3, [r7, #12]
 800cfa8:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800cfaa:	2303      	movs	r3, #3
 800cfac:	e000      	b.n	800cfb0 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800cfae:	2300      	movs	r3, #0
}
 800cfb0:	4618      	mov	r0, r3
 800cfb2:	3710      	adds	r7, #16
 800cfb4:	46bd      	mov	sp, r7
 800cfb6:	bd80      	pop	{r7, pc}

0800cfb8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800cfb8:	b580      	push	{r7, lr}
 800cfba:	b086      	sub	sp, #24
 800cfbc:	af02      	add	r7, sp, #8
 800cfbe:	60f8      	str	r0, [r7, #12]
 800cfc0:	60b9      	str	r1, [r7, #8]
 800cfc2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	9300      	str	r3, [sp, #0]
 800cfc8:	68bb      	ldr	r3, [r7, #8]
 800cfca:	2200      	movs	r2, #0
 800cfcc:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800cfd0:	68f8      	ldr	r0, [r7, #12]
 800cfd2:	f7ff ff03 	bl	800cddc <SPI_WaitFifoStateUntilTimeout>
 800cfd6:	4603      	mov	r3, r0
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	d007      	beq.n	800cfec <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cfdc:	68fb      	ldr	r3, [r7, #12]
 800cfde:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cfe0:	f043 0220 	orr.w	r2, r3, #32
 800cfe4:	68fb      	ldr	r3, [r7, #12]
 800cfe6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800cfe8:	2303      	movs	r3, #3
 800cfea:	e027      	b.n	800d03c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	9300      	str	r3, [sp, #0]
 800cff0:	68bb      	ldr	r3, [r7, #8]
 800cff2:	2200      	movs	r2, #0
 800cff4:	2180      	movs	r1, #128	@ 0x80
 800cff6:	68f8      	ldr	r0, [r7, #12]
 800cff8:	f7ff fe68 	bl	800cccc <SPI_WaitFlagStateUntilTimeout>
 800cffc:	4603      	mov	r3, r0
 800cffe:	2b00      	cmp	r3, #0
 800d000:	d007      	beq.n	800d012 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d002:	68fb      	ldr	r3, [r7, #12]
 800d004:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d006:	f043 0220 	orr.w	r2, r3, #32
 800d00a:	68fb      	ldr	r3, [r7, #12]
 800d00c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800d00e:	2303      	movs	r3, #3
 800d010:	e014      	b.n	800d03c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	9300      	str	r3, [sp, #0]
 800d016:	68bb      	ldr	r3, [r7, #8]
 800d018:	2200      	movs	r2, #0
 800d01a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800d01e:	68f8      	ldr	r0, [r7, #12]
 800d020:	f7ff fedc 	bl	800cddc <SPI_WaitFifoStateUntilTimeout>
 800d024:	4603      	mov	r3, r0
 800d026:	2b00      	cmp	r3, #0
 800d028:	d007      	beq.n	800d03a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d02a:	68fb      	ldr	r3, [r7, #12]
 800d02c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d02e:	f043 0220 	orr.w	r2, r3, #32
 800d032:	68fb      	ldr	r3, [r7, #12]
 800d034:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800d036:	2303      	movs	r3, #3
 800d038:	e000      	b.n	800d03c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800d03a:	2300      	movs	r3, #0
}
 800d03c:	4618      	mov	r0, r3
 800d03e:	3710      	adds	r7, #16
 800d040:	46bd      	mov	sp, r7
 800d042:	bd80      	pop	{r7, pc}

0800d044 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800d044:	b580      	push	{r7, lr}
 800d046:	b082      	sub	sp, #8
 800d048:	af00      	add	r7, sp, #0
 800d04a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	2b00      	cmp	r3, #0
 800d050:	d101      	bne.n	800d056 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800d052:	2301      	movs	r3, #1
 800d054:	e0e6      	b.n	800d224 <HAL_TIM_Base_Init+0x1e0>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	681b      	ldr	r3, [r3, #0]
 800d05a:	4a74      	ldr	r2, [pc, #464]	@ (800d22c <HAL_TIM_Base_Init+0x1e8>)
 800d05c:	4293      	cmp	r3, r2
 800d05e:	d036      	beq.n	800d0ce <HAL_TIM_Base_Init+0x8a>
 800d060:	687b      	ldr	r3, [r7, #4]
 800d062:	681b      	ldr	r3, [r3, #0]
 800d064:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d068:	d031      	beq.n	800d0ce <HAL_TIM_Base_Init+0x8a>
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	681b      	ldr	r3, [r3, #0]
 800d06e:	4a70      	ldr	r2, [pc, #448]	@ (800d230 <HAL_TIM_Base_Init+0x1ec>)
 800d070:	4293      	cmp	r3, r2
 800d072:	d02c      	beq.n	800d0ce <HAL_TIM_Base_Init+0x8a>
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	681b      	ldr	r3, [r3, #0]
 800d078:	4a6e      	ldr	r2, [pc, #440]	@ (800d234 <HAL_TIM_Base_Init+0x1f0>)
 800d07a:	4293      	cmp	r3, r2
 800d07c:	d027      	beq.n	800d0ce <HAL_TIM_Base_Init+0x8a>
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	681b      	ldr	r3, [r3, #0]
 800d082:	4a6d      	ldr	r2, [pc, #436]	@ (800d238 <HAL_TIM_Base_Init+0x1f4>)
 800d084:	4293      	cmp	r3, r2
 800d086:	d022      	beq.n	800d0ce <HAL_TIM_Base_Init+0x8a>
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	681b      	ldr	r3, [r3, #0]
 800d08c:	4a6b      	ldr	r2, [pc, #428]	@ (800d23c <HAL_TIM_Base_Init+0x1f8>)
 800d08e:	4293      	cmp	r3, r2
 800d090:	d01d      	beq.n	800d0ce <HAL_TIM_Base_Init+0x8a>
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	681b      	ldr	r3, [r3, #0]
 800d096:	4a6a      	ldr	r2, [pc, #424]	@ (800d240 <HAL_TIM_Base_Init+0x1fc>)
 800d098:	4293      	cmp	r3, r2
 800d09a:	d018      	beq.n	800d0ce <HAL_TIM_Base_Init+0x8a>
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	681b      	ldr	r3, [r3, #0]
 800d0a0:	4a68      	ldr	r2, [pc, #416]	@ (800d244 <HAL_TIM_Base_Init+0x200>)
 800d0a2:	4293      	cmp	r3, r2
 800d0a4:	d013      	beq.n	800d0ce <HAL_TIM_Base_Init+0x8a>
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	681b      	ldr	r3, [r3, #0]
 800d0aa:	4a67      	ldr	r2, [pc, #412]	@ (800d248 <HAL_TIM_Base_Init+0x204>)
 800d0ac:	4293      	cmp	r3, r2
 800d0ae:	d00e      	beq.n	800d0ce <HAL_TIM_Base_Init+0x8a>
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	681b      	ldr	r3, [r3, #0]
 800d0b4:	4a65      	ldr	r2, [pc, #404]	@ (800d24c <HAL_TIM_Base_Init+0x208>)
 800d0b6:	4293      	cmp	r3, r2
 800d0b8:	d009      	beq.n	800d0ce <HAL_TIM_Base_Init+0x8a>
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	681b      	ldr	r3, [r3, #0]
 800d0be:	4a64      	ldr	r2, [pc, #400]	@ (800d250 <HAL_TIM_Base_Init+0x20c>)
 800d0c0:	4293      	cmp	r3, r2
 800d0c2:	d004      	beq.n	800d0ce <HAL_TIM_Base_Init+0x8a>
 800d0c4:	f44f 718b 	mov.w	r1, #278	@ 0x116
 800d0c8:	4862      	ldr	r0, [pc, #392]	@ (800d254 <HAL_TIM_Base_Init+0x210>)
 800d0ca:	f7fa fde1 	bl	8007c90 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	689b      	ldr	r3, [r3, #8]
 800d0d2:	2b00      	cmp	r3, #0
 800d0d4:	d014      	beq.n	800d100 <HAL_TIM_Base_Init+0xbc>
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	689b      	ldr	r3, [r3, #8]
 800d0da:	2b10      	cmp	r3, #16
 800d0dc:	d010      	beq.n	800d100 <HAL_TIM_Base_Init+0xbc>
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	689b      	ldr	r3, [r3, #8]
 800d0e2:	2b20      	cmp	r3, #32
 800d0e4:	d00c      	beq.n	800d100 <HAL_TIM_Base_Init+0xbc>
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	689b      	ldr	r3, [r3, #8]
 800d0ea:	2b40      	cmp	r3, #64	@ 0x40
 800d0ec:	d008      	beq.n	800d100 <HAL_TIM_Base_Init+0xbc>
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	689b      	ldr	r3, [r3, #8]
 800d0f2:	2b60      	cmp	r3, #96	@ 0x60
 800d0f4:	d004      	beq.n	800d100 <HAL_TIM_Base_Init+0xbc>
 800d0f6:	f240 1117 	movw	r1, #279	@ 0x117
 800d0fa:	4856      	ldr	r0, [pc, #344]	@ (800d254 <HAL_TIM_Base_Init+0x210>)
 800d0fc:	f7fa fdc8 	bl	8007c90 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	691b      	ldr	r3, [r3, #16]
 800d104:	2b00      	cmp	r3, #0
 800d106:	d00e      	beq.n	800d126 <HAL_TIM_Base_Init+0xe2>
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	691b      	ldr	r3, [r3, #16]
 800d10c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d110:	d009      	beq.n	800d126 <HAL_TIM_Base_Init+0xe2>
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	691b      	ldr	r3, [r3, #16]
 800d116:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d11a:	d004      	beq.n	800d126 <HAL_TIM_Base_Init+0xe2>
 800d11c:	f44f 718c 	mov.w	r1, #280	@ 0x118
 800d120:	484c      	ldr	r0, [pc, #304]	@ (800d254 <HAL_TIM_Base_Init+0x210>)
 800d122:	f7fa fdb5 	bl	8007c90 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	681b      	ldr	r3, [r3, #0]
 800d12a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d12e:	d004      	beq.n	800d13a <HAL_TIM_Base_Init+0xf6>
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	681b      	ldr	r3, [r3, #0]
 800d134:	4a40      	ldr	r2, [pc, #256]	@ (800d238 <HAL_TIM_Base_Init+0x1f4>)
 800d136:	4293      	cmp	r3, r2
 800d138:	d107      	bne.n	800d14a <HAL_TIM_Base_Init+0x106>
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	68db      	ldr	r3, [r3, #12]
 800d13e:	2b00      	cmp	r3, #0
 800d140:	bf14      	ite	ne
 800d142:	2301      	movne	r3, #1
 800d144:	2300      	moveq	r3, #0
 800d146:	b2db      	uxtb	r3, r3
 800d148:	e00e      	b.n	800d168 <HAL_TIM_Base_Init+0x124>
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	68db      	ldr	r3, [r3, #12]
 800d14e:	2b00      	cmp	r3, #0
 800d150:	d006      	beq.n	800d160 <HAL_TIM_Base_Init+0x11c>
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	68db      	ldr	r3, [r3, #12]
 800d156:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d15a:	d201      	bcs.n	800d160 <HAL_TIM_Base_Init+0x11c>
 800d15c:	2301      	movs	r3, #1
 800d15e:	e000      	b.n	800d162 <HAL_TIM_Base_Init+0x11e>
 800d160:	2300      	movs	r3, #0
 800d162:	f003 0301 	and.w	r3, r3, #1
 800d166:	b2db      	uxtb	r3, r3
 800d168:	2b00      	cmp	r3, #0
 800d16a:	d104      	bne.n	800d176 <HAL_TIM_Base_Init+0x132>
 800d16c:	f240 1119 	movw	r1, #281	@ 0x119
 800d170:	4838      	ldr	r0, [pc, #224]	@ (800d254 <HAL_TIM_Base_Init+0x210>)
 800d172:	f7fa fd8d 	bl	8007c90 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	699b      	ldr	r3, [r3, #24]
 800d17a:	2b00      	cmp	r3, #0
 800d17c:	d008      	beq.n	800d190 <HAL_TIM_Base_Init+0x14c>
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	699b      	ldr	r3, [r3, #24]
 800d182:	2b80      	cmp	r3, #128	@ 0x80
 800d184:	d004      	beq.n	800d190 <HAL_TIM_Base_Init+0x14c>
 800d186:	f44f 718d 	mov.w	r1, #282	@ 0x11a
 800d18a:	4832      	ldr	r0, [pc, #200]	@ (800d254 <HAL_TIM_Base_Init+0x210>)
 800d18c:	f7fa fd80 	bl	8007c90 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800d190:	687b      	ldr	r3, [r7, #4]
 800d192:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d196:	b2db      	uxtb	r3, r3
 800d198:	2b00      	cmp	r3, #0
 800d19a:	d106      	bne.n	800d1aa <HAL_TIM_Base_Init+0x166>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	2200      	movs	r2, #0
 800d1a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800d1a4:	6878      	ldr	r0, [r7, #4]
 800d1a6:	f7fb f9d1 	bl	800854c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d1aa:	687b      	ldr	r3, [r7, #4]
 800d1ac:	2202      	movs	r2, #2
 800d1ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d1b2:	687b      	ldr	r3, [r7, #4]
 800d1b4:	681a      	ldr	r2, [r3, #0]
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	3304      	adds	r3, #4
 800d1ba:	4619      	mov	r1, r3
 800d1bc:	4610      	mov	r0, r2
 800d1be:	f001 ff43 	bl	800f048 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d1c2:	687b      	ldr	r3, [r7, #4]
 800d1c4:	2201      	movs	r2, #1
 800d1c6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d1ca:	687b      	ldr	r3, [r7, #4]
 800d1cc:	2201      	movs	r2, #1
 800d1ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	2201      	movs	r2, #1
 800d1d6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	2201      	movs	r2, #1
 800d1de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	2201      	movs	r2, #1
 800d1e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	2201      	movs	r2, #1
 800d1ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	2201      	movs	r2, #1
 800d1f6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	2201      	movs	r2, #1
 800d1fe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	2201      	movs	r2, #1
 800d206:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d20a:	687b      	ldr	r3, [r7, #4]
 800d20c:	2201      	movs	r2, #1
 800d20e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	2201      	movs	r2, #1
 800d216:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	2201      	movs	r2, #1
 800d21e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800d222:	2300      	movs	r3, #0
}
 800d224:	4618      	mov	r0, r3
 800d226:	3708      	adds	r7, #8
 800d228:	46bd      	mov	sp, r7
 800d22a:	bd80      	pop	{r7, pc}
 800d22c:	40012c00 	.word	0x40012c00
 800d230:	40000400 	.word	0x40000400
 800d234:	40000800 	.word	0x40000800
 800d238:	40000c00 	.word	0x40000c00
 800d23c:	40001000 	.word	0x40001000
 800d240:	40001400 	.word	0x40001400
 800d244:	40013400 	.word	0x40013400
 800d248:	40014000 	.word	0x40014000
 800d24c:	40014400 	.word	0x40014400
 800d250:	40014800 	.word	0x40014800
 800d254:	08012bec 	.word	0x08012bec

0800d258 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800d258:	b580      	push	{r7, lr}
 800d25a:	b084      	sub	sp, #16
 800d25c:	af00      	add	r7, sp, #0
 800d25e:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	681b      	ldr	r3, [r3, #0]
 800d264:	4a4a      	ldr	r2, [pc, #296]	@ (800d390 <HAL_TIM_Base_Start_IT+0x138>)
 800d266:	4293      	cmp	r3, r2
 800d268:	d036      	beq.n	800d2d8 <HAL_TIM_Base_Start_IT+0x80>
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	681b      	ldr	r3, [r3, #0]
 800d26e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d272:	d031      	beq.n	800d2d8 <HAL_TIM_Base_Start_IT+0x80>
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	681b      	ldr	r3, [r3, #0]
 800d278:	4a46      	ldr	r2, [pc, #280]	@ (800d394 <HAL_TIM_Base_Start_IT+0x13c>)
 800d27a:	4293      	cmp	r3, r2
 800d27c:	d02c      	beq.n	800d2d8 <HAL_TIM_Base_Start_IT+0x80>
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	681b      	ldr	r3, [r3, #0]
 800d282:	4a45      	ldr	r2, [pc, #276]	@ (800d398 <HAL_TIM_Base_Start_IT+0x140>)
 800d284:	4293      	cmp	r3, r2
 800d286:	d027      	beq.n	800d2d8 <HAL_TIM_Base_Start_IT+0x80>
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	681b      	ldr	r3, [r3, #0]
 800d28c:	4a43      	ldr	r2, [pc, #268]	@ (800d39c <HAL_TIM_Base_Start_IT+0x144>)
 800d28e:	4293      	cmp	r3, r2
 800d290:	d022      	beq.n	800d2d8 <HAL_TIM_Base_Start_IT+0x80>
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	681b      	ldr	r3, [r3, #0]
 800d296:	4a42      	ldr	r2, [pc, #264]	@ (800d3a0 <HAL_TIM_Base_Start_IT+0x148>)
 800d298:	4293      	cmp	r3, r2
 800d29a:	d01d      	beq.n	800d2d8 <HAL_TIM_Base_Start_IT+0x80>
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	681b      	ldr	r3, [r3, #0]
 800d2a0:	4a40      	ldr	r2, [pc, #256]	@ (800d3a4 <HAL_TIM_Base_Start_IT+0x14c>)
 800d2a2:	4293      	cmp	r3, r2
 800d2a4:	d018      	beq.n	800d2d8 <HAL_TIM_Base_Start_IT+0x80>
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	681b      	ldr	r3, [r3, #0]
 800d2aa:	4a3f      	ldr	r2, [pc, #252]	@ (800d3a8 <HAL_TIM_Base_Start_IT+0x150>)
 800d2ac:	4293      	cmp	r3, r2
 800d2ae:	d013      	beq.n	800d2d8 <HAL_TIM_Base_Start_IT+0x80>
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	681b      	ldr	r3, [r3, #0]
 800d2b4:	4a3d      	ldr	r2, [pc, #244]	@ (800d3ac <HAL_TIM_Base_Start_IT+0x154>)
 800d2b6:	4293      	cmp	r3, r2
 800d2b8:	d00e      	beq.n	800d2d8 <HAL_TIM_Base_Start_IT+0x80>
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	681b      	ldr	r3, [r3, #0]
 800d2be:	4a3c      	ldr	r2, [pc, #240]	@ (800d3b0 <HAL_TIM_Base_Start_IT+0x158>)
 800d2c0:	4293      	cmp	r3, r2
 800d2c2:	d009      	beq.n	800d2d8 <HAL_TIM_Base_Start_IT+0x80>
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	681b      	ldr	r3, [r3, #0]
 800d2c8:	4a3a      	ldr	r2, [pc, #232]	@ (800d3b4 <HAL_TIM_Base_Start_IT+0x15c>)
 800d2ca:	4293      	cmp	r3, r2
 800d2cc:	d004      	beq.n	800d2d8 <HAL_TIM_Base_Start_IT+0x80>
 800d2ce:	f240 11d3 	movw	r1, #467	@ 0x1d3
 800d2d2:	4839      	ldr	r0, [pc, #228]	@ (800d3b8 <HAL_TIM_Base_Start_IT+0x160>)
 800d2d4:	f7fa fcdc 	bl	8007c90 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d2de:	b2db      	uxtb	r3, r3
 800d2e0:	2b01      	cmp	r3, #1
 800d2e2:	d001      	beq.n	800d2e8 <HAL_TIM_Base_Start_IT+0x90>
  {
    return HAL_ERROR;
 800d2e4:	2301      	movs	r3, #1
 800d2e6:	e04f      	b.n	800d388 <HAL_TIM_Base_Start_IT+0x130>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	2202      	movs	r2, #2
 800d2ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	681b      	ldr	r3, [r3, #0]
 800d2f4:	68da      	ldr	r2, [r3, #12]
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	681b      	ldr	r3, [r3, #0]
 800d2fa:	f042 0201 	orr.w	r2, r2, #1
 800d2fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	681b      	ldr	r3, [r3, #0]
 800d304:	4a22      	ldr	r2, [pc, #136]	@ (800d390 <HAL_TIM_Base_Start_IT+0x138>)
 800d306:	4293      	cmp	r3, r2
 800d308:	d01d      	beq.n	800d346 <HAL_TIM_Base_Start_IT+0xee>
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	681b      	ldr	r3, [r3, #0]
 800d30e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d312:	d018      	beq.n	800d346 <HAL_TIM_Base_Start_IT+0xee>
 800d314:	687b      	ldr	r3, [r7, #4]
 800d316:	681b      	ldr	r3, [r3, #0]
 800d318:	4a1e      	ldr	r2, [pc, #120]	@ (800d394 <HAL_TIM_Base_Start_IT+0x13c>)
 800d31a:	4293      	cmp	r3, r2
 800d31c:	d013      	beq.n	800d346 <HAL_TIM_Base_Start_IT+0xee>
 800d31e:	687b      	ldr	r3, [r7, #4]
 800d320:	681b      	ldr	r3, [r3, #0]
 800d322:	4a1d      	ldr	r2, [pc, #116]	@ (800d398 <HAL_TIM_Base_Start_IT+0x140>)
 800d324:	4293      	cmp	r3, r2
 800d326:	d00e      	beq.n	800d346 <HAL_TIM_Base_Start_IT+0xee>
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	681b      	ldr	r3, [r3, #0]
 800d32c:	4a1b      	ldr	r2, [pc, #108]	@ (800d39c <HAL_TIM_Base_Start_IT+0x144>)
 800d32e:	4293      	cmp	r3, r2
 800d330:	d009      	beq.n	800d346 <HAL_TIM_Base_Start_IT+0xee>
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	681b      	ldr	r3, [r3, #0]
 800d336:	4a1c      	ldr	r2, [pc, #112]	@ (800d3a8 <HAL_TIM_Base_Start_IT+0x150>)
 800d338:	4293      	cmp	r3, r2
 800d33a:	d004      	beq.n	800d346 <HAL_TIM_Base_Start_IT+0xee>
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	681b      	ldr	r3, [r3, #0]
 800d340:	4a1a      	ldr	r2, [pc, #104]	@ (800d3ac <HAL_TIM_Base_Start_IT+0x154>)
 800d342:	4293      	cmp	r3, r2
 800d344:	d115      	bne.n	800d372 <HAL_TIM_Base_Start_IT+0x11a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	681b      	ldr	r3, [r3, #0]
 800d34a:	689a      	ldr	r2, [r3, #8]
 800d34c:	4b1b      	ldr	r3, [pc, #108]	@ (800d3bc <HAL_TIM_Base_Start_IT+0x164>)
 800d34e:	4013      	ands	r3, r2
 800d350:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d352:	68fb      	ldr	r3, [r7, #12]
 800d354:	2b06      	cmp	r3, #6
 800d356:	d015      	beq.n	800d384 <HAL_TIM_Base_Start_IT+0x12c>
 800d358:	68fb      	ldr	r3, [r7, #12]
 800d35a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d35e:	d011      	beq.n	800d384 <HAL_TIM_Base_Start_IT+0x12c>
    {
      __HAL_TIM_ENABLE(htim);
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	681b      	ldr	r3, [r3, #0]
 800d364:	681a      	ldr	r2, [r3, #0]
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	681b      	ldr	r3, [r3, #0]
 800d36a:	f042 0201 	orr.w	r2, r2, #1
 800d36e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d370:	e008      	b.n	800d384 <HAL_TIM_Base_Start_IT+0x12c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	681b      	ldr	r3, [r3, #0]
 800d376:	681a      	ldr	r2, [r3, #0]
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	681b      	ldr	r3, [r3, #0]
 800d37c:	f042 0201 	orr.w	r2, r2, #1
 800d380:	601a      	str	r2, [r3, #0]
 800d382:	e000      	b.n	800d386 <HAL_TIM_Base_Start_IT+0x12e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d384:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800d386:	2300      	movs	r3, #0
}
 800d388:	4618      	mov	r0, r3
 800d38a:	3710      	adds	r7, #16
 800d38c:	46bd      	mov	sp, r7
 800d38e:	bd80      	pop	{r7, pc}
 800d390:	40012c00 	.word	0x40012c00
 800d394:	40000400 	.word	0x40000400
 800d398:	40000800 	.word	0x40000800
 800d39c:	40000c00 	.word	0x40000c00
 800d3a0:	40001000 	.word	0x40001000
 800d3a4:	40001400 	.word	0x40001400
 800d3a8:	40013400 	.word	0x40013400
 800d3ac:	40014000 	.word	0x40014000
 800d3b0:	40014400 	.word	0x40014400
 800d3b4:	40014800 	.word	0x40014800
 800d3b8:	08012bec 	.word	0x08012bec
 800d3bc:	00010007 	.word	0x00010007

0800d3c0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800d3c0:	b580      	push	{r7, lr}
 800d3c2:	b082      	sub	sp, #8
 800d3c4:	af00      	add	r7, sp, #0
 800d3c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	681b      	ldr	r3, [r3, #0]
 800d3cc:	4a31      	ldr	r2, [pc, #196]	@ (800d494 <HAL_TIM_Base_Stop_IT+0xd4>)
 800d3ce:	4293      	cmp	r3, r2
 800d3d0:	d036      	beq.n	800d440 <HAL_TIM_Base_Stop_IT+0x80>
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	681b      	ldr	r3, [r3, #0]
 800d3d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d3da:	d031      	beq.n	800d440 <HAL_TIM_Base_Stop_IT+0x80>
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	681b      	ldr	r3, [r3, #0]
 800d3e0:	4a2d      	ldr	r2, [pc, #180]	@ (800d498 <HAL_TIM_Base_Stop_IT+0xd8>)
 800d3e2:	4293      	cmp	r3, r2
 800d3e4:	d02c      	beq.n	800d440 <HAL_TIM_Base_Stop_IT+0x80>
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	681b      	ldr	r3, [r3, #0]
 800d3ea:	4a2c      	ldr	r2, [pc, #176]	@ (800d49c <HAL_TIM_Base_Stop_IT+0xdc>)
 800d3ec:	4293      	cmp	r3, r2
 800d3ee:	d027      	beq.n	800d440 <HAL_TIM_Base_Stop_IT+0x80>
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	681b      	ldr	r3, [r3, #0]
 800d3f4:	4a2a      	ldr	r2, [pc, #168]	@ (800d4a0 <HAL_TIM_Base_Stop_IT+0xe0>)
 800d3f6:	4293      	cmp	r3, r2
 800d3f8:	d022      	beq.n	800d440 <HAL_TIM_Base_Stop_IT+0x80>
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	681b      	ldr	r3, [r3, #0]
 800d3fe:	4a29      	ldr	r2, [pc, #164]	@ (800d4a4 <HAL_TIM_Base_Stop_IT+0xe4>)
 800d400:	4293      	cmp	r3, r2
 800d402:	d01d      	beq.n	800d440 <HAL_TIM_Base_Stop_IT+0x80>
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	681b      	ldr	r3, [r3, #0]
 800d408:	4a27      	ldr	r2, [pc, #156]	@ (800d4a8 <HAL_TIM_Base_Stop_IT+0xe8>)
 800d40a:	4293      	cmp	r3, r2
 800d40c:	d018      	beq.n	800d440 <HAL_TIM_Base_Stop_IT+0x80>
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	681b      	ldr	r3, [r3, #0]
 800d412:	4a26      	ldr	r2, [pc, #152]	@ (800d4ac <HAL_TIM_Base_Stop_IT+0xec>)
 800d414:	4293      	cmp	r3, r2
 800d416:	d013      	beq.n	800d440 <HAL_TIM_Base_Stop_IT+0x80>
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	681b      	ldr	r3, [r3, #0]
 800d41c:	4a24      	ldr	r2, [pc, #144]	@ (800d4b0 <HAL_TIM_Base_Stop_IT+0xf0>)
 800d41e:	4293      	cmp	r3, r2
 800d420:	d00e      	beq.n	800d440 <HAL_TIM_Base_Stop_IT+0x80>
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	681b      	ldr	r3, [r3, #0]
 800d426:	4a23      	ldr	r2, [pc, #140]	@ (800d4b4 <HAL_TIM_Base_Stop_IT+0xf4>)
 800d428:	4293      	cmp	r3, r2
 800d42a:	d009      	beq.n	800d440 <HAL_TIM_Base_Stop_IT+0x80>
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	681b      	ldr	r3, [r3, #0]
 800d430:	4a21      	ldr	r2, [pc, #132]	@ (800d4b8 <HAL_TIM_Base_Stop_IT+0xf8>)
 800d432:	4293      	cmp	r3, r2
 800d434:	d004      	beq.n	800d440 <HAL_TIM_Base_Stop_IT+0x80>
 800d436:	f240 11fb 	movw	r1, #507	@ 0x1fb
 800d43a:	4820      	ldr	r0, [pc, #128]	@ (800d4bc <HAL_TIM_Base_Stop_IT+0xfc>)
 800d43c:	f7fa fc28 	bl	8007c90 <assert_failed>

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	681b      	ldr	r3, [r3, #0]
 800d444:	68da      	ldr	r2, [r3, #12]
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	681b      	ldr	r3, [r3, #0]
 800d44a:	f022 0201 	bic.w	r2, r2, #1
 800d44e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	681b      	ldr	r3, [r3, #0]
 800d454:	6a1a      	ldr	r2, [r3, #32]
 800d456:	f241 1311 	movw	r3, #4369	@ 0x1111
 800d45a:	4013      	ands	r3, r2
 800d45c:	2b00      	cmp	r3, #0
 800d45e:	d10f      	bne.n	800d480 <HAL_TIM_Base_Stop_IT+0xc0>
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	681b      	ldr	r3, [r3, #0]
 800d464:	6a1a      	ldr	r2, [r3, #32]
 800d466:	f240 4344 	movw	r3, #1092	@ 0x444
 800d46a:	4013      	ands	r3, r2
 800d46c:	2b00      	cmp	r3, #0
 800d46e:	d107      	bne.n	800d480 <HAL_TIM_Base_Stop_IT+0xc0>
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	681b      	ldr	r3, [r3, #0]
 800d474:	681a      	ldr	r2, [r3, #0]
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	681b      	ldr	r3, [r3, #0]
 800d47a:	f022 0201 	bic.w	r2, r2, #1
 800d47e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	2201      	movs	r2, #1
 800d484:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800d488:	2300      	movs	r3, #0
}
 800d48a:	4618      	mov	r0, r3
 800d48c:	3708      	adds	r7, #8
 800d48e:	46bd      	mov	sp, r7
 800d490:	bd80      	pop	{r7, pc}
 800d492:	bf00      	nop
 800d494:	40012c00 	.word	0x40012c00
 800d498:	40000400 	.word	0x40000400
 800d49c:	40000800 	.word	0x40000800
 800d4a0:	40000c00 	.word	0x40000c00
 800d4a4:	40001000 	.word	0x40001000
 800d4a8:	40001400 	.word	0x40001400
 800d4ac:	40013400 	.word	0x40013400
 800d4b0:	40014000 	.word	0x40014000
 800d4b4:	40014400 	.word	0x40014400
 800d4b8:	40014800 	.word	0x40014800
 800d4bc:	08012bec 	.word	0x08012bec

0800d4c0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800d4c0:	b580      	push	{r7, lr}
 800d4c2:	b082      	sub	sp, #8
 800d4c4:	af00      	add	r7, sp, #0
 800d4c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	2b00      	cmp	r3, #0
 800d4cc:	d101      	bne.n	800d4d2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800d4ce:	2301      	movs	r3, #1
 800d4d0:	e0e6      	b.n	800d6a0 <HAL_TIM_PWM_Init+0x1e0>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	681b      	ldr	r3, [r3, #0]
 800d4d6:	4a74      	ldr	r2, [pc, #464]	@ (800d6a8 <HAL_TIM_PWM_Init+0x1e8>)
 800d4d8:	4293      	cmp	r3, r2
 800d4da:	d036      	beq.n	800d54a <HAL_TIM_PWM_Init+0x8a>
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	681b      	ldr	r3, [r3, #0]
 800d4e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d4e4:	d031      	beq.n	800d54a <HAL_TIM_PWM_Init+0x8a>
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	681b      	ldr	r3, [r3, #0]
 800d4ea:	4a70      	ldr	r2, [pc, #448]	@ (800d6ac <HAL_TIM_PWM_Init+0x1ec>)
 800d4ec:	4293      	cmp	r3, r2
 800d4ee:	d02c      	beq.n	800d54a <HAL_TIM_PWM_Init+0x8a>
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	681b      	ldr	r3, [r3, #0]
 800d4f4:	4a6e      	ldr	r2, [pc, #440]	@ (800d6b0 <HAL_TIM_PWM_Init+0x1f0>)
 800d4f6:	4293      	cmp	r3, r2
 800d4f8:	d027      	beq.n	800d54a <HAL_TIM_PWM_Init+0x8a>
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	681b      	ldr	r3, [r3, #0]
 800d4fe:	4a6d      	ldr	r2, [pc, #436]	@ (800d6b4 <HAL_TIM_PWM_Init+0x1f4>)
 800d500:	4293      	cmp	r3, r2
 800d502:	d022      	beq.n	800d54a <HAL_TIM_PWM_Init+0x8a>
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	681b      	ldr	r3, [r3, #0]
 800d508:	4a6b      	ldr	r2, [pc, #428]	@ (800d6b8 <HAL_TIM_PWM_Init+0x1f8>)
 800d50a:	4293      	cmp	r3, r2
 800d50c:	d01d      	beq.n	800d54a <HAL_TIM_PWM_Init+0x8a>
 800d50e:	687b      	ldr	r3, [r7, #4]
 800d510:	681b      	ldr	r3, [r3, #0]
 800d512:	4a6a      	ldr	r2, [pc, #424]	@ (800d6bc <HAL_TIM_PWM_Init+0x1fc>)
 800d514:	4293      	cmp	r3, r2
 800d516:	d018      	beq.n	800d54a <HAL_TIM_PWM_Init+0x8a>
 800d518:	687b      	ldr	r3, [r7, #4]
 800d51a:	681b      	ldr	r3, [r3, #0]
 800d51c:	4a68      	ldr	r2, [pc, #416]	@ (800d6c0 <HAL_TIM_PWM_Init+0x200>)
 800d51e:	4293      	cmp	r3, r2
 800d520:	d013      	beq.n	800d54a <HAL_TIM_PWM_Init+0x8a>
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	681b      	ldr	r3, [r3, #0]
 800d526:	4a67      	ldr	r2, [pc, #412]	@ (800d6c4 <HAL_TIM_PWM_Init+0x204>)
 800d528:	4293      	cmp	r3, r2
 800d52a:	d00e      	beq.n	800d54a <HAL_TIM_PWM_Init+0x8a>
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	681b      	ldr	r3, [r3, #0]
 800d530:	4a65      	ldr	r2, [pc, #404]	@ (800d6c8 <HAL_TIM_PWM_Init+0x208>)
 800d532:	4293      	cmp	r3, r2
 800d534:	d009      	beq.n	800d54a <HAL_TIM_PWM_Init+0x8a>
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	681b      	ldr	r3, [r3, #0]
 800d53a:	4a64      	ldr	r2, [pc, #400]	@ (800d6cc <HAL_TIM_PWM_Init+0x20c>)
 800d53c:	4293      	cmp	r3, r2
 800d53e:	d004      	beq.n	800d54a <HAL_TIM_PWM_Init+0x8a>
 800d540:	f240 5133 	movw	r1, #1331	@ 0x533
 800d544:	4862      	ldr	r0, [pc, #392]	@ (800d6d0 <HAL_TIM_PWM_Init+0x210>)
 800d546:	f7fa fba3 	bl	8007c90 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	689b      	ldr	r3, [r3, #8]
 800d54e:	2b00      	cmp	r3, #0
 800d550:	d014      	beq.n	800d57c <HAL_TIM_PWM_Init+0xbc>
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	689b      	ldr	r3, [r3, #8]
 800d556:	2b10      	cmp	r3, #16
 800d558:	d010      	beq.n	800d57c <HAL_TIM_PWM_Init+0xbc>
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	689b      	ldr	r3, [r3, #8]
 800d55e:	2b20      	cmp	r3, #32
 800d560:	d00c      	beq.n	800d57c <HAL_TIM_PWM_Init+0xbc>
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	689b      	ldr	r3, [r3, #8]
 800d566:	2b40      	cmp	r3, #64	@ 0x40
 800d568:	d008      	beq.n	800d57c <HAL_TIM_PWM_Init+0xbc>
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	689b      	ldr	r3, [r3, #8]
 800d56e:	2b60      	cmp	r3, #96	@ 0x60
 800d570:	d004      	beq.n	800d57c <HAL_TIM_PWM_Init+0xbc>
 800d572:	f240 5134 	movw	r1, #1332	@ 0x534
 800d576:	4856      	ldr	r0, [pc, #344]	@ (800d6d0 <HAL_TIM_PWM_Init+0x210>)
 800d578:	f7fa fb8a 	bl	8007c90 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	691b      	ldr	r3, [r3, #16]
 800d580:	2b00      	cmp	r3, #0
 800d582:	d00e      	beq.n	800d5a2 <HAL_TIM_PWM_Init+0xe2>
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	691b      	ldr	r3, [r3, #16]
 800d588:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d58c:	d009      	beq.n	800d5a2 <HAL_TIM_PWM_Init+0xe2>
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	691b      	ldr	r3, [r3, #16]
 800d592:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d596:	d004      	beq.n	800d5a2 <HAL_TIM_PWM_Init+0xe2>
 800d598:	f240 5135 	movw	r1, #1333	@ 0x535
 800d59c:	484c      	ldr	r0, [pc, #304]	@ (800d6d0 <HAL_TIM_PWM_Init+0x210>)
 800d59e:	f7fa fb77 	bl	8007c90 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	681b      	ldr	r3, [r3, #0]
 800d5a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d5aa:	d004      	beq.n	800d5b6 <HAL_TIM_PWM_Init+0xf6>
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	681b      	ldr	r3, [r3, #0]
 800d5b0:	4a40      	ldr	r2, [pc, #256]	@ (800d6b4 <HAL_TIM_PWM_Init+0x1f4>)
 800d5b2:	4293      	cmp	r3, r2
 800d5b4:	d107      	bne.n	800d5c6 <HAL_TIM_PWM_Init+0x106>
 800d5b6:	687b      	ldr	r3, [r7, #4]
 800d5b8:	68db      	ldr	r3, [r3, #12]
 800d5ba:	2b00      	cmp	r3, #0
 800d5bc:	bf14      	ite	ne
 800d5be:	2301      	movne	r3, #1
 800d5c0:	2300      	moveq	r3, #0
 800d5c2:	b2db      	uxtb	r3, r3
 800d5c4:	e00e      	b.n	800d5e4 <HAL_TIM_PWM_Init+0x124>
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	68db      	ldr	r3, [r3, #12]
 800d5ca:	2b00      	cmp	r3, #0
 800d5cc:	d006      	beq.n	800d5dc <HAL_TIM_PWM_Init+0x11c>
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	68db      	ldr	r3, [r3, #12]
 800d5d2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d5d6:	d201      	bcs.n	800d5dc <HAL_TIM_PWM_Init+0x11c>
 800d5d8:	2301      	movs	r3, #1
 800d5da:	e000      	b.n	800d5de <HAL_TIM_PWM_Init+0x11e>
 800d5dc:	2300      	movs	r3, #0
 800d5de:	f003 0301 	and.w	r3, r3, #1
 800d5e2:	b2db      	uxtb	r3, r3
 800d5e4:	2b00      	cmp	r3, #0
 800d5e6:	d104      	bne.n	800d5f2 <HAL_TIM_PWM_Init+0x132>
 800d5e8:	f240 5136 	movw	r1, #1334	@ 0x536
 800d5ec:	4838      	ldr	r0, [pc, #224]	@ (800d6d0 <HAL_TIM_PWM_Init+0x210>)
 800d5ee:	f7fa fb4f 	bl	8007c90 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	699b      	ldr	r3, [r3, #24]
 800d5f6:	2b00      	cmp	r3, #0
 800d5f8:	d008      	beq.n	800d60c <HAL_TIM_PWM_Init+0x14c>
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	699b      	ldr	r3, [r3, #24]
 800d5fe:	2b80      	cmp	r3, #128	@ 0x80
 800d600:	d004      	beq.n	800d60c <HAL_TIM_PWM_Init+0x14c>
 800d602:	f240 5137 	movw	r1, #1335	@ 0x537
 800d606:	4832      	ldr	r0, [pc, #200]	@ (800d6d0 <HAL_TIM_PWM_Init+0x210>)
 800d608:	f7fa fb42 	bl	8007c90 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d612:	b2db      	uxtb	r3, r3
 800d614:	2b00      	cmp	r3, #0
 800d616:	d106      	bne.n	800d626 <HAL_TIM_PWM_Init+0x166>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	2200      	movs	r2, #0
 800d61c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800d620:	6878      	ldr	r0, [r7, #4]
 800d622:	f000 f857 	bl	800d6d4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	2202      	movs	r2, #2
 800d62a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	681a      	ldr	r2, [r3, #0]
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	3304      	adds	r3, #4
 800d636:	4619      	mov	r1, r3
 800d638:	4610      	mov	r0, r2
 800d63a:	f001 fd05 	bl	800f048 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	2201      	movs	r2, #1
 800d642:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	2201      	movs	r2, #1
 800d64a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	2201      	movs	r2, #1
 800d652:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	2201      	movs	r2, #1
 800d65a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	2201      	movs	r2, #1
 800d662:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	2201      	movs	r2, #1
 800d66a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	2201      	movs	r2, #1
 800d672:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d676:	687b      	ldr	r3, [r7, #4]
 800d678:	2201      	movs	r2, #1
 800d67a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	2201      	movs	r2, #1
 800d682:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	2201      	movs	r2, #1
 800d68a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	2201      	movs	r2, #1
 800d692:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	2201      	movs	r2, #1
 800d69a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800d69e:	2300      	movs	r3, #0
}
 800d6a0:	4618      	mov	r0, r3
 800d6a2:	3708      	adds	r7, #8
 800d6a4:	46bd      	mov	sp, r7
 800d6a6:	bd80      	pop	{r7, pc}
 800d6a8:	40012c00 	.word	0x40012c00
 800d6ac:	40000400 	.word	0x40000400
 800d6b0:	40000800 	.word	0x40000800
 800d6b4:	40000c00 	.word	0x40000c00
 800d6b8:	40001000 	.word	0x40001000
 800d6bc:	40001400 	.word	0x40001400
 800d6c0:	40013400 	.word	0x40013400
 800d6c4:	40014000 	.word	0x40014000
 800d6c8:	40014400 	.word	0x40014400
 800d6cc:	40014800 	.word	0x40014800
 800d6d0:	08012bec 	.word	0x08012bec

0800d6d4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800d6d4:	b480      	push	{r7}
 800d6d6:	b083      	sub	sp, #12
 800d6d8:	af00      	add	r7, sp, #0
 800d6da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800d6dc:	bf00      	nop
 800d6de:	370c      	adds	r7, #12
 800d6e0:	46bd      	mov	sp, r7
 800d6e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6e6:	4770      	bx	lr

0800d6e8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d6e8:	b580      	push	{r7, lr}
 800d6ea:	b084      	sub	sp, #16
 800d6ec:	af00      	add	r7, sp, #0
 800d6ee:	6078      	str	r0, [r7, #4]
 800d6f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	681b      	ldr	r3, [r3, #0]
 800d6f6:	4a85      	ldr	r2, [pc, #532]	@ (800d90c <HAL_TIM_PWM_Start+0x224>)
 800d6f8:	4293      	cmp	r3, r2
 800d6fa:	d115      	bne.n	800d728 <HAL_TIM_PWM_Start+0x40>
 800d6fc:	683b      	ldr	r3, [r7, #0]
 800d6fe:	2b00      	cmp	r3, #0
 800d700:	f000 808d 	beq.w	800d81e <HAL_TIM_PWM_Start+0x136>
 800d704:	683b      	ldr	r3, [r7, #0]
 800d706:	2b04      	cmp	r3, #4
 800d708:	f000 8089 	beq.w	800d81e <HAL_TIM_PWM_Start+0x136>
 800d70c:	683b      	ldr	r3, [r7, #0]
 800d70e:	2b08      	cmp	r3, #8
 800d710:	f000 8085 	beq.w	800d81e <HAL_TIM_PWM_Start+0x136>
 800d714:	683b      	ldr	r3, [r7, #0]
 800d716:	2b0c      	cmp	r3, #12
 800d718:	f000 8081 	beq.w	800d81e <HAL_TIM_PWM_Start+0x136>
 800d71c:	683b      	ldr	r3, [r7, #0]
 800d71e:	2b10      	cmp	r3, #16
 800d720:	d07d      	beq.n	800d81e <HAL_TIM_PWM_Start+0x136>
 800d722:	683b      	ldr	r3, [r7, #0]
 800d724:	2b14      	cmp	r3, #20
 800d726:	d07a      	beq.n	800d81e <HAL_TIM_PWM_Start+0x136>
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	681b      	ldr	r3, [r3, #0]
 800d72c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d730:	d10b      	bne.n	800d74a <HAL_TIM_PWM_Start+0x62>
 800d732:	683b      	ldr	r3, [r7, #0]
 800d734:	2b00      	cmp	r3, #0
 800d736:	d072      	beq.n	800d81e <HAL_TIM_PWM_Start+0x136>
 800d738:	683b      	ldr	r3, [r7, #0]
 800d73a:	2b04      	cmp	r3, #4
 800d73c:	d06f      	beq.n	800d81e <HAL_TIM_PWM_Start+0x136>
 800d73e:	683b      	ldr	r3, [r7, #0]
 800d740:	2b08      	cmp	r3, #8
 800d742:	d06c      	beq.n	800d81e <HAL_TIM_PWM_Start+0x136>
 800d744:	683b      	ldr	r3, [r7, #0]
 800d746:	2b0c      	cmp	r3, #12
 800d748:	d069      	beq.n	800d81e <HAL_TIM_PWM_Start+0x136>
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	681b      	ldr	r3, [r3, #0]
 800d74e:	4a70      	ldr	r2, [pc, #448]	@ (800d910 <HAL_TIM_PWM_Start+0x228>)
 800d750:	4293      	cmp	r3, r2
 800d752:	d10b      	bne.n	800d76c <HAL_TIM_PWM_Start+0x84>
 800d754:	683b      	ldr	r3, [r7, #0]
 800d756:	2b00      	cmp	r3, #0
 800d758:	d061      	beq.n	800d81e <HAL_TIM_PWM_Start+0x136>
 800d75a:	683b      	ldr	r3, [r7, #0]
 800d75c:	2b04      	cmp	r3, #4
 800d75e:	d05e      	beq.n	800d81e <HAL_TIM_PWM_Start+0x136>
 800d760:	683b      	ldr	r3, [r7, #0]
 800d762:	2b08      	cmp	r3, #8
 800d764:	d05b      	beq.n	800d81e <HAL_TIM_PWM_Start+0x136>
 800d766:	683b      	ldr	r3, [r7, #0]
 800d768:	2b0c      	cmp	r3, #12
 800d76a:	d058      	beq.n	800d81e <HAL_TIM_PWM_Start+0x136>
 800d76c:	687b      	ldr	r3, [r7, #4]
 800d76e:	681b      	ldr	r3, [r3, #0]
 800d770:	4a68      	ldr	r2, [pc, #416]	@ (800d914 <HAL_TIM_PWM_Start+0x22c>)
 800d772:	4293      	cmp	r3, r2
 800d774:	d10b      	bne.n	800d78e <HAL_TIM_PWM_Start+0xa6>
 800d776:	683b      	ldr	r3, [r7, #0]
 800d778:	2b00      	cmp	r3, #0
 800d77a:	d050      	beq.n	800d81e <HAL_TIM_PWM_Start+0x136>
 800d77c:	683b      	ldr	r3, [r7, #0]
 800d77e:	2b04      	cmp	r3, #4
 800d780:	d04d      	beq.n	800d81e <HAL_TIM_PWM_Start+0x136>
 800d782:	683b      	ldr	r3, [r7, #0]
 800d784:	2b08      	cmp	r3, #8
 800d786:	d04a      	beq.n	800d81e <HAL_TIM_PWM_Start+0x136>
 800d788:	683b      	ldr	r3, [r7, #0]
 800d78a:	2b0c      	cmp	r3, #12
 800d78c:	d047      	beq.n	800d81e <HAL_TIM_PWM_Start+0x136>
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	681b      	ldr	r3, [r3, #0]
 800d792:	4a61      	ldr	r2, [pc, #388]	@ (800d918 <HAL_TIM_PWM_Start+0x230>)
 800d794:	4293      	cmp	r3, r2
 800d796:	d10b      	bne.n	800d7b0 <HAL_TIM_PWM_Start+0xc8>
 800d798:	683b      	ldr	r3, [r7, #0]
 800d79a:	2b00      	cmp	r3, #0
 800d79c:	d03f      	beq.n	800d81e <HAL_TIM_PWM_Start+0x136>
 800d79e:	683b      	ldr	r3, [r7, #0]
 800d7a0:	2b04      	cmp	r3, #4
 800d7a2:	d03c      	beq.n	800d81e <HAL_TIM_PWM_Start+0x136>
 800d7a4:	683b      	ldr	r3, [r7, #0]
 800d7a6:	2b08      	cmp	r3, #8
 800d7a8:	d039      	beq.n	800d81e <HAL_TIM_PWM_Start+0x136>
 800d7aa:	683b      	ldr	r3, [r7, #0]
 800d7ac:	2b0c      	cmp	r3, #12
 800d7ae:	d036      	beq.n	800d81e <HAL_TIM_PWM_Start+0x136>
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	681b      	ldr	r3, [r3, #0]
 800d7b4:	4a59      	ldr	r2, [pc, #356]	@ (800d91c <HAL_TIM_PWM_Start+0x234>)
 800d7b6:	4293      	cmp	r3, r2
 800d7b8:	d111      	bne.n	800d7de <HAL_TIM_PWM_Start+0xf6>
 800d7ba:	683b      	ldr	r3, [r7, #0]
 800d7bc:	2b00      	cmp	r3, #0
 800d7be:	d02e      	beq.n	800d81e <HAL_TIM_PWM_Start+0x136>
 800d7c0:	683b      	ldr	r3, [r7, #0]
 800d7c2:	2b04      	cmp	r3, #4
 800d7c4:	d02b      	beq.n	800d81e <HAL_TIM_PWM_Start+0x136>
 800d7c6:	683b      	ldr	r3, [r7, #0]
 800d7c8:	2b08      	cmp	r3, #8
 800d7ca:	d028      	beq.n	800d81e <HAL_TIM_PWM_Start+0x136>
 800d7cc:	683b      	ldr	r3, [r7, #0]
 800d7ce:	2b0c      	cmp	r3, #12
 800d7d0:	d025      	beq.n	800d81e <HAL_TIM_PWM_Start+0x136>
 800d7d2:	683b      	ldr	r3, [r7, #0]
 800d7d4:	2b10      	cmp	r3, #16
 800d7d6:	d022      	beq.n	800d81e <HAL_TIM_PWM_Start+0x136>
 800d7d8:	683b      	ldr	r3, [r7, #0]
 800d7da:	2b14      	cmp	r3, #20
 800d7dc:	d01f      	beq.n	800d81e <HAL_TIM_PWM_Start+0x136>
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	681b      	ldr	r3, [r3, #0]
 800d7e2:	4a4f      	ldr	r2, [pc, #316]	@ (800d920 <HAL_TIM_PWM_Start+0x238>)
 800d7e4:	4293      	cmp	r3, r2
 800d7e6:	d105      	bne.n	800d7f4 <HAL_TIM_PWM_Start+0x10c>
 800d7e8:	683b      	ldr	r3, [r7, #0]
 800d7ea:	2b00      	cmp	r3, #0
 800d7ec:	d017      	beq.n	800d81e <HAL_TIM_PWM_Start+0x136>
 800d7ee:	683b      	ldr	r3, [r7, #0]
 800d7f0:	2b04      	cmp	r3, #4
 800d7f2:	d014      	beq.n	800d81e <HAL_TIM_PWM_Start+0x136>
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	681b      	ldr	r3, [r3, #0]
 800d7f8:	4a4a      	ldr	r2, [pc, #296]	@ (800d924 <HAL_TIM_PWM_Start+0x23c>)
 800d7fa:	4293      	cmp	r3, r2
 800d7fc:	d102      	bne.n	800d804 <HAL_TIM_PWM_Start+0x11c>
 800d7fe:	683b      	ldr	r3, [r7, #0]
 800d800:	2b00      	cmp	r3, #0
 800d802:	d00c      	beq.n	800d81e <HAL_TIM_PWM_Start+0x136>
 800d804:	687b      	ldr	r3, [r7, #4]
 800d806:	681b      	ldr	r3, [r3, #0]
 800d808:	4a47      	ldr	r2, [pc, #284]	@ (800d928 <HAL_TIM_PWM_Start+0x240>)
 800d80a:	4293      	cmp	r3, r2
 800d80c:	d102      	bne.n	800d814 <HAL_TIM_PWM_Start+0x12c>
 800d80e:	683b      	ldr	r3, [r7, #0]
 800d810:	2b00      	cmp	r3, #0
 800d812:	d004      	beq.n	800d81e <HAL_TIM_PWM_Start+0x136>
 800d814:	f240 51bc 	movw	r1, #1468	@ 0x5bc
 800d818:	4844      	ldr	r0, [pc, #272]	@ (800d92c <HAL_TIM_PWM_Start+0x244>)
 800d81a:	f7fa fa39 	bl	8007c90 <assert_failed>

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800d81e:	683b      	ldr	r3, [r7, #0]
 800d820:	2b00      	cmp	r3, #0
 800d822:	d109      	bne.n	800d838 <HAL_TIM_PWM_Start+0x150>
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800d82a:	b2db      	uxtb	r3, r3
 800d82c:	2b01      	cmp	r3, #1
 800d82e:	bf14      	ite	ne
 800d830:	2301      	movne	r3, #1
 800d832:	2300      	moveq	r3, #0
 800d834:	b2db      	uxtb	r3, r3
 800d836:	e03c      	b.n	800d8b2 <HAL_TIM_PWM_Start+0x1ca>
 800d838:	683b      	ldr	r3, [r7, #0]
 800d83a:	2b04      	cmp	r3, #4
 800d83c:	d109      	bne.n	800d852 <HAL_TIM_PWM_Start+0x16a>
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800d844:	b2db      	uxtb	r3, r3
 800d846:	2b01      	cmp	r3, #1
 800d848:	bf14      	ite	ne
 800d84a:	2301      	movne	r3, #1
 800d84c:	2300      	moveq	r3, #0
 800d84e:	b2db      	uxtb	r3, r3
 800d850:	e02f      	b.n	800d8b2 <HAL_TIM_PWM_Start+0x1ca>
 800d852:	683b      	ldr	r3, [r7, #0]
 800d854:	2b08      	cmp	r3, #8
 800d856:	d109      	bne.n	800d86c <HAL_TIM_PWM_Start+0x184>
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d85e:	b2db      	uxtb	r3, r3
 800d860:	2b01      	cmp	r3, #1
 800d862:	bf14      	ite	ne
 800d864:	2301      	movne	r3, #1
 800d866:	2300      	moveq	r3, #0
 800d868:	b2db      	uxtb	r3, r3
 800d86a:	e022      	b.n	800d8b2 <HAL_TIM_PWM_Start+0x1ca>
 800d86c:	683b      	ldr	r3, [r7, #0]
 800d86e:	2b0c      	cmp	r3, #12
 800d870:	d109      	bne.n	800d886 <HAL_TIM_PWM_Start+0x19e>
 800d872:	687b      	ldr	r3, [r7, #4]
 800d874:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d878:	b2db      	uxtb	r3, r3
 800d87a:	2b01      	cmp	r3, #1
 800d87c:	bf14      	ite	ne
 800d87e:	2301      	movne	r3, #1
 800d880:	2300      	moveq	r3, #0
 800d882:	b2db      	uxtb	r3, r3
 800d884:	e015      	b.n	800d8b2 <HAL_TIM_PWM_Start+0x1ca>
 800d886:	683b      	ldr	r3, [r7, #0]
 800d888:	2b10      	cmp	r3, #16
 800d88a:	d109      	bne.n	800d8a0 <HAL_TIM_PWM_Start+0x1b8>
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d892:	b2db      	uxtb	r3, r3
 800d894:	2b01      	cmp	r3, #1
 800d896:	bf14      	ite	ne
 800d898:	2301      	movne	r3, #1
 800d89a:	2300      	moveq	r3, #0
 800d89c:	b2db      	uxtb	r3, r3
 800d89e:	e008      	b.n	800d8b2 <HAL_TIM_PWM_Start+0x1ca>
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800d8a6:	b2db      	uxtb	r3, r3
 800d8a8:	2b01      	cmp	r3, #1
 800d8aa:	bf14      	ite	ne
 800d8ac:	2301      	movne	r3, #1
 800d8ae:	2300      	moveq	r3, #0
 800d8b0:	b2db      	uxtb	r3, r3
 800d8b2:	2b00      	cmp	r3, #0
 800d8b4:	d001      	beq.n	800d8ba <HAL_TIM_PWM_Start+0x1d2>
  {
    return HAL_ERROR;
 800d8b6:	2301      	movs	r3, #1
 800d8b8:	e0af      	b.n	800da1a <HAL_TIM_PWM_Start+0x332>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800d8ba:	683b      	ldr	r3, [r7, #0]
 800d8bc:	2b00      	cmp	r3, #0
 800d8be:	d104      	bne.n	800d8ca <HAL_TIM_PWM_Start+0x1e2>
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	2202      	movs	r2, #2
 800d8c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d8c8:	e036      	b.n	800d938 <HAL_TIM_PWM_Start+0x250>
 800d8ca:	683b      	ldr	r3, [r7, #0]
 800d8cc:	2b04      	cmp	r3, #4
 800d8ce:	d104      	bne.n	800d8da <HAL_TIM_PWM_Start+0x1f2>
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	2202      	movs	r2, #2
 800d8d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d8d8:	e02e      	b.n	800d938 <HAL_TIM_PWM_Start+0x250>
 800d8da:	683b      	ldr	r3, [r7, #0]
 800d8dc:	2b08      	cmp	r3, #8
 800d8de:	d104      	bne.n	800d8ea <HAL_TIM_PWM_Start+0x202>
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	2202      	movs	r2, #2
 800d8e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d8e8:	e026      	b.n	800d938 <HAL_TIM_PWM_Start+0x250>
 800d8ea:	683b      	ldr	r3, [r7, #0]
 800d8ec:	2b0c      	cmp	r3, #12
 800d8ee:	d104      	bne.n	800d8fa <HAL_TIM_PWM_Start+0x212>
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	2202      	movs	r2, #2
 800d8f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d8f8:	e01e      	b.n	800d938 <HAL_TIM_PWM_Start+0x250>
 800d8fa:	683b      	ldr	r3, [r7, #0]
 800d8fc:	2b10      	cmp	r3, #16
 800d8fe:	d117      	bne.n	800d930 <HAL_TIM_PWM_Start+0x248>
 800d900:	687b      	ldr	r3, [r7, #4]
 800d902:	2202      	movs	r2, #2
 800d904:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d908:	e016      	b.n	800d938 <HAL_TIM_PWM_Start+0x250>
 800d90a:	bf00      	nop
 800d90c:	40012c00 	.word	0x40012c00
 800d910:	40000400 	.word	0x40000400
 800d914:	40000800 	.word	0x40000800
 800d918:	40000c00 	.word	0x40000c00
 800d91c:	40013400 	.word	0x40013400
 800d920:	40014000 	.word	0x40014000
 800d924:	40014400 	.word	0x40014400
 800d928:	40014800 	.word	0x40014800
 800d92c:	08012bec 	.word	0x08012bec
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	2202      	movs	r2, #2
 800d934:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	681b      	ldr	r3, [r3, #0]
 800d93c:	2201      	movs	r2, #1
 800d93e:	6839      	ldr	r1, [r7, #0]
 800d940:	4618      	mov	r0, r3
 800d942:	f002 f821 	bl	800f988 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	681b      	ldr	r3, [r3, #0]
 800d94a:	4a36      	ldr	r2, [pc, #216]	@ (800da24 <HAL_TIM_PWM_Start+0x33c>)
 800d94c:	4293      	cmp	r3, r2
 800d94e:	d013      	beq.n	800d978 <HAL_TIM_PWM_Start+0x290>
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	681b      	ldr	r3, [r3, #0]
 800d954:	4a34      	ldr	r2, [pc, #208]	@ (800da28 <HAL_TIM_PWM_Start+0x340>)
 800d956:	4293      	cmp	r3, r2
 800d958:	d00e      	beq.n	800d978 <HAL_TIM_PWM_Start+0x290>
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	681b      	ldr	r3, [r3, #0]
 800d95e:	4a33      	ldr	r2, [pc, #204]	@ (800da2c <HAL_TIM_PWM_Start+0x344>)
 800d960:	4293      	cmp	r3, r2
 800d962:	d009      	beq.n	800d978 <HAL_TIM_PWM_Start+0x290>
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	681b      	ldr	r3, [r3, #0]
 800d968:	4a31      	ldr	r2, [pc, #196]	@ (800da30 <HAL_TIM_PWM_Start+0x348>)
 800d96a:	4293      	cmp	r3, r2
 800d96c:	d004      	beq.n	800d978 <HAL_TIM_PWM_Start+0x290>
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	681b      	ldr	r3, [r3, #0]
 800d972:	4a30      	ldr	r2, [pc, #192]	@ (800da34 <HAL_TIM_PWM_Start+0x34c>)
 800d974:	4293      	cmp	r3, r2
 800d976:	d101      	bne.n	800d97c <HAL_TIM_PWM_Start+0x294>
 800d978:	2301      	movs	r3, #1
 800d97a:	e000      	b.n	800d97e <HAL_TIM_PWM_Start+0x296>
 800d97c:	2300      	movs	r3, #0
 800d97e:	2b00      	cmp	r3, #0
 800d980:	d007      	beq.n	800d992 <HAL_TIM_PWM_Start+0x2aa>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	681b      	ldr	r3, [r3, #0]
 800d986:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	681b      	ldr	r3, [r3, #0]
 800d98c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800d990:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	681b      	ldr	r3, [r3, #0]
 800d996:	4a23      	ldr	r2, [pc, #140]	@ (800da24 <HAL_TIM_PWM_Start+0x33c>)
 800d998:	4293      	cmp	r3, r2
 800d99a:	d01d      	beq.n	800d9d8 <HAL_TIM_PWM_Start+0x2f0>
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	681b      	ldr	r3, [r3, #0]
 800d9a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d9a4:	d018      	beq.n	800d9d8 <HAL_TIM_PWM_Start+0x2f0>
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	681b      	ldr	r3, [r3, #0]
 800d9aa:	4a23      	ldr	r2, [pc, #140]	@ (800da38 <HAL_TIM_PWM_Start+0x350>)
 800d9ac:	4293      	cmp	r3, r2
 800d9ae:	d013      	beq.n	800d9d8 <HAL_TIM_PWM_Start+0x2f0>
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	681b      	ldr	r3, [r3, #0]
 800d9b4:	4a21      	ldr	r2, [pc, #132]	@ (800da3c <HAL_TIM_PWM_Start+0x354>)
 800d9b6:	4293      	cmp	r3, r2
 800d9b8:	d00e      	beq.n	800d9d8 <HAL_TIM_PWM_Start+0x2f0>
 800d9ba:	687b      	ldr	r3, [r7, #4]
 800d9bc:	681b      	ldr	r3, [r3, #0]
 800d9be:	4a20      	ldr	r2, [pc, #128]	@ (800da40 <HAL_TIM_PWM_Start+0x358>)
 800d9c0:	4293      	cmp	r3, r2
 800d9c2:	d009      	beq.n	800d9d8 <HAL_TIM_PWM_Start+0x2f0>
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	681b      	ldr	r3, [r3, #0]
 800d9c8:	4a17      	ldr	r2, [pc, #92]	@ (800da28 <HAL_TIM_PWM_Start+0x340>)
 800d9ca:	4293      	cmp	r3, r2
 800d9cc:	d004      	beq.n	800d9d8 <HAL_TIM_PWM_Start+0x2f0>
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	681b      	ldr	r3, [r3, #0]
 800d9d2:	4a16      	ldr	r2, [pc, #88]	@ (800da2c <HAL_TIM_PWM_Start+0x344>)
 800d9d4:	4293      	cmp	r3, r2
 800d9d6:	d115      	bne.n	800da04 <HAL_TIM_PWM_Start+0x31c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	681b      	ldr	r3, [r3, #0]
 800d9dc:	689a      	ldr	r2, [r3, #8]
 800d9de:	4b19      	ldr	r3, [pc, #100]	@ (800da44 <HAL_TIM_PWM_Start+0x35c>)
 800d9e0:	4013      	ands	r3, r2
 800d9e2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d9e4:	68fb      	ldr	r3, [r7, #12]
 800d9e6:	2b06      	cmp	r3, #6
 800d9e8:	d015      	beq.n	800da16 <HAL_TIM_PWM_Start+0x32e>
 800d9ea:	68fb      	ldr	r3, [r7, #12]
 800d9ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d9f0:	d011      	beq.n	800da16 <HAL_TIM_PWM_Start+0x32e>
    {
      __HAL_TIM_ENABLE(htim);
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	681b      	ldr	r3, [r3, #0]
 800d9f6:	681a      	ldr	r2, [r3, #0]
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	681b      	ldr	r3, [r3, #0]
 800d9fc:	f042 0201 	orr.w	r2, r2, #1
 800da00:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800da02:	e008      	b.n	800da16 <HAL_TIM_PWM_Start+0x32e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800da04:	687b      	ldr	r3, [r7, #4]
 800da06:	681b      	ldr	r3, [r3, #0]
 800da08:	681a      	ldr	r2, [r3, #0]
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	681b      	ldr	r3, [r3, #0]
 800da0e:	f042 0201 	orr.w	r2, r2, #1
 800da12:	601a      	str	r2, [r3, #0]
 800da14:	e000      	b.n	800da18 <HAL_TIM_PWM_Start+0x330>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800da16:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800da18:	2300      	movs	r3, #0
}
 800da1a:	4618      	mov	r0, r3
 800da1c:	3710      	adds	r7, #16
 800da1e:	46bd      	mov	sp, r7
 800da20:	bd80      	pop	{r7, pc}
 800da22:	bf00      	nop
 800da24:	40012c00 	.word	0x40012c00
 800da28:	40013400 	.word	0x40013400
 800da2c:	40014000 	.word	0x40014000
 800da30:	40014400 	.word	0x40014400
 800da34:	40014800 	.word	0x40014800
 800da38:	40000400 	.word	0x40000400
 800da3c:	40000800 	.word	0x40000800
 800da40:	40000c00 	.word	0x40000c00
 800da44:	00010007 	.word	0x00010007

0800da48 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800da48:	b580      	push	{r7, lr}
 800da4a:	b082      	sub	sp, #8
 800da4c:	af00      	add	r7, sp, #0
 800da4e:	6078      	str	r0, [r7, #4]
 800da50:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	681b      	ldr	r3, [r3, #0]
 800da56:	4a8d      	ldr	r2, [pc, #564]	@ (800dc8c <HAL_TIM_PWM_Stop+0x244>)
 800da58:	4293      	cmp	r3, r2
 800da5a:	d115      	bne.n	800da88 <HAL_TIM_PWM_Stop+0x40>
 800da5c:	683b      	ldr	r3, [r7, #0]
 800da5e:	2b00      	cmp	r3, #0
 800da60:	f000 808d 	beq.w	800db7e <HAL_TIM_PWM_Stop+0x136>
 800da64:	683b      	ldr	r3, [r7, #0]
 800da66:	2b04      	cmp	r3, #4
 800da68:	f000 8089 	beq.w	800db7e <HAL_TIM_PWM_Stop+0x136>
 800da6c:	683b      	ldr	r3, [r7, #0]
 800da6e:	2b08      	cmp	r3, #8
 800da70:	f000 8085 	beq.w	800db7e <HAL_TIM_PWM_Stop+0x136>
 800da74:	683b      	ldr	r3, [r7, #0]
 800da76:	2b0c      	cmp	r3, #12
 800da78:	f000 8081 	beq.w	800db7e <HAL_TIM_PWM_Stop+0x136>
 800da7c:	683b      	ldr	r3, [r7, #0]
 800da7e:	2b10      	cmp	r3, #16
 800da80:	d07d      	beq.n	800db7e <HAL_TIM_PWM_Stop+0x136>
 800da82:	683b      	ldr	r3, [r7, #0]
 800da84:	2b14      	cmp	r3, #20
 800da86:	d07a      	beq.n	800db7e <HAL_TIM_PWM_Stop+0x136>
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	681b      	ldr	r3, [r3, #0]
 800da8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800da90:	d10b      	bne.n	800daaa <HAL_TIM_PWM_Stop+0x62>
 800da92:	683b      	ldr	r3, [r7, #0]
 800da94:	2b00      	cmp	r3, #0
 800da96:	d072      	beq.n	800db7e <HAL_TIM_PWM_Stop+0x136>
 800da98:	683b      	ldr	r3, [r7, #0]
 800da9a:	2b04      	cmp	r3, #4
 800da9c:	d06f      	beq.n	800db7e <HAL_TIM_PWM_Stop+0x136>
 800da9e:	683b      	ldr	r3, [r7, #0]
 800daa0:	2b08      	cmp	r3, #8
 800daa2:	d06c      	beq.n	800db7e <HAL_TIM_PWM_Stop+0x136>
 800daa4:	683b      	ldr	r3, [r7, #0]
 800daa6:	2b0c      	cmp	r3, #12
 800daa8:	d069      	beq.n	800db7e <HAL_TIM_PWM_Stop+0x136>
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	681b      	ldr	r3, [r3, #0]
 800daae:	4a78      	ldr	r2, [pc, #480]	@ (800dc90 <HAL_TIM_PWM_Stop+0x248>)
 800dab0:	4293      	cmp	r3, r2
 800dab2:	d10b      	bne.n	800dacc <HAL_TIM_PWM_Stop+0x84>
 800dab4:	683b      	ldr	r3, [r7, #0]
 800dab6:	2b00      	cmp	r3, #0
 800dab8:	d061      	beq.n	800db7e <HAL_TIM_PWM_Stop+0x136>
 800daba:	683b      	ldr	r3, [r7, #0]
 800dabc:	2b04      	cmp	r3, #4
 800dabe:	d05e      	beq.n	800db7e <HAL_TIM_PWM_Stop+0x136>
 800dac0:	683b      	ldr	r3, [r7, #0]
 800dac2:	2b08      	cmp	r3, #8
 800dac4:	d05b      	beq.n	800db7e <HAL_TIM_PWM_Stop+0x136>
 800dac6:	683b      	ldr	r3, [r7, #0]
 800dac8:	2b0c      	cmp	r3, #12
 800daca:	d058      	beq.n	800db7e <HAL_TIM_PWM_Stop+0x136>
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	681b      	ldr	r3, [r3, #0]
 800dad0:	4a70      	ldr	r2, [pc, #448]	@ (800dc94 <HAL_TIM_PWM_Stop+0x24c>)
 800dad2:	4293      	cmp	r3, r2
 800dad4:	d10b      	bne.n	800daee <HAL_TIM_PWM_Stop+0xa6>
 800dad6:	683b      	ldr	r3, [r7, #0]
 800dad8:	2b00      	cmp	r3, #0
 800dada:	d050      	beq.n	800db7e <HAL_TIM_PWM_Stop+0x136>
 800dadc:	683b      	ldr	r3, [r7, #0]
 800dade:	2b04      	cmp	r3, #4
 800dae0:	d04d      	beq.n	800db7e <HAL_TIM_PWM_Stop+0x136>
 800dae2:	683b      	ldr	r3, [r7, #0]
 800dae4:	2b08      	cmp	r3, #8
 800dae6:	d04a      	beq.n	800db7e <HAL_TIM_PWM_Stop+0x136>
 800dae8:	683b      	ldr	r3, [r7, #0]
 800daea:	2b0c      	cmp	r3, #12
 800daec:	d047      	beq.n	800db7e <HAL_TIM_PWM_Stop+0x136>
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	681b      	ldr	r3, [r3, #0]
 800daf2:	4a69      	ldr	r2, [pc, #420]	@ (800dc98 <HAL_TIM_PWM_Stop+0x250>)
 800daf4:	4293      	cmp	r3, r2
 800daf6:	d10b      	bne.n	800db10 <HAL_TIM_PWM_Stop+0xc8>
 800daf8:	683b      	ldr	r3, [r7, #0]
 800dafa:	2b00      	cmp	r3, #0
 800dafc:	d03f      	beq.n	800db7e <HAL_TIM_PWM_Stop+0x136>
 800dafe:	683b      	ldr	r3, [r7, #0]
 800db00:	2b04      	cmp	r3, #4
 800db02:	d03c      	beq.n	800db7e <HAL_TIM_PWM_Stop+0x136>
 800db04:	683b      	ldr	r3, [r7, #0]
 800db06:	2b08      	cmp	r3, #8
 800db08:	d039      	beq.n	800db7e <HAL_TIM_PWM_Stop+0x136>
 800db0a:	683b      	ldr	r3, [r7, #0]
 800db0c:	2b0c      	cmp	r3, #12
 800db0e:	d036      	beq.n	800db7e <HAL_TIM_PWM_Stop+0x136>
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	681b      	ldr	r3, [r3, #0]
 800db14:	4a61      	ldr	r2, [pc, #388]	@ (800dc9c <HAL_TIM_PWM_Stop+0x254>)
 800db16:	4293      	cmp	r3, r2
 800db18:	d111      	bne.n	800db3e <HAL_TIM_PWM_Stop+0xf6>
 800db1a:	683b      	ldr	r3, [r7, #0]
 800db1c:	2b00      	cmp	r3, #0
 800db1e:	d02e      	beq.n	800db7e <HAL_TIM_PWM_Stop+0x136>
 800db20:	683b      	ldr	r3, [r7, #0]
 800db22:	2b04      	cmp	r3, #4
 800db24:	d02b      	beq.n	800db7e <HAL_TIM_PWM_Stop+0x136>
 800db26:	683b      	ldr	r3, [r7, #0]
 800db28:	2b08      	cmp	r3, #8
 800db2a:	d028      	beq.n	800db7e <HAL_TIM_PWM_Stop+0x136>
 800db2c:	683b      	ldr	r3, [r7, #0]
 800db2e:	2b0c      	cmp	r3, #12
 800db30:	d025      	beq.n	800db7e <HAL_TIM_PWM_Stop+0x136>
 800db32:	683b      	ldr	r3, [r7, #0]
 800db34:	2b10      	cmp	r3, #16
 800db36:	d022      	beq.n	800db7e <HAL_TIM_PWM_Stop+0x136>
 800db38:	683b      	ldr	r3, [r7, #0]
 800db3a:	2b14      	cmp	r3, #20
 800db3c:	d01f      	beq.n	800db7e <HAL_TIM_PWM_Stop+0x136>
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	4a57      	ldr	r2, [pc, #348]	@ (800dca0 <HAL_TIM_PWM_Stop+0x258>)
 800db44:	4293      	cmp	r3, r2
 800db46:	d105      	bne.n	800db54 <HAL_TIM_PWM_Stop+0x10c>
 800db48:	683b      	ldr	r3, [r7, #0]
 800db4a:	2b00      	cmp	r3, #0
 800db4c:	d017      	beq.n	800db7e <HAL_TIM_PWM_Stop+0x136>
 800db4e:	683b      	ldr	r3, [r7, #0]
 800db50:	2b04      	cmp	r3, #4
 800db52:	d014      	beq.n	800db7e <HAL_TIM_PWM_Stop+0x136>
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	681b      	ldr	r3, [r3, #0]
 800db58:	4a52      	ldr	r2, [pc, #328]	@ (800dca4 <HAL_TIM_PWM_Stop+0x25c>)
 800db5a:	4293      	cmp	r3, r2
 800db5c:	d102      	bne.n	800db64 <HAL_TIM_PWM_Stop+0x11c>
 800db5e:	683b      	ldr	r3, [r7, #0]
 800db60:	2b00      	cmp	r3, #0
 800db62:	d00c      	beq.n	800db7e <HAL_TIM_PWM_Stop+0x136>
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	681b      	ldr	r3, [r3, #0]
 800db68:	4a4f      	ldr	r2, [pc, #316]	@ (800dca8 <HAL_TIM_PWM_Stop+0x260>)
 800db6a:	4293      	cmp	r3, r2
 800db6c:	d102      	bne.n	800db74 <HAL_TIM_PWM_Stop+0x12c>
 800db6e:	683b      	ldr	r3, [r7, #0]
 800db70:	2b00      	cmp	r3, #0
 800db72:	d004      	beq.n	800db7e <HAL_TIM_PWM_Stop+0x136>
 800db74:	f240 51f2 	movw	r1, #1522	@ 0x5f2
 800db78:	484c      	ldr	r0, [pc, #304]	@ (800dcac <HAL_TIM_PWM_Stop+0x264>)
 800db7a:	f7fa f889 	bl	8007c90 <assert_failed>

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800db7e:	687b      	ldr	r3, [r7, #4]
 800db80:	681b      	ldr	r3, [r3, #0]
 800db82:	2200      	movs	r2, #0
 800db84:	6839      	ldr	r1, [r7, #0]
 800db86:	4618      	mov	r0, r3
 800db88:	f001 fefe 	bl	800f988 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	681b      	ldr	r3, [r3, #0]
 800db90:	4a3e      	ldr	r2, [pc, #248]	@ (800dc8c <HAL_TIM_PWM_Stop+0x244>)
 800db92:	4293      	cmp	r3, r2
 800db94:	d013      	beq.n	800dbbe <HAL_TIM_PWM_Stop+0x176>
 800db96:	687b      	ldr	r3, [r7, #4]
 800db98:	681b      	ldr	r3, [r3, #0]
 800db9a:	4a40      	ldr	r2, [pc, #256]	@ (800dc9c <HAL_TIM_PWM_Stop+0x254>)
 800db9c:	4293      	cmp	r3, r2
 800db9e:	d00e      	beq.n	800dbbe <HAL_TIM_PWM_Stop+0x176>
 800dba0:	687b      	ldr	r3, [r7, #4]
 800dba2:	681b      	ldr	r3, [r3, #0]
 800dba4:	4a3e      	ldr	r2, [pc, #248]	@ (800dca0 <HAL_TIM_PWM_Stop+0x258>)
 800dba6:	4293      	cmp	r3, r2
 800dba8:	d009      	beq.n	800dbbe <HAL_TIM_PWM_Stop+0x176>
 800dbaa:	687b      	ldr	r3, [r7, #4]
 800dbac:	681b      	ldr	r3, [r3, #0]
 800dbae:	4a3d      	ldr	r2, [pc, #244]	@ (800dca4 <HAL_TIM_PWM_Stop+0x25c>)
 800dbb0:	4293      	cmp	r3, r2
 800dbb2:	d004      	beq.n	800dbbe <HAL_TIM_PWM_Stop+0x176>
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	681b      	ldr	r3, [r3, #0]
 800dbb8:	4a3b      	ldr	r2, [pc, #236]	@ (800dca8 <HAL_TIM_PWM_Stop+0x260>)
 800dbba:	4293      	cmp	r3, r2
 800dbbc:	d101      	bne.n	800dbc2 <HAL_TIM_PWM_Stop+0x17a>
 800dbbe:	2301      	movs	r3, #1
 800dbc0:	e000      	b.n	800dbc4 <HAL_TIM_PWM_Stop+0x17c>
 800dbc2:	2300      	movs	r3, #0
 800dbc4:	2b00      	cmp	r3, #0
 800dbc6:	d017      	beq.n	800dbf8 <HAL_TIM_PWM_Stop+0x1b0>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	681b      	ldr	r3, [r3, #0]
 800dbcc:	6a1a      	ldr	r2, [r3, #32]
 800dbce:	f241 1311 	movw	r3, #4369	@ 0x1111
 800dbd2:	4013      	ands	r3, r2
 800dbd4:	2b00      	cmp	r3, #0
 800dbd6:	d10f      	bne.n	800dbf8 <HAL_TIM_PWM_Stop+0x1b0>
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	681b      	ldr	r3, [r3, #0]
 800dbdc:	6a1a      	ldr	r2, [r3, #32]
 800dbde:	f240 4344 	movw	r3, #1092	@ 0x444
 800dbe2:	4013      	ands	r3, r2
 800dbe4:	2b00      	cmp	r3, #0
 800dbe6:	d107      	bne.n	800dbf8 <HAL_TIM_PWM_Stop+0x1b0>
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	681b      	ldr	r3, [r3, #0]
 800dbec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800dbee:	687b      	ldr	r3, [r7, #4]
 800dbf0:	681b      	ldr	r3, [r3, #0]
 800dbf2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800dbf6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	681b      	ldr	r3, [r3, #0]
 800dbfc:	6a1a      	ldr	r2, [r3, #32]
 800dbfe:	f241 1311 	movw	r3, #4369	@ 0x1111
 800dc02:	4013      	ands	r3, r2
 800dc04:	2b00      	cmp	r3, #0
 800dc06:	d10f      	bne.n	800dc28 <HAL_TIM_PWM_Stop+0x1e0>
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	681b      	ldr	r3, [r3, #0]
 800dc0c:	6a1a      	ldr	r2, [r3, #32]
 800dc0e:	f240 4344 	movw	r3, #1092	@ 0x444
 800dc12:	4013      	ands	r3, r2
 800dc14:	2b00      	cmp	r3, #0
 800dc16:	d107      	bne.n	800dc28 <HAL_TIM_PWM_Stop+0x1e0>
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	681b      	ldr	r3, [r3, #0]
 800dc1c:	681a      	ldr	r2, [r3, #0]
 800dc1e:	687b      	ldr	r3, [r7, #4]
 800dc20:	681b      	ldr	r3, [r3, #0]
 800dc22:	f022 0201 	bic.w	r2, r2, #1
 800dc26:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800dc28:	683b      	ldr	r3, [r7, #0]
 800dc2a:	2b00      	cmp	r3, #0
 800dc2c:	d104      	bne.n	800dc38 <HAL_TIM_PWM_Stop+0x1f0>
 800dc2e:	687b      	ldr	r3, [r7, #4]
 800dc30:	2201      	movs	r2, #1
 800dc32:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800dc36:	e023      	b.n	800dc80 <HAL_TIM_PWM_Stop+0x238>
 800dc38:	683b      	ldr	r3, [r7, #0]
 800dc3a:	2b04      	cmp	r3, #4
 800dc3c:	d104      	bne.n	800dc48 <HAL_TIM_PWM_Stop+0x200>
 800dc3e:	687b      	ldr	r3, [r7, #4]
 800dc40:	2201      	movs	r2, #1
 800dc42:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800dc46:	e01b      	b.n	800dc80 <HAL_TIM_PWM_Stop+0x238>
 800dc48:	683b      	ldr	r3, [r7, #0]
 800dc4a:	2b08      	cmp	r3, #8
 800dc4c:	d104      	bne.n	800dc58 <HAL_TIM_PWM_Stop+0x210>
 800dc4e:	687b      	ldr	r3, [r7, #4]
 800dc50:	2201      	movs	r2, #1
 800dc52:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800dc56:	e013      	b.n	800dc80 <HAL_TIM_PWM_Stop+0x238>
 800dc58:	683b      	ldr	r3, [r7, #0]
 800dc5a:	2b0c      	cmp	r3, #12
 800dc5c:	d104      	bne.n	800dc68 <HAL_TIM_PWM_Stop+0x220>
 800dc5e:	687b      	ldr	r3, [r7, #4]
 800dc60:	2201      	movs	r2, #1
 800dc62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800dc66:	e00b      	b.n	800dc80 <HAL_TIM_PWM_Stop+0x238>
 800dc68:	683b      	ldr	r3, [r7, #0]
 800dc6a:	2b10      	cmp	r3, #16
 800dc6c:	d104      	bne.n	800dc78 <HAL_TIM_PWM_Stop+0x230>
 800dc6e:	687b      	ldr	r3, [r7, #4]
 800dc70:	2201      	movs	r2, #1
 800dc72:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800dc76:	e003      	b.n	800dc80 <HAL_TIM_PWM_Stop+0x238>
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	2201      	movs	r2, #1
 800dc7c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800dc80:	2300      	movs	r3, #0
}
 800dc82:	4618      	mov	r0, r3
 800dc84:	3708      	adds	r7, #8
 800dc86:	46bd      	mov	sp, r7
 800dc88:	bd80      	pop	{r7, pc}
 800dc8a:	bf00      	nop
 800dc8c:	40012c00 	.word	0x40012c00
 800dc90:	40000400 	.word	0x40000400
 800dc94:	40000800 	.word	0x40000800
 800dc98:	40000c00 	.word	0x40000c00
 800dc9c:	40013400 	.word	0x40013400
 800dca0:	40014000 	.word	0x40014000
 800dca4:	40014400 	.word	0x40014400
 800dca8:	40014800 	.word	0x40014800
 800dcac:	08012bec 	.word	0x08012bec

0800dcb0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800dcb0:	b580      	push	{r7, lr}
 800dcb2:	b086      	sub	sp, #24
 800dcb4:	af00      	add	r7, sp, #0
 800dcb6:	6078      	str	r0, [r7, #4]
 800dcb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	2b00      	cmp	r3, #0
 800dcbe:	d101      	bne.n	800dcc4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800dcc0:	2301      	movs	r3, #1
 800dcc2:	e1b0      	b.n	800e026 <HAL_TIM_Encoder_Init+0x376>
  }

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	681b      	ldr	r3, [r3, #0]
 800dcc8:	4a7f      	ldr	r2, [pc, #508]	@ (800dec8 <HAL_TIM_Encoder_Init+0x218>)
 800dcca:	4293      	cmp	r3, r2
 800dccc:	d01d      	beq.n	800dd0a <HAL_TIM_Encoder_Init+0x5a>
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	681b      	ldr	r3, [r3, #0]
 800dcd2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dcd6:	d018      	beq.n	800dd0a <HAL_TIM_Encoder_Init+0x5a>
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	681b      	ldr	r3, [r3, #0]
 800dcdc:	4a7b      	ldr	r2, [pc, #492]	@ (800decc <HAL_TIM_Encoder_Init+0x21c>)
 800dcde:	4293      	cmp	r3, r2
 800dce0:	d013      	beq.n	800dd0a <HAL_TIM_Encoder_Init+0x5a>
 800dce2:	687b      	ldr	r3, [r7, #4]
 800dce4:	681b      	ldr	r3, [r3, #0]
 800dce6:	4a7a      	ldr	r2, [pc, #488]	@ (800ded0 <HAL_TIM_Encoder_Init+0x220>)
 800dce8:	4293      	cmp	r3, r2
 800dcea:	d00e      	beq.n	800dd0a <HAL_TIM_Encoder_Init+0x5a>
 800dcec:	687b      	ldr	r3, [r7, #4]
 800dcee:	681b      	ldr	r3, [r3, #0]
 800dcf0:	4a78      	ldr	r2, [pc, #480]	@ (800ded4 <HAL_TIM_Encoder_Init+0x224>)
 800dcf2:	4293      	cmp	r3, r2
 800dcf4:	d009      	beq.n	800dd0a <HAL_TIM_Encoder_Init+0x5a>
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	681b      	ldr	r3, [r3, #0]
 800dcfa:	4a77      	ldr	r2, [pc, #476]	@ (800ded8 <HAL_TIM_Encoder_Init+0x228>)
 800dcfc:	4293      	cmp	r3, r2
 800dcfe:	d004      	beq.n	800dd0a <HAL_TIM_Encoder_Init+0x5a>
 800dd00:	f640 31e3 	movw	r1, #3043	@ 0xbe3
 800dd04:	4875      	ldr	r0, [pc, #468]	@ (800dedc <HAL_TIM_Encoder_Init+0x22c>)
 800dd06:	f7f9 ffc3 	bl	8007c90 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	689b      	ldr	r3, [r3, #8]
 800dd0e:	2b00      	cmp	r3, #0
 800dd10:	d014      	beq.n	800dd3c <HAL_TIM_Encoder_Init+0x8c>
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	689b      	ldr	r3, [r3, #8]
 800dd16:	2b10      	cmp	r3, #16
 800dd18:	d010      	beq.n	800dd3c <HAL_TIM_Encoder_Init+0x8c>
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	689b      	ldr	r3, [r3, #8]
 800dd1e:	2b20      	cmp	r3, #32
 800dd20:	d00c      	beq.n	800dd3c <HAL_TIM_Encoder_Init+0x8c>
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	689b      	ldr	r3, [r3, #8]
 800dd26:	2b40      	cmp	r3, #64	@ 0x40
 800dd28:	d008      	beq.n	800dd3c <HAL_TIM_Encoder_Init+0x8c>
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	689b      	ldr	r3, [r3, #8]
 800dd2e:	2b60      	cmp	r3, #96	@ 0x60
 800dd30:	d004      	beq.n	800dd3c <HAL_TIM_Encoder_Init+0x8c>
 800dd32:	f640 31e4 	movw	r1, #3044	@ 0xbe4
 800dd36:	4869      	ldr	r0, [pc, #420]	@ (800dedc <HAL_TIM_Encoder_Init+0x22c>)
 800dd38:	f7f9 ffaa 	bl	8007c90 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	691b      	ldr	r3, [r3, #16]
 800dd40:	2b00      	cmp	r3, #0
 800dd42:	d00e      	beq.n	800dd62 <HAL_TIM_Encoder_Init+0xb2>
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	691b      	ldr	r3, [r3, #16]
 800dd48:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800dd4c:	d009      	beq.n	800dd62 <HAL_TIM_Encoder_Init+0xb2>
 800dd4e:	687b      	ldr	r3, [r7, #4]
 800dd50:	691b      	ldr	r3, [r3, #16]
 800dd52:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dd56:	d004      	beq.n	800dd62 <HAL_TIM_Encoder_Init+0xb2>
 800dd58:	f640 31e5 	movw	r1, #3045	@ 0xbe5
 800dd5c:	485f      	ldr	r0, [pc, #380]	@ (800dedc <HAL_TIM_Encoder_Init+0x22c>)
 800dd5e:	f7f9 ff97 	bl	8007c90 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	699b      	ldr	r3, [r3, #24]
 800dd66:	2b00      	cmp	r3, #0
 800dd68:	d008      	beq.n	800dd7c <HAL_TIM_Encoder_Init+0xcc>
 800dd6a:	687b      	ldr	r3, [r7, #4]
 800dd6c:	699b      	ldr	r3, [r3, #24]
 800dd6e:	2b80      	cmp	r3, #128	@ 0x80
 800dd70:	d004      	beq.n	800dd7c <HAL_TIM_Encoder_Init+0xcc>
 800dd72:	f640 31e6 	movw	r1, #3046	@ 0xbe6
 800dd76:	4859      	ldr	r0, [pc, #356]	@ (800dedc <HAL_TIM_Encoder_Init+0x22c>)
 800dd78:	f7f9 ff8a 	bl	8007c90 <assert_failed>
  assert_param(IS_TIM_ENCODER_MODE(sConfig->EncoderMode));
 800dd7c:	683b      	ldr	r3, [r7, #0]
 800dd7e:	681b      	ldr	r3, [r3, #0]
 800dd80:	2b01      	cmp	r3, #1
 800dd82:	d00c      	beq.n	800dd9e <HAL_TIM_Encoder_Init+0xee>
 800dd84:	683b      	ldr	r3, [r7, #0]
 800dd86:	681b      	ldr	r3, [r3, #0]
 800dd88:	2b02      	cmp	r3, #2
 800dd8a:	d008      	beq.n	800dd9e <HAL_TIM_Encoder_Init+0xee>
 800dd8c:	683b      	ldr	r3, [r7, #0]
 800dd8e:	681b      	ldr	r3, [r3, #0]
 800dd90:	2b03      	cmp	r3, #3
 800dd92:	d004      	beq.n	800dd9e <HAL_TIM_Encoder_Init+0xee>
 800dd94:	f640 31e7 	movw	r1, #3047	@ 0xbe7
 800dd98:	4850      	ldr	r0, [pc, #320]	@ (800dedc <HAL_TIM_Encoder_Init+0x22c>)
 800dd9a:	f7f9 ff79 	bl	8007c90 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC1Selection));
 800dd9e:	683b      	ldr	r3, [r7, #0]
 800dda0:	689b      	ldr	r3, [r3, #8]
 800dda2:	2b01      	cmp	r3, #1
 800dda4:	d00c      	beq.n	800ddc0 <HAL_TIM_Encoder_Init+0x110>
 800dda6:	683b      	ldr	r3, [r7, #0]
 800dda8:	689b      	ldr	r3, [r3, #8]
 800ddaa:	2b02      	cmp	r3, #2
 800ddac:	d008      	beq.n	800ddc0 <HAL_TIM_Encoder_Init+0x110>
 800ddae:	683b      	ldr	r3, [r7, #0]
 800ddb0:	689b      	ldr	r3, [r3, #8]
 800ddb2:	2b03      	cmp	r3, #3
 800ddb4:	d004      	beq.n	800ddc0 <HAL_TIM_Encoder_Init+0x110>
 800ddb6:	f640 31e8 	movw	r1, #3048	@ 0xbe8
 800ddba:	4848      	ldr	r0, [pc, #288]	@ (800dedc <HAL_TIM_Encoder_Init+0x22c>)
 800ddbc:	f7f9 ff68 	bl	8007c90 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC2Selection));
 800ddc0:	683b      	ldr	r3, [r7, #0]
 800ddc2:	699b      	ldr	r3, [r3, #24]
 800ddc4:	2b01      	cmp	r3, #1
 800ddc6:	d00c      	beq.n	800dde2 <HAL_TIM_Encoder_Init+0x132>
 800ddc8:	683b      	ldr	r3, [r7, #0]
 800ddca:	699b      	ldr	r3, [r3, #24]
 800ddcc:	2b02      	cmp	r3, #2
 800ddce:	d008      	beq.n	800dde2 <HAL_TIM_Encoder_Init+0x132>
 800ddd0:	683b      	ldr	r3, [r7, #0]
 800ddd2:	699b      	ldr	r3, [r3, #24]
 800ddd4:	2b03      	cmp	r3, #3
 800ddd6:	d004      	beq.n	800dde2 <HAL_TIM_Encoder_Init+0x132>
 800ddd8:	f640 31e9 	movw	r1, #3049	@ 0xbe9
 800dddc:	483f      	ldr	r0, [pc, #252]	@ (800dedc <HAL_TIM_Encoder_Init+0x22c>)
 800ddde:	f7f9 ff57 	bl	8007c90 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC1Polarity));
 800dde2:	683b      	ldr	r3, [r7, #0]
 800dde4:	685b      	ldr	r3, [r3, #4]
 800dde6:	2b00      	cmp	r3, #0
 800dde8:	d008      	beq.n	800ddfc <HAL_TIM_Encoder_Init+0x14c>
 800ddea:	683b      	ldr	r3, [r7, #0]
 800ddec:	685b      	ldr	r3, [r3, #4]
 800ddee:	2b02      	cmp	r3, #2
 800ddf0:	d004      	beq.n	800ddfc <HAL_TIM_Encoder_Init+0x14c>
 800ddf2:	f640 31ea 	movw	r1, #3050	@ 0xbea
 800ddf6:	4839      	ldr	r0, [pc, #228]	@ (800dedc <HAL_TIM_Encoder_Init+0x22c>)
 800ddf8:	f7f9 ff4a 	bl	8007c90 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC2Polarity));
 800ddfc:	683b      	ldr	r3, [r7, #0]
 800ddfe:	695b      	ldr	r3, [r3, #20]
 800de00:	2b00      	cmp	r3, #0
 800de02:	d008      	beq.n	800de16 <HAL_TIM_Encoder_Init+0x166>
 800de04:	683b      	ldr	r3, [r7, #0]
 800de06:	695b      	ldr	r3, [r3, #20]
 800de08:	2b02      	cmp	r3, #2
 800de0a:	d004      	beq.n	800de16 <HAL_TIM_Encoder_Init+0x166>
 800de0c:	f640 31eb 	movw	r1, #3051	@ 0xbeb
 800de10:	4832      	ldr	r0, [pc, #200]	@ (800dedc <HAL_TIM_Encoder_Init+0x22c>)
 800de12:	f7f9 ff3d 	bl	8007c90 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
 800de16:	683b      	ldr	r3, [r7, #0]
 800de18:	68db      	ldr	r3, [r3, #12]
 800de1a:	2b00      	cmp	r3, #0
 800de1c:	d010      	beq.n	800de40 <HAL_TIM_Encoder_Init+0x190>
 800de1e:	683b      	ldr	r3, [r7, #0]
 800de20:	68db      	ldr	r3, [r3, #12]
 800de22:	2b04      	cmp	r3, #4
 800de24:	d00c      	beq.n	800de40 <HAL_TIM_Encoder_Init+0x190>
 800de26:	683b      	ldr	r3, [r7, #0]
 800de28:	68db      	ldr	r3, [r3, #12]
 800de2a:	2b08      	cmp	r3, #8
 800de2c:	d008      	beq.n	800de40 <HAL_TIM_Encoder_Init+0x190>
 800de2e:	683b      	ldr	r3, [r7, #0]
 800de30:	68db      	ldr	r3, [r3, #12]
 800de32:	2b0c      	cmp	r3, #12
 800de34:	d004      	beq.n	800de40 <HAL_TIM_Encoder_Init+0x190>
 800de36:	f640 31ec 	movw	r1, #3052	@ 0xbec
 800de3a:	4828      	ldr	r0, [pc, #160]	@ (800dedc <HAL_TIM_Encoder_Init+0x22c>)
 800de3c:	f7f9 ff28 	bl	8007c90 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
 800de40:	683b      	ldr	r3, [r7, #0]
 800de42:	69db      	ldr	r3, [r3, #28]
 800de44:	2b00      	cmp	r3, #0
 800de46:	d010      	beq.n	800de6a <HAL_TIM_Encoder_Init+0x1ba>
 800de48:	683b      	ldr	r3, [r7, #0]
 800de4a:	69db      	ldr	r3, [r3, #28]
 800de4c:	2b04      	cmp	r3, #4
 800de4e:	d00c      	beq.n	800de6a <HAL_TIM_Encoder_Init+0x1ba>
 800de50:	683b      	ldr	r3, [r7, #0]
 800de52:	69db      	ldr	r3, [r3, #28]
 800de54:	2b08      	cmp	r3, #8
 800de56:	d008      	beq.n	800de6a <HAL_TIM_Encoder_Init+0x1ba>
 800de58:	683b      	ldr	r3, [r7, #0]
 800de5a:	69db      	ldr	r3, [r3, #28]
 800de5c:	2b0c      	cmp	r3, #12
 800de5e:	d004      	beq.n	800de6a <HAL_TIM_Encoder_Init+0x1ba>
 800de60:	f640 31ed 	movw	r1, #3053	@ 0xbed
 800de64:	481d      	ldr	r0, [pc, #116]	@ (800dedc <HAL_TIM_Encoder_Init+0x22c>)
 800de66:	f7f9 ff13 	bl	8007c90 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
 800de6a:	683b      	ldr	r3, [r7, #0]
 800de6c:	691b      	ldr	r3, [r3, #16]
 800de6e:	2b0f      	cmp	r3, #15
 800de70:	d904      	bls.n	800de7c <HAL_TIM_Encoder_Init+0x1cc>
 800de72:	f640 31ee 	movw	r1, #3054	@ 0xbee
 800de76:	4819      	ldr	r0, [pc, #100]	@ (800dedc <HAL_TIM_Encoder_Init+0x22c>)
 800de78:	f7f9 ff0a 	bl	8007c90 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
 800de7c:	683b      	ldr	r3, [r7, #0]
 800de7e:	6a1b      	ldr	r3, [r3, #32]
 800de80:	2b0f      	cmp	r3, #15
 800de82:	d904      	bls.n	800de8e <HAL_TIM_Encoder_Init+0x1de>
 800de84:	f640 31ef 	movw	r1, #3055	@ 0xbef
 800de88:	4814      	ldr	r0, [pc, #80]	@ (800dedc <HAL_TIM_Encoder_Init+0x22c>)
 800de8a:	f7f9 ff01 	bl	8007c90 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	681b      	ldr	r3, [r3, #0]
 800de92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800de96:	d004      	beq.n	800dea2 <HAL_TIM_Encoder_Init+0x1f2>
 800de98:	687b      	ldr	r3, [r7, #4]
 800de9a:	681b      	ldr	r3, [r3, #0]
 800de9c:	4a0d      	ldr	r2, [pc, #52]	@ (800ded4 <HAL_TIM_Encoder_Init+0x224>)
 800de9e:	4293      	cmp	r3, r2
 800dea0:	d107      	bne.n	800deb2 <HAL_TIM_Encoder_Init+0x202>
 800dea2:	687b      	ldr	r3, [r7, #4]
 800dea4:	68db      	ldr	r3, [r3, #12]
 800dea6:	2b00      	cmp	r3, #0
 800dea8:	bf14      	ite	ne
 800deaa:	2301      	movne	r3, #1
 800deac:	2300      	moveq	r3, #0
 800deae:	b2db      	uxtb	r3, r3
 800deb0:	e01a      	b.n	800dee8 <HAL_TIM_Encoder_Init+0x238>
 800deb2:	687b      	ldr	r3, [r7, #4]
 800deb4:	68db      	ldr	r3, [r3, #12]
 800deb6:	2b00      	cmp	r3, #0
 800deb8:	d012      	beq.n	800dee0 <HAL_TIM_Encoder_Init+0x230>
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	68db      	ldr	r3, [r3, #12]
 800debe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dec2:	d20d      	bcs.n	800dee0 <HAL_TIM_Encoder_Init+0x230>
 800dec4:	2301      	movs	r3, #1
 800dec6:	e00c      	b.n	800dee2 <HAL_TIM_Encoder_Init+0x232>
 800dec8:	40012c00 	.word	0x40012c00
 800decc:	40000400 	.word	0x40000400
 800ded0:	40000800 	.word	0x40000800
 800ded4:	40000c00 	.word	0x40000c00
 800ded8:	40013400 	.word	0x40013400
 800dedc:	08012bec 	.word	0x08012bec
 800dee0:	2300      	movs	r3, #0
 800dee2:	f003 0301 	and.w	r3, r3, #1
 800dee6:	b2db      	uxtb	r3, r3
 800dee8:	2b00      	cmp	r3, #0
 800deea:	d104      	bne.n	800def6 <HAL_TIM_Encoder_Init+0x246>
 800deec:	f44f 613f 	mov.w	r1, #3056	@ 0xbf0
 800def0:	484f      	ldr	r0, [pc, #316]	@ (800e030 <HAL_TIM_Encoder_Init+0x380>)
 800def2:	f7f9 fecd 	bl	8007c90 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800defc:	b2db      	uxtb	r3, r3
 800defe:	2b00      	cmp	r3, #0
 800df00:	d106      	bne.n	800df10 <HAL_TIM_Encoder_Init+0x260>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	2200      	movs	r2, #0
 800df06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800df0a:	6878      	ldr	r0, [r7, #4]
 800df0c:	f7fa faaa 	bl	8008464 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800df10:	687b      	ldr	r3, [r7, #4]
 800df12:	2202      	movs	r2, #2
 800df14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	681b      	ldr	r3, [r3, #0]
 800df1c:	689b      	ldr	r3, [r3, #8]
 800df1e:	687a      	ldr	r2, [r7, #4]
 800df20:	6812      	ldr	r2, [r2, #0]
 800df22:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800df26:	f023 0307 	bic.w	r3, r3, #7
 800df2a:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800df2c:	687b      	ldr	r3, [r7, #4]
 800df2e:	681a      	ldr	r2, [r3, #0]
 800df30:	687b      	ldr	r3, [r7, #4]
 800df32:	3304      	adds	r3, #4
 800df34:	4619      	mov	r1, r3
 800df36:	4610      	mov	r0, r2
 800df38:	f001 f886 	bl	800f048 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800df3c:	687b      	ldr	r3, [r7, #4]
 800df3e:	681b      	ldr	r3, [r3, #0]
 800df40:	689b      	ldr	r3, [r3, #8]
 800df42:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	681b      	ldr	r3, [r3, #0]
 800df48:	699b      	ldr	r3, [r3, #24]
 800df4a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800df4c:	687b      	ldr	r3, [r7, #4]
 800df4e:	681b      	ldr	r3, [r3, #0]
 800df50:	6a1b      	ldr	r3, [r3, #32]
 800df52:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800df54:	683b      	ldr	r3, [r7, #0]
 800df56:	681b      	ldr	r3, [r3, #0]
 800df58:	697a      	ldr	r2, [r7, #20]
 800df5a:	4313      	orrs	r3, r2
 800df5c:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800df5e:	693b      	ldr	r3, [r7, #16]
 800df60:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800df64:	f023 0303 	bic.w	r3, r3, #3
 800df68:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800df6a:	683b      	ldr	r3, [r7, #0]
 800df6c:	689a      	ldr	r2, [r3, #8]
 800df6e:	683b      	ldr	r3, [r7, #0]
 800df70:	699b      	ldr	r3, [r3, #24]
 800df72:	021b      	lsls	r3, r3, #8
 800df74:	4313      	orrs	r3, r2
 800df76:	693a      	ldr	r2, [r7, #16]
 800df78:	4313      	orrs	r3, r2
 800df7a:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800df7c:	693b      	ldr	r3, [r7, #16]
 800df7e:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800df82:	f023 030c 	bic.w	r3, r3, #12
 800df86:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800df88:	693b      	ldr	r3, [r7, #16]
 800df8a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800df8e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800df92:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800df94:	683b      	ldr	r3, [r7, #0]
 800df96:	68da      	ldr	r2, [r3, #12]
 800df98:	683b      	ldr	r3, [r7, #0]
 800df9a:	69db      	ldr	r3, [r3, #28]
 800df9c:	021b      	lsls	r3, r3, #8
 800df9e:	4313      	orrs	r3, r2
 800dfa0:	693a      	ldr	r2, [r7, #16]
 800dfa2:	4313      	orrs	r3, r2
 800dfa4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800dfa6:	683b      	ldr	r3, [r7, #0]
 800dfa8:	691b      	ldr	r3, [r3, #16]
 800dfaa:	011a      	lsls	r2, r3, #4
 800dfac:	683b      	ldr	r3, [r7, #0]
 800dfae:	6a1b      	ldr	r3, [r3, #32]
 800dfb0:	031b      	lsls	r3, r3, #12
 800dfb2:	4313      	orrs	r3, r2
 800dfb4:	693a      	ldr	r2, [r7, #16]
 800dfb6:	4313      	orrs	r3, r2
 800dfb8:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800dfba:	68fb      	ldr	r3, [r7, #12]
 800dfbc:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800dfc0:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800dfc2:	68fb      	ldr	r3, [r7, #12]
 800dfc4:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800dfc8:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800dfca:	683b      	ldr	r3, [r7, #0]
 800dfcc:	685a      	ldr	r2, [r3, #4]
 800dfce:	683b      	ldr	r3, [r7, #0]
 800dfd0:	695b      	ldr	r3, [r3, #20]
 800dfd2:	011b      	lsls	r3, r3, #4
 800dfd4:	4313      	orrs	r3, r2
 800dfd6:	68fa      	ldr	r2, [r7, #12]
 800dfd8:	4313      	orrs	r3, r2
 800dfda:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	681b      	ldr	r3, [r3, #0]
 800dfe0:	697a      	ldr	r2, [r7, #20]
 800dfe2:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800dfe4:	687b      	ldr	r3, [r7, #4]
 800dfe6:	681b      	ldr	r3, [r3, #0]
 800dfe8:	693a      	ldr	r2, [r7, #16]
 800dfea:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	681b      	ldr	r3, [r3, #0]
 800dff0:	68fa      	ldr	r2, [r7, #12]
 800dff2:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800dff4:	687b      	ldr	r3, [r7, #4]
 800dff6:	2201      	movs	r2, #1
 800dff8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	2201      	movs	r2, #1
 800e000:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	2201      	movs	r2, #1
 800e008:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	2201      	movs	r2, #1
 800e010:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800e014:	687b      	ldr	r3, [r7, #4]
 800e016:	2201      	movs	r2, #1
 800e018:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e01c:	687b      	ldr	r3, [r7, #4]
 800e01e:	2201      	movs	r2, #1
 800e020:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800e024:	2300      	movs	r3, #0
}
 800e026:	4618      	mov	r0, r3
 800e028:	3718      	adds	r7, #24
 800e02a:	46bd      	mov	sp, r7
 800e02c:	bd80      	pop	{r7, pc}
 800e02e:	bf00      	nop
 800e030:	08012bec 	.word	0x08012bec

0800e034 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800e034:	b580      	push	{r7, lr}
 800e036:	b084      	sub	sp, #16
 800e038:	af00      	add	r7, sp, #0
 800e03a:	6078      	str	r0, [r7, #4]
 800e03c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800e03e:	687b      	ldr	r3, [r7, #4]
 800e040:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800e044:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800e046:	687b      	ldr	r3, [r7, #4]
 800e048:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800e04c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800e054:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800e056:	687b      	ldr	r3, [r7, #4]
 800e058:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e05c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 800e05e:	687b      	ldr	r3, [r7, #4]
 800e060:	681b      	ldr	r3, [r3, #0]
 800e062:	4a4d      	ldr	r2, [pc, #308]	@ (800e198 <HAL_TIM_Encoder_Start+0x164>)
 800e064:	4293      	cmp	r3, r2
 800e066:	d01d      	beq.n	800e0a4 <HAL_TIM_Encoder_Start+0x70>
 800e068:	687b      	ldr	r3, [r7, #4]
 800e06a:	681b      	ldr	r3, [r3, #0]
 800e06c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e070:	d018      	beq.n	800e0a4 <HAL_TIM_Encoder_Start+0x70>
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	681b      	ldr	r3, [r3, #0]
 800e076:	4a49      	ldr	r2, [pc, #292]	@ (800e19c <HAL_TIM_Encoder_Start+0x168>)
 800e078:	4293      	cmp	r3, r2
 800e07a:	d013      	beq.n	800e0a4 <HAL_TIM_Encoder_Start+0x70>
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	681b      	ldr	r3, [r3, #0]
 800e080:	4a47      	ldr	r2, [pc, #284]	@ (800e1a0 <HAL_TIM_Encoder_Start+0x16c>)
 800e082:	4293      	cmp	r3, r2
 800e084:	d00e      	beq.n	800e0a4 <HAL_TIM_Encoder_Start+0x70>
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	681b      	ldr	r3, [r3, #0]
 800e08a:	4a46      	ldr	r2, [pc, #280]	@ (800e1a4 <HAL_TIM_Encoder_Start+0x170>)
 800e08c:	4293      	cmp	r3, r2
 800e08e:	d009      	beq.n	800e0a4 <HAL_TIM_Encoder_Start+0x70>
 800e090:	687b      	ldr	r3, [r7, #4]
 800e092:	681b      	ldr	r3, [r3, #0]
 800e094:	4a44      	ldr	r2, [pc, #272]	@ (800e1a8 <HAL_TIM_Encoder_Start+0x174>)
 800e096:	4293      	cmp	r3, r2
 800e098:	d004      	beq.n	800e0a4 <HAL_TIM_Encoder_Start+0x70>
 800e09a:	f640 41a1 	movw	r1, #3233	@ 0xca1
 800e09e:	4843      	ldr	r0, [pc, #268]	@ (800e1ac <HAL_TIM_Encoder_Start+0x178>)
 800e0a0:	f7f9 fdf6 	bl	8007c90 <assert_failed>

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800e0a4:	683b      	ldr	r3, [r7, #0]
 800e0a6:	2b00      	cmp	r3, #0
 800e0a8:	d110      	bne.n	800e0cc <HAL_TIM_Encoder_Start+0x98>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800e0aa:	7bfb      	ldrb	r3, [r7, #15]
 800e0ac:	2b01      	cmp	r3, #1
 800e0ae:	d102      	bne.n	800e0b6 <HAL_TIM_Encoder_Start+0x82>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800e0b0:	7b7b      	ldrb	r3, [r7, #13]
 800e0b2:	2b01      	cmp	r3, #1
 800e0b4:	d001      	beq.n	800e0ba <HAL_TIM_Encoder_Start+0x86>
    {
      return HAL_ERROR;
 800e0b6:	2301      	movs	r3, #1
 800e0b8:	e069      	b.n	800e18e <HAL_TIM_Encoder_Start+0x15a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	2202      	movs	r2, #2
 800e0be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	2202      	movs	r2, #2
 800e0c6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e0ca:	e031      	b.n	800e130 <HAL_TIM_Encoder_Start+0xfc>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800e0cc:	683b      	ldr	r3, [r7, #0]
 800e0ce:	2b04      	cmp	r3, #4
 800e0d0:	d110      	bne.n	800e0f4 <HAL_TIM_Encoder_Start+0xc0>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800e0d2:	7bbb      	ldrb	r3, [r7, #14]
 800e0d4:	2b01      	cmp	r3, #1
 800e0d6:	d102      	bne.n	800e0de <HAL_TIM_Encoder_Start+0xaa>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800e0d8:	7b3b      	ldrb	r3, [r7, #12]
 800e0da:	2b01      	cmp	r3, #1
 800e0dc:	d001      	beq.n	800e0e2 <HAL_TIM_Encoder_Start+0xae>
    {
      return HAL_ERROR;
 800e0de:	2301      	movs	r3, #1
 800e0e0:	e055      	b.n	800e18e <HAL_TIM_Encoder_Start+0x15a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	2202      	movs	r2, #2
 800e0e6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	2202      	movs	r2, #2
 800e0ee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e0f2:	e01d      	b.n	800e130 <HAL_TIM_Encoder_Start+0xfc>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800e0f4:	7bfb      	ldrb	r3, [r7, #15]
 800e0f6:	2b01      	cmp	r3, #1
 800e0f8:	d108      	bne.n	800e10c <HAL_TIM_Encoder_Start+0xd8>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800e0fa:	7bbb      	ldrb	r3, [r7, #14]
 800e0fc:	2b01      	cmp	r3, #1
 800e0fe:	d105      	bne.n	800e10c <HAL_TIM_Encoder_Start+0xd8>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800e100:	7b7b      	ldrb	r3, [r7, #13]
 800e102:	2b01      	cmp	r3, #1
 800e104:	d102      	bne.n	800e10c <HAL_TIM_Encoder_Start+0xd8>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800e106:	7b3b      	ldrb	r3, [r7, #12]
 800e108:	2b01      	cmp	r3, #1
 800e10a:	d001      	beq.n	800e110 <HAL_TIM_Encoder_Start+0xdc>
    {
      return HAL_ERROR;
 800e10c:	2301      	movs	r3, #1
 800e10e:	e03e      	b.n	800e18e <HAL_TIM_Encoder_Start+0x15a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	2202      	movs	r2, #2
 800e114:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	2202      	movs	r2, #2
 800e11c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	2202      	movs	r2, #2
 800e124:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800e128:	687b      	ldr	r3, [r7, #4]
 800e12a:	2202      	movs	r2, #2
 800e12c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800e130:	683b      	ldr	r3, [r7, #0]
 800e132:	2b00      	cmp	r3, #0
 800e134:	d003      	beq.n	800e13e <HAL_TIM_Encoder_Start+0x10a>
 800e136:	683b      	ldr	r3, [r7, #0]
 800e138:	2b04      	cmp	r3, #4
 800e13a:	d008      	beq.n	800e14e <HAL_TIM_Encoder_Start+0x11a>
 800e13c:	e00f      	b.n	800e15e <HAL_TIM_Encoder_Start+0x12a>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800e13e:	687b      	ldr	r3, [r7, #4]
 800e140:	681b      	ldr	r3, [r3, #0]
 800e142:	2201      	movs	r2, #1
 800e144:	2100      	movs	r1, #0
 800e146:	4618      	mov	r0, r3
 800e148:	f001 fc1e 	bl	800f988 <TIM_CCxChannelCmd>
      break;
 800e14c:	e016      	b.n	800e17c <HAL_TIM_Encoder_Start+0x148>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800e14e:	687b      	ldr	r3, [r7, #4]
 800e150:	681b      	ldr	r3, [r3, #0]
 800e152:	2201      	movs	r2, #1
 800e154:	2104      	movs	r1, #4
 800e156:	4618      	mov	r0, r3
 800e158:	f001 fc16 	bl	800f988 <TIM_CCxChannelCmd>
      break;
 800e15c:	e00e      	b.n	800e17c <HAL_TIM_Encoder_Start+0x148>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800e15e:	687b      	ldr	r3, [r7, #4]
 800e160:	681b      	ldr	r3, [r3, #0]
 800e162:	2201      	movs	r2, #1
 800e164:	2100      	movs	r1, #0
 800e166:	4618      	mov	r0, r3
 800e168:	f001 fc0e 	bl	800f988 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	681b      	ldr	r3, [r3, #0]
 800e170:	2201      	movs	r2, #1
 800e172:	2104      	movs	r1, #4
 800e174:	4618      	mov	r0, r3
 800e176:	f001 fc07 	bl	800f988 <TIM_CCxChannelCmd>
      break;
 800e17a:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800e17c:	687b      	ldr	r3, [r7, #4]
 800e17e:	681b      	ldr	r3, [r3, #0]
 800e180:	681a      	ldr	r2, [r3, #0]
 800e182:	687b      	ldr	r3, [r7, #4]
 800e184:	681b      	ldr	r3, [r3, #0]
 800e186:	f042 0201 	orr.w	r2, r2, #1
 800e18a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800e18c:	2300      	movs	r3, #0
}
 800e18e:	4618      	mov	r0, r3
 800e190:	3710      	adds	r7, #16
 800e192:	46bd      	mov	sp, r7
 800e194:	bd80      	pop	{r7, pc}
 800e196:	bf00      	nop
 800e198:	40012c00 	.word	0x40012c00
 800e19c:	40000400 	.word	0x40000400
 800e1a0:	40000800 	.word	0x40000800
 800e1a4:	40000c00 	.word	0x40000c00
 800e1a8:	40013400 	.word	0x40013400
 800e1ac:	08012bec 	.word	0x08012bec

0800e1b0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800e1b0:	b580      	push	{r7, lr}
 800e1b2:	b084      	sub	sp, #16
 800e1b4:	af00      	add	r7, sp, #0
 800e1b6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800e1b8:	687b      	ldr	r3, [r7, #4]
 800e1ba:	681b      	ldr	r3, [r3, #0]
 800e1bc:	68db      	ldr	r3, [r3, #12]
 800e1be:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800e1c0:	687b      	ldr	r3, [r7, #4]
 800e1c2:	681b      	ldr	r3, [r3, #0]
 800e1c4:	691b      	ldr	r3, [r3, #16]
 800e1c6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800e1c8:	68bb      	ldr	r3, [r7, #8]
 800e1ca:	f003 0302 	and.w	r3, r3, #2
 800e1ce:	2b00      	cmp	r3, #0
 800e1d0:	d020      	beq.n	800e214 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800e1d2:	68fb      	ldr	r3, [r7, #12]
 800e1d4:	f003 0302 	and.w	r3, r3, #2
 800e1d8:	2b00      	cmp	r3, #0
 800e1da:	d01b      	beq.n	800e214 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800e1dc:	687b      	ldr	r3, [r7, #4]
 800e1de:	681b      	ldr	r3, [r3, #0]
 800e1e0:	f06f 0202 	mvn.w	r2, #2
 800e1e4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e1e6:	687b      	ldr	r3, [r7, #4]
 800e1e8:	2201      	movs	r2, #1
 800e1ea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800e1ec:	687b      	ldr	r3, [r7, #4]
 800e1ee:	681b      	ldr	r3, [r3, #0]
 800e1f0:	699b      	ldr	r3, [r3, #24]
 800e1f2:	f003 0303 	and.w	r3, r3, #3
 800e1f6:	2b00      	cmp	r3, #0
 800e1f8:	d003      	beq.n	800e202 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800e1fa:	6878      	ldr	r0, [r7, #4]
 800e1fc:	f000 ff06 	bl	800f00c <HAL_TIM_IC_CaptureCallback>
 800e200:	e005      	b.n	800e20e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800e202:	6878      	ldr	r0, [r7, #4]
 800e204:	f000 fef8 	bl	800eff8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e208:	6878      	ldr	r0, [r7, #4]
 800e20a:	f000 ff09 	bl	800f020 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	2200      	movs	r2, #0
 800e212:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800e214:	68bb      	ldr	r3, [r7, #8]
 800e216:	f003 0304 	and.w	r3, r3, #4
 800e21a:	2b00      	cmp	r3, #0
 800e21c:	d020      	beq.n	800e260 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800e21e:	68fb      	ldr	r3, [r7, #12]
 800e220:	f003 0304 	and.w	r3, r3, #4
 800e224:	2b00      	cmp	r3, #0
 800e226:	d01b      	beq.n	800e260 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800e228:	687b      	ldr	r3, [r7, #4]
 800e22a:	681b      	ldr	r3, [r3, #0]
 800e22c:	f06f 0204 	mvn.w	r2, #4
 800e230:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e232:	687b      	ldr	r3, [r7, #4]
 800e234:	2202      	movs	r2, #2
 800e236:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	681b      	ldr	r3, [r3, #0]
 800e23c:	699b      	ldr	r3, [r3, #24]
 800e23e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e242:	2b00      	cmp	r3, #0
 800e244:	d003      	beq.n	800e24e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e246:	6878      	ldr	r0, [r7, #4]
 800e248:	f000 fee0 	bl	800f00c <HAL_TIM_IC_CaptureCallback>
 800e24c:	e005      	b.n	800e25a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e24e:	6878      	ldr	r0, [r7, #4]
 800e250:	f000 fed2 	bl	800eff8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e254:	6878      	ldr	r0, [r7, #4]
 800e256:	f000 fee3 	bl	800f020 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e25a:	687b      	ldr	r3, [r7, #4]
 800e25c:	2200      	movs	r2, #0
 800e25e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800e260:	68bb      	ldr	r3, [r7, #8]
 800e262:	f003 0308 	and.w	r3, r3, #8
 800e266:	2b00      	cmp	r3, #0
 800e268:	d020      	beq.n	800e2ac <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800e26a:	68fb      	ldr	r3, [r7, #12]
 800e26c:	f003 0308 	and.w	r3, r3, #8
 800e270:	2b00      	cmp	r3, #0
 800e272:	d01b      	beq.n	800e2ac <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	681b      	ldr	r3, [r3, #0]
 800e278:	f06f 0208 	mvn.w	r2, #8
 800e27c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e27e:	687b      	ldr	r3, [r7, #4]
 800e280:	2204      	movs	r2, #4
 800e282:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	681b      	ldr	r3, [r3, #0]
 800e288:	69db      	ldr	r3, [r3, #28]
 800e28a:	f003 0303 	and.w	r3, r3, #3
 800e28e:	2b00      	cmp	r3, #0
 800e290:	d003      	beq.n	800e29a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e292:	6878      	ldr	r0, [r7, #4]
 800e294:	f000 feba 	bl	800f00c <HAL_TIM_IC_CaptureCallback>
 800e298:	e005      	b.n	800e2a6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e29a:	6878      	ldr	r0, [r7, #4]
 800e29c:	f000 feac 	bl	800eff8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e2a0:	6878      	ldr	r0, [r7, #4]
 800e2a2:	f000 febd 	bl	800f020 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e2a6:	687b      	ldr	r3, [r7, #4]
 800e2a8:	2200      	movs	r2, #0
 800e2aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800e2ac:	68bb      	ldr	r3, [r7, #8]
 800e2ae:	f003 0310 	and.w	r3, r3, #16
 800e2b2:	2b00      	cmp	r3, #0
 800e2b4:	d020      	beq.n	800e2f8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800e2b6:	68fb      	ldr	r3, [r7, #12]
 800e2b8:	f003 0310 	and.w	r3, r3, #16
 800e2bc:	2b00      	cmp	r3, #0
 800e2be:	d01b      	beq.n	800e2f8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	681b      	ldr	r3, [r3, #0]
 800e2c4:	f06f 0210 	mvn.w	r2, #16
 800e2c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	2208      	movs	r2, #8
 800e2ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	681b      	ldr	r3, [r3, #0]
 800e2d4:	69db      	ldr	r3, [r3, #28]
 800e2d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e2da:	2b00      	cmp	r3, #0
 800e2dc:	d003      	beq.n	800e2e6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e2de:	6878      	ldr	r0, [r7, #4]
 800e2e0:	f000 fe94 	bl	800f00c <HAL_TIM_IC_CaptureCallback>
 800e2e4:	e005      	b.n	800e2f2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e2e6:	6878      	ldr	r0, [r7, #4]
 800e2e8:	f000 fe86 	bl	800eff8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e2ec:	6878      	ldr	r0, [r7, #4]
 800e2ee:	f000 fe97 	bl	800f020 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e2f2:	687b      	ldr	r3, [r7, #4]
 800e2f4:	2200      	movs	r2, #0
 800e2f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800e2f8:	68bb      	ldr	r3, [r7, #8]
 800e2fa:	f003 0301 	and.w	r3, r3, #1
 800e2fe:	2b00      	cmp	r3, #0
 800e300:	d00c      	beq.n	800e31c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800e302:	68fb      	ldr	r3, [r7, #12]
 800e304:	f003 0301 	and.w	r3, r3, #1
 800e308:	2b00      	cmp	r3, #0
 800e30a:	d007      	beq.n	800e31c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	681b      	ldr	r3, [r3, #0]
 800e310:	f06f 0201 	mvn.w	r2, #1
 800e314:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800e316:	6878      	ldr	r0, [r7, #4]
 800e318:	f7f8 fcc4 	bl	8006ca4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800e31c:	68bb      	ldr	r3, [r7, #8]
 800e31e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e322:	2b00      	cmp	r3, #0
 800e324:	d104      	bne.n	800e330 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800e326:	68bb      	ldr	r3, [r7, #8]
 800e328:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800e32c:	2b00      	cmp	r3, #0
 800e32e:	d00c      	beq.n	800e34a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800e330:	68fb      	ldr	r3, [r7, #12]
 800e332:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e336:	2b00      	cmp	r3, #0
 800e338:	d007      	beq.n	800e34a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	681b      	ldr	r3, [r3, #0]
 800e33e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800e342:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800e344:	6878      	ldr	r0, [r7, #4]
 800e346:	f001 fe2f 	bl	800ffa8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800e34a:	68bb      	ldr	r3, [r7, #8]
 800e34c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e350:	2b00      	cmp	r3, #0
 800e352:	d00c      	beq.n	800e36e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800e354:	68fb      	ldr	r3, [r7, #12]
 800e356:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e35a:	2b00      	cmp	r3, #0
 800e35c:	d007      	beq.n	800e36e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800e35e:	687b      	ldr	r3, [r7, #4]
 800e360:	681b      	ldr	r3, [r3, #0]
 800e362:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800e366:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800e368:	6878      	ldr	r0, [r7, #4]
 800e36a:	f001 fe27 	bl	800ffbc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800e36e:	68bb      	ldr	r3, [r7, #8]
 800e370:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e374:	2b00      	cmp	r3, #0
 800e376:	d00c      	beq.n	800e392 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800e378:	68fb      	ldr	r3, [r7, #12]
 800e37a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e37e:	2b00      	cmp	r3, #0
 800e380:	d007      	beq.n	800e392 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	681b      	ldr	r3, [r3, #0]
 800e386:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800e38a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800e38c:	6878      	ldr	r0, [r7, #4]
 800e38e:	f000 fe51 	bl	800f034 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800e392:	68bb      	ldr	r3, [r7, #8]
 800e394:	f003 0320 	and.w	r3, r3, #32
 800e398:	2b00      	cmp	r3, #0
 800e39a:	d00c      	beq.n	800e3b6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800e39c:	68fb      	ldr	r3, [r7, #12]
 800e39e:	f003 0320 	and.w	r3, r3, #32
 800e3a2:	2b00      	cmp	r3, #0
 800e3a4:	d007      	beq.n	800e3b6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	681b      	ldr	r3, [r3, #0]
 800e3aa:	f06f 0220 	mvn.w	r2, #32
 800e3ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800e3b0:	6878      	ldr	r0, [r7, #4]
 800e3b2:	f001 fdef 	bl	800ff94 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800e3b6:	bf00      	nop
 800e3b8:	3710      	adds	r7, #16
 800e3ba:	46bd      	mov	sp, r7
 800e3bc:	bd80      	pop	{r7, pc}
	...

0800e3c0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800e3c0:	b580      	push	{r7, lr}
 800e3c2:	b086      	sub	sp, #24
 800e3c4:	af00      	add	r7, sp, #0
 800e3c6:	60f8      	str	r0, [r7, #12]
 800e3c8:	60b9      	str	r1, [r7, #8]
 800e3ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800e3cc:	2300      	movs	r3, #0
 800e3ce:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 800e3d0:	687b      	ldr	r3, [r7, #4]
 800e3d2:	2b00      	cmp	r3, #0
 800e3d4:	d016      	beq.n	800e404 <HAL_TIM_PWM_ConfigChannel+0x44>
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	2b04      	cmp	r3, #4
 800e3da:	d013      	beq.n	800e404 <HAL_TIM_PWM_ConfigChannel+0x44>
 800e3dc:	687b      	ldr	r3, [r7, #4]
 800e3de:	2b08      	cmp	r3, #8
 800e3e0:	d010      	beq.n	800e404 <HAL_TIM_PWM_ConfigChannel+0x44>
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	2b0c      	cmp	r3, #12
 800e3e6:	d00d      	beq.n	800e404 <HAL_TIM_PWM_ConfigChannel+0x44>
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	2b10      	cmp	r3, #16
 800e3ec:	d00a      	beq.n	800e404 <HAL_TIM_PWM_ConfigChannel+0x44>
 800e3ee:	687b      	ldr	r3, [r7, #4]
 800e3f0:	2b14      	cmp	r3, #20
 800e3f2:	d007      	beq.n	800e404 <HAL_TIM_PWM_ConfigChannel+0x44>
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	2b3c      	cmp	r3, #60	@ 0x3c
 800e3f8:	d004      	beq.n	800e404 <HAL_TIM_PWM_ConfigChannel+0x44>
 800e3fa:	f241 01b3 	movw	r1, #4275	@ 0x10b3
 800e3fe:	488b      	ldr	r0, [pc, #556]	@ (800e62c <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800e400:	f7f9 fc46 	bl	8007c90 <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 800e404:	68bb      	ldr	r3, [r7, #8]
 800e406:	681b      	ldr	r3, [r3, #0]
 800e408:	2b60      	cmp	r3, #96	@ 0x60
 800e40a:	d01c      	beq.n	800e446 <HAL_TIM_PWM_ConfigChannel+0x86>
 800e40c:	68bb      	ldr	r3, [r7, #8]
 800e40e:	681b      	ldr	r3, [r3, #0]
 800e410:	2b70      	cmp	r3, #112	@ 0x70
 800e412:	d018      	beq.n	800e446 <HAL_TIM_PWM_ConfigChannel+0x86>
 800e414:	68bb      	ldr	r3, [r7, #8]
 800e416:	681b      	ldr	r3, [r3, #0]
 800e418:	4a85      	ldr	r2, [pc, #532]	@ (800e630 <HAL_TIM_PWM_ConfigChannel+0x270>)
 800e41a:	4293      	cmp	r3, r2
 800e41c:	d013      	beq.n	800e446 <HAL_TIM_PWM_ConfigChannel+0x86>
 800e41e:	68bb      	ldr	r3, [r7, #8]
 800e420:	681b      	ldr	r3, [r3, #0]
 800e422:	4a84      	ldr	r2, [pc, #528]	@ (800e634 <HAL_TIM_PWM_ConfigChannel+0x274>)
 800e424:	4293      	cmp	r3, r2
 800e426:	d00e      	beq.n	800e446 <HAL_TIM_PWM_ConfigChannel+0x86>
 800e428:	68bb      	ldr	r3, [r7, #8]
 800e42a:	681b      	ldr	r3, [r3, #0]
 800e42c:	4a82      	ldr	r2, [pc, #520]	@ (800e638 <HAL_TIM_PWM_ConfigChannel+0x278>)
 800e42e:	4293      	cmp	r3, r2
 800e430:	d009      	beq.n	800e446 <HAL_TIM_PWM_ConfigChannel+0x86>
 800e432:	68bb      	ldr	r3, [r7, #8]
 800e434:	681b      	ldr	r3, [r3, #0]
 800e436:	4a81      	ldr	r2, [pc, #516]	@ (800e63c <HAL_TIM_PWM_ConfigChannel+0x27c>)
 800e438:	4293      	cmp	r3, r2
 800e43a:	d004      	beq.n	800e446 <HAL_TIM_PWM_ConfigChannel+0x86>
 800e43c:	f241 01b4 	movw	r1, #4276	@ 0x10b4
 800e440:	487a      	ldr	r0, [pc, #488]	@ (800e62c <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800e442:	f7f9 fc25 	bl	8007c90 <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800e446:	68bb      	ldr	r3, [r7, #8]
 800e448:	689b      	ldr	r3, [r3, #8]
 800e44a:	2b00      	cmp	r3, #0
 800e44c:	d008      	beq.n	800e460 <HAL_TIM_PWM_ConfigChannel+0xa0>
 800e44e:	68bb      	ldr	r3, [r7, #8]
 800e450:	689b      	ldr	r3, [r3, #8]
 800e452:	2b02      	cmp	r3, #2
 800e454:	d004      	beq.n	800e460 <HAL_TIM_PWM_ConfigChannel+0xa0>
 800e456:	f241 01b5 	movw	r1, #4277	@ 0x10b5
 800e45a:	4874      	ldr	r0, [pc, #464]	@ (800e62c <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800e45c:	f7f9 fc18 	bl	8007c90 <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 800e460:	68bb      	ldr	r3, [r7, #8]
 800e462:	691b      	ldr	r3, [r3, #16]
 800e464:	2b00      	cmp	r3, #0
 800e466:	d008      	beq.n	800e47a <HAL_TIM_PWM_ConfigChannel+0xba>
 800e468:	68bb      	ldr	r3, [r7, #8]
 800e46a:	691b      	ldr	r3, [r3, #16]
 800e46c:	2b04      	cmp	r3, #4
 800e46e:	d004      	beq.n	800e47a <HAL_TIM_PWM_ConfigChannel+0xba>
 800e470:	f241 01b6 	movw	r1, #4278	@ 0x10b6
 800e474:	486d      	ldr	r0, [pc, #436]	@ (800e62c <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800e476:	f7f9 fc0b 	bl	8007c90 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 800e47a:	68fb      	ldr	r3, [r7, #12]
 800e47c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e480:	2b01      	cmp	r3, #1
 800e482:	d101      	bne.n	800e488 <HAL_TIM_PWM_ConfigChannel+0xc8>
 800e484:	2302      	movs	r3, #2
 800e486:	e1d9      	b.n	800e83c <HAL_TIM_PWM_ConfigChannel+0x47c>
 800e488:	68fb      	ldr	r3, [r7, #12]
 800e48a:	2201      	movs	r2, #1
 800e48c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800e490:	687b      	ldr	r3, [r7, #4]
 800e492:	2b14      	cmp	r3, #20
 800e494:	f200 81ca 	bhi.w	800e82c <HAL_TIM_PWM_ConfigChannel+0x46c>
 800e498:	a201      	add	r2, pc, #4	@ (adr r2, 800e4a0 <HAL_TIM_PWM_ConfigChannel+0xe0>)
 800e49a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e49e:	bf00      	nop
 800e4a0:	0800e4f5 	.word	0x0800e4f5
 800e4a4:	0800e82d 	.word	0x0800e82d
 800e4a8:	0800e82d 	.word	0x0800e82d
 800e4ac:	0800e82d 	.word	0x0800e82d
 800e4b0:	0800e599 	.word	0x0800e599
 800e4b4:	0800e82d 	.word	0x0800e82d
 800e4b8:	0800e82d 	.word	0x0800e82d
 800e4bc:	0800e82d 	.word	0x0800e82d
 800e4c0:	0800e661 	.word	0x0800e661
 800e4c4:	0800e82d 	.word	0x0800e82d
 800e4c8:	0800e82d 	.word	0x0800e82d
 800e4cc:	0800e82d 	.word	0x0800e82d
 800e4d0:	0800e6e7 	.word	0x0800e6e7
 800e4d4:	0800e82d 	.word	0x0800e82d
 800e4d8:	0800e82d 	.word	0x0800e82d
 800e4dc:	0800e82d 	.word	0x0800e82d
 800e4e0:	0800e76f 	.word	0x0800e76f
 800e4e4:	0800e82d 	.word	0x0800e82d
 800e4e8:	0800e82d 	.word	0x0800e82d
 800e4ec:	0800e82d 	.word	0x0800e82d
 800e4f0:	0800e7cd 	.word	0x0800e7cd
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800e4f4:	68fb      	ldr	r3, [r7, #12]
 800e4f6:	681b      	ldr	r3, [r3, #0]
 800e4f8:	4a51      	ldr	r2, [pc, #324]	@ (800e640 <HAL_TIM_PWM_ConfigChannel+0x280>)
 800e4fa:	4293      	cmp	r3, r2
 800e4fc:	d02c      	beq.n	800e558 <HAL_TIM_PWM_ConfigChannel+0x198>
 800e4fe:	68fb      	ldr	r3, [r7, #12]
 800e500:	681b      	ldr	r3, [r3, #0]
 800e502:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e506:	d027      	beq.n	800e558 <HAL_TIM_PWM_ConfigChannel+0x198>
 800e508:	68fb      	ldr	r3, [r7, #12]
 800e50a:	681b      	ldr	r3, [r3, #0]
 800e50c:	4a4d      	ldr	r2, [pc, #308]	@ (800e644 <HAL_TIM_PWM_ConfigChannel+0x284>)
 800e50e:	4293      	cmp	r3, r2
 800e510:	d022      	beq.n	800e558 <HAL_TIM_PWM_ConfigChannel+0x198>
 800e512:	68fb      	ldr	r3, [r7, #12]
 800e514:	681b      	ldr	r3, [r3, #0]
 800e516:	4a4c      	ldr	r2, [pc, #304]	@ (800e648 <HAL_TIM_PWM_ConfigChannel+0x288>)
 800e518:	4293      	cmp	r3, r2
 800e51a:	d01d      	beq.n	800e558 <HAL_TIM_PWM_ConfigChannel+0x198>
 800e51c:	68fb      	ldr	r3, [r7, #12]
 800e51e:	681b      	ldr	r3, [r3, #0]
 800e520:	4a4a      	ldr	r2, [pc, #296]	@ (800e64c <HAL_TIM_PWM_ConfigChannel+0x28c>)
 800e522:	4293      	cmp	r3, r2
 800e524:	d018      	beq.n	800e558 <HAL_TIM_PWM_ConfigChannel+0x198>
 800e526:	68fb      	ldr	r3, [r7, #12]
 800e528:	681b      	ldr	r3, [r3, #0]
 800e52a:	4a49      	ldr	r2, [pc, #292]	@ (800e650 <HAL_TIM_PWM_ConfigChannel+0x290>)
 800e52c:	4293      	cmp	r3, r2
 800e52e:	d013      	beq.n	800e558 <HAL_TIM_PWM_ConfigChannel+0x198>
 800e530:	68fb      	ldr	r3, [r7, #12]
 800e532:	681b      	ldr	r3, [r3, #0]
 800e534:	4a47      	ldr	r2, [pc, #284]	@ (800e654 <HAL_TIM_PWM_ConfigChannel+0x294>)
 800e536:	4293      	cmp	r3, r2
 800e538:	d00e      	beq.n	800e558 <HAL_TIM_PWM_ConfigChannel+0x198>
 800e53a:	68fb      	ldr	r3, [r7, #12]
 800e53c:	681b      	ldr	r3, [r3, #0]
 800e53e:	4a46      	ldr	r2, [pc, #280]	@ (800e658 <HAL_TIM_PWM_ConfigChannel+0x298>)
 800e540:	4293      	cmp	r3, r2
 800e542:	d009      	beq.n	800e558 <HAL_TIM_PWM_ConfigChannel+0x198>
 800e544:	68fb      	ldr	r3, [r7, #12]
 800e546:	681b      	ldr	r3, [r3, #0]
 800e548:	4a44      	ldr	r2, [pc, #272]	@ (800e65c <HAL_TIM_PWM_ConfigChannel+0x29c>)
 800e54a:	4293      	cmp	r3, r2
 800e54c:	d004      	beq.n	800e558 <HAL_TIM_PWM_ConfigChannel+0x198>
 800e54e:	f44f 5186 	mov.w	r1, #4288	@ 0x10c0
 800e552:	4836      	ldr	r0, [pc, #216]	@ (800e62c <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800e554:	f7f9 fb9c 	bl	8007c90 <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800e558:	68fb      	ldr	r3, [r7, #12]
 800e55a:	681b      	ldr	r3, [r3, #0]
 800e55c:	68b9      	ldr	r1, [r7, #8]
 800e55e:	4618      	mov	r0, r3
 800e560:	f000 fe18 	bl	800f194 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800e564:	68fb      	ldr	r3, [r7, #12]
 800e566:	681b      	ldr	r3, [r3, #0]
 800e568:	699a      	ldr	r2, [r3, #24]
 800e56a:	68fb      	ldr	r3, [r7, #12]
 800e56c:	681b      	ldr	r3, [r3, #0]
 800e56e:	f042 0208 	orr.w	r2, r2, #8
 800e572:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800e574:	68fb      	ldr	r3, [r7, #12]
 800e576:	681b      	ldr	r3, [r3, #0]
 800e578:	699a      	ldr	r2, [r3, #24]
 800e57a:	68fb      	ldr	r3, [r7, #12]
 800e57c:	681b      	ldr	r3, [r3, #0]
 800e57e:	f022 0204 	bic.w	r2, r2, #4
 800e582:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800e584:	68fb      	ldr	r3, [r7, #12]
 800e586:	681b      	ldr	r3, [r3, #0]
 800e588:	6999      	ldr	r1, [r3, #24]
 800e58a:	68bb      	ldr	r3, [r7, #8]
 800e58c:	691a      	ldr	r2, [r3, #16]
 800e58e:	68fb      	ldr	r3, [r7, #12]
 800e590:	681b      	ldr	r3, [r3, #0]
 800e592:	430a      	orrs	r2, r1
 800e594:	619a      	str	r2, [r3, #24]
      break;
 800e596:	e14c      	b.n	800e832 <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800e598:	68fb      	ldr	r3, [r7, #12]
 800e59a:	681b      	ldr	r3, [r3, #0]
 800e59c:	4a28      	ldr	r2, [pc, #160]	@ (800e640 <HAL_TIM_PWM_ConfigChannel+0x280>)
 800e59e:	4293      	cmp	r3, r2
 800e5a0:	d022      	beq.n	800e5e8 <HAL_TIM_PWM_ConfigChannel+0x228>
 800e5a2:	68fb      	ldr	r3, [r7, #12]
 800e5a4:	681b      	ldr	r3, [r3, #0]
 800e5a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e5aa:	d01d      	beq.n	800e5e8 <HAL_TIM_PWM_ConfigChannel+0x228>
 800e5ac:	68fb      	ldr	r3, [r7, #12]
 800e5ae:	681b      	ldr	r3, [r3, #0]
 800e5b0:	4a24      	ldr	r2, [pc, #144]	@ (800e644 <HAL_TIM_PWM_ConfigChannel+0x284>)
 800e5b2:	4293      	cmp	r3, r2
 800e5b4:	d018      	beq.n	800e5e8 <HAL_TIM_PWM_ConfigChannel+0x228>
 800e5b6:	68fb      	ldr	r3, [r7, #12]
 800e5b8:	681b      	ldr	r3, [r3, #0]
 800e5ba:	4a23      	ldr	r2, [pc, #140]	@ (800e648 <HAL_TIM_PWM_ConfigChannel+0x288>)
 800e5bc:	4293      	cmp	r3, r2
 800e5be:	d013      	beq.n	800e5e8 <HAL_TIM_PWM_ConfigChannel+0x228>
 800e5c0:	68fb      	ldr	r3, [r7, #12]
 800e5c2:	681b      	ldr	r3, [r3, #0]
 800e5c4:	4a21      	ldr	r2, [pc, #132]	@ (800e64c <HAL_TIM_PWM_ConfigChannel+0x28c>)
 800e5c6:	4293      	cmp	r3, r2
 800e5c8:	d00e      	beq.n	800e5e8 <HAL_TIM_PWM_ConfigChannel+0x228>
 800e5ca:	68fb      	ldr	r3, [r7, #12]
 800e5cc:	681b      	ldr	r3, [r3, #0]
 800e5ce:	4a20      	ldr	r2, [pc, #128]	@ (800e650 <HAL_TIM_PWM_ConfigChannel+0x290>)
 800e5d0:	4293      	cmp	r3, r2
 800e5d2:	d009      	beq.n	800e5e8 <HAL_TIM_PWM_ConfigChannel+0x228>
 800e5d4:	68fb      	ldr	r3, [r7, #12]
 800e5d6:	681b      	ldr	r3, [r3, #0]
 800e5d8:	4a1e      	ldr	r2, [pc, #120]	@ (800e654 <HAL_TIM_PWM_ConfigChannel+0x294>)
 800e5da:	4293      	cmp	r3, r2
 800e5dc:	d004      	beq.n	800e5e8 <HAL_TIM_PWM_ConfigChannel+0x228>
 800e5de:	f241 01d1 	movw	r1, #4305	@ 0x10d1
 800e5e2:	4812      	ldr	r0, [pc, #72]	@ (800e62c <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800e5e4:	f7f9 fb54 	bl	8007c90 <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800e5e8:	68fb      	ldr	r3, [r7, #12]
 800e5ea:	681b      	ldr	r3, [r3, #0]
 800e5ec:	68b9      	ldr	r1, [r7, #8]
 800e5ee:	4618      	mov	r0, r3
 800e5f0:	f000 fe8a 	bl	800f308 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800e5f4:	68fb      	ldr	r3, [r7, #12]
 800e5f6:	681b      	ldr	r3, [r3, #0]
 800e5f8:	699a      	ldr	r2, [r3, #24]
 800e5fa:	68fb      	ldr	r3, [r7, #12]
 800e5fc:	681b      	ldr	r3, [r3, #0]
 800e5fe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e602:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800e604:	68fb      	ldr	r3, [r7, #12]
 800e606:	681b      	ldr	r3, [r3, #0]
 800e608:	699a      	ldr	r2, [r3, #24]
 800e60a:	68fb      	ldr	r3, [r7, #12]
 800e60c:	681b      	ldr	r3, [r3, #0]
 800e60e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e612:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800e614:	68fb      	ldr	r3, [r7, #12]
 800e616:	681b      	ldr	r3, [r3, #0]
 800e618:	6999      	ldr	r1, [r3, #24]
 800e61a:	68bb      	ldr	r3, [r7, #8]
 800e61c:	691b      	ldr	r3, [r3, #16]
 800e61e:	021a      	lsls	r2, r3, #8
 800e620:	68fb      	ldr	r3, [r7, #12]
 800e622:	681b      	ldr	r3, [r3, #0]
 800e624:	430a      	orrs	r2, r1
 800e626:	619a      	str	r2, [r3, #24]
      break;
 800e628:	e103      	b.n	800e832 <HAL_TIM_PWM_ConfigChannel+0x472>
 800e62a:	bf00      	nop
 800e62c:	08012bec 	.word	0x08012bec
 800e630:	00010040 	.word	0x00010040
 800e634:	00010050 	.word	0x00010050
 800e638:	00010060 	.word	0x00010060
 800e63c:	00010070 	.word	0x00010070
 800e640:	40012c00 	.word	0x40012c00
 800e644:	40000400 	.word	0x40000400
 800e648:	40000800 	.word	0x40000800
 800e64c:	40000c00 	.word	0x40000c00
 800e650:	40013400 	.word	0x40013400
 800e654:	40014000 	.word	0x40014000
 800e658:	40014400 	.word	0x40014400
 800e65c:	40014800 	.word	0x40014800
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800e660:	68fb      	ldr	r3, [r7, #12]
 800e662:	681b      	ldr	r3, [r3, #0]
 800e664:	4a77      	ldr	r2, [pc, #476]	@ (800e844 <HAL_TIM_PWM_ConfigChannel+0x484>)
 800e666:	4293      	cmp	r3, r2
 800e668:	d01d      	beq.n	800e6a6 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800e66a:	68fb      	ldr	r3, [r7, #12]
 800e66c:	681b      	ldr	r3, [r3, #0]
 800e66e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e672:	d018      	beq.n	800e6a6 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800e674:	68fb      	ldr	r3, [r7, #12]
 800e676:	681b      	ldr	r3, [r3, #0]
 800e678:	4a73      	ldr	r2, [pc, #460]	@ (800e848 <HAL_TIM_PWM_ConfigChannel+0x488>)
 800e67a:	4293      	cmp	r3, r2
 800e67c:	d013      	beq.n	800e6a6 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800e67e:	68fb      	ldr	r3, [r7, #12]
 800e680:	681b      	ldr	r3, [r3, #0]
 800e682:	4a72      	ldr	r2, [pc, #456]	@ (800e84c <HAL_TIM_PWM_ConfigChannel+0x48c>)
 800e684:	4293      	cmp	r3, r2
 800e686:	d00e      	beq.n	800e6a6 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800e688:	68fb      	ldr	r3, [r7, #12]
 800e68a:	681b      	ldr	r3, [r3, #0]
 800e68c:	4a70      	ldr	r2, [pc, #448]	@ (800e850 <HAL_TIM_PWM_ConfigChannel+0x490>)
 800e68e:	4293      	cmp	r3, r2
 800e690:	d009      	beq.n	800e6a6 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800e692:	68fb      	ldr	r3, [r7, #12]
 800e694:	681b      	ldr	r3, [r3, #0]
 800e696:	4a6f      	ldr	r2, [pc, #444]	@ (800e854 <HAL_TIM_PWM_ConfigChannel+0x494>)
 800e698:	4293      	cmp	r3, r2
 800e69a:	d004      	beq.n	800e6a6 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800e69c:	f241 01e2 	movw	r1, #4322	@ 0x10e2
 800e6a0:	486d      	ldr	r0, [pc, #436]	@ (800e858 <HAL_TIM_PWM_ConfigChannel+0x498>)
 800e6a2:	f7f9 faf5 	bl	8007c90 <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800e6a6:	68fb      	ldr	r3, [r7, #12]
 800e6a8:	681b      	ldr	r3, [r3, #0]
 800e6aa:	68b9      	ldr	r1, [r7, #8]
 800e6ac:	4618      	mov	r0, r3
 800e6ae:	f000 fedd 	bl	800f46c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800e6b2:	68fb      	ldr	r3, [r7, #12]
 800e6b4:	681b      	ldr	r3, [r3, #0]
 800e6b6:	69da      	ldr	r2, [r3, #28]
 800e6b8:	68fb      	ldr	r3, [r7, #12]
 800e6ba:	681b      	ldr	r3, [r3, #0]
 800e6bc:	f042 0208 	orr.w	r2, r2, #8
 800e6c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800e6c2:	68fb      	ldr	r3, [r7, #12]
 800e6c4:	681b      	ldr	r3, [r3, #0]
 800e6c6:	69da      	ldr	r2, [r3, #28]
 800e6c8:	68fb      	ldr	r3, [r7, #12]
 800e6ca:	681b      	ldr	r3, [r3, #0]
 800e6cc:	f022 0204 	bic.w	r2, r2, #4
 800e6d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800e6d2:	68fb      	ldr	r3, [r7, #12]
 800e6d4:	681b      	ldr	r3, [r3, #0]
 800e6d6:	69d9      	ldr	r1, [r3, #28]
 800e6d8:	68bb      	ldr	r3, [r7, #8]
 800e6da:	691a      	ldr	r2, [r3, #16]
 800e6dc:	68fb      	ldr	r3, [r7, #12]
 800e6de:	681b      	ldr	r3, [r3, #0]
 800e6e0:	430a      	orrs	r2, r1
 800e6e2:	61da      	str	r2, [r3, #28]
      break;
 800e6e4:	e0a5      	b.n	800e832 <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800e6e6:	68fb      	ldr	r3, [r7, #12]
 800e6e8:	681b      	ldr	r3, [r3, #0]
 800e6ea:	4a56      	ldr	r2, [pc, #344]	@ (800e844 <HAL_TIM_PWM_ConfigChannel+0x484>)
 800e6ec:	4293      	cmp	r3, r2
 800e6ee:	d01d      	beq.n	800e72c <HAL_TIM_PWM_ConfigChannel+0x36c>
 800e6f0:	68fb      	ldr	r3, [r7, #12]
 800e6f2:	681b      	ldr	r3, [r3, #0]
 800e6f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e6f8:	d018      	beq.n	800e72c <HAL_TIM_PWM_ConfigChannel+0x36c>
 800e6fa:	68fb      	ldr	r3, [r7, #12]
 800e6fc:	681b      	ldr	r3, [r3, #0]
 800e6fe:	4a52      	ldr	r2, [pc, #328]	@ (800e848 <HAL_TIM_PWM_ConfigChannel+0x488>)
 800e700:	4293      	cmp	r3, r2
 800e702:	d013      	beq.n	800e72c <HAL_TIM_PWM_ConfigChannel+0x36c>
 800e704:	68fb      	ldr	r3, [r7, #12]
 800e706:	681b      	ldr	r3, [r3, #0]
 800e708:	4a50      	ldr	r2, [pc, #320]	@ (800e84c <HAL_TIM_PWM_ConfigChannel+0x48c>)
 800e70a:	4293      	cmp	r3, r2
 800e70c:	d00e      	beq.n	800e72c <HAL_TIM_PWM_ConfigChannel+0x36c>
 800e70e:	68fb      	ldr	r3, [r7, #12]
 800e710:	681b      	ldr	r3, [r3, #0]
 800e712:	4a4f      	ldr	r2, [pc, #316]	@ (800e850 <HAL_TIM_PWM_ConfigChannel+0x490>)
 800e714:	4293      	cmp	r3, r2
 800e716:	d009      	beq.n	800e72c <HAL_TIM_PWM_ConfigChannel+0x36c>
 800e718:	68fb      	ldr	r3, [r7, #12]
 800e71a:	681b      	ldr	r3, [r3, #0]
 800e71c:	4a4d      	ldr	r2, [pc, #308]	@ (800e854 <HAL_TIM_PWM_ConfigChannel+0x494>)
 800e71e:	4293      	cmp	r3, r2
 800e720:	d004      	beq.n	800e72c <HAL_TIM_PWM_ConfigChannel+0x36c>
 800e722:	f241 01f3 	movw	r1, #4339	@ 0x10f3
 800e726:	484c      	ldr	r0, [pc, #304]	@ (800e858 <HAL_TIM_PWM_ConfigChannel+0x498>)
 800e728:	f7f9 fab2 	bl	8007c90 <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800e72c:	68fb      	ldr	r3, [r7, #12]
 800e72e:	681b      	ldr	r3, [r3, #0]
 800e730:	68b9      	ldr	r1, [r7, #8]
 800e732:	4618      	mov	r0, r3
 800e734:	f000 ff4c 	bl	800f5d0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800e738:	68fb      	ldr	r3, [r7, #12]
 800e73a:	681b      	ldr	r3, [r3, #0]
 800e73c:	69da      	ldr	r2, [r3, #28]
 800e73e:	68fb      	ldr	r3, [r7, #12]
 800e740:	681b      	ldr	r3, [r3, #0]
 800e742:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e746:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800e748:	68fb      	ldr	r3, [r7, #12]
 800e74a:	681b      	ldr	r3, [r3, #0]
 800e74c:	69da      	ldr	r2, [r3, #28]
 800e74e:	68fb      	ldr	r3, [r7, #12]
 800e750:	681b      	ldr	r3, [r3, #0]
 800e752:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e756:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800e758:	68fb      	ldr	r3, [r7, #12]
 800e75a:	681b      	ldr	r3, [r3, #0]
 800e75c:	69d9      	ldr	r1, [r3, #28]
 800e75e:	68bb      	ldr	r3, [r7, #8]
 800e760:	691b      	ldr	r3, [r3, #16]
 800e762:	021a      	lsls	r2, r3, #8
 800e764:	68fb      	ldr	r3, [r7, #12]
 800e766:	681b      	ldr	r3, [r3, #0]
 800e768:	430a      	orrs	r2, r1
 800e76a:	61da      	str	r2, [r3, #28]
      break;
 800e76c:	e061      	b.n	800e832 <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_5:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 800e76e:	68fb      	ldr	r3, [r7, #12]
 800e770:	681b      	ldr	r3, [r3, #0]
 800e772:	4a34      	ldr	r2, [pc, #208]	@ (800e844 <HAL_TIM_PWM_ConfigChannel+0x484>)
 800e774:	4293      	cmp	r3, r2
 800e776:	d009      	beq.n	800e78c <HAL_TIM_PWM_ConfigChannel+0x3cc>
 800e778:	68fb      	ldr	r3, [r7, #12]
 800e77a:	681b      	ldr	r3, [r3, #0]
 800e77c:	4a35      	ldr	r2, [pc, #212]	@ (800e854 <HAL_TIM_PWM_ConfigChannel+0x494>)
 800e77e:	4293      	cmp	r3, r2
 800e780:	d004      	beq.n	800e78c <HAL_TIM_PWM_ConfigChannel+0x3cc>
 800e782:	f241 1104 	movw	r1, #4356	@ 0x1104
 800e786:	4834      	ldr	r0, [pc, #208]	@ (800e858 <HAL_TIM_PWM_ConfigChannel+0x498>)
 800e788:	f7f9 fa82 	bl	8007c90 <assert_failed>

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800e78c:	68fb      	ldr	r3, [r7, #12]
 800e78e:	681b      	ldr	r3, [r3, #0]
 800e790:	68b9      	ldr	r1, [r7, #8]
 800e792:	4618      	mov	r0, r3
 800e794:	f000 ff94 	bl	800f6c0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800e798:	68fb      	ldr	r3, [r7, #12]
 800e79a:	681b      	ldr	r3, [r3, #0]
 800e79c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e79e:	68fb      	ldr	r3, [r7, #12]
 800e7a0:	681b      	ldr	r3, [r3, #0]
 800e7a2:	f042 0208 	orr.w	r2, r2, #8
 800e7a6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800e7a8:	68fb      	ldr	r3, [r7, #12]
 800e7aa:	681b      	ldr	r3, [r3, #0]
 800e7ac:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e7ae:	68fb      	ldr	r3, [r7, #12]
 800e7b0:	681b      	ldr	r3, [r3, #0]
 800e7b2:	f022 0204 	bic.w	r2, r2, #4
 800e7b6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800e7b8:	68fb      	ldr	r3, [r7, #12]
 800e7ba:	681b      	ldr	r3, [r3, #0]
 800e7bc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800e7be:	68bb      	ldr	r3, [r7, #8]
 800e7c0:	691a      	ldr	r2, [r3, #16]
 800e7c2:	68fb      	ldr	r3, [r7, #12]
 800e7c4:	681b      	ldr	r3, [r3, #0]
 800e7c6:	430a      	orrs	r2, r1
 800e7c8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800e7ca:	e032      	b.n	800e832 <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_6:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 800e7cc:	68fb      	ldr	r3, [r7, #12]
 800e7ce:	681b      	ldr	r3, [r3, #0]
 800e7d0:	4a1c      	ldr	r2, [pc, #112]	@ (800e844 <HAL_TIM_PWM_ConfigChannel+0x484>)
 800e7d2:	4293      	cmp	r3, r2
 800e7d4:	d009      	beq.n	800e7ea <HAL_TIM_PWM_ConfigChannel+0x42a>
 800e7d6:	68fb      	ldr	r3, [r7, #12]
 800e7d8:	681b      	ldr	r3, [r3, #0]
 800e7da:	4a1e      	ldr	r2, [pc, #120]	@ (800e854 <HAL_TIM_PWM_ConfigChannel+0x494>)
 800e7dc:	4293      	cmp	r3, r2
 800e7de:	d004      	beq.n	800e7ea <HAL_TIM_PWM_ConfigChannel+0x42a>
 800e7e0:	f241 1115 	movw	r1, #4373	@ 0x1115
 800e7e4:	481c      	ldr	r0, [pc, #112]	@ (800e858 <HAL_TIM_PWM_ConfigChannel+0x498>)
 800e7e6:	f7f9 fa53 	bl	8007c90 <assert_failed>

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800e7ea:	68fb      	ldr	r3, [r7, #12]
 800e7ec:	681b      	ldr	r3, [r3, #0]
 800e7ee:	68b9      	ldr	r1, [r7, #8]
 800e7f0:	4618      	mov	r0, r3
 800e7f2:	f000 ffc9 	bl	800f788 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800e7f6:	68fb      	ldr	r3, [r7, #12]
 800e7f8:	681b      	ldr	r3, [r3, #0]
 800e7fa:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e7fc:	68fb      	ldr	r3, [r7, #12]
 800e7fe:	681b      	ldr	r3, [r3, #0]
 800e800:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e804:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800e806:	68fb      	ldr	r3, [r7, #12]
 800e808:	681b      	ldr	r3, [r3, #0]
 800e80a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e80c:	68fb      	ldr	r3, [r7, #12]
 800e80e:	681b      	ldr	r3, [r3, #0]
 800e810:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e814:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800e816:	68fb      	ldr	r3, [r7, #12]
 800e818:	681b      	ldr	r3, [r3, #0]
 800e81a:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800e81c:	68bb      	ldr	r3, [r7, #8]
 800e81e:	691b      	ldr	r3, [r3, #16]
 800e820:	021a      	lsls	r2, r3, #8
 800e822:	68fb      	ldr	r3, [r7, #12]
 800e824:	681b      	ldr	r3, [r3, #0]
 800e826:	430a      	orrs	r2, r1
 800e828:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800e82a:	e002      	b.n	800e832 <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    default:
      status = HAL_ERROR;
 800e82c:	2301      	movs	r3, #1
 800e82e:	75fb      	strb	r3, [r7, #23]
      break;
 800e830:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800e832:	68fb      	ldr	r3, [r7, #12]
 800e834:	2200      	movs	r2, #0
 800e836:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800e83a:	7dfb      	ldrb	r3, [r7, #23]
}
 800e83c:	4618      	mov	r0, r3
 800e83e:	3718      	adds	r7, #24
 800e840:	46bd      	mov	sp, r7
 800e842:	bd80      	pop	{r7, pc}
 800e844:	40012c00 	.word	0x40012c00
 800e848:	40000400 	.word	0x40000400
 800e84c:	40000800 	.word	0x40000800
 800e850:	40000c00 	.word	0x40000c00
 800e854:	40013400 	.word	0x40013400
 800e858:	08012bec 	.word	0x08012bec

0800e85c <HAL_TIM_GenerateEvent>:
  *         only for timer instances supporting break input(s).
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 800e85c:	b580      	push	{r7, lr}
 800e85e:	b082      	sub	sp, #8
 800e860:	af00      	add	r7, sp, #0
 800e862:	6078      	str	r0, [r7, #4]
 800e864:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800e866:	687b      	ldr	r3, [r7, #4]
 800e868:	681b      	ldr	r3, [r3, #0]
 800e86a:	4a33      	ldr	r2, [pc, #204]	@ (800e938 <HAL_TIM_GenerateEvent+0xdc>)
 800e86c:	4293      	cmp	r3, r2
 800e86e:	d036      	beq.n	800e8de <HAL_TIM_GenerateEvent+0x82>
 800e870:	687b      	ldr	r3, [r7, #4]
 800e872:	681b      	ldr	r3, [r3, #0]
 800e874:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e878:	d031      	beq.n	800e8de <HAL_TIM_GenerateEvent+0x82>
 800e87a:	687b      	ldr	r3, [r7, #4]
 800e87c:	681b      	ldr	r3, [r3, #0]
 800e87e:	4a2f      	ldr	r2, [pc, #188]	@ (800e93c <HAL_TIM_GenerateEvent+0xe0>)
 800e880:	4293      	cmp	r3, r2
 800e882:	d02c      	beq.n	800e8de <HAL_TIM_GenerateEvent+0x82>
 800e884:	687b      	ldr	r3, [r7, #4]
 800e886:	681b      	ldr	r3, [r3, #0]
 800e888:	4a2d      	ldr	r2, [pc, #180]	@ (800e940 <HAL_TIM_GenerateEvent+0xe4>)
 800e88a:	4293      	cmp	r3, r2
 800e88c:	d027      	beq.n	800e8de <HAL_TIM_GenerateEvent+0x82>
 800e88e:	687b      	ldr	r3, [r7, #4]
 800e890:	681b      	ldr	r3, [r3, #0]
 800e892:	4a2c      	ldr	r2, [pc, #176]	@ (800e944 <HAL_TIM_GenerateEvent+0xe8>)
 800e894:	4293      	cmp	r3, r2
 800e896:	d022      	beq.n	800e8de <HAL_TIM_GenerateEvent+0x82>
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	681b      	ldr	r3, [r3, #0]
 800e89c:	4a2a      	ldr	r2, [pc, #168]	@ (800e948 <HAL_TIM_GenerateEvent+0xec>)
 800e89e:	4293      	cmp	r3, r2
 800e8a0:	d01d      	beq.n	800e8de <HAL_TIM_GenerateEvent+0x82>
 800e8a2:	687b      	ldr	r3, [r7, #4]
 800e8a4:	681b      	ldr	r3, [r3, #0]
 800e8a6:	4a29      	ldr	r2, [pc, #164]	@ (800e94c <HAL_TIM_GenerateEvent+0xf0>)
 800e8a8:	4293      	cmp	r3, r2
 800e8aa:	d018      	beq.n	800e8de <HAL_TIM_GenerateEvent+0x82>
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	681b      	ldr	r3, [r3, #0]
 800e8b0:	4a27      	ldr	r2, [pc, #156]	@ (800e950 <HAL_TIM_GenerateEvent+0xf4>)
 800e8b2:	4293      	cmp	r3, r2
 800e8b4:	d013      	beq.n	800e8de <HAL_TIM_GenerateEvent+0x82>
 800e8b6:	687b      	ldr	r3, [r7, #4]
 800e8b8:	681b      	ldr	r3, [r3, #0]
 800e8ba:	4a26      	ldr	r2, [pc, #152]	@ (800e954 <HAL_TIM_GenerateEvent+0xf8>)
 800e8bc:	4293      	cmp	r3, r2
 800e8be:	d00e      	beq.n	800e8de <HAL_TIM_GenerateEvent+0x82>
 800e8c0:	687b      	ldr	r3, [r7, #4]
 800e8c2:	681b      	ldr	r3, [r3, #0]
 800e8c4:	4a24      	ldr	r2, [pc, #144]	@ (800e958 <HAL_TIM_GenerateEvent+0xfc>)
 800e8c6:	4293      	cmp	r3, r2
 800e8c8:	d009      	beq.n	800e8de <HAL_TIM_GenerateEvent+0x82>
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	681b      	ldr	r3, [r3, #0]
 800e8ce:	4a23      	ldr	r2, [pc, #140]	@ (800e95c <HAL_TIM_GenerateEvent+0x100>)
 800e8d0:	4293      	cmp	r3, r2
 800e8d2:	d004      	beq.n	800e8de <HAL_TIM_GenerateEvent+0x82>
 800e8d4:	f44f 51a4 	mov.w	r1, #5248	@ 0x1480
 800e8d8:	4821      	ldr	r0, [pc, #132]	@ (800e960 <HAL_TIM_GenerateEvent+0x104>)
 800e8da:	f7f9 f9d9 	bl	8007c90 <assert_failed>
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));
 800e8de:	683b      	ldr	r3, [r7, #0]
 800e8e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e8e4:	d202      	bcs.n	800e8ec <HAL_TIM_GenerateEvent+0x90>
 800e8e6:	683b      	ldr	r3, [r7, #0]
 800e8e8:	2b00      	cmp	r3, #0
 800e8ea:	d104      	bne.n	800e8f6 <HAL_TIM_GenerateEvent+0x9a>
 800e8ec:	f241 4181 	movw	r1, #5249	@ 0x1481
 800e8f0:	481b      	ldr	r0, [pc, #108]	@ (800e960 <HAL_TIM_GenerateEvent+0x104>)
 800e8f2:	f7f9 f9cd 	bl	8007c90 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 800e8f6:	687b      	ldr	r3, [r7, #4]
 800e8f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e8fc:	2b01      	cmp	r3, #1
 800e8fe:	d101      	bne.n	800e904 <HAL_TIM_GenerateEvent+0xa8>
 800e900:	2302      	movs	r3, #2
 800e902:	e014      	b.n	800e92e <HAL_TIM_GenerateEvent+0xd2>
 800e904:	687b      	ldr	r3, [r7, #4]
 800e906:	2201      	movs	r2, #1
 800e908:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e90c:	687b      	ldr	r3, [r7, #4]
 800e90e:	2202      	movs	r2, #2
 800e910:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 800e914:	687b      	ldr	r3, [r7, #4]
 800e916:	681b      	ldr	r3, [r3, #0]
 800e918:	683a      	ldr	r2, [r7, #0]
 800e91a:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	2201      	movs	r2, #1
 800e920:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	2200      	movs	r2, #0
 800e928:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800e92c:	2300      	movs	r3, #0
}
 800e92e:	4618      	mov	r0, r3
 800e930:	3708      	adds	r7, #8
 800e932:	46bd      	mov	sp, r7
 800e934:	bd80      	pop	{r7, pc}
 800e936:	bf00      	nop
 800e938:	40012c00 	.word	0x40012c00
 800e93c:	40000400 	.word	0x40000400
 800e940:	40000800 	.word	0x40000800
 800e944:	40000c00 	.word	0x40000c00
 800e948:	40001000 	.word	0x40001000
 800e94c:	40001400 	.word	0x40001400
 800e950:	40013400 	.word	0x40013400
 800e954:	40014000 	.word	0x40014000
 800e958:	40014400 	.word	0x40014400
 800e95c:	40014800 	.word	0x40014800
 800e960:	08012bec 	.word	0x08012bec

0800e964 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800e964:	b580      	push	{r7, lr}
 800e966:	b084      	sub	sp, #16
 800e968:	af00      	add	r7, sp, #0
 800e96a:	6078      	str	r0, [r7, #4]
 800e96c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e96e:	2300      	movs	r3, #0
 800e970:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e978:	2b01      	cmp	r3, #1
 800e97a:	d101      	bne.n	800e980 <HAL_TIM_ConfigClockSource+0x1c>
 800e97c:	2302      	movs	r3, #2
 800e97e:	e329      	b.n	800efd4 <HAL_TIM_ConfigClockSource+0x670>
 800e980:	687b      	ldr	r3, [r7, #4]
 800e982:	2201      	movs	r2, #1
 800e984:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800e988:	687b      	ldr	r3, [r7, #4]
 800e98a:	2202      	movs	r2, #2
 800e98c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800e990:	683b      	ldr	r3, [r7, #0]
 800e992:	681b      	ldr	r3, [r3, #0]
 800e994:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e998:	d029      	beq.n	800e9ee <HAL_TIM_ConfigClockSource+0x8a>
 800e99a:	683b      	ldr	r3, [r7, #0]
 800e99c:	681b      	ldr	r3, [r3, #0]
 800e99e:	2b70      	cmp	r3, #112	@ 0x70
 800e9a0:	d025      	beq.n	800e9ee <HAL_TIM_ConfigClockSource+0x8a>
 800e9a2:	683b      	ldr	r3, [r7, #0]
 800e9a4:	681b      	ldr	r3, [r3, #0]
 800e9a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e9aa:	d020      	beq.n	800e9ee <HAL_TIM_ConfigClockSource+0x8a>
 800e9ac:	683b      	ldr	r3, [r7, #0]
 800e9ae:	681b      	ldr	r3, [r3, #0]
 800e9b0:	2b40      	cmp	r3, #64	@ 0x40
 800e9b2:	d01c      	beq.n	800e9ee <HAL_TIM_ConfigClockSource+0x8a>
 800e9b4:	683b      	ldr	r3, [r7, #0]
 800e9b6:	681b      	ldr	r3, [r3, #0]
 800e9b8:	2b50      	cmp	r3, #80	@ 0x50
 800e9ba:	d018      	beq.n	800e9ee <HAL_TIM_ConfigClockSource+0x8a>
 800e9bc:	683b      	ldr	r3, [r7, #0]
 800e9be:	681b      	ldr	r3, [r3, #0]
 800e9c0:	2b60      	cmp	r3, #96	@ 0x60
 800e9c2:	d014      	beq.n	800e9ee <HAL_TIM_ConfigClockSource+0x8a>
 800e9c4:	683b      	ldr	r3, [r7, #0]
 800e9c6:	681b      	ldr	r3, [r3, #0]
 800e9c8:	2b00      	cmp	r3, #0
 800e9ca:	d010      	beq.n	800e9ee <HAL_TIM_ConfigClockSource+0x8a>
 800e9cc:	683b      	ldr	r3, [r7, #0]
 800e9ce:	681b      	ldr	r3, [r3, #0]
 800e9d0:	2b10      	cmp	r3, #16
 800e9d2:	d00c      	beq.n	800e9ee <HAL_TIM_ConfigClockSource+0x8a>
 800e9d4:	683b      	ldr	r3, [r7, #0]
 800e9d6:	681b      	ldr	r3, [r3, #0]
 800e9d8:	2b20      	cmp	r3, #32
 800e9da:	d008      	beq.n	800e9ee <HAL_TIM_ConfigClockSource+0x8a>
 800e9dc:	683b      	ldr	r3, [r7, #0]
 800e9de:	681b      	ldr	r3, [r3, #0]
 800e9e0:	2b30      	cmp	r3, #48	@ 0x30
 800e9e2:	d004      	beq.n	800e9ee <HAL_TIM_ConfigClockSource+0x8a>
 800e9e4:	f241 5156 	movw	r1, #5462	@ 0x1556
 800e9e8:	4888      	ldr	r0, [pc, #544]	@ (800ec0c <HAL_TIM_ConfigClockSource+0x2a8>)
 800e9ea:	f7f9 f951 	bl	8007c90 <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800e9ee:	687b      	ldr	r3, [r7, #4]
 800e9f0:	681b      	ldr	r3, [r3, #0]
 800e9f2:	689b      	ldr	r3, [r3, #8]
 800e9f4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800e9f6:	68bb      	ldr	r3, [r7, #8]
 800e9f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e9fc:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800ea00:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ea02:	68bb      	ldr	r3, [r7, #8]
 800ea04:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ea08:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800ea0a:	687b      	ldr	r3, [r7, #4]
 800ea0c:	681b      	ldr	r3, [r3, #0]
 800ea0e:	68ba      	ldr	r2, [r7, #8]
 800ea10:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ea12:	683b      	ldr	r3, [r7, #0]
 800ea14:	681b      	ldr	r3, [r3, #0]
 800ea16:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ea1a:	f000 810d 	beq.w	800ec38 <HAL_TIM_ConfigClockSource+0x2d4>
 800ea1e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ea22:	f200 82ca 	bhi.w	800efba <HAL_TIM_ConfigClockSource+0x656>
 800ea26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ea2a:	d02d      	beq.n	800ea88 <HAL_TIM_ConfigClockSource+0x124>
 800ea2c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ea30:	f200 82c3 	bhi.w	800efba <HAL_TIM_ConfigClockSource+0x656>
 800ea34:	2b70      	cmp	r3, #112	@ 0x70
 800ea36:	d06f      	beq.n	800eb18 <HAL_TIM_ConfigClockSource+0x1b4>
 800ea38:	2b70      	cmp	r3, #112	@ 0x70
 800ea3a:	f200 82be 	bhi.w	800efba <HAL_TIM_ConfigClockSource+0x656>
 800ea3e:	2b60      	cmp	r3, #96	@ 0x60
 800ea40:	f000 81d4 	beq.w	800edec <HAL_TIM_ConfigClockSource+0x488>
 800ea44:	2b60      	cmp	r3, #96	@ 0x60
 800ea46:	f200 82b8 	bhi.w	800efba <HAL_TIM_ConfigClockSource+0x656>
 800ea4a:	2b50      	cmp	r3, #80	@ 0x50
 800ea4c:	f000 8165 	beq.w	800ed1a <HAL_TIM_ConfigClockSource+0x3b6>
 800ea50:	2b50      	cmp	r3, #80	@ 0x50
 800ea52:	f200 82b2 	bhi.w	800efba <HAL_TIM_ConfigClockSource+0x656>
 800ea56:	2b40      	cmp	r3, #64	@ 0x40
 800ea58:	f000 8223 	beq.w	800eea2 <HAL_TIM_ConfigClockSource+0x53e>
 800ea5c:	2b40      	cmp	r3, #64	@ 0x40
 800ea5e:	f200 82ac 	bhi.w	800efba <HAL_TIM_ConfigClockSource+0x656>
 800ea62:	2b30      	cmp	r3, #48	@ 0x30
 800ea64:	f000 8278 	beq.w	800ef58 <HAL_TIM_ConfigClockSource+0x5f4>
 800ea68:	2b30      	cmp	r3, #48	@ 0x30
 800ea6a:	f200 82a6 	bhi.w	800efba <HAL_TIM_ConfigClockSource+0x656>
 800ea6e:	2b20      	cmp	r3, #32
 800ea70:	f000 8272 	beq.w	800ef58 <HAL_TIM_ConfigClockSource+0x5f4>
 800ea74:	2b20      	cmp	r3, #32
 800ea76:	f200 82a0 	bhi.w	800efba <HAL_TIM_ConfigClockSource+0x656>
 800ea7a:	2b00      	cmp	r3, #0
 800ea7c:	f000 826c 	beq.w	800ef58 <HAL_TIM_ConfigClockSource+0x5f4>
 800ea80:	2b10      	cmp	r3, #16
 800ea82:	f000 8269 	beq.w	800ef58 <HAL_TIM_ConfigClockSource+0x5f4>
 800ea86:	e298      	b.n	800efba <HAL_TIM_ConfigClockSource+0x656>
  {
    case TIM_CLOCKSOURCE_INTERNAL:
    {
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 800ea88:	687b      	ldr	r3, [r7, #4]
 800ea8a:	681b      	ldr	r3, [r3, #0]
 800ea8c:	4a60      	ldr	r2, [pc, #384]	@ (800ec10 <HAL_TIM_ConfigClockSource+0x2ac>)
 800ea8e:	4293      	cmp	r3, r2
 800ea90:	f000 8296 	beq.w	800efc0 <HAL_TIM_ConfigClockSource+0x65c>
 800ea94:	687b      	ldr	r3, [r7, #4]
 800ea96:	681b      	ldr	r3, [r3, #0]
 800ea98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ea9c:	f000 8290 	beq.w	800efc0 <HAL_TIM_ConfigClockSource+0x65c>
 800eaa0:	687b      	ldr	r3, [r7, #4]
 800eaa2:	681b      	ldr	r3, [r3, #0]
 800eaa4:	4a5b      	ldr	r2, [pc, #364]	@ (800ec14 <HAL_TIM_ConfigClockSource+0x2b0>)
 800eaa6:	4293      	cmp	r3, r2
 800eaa8:	f000 828a 	beq.w	800efc0 <HAL_TIM_ConfigClockSource+0x65c>
 800eaac:	687b      	ldr	r3, [r7, #4]
 800eaae:	681b      	ldr	r3, [r3, #0]
 800eab0:	4a59      	ldr	r2, [pc, #356]	@ (800ec18 <HAL_TIM_ConfigClockSource+0x2b4>)
 800eab2:	4293      	cmp	r3, r2
 800eab4:	f000 8284 	beq.w	800efc0 <HAL_TIM_ConfigClockSource+0x65c>
 800eab8:	687b      	ldr	r3, [r7, #4]
 800eaba:	681b      	ldr	r3, [r3, #0]
 800eabc:	4a57      	ldr	r2, [pc, #348]	@ (800ec1c <HAL_TIM_ConfigClockSource+0x2b8>)
 800eabe:	4293      	cmp	r3, r2
 800eac0:	f000 827e 	beq.w	800efc0 <HAL_TIM_ConfigClockSource+0x65c>
 800eac4:	687b      	ldr	r3, [r7, #4]
 800eac6:	681b      	ldr	r3, [r3, #0]
 800eac8:	4a55      	ldr	r2, [pc, #340]	@ (800ec20 <HAL_TIM_ConfigClockSource+0x2bc>)
 800eaca:	4293      	cmp	r3, r2
 800eacc:	f000 8278 	beq.w	800efc0 <HAL_TIM_ConfigClockSource+0x65c>
 800ead0:	687b      	ldr	r3, [r7, #4]
 800ead2:	681b      	ldr	r3, [r3, #0]
 800ead4:	4a53      	ldr	r2, [pc, #332]	@ (800ec24 <HAL_TIM_ConfigClockSource+0x2c0>)
 800ead6:	4293      	cmp	r3, r2
 800ead8:	f000 8272 	beq.w	800efc0 <HAL_TIM_ConfigClockSource+0x65c>
 800eadc:	687b      	ldr	r3, [r7, #4]
 800eade:	681b      	ldr	r3, [r3, #0]
 800eae0:	4a51      	ldr	r2, [pc, #324]	@ (800ec28 <HAL_TIM_ConfigClockSource+0x2c4>)
 800eae2:	4293      	cmp	r3, r2
 800eae4:	f000 826c 	beq.w	800efc0 <HAL_TIM_ConfigClockSource+0x65c>
 800eae8:	687b      	ldr	r3, [r7, #4]
 800eaea:	681b      	ldr	r3, [r3, #0]
 800eaec:	4a4f      	ldr	r2, [pc, #316]	@ (800ec2c <HAL_TIM_ConfigClockSource+0x2c8>)
 800eaee:	4293      	cmp	r3, r2
 800eaf0:	f000 8266 	beq.w	800efc0 <HAL_TIM_ConfigClockSource+0x65c>
 800eaf4:	687b      	ldr	r3, [r7, #4]
 800eaf6:	681b      	ldr	r3, [r3, #0]
 800eaf8:	4a4d      	ldr	r2, [pc, #308]	@ (800ec30 <HAL_TIM_ConfigClockSource+0x2cc>)
 800eafa:	4293      	cmp	r3, r2
 800eafc:	f000 8260 	beq.w	800efc0 <HAL_TIM_ConfigClockSource+0x65c>
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	681b      	ldr	r3, [r3, #0]
 800eb04:	4a4b      	ldr	r2, [pc, #300]	@ (800ec34 <HAL_TIM_ConfigClockSource+0x2d0>)
 800eb06:	4293      	cmp	r3, r2
 800eb08:	f000 825a 	beq.w	800efc0 <HAL_TIM_ConfigClockSource+0x65c>
 800eb0c:	f241 5162 	movw	r1, #5474	@ 0x1562
 800eb10:	483e      	ldr	r0, [pc, #248]	@ (800ec0c <HAL_TIM_ConfigClockSource+0x2a8>)
 800eb12:	f7f9 f8bd 	bl	8007c90 <assert_failed>
      break;
 800eb16:	e253      	b.n	800efc0 <HAL_TIM_ConfigClockSource+0x65c>
    }

    case TIM_CLOCKSOURCE_ETRMODE1:
    {
      /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	681b      	ldr	r3, [r3, #0]
 800eb1c:	4a3c      	ldr	r2, [pc, #240]	@ (800ec10 <HAL_TIM_ConfigClockSource+0x2ac>)
 800eb1e:	4293      	cmp	r3, r2
 800eb20:	d022      	beq.n	800eb68 <HAL_TIM_ConfigClockSource+0x204>
 800eb22:	687b      	ldr	r3, [r7, #4]
 800eb24:	681b      	ldr	r3, [r3, #0]
 800eb26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800eb2a:	d01d      	beq.n	800eb68 <HAL_TIM_ConfigClockSource+0x204>
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	681b      	ldr	r3, [r3, #0]
 800eb30:	4a38      	ldr	r2, [pc, #224]	@ (800ec14 <HAL_TIM_ConfigClockSource+0x2b0>)
 800eb32:	4293      	cmp	r3, r2
 800eb34:	d018      	beq.n	800eb68 <HAL_TIM_ConfigClockSource+0x204>
 800eb36:	687b      	ldr	r3, [r7, #4]
 800eb38:	681b      	ldr	r3, [r3, #0]
 800eb3a:	4a37      	ldr	r2, [pc, #220]	@ (800ec18 <HAL_TIM_ConfigClockSource+0x2b4>)
 800eb3c:	4293      	cmp	r3, r2
 800eb3e:	d013      	beq.n	800eb68 <HAL_TIM_ConfigClockSource+0x204>
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	681b      	ldr	r3, [r3, #0]
 800eb44:	4a35      	ldr	r2, [pc, #212]	@ (800ec1c <HAL_TIM_ConfigClockSource+0x2b8>)
 800eb46:	4293      	cmp	r3, r2
 800eb48:	d00e      	beq.n	800eb68 <HAL_TIM_ConfigClockSource+0x204>
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	681b      	ldr	r3, [r3, #0]
 800eb4e:	4a36      	ldr	r2, [pc, #216]	@ (800ec28 <HAL_TIM_ConfigClockSource+0x2c4>)
 800eb50:	4293      	cmp	r3, r2
 800eb52:	d009      	beq.n	800eb68 <HAL_TIM_ConfigClockSource+0x204>
 800eb54:	687b      	ldr	r3, [r7, #4]
 800eb56:	681b      	ldr	r3, [r3, #0]
 800eb58:	4a34      	ldr	r2, [pc, #208]	@ (800ec2c <HAL_TIM_ConfigClockSource+0x2c8>)
 800eb5a:	4293      	cmp	r3, r2
 800eb5c:	d004      	beq.n	800eb68 <HAL_TIM_ConfigClockSource+0x204>
 800eb5e:	f241 5169 	movw	r1, #5481	@ 0x1569
 800eb62:	482a      	ldr	r0, [pc, #168]	@ (800ec0c <HAL_TIM_ConfigClockSource+0x2a8>)
 800eb64:	f7f9 f894 	bl	8007c90 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800eb68:	683b      	ldr	r3, [r7, #0]
 800eb6a:	689b      	ldr	r3, [r3, #8]
 800eb6c:	2b00      	cmp	r3, #0
 800eb6e:	d013      	beq.n	800eb98 <HAL_TIM_ConfigClockSource+0x234>
 800eb70:	683b      	ldr	r3, [r7, #0]
 800eb72:	689b      	ldr	r3, [r3, #8]
 800eb74:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800eb78:	d00e      	beq.n	800eb98 <HAL_TIM_ConfigClockSource+0x234>
 800eb7a:	683b      	ldr	r3, [r7, #0]
 800eb7c:	689b      	ldr	r3, [r3, #8]
 800eb7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800eb82:	d009      	beq.n	800eb98 <HAL_TIM_ConfigClockSource+0x234>
 800eb84:	683b      	ldr	r3, [r7, #0]
 800eb86:	689b      	ldr	r3, [r3, #8]
 800eb88:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800eb8c:	d004      	beq.n	800eb98 <HAL_TIM_ConfigClockSource+0x234>
 800eb8e:	f241 516c 	movw	r1, #5484	@ 0x156c
 800eb92:	481e      	ldr	r0, [pc, #120]	@ (800ec0c <HAL_TIM_ConfigClockSource+0x2a8>)
 800eb94:	f7f9 f87c 	bl	8007c90 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800eb98:	683b      	ldr	r3, [r7, #0]
 800eb9a:	685b      	ldr	r3, [r3, #4]
 800eb9c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800eba0:	d014      	beq.n	800ebcc <HAL_TIM_ConfigClockSource+0x268>
 800eba2:	683b      	ldr	r3, [r7, #0]
 800eba4:	685b      	ldr	r3, [r3, #4]
 800eba6:	2b00      	cmp	r3, #0
 800eba8:	d010      	beq.n	800ebcc <HAL_TIM_ConfigClockSource+0x268>
 800ebaa:	683b      	ldr	r3, [r7, #0]
 800ebac:	685b      	ldr	r3, [r3, #4]
 800ebae:	2b00      	cmp	r3, #0
 800ebb0:	d00c      	beq.n	800ebcc <HAL_TIM_ConfigClockSource+0x268>
 800ebb2:	683b      	ldr	r3, [r7, #0]
 800ebb4:	685b      	ldr	r3, [r3, #4]
 800ebb6:	2b02      	cmp	r3, #2
 800ebb8:	d008      	beq.n	800ebcc <HAL_TIM_ConfigClockSource+0x268>
 800ebba:	683b      	ldr	r3, [r7, #0]
 800ebbc:	685b      	ldr	r3, [r3, #4]
 800ebbe:	2b0a      	cmp	r3, #10
 800ebc0:	d004      	beq.n	800ebcc <HAL_TIM_ConfigClockSource+0x268>
 800ebc2:	f241 516d 	movw	r1, #5485	@ 0x156d
 800ebc6:	4811      	ldr	r0, [pc, #68]	@ (800ec0c <HAL_TIM_ConfigClockSource+0x2a8>)
 800ebc8:	f7f9 f862 	bl	8007c90 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800ebcc:	683b      	ldr	r3, [r7, #0]
 800ebce:	68db      	ldr	r3, [r3, #12]
 800ebd0:	2b0f      	cmp	r3, #15
 800ebd2:	d904      	bls.n	800ebde <HAL_TIM_ConfigClockSource+0x27a>
 800ebd4:	f241 516e 	movw	r1, #5486	@ 0x156e
 800ebd8:	480c      	ldr	r0, [pc, #48]	@ (800ec0c <HAL_TIM_ConfigClockSource+0x2a8>)
 800ebda:	f7f9 f859 	bl	8007c90 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ebde:	687b      	ldr	r3, [r7, #4]
 800ebe0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ebe2:	683b      	ldr	r3, [r7, #0]
 800ebe4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ebe6:	683b      	ldr	r3, [r7, #0]
 800ebe8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ebea:	683b      	ldr	r3, [r7, #0]
 800ebec:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ebee:	f000 feab 	bl	800f948 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800ebf2:	687b      	ldr	r3, [r7, #4]
 800ebf4:	681b      	ldr	r3, [r3, #0]
 800ebf6:	689b      	ldr	r3, [r3, #8]
 800ebf8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800ebfa:	68bb      	ldr	r3, [r7, #8]
 800ebfc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800ec00:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800ec02:	687b      	ldr	r3, [r7, #4]
 800ec04:	681b      	ldr	r3, [r3, #0]
 800ec06:	68ba      	ldr	r2, [r7, #8]
 800ec08:	609a      	str	r2, [r3, #8]
      break;
 800ec0a:	e1da      	b.n	800efc2 <HAL_TIM_ConfigClockSource+0x65e>
 800ec0c:	08012bec 	.word	0x08012bec
 800ec10:	40012c00 	.word	0x40012c00
 800ec14:	40000400 	.word	0x40000400
 800ec18:	40000800 	.word	0x40000800
 800ec1c:	40000c00 	.word	0x40000c00
 800ec20:	40001000 	.word	0x40001000
 800ec24:	40001400 	.word	0x40001400
 800ec28:	40013400 	.word	0x40013400
 800ec2c:	40014000 	.word	0x40014000
 800ec30:	40014400 	.word	0x40014400
 800ec34:	40014800 	.word	0x40014800
    }

    case TIM_CLOCKSOURCE_ETRMODE2:
    {
      /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 800ec38:	687b      	ldr	r3, [r7, #4]
 800ec3a:	681b      	ldr	r3, [r3, #0]
 800ec3c:	4a64      	ldr	r2, [pc, #400]	@ (800edd0 <HAL_TIM_ConfigClockSource+0x46c>)
 800ec3e:	4293      	cmp	r3, r2
 800ec40:	d01d      	beq.n	800ec7e <HAL_TIM_ConfigClockSource+0x31a>
 800ec42:	687b      	ldr	r3, [r7, #4]
 800ec44:	681b      	ldr	r3, [r3, #0]
 800ec46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ec4a:	d018      	beq.n	800ec7e <HAL_TIM_ConfigClockSource+0x31a>
 800ec4c:	687b      	ldr	r3, [r7, #4]
 800ec4e:	681b      	ldr	r3, [r3, #0]
 800ec50:	4a60      	ldr	r2, [pc, #384]	@ (800edd4 <HAL_TIM_ConfigClockSource+0x470>)
 800ec52:	4293      	cmp	r3, r2
 800ec54:	d013      	beq.n	800ec7e <HAL_TIM_ConfigClockSource+0x31a>
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	681b      	ldr	r3, [r3, #0]
 800ec5a:	4a5f      	ldr	r2, [pc, #380]	@ (800edd8 <HAL_TIM_ConfigClockSource+0x474>)
 800ec5c:	4293      	cmp	r3, r2
 800ec5e:	d00e      	beq.n	800ec7e <HAL_TIM_ConfigClockSource+0x31a>
 800ec60:	687b      	ldr	r3, [r7, #4]
 800ec62:	681b      	ldr	r3, [r3, #0]
 800ec64:	4a5d      	ldr	r2, [pc, #372]	@ (800eddc <HAL_TIM_ConfigClockSource+0x478>)
 800ec66:	4293      	cmp	r3, r2
 800ec68:	d009      	beq.n	800ec7e <HAL_TIM_ConfigClockSource+0x31a>
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	681b      	ldr	r3, [r3, #0]
 800ec6e:	4a5c      	ldr	r2, [pc, #368]	@ (800ede0 <HAL_TIM_ConfigClockSource+0x47c>)
 800ec70:	4293      	cmp	r3, r2
 800ec72:	d004      	beq.n	800ec7e <HAL_TIM_ConfigClockSource+0x31a>
 800ec74:	f241 5181 	movw	r1, #5505	@ 0x1581
 800ec78:	485a      	ldr	r0, [pc, #360]	@ (800ede4 <HAL_TIM_ConfigClockSource+0x480>)
 800ec7a:	f7f9 f809 	bl	8007c90 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800ec7e:	683b      	ldr	r3, [r7, #0]
 800ec80:	689b      	ldr	r3, [r3, #8]
 800ec82:	2b00      	cmp	r3, #0
 800ec84:	d013      	beq.n	800ecae <HAL_TIM_ConfigClockSource+0x34a>
 800ec86:	683b      	ldr	r3, [r7, #0]
 800ec88:	689b      	ldr	r3, [r3, #8]
 800ec8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ec8e:	d00e      	beq.n	800ecae <HAL_TIM_ConfigClockSource+0x34a>
 800ec90:	683b      	ldr	r3, [r7, #0]
 800ec92:	689b      	ldr	r3, [r3, #8]
 800ec94:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ec98:	d009      	beq.n	800ecae <HAL_TIM_ConfigClockSource+0x34a>
 800ec9a:	683b      	ldr	r3, [r7, #0]
 800ec9c:	689b      	ldr	r3, [r3, #8]
 800ec9e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800eca2:	d004      	beq.n	800ecae <HAL_TIM_ConfigClockSource+0x34a>
 800eca4:	f241 5184 	movw	r1, #5508	@ 0x1584
 800eca8:	484e      	ldr	r0, [pc, #312]	@ (800ede4 <HAL_TIM_ConfigClockSource+0x480>)
 800ecaa:	f7f8 fff1 	bl	8007c90 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800ecae:	683b      	ldr	r3, [r7, #0]
 800ecb0:	685b      	ldr	r3, [r3, #4]
 800ecb2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ecb6:	d014      	beq.n	800ece2 <HAL_TIM_ConfigClockSource+0x37e>
 800ecb8:	683b      	ldr	r3, [r7, #0]
 800ecba:	685b      	ldr	r3, [r3, #4]
 800ecbc:	2b00      	cmp	r3, #0
 800ecbe:	d010      	beq.n	800ece2 <HAL_TIM_ConfigClockSource+0x37e>
 800ecc0:	683b      	ldr	r3, [r7, #0]
 800ecc2:	685b      	ldr	r3, [r3, #4]
 800ecc4:	2b00      	cmp	r3, #0
 800ecc6:	d00c      	beq.n	800ece2 <HAL_TIM_ConfigClockSource+0x37e>
 800ecc8:	683b      	ldr	r3, [r7, #0]
 800ecca:	685b      	ldr	r3, [r3, #4]
 800eccc:	2b02      	cmp	r3, #2
 800ecce:	d008      	beq.n	800ece2 <HAL_TIM_ConfigClockSource+0x37e>
 800ecd0:	683b      	ldr	r3, [r7, #0]
 800ecd2:	685b      	ldr	r3, [r3, #4]
 800ecd4:	2b0a      	cmp	r3, #10
 800ecd6:	d004      	beq.n	800ece2 <HAL_TIM_ConfigClockSource+0x37e>
 800ecd8:	f241 5185 	movw	r1, #5509	@ 0x1585
 800ecdc:	4841      	ldr	r0, [pc, #260]	@ (800ede4 <HAL_TIM_ConfigClockSource+0x480>)
 800ecde:	f7f8 ffd7 	bl	8007c90 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800ece2:	683b      	ldr	r3, [r7, #0]
 800ece4:	68db      	ldr	r3, [r3, #12]
 800ece6:	2b0f      	cmp	r3, #15
 800ece8:	d904      	bls.n	800ecf4 <HAL_TIM_ConfigClockSource+0x390>
 800ecea:	f241 5186 	movw	r1, #5510	@ 0x1586
 800ecee:	483d      	ldr	r0, [pc, #244]	@ (800ede4 <HAL_TIM_ConfigClockSource+0x480>)
 800ecf0:	f7f8 ffce 	bl	8007c90 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ecf4:	687b      	ldr	r3, [r7, #4]
 800ecf6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ecf8:	683b      	ldr	r3, [r7, #0]
 800ecfa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ecfc:	683b      	ldr	r3, [r7, #0]
 800ecfe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ed00:	683b      	ldr	r3, [r7, #0]
 800ed02:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ed04:	f000 fe20 	bl	800f948 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800ed08:	687b      	ldr	r3, [r7, #4]
 800ed0a:	681b      	ldr	r3, [r3, #0]
 800ed0c:	689a      	ldr	r2, [r3, #8]
 800ed0e:	687b      	ldr	r3, [r7, #4]
 800ed10:	681b      	ldr	r3, [r3, #0]
 800ed12:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ed16:	609a      	str	r2, [r3, #8]
      break;
 800ed18:	e153      	b.n	800efc2 <HAL_TIM_ConfigClockSource+0x65e>
    }

    case TIM_CLOCKSOURCE_TI1:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800ed1a:	687b      	ldr	r3, [r7, #4]
 800ed1c:	681b      	ldr	r3, [r3, #0]
 800ed1e:	4a2c      	ldr	r2, [pc, #176]	@ (800edd0 <HAL_TIM_ConfigClockSource+0x46c>)
 800ed20:	4293      	cmp	r3, r2
 800ed22:	d022      	beq.n	800ed6a <HAL_TIM_ConfigClockSource+0x406>
 800ed24:	687b      	ldr	r3, [r7, #4]
 800ed26:	681b      	ldr	r3, [r3, #0]
 800ed28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ed2c:	d01d      	beq.n	800ed6a <HAL_TIM_ConfigClockSource+0x406>
 800ed2e:	687b      	ldr	r3, [r7, #4]
 800ed30:	681b      	ldr	r3, [r3, #0]
 800ed32:	4a28      	ldr	r2, [pc, #160]	@ (800edd4 <HAL_TIM_ConfigClockSource+0x470>)
 800ed34:	4293      	cmp	r3, r2
 800ed36:	d018      	beq.n	800ed6a <HAL_TIM_ConfigClockSource+0x406>
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	681b      	ldr	r3, [r3, #0]
 800ed3c:	4a26      	ldr	r2, [pc, #152]	@ (800edd8 <HAL_TIM_ConfigClockSource+0x474>)
 800ed3e:	4293      	cmp	r3, r2
 800ed40:	d013      	beq.n	800ed6a <HAL_TIM_ConfigClockSource+0x406>
 800ed42:	687b      	ldr	r3, [r7, #4]
 800ed44:	681b      	ldr	r3, [r3, #0]
 800ed46:	4a25      	ldr	r2, [pc, #148]	@ (800eddc <HAL_TIM_ConfigClockSource+0x478>)
 800ed48:	4293      	cmp	r3, r2
 800ed4a:	d00e      	beq.n	800ed6a <HAL_TIM_ConfigClockSource+0x406>
 800ed4c:	687b      	ldr	r3, [r7, #4]
 800ed4e:	681b      	ldr	r3, [r3, #0]
 800ed50:	4a23      	ldr	r2, [pc, #140]	@ (800ede0 <HAL_TIM_ConfigClockSource+0x47c>)
 800ed52:	4293      	cmp	r3, r2
 800ed54:	d009      	beq.n	800ed6a <HAL_TIM_ConfigClockSource+0x406>
 800ed56:	687b      	ldr	r3, [r7, #4]
 800ed58:	681b      	ldr	r3, [r3, #0]
 800ed5a:	4a23      	ldr	r2, [pc, #140]	@ (800ede8 <HAL_TIM_ConfigClockSource+0x484>)
 800ed5c:	4293      	cmp	r3, r2
 800ed5e:	d004      	beq.n	800ed6a <HAL_TIM_ConfigClockSource+0x406>
 800ed60:	f241 5195 	movw	r1, #5525	@ 0x1595
 800ed64:	481f      	ldr	r0, [pc, #124]	@ (800ede4 <HAL_TIM_ConfigClockSource+0x480>)
 800ed66:	f7f8 ff93 	bl	8007c90 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800ed6a:	683b      	ldr	r3, [r7, #0]
 800ed6c:	685b      	ldr	r3, [r3, #4]
 800ed6e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ed72:	d014      	beq.n	800ed9e <HAL_TIM_ConfigClockSource+0x43a>
 800ed74:	683b      	ldr	r3, [r7, #0]
 800ed76:	685b      	ldr	r3, [r3, #4]
 800ed78:	2b00      	cmp	r3, #0
 800ed7a:	d010      	beq.n	800ed9e <HAL_TIM_ConfigClockSource+0x43a>
 800ed7c:	683b      	ldr	r3, [r7, #0]
 800ed7e:	685b      	ldr	r3, [r3, #4]
 800ed80:	2b00      	cmp	r3, #0
 800ed82:	d00c      	beq.n	800ed9e <HAL_TIM_ConfigClockSource+0x43a>
 800ed84:	683b      	ldr	r3, [r7, #0]
 800ed86:	685b      	ldr	r3, [r3, #4]
 800ed88:	2b02      	cmp	r3, #2
 800ed8a:	d008      	beq.n	800ed9e <HAL_TIM_ConfigClockSource+0x43a>
 800ed8c:	683b      	ldr	r3, [r7, #0]
 800ed8e:	685b      	ldr	r3, [r3, #4]
 800ed90:	2b0a      	cmp	r3, #10
 800ed92:	d004      	beq.n	800ed9e <HAL_TIM_ConfigClockSource+0x43a>
 800ed94:	f241 5198 	movw	r1, #5528	@ 0x1598
 800ed98:	4812      	ldr	r0, [pc, #72]	@ (800ede4 <HAL_TIM_ConfigClockSource+0x480>)
 800ed9a:	f7f8 ff79 	bl	8007c90 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800ed9e:	683b      	ldr	r3, [r7, #0]
 800eda0:	68db      	ldr	r3, [r3, #12]
 800eda2:	2b0f      	cmp	r3, #15
 800eda4:	d904      	bls.n	800edb0 <HAL_TIM_ConfigClockSource+0x44c>
 800eda6:	f241 5199 	movw	r1, #5529	@ 0x1599
 800edaa:	480e      	ldr	r0, [pc, #56]	@ (800ede4 <HAL_TIM_ConfigClockSource+0x480>)
 800edac:	f7f8 ff70 	bl	8007c90 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 800edb0:	687b      	ldr	r3, [r7, #4]
 800edb2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800edb4:	683b      	ldr	r3, [r7, #0]
 800edb6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800edb8:	683b      	ldr	r3, [r7, #0]
 800edba:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800edbc:	461a      	mov	r2, r3
 800edbe:	f000 fd49 	bl	800f854 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800edc2:	687b      	ldr	r3, [r7, #4]
 800edc4:	681b      	ldr	r3, [r3, #0]
 800edc6:	2150      	movs	r1, #80	@ 0x50
 800edc8:	4618      	mov	r0, r3
 800edca:	f000 fda2 	bl	800f912 <TIM_ITRx_SetConfig>
      break;
 800edce:	e0f8      	b.n	800efc2 <HAL_TIM_ConfigClockSource+0x65e>
 800edd0:	40012c00 	.word	0x40012c00
 800edd4:	40000400 	.word	0x40000400
 800edd8:	40000800 	.word	0x40000800
 800eddc:	40000c00 	.word	0x40000c00
 800ede0:	40013400 	.word	0x40013400
 800ede4:	08012bec 	.word	0x08012bec
 800ede8:	40014000 	.word	0x40014000
    }

    case TIM_CLOCKSOURCE_TI2:
    {
      /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800edec:	687b      	ldr	r3, [r7, #4]
 800edee:	681b      	ldr	r3, [r3, #0]
 800edf0:	4a7a      	ldr	r2, [pc, #488]	@ (800efdc <HAL_TIM_ConfigClockSource+0x678>)
 800edf2:	4293      	cmp	r3, r2
 800edf4:	d022      	beq.n	800ee3c <HAL_TIM_ConfigClockSource+0x4d8>
 800edf6:	687b      	ldr	r3, [r7, #4]
 800edf8:	681b      	ldr	r3, [r3, #0]
 800edfa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800edfe:	d01d      	beq.n	800ee3c <HAL_TIM_ConfigClockSource+0x4d8>
 800ee00:	687b      	ldr	r3, [r7, #4]
 800ee02:	681b      	ldr	r3, [r3, #0]
 800ee04:	4a76      	ldr	r2, [pc, #472]	@ (800efe0 <HAL_TIM_ConfigClockSource+0x67c>)
 800ee06:	4293      	cmp	r3, r2
 800ee08:	d018      	beq.n	800ee3c <HAL_TIM_ConfigClockSource+0x4d8>
 800ee0a:	687b      	ldr	r3, [r7, #4]
 800ee0c:	681b      	ldr	r3, [r3, #0]
 800ee0e:	4a75      	ldr	r2, [pc, #468]	@ (800efe4 <HAL_TIM_ConfigClockSource+0x680>)
 800ee10:	4293      	cmp	r3, r2
 800ee12:	d013      	beq.n	800ee3c <HAL_TIM_ConfigClockSource+0x4d8>
 800ee14:	687b      	ldr	r3, [r7, #4]
 800ee16:	681b      	ldr	r3, [r3, #0]
 800ee18:	4a73      	ldr	r2, [pc, #460]	@ (800efe8 <HAL_TIM_ConfigClockSource+0x684>)
 800ee1a:	4293      	cmp	r3, r2
 800ee1c:	d00e      	beq.n	800ee3c <HAL_TIM_ConfigClockSource+0x4d8>
 800ee1e:	687b      	ldr	r3, [r7, #4]
 800ee20:	681b      	ldr	r3, [r3, #0]
 800ee22:	4a72      	ldr	r2, [pc, #456]	@ (800efec <HAL_TIM_ConfigClockSource+0x688>)
 800ee24:	4293      	cmp	r3, r2
 800ee26:	d009      	beq.n	800ee3c <HAL_TIM_ConfigClockSource+0x4d8>
 800ee28:	687b      	ldr	r3, [r7, #4]
 800ee2a:	681b      	ldr	r3, [r3, #0]
 800ee2c:	4a70      	ldr	r2, [pc, #448]	@ (800eff0 <HAL_TIM_ConfigClockSource+0x68c>)
 800ee2e:	4293      	cmp	r3, r2
 800ee30:	d004      	beq.n	800ee3c <HAL_TIM_ConfigClockSource+0x4d8>
 800ee32:	f241 51a5 	movw	r1, #5541	@ 0x15a5
 800ee36:	486f      	ldr	r0, [pc, #444]	@ (800eff4 <HAL_TIM_ConfigClockSource+0x690>)
 800ee38:	f7f8 ff2a 	bl	8007c90 <assert_failed>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800ee3c:	683b      	ldr	r3, [r7, #0]
 800ee3e:	685b      	ldr	r3, [r3, #4]
 800ee40:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ee44:	d014      	beq.n	800ee70 <HAL_TIM_ConfigClockSource+0x50c>
 800ee46:	683b      	ldr	r3, [r7, #0]
 800ee48:	685b      	ldr	r3, [r3, #4]
 800ee4a:	2b00      	cmp	r3, #0
 800ee4c:	d010      	beq.n	800ee70 <HAL_TIM_ConfigClockSource+0x50c>
 800ee4e:	683b      	ldr	r3, [r7, #0]
 800ee50:	685b      	ldr	r3, [r3, #4]
 800ee52:	2b00      	cmp	r3, #0
 800ee54:	d00c      	beq.n	800ee70 <HAL_TIM_ConfigClockSource+0x50c>
 800ee56:	683b      	ldr	r3, [r7, #0]
 800ee58:	685b      	ldr	r3, [r3, #4]
 800ee5a:	2b02      	cmp	r3, #2
 800ee5c:	d008      	beq.n	800ee70 <HAL_TIM_ConfigClockSource+0x50c>
 800ee5e:	683b      	ldr	r3, [r7, #0]
 800ee60:	685b      	ldr	r3, [r3, #4]
 800ee62:	2b0a      	cmp	r3, #10
 800ee64:	d004      	beq.n	800ee70 <HAL_TIM_ConfigClockSource+0x50c>
 800ee66:	f241 51a8 	movw	r1, #5544	@ 0x15a8
 800ee6a:	4862      	ldr	r0, [pc, #392]	@ (800eff4 <HAL_TIM_ConfigClockSource+0x690>)
 800ee6c:	f7f8 ff10 	bl	8007c90 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800ee70:	683b      	ldr	r3, [r7, #0]
 800ee72:	68db      	ldr	r3, [r3, #12]
 800ee74:	2b0f      	cmp	r3, #15
 800ee76:	d904      	bls.n	800ee82 <HAL_TIM_ConfigClockSource+0x51e>
 800ee78:	f241 51a9 	movw	r1, #5545	@ 0x15a9
 800ee7c:	485d      	ldr	r0, [pc, #372]	@ (800eff4 <HAL_TIM_ConfigClockSource+0x690>)
 800ee7e:	f7f8 ff07 	bl	8007c90 <assert_failed>

      TIM_TI2_ConfigInputStage(htim->Instance,
 800ee82:	687b      	ldr	r3, [r7, #4]
 800ee84:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ee86:	683b      	ldr	r3, [r7, #0]
 800ee88:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ee8a:	683b      	ldr	r3, [r7, #0]
 800ee8c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800ee8e:	461a      	mov	r2, r3
 800ee90:	f000 fd0f 	bl	800f8b2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800ee94:	687b      	ldr	r3, [r7, #4]
 800ee96:	681b      	ldr	r3, [r3, #0]
 800ee98:	2160      	movs	r1, #96	@ 0x60
 800ee9a:	4618      	mov	r0, r3
 800ee9c:	f000 fd39 	bl	800f912 <TIM_ITRx_SetConfig>
      break;
 800eea0:	e08f      	b.n	800efc2 <HAL_TIM_ConfigClockSource+0x65e>
    }

    case TIM_CLOCKSOURCE_TI1ED:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800eea2:	687b      	ldr	r3, [r7, #4]
 800eea4:	681b      	ldr	r3, [r3, #0]
 800eea6:	4a4d      	ldr	r2, [pc, #308]	@ (800efdc <HAL_TIM_ConfigClockSource+0x678>)
 800eea8:	4293      	cmp	r3, r2
 800eeaa:	d022      	beq.n	800eef2 <HAL_TIM_ConfigClockSource+0x58e>
 800eeac:	687b      	ldr	r3, [r7, #4]
 800eeae:	681b      	ldr	r3, [r3, #0]
 800eeb0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800eeb4:	d01d      	beq.n	800eef2 <HAL_TIM_ConfigClockSource+0x58e>
 800eeb6:	687b      	ldr	r3, [r7, #4]
 800eeb8:	681b      	ldr	r3, [r3, #0]
 800eeba:	4a49      	ldr	r2, [pc, #292]	@ (800efe0 <HAL_TIM_ConfigClockSource+0x67c>)
 800eebc:	4293      	cmp	r3, r2
 800eebe:	d018      	beq.n	800eef2 <HAL_TIM_ConfigClockSource+0x58e>
 800eec0:	687b      	ldr	r3, [r7, #4]
 800eec2:	681b      	ldr	r3, [r3, #0]
 800eec4:	4a47      	ldr	r2, [pc, #284]	@ (800efe4 <HAL_TIM_ConfigClockSource+0x680>)
 800eec6:	4293      	cmp	r3, r2
 800eec8:	d013      	beq.n	800eef2 <HAL_TIM_ConfigClockSource+0x58e>
 800eeca:	687b      	ldr	r3, [r7, #4]
 800eecc:	681b      	ldr	r3, [r3, #0]
 800eece:	4a46      	ldr	r2, [pc, #280]	@ (800efe8 <HAL_TIM_ConfigClockSource+0x684>)
 800eed0:	4293      	cmp	r3, r2
 800eed2:	d00e      	beq.n	800eef2 <HAL_TIM_ConfigClockSource+0x58e>
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	681b      	ldr	r3, [r3, #0]
 800eed8:	4a44      	ldr	r2, [pc, #272]	@ (800efec <HAL_TIM_ConfigClockSource+0x688>)
 800eeda:	4293      	cmp	r3, r2
 800eedc:	d009      	beq.n	800eef2 <HAL_TIM_ConfigClockSource+0x58e>
 800eede:	687b      	ldr	r3, [r7, #4]
 800eee0:	681b      	ldr	r3, [r3, #0]
 800eee2:	4a43      	ldr	r2, [pc, #268]	@ (800eff0 <HAL_TIM_ConfigClockSource+0x68c>)
 800eee4:	4293      	cmp	r3, r2
 800eee6:	d004      	beq.n	800eef2 <HAL_TIM_ConfigClockSource+0x58e>
 800eee8:	f241 51b5 	movw	r1, #5557	@ 0x15b5
 800eeec:	4841      	ldr	r0, [pc, #260]	@ (800eff4 <HAL_TIM_ConfigClockSource+0x690>)
 800eeee:	f7f8 fecf 	bl	8007c90 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800eef2:	683b      	ldr	r3, [r7, #0]
 800eef4:	685b      	ldr	r3, [r3, #4]
 800eef6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800eefa:	d014      	beq.n	800ef26 <HAL_TIM_ConfigClockSource+0x5c2>
 800eefc:	683b      	ldr	r3, [r7, #0]
 800eefe:	685b      	ldr	r3, [r3, #4]
 800ef00:	2b00      	cmp	r3, #0
 800ef02:	d010      	beq.n	800ef26 <HAL_TIM_ConfigClockSource+0x5c2>
 800ef04:	683b      	ldr	r3, [r7, #0]
 800ef06:	685b      	ldr	r3, [r3, #4]
 800ef08:	2b00      	cmp	r3, #0
 800ef0a:	d00c      	beq.n	800ef26 <HAL_TIM_ConfigClockSource+0x5c2>
 800ef0c:	683b      	ldr	r3, [r7, #0]
 800ef0e:	685b      	ldr	r3, [r3, #4]
 800ef10:	2b02      	cmp	r3, #2
 800ef12:	d008      	beq.n	800ef26 <HAL_TIM_ConfigClockSource+0x5c2>
 800ef14:	683b      	ldr	r3, [r7, #0]
 800ef16:	685b      	ldr	r3, [r3, #4]
 800ef18:	2b0a      	cmp	r3, #10
 800ef1a:	d004      	beq.n	800ef26 <HAL_TIM_ConfigClockSource+0x5c2>
 800ef1c:	f241 51b8 	movw	r1, #5560	@ 0x15b8
 800ef20:	4834      	ldr	r0, [pc, #208]	@ (800eff4 <HAL_TIM_ConfigClockSource+0x690>)
 800ef22:	f7f8 feb5 	bl	8007c90 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800ef26:	683b      	ldr	r3, [r7, #0]
 800ef28:	68db      	ldr	r3, [r3, #12]
 800ef2a:	2b0f      	cmp	r3, #15
 800ef2c:	d904      	bls.n	800ef38 <HAL_TIM_ConfigClockSource+0x5d4>
 800ef2e:	f241 51b9 	movw	r1, #5561	@ 0x15b9
 800ef32:	4830      	ldr	r0, [pc, #192]	@ (800eff4 <HAL_TIM_ConfigClockSource+0x690>)
 800ef34:	f7f8 feac 	bl	8007c90 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ef38:	687b      	ldr	r3, [r7, #4]
 800ef3a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ef3c:	683b      	ldr	r3, [r7, #0]
 800ef3e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ef40:	683b      	ldr	r3, [r7, #0]
 800ef42:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ef44:	461a      	mov	r2, r3
 800ef46:	f000 fc85 	bl	800f854 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800ef4a:	687b      	ldr	r3, [r7, #4]
 800ef4c:	681b      	ldr	r3, [r3, #0]
 800ef4e:	2140      	movs	r1, #64	@ 0x40
 800ef50:	4618      	mov	r0, r3
 800ef52:	f000 fcde 	bl	800f912 <TIM_ITRx_SetConfig>
      break;
 800ef56:	e034      	b.n	800efc2 <HAL_TIM_ConfigClockSource+0x65e>
    case TIM_CLOCKSOURCE_ITR1:
    case TIM_CLOCKSOURCE_ITR2:
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 800ef58:	687b      	ldr	r3, [r7, #4]
 800ef5a:	681b      	ldr	r3, [r3, #0]
 800ef5c:	4a1f      	ldr	r2, [pc, #124]	@ (800efdc <HAL_TIM_ConfigClockSource+0x678>)
 800ef5e:	4293      	cmp	r3, r2
 800ef60:	d022      	beq.n	800efa8 <HAL_TIM_ConfigClockSource+0x644>
 800ef62:	687b      	ldr	r3, [r7, #4]
 800ef64:	681b      	ldr	r3, [r3, #0]
 800ef66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ef6a:	d01d      	beq.n	800efa8 <HAL_TIM_ConfigClockSource+0x644>
 800ef6c:	687b      	ldr	r3, [r7, #4]
 800ef6e:	681b      	ldr	r3, [r3, #0]
 800ef70:	4a1b      	ldr	r2, [pc, #108]	@ (800efe0 <HAL_TIM_ConfigClockSource+0x67c>)
 800ef72:	4293      	cmp	r3, r2
 800ef74:	d018      	beq.n	800efa8 <HAL_TIM_ConfigClockSource+0x644>
 800ef76:	687b      	ldr	r3, [r7, #4]
 800ef78:	681b      	ldr	r3, [r3, #0]
 800ef7a:	4a1a      	ldr	r2, [pc, #104]	@ (800efe4 <HAL_TIM_ConfigClockSource+0x680>)
 800ef7c:	4293      	cmp	r3, r2
 800ef7e:	d013      	beq.n	800efa8 <HAL_TIM_ConfigClockSource+0x644>
 800ef80:	687b      	ldr	r3, [r7, #4]
 800ef82:	681b      	ldr	r3, [r3, #0]
 800ef84:	4a18      	ldr	r2, [pc, #96]	@ (800efe8 <HAL_TIM_ConfigClockSource+0x684>)
 800ef86:	4293      	cmp	r3, r2
 800ef88:	d00e      	beq.n	800efa8 <HAL_TIM_ConfigClockSource+0x644>
 800ef8a:	687b      	ldr	r3, [r7, #4]
 800ef8c:	681b      	ldr	r3, [r3, #0]
 800ef8e:	4a17      	ldr	r2, [pc, #92]	@ (800efec <HAL_TIM_ConfigClockSource+0x688>)
 800ef90:	4293      	cmp	r3, r2
 800ef92:	d009      	beq.n	800efa8 <HAL_TIM_ConfigClockSource+0x644>
 800ef94:	687b      	ldr	r3, [r7, #4]
 800ef96:	681b      	ldr	r3, [r3, #0]
 800ef98:	4a15      	ldr	r2, [pc, #84]	@ (800eff0 <HAL_TIM_ConfigClockSource+0x68c>)
 800ef9a:	4293      	cmp	r3, r2
 800ef9c:	d004      	beq.n	800efa8 <HAL_TIM_ConfigClockSource+0x644>
 800ef9e:	f241 51c8 	movw	r1, #5576	@ 0x15c8
 800efa2:	4814      	ldr	r0, [pc, #80]	@ (800eff4 <HAL_TIM_ConfigClockSource+0x690>)
 800efa4:	f7f8 fe74 	bl	8007c90 <assert_failed>

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800efa8:	687b      	ldr	r3, [r7, #4]
 800efaa:	681a      	ldr	r2, [r3, #0]
 800efac:	683b      	ldr	r3, [r7, #0]
 800efae:	681b      	ldr	r3, [r3, #0]
 800efb0:	4619      	mov	r1, r3
 800efb2:	4610      	mov	r0, r2
 800efb4:	f000 fcad 	bl	800f912 <TIM_ITRx_SetConfig>
      break;
 800efb8:	e003      	b.n	800efc2 <HAL_TIM_ConfigClockSource+0x65e>
    }

    default:
      status = HAL_ERROR;
 800efba:	2301      	movs	r3, #1
 800efbc:	73fb      	strb	r3, [r7, #15]
      break;
 800efbe:	e000      	b.n	800efc2 <HAL_TIM_ConfigClockSource+0x65e>
      break;
 800efc0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800efc2:	687b      	ldr	r3, [r7, #4]
 800efc4:	2201      	movs	r2, #1
 800efc6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800efca:	687b      	ldr	r3, [r7, #4]
 800efcc:	2200      	movs	r2, #0
 800efce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800efd2:	7bfb      	ldrb	r3, [r7, #15]
}
 800efd4:	4618      	mov	r0, r3
 800efd6:	3710      	adds	r7, #16
 800efd8:	46bd      	mov	sp, r7
 800efda:	bd80      	pop	{r7, pc}
 800efdc:	40012c00 	.word	0x40012c00
 800efe0:	40000400 	.word	0x40000400
 800efe4:	40000800 	.word	0x40000800
 800efe8:	40000c00 	.word	0x40000c00
 800efec:	40013400 	.word	0x40013400
 800eff0:	40014000 	.word	0x40014000
 800eff4:	08012bec 	.word	0x08012bec

0800eff8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800eff8:	b480      	push	{r7}
 800effa:	b083      	sub	sp, #12
 800effc:	af00      	add	r7, sp, #0
 800effe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800f000:	bf00      	nop
 800f002:	370c      	adds	r7, #12
 800f004:	46bd      	mov	sp, r7
 800f006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f00a:	4770      	bx	lr

0800f00c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800f00c:	b480      	push	{r7}
 800f00e:	b083      	sub	sp, #12
 800f010:	af00      	add	r7, sp, #0
 800f012:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800f014:	bf00      	nop
 800f016:	370c      	adds	r7, #12
 800f018:	46bd      	mov	sp, r7
 800f01a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f01e:	4770      	bx	lr

0800f020 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800f020:	b480      	push	{r7}
 800f022:	b083      	sub	sp, #12
 800f024:	af00      	add	r7, sp, #0
 800f026:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800f028:	bf00      	nop
 800f02a:	370c      	adds	r7, #12
 800f02c:	46bd      	mov	sp, r7
 800f02e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f032:	4770      	bx	lr

0800f034 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800f034:	b480      	push	{r7}
 800f036:	b083      	sub	sp, #12
 800f038:	af00      	add	r7, sp, #0
 800f03a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800f03c:	bf00      	nop
 800f03e:	370c      	adds	r7, #12
 800f040:	46bd      	mov	sp, r7
 800f042:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f046:	4770      	bx	lr

0800f048 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800f048:	b480      	push	{r7}
 800f04a:	b085      	sub	sp, #20
 800f04c:	af00      	add	r7, sp, #0
 800f04e:	6078      	str	r0, [r7, #4]
 800f050:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f052:	687b      	ldr	r3, [r7, #4]
 800f054:	681b      	ldr	r3, [r3, #0]
 800f056:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f058:	687b      	ldr	r3, [r7, #4]
 800f05a:	4a46      	ldr	r2, [pc, #280]	@ (800f174 <TIM_Base_SetConfig+0x12c>)
 800f05c:	4293      	cmp	r3, r2
 800f05e:	d013      	beq.n	800f088 <TIM_Base_SetConfig+0x40>
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f066:	d00f      	beq.n	800f088 <TIM_Base_SetConfig+0x40>
 800f068:	687b      	ldr	r3, [r7, #4]
 800f06a:	4a43      	ldr	r2, [pc, #268]	@ (800f178 <TIM_Base_SetConfig+0x130>)
 800f06c:	4293      	cmp	r3, r2
 800f06e:	d00b      	beq.n	800f088 <TIM_Base_SetConfig+0x40>
 800f070:	687b      	ldr	r3, [r7, #4]
 800f072:	4a42      	ldr	r2, [pc, #264]	@ (800f17c <TIM_Base_SetConfig+0x134>)
 800f074:	4293      	cmp	r3, r2
 800f076:	d007      	beq.n	800f088 <TIM_Base_SetConfig+0x40>
 800f078:	687b      	ldr	r3, [r7, #4]
 800f07a:	4a41      	ldr	r2, [pc, #260]	@ (800f180 <TIM_Base_SetConfig+0x138>)
 800f07c:	4293      	cmp	r3, r2
 800f07e:	d003      	beq.n	800f088 <TIM_Base_SetConfig+0x40>
 800f080:	687b      	ldr	r3, [r7, #4]
 800f082:	4a40      	ldr	r2, [pc, #256]	@ (800f184 <TIM_Base_SetConfig+0x13c>)
 800f084:	4293      	cmp	r3, r2
 800f086:	d108      	bne.n	800f09a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f088:	68fb      	ldr	r3, [r7, #12]
 800f08a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f08e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f090:	683b      	ldr	r3, [r7, #0]
 800f092:	685b      	ldr	r3, [r3, #4]
 800f094:	68fa      	ldr	r2, [r7, #12]
 800f096:	4313      	orrs	r3, r2
 800f098:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f09a:	687b      	ldr	r3, [r7, #4]
 800f09c:	4a35      	ldr	r2, [pc, #212]	@ (800f174 <TIM_Base_SetConfig+0x12c>)
 800f09e:	4293      	cmp	r3, r2
 800f0a0:	d01f      	beq.n	800f0e2 <TIM_Base_SetConfig+0x9a>
 800f0a2:	687b      	ldr	r3, [r7, #4]
 800f0a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f0a8:	d01b      	beq.n	800f0e2 <TIM_Base_SetConfig+0x9a>
 800f0aa:	687b      	ldr	r3, [r7, #4]
 800f0ac:	4a32      	ldr	r2, [pc, #200]	@ (800f178 <TIM_Base_SetConfig+0x130>)
 800f0ae:	4293      	cmp	r3, r2
 800f0b0:	d017      	beq.n	800f0e2 <TIM_Base_SetConfig+0x9a>
 800f0b2:	687b      	ldr	r3, [r7, #4]
 800f0b4:	4a31      	ldr	r2, [pc, #196]	@ (800f17c <TIM_Base_SetConfig+0x134>)
 800f0b6:	4293      	cmp	r3, r2
 800f0b8:	d013      	beq.n	800f0e2 <TIM_Base_SetConfig+0x9a>
 800f0ba:	687b      	ldr	r3, [r7, #4]
 800f0bc:	4a30      	ldr	r2, [pc, #192]	@ (800f180 <TIM_Base_SetConfig+0x138>)
 800f0be:	4293      	cmp	r3, r2
 800f0c0:	d00f      	beq.n	800f0e2 <TIM_Base_SetConfig+0x9a>
 800f0c2:	687b      	ldr	r3, [r7, #4]
 800f0c4:	4a2f      	ldr	r2, [pc, #188]	@ (800f184 <TIM_Base_SetConfig+0x13c>)
 800f0c6:	4293      	cmp	r3, r2
 800f0c8:	d00b      	beq.n	800f0e2 <TIM_Base_SetConfig+0x9a>
 800f0ca:	687b      	ldr	r3, [r7, #4]
 800f0cc:	4a2e      	ldr	r2, [pc, #184]	@ (800f188 <TIM_Base_SetConfig+0x140>)
 800f0ce:	4293      	cmp	r3, r2
 800f0d0:	d007      	beq.n	800f0e2 <TIM_Base_SetConfig+0x9a>
 800f0d2:	687b      	ldr	r3, [r7, #4]
 800f0d4:	4a2d      	ldr	r2, [pc, #180]	@ (800f18c <TIM_Base_SetConfig+0x144>)
 800f0d6:	4293      	cmp	r3, r2
 800f0d8:	d003      	beq.n	800f0e2 <TIM_Base_SetConfig+0x9a>
 800f0da:	687b      	ldr	r3, [r7, #4]
 800f0dc:	4a2c      	ldr	r2, [pc, #176]	@ (800f190 <TIM_Base_SetConfig+0x148>)
 800f0de:	4293      	cmp	r3, r2
 800f0e0:	d108      	bne.n	800f0f4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f0e2:	68fb      	ldr	r3, [r7, #12]
 800f0e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f0e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f0ea:	683b      	ldr	r3, [r7, #0]
 800f0ec:	68db      	ldr	r3, [r3, #12]
 800f0ee:	68fa      	ldr	r2, [r7, #12]
 800f0f0:	4313      	orrs	r3, r2
 800f0f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f0f4:	68fb      	ldr	r3, [r7, #12]
 800f0f6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800f0fa:	683b      	ldr	r3, [r7, #0]
 800f0fc:	695b      	ldr	r3, [r3, #20]
 800f0fe:	4313      	orrs	r3, r2
 800f100:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800f102:	687b      	ldr	r3, [r7, #4]
 800f104:	68fa      	ldr	r2, [r7, #12]
 800f106:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f108:	683b      	ldr	r3, [r7, #0]
 800f10a:	689a      	ldr	r2, [r3, #8]
 800f10c:	687b      	ldr	r3, [r7, #4]
 800f10e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f110:	683b      	ldr	r3, [r7, #0]
 800f112:	681a      	ldr	r2, [r3, #0]
 800f114:	687b      	ldr	r3, [r7, #4]
 800f116:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f118:	687b      	ldr	r3, [r7, #4]
 800f11a:	4a16      	ldr	r2, [pc, #88]	@ (800f174 <TIM_Base_SetConfig+0x12c>)
 800f11c:	4293      	cmp	r3, r2
 800f11e:	d00f      	beq.n	800f140 <TIM_Base_SetConfig+0xf8>
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	4a18      	ldr	r2, [pc, #96]	@ (800f184 <TIM_Base_SetConfig+0x13c>)
 800f124:	4293      	cmp	r3, r2
 800f126:	d00b      	beq.n	800f140 <TIM_Base_SetConfig+0xf8>
 800f128:	687b      	ldr	r3, [r7, #4]
 800f12a:	4a17      	ldr	r2, [pc, #92]	@ (800f188 <TIM_Base_SetConfig+0x140>)
 800f12c:	4293      	cmp	r3, r2
 800f12e:	d007      	beq.n	800f140 <TIM_Base_SetConfig+0xf8>
 800f130:	687b      	ldr	r3, [r7, #4]
 800f132:	4a16      	ldr	r2, [pc, #88]	@ (800f18c <TIM_Base_SetConfig+0x144>)
 800f134:	4293      	cmp	r3, r2
 800f136:	d003      	beq.n	800f140 <TIM_Base_SetConfig+0xf8>
 800f138:	687b      	ldr	r3, [r7, #4]
 800f13a:	4a15      	ldr	r2, [pc, #84]	@ (800f190 <TIM_Base_SetConfig+0x148>)
 800f13c:	4293      	cmp	r3, r2
 800f13e:	d103      	bne.n	800f148 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f140:	683b      	ldr	r3, [r7, #0]
 800f142:	691a      	ldr	r2, [r3, #16]
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f148:	687b      	ldr	r3, [r7, #4]
 800f14a:	2201      	movs	r2, #1
 800f14c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800f14e:	687b      	ldr	r3, [r7, #4]
 800f150:	691b      	ldr	r3, [r3, #16]
 800f152:	f003 0301 	and.w	r3, r3, #1
 800f156:	2b01      	cmp	r3, #1
 800f158:	d105      	bne.n	800f166 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800f15a:	687b      	ldr	r3, [r7, #4]
 800f15c:	691b      	ldr	r3, [r3, #16]
 800f15e:	f023 0201 	bic.w	r2, r3, #1
 800f162:	687b      	ldr	r3, [r7, #4]
 800f164:	611a      	str	r2, [r3, #16]
  }
}
 800f166:	bf00      	nop
 800f168:	3714      	adds	r7, #20
 800f16a:	46bd      	mov	sp, r7
 800f16c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f170:	4770      	bx	lr
 800f172:	bf00      	nop
 800f174:	40012c00 	.word	0x40012c00
 800f178:	40000400 	.word	0x40000400
 800f17c:	40000800 	.word	0x40000800
 800f180:	40000c00 	.word	0x40000c00
 800f184:	40013400 	.word	0x40013400
 800f188:	40014000 	.word	0x40014000
 800f18c:	40014400 	.word	0x40014400
 800f190:	40014800 	.word	0x40014800

0800f194 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f194:	b580      	push	{r7, lr}
 800f196:	b086      	sub	sp, #24
 800f198:	af00      	add	r7, sp, #0
 800f19a:	6078      	str	r0, [r7, #4]
 800f19c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f19e:	687b      	ldr	r3, [r7, #4]
 800f1a0:	6a1b      	ldr	r3, [r3, #32]
 800f1a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f1a4:	687b      	ldr	r3, [r7, #4]
 800f1a6:	6a1b      	ldr	r3, [r3, #32]
 800f1a8:	f023 0201 	bic.w	r2, r3, #1
 800f1ac:	687b      	ldr	r3, [r7, #4]
 800f1ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f1b0:	687b      	ldr	r3, [r7, #4]
 800f1b2:	685b      	ldr	r3, [r3, #4]
 800f1b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f1b6:	687b      	ldr	r3, [r7, #4]
 800f1b8:	699b      	ldr	r3, [r3, #24]
 800f1ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800f1bc:	68fb      	ldr	r3, [r7, #12]
 800f1be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f1c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f1c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800f1c8:	68fb      	ldr	r3, [r7, #12]
 800f1ca:	f023 0303 	bic.w	r3, r3, #3
 800f1ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f1d0:	683b      	ldr	r3, [r7, #0]
 800f1d2:	681b      	ldr	r3, [r3, #0]
 800f1d4:	68fa      	ldr	r2, [r7, #12]
 800f1d6:	4313      	orrs	r3, r2
 800f1d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800f1da:	697b      	ldr	r3, [r7, #20]
 800f1dc:	f023 0302 	bic.w	r3, r3, #2
 800f1e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800f1e2:	683b      	ldr	r3, [r7, #0]
 800f1e4:	689b      	ldr	r3, [r3, #8]
 800f1e6:	697a      	ldr	r2, [r7, #20]
 800f1e8:	4313      	orrs	r3, r2
 800f1ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	4a40      	ldr	r2, [pc, #256]	@ (800f2f0 <TIM_OC1_SetConfig+0x15c>)
 800f1f0:	4293      	cmp	r3, r2
 800f1f2:	d00f      	beq.n	800f214 <TIM_OC1_SetConfig+0x80>
 800f1f4:	687b      	ldr	r3, [r7, #4]
 800f1f6:	4a3f      	ldr	r2, [pc, #252]	@ (800f2f4 <TIM_OC1_SetConfig+0x160>)
 800f1f8:	4293      	cmp	r3, r2
 800f1fa:	d00b      	beq.n	800f214 <TIM_OC1_SetConfig+0x80>
 800f1fc:	687b      	ldr	r3, [r7, #4]
 800f1fe:	4a3e      	ldr	r2, [pc, #248]	@ (800f2f8 <TIM_OC1_SetConfig+0x164>)
 800f200:	4293      	cmp	r3, r2
 800f202:	d007      	beq.n	800f214 <TIM_OC1_SetConfig+0x80>
 800f204:	687b      	ldr	r3, [r7, #4]
 800f206:	4a3d      	ldr	r2, [pc, #244]	@ (800f2fc <TIM_OC1_SetConfig+0x168>)
 800f208:	4293      	cmp	r3, r2
 800f20a:	d003      	beq.n	800f214 <TIM_OC1_SetConfig+0x80>
 800f20c:	687b      	ldr	r3, [r7, #4]
 800f20e:	4a3c      	ldr	r2, [pc, #240]	@ (800f300 <TIM_OC1_SetConfig+0x16c>)
 800f210:	4293      	cmp	r3, r2
 800f212:	d119      	bne.n	800f248 <TIM_OC1_SetConfig+0xb4>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800f214:	683b      	ldr	r3, [r7, #0]
 800f216:	68db      	ldr	r3, [r3, #12]
 800f218:	2b00      	cmp	r3, #0
 800f21a:	d008      	beq.n	800f22e <TIM_OC1_SetConfig+0x9a>
 800f21c:	683b      	ldr	r3, [r7, #0]
 800f21e:	68db      	ldr	r3, [r3, #12]
 800f220:	2b08      	cmp	r3, #8
 800f222:	d004      	beq.n	800f22e <TIM_OC1_SetConfig+0x9a>
 800f224:	f641 316e 	movw	r1, #7022	@ 0x1b6e
 800f228:	4836      	ldr	r0, [pc, #216]	@ (800f304 <TIM_OC1_SetConfig+0x170>)
 800f22a:	f7f8 fd31 	bl	8007c90 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800f22e:	697b      	ldr	r3, [r7, #20]
 800f230:	f023 0308 	bic.w	r3, r3, #8
 800f234:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800f236:	683b      	ldr	r3, [r7, #0]
 800f238:	68db      	ldr	r3, [r3, #12]
 800f23a:	697a      	ldr	r2, [r7, #20]
 800f23c:	4313      	orrs	r3, r2
 800f23e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800f240:	697b      	ldr	r3, [r7, #20]
 800f242:	f023 0304 	bic.w	r3, r3, #4
 800f246:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f248:	687b      	ldr	r3, [r7, #4]
 800f24a:	4a29      	ldr	r2, [pc, #164]	@ (800f2f0 <TIM_OC1_SetConfig+0x15c>)
 800f24c:	4293      	cmp	r3, r2
 800f24e:	d00f      	beq.n	800f270 <TIM_OC1_SetConfig+0xdc>
 800f250:	687b      	ldr	r3, [r7, #4]
 800f252:	4a28      	ldr	r2, [pc, #160]	@ (800f2f4 <TIM_OC1_SetConfig+0x160>)
 800f254:	4293      	cmp	r3, r2
 800f256:	d00b      	beq.n	800f270 <TIM_OC1_SetConfig+0xdc>
 800f258:	687b      	ldr	r3, [r7, #4]
 800f25a:	4a27      	ldr	r2, [pc, #156]	@ (800f2f8 <TIM_OC1_SetConfig+0x164>)
 800f25c:	4293      	cmp	r3, r2
 800f25e:	d007      	beq.n	800f270 <TIM_OC1_SetConfig+0xdc>
 800f260:	687b      	ldr	r3, [r7, #4]
 800f262:	4a26      	ldr	r2, [pc, #152]	@ (800f2fc <TIM_OC1_SetConfig+0x168>)
 800f264:	4293      	cmp	r3, r2
 800f266:	d003      	beq.n	800f270 <TIM_OC1_SetConfig+0xdc>
 800f268:	687b      	ldr	r3, [r7, #4]
 800f26a:	4a25      	ldr	r2, [pc, #148]	@ (800f300 <TIM_OC1_SetConfig+0x16c>)
 800f26c:	4293      	cmp	r3, r2
 800f26e:	d12d      	bne.n	800f2cc <TIM_OC1_SetConfig+0x138>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800f270:	683b      	ldr	r3, [r7, #0]
 800f272:	699b      	ldr	r3, [r3, #24]
 800f274:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f278:	d008      	beq.n	800f28c <TIM_OC1_SetConfig+0xf8>
 800f27a:	683b      	ldr	r3, [r7, #0]
 800f27c:	699b      	ldr	r3, [r3, #24]
 800f27e:	2b00      	cmp	r3, #0
 800f280:	d004      	beq.n	800f28c <TIM_OC1_SetConfig+0xf8>
 800f282:	f641 317b 	movw	r1, #7035	@ 0x1b7b
 800f286:	481f      	ldr	r0, [pc, #124]	@ (800f304 <TIM_OC1_SetConfig+0x170>)
 800f288:	f7f8 fd02 	bl	8007c90 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800f28c:	683b      	ldr	r3, [r7, #0]
 800f28e:	695b      	ldr	r3, [r3, #20]
 800f290:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f294:	d008      	beq.n	800f2a8 <TIM_OC1_SetConfig+0x114>
 800f296:	683b      	ldr	r3, [r7, #0]
 800f298:	695b      	ldr	r3, [r3, #20]
 800f29a:	2b00      	cmp	r3, #0
 800f29c:	d004      	beq.n	800f2a8 <TIM_OC1_SetConfig+0x114>
 800f29e:	f641 317c 	movw	r1, #7036	@ 0x1b7c
 800f2a2:	4818      	ldr	r0, [pc, #96]	@ (800f304 <TIM_OC1_SetConfig+0x170>)
 800f2a4:	f7f8 fcf4 	bl	8007c90 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800f2a8:	693b      	ldr	r3, [r7, #16]
 800f2aa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f2ae:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800f2b0:	693b      	ldr	r3, [r7, #16]
 800f2b2:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800f2b6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800f2b8:	683b      	ldr	r3, [r7, #0]
 800f2ba:	695b      	ldr	r3, [r3, #20]
 800f2bc:	693a      	ldr	r2, [r7, #16]
 800f2be:	4313      	orrs	r3, r2
 800f2c0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800f2c2:	683b      	ldr	r3, [r7, #0]
 800f2c4:	699b      	ldr	r3, [r3, #24]
 800f2c6:	693a      	ldr	r2, [r7, #16]
 800f2c8:	4313      	orrs	r3, r2
 800f2ca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f2cc:	687b      	ldr	r3, [r7, #4]
 800f2ce:	693a      	ldr	r2, [r7, #16]
 800f2d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f2d2:	687b      	ldr	r3, [r7, #4]
 800f2d4:	68fa      	ldr	r2, [r7, #12]
 800f2d6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800f2d8:	683b      	ldr	r3, [r7, #0]
 800f2da:	685a      	ldr	r2, [r3, #4]
 800f2dc:	687b      	ldr	r3, [r7, #4]
 800f2de:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f2e0:	687b      	ldr	r3, [r7, #4]
 800f2e2:	697a      	ldr	r2, [r7, #20]
 800f2e4:	621a      	str	r2, [r3, #32]
}
 800f2e6:	bf00      	nop
 800f2e8:	3718      	adds	r7, #24
 800f2ea:	46bd      	mov	sp, r7
 800f2ec:	bd80      	pop	{r7, pc}
 800f2ee:	bf00      	nop
 800f2f0:	40012c00 	.word	0x40012c00
 800f2f4:	40013400 	.word	0x40013400
 800f2f8:	40014000 	.word	0x40014000
 800f2fc:	40014400 	.word	0x40014400
 800f300:	40014800 	.word	0x40014800
 800f304:	08012bec 	.word	0x08012bec

0800f308 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f308:	b580      	push	{r7, lr}
 800f30a:	b086      	sub	sp, #24
 800f30c:	af00      	add	r7, sp, #0
 800f30e:	6078      	str	r0, [r7, #4]
 800f310:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f312:	687b      	ldr	r3, [r7, #4]
 800f314:	6a1b      	ldr	r3, [r3, #32]
 800f316:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	6a1b      	ldr	r3, [r3, #32]
 800f31c:	f023 0210 	bic.w	r2, r3, #16
 800f320:	687b      	ldr	r3, [r7, #4]
 800f322:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f324:	687b      	ldr	r3, [r7, #4]
 800f326:	685b      	ldr	r3, [r3, #4]
 800f328:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f32a:	687b      	ldr	r3, [r7, #4]
 800f32c:	699b      	ldr	r3, [r3, #24]
 800f32e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800f330:	68fb      	ldr	r3, [r7, #12]
 800f332:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800f336:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f33a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800f33c:	68fb      	ldr	r3, [r7, #12]
 800f33e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f342:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f344:	683b      	ldr	r3, [r7, #0]
 800f346:	681b      	ldr	r3, [r3, #0]
 800f348:	021b      	lsls	r3, r3, #8
 800f34a:	68fa      	ldr	r2, [r7, #12]
 800f34c:	4313      	orrs	r3, r2
 800f34e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800f350:	697b      	ldr	r3, [r7, #20]
 800f352:	f023 0320 	bic.w	r3, r3, #32
 800f356:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800f358:	683b      	ldr	r3, [r7, #0]
 800f35a:	689b      	ldr	r3, [r3, #8]
 800f35c:	011b      	lsls	r3, r3, #4
 800f35e:	697a      	ldr	r2, [r7, #20]
 800f360:	4313      	orrs	r3, r2
 800f362:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800f364:	687b      	ldr	r3, [r7, #4]
 800f366:	4a3b      	ldr	r2, [pc, #236]	@ (800f454 <TIM_OC2_SetConfig+0x14c>)
 800f368:	4293      	cmp	r3, r2
 800f36a:	d003      	beq.n	800f374 <TIM_OC2_SetConfig+0x6c>
 800f36c:	687b      	ldr	r3, [r7, #4]
 800f36e:	4a3a      	ldr	r2, [pc, #232]	@ (800f458 <TIM_OC2_SetConfig+0x150>)
 800f370:	4293      	cmp	r3, r2
 800f372:	d11a      	bne.n	800f3aa <TIM_OC2_SetConfig+0xa2>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800f374:	683b      	ldr	r3, [r7, #0]
 800f376:	68db      	ldr	r3, [r3, #12]
 800f378:	2b00      	cmp	r3, #0
 800f37a:	d008      	beq.n	800f38e <TIM_OC2_SetConfig+0x86>
 800f37c:	683b      	ldr	r3, [r7, #0]
 800f37e:	68db      	ldr	r3, [r3, #12]
 800f380:	2b08      	cmp	r3, #8
 800f382:	d004      	beq.n	800f38e <TIM_OC2_SetConfig+0x86>
 800f384:	f641 31ba 	movw	r1, #7098	@ 0x1bba
 800f388:	4834      	ldr	r0, [pc, #208]	@ (800f45c <TIM_OC2_SetConfig+0x154>)
 800f38a:	f7f8 fc81 	bl	8007c90 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800f38e:	697b      	ldr	r3, [r7, #20]
 800f390:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f394:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800f396:	683b      	ldr	r3, [r7, #0]
 800f398:	68db      	ldr	r3, [r3, #12]
 800f39a:	011b      	lsls	r3, r3, #4
 800f39c:	697a      	ldr	r2, [r7, #20]
 800f39e:	4313      	orrs	r3, r2
 800f3a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800f3a2:	697b      	ldr	r3, [r7, #20]
 800f3a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f3a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f3aa:	687b      	ldr	r3, [r7, #4]
 800f3ac:	4a29      	ldr	r2, [pc, #164]	@ (800f454 <TIM_OC2_SetConfig+0x14c>)
 800f3ae:	4293      	cmp	r3, r2
 800f3b0:	d00f      	beq.n	800f3d2 <TIM_OC2_SetConfig+0xca>
 800f3b2:	687b      	ldr	r3, [r7, #4]
 800f3b4:	4a28      	ldr	r2, [pc, #160]	@ (800f458 <TIM_OC2_SetConfig+0x150>)
 800f3b6:	4293      	cmp	r3, r2
 800f3b8:	d00b      	beq.n	800f3d2 <TIM_OC2_SetConfig+0xca>
 800f3ba:	687b      	ldr	r3, [r7, #4]
 800f3bc:	4a28      	ldr	r2, [pc, #160]	@ (800f460 <TIM_OC2_SetConfig+0x158>)
 800f3be:	4293      	cmp	r3, r2
 800f3c0:	d007      	beq.n	800f3d2 <TIM_OC2_SetConfig+0xca>
 800f3c2:	687b      	ldr	r3, [r7, #4]
 800f3c4:	4a27      	ldr	r2, [pc, #156]	@ (800f464 <TIM_OC2_SetConfig+0x15c>)
 800f3c6:	4293      	cmp	r3, r2
 800f3c8:	d003      	beq.n	800f3d2 <TIM_OC2_SetConfig+0xca>
 800f3ca:	687b      	ldr	r3, [r7, #4]
 800f3cc:	4a26      	ldr	r2, [pc, #152]	@ (800f468 <TIM_OC2_SetConfig+0x160>)
 800f3ce:	4293      	cmp	r3, r2
 800f3d0:	d12f      	bne.n	800f432 <TIM_OC2_SetConfig+0x12a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800f3d2:	683b      	ldr	r3, [r7, #0]
 800f3d4:	699b      	ldr	r3, [r3, #24]
 800f3d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f3da:	d008      	beq.n	800f3ee <TIM_OC2_SetConfig+0xe6>
 800f3dc:	683b      	ldr	r3, [r7, #0]
 800f3de:	699b      	ldr	r3, [r3, #24]
 800f3e0:	2b00      	cmp	r3, #0
 800f3e2:	d004      	beq.n	800f3ee <TIM_OC2_SetConfig+0xe6>
 800f3e4:	f641 31c7 	movw	r1, #7111	@ 0x1bc7
 800f3e8:	481c      	ldr	r0, [pc, #112]	@ (800f45c <TIM_OC2_SetConfig+0x154>)
 800f3ea:	f7f8 fc51 	bl	8007c90 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800f3ee:	683b      	ldr	r3, [r7, #0]
 800f3f0:	695b      	ldr	r3, [r3, #20]
 800f3f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f3f6:	d008      	beq.n	800f40a <TIM_OC2_SetConfig+0x102>
 800f3f8:	683b      	ldr	r3, [r7, #0]
 800f3fa:	695b      	ldr	r3, [r3, #20]
 800f3fc:	2b00      	cmp	r3, #0
 800f3fe:	d004      	beq.n	800f40a <TIM_OC2_SetConfig+0x102>
 800f400:	f641 31c8 	movw	r1, #7112	@ 0x1bc8
 800f404:	4815      	ldr	r0, [pc, #84]	@ (800f45c <TIM_OC2_SetConfig+0x154>)
 800f406:	f7f8 fc43 	bl	8007c90 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800f40a:	693b      	ldr	r3, [r7, #16]
 800f40c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800f410:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800f412:	693b      	ldr	r3, [r7, #16]
 800f414:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800f418:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800f41a:	683b      	ldr	r3, [r7, #0]
 800f41c:	695b      	ldr	r3, [r3, #20]
 800f41e:	009b      	lsls	r3, r3, #2
 800f420:	693a      	ldr	r2, [r7, #16]
 800f422:	4313      	orrs	r3, r2
 800f424:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800f426:	683b      	ldr	r3, [r7, #0]
 800f428:	699b      	ldr	r3, [r3, #24]
 800f42a:	009b      	lsls	r3, r3, #2
 800f42c:	693a      	ldr	r2, [r7, #16]
 800f42e:	4313      	orrs	r3, r2
 800f430:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f432:	687b      	ldr	r3, [r7, #4]
 800f434:	693a      	ldr	r2, [r7, #16]
 800f436:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f438:	687b      	ldr	r3, [r7, #4]
 800f43a:	68fa      	ldr	r2, [r7, #12]
 800f43c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800f43e:	683b      	ldr	r3, [r7, #0]
 800f440:	685a      	ldr	r2, [r3, #4]
 800f442:	687b      	ldr	r3, [r7, #4]
 800f444:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	697a      	ldr	r2, [r7, #20]
 800f44a:	621a      	str	r2, [r3, #32]
}
 800f44c:	bf00      	nop
 800f44e:	3718      	adds	r7, #24
 800f450:	46bd      	mov	sp, r7
 800f452:	bd80      	pop	{r7, pc}
 800f454:	40012c00 	.word	0x40012c00
 800f458:	40013400 	.word	0x40013400
 800f45c:	08012bec 	.word	0x08012bec
 800f460:	40014000 	.word	0x40014000
 800f464:	40014400 	.word	0x40014400
 800f468:	40014800 	.word	0x40014800

0800f46c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f46c:	b580      	push	{r7, lr}
 800f46e:	b086      	sub	sp, #24
 800f470:	af00      	add	r7, sp, #0
 800f472:	6078      	str	r0, [r7, #4]
 800f474:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f476:	687b      	ldr	r3, [r7, #4]
 800f478:	6a1b      	ldr	r3, [r3, #32]
 800f47a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	6a1b      	ldr	r3, [r3, #32]
 800f480:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800f484:	687b      	ldr	r3, [r7, #4]
 800f486:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	685b      	ldr	r3, [r3, #4]
 800f48c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f48e:	687b      	ldr	r3, [r7, #4]
 800f490:	69db      	ldr	r3, [r3, #28]
 800f492:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800f494:	68fb      	ldr	r3, [r7, #12]
 800f496:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f49a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f49e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800f4a0:	68fb      	ldr	r3, [r7, #12]
 800f4a2:	f023 0303 	bic.w	r3, r3, #3
 800f4a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f4a8:	683b      	ldr	r3, [r7, #0]
 800f4aa:	681b      	ldr	r3, [r3, #0]
 800f4ac:	68fa      	ldr	r2, [r7, #12]
 800f4ae:	4313      	orrs	r3, r2
 800f4b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800f4b2:	697b      	ldr	r3, [r7, #20]
 800f4b4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800f4b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800f4ba:	683b      	ldr	r3, [r7, #0]
 800f4bc:	689b      	ldr	r3, [r3, #8]
 800f4be:	021b      	lsls	r3, r3, #8
 800f4c0:	697a      	ldr	r2, [r7, #20]
 800f4c2:	4313      	orrs	r3, r2
 800f4c4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800f4c6:	687b      	ldr	r3, [r7, #4]
 800f4c8:	4a3b      	ldr	r2, [pc, #236]	@ (800f5b8 <TIM_OC3_SetConfig+0x14c>)
 800f4ca:	4293      	cmp	r3, r2
 800f4cc:	d003      	beq.n	800f4d6 <TIM_OC3_SetConfig+0x6a>
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	4a3a      	ldr	r2, [pc, #232]	@ (800f5bc <TIM_OC3_SetConfig+0x150>)
 800f4d2:	4293      	cmp	r3, r2
 800f4d4:	d11a      	bne.n	800f50c <TIM_OC3_SetConfig+0xa0>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800f4d6:	683b      	ldr	r3, [r7, #0]
 800f4d8:	68db      	ldr	r3, [r3, #12]
 800f4da:	2b00      	cmp	r3, #0
 800f4dc:	d008      	beq.n	800f4f0 <TIM_OC3_SetConfig+0x84>
 800f4de:	683b      	ldr	r3, [r7, #0]
 800f4e0:	68db      	ldr	r3, [r3, #12]
 800f4e2:	2b08      	cmp	r3, #8
 800f4e4:	d004      	beq.n	800f4f0 <TIM_OC3_SetConfig+0x84>
 800f4e6:	f641 4105 	movw	r1, #7173	@ 0x1c05
 800f4ea:	4835      	ldr	r0, [pc, #212]	@ (800f5c0 <TIM_OC3_SetConfig+0x154>)
 800f4ec:	f7f8 fbd0 	bl	8007c90 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800f4f0:	697b      	ldr	r3, [r7, #20]
 800f4f2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800f4f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800f4f8:	683b      	ldr	r3, [r7, #0]
 800f4fa:	68db      	ldr	r3, [r3, #12]
 800f4fc:	021b      	lsls	r3, r3, #8
 800f4fe:	697a      	ldr	r2, [r7, #20]
 800f500:	4313      	orrs	r3, r2
 800f502:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800f504:	697b      	ldr	r3, [r7, #20]
 800f506:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800f50a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f50c:	687b      	ldr	r3, [r7, #4]
 800f50e:	4a2a      	ldr	r2, [pc, #168]	@ (800f5b8 <TIM_OC3_SetConfig+0x14c>)
 800f510:	4293      	cmp	r3, r2
 800f512:	d00f      	beq.n	800f534 <TIM_OC3_SetConfig+0xc8>
 800f514:	687b      	ldr	r3, [r7, #4]
 800f516:	4a29      	ldr	r2, [pc, #164]	@ (800f5bc <TIM_OC3_SetConfig+0x150>)
 800f518:	4293      	cmp	r3, r2
 800f51a:	d00b      	beq.n	800f534 <TIM_OC3_SetConfig+0xc8>
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	4a29      	ldr	r2, [pc, #164]	@ (800f5c4 <TIM_OC3_SetConfig+0x158>)
 800f520:	4293      	cmp	r3, r2
 800f522:	d007      	beq.n	800f534 <TIM_OC3_SetConfig+0xc8>
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	4a28      	ldr	r2, [pc, #160]	@ (800f5c8 <TIM_OC3_SetConfig+0x15c>)
 800f528:	4293      	cmp	r3, r2
 800f52a:	d003      	beq.n	800f534 <TIM_OC3_SetConfig+0xc8>
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	4a27      	ldr	r2, [pc, #156]	@ (800f5cc <TIM_OC3_SetConfig+0x160>)
 800f530:	4293      	cmp	r3, r2
 800f532:	d12f      	bne.n	800f594 <TIM_OC3_SetConfig+0x128>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800f534:	683b      	ldr	r3, [r7, #0]
 800f536:	699b      	ldr	r3, [r3, #24]
 800f538:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f53c:	d008      	beq.n	800f550 <TIM_OC3_SetConfig+0xe4>
 800f53e:	683b      	ldr	r3, [r7, #0]
 800f540:	699b      	ldr	r3, [r3, #24]
 800f542:	2b00      	cmp	r3, #0
 800f544:	d004      	beq.n	800f550 <TIM_OC3_SetConfig+0xe4>
 800f546:	f641 4112 	movw	r1, #7186	@ 0x1c12
 800f54a:	481d      	ldr	r0, [pc, #116]	@ (800f5c0 <TIM_OC3_SetConfig+0x154>)
 800f54c:	f7f8 fba0 	bl	8007c90 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800f550:	683b      	ldr	r3, [r7, #0]
 800f552:	695b      	ldr	r3, [r3, #20]
 800f554:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f558:	d008      	beq.n	800f56c <TIM_OC3_SetConfig+0x100>
 800f55a:	683b      	ldr	r3, [r7, #0]
 800f55c:	695b      	ldr	r3, [r3, #20]
 800f55e:	2b00      	cmp	r3, #0
 800f560:	d004      	beq.n	800f56c <TIM_OC3_SetConfig+0x100>
 800f562:	f641 4113 	movw	r1, #7187	@ 0x1c13
 800f566:	4816      	ldr	r0, [pc, #88]	@ (800f5c0 <TIM_OC3_SetConfig+0x154>)
 800f568:	f7f8 fb92 	bl	8007c90 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800f56c:	693b      	ldr	r3, [r7, #16]
 800f56e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f572:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800f574:	693b      	ldr	r3, [r7, #16]
 800f576:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800f57a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800f57c:	683b      	ldr	r3, [r7, #0]
 800f57e:	695b      	ldr	r3, [r3, #20]
 800f580:	011b      	lsls	r3, r3, #4
 800f582:	693a      	ldr	r2, [r7, #16]
 800f584:	4313      	orrs	r3, r2
 800f586:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800f588:	683b      	ldr	r3, [r7, #0]
 800f58a:	699b      	ldr	r3, [r3, #24]
 800f58c:	011b      	lsls	r3, r3, #4
 800f58e:	693a      	ldr	r2, [r7, #16]
 800f590:	4313      	orrs	r3, r2
 800f592:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f594:	687b      	ldr	r3, [r7, #4]
 800f596:	693a      	ldr	r2, [r7, #16]
 800f598:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f59a:	687b      	ldr	r3, [r7, #4]
 800f59c:	68fa      	ldr	r2, [r7, #12]
 800f59e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800f5a0:	683b      	ldr	r3, [r7, #0]
 800f5a2:	685a      	ldr	r2, [r3, #4]
 800f5a4:	687b      	ldr	r3, [r7, #4]
 800f5a6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f5a8:	687b      	ldr	r3, [r7, #4]
 800f5aa:	697a      	ldr	r2, [r7, #20]
 800f5ac:	621a      	str	r2, [r3, #32]
}
 800f5ae:	bf00      	nop
 800f5b0:	3718      	adds	r7, #24
 800f5b2:	46bd      	mov	sp, r7
 800f5b4:	bd80      	pop	{r7, pc}
 800f5b6:	bf00      	nop
 800f5b8:	40012c00 	.word	0x40012c00
 800f5bc:	40013400 	.word	0x40013400
 800f5c0:	08012bec 	.word	0x08012bec
 800f5c4:	40014000 	.word	0x40014000
 800f5c8:	40014400 	.word	0x40014400
 800f5cc:	40014800 	.word	0x40014800

0800f5d0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f5d0:	b580      	push	{r7, lr}
 800f5d2:	b086      	sub	sp, #24
 800f5d4:	af00      	add	r7, sp, #0
 800f5d6:	6078      	str	r0, [r7, #4]
 800f5d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f5da:	687b      	ldr	r3, [r7, #4]
 800f5dc:	6a1b      	ldr	r3, [r3, #32]
 800f5de:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800f5e0:	687b      	ldr	r3, [r7, #4]
 800f5e2:	6a1b      	ldr	r3, [r3, #32]
 800f5e4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800f5e8:	687b      	ldr	r3, [r7, #4]
 800f5ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f5ec:	687b      	ldr	r3, [r7, #4]
 800f5ee:	685b      	ldr	r3, [r3, #4]
 800f5f0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f5f2:	687b      	ldr	r3, [r7, #4]
 800f5f4:	69db      	ldr	r3, [r3, #28]
 800f5f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800f5f8:	68fb      	ldr	r3, [r7, #12]
 800f5fa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800f5fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f602:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800f604:	68fb      	ldr	r3, [r7, #12]
 800f606:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f60a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f60c:	683b      	ldr	r3, [r7, #0]
 800f60e:	681b      	ldr	r3, [r3, #0]
 800f610:	021b      	lsls	r3, r3, #8
 800f612:	68fa      	ldr	r2, [r7, #12]
 800f614:	4313      	orrs	r3, r2
 800f616:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800f618:	693b      	ldr	r3, [r7, #16]
 800f61a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800f61e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800f620:	683b      	ldr	r3, [r7, #0]
 800f622:	689b      	ldr	r3, [r3, #8]
 800f624:	031b      	lsls	r3, r3, #12
 800f626:	693a      	ldr	r2, [r7, #16]
 800f628:	4313      	orrs	r3, r2
 800f62a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f62c:	687b      	ldr	r3, [r7, #4]
 800f62e:	4a1e      	ldr	r2, [pc, #120]	@ (800f6a8 <TIM_OC4_SetConfig+0xd8>)
 800f630:	4293      	cmp	r3, r2
 800f632:	d00f      	beq.n	800f654 <TIM_OC4_SetConfig+0x84>
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	4a1d      	ldr	r2, [pc, #116]	@ (800f6ac <TIM_OC4_SetConfig+0xdc>)
 800f638:	4293      	cmp	r3, r2
 800f63a:	d00b      	beq.n	800f654 <TIM_OC4_SetConfig+0x84>
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	4a1c      	ldr	r2, [pc, #112]	@ (800f6b0 <TIM_OC4_SetConfig+0xe0>)
 800f640:	4293      	cmp	r3, r2
 800f642:	d007      	beq.n	800f654 <TIM_OC4_SetConfig+0x84>
 800f644:	687b      	ldr	r3, [r7, #4]
 800f646:	4a1b      	ldr	r2, [pc, #108]	@ (800f6b4 <TIM_OC4_SetConfig+0xe4>)
 800f648:	4293      	cmp	r3, r2
 800f64a:	d003      	beq.n	800f654 <TIM_OC4_SetConfig+0x84>
 800f64c:	687b      	ldr	r3, [r7, #4]
 800f64e:	4a1a      	ldr	r2, [pc, #104]	@ (800f6b8 <TIM_OC4_SetConfig+0xe8>)
 800f650:	4293      	cmp	r3, r2
 800f652:	d117      	bne.n	800f684 <TIM_OC4_SetConfig+0xb4>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800f654:	683b      	ldr	r3, [r7, #0]
 800f656:	695b      	ldr	r3, [r3, #20]
 800f658:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f65c:	d008      	beq.n	800f670 <TIM_OC4_SetConfig+0xa0>
 800f65e:	683b      	ldr	r3, [r7, #0]
 800f660:	695b      	ldr	r3, [r3, #20]
 800f662:	2b00      	cmp	r3, #0
 800f664:	d004      	beq.n	800f670 <TIM_OC4_SetConfig+0xa0>
 800f666:	f641 4152 	movw	r1, #7250	@ 0x1c52
 800f66a:	4814      	ldr	r0, [pc, #80]	@ (800f6bc <TIM_OC4_SetConfig+0xec>)
 800f66c:	f7f8 fb10 	bl	8007c90 <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800f670:	697b      	ldr	r3, [r7, #20]
 800f672:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f676:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800f678:	683b      	ldr	r3, [r7, #0]
 800f67a:	695b      	ldr	r3, [r3, #20]
 800f67c:	019b      	lsls	r3, r3, #6
 800f67e:	697a      	ldr	r2, [r7, #20]
 800f680:	4313      	orrs	r3, r2
 800f682:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f684:	687b      	ldr	r3, [r7, #4]
 800f686:	697a      	ldr	r2, [r7, #20]
 800f688:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f68a:	687b      	ldr	r3, [r7, #4]
 800f68c:	68fa      	ldr	r2, [r7, #12]
 800f68e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800f690:	683b      	ldr	r3, [r7, #0]
 800f692:	685a      	ldr	r2, [r3, #4]
 800f694:	687b      	ldr	r3, [r7, #4]
 800f696:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f698:	687b      	ldr	r3, [r7, #4]
 800f69a:	693a      	ldr	r2, [r7, #16]
 800f69c:	621a      	str	r2, [r3, #32]
}
 800f69e:	bf00      	nop
 800f6a0:	3718      	adds	r7, #24
 800f6a2:	46bd      	mov	sp, r7
 800f6a4:	bd80      	pop	{r7, pc}
 800f6a6:	bf00      	nop
 800f6a8:	40012c00 	.word	0x40012c00
 800f6ac:	40013400 	.word	0x40013400
 800f6b0:	40014000 	.word	0x40014000
 800f6b4:	40014400 	.word	0x40014400
 800f6b8:	40014800 	.word	0x40014800
 800f6bc:	08012bec 	.word	0x08012bec

0800f6c0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800f6c0:	b480      	push	{r7}
 800f6c2:	b087      	sub	sp, #28
 800f6c4:	af00      	add	r7, sp, #0
 800f6c6:	6078      	str	r0, [r7, #4]
 800f6c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f6ca:	687b      	ldr	r3, [r7, #4]
 800f6cc:	6a1b      	ldr	r3, [r3, #32]
 800f6ce:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800f6d0:	687b      	ldr	r3, [r7, #4]
 800f6d2:	6a1b      	ldr	r3, [r3, #32]
 800f6d4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800f6d8:	687b      	ldr	r3, [r7, #4]
 800f6da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f6dc:	687b      	ldr	r3, [r7, #4]
 800f6de:	685b      	ldr	r3, [r3, #4]
 800f6e0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f6e2:	687b      	ldr	r3, [r7, #4]
 800f6e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f6e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800f6e8:	68fb      	ldr	r3, [r7, #12]
 800f6ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f6ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f6f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f6f4:	683b      	ldr	r3, [r7, #0]
 800f6f6:	681b      	ldr	r3, [r3, #0]
 800f6f8:	68fa      	ldr	r2, [r7, #12]
 800f6fa:	4313      	orrs	r3, r2
 800f6fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800f6fe:	693b      	ldr	r3, [r7, #16]
 800f700:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800f704:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800f706:	683b      	ldr	r3, [r7, #0]
 800f708:	689b      	ldr	r3, [r3, #8]
 800f70a:	041b      	lsls	r3, r3, #16
 800f70c:	693a      	ldr	r2, [r7, #16]
 800f70e:	4313      	orrs	r3, r2
 800f710:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f712:	687b      	ldr	r3, [r7, #4]
 800f714:	4a17      	ldr	r2, [pc, #92]	@ (800f774 <TIM_OC5_SetConfig+0xb4>)
 800f716:	4293      	cmp	r3, r2
 800f718:	d00f      	beq.n	800f73a <TIM_OC5_SetConfig+0x7a>
 800f71a:	687b      	ldr	r3, [r7, #4]
 800f71c:	4a16      	ldr	r2, [pc, #88]	@ (800f778 <TIM_OC5_SetConfig+0xb8>)
 800f71e:	4293      	cmp	r3, r2
 800f720:	d00b      	beq.n	800f73a <TIM_OC5_SetConfig+0x7a>
 800f722:	687b      	ldr	r3, [r7, #4]
 800f724:	4a15      	ldr	r2, [pc, #84]	@ (800f77c <TIM_OC5_SetConfig+0xbc>)
 800f726:	4293      	cmp	r3, r2
 800f728:	d007      	beq.n	800f73a <TIM_OC5_SetConfig+0x7a>
 800f72a:	687b      	ldr	r3, [r7, #4]
 800f72c:	4a14      	ldr	r2, [pc, #80]	@ (800f780 <TIM_OC5_SetConfig+0xc0>)
 800f72e:	4293      	cmp	r3, r2
 800f730:	d003      	beq.n	800f73a <TIM_OC5_SetConfig+0x7a>
 800f732:	687b      	ldr	r3, [r7, #4]
 800f734:	4a13      	ldr	r2, [pc, #76]	@ (800f784 <TIM_OC5_SetConfig+0xc4>)
 800f736:	4293      	cmp	r3, r2
 800f738:	d109      	bne.n	800f74e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800f73a:	697b      	ldr	r3, [r7, #20]
 800f73c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f740:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800f742:	683b      	ldr	r3, [r7, #0]
 800f744:	695b      	ldr	r3, [r3, #20]
 800f746:	021b      	lsls	r3, r3, #8
 800f748:	697a      	ldr	r2, [r7, #20]
 800f74a:	4313      	orrs	r3, r2
 800f74c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f74e:	687b      	ldr	r3, [r7, #4]
 800f750:	697a      	ldr	r2, [r7, #20]
 800f752:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800f754:	687b      	ldr	r3, [r7, #4]
 800f756:	68fa      	ldr	r2, [r7, #12]
 800f758:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800f75a:	683b      	ldr	r3, [r7, #0]
 800f75c:	685a      	ldr	r2, [r3, #4]
 800f75e:	687b      	ldr	r3, [r7, #4]
 800f760:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f762:	687b      	ldr	r3, [r7, #4]
 800f764:	693a      	ldr	r2, [r7, #16]
 800f766:	621a      	str	r2, [r3, #32]
}
 800f768:	bf00      	nop
 800f76a:	371c      	adds	r7, #28
 800f76c:	46bd      	mov	sp, r7
 800f76e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f772:	4770      	bx	lr
 800f774:	40012c00 	.word	0x40012c00
 800f778:	40013400 	.word	0x40013400
 800f77c:	40014000 	.word	0x40014000
 800f780:	40014400 	.word	0x40014400
 800f784:	40014800 	.word	0x40014800

0800f788 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800f788:	b480      	push	{r7}
 800f78a:	b087      	sub	sp, #28
 800f78c:	af00      	add	r7, sp, #0
 800f78e:	6078      	str	r0, [r7, #4]
 800f790:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f792:	687b      	ldr	r3, [r7, #4]
 800f794:	6a1b      	ldr	r3, [r3, #32]
 800f796:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800f798:	687b      	ldr	r3, [r7, #4]
 800f79a:	6a1b      	ldr	r3, [r3, #32]
 800f79c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800f7a0:	687b      	ldr	r3, [r7, #4]
 800f7a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f7a4:	687b      	ldr	r3, [r7, #4]
 800f7a6:	685b      	ldr	r3, [r3, #4]
 800f7a8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f7ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800f7b0:	68fb      	ldr	r3, [r7, #12]
 800f7b2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800f7b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f7ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f7bc:	683b      	ldr	r3, [r7, #0]
 800f7be:	681b      	ldr	r3, [r3, #0]
 800f7c0:	021b      	lsls	r3, r3, #8
 800f7c2:	68fa      	ldr	r2, [r7, #12]
 800f7c4:	4313      	orrs	r3, r2
 800f7c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800f7c8:	693b      	ldr	r3, [r7, #16]
 800f7ca:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800f7ce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800f7d0:	683b      	ldr	r3, [r7, #0]
 800f7d2:	689b      	ldr	r3, [r3, #8]
 800f7d4:	051b      	lsls	r3, r3, #20
 800f7d6:	693a      	ldr	r2, [r7, #16]
 800f7d8:	4313      	orrs	r3, r2
 800f7da:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f7dc:	687b      	ldr	r3, [r7, #4]
 800f7de:	4a18      	ldr	r2, [pc, #96]	@ (800f840 <TIM_OC6_SetConfig+0xb8>)
 800f7e0:	4293      	cmp	r3, r2
 800f7e2:	d00f      	beq.n	800f804 <TIM_OC6_SetConfig+0x7c>
 800f7e4:	687b      	ldr	r3, [r7, #4]
 800f7e6:	4a17      	ldr	r2, [pc, #92]	@ (800f844 <TIM_OC6_SetConfig+0xbc>)
 800f7e8:	4293      	cmp	r3, r2
 800f7ea:	d00b      	beq.n	800f804 <TIM_OC6_SetConfig+0x7c>
 800f7ec:	687b      	ldr	r3, [r7, #4]
 800f7ee:	4a16      	ldr	r2, [pc, #88]	@ (800f848 <TIM_OC6_SetConfig+0xc0>)
 800f7f0:	4293      	cmp	r3, r2
 800f7f2:	d007      	beq.n	800f804 <TIM_OC6_SetConfig+0x7c>
 800f7f4:	687b      	ldr	r3, [r7, #4]
 800f7f6:	4a15      	ldr	r2, [pc, #84]	@ (800f84c <TIM_OC6_SetConfig+0xc4>)
 800f7f8:	4293      	cmp	r3, r2
 800f7fa:	d003      	beq.n	800f804 <TIM_OC6_SetConfig+0x7c>
 800f7fc:	687b      	ldr	r3, [r7, #4]
 800f7fe:	4a14      	ldr	r2, [pc, #80]	@ (800f850 <TIM_OC6_SetConfig+0xc8>)
 800f800:	4293      	cmp	r3, r2
 800f802:	d109      	bne.n	800f818 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800f804:	697b      	ldr	r3, [r7, #20]
 800f806:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800f80a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800f80c:	683b      	ldr	r3, [r7, #0]
 800f80e:	695b      	ldr	r3, [r3, #20]
 800f810:	029b      	lsls	r3, r3, #10
 800f812:	697a      	ldr	r2, [r7, #20]
 800f814:	4313      	orrs	r3, r2
 800f816:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f818:	687b      	ldr	r3, [r7, #4]
 800f81a:	697a      	ldr	r2, [r7, #20]
 800f81c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800f81e:	687b      	ldr	r3, [r7, #4]
 800f820:	68fa      	ldr	r2, [r7, #12]
 800f822:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800f824:	683b      	ldr	r3, [r7, #0]
 800f826:	685a      	ldr	r2, [r3, #4]
 800f828:	687b      	ldr	r3, [r7, #4]
 800f82a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f82c:	687b      	ldr	r3, [r7, #4]
 800f82e:	693a      	ldr	r2, [r7, #16]
 800f830:	621a      	str	r2, [r3, #32]
}
 800f832:	bf00      	nop
 800f834:	371c      	adds	r7, #28
 800f836:	46bd      	mov	sp, r7
 800f838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f83c:	4770      	bx	lr
 800f83e:	bf00      	nop
 800f840:	40012c00 	.word	0x40012c00
 800f844:	40013400 	.word	0x40013400
 800f848:	40014000 	.word	0x40014000
 800f84c:	40014400 	.word	0x40014400
 800f850:	40014800 	.word	0x40014800

0800f854 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f854:	b480      	push	{r7}
 800f856:	b087      	sub	sp, #28
 800f858:	af00      	add	r7, sp, #0
 800f85a:	60f8      	str	r0, [r7, #12]
 800f85c:	60b9      	str	r1, [r7, #8]
 800f85e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800f860:	68fb      	ldr	r3, [r7, #12]
 800f862:	6a1b      	ldr	r3, [r3, #32]
 800f864:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f866:	68fb      	ldr	r3, [r7, #12]
 800f868:	6a1b      	ldr	r3, [r3, #32]
 800f86a:	f023 0201 	bic.w	r2, r3, #1
 800f86e:	68fb      	ldr	r3, [r7, #12]
 800f870:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f872:	68fb      	ldr	r3, [r7, #12]
 800f874:	699b      	ldr	r3, [r3, #24]
 800f876:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800f878:	693b      	ldr	r3, [r7, #16]
 800f87a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800f87e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800f880:	687b      	ldr	r3, [r7, #4]
 800f882:	011b      	lsls	r3, r3, #4
 800f884:	693a      	ldr	r2, [r7, #16]
 800f886:	4313      	orrs	r3, r2
 800f888:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800f88a:	697b      	ldr	r3, [r7, #20]
 800f88c:	f023 030a 	bic.w	r3, r3, #10
 800f890:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800f892:	697a      	ldr	r2, [r7, #20]
 800f894:	68bb      	ldr	r3, [r7, #8]
 800f896:	4313      	orrs	r3, r2
 800f898:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800f89a:	68fb      	ldr	r3, [r7, #12]
 800f89c:	693a      	ldr	r2, [r7, #16]
 800f89e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f8a0:	68fb      	ldr	r3, [r7, #12]
 800f8a2:	697a      	ldr	r2, [r7, #20]
 800f8a4:	621a      	str	r2, [r3, #32]
}
 800f8a6:	bf00      	nop
 800f8a8:	371c      	adds	r7, #28
 800f8aa:	46bd      	mov	sp, r7
 800f8ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8b0:	4770      	bx	lr

0800f8b2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f8b2:	b480      	push	{r7}
 800f8b4:	b087      	sub	sp, #28
 800f8b6:	af00      	add	r7, sp, #0
 800f8b8:	60f8      	str	r0, [r7, #12]
 800f8ba:	60b9      	str	r1, [r7, #8]
 800f8bc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800f8be:	68fb      	ldr	r3, [r7, #12]
 800f8c0:	6a1b      	ldr	r3, [r3, #32]
 800f8c2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f8c4:	68fb      	ldr	r3, [r7, #12]
 800f8c6:	6a1b      	ldr	r3, [r3, #32]
 800f8c8:	f023 0210 	bic.w	r2, r3, #16
 800f8cc:	68fb      	ldr	r3, [r7, #12]
 800f8ce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f8d0:	68fb      	ldr	r3, [r7, #12]
 800f8d2:	699b      	ldr	r3, [r3, #24]
 800f8d4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800f8d6:	693b      	ldr	r3, [r7, #16]
 800f8d8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800f8dc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800f8de:	687b      	ldr	r3, [r7, #4]
 800f8e0:	031b      	lsls	r3, r3, #12
 800f8e2:	693a      	ldr	r2, [r7, #16]
 800f8e4:	4313      	orrs	r3, r2
 800f8e6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800f8e8:	697b      	ldr	r3, [r7, #20]
 800f8ea:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800f8ee:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800f8f0:	68bb      	ldr	r3, [r7, #8]
 800f8f2:	011b      	lsls	r3, r3, #4
 800f8f4:	697a      	ldr	r2, [r7, #20]
 800f8f6:	4313      	orrs	r3, r2
 800f8f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800f8fa:	68fb      	ldr	r3, [r7, #12]
 800f8fc:	693a      	ldr	r2, [r7, #16]
 800f8fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f900:	68fb      	ldr	r3, [r7, #12]
 800f902:	697a      	ldr	r2, [r7, #20]
 800f904:	621a      	str	r2, [r3, #32]
}
 800f906:	bf00      	nop
 800f908:	371c      	adds	r7, #28
 800f90a:	46bd      	mov	sp, r7
 800f90c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f910:	4770      	bx	lr

0800f912 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800f912:	b480      	push	{r7}
 800f914:	b085      	sub	sp, #20
 800f916:	af00      	add	r7, sp, #0
 800f918:	6078      	str	r0, [r7, #4]
 800f91a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800f91c:	687b      	ldr	r3, [r7, #4]
 800f91e:	689b      	ldr	r3, [r3, #8]
 800f920:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800f922:	68fb      	ldr	r3, [r7, #12]
 800f924:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f928:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800f92a:	683a      	ldr	r2, [r7, #0]
 800f92c:	68fb      	ldr	r3, [r7, #12]
 800f92e:	4313      	orrs	r3, r2
 800f930:	f043 0307 	orr.w	r3, r3, #7
 800f934:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f936:	687b      	ldr	r3, [r7, #4]
 800f938:	68fa      	ldr	r2, [r7, #12]
 800f93a:	609a      	str	r2, [r3, #8]
}
 800f93c:	bf00      	nop
 800f93e:	3714      	adds	r7, #20
 800f940:	46bd      	mov	sp, r7
 800f942:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f946:	4770      	bx	lr

0800f948 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800f948:	b480      	push	{r7}
 800f94a:	b087      	sub	sp, #28
 800f94c:	af00      	add	r7, sp, #0
 800f94e:	60f8      	str	r0, [r7, #12]
 800f950:	60b9      	str	r1, [r7, #8]
 800f952:	607a      	str	r2, [r7, #4]
 800f954:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800f956:	68fb      	ldr	r3, [r7, #12]
 800f958:	689b      	ldr	r3, [r3, #8]
 800f95a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f95c:	697b      	ldr	r3, [r7, #20]
 800f95e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800f962:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800f964:	683b      	ldr	r3, [r7, #0]
 800f966:	021a      	lsls	r2, r3, #8
 800f968:	687b      	ldr	r3, [r7, #4]
 800f96a:	431a      	orrs	r2, r3
 800f96c:	68bb      	ldr	r3, [r7, #8]
 800f96e:	4313      	orrs	r3, r2
 800f970:	697a      	ldr	r2, [r7, #20]
 800f972:	4313      	orrs	r3, r2
 800f974:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f976:	68fb      	ldr	r3, [r7, #12]
 800f978:	697a      	ldr	r2, [r7, #20]
 800f97a:	609a      	str	r2, [r3, #8]
}
 800f97c:	bf00      	nop
 800f97e:	371c      	adds	r7, #28
 800f980:	46bd      	mov	sp, r7
 800f982:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f986:	4770      	bx	lr

0800f988 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800f988:	b580      	push	{r7, lr}
 800f98a:	b086      	sub	sp, #24
 800f98c:	af00      	add	r7, sp, #0
 800f98e:	60f8      	str	r0, [r7, #12]
 800f990:	60b9      	str	r1, [r7, #8]
 800f992:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 800f994:	68fb      	ldr	r3, [r7, #12]
 800f996:	4a2f      	ldr	r2, [pc, #188]	@ (800fa54 <TIM_CCxChannelCmd+0xcc>)
 800f998:	4293      	cmp	r3, r2
 800f99a:	d024      	beq.n	800f9e6 <TIM_CCxChannelCmd+0x5e>
 800f99c:	68fb      	ldr	r3, [r7, #12]
 800f99e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f9a2:	d020      	beq.n	800f9e6 <TIM_CCxChannelCmd+0x5e>
 800f9a4:	68fb      	ldr	r3, [r7, #12]
 800f9a6:	4a2c      	ldr	r2, [pc, #176]	@ (800fa58 <TIM_CCxChannelCmd+0xd0>)
 800f9a8:	4293      	cmp	r3, r2
 800f9aa:	d01c      	beq.n	800f9e6 <TIM_CCxChannelCmd+0x5e>
 800f9ac:	68fb      	ldr	r3, [r7, #12]
 800f9ae:	4a2b      	ldr	r2, [pc, #172]	@ (800fa5c <TIM_CCxChannelCmd+0xd4>)
 800f9b0:	4293      	cmp	r3, r2
 800f9b2:	d018      	beq.n	800f9e6 <TIM_CCxChannelCmd+0x5e>
 800f9b4:	68fb      	ldr	r3, [r7, #12]
 800f9b6:	4a2a      	ldr	r2, [pc, #168]	@ (800fa60 <TIM_CCxChannelCmd+0xd8>)
 800f9b8:	4293      	cmp	r3, r2
 800f9ba:	d014      	beq.n	800f9e6 <TIM_CCxChannelCmd+0x5e>
 800f9bc:	68fb      	ldr	r3, [r7, #12]
 800f9be:	4a29      	ldr	r2, [pc, #164]	@ (800fa64 <TIM_CCxChannelCmd+0xdc>)
 800f9c0:	4293      	cmp	r3, r2
 800f9c2:	d010      	beq.n	800f9e6 <TIM_CCxChannelCmd+0x5e>
 800f9c4:	68fb      	ldr	r3, [r7, #12]
 800f9c6:	4a28      	ldr	r2, [pc, #160]	@ (800fa68 <TIM_CCxChannelCmd+0xe0>)
 800f9c8:	4293      	cmp	r3, r2
 800f9ca:	d00c      	beq.n	800f9e6 <TIM_CCxChannelCmd+0x5e>
 800f9cc:	68fb      	ldr	r3, [r7, #12]
 800f9ce:	4a27      	ldr	r2, [pc, #156]	@ (800fa6c <TIM_CCxChannelCmd+0xe4>)
 800f9d0:	4293      	cmp	r3, r2
 800f9d2:	d008      	beq.n	800f9e6 <TIM_CCxChannelCmd+0x5e>
 800f9d4:	68fb      	ldr	r3, [r7, #12]
 800f9d6:	4a26      	ldr	r2, [pc, #152]	@ (800fa70 <TIM_CCxChannelCmd+0xe8>)
 800f9d8:	4293      	cmp	r3, r2
 800f9da:	d004      	beq.n	800f9e6 <TIM_CCxChannelCmd+0x5e>
 800f9dc:	f641 61ac 	movw	r1, #7852	@ 0x1eac
 800f9e0:	4824      	ldr	r0, [pc, #144]	@ (800fa74 <TIM_CCxChannelCmd+0xec>)
 800f9e2:	f7f8 f955 	bl	8007c90 <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 800f9e6:	68bb      	ldr	r3, [r7, #8]
 800f9e8:	2b00      	cmp	r3, #0
 800f9ea:	d016      	beq.n	800fa1a <TIM_CCxChannelCmd+0x92>
 800f9ec:	68bb      	ldr	r3, [r7, #8]
 800f9ee:	2b04      	cmp	r3, #4
 800f9f0:	d013      	beq.n	800fa1a <TIM_CCxChannelCmd+0x92>
 800f9f2:	68bb      	ldr	r3, [r7, #8]
 800f9f4:	2b08      	cmp	r3, #8
 800f9f6:	d010      	beq.n	800fa1a <TIM_CCxChannelCmd+0x92>
 800f9f8:	68bb      	ldr	r3, [r7, #8]
 800f9fa:	2b0c      	cmp	r3, #12
 800f9fc:	d00d      	beq.n	800fa1a <TIM_CCxChannelCmd+0x92>
 800f9fe:	68bb      	ldr	r3, [r7, #8]
 800fa00:	2b10      	cmp	r3, #16
 800fa02:	d00a      	beq.n	800fa1a <TIM_CCxChannelCmd+0x92>
 800fa04:	68bb      	ldr	r3, [r7, #8]
 800fa06:	2b14      	cmp	r3, #20
 800fa08:	d007      	beq.n	800fa1a <TIM_CCxChannelCmd+0x92>
 800fa0a:	68bb      	ldr	r3, [r7, #8]
 800fa0c:	2b3c      	cmp	r3, #60	@ 0x3c
 800fa0e:	d004      	beq.n	800fa1a <TIM_CCxChannelCmd+0x92>
 800fa10:	f641 61ad 	movw	r1, #7853	@ 0x1ead
 800fa14:	4817      	ldr	r0, [pc, #92]	@ (800fa74 <TIM_CCxChannelCmd+0xec>)
 800fa16:	f7f8 f93b 	bl	8007c90 <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800fa1a:	68bb      	ldr	r3, [r7, #8]
 800fa1c:	f003 031f 	and.w	r3, r3, #31
 800fa20:	2201      	movs	r2, #1
 800fa22:	fa02 f303 	lsl.w	r3, r2, r3
 800fa26:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800fa28:	68fb      	ldr	r3, [r7, #12]
 800fa2a:	6a1a      	ldr	r2, [r3, #32]
 800fa2c:	697b      	ldr	r3, [r7, #20]
 800fa2e:	43db      	mvns	r3, r3
 800fa30:	401a      	ands	r2, r3
 800fa32:	68fb      	ldr	r3, [r7, #12]
 800fa34:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800fa36:	68fb      	ldr	r3, [r7, #12]
 800fa38:	6a1a      	ldr	r2, [r3, #32]
 800fa3a:	68bb      	ldr	r3, [r7, #8]
 800fa3c:	f003 031f 	and.w	r3, r3, #31
 800fa40:	6879      	ldr	r1, [r7, #4]
 800fa42:	fa01 f303 	lsl.w	r3, r1, r3
 800fa46:	431a      	orrs	r2, r3
 800fa48:	68fb      	ldr	r3, [r7, #12]
 800fa4a:	621a      	str	r2, [r3, #32]
}
 800fa4c:	bf00      	nop
 800fa4e:	3718      	adds	r7, #24
 800fa50:	46bd      	mov	sp, r7
 800fa52:	bd80      	pop	{r7, pc}
 800fa54:	40012c00 	.word	0x40012c00
 800fa58:	40000400 	.word	0x40000400
 800fa5c:	40000800 	.word	0x40000800
 800fa60:	40000c00 	.word	0x40000c00
 800fa64:	40013400 	.word	0x40013400
 800fa68:	40014000 	.word	0x40014000
 800fa6c:	40014400 	.word	0x40014400
 800fa70:	40014800 	.word	0x40014800
 800fa74:	08012bec 	.word	0x08012bec

0800fa78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800fa78:	b580      	push	{r7, lr}
 800fa7a:	b084      	sub	sp, #16
 800fa7c:	af00      	add	r7, sp, #0
 800fa7e:	6078      	str	r0, [r7, #4]
 800fa80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 800fa82:	687b      	ldr	r3, [r7, #4]
 800fa84:	681b      	ldr	r3, [r3, #0]
 800fa86:	4a34      	ldr	r2, [pc, #208]	@ (800fb58 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800fa88:	4293      	cmp	r3, r2
 800fa8a:	d02c      	beq.n	800fae6 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800fa8c:	687b      	ldr	r3, [r7, #4]
 800fa8e:	681b      	ldr	r3, [r3, #0]
 800fa90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fa94:	d027      	beq.n	800fae6 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800fa96:	687b      	ldr	r3, [r7, #4]
 800fa98:	681b      	ldr	r3, [r3, #0]
 800fa9a:	4a30      	ldr	r2, [pc, #192]	@ (800fb5c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800fa9c:	4293      	cmp	r3, r2
 800fa9e:	d022      	beq.n	800fae6 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800faa0:	687b      	ldr	r3, [r7, #4]
 800faa2:	681b      	ldr	r3, [r3, #0]
 800faa4:	4a2e      	ldr	r2, [pc, #184]	@ (800fb60 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800faa6:	4293      	cmp	r3, r2
 800faa8:	d01d      	beq.n	800fae6 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800faaa:	687b      	ldr	r3, [r7, #4]
 800faac:	681b      	ldr	r3, [r3, #0]
 800faae:	4a2d      	ldr	r2, [pc, #180]	@ (800fb64 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800fab0:	4293      	cmp	r3, r2
 800fab2:	d018      	beq.n	800fae6 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800fab4:	687b      	ldr	r3, [r7, #4]
 800fab6:	681b      	ldr	r3, [r3, #0]
 800fab8:	4a2b      	ldr	r2, [pc, #172]	@ (800fb68 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800faba:	4293      	cmp	r3, r2
 800fabc:	d013      	beq.n	800fae6 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800fabe:	687b      	ldr	r3, [r7, #4]
 800fac0:	681b      	ldr	r3, [r3, #0]
 800fac2:	4a2a      	ldr	r2, [pc, #168]	@ (800fb6c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800fac4:	4293      	cmp	r3, r2
 800fac6:	d00e      	beq.n	800fae6 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800fac8:	687b      	ldr	r3, [r7, #4]
 800faca:	681b      	ldr	r3, [r3, #0]
 800facc:	4a28      	ldr	r2, [pc, #160]	@ (800fb70 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800face:	4293      	cmp	r3, r2
 800fad0:	d009      	beq.n	800fae6 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800fad2:	687b      	ldr	r3, [r7, #4]
 800fad4:	681b      	ldr	r3, [r3, #0]
 800fad6:	4a27      	ldr	r2, [pc, #156]	@ (800fb74 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800fad8:	4293      	cmp	r3, r2
 800fada:	d004      	beq.n	800fae6 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800fadc:	f240 71ac 	movw	r1, #1964	@ 0x7ac
 800fae0:	4825      	ldr	r0, [pc, #148]	@ (800fb78 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800fae2:	f7f8 f8d5 	bl	8007c90 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 800fae6:	683b      	ldr	r3, [r7, #0]
 800fae8:	681b      	ldr	r3, [r3, #0]
 800faea:	2b00      	cmp	r3, #0
 800faec:	d020      	beq.n	800fb30 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800faee:	683b      	ldr	r3, [r7, #0]
 800faf0:	681b      	ldr	r3, [r3, #0]
 800faf2:	2b10      	cmp	r3, #16
 800faf4:	d01c      	beq.n	800fb30 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800faf6:	683b      	ldr	r3, [r7, #0]
 800faf8:	681b      	ldr	r3, [r3, #0]
 800fafa:	2b20      	cmp	r3, #32
 800fafc:	d018      	beq.n	800fb30 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800fafe:	683b      	ldr	r3, [r7, #0]
 800fb00:	681b      	ldr	r3, [r3, #0]
 800fb02:	2b30      	cmp	r3, #48	@ 0x30
 800fb04:	d014      	beq.n	800fb30 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800fb06:	683b      	ldr	r3, [r7, #0]
 800fb08:	681b      	ldr	r3, [r3, #0]
 800fb0a:	2b40      	cmp	r3, #64	@ 0x40
 800fb0c:	d010      	beq.n	800fb30 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800fb0e:	683b      	ldr	r3, [r7, #0]
 800fb10:	681b      	ldr	r3, [r3, #0]
 800fb12:	2b50      	cmp	r3, #80	@ 0x50
 800fb14:	d00c      	beq.n	800fb30 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800fb16:	683b      	ldr	r3, [r7, #0]
 800fb18:	681b      	ldr	r3, [r3, #0]
 800fb1a:	2b60      	cmp	r3, #96	@ 0x60
 800fb1c:	d008      	beq.n	800fb30 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800fb1e:	683b      	ldr	r3, [r7, #0]
 800fb20:	681b      	ldr	r3, [r3, #0]
 800fb22:	2b70      	cmp	r3, #112	@ 0x70
 800fb24:	d004      	beq.n	800fb30 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800fb26:	f240 71ad 	movw	r1, #1965	@ 0x7ad
 800fb2a:	4813      	ldr	r0, [pc, #76]	@ (800fb78 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800fb2c:	f7f8 f8b0 	bl	8007c90 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 800fb30:	683b      	ldr	r3, [r7, #0]
 800fb32:	689b      	ldr	r3, [r3, #8]
 800fb34:	2b80      	cmp	r3, #128	@ 0x80
 800fb36:	d008      	beq.n	800fb4a <HAL_TIMEx_MasterConfigSynchronization+0xd2>
 800fb38:	683b      	ldr	r3, [r7, #0]
 800fb3a:	689b      	ldr	r3, [r3, #8]
 800fb3c:	2b00      	cmp	r3, #0
 800fb3e:	d004      	beq.n	800fb4a <HAL_TIMEx_MasterConfigSynchronization+0xd2>
 800fb40:	f240 71ae 	movw	r1, #1966	@ 0x7ae
 800fb44:	480c      	ldr	r0, [pc, #48]	@ (800fb78 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800fb46:	f7f8 f8a3 	bl	8007c90 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 800fb4a:	687b      	ldr	r3, [r7, #4]
 800fb4c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800fb50:	2b01      	cmp	r3, #1
 800fb52:	d113      	bne.n	800fb7c <HAL_TIMEx_MasterConfigSynchronization+0x104>
 800fb54:	2302      	movs	r3, #2
 800fb56:	e0d3      	b.n	800fd00 <HAL_TIMEx_MasterConfigSynchronization+0x288>
 800fb58:	40012c00 	.word	0x40012c00
 800fb5c:	40000400 	.word	0x40000400
 800fb60:	40000800 	.word	0x40000800
 800fb64:	40000c00 	.word	0x40000c00
 800fb68:	40001000 	.word	0x40001000
 800fb6c:	40001400 	.word	0x40001400
 800fb70:	40013400 	.word	0x40013400
 800fb74:	40014000 	.word	0x40014000
 800fb78:	08012c24 	.word	0x08012c24
 800fb7c:	687b      	ldr	r3, [r7, #4]
 800fb7e:	2201      	movs	r2, #1
 800fb80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fb84:	687b      	ldr	r3, [r7, #4]
 800fb86:	2202      	movs	r2, #2
 800fb88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800fb8c:	687b      	ldr	r3, [r7, #4]
 800fb8e:	681b      	ldr	r3, [r3, #0]
 800fb90:	685b      	ldr	r3, [r3, #4]
 800fb92:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800fb94:	687b      	ldr	r3, [r7, #4]
 800fb96:	681b      	ldr	r3, [r3, #0]
 800fb98:	689b      	ldr	r3, [r3, #8]
 800fb9a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800fb9c:	687b      	ldr	r3, [r7, #4]
 800fb9e:	681b      	ldr	r3, [r3, #0]
 800fba0:	4a59      	ldr	r2, [pc, #356]	@ (800fd08 <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 800fba2:	4293      	cmp	r3, r2
 800fba4:	d004      	beq.n	800fbb0 <HAL_TIMEx_MasterConfigSynchronization+0x138>
 800fba6:	687b      	ldr	r3, [r7, #4]
 800fba8:	681b      	ldr	r3, [r3, #0]
 800fbaa:	4a58      	ldr	r2, [pc, #352]	@ (800fd0c <HAL_TIMEx_MasterConfigSynchronization+0x294>)
 800fbac:	4293      	cmp	r3, r2
 800fbae:	d161      	bne.n	800fc74 <HAL_TIMEx_MasterConfigSynchronization+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 800fbb0:	683b      	ldr	r3, [r7, #0]
 800fbb2:	685b      	ldr	r3, [r3, #4]
 800fbb4:	2b00      	cmp	r3, #0
 800fbb6:	d054      	beq.n	800fc62 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800fbb8:	683b      	ldr	r3, [r7, #0]
 800fbba:	685b      	ldr	r3, [r3, #4]
 800fbbc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800fbc0:	d04f      	beq.n	800fc62 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800fbc2:	683b      	ldr	r3, [r7, #0]
 800fbc4:	685b      	ldr	r3, [r3, #4]
 800fbc6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800fbca:	d04a      	beq.n	800fc62 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800fbcc:	683b      	ldr	r3, [r7, #0]
 800fbce:	685b      	ldr	r3, [r3, #4]
 800fbd0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800fbd4:	d045      	beq.n	800fc62 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800fbd6:	683b      	ldr	r3, [r7, #0]
 800fbd8:	685b      	ldr	r3, [r3, #4]
 800fbda:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800fbde:	d040      	beq.n	800fc62 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800fbe0:	683b      	ldr	r3, [r7, #0]
 800fbe2:	685b      	ldr	r3, [r3, #4]
 800fbe4:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800fbe8:	d03b      	beq.n	800fc62 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800fbea:	683b      	ldr	r3, [r7, #0]
 800fbec:	685b      	ldr	r3, [r3, #4]
 800fbee:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800fbf2:	d036      	beq.n	800fc62 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800fbf4:	683b      	ldr	r3, [r7, #0]
 800fbf6:	685b      	ldr	r3, [r3, #4]
 800fbf8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800fbfc:	d031      	beq.n	800fc62 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800fbfe:	683b      	ldr	r3, [r7, #0]
 800fc00:	685b      	ldr	r3, [r3, #4]
 800fc02:	f5b3 0fe0 	cmp.w	r3, #7340032	@ 0x700000
 800fc06:	d02c      	beq.n	800fc62 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800fc08:	683b      	ldr	r3, [r7, #0]
 800fc0a:	685b      	ldr	r3, [r3, #4]
 800fc0c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800fc10:	d027      	beq.n	800fc62 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800fc12:	683b      	ldr	r3, [r7, #0]
 800fc14:	685b      	ldr	r3, [r3, #4]
 800fc16:	f5b3 0f10 	cmp.w	r3, #9437184	@ 0x900000
 800fc1a:	d022      	beq.n	800fc62 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800fc1c:	683b      	ldr	r3, [r7, #0]
 800fc1e:	685b      	ldr	r3, [r3, #4]
 800fc20:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800fc24:	d01d      	beq.n	800fc62 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800fc26:	683b      	ldr	r3, [r7, #0]
 800fc28:	685b      	ldr	r3, [r3, #4]
 800fc2a:	f5b3 0f30 	cmp.w	r3, #11534336	@ 0xb00000
 800fc2e:	d018      	beq.n	800fc62 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800fc30:	683b      	ldr	r3, [r7, #0]
 800fc32:	685b      	ldr	r3, [r3, #4]
 800fc34:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800fc38:	d013      	beq.n	800fc62 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800fc3a:	683b      	ldr	r3, [r7, #0]
 800fc3c:	685b      	ldr	r3, [r3, #4]
 800fc3e:	f5b3 0f50 	cmp.w	r3, #13631488	@ 0xd00000
 800fc42:	d00e      	beq.n	800fc62 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800fc44:	683b      	ldr	r3, [r7, #0]
 800fc46:	685b      	ldr	r3, [r3, #4]
 800fc48:	f5b3 0f60 	cmp.w	r3, #14680064	@ 0xe00000
 800fc4c:	d009      	beq.n	800fc62 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800fc4e:	683b      	ldr	r3, [r7, #0]
 800fc50:	685b      	ldr	r3, [r3, #4]
 800fc52:	f5b3 0f70 	cmp.w	r3, #15728640	@ 0xf00000
 800fc56:	d004      	beq.n	800fc62 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800fc58:	f44f 61f8 	mov.w	r1, #1984	@ 0x7c0
 800fc5c:	482c      	ldr	r0, [pc, #176]	@ (800fd10 <HAL_TIMEx_MasterConfigSynchronization+0x298>)
 800fc5e:	f7f8 f817 	bl	8007c90 <assert_failed>

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800fc62:	68fb      	ldr	r3, [r7, #12]
 800fc64:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800fc68:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800fc6a:	683b      	ldr	r3, [r7, #0]
 800fc6c:	685b      	ldr	r3, [r3, #4]
 800fc6e:	68fa      	ldr	r2, [r7, #12]
 800fc70:	4313      	orrs	r3, r2
 800fc72:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800fc74:	68fb      	ldr	r3, [r7, #12]
 800fc76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fc7a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800fc7c:	683b      	ldr	r3, [r7, #0]
 800fc7e:	681b      	ldr	r3, [r3, #0]
 800fc80:	68fa      	ldr	r2, [r7, #12]
 800fc82:	4313      	orrs	r3, r2
 800fc84:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800fc86:	687b      	ldr	r3, [r7, #4]
 800fc88:	681b      	ldr	r3, [r3, #0]
 800fc8a:	68fa      	ldr	r2, [r7, #12]
 800fc8c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800fc8e:	687b      	ldr	r3, [r7, #4]
 800fc90:	681b      	ldr	r3, [r3, #0]
 800fc92:	4a1d      	ldr	r2, [pc, #116]	@ (800fd08 <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 800fc94:	4293      	cmp	r3, r2
 800fc96:	d01d      	beq.n	800fcd4 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800fc98:	687b      	ldr	r3, [r7, #4]
 800fc9a:	681b      	ldr	r3, [r3, #0]
 800fc9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fca0:	d018      	beq.n	800fcd4 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800fca2:	687b      	ldr	r3, [r7, #4]
 800fca4:	681b      	ldr	r3, [r3, #0]
 800fca6:	4a1b      	ldr	r2, [pc, #108]	@ (800fd14 <HAL_TIMEx_MasterConfigSynchronization+0x29c>)
 800fca8:	4293      	cmp	r3, r2
 800fcaa:	d013      	beq.n	800fcd4 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800fcac:	687b      	ldr	r3, [r7, #4]
 800fcae:	681b      	ldr	r3, [r3, #0]
 800fcb0:	4a19      	ldr	r2, [pc, #100]	@ (800fd18 <HAL_TIMEx_MasterConfigSynchronization+0x2a0>)
 800fcb2:	4293      	cmp	r3, r2
 800fcb4:	d00e      	beq.n	800fcd4 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800fcb6:	687b      	ldr	r3, [r7, #4]
 800fcb8:	681b      	ldr	r3, [r3, #0]
 800fcba:	4a18      	ldr	r2, [pc, #96]	@ (800fd1c <HAL_TIMEx_MasterConfigSynchronization+0x2a4>)
 800fcbc:	4293      	cmp	r3, r2
 800fcbe:	d009      	beq.n	800fcd4 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800fcc0:	687b      	ldr	r3, [r7, #4]
 800fcc2:	681b      	ldr	r3, [r3, #0]
 800fcc4:	4a11      	ldr	r2, [pc, #68]	@ (800fd0c <HAL_TIMEx_MasterConfigSynchronization+0x294>)
 800fcc6:	4293      	cmp	r3, r2
 800fcc8:	d004      	beq.n	800fcd4 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800fcca:	687b      	ldr	r3, [r7, #4]
 800fccc:	681b      	ldr	r3, [r3, #0]
 800fcce:	4a14      	ldr	r2, [pc, #80]	@ (800fd20 <HAL_TIMEx_MasterConfigSynchronization+0x2a8>)
 800fcd0:	4293      	cmp	r3, r2
 800fcd2:	d10c      	bne.n	800fcee <HAL_TIMEx_MasterConfigSynchronization+0x276>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800fcd4:	68bb      	ldr	r3, [r7, #8]
 800fcd6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800fcda:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800fcdc:	683b      	ldr	r3, [r7, #0]
 800fcde:	689b      	ldr	r3, [r3, #8]
 800fce0:	68ba      	ldr	r2, [r7, #8]
 800fce2:	4313      	orrs	r3, r2
 800fce4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800fce6:	687b      	ldr	r3, [r7, #4]
 800fce8:	681b      	ldr	r3, [r3, #0]
 800fcea:	68ba      	ldr	r2, [r7, #8]
 800fcec:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800fcee:	687b      	ldr	r3, [r7, #4]
 800fcf0:	2201      	movs	r2, #1
 800fcf2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800fcf6:	687b      	ldr	r3, [r7, #4]
 800fcf8:	2200      	movs	r2, #0
 800fcfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800fcfe:	2300      	movs	r3, #0
}
 800fd00:	4618      	mov	r0, r3
 800fd02:	3710      	adds	r7, #16
 800fd04:	46bd      	mov	sp, r7
 800fd06:	bd80      	pop	{r7, pc}
 800fd08:	40012c00 	.word	0x40012c00
 800fd0c:	40013400 	.word	0x40013400
 800fd10:	08012c24 	.word	0x08012c24
 800fd14:	40000400 	.word	0x40000400
 800fd18:	40000800 	.word	0x40000800
 800fd1c:	40000c00 	.word	0x40000c00
 800fd20:	40014000 	.word	0x40014000

0800fd24 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800fd24:	b580      	push	{r7, lr}
 800fd26:	b084      	sub	sp, #16
 800fd28:	af00      	add	r7, sp, #0
 800fd2a:	6078      	str	r0, [r7, #4]
 800fd2c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800fd2e:	2300      	movs	r3, #0
 800fd30:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 800fd32:	687b      	ldr	r3, [r7, #4]
 800fd34:	681b      	ldr	r3, [r3, #0]
 800fd36:	4a91      	ldr	r2, [pc, #580]	@ (800ff7c <HAL_TIMEx_ConfigBreakDeadTime+0x258>)
 800fd38:	4293      	cmp	r3, r2
 800fd3a:	d018      	beq.n	800fd6e <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800fd3c:	687b      	ldr	r3, [r7, #4]
 800fd3e:	681b      	ldr	r3, [r3, #0]
 800fd40:	4a8f      	ldr	r2, [pc, #572]	@ (800ff80 <HAL_TIMEx_ConfigBreakDeadTime+0x25c>)
 800fd42:	4293      	cmp	r3, r2
 800fd44:	d013      	beq.n	800fd6e <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800fd46:	687b      	ldr	r3, [r7, #4]
 800fd48:	681b      	ldr	r3, [r3, #0]
 800fd4a:	4a8e      	ldr	r2, [pc, #568]	@ (800ff84 <HAL_TIMEx_ConfigBreakDeadTime+0x260>)
 800fd4c:	4293      	cmp	r3, r2
 800fd4e:	d00e      	beq.n	800fd6e <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800fd50:	687b      	ldr	r3, [r7, #4]
 800fd52:	681b      	ldr	r3, [r3, #0]
 800fd54:	4a8c      	ldr	r2, [pc, #560]	@ (800ff88 <HAL_TIMEx_ConfigBreakDeadTime+0x264>)
 800fd56:	4293      	cmp	r3, r2
 800fd58:	d009      	beq.n	800fd6e <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800fd5a:	687b      	ldr	r3, [r7, #4]
 800fd5c:	681b      	ldr	r3, [r3, #0]
 800fd5e:	4a8b      	ldr	r2, [pc, #556]	@ (800ff8c <HAL_TIMEx_ConfigBreakDeadTime+0x268>)
 800fd60:	4293      	cmp	r3, r2
 800fd62:	d004      	beq.n	800fd6e <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800fd64:	f240 71f5 	movw	r1, #2037	@ 0x7f5
 800fd68:	4889      	ldr	r0, [pc, #548]	@ (800ff90 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800fd6a:	f7f7 ff91 	bl	8007c90 <assert_failed>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 800fd6e:	683b      	ldr	r3, [r7, #0]
 800fd70:	681b      	ldr	r3, [r3, #0]
 800fd72:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800fd76:	d008      	beq.n	800fd8a <HAL_TIMEx_ConfigBreakDeadTime+0x66>
 800fd78:	683b      	ldr	r3, [r7, #0]
 800fd7a:	681b      	ldr	r3, [r3, #0]
 800fd7c:	2b00      	cmp	r3, #0
 800fd7e:	d004      	beq.n	800fd8a <HAL_TIMEx_ConfigBreakDeadTime+0x66>
 800fd80:	f240 71f6 	movw	r1, #2038	@ 0x7f6
 800fd84:	4882      	ldr	r0, [pc, #520]	@ (800ff90 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800fd86:	f7f7 ff83 	bl	8007c90 <assert_failed>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 800fd8a:	683b      	ldr	r3, [r7, #0]
 800fd8c:	685b      	ldr	r3, [r3, #4]
 800fd8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800fd92:	d008      	beq.n	800fda6 <HAL_TIMEx_ConfigBreakDeadTime+0x82>
 800fd94:	683b      	ldr	r3, [r7, #0]
 800fd96:	685b      	ldr	r3, [r3, #4]
 800fd98:	2b00      	cmp	r3, #0
 800fd9a:	d004      	beq.n	800fda6 <HAL_TIMEx_ConfigBreakDeadTime+0x82>
 800fd9c:	f240 71f7 	movw	r1, #2039	@ 0x7f7
 800fda0:	487b      	ldr	r0, [pc, #492]	@ (800ff90 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800fda2:	f7f7 ff75 	bl	8007c90 <assert_failed>
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
 800fda6:	683b      	ldr	r3, [r7, #0]
 800fda8:	689b      	ldr	r3, [r3, #8]
 800fdaa:	2b00      	cmp	r3, #0
 800fdac:	d013      	beq.n	800fdd6 <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800fdae:	683b      	ldr	r3, [r7, #0]
 800fdb0:	689b      	ldr	r3, [r3, #8]
 800fdb2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fdb6:	d00e      	beq.n	800fdd6 <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800fdb8:	683b      	ldr	r3, [r7, #0]
 800fdba:	689b      	ldr	r3, [r3, #8]
 800fdbc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fdc0:	d009      	beq.n	800fdd6 <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800fdc2:	683b      	ldr	r3, [r7, #0]
 800fdc4:	689b      	ldr	r3, [r3, #8]
 800fdc6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800fdca:	d004      	beq.n	800fdd6 <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800fdcc:	f44f 61ff 	mov.w	r1, #2040	@ 0x7f8
 800fdd0:	486f      	ldr	r0, [pc, #444]	@ (800ff90 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800fdd2:	f7f7 ff5d 	bl	8007c90 <assert_failed>
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 800fdd6:	683b      	ldr	r3, [r7, #0]
 800fdd8:	68db      	ldr	r3, [r3, #12]
 800fdda:	2bff      	cmp	r3, #255	@ 0xff
 800fddc:	d904      	bls.n	800fde8 <HAL_TIMEx_ConfigBreakDeadTime+0xc4>
 800fdde:	f240 71f9 	movw	r1, #2041	@ 0x7f9
 800fde2:	486b      	ldr	r0, [pc, #428]	@ (800ff90 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800fde4:	f7f7 ff54 	bl	8007c90 <assert_failed>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 800fde8:	683b      	ldr	r3, [r7, #0]
 800fdea:	691b      	ldr	r3, [r3, #16]
 800fdec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fdf0:	d008      	beq.n	800fe04 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800fdf2:	683b      	ldr	r3, [r7, #0]
 800fdf4:	691b      	ldr	r3, [r3, #16]
 800fdf6:	2b00      	cmp	r3, #0
 800fdf8:	d004      	beq.n	800fe04 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800fdfa:	f240 71fa 	movw	r1, #2042	@ 0x7fa
 800fdfe:	4864      	ldr	r0, [pc, #400]	@ (800ff90 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800fe00:	f7f7 ff46 	bl	8007c90 <assert_failed>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
 800fe04:	683b      	ldr	r3, [r7, #0]
 800fe06:	695b      	ldr	r3, [r3, #20]
 800fe08:	2b00      	cmp	r3, #0
 800fe0a:	d009      	beq.n	800fe20 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 800fe0c:	683b      	ldr	r3, [r7, #0]
 800fe0e:	695b      	ldr	r3, [r3, #20]
 800fe10:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800fe14:	d004      	beq.n	800fe20 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 800fe16:	f240 71fb 	movw	r1, #2043	@ 0x7fb
 800fe1a:	485d      	ldr	r0, [pc, #372]	@ (800ff90 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800fe1c:	f7f7 ff38 	bl	8007c90 <assert_failed>
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
 800fe20:	683b      	ldr	r3, [r7, #0]
 800fe22:	699b      	ldr	r3, [r3, #24]
 800fe24:	2b0f      	cmp	r3, #15
 800fe26:	d904      	bls.n	800fe32 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800fe28:	f240 71fc 	movw	r1, #2044	@ 0x7fc
 800fe2c:	4858      	ldr	r0, [pc, #352]	@ (800ff90 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800fe2e:	f7f7 ff2f 	bl	8007c90 <assert_failed>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 800fe32:	683b      	ldr	r3, [r7, #0]
 800fe34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fe36:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800fe3a:	d008      	beq.n	800fe4e <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800fe3c:	683b      	ldr	r3, [r7, #0]
 800fe3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fe40:	2b00      	cmp	r3, #0
 800fe42:	d004      	beq.n	800fe4e <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800fe44:	f240 71fd 	movw	r1, #2045	@ 0x7fd
 800fe48:	4851      	ldr	r0, [pc, #324]	@ (800ff90 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800fe4a:	f7f7 ff21 	bl	8007c90 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 800fe4e:	687b      	ldr	r3, [r7, #4]
 800fe50:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800fe54:	2b01      	cmp	r3, #1
 800fe56:	d101      	bne.n	800fe5c <HAL_TIMEx_ConfigBreakDeadTime+0x138>
 800fe58:	2302      	movs	r3, #2
 800fe5a:	e08a      	b.n	800ff72 <HAL_TIMEx_ConfigBreakDeadTime+0x24e>
 800fe5c:	687b      	ldr	r3, [r7, #4]
 800fe5e:	2201      	movs	r2, #1
 800fe60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800fe64:	68fb      	ldr	r3, [r7, #12]
 800fe66:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800fe6a:	683b      	ldr	r3, [r7, #0]
 800fe6c:	68db      	ldr	r3, [r3, #12]
 800fe6e:	4313      	orrs	r3, r2
 800fe70:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800fe72:	68fb      	ldr	r3, [r7, #12]
 800fe74:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800fe78:	683b      	ldr	r3, [r7, #0]
 800fe7a:	689b      	ldr	r3, [r3, #8]
 800fe7c:	4313      	orrs	r3, r2
 800fe7e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800fe80:	68fb      	ldr	r3, [r7, #12]
 800fe82:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800fe86:	683b      	ldr	r3, [r7, #0]
 800fe88:	685b      	ldr	r3, [r3, #4]
 800fe8a:	4313      	orrs	r3, r2
 800fe8c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800fe8e:	68fb      	ldr	r3, [r7, #12]
 800fe90:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800fe94:	683b      	ldr	r3, [r7, #0]
 800fe96:	681b      	ldr	r3, [r3, #0]
 800fe98:	4313      	orrs	r3, r2
 800fe9a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800fe9c:	68fb      	ldr	r3, [r7, #12]
 800fe9e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800fea2:	683b      	ldr	r3, [r7, #0]
 800fea4:	691b      	ldr	r3, [r3, #16]
 800fea6:	4313      	orrs	r3, r2
 800fea8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800feaa:	68fb      	ldr	r3, [r7, #12]
 800feac:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800feb0:	683b      	ldr	r3, [r7, #0]
 800feb2:	695b      	ldr	r3, [r3, #20]
 800feb4:	4313      	orrs	r3, r2
 800feb6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800feb8:	68fb      	ldr	r3, [r7, #12]
 800feba:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800febe:	683b      	ldr	r3, [r7, #0]
 800fec0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fec2:	4313      	orrs	r3, r2
 800fec4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800fec6:	68fb      	ldr	r3, [r7, #12]
 800fec8:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800fecc:	683b      	ldr	r3, [r7, #0]
 800fece:	699b      	ldr	r3, [r3, #24]
 800fed0:	041b      	lsls	r3, r3, #16
 800fed2:	4313      	orrs	r3, r2
 800fed4:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800fed6:	687b      	ldr	r3, [r7, #4]
 800fed8:	681b      	ldr	r3, [r3, #0]
 800feda:	4a28      	ldr	r2, [pc, #160]	@ (800ff7c <HAL_TIMEx_ConfigBreakDeadTime+0x258>)
 800fedc:	4293      	cmp	r3, r2
 800fede:	d004      	beq.n	800feea <HAL_TIMEx_ConfigBreakDeadTime+0x1c6>
 800fee0:	687b      	ldr	r3, [r7, #4]
 800fee2:	681b      	ldr	r3, [r3, #0]
 800fee4:	4a26      	ldr	r2, [pc, #152]	@ (800ff80 <HAL_TIMEx_ConfigBreakDeadTime+0x25c>)
 800fee6:	4293      	cmp	r3, r2
 800fee8:	d13a      	bne.n	800ff60 <HAL_TIMEx_ConfigBreakDeadTime+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
 800feea:	683b      	ldr	r3, [r7, #0]
 800feec:	69db      	ldr	r3, [r3, #28]
 800feee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800fef2:	d008      	beq.n	800ff06 <HAL_TIMEx_ConfigBreakDeadTime+0x1e2>
 800fef4:	683b      	ldr	r3, [r7, #0]
 800fef6:	69db      	ldr	r3, [r3, #28]
 800fef8:	2b00      	cmp	r3, #0
 800fefa:	d004      	beq.n	800ff06 <HAL_TIMEx_ConfigBreakDeadTime+0x1e2>
 800fefc:	f640 0112 	movw	r1, #2066	@ 0x812
 800ff00:	4823      	ldr	r0, [pc, #140]	@ (800ff90 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800ff02:	f7f7 fec5 	bl	8007c90 <assert_failed>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
 800ff06:	683b      	ldr	r3, [r7, #0]
 800ff08:	6a1b      	ldr	r3, [r3, #32]
 800ff0a:	2b00      	cmp	r3, #0
 800ff0c:	d009      	beq.n	800ff22 <HAL_TIMEx_ConfigBreakDeadTime+0x1fe>
 800ff0e:	683b      	ldr	r3, [r7, #0]
 800ff10:	6a1b      	ldr	r3, [r3, #32]
 800ff12:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ff16:	d004      	beq.n	800ff22 <HAL_TIMEx_ConfigBreakDeadTime+0x1fe>
 800ff18:	f640 0113 	movw	r1, #2067	@ 0x813
 800ff1c:	481c      	ldr	r0, [pc, #112]	@ (800ff90 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800ff1e:	f7f7 feb7 	bl	8007c90 <assert_failed>
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
 800ff22:	683b      	ldr	r3, [r7, #0]
 800ff24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ff26:	2b0f      	cmp	r3, #15
 800ff28:	d904      	bls.n	800ff34 <HAL_TIMEx_ConfigBreakDeadTime+0x210>
 800ff2a:	f640 0114 	movw	r1, #2068	@ 0x814
 800ff2e:	4818      	ldr	r0, [pc, #96]	@ (800ff90 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800ff30:	f7f7 feae 	bl	8007c90 <assert_failed>

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800ff34:	68fb      	ldr	r3, [r7, #12]
 800ff36:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800ff3a:	683b      	ldr	r3, [r7, #0]
 800ff3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ff3e:	051b      	lsls	r3, r3, #20
 800ff40:	4313      	orrs	r3, r2
 800ff42:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800ff44:	68fb      	ldr	r3, [r7, #12]
 800ff46:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800ff4a:	683b      	ldr	r3, [r7, #0]
 800ff4c:	69db      	ldr	r3, [r3, #28]
 800ff4e:	4313      	orrs	r3, r2
 800ff50:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800ff52:	68fb      	ldr	r3, [r7, #12]
 800ff54:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800ff58:	683b      	ldr	r3, [r7, #0]
 800ff5a:	6a1b      	ldr	r3, [r3, #32]
 800ff5c:	4313      	orrs	r3, r2
 800ff5e:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800ff60:	687b      	ldr	r3, [r7, #4]
 800ff62:	681b      	ldr	r3, [r3, #0]
 800ff64:	68fa      	ldr	r2, [r7, #12]
 800ff66:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800ff68:	687b      	ldr	r3, [r7, #4]
 800ff6a:	2200      	movs	r2, #0
 800ff6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800ff70:	2300      	movs	r3, #0
}
 800ff72:	4618      	mov	r0, r3
 800ff74:	3710      	adds	r7, #16
 800ff76:	46bd      	mov	sp, r7
 800ff78:	bd80      	pop	{r7, pc}
 800ff7a:	bf00      	nop
 800ff7c:	40012c00 	.word	0x40012c00
 800ff80:	40013400 	.word	0x40013400
 800ff84:	40014000 	.word	0x40014000
 800ff88:	40014400 	.word	0x40014400
 800ff8c:	40014800 	.word	0x40014800
 800ff90:	08012c24 	.word	0x08012c24

0800ff94 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ff94:	b480      	push	{r7}
 800ff96:	b083      	sub	sp, #12
 800ff98:	af00      	add	r7, sp, #0
 800ff9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ff9c:	bf00      	nop
 800ff9e:	370c      	adds	r7, #12
 800ffa0:	46bd      	mov	sp, r7
 800ffa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffa6:	4770      	bx	lr

0800ffa8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ffa8:	b480      	push	{r7}
 800ffaa:	b083      	sub	sp, #12
 800ffac:	af00      	add	r7, sp, #0
 800ffae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ffb0:	bf00      	nop
 800ffb2:	370c      	adds	r7, #12
 800ffb4:	46bd      	mov	sp, r7
 800ffb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffba:	4770      	bx	lr

0800ffbc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800ffbc:	b480      	push	{r7}
 800ffbe:	b083      	sub	sp, #12
 800ffc0:	af00      	add	r7, sp, #0
 800ffc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ffc4:	bf00      	nop
 800ffc6:	370c      	adds	r7, #12
 800ffc8:	46bd      	mov	sp, r7
 800ffca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffce:	4770      	bx	lr

0800ffd0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ffd0:	b580      	push	{r7, lr}
 800ffd2:	b082      	sub	sp, #8
 800ffd4:	af00      	add	r7, sp, #0
 800ffd6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ffd8:	687b      	ldr	r3, [r7, #4]
 800ffda:	2b00      	cmp	r3, #0
 800ffdc:	d101      	bne.n	800ffe2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ffde:	2301      	movs	r3, #1
 800ffe0:	e08b      	b.n	80100fa <HAL_UART_Init+0x12a>
  }

  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 800ffe2:	687b      	ldr	r3, [r7, #4]
 800ffe4:	699b      	ldr	r3, [r3, #24]
 800ffe6:	2b00      	cmp	r3, #0
 800ffe8:	d023      	beq.n	8010032 <HAL_UART_Init+0x62>
  {
    /* Check the parameters */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 800ffea:	687b      	ldr	r3, [r7, #4]
 800ffec:	681b      	ldr	r3, [r3, #0]
 800ffee:	4a45      	ldr	r2, [pc, #276]	@ (8010104 <HAL_UART_Init+0x134>)
 800fff0:	4293      	cmp	r3, r2
 800fff2:	d041      	beq.n	8010078 <HAL_UART_Init+0xa8>
 800fff4:	687b      	ldr	r3, [r7, #4]
 800fff6:	681b      	ldr	r3, [r3, #0]
 800fff8:	4a43      	ldr	r2, [pc, #268]	@ (8010108 <HAL_UART_Init+0x138>)
 800fffa:	4293      	cmp	r3, r2
 800fffc:	d03c      	beq.n	8010078 <HAL_UART_Init+0xa8>
 800fffe:	687b      	ldr	r3, [r7, #4]
 8010000:	681b      	ldr	r3, [r3, #0]
 8010002:	4a42      	ldr	r2, [pc, #264]	@ (801010c <HAL_UART_Init+0x13c>)
 8010004:	4293      	cmp	r3, r2
 8010006:	d037      	beq.n	8010078 <HAL_UART_Init+0xa8>
 8010008:	687b      	ldr	r3, [r7, #4]
 801000a:	681b      	ldr	r3, [r3, #0]
 801000c:	4a40      	ldr	r2, [pc, #256]	@ (8010110 <HAL_UART_Init+0x140>)
 801000e:	4293      	cmp	r3, r2
 8010010:	d032      	beq.n	8010078 <HAL_UART_Init+0xa8>
 8010012:	687b      	ldr	r3, [r7, #4]
 8010014:	681b      	ldr	r3, [r3, #0]
 8010016:	4a3f      	ldr	r2, [pc, #252]	@ (8010114 <HAL_UART_Init+0x144>)
 8010018:	4293      	cmp	r3, r2
 801001a:	d02d      	beq.n	8010078 <HAL_UART_Init+0xa8>
 801001c:	687b      	ldr	r3, [r7, #4]
 801001e:	681b      	ldr	r3, [r3, #0]
 8010020:	4a3d      	ldr	r2, [pc, #244]	@ (8010118 <HAL_UART_Init+0x148>)
 8010022:	4293      	cmp	r3, r2
 8010024:	d028      	beq.n	8010078 <HAL_UART_Init+0xa8>
 8010026:	f44f 71a9 	mov.w	r1, #338	@ 0x152
 801002a:	483c      	ldr	r0, [pc, #240]	@ (801011c <HAL_UART_Init+0x14c>)
 801002c:	f7f7 fe30 	bl	8007c90 <assert_failed>
 8010030:	e022      	b.n	8010078 <HAL_UART_Init+0xa8>
  }
  else
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
 8010032:	687b      	ldr	r3, [r7, #4]
 8010034:	681b      	ldr	r3, [r3, #0]
 8010036:	4a33      	ldr	r2, [pc, #204]	@ (8010104 <HAL_UART_Init+0x134>)
 8010038:	4293      	cmp	r3, r2
 801003a:	d01d      	beq.n	8010078 <HAL_UART_Init+0xa8>
 801003c:	687b      	ldr	r3, [r7, #4]
 801003e:	681b      	ldr	r3, [r3, #0]
 8010040:	4a31      	ldr	r2, [pc, #196]	@ (8010108 <HAL_UART_Init+0x138>)
 8010042:	4293      	cmp	r3, r2
 8010044:	d018      	beq.n	8010078 <HAL_UART_Init+0xa8>
 8010046:	687b      	ldr	r3, [r7, #4]
 8010048:	681b      	ldr	r3, [r3, #0]
 801004a:	4a30      	ldr	r2, [pc, #192]	@ (801010c <HAL_UART_Init+0x13c>)
 801004c:	4293      	cmp	r3, r2
 801004e:	d013      	beq.n	8010078 <HAL_UART_Init+0xa8>
 8010050:	687b      	ldr	r3, [r7, #4]
 8010052:	681b      	ldr	r3, [r3, #0]
 8010054:	4a2e      	ldr	r2, [pc, #184]	@ (8010110 <HAL_UART_Init+0x140>)
 8010056:	4293      	cmp	r3, r2
 8010058:	d00e      	beq.n	8010078 <HAL_UART_Init+0xa8>
 801005a:	687b      	ldr	r3, [r7, #4]
 801005c:	681b      	ldr	r3, [r3, #0]
 801005e:	4a2d      	ldr	r2, [pc, #180]	@ (8010114 <HAL_UART_Init+0x144>)
 8010060:	4293      	cmp	r3, r2
 8010062:	d009      	beq.n	8010078 <HAL_UART_Init+0xa8>
 8010064:	687b      	ldr	r3, [r7, #4]
 8010066:	681b      	ldr	r3, [r3, #0]
 8010068:	4a2b      	ldr	r2, [pc, #172]	@ (8010118 <HAL_UART_Init+0x148>)
 801006a:	4293      	cmp	r3, r2
 801006c:	d004      	beq.n	8010078 <HAL_UART_Init+0xa8>
 801006e:	f240 1157 	movw	r1, #343	@ 0x157
 8010072:	482a      	ldr	r0, [pc, #168]	@ (801011c <HAL_UART_Init+0x14c>)
 8010074:	f7f7 fe0c 	bl	8007c90 <assert_failed>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8010078:	687b      	ldr	r3, [r7, #4]
 801007a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801007c:	2b00      	cmp	r3, #0
 801007e:	d106      	bne.n	801008e <HAL_UART_Init+0xbe>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8010080:	687b      	ldr	r3, [r7, #4]
 8010082:	2200      	movs	r2, #0
 8010084:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8010088:	6878      	ldr	r0, [r7, #4]
 801008a:	f7f8 fb3b 	bl	8008704 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 801008e:	687b      	ldr	r3, [r7, #4]
 8010090:	2224      	movs	r2, #36	@ 0x24
 8010092:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8010094:	687b      	ldr	r3, [r7, #4]
 8010096:	681b      	ldr	r3, [r3, #0]
 8010098:	681a      	ldr	r2, [r3, #0]
 801009a:	687b      	ldr	r3, [r7, #4]
 801009c:	681b      	ldr	r3, [r3, #0]
 801009e:	f022 0201 	bic.w	r2, r2, #1
 80100a2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80100a4:	687b      	ldr	r3, [r7, #4]
 80100a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80100a8:	2b00      	cmp	r3, #0
 80100aa:	d002      	beq.n	80100b2 <HAL_UART_Init+0xe2>
  {
    UART_AdvFeatureConfig(huart);
 80100ac:	6878      	ldr	r0, [r7, #4]
 80100ae:	f000 fc1f 	bl	80108f0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80100b2:	6878      	ldr	r0, [r7, #4]
 80100b4:	f000 f8be 	bl	8010234 <UART_SetConfig>
 80100b8:	4603      	mov	r3, r0
 80100ba:	2b01      	cmp	r3, #1
 80100bc:	d101      	bne.n	80100c2 <HAL_UART_Init+0xf2>
  {
    return HAL_ERROR;
 80100be:	2301      	movs	r3, #1
 80100c0:	e01b      	b.n	80100fa <HAL_UART_Init+0x12a>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80100c2:	687b      	ldr	r3, [r7, #4]
 80100c4:	681b      	ldr	r3, [r3, #0]
 80100c6:	685a      	ldr	r2, [r3, #4]
 80100c8:	687b      	ldr	r3, [r7, #4]
 80100ca:	681b      	ldr	r3, [r3, #0]
 80100cc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80100d0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80100d2:	687b      	ldr	r3, [r7, #4]
 80100d4:	681b      	ldr	r3, [r3, #0]
 80100d6:	689a      	ldr	r2, [r3, #8]
 80100d8:	687b      	ldr	r3, [r7, #4]
 80100da:	681b      	ldr	r3, [r3, #0]
 80100dc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80100e0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80100e2:	687b      	ldr	r3, [r7, #4]
 80100e4:	681b      	ldr	r3, [r3, #0]
 80100e6:	681a      	ldr	r2, [r3, #0]
 80100e8:	687b      	ldr	r3, [r7, #4]
 80100ea:	681b      	ldr	r3, [r3, #0]
 80100ec:	f042 0201 	orr.w	r2, r2, #1
 80100f0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80100f2:	6878      	ldr	r0, [r7, #4]
 80100f4:	f000 fd5c 	bl	8010bb0 <UART_CheckIdleState>
 80100f8:	4603      	mov	r3, r0
}
 80100fa:	4618      	mov	r0, r3
 80100fc:	3708      	adds	r7, #8
 80100fe:	46bd      	mov	sp, r7
 8010100:	bd80      	pop	{r7, pc}
 8010102:	bf00      	nop
 8010104:	40013800 	.word	0x40013800
 8010108:	40004400 	.word	0x40004400
 801010c:	40004800 	.word	0x40004800
 8010110:	40004c00 	.word	0x40004c00
 8010114:	40005000 	.word	0x40005000
 8010118:	40008000 	.word	0x40008000
 801011c:	08012c60 	.word	0x08012c60

08010120 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8010120:	b580      	push	{r7, lr}
 8010122:	b08a      	sub	sp, #40	@ 0x28
 8010124:	af02      	add	r7, sp, #8
 8010126:	60f8      	str	r0, [r7, #12]
 8010128:	60b9      	str	r1, [r7, #8]
 801012a:	603b      	str	r3, [r7, #0]
 801012c:	4613      	mov	r3, r2
 801012e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8010130:	68fb      	ldr	r3, [r7, #12]
 8010132:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010134:	2b20      	cmp	r3, #32
 8010136:	d177      	bne.n	8010228 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8010138:	68bb      	ldr	r3, [r7, #8]
 801013a:	2b00      	cmp	r3, #0
 801013c:	d002      	beq.n	8010144 <HAL_UART_Transmit+0x24>
 801013e:	88fb      	ldrh	r3, [r7, #6]
 8010140:	2b00      	cmp	r3, #0
 8010142:	d101      	bne.n	8010148 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8010144:	2301      	movs	r3, #1
 8010146:	e070      	b.n	801022a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010148:	68fb      	ldr	r3, [r7, #12]
 801014a:	2200      	movs	r2, #0
 801014c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8010150:	68fb      	ldr	r3, [r7, #12]
 8010152:	2221      	movs	r2, #33	@ 0x21
 8010154:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8010156:	f7f8 fbc5 	bl	80088e4 <HAL_GetTick>
 801015a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 801015c:	68fb      	ldr	r3, [r7, #12]
 801015e:	88fa      	ldrh	r2, [r7, #6]
 8010160:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8010164:	68fb      	ldr	r3, [r7, #12]
 8010166:	88fa      	ldrh	r2, [r7, #6]
 8010168:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801016c:	68fb      	ldr	r3, [r7, #12]
 801016e:	689b      	ldr	r3, [r3, #8]
 8010170:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010174:	d108      	bne.n	8010188 <HAL_UART_Transmit+0x68>
 8010176:	68fb      	ldr	r3, [r7, #12]
 8010178:	691b      	ldr	r3, [r3, #16]
 801017a:	2b00      	cmp	r3, #0
 801017c:	d104      	bne.n	8010188 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 801017e:	2300      	movs	r3, #0
 8010180:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8010182:	68bb      	ldr	r3, [r7, #8]
 8010184:	61bb      	str	r3, [r7, #24]
 8010186:	e003      	b.n	8010190 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8010188:	68bb      	ldr	r3, [r7, #8]
 801018a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 801018c:	2300      	movs	r3, #0
 801018e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8010190:	e02f      	b.n	80101f2 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8010192:	683b      	ldr	r3, [r7, #0]
 8010194:	9300      	str	r3, [sp, #0]
 8010196:	697b      	ldr	r3, [r7, #20]
 8010198:	2200      	movs	r2, #0
 801019a:	2180      	movs	r1, #128	@ 0x80
 801019c:	68f8      	ldr	r0, [r7, #12]
 801019e:	f000 fdaf 	bl	8010d00 <UART_WaitOnFlagUntilTimeout>
 80101a2:	4603      	mov	r3, r0
 80101a4:	2b00      	cmp	r3, #0
 80101a6:	d004      	beq.n	80101b2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80101a8:	68fb      	ldr	r3, [r7, #12]
 80101aa:	2220      	movs	r2, #32
 80101ac:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80101ae:	2303      	movs	r3, #3
 80101b0:	e03b      	b.n	801022a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80101b2:	69fb      	ldr	r3, [r7, #28]
 80101b4:	2b00      	cmp	r3, #0
 80101b6:	d10b      	bne.n	80101d0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80101b8:	69bb      	ldr	r3, [r7, #24]
 80101ba:	881a      	ldrh	r2, [r3, #0]
 80101bc:	68fb      	ldr	r3, [r7, #12]
 80101be:	681b      	ldr	r3, [r3, #0]
 80101c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80101c4:	b292      	uxth	r2, r2
 80101c6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80101c8:	69bb      	ldr	r3, [r7, #24]
 80101ca:	3302      	adds	r3, #2
 80101cc:	61bb      	str	r3, [r7, #24]
 80101ce:	e007      	b.n	80101e0 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80101d0:	69fb      	ldr	r3, [r7, #28]
 80101d2:	781a      	ldrb	r2, [r3, #0]
 80101d4:	68fb      	ldr	r3, [r7, #12]
 80101d6:	681b      	ldr	r3, [r3, #0]
 80101d8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80101da:	69fb      	ldr	r3, [r7, #28]
 80101dc:	3301      	adds	r3, #1
 80101de:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80101e0:	68fb      	ldr	r3, [r7, #12]
 80101e2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80101e6:	b29b      	uxth	r3, r3
 80101e8:	3b01      	subs	r3, #1
 80101ea:	b29a      	uxth	r2, r3
 80101ec:	68fb      	ldr	r3, [r7, #12]
 80101ee:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80101f2:	68fb      	ldr	r3, [r7, #12]
 80101f4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80101f8:	b29b      	uxth	r3, r3
 80101fa:	2b00      	cmp	r3, #0
 80101fc:	d1c9      	bne.n	8010192 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80101fe:	683b      	ldr	r3, [r7, #0]
 8010200:	9300      	str	r3, [sp, #0]
 8010202:	697b      	ldr	r3, [r7, #20]
 8010204:	2200      	movs	r2, #0
 8010206:	2140      	movs	r1, #64	@ 0x40
 8010208:	68f8      	ldr	r0, [r7, #12]
 801020a:	f000 fd79 	bl	8010d00 <UART_WaitOnFlagUntilTimeout>
 801020e:	4603      	mov	r3, r0
 8010210:	2b00      	cmp	r3, #0
 8010212:	d004      	beq.n	801021e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8010214:	68fb      	ldr	r3, [r7, #12]
 8010216:	2220      	movs	r2, #32
 8010218:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 801021a:	2303      	movs	r3, #3
 801021c:	e005      	b.n	801022a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 801021e:	68fb      	ldr	r3, [r7, #12]
 8010220:	2220      	movs	r2, #32
 8010222:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8010224:	2300      	movs	r3, #0
 8010226:	e000      	b.n	801022a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8010228:	2302      	movs	r3, #2
  }
}
 801022a:	4618      	mov	r0, r3
 801022c:	3720      	adds	r7, #32
 801022e:	46bd      	mov	sp, r7
 8010230:	bd80      	pop	{r7, pc}
	...

08010234 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8010234:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8010238:	b08a      	sub	sp, #40	@ 0x28
 801023a:	af00      	add	r7, sp, #0
 801023c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 801023e:	2300      	movs	r3, #0
 8010240:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  uint32_t lpuart_ker_ck_pres;
#endif /* USART_PRESC_PRESCALER */
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8010244:	68fb      	ldr	r3, [r7, #12]
 8010246:	685b      	ldr	r3, [r3, #4]
 8010248:	4a9e      	ldr	r2, [pc, #632]	@ (80104c4 <UART_SetConfig+0x290>)
 801024a:	4293      	cmp	r3, r2
 801024c:	d904      	bls.n	8010258 <UART_SetConfig+0x24>
 801024e:	f640 4158 	movw	r1, #3160	@ 0xc58
 8010252:	489d      	ldr	r0, [pc, #628]	@ (80104c8 <UART_SetConfig+0x294>)
 8010254:	f7f7 fd1c 	bl	8007c90 <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8010258:	68fb      	ldr	r3, [r7, #12]
 801025a:	689b      	ldr	r3, [r3, #8]
 801025c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010260:	d00d      	beq.n	801027e <UART_SetConfig+0x4a>
 8010262:	68fb      	ldr	r3, [r7, #12]
 8010264:	689b      	ldr	r3, [r3, #8]
 8010266:	2b00      	cmp	r3, #0
 8010268:	d009      	beq.n	801027e <UART_SetConfig+0x4a>
 801026a:	68fb      	ldr	r3, [r7, #12]
 801026c:	689b      	ldr	r3, [r3, #8]
 801026e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010272:	d004      	beq.n	801027e <UART_SetConfig+0x4a>
 8010274:	f640 4159 	movw	r1, #3161	@ 0xc59
 8010278:	4893      	ldr	r0, [pc, #588]	@ (80104c8 <UART_SetConfig+0x294>)
 801027a:	f7f7 fd09 	bl	8007c90 <assert_failed>
  if (UART_INSTANCE_LOWPOWER(huart))
 801027e:	68fb      	ldr	r3, [r7, #12]
 8010280:	681b      	ldr	r3, [r3, #0]
 8010282:	4a92      	ldr	r2, [pc, #584]	@ (80104cc <UART_SetConfig+0x298>)
 8010284:	4293      	cmp	r3, r2
 8010286:	d10e      	bne.n	80102a6 <UART_SetConfig+0x72>
  {
    assert_param(IS_LPUART_STOPBITS(huart->Init.StopBits));
 8010288:	68fb      	ldr	r3, [r7, #12]
 801028a:	68db      	ldr	r3, [r3, #12]
 801028c:	2b00      	cmp	r3, #0
 801028e:	d030      	beq.n	80102f2 <UART_SetConfig+0xbe>
 8010290:	68fb      	ldr	r3, [r7, #12]
 8010292:	68db      	ldr	r3, [r3, #12]
 8010294:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010298:	d02b      	beq.n	80102f2 <UART_SetConfig+0xbe>
 801029a:	f640 415c 	movw	r1, #3164	@ 0xc5c
 801029e:	488a      	ldr	r0, [pc, #552]	@ (80104c8 <UART_SetConfig+0x294>)
 80102a0:	f7f7 fcf6 	bl	8007c90 <assert_failed>
 80102a4:	e025      	b.n	80102f2 <UART_SetConfig+0xbe>
  }
  else
  {
    assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 80102a6:	68fb      	ldr	r3, [r7, #12]
 80102a8:	68db      	ldr	r3, [r3, #12]
 80102aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80102ae:	d012      	beq.n	80102d6 <UART_SetConfig+0xa2>
 80102b0:	68fb      	ldr	r3, [r7, #12]
 80102b2:	68db      	ldr	r3, [r3, #12]
 80102b4:	2b00      	cmp	r3, #0
 80102b6:	d00e      	beq.n	80102d6 <UART_SetConfig+0xa2>
 80102b8:	68fb      	ldr	r3, [r7, #12]
 80102ba:	68db      	ldr	r3, [r3, #12]
 80102bc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80102c0:	d009      	beq.n	80102d6 <UART_SetConfig+0xa2>
 80102c2:	68fb      	ldr	r3, [r7, #12]
 80102c4:	68db      	ldr	r3, [r3, #12]
 80102c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80102ca:	d004      	beq.n	80102d6 <UART_SetConfig+0xa2>
 80102cc:	f44f 6146 	mov.w	r1, #3168	@ 0xc60
 80102d0:	487d      	ldr	r0, [pc, #500]	@ (80104c8 <UART_SetConfig+0x294>)
 80102d2:	f7f7 fcdd 	bl	8007c90 <assert_failed>
    assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 80102d6:	68fb      	ldr	r3, [r7, #12]
 80102d8:	6a1b      	ldr	r3, [r3, #32]
 80102da:	2b00      	cmp	r3, #0
 80102dc:	d009      	beq.n	80102f2 <UART_SetConfig+0xbe>
 80102de:	68fb      	ldr	r3, [r7, #12]
 80102e0:	6a1b      	ldr	r3, [r3, #32]
 80102e2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80102e6:	d004      	beq.n	80102f2 <UART_SetConfig+0xbe>
 80102e8:	f640 4161 	movw	r1, #3169	@ 0xc61
 80102ec:	4876      	ldr	r0, [pc, #472]	@ (80104c8 <UART_SetConfig+0x294>)
 80102ee:	f7f7 fccf 	bl	8007c90 <assert_failed>
  }

  assert_param(IS_UART_PARITY(huart->Init.Parity));
 80102f2:	68fb      	ldr	r3, [r7, #12]
 80102f4:	691b      	ldr	r3, [r3, #16]
 80102f6:	2b00      	cmp	r3, #0
 80102f8:	d00e      	beq.n	8010318 <UART_SetConfig+0xe4>
 80102fa:	68fb      	ldr	r3, [r7, #12]
 80102fc:	691b      	ldr	r3, [r3, #16]
 80102fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010302:	d009      	beq.n	8010318 <UART_SetConfig+0xe4>
 8010304:	68fb      	ldr	r3, [r7, #12]
 8010306:	691b      	ldr	r3, [r3, #16]
 8010308:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 801030c:	d004      	beq.n	8010318 <UART_SetConfig+0xe4>
 801030e:	f640 4164 	movw	r1, #3172	@ 0xc64
 8010312:	486d      	ldr	r0, [pc, #436]	@ (80104c8 <UART_SetConfig+0x294>)
 8010314:	f7f7 fcbc 	bl	8007c90 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8010318:	68fb      	ldr	r3, [r7, #12]
 801031a:	695b      	ldr	r3, [r3, #20]
 801031c:	f023 030c 	bic.w	r3, r3, #12
 8010320:	2b00      	cmp	r3, #0
 8010322:	d103      	bne.n	801032c <UART_SetConfig+0xf8>
 8010324:	68fb      	ldr	r3, [r7, #12]
 8010326:	695b      	ldr	r3, [r3, #20]
 8010328:	2b00      	cmp	r3, #0
 801032a:	d104      	bne.n	8010336 <UART_SetConfig+0x102>
 801032c:	f640 4165 	movw	r1, #3173	@ 0xc65
 8010330:	4865      	ldr	r0, [pc, #404]	@ (80104c8 <UART_SetConfig+0x294>)
 8010332:	f7f7 fcad 	bl	8007c90 <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8010336:	68fb      	ldr	r3, [r7, #12]
 8010338:	699b      	ldr	r3, [r3, #24]
 801033a:	2b00      	cmp	r3, #0
 801033c:	d013      	beq.n	8010366 <UART_SetConfig+0x132>
 801033e:	68fb      	ldr	r3, [r7, #12]
 8010340:	699b      	ldr	r3, [r3, #24]
 8010342:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010346:	d00e      	beq.n	8010366 <UART_SetConfig+0x132>
 8010348:	68fb      	ldr	r3, [r7, #12]
 801034a:	699b      	ldr	r3, [r3, #24]
 801034c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010350:	d009      	beq.n	8010366 <UART_SetConfig+0x132>
 8010352:	68fb      	ldr	r3, [r7, #12]
 8010354:	699b      	ldr	r3, [r3, #24]
 8010356:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801035a:	d004      	beq.n	8010366 <UART_SetConfig+0x132>
 801035c:	f640 4166 	movw	r1, #3174	@ 0xc66
 8010360:	4859      	ldr	r0, [pc, #356]	@ (80104c8 <UART_SetConfig+0x294>)
 8010362:	f7f7 fc95 	bl	8007c90 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 8010366:	68fb      	ldr	r3, [r7, #12]
 8010368:	69db      	ldr	r3, [r3, #28]
 801036a:	2b00      	cmp	r3, #0
 801036c:	d009      	beq.n	8010382 <UART_SetConfig+0x14e>
 801036e:	68fb      	ldr	r3, [r7, #12]
 8010370:	69db      	ldr	r3, [r3, #28]
 8010372:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010376:	d004      	beq.n	8010382 <UART_SetConfig+0x14e>
 8010378:	f640 4167 	movw	r1, #3175	@ 0xc67
 801037c:	4852      	ldr	r0, [pc, #328]	@ (80104c8 <UART_SetConfig+0x294>)
 801037e:	f7f7 fc87 	bl	8007c90 <assert_failed>
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8010382:	68fb      	ldr	r3, [r7, #12]
 8010384:	689a      	ldr	r2, [r3, #8]
 8010386:	68fb      	ldr	r3, [r7, #12]
 8010388:	691b      	ldr	r3, [r3, #16]
 801038a:	431a      	orrs	r2, r3
 801038c:	68fb      	ldr	r3, [r7, #12]
 801038e:	695b      	ldr	r3, [r3, #20]
 8010390:	431a      	orrs	r2, r3
 8010392:	68fb      	ldr	r3, [r7, #12]
 8010394:	69db      	ldr	r3, [r3, #28]
 8010396:	4313      	orrs	r3, r2
 8010398:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 801039a:	68fb      	ldr	r3, [r7, #12]
 801039c:	681b      	ldr	r3, [r3, #0]
 801039e:	681a      	ldr	r2, [r3, #0]
 80103a0:	4b4b      	ldr	r3, [pc, #300]	@ (80104d0 <UART_SetConfig+0x29c>)
 80103a2:	4013      	ands	r3, r2
 80103a4:	68fa      	ldr	r2, [r7, #12]
 80103a6:	6812      	ldr	r2, [r2, #0]
 80103a8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80103aa:	430b      	orrs	r3, r1
 80103ac:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80103ae:	68fb      	ldr	r3, [r7, #12]
 80103b0:	681b      	ldr	r3, [r3, #0]
 80103b2:	685b      	ldr	r3, [r3, #4]
 80103b4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80103b8:	68fb      	ldr	r3, [r7, #12]
 80103ba:	68da      	ldr	r2, [r3, #12]
 80103bc:	68fb      	ldr	r3, [r7, #12]
 80103be:	681b      	ldr	r3, [r3, #0]
 80103c0:	430a      	orrs	r2, r1
 80103c2:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80103c4:	68fb      	ldr	r3, [r7, #12]
 80103c6:	699b      	ldr	r3, [r3, #24]
 80103c8:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80103ca:	68fb      	ldr	r3, [r7, #12]
 80103cc:	681b      	ldr	r3, [r3, #0]
 80103ce:	4a3f      	ldr	r2, [pc, #252]	@ (80104cc <UART_SetConfig+0x298>)
 80103d0:	4293      	cmp	r3, r2
 80103d2:	d004      	beq.n	80103de <UART_SetConfig+0x1aa>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80103d4:	68fb      	ldr	r3, [r7, #12]
 80103d6:	6a1b      	ldr	r3, [r3, #32]
 80103d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80103da:	4313      	orrs	r3, r2
 80103dc:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80103de:	68fb      	ldr	r3, [r7, #12]
 80103e0:	681b      	ldr	r3, [r3, #0]
 80103e2:	689b      	ldr	r3, [r3, #8]
 80103e4:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80103e8:	68fb      	ldr	r3, [r7, #12]
 80103ea:	681b      	ldr	r3, [r3, #0]
 80103ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80103ee:	430a      	orrs	r2, r1
 80103f0:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80103f2:	68fb      	ldr	r3, [r7, #12]
 80103f4:	681b      	ldr	r3, [r3, #0]
 80103f6:	4a37      	ldr	r2, [pc, #220]	@ (80104d4 <UART_SetConfig+0x2a0>)
 80103f8:	4293      	cmp	r3, r2
 80103fa:	d125      	bne.n	8010448 <UART_SetConfig+0x214>
 80103fc:	4b36      	ldr	r3, [pc, #216]	@ (80104d8 <UART_SetConfig+0x2a4>)
 80103fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010402:	f003 0303 	and.w	r3, r3, #3
 8010406:	2b03      	cmp	r3, #3
 8010408:	d81a      	bhi.n	8010440 <UART_SetConfig+0x20c>
 801040a:	a201      	add	r2, pc, #4	@ (adr r2, 8010410 <UART_SetConfig+0x1dc>)
 801040c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010410:	08010421 	.word	0x08010421
 8010414:	08010431 	.word	0x08010431
 8010418:	08010429 	.word	0x08010429
 801041c:	08010439 	.word	0x08010439
 8010420:	2301      	movs	r3, #1
 8010422:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8010426:	e114      	b.n	8010652 <UART_SetConfig+0x41e>
 8010428:	2302      	movs	r3, #2
 801042a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801042e:	e110      	b.n	8010652 <UART_SetConfig+0x41e>
 8010430:	2304      	movs	r3, #4
 8010432:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8010436:	e10c      	b.n	8010652 <UART_SetConfig+0x41e>
 8010438:	2308      	movs	r3, #8
 801043a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801043e:	e108      	b.n	8010652 <UART_SetConfig+0x41e>
 8010440:	2310      	movs	r3, #16
 8010442:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8010446:	e104      	b.n	8010652 <UART_SetConfig+0x41e>
 8010448:	68fb      	ldr	r3, [r7, #12]
 801044a:	681b      	ldr	r3, [r3, #0]
 801044c:	4a23      	ldr	r2, [pc, #140]	@ (80104dc <UART_SetConfig+0x2a8>)
 801044e:	4293      	cmp	r3, r2
 8010450:	d146      	bne.n	80104e0 <UART_SetConfig+0x2ac>
 8010452:	4b21      	ldr	r3, [pc, #132]	@ (80104d8 <UART_SetConfig+0x2a4>)
 8010454:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010458:	f003 030c 	and.w	r3, r3, #12
 801045c:	2b0c      	cmp	r3, #12
 801045e:	d82d      	bhi.n	80104bc <UART_SetConfig+0x288>
 8010460:	a201      	add	r2, pc, #4	@ (adr r2, 8010468 <UART_SetConfig+0x234>)
 8010462:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010466:	bf00      	nop
 8010468:	0801049d 	.word	0x0801049d
 801046c:	080104bd 	.word	0x080104bd
 8010470:	080104bd 	.word	0x080104bd
 8010474:	080104bd 	.word	0x080104bd
 8010478:	080104ad 	.word	0x080104ad
 801047c:	080104bd 	.word	0x080104bd
 8010480:	080104bd 	.word	0x080104bd
 8010484:	080104bd 	.word	0x080104bd
 8010488:	080104a5 	.word	0x080104a5
 801048c:	080104bd 	.word	0x080104bd
 8010490:	080104bd 	.word	0x080104bd
 8010494:	080104bd 	.word	0x080104bd
 8010498:	080104b5 	.word	0x080104b5
 801049c:	2300      	movs	r3, #0
 801049e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80104a2:	e0d6      	b.n	8010652 <UART_SetConfig+0x41e>
 80104a4:	2302      	movs	r3, #2
 80104a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80104aa:	e0d2      	b.n	8010652 <UART_SetConfig+0x41e>
 80104ac:	2304      	movs	r3, #4
 80104ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80104b2:	e0ce      	b.n	8010652 <UART_SetConfig+0x41e>
 80104b4:	2308      	movs	r3, #8
 80104b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80104ba:	e0ca      	b.n	8010652 <UART_SetConfig+0x41e>
 80104bc:	2310      	movs	r3, #16
 80104be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80104c2:	e0c6      	b.n	8010652 <UART_SetConfig+0x41e>
 80104c4:	00989680 	.word	0x00989680
 80104c8:	08012c60 	.word	0x08012c60
 80104cc:	40008000 	.word	0x40008000
 80104d0:	efff69f3 	.word	0xefff69f3
 80104d4:	40013800 	.word	0x40013800
 80104d8:	40021000 	.word	0x40021000
 80104dc:	40004400 	.word	0x40004400
 80104e0:	68fb      	ldr	r3, [r7, #12]
 80104e2:	681b      	ldr	r3, [r3, #0]
 80104e4:	4aae      	ldr	r2, [pc, #696]	@ (80107a0 <UART_SetConfig+0x56c>)
 80104e6:	4293      	cmp	r3, r2
 80104e8:	d125      	bne.n	8010536 <UART_SetConfig+0x302>
 80104ea:	4bae      	ldr	r3, [pc, #696]	@ (80107a4 <UART_SetConfig+0x570>)
 80104ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80104f0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80104f4:	2b30      	cmp	r3, #48	@ 0x30
 80104f6:	d016      	beq.n	8010526 <UART_SetConfig+0x2f2>
 80104f8:	2b30      	cmp	r3, #48	@ 0x30
 80104fa:	d818      	bhi.n	801052e <UART_SetConfig+0x2fa>
 80104fc:	2b20      	cmp	r3, #32
 80104fe:	d00a      	beq.n	8010516 <UART_SetConfig+0x2e2>
 8010500:	2b20      	cmp	r3, #32
 8010502:	d814      	bhi.n	801052e <UART_SetConfig+0x2fa>
 8010504:	2b00      	cmp	r3, #0
 8010506:	d002      	beq.n	801050e <UART_SetConfig+0x2da>
 8010508:	2b10      	cmp	r3, #16
 801050a:	d008      	beq.n	801051e <UART_SetConfig+0x2ea>
 801050c:	e00f      	b.n	801052e <UART_SetConfig+0x2fa>
 801050e:	2300      	movs	r3, #0
 8010510:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8010514:	e09d      	b.n	8010652 <UART_SetConfig+0x41e>
 8010516:	2302      	movs	r3, #2
 8010518:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801051c:	e099      	b.n	8010652 <UART_SetConfig+0x41e>
 801051e:	2304      	movs	r3, #4
 8010520:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8010524:	e095      	b.n	8010652 <UART_SetConfig+0x41e>
 8010526:	2308      	movs	r3, #8
 8010528:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801052c:	e091      	b.n	8010652 <UART_SetConfig+0x41e>
 801052e:	2310      	movs	r3, #16
 8010530:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8010534:	e08d      	b.n	8010652 <UART_SetConfig+0x41e>
 8010536:	68fb      	ldr	r3, [r7, #12]
 8010538:	681b      	ldr	r3, [r3, #0]
 801053a:	4a9b      	ldr	r2, [pc, #620]	@ (80107a8 <UART_SetConfig+0x574>)
 801053c:	4293      	cmp	r3, r2
 801053e:	d125      	bne.n	801058c <UART_SetConfig+0x358>
 8010540:	4b98      	ldr	r3, [pc, #608]	@ (80107a4 <UART_SetConfig+0x570>)
 8010542:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010546:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 801054a:	2bc0      	cmp	r3, #192	@ 0xc0
 801054c:	d016      	beq.n	801057c <UART_SetConfig+0x348>
 801054e:	2bc0      	cmp	r3, #192	@ 0xc0
 8010550:	d818      	bhi.n	8010584 <UART_SetConfig+0x350>
 8010552:	2b80      	cmp	r3, #128	@ 0x80
 8010554:	d00a      	beq.n	801056c <UART_SetConfig+0x338>
 8010556:	2b80      	cmp	r3, #128	@ 0x80
 8010558:	d814      	bhi.n	8010584 <UART_SetConfig+0x350>
 801055a:	2b00      	cmp	r3, #0
 801055c:	d002      	beq.n	8010564 <UART_SetConfig+0x330>
 801055e:	2b40      	cmp	r3, #64	@ 0x40
 8010560:	d008      	beq.n	8010574 <UART_SetConfig+0x340>
 8010562:	e00f      	b.n	8010584 <UART_SetConfig+0x350>
 8010564:	2300      	movs	r3, #0
 8010566:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801056a:	e072      	b.n	8010652 <UART_SetConfig+0x41e>
 801056c:	2302      	movs	r3, #2
 801056e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8010572:	e06e      	b.n	8010652 <UART_SetConfig+0x41e>
 8010574:	2304      	movs	r3, #4
 8010576:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801057a:	e06a      	b.n	8010652 <UART_SetConfig+0x41e>
 801057c:	2308      	movs	r3, #8
 801057e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8010582:	e066      	b.n	8010652 <UART_SetConfig+0x41e>
 8010584:	2310      	movs	r3, #16
 8010586:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801058a:	e062      	b.n	8010652 <UART_SetConfig+0x41e>
 801058c:	68fb      	ldr	r3, [r7, #12]
 801058e:	681b      	ldr	r3, [r3, #0]
 8010590:	4a86      	ldr	r2, [pc, #536]	@ (80107ac <UART_SetConfig+0x578>)
 8010592:	4293      	cmp	r3, r2
 8010594:	d12a      	bne.n	80105ec <UART_SetConfig+0x3b8>
 8010596:	4b83      	ldr	r3, [pc, #524]	@ (80107a4 <UART_SetConfig+0x570>)
 8010598:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801059c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80105a0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80105a4:	d01a      	beq.n	80105dc <UART_SetConfig+0x3a8>
 80105a6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80105aa:	d81b      	bhi.n	80105e4 <UART_SetConfig+0x3b0>
 80105ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80105b0:	d00c      	beq.n	80105cc <UART_SetConfig+0x398>
 80105b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80105b6:	d815      	bhi.n	80105e4 <UART_SetConfig+0x3b0>
 80105b8:	2b00      	cmp	r3, #0
 80105ba:	d003      	beq.n	80105c4 <UART_SetConfig+0x390>
 80105bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80105c0:	d008      	beq.n	80105d4 <UART_SetConfig+0x3a0>
 80105c2:	e00f      	b.n	80105e4 <UART_SetConfig+0x3b0>
 80105c4:	2300      	movs	r3, #0
 80105c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80105ca:	e042      	b.n	8010652 <UART_SetConfig+0x41e>
 80105cc:	2302      	movs	r3, #2
 80105ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80105d2:	e03e      	b.n	8010652 <UART_SetConfig+0x41e>
 80105d4:	2304      	movs	r3, #4
 80105d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80105da:	e03a      	b.n	8010652 <UART_SetConfig+0x41e>
 80105dc:	2308      	movs	r3, #8
 80105de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80105e2:	e036      	b.n	8010652 <UART_SetConfig+0x41e>
 80105e4:	2310      	movs	r3, #16
 80105e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80105ea:	e032      	b.n	8010652 <UART_SetConfig+0x41e>
 80105ec:	68fb      	ldr	r3, [r7, #12]
 80105ee:	681b      	ldr	r3, [r3, #0]
 80105f0:	4a6f      	ldr	r2, [pc, #444]	@ (80107b0 <UART_SetConfig+0x57c>)
 80105f2:	4293      	cmp	r3, r2
 80105f4:	d12a      	bne.n	801064c <UART_SetConfig+0x418>
 80105f6:	4b6b      	ldr	r3, [pc, #428]	@ (80107a4 <UART_SetConfig+0x570>)
 80105f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80105fc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8010600:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8010604:	d01a      	beq.n	801063c <UART_SetConfig+0x408>
 8010606:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 801060a:	d81b      	bhi.n	8010644 <UART_SetConfig+0x410>
 801060c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010610:	d00c      	beq.n	801062c <UART_SetConfig+0x3f8>
 8010612:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010616:	d815      	bhi.n	8010644 <UART_SetConfig+0x410>
 8010618:	2b00      	cmp	r3, #0
 801061a:	d003      	beq.n	8010624 <UART_SetConfig+0x3f0>
 801061c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010620:	d008      	beq.n	8010634 <UART_SetConfig+0x400>
 8010622:	e00f      	b.n	8010644 <UART_SetConfig+0x410>
 8010624:	2300      	movs	r3, #0
 8010626:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801062a:	e012      	b.n	8010652 <UART_SetConfig+0x41e>
 801062c:	2302      	movs	r3, #2
 801062e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8010632:	e00e      	b.n	8010652 <UART_SetConfig+0x41e>
 8010634:	2304      	movs	r3, #4
 8010636:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801063a:	e00a      	b.n	8010652 <UART_SetConfig+0x41e>
 801063c:	2308      	movs	r3, #8
 801063e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8010642:	e006      	b.n	8010652 <UART_SetConfig+0x41e>
 8010644:	2310      	movs	r3, #16
 8010646:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801064a:	e002      	b.n	8010652 <UART_SetConfig+0x41e>
 801064c:	2310      	movs	r3, #16
 801064e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8010652:	68fb      	ldr	r3, [r7, #12]
 8010654:	681b      	ldr	r3, [r3, #0]
 8010656:	4a56      	ldr	r2, [pc, #344]	@ (80107b0 <UART_SetConfig+0x57c>)
 8010658:	4293      	cmp	r3, r2
 801065a:	d17a      	bne.n	8010752 <UART_SetConfig+0x51e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 801065c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8010660:	2b08      	cmp	r3, #8
 8010662:	d824      	bhi.n	80106ae <UART_SetConfig+0x47a>
 8010664:	a201      	add	r2, pc, #4	@ (adr r2, 801066c <UART_SetConfig+0x438>)
 8010666:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801066a:	bf00      	nop
 801066c:	08010691 	.word	0x08010691
 8010670:	080106af 	.word	0x080106af
 8010674:	08010699 	.word	0x08010699
 8010678:	080106af 	.word	0x080106af
 801067c:	0801069f 	.word	0x0801069f
 8010680:	080106af 	.word	0x080106af
 8010684:	080106af 	.word	0x080106af
 8010688:	080106af 	.word	0x080106af
 801068c:	080106a7 	.word	0x080106a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010690:	f7fa fd5c 	bl	800b14c <HAL_RCC_GetPCLK1Freq>
 8010694:	61f8      	str	r0, [r7, #28]
        break;
 8010696:	e010      	b.n	80106ba <UART_SetConfig+0x486>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010698:	4b46      	ldr	r3, [pc, #280]	@ (80107b4 <UART_SetConfig+0x580>)
 801069a:	61fb      	str	r3, [r7, #28]
        break;
 801069c:	e00d      	b.n	80106ba <UART_SetConfig+0x486>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801069e:	f7fa fcbd 	bl	800b01c <HAL_RCC_GetSysClockFreq>
 80106a2:	61f8      	str	r0, [r7, #28]
        break;
 80106a4:	e009      	b.n	80106ba <UART_SetConfig+0x486>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80106a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80106aa:	61fb      	str	r3, [r7, #28]
        break;
 80106ac:	e005      	b.n	80106ba <UART_SetConfig+0x486>
      default:
        pclk = 0U;
 80106ae:	2300      	movs	r3, #0
 80106b0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80106b2:	2301      	movs	r3, #1
 80106b4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80106b8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80106ba:	69fb      	ldr	r3, [r7, #28]
 80106bc:	2b00      	cmp	r3, #0
 80106be:	f000 8107 	beq.w	80108d0 <UART_SetConfig+0x69c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80106c2:	68fb      	ldr	r3, [r7, #12]
 80106c4:	685a      	ldr	r2, [r3, #4]
 80106c6:	4613      	mov	r3, r2
 80106c8:	005b      	lsls	r3, r3, #1
 80106ca:	4413      	add	r3, r2
 80106cc:	69fa      	ldr	r2, [r7, #28]
 80106ce:	429a      	cmp	r2, r3
 80106d0:	d305      	bcc.n	80106de <UART_SetConfig+0x4aa>
          (pclk > (4096U * huart->Init.BaudRate)))
 80106d2:	68fb      	ldr	r3, [r7, #12]
 80106d4:	685b      	ldr	r3, [r3, #4]
 80106d6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80106d8:	69fa      	ldr	r2, [r7, #28]
 80106da:	429a      	cmp	r2, r3
 80106dc:	d903      	bls.n	80106e6 <UART_SetConfig+0x4b2>
      {
        ret = HAL_ERROR;
 80106de:	2301      	movs	r3, #1
 80106e0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80106e4:	e0f4      	b.n	80108d0 <UART_SetConfig+0x69c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80106e6:	69fb      	ldr	r3, [r7, #28]
 80106e8:	2200      	movs	r2, #0
 80106ea:	461c      	mov	r4, r3
 80106ec:	4615      	mov	r5, r2
 80106ee:	f04f 0200 	mov.w	r2, #0
 80106f2:	f04f 0300 	mov.w	r3, #0
 80106f6:	022b      	lsls	r3, r5, #8
 80106f8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80106fc:	0222      	lsls	r2, r4, #8
 80106fe:	68f9      	ldr	r1, [r7, #12]
 8010700:	6849      	ldr	r1, [r1, #4]
 8010702:	0849      	lsrs	r1, r1, #1
 8010704:	2000      	movs	r0, #0
 8010706:	4688      	mov	r8, r1
 8010708:	4681      	mov	r9, r0
 801070a:	eb12 0a08 	adds.w	sl, r2, r8
 801070e:	eb43 0b09 	adc.w	fp, r3, r9
 8010712:	68fb      	ldr	r3, [r7, #12]
 8010714:	685b      	ldr	r3, [r3, #4]
 8010716:	2200      	movs	r2, #0
 8010718:	603b      	str	r3, [r7, #0]
 801071a:	607a      	str	r2, [r7, #4]
 801071c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010720:	4650      	mov	r0, sl
 8010722:	4659      	mov	r1, fp
 8010724:	f7ef fdf4 	bl	8000310 <__aeabi_uldivmod>
 8010728:	4602      	mov	r2, r0
 801072a:	460b      	mov	r3, r1
 801072c:	4613      	mov	r3, r2
 801072e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8010730:	69bb      	ldr	r3, [r7, #24]
 8010732:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010736:	d308      	bcc.n	801074a <UART_SetConfig+0x516>
 8010738:	69bb      	ldr	r3, [r7, #24]
 801073a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801073e:	d204      	bcs.n	801074a <UART_SetConfig+0x516>
        {
          huart->Instance->BRR = usartdiv;
 8010740:	68fb      	ldr	r3, [r7, #12]
 8010742:	681b      	ldr	r3, [r3, #0]
 8010744:	69ba      	ldr	r2, [r7, #24]
 8010746:	60da      	str	r2, [r3, #12]
 8010748:	e0c2      	b.n	80108d0 <UART_SetConfig+0x69c>
        }
        else
        {
          ret = HAL_ERROR;
 801074a:	2301      	movs	r3, #1
 801074c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8010750:	e0be      	b.n	80108d0 <UART_SetConfig+0x69c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010752:	68fb      	ldr	r3, [r7, #12]
 8010754:	69db      	ldr	r3, [r3, #28]
 8010756:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801075a:	d16a      	bne.n	8010832 <UART_SetConfig+0x5fe>
  {
    switch (clocksource)
 801075c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8010760:	2b08      	cmp	r3, #8
 8010762:	d834      	bhi.n	80107ce <UART_SetConfig+0x59a>
 8010764:	a201      	add	r2, pc, #4	@ (adr r2, 801076c <UART_SetConfig+0x538>)
 8010766:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801076a:	bf00      	nop
 801076c:	08010791 	.word	0x08010791
 8010770:	08010799 	.word	0x08010799
 8010774:	080107b9 	.word	0x080107b9
 8010778:	080107cf 	.word	0x080107cf
 801077c:	080107bf 	.word	0x080107bf
 8010780:	080107cf 	.word	0x080107cf
 8010784:	080107cf 	.word	0x080107cf
 8010788:	080107cf 	.word	0x080107cf
 801078c:	080107c7 	.word	0x080107c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010790:	f7fa fcdc 	bl	800b14c <HAL_RCC_GetPCLK1Freq>
 8010794:	61f8      	str	r0, [r7, #28]
        break;
 8010796:	e020      	b.n	80107da <UART_SetConfig+0x5a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010798:	f7fa fcee 	bl	800b178 <HAL_RCC_GetPCLK2Freq>
 801079c:	61f8      	str	r0, [r7, #28]
        break;
 801079e:	e01c      	b.n	80107da <UART_SetConfig+0x5a6>
 80107a0:	40004800 	.word	0x40004800
 80107a4:	40021000 	.word	0x40021000
 80107a8:	40004c00 	.word	0x40004c00
 80107ac:	40005000 	.word	0x40005000
 80107b0:	40008000 	.word	0x40008000
 80107b4:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80107b8:	4b4c      	ldr	r3, [pc, #304]	@ (80108ec <UART_SetConfig+0x6b8>)
 80107ba:	61fb      	str	r3, [r7, #28]
        break;
 80107bc:	e00d      	b.n	80107da <UART_SetConfig+0x5a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80107be:	f7fa fc2d 	bl	800b01c <HAL_RCC_GetSysClockFreq>
 80107c2:	61f8      	str	r0, [r7, #28]
        break;
 80107c4:	e009      	b.n	80107da <UART_SetConfig+0x5a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80107c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80107ca:	61fb      	str	r3, [r7, #28]
        break;
 80107cc:	e005      	b.n	80107da <UART_SetConfig+0x5a6>
      default:
        pclk = 0U;
 80107ce:	2300      	movs	r3, #0
 80107d0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80107d2:	2301      	movs	r3, #1
 80107d4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80107d8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80107da:	69fb      	ldr	r3, [r7, #28]
 80107dc:	2b00      	cmp	r3, #0
 80107de:	d077      	beq.n	80108d0 <UART_SetConfig+0x69c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80107e0:	69fb      	ldr	r3, [r7, #28]
 80107e2:	005a      	lsls	r2, r3, #1
 80107e4:	68fb      	ldr	r3, [r7, #12]
 80107e6:	685b      	ldr	r3, [r3, #4]
 80107e8:	085b      	lsrs	r3, r3, #1
 80107ea:	441a      	add	r2, r3
 80107ec:	68fb      	ldr	r3, [r7, #12]
 80107ee:	685b      	ldr	r3, [r3, #4]
 80107f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80107f4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80107f6:	69bb      	ldr	r3, [r7, #24]
 80107f8:	2b0f      	cmp	r3, #15
 80107fa:	d916      	bls.n	801082a <UART_SetConfig+0x5f6>
 80107fc:	69bb      	ldr	r3, [r7, #24]
 80107fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010802:	d212      	bcs.n	801082a <UART_SetConfig+0x5f6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8010804:	69bb      	ldr	r3, [r7, #24]
 8010806:	b29b      	uxth	r3, r3
 8010808:	f023 030f 	bic.w	r3, r3, #15
 801080c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 801080e:	69bb      	ldr	r3, [r7, #24]
 8010810:	085b      	lsrs	r3, r3, #1
 8010812:	b29b      	uxth	r3, r3
 8010814:	f003 0307 	and.w	r3, r3, #7
 8010818:	b29a      	uxth	r2, r3
 801081a:	8afb      	ldrh	r3, [r7, #22]
 801081c:	4313      	orrs	r3, r2
 801081e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8010820:	68fb      	ldr	r3, [r7, #12]
 8010822:	681b      	ldr	r3, [r3, #0]
 8010824:	8afa      	ldrh	r2, [r7, #22]
 8010826:	60da      	str	r2, [r3, #12]
 8010828:	e052      	b.n	80108d0 <UART_SetConfig+0x69c>
      }
      else
      {
        ret = HAL_ERROR;
 801082a:	2301      	movs	r3, #1
 801082c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8010830:	e04e      	b.n	80108d0 <UART_SetConfig+0x69c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8010832:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8010836:	2b08      	cmp	r3, #8
 8010838:	d827      	bhi.n	801088a <UART_SetConfig+0x656>
 801083a:	a201      	add	r2, pc, #4	@ (adr r2, 8010840 <UART_SetConfig+0x60c>)
 801083c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010840:	08010865 	.word	0x08010865
 8010844:	0801086d 	.word	0x0801086d
 8010848:	08010875 	.word	0x08010875
 801084c:	0801088b 	.word	0x0801088b
 8010850:	0801087b 	.word	0x0801087b
 8010854:	0801088b 	.word	0x0801088b
 8010858:	0801088b 	.word	0x0801088b
 801085c:	0801088b 	.word	0x0801088b
 8010860:	08010883 	.word	0x08010883
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010864:	f7fa fc72 	bl	800b14c <HAL_RCC_GetPCLK1Freq>
 8010868:	61f8      	str	r0, [r7, #28]
        break;
 801086a:	e014      	b.n	8010896 <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801086c:	f7fa fc84 	bl	800b178 <HAL_RCC_GetPCLK2Freq>
 8010870:	61f8      	str	r0, [r7, #28]
        break;
 8010872:	e010      	b.n	8010896 <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010874:	4b1d      	ldr	r3, [pc, #116]	@ (80108ec <UART_SetConfig+0x6b8>)
 8010876:	61fb      	str	r3, [r7, #28]
        break;
 8010878:	e00d      	b.n	8010896 <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801087a:	f7fa fbcf 	bl	800b01c <HAL_RCC_GetSysClockFreq>
 801087e:	61f8      	str	r0, [r7, #28]
        break;
 8010880:	e009      	b.n	8010896 <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010882:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010886:	61fb      	str	r3, [r7, #28]
        break;
 8010888:	e005      	b.n	8010896 <UART_SetConfig+0x662>
      default:
        pclk = 0U;
 801088a:	2300      	movs	r3, #0
 801088c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 801088e:	2301      	movs	r3, #1
 8010890:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8010894:	bf00      	nop
    }

    if (pclk != 0U)
 8010896:	69fb      	ldr	r3, [r7, #28]
 8010898:	2b00      	cmp	r3, #0
 801089a:	d019      	beq.n	80108d0 <UART_SetConfig+0x69c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 801089c:	68fb      	ldr	r3, [r7, #12]
 801089e:	685b      	ldr	r3, [r3, #4]
 80108a0:	085a      	lsrs	r2, r3, #1
 80108a2:	69fb      	ldr	r3, [r7, #28]
 80108a4:	441a      	add	r2, r3
 80108a6:	68fb      	ldr	r3, [r7, #12]
 80108a8:	685b      	ldr	r3, [r3, #4]
 80108aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80108ae:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80108b0:	69bb      	ldr	r3, [r7, #24]
 80108b2:	2b0f      	cmp	r3, #15
 80108b4:	d909      	bls.n	80108ca <UART_SetConfig+0x696>
 80108b6:	69bb      	ldr	r3, [r7, #24]
 80108b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80108bc:	d205      	bcs.n	80108ca <UART_SetConfig+0x696>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80108be:	69bb      	ldr	r3, [r7, #24]
 80108c0:	b29a      	uxth	r2, r3
 80108c2:	68fb      	ldr	r3, [r7, #12]
 80108c4:	681b      	ldr	r3, [r3, #0]
 80108c6:	60da      	str	r2, [r3, #12]
 80108c8:	e002      	b.n	80108d0 <UART_SetConfig+0x69c>
      }
      else
      {
        ret = HAL_ERROR;
 80108ca:	2301      	movs	r3, #1
 80108cc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80108d0:	68fb      	ldr	r3, [r7, #12]
 80108d2:	2200      	movs	r2, #0
 80108d4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80108d6:	68fb      	ldr	r3, [r7, #12]
 80108d8:	2200      	movs	r2, #0
 80108da:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80108dc:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80108e0:	4618      	mov	r0, r3
 80108e2:	3728      	adds	r7, #40	@ 0x28
 80108e4:	46bd      	mov	sp, r7
 80108e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80108ea:	bf00      	nop
 80108ec:	00f42400 	.word	0x00f42400

080108f0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80108f0:	b580      	push	{r7, lr}
 80108f2:	b082      	sub	sp, #8
 80108f4:	af00      	add	r7, sp, #0
 80108f6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 80108f8:	687b      	ldr	r3, [r7, #4]
 80108fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80108fc:	2bff      	cmp	r3, #255	@ 0xff
 80108fe:	d904      	bls.n	801090a <UART_AdvFeatureConfig+0x1a>
 8010900:	f640 514d 	movw	r1, #3405	@ 0xd4d
 8010904:	4891      	ldr	r0, [pc, #580]	@ (8010b4c <UART_AdvFeatureConfig+0x25c>)
 8010906:	f7f7 f9c3 	bl	8007c90 <assert_failed>

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 801090a:	687b      	ldr	r3, [r7, #4]
 801090c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801090e:	f003 0308 	and.w	r3, r3, #8
 8010912:	2b00      	cmp	r3, #0
 8010914:	d018      	beq.n	8010948 <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 8010916:	687b      	ldr	r3, [r7, #4]
 8010918:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801091a:	2b00      	cmp	r3, #0
 801091c:	d009      	beq.n	8010932 <UART_AdvFeatureConfig+0x42>
 801091e:	687b      	ldr	r3, [r7, #4]
 8010920:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010922:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010926:	d004      	beq.n	8010932 <UART_AdvFeatureConfig+0x42>
 8010928:	f640 5152 	movw	r1, #3410	@ 0xd52
 801092c:	4887      	ldr	r0, [pc, #540]	@ (8010b4c <UART_AdvFeatureConfig+0x25c>)
 801092e:	f7f7 f9af 	bl	8007c90 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8010932:	687b      	ldr	r3, [r7, #4]
 8010934:	681b      	ldr	r3, [r3, #0]
 8010936:	685b      	ldr	r3, [r3, #4]
 8010938:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 801093c:	687b      	ldr	r3, [r7, #4]
 801093e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010940:	687b      	ldr	r3, [r7, #4]
 8010942:	681b      	ldr	r3, [r3, #0]
 8010944:	430a      	orrs	r2, r1
 8010946:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8010948:	687b      	ldr	r3, [r7, #4]
 801094a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801094c:	f003 0301 	and.w	r3, r3, #1
 8010950:	2b00      	cmp	r3, #0
 8010952:	d018      	beq.n	8010986 <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 8010954:	687b      	ldr	r3, [r7, #4]
 8010956:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010958:	2b00      	cmp	r3, #0
 801095a:	d009      	beq.n	8010970 <UART_AdvFeatureConfig+0x80>
 801095c:	687b      	ldr	r3, [r7, #4]
 801095e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010960:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010964:	d004      	beq.n	8010970 <UART_AdvFeatureConfig+0x80>
 8010966:	f640 5159 	movw	r1, #3417	@ 0xd59
 801096a:	4878      	ldr	r0, [pc, #480]	@ (8010b4c <UART_AdvFeatureConfig+0x25c>)
 801096c:	f7f7 f990 	bl	8007c90 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8010970:	687b      	ldr	r3, [r7, #4]
 8010972:	681b      	ldr	r3, [r3, #0]
 8010974:	685b      	ldr	r3, [r3, #4]
 8010976:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 801097a:	687b      	ldr	r3, [r7, #4]
 801097c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801097e:	687b      	ldr	r3, [r7, #4]
 8010980:	681b      	ldr	r3, [r3, #0]
 8010982:	430a      	orrs	r2, r1
 8010984:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8010986:	687b      	ldr	r3, [r7, #4]
 8010988:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801098a:	f003 0302 	and.w	r3, r3, #2
 801098e:	2b00      	cmp	r3, #0
 8010990:	d018      	beq.n	80109c4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 8010992:	687b      	ldr	r3, [r7, #4]
 8010994:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010996:	2b00      	cmp	r3, #0
 8010998:	d009      	beq.n	80109ae <UART_AdvFeatureConfig+0xbe>
 801099a:	687b      	ldr	r3, [r7, #4]
 801099c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801099e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80109a2:	d004      	beq.n	80109ae <UART_AdvFeatureConfig+0xbe>
 80109a4:	f44f 6156 	mov.w	r1, #3424	@ 0xd60
 80109a8:	4868      	ldr	r0, [pc, #416]	@ (8010b4c <UART_AdvFeatureConfig+0x25c>)
 80109aa:	f7f7 f971 	bl	8007c90 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80109ae:	687b      	ldr	r3, [r7, #4]
 80109b0:	681b      	ldr	r3, [r3, #0]
 80109b2:	685b      	ldr	r3, [r3, #4]
 80109b4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80109b8:	687b      	ldr	r3, [r7, #4]
 80109ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80109bc:	687b      	ldr	r3, [r7, #4]
 80109be:	681b      	ldr	r3, [r3, #0]
 80109c0:	430a      	orrs	r2, r1
 80109c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80109c4:	687b      	ldr	r3, [r7, #4]
 80109c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80109c8:	f003 0304 	and.w	r3, r3, #4
 80109cc:	2b00      	cmp	r3, #0
 80109ce:	d018      	beq.n	8010a02 <UART_AdvFeatureConfig+0x112>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 80109d0:	687b      	ldr	r3, [r7, #4]
 80109d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80109d4:	2b00      	cmp	r3, #0
 80109d6:	d009      	beq.n	80109ec <UART_AdvFeatureConfig+0xfc>
 80109d8:	687b      	ldr	r3, [r7, #4]
 80109da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80109dc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80109e0:	d004      	beq.n	80109ec <UART_AdvFeatureConfig+0xfc>
 80109e2:	f640 5167 	movw	r1, #3431	@ 0xd67
 80109e6:	4859      	ldr	r0, [pc, #356]	@ (8010b4c <UART_AdvFeatureConfig+0x25c>)
 80109e8:	f7f7 f952 	bl	8007c90 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80109ec:	687b      	ldr	r3, [r7, #4]
 80109ee:	681b      	ldr	r3, [r3, #0]
 80109f0:	685b      	ldr	r3, [r3, #4]
 80109f2:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80109f6:	687b      	ldr	r3, [r7, #4]
 80109f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80109fa:	687b      	ldr	r3, [r7, #4]
 80109fc:	681b      	ldr	r3, [r3, #0]
 80109fe:	430a      	orrs	r2, r1
 8010a00:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8010a02:	687b      	ldr	r3, [r7, #4]
 8010a04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a06:	f003 0310 	and.w	r3, r3, #16
 8010a0a:	2b00      	cmp	r3, #0
 8010a0c:	d018      	beq.n	8010a40 <UART_AdvFeatureConfig+0x150>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 8010a0e:	687b      	ldr	r3, [r7, #4]
 8010a10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010a12:	2b00      	cmp	r3, #0
 8010a14:	d009      	beq.n	8010a2a <UART_AdvFeatureConfig+0x13a>
 8010a16:	687b      	ldr	r3, [r7, #4]
 8010a18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010a1a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010a1e:	d004      	beq.n	8010a2a <UART_AdvFeatureConfig+0x13a>
 8010a20:	f640 516e 	movw	r1, #3438	@ 0xd6e
 8010a24:	4849      	ldr	r0, [pc, #292]	@ (8010b4c <UART_AdvFeatureConfig+0x25c>)
 8010a26:	f7f7 f933 	bl	8007c90 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8010a2a:	687b      	ldr	r3, [r7, #4]
 8010a2c:	681b      	ldr	r3, [r3, #0]
 8010a2e:	689b      	ldr	r3, [r3, #8]
 8010a30:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8010a34:	687b      	ldr	r3, [r7, #4]
 8010a36:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010a38:	687b      	ldr	r3, [r7, #4]
 8010a3a:	681b      	ldr	r3, [r3, #0]
 8010a3c:	430a      	orrs	r2, r1
 8010a3e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8010a40:	687b      	ldr	r3, [r7, #4]
 8010a42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a44:	f003 0320 	and.w	r3, r3, #32
 8010a48:	2b00      	cmp	r3, #0
 8010a4a:	d018      	beq.n	8010a7e <UART_AdvFeatureConfig+0x18e>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 8010a4c:	687b      	ldr	r3, [r7, #4]
 8010a4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010a50:	2b00      	cmp	r3, #0
 8010a52:	d009      	beq.n	8010a68 <UART_AdvFeatureConfig+0x178>
 8010a54:	687b      	ldr	r3, [r7, #4]
 8010a56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010a58:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010a5c:	d004      	beq.n	8010a68 <UART_AdvFeatureConfig+0x178>
 8010a5e:	f640 5175 	movw	r1, #3445	@ 0xd75
 8010a62:	483a      	ldr	r0, [pc, #232]	@ (8010b4c <UART_AdvFeatureConfig+0x25c>)
 8010a64:	f7f7 f914 	bl	8007c90 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8010a68:	687b      	ldr	r3, [r7, #4]
 8010a6a:	681b      	ldr	r3, [r3, #0]
 8010a6c:	689b      	ldr	r3, [r3, #8]
 8010a6e:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8010a72:	687b      	ldr	r3, [r7, #4]
 8010a74:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010a76:	687b      	ldr	r3, [r7, #4]
 8010a78:	681b      	ldr	r3, [r3, #0]
 8010a7a:	430a      	orrs	r2, r1
 8010a7c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8010a7e:	687b      	ldr	r3, [r7, #4]
 8010a80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010a86:	2b00      	cmp	r3, #0
 8010a88:	d06c      	beq.n	8010b64 <UART_AdvFeatureConfig+0x274>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 8010a8a:	687b      	ldr	r3, [r7, #4]
 8010a8c:	681b      	ldr	r3, [r3, #0]
 8010a8e:	4a30      	ldr	r2, [pc, #192]	@ (8010b50 <UART_AdvFeatureConfig+0x260>)
 8010a90:	4293      	cmp	r3, r2
 8010a92:	d018      	beq.n	8010ac6 <UART_AdvFeatureConfig+0x1d6>
 8010a94:	687b      	ldr	r3, [r7, #4]
 8010a96:	681b      	ldr	r3, [r3, #0]
 8010a98:	4a2e      	ldr	r2, [pc, #184]	@ (8010b54 <UART_AdvFeatureConfig+0x264>)
 8010a9a:	4293      	cmp	r3, r2
 8010a9c:	d013      	beq.n	8010ac6 <UART_AdvFeatureConfig+0x1d6>
 8010a9e:	687b      	ldr	r3, [r7, #4]
 8010aa0:	681b      	ldr	r3, [r3, #0]
 8010aa2:	4a2d      	ldr	r2, [pc, #180]	@ (8010b58 <UART_AdvFeatureConfig+0x268>)
 8010aa4:	4293      	cmp	r3, r2
 8010aa6:	d00e      	beq.n	8010ac6 <UART_AdvFeatureConfig+0x1d6>
 8010aa8:	687b      	ldr	r3, [r7, #4]
 8010aaa:	681b      	ldr	r3, [r3, #0]
 8010aac:	4a2b      	ldr	r2, [pc, #172]	@ (8010b5c <UART_AdvFeatureConfig+0x26c>)
 8010aae:	4293      	cmp	r3, r2
 8010ab0:	d009      	beq.n	8010ac6 <UART_AdvFeatureConfig+0x1d6>
 8010ab2:	687b      	ldr	r3, [r7, #4]
 8010ab4:	681b      	ldr	r3, [r3, #0]
 8010ab6:	4a2a      	ldr	r2, [pc, #168]	@ (8010b60 <UART_AdvFeatureConfig+0x270>)
 8010ab8:	4293      	cmp	r3, r2
 8010aba:	d004      	beq.n	8010ac6 <UART_AdvFeatureConfig+0x1d6>
 8010abc:	f640 517c 	movw	r1, #3452	@ 0xd7c
 8010ac0:	4822      	ldr	r0, [pc, #136]	@ (8010b4c <UART_AdvFeatureConfig+0x25c>)
 8010ac2:	f7f7 f8e5 	bl	8007c90 <assert_failed>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 8010ac6:	687b      	ldr	r3, [r7, #4]
 8010ac8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010aca:	2b00      	cmp	r3, #0
 8010acc:	d009      	beq.n	8010ae2 <UART_AdvFeatureConfig+0x1f2>
 8010ace:	687b      	ldr	r3, [r7, #4]
 8010ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010ad2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010ad6:	d004      	beq.n	8010ae2 <UART_AdvFeatureConfig+0x1f2>
 8010ad8:	f640 517d 	movw	r1, #3453	@ 0xd7d
 8010adc:	481b      	ldr	r0, [pc, #108]	@ (8010b4c <UART_AdvFeatureConfig+0x25c>)
 8010ade:	f7f7 f8d7 	bl	8007c90 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8010ae2:	687b      	ldr	r3, [r7, #4]
 8010ae4:	681b      	ldr	r3, [r3, #0]
 8010ae6:	685b      	ldr	r3, [r3, #4]
 8010ae8:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8010aec:	687b      	ldr	r3, [r7, #4]
 8010aee:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8010af0:	687b      	ldr	r3, [r7, #4]
 8010af2:	681b      	ldr	r3, [r3, #0]
 8010af4:	430a      	orrs	r2, r1
 8010af6:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8010af8:	687b      	ldr	r3, [r7, #4]
 8010afa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010afc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010b00:	d130      	bne.n	8010b64 <UART_AdvFeatureConfig+0x274>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 8010b02:	687b      	ldr	r3, [r7, #4]
 8010b04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010b06:	2b00      	cmp	r3, #0
 8010b08:	d013      	beq.n	8010b32 <UART_AdvFeatureConfig+0x242>
 8010b0a:	687b      	ldr	r3, [r7, #4]
 8010b0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010b0e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8010b12:	d00e      	beq.n	8010b32 <UART_AdvFeatureConfig+0x242>
 8010b14:	687b      	ldr	r3, [r7, #4]
 8010b16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010b18:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8010b1c:	d009      	beq.n	8010b32 <UART_AdvFeatureConfig+0x242>
 8010b1e:	687b      	ldr	r3, [r7, #4]
 8010b20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010b22:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8010b26:	d004      	beq.n	8010b32 <UART_AdvFeatureConfig+0x242>
 8010b28:	f640 5182 	movw	r1, #3458	@ 0xd82
 8010b2c:	4807      	ldr	r0, [pc, #28]	@ (8010b4c <UART_AdvFeatureConfig+0x25c>)
 8010b2e:	f7f7 f8af 	bl	8007c90 <assert_failed>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8010b32:	687b      	ldr	r3, [r7, #4]
 8010b34:	681b      	ldr	r3, [r3, #0]
 8010b36:	685b      	ldr	r3, [r3, #4]
 8010b38:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8010b3c:	687b      	ldr	r3, [r7, #4]
 8010b3e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010b40:	687b      	ldr	r3, [r7, #4]
 8010b42:	681b      	ldr	r3, [r3, #0]
 8010b44:	430a      	orrs	r2, r1
 8010b46:	605a      	str	r2, [r3, #4]
 8010b48:	e00c      	b.n	8010b64 <UART_AdvFeatureConfig+0x274>
 8010b4a:	bf00      	nop
 8010b4c:	08012c60 	.word	0x08012c60
 8010b50:	40013800 	.word	0x40013800
 8010b54:	40004400 	.word	0x40004400
 8010b58:	40004800 	.word	0x40004800
 8010b5c:	40004c00 	.word	0x40004c00
 8010b60:	40005000 	.word	0x40005000
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8010b64:	687b      	ldr	r3, [r7, #4]
 8010b66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010b68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010b6c:	2b00      	cmp	r3, #0
 8010b6e:	d018      	beq.n	8010ba2 <UART_AdvFeatureConfig+0x2b2>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 8010b70:	687b      	ldr	r3, [r7, #4]
 8010b72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010b74:	2b00      	cmp	r3, #0
 8010b76:	d009      	beq.n	8010b8c <UART_AdvFeatureConfig+0x29c>
 8010b78:	687b      	ldr	r3, [r7, #4]
 8010b7a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010b7c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8010b80:	d004      	beq.n	8010b8c <UART_AdvFeatureConfig+0x29c>
 8010b82:	f640 518a 	movw	r1, #3466	@ 0xd8a
 8010b86:	4809      	ldr	r0, [pc, #36]	@ (8010bac <UART_AdvFeatureConfig+0x2bc>)
 8010b88:	f7f7 f882 	bl	8007c90 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8010b8c:	687b      	ldr	r3, [r7, #4]
 8010b8e:	681b      	ldr	r3, [r3, #0]
 8010b90:	685b      	ldr	r3, [r3, #4]
 8010b92:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8010b96:	687b      	ldr	r3, [r7, #4]
 8010b98:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8010b9a:	687b      	ldr	r3, [r7, #4]
 8010b9c:	681b      	ldr	r3, [r3, #0]
 8010b9e:	430a      	orrs	r2, r1
 8010ba0:	605a      	str	r2, [r3, #4]
  }
}
 8010ba2:	bf00      	nop
 8010ba4:	3708      	adds	r7, #8
 8010ba6:	46bd      	mov	sp, r7
 8010ba8:	bd80      	pop	{r7, pc}
 8010baa:	bf00      	nop
 8010bac:	08012c60 	.word	0x08012c60

08010bb0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8010bb0:	b580      	push	{r7, lr}
 8010bb2:	b098      	sub	sp, #96	@ 0x60
 8010bb4:	af02      	add	r7, sp, #8
 8010bb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010bb8:	687b      	ldr	r3, [r7, #4]
 8010bba:	2200      	movs	r2, #0
 8010bbc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8010bc0:	f7f7 fe90 	bl	80088e4 <HAL_GetTick>
 8010bc4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8010bc6:	687b      	ldr	r3, [r7, #4]
 8010bc8:	681b      	ldr	r3, [r3, #0]
 8010bca:	681b      	ldr	r3, [r3, #0]
 8010bcc:	f003 0308 	and.w	r3, r3, #8
 8010bd0:	2b08      	cmp	r3, #8
 8010bd2:	d12e      	bne.n	8010c32 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010bd4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010bd8:	9300      	str	r3, [sp, #0]
 8010bda:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010bdc:	2200      	movs	r2, #0
 8010bde:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8010be2:	6878      	ldr	r0, [r7, #4]
 8010be4:	f000 f88c 	bl	8010d00 <UART_WaitOnFlagUntilTimeout>
 8010be8:	4603      	mov	r3, r0
 8010bea:	2b00      	cmp	r3, #0
 8010bec:	d021      	beq.n	8010c32 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8010bee:	687b      	ldr	r3, [r7, #4]
 8010bf0:	681b      	ldr	r3, [r3, #0]
 8010bf2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010bf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010bf6:	e853 3f00 	ldrex	r3, [r3]
 8010bfa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010bfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010bfe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010c02:	653b      	str	r3, [r7, #80]	@ 0x50
 8010c04:	687b      	ldr	r3, [r7, #4]
 8010c06:	681b      	ldr	r3, [r3, #0]
 8010c08:	461a      	mov	r2, r3
 8010c0a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010c0c:	647b      	str	r3, [r7, #68]	@ 0x44
 8010c0e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010c10:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010c12:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010c14:	e841 2300 	strex	r3, r2, [r1]
 8010c18:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010c1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010c1c:	2b00      	cmp	r3, #0
 8010c1e:	d1e6      	bne.n	8010bee <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8010c20:	687b      	ldr	r3, [r7, #4]
 8010c22:	2220      	movs	r2, #32
 8010c24:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8010c26:	687b      	ldr	r3, [r7, #4]
 8010c28:	2200      	movs	r2, #0
 8010c2a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010c2e:	2303      	movs	r3, #3
 8010c30:	e062      	b.n	8010cf8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8010c32:	687b      	ldr	r3, [r7, #4]
 8010c34:	681b      	ldr	r3, [r3, #0]
 8010c36:	681b      	ldr	r3, [r3, #0]
 8010c38:	f003 0304 	and.w	r3, r3, #4
 8010c3c:	2b04      	cmp	r3, #4
 8010c3e:	d149      	bne.n	8010cd4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010c40:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010c44:	9300      	str	r3, [sp, #0]
 8010c46:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010c48:	2200      	movs	r2, #0
 8010c4a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8010c4e:	6878      	ldr	r0, [r7, #4]
 8010c50:	f000 f856 	bl	8010d00 <UART_WaitOnFlagUntilTimeout>
 8010c54:	4603      	mov	r3, r0
 8010c56:	2b00      	cmp	r3, #0
 8010c58:	d03c      	beq.n	8010cd4 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8010c5a:	687b      	ldr	r3, [r7, #4]
 8010c5c:	681b      	ldr	r3, [r3, #0]
 8010c5e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c62:	e853 3f00 	ldrex	r3, [r3]
 8010c66:	623b      	str	r3, [r7, #32]
   return(result);
 8010c68:	6a3b      	ldr	r3, [r7, #32]
 8010c6a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010c6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010c70:	687b      	ldr	r3, [r7, #4]
 8010c72:	681b      	ldr	r3, [r3, #0]
 8010c74:	461a      	mov	r2, r3
 8010c76:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010c78:	633b      	str	r3, [r7, #48]	@ 0x30
 8010c7a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010c7c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010c7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010c80:	e841 2300 	strex	r3, r2, [r1]
 8010c84:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010c86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c88:	2b00      	cmp	r3, #0
 8010c8a:	d1e6      	bne.n	8010c5a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010c8c:	687b      	ldr	r3, [r7, #4]
 8010c8e:	681b      	ldr	r3, [r3, #0]
 8010c90:	3308      	adds	r3, #8
 8010c92:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010c94:	693b      	ldr	r3, [r7, #16]
 8010c96:	e853 3f00 	ldrex	r3, [r3]
 8010c9a:	60fb      	str	r3, [r7, #12]
   return(result);
 8010c9c:	68fb      	ldr	r3, [r7, #12]
 8010c9e:	f023 0301 	bic.w	r3, r3, #1
 8010ca2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010ca4:	687b      	ldr	r3, [r7, #4]
 8010ca6:	681b      	ldr	r3, [r3, #0]
 8010ca8:	3308      	adds	r3, #8
 8010caa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010cac:	61fa      	str	r2, [r7, #28]
 8010cae:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010cb0:	69b9      	ldr	r1, [r7, #24]
 8010cb2:	69fa      	ldr	r2, [r7, #28]
 8010cb4:	e841 2300 	strex	r3, r2, [r1]
 8010cb8:	617b      	str	r3, [r7, #20]
   return(result);
 8010cba:	697b      	ldr	r3, [r7, #20]
 8010cbc:	2b00      	cmp	r3, #0
 8010cbe:	d1e5      	bne.n	8010c8c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8010cc0:	687b      	ldr	r3, [r7, #4]
 8010cc2:	2220      	movs	r2, #32
 8010cc4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8010cc8:	687b      	ldr	r3, [r7, #4]
 8010cca:	2200      	movs	r2, #0
 8010ccc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010cd0:	2303      	movs	r3, #3
 8010cd2:	e011      	b.n	8010cf8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8010cd4:	687b      	ldr	r3, [r7, #4]
 8010cd6:	2220      	movs	r2, #32
 8010cd8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8010cda:	687b      	ldr	r3, [r7, #4]
 8010cdc:	2220      	movs	r2, #32
 8010cde:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010ce2:	687b      	ldr	r3, [r7, #4]
 8010ce4:	2200      	movs	r2, #0
 8010ce6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010ce8:	687b      	ldr	r3, [r7, #4]
 8010cea:	2200      	movs	r2, #0
 8010cec:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8010cee:	687b      	ldr	r3, [r7, #4]
 8010cf0:	2200      	movs	r2, #0
 8010cf2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8010cf6:	2300      	movs	r3, #0
}
 8010cf8:	4618      	mov	r0, r3
 8010cfa:	3758      	adds	r7, #88	@ 0x58
 8010cfc:	46bd      	mov	sp, r7
 8010cfe:	bd80      	pop	{r7, pc}

08010d00 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8010d00:	b580      	push	{r7, lr}
 8010d02:	b084      	sub	sp, #16
 8010d04:	af00      	add	r7, sp, #0
 8010d06:	60f8      	str	r0, [r7, #12]
 8010d08:	60b9      	str	r1, [r7, #8]
 8010d0a:	603b      	str	r3, [r7, #0]
 8010d0c:	4613      	mov	r3, r2
 8010d0e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010d10:	e04f      	b.n	8010db2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010d12:	69bb      	ldr	r3, [r7, #24]
 8010d14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010d18:	d04b      	beq.n	8010db2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010d1a:	f7f7 fde3 	bl	80088e4 <HAL_GetTick>
 8010d1e:	4602      	mov	r2, r0
 8010d20:	683b      	ldr	r3, [r7, #0]
 8010d22:	1ad3      	subs	r3, r2, r3
 8010d24:	69ba      	ldr	r2, [r7, #24]
 8010d26:	429a      	cmp	r2, r3
 8010d28:	d302      	bcc.n	8010d30 <UART_WaitOnFlagUntilTimeout+0x30>
 8010d2a:	69bb      	ldr	r3, [r7, #24]
 8010d2c:	2b00      	cmp	r3, #0
 8010d2e:	d101      	bne.n	8010d34 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8010d30:	2303      	movs	r3, #3
 8010d32:	e04e      	b.n	8010dd2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8010d34:	68fb      	ldr	r3, [r7, #12]
 8010d36:	681b      	ldr	r3, [r3, #0]
 8010d38:	681b      	ldr	r3, [r3, #0]
 8010d3a:	f003 0304 	and.w	r3, r3, #4
 8010d3e:	2b00      	cmp	r3, #0
 8010d40:	d037      	beq.n	8010db2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010d42:	68bb      	ldr	r3, [r7, #8]
 8010d44:	2b80      	cmp	r3, #128	@ 0x80
 8010d46:	d034      	beq.n	8010db2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010d48:	68bb      	ldr	r3, [r7, #8]
 8010d4a:	2b40      	cmp	r3, #64	@ 0x40
 8010d4c:	d031      	beq.n	8010db2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8010d4e:	68fb      	ldr	r3, [r7, #12]
 8010d50:	681b      	ldr	r3, [r3, #0]
 8010d52:	69db      	ldr	r3, [r3, #28]
 8010d54:	f003 0308 	and.w	r3, r3, #8
 8010d58:	2b08      	cmp	r3, #8
 8010d5a:	d110      	bne.n	8010d7e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010d5c:	68fb      	ldr	r3, [r7, #12]
 8010d5e:	681b      	ldr	r3, [r3, #0]
 8010d60:	2208      	movs	r2, #8
 8010d62:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010d64:	68f8      	ldr	r0, [r7, #12]
 8010d66:	f000 f838 	bl	8010dda <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8010d6a:	68fb      	ldr	r3, [r7, #12]
 8010d6c:	2208      	movs	r2, #8
 8010d6e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010d72:	68fb      	ldr	r3, [r7, #12]
 8010d74:	2200      	movs	r2, #0
 8010d76:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8010d7a:	2301      	movs	r3, #1
 8010d7c:	e029      	b.n	8010dd2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8010d7e:	68fb      	ldr	r3, [r7, #12]
 8010d80:	681b      	ldr	r3, [r3, #0]
 8010d82:	69db      	ldr	r3, [r3, #28]
 8010d84:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010d88:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010d8c:	d111      	bne.n	8010db2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010d8e:	68fb      	ldr	r3, [r7, #12]
 8010d90:	681b      	ldr	r3, [r3, #0]
 8010d92:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010d96:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010d98:	68f8      	ldr	r0, [r7, #12]
 8010d9a:	f000 f81e 	bl	8010dda <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8010d9e:	68fb      	ldr	r3, [r7, #12]
 8010da0:	2220      	movs	r2, #32
 8010da2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010da6:	68fb      	ldr	r3, [r7, #12]
 8010da8:	2200      	movs	r2, #0
 8010daa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8010dae:	2303      	movs	r3, #3
 8010db0:	e00f      	b.n	8010dd2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010db2:	68fb      	ldr	r3, [r7, #12]
 8010db4:	681b      	ldr	r3, [r3, #0]
 8010db6:	69da      	ldr	r2, [r3, #28]
 8010db8:	68bb      	ldr	r3, [r7, #8]
 8010dba:	4013      	ands	r3, r2
 8010dbc:	68ba      	ldr	r2, [r7, #8]
 8010dbe:	429a      	cmp	r2, r3
 8010dc0:	bf0c      	ite	eq
 8010dc2:	2301      	moveq	r3, #1
 8010dc4:	2300      	movne	r3, #0
 8010dc6:	b2db      	uxtb	r3, r3
 8010dc8:	461a      	mov	r2, r3
 8010dca:	79fb      	ldrb	r3, [r7, #7]
 8010dcc:	429a      	cmp	r2, r3
 8010dce:	d0a0      	beq.n	8010d12 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010dd0:	2300      	movs	r3, #0
}
 8010dd2:	4618      	mov	r0, r3
 8010dd4:	3710      	adds	r7, #16
 8010dd6:	46bd      	mov	sp, r7
 8010dd8:	bd80      	pop	{r7, pc}

08010dda <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8010dda:	b480      	push	{r7}
 8010ddc:	b095      	sub	sp, #84	@ 0x54
 8010dde:	af00      	add	r7, sp, #0
 8010de0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8010de2:	687b      	ldr	r3, [r7, #4]
 8010de4:	681b      	ldr	r3, [r3, #0]
 8010de6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010de8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010dea:	e853 3f00 	ldrex	r3, [r3]
 8010dee:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8010df0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010df2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010df6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010df8:	687b      	ldr	r3, [r7, #4]
 8010dfa:	681b      	ldr	r3, [r3, #0]
 8010dfc:	461a      	mov	r2, r3
 8010dfe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010e00:	643b      	str	r3, [r7, #64]	@ 0x40
 8010e02:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e04:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8010e06:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010e08:	e841 2300 	strex	r3, r2, [r1]
 8010e0c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010e0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e10:	2b00      	cmp	r3, #0
 8010e12:	d1e6      	bne.n	8010de2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010e14:	687b      	ldr	r3, [r7, #4]
 8010e16:	681b      	ldr	r3, [r3, #0]
 8010e18:	3308      	adds	r3, #8
 8010e1a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010e1c:	6a3b      	ldr	r3, [r7, #32]
 8010e1e:	e853 3f00 	ldrex	r3, [r3]
 8010e22:	61fb      	str	r3, [r7, #28]
   return(result);
 8010e24:	69fb      	ldr	r3, [r7, #28]
 8010e26:	f023 0301 	bic.w	r3, r3, #1
 8010e2a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010e2c:	687b      	ldr	r3, [r7, #4]
 8010e2e:	681b      	ldr	r3, [r3, #0]
 8010e30:	3308      	adds	r3, #8
 8010e32:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010e34:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8010e36:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e38:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010e3a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010e3c:	e841 2300 	strex	r3, r2, [r1]
 8010e40:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010e42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010e44:	2b00      	cmp	r3, #0
 8010e46:	d1e5      	bne.n	8010e14 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010e48:	687b      	ldr	r3, [r7, #4]
 8010e4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8010e4c:	2b01      	cmp	r3, #1
 8010e4e:	d118      	bne.n	8010e82 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010e50:	687b      	ldr	r3, [r7, #4]
 8010e52:	681b      	ldr	r3, [r3, #0]
 8010e54:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010e56:	68fb      	ldr	r3, [r7, #12]
 8010e58:	e853 3f00 	ldrex	r3, [r3]
 8010e5c:	60bb      	str	r3, [r7, #8]
   return(result);
 8010e5e:	68bb      	ldr	r3, [r7, #8]
 8010e60:	f023 0310 	bic.w	r3, r3, #16
 8010e64:	647b      	str	r3, [r7, #68]	@ 0x44
 8010e66:	687b      	ldr	r3, [r7, #4]
 8010e68:	681b      	ldr	r3, [r3, #0]
 8010e6a:	461a      	mov	r2, r3
 8010e6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010e6e:	61bb      	str	r3, [r7, #24]
 8010e70:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e72:	6979      	ldr	r1, [r7, #20]
 8010e74:	69ba      	ldr	r2, [r7, #24]
 8010e76:	e841 2300 	strex	r3, r2, [r1]
 8010e7a:	613b      	str	r3, [r7, #16]
   return(result);
 8010e7c:	693b      	ldr	r3, [r7, #16]
 8010e7e:	2b00      	cmp	r3, #0
 8010e80:	d1e6      	bne.n	8010e50 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8010e82:	687b      	ldr	r3, [r7, #4]
 8010e84:	2220      	movs	r2, #32
 8010e86:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010e8a:	687b      	ldr	r3, [r7, #4]
 8010e8c:	2200      	movs	r2, #0
 8010e8e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8010e90:	687b      	ldr	r3, [r7, #4]
 8010e92:	2200      	movs	r2, #0
 8010e94:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8010e96:	bf00      	nop
 8010e98:	3754      	adds	r7, #84	@ 0x54
 8010e9a:	46bd      	mov	sp, r7
 8010e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ea0:	4770      	bx	lr
	...

08010ea4 <calloc>:
 8010ea4:	4b02      	ldr	r3, [pc, #8]	@ (8010eb0 <calloc+0xc>)
 8010ea6:	460a      	mov	r2, r1
 8010ea8:	4601      	mov	r1, r0
 8010eaa:	6818      	ldr	r0, [r3, #0]
 8010eac:	f000 b802 	b.w	8010eb4 <_calloc_r>
 8010eb0:	200000e8 	.word	0x200000e8

08010eb4 <_calloc_r>:
 8010eb4:	b570      	push	{r4, r5, r6, lr}
 8010eb6:	fba1 5402 	umull	r5, r4, r1, r2
 8010eba:	b934      	cbnz	r4, 8010eca <_calloc_r+0x16>
 8010ebc:	4629      	mov	r1, r5
 8010ebe:	f000 f83f 	bl	8010f40 <_malloc_r>
 8010ec2:	4606      	mov	r6, r0
 8010ec4:	b928      	cbnz	r0, 8010ed2 <_calloc_r+0x1e>
 8010ec6:	4630      	mov	r0, r6
 8010ec8:	bd70      	pop	{r4, r5, r6, pc}
 8010eca:	220c      	movs	r2, #12
 8010ecc:	6002      	str	r2, [r0, #0]
 8010ece:	2600      	movs	r6, #0
 8010ed0:	e7f9      	b.n	8010ec6 <_calloc_r+0x12>
 8010ed2:	462a      	mov	r2, r5
 8010ed4:	4621      	mov	r1, r4
 8010ed6:	f000 fafd 	bl	80114d4 <memset>
 8010eda:	e7f4      	b.n	8010ec6 <_calloc_r+0x12>

08010edc <malloc>:
 8010edc:	4b02      	ldr	r3, [pc, #8]	@ (8010ee8 <malloc+0xc>)
 8010ede:	4601      	mov	r1, r0
 8010ee0:	6818      	ldr	r0, [r3, #0]
 8010ee2:	f000 b82d 	b.w	8010f40 <_malloc_r>
 8010ee6:	bf00      	nop
 8010ee8:	200000e8 	.word	0x200000e8

08010eec <free>:
 8010eec:	4b02      	ldr	r3, [pc, #8]	@ (8010ef8 <free+0xc>)
 8010eee:	4601      	mov	r1, r0
 8010ef0:	6818      	ldr	r0, [r3, #0]
 8010ef2:	f000 bb89 	b.w	8011608 <_free_r>
 8010ef6:	bf00      	nop
 8010ef8:	200000e8 	.word	0x200000e8

08010efc <sbrk_aligned>:
 8010efc:	b570      	push	{r4, r5, r6, lr}
 8010efe:	4e0f      	ldr	r6, [pc, #60]	@ (8010f3c <sbrk_aligned+0x40>)
 8010f00:	460c      	mov	r4, r1
 8010f02:	6831      	ldr	r1, [r6, #0]
 8010f04:	4605      	mov	r5, r0
 8010f06:	b911      	cbnz	r1, 8010f0e <sbrk_aligned+0x12>
 8010f08:	f000 fb20 	bl	801154c <_sbrk_r>
 8010f0c:	6030      	str	r0, [r6, #0]
 8010f0e:	4621      	mov	r1, r4
 8010f10:	4628      	mov	r0, r5
 8010f12:	f000 fb1b 	bl	801154c <_sbrk_r>
 8010f16:	1c43      	adds	r3, r0, #1
 8010f18:	d103      	bne.n	8010f22 <sbrk_aligned+0x26>
 8010f1a:	f04f 34ff 	mov.w	r4, #4294967295
 8010f1e:	4620      	mov	r0, r4
 8010f20:	bd70      	pop	{r4, r5, r6, pc}
 8010f22:	1cc4      	adds	r4, r0, #3
 8010f24:	f024 0403 	bic.w	r4, r4, #3
 8010f28:	42a0      	cmp	r0, r4
 8010f2a:	d0f8      	beq.n	8010f1e <sbrk_aligned+0x22>
 8010f2c:	1a21      	subs	r1, r4, r0
 8010f2e:	4628      	mov	r0, r5
 8010f30:	f000 fb0c 	bl	801154c <_sbrk_r>
 8010f34:	3001      	adds	r0, #1
 8010f36:	d1f2      	bne.n	8010f1e <sbrk_aligned+0x22>
 8010f38:	e7ef      	b.n	8010f1a <sbrk_aligned+0x1e>
 8010f3a:	bf00      	nop
 8010f3c:	200033b0 	.word	0x200033b0

08010f40 <_malloc_r>:
 8010f40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010f44:	1ccd      	adds	r5, r1, #3
 8010f46:	f025 0503 	bic.w	r5, r5, #3
 8010f4a:	3508      	adds	r5, #8
 8010f4c:	2d0c      	cmp	r5, #12
 8010f4e:	bf38      	it	cc
 8010f50:	250c      	movcc	r5, #12
 8010f52:	2d00      	cmp	r5, #0
 8010f54:	4606      	mov	r6, r0
 8010f56:	db01      	blt.n	8010f5c <_malloc_r+0x1c>
 8010f58:	42a9      	cmp	r1, r5
 8010f5a:	d904      	bls.n	8010f66 <_malloc_r+0x26>
 8010f5c:	230c      	movs	r3, #12
 8010f5e:	6033      	str	r3, [r6, #0]
 8010f60:	2000      	movs	r0, #0
 8010f62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010f66:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801103c <_malloc_r+0xfc>
 8010f6a:	f000 f869 	bl	8011040 <__malloc_lock>
 8010f6e:	f8d8 3000 	ldr.w	r3, [r8]
 8010f72:	461c      	mov	r4, r3
 8010f74:	bb44      	cbnz	r4, 8010fc8 <_malloc_r+0x88>
 8010f76:	4629      	mov	r1, r5
 8010f78:	4630      	mov	r0, r6
 8010f7a:	f7ff ffbf 	bl	8010efc <sbrk_aligned>
 8010f7e:	1c43      	adds	r3, r0, #1
 8010f80:	4604      	mov	r4, r0
 8010f82:	d158      	bne.n	8011036 <_malloc_r+0xf6>
 8010f84:	f8d8 4000 	ldr.w	r4, [r8]
 8010f88:	4627      	mov	r7, r4
 8010f8a:	2f00      	cmp	r7, #0
 8010f8c:	d143      	bne.n	8011016 <_malloc_r+0xd6>
 8010f8e:	2c00      	cmp	r4, #0
 8010f90:	d04b      	beq.n	801102a <_malloc_r+0xea>
 8010f92:	6823      	ldr	r3, [r4, #0]
 8010f94:	4639      	mov	r1, r7
 8010f96:	4630      	mov	r0, r6
 8010f98:	eb04 0903 	add.w	r9, r4, r3
 8010f9c:	f000 fad6 	bl	801154c <_sbrk_r>
 8010fa0:	4581      	cmp	r9, r0
 8010fa2:	d142      	bne.n	801102a <_malloc_r+0xea>
 8010fa4:	6821      	ldr	r1, [r4, #0]
 8010fa6:	1a6d      	subs	r5, r5, r1
 8010fa8:	4629      	mov	r1, r5
 8010faa:	4630      	mov	r0, r6
 8010fac:	f7ff ffa6 	bl	8010efc <sbrk_aligned>
 8010fb0:	3001      	adds	r0, #1
 8010fb2:	d03a      	beq.n	801102a <_malloc_r+0xea>
 8010fb4:	6823      	ldr	r3, [r4, #0]
 8010fb6:	442b      	add	r3, r5
 8010fb8:	6023      	str	r3, [r4, #0]
 8010fba:	f8d8 3000 	ldr.w	r3, [r8]
 8010fbe:	685a      	ldr	r2, [r3, #4]
 8010fc0:	bb62      	cbnz	r2, 801101c <_malloc_r+0xdc>
 8010fc2:	f8c8 7000 	str.w	r7, [r8]
 8010fc6:	e00f      	b.n	8010fe8 <_malloc_r+0xa8>
 8010fc8:	6822      	ldr	r2, [r4, #0]
 8010fca:	1b52      	subs	r2, r2, r5
 8010fcc:	d420      	bmi.n	8011010 <_malloc_r+0xd0>
 8010fce:	2a0b      	cmp	r2, #11
 8010fd0:	d917      	bls.n	8011002 <_malloc_r+0xc2>
 8010fd2:	1961      	adds	r1, r4, r5
 8010fd4:	42a3      	cmp	r3, r4
 8010fd6:	6025      	str	r5, [r4, #0]
 8010fd8:	bf18      	it	ne
 8010fda:	6059      	strne	r1, [r3, #4]
 8010fdc:	6863      	ldr	r3, [r4, #4]
 8010fde:	bf08      	it	eq
 8010fe0:	f8c8 1000 	streq.w	r1, [r8]
 8010fe4:	5162      	str	r2, [r4, r5]
 8010fe6:	604b      	str	r3, [r1, #4]
 8010fe8:	4630      	mov	r0, r6
 8010fea:	f000 f82f 	bl	801104c <__malloc_unlock>
 8010fee:	f104 000b 	add.w	r0, r4, #11
 8010ff2:	1d23      	adds	r3, r4, #4
 8010ff4:	f020 0007 	bic.w	r0, r0, #7
 8010ff8:	1ac2      	subs	r2, r0, r3
 8010ffa:	bf1c      	itt	ne
 8010ffc:	1a1b      	subne	r3, r3, r0
 8010ffe:	50a3      	strne	r3, [r4, r2]
 8011000:	e7af      	b.n	8010f62 <_malloc_r+0x22>
 8011002:	6862      	ldr	r2, [r4, #4]
 8011004:	42a3      	cmp	r3, r4
 8011006:	bf0c      	ite	eq
 8011008:	f8c8 2000 	streq.w	r2, [r8]
 801100c:	605a      	strne	r2, [r3, #4]
 801100e:	e7eb      	b.n	8010fe8 <_malloc_r+0xa8>
 8011010:	4623      	mov	r3, r4
 8011012:	6864      	ldr	r4, [r4, #4]
 8011014:	e7ae      	b.n	8010f74 <_malloc_r+0x34>
 8011016:	463c      	mov	r4, r7
 8011018:	687f      	ldr	r7, [r7, #4]
 801101a:	e7b6      	b.n	8010f8a <_malloc_r+0x4a>
 801101c:	461a      	mov	r2, r3
 801101e:	685b      	ldr	r3, [r3, #4]
 8011020:	42a3      	cmp	r3, r4
 8011022:	d1fb      	bne.n	801101c <_malloc_r+0xdc>
 8011024:	2300      	movs	r3, #0
 8011026:	6053      	str	r3, [r2, #4]
 8011028:	e7de      	b.n	8010fe8 <_malloc_r+0xa8>
 801102a:	230c      	movs	r3, #12
 801102c:	6033      	str	r3, [r6, #0]
 801102e:	4630      	mov	r0, r6
 8011030:	f000 f80c 	bl	801104c <__malloc_unlock>
 8011034:	e794      	b.n	8010f60 <_malloc_r+0x20>
 8011036:	6005      	str	r5, [r0, #0]
 8011038:	e7d6      	b.n	8010fe8 <_malloc_r+0xa8>
 801103a:	bf00      	nop
 801103c:	200033b4 	.word	0x200033b4

08011040 <__malloc_lock>:
 8011040:	4801      	ldr	r0, [pc, #4]	@ (8011048 <__malloc_lock+0x8>)
 8011042:	f000 bad0 	b.w	80115e6 <__retarget_lock_acquire_recursive>
 8011046:	bf00      	nop
 8011048:	200034f8 	.word	0x200034f8

0801104c <__malloc_unlock>:
 801104c:	4801      	ldr	r0, [pc, #4]	@ (8011054 <__malloc_unlock+0x8>)
 801104e:	f000 bacb 	b.w	80115e8 <__retarget_lock_release_recursive>
 8011052:	bf00      	nop
 8011054:	200034f8 	.word	0x200034f8

08011058 <std>:
 8011058:	2300      	movs	r3, #0
 801105a:	b510      	push	{r4, lr}
 801105c:	4604      	mov	r4, r0
 801105e:	e9c0 3300 	strd	r3, r3, [r0]
 8011062:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011066:	6083      	str	r3, [r0, #8]
 8011068:	8181      	strh	r1, [r0, #12]
 801106a:	6643      	str	r3, [r0, #100]	@ 0x64
 801106c:	81c2      	strh	r2, [r0, #14]
 801106e:	6183      	str	r3, [r0, #24]
 8011070:	4619      	mov	r1, r3
 8011072:	2208      	movs	r2, #8
 8011074:	305c      	adds	r0, #92	@ 0x5c
 8011076:	f000 fa2d 	bl	80114d4 <memset>
 801107a:	4b0d      	ldr	r3, [pc, #52]	@ (80110b0 <std+0x58>)
 801107c:	6263      	str	r3, [r4, #36]	@ 0x24
 801107e:	4b0d      	ldr	r3, [pc, #52]	@ (80110b4 <std+0x5c>)
 8011080:	62a3      	str	r3, [r4, #40]	@ 0x28
 8011082:	4b0d      	ldr	r3, [pc, #52]	@ (80110b8 <std+0x60>)
 8011084:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8011086:	4b0d      	ldr	r3, [pc, #52]	@ (80110bc <std+0x64>)
 8011088:	6323      	str	r3, [r4, #48]	@ 0x30
 801108a:	4b0d      	ldr	r3, [pc, #52]	@ (80110c0 <std+0x68>)
 801108c:	6224      	str	r4, [r4, #32]
 801108e:	429c      	cmp	r4, r3
 8011090:	d006      	beq.n	80110a0 <std+0x48>
 8011092:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8011096:	4294      	cmp	r4, r2
 8011098:	d002      	beq.n	80110a0 <std+0x48>
 801109a:	33d0      	adds	r3, #208	@ 0xd0
 801109c:	429c      	cmp	r4, r3
 801109e:	d105      	bne.n	80110ac <std+0x54>
 80110a0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80110a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80110a8:	f000 ba9c 	b.w	80115e4 <__retarget_lock_init_recursive>
 80110ac:	bd10      	pop	{r4, pc}
 80110ae:	bf00      	nop
 80110b0:	080113d5 	.word	0x080113d5
 80110b4:	080113f7 	.word	0x080113f7
 80110b8:	0801142f 	.word	0x0801142f
 80110bc:	08011453 	.word	0x08011453
 80110c0:	200033b8 	.word	0x200033b8

080110c4 <stdio_exit_handler>:
 80110c4:	4a02      	ldr	r2, [pc, #8]	@ (80110d0 <stdio_exit_handler+0xc>)
 80110c6:	4903      	ldr	r1, [pc, #12]	@ (80110d4 <stdio_exit_handler+0x10>)
 80110c8:	4803      	ldr	r0, [pc, #12]	@ (80110d8 <stdio_exit_handler+0x14>)
 80110ca:	f000 b869 	b.w	80111a0 <_fwalk_sglue>
 80110ce:	bf00      	nop
 80110d0:	200000dc 	.word	0x200000dc
 80110d4:	08011ff1 	.word	0x08011ff1
 80110d8:	200000ec 	.word	0x200000ec

080110dc <cleanup_stdio>:
 80110dc:	6841      	ldr	r1, [r0, #4]
 80110de:	4b0c      	ldr	r3, [pc, #48]	@ (8011110 <cleanup_stdio+0x34>)
 80110e0:	4299      	cmp	r1, r3
 80110e2:	b510      	push	{r4, lr}
 80110e4:	4604      	mov	r4, r0
 80110e6:	d001      	beq.n	80110ec <cleanup_stdio+0x10>
 80110e8:	f000 ff82 	bl	8011ff0 <_fflush_r>
 80110ec:	68a1      	ldr	r1, [r4, #8]
 80110ee:	4b09      	ldr	r3, [pc, #36]	@ (8011114 <cleanup_stdio+0x38>)
 80110f0:	4299      	cmp	r1, r3
 80110f2:	d002      	beq.n	80110fa <cleanup_stdio+0x1e>
 80110f4:	4620      	mov	r0, r4
 80110f6:	f000 ff7b 	bl	8011ff0 <_fflush_r>
 80110fa:	68e1      	ldr	r1, [r4, #12]
 80110fc:	4b06      	ldr	r3, [pc, #24]	@ (8011118 <cleanup_stdio+0x3c>)
 80110fe:	4299      	cmp	r1, r3
 8011100:	d004      	beq.n	801110c <cleanup_stdio+0x30>
 8011102:	4620      	mov	r0, r4
 8011104:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011108:	f000 bf72 	b.w	8011ff0 <_fflush_r>
 801110c:	bd10      	pop	{r4, pc}
 801110e:	bf00      	nop
 8011110:	200033b8 	.word	0x200033b8
 8011114:	20003420 	.word	0x20003420
 8011118:	20003488 	.word	0x20003488

0801111c <global_stdio_init.part.0>:
 801111c:	b510      	push	{r4, lr}
 801111e:	4b0b      	ldr	r3, [pc, #44]	@ (801114c <global_stdio_init.part.0+0x30>)
 8011120:	4c0b      	ldr	r4, [pc, #44]	@ (8011150 <global_stdio_init.part.0+0x34>)
 8011122:	4a0c      	ldr	r2, [pc, #48]	@ (8011154 <global_stdio_init.part.0+0x38>)
 8011124:	601a      	str	r2, [r3, #0]
 8011126:	4620      	mov	r0, r4
 8011128:	2200      	movs	r2, #0
 801112a:	2104      	movs	r1, #4
 801112c:	f7ff ff94 	bl	8011058 <std>
 8011130:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8011134:	2201      	movs	r2, #1
 8011136:	2109      	movs	r1, #9
 8011138:	f7ff ff8e 	bl	8011058 <std>
 801113c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8011140:	2202      	movs	r2, #2
 8011142:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011146:	2112      	movs	r1, #18
 8011148:	f7ff bf86 	b.w	8011058 <std>
 801114c:	200034f0 	.word	0x200034f0
 8011150:	200033b8 	.word	0x200033b8
 8011154:	080110c5 	.word	0x080110c5

08011158 <__sfp_lock_acquire>:
 8011158:	4801      	ldr	r0, [pc, #4]	@ (8011160 <__sfp_lock_acquire+0x8>)
 801115a:	f000 ba44 	b.w	80115e6 <__retarget_lock_acquire_recursive>
 801115e:	bf00      	nop
 8011160:	200034f9 	.word	0x200034f9

08011164 <__sfp_lock_release>:
 8011164:	4801      	ldr	r0, [pc, #4]	@ (801116c <__sfp_lock_release+0x8>)
 8011166:	f000 ba3f 	b.w	80115e8 <__retarget_lock_release_recursive>
 801116a:	bf00      	nop
 801116c:	200034f9 	.word	0x200034f9

08011170 <__sinit>:
 8011170:	b510      	push	{r4, lr}
 8011172:	4604      	mov	r4, r0
 8011174:	f7ff fff0 	bl	8011158 <__sfp_lock_acquire>
 8011178:	6a23      	ldr	r3, [r4, #32]
 801117a:	b11b      	cbz	r3, 8011184 <__sinit+0x14>
 801117c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011180:	f7ff bff0 	b.w	8011164 <__sfp_lock_release>
 8011184:	4b04      	ldr	r3, [pc, #16]	@ (8011198 <__sinit+0x28>)
 8011186:	6223      	str	r3, [r4, #32]
 8011188:	4b04      	ldr	r3, [pc, #16]	@ (801119c <__sinit+0x2c>)
 801118a:	681b      	ldr	r3, [r3, #0]
 801118c:	2b00      	cmp	r3, #0
 801118e:	d1f5      	bne.n	801117c <__sinit+0xc>
 8011190:	f7ff ffc4 	bl	801111c <global_stdio_init.part.0>
 8011194:	e7f2      	b.n	801117c <__sinit+0xc>
 8011196:	bf00      	nop
 8011198:	080110dd 	.word	0x080110dd
 801119c:	200034f0 	.word	0x200034f0

080111a0 <_fwalk_sglue>:
 80111a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80111a4:	4607      	mov	r7, r0
 80111a6:	4688      	mov	r8, r1
 80111a8:	4614      	mov	r4, r2
 80111aa:	2600      	movs	r6, #0
 80111ac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80111b0:	f1b9 0901 	subs.w	r9, r9, #1
 80111b4:	d505      	bpl.n	80111c2 <_fwalk_sglue+0x22>
 80111b6:	6824      	ldr	r4, [r4, #0]
 80111b8:	2c00      	cmp	r4, #0
 80111ba:	d1f7      	bne.n	80111ac <_fwalk_sglue+0xc>
 80111bc:	4630      	mov	r0, r6
 80111be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80111c2:	89ab      	ldrh	r3, [r5, #12]
 80111c4:	2b01      	cmp	r3, #1
 80111c6:	d907      	bls.n	80111d8 <_fwalk_sglue+0x38>
 80111c8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80111cc:	3301      	adds	r3, #1
 80111ce:	d003      	beq.n	80111d8 <_fwalk_sglue+0x38>
 80111d0:	4629      	mov	r1, r5
 80111d2:	4638      	mov	r0, r7
 80111d4:	47c0      	blx	r8
 80111d6:	4306      	orrs	r6, r0
 80111d8:	3568      	adds	r5, #104	@ 0x68
 80111da:	e7e9      	b.n	80111b0 <_fwalk_sglue+0x10>

080111dc <iprintf>:
 80111dc:	b40f      	push	{r0, r1, r2, r3}
 80111de:	b507      	push	{r0, r1, r2, lr}
 80111e0:	4906      	ldr	r1, [pc, #24]	@ (80111fc <iprintf+0x20>)
 80111e2:	ab04      	add	r3, sp, #16
 80111e4:	6808      	ldr	r0, [r1, #0]
 80111e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80111ea:	6881      	ldr	r1, [r0, #8]
 80111ec:	9301      	str	r3, [sp, #4]
 80111ee:	f000 fbd7 	bl	80119a0 <_vfiprintf_r>
 80111f2:	b003      	add	sp, #12
 80111f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80111f8:	b004      	add	sp, #16
 80111fa:	4770      	bx	lr
 80111fc:	200000e8 	.word	0x200000e8

08011200 <setvbuf>:
 8011200:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011204:	461d      	mov	r5, r3
 8011206:	4b57      	ldr	r3, [pc, #348]	@ (8011364 <setvbuf+0x164>)
 8011208:	681f      	ldr	r7, [r3, #0]
 801120a:	4604      	mov	r4, r0
 801120c:	460e      	mov	r6, r1
 801120e:	4690      	mov	r8, r2
 8011210:	b127      	cbz	r7, 801121c <setvbuf+0x1c>
 8011212:	6a3b      	ldr	r3, [r7, #32]
 8011214:	b913      	cbnz	r3, 801121c <setvbuf+0x1c>
 8011216:	4638      	mov	r0, r7
 8011218:	f7ff ffaa 	bl	8011170 <__sinit>
 801121c:	f1b8 0f02 	cmp.w	r8, #2
 8011220:	d006      	beq.n	8011230 <setvbuf+0x30>
 8011222:	f1b8 0f01 	cmp.w	r8, #1
 8011226:	f200 809a 	bhi.w	801135e <setvbuf+0x15e>
 801122a:	2d00      	cmp	r5, #0
 801122c:	f2c0 8097 	blt.w	801135e <setvbuf+0x15e>
 8011230:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011232:	07d9      	lsls	r1, r3, #31
 8011234:	d405      	bmi.n	8011242 <setvbuf+0x42>
 8011236:	89a3      	ldrh	r3, [r4, #12]
 8011238:	059a      	lsls	r2, r3, #22
 801123a:	d402      	bmi.n	8011242 <setvbuf+0x42>
 801123c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801123e:	f000 f9d2 	bl	80115e6 <__retarget_lock_acquire_recursive>
 8011242:	4621      	mov	r1, r4
 8011244:	4638      	mov	r0, r7
 8011246:	f000 fed3 	bl	8011ff0 <_fflush_r>
 801124a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801124c:	b141      	cbz	r1, 8011260 <setvbuf+0x60>
 801124e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011252:	4299      	cmp	r1, r3
 8011254:	d002      	beq.n	801125c <setvbuf+0x5c>
 8011256:	4638      	mov	r0, r7
 8011258:	f000 f9d6 	bl	8011608 <_free_r>
 801125c:	2300      	movs	r3, #0
 801125e:	6363      	str	r3, [r4, #52]	@ 0x34
 8011260:	2300      	movs	r3, #0
 8011262:	61a3      	str	r3, [r4, #24]
 8011264:	6063      	str	r3, [r4, #4]
 8011266:	89a3      	ldrh	r3, [r4, #12]
 8011268:	061b      	lsls	r3, r3, #24
 801126a:	d503      	bpl.n	8011274 <setvbuf+0x74>
 801126c:	6921      	ldr	r1, [r4, #16]
 801126e:	4638      	mov	r0, r7
 8011270:	f000 f9ca 	bl	8011608 <_free_r>
 8011274:	89a3      	ldrh	r3, [r4, #12]
 8011276:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 801127a:	f023 0303 	bic.w	r3, r3, #3
 801127e:	f1b8 0f02 	cmp.w	r8, #2
 8011282:	81a3      	strh	r3, [r4, #12]
 8011284:	d061      	beq.n	801134a <setvbuf+0x14a>
 8011286:	ab01      	add	r3, sp, #4
 8011288:	466a      	mov	r2, sp
 801128a:	4621      	mov	r1, r4
 801128c:	4638      	mov	r0, r7
 801128e:	f000 fed7 	bl	8012040 <__swhatbuf_r>
 8011292:	89a3      	ldrh	r3, [r4, #12]
 8011294:	4318      	orrs	r0, r3
 8011296:	81a0      	strh	r0, [r4, #12]
 8011298:	bb2d      	cbnz	r5, 80112e6 <setvbuf+0xe6>
 801129a:	9d00      	ldr	r5, [sp, #0]
 801129c:	4628      	mov	r0, r5
 801129e:	f7ff fe1d 	bl	8010edc <malloc>
 80112a2:	4606      	mov	r6, r0
 80112a4:	2800      	cmp	r0, #0
 80112a6:	d152      	bne.n	801134e <setvbuf+0x14e>
 80112a8:	f8dd 9000 	ldr.w	r9, [sp]
 80112ac:	45a9      	cmp	r9, r5
 80112ae:	d140      	bne.n	8011332 <setvbuf+0x132>
 80112b0:	f04f 35ff 	mov.w	r5, #4294967295
 80112b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80112b8:	f043 0202 	orr.w	r2, r3, #2
 80112bc:	81a2      	strh	r2, [r4, #12]
 80112be:	2200      	movs	r2, #0
 80112c0:	60a2      	str	r2, [r4, #8]
 80112c2:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 80112c6:	6022      	str	r2, [r4, #0]
 80112c8:	6122      	str	r2, [r4, #16]
 80112ca:	2201      	movs	r2, #1
 80112cc:	6162      	str	r2, [r4, #20]
 80112ce:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80112d0:	07d6      	lsls	r6, r2, #31
 80112d2:	d404      	bmi.n	80112de <setvbuf+0xde>
 80112d4:	0598      	lsls	r0, r3, #22
 80112d6:	d402      	bmi.n	80112de <setvbuf+0xde>
 80112d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80112da:	f000 f985 	bl	80115e8 <__retarget_lock_release_recursive>
 80112de:	4628      	mov	r0, r5
 80112e0:	b003      	add	sp, #12
 80112e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80112e6:	2e00      	cmp	r6, #0
 80112e8:	d0d8      	beq.n	801129c <setvbuf+0x9c>
 80112ea:	6a3b      	ldr	r3, [r7, #32]
 80112ec:	b913      	cbnz	r3, 80112f4 <setvbuf+0xf4>
 80112ee:	4638      	mov	r0, r7
 80112f0:	f7ff ff3e 	bl	8011170 <__sinit>
 80112f4:	f1b8 0f01 	cmp.w	r8, #1
 80112f8:	bf08      	it	eq
 80112fa:	89a3      	ldrheq	r3, [r4, #12]
 80112fc:	6026      	str	r6, [r4, #0]
 80112fe:	bf04      	itt	eq
 8011300:	f043 0301 	orreq.w	r3, r3, #1
 8011304:	81a3      	strheq	r3, [r4, #12]
 8011306:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801130a:	f013 0208 	ands.w	r2, r3, #8
 801130e:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8011312:	d01e      	beq.n	8011352 <setvbuf+0x152>
 8011314:	07d9      	lsls	r1, r3, #31
 8011316:	bf41      	itttt	mi
 8011318:	2200      	movmi	r2, #0
 801131a:	426d      	negmi	r5, r5
 801131c:	60a2      	strmi	r2, [r4, #8]
 801131e:	61a5      	strmi	r5, [r4, #24]
 8011320:	bf58      	it	pl
 8011322:	60a5      	strpl	r5, [r4, #8]
 8011324:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8011326:	07d2      	lsls	r2, r2, #31
 8011328:	d401      	bmi.n	801132e <setvbuf+0x12e>
 801132a:	059b      	lsls	r3, r3, #22
 801132c:	d513      	bpl.n	8011356 <setvbuf+0x156>
 801132e:	2500      	movs	r5, #0
 8011330:	e7d5      	b.n	80112de <setvbuf+0xde>
 8011332:	4648      	mov	r0, r9
 8011334:	f7ff fdd2 	bl	8010edc <malloc>
 8011338:	4606      	mov	r6, r0
 801133a:	2800      	cmp	r0, #0
 801133c:	d0b8      	beq.n	80112b0 <setvbuf+0xb0>
 801133e:	89a3      	ldrh	r3, [r4, #12]
 8011340:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011344:	81a3      	strh	r3, [r4, #12]
 8011346:	464d      	mov	r5, r9
 8011348:	e7cf      	b.n	80112ea <setvbuf+0xea>
 801134a:	2500      	movs	r5, #0
 801134c:	e7b2      	b.n	80112b4 <setvbuf+0xb4>
 801134e:	46a9      	mov	r9, r5
 8011350:	e7f5      	b.n	801133e <setvbuf+0x13e>
 8011352:	60a2      	str	r2, [r4, #8]
 8011354:	e7e6      	b.n	8011324 <setvbuf+0x124>
 8011356:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011358:	f000 f946 	bl	80115e8 <__retarget_lock_release_recursive>
 801135c:	e7e7      	b.n	801132e <setvbuf+0x12e>
 801135e:	f04f 35ff 	mov.w	r5, #4294967295
 8011362:	e7bc      	b.n	80112de <setvbuf+0xde>
 8011364:	200000e8 	.word	0x200000e8

08011368 <sniprintf>:
 8011368:	b40c      	push	{r2, r3}
 801136a:	b530      	push	{r4, r5, lr}
 801136c:	4b18      	ldr	r3, [pc, #96]	@ (80113d0 <sniprintf+0x68>)
 801136e:	1e0c      	subs	r4, r1, #0
 8011370:	681d      	ldr	r5, [r3, #0]
 8011372:	b09d      	sub	sp, #116	@ 0x74
 8011374:	da08      	bge.n	8011388 <sniprintf+0x20>
 8011376:	238b      	movs	r3, #139	@ 0x8b
 8011378:	602b      	str	r3, [r5, #0]
 801137a:	f04f 30ff 	mov.w	r0, #4294967295
 801137e:	b01d      	add	sp, #116	@ 0x74
 8011380:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011384:	b002      	add	sp, #8
 8011386:	4770      	bx	lr
 8011388:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801138c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8011390:	f04f 0300 	mov.w	r3, #0
 8011394:	931b      	str	r3, [sp, #108]	@ 0x6c
 8011396:	bf14      	ite	ne
 8011398:	f104 33ff 	addne.w	r3, r4, #4294967295
 801139c:	4623      	moveq	r3, r4
 801139e:	9304      	str	r3, [sp, #16]
 80113a0:	9307      	str	r3, [sp, #28]
 80113a2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80113a6:	9002      	str	r0, [sp, #8]
 80113a8:	9006      	str	r0, [sp, #24]
 80113aa:	f8ad 3016 	strh.w	r3, [sp, #22]
 80113ae:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80113b0:	ab21      	add	r3, sp, #132	@ 0x84
 80113b2:	a902      	add	r1, sp, #8
 80113b4:	4628      	mov	r0, r5
 80113b6:	9301      	str	r3, [sp, #4]
 80113b8:	f000 f9cc 	bl	8011754 <_svfiprintf_r>
 80113bc:	1c43      	adds	r3, r0, #1
 80113be:	bfbc      	itt	lt
 80113c0:	238b      	movlt	r3, #139	@ 0x8b
 80113c2:	602b      	strlt	r3, [r5, #0]
 80113c4:	2c00      	cmp	r4, #0
 80113c6:	d0da      	beq.n	801137e <sniprintf+0x16>
 80113c8:	9b02      	ldr	r3, [sp, #8]
 80113ca:	2200      	movs	r2, #0
 80113cc:	701a      	strb	r2, [r3, #0]
 80113ce:	e7d6      	b.n	801137e <sniprintf+0x16>
 80113d0:	200000e8 	.word	0x200000e8

080113d4 <__sread>:
 80113d4:	b510      	push	{r4, lr}
 80113d6:	460c      	mov	r4, r1
 80113d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80113dc:	f000 f8a4 	bl	8011528 <_read_r>
 80113e0:	2800      	cmp	r0, #0
 80113e2:	bfab      	itete	ge
 80113e4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80113e6:	89a3      	ldrhlt	r3, [r4, #12]
 80113e8:	181b      	addge	r3, r3, r0
 80113ea:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80113ee:	bfac      	ite	ge
 80113f0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80113f2:	81a3      	strhlt	r3, [r4, #12]
 80113f4:	bd10      	pop	{r4, pc}

080113f6 <__swrite>:
 80113f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80113fa:	461f      	mov	r7, r3
 80113fc:	898b      	ldrh	r3, [r1, #12]
 80113fe:	05db      	lsls	r3, r3, #23
 8011400:	4605      	mov	r5, r0
 8011402:	460c      	mov	r4, r1
 8011404:	4616      	mov	r6, r2
 8011406:	d505      	bpl.n	8011414 <__swrite+0x1e>
 8011408:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801140c:	2302      	movs	r3, #2
 801140e:	2200      	movs	r2, #0
 8011410:	f000 f878 	bl	8011504 <_lseek_r>
 8011414:	89a3      	ldrh	r3, [r4, #12]
 8011416:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801141a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801141e:	81a3      	strh	r3, [r4, #12]
 8011420:	4632      	mov	r2, r6
 8011422:	463b      	mov	r3, r7
 8011424:	4628      	mov	r0, r5
 8011426:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801142a:	f000 b89f 	b.w	801156c <_write_r>

0801142e <__sseek>:
 801142e:	b510      	push	{r4, lr}
 8011430:	460c      	mov	r4, r1
 8011432:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011436:	f000 f865 	bl	8011504 <_lseek_r>
 801143a:	1c43      	adds	r3, r0, #1
 801143c:	89a3      	ldrh	r3, [r4, #12]
 801143e:	bf15      	itete	ne
 8011440:	6560      	strne	r0, [r4, #84]	@ 0x54
 8011442:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8011446:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801144a:	81a3      	strheq	r3, [r4, #12]
 801144c:	bf18      	it	ne
 801144e:	81a3      	strhne	r3, [r4, #12]
 8011450:	bd10      	pop	{r4, pc}

08011452 <__sclose>:
 8011452:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011456:	f000 b845 	b.w	80114e4 <_close_r>

0801145a <_vsniprintf_r>:
 801145a:	b530      	push	{r4, r5, lr}
 801145c:	4614      	mov	r4, r2
 801145e:	2c00      	cmp	r4, #0
 8011460:	b09b      	sub	sp, #108	@ 0x6c
 8011462:	4605      	mov	r5, r0
 8011464:	461a      	mov	r2, r3
 8011466:	da05      	bge.n	8011474 <_vsniprintf_r+0x1a>
 8011468:	238b      	movs	r3, #139	@ 0x8b
 801146a:	6003      	str	r3, [r0, #0]
 801146c:	f04f 30ff 	mov.w	r0, #4294967295
 8011470:	b01b      	add	sp, #108	@ 0x6c
 8011472:	bd30      	pop	{r4, r5, pc}
 8011474:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8011478:	f8ad 300c 	strh.w	r3, [sp, #12]
 801147c:	f04f 0300 	mov.w	r3, #0
 8011480:	9319      	str	r3, [sp, #100]	@ 0x64
 8011482:	bf14      	ite	ne
 8011484:	f104 33ff 	addne.w	r3, r4, #4294967295
 8011488:	4623      	moveq	r3, r4
 801148a:	9302      	str	r3, [sp, #8]
 801148c:	9305      	str	r3, [sp, #20]
 801148e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8011492:	9100      	str	r1, [sp, #0]
 8011494:	9104      	str	r1, [sp, #16]
 8011496:	f8ad 300e 	strh.w	r3, [sp, #14]
 801149a:	4669      	mov	r1, sp
 801149c:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 801149e:	f000 f959 	bl	8011754 <_svfiprintf_r>
 80114a2:	1c43      	adds	r3, r0, #1
 80114a4:	bfbc      	itt	lt
 80114a6:	238b      	movlt	r3, #139	@ 0x8b
 80114a8:	602b      	strlt	r3, [r5, #0]
 80114aa:	2c00      	cmp	r4, #0
 80114ac:	d0e0      	beq.n	8011470 <_vsniprintf_r+0x16>
 80114ae:	9b00      	ldr	r3, [sp, #0]
 80114b0:	2200      	movs	r2, #0
 80114b2:	701a      	strb	r2, [r3, #0]
 80114b4:	e7dc      	b.n	8011470 <_vsniprintf_r+0x16>
	...

080114b8 <vsniprintf>:
 80114b8:	b507      	push	{r0, r1, r2, lr}
 80114ba:	9300      	str	r3, [sp, #0]
 80114bc:	4613      	mov	r3, r2
 80114be:	460a      	mov	r2, r1
 80114c0:	4601      	mov	r1, r0
 80114c2:	4803      	ldr	r0, [pc, #12]	@ (80114d0 <vsniprintf+0x18>)
 80114c4:	6800      	ldr	r0, [r0, #0]
 80114c6:	f7ff ffc8 	bl	801145a <_vsniprintf_r>
 80114ca:	b003      	add	sp, #12
 80114cc:	f85d fb04 	ldr.w	pc, [sp], #4
 80114d0:	200000e8 	.word	0x200000e8

080114d4 <memset>:
 80114d4:	4402      	add	r2, r0
 80114d6:	4603      	mov	r3, r0
 80114d8:	4293      	cmp	r3, r2
 80114da:	d100      	bne.n	80114de <memset+0xa>
 80114dc:	4770      	bx	lr
 80114de:	f803 1b01 	strb.w	r1, [r3], #1
 80114e2:	e7f9      	b.n	80114d8 <memset+0x4>

080114e4 <_close_r>:
 80114e4:	b538      	push	{r3, r4, r5, lr}
 80114e6:	4d06      	ldr	r5, [pc, #24]	@ (8011500 <_close_r+0x1c>)
 80114e8:	2300      	movs	r3, #0
 80114ea:	4604      	mov	r4, r0
 80114ec:	4608      	mov	r0, r1
 80114ee:	602b      	str	r3, [r5, #0]
 80114f0:	f7f6 fd82 	bl	8007ff8 <_close>
 80114f4:	1c43      	adds	r3, r0, #1
 80114f6:	d102      	bne.n	80114fe <_close_r+0x1a>
 80114f8:	682b      	ldr	r3, [r5, #0]
 80114fa:	b103      	cbz	r3, 80114fe <_close_r+0x1a>
 80114fc:	6023      	str	r3, [r4, #0]
 80114fe:	bd38      	pop	{r3, r4, r5, pc}
 8011500:	200034f4 	.word	0x200034f4

08011504 <_lseek_r>:
 8011504:	b538      	push	{r3, r4, r5, lr}
 8011506:	4d07      	ldr	r5, [pc, #28]	@ (8011524 <_lseek_r+0x20>)
 8011508:	4604      	mov	r4, r0
 801150a:	4608      	mov	r0, r1
 801150c:	4611      	mov	r1, r2
 801150e:	2200      	movs	r2, #0
 8011510:	602a      	str	r2, [r5, #0]
 8011512:	461a      	mov	r2, r3
 8011514:	f7f6 fd97 	bl	8008046 <_lseek>
 8011518:	1c43      	adds	r3, r0, #1
 801151a:	d102      	bne.n	8011522 <_lseek_r+0x1e>
 801151c:	682b      	ldr	r3, [r5, #0]
 801151e:	b103      	cbz	r3, 8011522 <_lseek_r+0x1e>
 8011520:	6023      	str	r3, [r4, #0]
 8011522:	bd38      	pop	{r3, r4, r5, pc}
 8011524:	200034f4 	.word	0x200034f4

08011528 <_read_r>:
 8011528:	b538      	push	{r3, r4, r5, lr}
 801152a:	4d07      	ldr	r5, [pc, #28]	@ (8011548 <_read_r+0x20>)
 801152c:	4604      	mov	r4, r0
 801152e:	4608      	mov	r0, r1
 8011530:	4611      	mov	r1, r2
 8011532:	2200      	movs	r2, #0
 8011534:	602a      	str	r2, [r5, #0]
 8011536:	461a      	mov	r2, r3
 8011538:	f7f6 fd41 	bl	8007fbe <_read>
 801153c:	1c43      	adds	r3, r0, #1
 801153e:	d102      	bne.n	8011546 <_read_r+0x1e>
 8011540:	682b      	ldr	r3, [r5, #0]
 8011542:	b103      	cbz	r3, 8011546 <_read_r+0x1e>
 8011544:	6023      	str	r3, [r4, #0]
 8011546:	bd38      	pop	{r3, r4, r5, pc}
 8011548:	200034f4 	.word	0x200034f4

0801154c <_sbrk_r>:
 801154c:	b538      	push	{r3, r4, r5, lr}
 801154e:	4d06      	ldr	r5, [pc, #24]	@ (8011568 <_sbrk_r+0x1c>)
 8011550:	2300      	movs	r3, #0
 8011552:	4604      	mov	r4, r0
 8011554:	4608      	mov	r0, r1
 8011556:	602b      	str	r3, [r5, #0]
 8011558:	f7f6 fd82 	bl	8008060 <_sbrk>
 801155c:	1c43      	adds	r3, r0, #1
 801155e:	d102      	bne.n	8011566 <_sbrk_r+0x1a>
 8011560:	682b      	ldr	r3, [r5, #0]
 8011562:	b103      	cbz	r3, 8011566 <_sbrk_r+0x1a>
 8011564:	6023      	str	r3, [r4, #0]
 8011566:	bd38      	pop	{r3, r4, r5, pc}
 8011568:	200034f4 	.word	0x200034f4

0801156c <_write_r>:
 801156c:	b538      	push	{r3, r4, r5, lr}
 801156e:	4d07      	ldr	r5, [pc, #28]	@ (801158c <_write_r+0x20>)
 8011570:	4604      	mov	r4, r0
 8011572:	4608      	mov	r0, r1
 8011574:	4611      	mov	r1, r2
 8011576:	2200      	movs	r2, #0
 8011578:	602a      	str	r2, [r5, #0]
 801157a:	461a      	mov	r2, r3
 801157c:	f7f1 fa6e 	bl	8002a5c <_write>
 8011580:	1c43      	adds	r3, r0, #1
 8011582:	d102      	bne.n	801158a <_write_r+0x1e>
 8011584:	682b      	ldr	r3, [r5, #0]
 8011586:	b103      	cbz	r3, 801158a <_write_r+0x1e>
 8011588:	6023      	str	r3, [r4, #0]
 801158a:	bd38      	pop	{r3, r4, r5, pc}
 801158c:	200034f4 	.word	0x200034f4

08011590 <__errno>:
 8011590:	4b01      	ldr	r3, [pc, #4]	@ (8011598 <__errno+0x8>)
 8011592:	6818      	ldr	r0, [r3, #0]
 8011594:	4770      	bx	lr
 8011596:	bf00      	nop
 8011598:	200000e8 	.word	0x200000e8

0801159c <__libc_init_array>:
 801159c:	b570      	push	{r4, r5, r6, lr}
 801159e:	4d0d      	ldr	r5, [pc, #52]	@ (80115d4 <__libc_init_array+0x38>)
 80115a0:	4c0d      	ldr	r4, [pc, #52]	@ (80115d8 <__libc_init_array+0x3c>)
 80115a2:	1b64      	subs	r4, r4, r5
 80115a4:	10a4      	asrs	r4, r4, #2
 80115a6:	2600      	movs	r6, #0
 80115a8:	42a6      	cmp	r6, r4
 80115aa:	d109      	bne.n	80115c0 <__libc_init_array+0x24>
 80115ac:	4d0b      	ldr	r5, [pc, #44]	@ (80115dc <__libc_init_array+0x40>)
 80115ae:	4c0c      	ldr	r4, [pc, #48]	@ (80115e0 <__libc_init_array+0x44>)
 80115b0:	f000 feae 	bl	8012310 <_init>
 80115b4:	1b64      	subs	r4, r4, r5
 80115b6:	10a4      	asrs	r4, r4, #2
 80115b8:	2600      	movs	r6, #0
 80115ba:	42a6      	cmp	r6, r4
 80115bc:	d105      	bne.n	80115ca <__libc_init_array+0x2e>
 80115be:	bd70      	pop	{r4, r5, r6, pc}
 80115c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80115c4:	4798      	blx	r3
 80115c6:	3601      	adds	r6, #1
 80115c8:	e7ee      	b.n	80115a8 <__libc_init_array+0xc>
 80115ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80115ce:	4798      	blx	r3
 80115d0:	3601      	adds	r6, #1
 80115d2:	e7f2      	b.n	80115ba <__libc_init_array+0x1e>
 80115d4:	08012d98 	.word	0x08012d98
 80115d8:	08012d98 	.word	0x08012d98
 80115dc:	08012d98 	.word	0x08012d98
 80115e0:	08012d9c 	.word	0x08012d9c

080115e4 <__retarget_lock_init_recursive>:
 80115e4:	4770      	bx	lr

080115e6 <__retarget_lock_acquire_recursive>:
 80115e6:	4770      	bx	lr

080115e8 <__retarget_lock_release_recursive>:
 80115e8:	4770      	bx	lr

080115ea <memcpy>:
 80115ea:	440a      	add	r2, r1
 80115ec:	4291      	cmp	r1, r2
 80115ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80115f2:	d100      	bne.n	80115f6 <memcpy+0xc>
 80115f4:	4770      	bx	lr
 80115f6:	b510      	push	{r4, lr}
 80115f8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80115fc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011600:	4291      	cmp	r1, r2
 8011602:	d1f9      	bne.n	80115f8 <memcpy+0xe>
 8011604:	bd10      	pop	{r4, pc}
	...

08011608 <_free_r>:
 8011608:	b538      	push	{r3, r4, r5, lr}
 801160a:	4605      	mov	r5, r0
 801160c:	2900      	cmp	r1, #0
 801160e:	d041      	beq.n	8011694 <_free_r+0x8c>
 8011610:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011614:	1f0c      	subs	r4, r1, #4
 8011616:	2b00      	cmp	r3, #0
 8011618:	bfb8      	it	lt
 801161a:	18e4      	addlt	r4, r4, r3
 801161c:	f7ff fd10 	bl	8011040 <__malloc_lock>
 8011620:	4a1d      	ldr	r2, [pc, #116]	@ (8011698 <_free_r+0x90>)
 8011622:	6813      	ldr	r3, [r2, #0]
 8011624:	b933      	cbnz	r3, 8011634 <_free_r+0x2c>
 8011626:	6063      	str	r3, [r4, #4]
 8011628:	6014      	str	r4, [r2, #0]
 801162a:	4628      	mov	r0, r5
 801162c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011630:	f7ff bd0c 	b.w	801104c <__malloc_unlock>
 8011634:	42a3      	cmp	r3, r4
 8011636:	d908      	bls.n	801164a <_free_r+0x42>
 8011638:	6820      	ldr	r0, [r4, #0]
 801163a:	1821      	adds	r1, r4, r0
 801163c:	428b      	cmp	r3, r1
 801163e:	bf01      	itttt	eq
 8011640:	6819      	ldreq	r1, [r3, #0]
 8011642:	685b      	ldreq	r3, [r3, #4]
 8011644:	1809      	addeq	r1, r1, r0
 8011646:	6021      	streq	r1, [r4, #0]
 8011648:	e7ed      	b.n	8011626 <_free_r+0x1e>
 801164a:	461a      	mov	r2, r3
 801164c:	685b      	ldr	r3, [r3, #4]
 801164e:	b10b      	cbz	r3, 8011654 <_free_r+0x4c>
 8011650:	42a3      	cmp	r3, r4
 8011652:	d9fa      	bls.n	801164a <_free_r+0x42>
 8011654:	6811      	ldr	r1, [r2, #0]
 8011656:	1850      	adds	r0, r2, r1
 8011658:	42a0      	cmp	r0, r4
 801165a:	d10b      	bne.n	8011674 <_free_r+0x6c>
 801165c:	6820      	ldr	r0, [r4, #0]
 801165e:	4401      	add	r1, r0
 8011660:	1850      	adds	r0, r2, r1
 8011662:	4283      	cmp	r3, r0
 8011664:	6011      	str	r1, [r2, #0]
 8011666:	d1e0      	bne.n	801162a <_free_r+0x22>
 8011668:	6818      	ldr	r0, [r3, #0]
 801166a:	685b      	ldr	r3, [r3, #4]
 801166c:	6053      	str	r3, [r2, #4]
 801166e:	4408      	add	r0, r1
 8011670:	6010      	str	r0, [r2, #0]
 8011672:	e7da      	b.n	801162a <_free_r+0x22>
 8011674:	d902      	bls.n	801167c <_free_r+0x74>
 8011676:	230c      	movs	r3, #12
 8011678:	602b      	str	r3, [r5, #0]
 801167a:	e7d6      	b.n	801162a <_free_r+0x22>
 801167c:	6820      	ldr	r0, [r4, #0]
 801167e:	1821      	adds	r1, r4, r0
 8011680:	428b      	cmp	r3, r1
 8011682:	bf04      	itt	eq
 8011684:	6819      	ldreq	r1, [r3, #0]
 8011686:	685b      	ldreq	r3, [r3, #4]
 8011688:	6063      	str	r3, [r4, #4]
 801168a:	bf04      	itt	eq
 801168c:	1809      	addeq	r1, r1, r0
 801168e:	6021      	streq	r1, [r4, #0]
 8011690:	6054      	str	r4, [r2, #4]
 8011692:	e7ca      	b.n	801162a <_free_r+0x22>
 8011694:	bd38      	pop	{r3, r4, r5, pc}
 8011696:	bf00      	nop
 8011698:	200033b4 	.word	0x200033b4

0801169c <__ssputs_r>:
 801169c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80116a0:	688e      	ldr	r6, [r1, #8]
 80116a2:	461f      	mov	r7, r3
 80116a4:	42be      	cmp	r6, r7
 80116a6:	680b      	ldr	r3, [r1, #0]
 80116a8:	4682      	mov	sl, r0
 80116aa:	460c      	mov	r4, r1
 80116ac:	4690      	mov	r8, r2
 80116ae:	d82d      	bhi.n	801170c <__ssputs_r+0x70>
 80116b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80116b4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80116b8:	d026      	beq.n	8011708 <__ssputs_r+0x6c>
 80116ba:	6965      	ldr	r5, [r4, #20]
 80116bc:	6909      	ldr	r1, [r1, #16]
 80116be:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80116c2:	eba3 0901 	sub.w	r9, r3, r1
 80116c6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80116ca:	1c7b      	adds	r3, r7, #1
 80116cc:	444b      	add	r3, r9
 80116ce:	106d      	asrs	r5, r5, #1
 80116d0:	429d      	cmp	r5, r3
 80116d2:	bf38      	it	cc
 80116d4:	461d      	movcc	r5, r3
 80116d6:	0553      	lsls	r3, r2, #21
 80116d8:	d527      	bpl.n	801172a <__ssputs_r+0x8e>
 80116da:	4629      	mov	r1, r5
 80116dc:	f7ff fc30 	bl	8010f40 <_malloc_r>
 80116e0:	4606      	mov	r6, r0
 80116e2:	b360      	cbz	r0, 801173e <__ssputs_r+0xa2>
 80116e4:	6921      	ldr	r1, [r4, #16]
 80116e6:	464a      	mov	r2, r9
 80116e8:	f7ff ff7f 	bl	80115ea <memcpy>
 80116ec:	89a3      	ldrh	r3, [r4, #12]
 80116ee:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80116f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80116f6:	81a3      	strh	r3, [r4, #12]
 80116f8:	6126      	str	r6, [r4, #16]
 80116fa:	6165      	str	r5, [r4, #20]
 80116fc:	444e      	add	r6, r9
 80116fe:	eba5 0509 	sub.w	r5, r5, r9
 8011702:	6026      	str	r6, [r4, #0]
 8011704:	60a5      	str	r5, [r4, #8]
 8011706:	463e      	mov	r6, r7
 8011708:	42be      	cmp	r6, r7
 801170a:	d900      	bls.n	801170e <__ssputs_r+0x72>
 801170c:	463e      	mov	r6, r7
 801170e:	6820      	ldr	r0, [r4, #0]
 8011710:	4632      	mov	r2, r6
 8011712:	4641      	mov	r1, r8
 8011714:	f000 fd8a 	bl	801222c <memmove>
 8011718:	68a3      	ldr	r3, [r4, #8]
 801171a:	1b9b      	subs	r3, r3, r6
 801171c:	60a3      	str	r3, [r4, #8]
 801171e:	6823      	ldr	r3, [r4, #0]
 8011720:	4433      	add	r3, r6
 8011722:	6023      	str	r3, [r4, #0]
 8011724:	2000      	movs	r0, #0
 8011726:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801172a:	462a      	mov	r2, r5
 801172c:	f000 fdba 	bl	80122a4 <_realloc_r>
 8011730:	4606      	mov	r6, r0
 8011732:	2800      	cmp	r0, #0
 8011734:	d1e0      	bne.n	80116f8 <__ssputs_r+0x5c>
 8011736:	6921      	ldr	r1, [r4, #16]
 8011738:	4650      	mov	r0, sl
 801173a:	f7ff ff65 	bl	8011608 <_free_r>
 801173e:	230c      	movs	r3, #12
 8011740:	f8ca 3000 	str.w	r3, [sl]
 8011744:	89a3      	ldrh	r3, [r4, #12]
 8011746:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801174a:	81a3      	strh	r3, [r4, #12]
 801174c:	f04f 30ff 	mov.w	r0, #4294967295
 8011750:	e7e9      	b.n	8011726 <__ssputs_r+0x8a>
	...

08011754 <_svfiprintf_r>:
 8011754:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011758:	4698      	mov	r8, r3
 801175a:	898b      	ldrh	r3, [r1, #12]
 801175c:	061b      	lsls	r3, r3, #24
 801175e:	b09d      	sub	sp, #116	@ 0x74
 8011760:	4607      	mov	r7, r0
 8011762:	460d      	mov	r5, r1
 8011764:	4614      	mov	r4, r2
 8011766:	d510      	bpl.n	801178a <_svfiprintf_r+0x36>
 8011768:	690b      	ldr	r3, [r1, #16]
 801176a:	b973      	cbnz	r3, 801178a <_svfiprintf_r+0x36>
 801176c:	2140      	movs	r1, #64	@ 0x40
 801176e:	f7ff fbe7 	bl	8010f40 <_malloc_r>
 8011772:	6028      	str	r0, [r5, #0]
 8011774:	6128      	str	r0, [r5, #16]
 8011776:	b930      	cbnz	r0, 8011786 <_svfiprintf_r+0x32>
 8011778:	230c      	movs	r3, #12
 801177a:	603b      	str	r3, [r7, #0]
 801177c:	f04f 30ff 	mov.w	r0, #4294967295
 8011780:	b01d      	add	sp, #116	@ 0x74
 8011782:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011786:	2340      	movs	r3, #64	@ 0x40
 8011788:	616b      	str	r3, [r5, #20]
 801178a:	2300      	movs	r3, #0
 801178c:	9309      	str	r3, [sp, #36]	@ 0x24
 801178e:	2320      	movs	r3, #32
 8011790:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011794:	f8cd 800c 	str.w	r8, [sp, #12]
 8011798:	2330      	movs	r3, #48	@ 0x30
 801179a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8011938 <_svfiprintf_r+0x1e4>
 801179e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80117a2:	f04f 0901 	mov.w	r9, #1
 80117a6:	4623      	mov	r3, r4
 80117a8:	469a      	mov	sl, r3
 80117aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80117ae:	b10a      	cbz	r2, 80117b4 <_svfiprintf_r+0x60>
 80117b0:	2a25      	cmp	r2, #37	@ 0x25
 80117b2:	d1f9      	bne.n	80117a8 <_svfiprintf_r+0x54>
 80117b4:	ebba 0b04 	subs.w	fp, sl, r4
 80117b8:	d00b      	beq.n	80117d2 <_svfiprintf_r+0x7e>
 80117ba:	465b      	mov	r3, fp
 80117bc:	4622      	mov	r2, r4
 80117be:	4629      	mov	r1, r5
 80117c0:	4638      	mov	r0, r7
 80117c2:	f7ff ff6b 	bl	801169c <__ssputs_r>
 80117c6:	3001      	adds	r0, #1
 80117c8:	f000 80a7 	beq.w	801191a <_svfiprintf_r+0x1c6>
 80117cc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80117ce:	445a      	add	r2, fp
 80117d0:	9209      	str	r2, [sp, #36]	@ 0x24
 80117d2:	f89a 3000 	ldrb.w	r3, [sl]
 80117d6:	2b00      	cmp	r3, #0
 80117d8:	f000 809f 	beq.w	801191a <_svfiprintf_r+0x1c6>
 80117dc:	2300      	movs	r3, #0
 80117de:	f04f 32ff 	mov.w	r2, #4294967295
 80117e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80117e6:	f10a 0a01 	add.w	sl, sl, #1
 80117ea:	9304      	str	r3, [sp, #16]
 80117ec:	9307      	str	r3, [sp, #28]
 80117ee:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80117f2:	931a      	str	r3, [sp, #104]	@ 0x68
 80117f4:	4654      	mov	r4, sl
 80117f6:	2205      	movs	r2, #5
 80117f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80117fc:	484e      	ldr	r0, [pc, #312]	@ (8011938 <_svfiprintf_r+0x1e4>)
 80117fe:	f7ee fce7 	bl	80001d0 <memchr>
 8011802:	9a04      	ldr	r2, [sp, #16]
 8011804:	b9d8      	cbnz	r0, 801183e <_svfiprintf_r+0xea>
 8011806:	06d0      	lsls	r0, r2, #27
 8011808:	bf44      	itt	mi
 801180a:	2320      	movmi	r3, #32
 801180c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011810:	0711      	lsls	r1, r2, #28
 8011812:	bf44      	itt	mi
 8011814:	232b      	movmi	r3, #43	@ 0x2b
 8011816:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801181a:	f89a 3000 	ldrb.w	r3, [sl]
 801181e:	2b2a      	cmp	r3, #42	@ 0x2a
 8011820:	d015      	beq.n	801184e <_svfiprintf_r+0xfa>
 8011822:	9a07      	ldr	r2, [sp, #28]
 8011824:	4654      	mov	r4, sl
 8011826:	2000      	movs	r0, #0
 8011828:	f04f 0c0a 	mov.w	ip, #10
 801182c:	4621      	mov	r1, r4
 801182e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011832:	3b30      	subs	r3, #48	@ 0x30
 8011834:	2b09      	cmp	r3, #9
 8011836:	d94b      	bls.n	80118d0 <_svfiprintf_r+0x17c>
 8011838:	b1b0      	cbz	r0, 8011868 <_svfiprintf_r+0x114>
 801183a:	9207      	str	r2, [sp, #28]
 801183c:	e014      	b.n	8011868 <_svfiprintf_r+0x114>
 801183e:	eba0 0308 	sub.w	r3, r0, r8
 8011842:	fa09 f303 	lsl.w	r3, r9, r3
 8011846:	4313      	orrs	r3, r2
 8011848:	9304      	str	r3, [sp, #16]
 801184a:	46a2      	mov	sl, r4
 801184c:	e7d2      	b.n	80117f4 <_svfiprintf_r+0xa0>
 801184e:	9b03      	ldr	r3, [sp, #12]
 8011850:	1d19      	adds	r1, r3, #4
 8011852:	681b      	ldr	r3, [r3, #0]
 8011854:	9103      	str	r1, [sp, #12]
 8011856:	2b00      	cmp	r3, #0
 8011858:	bfbb      	ittet	lt
 801185a:	425b      	neglt	r3, r3
 801185c:	f042 0202 	orrlt.w	r2, r2, #2
 8011860:	9307      	strge	r3, [sp, #28]
 8011862:	9307      	strlt	r3, [sp, #28]
 8011864:	bfb8      	it	lt
 8011866:	9204      	strlt	r2, [sp, #16]
 8011868:	7823      	ldrb	r3, [r4, #0]
 801186a:	2b2e      	cmp	r3, #46	@ 0x2e
 801186c:	d10a      	bne.n	8011884 <_svfiprintf_r+0x130>
 801186e:	7863      	ldrb	r3, [r4, #1]
 8011870:	2b2a      	cmp	r3, #42	@ 0x2a
 8011872:	d132      	bne.n	80118da <_svfiprintf_r+0x186>
 8011874:	9b03      	ldr	r3, [sp, #12]
 8011876:	1d1a      	adds	r2, r3, #4
 8011878:	681b      	ldr	r3, [r3, #0]
 801187a:	9203      	str	r2, [sp, #12]
 801187c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011880:	3402      	adds	r4, #2
 8011882:	9305      	str	r3, [sp, #20]
 8011884:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8011948 <_svfiprintf_r+0x1f4>
 8011888:	7821      	ldrb	r1, [r4, #0]
 801188a:	2203      	movs	r2, #3
 801188c:	4650      	mov	r0, sl
 801188e:	f7ee fc9f 	bl	80001d0 <memchr>
 8011892:	b138      	cbz	r0, 80118a4 <_svfiprintf_r+0x150>
 8011894:	9b04      	ldr	r3, [sp, #16]
 8011896:	eba0 000a 	sub.w	r0, r0, sl
 801189a:	2240      	movs	r2, #64	@ 0x40
 801189c:	4082      	lsls	r2, r0
 801189e:	4313      	orrs	r3, r2
 80118a0:	3401      	adds	r4, #1
 80118a2:	9304      	str	r3, [sp, #16]
 80118a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80118a8:	4824      	ldr	r0, [pc, #144]	@ (801193c <_svfiprintf_r+0x1e8>)
 80118aa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80118ae:	2206      	movs	r2, #6
 80118b0:	f7ee fc8e 	bl	80001d0 <memchr>
 80118b4:	2800      	cmp	r0, #0
 80118b6:	d036      	beq.n	8011926 <_svfiprintf_r+0x1d2>
 80118b8:	4b21      	ldr	r3, [pc, #132]	@ (8011940 <_svfiprintf_r+0x1ec>)
 80118ba:	bb1b      	cbnz	r3, 8011904 <_svfiprintf_r+0x1b0>
 80118bc:	9b03      	ldr	r3, [sp, #12]
 80118be:	3307      	adds	r3, #7
 80118c0:	f023 0307 	bic.w	r3, r3, #7
 80118c4:	3308      	adds	r3, #8
 80118c6:	9303      	str	r3, [sp, #12]
 80118c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80118ca:	4433      	add	r3, r6
 80118cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80118ce:	e76a      	b.n	80117a6 <_svfiprintf_r+0x52>
 80118d0:	fb0c 3202 	mla	r2, ip, r2, r3
 80118d4:	460c      	mov	r4, r1
 80118d6:	2001      	movs	r0, #1
 80118d8:	e7a8      	b.n	801182c <_svfiprintf_r+0xd8>
 80118da:	2300      	movs	r3, #0
 80118dc:	3401      	adds	r4, #1
 80118de:	9305      	str	r3, [sp, #20]
 80118e0:	4619      	mov	r1, r3
 80118e2:	f04f 0c0a 	mov.w	ip, #10
 80118e6:	4620      	mov	r0, r4
 80118e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80118ec:	3a30      	subs	r2, #48	@ 0x30
 80118ee:	2a09      	cmp	r2, #9
 80118f0:	d903      	bls.n	80118fa <_svfiprintf_r+0x1a6>
 80118f2:	2b00      	cmp	r3, #0
 80118f4:	d0c6      	beq.n	8011884 <_svfiprintf_r+0x130>
 80118f6:	9105      	str	r1, [sp, #20]
 80118f8:	e7c4      	b.n	8011884 <_svfiprintf_r+0x130>
 80118fa:	fb0c 2101 	mla	r1, ip, r1, r2
 80118fe:	4604      	mov	r4, r0
 8011900:	2301      	movs	r3, #1
 8011902:	e7f0      	b.n	80118e6 <_svfiprintf_r+0x192>
 8011904:	ab03      	add	r3, sp, #12
 8011906:	9300      	str	r3, [sp, #0]
 8011908:	462a      	mov	r2, r5
 801190a:	4b0e      	ldr	r3, [pc, #56]	@ (8011944 <_svfiprintf_r+0x1f0>)
 801190c:	a904      	add	r1, sp, #16
 801190e:	4638      	mov	r0, r7
 8011910:	f3af 8000 	nop.w
 8011914:	1c42      	adds	r2, r0, #1
 8011916:	4606      	mov	r6, r0
 8011918:	d1d6      	bne.n	80118c8 <_svfiprintf_r+0x174>
 801191a:	89ab      	ldrh	r3, [r5, #12]
 801191c:	065b      	lsls	r3, r3, #25
 801191e:	f53f af2d 	bmi.w	801177c <_svfiprintf_r+0x28>
 8011922:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011924:	e72c      	b.n	8011780 <_svfiprintf_r+0x2c>
 8011926:	ab03      	add	r3, sp, #12
 8011928:	9300      	str	r3, [sp, #0]
 801192a:	462a      	mov	r2, r5
 801192c:	4b05      	ldr	r3, [pc, #20]	@ (8011944 <_svfiprintf_r+0x1f0>)
 801192e:	a904      	add	r1, sp, #16
 8011930:	4638      	mov	r0, r7
 8011932:	f000 f9bb 	bl	8011cac <_printf_i>
 8011936:	e7ed      	b.n	8011914 <_svfiprintf_r+0x1c0>
 8011938:	08012d5c 	.word	0x08012d5c
 801193c:	08012d66 	.word	0x08012d66
 8011940:	00000000 	.word	0x00000000
 8011944:	0801169d 	.word	0x0801169d
 8011948:	08012d62 	.word	0x08012d62

0801194c <__sfputc_r>:
 801194c:	6893      	ldr	r3, [r2, #8]
 801194e:	3b01      	subs	r3, #1
 8011950:	2b00      	cmp	r3, #0
 8011952:	b410      	push	{r4}
 8011954:	6093      	str	r3, [r2, #8]
 8011956:	da08      	bge.n	801196a <__sfputc_r+0x1e>
 8011958:	6994      	ldr	r4, [r2, #24]
 801195a:	42a3      	cmp	r3, r4
 801195c:	db01      	blt.n	8011962 <__sfputc_r+0x16>
 801195e:	290a      	cmp	r1, #10
 8011960:	d103      	bne.n	801196a <__sfputc_r+0x1e>
 8011962:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011966:	f000 bbcd 	b.w	8012104 <__swbuf_r>
 801196a:	6813      	ldr	r3, [r2, #0]
 801196c:	1c58      	adds	r0, r3, #1
 801196e:	6010      	str	r0, [r2, #0]
 8011970:	7019      	strb	r1, [r3, #0]
 8011972:	4608      	mov	r0, r1
 8011974:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011978:	4770      	bx	lr

0801197a <__sfputs_r>:
 801197a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801197c:	4606      	mov	r6, r0
 801197e:	460f      	mov	r7, r1
 8011980:	4614      	mov	r4, r2
 8011982:	18d5      	adds	r5, r2, r3
 8011984:	42ac      	cmp	r4, r5
 8011986:	d101      	bne.n	801198c <__sfputs_r+0x12>
 8011988:	2000      	movs	r0, #0
 801198a:	e007      	b.n	801199c <__sfputs_r+0x22>
 801198c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011990:	463a      	mov	r2, r7
 8011992:	4630      	mov	r0, r6
 8011994:	f7ff ffda 	bl	801194c <__sfputc_r>
 8011998:	1c43      	adds	r3, r0, #1
 801199a:	d1f3      	bne.n	8011984 <__sfputs_r+0xa>
 801199c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080119a0 <_vfiprintf_r>:
 80119a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80119a4:	460d      	mov	r5, r1
 80119a6:	b09d      	sub	sp, #116	@ 0x74
 80119a8:	4614      	mov	r4, r2
 80119aa:	4698      	mov	r8, r3
 80119ac:	4606      	mov	r6, r0
 80119ae:	b118      	cbz	r0, 80119b8 <_vfiprintf_r+0x18>
 80119b0:	6a03      	ldr	r3, [r0, #32]
 80119b2:	b90b      	cbnz	r3, 80119b8 <_vfiprintf_r+0x18>
 80119b4:	f7ff fbdc 	bl	8011170 <__sinit>
 80119b8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80119ba:	07d9      	lsls	r1, r3, #31
 80119bc:	d405      	bmi.n	80119ca <_vfiprintf_r+0x2a>
 80119be:	89ab      	ldrh	r3, [r5, #12]
 80119c0:	059a      	lsls	r2, r3, #22
 80119c2:	d402      	bmi.n	80119ca <_vfiprintf_r+0x2a>
 80119c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80119c6:	f7ff fe0e 	bl	80115e6 <__retarget_lock_acquire_recursive>
 80119ca:	89ab      	ldrh	r3, [r5, #12]
 80119cc:	071b      	lsls	r3, r3, #28
 80119ce:	d501      	bpl.n	80119d4 <_vfiprintf_r+0x34>
 80119d0:	692b      	ldr	r3, [r5, #16]
 80119d2:	b99b      	cbnz	r3, 80119fc <_vfiprintf_r+0x5c>
 80119d4:	4629      	mov	r1, r5
 80119d6:	4630      	mov	r0, r6
 80119d8:	f000 fbd2 	bl	8012180 <__swsetup_r>
 80119dc:	b170      	cbz	r0, 80119fc <_vfiprintf_r+0x5c>
 80119de:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80119e0:	07dc      	lsls	r4, r3, #31
 80119e2:	d504      	bpl.n	80119ee <_vfiprintf_r+0x4e>
 80119e4:	f04f 30ff 	mov.w	r0, #4294967295
 80119e8:	b01d      	add	sp, #116	@ 0x74
 80119ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80119ee:	89ab      	ldrh	r3, [r5, #12]
 80119f0:	0598      	lsls	r0, r3, #22
 80119f2:	d4f7      	bmi.n	80119e4 <_vfiprintf_r+0x44>
 80119f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80119f6:	f7ff fdf7 	bl	80115e8 <__retarget_lock_release_recursive>
 80119fa:	e7f3      	b.n	80119e4 <_vfiprintf_r+0x44>
 80119fc:	2300      	movs	r3, #0
 80119fe:	9309      	str	r3, [sp, #36]	@ 0x24
 8011a00:	2320      	movs	r3, #32
 8011a02:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011a06:	f8cd 800c 	str.w	r8, [sp, #12]
 8011a0a:	2330      	movs	r3, #48	@ 0x30
 8011a0c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8011bbc <_vfiprintf_r+0x21c>
 8011a10:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011a14:	f04f 0901 	mov.w	r9, #1
 8011a18:	4623      	mov	r3, r4
 8011a1a:	469a      	mov	sl, r3
 8011a1c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011a20:	b10a      	cbz	r2, 8011a26 <_vfiprintf_r+0x86>
 8011a22:	2a25      	cmp	r2, #37	@ 0x25
 8011a24:	d1f9      	bne.n	8011a1a <_vfiprintf_r+0x7a>
 8011a26:	ebba 0b04 	subs.w	fp, sl, r4
 8011a2a:	d00b      	beq.n	8011a44 <_vfiprintf_r+0xa4>
 8011a2c:	465b      	mov	r3, fp
 8011a2e:	4622      	mov	r2, r4
 8011a30:	4629      	mov	r1, r5
 8011a32:	4630      	mov	r0, r6
 8011a34:	f7ff ffa1 	bl	801197a <__sfputs_r>
 8011a38:	3001      	adds	r0, #1
 8011a3a:	f000 80a7 	beq.w	8011b8c <_vfiprintf_r+0x1ec>
 8011a3e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011a40:	445a      	add	r2, fp
 8011a42:	9209      	str	r2, [sp, #36]	@ 0x24
 8011a44:	f89a 3000 	ldrb.w	r3, [sl]
 8011a48:	2b00      	cmp	r3, #0
 8011a4a:	f000 809f 	beq.w	8011b8c <_vfiprintf_r+0x1ec>
 8011a4e:	2300      	movs	r3, #0
 8011a50:	f04f 32ff 	mov.w	r2, #4294967295
 8011a54:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011a58:	f10a 0a01 	add.w	sl, sl, #1
 8011a5c:	9304      	str	r3, [sp, #16]
 8011a5e:	9307      	str	r3, [sp, #28]
 8011a60:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011a64:	931a      	str	r3, [sp, #104]	@ 0x68
 8011a66:	4654      	mov	r4, sl
 8011a68:	2205      	movs	r2, #5
 8011a6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011a6e:	4853      	ldr	r0, [pc, #332]	@ (8011bbc <_vfiprintf_r+0x21c>)
 8011a70:	f7ee fbae 	bl	80001d0 <memchr>
 8011a74:	9a04      	ldr	r2, [sp, #16]
 8011a76:	b9d8      	cbnz	r0, 8011ab0 <_vfiprintf_r+0x110>
 8011a78:	06d1      	lsls	r1, r2, #27
 8011a7a:	bf44      	itt	mi
 8011a7c:	2320      	movmi	r3, #32
 8011a7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011a82:	0713      	lsls	r3, r2, #28
 8011a84:	bf44      	itt	mi
 8011a86:	232b      	movmi	r3, #43	@ 0x2b
 8011a88:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011a8c:	f89a 3000 	ldrb.w	r3, [sl]
 8011a90:	2b2a      	cmp	r3, #42	@ 0x2a
 8011a92:	d015      	beq.n	8011ac0 <_vfiprintf_r+0x120>
 8011a94:	9a07      	ldr	r2, [sp, #28]
 8011a96:	4654      	mov	r4, sl
 8011a98:	2000      	movs	r0, #0
 8011a9a:	f04f 0c0a 	mov.w	ip, #10
 8011a9e:	4621      	mov	r1, r4
 8011aa0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011aa4:	3b30      	subs	r3, #48	@ 0x30
 8011aa6:	2b09      	cmp	r3, #9
 8011aa8:	d94b      	bls.n	8011b42 <_vfiprintf_r+0x1a2>
 8011aaa:	b1b0      	cbz	r0, 8011ada <_vfiprintf_r+0x13a>
 8011aac:	9207      	str	r2, [sp, #28]
 8011aae:	e014      	b.n	8011ada <_vfiprintf_r+0x13a>
 8011ab0:	eba0 0308 	sub.w	r3, r0, r8
 8011ab4:	fa09 f303 	lsl.w	r3, r9, r3
 8011ab8:	4313      	orrs	r3, r2
 8011aba:	9304      	str	r3, [sp, #16]
 8011abc:	46a2      	mov	sl, r4
 8011abe:	e7d2      	b.n	8011a66 <_vfiprintf_r+0xc6>
 8011ac0:	9b03      	ldr	r3, [sp, #12]
 8011ac2:	1d19      	adds	r1, r3, #4
 8011ac4:	681b      	ldr	r3, [r3, #0]
 8011ac6:	9103      	str	r1, [sp, #12]
 8011ac8:	2b00      	cmp	r3, #0
 8011aca:	bfbb      	ittet	lt
 8011acc:	425b      	neglt	r3, r3
 8011ace:	f042 0202 	orrlt.w	r2, r2, #2
 8011ad2:	9307      	strge	r3, [sp, #28]
 8011ad4:	9307      	strlt	r3, [sp, #28]
 8011ad6:	bfb8      	it	lt
 8011ad8:	9204      	strlt	r2, [sp, #16]
 8011ada:	7823      	ldrb	r3, [r4, #0]
 8011adc:	2b2e      	cmp	r3, #46	@ 0x2e
 8011ade:	d10a      	bne.n	8011af6 <_vfiprintf_r+0x156>
 8011ae0:	7863      	ldrb	r3, [r4, #1]
 8011ae2:	2b2a      	cmp	r3, #42	@ 0x2a
 8011ae4:	d132      	bne.n	8011b4c <_vfiprintf_r+0x1ac>
 8011ae6:	9b03      	ldr	r3, [sp, #12]
 8011ae8:	1d1a      	adds	r2, r3, #4
 8011aea:	681b      	ldr	r3, [r3, #0]
 8011aec:	9203      	str	r2, [sp, #12]
 8011aee:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011af2:	3402      	adds	r4, #2
 8011af4:	9305      	str	r3, [sp, #20]
 8011af6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8011bcc <_vfiprintf_r+0x22c>
 8011afa:	7821      	ldrb	r1, [r4, #0]
 8011afc:	2203      	movs	r2, #3
 8011afe:	4650      	mov	r0, sl
 8011b00:	f7ee fb66 	bl	80001d0 <memchr>
 8011b04:	b138      	cbz	r0, 8011b16 <_vfiprintf_r+0x176>
 8011b06:	9b04      	ldr	r3, [sp, #16]
 8011b08:	eba0 000a 	sub.w	r0, r0, sl
 8011b0c:	2240      	movs	r2, #64	@ 0x40
 8011b0e:	4082      	lsls	r2, r0
 8011b10:	4313      	orrs	r3, r2
 8011b12:	3401      	adds	r4, #1
 8011b14:	9304      	str	r3, [sp, #16]
 8011b16:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011b1a:	4829      	ldr	r0, [pc, #164]	@ (8011bc0 <_vfiprintf_r+0x220>)
 8011b1c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011b20:	2206      	movs	r2, #6
 8011b22:	f7ee fb55 	bl	80001d0 <memchr>
 8011b26:	2800      	cmp	r0, #0
 8011b28:	d03f      	beq.n	8011baa <_vfiprintf_r+0x20a>
 8011b2a:	4b26      	ldr	r3, [pc, #152]	@ (8011bc4 <_vfiprintf_r+0x224>)
 8011b2c:	bb1b      	cbnz	r3, 8011b76 <_vfiprintf_r+0x1d6>
 8011b2e:	9b03      	ldr	r3, [sp, #12]
 8011b30:	3307      	adds	r3, #7
 8011b32:	f023 0307 	bic.w	r3, r3, #7
 8011b36:	3308      	adds	r3, #8
 8011b38:	9303      	str	r3, [sp, #12]
 8011b3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011b3c:	443b      	add	r3, r7
 8011b3e:	9309      	str	r3, [sp, #36]	@ 0x24
 8011b40:	e76a      	b.n	8011a18 <_vfiprintf_r+0x78>
 8011b42:	fb0c 3202 	mla	r2, ip, r2, r3
 8011b46:	460c      	mov	r4, r1
 8011b48:	2001      	movs	r0, #1
 8011b4a:	e7a8      	b.n	8011a9e <_vfiprintf_r+0xfe>
 8011b4c:	2300      	movs	r3, #0
 8011b4e:	3401      	adds	r4, #1
 8011b50:	9305      	str	r3, [sp, #20]
 8011b52:	4619      	mov	r1, r3
 8011b54:	f04f 0c0a 	mov.w	ip, #10
 8011b58:	4620      	mov	r0, r4
 8011b5a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011b5e:	3a30      	subs	r2, #48	@ 0x30
 8011b60:	2a09      	cmp	r2, #9
 8011b62:	d903      	bls.n	8011b6c <_vfiprintf_r+0x1cc>
 8011b64:	2b00      	cmp	r3, #0
 8011b66:	d0c6      	beq.n	8011af6 <_vfiprintf_r+0x156>
 8011b68:	9105      	str	r1, [sp, #20]
 8011b6a:	e7c4      	b.n	8011af6 <_vfiprintf_r+0x156>
 8011b6c:	fb0c 2101 	mla	r1, ip, r1, r2
 8011b70:	4604      	mov	r4, r0
 8011b72:	2301      	movs	r3, #1
 8011b74:	e7f0      	b.n	8011b58 <_vfiprintf_r+0x1b8>
 8011b76:	ab03      	add	r3, sp, #12
 8011b78:	9300      	str	r3, [sp, #0]
 8011b7a:	462a      	mov	r2, r5
 8011b7c:	4b12      	ldr	r3, [pc, #72]	@ (8011bc8 <_vfiprintf_r+0x228>)
 8011b7e:	a904      	add	r1, sp, #16
 8011b80:	4630      	mov	r0, r6
 8011b82:	f3af 8000 	nop.w
 8011b86:	4607      	mov	r7, r0
 8011b88:	1c78      	adds	r0, r7, #1
 8011b8a:	d1d6      	bne.n	8011b3a <_vfiprintf_r+0x19a>
 8011b8c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011b8e:	07d9      	lsls	r1, r3, #31
 8011b90:	d405      	bmi.n	8011b9e <_vfiprintf_r+0x1fe>
 8011b92:	89ab      	ldrh	r3, [r5, #12]
 8011b94:	059a      	lsls	r2, r3, #22
 8011b96:	d402      	bmi.n	8011b9e <_vfiprintf_r+0x1fe>
 8011b98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011b9a:	f7ff fd25 	bl	80115e8 <__retarget_lock_release_recursive>
 8011b9e:	89ab      	ldrh	r3, [r5, #12]
 8011ba0:	065b      	lsls	r3, r3, #25
 8011ba2:	f53f af1f 	bmi.w	80119e4 <_vfiprintf_r+0x44>
 8011ba6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011ba8:	e71e      	b.n	80119e8 <_vfiprintf_r+0x48>
 8011baa:	ab03      	add	r3, sp, #12
 8011bac:	9300      	str	r3, [sp, #0]
 8011bae:	462a      	mov	r2, r5
 8011bb0:	4b05      	ldr	r3, [pc, #20]	@ (8011bc8 <_vfiprintf_r+0x228>)
 8011bb2:	a904      	add	r1, sp, #16
 8011bb4:	4630      	mov	r0, r6
 8011bb6:	f000 f879 	bl	8011cac <_printf_i>
 8011bba:	e7e4      	b.n	8011b86 <_vfiprintf_r+0x1e6>
 8011bbc:	08012d5c 	.word	0x08012d5c
 8011bc0:	08012d66 	.word	0x08012d66
 8011bc4:	00000000 	.word	0x00000000
 8011bc8:	0801197b 	.word	0x0801197b
 8011bcc:	08012d62 	.word	0x08012d62

08011bd0 <_printf_common>:
 8011bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011bd4:	4616      	mov	r6, r2
 8011bd6:	4698      	mov	r8, r3
 8011bd8:	688a      	ldr	r2, [r1, #8]
 8011bda:	690b      	ldr	r3, [r1, #16]
 8011bdc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8011be0:	4293      	cmp	r3, r2
 8011be2:	bfb8      	it	lt
 8011be4:	4613      	movlt	r3, r2
 8011be6:	6033      	str	r3, [r6, #0]
 8011be8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8011bec:	4607      	mov	r7, r0
 8011bee:	460c      	mov	r4, r1
 8011bf0:	b10a      	cbz	r2, 8011bf6 <_printf_common+0x26>
 8011bf2:	3301      	adds	r3, #1
 8011bf4:	6033      	str	r3, [r6, #0]
 8011bf6:	6823      	ldr	r3, [r4, #0]
 8011bf8:	0699      	lsls	r1, r3, #26
 8011bfa:	bf42      	ittt	mi
 8011bfc:	6833      	ldrmi	r3, [r6, #0]
 8011bfe:	3302      	addmi	r3, #2
 8011c00:	6033      	strmi	r3, [r6, #0]
 8011c02:	6825      	ldr	r5, [r4, #0]
 8011c04:	f015 0506 	ands.w	r5, r5, #6
 8011c08:	d106      	bne.n	8011c18 <_printf_common+0x48>
 8011c0a:	f104 0a19 	add.w	sl, r4, #25
 8011c0e:	68e3      	ldr	r3, [r4, #12]
 8011c10:	6832      	ldr	r2, [r6, #0]
 8011c12:	1a9b      	subs	r3, r3, r2
 8011c14:	42ab      	cmp	r3, r5
 8011c16:	dc26      	bgt.n	8011c66 <_printf_common+0x96>
 8011c18:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8011c1c:	6822      	ldr	r2, [r4, #0]
 8011c1e:	3b00      	subs	r3, #0
 8011c20:	bf18      	it	ne
 8011c22:	2301      	movne	r3, #1
 8011c24:	0692      	lsls	r2, r2, #26
 8011c26:	d42b      	bmi.n	8011c80 <_printf_common+0xb0>
 8011c28:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8011c2c:	4641      	mov	r1, r8
 8011c2e:	4638      	mov	r0, r7
 8011c30:	47c8      	blx	r9
 8011c32:	3001      	adds	r0, #1
 8011c34:	d01e      	beq.n	8011c74 <_printf_common+0xa4>
 8011c36:	6823      	ldr	r3, [r4, #0]
 8011c38:	6922      	ldr	r2, [r4, #16]
 8011c3a:	f003 0306 	and.w	r3, r3, #6
 8011c3e:	2b04      	cmp	r3, #4
 8011c40:	bf02      	ittt	eq
 8011c42:	68e5      	ldreq	r5, [r4, #12]
 8011c44:	6833      	ldreq	r3, [r6, #0]
 8011c46:	1aed      	subeq	r5, r5, r3
 8011c48:	68a3      	ldr	r3, [r4, #8]
 8011c4a:	bf0c      	ite	eq
 8011c4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011c50:	2500      	movne	r5, #0
 8011c52:	4293      	cmp	r3, r2
 8011c54:	bfc4      	itt	gt
 8011c56:	1a9b      	subgt	r3, r3, r2
 8011c58:	18ed      	addgt	r5, r5, r3
 8011c5a:	2600      	movs	r6, #0
 8011c5c:	341a      	adds	r4, #26
 8011c5e:	42b5      	cmp	r5, r6
 8011c60:	d11a      	bne.n	8011c98 <_printf_common+0xc8>
 8011c62:	2000      	movs	r0, #0
 8011c64:	e008      	b.n	8011c78 <_printf_common+0xa8>
 8011c66:	2301      	movs	r3, #1
 8011c68:	4652      	mov	r2, sl
 8011c6a:	4641      	mov	r1, r8
 8011c6c:	4638      	mov	r0, r7
 8011c6e:	47c8      	blx	r9
 8011c70:	3001      	adds	r0, #1
 8011c72:	d103      	bne.n	8011c7c <_printf_common+0xac>
 8011c74:	f04f 30ff 	mov.w	r0, #4294967295
 8011c78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011c7c:	3501      	adds	r5, #1
 8011c7e:	e7c6      	b.n	8011c0e <_printf_common+0x3e>
 8011c80:	18e1      	adds	r1, r4, r3
 8011c82:	1c5a      	adds	r2, r3, #1
 8011c84:	2030      	movs	r0, #48	@ 0x30
 8011c86:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8011c8a:	4422      	add	r2, r4
 8011c8c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8011c90:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8011c94:	3302      	adds	r3, #2
 8011c96:	e7c7      	b.n	8011c28 <_printf_common+0x58>
 8011c98:	2301      	movs	r3, #1
 8011c9a:	4622      	mov	r2, r4
 8011c9c:	4641      	mov	r1, r8
 8011c9e:	4638      	mov	r0, r7
 8011ca0:	47c8      	blx	r9
 8011ca2:	3001      	adds	r0, #1
 8011ca4:	d0e6      	beq.n	8011c74 <_printf_common+0xa4>
 8011ca6:	3601      	adds	r6, #1
 8011ca8:	e7d9      	b.n	8011c5e <_printf_common+0x8e>
	...

08011cac <_printf_i>:
 8011cac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011cb0:	7e0f      	ldrb	r7, [r1, #24]
 8011cb2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8011cb4:	2f78      	cmp	r7, #120	@ 0x78
 8011cb6:	4691      	mov	r9, r2
 8011cb8:	4680      	mov	r8, r0
 8011cba:	460c      	mov	r4, r1
 8011cbc:	469a      	mov	sl, r3
 8011cbe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8011cc2:	d807      	bhi.n	8011cd4 <_printf_i+0x28>
 8011cc4:	2f62      	cmp	r7, #98	@ 0x62
 8011cc6:	d80a      	bhi.n	8011cde <_printf_i+0x32>
 8011cc8:	2f00      	cmp	r7, #0
 8011cca:	f000 80d1 	beq.w	8011e70 <_printf_i+0x1c4>
 8011cce:	2f58      	cmp	r7, #88	@ 0x58
 8011cd0:	f000 80b8 	beq.w	8011e44 <_printf_i+0x198>
 8011cd4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011cd8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8011cdc:	e03a      	b.n	8011d54 <_printf_i+0xa8>
 8011cde:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8011ce2:	2b15      	cmp	r3, #21
 8011ce4:	d8f6      	bhi.n	8011cd4 <_printf_i+0x28>
 8011ce6:	a101      	add	r1, pc, #4	@ (adr r1, 8011cec <_printf_i+0x40>)
 8011ce8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011cec:	08011d45 	.word	0x08011d45
 8011cf0:	08011d59 	.word	0x08011d59
 8011cf4:	08011cd5 	.word	0x08011cd5
 8011cf8:	08011cd5 	.word	0x08011cd5
 8011cfc:	08011cd5 	.word	0x08011cd5
 8011d00:	08011cd5 	.word	0x08011cd5
 8011d04:	08011d59 	.word	0x08011d59
 8011d08:	08011cd5 	.word	0x08011cd5
 8011d0c:	08011cd5 	.word	0x08011cd5
 8011d10:	08011cd5 	.word	0x08011cd5
 8011d14:	08011cd5 	.word	0x08011cd5
 8011d18:	08011e57 	.word	0x08011e57
 8011d1c:	08011d83 	.word	0x08011d83
 8011d20:	08011e11 	.word	0x08011e11
 8011d24:	08011cd5 	.word	0x08011cd5
 8011d28:	08011cd5 	.word	0x08011cd5
 8011d2c:	08011e79 	.word	0x08011e79
 8011d30:	08011cd5 	.word	0x08011cd5
 8011d34:	08011d83 	.word	0x08011d83
 8011d38:	08011cd5 	.word	0x08011cd5
 8011d3c:	08011cd5 	.word	0x08011cd5
 8011d40:	08011e19 	.word	0x08011e19
 8011d44:	6833      	ldr	r3, [r6, #0]
 8011d46:	1d1a      	adds	r2, r3, #4
 8011d48:	681b      	ldr	r3, [r3, #0]
 8011d4a:	6032      	str	r2, [r6, #0]
 8011d4c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011d50:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8011d54:	2301      	movs	r3, #1
 8011d56:	e09c      	b.n	8011e92 <_printf_i+0x1e6>
 8011d58:	6833      	ldr	r3, [r6, #0]
 8011d5a:	6820      	ldr	r0, [r4, #0]
 8011d5c:	1d19      	adds	r1, r3, #4
 8011d5e:	6031      	str	r1, [r6, #0]
 8011d60:	0606      	lsls	r6, r0, #24
 8011d62:	d501      	bpl.n	8011d68 <_printf_i+0xbc>
 8011d64:	681d      	ldr	r5, [r3, #0]
 8011d66:	e003      	b.n	8011d70 <_printf_i+0xc4>
 8011d68:	0645      	lsls	r5, r0, #25
 8011d6a:	d5fb      	bpl.n	8011d64 <_printf_i+0xb8>
 8011d6c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8011d70:	2d00      	cmp	r5, #0
 8011d72:	da03      	bge.n	8011d7c <_printf_i+0xd0>
 8011d74:	232d      	movs	r3, #45	@ 0x2d
 8011d76:	426d      	negs	r5, r5
 8011d78:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011d7c:	4858      	ldr	r0, [pc, #352]	@ (8011ee0 <_printf_i+0x234>)
 8011d7e:	230a      	movs	r3, #10
 8011d80:	e011      	b.n	8011da6 <_printf_i+0xfa>
 8011d82:	6821      	ldr	r1, [r4, #0]
 8011d84:	6833      	ldr	r3, [r6, #0]
 8011d86:	0608      	lsls	r0, r1, #24
 8011d88:	f853 5b04 	ldr.w	r5, [r3], #4
 8011d8c:	d402      	bmi.n	8011d94 <_printf_i+0xe8>
 8011d8e:	0649      	lsls	r1, r1, #25
 8011d90:	bf48      	it	mi
 8011d92:	b2ad      	uxthmi	r5, r5
 8011d94:	2f6f      	cmp	r7, #111	@ 0x6f
 8011d96:	4852      	ldr	r0, [pc, #328]	@ (8011ee0 <_printf_i+0x234>)
 8011d98:	6033      	str	r3, [r6, #0]
 8011d9a:	bf14      	ite	ne
 8011d9c:	230a      	movne	r3, #10
 8011d9e:	2308      	moveq	r3, #8
 8011da0:	2100      	movs	r1, #0
 8011da2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8011da6:	6866      	ldr	r6, [r4, #4]
 8011da8:	60a6      	str	r6, [r4, #8]
 8011daa:	2e00      	cmp	r6, #0
 8011dac:	db05      	blt.n	8011dba <_printf_i+0x10e>
 8011dae:	6821      	ldr	r1, [r4, #0]
 8011db0:	432e      	orrs	r6, r5
 8011db2:	f021 0104 	bic.w	r1, r1, #4
 8011db6:	6021      	str	r1, [r4, #0]
 8011db8:	d04b      	beq.n	8011e52 <_printf_i+0x1a6>
 8011dba:	4616      	mov	r6, r2
 8011dbc:	fbb5 f1f3 	udiv	r1, r5, r3
 8011dc0:	fb03 5711 	mls	r7, r3, r1, r5
 8011dc4:	5dc7      	ldrb	r7, [r0, r7]
 8011dc6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8011dca:	462f      	mov	r7, r5
 8011dcc:	42bb      	cmp	r3, r7
 8011dce:	460d      	mov	r5, r1
 8011dd0:	d9f4      	bls.n	8011dbc <_printf_i+0x110>
 8011dd2:	2b08      	cmp	r3, #8
 8011dd4:	d10b      	bne.n	8011dee <_printf_i+0x142>
 8011dd6:	6823      	ldr	r3, [r4, #0]
 8011dd8:	07df      	lsls	r7, r3, #31
 8011dda:	d508      	bpl.n	8011dee <_printf_i+0x142>
 8011ddc:	6923      	ldr	r3, [r4, #16]
 8011dde:	6861      	ldr	r1, [r4, #4]
 8011de0:	4299      	cmp	r1, r3
 8011de2:	bfde      	ittt	le
 8011de4:	2330      	movle	r3, #48	@ 0x30
 8011de6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8011dea:	f106 36ff 	addle.w	r6, r6, #4294967295
 8011dee:	1b92      	subs	r2, r2, r6
 8011df0:	6122      	str	r2, [r4, #16]
 8011df2:	f8cd a000 	str.w	sl, [sp]
 8011df6:	464b      	mov	r3, r9
 8011df8:	aa03      	add	r2, sp, #12
 8011dfa:	4621      	mov	r1, r4
 8011dfc:	4640      	mov	r0, r8
 8011dfe:	f7ff fee7 	bl	8011bd0 <_printf_common>
 8011e02:	3001      	adds	r0, #1
 8011e04:	d14a      	bne.n	8011e9c <_printf_i+0x1f0>
 8011e06:	f04f 30ff 	mov.w	r0, #4294967295
 8011e0a:	b004      	add	sp, #16
 8011e0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011e10:	6823      	ldr	r3, [r4, #0]
 8011e12:	f043 0320 	orr.w	r3, r3, #32
 8011e16:	6023      	str	r3, [r4, #0]
 8011e18:	4832      	ldr	r0, [pc, #200]	@ (8011ee4 <_printf_i+0x238>)
 8011e1a:	2778      	movs	r7, #120	@ 0x78
 8011e1c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8011e20:	6823      	ldr	r3, [r4, #0]
 8011e22:	6831      	ldr	r1, [r6, #0]
 8011e24:	061f      	lsls	r7, r3, #24
 8011e26:	f851 5b04 	ldr.w	r5, [r1], #4
 8011e2a:	d402      	bmi.n	8011e32 <_printf_i+0x186>
 8011e2c:	065f      	lsls	r7, r3, #25
 8011e2e:	bf48      	it	mi
 8011e30:	b2ad      	uxthmi	r5, r5
 8011e32:	6031      	str	r1, [r6, #0]
 8011e34:	07d9      	lsls	r1, r3, #31
 8011e36:	bf44      	itt	mi
 8011e38:	f043 0320 	orrmi.w	r3, r3, #32
 8011e3c:	6023      	strmi	r3, [r4, #0]
 8011e3e:	b11d      	cbz	r5, 8011e48 <_printf_i+0x19c>
 8011e40:	2310      	movs	r3, #16
 8011e42:	e7ad      	b.n	8011da0 <_printf_i+0xf4>
 8011e44:	4826      	ldr	r0, [pc, #152]	@ (8011ee0 <_printf_i+0x234>)
 8011e46:	e7e9      	b.n	8011e1c <_printf_i+0x170>
 8011e48:	6823      	ldr	r3, [r4, #0]
 8011e4a:	f023 0320 	bic.w	r3, r3, #32
 8011e4e:	6023      	str	r3, [r4, #0]
 8011e50:	e7f6      	b.n	8011e40 <_printf_i+0x194>
 8011e52:	4616      	mov	r6, r2
 8011e54:	e7bd      	b.n	8011dd2 <_printf_i+0x126>
 8011e56:	6833      	ldr	r3, [r6, #0]
 8011e58:	6825      	ldr	r5, [r4, #0]
 8011e5a:	6961      	ldr	r1, [r4, #20]
 8011e5c:	1d18      	adds	r0, r3, #4
 8011e5e:	6030      	str	r0, [r6, #0]
 8011e60:	062e      	lsls	r6, r5, #24
 8011e62:	681b      	ldr	r3, [r3, #0]
 8011e64:	d501      	bpl.n	8011e6a <_printf_i+0x1be>
 8011e66:	6019      	str	r1, [r3, #0]
 8011e68:	e002      	b.n	8011e70 <_printf_i+0x1c4>
 8011e6a:	0668      	lsls	r0, r5, #25
 8011e6c:	d5fb      	bpl.n	8011e66 <_printf_i+0x1ba>
 8011e6e:	8019      	strh	r1, [r3, #0]
 8011e70:	2300      	movs	r3, #0
 8011e72:	6123      	str	r3, [r4, #16]
 8011e74:	4616      	mov	r6, r2
 8011e76:	e7bc      	b.n	8011df2 <_printf_i+0x146>
 8011e78:	6833      	ldr	r3, [r6, #0]
 8011e7a:	1d1a      	adds	r2, r3, #4
 8011e7c:	6032      	str	r2, [r6, #0]
 8011e7e:	681e      	ldr	r6, [r3, #0]
 8011e80:	6862      	ldr	r2, [r4, #4]
 8011e82:	2100      	movs	r1, #0
 8011e84:	4630      	mov	r0, r6
 8011e86:	f7ee f9a3 	bl	80001d0 <memchr>
 8011e8a:	b108      	cbz	r0, 8011e90 <_printf_i+0x1e4>
 8011e8c:	1b80      	subs	r0, r0, r6
 8011e8e:	6060      	str	r0, [r4, #4]
 8011e90:	6863      	ldr	r3, [r4, #4]
 8011e92:	6123      	str	r3, [r4, #16]
 8011e94:	2300      	movs	r3, #0
 8011e96:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011e9a:	e7aa      	b.n	8011df2 <_printf_i+0x146>
 8011e9c:	6923      	ldr	r3, [r4, #16]
 8011e9e:	4632      	mov	r2, r6
 8011ea0:	4649      	mov	r1, r9
 8011ea2:	4640      	mov	r0, r8
 8011ea4:	47d0      	blx	sl
 8011ea6:	3001      	adds	r0, #1
 8011ea8:	d0ad      	beq.n	8011e06 <_printf_i+0x15a>
 8011eaa:	6823      	ldr	r3, [r4, #0]
 8011eac:	079b      	lsls	r3, r3, #30
 8011eae:	d413      	bmi.n	8011ed8 <_printf_i+0x22c>
 8011eb0:	68e0      	ldr	r0, [r4, #12]
 8011eb2:	9b03      	ldr	r3, [sp, #12]
 8011eb4:	4298      	cmp	r0, r3
 8011eb6:	bfb8      	it	lt
 8011eb8:	4618      	movlt	r0, r3
 8011eba:	e7a6      	b.n	8011e0a <_printf_i+0x15e>
 8011ebc:	2301      	movs	r3, #1
 8011ebe:	4632      	mov	r2, r6
 8011ec0:	4649      	mov	r1, r9
 8011ec2:	4640      	mov	r0, r8
 8011ec4:	47d0      	blx	sl
 8011ec6:	3001      	adds	r0, #1
 8011ec8:	d09d      	beq.n	8011e06 <_printf_i+0x15a>
 8011eca:	3501      	adds	r5, #1
 8011ecc:	68e3      	ldr	r3, [r4, #12]
 8011ece:	9903      	ldr	r1, [sp, #12]
 8011ed0:	1a5b      	subs	r3, r3, r1
 8011ed2:	42ab      	cmp	r3, r5
 8011ed4:	dcf2      	bgt.n	8011ebc <_printf_i+0x210>
 8011ed6:	e7eb      	b.n	8011eb0 <_printf_i+0x204>
 8011ed8:	2500      	movs	r5, #0
 8011eda:	f104 0619 	add.w	r6, r4, #25
 8011ede:	e7f5      	b.n	8011ecc <_printf_i+0x220>
 8011ee0:	08012d6d 	.word	0x08012d6d
 8011ee4:	08012d7e 	.word	0x08012d7e

08011ee8 <__sflush_r>:
 8011ee8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011eec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011ef0:	0716      	lsls	r6, r2, #28
 8011ef2:	4605      	mov	r5, r0
 8011ef4:	460c      	mov	r4, r1
 8011ef6:	d454      	bmi.n	8011fa2 <__sflush_r+0xba>
 8011ef8:	684b      	ldr	r3, [r1, #4]
 8011efa:	2b00      	cmp	r3, #0
 8011efc:	dc02      	bgt.n	8011f04 <__sflush_r+0x1c>
 8011efe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8011f00:	2b00      	cmp	r3, #0
 8011f02:	dd48      	ble.n	8011f96 <__sflush_r+0xae>
 8011f04:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011f06:	2e00      	cmp	r6, #0
 8011f08:	d045      	beq.n	8011f96 <__sflush_r+0xae>
 8011f0a:	2300      	movs	r3, #0
 8011f0c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8011f10:	682f      	ldr	r7, [r5, #0]
 8011f12:	6a21      	ldr	r1, [r4, #32]
 8011f14:	602b      	str	r3, [r5, #0]
 8011f16:	d030      	beq.n	8011f7a <__sflush_r+0x92>
 8011f18:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8011f1a:	89a3      	ldrh	r3, [r4, #12]
 8011f1c:	0759      	lsls	r1, r3, #29
 8011f1e:	d505      	bpl.n	8011f2c <__sflush_r+0x44>
 8011f20:	6863      	ldr	r3, [r4, #4]
 8011f22:	1ad2      	subs	r2, r2, r3
 8011f24:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8011f26:	b10b      	cbz	r3, 8011f2c <__sflush_r+0x44>
 8011f28:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8011f2a:	1ad2      	subs	r2, r2, r3
 8011f2c:	2300      	movs	r3, #0
 8011f2e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011f30:	6a21      	ldr	r1, [r4, #32]
 8011f32:	4628      	mov	r0, r5
 8011f34:	47b0      	blx	r6
 8011f36:	1c43      	adds	r3, r0, #1
 8011f38:	89a3      	ldrh	r3, [r4, #12]
 8011f3a:	d106      	bne.n	8011f4a <__sflush_r+0x62>
 8011f3c:	6829      	ldr	r1, [r5, #0]
 8011f3e:	291d      	cmp	r1, #29
 8011f40:	d82b      	bhi.n	8011f9a <__sflush_r+0xb2>
 8011f42:	4a2a      	ldr	r2, [pc, #168]	@ (8011fec <__sflush_r+0x104>)
 8011f44:	40ca      	lsrs	r2, r1
 8011f46:	07d6      	lsls	r6, r2, #31
 8011f48:	d527      	bpl.n	8011f9a <__sflush_r+0xb2>
 8011f4a:	2200      	movs	r2, #0
 8011f4c:	6062      	str	r2, [r4, #4]
 8011f4e:	04d9      	lsls	r1, r3, #19
 8011f50:	6922      	ldr	r2, [r4, #16]
 8011f52:	6022      	str	r2, [r4, #0]
 8011f54:	d504      	bpl.n	8011f60 <__sflush_r+0x78>
 8011f56:	1c42      	adds	r2, r0, #1
 8011f58:	d101      	bne.n	8011f5e <__sflush_r+0x76>
 8011f5a:	682b      	ldr	r3, [r5, #0]
 8011f5c:	b903      	cbnz	r3, 8011f60 <__sflush_r+0x78>
 8011f5e:	6560      	str	r0, [r4, #84]	@ 0x54
 8011f60:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011f62:	602f      	str	r7, [r5, #0]
 8011f64:	b1b9      	cbz	r1, 8011f96 <__sflush_r+0xae>
 8011f66:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011f6a:	4299      	cmp	r1, r3
 8011f6c:	d002      	beq.n	8011f74 <__sflush_r+0x8c>
 8011f6e:	4628      	mov	r0, r5
 8011f70:	f7ff fb4a 	bl	8011608 <_free_r>
 8011f74:	2300      	movs	r3, #0
 8011f76:	6363      	str	r3, [r4, #52]	@ 0x34
 8011f78:	e00d      	b.n	8011f96 <__sflush_r+0xae>
 8011f7a:	2301      	movs	r3, #1
 8011f7c:	4628      	mov	r0, r5
 8011f7e:	47b0      	blx	r6
 8011f80:	4602      	mov	r2, r0
 8011f82:	1c50      	adds	r0, r2, #1
 8011f84:	d1c9      	bne.n	8011f1a <__sflush_r+0x32>
 8011f86:	682b      	ldr	r3, [r5, #0]
 8011f88:	2b00      	cmp	r3, #0
 8011f8a:	d0c6      	beq.n	8011f1a <__sflush_r+0x32>
 8011f8c:	2b1d      	cmp	r3, #29
 8011f8e:	d001      	beq.n	8011f94 <__sflush_r+0xac>
 8011f90:	2b16      	cmp	r3, #22
 8011f92:	d11e      	bne.n	8011fd2 <__sflush_r+0xea>
 8011f94:	602f      	str	r7, [r5, #0]
 8011f96:	2000      	movs	r0, #0
 8011f98:	e022      	b.n	8011fe0 <__sflush_r+0xf8>
 8011f9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011f9e:	b21b      	sxth	r3, r3
 8011fa0:	e01b      	b.n	8011fda <__sflush_r+0xf2>
 8011fa2:	690f      	ldr	r7, [r1, #16]
 8011fa4:	2f00      	cmp	r7, #0
 8011fa6:	d0f6      	beq.n	8011f96 <__sflush_r+0xae>
 8011fa8:	0793      	lsls	r3, r2, #30
 8011faa:	680e      	ldr	r6, [r1, #0]
 8011fac:	bf08      	it	eq
 8011fae:	694b      	ldreq	r3, [r1, #20]
 8011fb0:	600f      	str	r7, [r1, #0]
 8011fb2:	bf18      	it	ne
 8011fb4:	2300      	movne	r3, #0
 8011fb6:	eba6 0807 	sub.w	r8, r6, r7
 8011fba:	608b      	str	r3, [r1, #8]
 8011fbc:	f1b8 0f00 	cmp.w	r8, #0
 8011fc0:	dde9      	ble.n	8011f96 <__sflush_r+0xae>
 8011fc2:	6a21      	ldr	r1, [r4, #32]
 8011fc4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8011fc6:	4643      	mov	r3, r8
 8011fc8:	463a      	mov	r2, r7
 8011fca:	4628      	mov	r0, r5
 8011fcc:	47b0      	blx	r6
 8011fce:	2800      	cmp	r0, #0
 8011fd0:	dc08      	bgt.n	8011fe4 <__sflush_r+0xfc>
 8011fd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011fd6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011fda:	81a3      	strh	r3, [r4, #12]
 8011fdc:	f04f 30ff 	mov.w	r0, #4294967295
 8011fe0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011fe4:	4407      	add	r7, r0
 8011fe6:	eba8 0800 	sub.w	r8, r8, r0
 8011fea:	e7e7      	b.n	8011fbc <__sflush_r+0xd4>
 8011fec:	20400001 	.word	0x20400001

08011ff0 <_fflush_r>:
 8011ff0:	b538      	push	{r3, r4, r5, lr}
 8011ff2:	690b      	ldr	r3, [r1, #16]
 8011ff4:	4605      	mov	r5, r0
 8011ff6:	460c      	mov	r4, r1
 8011ff8:	b913      	cbnz	r3, 8012000 <_fflush_r+0x10>
 8011ffa:	2500      	movs	r5, #0
 8011ffc:	4628      	mov	r0, r5
 8011ffe:	bd38      	pop	{r3, r4, r5, pc}
 8012000:	b118      	cbz	r0, 801200a <_fflush_r+0x1a>
 8012002:	6a03      	ldr	r3, [r0, #32]
 8012004:	b90b      	cbnz	r3, 801200a <_fflush_r+0x1a>
 8012006:	f7ff f8b3 	bl	8011170 <__sinit>
 801200a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801200e:	2b00      	cmp	r3, #0
 8012010:	d0f3      	beq.n	8011ffa <_fflush_r+0xa>
 8012012:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8012014:	07d0      	lsls	r0, r2, #31
 8012016:	d404      	bmi.n	8012022 <_fflush_r+0x32>
 8012018:	0599      	lsls	r1, r3, #22
 801201a:	d402      	bmi.n	8012022 <_fflush_r+0x32>
 801201c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801201e:	f7ff fae2 	bl	80115e6 <__retarget_lock_acquire_recursive>
 8012022:	4628      	mov	r0, r5
 8012024:	4621      	mov	r1, r4
 8012026:	f7ff ff5f 	bl	8011ee8 <__sflush_r>
 801202a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801202c:	07da      	lsls	r2, r3, #31
 801202e:	4605      	mov	r5, r0
 8012030:	d4e4      	bmi.n	8011ffc <_fflush_r+0xc>
 8012032:	89a3      	ldrh	r3, [r4, #12]
 8012034:	059b      	lsls	r3, r3, #22
 8012036:	d4e1      	bmi.n	8011ffc <_fflush_r+0xc>
 8012038:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801203a:	f7ff fad5 	bl	80115e8 <__retarget_lock_release_recursive>
 801203e:	e7dd      	b.n	8011ffc <_fflush_r+0xc>

08012040 <__swhatbuf_r>:
 8012040:	b570      	push	{r4, r5, r6, lr}
 8012042:	460c      	mov	r4, r1
 8012044:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012048:	2900      	cmp	r1, #0
 801204a:	b096      	sub	sp, #88	@ 0x58
 801204c:	4615      	mov	r5, r2
 801204e:	461e      	mov	r6, r3
 8012050:	da0d      	bge.n	801206e <__swhatbuf_r+0x2e>
 8012052:	89a3      	ldrh	r3, [r4, #12]
 8012054:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8012058:	f04f 0100 	mov.w	r1, #0
 801205c:	bf14      	ite	ne
 801205e:	2340      	movne	r3, #64	@ 0x40
 8012060:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8012064:	2000      	movs	r0, #0
 8012066:	6031      	str	r1, [r6, #0]
 8012068:	602b      	str	r3, [r5, #0]
 801206a:	b016      	add	sp, #88	@ 0x58
 801206c:	bd70      	pop	{r4, r5, r6, pc}
 801206e:	466a      	mov	r2, sp
 8012070:	f000 f8f6 	bl	8012260 <_fstat_r>
 8012074:	2800      	cmp	r0, #0
 8012076:	dbec      	blt.n	8012052 <__swhatbuf_r+0x12>
 8012078:	9901      	ldr	r1, [sp, #4]
 801207a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801207e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8012082:	4259      	negs	r1, r3
 8012084:	4159      	adcs	r1, r3
 8012086:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801208a:	e7eb      	b.n	8012064 <__swhatbuf_r+0x24>

0801208c <__smakebuf_r>:
 801208c:	898b      	ldrh	r3, [r1, #12]
 801208e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012090:	079d      	lsls	r5, r3, #30
 8012092:	4606      	mov	r6, r0
 8012094:	460c      	mov	r4, r1
 8012096:	d507      	bpl.n	80120a8 <__smakebuf_r+0x1c>
 8012098:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801209c:	6023      	str	r3, [r4, #0]
 801209e:	6123      	str	r3, [r4, #16]
 80120a0:	2301      	movs	r3, #1
 80120a2:	6163      	str	r3, [r4, #20]
 80120a4:	b003      	add	sp, #12
 80120a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80120a8:	ab01      	add	r3, sp, #4
 80120aa:	466a      	mov	r2, sp
 80120ac:	f7ff ffc8 	bl	8012040 <__swhatbuf_r>
 80120b0:	9f00      	ldr	r7, [sp, #0]
 80120b2:	4605      	mov	r5, r0
 80120b4:	4639      	mov	r1, r7
 80120b6:	4630      	mov	r0, r6
 80120b8:	f7fe ff42 	bl	8010f40 <_malloc_r>
 80120bc:	b948      	cbnz	r0, 80120d2 <__smakebuf_r+0x46>
 80120be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80120c2:	059a      	lsls	r2, r3, #22
 80120c4:	d4ee      	bmi.n	80120a4 <__smakebuf_r+0x18>
 80120c6:	f023 0303 	bic.w	r3, r3, #3
 80120ca:	f043 0302 	orr.w	r3, r3, #2
 80120ce:	81a3      	strh	r3, [r4, #12]
 80120d0:	e7e2      	b.n	8012098 <__smakebuf_r+0xc>
 80120d2:	89a3      	ldrh	r3, [r4, #12]
 80120d4:	6020      	str	r0, [r4, #0]
 80120d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80120da:	81a3      	strh	r3, [r4, #12]
 80120dc:	9b01      	ldr	r3, [sp, #4]
 80120de:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80120e2:	b15b      	cbz	r3, 80120fc <__smakebuf_r+0x70>
 80120e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80120e8:	4630      	mov	r0, r6
 80120ea:	f000 f8cb 	bl	8012284 <_isatty_r>
 80120ee:	b128      	cbz	r0, 80120fc <__smakebuf_r+0x70>
 80120f0:	89a3      	ldrh	r3, [r4, #12]
 80120f2:	f023 0303 	bic.w	r3, r3, #3
 80120f6:	f043 0301 	orr.w	r3, r3, #1
 80120fa:	81a3      	strh	r3, [r4, #12]
 80120fc:	89a3      	ldrh	r3, [r4, #12]
 80120fe:	431d      	orrs	r5, r3
 8012100:	81a5      	strh	r5, [r4, #12]
 8012102:	e7cf      	b.n	80120a4 <__smakebuf_r+0x18>

08012104 <__swbuf_r>:
 8012104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012106:	460e      	mov	r6, r1
 8012108:	4614      	mov	r4, r2
 801210a:	4605      	mov	r5, r0
 801210c:	b118      	cbz	r0, 8012116 <__swbuf_r+0x12>
 801210e:	6a03      	ldr	r3, [r0, #32]
 8012110:	b90b      	cbnz	r3, 8012116 <__swbuf_r+0x12>
 8012112:	f7ff f82d 	bl	8011170 <__sinit>
 8012116:	69a3      	ldr	r3, [r4, #24]
 8012118:	60a3      	str	r3, [r4, #8]
 801211a:	89a3      	ldrh	r3, [r4, #12]
 801211c:	071a      	lsls	r2, r3, #28
 801211e:	d501      	bpl.n	8012124 <__swbuf_r+0x20>
 8012120:	6923      	ldr	r3, [r4, #16]
 8012122:	b943      	cbnz	r3, 8012136 <__swbuf_r+0x32>
 8012124:	4621      	mov	r1, r4
 8012126:	4628      	mov	r0, r5
 8012128:	f000 f82a 	bl	8012180 <__swsetup_r>
 801212c:	b118      	cbz	r0, 8012136 <__swbuf_r+0x32>
 801212e:	f04f 37ff 	mov.w	r7, #4294967295
 8012132:	4638      	mov	r0, r7
 8012134:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012136:	6823      	ldr	r3, [r4, #0]
 8012138:	6922      	ldr	r2, [r4, #16]
 801213a:	1a98      	subs	r0, r3, r2
 801213c:	6963      	ldr	r3, [r4, #20]
 801213e:	b2f6      	uxtb	r6, r6
 8012140:	4283      	cmp	r3, r0
 8012142:	4637      	mov	r7, r6
 8012144:	dc05      	bgt.n	8012152 <__swbuf_r+0x4e>
 8012146:	4621      	mov	r1, r4
 8012148:	4628      	mov	r0, r5
 801214a:	f7ff ff51 	bl	8011ff0 <_fflush_r>
 801214e:	2800      	cmp	r0, #0
 8012150:	d1ed      	bne.n	801212e <__swbuf_r+0x2a>
 8012152:	68a3      	ldr	r3, [r4, #8]
 8012154:	3b01      	subs	r3, #1
 8012156:	60a3      	str	r3, [r4, #8]
 8012158:	6823      	ldr	r3, [r4, #0]
 801215a:	1c5a      	adds	r2, r3, #1
 801215c:	6022      	str	r2, [r4, #0]
 801215e:	701e      	strb	r6, [r3, #0]
 8012160:	6962      	ldr	r2, [r4, #20]
 8012162:	1c43      	adds	r3, r0, #1
 8012164:	429a      	cmp	r2, r3
 8012166:	d004      	beq.n	8012172 <__swbuf_r+0x6e>
 8012168:	89a3      	ldrh	r3, [r4, #12]
 801216a:	07db      	lsls	r3, r3, #31
 801216c:	d5e1      	bpl.n	8012132 <__swbuf_r+0x2e>
 801216e:	2e0a      	cmp	r6, #10
 8012170:	d1df      	bne.n	8012132 <__swbuf_r+0x2e>
 8012172:	4621      	mov	r1, r4
 8012174:	4628      	mov	r0, r5
 8012176:	f7ff ff3b 	bl	8011ff0 <_fflush_r>
 801217a:	2800      	cmp	r0, #0
 801217c:	d0d9      	beq.n	8012132 <__swbuf_r+0x2e>
 801217e:	e7d6      	b.n	801212e <__swbuf_r+0x2a>

08012180 <__swsetup_r>:
 8012180:	b538      	push	{r3, r4, r5, lr}
 8012182:	4b29      	ldr	r3, [pc, #164]	@ (8012228 <__swsetup_r+0xa8>)
 8012184:	4605      	mov	r5, r0
 8012186:	6818      	ldr	r0, [r3, #0]
 8012188:	460c      	mov	r4, r1
 801218a:	b118      	cbz	r0, 8012194 <__swsetup_r+0x14>
 801218c:	6a03      	ldr	r3, [r0, #32]
 801218e:	b90b      	cbnz	r3, 8012194 <__swsetup_r+0x14>
 8012190:	f7fe ffee 	bl	8011170 <__sinit>
 8012194:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012198:	0719      	lsls	r1, r3, #28
 801219a:	d422      	bmi.n	80121e2 <__swsetup_r+0x62>
 801219c:	06da      	lsls	r2, r3, #27
 801219e:	d407      	bmi.n	80121b0 <__swsetup_r+0x30>
 80121a0:	2209      	movs	r2, #9
 80121a2:	602a      	str	r2, [r5, #0]
 80121a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80121a8:	81a3      	strh	r3, [r4, #12]
 80121aa:	f04f 30ff 	mov.w	r0, #4294967295
 80121ae:	e033      	b.n	8012218 <__swsetup_r+0x98>
 80121b0:	0758      	lsls	r0, r3, #29
 80121b2:	d512      	bpl.n	80121da <__swsetup_r+0x5a>
 80121b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80121b6:	b141      	cbz	r1, 80121ca <__swsetup_r+0x4a>
 80121b8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80121bc:	4299      	cmp	r1, r3
 80121be:	d002      	beq.n	80121c6 <__swsetup_r+0x46>
 80121c0:	4628      	mov	r0, r5
 80121c2:	f7ff fa21 	bl	8011608 <_free_r>
 80121c6:	2300      	movs	r3, #0
 80121c8:	6363      	str	r3, [r4, #52]	@ 0x34
 80121ca:	89a3      	ldrh	r3, [r4, #12]
 80121cc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80121d0:	81a3      	strh	r3, [r4, #12]
 80121d2:	2300      	movs	r3, #0
 80121d4:	6063      	str	r3, [r4, #4]
 80121d6:	6923      	ldr	r3, [r4, #16]
 80121d8:	6023      	str	r3, [r4, #0]
 80121da:	89a3      	ldrh	r3, [r4, #12]
 80121dc:	f043 0308 	orr.w	r3, r3, #8
 80121e0:	81a3      	strh	r3, [r4, #12]
 80121e2:	6923      	ldr	r3, [r4, #16]
 80121e4:	b94b      	cbnz	r3, 80121fa <__swsetup_r+0x7a>
 80121e6:	89a3      	ldrh	r3, [r4, #12]
 80121e8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80121ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80121f0:	d003      	beq.n	80121fa <__swsetup_r+0x7a>
 80121f2:	4621      	mov	r1, r4
 80121f4:	4628      	mov	r0, r5
 80121f6:	f7ff ff49 	bl	801208c <__smakebuf_r>
 80121fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80121fe:	f013 0201 	ands.w	r2, r3, #1
 8012202:	d00a      	beq.n	801221a <__swsetup_r+0x9a>
 8012204:	2200      	movs	r2, #0
 8012206:	60a2      	str	r2, [r4, #8]
 8012208:	6962      	ldr	r2, [r4, #20]
 801220a:	4252      	negs	r2, r2
 801220c:	61a2      	str	r2, [r4, #24]
 801220e:	6922      	ldr	r2, [r4, #16]
 8012210:	b942      	cbnz	r2, 8012224 <__swsetup_r+0xa4>
 8012212:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8012216:	d1c5      	bne.n	80121a4 <__swsetup_r+0x24>
 8012218:	bd38      	pop	{r3, r4, r5, pc}
 801221a:	0799      	lsls	r1, r3, #30
 801221c:	bf58      	it	pl
 801221e:	6962      	ldrpl	r2, [r4, #20]
 8012220:	60a2      	str	r2, [r4, #8]
 8012222:	e7f4      	b.n	801220e <__swsetup_r+0x8e>
 8012224:	2000      	movs	r0, #0
 8012226:	e7f7      	b.n	8012218 <__swsetup_r+0x98>
 8012228:	200000e8 	.word	0x200000e8

0801222c <memmove>:
 801222c:	4288      	cmp	r0, r1
 801222e:	b510      	push	{r4, lr}
 8012230:	eb01 0402 	add.w	r4, r1, r2
 8012234:	d902      	bls.n	801223c <memmove+0x10>
 8012236:	4284      	cmp	r4, r0
 8012238:	4623      	mov	r3, r4
 801223a:	d807      	bhi.n	801224c <memmove+0x20>
 801223c:	1e43      	subs	r3, r0, #1
 801223e:	42a1      	cmp	r1, r4
 8012240:	d008      	beq.n	8012254 <memmove+0x28>
 8012242:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012246:	f803 2f01 	strb.w	r2, [r3, #1]!
 801224a:	e7f8      	b.n	801223e <memmove+0x12>
 801224c:	4402      	add	r2, r0
 801224e:	4601      	mov	r1, r0
 8012250:	428a      	cmp	r2, r1
 8012252:	d100      	bne.n	8012256 <memmove+0x2a>
 8012254:	bd10      	pop	{r4, pc}
 8012256:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801225a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801225e:	e7f7      	b.n	8012250 <memmove+0x24>

08012260 <_fstat_r>:
 8012260:	b538      	push	{r3, r4, r5, lr}
 8012262:	4d07      	ldr	r5, [pc, #28]	@ (8012280 <_fstat_r+0x20>)
 8012264:	2300      	movs	r3, #0
 8012266:	4604      	mov	r4, r0
 8012268:	4608      	mov	r0, r1
 801226a:	4611      	mov	r1, r2
 801226c:	602b      	str	r3, [r5, #0]
 801226e:	f7f5 fecf 	bl	8008010 <_fstat>
 8012272:	1c43      	adds	r3, r0, #1
 8012274:	d102      	bne.n	801227c <_fstat_r+0x1c>
 8012276:	682b      	ldr	r3, [r5, #0]
 8012278:	b103      	cbz	r3, 801227c <_fstat_r+0x1c>
 801227a:	6023      	str	r3, [r4, #0]
 801227c:	bd38      	pop	{r3, r4, r5, pc}
 801227e:	bf00      	nop
 8012280:	200034f4 	.word	0x200034f4

08012284 <_isatty_r>:
 8012284:	b538      	push	{r3, r4, r5, lr}
 8012286:	4d06      	ldr	r5, [pc, #24]	@ (80122a0 <_isatty_r+0x1c>)
 8012288:	2300      	movs	r3, #0
 801228a:	4604      	mov	r4, r0
 801228c:	4608      	mov	r0, r1
 801228e:	602b      	str	r3, [r5, #0]
 8012290:	f7f5 fece 	bl	8008030 <_isatty>
 8012294:	1c43      	adds	r3, r0, #1
 8012296:	d102      	bne.n	801229e <_isatty_r+0x1a>
 8012298:	682b      	ldr	r3, [r5, #0]
 801229a:	b103      	cbz	r3, 801229e <_isatty_r+0x1a>
 801229c:	6023      	str	r3, [r4, #0]
 801229e:	bd38      	pop	{r3, r4, r5, pc}
 80122a0:	200034f4 	.word	0x200034f4

080122a4 <_realloc_r>:
 80122a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80122a8:	4607      	mov	r7, r0
 80122aa:	4614      	mov	r4, r2
 80122ac:	460d      	mov	r5, r1
 80122ae:	b921      	cbnz	r1, 80122ba <_realloc_r+0x16>
 80122b0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80122b4:	4611      	mov	r1, r2
 80122b6:	f7fe be43 	b.w	8010f40 <_malloc_r>
 80122ba:	b92a      	cbnz	r2, 80122c8 <_realloc_r+0x24>
 80122bc:	f7ff f9a4 	bl	8011608 <_free_r>
 80122c0:	4625      	mov	r5, r4
 80122c2:	4628      	mov	r0, r5
 80122c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80122c8:	f000 f81a 	bl	8012300 <_malloc_usable_size_r>
 80122cc:	4284      	cmp	r4, r0
 80122ce:	4606      	mov	r6, r0
 80122d0:	d802      	bhi.n	80122d8 <_realloc_r+0x34>
 80122d2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80122d6:	d8f4      	bhi.n	80122c2 <_realloc_r+0x1e>
 80122d8:	4621      	mov	r1, r4
 80122da:	4638      	mov	r0, r7
 80122dc:	f7fe fe30 	bl	8010f40 <_malloc_r>
 80122e0:	4680      	mov	r8, r0
 80122e2:	b908      	cbnz	r0, 80122e8 <_realloc_r+0x44>
 80122e4:	4645      	mov	r5, r8
 80122e6:	e7ec      	b.n	80122c2 <_realloc_r+0x1e>
 80122e8:	42b4      	cmp	r4, r6
 80122ea:	4622      	mov	r2, r4
 80122ec:	4629      	mov	r1, r5
 80122ee:	bf28      	it	cs
 80122f0:	4632      	movcs	r2, r6
 80122f2:	f7ff f97a 	bl	80115ea <memcpy>
 80122f6:	4629      	mov	r1, r5
 80122f8:	4638      	mov	r0, r7
 80122fa:	f7ff f985 	bl	8011608 <_free_r>
 80122fe:	e7f1      	b.n	80122e4 <_realloc_r+0x40>

08012300 <_malloc_usable_size_r>:
 8012300:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012304:	1f18      	subs	r0, r3, #4
 8012306:	2b00      	cmp	r3, #0
 8012308:	bfbc      	itt	lt
 801230a:	580b      	ldrlt	r3, [r1, r0]
 801230c:	18c0      	addlt	r0, r0, r3
 801230e:	4770      	bx	lr

08012310 <_init>:
 8012310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012312:	bf00      	nop
 8012314:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012316:	bc08      	pop	{r3}
 8012318:	469e      	mov	lr, r3
 801231a:	4770      	bx	lr

0801231c <_fini>:
 801231c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801231e:	bf00      	nop
 8012320:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012322:	bc08      	pop	{r3}
 8012324:	469e      	mov	lr, r3
 8012326:	4770      	bx	lr
