// Seed: 3132792342
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    output wor id_2,
    input wire id_3,
    input wand id_4,
    input tri0 id_5,
    input wand id_6,
    input tri1 id_7,
    input uwire module_0,
    input tri id_9
);
  id_11 :
  assert property (@(posedge -1) id_4)
  else $signed(69);
  ;
endmodule
module module_0 (
    input wor id_0,
    input wire id_1,
    input tri1 id_2,
    input supply0 id_3,
    input wand id_4,
    input wand id_5,
    output supply1 id_6,
    output tri0 id_7,
    output wire id_8,
    input tri0 id_9,
    output wire id_10,
    input tri0 id_11,
    input tri1 id_12,
    input wor id_13,
    output tri0 id_14,
    input uwire id_15,
    output supply1 id_16,
    output tri id_17,
    output uwire id_18,
    input wand module_1
    , id_22,
    input wand id_20
);
  import id_23::id_24;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_10,
      id_12,
      id_11,
      id_0,
      id_13,
      id_2,
      id_2,
      id_9
  );
  assign modCall_1.id_5 = 0;
  assign id_18 = -1;
endmodule
