Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/18.0/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off CPU0_simu -c CPU0_simu --vector_source="D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_RAM_simu/Waveform.vwf" --testbench_file="D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_RAM_simu/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Mon May 10 10:02:45 2021
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off CPU0_simu -c CPU0_simu --vector_source="D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_RAM_simu/Waveform.vwf" --testbench_file="D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_RAM_simu/simulation/qsim/Waveform.vwf.vt"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

t pin "SP_o[24]" in vector source file when writing test bench files

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_RAM_simu/simulation/qsim/" CPU0_simu -c CPU0_simu

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Mon May 10 10:02:46 2021
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_RAM_simu/simulation/qsim/" CPU0_simu -c CPU0_simu
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file CPU0_simu.vo in folder "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_RAM_simu/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4760 megabytes
    Info: Processing ended: Mon May 10 10:02:49 2021
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02

Completed successfully. 

**** Generating the ModelSim .do script ****

D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_RAM_simu/simulation/qsim/CPU0_simu.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/18.0/modelsim_ase/win32aloem//vsim -c -do CPU0_simu.do

Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b


# do CPU0_simu.do
# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:02:50 on May 10,2021
# vlog -work work CPU0_simu.vo 
# -- Compiling module cpu0_top

# 
# Top level modules:
# 	cpu0_top
# End time: 10:02:51 on May 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:02:51 on May 10,2021
# vlog -work work Waveform.vwf.vt 
# -- Compiling module cpu0_top_vlg_vec_tst
# 
# Top level modules:
# 	cpu0_top_vlg_vec_tst
# End time: 10:02:51 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.cpu0_top_vlg_vec_tst 
# Start time: 10:02:52 on May 10,2021
# Loading work.cpu0_top_vlg_vec_tst
# Loading work.cpu0_top
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_clkena
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading altera_ver.dffeas
# Loading cyclonev_ver.cyclonev_mac
# Loading cyclonev_ver.cyclonev_ram_block
# Loading sv_std.std
# Loading altera_lnsim_ver.generic_m10k
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.common_28nm_ram_block
# Loading altera_lnsim_ver.common_28nm_ram_register
# Loading altera_lnsim_ver.common_28nm_ram_pulse_generator
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3015) CPU0_simu.vo(19994): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /cpu0_top_vlg_vec_tst/i1/\cpu|Mult0~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) CPU0_simu.vo(19994): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328).
#    Time: 0 ps  Iteration: 0  Instance: /cpu0_top_vlg_vec_tst/i1/\cpu|Mult0~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) CPU0_simu.vo(19994): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329).
#    Time: 0 ps  Iteration: 0  Instance: /cpu0_top_vlg_vec_tst/i1/\cpu|Mult0~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) CPU0_simu.vo(19994): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /cpu0_top_vlg_vec_tst/i1/\cpu|Mult0~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) CPU0_simu.vo(19994): [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /cpu0_top_vlg_vec_tst/i1/\cpu|Mult0~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) CPU0_simu.vo(19994): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /cpu0_top_vlg_vec_tst/i1/\cpu|Mult0~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /cpu0_top_vlg_vec_tst/i1/\cpu|Mult0~8 /inst/ File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /cpu0_top_vlg_vec_tst/i1/\cpu|Mult0~8 /inst/ File: nofile
# ** Warning: (vsim-3015) CPU0_simu.vo(52902): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /cpu0_top_vlg_vec_tst/i1/\cpu|Mult0~405  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) CPU0_simu.vo(52902): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /cpu0_top_vlg_vec_tst/i1/\cpu|Mult0~405  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) CPU0_simu.vo(52902): [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /cpu0_top_vlg_vec_tst/i1/\cpu|Mult0~405  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) CPU0_simu.vo(52902): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /cpu0_top_vlg_vec_tst/i1/\cpu|Mult0~405  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: Design size of 27640 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#25

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# ** Note: $finish    : Waveform.vwf.vt(60)
#    Time: 1 us  Iteration: 0  Instance: /cpu0_top_vlg_vec_tst
# End time: 10:03:02 on May 10,2021, Elapsed time: 0:00:10
# Errors: 0, Warnings: 13

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_RAM_simu/Waveform.vwf...

Reading D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_RAM_simu/simulation/qsim/CPU0_simu.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_RAM_simu/simulation/qsim/CPU0_simu_20210510100302.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.