ABLE_345__SamuLevel_2_padding_0_MASK 0xff0000
#define DPM_TABLE_345__SamuLevel_2_padding_0__SHIFT 0x10
#define DPM_TABLE_345__SamuLevel_2_Divider_MASK 0xff000000
#define DPM_TABLE_345__SamuLevel_2_Divider__SHIFT 0x18
#define DPM_TABLE_346__SamuLevel_3_Frequency_MASK 0xffffffff
#define DPM_TABLE_346__SamuLevel_3_Frequency__SHIFT 0x0
#define DPM_TABLE_347__SamuLevel_3_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_347__SamuLevel_3_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_347__SamuLevel_3_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_347__SamuLevel_3_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_347__SamuLevel_3_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_347__SamuLevel_3_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_347__SamuLevel_3_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_347__SamuLevel_3_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_348__SamuLevel_3_padding_2_MASK 0xff
#define DPM_TABLE_348__SamuLevel_3_padding_2__SHIFT 0x0
#define DPM_TABLE_348__SamuLevel_3_padding_1_MASK 0xff00
#define DPM_TABLE_348__SamuLevel_3_padding_1__SHIFT 0x8
#define DPM_TABLE_348__SamuLevel_3_padding_0_MASK 0xff0000
#define DPM_TABLE_348__SamuLevel_3_padding_0__SHIFT 0x10
#define DPM_TABLE_348__SamuLevel_3_Divider_MASK 0xff000000
#define DPM_TABLE_348__SamuLevel_3_Divider__SHIFT 0x18
#define DPM_TABLE_349__SamuLevel_4_Frequency_MASK 0xffffffff
#define DPM_TABLE_349__SamuLevel_4_Frequency__SHIFT 0x0
#define DPM_TABLE_350__SamuLevel_4_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_350__SamuLevel_4_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_350__SamuLevel_4_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_350__SamuLevel_4_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_350__SamuLevel_4_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_350__SamuLevel_4_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_350__SamuLevel_4_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_350__SamuLevel_4_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_351__SamuLevel_4_padding_2_MASK 0xff
#define DPM_TABLE_351__SamuLevel_4_padding_2__SHIFT 0x0
#define DPM_TABLE_351__SamuLevel_4_padding_1_MASK 0xff00
#define DPM_TABLE_351__SamuLevel_4_padding_1__SHIFT 0x8
#define DPM_TABLE_351__SamuLevel_4_padding_0_MASK 0xff0000
#define DPM_TABLE_351__SamuLevel_4_padding_0__SHIFT 0x10
#define DPM_TABLE_351__SamuLevel_4_Divider_MASK 0xff000000
#define DPM_TABLE_351__SamuLevel_4_Divider__SHIFT 0x18
#define DPM_TABLE_352__SamuLevel_5_Frequency_MASK 0xffffffff
#define DPM_TABLE_352__SamuLevel_5_Frequency__SHIFT 0x0
#define DPM_TABLE_353__SamuLevel_5_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_353__SamuLevel_5_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_353__SamuLevel_5_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_353__SamuLevel_5_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_353__SamuLevel_5_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_353__SamuLevel_5_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_353__SamuLevel_5_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_353__SamuLevel_5_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_354__SamuLevel_5_padding_2_MASK 0xff
#define DPM_TABLE_354__SamuLevel_5_padding_2__SHIFT 0x0
#define DPM_TABLE_354__SamuLevel_5_padding_1_MASK 0xff00
#define DPM_TABLE_354__SamuLevel_5_padding_1__SHIFT 0x8
#define DPM_TABLE_354__SamuLevel_5_padding_0_MASK 0xff0000
#define DPM_TABLE_354__SamuLevel_5_padding_0__SHIFT 0x10
#define DPM_TABLE_354__SamuLevel_5_Divider_MASK 0xff000000
#define DPM_TABLE_354__SamuLevel_5_Divider__SHIFT 0x18
#define DPM_TABLE_355__SamuLevel_6_Frequency_MASK 0xffffffff
#define DPM_TABLE_355__SamuLevel_6_Frequency__SHIFT 0x0
#define DPM_TABLE_356__SamuLevel_6_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_356__SamuLevel_6_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_356__SamuLevel_6_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_356__SamuLevel_6_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_356__SamuLevel_6_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_356__SamuLevel_6_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_356__SamuLevel_6_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_356__SamuLevel_6_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_357__SamuLevel_6_padding_2_MASK 0xff
#define DPM_TABLE_357__SamuLevel_6_padding_2__SHIFT 0x0
#define DPM_TABLE_357__SamuLevel_6_padding_1_MASK 0xff00
#define DPM_TABLE_357__SamuLevel_6_padding_1__SHIFT 0x8
#define DPM_TABLE_357__SamuLevel_6_padding_0_MASK 0xff0000
#define DPM_TABLE_357__SamuLevel_6_padding_0__SHIFT 0x10
#define DPM_TABLE_357__SamuLevel_6_Divider_MASK 0xff000000
#define DPM_TABLE_357__SamuLevel_6_Divider__SHIFT 0x18
#define DPM_TABLE_358__SamuLevel_7_Frequency_MASK 0xffffffff
#define DPM_TABLE_358__SamuLevel_7_Frequency__SHIFT 0x0
#define DPM_TABLE_359__SamuLevel_7_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_359__SamuLevel_7_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_359__SamuLevel_7_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_359__SamuLevel_7_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_359__SamuLevel_7_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_359__SamuLevel_7_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_359__SamuLevel_7_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_359__SamuLevel_7_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_360__SamuLevel_7_padding_2_MASK 0xff
#define DPM_TABLE_360__SamuLevel_7_padding_2__SHIFT 0x0
#define DPM_TABLE_360__SamuLevel_7_padding_1_MASK 0xff00
#define DPM_TABLE_360__SamuLevel_7_padding_1__SHIFT 0x8
#define DPM_TABLE_360__SamuLevel_7_padding_0_MASK 0xff0000
#define DPM_TABLE_360__SamuLevel_7_padding_0__SHIFT 0x10
#define DPM_TABLE_360__SamuLevel_7_Divider_MASK 0xff000000
#define DPM_TABLE_360__SamuLevel_7_Divider__SHIFT 0x18
#define DPM_TABLE_361__Ulv_CcPwrDynRm_MASK 0xffffffff
#define DPM_TABLE_361__Ulv_CcPwrDynRm__SHIFT 0x0
#define DPM_TABLE_362__Ulv_CcPwrDynRm1_MASK 0xffffffff
#define DPM_TABLE_362__Ulv_CcPwrDynRm1__SHIFT 0x0
#define DPM_TABLE_363__Ulv_VddcPhase_MASK 0xff
#define DPM_TABLE_363__Ulv_VddcPhase__SHIFT 0x0
#define DPM_TABLE_363__Ulv_VddcOffsetVid_MASK 0xff00
#define DPM_TABLE_363__Ulv_VddcOffsetVid__SHIFT 0x8
#define DPM_TABLE_363__Ulv_VddcOffset_MASK 0xffff0000
#define DPM_TABLE_363__Ulv_VddcOffset__SHIFT 0x10
#define DPM_TABLE_364__Ulv_Reserved_MASK 0xffffffff
#define DPM_TABLE_364__Ulv_Reserved__SHIFT 0x0
#define DPM_TABLE_365__SclkStepSize_MASK 0xffffffff
#define DPM_TABLE_365__SclkStepSize__SHIFT 0x0
#define DPM_TABLE_366__Smio_0_MASK 0xffffffff
#define DPM_TABLE_366__Smio_0__SHIFT 0x0
#define DPM_TABLE_367__Smio_1_MASK 0xffffffff
#define DPM_TABLE_367__Smio_1__SHIFT 0x0
#define DPM_TABLE_368__Smio_2_MASK 0xffffffff
#define DPM_TABLE_368__Smio_2__SHIFT 0x0
#define DPM_TABLE_369__Smio_3_MASK 0xffffffff
#define DPM_TABLE_369__Smio_3__SHIFT 0x0
#define DPM_TABLE_370__Smio_4_MASK 0xffffffff
#define DPM_TABLE_370__Smio_4__SHIFT 0x0
#define DPM_TABLE_371__Smio_5_MASK 0xffffffff
#define DPM_TABLE_371__Smio_5__SHIFT 0x0
#define DPM_TABLE_372__Smio_6_MASK 0xffffffff
#define DPM_TABLE_372__Smio_6__SHIFT 0x0
#define DPM_TABLE_373__Smio_7_MASK 0xffffffff
#define DPM_TABLE_373__Smio_7__SHIFT 0x0
#define DPM_TABLE_374__Smio_8_MASK 0xffffffff
#define DPM_TABLE_374__Smio_8__SHIFT 0x0
#define DPM_TABLE_375__Smio_9_MASK 0xffffffff
#define DPM_TABLE_375__Smio_9__SHIFT 0x0
#define DPM_TABLE_376__Smio_10_MASK 0xffffffff
#define DPM_TABLE_376__Smio_10__SHIFT 0x0
#define DPM_TABLE_377__Smio_11_MASK 0xffffffff
#define DPM_TABLE_377__Smio_11__SHIFT 0x0
#define DPM_TABLE_378__Smio_12_MASK 0xffffffff
#define DPM_TABLE_378__Smio_12__SHIFT 0x0
#define DPM_TABLE_379__Smio_13_MASK 0xffffffff
#define DPM_TABLE_379__Smio_13__SHIFT 0x0
#define DPM_TABLE_380__Smio_14_MASK 0xffffffff
#define DPM_TABLE_380__Smio_14__SHIFT 0x0
#define DPM_TABLE_381__Smio_15_MASK 0xffffffff
#define DPM_TABLE_381__Smio_15__SHIFT 0x0
#define DPM_TABLE_382__Smio_16_MASK 0xffffffff
#define DPM_TABLE_382__Smio_16__SHIFT 0x0
#define DPM_TABLE_383__Smio_17_MASK 0xffffffff
#define DPM_TABLE_383__Smio_17__SHIFT 0x0
#define DPM_TABLE_384__Smio_18_MASK 0xffffffff
#define DPM_TABLE_384__Smio_18__SHIFT 0x0
#define DPM_TABLE_385__Smio_19_MASK 0xffffffff
#define DPM_TABLE_385__Smio_19__SHIFT 0x0
#define DPM_TABLE_386__Smio_20_MASK 0xffffffff
#define DPM_TABLE_386__Smio_20__SHIFT 0x0
#define DPM_TABLE_387__Smio_21_MASK 0xffffffff
#define DPM_TABLE_387__Smio_21__SHIFT 0x0
#define DPM_TABLE_388__Smio_22_MASK 0xffffffff
#define DPM_TABLE_388__Smio_22__SHIFT 0x0
#define DPM_TABLE_389__Smio_23_MASK 0xffffffff
#define DPM_TABLE_389__Smio_23__SHIFT 0x0
#define DPM_TABLE_390__Smio_24_MASK 0xffffffff
#define DPM_TABLE_390__Smio_24__SHIFT 0x0
#define DPM_TABLE_391__Smio_25_MASK 0xffffffff
#define DPM_TABLE_391__Smio_25__SHIFT 0x0
#define DPM_TABLE_392__Smio_26_MASK 0xffffffff
#define DPM_TABLE_392__Smio_26__SHIFT 0x0
#define DPM_TABLE_393__Smio_27_MASK 0xffffffff
#define DPM_TABLE_393__Smio_27__SHIFT 0x0
#define DPM_TABLE_394__Smio_28_MASK 0xffffffff
#define DPM_TABLE_394__Smio_28__SHIFT 0x0
#define DPM_TABLE_395__Smio_29_MASK 0xffffffff
#define DPM_TABLE_395__Smio_29__SHIFT 0x0
#define DPM_TABLE_396__Smio_30_MASK 0xffffffff
#define DPM_TABLE_396__Smio_30__SHIFT 0x0
#define DPM_TABLE_397__Smio_31_MASK 0xffffffff
#define DPM_TABLE_397__Smio_31__SHIFT 0x0
#define DPM_TABLE_398__SamuBootLevel_MASK 0xff
#define DPM_TABLE_398__SamuBootLevel__SHIFT 0x0
#define DPM_TABLE_398__AcpBootLevel_MASK 0xff00
#define DPM_TABLE_398__AcpBootLevel__SHIFT 0x8
#define DPM_TABLE_398__VceBootLevel_MASK 0xff0000
#define DPM_TABLE_398__VceBootLevel__SHIFT 0x10
#define DPM_TABLE_398__UvdBootLevel_MASK 0xff000000
#define DPM_TABLE_398__UvdBootLevel__SHIFT 0x18
#define DPM_TABLE_399__GraphicsInterval_MASK 0xff
#define DPM_TABLE_399__GraphicsInterval__SHIFT 0x0
#define DPM_TABLE_399__GraphicsThermThrottleEnable_MASK 0xff00
#define DPM_TABLE_399__GraphicsThermThrottleEnable__SHIFT 0x8
#define DPM_TABLE_399__GraphicsVoltageChangeEnable_MASK 0xff0000
#define DPM_TABLE_399__GraphicsVoltageChangeEnable__SHIFT 0x10
#define DPM_TABLE_399__GraphicsBootLevel_MASK 0xff000000
#define DPM_TABLE_399__GraphicsBootLevel__SHIFT 0x18
#define DPM_TABLE_400__TemperatureLimitHigh_MASK 0xffff
#define 