# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../Saturating_Inductor_Buck.srcs/sources_1/ip/clk_wiz_0" \
"calculation_tb_time_synth.v" \
"../../../../../Saturating_Inductor_Buck.srcs/sim_1/new/ACD_simu.v" \

# Do not sort compile order
nosort
