Classic Timing Analyzer report for ripple_counter_256_advanced
Sat May 11 14:31:45 2024
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CLK'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                               ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------+----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                      ; To                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------+----------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.299 ns                                       ; ET                        ; 74161:inst1|f74161:sub|110 ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.817 ns                                       ; 74161:inst1|f74161:sub|99 ; Q2                         ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.260 ns                                      ; D3                        ; 74161:inst1|f74161:sub|110 ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|9  ; 74161:inst1|f74161:sub|110 ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                           ;                            ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------+----------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                           ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                       ; To                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|9   ; 74161:inst1|f74161:sub|110 ; CLK        ; CLK      ; None                        ; None                      ; 2.412 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|9   ; 74161:inst|f74161:sub|9    ; CLK        ; CLK      ; None                        ; None                      ; 2.411 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|9   ; 74161:inst|f74161:sub|99   ; CLK        ; CLK      ; None                        ; None                      ; 2.402 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|9   ; 74161:inst|f74161:sub|110  ; CLK        ; CLK      ; None                        ; None                      ; 2.396 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|9   ; 74161:inst|f74161:sub|87   ; CLK        ; CLK      ; None                        ; None                      ; 2.392 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst|f74161:sub|9    ; 74161:inst|f74161:sub|110  ; CLK        ; CLK      ; None                        ; None                      ; 2.271 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|9   ; 74161:inst1|f74161:sub|99  ; CLK        ; CLK      ; None                        ; None                      ; 2.209 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|99  ; 74161:inst1|f74161:sub|110 ; CLK        ; CLK      ; None                        ; None                      ; 2.143 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|99  ; 74161:inst|f74161:sub|9    ; CLK        ; CLK      ; None                        ; None                      ; 2.142 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|99  ; 74161:inst|f74161:sub|99   ; CLK        ; CLK      ; None                        ; None                      ; 2.133 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|99  ; 74161:inst|f74161:sub|110  ; CLK        ; CLK      ; None                        ; None                      ; 2.127 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|99  ; 74161:inst|f74161:sub|87   ; CLK        ; CLK      ; None                        ; None                      ; 2.123 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst|f74161:sub|87   ; 74161:inst|f74161:sub|110  ; CLK        ; CLK      ; None                        ; None                      ; 2.083 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|87  ; 74161:inst1|f74161:sub|99  ; CLK        ; CLK      ; None                        ; None                      ; 2.047 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst|f74161:sub|99   ; 74161:inst|f74161:sub|110  ; CLK        ; CLK      ; None                        ; None                      ; 2.014 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|87  ; 74161:inst1|f74161:sub|110 ; CLK        ; CLK      ; None                        ; None                      ; 1.960 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|87  ; 74161:inst|f74161:sub|9    ; CLK        ; CLK      ; None                        ; None                      ; 1.959 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|87  ; 74161:inst|f74161:sub|99   ; CLK        ; CLK      ; None                        ; None                      ; 1.950 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|87  ; 74161:inst|f74161:sub|110  ; CLK        ; CLK      ; None                        ; None                      ; 1.944 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|87  ; 74161:inst|f74161:sub|87   ; CLK        ; CLK      ; None                        ; None                      ; 1.940 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|9   ; 74161:inst1|f74161:sub|87  ; CLK        ; CLK      ; None                        ; None                      ; 1.932 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|110 ; 74161:inst|f74161:sub|9    ; CLK        ; CLK      ; None                        ; None                      ; 1.809 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|110 ; 74161:inst|f74161:sub|110  ; CLK        ; CLK      ; None                        ; None                      ; 1.795 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|110 ; 74161:inst|f74161:sub|99   ; CLK        ; CLK      ; None                        ; None                      ; 1.794 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|110 ; 74161:inst|f74161:sub|87   ; CLK        ; CLK      ; None                        ; None                      ; 1.782 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst|f74161:sub|87   ; 74161:inst|f74161:sub|99   ; CLK        ; CLK      ; None                        ; None                      ; 1.735 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst|f74161:sub|9    ; 74161:inst|f74161:sub|99   ; CLK        ; CLK      ; None                        ; None                      ; 1.534 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst|f74161:sub|9    ; 74161:inst|f74161:sub|87   ; CLK        ; CLK      ; None                        ; None                      ; 1.525 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|9   ; 74161:inst1|f74161:sub|9   ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|87  ; 74161:inst1|f74161:sub|87  ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|99  ; 74161:inst1|f74161:sub|99  ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|110 ; 74161:inst1|f74161:sub|110 ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst|f74161:sub|9    ; 74161:inst|f74161:sub|9    ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst|f74161:sub|87   ; 74161:inst|f74161:sub|87   ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst|f74161:sub|99   ; 74161:inst|f74161:sub|99   ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst|f74161:sub|110  ; 74161:inst|f74161:sub|110  ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+------+----------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                         ; To Clock ;
+-------+--------------+------------+------+----------------------------+----------+
; N/A   ; None         ; 6.299 ns   ; ET   ; 74161:inst1|f74161:sub|110 ; CLK      ;
; N/A   ; None         ; 6.298 ns   ; ET   ; 74161:inst|f74161:sub|9    ; CLK      ;
; N/A   ; None         ; 6.289 ns   ; ET   ; 74161:inst|f74161:sub|99   ; CLK      ;
; N/A   ; None         ; 6.283 ns   ; ET   ; 74161:inst|f74161:sub|110  ; CLK      ;
; N/A   ; None         ; 6.279 ns   ; ET   ; 74161:inst|f74161:sub|87   ; CLK      ;
; N/A   ; None         ; 6.213 ns   ; ET   ; 74161:inst1|f74161:sub|9   ; CLK      ;
; N/A   ; None         ; 6.111 ns   ; D1   ; 74161:inst1|f74161:sub|87  ; CLK      ;
; N/A   ; None         ; 6.093 ns   ; ET   ; 74161:inst1|f74161:sub|99  ; CLK      ;
; N/A   ; None         ; 5.883 ns   ; EP   ; 74161:inst1|f74161:sub|9   ; CLK      ;
; N/A   ; None         ; 5.853 ns   ; EP   ; 74161:inst1|f74161:sub|87  ; CLK      ;
; N/A   ; None         ; 5.783 ns   ; EP   ; 74161:inst1|f74161:sub|99  ; CLK      ;
; N/A   ; None         ; 5.767 ns   ; D6   ; 74161:inst|f74161:sub|99   ; CLK      ;
; N/A   ; None         ; 5.750 ns   ; ET   ; 74161:inst1|f74161:sub|87  ; CLK      ;
; N/A   ; None         ; 5.646 ns   ; D4   ; 74161:inst|f74161:sub|9    ; CLK      ;
; N/A   ; None         ; 5.546 ns   ; D5   ; 74161:inst|f74161:sub|87   ; CLK      ;
; N/A   ; None         ; 5.381 ns   ; EP   ; 74161:inst1|f74161:sub|110 ; CLK      ;
; N/A   ; None         ; 5.154 ns   ; LOAD ; 74161:inst|f74161:sub|87   ; CLK      ;
; N/A   ; None         ; 5.153 ns   ; LOAD ; 74161:inst1|f74161:sub|110 ; CLK      ;
; N/A   ; None         ; 5.152 ns   ; LOAD ; 74161:inst|f74161:sub|99   ; CLK      ;
; N/A   ; None         ; 5.152 ns   ; LOAD ; 74161:inst|f74161:sub|110  ; CLK      ;
; N/A   ; None         ; 5.147 ns   ; LOAD ; 74161:inst|f74161:sub|9    ; CLK      ;
; N/A   ; None         ; 5.145 ns   ; LOAD ; 74161:inst1|f74161:sub|87  ; CLK      ;
; N/A   ; None         ; 5.059 ns   ; D7   ; 74161:inst|f74161:sub|110  ; CLK      ;
; N/A   ; None         ; 4.959 ns   ; D0   ; 74161:inst1|f74161:sub|9   ; CLK      ;
; N/A   ; None         ; 4.720 ns   ; LOAD ; 74161:inst1|f74161:sub|9   ; CLK      ;
; N/A   ; None         ; 4.720 ns   ; LOAD ; 74161:inst1|f74161:sub|99  ; CLK      ;
; N/A   ; None         ; 0.571 ns   ; D2   ; 74161:inst1|f74161:sub|99  ; CLK      ;
; N/A   ; None         ; 0.526 ns   ; D3   ; 74161:inst1|f74161:sub|110 ; CLK      ;
+-------+--------------+------------+------+----------------------------+----------+


+----------------------------------------------------------------------------------+
; tco                                                                              ;
+-------+--------------+------------+----------------------------+----+------------+
; Slack ; Required tco ; Actual tco ; From                       ; To ; From Clock ;
+-------+--------------+------------+----------------------------+----+------------+
; N/A   ; None         ; 9.817 ns   ; 74161:inst1|f74161:sub|99  ; Q2 ; CLK        ;
; N/A   ; None         ; 8.998 ns   ; 74161:inst1|f74161:sub|110 ; Q3 ; CLK        ;
; N/A   ; None         ; 8.969 ns   ; 74161:inst1|f74161:sub|87  ; Q1 ; CLK        ;
; N/A   ; None         ; 8.909 ns   ; 74161:inst|f74161:sub|110  ; Q7 ; CLK        ;
; N/A   ; None         ; 8.642 ns   ; 74161:inst|f74161:sub|99   ; Q6 ; CLK        ;
; N/A   ; None         ; 8.583 ns   ; 74161:inst1|f74161:sub|9   ; Q0 ; CLK        ;
; N/A   ; None         ; 8.096 ns   ; 74161:inst|f74161:sub|87   ; Q5 ; CLK        ;
; N/A   ; None         ; 8.025 ns   ; 74161:inst|f74161:sub|9    ; Q4 ; CLK        ;
+-------+--------------+------------+----------------------------+----+------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+------+----------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                         ; To Clock ;
+---------------+-------------+-----------+------+----------------------------+----------+
; N/A           ; None        ; -0.260 ns ; D3   ; 74161:inst1|f74161:sub|110 ; CLK      ;
; N/A           ; None        ; -0.305 ns ; D2   ; 74161:inst1|f74161:sub|99  ; CLK      ;
; N/A           ; None        ; -4.454 ns ; LOAD ; 74161:inst1|f74161:sub|9   ; CLK      ;
; N/A           ; None        ; -4.454 ns ; LOAD ; 74161:inst1|f74161:sub|99  ; CLK      ;
; N/A           ; None        ; -4.693 ns ; D0   ; 74161:inst1|f74161:sub|9   ; CLK      ;
; N/A           ; None        ; -4.793 ns ; D7   ; 74161:inst|f74161:sub|110  ; CLK      ;
; N/A           ; None        ; -4.879 ns ; LOAD ; 74161:inst1|f74161:sub|87  ; CLK      ;
; N/A           ; None        ; -4.881 ns ; LOAD ; 74161:inst|f74161:sub|9    ; CLK      ;
; N/A           ; None        ; -4.886 ns ; LOAD ; 74161:inst|f74161:sub|99   ; CLK      ;
; N/A           ; None        ; -4.886 ns ; LOAD ; 74161:inst|f74161:sub|110  ; CLK      ;
; N/A           ; None        ; -4.887 ns ; LOAD ; 74161:inst1|f74161:sub|110 ; CLK      ;
; N/A           ; None        ; -4.888 ns ; LOAD ; 74161:inst|f74161:sub|87   ; CLK      ;
; N/A           ; None        ; -5.115 ns ; EP   ; 74161:inst1|f74161:sub|110 ; CLK      ;
; N/A           ; None        ; -5.280 ns ; D5   ; 74161:inst|f74161:sub|87   ; CLK      ;
; N/A           ; None        ; -5.380 ns ; D4   ; 74161:inst|f74161:sub|9    ; CLK      ;
; N/A           ; None        ; -5.484 ns ; ET   ; 74161:inst1|f74161:sub|87  ; CLK      ;
; N/A           ; None        ; -5.501 ns ; D6   ; 74161:inst|f74161:sub|99   ; CLK      ;
; N/A           ; None        ; -5.517 ns ; EP   ; 74161:inst1|f74161:sub|99  ; CLK      ;
; N/A           ; None        ; -5.587 ns ; EP   ; 74161:inst1|f74161:sub|87  ; CLK      ;
; N/A           ; None        ; -5.617 ns ; EP   ; 74161:inst1|f74161:sub|9   ; CLK      ;
; N/A           ; None        ; -5.827 ns ; ET   ; 74161:inst1|f74161:sub|99  ; CLK      ;
; N/A           ; None        ; -5.845 ns ; D1   ; 74161:inst1|f74161:sub|87  ; CLK      ;
; N/A           ; None        ; -5.947 ns ; ET   ; 74161:inst1|f74161:sub|9   ; CLK      ;
; N/A           ; None        ; -6.013 ns ; ET   ; 74161:inst|f74161:sub|87   ; CLK      ;
; N/A           ; None        ; -6.017 ns ; ET   ; 74161:inst|f74161:sub|110  ; CLK      ;
; N/A           ; None        ; -6.023 ns ; ET   ; 74161:inst|f74161:sub|99   ; CLK      ;
; N/A           ; None        ; -6.032 ns ; ET   ; 74161:inst|f74161:sub|9    ; CLK      ;
; N/A           ; None        ; -6.033 ns ; ET   ; 74161:inst1|f74161:sub|110 ; CLK      ;
+---------------+-------------+-----------+------+----------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Sat May 11 14:31:44 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ripple_counter_256_advanced -c ripple_counter_256_advanced --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" Internal fmax is restricted to 340.02 MHz between source register "74161:inst1|f74161:sub|9" and destination register "74161:inst1|f74161:sub|110"
    Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.412 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y8_N17; Fanout = 5; REG Node = '74161:inst1|f74161:sub|9'
            Info: 2: + IC(0.491 ns) + CELL(0.614 ns) = 1.105 ns; Loc. = LCCOMB_X12_Y8_N26; Fanout = 5; COMB Node = '74161:inst|f74161:sub|96~33'
            Info: 3: + IC(0.400 ns) + CELL(0.206 ns) = 1.711 ns; Loc. = LCCOMB_X12_Y8_N28; Fanout = 1; COMB Node = '74161:inst1|f74161:sub|109~106'
            Info: 4: + IC(0.387 ns) + CELL(0.206 ns) = 2.304 ns; Loc. = LCCOMB_X12_Y8_N6; Fanout = 1; COMB Node = '74161:inst1|f74161:sub|109~107'
            Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 2.412 ns; Loc. = LCFF_X12_Y8_N7; Fanout = 6; REG Node = '74161:inst1|f74161:sub|110'
            Info: Total cell delay = 1.134 ns ( 47.01 % )
            Info: Total interconnect delay = 1.278 ns ( 52.99 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 2.848 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(0.903 ns) + CELL(0.666 ns) = 2.848 ns; Loc. = LCFF_X12_Y8_N7; Fanout = 6; REG Node = '74161:inst1|f74161:sub|110'
                Info: Total cell delay = 1.806 ns ( 63.41 % )
                Info: Total interconnect delay = 1.042 ns ( 36.59 % )
            Info: - Longest clock path from clock "CLK" to source register is 2.848 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(0.903 ns) + CELL(0.666 ns) = 2.848 ns; Loc. = LCFF_X12_Y8_N17; Fanout = 5; REG Node = '74161:inst1|f74161:sub|9'
                Info: Total cell delay = 1.806 ns ( 63.41 % )
                Info: Total interconnect delay = 1.042 ns ( 36.59 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "74161:inst1|f74161:sub|110" (data pin = "ET", clock pin = "CLK") is 6.299 ns
    Info: + Longest pin to register delay is 9.187 ns
        Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 4; PIN Node = 'ET'
        Info: 2: + IC(6.316 ns) + CELL(0.589 ns) = 7.880 ns; Loc. = LCCOMB_X12_Y8_N26; Fanout = 5; COMB Node = '74161:inst|f74161:sub|96~33'
        Info: 3: + IC(0.400 ns) + CELL(0.206 ns) = 8.486 ns; Loc. = LCCOMB_X12_Y8_N28; Fanout = 1; COMB Node = '74161:inst1|f74161:sub|109~106'
        Info: 4: + IC(0.387 ns) + CELL(0.206 ns) = 9.079 ns; Loc. = LCCOMB_X12_Y8_N6; Fanout = 1; COMB Node = '74161:inst1|f74161:sub|109~107'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 9.187 ns; Loc. = LCFF_X12_Y8_N7; Fanout = 6; REG Node = '74161:inst1|f74161:sub|110'
        Info: Total cell delay = 2.084 ns ( 22.68 % )
        Info: Total interconnect delay = 7.103 ns ( 77.32 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.848 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.903 ns) + CELL(0.666 ns) = 2.848 ns; Loc. = LCFF_X12_Y8_N7; Fanout = 6; REG Node = '74161:inst1|f74161:sub|110'
        Info: Total cell delay = 1.806 ns ( 63.41 % )
        Info: Total interconnect delay = 1.042 ns ( 36.59 % )
Info: tco from clock "CLK" to destination pin "Q2" through register "74161:inst1|f74161:sub|99" is 9.817 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.848 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.903 ns) + CELL(0.666 ns) = 2.848 ns; Loc. = LCFF_X12_Y8_N21; Fanout = 3; REG Node = '74161:inst1|f74161:sub|99'
        Info: Total cell delay = 1.806 ns ( 63.41 % )
        Info: Total interconnect delay = 1.042 ns ( 36.59 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 6.665 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y8_N21; Fanout = 3; REG Node = '74161:inst1|f74161:sub|99'
        Info: 2: + IC(3.579 ns) + CELL(3.086 ns) = 6.665 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'Q2'
        Info: Total cell delay = 3.086 ns ( 46.30 % )
        Info: Total interconnect delay = 3.579 ns ( 53.70 % )
Info: th for register "74161:inst1|f74161:sub|110" (data pin = "D3", clock pin = "CLK") is -0.260 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.848 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.903 ns) + CELL(0.666 ns) = 2.848 ns; Loc. = LCFF_X12_Y8_N7; Fanout = 6; REG Node = '74161:inst1|f74161:sub|110'
        Info: Total cell delay = 1.806 ns ( 63.41 % )
        Info: Total interconnect delay = 1.042 ns ( 36.59 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 3.414 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_28; Fanout = 1; PIN Node = 'D3'
        Info: 2: + IC(1.515 ns) + CELL(0.651 ns) = 3.306 ns; Loc. = LCCOMB_X12_Y8_N6; Fanout = 1; COMB Node = '74161:inst1|f74161:sub|109~107'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.414 ns; Loc. = LCFF_X12_Y8_N7; Fanout = 6; REG Node = '74161:inst1|f74161:sub|110'
        Info: Total cell delay = 1.899 ns ( 55.62 % )
        Info: Total interconnect delay = 1.515 ns ( 44.38 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 161 megabytes
    Info: Processing ended: Sat May 11 14:31:45 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


