#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jun 23 14:37:31 2023
# Process ID: 32601
# Current directory: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/synth
# Command line: vivado -mode batch -source synthesize_4.tcl
# Log file: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/synth/vivado.log
# Journal file: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/synth/vivado.jou
#-----------------------------------------------------------
source synthesize_4.tcl
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/arithmetic_units.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/delay_buffer.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/elastic_components.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/MemCont.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/multipliers.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/mul_wrapper.vhd
# read_verilog  ../sim/VHDL_SRC/LSQ_vertices.v
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/matching_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top matching -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context 
Command: synth_design -top matching -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32611 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1978.277 ; gain = 201.715 ; free physical = 4837 ; free virtual = 8959
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'matching' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/matching_optimized.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:1564]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (1#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:1564]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:1034]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (2#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (3#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (4#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (5#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:1034]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (6#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (7#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module '\fork ' (8#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (8#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux' (9#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'shl_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/arithmetic_units.vhd:342]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (10#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (11#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'shl_op' (12#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/arithmetic_units.vhd:342]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (13#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'or_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/arithmetic_units.vhd:194]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'or_op' (14#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/arithmetic_units.vhd:194]
INFO: [Synth 8-638] synthesizing module 'lsq_load_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:1987]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_load_op' (15#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:1987]
INFO: [Synth 8-638] synthesizing module 'icmp_eq_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/arithmetic_units.vhd:573]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_eq_op' (16#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/arithmetic_units.vhd:573]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (16#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (16#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'buffer_bx_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:370]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'buffer_bx_op' (17#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:370]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (17#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (18#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (18#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (19#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branch' (20#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (20#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (20#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 7 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (20#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (20#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (20#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (20#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 7 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (20#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (20#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (20#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (20#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'transpFIFO' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner' (21#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized0' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized0' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized1' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized1' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'lsq_store_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:2033]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_store_op' (23#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:2033]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized3' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized3' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'icmp_ult_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/arithmetic_units.vhd:827]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_ult_op' (25#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/arithmetic_units.vhd:827]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized6' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized6' (25#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'nontranspFifo' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:1357]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized2' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 5 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized2' (25#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'nontranspFifo' (26#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:1357]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (27#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/arithmetic_units.vhd:24]
INFO: [Synth 8-3491] module 'LSQ_vertices' declared at '/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/LSQ_vertices.v:48408' bound to instance 'c_LSQ_vertices' of component 'LSQ_vertices' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/matching_optimized.vhd:2862]
INFO: [Synth 8-6157] synthesizing module 'LSQ_vertices' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/LSQ_vertices.v:48408]
INFO: [Synth 8-6157] synthesizing module 'STORE_QUEUE_LSQ_vertices' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/LSQ_vertices.v:1]
INFO: [Synth 8-6155] done synthesizing module 'STORE_QUEUE_LSQ_vertices' (28#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/LSQ_vertices.v:1]
INFO: [Synth 8-6157] synthesizing module 'LOAD_QUEUE_LSQ_vertices' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/LSQ_vertices.v:13462]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_QUEUE_LSQ_vertices' (29#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/LSQ_vertices.v:13462]
INFO: [Synth 8-6157] synthesizing module 'GROUP_ALLOCATOR_LSQ_vertices' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/LSQ_vertices.v:48008]
INFO: [Synth 8-6155] done synthesizing module 'GROUP_ALLOCATOR_LSQ_vertices' (30#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/LSQ_vertices.v:48008]
INFO: [Synth 8-6157] synthesizing module 'LOAD_PORT_LSQ_vertices' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/LSQ_vertices.v:48217]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_PORT_LSQ_vertices' (31#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/LSQ_vertices.v:48217]
INFO: [Synth 8-6157] synthesizing module 'STORE_DATA_PORT_LSQ_vertices' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/LSQ_vertices.v:48317]
INFO: [Synth 8-6155] done synthesizing module 'STORE_DATA_PORT_LSQ_vertices' (32#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/LSQ_vertices.v:48317]
INFO: [Synth 8-6155] done synthesizing module 'LSQ_vertices' (33#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/LSQ_vertices.v:48408]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 2 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (34#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (35#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (36#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (37#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (38#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (39#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (40#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (41#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (42#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (43#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (44#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (45#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:1105]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (45#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:1105]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:481]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:477]
INFO: [Synth 8-256] done synthesizing module 'end_node' (46#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/elastic_components.vhd:481]
WARNING: [Synth 8-3848] Net vertices_we1 in module/entity matching does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/matching_optimized.vhd:28]
WARNING: [Synth 8-3848] Net vertices_dout1 in module/entity matching does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/matching_optimized.vhd:29]
WARNING: [Synth 8-3848] Net edges_we1 in module/entity matching does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/matching_optimized.vhd:38]
WARNING: [Synth 8-3848] Net edges_dout1 in module/entity matching does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/matching_optimized.vhd:39]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity matching does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/matching_optimized.vhd:65]
WARNING: [Synth 8-3848] Net MC_edges_pValidArray_3 in module/entity matching does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/matching_optimized.vhd:999]
WARNING: [Synth 8-3848] Net MC_edges_dataInArray_3 in module/entity matching does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/matching_optimized.vhd:994]
WARNING: [Synth 8-3848] Net MC_edges_pValidArray_4 in module/entity matching does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/matching_optimized.vhd:1000]
WARNING: [Synth 8-3848] Net MC_edges_dataInArray_4 in module/entity matching does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/matching_optimized.vhd:995]
INFO: [Synth 8-256] done synthesizing module 'matching' (47#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/matching_optimized.vhd:43]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[1]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[0]
WARNING: [Synth 8-3331] design end_node has unconnected port clk
WARNING: [Synth 8-3331] design end_node has unconnected port rst
WARNING: [Synth 8-3331] design sink has unconnected port clk
WARNING: [Synth 8-3331] design sink has unconnected port rst
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][31]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][30]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][29]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][28]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][27]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][26]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][25]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][24]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][23]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][22]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][21]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][20]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][19]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][18]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][17]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][16]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][15]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][14]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][13]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][12]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][11]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][10]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][9]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][8]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][7]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][6]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][5]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][4]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][3]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][2]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][1]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design MemCont has unconnected port io_Empty_Ready
WARNING: [Synth 8-3331] design MemCont has unconnected port io_wrDataPorts_valid[0]
WARNING: [Synth 8-3331] design branch has unconnected port clk
WARNING: [Synth 8-3331] design branch has unconnected port rst
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port rst
WARNING: [Synth 8-3331] design Const has unconnected port clk
WARNING: [Synth 8-3331] design Const has unconnected port rst
WARNING: [Synth 8-3331] design add_op has unconnected port clk
WARNING: [Synth 8-3331] design add_op has unconnected port rst
WARNING: [Synth 8-3331] design buffer_bx_op has unconnected port clk
WARNING: [Synth 8-3331] design buffer_bx_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_eq_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_eq_op has unconnected port rst
WARNING: [Synth 8-3331] design or_op has unconnected port clk
WARNING: [Synth 8-3331] design or_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port clk
WARNING: [Synth 8-3331] design shl_op has unconnected port clk
WARNING: [Synth 8-3331] design shl_op has unconnected port rst
WARNING: [Synth 8-3331] design shl_op has unconnected port dataInArray[1][31]
WARNING: [Synth 8-3331] design matching has unconnected port vertices_we1
WARNING: [Synth 8-3331] design matching has unconnected port vertices_dout1[31]
WARNING: [Synth 8-3331] design matching has unconnected port vertices_dout1[30]
WARNING: [Synth 8-3331] design matching has unconnected port vertices_dout1[29]
WARNING: [Synth 8-3331] design matching has unconnected port vertices_dout1[28]
WARNING: [Synth 8-3331] design matching has unconnected port vertices_dout1[27]
WARNING: [Synth 8-3331] design matching has unconnected port vertices_dout1[26]
WARNING: [Synth 8-3331] design matching has unconnected port vertices_dout1[25]
WARNING: [Synth 8-3331] design matching has unconnected port vertices_dout1[24]
WARNING: [Synth 8-3331] design matching has unconnected port vertices_dout1[23]
WARNING: [Synth 8-3331] design matching has unconnected port vertices_dout1[22]
WARNING: [Synth 8-3331] design matching has unconnected port vertices_dout1[21]
WARNING: [Synth 8-3331] design matching has unconnected port vertices_dout1[20]
WARNING: [Synth 8-3331] design matching has unconnected port vertices_dout1[19]
WARNING: [Synth 8-3331] design matching has unconnected port vertices_dout1[18]
WARNING: [Synth 8-3331] design matching has unconnected port vertices_dout1[17]
WARNING: [Synth 8-3331] design matching has unconnected port vertices_dout1[16]
WARNING: [Synth 8-3331] design matching has unconnected port vertices_dout1[15]
WARNING: [Synth 8-3331] design matching has unconnected port vertices_dout1[14]
WARNING: [Synth 8-3331] design matching has unconnected port vertices_dout1[13]
WARNING: [Synth 8-3331] design matching has unconnected port vertices_dout1[12]
WARNING: [Synth 8-3331] design matching has unconnected port vertices_dout1[11]
WARNING: [Synth 8-3331] design matching has unconnected port vertices_dout1[10]
WARNING: [Synth 8-3331] design matching has unconnected port vertices_dout1[9]
WARNING: [Synth 8-3331] design matching has unconnected port vertices_dout1[8]
WARNING: [Synth 8-3331] design matching has unconnected port vertices_dout1[7]
WARNING: [Synth 8-3331] design matching has unconnected port vertices_dout1[6]
WARNING: [Synth 8-3331] design matching has unconnected port vertices_dout1[5]
WARNING: [Synth 8-3331] design matching has unconnected port vertices_dout1[4]
WARNING: [Synth 8-3331] design matching has unconnected port vertices_dout1[3]
WARNING: [Synth 8-3331] design matching has unconnected port vertices_dout1[2]
WARNING: [Synth 8-3331] design matching has unconnected port vertices_dout1[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 2305.012 ; gain = 528.449 ; free physical = 4628 ; free virtual = 8771
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:37 . Memory (MB): peak = 2316.887 ; gain = 540.324 ; free physical = 4655 ; free virtual = 8815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:37 . Memory (MB): peak = 2316.887 ; gain = 540.324 ; free physical = 4655 ; free virtual = 8815
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2316.887 ; gain = 0.000 ; free physical = 4591 ; free virtual = 8753
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/synth/period_4.xdc]
Finished Parsing XDC File [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/synth/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2401.703 ; gain = 0.000 ; free physical = 4461 ; free virtual = 8623
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2401.703 ; gain = 0.000 ; free physical = 4460 ; free virtual = 8623
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:55 . Memory (MB): peak = 2401.703 ; gain = 625.141 ; free physical = 4620 ; free virtual = 8789
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:55 . Memory (MB): peak = 2413.625 ; gain = 637.062 ; free physical = 4620 ; free virtual = 8789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:55 . Memory (MB): peak = 2413.625 ; gain = 637.062 ; free physical = 4620 ; free virtual = 8788
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "p_60_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_58_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_56_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_54_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_52_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_50_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_48_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_46_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_44_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_42_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_40_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_38_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_36_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_34_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_32_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_62_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_60_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_58_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_56_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_54_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_52_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_50_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_48_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_46_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_44_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_42_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_40_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_38_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_36_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_34_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_32_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_62_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_141_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_139_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_137_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_135_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_133_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_131_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_129_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_127_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_125_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_123_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_121_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_119_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_117_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_115_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_113_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_143_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_141_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_139_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_137_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_135_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_133_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_131_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_129_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_127_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_125_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_123_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_121_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_119_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_117_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_115_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_113_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_143_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/LSQ_vertices.v:48307]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/sim/VHDL_SRC/LSQ_vertices.v:48398]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:03:07 . Memory (MB): peak = 2413.625 ; gain = 637.062 ; free physical = 2416 ; free virtual = 6695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_vertices__GB0 |           1|     29598|
|2     |LOAD_QUEUE_LSQ_vertices__GB1 |           1|     39450|
|3     |LOAD_QUEUE_LSQ_vertices__GB2 |           1|     26771|
|4     |LSQ_vertices__GC0            |           1|     19799|
|5     |matching__GC0                |           1|      3970|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 68    
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 6     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 12    
	   2 Input      2 Bit       Adders := 14    
+---Registers : 
	               32 Bit    Registers := 99    
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 38    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 887   
+---RAMs : 
	              160 Bit         RAMs := 1     
	              128 Bit         RAMs := 3     
	               96 Bit         RAMs := 2     
	                4 Bit         RAMs := 2     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 102   
	   2 Input     16 Bit        Muxes := 672   
	  17 Input     16 Bit        Muxes := 144   
	   2 Input      5 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 605   
	  15 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LOAD_QUEUE_LSQ_vertices 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 48    
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 688   
+---Muxes : 
	   2 Input    512 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 35    
	   2 Input     16 Bit        Muxes := 608   
	  17 Input     16 Bit        Muxes := 80    
	  15 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 400   
	  15 Input      1 Bit        Muxes := 16    
Module STORE_QUEUE_LSQ_vertices 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 32    
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 96    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 32    
	  17 Input     16 Bit        Muxes := 64    
	   2 Input     16 Bit        Muxes := 64    
	   2 Input      1 Bit        Muxes := 127   
	  15 Input      1 Bit        Muxes := 16    
Module GROUP_ALLOCATOR_LSQ_vertices 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
Module LOAD_PORT_LSQ_vertices__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module LOAD_PORT_LSQ_vertices 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_vertices__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_vertices__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_vertices__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_vertices 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module start_node 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module orN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	                4 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module elasticFifoInner__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	                4 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module elasticFifoInner__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	               96 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	               96 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module orN__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module orN__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              160 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module elasticFifoInner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module read_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module write_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_verticesi_4/storeQ/\tail_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_0/phi_n2/tehb1/data_reg_reg[4]' (FDCE) to 'i_0/phi_n2/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/phi_n2/tehb1/data_reg_reg[5]' (FDCE) to 'i_0/phi_n2/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/phi_n2/tehb1/data_reg_reg[2]' (FDCE) to 'i_0/phi_n2/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/phi_n2/tehb1/data_reg_reg[3]' (FDCE) to 'i_0/phi_n2/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\load_6/Buffer_1/data_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/offsetQ_13_reg[0]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/offsetQ_12_reg[0]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/offsetQ_9_reg[0]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/offsetQ_8_reg[0]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/offsetQ_5_reg[0]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/offsetQ_4_reg[0]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/offsetQ_1_reg[0]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/offsetQ_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/offsetQ_13_reg[1]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/offsetQ_12_reg[1]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/offsetQ_9_reg[1]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/offsetQ_8_reg[1]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/offsetQ_5_reg[1]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/offsetQ_4_reg[1]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/offsetQ_1_reg[1]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/offsetQ_0_reg[1]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/offsetQ_13_reg[2]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/offsetQ_12_reg[2]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/offsetQ_9_reg[2]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/offsetQ_8_reg[2]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/offsetQ_5_reg[2]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/offsetQ_4_reg[2]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/offsetQ_1_reg[2]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/offsetQ_0_reg[2]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/offsetQ_13_reg[3]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/offsetQ_12_reg[3]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/offsetQ_9_reg[3]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/offsetQ_8_reg[3]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/offsetQ_5_reg[3]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/offsetQ_4_reg[3]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/offsetQ_1_reg[3]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/offsetQ_0_reg[3]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[1]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[2]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[2]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[3]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[3]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[4]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[4]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[5]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[5]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[6]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[6]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[7]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[7]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[8]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[8]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[9]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[9]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[10]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[10]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[11]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[11]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[12]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[12]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[13]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[13]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[14]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[14]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[15]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[15]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[16]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[16]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[17]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[17]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[18]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[18]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[19]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[19]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[20]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[20]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[21]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[21]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[22]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[22]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[23]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[23]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[24]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[24]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[25]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[25]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[26]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[26]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[27]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[27]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[28]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[28]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[29]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[29]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[30]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[30]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_15_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_verticesi_4/storeQ/\dataQ_15_reg[31] )
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[1]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[2]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[2]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[3]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[3]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[4]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[4]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[5]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[5]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[6]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[6]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[7]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[7]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[8]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[8]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[9]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[9]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[10]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[10]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[11]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[11]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[12]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[12]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[13]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[13]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[14]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[14]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[15]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[15]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[16]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[16]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[17]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[17]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[18]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[18]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[19]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[19]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[20]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[20]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[21]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[21]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[22]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[22]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[23]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[23]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[24]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[24]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[25]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[25]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[26]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[26]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[27]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[27]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[28]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[28]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[29]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[29]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[30]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[30]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_14_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_verticesi_4/storeQ/\dataQ_14_reg[31] )
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_13_reg[1]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_13_reg[2]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_13_reg[2]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_13_reg[3]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_13_reg[3]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_13_reg[4]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_13_reg[4]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_13_reg[5]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_13_reg[5]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_13_reg[6]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_13_reg[6]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_13_reg[7]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_13_reg[7]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_13_reg[8]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_13_reg[8]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_13_reg[9]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_13_reg[9]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_13_reg[10]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_13_reg[10]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_13_reg[11]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_13_reg[11]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_13_reg[12]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_13_reg[12]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_13_reg[13]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_13_reg[13]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_13_reg[14]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_13_reg[14]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_13_reg[15]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_13_reg[15]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_13_reg[16]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_13_reg[16]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_13_reg[17]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_13_reg[17]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_13_reg[18]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_13_reg[18]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_13_reg[19]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_13_reg[19]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_13_reg[20]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_verticesi_4/storeQ/dataQ_13_reg[20]' (FDRE) to 'c_LSQ_verticesi_4/storeQ/dataQ_13_reg[21]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_verticesi_4/storeQ/\dataQ_13_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_verticesi_4/storeQ/\dataQ_12_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_verticesi_4/storeQ/\dataQ_11_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_verticesi_4/storeQ/\dataQ_10_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_verticesi_4/storeQ/\dataQ_9_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_verticesi_4/storeQ/\dataQ_8_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_verticesi_4/storeQ/\dataQ_7_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_verticesi_4/storeQ/\dataQ_6_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_verticesi_4/storeQ/\dataQ_5_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_verticesi_4/storeQ/\dataQ_4_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_verticesi_4/storeQ/\dataQ_3_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_verticesi_4/storeQ/\dataQ_2_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_verticesi_4/storeQ/\dataQ_1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_verticesi_4/storeQ/\dataQ_0_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_2/\tail_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_15_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_14_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_13_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_12_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_11_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_10_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_9_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_8_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_7_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_6_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_5_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_4_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_15_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_14_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_13_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_12_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_11_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_10_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_9_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_8_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_7_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_6_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_5_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_4_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_3_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_15_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_14_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_13_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_12_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_11_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_10_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_9_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_8_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_7_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_6_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_5_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_4_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_3_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_15_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_14_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_13_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_12_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_11_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_10_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_9_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_8_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_7_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_6_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_5_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_4_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_3_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_15_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_14_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_13_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_12_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_11_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_10_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_9_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_8_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_7_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_6_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_5_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_4_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_3_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_3/\shiftedStoreDataQPreg_15_reg[6] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:34 ; elapsed = 00:06:35 . Memory (MB): peak = 2626.641 ; gain = 850.078 ; free physical = 1119 ; free virtual = 5603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+---------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                | Inference | Size (Depth x Width) | Primitives    | 
+------------+---------------------------+-----------+----------------------+---------------+
|matching    | Buffer_7/fifo/Memory_reg  | Implied   | 4 x 32               | RAM32M x 6	   | 
|matching    | Buffer_8/fifo/Memory_reg  | Implied   | 4 x 32               | RAM32M x 6	   | 
|matching    | Buffer_11/fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	   | 
|matching    | Buffer_12/fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	   | 
|matching    | Buffer_14/fifo/Memory_reg | Implied   | 8 x 1                | RAM16X1D x 1	 | 
|matching    | Buffer_15/fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	   | 
+------------+---------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_vertices__GB0 |           1|     19573|
|2     |LOAD_QUEUE_LSQ_vertices__GB1 |           1|     20750|
|3     |LOAD_QUEUE_LSQ_vertices__GB2 |           1|      3289|
|4     |LSQ_vertices__GC0            |           1|      4853|
|5     |matching__GC0                |           1|      2618|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:38 ; elapsed = 00:06:46 . Memory (MB): peak = 2626.641 ; gain = 850.078 ; free physical = 1097 ; free virtual = 5595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:37 ; elapsed = 00:08:57 . Memory (MB): peak = 2987.734 ; gain = 1211.172 ; free physical = 411 ; free virtual = 5099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+---------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                | Inference | Size (Depth x Width) | Primitives    | 
+------------+---------------------------+-----------+----------------------+---------------+
|matching    | Buffer_7/fifo/Memory_reg  | Implied   | 4 x 32               | RAM32M x 6	   | 
|matching    | Buffer_8/fifo/Memory_reg  | Implied   | 4 x 32               | RAM32M x 6	   | 
|matching    | Buffer_11/fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	   | 
|matching    | Buffer_12/fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	   | 
|matching    | Buffer_14/fifo/Memory_reg | Implied   | 8 x 1                | RAM16X1D x 1	 | 
|matching    | Buffer_15/fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	   | 
+------------+---------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |matching_GT0  |           1|     50045|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:44 ; elapsed = 00:09:14 . Memory (MB): peak = 3009.734 ; gain = 1233.172 ; free physical = 772 ; free virtual = 5464
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:46 ; elapsed = 00:09:20 . Memory (MB): peak = 3009.734 ; gain = 1233.172 ; free physical = 795 ; free virtual = 5484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:46 ; elapsed = 00:09:20 . Memory (MB): peak = 3009.734 ; gain = 1233.172 ; free physical = 796 ; free virtual = 5484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:47 ; elapsed = 00:09:23 . Memory (MB): peak = 3009.734 ; gain = 1233.172 ; free physical = 792 ; free virtual = 5482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:47 ; elapsed = 00:09:23 . Memory (MB): peak = 3009.734 ; gain = 1233.172 ; free physical = 787 ; free virtual = 5478
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:48 ; elapsed = 00:09:23 . Memory (MB): peak = 3009.734 ; gain = 1233.172 ; free physical = 781 ; free virtual = 5474
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:48 ; elapsed = 00:09:23 . Memory (MB): peak = 3009.734 ; gain = 1233.172 ; free physical = 783 ; free virtual = 5477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   879|
|2     |LUT1     |    47|
|3     |LUT2     |   920|
|4     |LUT3     |  1194|
|5     |LUT4     |  2616|
|6     |LUT5     |  2539|
|7     |LUT6     |  5982|
|8     |MUXF7    |    22|
|9     |MUXF8    |     4|
|10    |RAM16X1D |     1|
|11    |RAM32M   |    15|
|12    |FDCE     |   452|
|13    |FDPE     |    45|
|14    |FDRE     |  2605|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------+------------------------------------+------+
|      |Instance                           |Module                              |Cells |
+------+-----------------------------------+------------------------------------+------+
|1     |top                                |                                    | 17321|
|2     |  Buffer_1                         |elasticBuffer__parameterized0       |   134|
|3     |    oehb1                          |OEHB__parameterized0_91             |    69|
|4     |    tehb1                          |TEHB__parameterized0_92             |    65|
|5     |  Buffer_10                        |transpFIFO__parameterized0          |    16|
|6     |    fifo                           |elasticFifoInner__parameterized0_90 |    16|
|7     |  Buffer_11                        |transpFIFO__parameterized1          |    54|
|8     |    fifo                           |elasticFifoInner__parameterized1_89 |    54|
|9     |  Buffer_12                        |transpFIFO__parameterized1_0        |   282|
|10    |    fifo                           |elasticFifoInner__parameterized1    |   282|
|11    |  Buffer_13                        |elasticBuffer__parameterized1       |     2|
|12    |    oehb1                          |OEHB_87                             |     1|
|13    |    tehb1                          |TEHB_88                             |     1|
|14    |  Buffer_14                        |nontranspFifo                       |    31|
|15    |    fifo                           |elasticFifoInner__parameterized2    |    26|
|16    |    tehb                           |TEHB__parameterized0_86             |     5|
|17    |  Buffer_15                        |transpFIFO                          |    27|
|18    |    fifo                           |elasticFifoInner_85                 |    27|
|19    |  Buffer_2                         |elasticBuffer__parameterized0_1     |   104|
|20    |    oehb1                          |OEHB__parameterized0                |    36|
|21    |    tehb1                          |TEHB__parameterized0_84             |    68|
|22    |  Buffer_3                         |elasticBuffer__parameterized1_2     |     5|
|23    |    oehb1                          |OEHB_82                             |     3|
|24    |    tehb1                          |TEHB_83                             |     2|
|25    |  Buffer_4                         |elasticBuffer__parameterized1_3     |     6|
|26    |    oehb1                          |OEHB_80                             |     5|
|27    |    tehb1                          |TEHB_81                             |     1|
|28    |  Buffer_5                         |TEHB                                |     2|
|29    |  Buffer_6                         |TEHB__parameterized0                |     9|
|30    |  Buffer_7                         |transpFIFO_4                        |    27|
|31    |    fifo                           |elasticFifoInner_79                 |    27|
|32    |  Buffer_8                         |transpFIFO_5                        |    29|
|33    |    fifo                           |elasticFifoInner                    |    29|
|34    |  Buffer_9                         |transpFIFO__parameterized0_6        |    16|
|35    |    fifo                           |elasticFifoInner__parameterized0    |    16|
|36    |  MC_edges                         |MemCont                             |   256|
|37    |    read_arbiter                   |read_memory_arbiter                 |   141|
|38    |      data                         |read_data_signals                   |   141|
|39    |  add_24                           |add_op                              |     8|
|40    |  add_27                           |add_op_7                            |    58|
|41    |  c_LSQ_vertices                   |LSQ_vertices                        | 15283|
|42    |    LOAD_PORT_LSQ_vertices         |LOAD_PORT_LSQ_vertices              |    18|
|43    |    LOAD_PORT_LSQ_vertices_1       |LOAD_PORT_LSQ_vertices_75           |    19|
|44    |    STORE_ADDR_PORT_LSQ_vertices   |STORE_DATA_PORT_LSQ_vertices        |    16|
|45    |    STORE_ADDR_PORT_LSQ_vertices_1 |STORE_DATA_PORT_LSQ_vertices_76     |    16|
|46    |    STORE_DATA_PORT_LSQ_vertices   |STORE_DATA_PORT_LSQ_vertices_77     |    16|
|47    |    STORE_DATA_PORT_LSQ_vertices_1 |STORE_DATA_PORT_LSQ_vertices_78     |    19|
|48    |    loadQ                          |LOAD_QUEUE_LSQ_vertices             |  9466|
|49    |    storeQ                         |STORE_QUEUE_LSQ_vertices            |  5713|
|50    |  forkC_0                          |fork__parameterized0                |     6|
|51    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_73          |     1|
|52    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_74          |     5|
|53    |  forkC_1                          |fork__parameterized0_8              |     6|
|54    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_71          |     4|
|55    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_72          |     2|
|56    |  forkC_5                          |\fork                               |    15|
|57    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_66          |     4|
|58    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_67          |     4|
|59    |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_68          |     2|
|60    |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_69          |     3|
|61    |    \generateBlocks[4].regblock    |eagerFork_RegisterBLock_70          |     2|
|62    |  forkC_7                          |fork__parameterized4                |    37|
|63    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_59          |     8|
|64    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_60          |     1|
|65    |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_61          |     3|
|66    |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_62          |     2|
|67    |    \generateBlocks[4].regblock    |eagerFork_RegisterBLock_63          |     6|
|68    |    \generateBlocks[5].regblock    |eagerFork_RegisterBLock_64          |    15|
|69    |    \generateBlocks[6].regblock    |eagerFork_RegisterBLock_65          |     2|
|70    |  forkC_8                          |fork__parameterized5                |     3|
|71    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_56          |     1|
|72    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_57          |     1|
|73    |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_58          |     1|
|74    |  fork_0                           |fork__parameterized1                |     7|
|75    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_54          |     2|
|76    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_55          |     5|
|77    |  fork_1                           |fork__parameterized1_9              |     4|
|78    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_52          |     2|
|79    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_53          |     2|
|80    |  fork_10                          |fork__parameterized1_10             |     2|
|81    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_50          |     1|
|82    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_51          |     1|
|83    |  fork_2                           |fork__parameterized2                |    22|
|84    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_43          |     2|
|85    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_44          |     4|
|86    |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_45          |     3|
|87    |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_46          |     1|
|88    |    \generateBlocks[4].regblock    |eagerFork_RegisterBLock_47          |     6|
|89    |    \generateBlocks[5].regblock    |eagerFork_RegisterBLock_48          |     3|
|90    |    \generateBlocks[6].regblock    |eagerFork_RegisterBLock_49          |     3|
|91    |  fork_3                           |fork__parameterized1_11             |     4|
|92    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_41          |     2|
|93    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_42          |     2|
|94    |  fork_4                           |fork__parameterized6                |    27|
|95    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_36          |     3|
|96    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_37          |    13|
|97    |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_38          |     9|
|98    |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_39          |     1|
|99    |    \generateBlocks[4].regblock    |eagerFork_RegisterBLock_40          |     1|
|100   |  fork_6                           |fork__parameterized3                |     9|
|101   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_32          |     2|
|102   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_33          |     2|
|103   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_34          |     3|
|104   |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_35          |     2|
|105   |  fork_9                           |fork__parameterized1_12             |     3|
|106   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock             |     2|
|107   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_31          |     1|
|108   |  icmp_18                          |icmp_eq_op                          |     3|
|109   |  icmp_28                          |icmp_ult_op                         |     5|
|110   |  load_10                          |mc_load_op                          |   135|
|111   |    Buffer_1                       |TEHB__parameterized0_29             |    35|
|112   |    Buffer_2                       |TEHB__parameterized0_30             |   100|
|113   |  load_6                           |mc_load_op_13                       |   360|
|114   |    Buffer_1                       |TEHB__parameterized0_27             |    64|
|115   |    Buffer_2                       |TEHB__parameterized0_28             |   296|
|116   |  phiC_0                           |mux__parameterized0                 |     2|
|117   |    tehb1                          |TEHB_26                             |     2|
|118   |  phiC_1                           |mux__parameterized0_14              |     1|
|119   |    tehb1                          |TEHB_25                             |     1|
|120   |  phiC_3                           |mux__parameterized0_15              |     4|
|121   |    tehb1                          |TEHB_24                             |     4|
|122   |  phi_1                            |mux                                 |    65|
|123   |    tehb1                          |TEHB__parameterized0_23             |    65|
|124   |  phi_2                            |mux_16                              |    67|
|125   |    tehb1                          |TEHB__parameterized0_22             |    67|
|126   |  phi_26                           |mux_17                              |    97|
|127   |    tehb1                          |TEHB__parameterized0_21             |    97|
|128   |  phi_n2                           |merge                               |     8|
|129   |    tehb1                          |TEHB__parameterized0_20             |     8|
|130   |  ret_0                            |ret_op                              |    67|
|131   |    tehb                           |TEHB__parameterized0_19             |    67|
|132   |  start_0                          |start_node                          |    13|
|133   |    startBuff                      |elasticBuffer                       |     9|
|134   |      oehb1                        |OEHB                                |     5|
|135   |      tehb1                        |TEHB_18                             |     4|
+------+-----------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:48 ; elapsed = 00:09:24 . Memory (MB): peak = 3009.734 ; gain = 1233.172 ; free physical = 783 ; free virtual = 5477
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 131 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:46 ; elapsed = 00:09:17 . Memory (MB): peak = 3013.645 ; gain = 1152.266 ; free physical = 3857 ; free virtual = 8553
Synthesis Optimization Complete : Time (s): cpu = 00:02:50 ; elapsed = 00:09:26 . Memory (MB): peak = 3013.645 ; gain = 1237.082 ; free physical = 3857 ; free virtual = 8553
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3013.645 ; gain = 0.000 ; free physical = 3836 ; free virtual = 8535
INFO: [Netlist 29-17] Analyzing 921 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/synth/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/synth/period_4.xdc:2]
Finished Parsing XDC File [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/matching/synth/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3013.645 ; gain = 0.000 ; free physical = 3733 ; free virtual = 8438
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 15 instances

INFO: [Common 17-83] Releasing license: Synthesis
425 Infos, 119 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:55 ; elapsed = 00:09:47 . Memory (MB): peak = 3013.645 ; gain = 1512.805 ; free physical = 3930 ; free virtual = 8635
# report_utilization > utilization_post_syn.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jun 23 14:47:33 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_utilization
| Design       : matching
| Device       : 7k160tfbg484-1
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs*                | 12314 |     0 |    101400 | 12.14 |
|   LUT as Logic             | 12252 |     0 |    101400 | 12.08 |
|   LUT as Memory            |    62 |     0 |     35000 |  0.18 |
|     LUT as Distributed RAM |    62 |     0 |           |       |
|     LUT as Shift Register  |     0 |     0 |           |       |
| Slice Registers            |  3102 |     0 |    202800 |  1.53 |
|   Register as Flip Flop    |  3102 |     0 |    202800 |  1.53 |
|   Register as Latch        |     0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |    22 |     0 |     50700 |  0.04 |
| F8 Muxes                   |     4 |     0 |     25350 |  0.02 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 45    |          Yes |           - |          Set |
| 452   |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 2605  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       600 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 5982 |                 LUT |
| LUT4     | 2616 |                 LUT |
| FDRE     | 2605 |        Flop & Latch |
| LUT5     | 2539 |                 LUT |
| LUT3     | 1194 |                 LUT |
| LUT2     |  920 |                 LUT |
| CARRY4   |  879 |          CarryLogic |
| FDCE     |  452 |        Flop & Latch |
| RAMD32   |   92 |  Distributed Memory |
| LUT1     |   47 |                 LUT |
| FDPE     |   45 |        Flop & Latch |
| RAMS32   |   30 |  Distributed Memory |
| MUXF7    |   22 |               MuxFx |
| MUXF8    |    4 |               MuxFx |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_syn.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jun 23 14:47:43 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing
| Design       : matching
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -5.302ns  (required time - arrival time)
  Source:                 c_LSQ_vertices/loadQ/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_vertices/loadQ/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        8.934ns  (logic 1.604ns (17.954%)  route 7.330ns (82.046%))
  Logic Levels:           16  (CARRY4=2 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3223, unset)         0.672     0.672    c_LSQ_vertices/loadQ/clk
                         FDRE                                         r  c_LSQ_vertices/loadQ/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.209     0.881 r  c_LSQ_vertices/loadQ/head_reg[1]/Q
                         net (fo=156, unplaced)       0.643     1.524    c_LSQ_vertices/loadQ/head_reg[3]_2[1]
                         LUT4 (Prop_lut4_I1_O)        0.153     1.677 f  c_LSQ_vertices/loadQ/prevPriorityRequest_13_i_6/O
                         net (fo=16, unplaced)        0.718     2.395    c_LSQ_vertices/loadQ/prevPriorityRequest_13_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.053     2.448 r  c_LSQ_vertices/loadQ/loadCompleted_11_i_6/O
                         net (fo=1, unplaced)         0.521     2.969    c_LSQ_vertices/loadQ/loadCompleted_11_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.053     3.022 f  c_LSQ_vertices/loadQ/loadCompleted_11_i_4/O
                         net (fo=5, unplaced)         0.549     3.571    c_LSQ_vertices/loadQ/loadCompleted_11_i_4_n_0
                         LUT4 (Prop_lut4_I0_O)        0.053     3.624 r  c_LSQ_vertices/loadQ/dataOutArray[0]0_carry_i_27/O
                         net (fo=32, unplaced)        0.411     4.035    c_LSQ_vertices/loadQ/dataOutArray[0]0_carry_i_27_n_0
                         LUT6 (Prop_lut6_I4_O)        0.053     4.088 f  c_LSQ_vertices/loadQ/dataOutArray[0]0_carry__0_i_62/O
                         net (fo=1, unplaced)         0.521     4.609    c_LSQ_vertices/loadQ/dataOutArray[0]0_carry__0_i_62_n_0
                         LUT6 (Prop_lut6_I2_O)        0.053     4.662 r  c_LSQ_vertices/loadQ/dataOutArray[0]0_carry__0_i_19/O
                         net (fo=1, unplaced)         0.521     5.183    c_LSQ_vertices/loadQ/dataOutArray[0]0_carry__0_i_19_n_0
                         LUT5 (Prop_lut5_I2_O)        0.053     5.236 r  c_LSQ_vertices/loadQ/dataOutArray[0]0_carry__0_i_4__0/O
                         net (fo=1, unplaced)         0.000     5.236    icmp_18/dataOutArray[0]0_carry__1_0[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     5.533 r  icmp_18/dataOutArray[0]0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.533    icmp_18/dataOutArray[0]0_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.149     5.682 f  icmp_18/dataOutArray[0]0_carry__1/CO[2]
                         net (fo=25, unplaced)        0.404     6.086    c_LSQ_vertices/STORE_ADDR_PORT_LSQ_vertices_1/CO[0]
                         LUT6 (Prop_lut6_I5_O)        0.160     6.246 f  c_LSQ_vertices/STORE_ADDR_PORT_LSQ_vertices_1/Head[1]_i_2__0/O
                         net (fo=5, unplaced)         0.368     6.614    fork_2/generateBlocks[2].regblock/reg_value_reg_3
                         LUT6 (Prop_lut6_I5_O)        0.053     6.667 f  fork_2/generateBlocks[2].regblock/reg_value_i_2__19/O
                         net (fo=2, unplaced)         0.351     7.018    fork_2/generateBlocks[1].regblock/reg_value_reg_2
                         LUT4 (Prop_lut4_I1_O)        0.053     7.071 f  fork_2/generateBlocks[1].regblock/reg_value_i_4__2/O
                         net (fo=5, unplaced)         0.368     7.439    c_LSQ_vertices/loadQ/reg_value_reg_17
                         LUT5 (Prop_lut5_I3_O)        0.053     7.492 f  c_LSQ_vertices/loadQ/loadCompleted_15_i_7/O
                         net (fo=21, unplaced)        0.401     7.893    c_LSQ_vertices/loadQ/loadCompleted_15_i_7_n_0
                         LUT6 (Prop_lut6_I3_O)        0.053     7.946 r  c_LSQ_vertices/loadQ/head[3]_i_14/O
                         net (fo=1, unplaced)         0.521     8.467    c_LSQ_vertices/loadQ/head[3]_i_14_n_0
                         LUT6 (Prop_lut6_I2_O)        0.053     8.520 r  c_LSQ_vertices/loadQ/head[3]_i_4/O
                         net (fo=1, unplaced)         0.664     9.184    c_LSQ_vertices/loadQ/head[3]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.053     9.237 r  c_LSQ_vertices/loadQ/head[3]_i_1__0/O
                         net (fo=4, unplaced)         0.369     9.606    c_LSQ_vertices/loadQ/_T_102172
                         FDRE                                         r  c_LSQ_vertices/loadQ/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=3223, unset)         0.638     4.638    c_LSQ_vertices/loadQ/clk
                         FDRE                                         r  c_LSQ_vertices/loadQ/head_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_CE)      -0.299     4.304    c_LSQ_vertices/loadQ/head_reg[0]
  -------------------------------------------------------------------
                         required time                          4.304    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                 -5.302    




report_timing: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 3013.645 ; gain = 0.000 ; free physical = 3656 ; free virtual = 8365
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3017.738 ; gain = 4.094 ; free physical = 3703 ; free virtual = 8411

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 536f9161

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3702 ; free virtual = 8410

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 3ff7a2d9

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:02 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3566 ; free virtual = 8288
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 35 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 57cfe802

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:02 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3567 ; free virtual = 8288
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 4d6c61e3

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:02 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3572 ; free virtual = 8293
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 4d6c61e3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3594 ; free virtual = 8315
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 4d6c61e3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3602 ; free virtual = 8323
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 4d6c61e3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3596 ; free virtual = 8317
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              35  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3596 ; free virtual = 8315
Ending Logic Optimization Task | Checksum: 125efba2a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3596 ; free virtual = 8315

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 125efba2a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3596 ; free virtual = 8315

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 125efba2a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3596 ; free virtual = 8315

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3596 ; free virtual = 8315
Ending Netlist Obfuscation Task | Checksum: 125efba2a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3596 ; free virtual = 8315
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3017.738 ; gain = 4.094 ; free physical = 3596 ; free virtual = 8315
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3560 ; free virtual = 8299
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f3584dc4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3561 ; free virtual = 8300
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3554 ; free virtual = 8292

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bed1a4a8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3469 ; free virtual = 8210

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1368a8c97

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3409 ; free virtual = 8153

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1368a8c97

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3409 ; free virtual = 8153
Phase 1 Placer Initialization | Checksum: 1368a8c97

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3401 ; free virtual = 8145

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14e38a505

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3401 ; free virtual = 8148

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 16 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 652 nets or cells. Created 648 new cells, deleted 4 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3473 ; free virtual = 8224

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          648  |              4  |                   652  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          648  |              4  |                   652  |           0  |           7  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 12906d59d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:40 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3464 ; free virtual = 8225
Phase 2.2 Global Placement Core | Checksum: 166f49dda

Time (s): cpu = 00:00:18 ; elapsed = 00:00:41 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3402 ; free virtual = 8170
Phase 2 Global Placement | Checksum: 166f49dda

Time (s): cpu = 00:00:18 ; elapsed = 00:00:41 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3397 ; free virtual = 8165

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12d4ca532

Time (s): cpu = 00:00:19 ; elapsed = 00:00:43 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3421 ; free virtual = 8185

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15fc65050

Time (s): cpu = 00:00:21 ; elapsed = 00:00:48 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3373 ; free virtual = 8142

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20446e363

Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3373 ; free virtual = 8142

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 153e98063

Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3373 ; free virtual = 8143

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 21e599155

Time (s): cpu = 00:00:26 ; elapsed = 00:00:58 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3512 ; free virtual = 8293

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 109115d76

Time (s): cpu = 00:00:29 ; elapsed = 00:01:04 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3496 ; free virtual = 8283

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 16d0dc57f

Time (s): cpu = 00:00:30 ; elapsed = 00:01:05 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3501 ; free virtual = 8290

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 23ca0227f

Time (s): cpu = 00:00:30 ; elapsed = 00:01:05 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3503 ; free virtual = 8292

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1813df52f

Time (s): cpu = 00:00:36 ; elapsed = 00:01:20 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3421 ; free virtual = 8224
Phase 3 Detail Placement | Checksum: 1813df52f

Time (s): cpu = 00:00:36 ; elapsed = 00:01:20 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3423 ; free virtual = 8227

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f555361c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: f555361c

Time (s): cpu = 00:00:38 ; elapsed = 00:01:27 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3376 ; free virtual = 8188
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.302. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 13d4fc0d8

Time (s): cpu = 00:00:51 ; elapsed = 00:01:57 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3314 ; free virtual = 8137
Phase 4.1 Post Commit Optimization | Checksum: 13d4fc0d8

Time (s): cpu = 00:00:51 ; elapsed = 00:01:57 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3313 ; free virtual = 8136

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13d4fc0d8

Time (s): cpu = 00:00:51 ; elapsed = 00:01:57 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3313 ; free virtual = 8136

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 13d4fc0d8

Time (s): cpu = 00:00:51 ; elapsed = 00:01:57 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3312 ; free virtual = 8135

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3312 ; free virtual = 8135
Phase 4.4 Final Placement Cleanup | Checksum: 12bfe01ec

Time (s): cpu = 00:00:51 ; elapsed = 00:01:57 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3319 ; free virtual = 8143
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12bfe01ec

Time (s): cpu = 00:00:51 ; elapsed = 00:01:58 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3320 ; free virtual = 8143
Ending Placer Task | Checksum: a5a04fb8

Time (s): cpu = 00:00:51 ; elapsed = 00:01:58 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3320 ; free virtual = 8144
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:59 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3339 ; free virtual = 8163
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
Checksum: PlaceDB: 27ea5d85 ConstDB: 0 ShapeSum: 7db5f233 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vertices_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vertices_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "edges_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "edges_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 1905f967b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3107 ; free virtual = 7966
Post Restoration Checksum: NetGraph: fe7262bb NumContArr: 91ed33c0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1905f967b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3078 ; free virtual = 7936

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1905f967b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3072 ; free virtual = 7931

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1905f967b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3072 ; free virtual = 7931
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 12eca7d86

Time (s): cpu = 00:00:17 ; elapsed = 00:00:36 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3281 ; free virtual = 8146
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.177 | TNS=-11830.090| WHS=-0.206 | THS=-49.764|

Phase 2 Router Initialization | Checksum: 111dd4378

Time (s): cpu = 00:00:18 ; elapsed = 00:00:38 . Memory (MB): peak = 3017.738 ; gain = 0.000 ; free physical = 3235 ; free virtual = 8113

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11869
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 11869
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1448ac28c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 3018.742 ; gain = 1.004 ; free physical = 3169 ; free virtual = 8062
INFO: [Route 35-580] Design has 469 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                      clk |                      clk |                                                                        Buffer_4/oehb1/validArray_reg[0]/D|
|                      clk |                      clk |                                                        forkC_7/generateBlocks[3].regblock/reg_value_reg/D|
|                      clk |                      clk |                                                                             Buffer_4/tehb1/full_reg_reg/D|
|                      clk |                      clk |                                                        forkC_7/generateBlocks[0].regblock/reg_value_reg/D|
|                      clk |                      clk |                                                        forkC_7/generateBlocks[6].regblock/reg_value_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10734
 Number of Nodes with overlaps = 3175
 Number of Nodes with overlaps = 1181
 Number of Nodes with overlaps = 590
 Number of Nodes with overlaps = 332
 Number of Nodes with overlaps = 188
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.139 | TNS=-15430.751| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 137d5f736

Time (s): cpu = 00:02:38 ; elapsed = 00:05:48 . Memory (MB): peak = 3018.742 ; gain = 1.004 ; free physical = 2793 ; free virtual = 7980

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 277
 Number of Nodes with overlaps = 166
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.299 | TNS=-15814.092| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 11215433f

Time (s): cpu = 00:02:49 ; elapsed = 00:06:13 . Memory (MB): peak = 3018.742 ; gain = 1.004 ; free physical = 2834 ; free virtual = 8040
Phase 4 Rip-up And Reroute | Checksum: 11215433f

Time (s): cpu = 00:02:49 ; elapsed = 00:06:13 . Memory (MB): peak = 3018.742 ; gain = 1.004 ; free physical = 2833 ; free virtual = 8039

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 121bd9bf1

Time (s): cpu = 00:02:49 ; elapsed = 00:06:15 . Memory (MB): peak = 3018.742 ; gain = 1.004 ; free physical = 2831 ; free virtual = 8039
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.048 | TNS=-15232.265| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 184766213

Time (s): cpu = 00:02:49 ; elapsed = 00:06:15 . Memory (MB): peak = 3018.742 ; gain = 1.004 ; free physical = 2784 ; free virtual = 7993

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 184766213

Time (s): cpu = 00:02:49 ; elapsed = 00:06:15 . Memory (MB): peak = 3018.742 ; gain = 1.004 ; free physical = 2784 ; free virtual = 7993
Phase 5 Delay and Skew Optimization | Checksum: 184766213

Time (s): cpu = 00:02:49 ; elapsed = 00:06:15 . Memory (MB): peak = 3018.742 ; gain = 1.004 ; free physical = 2784 ; free virtual = 7993

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ad6dcf77

Time (s): cpu = 00:02:50 ; elapsed = 00:06:17 . Memory (MB): peak = 3018.742 ; gain = 1.004 ; free physical = 2815 ; free virtual = 8025
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.048 | TNS=-15232.791| WHS=0.085  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ad6dcf77

Time (s): cpu = 00:02:50 ; elapsed = 00:06:17 . Memory (MB): peak = 3018.742 ; gain = 1.004 ; free physical = 2816 ; free virtual = 8026
Phase 6 Post Hold Fix | Checksum: 1ad6dcf77

Time (s): cpu = 00:02:50 ; elapsed = 00:06:17 . Memory (MB): peak = 3018.742 ; gain = 1.004 ; free physical = 2816 ; free virtual = 8026

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.14266 %
  Global Horizontal Routing Utilization  = 5.73589 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 90.0901%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y118 -> INT_L_X32Y118
   INT_L_X32Y117 -> INT_L_X32Y117
   INT_R_X33Y117 -> INT_R_X33Y117
   INT_L_X32Y113 -> INT_L_X32Y113
   INT_R_X37Y104 -> INT_R_X37Y104
South Dir 8x8 Area, Max Cong = 89.2033%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y90 -> INT_R_X39Y97
East Dir 1x1 Area, Max Cong = 88.2353%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X29Y114 -> INT_R_X29Y114
   INT_R_X29Y110 -> INT_R_X29Y110
   INT_R_X29Y107 -> INT_R_X29Y107
   INT_L_X24Y105 -> INT_L_X24Y105
   INT_L_X32Y103 -> INT_L_X32Y103
West Dir 8x8 Area, Max Cong = 88.3962%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y106 -> INT_R_X47Y113
   INT_L_X40Y98 -> INT_R_X47Y105
   INT_L_X40Y90 -> INT_R_X47Y97

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 0.75
Direction: South
----------------
Congested clusters found at Level 2
Effective congestion level: 4 Aspect Ratio: 1 Sparse Ratio: 0.8125
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: West
----------------
Congested clusters found at Level 3
Effective congestion level: 4 Aspect Ratio: 0.666667 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 10ca86480

Time (s): cpu = 00:02:50 ; elapsed = 00:06:18 . Memory (MB): peak = 3018.742 ; gain = 1.004 ; free physical = 2816 ; free virtual = 8026

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 10ca86480

Time (s): cpu = 00:02:50 ; elapsed = 00:06:18 . Memory (MB): peak = 3018.742 ; gain = 1.004 ; free physical = 2815 ; free virtual = 8026

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 129b22021

Time (s): cpu = 00:02:51 ; elapsed = 00:06:20 . Memory (MB): peak = 3018.742 ; gain = 1.004 ; free physical = 2818 ; free virtual = 8029

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.048 | TNS=-15232.791| WHS=0.085  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 129b22021

Time (s): cpu = 00:02:51 ; elapsed = 00:06:20 . Memory (MB): peak = 3018.742 ; gain = 1.004 ; free physical = 2818 ; free virtual = 8029
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:51 ; elapsed = 00:06:20 . Memory (MB): peak = 3018.742 ; gain = 1.004 ; free physical = 2830 ; free virtual = 8042

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 68 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:52 ; elapsed = 00:06:23 . Memory (MB): peak = 3018.742 ; gain = 1.004 ; free physical = 2830 ; free virtual = 8042
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization > utilization_post_pr.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jun 23 14:56:14 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_utilization
| Design       : matching
| Device       : 7k160tfbg484-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs                 | 12882 |     0 |    101400 | 12.70 |
|   LUT as Logic             | 12820 |     0 |    101400 | 12.64 |
|   LUT as Memory            |    62 |     0 |     35000 |  0.18 |
|     LUT as Distributed RAM |    62 |     0 |           |       |
|     LUT as Shift Register  |     0 |     0 |           |       |
| Slice Registers            |  3102 |     0 |    202800 |  1.53 |
|   Register as Flip Flop    |  3102 |     0 |    202800 |  1.53 |
|   Register as Latch        |     0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |    22 |     0 |     50700 |  0.04 |
| F8 Muxes                   |     4 |     0 |     25350 |  0.02 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 45    |          Yes |           - |          Set |
| 452   |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 2605  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| Slice                                      |  3778 |     0 |     25350 | 14.90 |
|   SLICEL                                   |  2305 |     0 |           |       |
|   SLICEM                                   |  1473 |     0 |           |       |
| LUT as Logic                               | 12820 |     0 |    101400 | 12.64 |
|   using O5 output only                     |     1 |       |           |       |
|   using O6 output only                     | 12376 |       |           |       |
|   using O5 and O6                          |   443 |       |           |       |
| LUT as Memory                              |    62 |     0 |     35000 |  0.18 |
|   LUT as Distributed RAM                   |    62 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     2 |       |           |       |
|     using O5 and O6                        |    60 |       |           |       |
|   LUT as Shift Register                    |     0 |     0 |           |       |
| Slice Registers                            |  3102 |     0 |    202800 |  1.53 |
|   Register driven from within the Slice    |  2243 |       |           |       |
|   Register driven from outside the Slice   |   859 |       |           |       |
|     LUT in front of the register is unused |   470 |       |           |       |
|     LUT in front of the register is used   |   389 |       |           |       |
| Unique Control Sets                        |   110 |       |     25350 |  0.43 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       600 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 5982 |                 LUT |
| LUT4     | 2616 |                 LUT |
| FDRE     | 2605 |        Flop & Latch |
| LUT5     | 2539 |                 LUT |
| LUT3     | 1194 |                 LUT |
| LUT2     |  920 |                 LUT |
| CARRY4   |  879 |          CarryLogic |
| FDCE     |  452 |        Flop & Latch |
| RAMD32   |   92 |  Distributed Memory |
| FDPE     |   45 |        Flop & Latch |
| RAMS32   |   30 |  Distributed Memory |
| MUXF7    |   22 |               MuxFx |
| LUT1     |   12 |                 LUT |
| MUXF8    |    4 |               MuxFx |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_pr.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jun 23 14:56:20 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing
| Design       : matching
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -5.048ns  (required time - arrival time)
  Source:                 c_LSQ_vertices/loadQ/head_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_vertices/loadQ/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        8.774ns  (logic 1.466ns (16.709%)  route 7.308ns (83.291%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 5.469 - 4.000 ) 
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3223, unset)         1.580     1.580    c_LSQ_vertices/loadQ/clk
    SLICE_X63Y81         FDRE                                         r  c_LSQ_vertices/loadQ/head_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.269     1.849 r  c_LSQ_vertices/loadQ/head_reg[3]/Q
                         net (fo=139, routed)         0.538     2.387    c_LSQ_vertices/loadQ/head_reg[3]_2[3]
    SLICE_X63Y82         LUT2 (Prop_lut2_I0_O)        0.053     2.440 r  c_LSQ_vertices/loadQ/dataOutArray[0]0_carry__0_i_94/O
                         net (fo=3, routed)           0.574     3.014    c_LSQ_vertices/loadQ/dataOutArray[0]0_carry__0_i_94_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I4_O)        0.053     3.067 f  c_LSQ_vertices/loadQ/head[3]_i_37/O
                         net (fo=2, routed)           0.723     3.790    c_LSQ_vertices/loadQ/head[3]_i_37_n_0
    SLICE_X67Y80         LUT5 (Prop_lut5_I3_O)        0.053     3.843 r  c_LSQ_vertices/loadQ/dataOutArray[0]0_carry__1_i_21/O
                         net (fo=70, routed)          0.770     4.613    c_LSQ_vertices/loadQ/dataOutArray[0]0_carry__1_i_21_n_0
    SLICE_X68Y77         LUT6 (Prop_lut6_I4_O)        0.053     4.666 f  c_LSQ_vertices/loadQ/dataOutArray[0]0_carry__0_i_77/O
                         net (fo=1, routed)           0.468     5.134    c_LSQ_vertices/loadQ/dataOutArray[0]0_carry__0_i_77_n_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I0_O)        0.053     5.187 f  c_LSQ_vertices/loadQ/dataOutArray[0]0_carry__0_i_29/O
                         net (fo=1, routed)           0.361     5.548    c_LSQ_vertices/loadQ/dataOutArray[0]0_carry__0_i_29_n_0
    SLICE_X68Y81         LUT6 (Prop_lut6_I2_O)        0.053     5.601 f  c_LSQ_vertices/loadQ/dataOutArray[0]0_carry__0_i_8/O
                         net (fo=1, routed)           0.574     6.176    c_LSQ_vertices/loadQ/dataOutArray[0]0_carry__0_i_8_n_0
    SLICE_X66Y81         LUT6 (Prop_lut6_I5_O)        0.053     6.229 r  c_LSQ_vertices/loadQ/dataOutArray[0]0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.229    icmp_18/dataOutArray[0]0_carry__1_0[3]
    SLICE_X66Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.445 r  icmp_18/dataOutArray[0]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.445    icmp_18/dataOutArray[0]0_carry__0_n_0
    SLICE_X66Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132     6.577 f  icmp_18/dataOutArray[0]0_carry__1/CO[2]
                         net (fo=25, routed)          0.287     6.864    c_LSQ_vertices/STORE_ADDR_PORT_LSQ_vertices/CO[0]
    SLICE_X67Y82         LUT6 (Prop_lut6_I5_O)        0.160     7.024 f  c_LSQ_vertices/STORE_ADDR_PORT_LSQ_vertices/Head[1]_i_2/O
                         net (fo=5, routed)           0.409     7.433    fork_2/generateBlocks[1].regblock/reg_value_reg_4
    SLICE_X66Y75         LUT6 (Prop_lut6_I5_O)        0.053     7.486 f  fork_2/generateBlocks[1].regblock/reg_value_i_2__15/O
                         net (fo=2, routed)           0.223     7.709    fork_2/generateBlocks[1].regblock/reg_value_i_2__15_n_0
    SLICE_X66Y75         LUT4 (Prop_lut4_I0_O)        0.053     7.762 f  fork_2/generateBlocks[1].regblock/reg_value_i_4__2/O
                         net (fo=5, routed)           0.455     8.217    c_LSQ_vertices/loadQ/reg_value_reg_17
    SLICE_X64Y76         LUT5 (Prop_lut5_I3_O)        0.053     8.270 f  c_LSQ_vertices/loadQ/loadCompleted_15_i_7/O
                         net (fo=21, routed)          0.462     8.732    c_LSQ_vertices/loadQ/loadCompleted_15_i_7_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I2_O)        0.053     8.785 f  c_LSQ_vertices/loadQ/head[3]_i_21/O
                         net (fo=1, routed)           0.468     9.252    c_LSQ_vertices/loadQ/head[3]_i_21_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.053     9.305 r  c_LSQ_vertices/loadQ/head[3]_i_6/O
                         net (fo=1, routed)           0.503     9.808    c_LSQ_vertices/loadQ/head[3]_i_6_n_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I3_O)        0.053     9.861 r  c_LSQ_vertices/loadQ/head[3]_i_1__0/O
                         net (fo=4, routed)           0.493    10.354    c_LSQ_vertices/loadQ/_T_102172
    SLICE_X64Y80         FDRE                                         r  c_LSQ_vertices/loadQ/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=3223, unset)         1.469     5.469    c_LSQ_vertices/loadQ/clk
    SLICE_X64Y80         FDRE                                         r  c_LSQ_vertices/loadQ/head_reg[0]/C
                         clock pessimism              0.091     5.560    
                         clock uncertainty           -0.035     5.525    
    SLICE_X64Y80         FDRE (Setup_fdre_C_CE)      -0.219     5.306    c_LSQ_vertices/loadQ/head_reg[0]
  -------------------------------------------------------------------
                         required time                          5.306    
                         arrival time                         -10.354    
  -------------------------------------------------------------------
                         slack                                 -5.048    




report_timing: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3018.742 ; gain = 0.000 ; free physical = 2746 ; free virtual = 7966
INFO: [Common 17-206] Exiting Vivado at Fri Jun 23 14:56:20 2023...
