// Seed: 270986494
module module_0 (
    input  wand id_0,
    output wand id_1,
    input  tri0 id_2,
    input  wire id_3,
    output wor  id_4,
    input  wand id_5
);
  assign id_1 = (id_5);
  assign id_4 = id_0;
  logic id_7;
  wire  id_8;
  assign id_7 = -1'b0 == 1;
  logic id_9;
  assign id_7 = id_2;
  assign id_1 = id_3 - 1;
  logic id_10;
  wire id_11, id_12;
  wire id_13;
endmodule
module module_1 #(
    parameter id_8 = 32'd42
) (
    output tri id_0,
    input tri0 id_1,
    input tri1 id_2,
    input wand id_3,
    input wand id_4,
    output uwire id_5[{  1  ,  -1  } : id_8],
    input wire id_6,
    output logic id_7,
    output tri1 _id_8,
    output supply0 id_9
);
  always id_7 <= id_4;
  assign id_9 = -1;
  module_0 modCall_1 (
      id_3,
      id_9,
      id_1,
      id_3,
      id_5,
      id_3
  );
  assign modCall_1.id_4 = 0;
endmodule
