#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000026ad1998e70 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000026ad1a12500_0 .net "PC", 31 0, v0000026ad1a0db50_0;  1 drivers
v0000026ad1a12dc0_0 .var "clk", 0 0;
v0000026ad1a12140_0 .net "clkout", 0 0, L_0000026ad1a5ce80;  1 drivers
v0000026ad1a13400_0 .net "cycles_consumed", 31 0, v0000026ad1a10810_0;  1 drivers
v0000026ad1a12960_0 .var "rst", 0 0;
S_0000026ad19365b0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000026ad1998e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000026ad19b1930 .param/l "RType" 0 4 2, C4<000000>;
P_0000026ad19b1968 .param/l "add" 0 4 5, C4<100000>;
P_0000026ad19b19a0 .param/l "addi" 0 4 8, C4<001000>;
P_0000026ad19b19d8 .param/l "addu" 0 4 5, C4<100001>;
P_0000026ad19b1a10 .param/l "and_" 0 4 5, C4<100100>;
P_0000026ad19b1a48 .param/l "andi" 0 4 8, C4<001100>;
P_0000026ad19b1a80 .param/l "beq" 0 4 10, C4<000100>;
P_0000026ad19b1ab8 .param/l "bne" 0 4 10, C4<000101>;
P_0000026ad19b1af0 .param/l "handler_addr" 0 3 4, C4<00000000000000000000001111101000>;
P_0000026ad19b1b28 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000026ad19b1b60 .param/l "j" 0 4 12, C4<000010>;
P_0000026ad19b1b98 .param/l "jal" 0 4 12, C4<000011>;
P_0000026ad19b1bd0 .param/l "jr" 0 4 6, C4<001000>;
P_0000026ad19b1c08 .param/l "lw" 0 4 8, C4<100011>;
P_0000026ad19b1c40 .param/l "nor_" 0 4 5, C4<100111>;
P_0000026ad19b1c78 .param/l "or_" 0 4 5, C4<100101>;
P_0000026ad19b1cb0 .param/l "ori" 0 4 8, C4<001101>;
P_0000026ad19b1ce8 .param/l "sgt" 0 4 6, C4<101011>;
P_0000026ad19b1d20 .param/l "sll" 0 4 6, C4<000000>;
P_0000026ad19b1d58 .param/l "slt" 0 4 5, C4<101010>;
P_0000026ad19b1d90 .param/l "slti" 0 4 8, C4<101010>;
P_0000026ad19b1dc8 .param/l "srl" 0 4 6, C4<000010>;
P_0000026ad19b1e00 .param/l "sub" 0 4 5, C4<100010>;
P_0000026ad19b1e38 .param/l "subu" 0 4 5, C4<100011>;
P_0000026ad19b1e70 .param/l "sw" 0 4 8, C4<101011>;
P_0000026ad19b1ea8 .param/l "xor_" 0 4 5, C4<100110>;
P_0000026ad19b1ee0 .param/l "xori" 0 4 8, C4<001110>;
L_0000026ad1977700 .functor NOT 1, v0000026ad1a12960_0, C4<0>, C4<0>, C4<0>;
L_0000026ad1a5c630 .functor NOT 1, v0000026ad1a12960_0, C4<0>, C4<0>, C4<0>;
L_0000026ad1a5ce10 .functor NOT 1, v0000026ad1a12960_0, C4<0>, C4<0>, C4<0>;
L_0000026ad1a5c400 .functor NOT 1, v0000026ad1a12960_0, C4<0>, C4<0>, C4<0>;
L_0000026ad1a5c2b0 .functor NOT 1, v0000026ad1a12960_0, C4<0>, C4<0>, C4<0>;
L_0000026ad1a5c7f0 .functor NOT 1, v0000026ad1a12960_0, C4<0>, C4<0>, C4<0>;
L_0000026ad1a5ca90 .functor NOT 1, v0000026ad1a12960_0, C4<0>, C4<0>, C4<0>;
L_0000026ad1a5cbe0 .functor NOT 1, v0000026ad1a12960_0, C4<0>, C4<0>, C4<0>;
L_0000026ad1a5ce80 .functor OR 1, v0000026ad1a12dc0_0, v0000026ad1999a80_0, C4<0>, C4<0>;
L_0000026ad1a5c470 .functor OR 1, L_0000026ad1a12d20, L_0000026ad1a12640, C4<0>, C4<0>;
L_0000026ad1a5c860 .functor AND 1, L_0000026ad1a12f00, L_0000026ad1a12320, C4<1>, C4<1>;
L_0000026ad1a5cc50 .functor NOT 1, v0000026ad1a12960_0, C4<0>, C4<0>, C4<0>;
L_0000026ad1a5c320 .functor OR 1, L_0000026ad1a6f4b0, L_0000026ad1a6ff50, C4<0>, C4<0>;
L_0000026ad1a5c780 .functor OR 1, L_0000026ad1a5c320, L_0000026ad1a6fcd0, C4<0>, C4<0>;
L_0000026ad1a5c240 .functor OR 1, L_0000026ad1a70ef0, L_0000026ad1a6f690, C4<0>, C4<0>;
L_0000026ad1a5cb70 .functor AND 1, L_0000026ad1a6feb0, L_0000026ad1a5c240, C4<1>, C4<1>;
L_0000026ad1a5c390 .functor OR 1, L_0000026ad1a6f190, L_0000026ad1a70450, C4<0>, C4<0>;
L_0000026ad1a5ccc0 .functor AND 1, L_0000026ad1a70310, L_0000026ad1a5c390, C4<1>, C4<1>;
L_0000026ad1a5cd30 .functor NOT 1, L_0000026ad1a5ce80, C4<0>, C4<0>, C4<0>;
v0000026ad1a0d470_0 .net "ALUOp", 3 0, v0000026ad199b380_0;  1 drivers
v0000026ad1a0c4d0_0 .net "ALUResult", 31 0, v0000026ad1a09130_0;  1 drivers
v0000026ad1a0c570_0 .net "ALUSrc", 0 0, v0000026ad199b4c0_0;  1 drivers
v0000026ad1a0de70_0 .net "ALUin2", 31 0, L_0000026ad1a70950;  1 drivers
v0000026ad1a0cbb0_0 .net "MemReadEn", 0 0, v0000026ad199b560_0;  1 drivers
v0000026ad1a0d8d0_0 .net "MemWriteEn", 0 0, v0000026ad199b600_0;  1 drivers
v0000026ad1a0d830_0 .net "MemtoReg", 0 0, v0000026ad1999800_0;  1 drivers
v0000026ad1a0ddd0_0 .net "PC", 31 0, v0000026ad1a0db50_0;  alias, 1 drivers
v0000026ad1a0cb10_0 .net "PCPlus1", 31 0, L_0000026ad1a12460;  1 drivers
v0000026ad1a0c430_0 .net "PCsrc", 1 0, v0000026ad1a09310_0;  1 drivers
v0000026ad1a0c6b0_0 .net "RegDst", 0 0, v0000026ad19998a0_0;  1 drivers
v0000026ad1a0cc50_0 .net "RegWriteEn", 0 0, v0000026ad1999940_0;  1 drivers
v0000026ad1a0dfb0_0 .net "WriteRegister", 4 0, L_0000026ad1a6f2d0;  1 drivers
v0000026ad1a0d970_0 .net *"_ivl_0", 0 0, L_0000026ad1977700;  1 drivers
L_0000026ad1a14150 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000026ad1a0c2f0_0 .net/2u *"_ivl_10", 4 0, L_0000026ad1a14150;  1 drivers
L_0000026ad1a14540 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026ad1a0d150_0 .net *"_ivl_101", 15 0, L_0000026ad1a14540;  1 drivers
v0000026ad1a0c750_0 .net *"_ivl_102", 31 0, L_0000026ad1a12e60;  1 drivers
L_0000026ad1a14588 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026ad1a0da10_0 .net *"_ivl_105", 25 0, L_0000026ad1a14588;  1 drivers
L_0000026ad1a145d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026ad1a0d650_0 .net/2u *"_ivl_106", 31 0, L_0000026ad1a145d0;  1 drivers
v0000026ad1a0c7f0_0 .net *"_ivl_108", 0 0, L_0000026ad1a12f00;  1 drivers
L_0000026ad1a14618 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000026ad1a0c890_0 .net/2u *"_ivl_110", 5 0, L_0000026ad1a14618;  1 drivers
v0000026ad1a0dab0_0 .net *"_ivl_112", 0 0, L_0000026ad1a12320;  1 drivers
v0000026ad1a0c250_0 .net *"_ivl_115", 0 0, L_0000026ad1a5c860;  1 drivers
v0000026ad1a0c930_0 .net *"_ivl_116", 47 0, L_0000026ad1a123c0;  1 drivers
L_0000026ad1a14660 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026ad1a0df10_0 .net *"_ivl_119", 15 0, L_0000026ad1a14660;  1 drivers
L_0000026ad1a14198 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000026ad1a0d010_0 .net/2u *"_ivl_12", 5 0, L_0000026ad1a14198;  1 drivers
v0000026ad1a0c9d0_0 .net *"_ivl_120", 47 0, L_0000026ad1a135e0;  1 drivers
L_0000026ad1a146a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026ad1a0c110_0 .net *"_ivl_123", 15 0, L_0000026ad1a146a8;  1 drivers
v0000026ad1a0dd30_0 .net *"_ivl_125", 0 0, L_0000026ad1a134a0;  1 drivers
v0000026ad1a0c1b0_0 .net *"_ivl_126", 31 0, L_0000026ad1a126e0;  1 drivers
v0000026ad1a0dbf0_0 .net *"_ivl_128", 47 0, L_0000026ad1a13540;  1 drivers
v0000026ad1a0ccf0_0 .net *"_ivl_130", 47 0, L_0000026ad1a13680;  1 drivers
v0000026ad1a0d510_0 .net *"_ivl_132", 47 0, L_0000026ad1a13720;  1 drivers
v0000026ad1a0c390_0 .net *"_ivl_134", 47 0, L_0000026ad1a139a0;  1 drivers
L_0000026ad1a146f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026ad1a0cd90_0 .net/2u *"_ivl_138", 1 0, L_0000026ad1a146f0;  1 drivers
v0000026ad1a0ce30_0 .net *"_ivl_14", 0 0, L_0000026ad1a12a00;  1 drivers
v0000026ad1a0ced0_0 .net *"_ivl_140", 0 0, L_0000026ad1a13cc0;  1 drivers
L_0000026ad1a14738 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000026ad1a0d0b0_0 .net/2u *"_ivl_142", 1 0, L_0000026ad1a14738;  1 drivers
v0000026ad1a0d1f0_0 .net *"_ivl_144", 0 0, L_0000026ad1a13d60;  1 drivers
L_0000026ad1a14780 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000026ad1a0d6f0_0 .net/2u *"_ivl_146", 1 0, L_0000026ad1a14780;  1 drivers
v0000026ad1a0d290_0 .net *"_ivl_148", 0 0, L_0000026ad1a706d0;  1 drivers
L_0000026ad1a147c8 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000026ad1a0d330_0 .net/2u *"_ivl_150", 31 0, L_0000026ad1a147c8;  1 drivers
L_0000026ad1a14810 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000026ad1a0d790_0 .net/2u *"_ivl_152", 31 0, L_0000026ad1a14810;  1 drivers
v0000026ad1a0dc90_0 .net *"_ivl_154", 31 0, L_0000026ad1a70810;  1 drivers
v0000026ad1a0d3d0_0 .net *"_ivl_156", 31 0, L_0000026ad1a701d0;  1 drivers
L_0000026ad1a141e0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000026ad1a0fde0_0 .net/2u *"_ivl_16", 4 0, L_0000026ad1a141e0;  1 drivers
v0000026ad1a0fca0_0 .net *"_ivl_160", 0 0, L_0000026ad1a5cc50;  1 drivers
L_0000026ad1a148a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026ad1a0f0c0_0 .net/2u *"_ivl_162", 31 0, L_0000026ad1a148a0;  1 drivers
L_0000026ad1a14978 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000026ad1a0e940_0 .net/2u *"_ivl_166", 5 0, L_0000026ad1a14978;  1 drivers
v0000026ad1a0f160_0 .net *"_ivl_168", 0 0, L_0000026ad1a6f4b0;  1 drivers
L_0000026ad1a149c0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000026ad1a0fac0_0 .net/2u *"_ivl_170", 5 0, L_0000026ad1a149c0;  1 drivers
v0000026ad1a0ee40_0 .net *"_ivl_172", 0 0, L_0000026ad1a6ff50;  1 drivers
v0000026ad1a0ea80_0 .net *"_ivl_175", 0 0, L_0000026ad1a5c320;  1 drivers
L_0000026ad1a14a08 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000026ad1a0f840_0 .net/2u *"_ivl_176", 5 0, L_0000026ad1a14a08;  1 drivers
v0000026ad1a0f5c0_0 .net *"_ivl_178", 0 0, L_0000026ad1a6fcd0;  1 drivers
v0000026ad1a0f660_0 .net *"_ivl_181", 0 0, L_0000026ad1a5c780;  1 drivers
L_0000026ad1a14a50 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026ad1a0f8e0_0 .net/2u *"_ivl_182", 15 0, L_0000026ad1a14a50;  1 drivers
v0000026ad1a0f2a0_0 .net *"_ivl_184", 31 0, L_0000026ad1a6fd70;  1 drivers
v0000026ad1a0f980_0 .net *"_ivl_187", 0 0, L_0000026ad1a6f550;  1 drivers
v0000026ad1a0f200_0 .net *"_ivl_188", 15 0, L_0000026ad1a70770;  1 drivers
v0000026ad1a0fe80_0 .net *"_ivl_19", 4 0, L_0000026ad1a12c80;  1 drivers
v0000026ad1a0f020_0 .net *"_ivl_190", 31 0, L_0000026ad1a6fff0;  1 drivers
v0000026ad1a0e800_0 .net *"_ivl_194", 31 0, L_0000026ad1a70090;  1 drivers
L_0000026ad1a14a98 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026ad1a0fa20_0 .net *"_ivl_197", 25 0, L_0000026ad1a14a98;  1 drivers
L_0000026ad1a14ae0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026ad1a0e260_0 .net/2u *"_ivl_198", 31 0, L_0000026ad1a14ae0;  1 drivers
L_0000026ad1a14108 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000026ad1a0f340_0 .net/2u *"_ivl_2", 5 0, L_0000026ad1a14108;  1 drivers
v0000026ad1a0f700_0 .net *"_ivl_20", 4 0, L_0000026ad1a13900;  1 drivers
v0000026ad1a0ed00_0 .net *"_ivl_200", 0 0, L_0000026ad1a6feb0;  1 drivers
L_0000026ad1a14b28 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000026ad1a0fb60_0 .net/2u *"_ivl_202", 5 0, L_0000026ad1a14b28;  1 drivers
v0000026ad1a0e300_0 .net *"_ivl_204", 0 0, L_0000026ad1a70ef0;  1 drivers
L_0000026ad1a14b70 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000026ad1a0eee0_0 .net/2u *"_ivl_206", 5 0, L_0000026ad1a14b70;  1 drivers
v0000026ad1a0eda0_0 .net *"_ivl_208", 0 0, L_0000026ad1a6f690;  1 drivers
v0000026ad1a0fc00_0 .net *"_ivl_211", 0 0, L_0000026ad1a5c240;  1 drivers
v0000026ad1a0e9e0_0 .net *"_ivl_213", 0 0, L_0000026ad1a5cb70;  1 drivers
L_0000026ad1a14bb8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000026ad1a0ef80_0 .net/2u *"_ivl_214", 5 0, L_0000026ad1a14bb8;  1 drivers
v0000026ad1a0e3a0_0 .net *"_ivl_216", 0 0, L_0000026ad1a71030;  1 drivers
L_0000026ad1a14c00 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026ad1a0e8a0_0 .net/2u *"_ivl_218", 31 0, L_0000026ad1a14c00;  1 drivers
v0000026ad1a0e760_0 .net *"_ivl_220", 31 0, L_0000026ad1a6fc30;  1 drivers
v0000026ad1a0e620_0 .net *"_ivl_224", 31 0, L_0000026ad1a70130;  1 drivers
L_0000026ad1a14c48 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026ad1a0f3e0_0 .net *"_ivl_227", 25 0, L_0000026ad1a14c48;  1 drivers
L_0000026ad1a14c90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026ad1a0ff20_0 .net/2u *"_ivl_228", 31 0, L_0000026ad1a14c90;  1 drivers
v0000026ad1a0f7a0_0 .net *"_ivl_230", 0 0, L_0000026ad1a70310;  1 drivers
L_0000026ad1a14cd8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000026ad1a0e440_0 .net/2u *"_ivl_232", 5 0, L_0000026ad1a14cd8;  1 drivers
v0000026ad1a0f480_0 .net *"_ivl_234", 0 0, L_0000026ad1a6f190;  1 drivers
L_0000026ad1a14d20 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000026ad1a0f520_0 .net/2u *"_ivl_236", 5 0, L_0000026ad1a14d20;  1 drivers
v0000026ad1a0ffc0_0 .net *"_ivl_238", 0 0, L_0000026ad1a70450;  1 drivers
v0000026ad1a0fd40_0 .net *"_ivl_24", 0 0, L_0000026ad1a5ce10;  1 drivers
v0000026ad1a0eb20_0 .net *"_ivl_241", 0 0, L_0000026ad1a5c390;  1 drivers
v0000026ad1a0e120_0 .net *"_ivl_243", 0 0, L_0000026ad1a5ccc0;  1 drivers
L_0000026ad1a14d68 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000026ad1a0ebc0_0 .net/2u *"_ivl_244", 5 0, L_0000026ad1a14d68;  1 drivers
v0000026ad1a0e1c0_0 .net *"_ivl_246", 0 0, L_0000026ad1a703b0;  1 drivers
v0000026ad1a0e4e0_0 .net *"_ivl_248", 31 0, L_0000026ad1a70590;  1 drivers
L_0000026ad1a14228 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000026ad1a0e580_0 .net/2u *"_ivl_26", 4 0, L_0000026ad1a14228;  1 drivers
v0000026ad1a0e6c0_0 .net *"_ivl_29", 4 0, L_0000026ad1a137c0;  1 drivers
v0000026ad1a0ec60_0 .net *"_ivl_32", 0 0, L_0000026ad1a5c400;  1 drivers
L_0000026ad1a14270 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000026ad1a118f0_0 .net/2u *"_ivl_34", 4 0, L_0000026ad1a14270;  1 drivers
v0000026ad1a108b0_0 .net *"_ivl_37", 4 0, L_0000026ad1a13a40;  1 drivers
v0000026ad1a11e90_0 .net *"_ivl_40", 0 0, L_0000026ad1a5c2b0;  1 drivers
L_0000026ad1a142b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026ad1a11530_0 .net/2u *"_ivl_42", 15 0, L_0000026ad1a142b8;  1 drivers
v0000026ad1a112b0_0 .net *"_ivl_45", 15 0, L_0000026ad1a13c20;  1 drivers
v0000026ad1a10310_0 .net *"_ivl_48", 0 0, L_0000026ad1a5c7f0;  1 drivers
v0000026ad1a10630_0 .net *"_ivl_5", 5 0, L_0000026ad1a121e0;  1 drivers
L_0000026ad1a14300 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026ad1a10e50_0 .net/2u *"_ivl_50", 36 0, L_0000026ad1a14300;  1 drivers
L_0000026ad1a14348 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026ad1a115d0_0 .net/2u *"_ivl_52", 31 0, L_0000026ad1a14348;  1 drivers
v0000026ad1a10ef0_0 .net *"_ivl_55", 4 0, L_0000026ad1a12b40;  1 drivers
v0000026ad1a10d10_0 .net *"_ivl_56", 36 0, L_0000026ad1a128c0;  1 drivers
v0000026ad1a110d0_0 .net *"_ivl_58", 36 0, L_0000026ad1a13220;  1 drivers
v0000026ad1a10f90_0 .net *"_ivl_62", 0 0, L_0000026ad1a5ca90;  1 drivers
L_0000026ad1a14390 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000026ad1a103b0_0 .net/2u *"_ivl_64", 5 0, L_0000026ad1a14390;  1 drivers
v0000026ad1a11f30_0 .net *"_ivl_67", 5 0, L_0000026ad1a13fe0;  1 drivers
v0000026ad1a11490_0 .net *"_ivl_70", 0 0, L_0000026ad1a5cbe0;  1 drivers
L_0000026ad1a143d8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026ad1a101d0_0 .net/2u *"_ivl_72", 57 0, L_0000026ad1a143d8;  1 drivers
L_0000026ad1a14420 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026ad1a11710_0 .net/2u *"_ivl_74", 31 0, L_0000026ad1a14420;  1 drivers
v0000026ad1a11fd0_0 .net *"_ivl_77", 25 0, L_0000026ad1a12aa0;  1 drivers
v0000026ad1a11df0_0 .net *"_ivl_78", 57 0, L_0000026ad1a13040;  1 drivers
v0000026ad1a10130_0 .net *"_ivl_8", 0 0, L_0000026ad1a5c630;  1 drivers
v0000026ad1a11350_0 .net *"_ivl_80", 57 0, L_0000026ad1a12be0;  1 drivers
L_0000026ad1a14468 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026ad1a10270_0 .net/2u *"_ivl_84", 31 0, L_0000026ad1a14468;  1 drivers
L_0000026ad1a144b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000026ad1a11990_0 .net/2u *"_ivl_88", 5 0, L_0000026ad1a144b0;  1 drivers
v0000026ad1a10bd0_0 .net *"_ivl_90", 0 0, L_0000026ad1a12d20;  1 drivers
L_0000026ad1a144f8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000026ad1a11210_0 .net/2u *"_ivl_92", 5 0, L_0000026ad1a144f8;  1 drivers
v0000026ad1a117b0_0 .net *"_ivl_94", 0 0, L_0000026ad1a12640;  1 drivers
v0000026ad1a10950_0 .net *"_ivl_97", 0 0, L_0000026ad1a5c470;  1 drivers
v0000026ad1a11a30_0 .net *"_ivl_98", 47 0, L_0000026ad1a13360;  1 drivers
v0000026ad1a106d0_0 .net "adderResult", 31 0, L_0000026ad1a13b80;  1 drivers
v0000026ad1a10db0_0 .net "address", 31 0, L_0000026ad1a12280;  1 drivers
v0000026ad1a10770_0 .net "clk", 0 0, L_0000026ad1a5ce80;  alias, 1 drivers
v0000026ad1a10810_0 .var "cycles_consumed", 31 0;
o0000026ad19d1048 .functor BUFZ 1, C4<z>; HiZ drive
v0000026ad1a109f0_0 .net "excep_flag", 0 0, o0000026ad19d1048;  0 drivers
v0000026ad1a10450_0 .net "extImm", 31 0, L_0000026ad1a6f370;  1 drivers
v0000026ad1a11030_0 .net "funct", 5 0, L_0000026ad1a132c0;  1 drivers
v0000026ad1a11cb0_0 .net "hlt", 0 0, v0000026ad1999a80_0;  1 drivers
v0000026ad1a11c10_0 .net "imm", 15 0, L_0000026ad1a13180;  1 drivers
v0000026ad1a104f0_0 .net "immediate", 31 0, L_0000026ad1a6f9b0;  1 drivers
v0000026ad1a10a90_0 .net "input_clk", 0 0, v0000026ad1a12dc0_0;  1 drivers
v0000026ad1a11170_0 .net "instruction", 31 0, L_0000026ad1a6f230;  1 drivers
v0000026ad1a11b70_0 .net "memoryReadData", 31 0, v0000026ad1a09590_0;  1 drivers
v0000026ad1a113f0_0 .net "nextPC", 31 0, L_0000026ad1a6fe10;  1 drivers
v0000026ad1a11670_0 .net "opcode", 5 0, L_0000026ad1a12fa0;  1 drivers
v0000026ad1a10b30_0 .net "rd", 4 0, L_0000026ad1a13e00;  1 drivers
v0000026ad1a10c70_0 .net "readData1", 31 0, L_0000026ad1a5c940;  1 drivers
v0000026ad1a11850_0 .net "readData1_w", 31 0, L_0000026ad1a70630;  1 drivers
v0000026ad1a10590_0 .net "readData2", 31 0, L_0000026ad1a5cda0;  1 drivers
v0000026ad1a11ad0_0 .net "rs", 4 0, L_0000026ad1a12820;  1 drivers
v0000026ad1a11d50_0 .net "rst", 0 0, v0000026ad1a12960_0;  1 drivers
v0000026ad1a13ea0_0 .net "rt", 4 0, L_0000026ad1a13ae0;  1 drivers
v0000026ad1a130e0_0 .net "shamt", 31 0, L_0000026ad1a13860;  1 drivers
v0000026ad1a12780_0 .net "wire_instruction", 31 0, L_0000026ad1a5c710;  1 drivers
v0000026ad1a125a0_0 .net "writeData", 31 0, L_0000026ad1a70bd0;  1 drivers
v0000026ad1a13f40_0 .net "zero", 0 0, L_0000026ad1a709f0;  1 drivers
L_0000026ad1a121e0 .part L_0000026ad1a6f230, 26, 6;
L_0000026ad1a12fa0 .functor MUXZ 6, L_0000026ad1a121e0, L_0000026ad1a14108, L_0000026ad1977700, C4<>;
L_0000026ad1a12a00 .cmp/eq 6, L_0000026ad1a12fa0, L_0000026ad1a14198;
L_0000026ad1a12c80 .part L_0000026ad1a6f230, 11, 5;
L_0000026ad1a13900 .functor MUXZ 5, L_0000026ad1a12c80, L_0000026ad1a141e0, L_0000026ad1a12a00, C4<>;
L_0000026ad1a13e00 .functor MUXZ 5, L_0000026ad1a13900, L_0000026ad1a14150, L_0000026ad1a5c630, C4<>;
L_0000026ad1a137c0 .part L_0000026ad1a6f230, 21, 5;
L_0000026ad1a12820 .functor MUXZ 5, L_0000026ad1a137c0, L_0000026ad1a14228, L_0000026ad1a5ce10, C4<>;
L_0000026ad1a13a40 .part L_0000026ad1a6f230, 16, 5;
L_0000026ad1a13ae0 .functor MUXZ 5, L_0000026ad1a13a40, L_0000026ad1a14270, L_0000026ad1a5c400, C4<>;
L_0000026ad1a13c20 .part L_0000026ad1a6f230, 0, 16;
L_0000026ad1a13180 .functor MUXZ 16, L_0000026ad1a13c20, L_0000026ad1a142b8, L_0000026ad1a5c2b0, C4<>;
L_0000026ad1a12b40 .part L_0000026ad1a6f230, 6, 5;
L_0000026ad1a128c0 .concat [ 5 32 0 0], L_0000026ad1a12b40, L_0000026ad1a14348;
L_0000026ad1a13220 .functor MUXZ 37, L_0000026ad1a128c0, L_0000026ad1a14300, L_0000026ad1a5c7f0, C4<>;
L_0000026ad1a13860 .part L_0000026ad1a13220, 0, 32;
L_0000026ad1a13fe0 .part L_0000026ad1a6f230, 0, 6;
L_0000026ad1a132c0 .functor MUXZ 6, L_0000026ad1a13fe0, L_0000026ad1a14390, L_0000026ad1a5ca90, C4<>;
L_0000026ad1a12aa0 .part L_0000026ad1a6f230, 0, 26;
L_0000026ad1a13040 .concat [ 26 32 0 0], L_0000026ad1a12aa0, L_0000026ad1a14420;
L_0000026ad1a12be0 .functor MUXZ 58, L_0000026ad1a13040, L_0000026ad1a143d8, L_0000026ad1a5cbe0, C4<>;
L_0000026ad1a12280 .part L_0000026ad1a12be0, 0, 32;
L_0000026ad1a12460 .arith/sum 32, v0000026ad1a0db50_0, L_0000026ad1a14468;
L_0000026ad1a12d20 .cmp/eq 6, L_0000026ad1a12fa0, L_0000026ad1a144b0;
L_0000026ad1a12640 .cmp/eq 6, L_0000026ad1a12fa0, L_0000026ad1a144f8;
L_0000026ad1a13360 .concat [ 32 16 0 0], L_0000026ad1a12280, L_0000026ad1a14540;
L_0000026ad1a12e60 .concat [ 6 26 0 0], L_0000026ad1a12fa0, L_0000026ad1a14588;
L_0000026ad1a12f00 .cmp/eq 32, L_0000026ad1a12e60, L_0000026ad1a145d0;
L_0000026ad1a12320 .cmp/eq 6, L_0000026ad1a132c0, L_0000026ad1a14618;
L_0000026ad1a123c0 .concat [ 32 16 0 0], L_0000026ad1a5c940, L_0000026ad1a14660;
L_0000026ad1a135e0 .concat [ 32 16 0 0], v0000026ad1a0db50_0, L_0000026ad1a146a8;
L_0000026ad1a134a0 .part L_0000026ad1a13180, 15, 1;
LS_0000026ad1a126e0_0_0 .concat [ 1 1 1 1], L_0000026ad1a134a0, L_0000026ad1a134a0, L_0000026ad1a134a0, L_0000026ad1a134a0;
LS_0000026ad1a126e0_0_4 .concat [ 1 1 1 1], L_0000026ad1a134a0, L_0000026ad1a134a0, L_0000026ad1a134a0, L_0000026ad1a134a0;
LS_0000026ad1a126e0_0_8 .concat [ 1 1 1 1], L_0000026ad1a134a0, L_0000026ad1a134a0, L_0000026ad1a134a0, L_0000026ad1a134a0;
LS_0000026ad1a126e0_0_12 .concat [ 1 1 1 1], L_0000026ad1a134a0, L_0000026ad1a134a0, L_0000026ad1a134a0, L_0000026ad1a134a0;
LS_0000026ad1a126e0_0_16 .concat [ 1 1 1 1], L_0000026ad1a134a0, L_0000026ad1a134a0, L_0000026ad1a134a0, L_0000026ad1a134a0;
LS_0000026ad1a126e0_0_20 .concat [ 1 1 1 1], L_0000026ad1a134a0, L_0000026ad1a134a0, L_0000026ad1a134a0, L_0000026ad1a134a0;
LS_0000026ad1a126e0_0_24 .concat [ 1 1 1 1], L_0000026ad1a134a0, L_0000026ad1a134a0, L_0000026ad1a134a0, L_0000026ad1a134a0;
LS_0000026ad1a126e0_0_28 .concat [ 1 1 1 1], L_0000026ad1a134a0, L_0000026ad1a134a0, L_0000026ad1a134a0, L_0000026ad1a134a0;
LS_0000026ad1a126e0_1_0 .concat [ 4 4 4 4], LS_0000026ad1a126e0_0_0, LS_0000026ad1a126e0_0_4, LS_0000026ad1a126e0_0_8, LS_0000026ad1a126e0_0_12;
LS_0000026ad1a126e0_1_4 .concat [ 4 4 4 4], LS_0000026ad1a126e0_0_16, LS_0000026ad1a126e0_0_20, LS_0000026ad1a126e0_0_24, LS_0000026ad1a126e0_0_28;
L_0000026ad1a126e0 .concat [ 16 16 0 0], LS_0000026ad1a126e0_1_0, LS_0000026ad1a126e0_1_4;
L_0000026ad1a13540 .concat [ 16 32 0 0], L_0000026ad1a13180, L_0000026ad1a126e0;
L_0000026ad1a13680 .arith/sum 48, L_0000026ad1a135e0, L_0000026ad1a13540;
L_0000026ad1a13720 .functor MUXZ 48, L_0000026ad1a13680, L_0000026ad1a123c0, L_0000026ad1a5c860, C4<>;
L_0000026ad1a139a0 .functor MUXZ 48, L_0000026ad1a13720, L_0000026ad1a13360, L_0000026ad1a5c470, C4<>;
L_0000026ad1a13b80 .part L_0000026ad1a139a0, 0, 32;
L_0000026ad1a13cc0 .cmp/eq 2, v0000026ad1a09310_0, L_0000026ad1a146f0;
L_0000026ad1a13d60 .cmp/eq 2, v0000026ad1a09310_0, L_0000026ad1a14738;
L_0000026ad1a706d0 .cmp/eq 2, v0000026ad1a09310_0, L_0000026ad1a14780;
L_0000026ad1a70810 .functor MUXZ 32, L_0000026ad1a14810, L_0000026ad1a147c8, L_0000026ad1a706d0, C4<>;
L_0000026ad1a701d0 .functor MUXZ 32, L_0000026ad1a70810, L_0000026ad1a13b80, L_0000026ad1a13d60, C4<>;
L_0000026ad1a6fe10 .functor MUXZ 32, L_0000026ad1a701d0, L_0000026ad1a12460, L_0000026ad1a13cc0, C4<>;
L_0000026ad1a6f230 .functor MUXZ 32, L_0000026ad1a5c710, L_0000026ad1a148a0, L_0000026ad1a5cc50, C4<>;
L_0000026ad1a6f4b0 .cmp/eq 6, L_0000026ad1a12fa0, L_0000026ad1a14978;
L_0000026ad1a6ff50 .cmp/eq 6, L_0000026ad1a12fa0, L_0000026ad1a149c0;
L_0000026ad1a6fcd0 .cmp/eq 6, L_0000026ad1a12fa0, L_0000026ad1a14a08;
L_0000026ad1a6fd70 .concat [ 16 16 0 0], L_0000026ad1a13180, L_0000026ad1a14a50;
L_0000026ad1a6f550 .part L_0000026ad1a13180, 15, 1;
LS_0000026ad1a70770_0_0 .concat [ 1 1 1 1], L_0000026ad1a6f550, L_0000026ad1a6f550, L_0000026ad1a6f550, L_0000026ad1a6f550;
LS_0000026ad1a70770_0_4 .concat [ 1 1 1 1], L_0000026ad1a6f550, L_0000026ad1a6f550, L_0000026ad1a6f550, L_0000026ad1a6f550;
LS_0000026ad1a70770_0_8 .concat [ 1 1 1 1], L_0000026ad1a6f550, L_0000026ad1a6f550, L_0000026ad1a6f550, L_0000026ad1a6f550;
LS_0000026ad1a70770_0_12 .concat [ 1 1 1 1], L_0000026ad1a6f550, L_0000026ad1a6f550, L_0000026ad1a6f550, L_0000026ad1a6f550;
L_0000026ad1a70770 .concat [ 4 4 4 4], LS_0000026ad1a70770_0_0, LS_0000026ad1a70770_0_4, LS_0000026ad1a70770_0_8, LS_0000026ad1a70770_0_12;
L_0000026ad1a6fff0 .concat [ 16 16 0 0], L_0000026ad1a13180, L_0000026ad1a70770;
L_0000026ad1a6f370 .functor MUXZ 32, L_0000026ad1a6fff0, L_0000026ad1a6fd70, L_0000026ad1a5c780, C4<>;
L_0000026ad1a70090 .concat [ 6 26 0 0], L_0000026ad1a12fa0, L_0000026ad1a14a98;
L_0000026ad1a6feb0 .cmp/eq 32, L_0000026ad1a70090, L_0000026ad1a14ae0;
L_0000026ad1a70ef0 .cmp/eq 6, L_0000026ad1a132c0, L_0000026ad1a14b28;
L_0000026ad1a6f690 .cmp/eq 6, L_0000026ad1a132c0, L_0000026ad1a14b70;
L_0000026ad1a71030 .cmp/eq 6, L_0000026ad1a12fa0, L_0000026ad1a14bb8;
L_0000026ad1a6fc30 .functor MUXZ 32, L_0000026ad1a6f370, L_0000026ad1a14c00, L_0000026ad1a71030, C4<>;
L_0000026ad1a6f9b0 .functor MUXZ 32, L_0000026ad1a6fc30, L_0000026ad1a13860, L_0000026ad1a5cb70, C4<>;
L_0000026ad1a70130 .concat [ 6 26 0 0], L_0000026ad1a12fa0, L_0000026ad1a14c48;
L_0000026ad1a70310 .cmp/eq 32, L_0000026ad1a70130, L_0000026ad1a14c90;
L_0000026ad1a6f190 .cmp/eq 6, L_0000026ad1a132c0, L_0000026ad1a14cd8;
L_0000026ad1a70450 .cmp/eq 6, L_0000026ad1a132c0, L_0000026ad1a14d20;
L_0000026ad1a703b0 .cmp/eq 6, L_0000026ad1a12fa0, L_0000026ad1a14d68;
L_0000026ad1a70590 .functor MUXZ 32, L_0000026ad1a5c940, v0000026ad1a0db50_0, L_0000026ad1a703b0, C4<>;
L_0000026ad1a70630 .functor MUXZ 32, L_0000026ad1a70590, L_0000026ad1a5cda0, L_0000026ad1a5ccc0, C4<>;
S_0000026ad1936740 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_0000026ad19365b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000026ad19ab1a0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000026ad1a5c8d0 .functor NOT 1, v0000026ad199b4c0_0, C4<0>, C4<0>, C4<0>;
v0000026ad199b100_0 .net *"_ivl_0", 0 0, L_0000026ad1a5c8d0;  1 drivers
v0000026ad199b1a0_0 .net "in1", 31 0, L_0000026ad1a5cda0;  alias, 1 drivers
v0000026ad199ac00_0 .net "in2", 31 0, L_0000026ad1a6f9b0;  alias, 1 drivers
v0000026ad199b2e0_0 .net "out", 31 0, L_0000026ad1a70950;  alias, 1 drivers
v0000026ad199aca0_0 .net "s", 0 0, v0000026ad199b4c0_0;  alias, 1 drivers
L_0000026ad1a70950 .functor MUXZ 32, L_0000026ad1a6f9b0, L_0000026ad1a5cda0, L_0000026ad1a5c8d0, C4<>;
S_0000026ad18e29c0 .scope module, "CU" "controlUnit" 3 68, 6 1 0, S_0000026ad19365b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000026ad19ccbc0 .param/l "RType" 0 4 2, C4<000000>;
P_0000026ad19ccbf8 .param/l "add" 0 4 5, C4<100000>;
P_0000026ad19ccc30 .param/l "addi" 0 4 8, C4<001000>;
P_0000026ad19ccc68 .param/l "addu" 0 4 5, C4<100001>;
P_0000026ad19ccca0 .param/l "and_" 0 4 5, C4<100100>;
P_0000026ad19cccd8 .param/l "andi" 0 4 8, C4<001100>;
P_0000026ad19ccd10 .param/l "beq" 0 4 10, C4<000100>;
P_0000026ad19ccd48 .param/l "bne" 0 4 10, C4<000101>;
P_0000026ad19ccd80 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000026ad19ccdb8 .param/l "j" 0 4 12, C4<000010>;
P_0000026ad19ccdf0 .param/l "jal" 0 4 12, C4<000011>;
P_0000026ad19cce28 .param/l "jr" 0 4 6, C4<001000>;
P_0000026ad19cce60 .param/l "lw" 0 4 8, C4<100011>;
P_0000026ad19cce98 .param/l "nor_" 0 4 5, C4<100111>;
P_0000026ad19cced0 .param/l "or_" 0 4 5, C4<100101>;
P_0000026ad19ccf08 .param/l "ori" 0 4 8, C4<001101>;
P_0000026ad19ccf40 .param/l "sgt" 0 4 6, C4<101011>;
P_0000026ad19ccf78 .param/l "sll" 0 4 6, C4<000000>;
P_0000026ad19ccfb0 .param/l "slt" 0 4 5, C4<101010>;
P_0000026ad19ccfe8 .param/l "slti" 0 4 8, C4<101010>;
P_0000026ad19cd020 .param/l "srl" 0 4 6, C4<000010>;
P_0000026ad19cd058 .param/l "sub" 0 4 5, C4<100010>;
P_0000026ad19cd090 .param/l "subu" 0 4 5, C4<100011>;
P_0000026ad19cd0c8 .param/l "sw" 0 4 8, C4<101011>;
P_0000026ad19cd100 .param/l "xor_" 0 4 5, C4<100110>;
P_0000026ad19cd138 .param/l "xori" 0 4 8, C4<001110>;
v0000026ad199b380_0 .var "ALUOp", 3 0;
v0000026ad199b4c0_0 .var "ALUSrc", 0 0;
v0000026ad199b560_0 .var "MemReadEn", 0 0;
v0000026ad199b600_0 .var "MemWriteEn", 0 0;
v0000026ad1999800_0 .var "MemtoReg", 0 0;
v0000026ad19998a0_0 .var "RegDst", 0 0;
v0000026ad1999940_0 .var "RegWriteEn", 0 0;
v0000026ad199a3e0_0 .net "funct", 5 0, L_0000026ad1a132c0;  alias, 1 drivers
v0000026ad1999a80_0 .var "hlt", 0 0;
v0000026ad1999bc0_0 .net "opcode", 5 0, L_0000026ad1a12fa0;  alias, 1 drivers
v0000026ad199a2a0_0 .net "rst", 0 0, v0000026ad1a12960_0;  alias, 1 drivers
E_0000026ad19ab8a0 .event anyedge, v0000026ad199a2a0_0, v0000026ad1999bc0_0, v0000026ad199a3e0_0;
S_0000026ad18e2b50 .scope module, "InstMem" "IM" 3 64, 7 1 0, S_0000026ad19365b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000026ad19ab920 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000026ad1a5c710 .functor BUFZ 32, L_0000026ad1a70b30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026ad1999c60_0 .net "Data_Out", 31 0, L_0000026ad1a5c710;  alias, 1 drivers
v0000026ad1999f80 .array "InstMem", 0 1023, 31 0;
v0000026ad199a0c0_0 .net *"_ivl_0", 31 0, L_0000026ad1a70b30;  1 drivers
v0000026ad199a160_0 .net *"_ivl_3", 9 0, L_0000026ad1a70270;  1 drivers
v0000026ad199a200_0 .net *"_ivl_4", 11 0, L_0000026ad1a708b0;  1 drivers
L_0000026ad1a14858 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026ad1973b30_0 .net *"_ivl_7", 1 0, L_0000026ad1a14858;  1 drivers
v0000026ad1974850_0 .net "addr", 31 0, v0000026ad1a0db50_0;  alias, 1 drivers
v0000026ad1a082d0_0 .var/i "i", 31 0;
L_0000026ad1a70b30 .array/port v0000026ad1999f80, L_0000026ad1a708b0;
L_0000026ad1a70270 .part v0000026ad1a0db50_0, 0, 10;
L_0000026ad1a708b0 .concat [ 10 2 0 0], L_0000026ad1a70270, L_0000026ad1a14858;
S_0000026ad1935c70 .scope module, "RF" "registerFile" 3 74, 8 1 0, S_0000026ad19365b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000026ad1a5c940 .functor BUFZ 32, L_0000026ad1a70f90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026ad1a5cda0 .functor BUFZ 32, L_0000026ad1a704f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026ad1a08cd0_0 .net *"_ivl_0", 31 0, L_0000026ad1a70f90;  1 drivers
v0000026ad1a08c30_0 .net *"_ivl_10", 6 0, L_0000026ad1a6f910;  1 drivers
L_0000026ad1a14930 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026ad1a08af0_0 .net *"_ivl_13", 1 0, L_0000026ad1a14930;  1 drivers
v0000026ad1a08410_0 .net *"_ivl_2", 6 0, L_0000026ad1a70e50;  1 drivers
L_0000026ad1a148e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026ad1a08690_0 .net *"_ivl_5", 1 0, L_0000026ad1a148e8;  1 drivers
v0000026ad1a09f90_0 .net *"_ivl_8", 31 0, L_0000026ad1a704f0;  1 drivers
v0000026ad1a09810_0 .net "clk", 0 0, L_0000026ad1a5ce80;  alias, 1 drivers
v0000026ad1a08370_0 .var/i "i", 31 0;
v0000026ad1a08730_0 .net "readData1", 31 0, L_0000026ad1a5c940;  alias, 1 drivers
v0000026ad1a087d0_0 .net "readData2", 31 0, L_0000026ad1a5cda0;  alias, 1 drivers
v0000026ad1a08a50_0 .net "readRegister1", 4 0, L_0000026ad1a12820;  alias, 1 drivers
v0000026ad1a09090_0 .net "readRegister2", 4 0, L_0000026ad1a13ae0;  alias, 1 drivers
v0000026ad1a09270 .array "registers", 31 0, 31 0;
v0000026ad1a09bd0_0 .net "rst", 0 0, v0000026ad1a12960_0;  alias, 1 drivers
v0000026ad1a098b0_0 .net "we", 0 0, v0000026ad1999940_0;  alias, 1 drivers
v0000026ad1a09950_0 .net "writeData", 31 0, L_0000026ad1a70bd0;  alias, 1 drivers
v0000026ad1a080f0_0 .net "writeRegister", 4 0, L_0000026ad1a6f2d0;  alias, 1 drivers
E_0000026ad19ab1e0/0 .event negedge, v0000026ad199a2a0_0;
E_0000026ad19ab1e0/1 .event posedge, v0000026ad1a09810_0;
E_0000026ad19ab1e0 .event/or E_0000026ad19ab1e0/0, E_0000026ad19ab1e0/1;
L_0000026ad1a70f90 .array/port v0000026ad1a09270, L_0000026ad1a70e50;
L_0000026ad1a70e50 .concat [ 5 2 0 0], L_0000026ad1a12820, L_0000026ad1a148e8;
L_0000026ad1a704f0 .array/port v0000026ad1a09270, L_0000026ad1a6f910;
L_0000026ad1a6f910 .concat [ 5 2 0 0], L_0000026ad1a13ae0, L_0000026ad1a14930;
S_0000026ad1935e00 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000026ad1935c70;
 .timescale 0 0;
v0000026ad1a09e50_0 .var/i "i", 31 0;
S_0000026ad191f020 .scope module, "RFMux" "mux2x1" 3 72, 5 1 0, S_0000026ad19365b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000026ad19ab7a0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000026ad1a5cf60 .functor NOT 1, v0000026ad19998a0_0, C4<0>, C4<0>, C4<0>;
v0000026ad1a099f0_0 .net *"_ivl_0", 0 0, L_0000026ad1a5cf60;  1 drivers
v0000026ad1a08e10_0 .net "in1", 4 0, L_0000026ad1a13ae0;  alias, 1 drivers
v0000026ad1a08550_0 .net "in2", 4 0, L_0000026ad1a13e00;  alias, 1 drivers
v0000026ad1a09b30_0 .net "out", 4 0, L_0000026ad1a6f2d0;  alias, 1 drivers
v0000026ad1a09c70_0 .net "s", 0 0, v0000026ad19998a0_0;  alias, 1 drivers
L_0000026ad1a6f2d0 .functor MUXZ 5, L_0000026ad1a13e00, L_0000026ad1a13ae0, L_0000026ad1a5cf60, C4<>;
S_0000026ad191f1b0 .scope module, "WBMux" "mux2x1" 3 94, 5 1 0, S_0000026ad19365b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000026ad19ab060 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000026ad1a5cef0 .functor NOT 1, v0000026ad1999800_0, C4<0>, C4<0>, C4<0>;
v0000026ad1a09a90_0 .net *"_ivl_0", 0 0, L_0000026ad1a5cef0;  1 drivers
v0000026ad1a08f50_0 .net "in1", 31 0, v0000026ad1a09130_0;  alias, 1 drivers
v0000026ad1a08d70_0 .net "in2", 31 0, v0000026ad1a09590_0;  alias, 1 drivers
v0000026ad1a08b90_0 .net "out", 31 0, L_0000026ad1a70bd0;  alias, 1 drivers
v0000026ad1a08870_0 .net "s", 0 0, v0000026ad1999800_0;  alias, 1 drivers
L_0000026ad1a70bd0 .functor MUXZ 32, v0000026ad1a09590_0, v0000026ad1a09130_0, L_0000026ad1a5cef0, C4<>;
S_0000026ad1964aa0 .scope module, "alu" "ALU" 3 88, 9 1 0, S_0000026ad19365b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000026ad1964c30 .param/l "ADD" 0 9 12, C4<0000>;
P_0000026ad1964c68 .param/l "AND" 0 9 12, C4<0010>;
P_0000026ad1964ca0 .param/l "NOR" 0 9 12, C4<0101>;
P_0000026ad1964cd8 .param/l "OR" 0 9 12, C4<0011>;
P_0000026ad1964d10 .param/l "SGT" 0 9 12, C4<0111>;
P_0000026ad1964d48 .param/l "SLL" 0 9 12, C4<1000>;
P_0000026ad1964d80 .param/l "SLT" 0 9 12, C4<0110>;
P_0000026ad1964db8 .param/l "SRL" 0 9 12, C4<1001>;
P_0000026ad1964df0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000026ad1964e28 .param/l "XOR" 0 9 12, C4<0100>;
P_0000026ad1964e60 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000026ad1964e98 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000026ad1a14db0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026ad1a08eb0_0 .net/2u *"_ivl_0", 31 0, L_0000026ad1a14db0;  1 drivers
v0000026ad1a08910_0 .net "opSel", 3 0, v0000026ad199b380_0;  alias, 1 drivers
v0000026ad1a085f0_0 .net "operand1", 31 0, L_0000026ad1a70630;  alias, 1 drivers
v0000026ad1a08ff0_0 .net "operand2", 31 0, L_0000026ad1a70950;  alias, 1 drivers
v0000026ad1a09130_0 .var "result", 31 0;
v0000026ad1a091d0_0 .net "zero", 0 0, L_0000026ad1a709f0;  alias, 1 drivers
E_0000026ad19aaaa0 .event anyedge, v0000026ad199b380_0, v0000026ad1a085f0_0, v0000026ad199b2e0_0;
L_0000026ad1a709f0 .cmp/eq 32, v0000026ad1a09130_0, L_0000026ad1a14db0;
S_0000026ad194d0b0 .scope module, "branchcontroller" "BranchController" 3 44, 10 1 0, S_0000026ad19365b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_0000026ad19cd180 .param/l "RType" 0 4 2, C4<000000>;
P_0000026ad19cd1b8 .param/l "add" 0 4 5, C4<100000>;
P_0000026ad19cd1f0 .param/l "addi" 0 4 8, C4<001000>;
P_0000026ad19cd228 .param/l "addu" 0 4 5, C4<100001>;
P_0000026ad19cd260 .param/l "and_" 0 4 5, C4<100100>;
P_0000026ad19cd298 .param/l "andi" 0 4 8, C4<001100>;
P_0000026ad19cd2d0 .param/l "beq" 0 4 10, C4<000100>;
P_0000026ad19cd308 .param/l "bne" 0 4 10, C4<000101>;
P_0000026ad19cd340 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000026ad19cd378 .param/l "j" 0 4 12, C4<000010>;
P_0000026ad19cd3b0 .param/l "jal" 0 4 12, C4<000011>;
P_0000026ad19cd3e8 .param/l "jr" 0 4 6, C4<001000>;
P_0000026ad19cd420 .param/l "lw" 0 4 8, C4<100011>;
P_0000026ad19cd458 .param/l "nor_" 0 4 5, C4<100111>;
P_0000026ad19cd490 .param/l "or_" 0 4 5, C4<100101>;
P_0000026ad19cd4c8 .param/l "ori" 0 4 8, C4<001101>;
P_0000026ad19cd500 .param/l "sgt" 0 4 6, C4<101011>;
P_0000026ad19cd538 .param/l "sll" 0 4 6, C4<000000>;
P_0000026ad19cd570 .param/l "slt" 0 4 5, C4<101010>;
P_0000026ad19cd5a8 .param/l "slti" 0 4 8, C4<101010>;
P_0000026ad19cd5e0 .param/l "srl" 0 4 6, C4<000010>;
P_0000026ad19cd618 .param/l "sub" 0 4 5, C4<100010>;
P_0000026ad19cd650 .param/l "subu" 0 4 5, C4<100011>;
P_0000026ad19cd688 .param/l "sw" 0 4 8, C4<101011>;
P_0000026ad19cd6c0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000026ad19cd6f8 .param/l "xori" 0 4 8, C4<001110>;
v0000026ad1a09310_0 .var "PCsrc", 1 0;
v0000026ad1a09d10_0 .net "excep_flag", 0 0, o0000026ad19d1048;  alias, 0 drivers
v0000026ad1a089b0_0 .net "funct", 5 0, L_0000026ad1a132c0;  alias, 1 drivers
v0000026ad1a093b0_0 .net "opcode", 5 0, L_0000026ad1a12fa0;  alias, 1 drivers
v0000026ad1a09450_0 .net "operand1", 31 0, L_0000026ad1a5c940;  alias, 1 drivers
v0000026ad1a09770_0 .net "operand2", 31 0, L_0000026ad1a70950;  alias, 1 drivers
v0000026ad1a08190_0 .net "rst", 0 0, v0000026ad1a12960_0;  alias, 1 drivers
E_0000026ad19ab3a0/0 .event anyedge, v0000026ad199a2a0_0, v0000026ad1a09d10_0, v0000026ad1999bc0_0, v0000026ad1a08730_0;
E_0000026ad19ab3a0/1 .event anyedge, v0000026ad199b2e0_0, v0000026ad199a3e0_0;
E_0000026ad19ab3a0 .event/or E_0000026ad19ab3a0/0, E_0000026ad19ab3a0/1;
S_0000026ad194d240 .scope module, "dataMem" "DM" 3 92, 11 1 0, S_0000026ad19365b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000026ad1a09db0 .array "DataMem", 0 1023, 31 0;
v0000026ad1a096d0_0 .net "address", 31 0, v0000026ad1a09130_0;  alias, 1 drivers
v0000026ad1a09ef0_0 .net "clock", 0 0, L_0000026ad1a5cd30;  1 drivers
v0000026ad1a094f0_0 .net "data", 31 0, L_0000026ad1a5cda0;  alias, 1 drivers
v0000026ad1a08230_0 .var/i "i", 31 0;
v0000026ad1a09590_0 .var "q", 31 0;
v0000026ad1a09630_0 .net "rden", 0 0, v0000026ad199b560_0;  alias, 1 drivers
v0000026ad1a0ca70_0 .net "wren", 0 0, v0000026ad199b600_0;  alias, 1 drivers
E_0000026ad19ab220 .event posedge, v0000026ad1a09ef0_0;
S_0000026ad194a310 .scope module, "pc" "programCounter" 3 61, 12 1 0, S_0000026ad19365b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000026ad19ab4a0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000026ad1a0cf70_0 .net "PCin", 31 0, L_0000026ad1a6fe10;  alias, 1 drivers
v0000026ad1a0db50_0 .var "PCout", 31 0;
v0000026ad1a0c610_0 .net "clk", 0 0, L_0000026ad1a5ce80;  alias, 1 drivers
v0000026ad1a0d5b0_0 .net "rst", 0 0, v0000026ad1a12960_0;  alias, 1 drivers
    .scope S_0000026ad194d0b0;
T_0 ;
    %wait E_0000026ad19ab3a0;
    %load/vec4 v0000026ad1a08190_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026ad1a09310_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000026ad1a09d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000026ad1a09310_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000026ad1a093b0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v0000026ad1a09450_0;
    %load/vec4 v0000026ad1a09770_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v0000026ad1a093b0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v0000026ad1a09450_0;
    %load/vec4 v0000026ad1a09770_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v0000026ad1a093b0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v0000026ad1a093b0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v0000026ad1a093b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v0000026ad1a089b0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000026ad1a09310_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026ad1a09310_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000026ad194a310;
T_1 ;
    %wait E_0000026ad19ab1e0;
    %load/vec4 v0000026ad1a0d5b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000026ad1a0db50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000026ad1a0cf70_0;
    %assign/vec4 v0000026ad1a0db50_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000026ad18e2b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026ad1a082d0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000026ad1a082d0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000026ad1a082d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad1999f80, 0, 4;
    %load/vec4 v0000026ad1a082d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026ad1a082d0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad1999f80, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad1999f80, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad1999f80, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad1999f80, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad1999f80, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad1999f80, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad1999f80, 0, 4;
    %pushi/vec4 333447174, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad1999f80, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad1999f80, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad1999f80, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad1999f80, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad1999f80, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad1999f80, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad1999f80, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad1999f80, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad1999f80, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad1999f80, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad1999f80, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad1999f80, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad1999f80, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad1999f80, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad1999f80, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad1999f80, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad1999f80, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad1999f80, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad1999f80, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad1999f80, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad1999f80, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad1999f80, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad1999f80, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad1999f80, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad1999f80, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad1999f80, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad1999f80, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000026ad18e29c0;
T_3 ;
    %wait E_0000026ad19ab8a0;
    %load/vec4 v0000026ad199a2a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000026ad1999a80_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000026ad199b380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026ad199b4c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026ad1999940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026ad199b600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026ad1999800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026ad199b560_0, 0;
    %assign/vec4 v0000026ad19998a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000026ad1999a80_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000026ad199b380_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000026ad199b4c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026ad1999940_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026ad199b600_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026ad1999800_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026ad199b560_0, 0, 1;
    %store/vec4 v0000026ad19998a0_0, 0, 1;
    %load/vec4 v0000026ad1999bc0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ad1999a80_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ad19998a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ad1999940_0, 0;
    %load/vec4 v0000026ad199a3e0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026ad199b380_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026ad199b380_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000026ad199b380_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000026ad199b380_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000026ad199b380_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000026ad199b380_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000026ad199b380_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000026ad199b380_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000026ad199b380_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000026ad199b380_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ad199b4c0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000026ad199b380_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ad199b4c0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000026ad199b380_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026ad199b380_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ad1999940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ad19998a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ad199b4c0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ad1999940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ad19998a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ad199b4c0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000026ad199b380_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ad1999940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ad199b4c0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000026ad199b380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ad1999940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ad199b4c0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000026ad199b380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ad1999940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ad199b4c0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000026ad199b380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ad1999940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ad199b4c0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ad199b560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ad1999940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ad199b4c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ad1999800_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ad199b600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ad199b4c0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000026ad199b380_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000026ad199b380_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000026ad1935c70;
T_4 ;
    %wait E_0000026ad19ab1e0;
    %fork t_1, S_0000026ad1935e00;
    %jmp t_0;
    .scope S_0000026ad1935e00;
t_1 ;
    %load/vec4 v0000026ad1a09bd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026ad1a09e50_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000026ad1a09e50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000026ad1a09e50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad1a09270, 0, 4;
    %load/vec4 v0000026ad1a09e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026ad1a09e50_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000026ad1a098b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000026ad1a09950_0;
    %load/vec4 v0000026ad1a080f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad1a09270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad1a09270, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000026ad1935c70;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000026ad1935c70;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026ad1a08370_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000026ad1a08370_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000026ad1a08370_0;
    %ix/getv/s 4, v0000026ad1a08370_0;
    %load/vec4a v0000026ad1a09270, 4;
    %ix/getv/s 4, v0000026ad1a08370_0;
    %load/vec4a v0000026ad1a09270, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000026ad1a08370_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026ad1a08370_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000026ad1964aa0;
T_6 ;
    %wait E_0000026ad19aaaa0;
    %load/vec4 v0000026ad1a08910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000026ad1a09130_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000026ad1a085f0_0;
    %load/vec4 v0000026ad1a08ff0_0;
    %add;
    %assign/vec4 v0000026ad1a09130_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000026ad1a085f0_0;
    %load/vec4 v0000026ad1a08ff0_0;
    %sub;
    %assign/vec4 v0000026ad1a09130_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000026ad1a085f0_0;
    %load/vec4 v0000026ad1a08ff0_0;
    %and;
    %assign/vec4 v0000026ad1a09130_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000026ad1a085f0_0;
    %load/vec4 v0000026ad1a08ff0_0;
    %or;
    %assign/vec4 v0000026ad1a09130_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000026ad1a085f0_0;
    %load/vec4 v0000026ad1a08ff0_0;
    %xor;
    %assign/vec4 v0000026ad1a09130_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000026ad1a085f0_0;
    %load/vec4 v0000026ad1a08ff0_0;
    %or;
    %inv;
    %assign/vec4 v0000026ad1a09130_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000026ad1a085f0_0;
    %load/vec4 v0000026ad1a08ff0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000026ad1a09130_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000026ad1a08ff0_0;
    %load/vec4 v0000026ad1a085f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000026ad1a09130_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000026ad1a085f0_0;
    %ix/getv 4, v0000026ad1a08ff0_0;
    %shiftl 4;
    %assign/vec4 v0000026ad1a09130_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000026ad1a085f0_0;
    %ix/getv 4, v0000026ad1a08ff0_0;
    %shiftr 4;
    %assign/vec4 v0000026ad1a09130_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000026ad194d240;
T_7 ;
    %wait E_0000026ad19ab220;
    %load/vec4 v0000026ad1a09630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000026ad1a096d0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000026ad1a09db0, 4;
    %assign/vec4 v0000026ad1a09590_0, 0;
T_7.0 ;
    %load/vec4 v0000026ad1a0ca70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000026ad1a094f0_0;
    %ix/getv 3, v0000026ad1a096d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ad1a09db0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000026ad194d240;
T_8 ;
    %end;
    .thread T_8;
    .scope S_0000026ad194d240;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 41 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026ad1a08230_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000026ad1a08230_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000026ad1a08230_0;
    %load/vec4a v0000026ad1a09db0, 4;
    %vpi_call 11 43 "$display", "Mem[%d] = %d", &PV<v0000026ad1a08230_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000026ad1a08230_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026ad1a08230_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000026ad19365b0;
T_10 ;
    %wait E_0000026ad19ab1e0;
    %load/vec4 v0000026ad1a11d50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026ad1a10810_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000026ad1a10810_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000026ad1a10810_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000026ad1998e70;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026ad1a12dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026ad1a12960_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000026ad1998e70;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000026ad1a12dc0_0;
    %inv;
    %assign/vec4 v0000026ad1a12dc0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000026ad1998e70;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ad1a12960_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026ad1a12960_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000026ad1a13400_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
