

Microchip MPLAB XC8 Assembler V2.45 build 20230818022343 
                                                                                               Thu Jan 11 11:33:00 2024

Microchip MPLAB XC8 C Compiler v2.45 (Free license) build 20230818022343 Og1 
     1                           	processor	18F4520
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intcode,global,reloc=2,class=CODE,delta=1
     9                           	psect	intcode_body,global,reloc=2,class=CODE,delta=1
    10                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
    11                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    12                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    13                           	psect	temp,global,ovrld,common,class=COMRAM,space=1,delta=1
    14                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    15                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    16   000000                     
    17                           ; Generated 18/08/2023 GMT
    18                           ; 
    19                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    20                           ; All rights reserved.
    21                           ; 
    22                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    23                           ; 
    24                           ; Redistribution and use in source and binary forms, with or without modification, are
    25                           ; permitted provided that the following conditions are met:
    26                           ; 
    27                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    28                           ;        conditions and the following disclaimer.
    29                           ; 
    30                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    31                           ;        of conditions and the following disclaimer in the documentation and/or other
    32                           ;        materials provided with the distribution. Publication is not required when
    33                           ;        this file is used in an embedded application.
    34                           ; 
    35                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    36                           ;        software without specific prior written permission.
    37                           ; 
    38                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    39                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    40                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    41                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    42                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    43                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    44                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    45                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    46                           ; 
    47                           ; 
    48                           ; Code-generator required, PIC18F4520 Definitions
    49                           ; 
    50                           ; SFR Addresses
    51   000000                     _PORTBbits	set	3969
    52   000000                     _LATBbits	set	3978
    53   000000                     _LATC	set	3979
    54   000000                     _TRISBbits	set	3987
    55   000000                     _CCP2CONbits	set	4026
    56   000000                     _CCP1CONbits	set	4029
    57   000000                     _ADCON1	set	4033
    58   000000                     _INTCONbits	set	4082
    59   000000                     _T2CONbits	set	4042
    60   000000                     _RCONbits	set	4048
    61   000000                     _TRISC	set	3988
    62   000000                     _OSCCONbits	set	4051
    63   000000                     _PR2	set	4043
    64   000000                     _CCPR1L	set	4030
    65   000000                     _CCPR2L	set	4027
    66                           
    67                           ; #config settings
    68                           
    69                           	psect	cinit
    70   0006D8                     __pcinit:
    71                           	callstack 0
    72   0006D8                     start_initialization:
    73                           	callstack 0
    74   0006D8                     __initialization:
    75                           	callstack 0
    76   0006D8                     end_of_initialization:
    77                           	callstack 0
    78   0006D8                     __end_of__initialization:
    79                           	callstack 0
    80   0006D8  9002               	bcf	int$flags,0,c	;clear compiler interrupt flag (level 1)
    81   0006DA  9202               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
    82   0006DC  0100               	movlb	0
    83   0006DE  EF01  F003         	goto	_main	;jump to C main() function
    84                           
    85                           	psect	cstackCOMRAM
    86   000001                     __pcstackCOMRAM:
    87                           	callstack 0
    88   000001                     ??_main:
    89                           
    90                           ; 1 bytes @ 0x0
    91   000001                     	ds	1
    92                           
    93 ;;
    94 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
    95 ;;
    96 ;; *************** function _main *****************
    97 ;; Defined at:
    98 ;;		line 81 in file "project.c"
    99 ;; Parameters:    Size  Location     Type
   100 ;;		None
   101 ;; Auto vars:     Size  Location     Type
   102 ;;		None
   103 ;; Return value:  Size  Location     Type
   104 ;;                  1    wreg      void 
   105 ;; Registers used:
   106 ;;		wreg, status,2
   107 ;; Tracked objects:
   108 ;;		On entry : 0/0
   109 ;;		On exit  : 0/0
   110 ;;		Unchanged: 0/0
   111 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   112 ;;      Params:         0       0       0       0       0       0       0
   113 ;;      Locals:         0       0       0       0       0       0       0
   114 ;;      Temps:          1       0       0       0       0       0       0
   115 ;;      Totals:         1       0       0       0       0       0       0
   116 ;;Total ram usage:        1 bytes
   117 ;; Hardware stack levels required when called: 1
   118 ;; This function calls:
   119 ;;		Nothing
   120 ;; This function is called by:
   121 ;;		Startup code after reset
   122 ;; This function uses a non-reentrant model
   123 ;;
   124                           
   125                           	psect	text0
   126   000602                     __ptext0:
   127                           	callstack 0
   128   000602                     _main:
   129                           	callstack 30
   130   000602  0E0F               	movlw	15
   131   000604  6EC1               	movwf	193,c	;volatile
   132   000606  8093               	bsf	147,0,c	;volatile
   133   000608  9ED0               	bcf	208,7,c	;volatile
   134   00060A  92F2               	bcf	242,1,c	;volatile
   135   00060C  88F2               	bsf	242,4,c	;volatile
   136   00060E  8EF2               	bsf	242,7,c	;volatile
   137   000610  84CA               	bsf	202,2,c	;volatile
   138   000612  50CA               	movf	202,w,c	;volatile
   139   000614  0BFC               	andlw	-4
   140   000616  0902               	iorlw	2
   141   000618  6ECA               	movwf	202,c	;volatile
   142   00061A  50CA               	movf	202,w,c	;volatile
   143   00061C  0B87               	andlw	-121
   144   00061E  0908               	iorlw	8
   145   000620  6ECA               	movwf	202,c	;volatile
   146   000622  50D3               	movf	211,w,c	;volatile
   147   000624  0B8F               	andlw	-113
   148   000626  0930               	iorlw	48
   149   000628  6ED3               	movwf	211,c	;volatile
   150   00062A  50BD               	movf	189,w,c	;volatile
   151   00062C  0BF0               	andlw	-16
   152   00062E  090C               	iorlw	12
   153   000630  6EBD               	movwf	189,c	;volatile
   154   000632  50BA               	movf	186,w,c	;volatile
   155   000634  0BF0               	andlw	-16
   156   000636  090C               	iorlw	12
   157   000638  6EBA               	movwf	186,c	;volatile
   158   00063A  0E00               	movlw	0
   159   00063C  6E94               	movwf	148,c	;volatile
   160   00063E  0E00               	movlw	0
   161   000640  6E8B               	movwf	139,c	;volatile
   162   000642  9693               	bcf	147,3,c	;volatile
   163   000644  968A               	bcf	138,3,c	;volatile
   164                           
   165                           ;project.c: 116:     PR2 = 0x9b;
   166   000646  0E9B               	movlw	155
   167   000648  6ECB               	movwf	203,c	;volatile
   168                           
   169                           ;project.c: 119:     CCPR1L = 0x0C;
   170   00064A  0E0C               	movlw	12
   171   00064C  6EBE               	movwf	190,c	;volatile
   172                           
   173                           ;project.c: 120:     CCP1CONbits.DC1B = 0b10;
   174   00064E  50BD               	movf	189,w,c	;volatile
   175   000650  0BCF               	andlw	-49
   176   000652  0920               	iorlw	32
   177   000654  6EBD               	movwf	189,c	;volatile
   178                           
   179                           ;project.c: 122:     CCPR2L = 0x0C;
   180   000656  0E0C               	movlw	12
   181   000658  6EBB               	movwf	187,c	;volatile
   182                           
   183                           ;project.c: 123:     CCP2CONbits.DC2B = 0b10;
   184   00065A  50BA               	movf	186,w,c	;volatile
   185   00065C  0BCF               	andlw	-49
   186   00065E  0920               	iorlw	32
   187   000660  6EBA               	movwf	186,c	;volatile
   188   000662                     l745:
   189                           
   190                           ;project.c: 125:     _delay((unsigned long)((200)*(1000000/4000.0)));
   191   000662  0E41               	movlw	65
   192   000664  6E01               	movwf	??_main^0,c
   193   000666  0EEE               	movlw	238
   194   000668                     u37:
   195   000668  2EE8               	decfsz	wreg,f,c
   196   00066A  D7FE               	bra	u37
   197   00066C  2E01               	decfsz	??_main^0,f,c
   198   00066E  D7FC               	bra	u37
   199   000670  D000               	nop2	
   200   000672                     l747:
   201                           
   202                           ;project.c: 130:         if(PORTBbits.RB0 == 1){
   203   000672  A081               	btfss	129,0,c	;volatile
   204   000674  EF3E  F003         	goto	u21
   205   000678  EF40  F003         	goto	u20
   206   00067C                     u21:
   207   00067C  EF39  F003         	goto	l747
   208   000680                     u20:
   209   000680                     
   210                           ;project.c: 132:             CCPR1L = 0x03;
   211   000680  0E03               	movlw	3
   212   000682  6EBE               	movwf	190,c	;volatile
   213                           
   214                           ;project.c: 133:             CCP1CONbits.DC1B = 0b11;
   215   000684  0E30               	movlw	48
   216   000686  12BD               	iorwf	189,f,c	;volatile
   217                           
   218                           ;project.c: 135:             CCPR2L = 0x03;
   219   000688  0E03               	movlw	3
   220   00068A  6EBB               	movwf	187,c	;volatile
   221                           
   222                           ;project.c: 136:             CCP2CONbits.DC2B = 0b11;
   223   00068C  0E30               	movlw	48
   224   00068E  12BA               	iorwf	186,f,c	;volatile
   225   000690                     
   226                           ;project.c: 138:             _delay((unsigned long)((700)*(1000000/4000.0)));
   227   000690  0EE4               	movlw	228
   228   000692  6E01               	movwf	??_main^0,c
   229   000694  0E44               	movlw	68
   230   000696                     u47:
   231   000696  2EE8               	decfsz	wreg,f,c
   232   000698  D7FE               	bra	u47
   233   00069A  2E01               	decfsz	??_main^0,f,c
   234   00069C  D7FC               	bra	u47
   235   00069E  D000               	nop2	
   236   0006A0                     
   237                           ;project.c: 141:             CCPR1L = 0x0C;
   238   0006A0  0E0C               	movlw	12
   239   0006A2  6EBE               	movwf	190,c	;volatile
   240   0006A4                     
   241                           ;project.c: 142:             CCP1CONbits.DC1B = 0b10;
   242   0006A4  50BD               	movf	189,w,c	;volatile
   243   0006A6  0BCF               	andlw	-49
   244   0006A8  0920               	iorlw	32
   245   0006AA  6EBD               	movwf	189,c	;volatile
   246   0006AC                     
   247                           ;project.c: 144:             CCPR2L = 0x0C;
   248   0006AC  0E0C               	movlw	12
   249   0006AE  6EBB               	movwf	187,c	;volatile
   250   0006B0                     
   251                           ;project.c: 145:             CCP2CONbits.DC2B = 0b10;
   252   0006B0  50BA               	movf	186,w,c	;volatile
   253   0006B2  0BCF               	andlw	-49
   254   0006B4  0920               	iorlw	32
   255   0006B6  6EBA               	movwf	186,c	;volatile
   256   0006B8                     
   257                           ;project.c: 147:             PORTBbits.RB0 = 0;
   258   0006B8  9081               	bcf	129,0,c	;volatile
   259   0006BA  EF31  F003         	goto	l745
   260   0006BE  EF07  F000         	goto	start
   261   0006C2                     __end_of_main:
   262                           	callstack 0
   263                           
   264 ;; *************** function _H_ISR *****************
   265 ;; Defined at:
   266 ;;		line 73 in file "project.c"
   267 ;; Parameters:    Size  Location     Type
   268 ;;		None
   269 ;; Auto vars:     Size  Location     Type
   270 ;;		None
   271 ;; Return value:  Size  Location     Type
   272 ;;                  1    wreg      void 
   273 ;; Registers used:
   274 ;;		None
   275 ;; Tracked objects:
   276 ;;		On entry : 0/0
   277 ;;		On exit  : 0/0
   278 ;;		Unchanged: 0/0
   279 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   280 ;;      Params:         0       0       0       0       0       0       0
   281 ;;      Locals:         0       0       0       0       0       0       0
   282 ;;      Temps:          0       0       0       0       0       0       0
   283 ;;      Totals:         0       0       0       0       0       0       0
   284 ;;Total ram usage:        0 bytes
   285 ;; Hardware stack levels used: 1
   286 ;; This function calls:
   287 ;;		Nothing
   288 ;; This function is called by:
   289 ;;		Interrupt level 2
   290 ;; This function uses a non-reentrant model
   291 ;;
   292                           
   293                           	psect	intcode
   294   000008                     __pintcode:
   295                           	callstack 0
   296   000008                     _H_ISR:
   297                           	callstack 30
   298                           
   299                           ;incstack = 0
   300   000008  8202               	bsf	int$flags,1,c	;set compiler interrupt flag (level 2)
   301   00000A  ED61  F003         	call	int_func,f	;refresh shadow registers
   302                           
   303                           	psect	intcode_body
   304   0006C2                     __pintcode_body:
   305                           	callstack 30
   306   0006C2                     int_func:
   307                           	callstack 30
   308   0006C2  0006               	pop		; remove dummy address from shadow register refresh
   309   0006C4  A2F2               	btfss	242,1,c	;volatile
   310   0006C6  EF67  F003         	goto	i2u1_41
   311   0006CA  EF69  F003         	goto	i2u1_40
   312   0006CE                     i2u1_41:
   313   0006CE  EF6A  F003         	goto	i2l38
   314   0006D2                     i2u1_40:
   315   0006D2  92F2               	bcf	242,1,c	;volatile
   316   0006D4                     i2l38:
   317   0006D4  9202               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
   318   0006D6  0011               	retfie		f
   319   0006D8                     __end_of_H_ISR:
   320                           	callstack 0
   321                           
   322                           	psect	smallconst
   323   000600                     __psmallconst:
   324                           	callstack 0
   325   000600  00                 	db	0
   326   000601  00                 	db	0	; dummy byte at the end
   327   000000                     
   328                           	psect	rparam
   329   000000                     
   330                           	psect	temp
   331   000002                     btemp:
   332                           	callstack 0
   333   000002                     	ds	1
   334   000000                     int$flags	set	btemp
   335   000000                     wtemp8	set	btemp+1
   336   000000                     ttemp5	set	btemp+1
   337   000000                     ttemp6	set	btemp+4
   338   000000                     ttemp7	set	btemp+8
   339                           
   340                           	psect	idloc
   341                           
   342                           ;Config register IDLOC0 @ 0x200000
   343                           ;	unspecified, using default values
   344   200000                     	org	2097152
   345   200000  FF                 	db	255
   346                           
   347                           ;Config register IDLOC1 @ 0x200001
   348                           ;	unspecified, using default values
   349   200001                     	org	2097153
   350   200001  FF                 	db	255
   351                           
   352                           ;Config register IDLOC2 @ 0x200002
   353                           ;	unspecified, using default values
   354   200002                     	org	2097154
   355   200002  FF                 	db	255
   356                           
   357                           ;Config register IDLOC3 @ 0x200003
   358                           ;	unspecified, using default values
   359   200003                     	org	2097155
   360   200003  FF                 	db	255
   361                           
   362                           ;Config register IDLOC4 @ 0x200004
   363                           ;	unspecified, using default values
   364   200004                     	org	2097156
   365   200004  FF                 	db	255
   366                           
   367                           ;Config register IDLOC5 @ 0x200005
   368                           ;	unspecified, using default values
   369   200005                     	org	2097157
   370   200005  FF                 	db	255
   371                           
   372                           ;Config register IDLOC6 @ 0x200006
   373                           ;	unspecified, using default values
   374   200006                     	org	2097158
   375   200006  FF                 	db	255
   376                           
   377                           ;Config register IDLOC7 @ 0x200007
   378                           ;	unspecified, using default values
   379   200007                     	org	2097159
   380   200007  FF                 	db	255
   381                           
   382                           	psect	config
   383                           
   384                           ; Padding undefined space
   385   300000                     	org	3145728
   386   300000  FF                 	db	255
   387                           
   388                           ;Config register CONFIG1H @ 0x300001
   389                           ;	Oscillator Selection bits
   390                           ;	OSC = INTIO67, Internal oscillator block, port function on RA6 and RA7
   391                           ;	Fail-Safe Clock Monitor Enable bit
   392                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   393                           ;	Internal/External Oscillator Switchover bit
   394                           ;	IESO = OFF, Oscillator Switchover mode disabled
   395   300001                     	org	3145729
   396   300001  08                 	db	8
   397                           
   398                           ;Config register CONFIG2L @ 0x300002
   399                           ;	Power-up Timer Enable bit
   400                           ;	PWRT = OFF, PWRT disabled
   401                           ;	Brown-out Reset Enable bits
   402                           ;	BOREN = ON, Brown-out Reset enabled and controlled by software (SBOREN is enabled)
   403                           ;	Brown Out Reset Voltage bits
   404                           ;	BORV = 3, Minimum setting
   405   300002                     	org	3145730
   406   300002  1B                 	db	27
   407                           
   408                           ;Config register CONFIG2H @ 0x300003
   409                           ;	Watchdog Timer Enable bit
   410                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   411                           ;	Watchdog Timer Postscale Select bits
   412                           ;	WDTPS = 32768, 1:32768
   413   300003                     	org	3145731
   414   300003  1E                 	db	30
   415                           
   416                           ; Padding undefined space
   417   300004                     	org	3145732
   418   300004  FF                 	db	255
   419                           
   420                           ;Config register CONFIG3H @ 0x300005
   421                           ;	CCP2 MUX bit
   422                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   423                           ;	PORTB A/D Enable bit
   424                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   425                           ;	Low-Power Timer1 Oscillator Enable bit
   426                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   427                           ;	MCLR Pin Enable bit
   428                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   429   300005                     	org	3145733
   430   300005  81                 	db	129
   431                           
   432                           ;Config register CONFIG4L @ 0x300006
   433                           ;	Stack Full/Underflow Reset Enable bit
   434                           ;	STVREN = ON, Stack full/underflow will cause Reset
   435                           ;	Single-Supply ICSP Enable bit
   436                           ;	LVP = OFF, Single-Supply ICSP disabled
   437                           ;	Extended Instruction Set Enable bit
   438                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   439                           ;	Background Debugger Enable bit
   440                           ;	DEBUG = 0x1, unprogrammed default
   441   300006                     	org	3145734
   442   300006  81                 	db	129
   443                           
   444                           ; Padding undefined space
   445   300007                     	org	3145735
   446   300007  FF                 	db	255
   447                           
   448                           ;Config register CONFIG5L @ 0x300008
   449                           ;	Code Protection bit
   450                           ;	CP0 = OFF, Block 0 (000800-001FFFh) not code-protected
   451                           ;	Code Protection bit
   452                           ;	CP1 = OFF, Block 1 (002000-003FFFh) not code-protected
   453                           ;	Code Protection bit
   454                           ;	CP2 = OFF, Block 2 (004000-005FFFh) not code-protected
   455                           ;	Code Protection bit
   456                           ;	CP3 = OFF, Block 3 (006000-007FFFh) not code-protected
   457   300008                     	org	3145736
   458   300008  0F                 	db	15
   459                           
   460                           ;Config register CONFIG5H @ 0x300009
   461                           ;	Boot Block Code Protection bit
   462                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   463                           ;	Data EEPROM Code Protection bit
   464                           ;	CPD = OFF, Data EEPROM not code-protected
   465   300009                     	org	3145737
   466   300009  C0                 	db	192
   467                           
   468                           ;Config register CONFIG6L @ 0x30000A
   469                           ;	Write Protection bit
   470                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) not write-protected
   471                           ;	Write Protection bit
   472                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) not write-protected
   473                           ;	Write Protection bit
   474                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) not write-protected
   475                           ;	Write Protection bit
   476                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) not write-protected
   477   30000A                     	org	3145738
   478   30000A  0F                 	db	15
   479                           
   480                           ;Config register CONFIG6H @ 0x30000B
   481                           ;	Configuration Register Write Protection bit
   482                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   483                           ;	Boot Block Write Protection bit
   484                           ;	WRTB = OFF, Boot block (000000-0007FFh) not write-protected
   485                           ;	Data EEPROM Write Protection bit
   486                           ;	WRTD = OFF, Data EEPROM not write-protected
   487   30000B                     	org	3145739
   488   30000B  E0                 	db	224
   489                           
   490                           ;Config register CONFIG7L @ 0x30000C
   491                           ;	Table Read Protection bit
   492                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) not protected from table reads executed in other
      +                           blocks
   493                           ;	Table Read Protection bit
   494                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) not protected from table reads executed in other
      +                           blocks
   495                           ;	Table Read Protection bit
   496                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) not protected from table reads executed in other
      +                           blocks
   497                           ;	Table Read Protection bit
   498                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) not protected from table reads executed in other
      +                           blocks
   499   30000C                     	org	3145740
   500   30000C  0F                 	db	15
   501                           
   502                           ;Config register CONFIG7H @ 0x30000D
   503                           ;	Boot Block Table Read Protection bit
   504                           ;	EBTRB = OFF, Boot block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   505   30000D                     	org	3145741
   506   30000D  40                 	db	64
   507                           tosu	equ	0xFFF
   508                           tosh	equ	0xFFE
   509                           tosl	equ	0xFFD
   510                           stkptr	equ	0xFFC
   511                           pclatu	equ	0xFFB
   512                           pclath	equ	0xFFA
   513                           pcl	equ	0xFF9
   514                           tblptru	equ	0xFF8
   515                           tblptrh	equ	0xFF7
   516                           tblptrl	equ	0xFF6
   517                           tablat	equ	0xFF5
   518                           prodh	equ	0xFF4
   519                           prodl	equ	0xFF3
   520                           indf0	equ	0xFEF
   521                           postinc0	equ	0xFEE
   522                           postdec0	equ	0xFED
   523                           preinc0	equ	0xFEC
   524                           plusw0	equ	0xFEB
   525                           fsr0h	equ	0xFEA
   526                           fsr0l	equ	0xFE9
   527                           wreg	equ	0xFE8
   528                           indf1	equ	0xFE7
   529                           postinc1	equ	0xFE6
   530                           postdec1	equ	0xFE5
   531                           preinc1	equ	0xFE4
   532                           plusw1	equ	0xFE3
   533                           fsr1h	equ	0xFE2
   534                           fsr1l	equ	0xFE1
   535                           bsr	equ	0xFE0
   536                           indf2	equ	0xFDF
   537                           postinc2	equ	0xFDE
   538                           postdec2	equ	0xFDD
   539                           preinc2	equ	0xFDC
   540                           plusw2	equ	0xFDB
   541                           fsr2h	equ	0xFDA
   542                           fsr2l	equ	0xFD9
   543                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          126      1       1
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           244      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _H_ISR in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _H_ISR in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _H_ISR in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _H_ISR in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _H_ISR in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _H_ISR in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _H_ISR in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 1     1      0       0
                                              0 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (1) _H_ISR                                                0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 _H_ISR (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           7E      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              7E      1       1       1        0.8%
STACK                0      0       0       2        0.0%
BITBANK0            80      0       0       3        0.0%
BANK0               80      0       0       4        0.0%
BITBANK1           100      0       0       5        0.0%
BANK1              100      0       0       6        0.0%
BITBANK2           100      0       0       7        0.0%
BANK2              100      0       0       8        0.0%
BITBANK3           100      0       0       9        0.0%
BANK3              100      0       0      10        0.0%
BITBANK4           100      0       0      11        0.0%
BANK4              100      0       0      12        0.0%
BITBANK5            F4      0       0      13        0.0%
BANK5               F4      0       0      14        0.0%
BITBIGSFR_5h         A      0       0      15        0.0%
BITBIGSFR_5l         2      0       0      16        0.0%
BITBIGSFR_4          3      0       0      17        0.0%
BITBIGSFR_3          3      0       0      18        0.0%
BITBIGSFR_2          6      0       0      19        0.0%
BITBIGSFR_1hh        2      0       0      20        0.0%
BITBIGSFR_1hlh       4      0       0      21        0.0%
BITBIGSFR_1hll       8      0       0      22        0.0%
BITBIGSFR_1lh        2      0       0      23        0.0%
BITBIGSFR_1llh       1      0       0      24        0.0%
BITBIGSFR_1lll      1D      0       0      25        0.0%
BITBIGSFRh           7      0       0      26        0.0%
BITBIGSFRlh          7      0       0      27        0.0%
BITBIGSFRllh         8      0       0      28        0.0%
BITBIGSFRlll         1      0       0      29        0.0%
ABS                  0      0       0      30        0.0%
BIGRAM             5F3      0       0      31        0.0%
DATA                 0      0       0      32        0.0%
BIGSFR_5             0      0       0     200        0.0%
BIGSFR_4             0      0       0     200        0.0%
BIGSFR_3             0      0       0     200        0.0%
BIGSFR_2             0      0       0     200        0.0%
BIGSFR_1             0      0       0     200        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_5             0      0       0     200        0.0%
SFR_5                0      0       0     200        0.0%
BITSFR_4             0      0       0     200        0.0%
SFR_4                0      0       0     200        0.0%
BITSFR_3             0      0       0     200        0.0%
SFR_3                0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.45 build 20230818022343 
Symbol Table                                                                                   Thu Jan 11 11:33:00 2024

                     u20 0680                       u21 067C                       u37 0668  
                     u47 0696                      l731 0608                      l741 0642  
                    l733 060A                      l751 0690                      l743 0644  
                    l735 060C                      l727 0602                      l761 06B8  
                    l753 06A0                      l745 0662                      l737 060E  
                    l729 0606                      l755 06A4                      l747 0672  
                    l739 0610                      l757 06AC                      l749 0680  
                    l759 06B0                      _PR2 0FCB                      wreg 0FE8  
                   _LATC 0F8B                     i2l38 06D4                     _main 0602  
                   btemp 0002                     start 000E             ___param_bank 0000  
                  ?_main 0001                    i2l723 06C4                    i2l725 06D2  
                  _H_ISR 0008                    _TRISC 0F94                    ttemp5 0003  
                  ttemp6 0006                    ttemp7 000A                    wtemp8 0003  
        __initialization 06D8             __end_of_main 06C2                   ??_main 0001  
          __activetblptr 0000                   ?_H_ISR 0001                   _ADCON1 0FC1  
                 _CCPR1L 0FBE                   _CCPR2L 0FBB                   i2u1_40 06D2  
                 i2u1_41 06CE                   isa$std 0001             __mediumconst 0000  
             __accesstop 0080  __end_of__initialization 06D8            ___rparam_used 0001  
          __end_of_H_ISR 06D8           __pcstackCOMRAM 0001                  ??_H_ISR 0001  
                __Hparam 0000                  __Lparam 0000             __psmallconst 0600  
                __pcinit 06D8                  __ramtop 0600                  __ptext0 0602  
              _T2CONbits 0FCA           __pintcode_body 06C2     end_of_initialization 06D8  
                int_func 06C2                _PORTBbits 0F81                _TRISBbits 0F93  
            _CCP1CONbits 0FBD              _CCP2CONbits 0FBA      start_initialization 06D8  
              __pintcode 0008              __smallconst 0600                 _LATBbits 0F8A  
               _RCONbits 0FD0                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 0000                 int$flags 0002               _INTCONbits 0FF2  
               intlevel2 0000               _OSCCONbits 0FD3  
