#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed May 17 14:07:18 2023
# Process ID: 7984
# Current directory: C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4528 C:\Users\utilisateur\Documents\TP\TP04\PilotageLED_Avec_Module_LedDriver\PilotageLED_Avec_Module_LedDriver\PilotageLED_Avec_Module_LedDriver.xpr
# Log file: C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/vivado.log
# Journal file: C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver'
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 1096.586 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May 17 14:10:55 2023] Launched synth_1...
Run output will be captured here: C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.runs/synth_1/runme.log
[Wed May 17 14:10:55 2023] Launched impl_1...
Run output will be captured here: C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1096.586 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210370AD529AA
open_hw_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2486.922 ; gain = 1390.336
set_property PROGRAM.FILE {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.runs/impl_1/PilotageLED_Avec_Module_LedDriver.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.runs/impl_1/PilotageLED_Avec_Module_LedDriver.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210370AD529AA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210370AD529AA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.runs/impl_1/PilotageLED_Avec_Module_LedDriver.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May 17 14:19:25 2023] Launched synth_1...
Run output will be captured here: C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.runs/synth_1/runme.log
[Wed May 17 14:19:25 2023] Launched impl_1...
Run output will be captured here: C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2823.688 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.167 . Memory (MB): peak = 3491.086 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.167 . Memory (MB): peak = 3491.086 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3491.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:01:42 ; elapsed = 00:01:20 . Memory (MB): peak = 3605.953 ; gain = 1078.074
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May 17 14:25:40 2023] Launched impl_1...
Run output will be captured here: C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.runs/impl_1/PilotageLED_Avec_Module_LedDriver.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.runs/impl_1/PilotageLED_Avec_Module_LedDriver.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.runs/impl_1/PilotageLED_Avec_Module_LedDriver.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May 17 14:34:59 2023] Launched synth_1...
Run output will be captured here: C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.runs/synth_1/runme.log
[Wed May 17 14:35:00 2023] Launched impl_1...
Run output will be captured here: C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.runs/impl_1/PilotageLED_Avec_Module_LedDriver.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.runs/impl_1/PilotageLED_Avec_Module_LedDriver.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3667.559 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/Cora-Z7-10-Master.xdc]
Finished Parsing XDC File [C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/Cora-Z7-10-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3742.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3854.051 ; gain = 193.207
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG ]]
set_property port_width 3 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {LED_Output_OBUF[0]} {LED_Output_OBUF[1]} {LED_Output_OBUF[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list clk_IBUF ]]
set_property target_constrs_file C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/Cora-Z7-10-Master.xdc [current_fileset -constrset]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 3889.609 ; gain = 0.000
[Wed May 17 14:50:31 2023] Launched impl_1...
Run output will be captured here: C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.runs/impl_1/runme.log
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG ]]
set_property port_width 3 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {LED_Output_OBUF[0]} {LED_Output_OBUF[1]} {LED_Output_OBUF[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list clk_IBUF ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 4
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 3890.801 ; gain = 0.000
[Wed May 17 14:53:49 2023] Launched impl_1...
Run output will be captured here: C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3899.250 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/Cora-Z7-10-Master.xdc]
Finished Parsing XDC File [C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/Cora-Z7-10-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 3899.250 ; gain = 8.449
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/Cora-Z7-10-Master.xdc]
Finished Parsing XDC File [C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/Cora-Z7-10-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3899.250 ; gain = 0.000
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG ]]
set_property port_width 3 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {LED_Output_OBUF[0]} {LED_Output_OBUF[1]} {LED_Output_OBUF[2]} ]]
save_constraints
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed May 17 14:56:23 2023] Launched synth_1...
Run output will be captured here: C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed May 17 14:58:17 2023] Launched impl_1...
Run output will be captured here: C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed May 17 15:01:15 2023] Launched synth_1...
Run output will be captured here: C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.runs/synth_1

launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Avec_Module_LedDriver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/Counter_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/LedDriver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LedDriver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Avec_Module_LedDriver'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.sim/sim_1/behav/xsim'
"xelab -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.LedDriver [leddriver_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Avec_Module_LedDriver [pilotageled_avec_module_leddrive...]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_avec_module_leddr...
Built simulation snapshot tb_PilotageLED_Avec_Module_LedDriver_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3899.250 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Avec_Module_LedDriver_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Avec_Module_LedDriver} -tclbatch {tb_PilotageLED_Avec_Module_LedDriver.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg
source tb_PilotageLED_Avec_Module_LedDriver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3916.129 ; gain = 16.879
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Avec_Module_LedDriver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 3916.129 ; gain = 16.879
run 50000ns
run 50000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50000ns
save_wave_config {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Avec_Module_LedDriver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/tb_PilotageLED_Avec_Module_LedDriver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_PilotageLED_Avec_Module_LedDriver'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.sim/sim_1/behav/xsim'
"xelab -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.LedDriver [leddriver_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Avec_Module_LedDriver [pilotageled_avec_module_leddrive...]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_avec_module_leddr...
Built simulation snapshot tb_PilotageLED_Avec_Module_LedDriver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Avec_Module_LedDriver_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Avec_Module_LedDriver} -tclbatch {tb_PilotageLED_Avec_Module_LedDriver.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg
source tb_PilotageLED_Avec_Module_LedDriver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Avec_Module_LedDriver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 3950.270 ; gain = 1.145
run 50000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50000ns
save_wave_config {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Avec_Module_LedDriver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/LedDriver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LedDriver'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.sim/sim_1/behav/xsim'
"xelab -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.LedDriver [leddriver_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Avec_Module_LedDriver [pilotageled_avec_module_leddrive...]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_avec_module_leddr...
Built simulation snapshot tb_PilotageLED_Avec_Module_LedDriver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Avec_Module_LedDriver_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Avec_Module_LedDriver} -tclbatch {tb_PilotageLED_Avec_Module_LedDriver.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg
source tb_PilotageLED_Avec_Module_LedDriver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Avec_Module_LedDriver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 3950.887 ; gain = 0.492
run 50000ns
launch_runs synth_1 -jobs 4
[Wed May 17 15:11:30 2023] Launched synth_1...
Run output will be captured here: C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed May 17 15:13:12 2023] Launched impl_1...
Run output will be captured here: C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May 17 15:15:25 2023] Launched impl_1...
Run output will be captured here: C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.runs/impl_1/PilotageLED_Avec_Module_LedDriver.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210370AD529AA
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Avec_Module_LedDriver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/Counter_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_unit'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.sim/sim_1/behav/xsim'
"xelab -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.LedDriver [leddriver_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Avec_Module_LedDriver [pilotageled_avec_module_leddrive...]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_avec_module_leddr...
Built simulation snapshot tb_PilotageLED_Avec_Module_LedDriver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Avec_Module_LedDriver_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Avec_Module_LedDriver} -tclbatch {tb_PilotageLED_Avec_Module_LedDriver.tcl} -view {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg
source tb_PilotageLED_Avec_Module_LedDriver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Avec_Module_LedDriver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 3958.527 ; gain = 7.641
run 50000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed May 17 15:20:55 2023] Launched synth_1...
Run output will be captured here: C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.runs/synth_1/runme.log
[Wed May 17 15:20:55 2023] Launched impl_1...
Run output will be captured here: C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210370AD529AA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.runs/impl_1/PilotageLED_Avec_Module_LedDriver.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed May 17 15:29:08 2023] Launched synth_1...
Run output will be captured here: C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed May 17 15:30:55 2023] Launched impl_1...
Run output will be captured here: C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May 17 15:32:56 2023] Launched impl_1...
Run output will be captured here: C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.runs/impl_1/PilotageLED_Avec_Module_LedDriver.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3970.621 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/Cora-Z7-10-Master.xdc]
Finished Parsing XDC File [C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/Cora-Z7-10-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3970.621 ; gain = 10.020
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG ]]
set_property port_width 27 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {Compteur/Compteur/D_out_reg[0]} {Compteur/Compteur/D_out_reg[1]} {Compteur/Compteur/D_out_reg[2]} {Compteur/Compteur/D_out_reg[3]} {Compteur/Compteur/D_out_reg[4]} {Compteur/Compteur/D_out_reg[5]} {Compteur/Compteur/D_out_reg[6]} {Compteur/Compteur/D_out_reg[7]} {Compteur/Compteur/D_out_reg[8]} {Compteur/Compteur/D_out_reg[9]} {Compteur/Compteur/D_out_reg[10]} {Compteur/Compteur/D_out_reg[11]} {Compteur/Compteur/D_out_reg[12]} {Compteur/Compteur/D_out_reg[13]} {Compteur/Compteur/D_out_reg[14]} {Compteur/Compteur/D_out_reg[15]} {Compteur/Compteur/D_out_reg[16]} {Compteur/Compteur/D_out_reg[17]} {Compteur/Compteur/D_out_reg[18]} {Compteur/Compteur/D_out_reg[19]} {Compteur/Compteur/D_out_reg[20]} {Compteur/Compteur/D_out_reg[21]} {Compteur/Compteur/D_out_reg[22]} {Compteur/Compteur/D_out_reg[23]} {Compteur/Compteur/D_out_reg[24]} {Compteur/Compteur/D_out_reg[25]} {Compteur/Compteur/D_out_reg[26]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {LED_Output_OBUF[0]} {LED_Output_OBUF[1]} {LED_Output_OBUF[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list Compteur/current_state ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 3976.543 ; gain = 0.000
[Wed May 17 15:43:05 2023] Launched impl_1...
Run output will be captured here: C:/Users/utilisateur/Documents/TP/TP04/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver/PilotageLED_Avec_Module_LedDriver.runs/impl_1/runme.log
