Running: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/ProySisDigAva/P18a_ServoControl_Felipe_Santiago_Rafael/ServoControl_vtb_isim_beh.exe -prj D:/ProySisDigAva/P18a_ServoControl_Felipe_Santiago_Rafael/ServoControl_vtb_beh.prj work.ServoControl_vtb 
ISim O.61xd (signature 0x1cce1bb2)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/ProySisDigAva/P18a_ServoControl_Felipe_Santiago_Rafael/ServoControl.vhd" into library work
Parsing VHDL file "D:/ProySisDigAva/P18a_ServoControl_Felipe_Santiago_Rafael/ServoControl_vtb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity ServoControl [servocontrol_default]
Compiling architecture behavior of entity servocontrol_vtb
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable D:/ProySisDigAva/P18a_ServoControl_Felipe_Santiago_Rafael/ServoControl_vtb_isim_beh.exe
Fuse Memory Usage: 23856 KB
Fuse CPU Usage: 218 ms
