
---------- Begin Simulation Statistics ----------
simSeconds                                   0.015634                       # Number of seconds simulated (Second)
simTicks                                  15633585967                       # Number of ticks simulated (Tick)
finalTick                                 15633585967                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     17.83                       # Real time elapsed on the host (Second)
hostTickRate                                876929249                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     854668                       # Number of bytes of host memory used (Byte)
simInsts                                     22097758                       # Number of instructions simulated (Count)
simOps                                       43490320                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1239513                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    2439468                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          2500                       # Clock period in ticks (Tick)
system.cpu.numCycles                         49947918                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.260293                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.442421                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts             22097985                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               43490604                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.260293                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.442421                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts             104499                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          43422718                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          6763720                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         3682937                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         2606      0.01%      0.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     32968881     75.81%     75.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult         4800      0.01%     75.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         3707      0.01%     75.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd        24415      0.06%     75.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     75.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          400      0.00%     75.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     75.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     75.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     75.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     75.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     75.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd           16      0.00%     75.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     75.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu        10388      0.02%     75.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     75.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          484      0.00%     75.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc         8282      0.02%     75.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     75.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     75.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     75.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd         4608      0.01%     75.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     75.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     75.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt        10368      0.02%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv         2304      0.01%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult         2688      0.01%     75.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     75.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     75.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     75.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     75.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     75.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     75.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     75.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     75.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     75.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     75.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     75.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     75.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     75.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     75.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     75.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     75.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     75.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     75.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     75.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     75.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      6735599     15.49%     91.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      3670611      8.44%     99.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead        28121      0.06%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite        12326      0.03%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     43490604                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      4893082                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      3684844                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      1208238                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      2770272                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      2122810                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       909546                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       909542                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data       10418324                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          10418324                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      10418324                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         10418324                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        11764                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           11764                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        11764                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          11764                       # number of overall misses (Count)
system.cpu.dcache.demandAccesses::cpu.data     10430088                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      10430088                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     10430088                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     10430088                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.001128                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.001128                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.001128                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.001128                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         6816                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              6816                       # number of writebacks (Count)
system.cpu.dcache.replacements                  11254                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data          151                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total          151                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            2                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            2                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data          153                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total          153                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.013072                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.013072                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data          153                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total          153                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data          153                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total          153                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      6749828                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         6749828                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         5411                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          5411                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.accesses::cpu.data      6755239                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      6755239                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000801                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000801                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.WriteReq.hits::cpu.data      3668496                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        3668496                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         6353                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         6353                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.accesses::cpu.data      3674849                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      3674849                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.001729                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.001729                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  15633585967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.514374                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             10430394                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              11766                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             886.485977                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                 939                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.514374                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999052                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999052                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          103                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          336                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           62                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           20872554                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          20872554                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15633585967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  15633585967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15633585967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns      1819088                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.003195                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 49947917.996805                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       10446657                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpAluAccesses       104499                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads          93170                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites         83239                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses     43422718                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads      51345020                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     32084137                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          10446657                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     20809235                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          225                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts              22097985                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                43490604                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.442421                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            4893082                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.097964                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       28552836                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          28552836                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      28552836                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         28552836                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2448                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2448                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2448                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2448                       # number of overall misses (Count)
system.cpu.icache.demandAccesses::cpu.inst     28555284                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      28555284                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     28555284                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     28555284                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000086                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000086                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000086                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000086                       # miss rate for overall accesses (Ratio)
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1936                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1936                       # number of writebacks (Count)
system.cpu.icache.replacements                   1936                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     28552836                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        28552836                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2448                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2448                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.accesses::cpu.inst     28555284                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     28555284                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000086                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000086                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  15633585967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           509.789807                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             28555284                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2448                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           11664.740196                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   509.789807                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.995683                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.995683                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          153                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           11                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           88                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          260                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           57113016                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          57113016                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15633585967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           5008                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  15633585967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15633585967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                 6763734                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 3682953                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       489                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       241                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15633585967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                28555356                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       522                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15633585967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  15633585967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   108                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       313                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    668                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                   2036                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      2704                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   668                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                  2036                       # number of overall hits (Count)
system.l2.overallHits::total                     2704                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1780                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                 9730                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   11510                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1780                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                9730                       # number of overall misses (Count)
system.l2.overallMisses::total                  11510                       # number of overall misses (Count)
system.l2.demandAccesses::cpu.inst               2448                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              11766                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 14214                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2448                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             11766                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                14214                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.727124                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.826959                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.809765                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.727124                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.826959                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.809765                       # miss rate for overall accesses (Ratio)
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.replacements                              0                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu.inst             668                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                668                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1780                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1780                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.accesses::cpu.inst         2448                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2448                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.727124                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.727124                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadExReq.hits::cpu.data                220                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   220                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             6135                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                6135                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.accesses::cpu.data           6355                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              6355                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.965382                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.965382                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadSharedReq.hits::cpu.data           1816                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              1816                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         3595                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            3595                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.accesses::cpu.data         5411                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          5411                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.664387                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.664387                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.WritebackClean.hits::writebacks         1936                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1936                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1936                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1936                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         6816                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             6816                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         6816                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         6816                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  15633585967                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  8926.597017                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        27404                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      11510                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.380886                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::cpu.inst      1557.487185                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      7369.109832                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::cpu.inst             0.047531                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.224887                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.272418                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          11509                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  108                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                    4                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  328                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2756                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                 8313                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.351227                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     230742                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    230742                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15633585967                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.inst           113920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data           688742                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total              802662                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst       113920                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          113920                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::cpu.data         43874                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total            43874                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu.inst              1780                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data             18002                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total                19782                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::cpu.data             7845                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total                7845                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.inst             7286876                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data            44055280                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total               51342155                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst         7286876                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total            7286876                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::cpu.data            2806394                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total               2806394                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst            7286876                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data           46861673                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total              54148549                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  15633585967                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                 8272                       # Transaction distribution (Count)
system.membus.transDist::ReadResp               13647                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                7845                       # Transaction distribution (Count)
system.membus.transDist::WriteResp               7845                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               6135                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              6135                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           5375                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        55255                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total        55255                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   55255                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       846536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total       846536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   846536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              27627                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    27627    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                27627                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  15633585967                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.snoop_filter.totRequests          11511                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadReq                8272                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadResp              16131                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq               7845                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp              7845                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         6816                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1936                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             4438                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              6355                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             6355                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2448                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          5411                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6832                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        67020                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                  73852                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       280576                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1299144                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 1579720                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                               1                       # Total snoops (Count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             30332                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   30332    100.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               30332                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  15633585967                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.snoop_filter.totRequests         27404                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        13190                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
