
stm_gyro_stable_controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b4d0  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004b0  0800b658  0800b658  0001b658  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bb08  0800bb08  000200a4  2**0
                  CONTENTS
  4 .ARM          00000008  0800bb08  0800bb08  0001bb08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bb10  0800bb10  000200a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bb10  0800bb10  0001bb10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bb14  0800bb14  0001bb14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a4  20000000  0800bb18  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200a4  2**0
                  CONTENTS
 10 .bss          000012f8  200000a4  200000a4  000200a4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000139c  2000139c  000200a4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017fef  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000032cd  00000000  00000000  000380c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001280  00000000  00000000  0003b390  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001150  00000000  00000000  0003c610  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002441a  00000000  00000000  0003d760  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016e14  00000000  00000000  00061b7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dc213  00000000  00000000  0007898e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00154ba1  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000052d4  00000000  00000000  00154bf4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000a4 	.word	0x200000a4
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800b640 	.word	0x0800b640

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000a8 	.word	0x200000a8
 80001c4:	0800b640 	.word	0x0800b640

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_d2iz>:
 8000a74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a78:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a7c:	d215      	bcs.n	8000aaa <__aeabi_d2iz+0x36>
 8000a7e:	d511      	bpl.n	8000aa4 <__aeabi_d2iz+0x30>
 8000a80:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a84:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a88:	d912      	bls.n	8000ab0 <__aeabi_d2iz+0x3c>
 8000a8a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a92:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a96:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a9a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a9e:	bf18      	it	ne
 8000aa0:	4240      	negne	r0, r0
 8000aa2:	4770      	bx	lr
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aae:	d105      	bne.n	8000abc <__aeabi_d2iz+0x48>
 8000ab0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ab4:	bf08      	it	eq
 8000ab6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aba:	4770      	bx	lr
 8000abc:	f04f 0000 	mov.w	r0, #0
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2f>:
 8000ac4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000acc:	bf24      	itt	cs
 8000ace:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ad6:	d90d      	bls.n	8000af4 <__aeabi_d2f+0x30>
 8000ad8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000adc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ae8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aec:	bf08      	it	eq
 8000aee:	f020 0001 	biceq.w	r0, r0, #1
 8000af2:	4770      	bx	lr
 8000af4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000af8:	d121      	bne.n	8000b3e <__aeabi_d2f+0x7a>
 8000afa:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000afe:	bfbc      	itt	lt
 8000b00:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b04:	4770      	bxlt	lr
 8000b06:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b0e:	f1c2 0218 	rsb	r2, r2, #24
 8000b12:	f1c2 0c20 	rsb	ip, r2, #32
 8000b16:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b1e:	bf18      	it	ne
 8000b20:	f040 0001 	orrne.w	r0, r0, #1
 8000b24:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b28:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b2c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b30:	ea40 000c 	orr.w	r0, r0, ip
 8000b34:	fa23 f302 	lsr.w	r3, r3, r2
 8000b38:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b3c:	e7cc      	b.n	8000ad8 <__aeabi_d2f+0x14>
 8000b3e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b42:	d107      	bne.n	8000b54 <__aeabi_d2f+0x90>
 8000b44:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b48:	bf1e      	ittt	ne
 8000b4a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b4e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b52:	4770      	bxne	lr
 8000b54:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b58:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b5c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop

08000b64 <__aeabi_uldivmod>:
 8000b64:	b953      	cbnz	r3, 8000b7c <__aeabi_uldivmod+0x18>
 8000b66:	b94a      	cbnz	r2, 8000b7c <__aeabi_uldivmod+0x18>
 8000b68:	2900      	cmp	r1, #0
 8000b6a:	bf08      	it	eq
 8000b6c:	2800      	cmpeq	r0, #0
 8000b6e:	bf1c      	itt	ne
 8000b70:	f04f 31ff 	movne.w	r1, #4294967295
 8000b74:	f04f 30ff 	movne.w	r0, #4294967295
 8000b78:	f000 b96e 	b.w	8000e58 <__aeabi_idiv0>
 8000b7c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b80:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b84:	f000 f806 	bl	8000b94 <__udivmoddi4>
 8000b88:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b90:	b004      	add	sp, #16
 8000b92:	4770      	bx	lr

08000b94 <__udivmoddi4>:
 8000b94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b98:	9d08      	ldr	r5, [sp, #32]
 8000b9a:	4604      	mov	r4, r0
 8000b9c:	468c      	mov	ip, r1
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	f040 8083 	bne.w	8000caa <__udivmoddi4+0x116>
 8000ba4:	428a      	cmp	r2, r1
 8000ba6:	4617      	mov	r7, r2
 8000ba8:	d947      	bls.n	8000c3a <__udivmoddi4+0xa6>
 8000baa:	fab2 f282 	clz	r2, r2
 8000bae:	b142      	cbz	r2, 8000bc2 <__udivmoddi4+0x2e>
 8000bb0:	f1c2 0020 	rsb	r0, r2, #32
 8000bb4:	fa24 f000 	lsr.w	r0, r4, r0
 8000bb8:	4091      	lsls	r1, r2
 8000bba:	4097      	lsls	r7, r2
 8000bbc:	ea40 0c01 	orr.w	ip, r0, r1
 8000bc0:	4094      	lsls	r4, r2
 8000bc2:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000bc6:	0c23      	lsrs	r3, r4, #16
 8000bc8:	fbbc f6f8 	udiv	r6, ip, r8
 8000bcc:	fa1f fe87 	uxth.w	lr, r7
 8000bd0:	fb08 c116 	mls	r1, r8, r6, ip
 8000bd4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bd8:	fb06 f10e 	mul.w	r1, r6, lr
 8000bdc:	4299      	cmp	r1, r3
 8000bde:	d909      	bls.n	8000bf4 <__udivmoddi4+0x60>
 8000be0:	18fb      	adds	r3, r7, r3
 8000be2:	f106 30ff 	add.w	r0, r6, #4294967295
 8000be6:	f080 8119 	bcs.w	8000e1c <__udivmoddi4+0x288>
 8000bea:	4299      	cmp	r1, r3
 8000bec:	f240 8116 	bls.w	8000e1c <__udivmoddi4+0x288>
 8000bf0:	3e02      	subs	r6, #2
 8000bf2:	443b      	add	r3, r7
 8000bf4:	1a5b      	subs	r3, r3, r1
 8000bf6:	b2a4      	uxth	r4, r4
 8000bf8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000bfc:	fb08 3310 	mls	r3, r8, r0, r3
 8000c00:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c04:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c08:	45a6      	cmp	lr, r4
 8000c0a:	d909      	bls.n	8000c20 <__udivmoddi4+0x8c>
 8000c0c:	193c      	adds	r4, r7, r4
 8000c0e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c12:	f080 8105 	bcs.w	8000e20 <__udivmoddi4+0x28c>
 8000c16:	45a6      	cmp	lr, r4
 8000c18:	f240 8102 	bls.w	8000e20 <__udivmoddi4+0x28c>
 8000c1c:	3802      	subs	r0, #2
 8000c1e:	443c      	add	r4, r7
 8000c20:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c24:	eba4 040e 	sub.w	r4, r4, lr
 8000c28:	2600      	movs	r6, #0
 8000c2a:	b11d      	cbz	r5, 8000c34 <__udivmoddi4+0xa0>
 8000c2c:	40d4      	lsrs	r4, r2
 8000c2e:	2300      	movs	r3, #0
 8000c30:	e9c5 4300 	strd	r4, r3, [r5]
 8000c34:	4631      	mov	r1, r6
 8000c36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c3a:	b902      	cbnz	r2, 8000c3e <__udivmoddi4+0xaa>
 8000c3c:	deff      	udf	#255	; 0xff
 8000c3e:	fab2 f282 	clz	r2, r2
 8000c42:	2a00      	cmp	r2, #0
 8000c44:	d150      	bne.n	8000ce8 <__udivmoddi4+0x154>
 8000c46:	1bcb      	subs	r3, r1, r7
 8000c48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c4c:	fa1f f887 	uxth.w	r8, r7
 8000c50:	2601      	movs	r6, #1
 8000c52:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c56:	0c21      	lsrs	r1, r4, #16
 8000c58:	fb0e 331c 	mls	r3, lr, ip, r3
 8000c5c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c60:	fb08 f30c 	mul.w	r3, r8, ip
 8000c64:	428b      	cmp	r3, r1
 8000c66:	d907      	bls.n	8000c78 <__udivmoddi4+0xe4>
 8000c68:	1879      	adds	r1, r7, r1
 8000c6a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c6e:	d202      	bcs.n	8000c76 <__udivmoddi4+0xe2>
 8000c70:	428b      	cmp	r3, r1
 8000c72:	f200 80e9 	bhi.w	8000e48 <__udivmoddi4+0x2b4>
 8000c76:	4684      	mov	ip, r0
 8000c78:	1ac9      	subs	r1, r1, r3
 8000c7a:	b2a3      	uxth	r3, r4
 8000c7c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c80:	fb0e 1110 	mls	r1, lr, r0, r1
 8000c84:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000c88:	fb08 f800 	mul.w	r8, r8, r0
 8000c8c:	45a0      	cmp	r8, r4
 8000c8e:	d907      	bls.n	8000ca0 <__udivmoddi4+0x10c>
 8000c90:	193c      	adds	r4, r7, r4
 8000c92:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c96:	d202      	bcs.n	8000c9e <__udivmoddi4+0x10a>
 8000c98:	45a0      	cmp	r8, r4
 8000c9a:	f200 80d9 	bhi.w	8000e50 <__udivmoddi4+0x2bc>
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	eba4 0408 	sub.w	r4, r4, r8
 8000ca4:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ca8:	e7bf      	b.n	8000c2a <__udivmoddi4+0x96>
 8000caa:	428b      	cmp	r3, r1
 8000cac:	d909      	bls.n	8000cc2 <__udivmoddi4+0x12e>
 8000cae:	2d00      	cmp	r5, #0
 8000cb0:	f000 80b1 	beq.w	8000e16 <__udivmoddi4+0x282>
 8000cb4:	2600      	movs	r6, #0
 8000cb6:	e9c5 0100 	strd	r0, r1, [r5]
 8000cba:	4630      	mov	r0, r6
 8000cbc:	4631      	mov	r1, r6
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	fab3 f683 	clz	r6, r3
 8000cc6:	2e00      	cmp	r6, #0
 8000cc8:	d14a      	bne.n	8000d60 <__udivmoddi4+0x1cc>
 8000cca:	428b      	cmp	r3, r1
 8000ccc:	d302      	bcc.n	8000cd4 <__udivmoddi4+0x140>
 8000cce:	4282      	cmp	r2, r0
 8000cd0:	f200 80b8 	bhi.w	8000e44 <__udivmoddi4+0x2b0>
 8000cd4:	1a84      	subs	r4, r0, r2
 8000cd6:	eb61 0103 	sbc.w	r1, r1, r3
 8000cda:	2001      	movs	r0, #1
 8000cdc:	468c      	mov	ip, r1
 8000cde:	2d00      	cmp	r5, #0
 8000ce0:	d0a8      	beq.n	8000c34 <__udivmoddi4+0xa0>
 8000ce2:	e9c5 4c00 	strd	r4, ip, [r5]
 8000ce6:	e7a5      	b.n	8000c34 <__udivmoddi4+0xa0>
 8000ce8:	f1c2 0320 	rsb	r3, r2, #32
 8000cec:	fa20 f603 	lsr.w	r6, r0, r3
 8000cf0:	4097      	lsls	r7, r2
 8000cf2:	fa01 f002 	lsl.w	r0, r1, r2
 8000cf6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cfa:	40d9      	lsrs	r1, r3
 8000cfc:	4330      	orrs	r0, r6
 8000cfe:	0c03      	lsrs	r3, r0, #16
 8000d00:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d04:	fa1f f887 	uxth.w	r8, r7
 8000d08:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d0c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d10:	fb06 f108 	mul.w	r1, r6, r8
 8000d14:	4299      	cmp	r1, r3
 8000d16:	fa04 f402 	lsl.w	r4, r4, r2
 8000d1a:	d909      	bls.n	8000d30 <__udivmoddi4+0x19c>
 8000d1c:	18fb      	adds	r3, r7, r3
 8000d1e:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d22:	f080 808d 	bcs.w	8000e40 <__udivmoddi4+0x2ac>
 8000d26:	4299      	cmp	r1, r3
 8000d28:	f240 808a 	bls.w	8000e40 <__udivmoddi4+0x2ac>
 8000d2c:	3e02      	subs	r6, #2
 8000d2e:	443b      	add	r3, r7
 8000d30:	1a5b      	subs	r3, r3, r1
 8000d32:	b281      	uxth	r1, r0
 8000d34:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d38:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d3c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d40:	fb00 f308 	mul.w	r3, r0, r8
 8000d44:	428b      	cmp	r3, r1
 8000d46:	d907      	bls.n	8000d58 <__udivmoddi4+0x1c4>
 8000d48:	1879      	adds	r1, r7, r1
 8000d4a:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d4e:	d273      	bcs.n	8000e38 <__udivmoddi4+0x2a4>
 8000d50:	428b      	cmp	r3, r1
 8000d52:	d971      	bls.n	8000e38 <__udivmoddi4+0x2a4>
 8000d54:	3802      	subs	r0, #2
 8000d56:	4439      	add	r1, r7
 8000d58:	1acb      	subs	r3, r1, r3
 8000d5a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000d5e:	e778      	b.n	8000c52 <__udivmoddi4+0xbe>
 8000d60:	f1c6 0c20 	rsb	ip, r6, #32
 8000d64:	fa03 f406 	lsl.w	r4, r3, r6
 8000d68:	fa22 f30c 	lsr.w	r3, r2, ip
 8000d6c:	431c      	orrs	r4, r3
 8000d6e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000d72:	fa01 f306 	lsl.w	r3, r1, r6
 8000d76:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000d7a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	0c3b      	lsrs	r3, r7, #16
 8000d82:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d86:	fa1f f884 	uxth.w	r8, r4
 8000d8a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d8e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000d92:	fb09 fa08 	mul.w	sl, r9, r8
 8000d96:	458a      	cmp	sl, r1
 8000d98:	fa02 f206 	lsl.w	r2, r2, r6
 8000d9c:	fa00 f306 	lsl.w	r3, r0, r6
 8000da0:	d908      	bls.n	8000db4 <__udivmoddi4+0x220>
 8000da2:	1861      	adds	r1, r4, r1
 8000da4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000da8:	d248      	bcs.n	8000e3c <__udivmoddi4+0x2a8>
 8000daa:	458a      	cmp	sl, r1
 8000dac:	d946      	bls.n	8000e3c <__udivmoddi4+0x2a8>
 8000dae:	f1a9 0902 	sub.w	r9, r9, #2
 8000db2:	4421      	add	r1, r4
 8000db4:	eba1 010a 	sub.w	r1, r1, sl
 8000db8:	b2bf      	uxth	r7, r7
 8000dba:	fbb1 f0fe 	udiv	r0, r1, lr
 8000dbe:	fb0e 1110 	mls	r1, lr, r0, r1
 8000dc2:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000dc6:	fb00 f808 	mul.w	r8, r0, r8
 8000dca:	45b8      	cmp	r8, r7
 8000dcc:	d907      	bls.n	8000dde <__udivmoddi4+0x24a>
 8000dce:	19e7      	adds	r7, r4, r7
 8000dd0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dd4:	d22e      	bcs.n	8000e34 <__udivmoddi4+0x2a0>
 8000dd6:	45b8      	cmp	r8, r7
 8000dd8:	d92c      	bls.n	8000e34 <__udivmoddi4+0x2a0>
 8000dda:	3802      	subs	r0, #2
 8000ddc:	4427      	add	r7, r4
 8000dde:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000de2:	eba7 0708 	sub.w	r7, r7, r8
 8000de6:	fba0 8902 	umull	r8, r9, r0, r2
 8000dea:	454f      	cmp	r7, r9
 8000dec:	46c6      	mov	lr, r8
 8000dee:	4649      	mov	r1, r9
 8000df0:	d31a      	bcc.n	8000e28 <__udivmoddi4+0x294>
 8000df2:	d017      	beq.n	8000e24 <__udivmoddi4+0x290>
 8000df4:	b15d      	cbz	r5, 8000e0e <__udivmoddi4+0x27a>
 8000df6:	ebb3 020e 	subs.w	r2, r3, lr
 8000dfa:	eb67 0701 	sbc.w	r7, r7, r1
 8000dfe:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e02:	40f2      	lsrs	r2, r6
 8000e04:	ea4c 0202 	orr.w	r2, ip, r2
 8000e08:	40f7      	lsrs	r7, r6
 8000e0a:	e9c5 2700 	strd	r2, r7, [r5]
 8000e0e:	2600      	movs	r6, #0
 8000e10:	4631      	mov	r1, r6
 8000e12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e16:	462e      	mov	r6, r5
 8000e18:	4628      	mov	r0, r5
 8000e1a:	e70b      	b.n	8000c34 <__udivmoddi4+0xa0>
 8000e1c:	4606      	mov	r6, r0
 8000e1e:	e6e9      	b.n	8000bf4 <__udivmoddi4+0x60>
 8000e20:	4618      	mov	r0, r3
 8000e22:	e6fd      	b.n	8000c20 <__udivmoddi4+0x8c>
 8000e24:	4543      	cmp	r3, r8
 8000e26:	d2e5      	bcs.n	8000df4 <__udivmoddi4+0x260>
 8000e28:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e2c:	eb69 0104 	sbc.w	r1, r9, r4
 8000e30:	3801      	subs	r0, #1
 8000e32:	e7df      	b.n	8000df4 <__udivmoddi4+0x260>
 8000e34:	4608      	mov	r0, r1
 8000e36:	e7d2      	b.n	8000dde <__udivmoddi4+0x24a>
 8000e38:	4660      	mov	r0, ip
 8000e3a:	e78d      	b.n	8000d58 <__udivmoddi4+0x1c4>
 8000e3c:	4681      	mov	r9, r0
 8000e3e:	e7b9      	b.n	8000db4 <__udivmoddi4+0x220>
 8000e40:	4666      	mov	r6, ip
 8000e42:	e775      	b.n	8000d30 <__udivmoddi4+0x19c>
 8000e44:	4630      	mov	r0, r6
 8000e46:	e74a      	b.n	8000cde <__udivmoddi4+0x14a>
 8000e48:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e4c:	4439      	add	r1, r7
 8000e4e:	e713      	b.n	8000c78 <__udivmoddi4+0xe4>
 8000e50:	3802      	subs	r0, #2
 8000e52:	443c      	add	r4, r7
 8000e54:	e724      	b.n	8000ca0 <__udivmoddi4+0x10c>
 8000e56:	bf00      	nop

08000e58 <__aeabi_idiv0>:
 8000e58:	4770      	bx	lr
 8000e5a:	bf00      	nop

08000e5c <FusionAhrsInitialise>:
/**
 * @brief Initialises the AHRS algorithm structure.
 * @param fusionAhrs AHRS algorithm structure.
 * @param gain AHRS algorithm gain.
 */
void FusionAhrsInitialise(FusionAhrs * const fusionAhrs, const float gain) {
 8000e5c:	b480      	push	{r7}
 8000e5e:	b08b      	sub	sp, #44	; 0x2c
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
 8000e64:	ed87 0a00 	vstr	s0, [r7]
    fusionAhrs->gain = gain;
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	683a      	ldr	r2, [r7, #0]
 8000e6c:	601a      	str	r2, [r3, #0]
    fusionAhrs->minimumMagneticFieldSquared = 0.0f;
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	f04f 0200 	mov.w	r2, #0
 8000e74:	605a      	str	r2, [r3, #4]
    fusionAhrs->maximumMagneticFieldSquared = FLT_MAX;
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	4a15      	ldr	r2, [pc, #84]	; (8000ed0 <FusionAhrsInitialise+0x74>)
 8000e7a:	609a      	str	r2, [r3, #8]
    fusionAhrs->quaternion = FUSION_QUATERNION_IDENTITY;
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8000e82:	60da      	str	r2, [r3, #12]
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	f04f 0200 	mov.w	r2, #0
 8000e8a:	611a      	str	r2, [r3, #16]
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	f04f 0200 	mov.w	r2, #0
 8000e92:	615a      	str	r2, [r3, #20]
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	f04f 0200 	mov.w	r2, #0
 8000e9a:	619a      	str	r2, [r3, #24]
    fusionAhrs->linearAcceleration = FUSION_VECTOR3_ZERO;
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	f04f 0200 	mov.w	r2, #0
 8000ea2:	61da      	str	r2, [r3, #28]
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	f04f 0200 	mov.w	r2, #0
 8000eaa:	621a      	str	r2, [r3, #32]
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	f04f 0200 	mov.w	r2, #0
 8000eb2:	625a      	str	r2, [r3, #36]	; 0x24
    fusionAhrs->rampedGain = INITIAL_GAIN;
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	4a07      	ldr	r2, [pc, #28]	; (8000ed4 <FusionAhrsInitialise+0x78>)
 8000eb8:	629a      	str	r2, [r3, #40]	; 0x28
    fusionAhrs->zeroYawPending = false;
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
}
 8000ec2:	bf00      	nop
 8000ec4:	372c      	adds	r7, #44	; 0x2c
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ecc:	4770      	bx	lr
 8000ece:	bf00      	nop
 8000ed0:	7f7fffff 	.word	0x7f7fffff
 8000ed4:	41200000 	.word	0x41200000

08000ed8 <FusionAhrsUpdate>:
 * @param accelerometer Accelerometer measurement in g.
 * @param magnetometer Magnetometer measurement in uT.
 * @param samplePeriod Sample period in seconds.  This is the difference in time
 * between the current and previous gyroscope measurements.
 */
void FusionAhrsUpdate(FusionAhrs * const fusionAhrs, const FusionVector3 gyroscope, const FusionVector3 accelerometer, const FusionVector3 magnetometer, const float samplePeriod) {
 8000ed8:	b490      	push	{r4, r7}
 8000eda:	f5ad 6d85 	sub.w	sp, sp, #1064	; 0x428
 8000ede:	af00      	add	r7, sp, #0
 8000ee0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000ee4:	6018      	str	r0, [r3, #0]
 8000ee6:	f107 0120 	add.w	r1, r7, #32
 8000eea:	eeb0 5a61 	vmov.f32	s10, s3
 8000eee:	eef0 5a42 	vmov.f32	s11, s4
 8000ef2:	eeb0 6a62 	vmov.f32	s12, s5
 8000ef6:	f107 0214 	add.w	r2, r7, #20
 8000efa:	eef0 6a43 	vmov.f32	s13, s6
 8000efe:	eeb0 7a63 	vmov.f32	s14, s7
 8000f02:	eef0 7a44 	vmov.f32	s15, s8
 8000f06:	f107 0308 	add.w	r3, r7, #8
 8000f0a:	1d38      	adds	r0, r7, #4
 8000f0c:	edc0 4a00 	vstr	s9, [r0]
 8000f10:	ed81 0a00 	vstr	s0, [r1]
 8000f14:	edc1 0a01 	vstr	s1, [r1, #4]
 8000f18:	ed81 1a02 	vstr	s2, [r1, #8]
 8000f1c:	ed82 5a00 	vstr	s10, [r2]
 8000f20:	edc2 5a01 	vstr	s11, [r2, #4]
 8000f24:	ed82 6a02 	vstr	s12, [r2, #8]
 8000f28:	edc3 6a00 	vstr	s13, [r3]
 8000f2c:	ed83 7a01 	vstr	s14, [r3, #4]
 8000f30:	edc3 7a02 	vstr	s15, [r3, #8]
#define Q fusionAhrs->quaternion.element // define shorthand label for more readable code

    // Calculate feedback error
    FusionVector3 halfFeedbackError = FUSION_VECTOR3_ZERO; // scaled by 0.5 to avoid repeated multiplications by 2
 8000f34:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8000f38:	f04f 0200 	mov.w	r2, #0
 8000f3c:	601a      	str	r2, [r3, #0]
 8000f3e:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8000f42:	f04f 0200 	mov.w	r2, #0
 8000f46:	605a      	str	r2, [r3, #4]
 8000f48:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 8000f4c:	f04f 0200 	mov.w	r2, #0
 8000f50:	609a      	str	r2, [r3, #8]
    do {
        // Abandon feedback calculation if accelerometer measurement invalid
        if ((accelerometer.axis.x == 0.0f) && (accelerometer.axis.y == 0.0f) && (accelerometer.axis.z == 0.0f)) {
 8000f52:	f107 0314 	add.w	r3, r7, #20
 8000f56:	edd3 7a00 	vldr	s15, [r3]
 8000f5a:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000f5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f62:	d112      	bne.n	8000f8a <FusionAhrsUpdate+0xb2>
 8000f64:	f107 0314 	add.w	r3, r7, #20
 8000f68:	edd3 7a01 	vldr	s15, [r3, #4]
 8000f6c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000f70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f74:	d109      	bne.n	8000f8a <FusionAhrsUpdate+0xb2>
 8000f76:	f107 0314 	add.w	r3, r7, #20
 8000f7a:	edd3 7a02 	vldr	s15, [r3, #8]
 8000f7e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000f82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f86:	f000 8437 	beq.w	80017f8 <FusionAhrsUpdate+0x920>
            break;
        }

        // Calculate direction of gravity assumed by quaternion
        const FusionVector3 halfGravity = {
            .axis.x = Q.x * Q.z - Q.w * Q.y,
 8000f8a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	ed93 7a04 	vldr	s14, [r3, #16]
 8000f94:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	edd3 7a06 	vldr	s15, [r3, #24]
 8000f9e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000fa2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	edd3 6a03 	vldr	s13, [r3, #12]
 8000fac:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	edd3 7a05 	vldr	s15, [r3, #20]
 8000fb6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000fba:	ee77 7a67 	vsub.f32	s15, s14, s15
        const FusionVector3 halfGravity = {
 8000fbe:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 8000fc2:	edc3 7a00 	vstr	s15, [r3]
            .axis.y = Q.w * Q.x + Q.y * Q.z,
 8000fc6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	ed93 7a03 	vldr	s14, [r3, #12]
 8000fd0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	edd3 7a04 	vldr	s15, [r3, #16]
 8000fda:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000fde:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	edd3 6a05 	vldr	s13, [r3, #20]
 8000fe8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	edd3 7a06 	vldr	s15, [r3, #24]
 8000ff2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000ff6:	ee77 7a27 	vadd.f32	s15, s14, s15
        const FusionVector3 halfGravity = {
 8000ffa:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 8000ffe:	edc3 7a01 	vstr	s15, [r3, #4]
            .axis.z = Q.w * Q.w - 0.5f + Q.z * Q.z,
 8001002:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	ed93 7a03 	vldr	s14, [r3, #12]
 800100c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	edd3 7a03 	vldr	s15, [r3, #12]
 8001016:	ee67 7a27 	vmul.f32	s15, s14, s15
 800101a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800101e:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001022:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	edd3 6a06 	vldr	s13, [r3, #24]
 800102c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	edd3 7a06 	vldr	s15, [r3, #24]
 8001036:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800103a:	ee77 7a27 	vadd.f32	s15, s14, s15
        const FusionVector3 halfGravity = {
 800103e:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 8001042:	edc3 7a02 	vstr	s15, [r3, #8]
 8001046:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800104a:	f107 0214 	add.w	r2, r7, #20
 800104e:	ca07      	ldmia	r2, {r0, r1, r2}
 8001050:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001054:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001058:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 800105c:	ca07      	ldmia	r2, {r0, r1, r2}
 800105e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 * @param vector Vector of the operation.
 * @return Vector magnitude squared.
 */
static inline __attribute__((always_inline)) float FusionVectorMagnitudeSquared(const FusionVector3 vector) {
#define V vector.axis // define shorthand label for more readable code
    return V.x * V.x + V.y * V.y + V.z * V.z;
 8001062:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001066:	ed93 7a00 	vldr	s14, [r3]
 800106a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800106e:	edd3 7a00 	vldr	s15, [r3]
 8001072:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001076:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800107a:	edd3 6a01 	vldr	s13, [r3, #4]
 800107e:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001082:	edd3 7a01 	vldr	s15, [r3, #4]
 8001086:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800108a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800108e:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001092:	edd3 6a02 	vldr	s13, [r3, #8]
 8001096:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800109a:	edd3 7a02 	vldr	s15, [r3, #8]
 800109e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010a6:	f207 431c 	addw	r3, r7, #1052	; 0x41c
 80010aa:	edc3 7a00 	vstr	s15, [r3]
    float halfx = 0.5f * x;
 80010ae:	f207 431c 	addw	r3, r7, #1052	; 0x41c
 80010b2:	edd3 7a00 	vldr	s15, [r3]
 80010b6:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80010ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010be:	f507 6383 	add.w	r3, r7, #1048	; 0x418
 80010c2:	edc3 7a00 	vstr	s15, [r3]
    float y = x;
 80010c6:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80010ca:	f207 421c 	addw	r2, r7, #1052	; 0x41c
 80010ce:	6812      	ldr	r2, [r2, #0]
 80010d0:	601a      	str	r2, [r3, #0]
    int32_t i = *(int32_t*) & y;
 80010d2:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80010d6:	681a      	ldr	r2, [r3, #0]
 80010d8:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80010dc:	601a      	str	r2, [r3, #0]
    i = 0x5f3759df - (i >> 1);
 80010de:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	105a      	asrs	r2, r3, #1
 80010e6:	4b9a      	ldr	r3, [pc, #616]	; (8001350 <FusionAhrsUpdate+0x478>)
 80010e8:	1a9b      	subs	r3, r3, r2
 80010ea:	f107 0278 	add.w	r2, r7, #120	; 0x78
 80010ee:	6013      	str	r3, [r2, #0]
    y = *(float*) &i;
 80010f0:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80010f4:	681a      	ldr	r2, [r3, #0]
 80010f6:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80010fa:	601a      	str	r2, [r3, #0]
    y = y * (1.5f - (halfx * y * y));
 80010fc:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001100:	ed93 7a00 	vldr	s14, [r3]
 8001104:	f507 6383 	add.w	r3, r7, #1048	; 0x418
 8001108:	edd3 7a00 	vldr	s15, [r3]
 800110c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001110:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001114:	edd3 7a00 	vldr	s15, [r3]
 8001118:	ee67 7a27 	vmul.f32	s15, s14, s15
 800111c:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8001120:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001124:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001128:	edd3 7a00 	vldr	s15, [r3]
 800112c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001130:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001134:	edc3 7a00 	vstr	s15, [r3]
    return y;
 8001138:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800113c:	681b      	ldr	r3, [r3, #0]
 * square root approximation.
 * @param vector Vector to be normalised.
 * @return Normalised vector.
 */
static inline __attribute__((always_inline)) FusionVector3 FusionVectorFastNormalise(const FusionVector3 vector) {
    const float magnitudeReciprocal = FusionFastInverseSqrt(FusionVectorMagnitudeSquared(vector));
 800113e:	f207 4214 	addw	r2, r7, #1044	; 0x414
 8001142:	6013      	str	r3, [r2, #0]
 8001144:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001148:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 800114c:	ca07      	ldmia	r2, {r0, r1, r2}
 800114e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001152:	f207 4314 	addw	r3, r7, #1044	; 0x414
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 800115c:	6013      	str	r3, [r2, #0]
    result.axis.x = vector.axis.x * scalar;
 800115e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001162:	ed93 7a00 	vldr	s14, [r3]
 8001166:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 800116a:	edd3 7a00 	vldr	s15, [r3]
 800116e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001172:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001176:	edc3 7a00 	vstr	s15, [r3]
    result.axis.y = vector.axis.y * scalar;
 800117a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800117e:	ed93 7a01 	vldr	s14, [r3, #4]
 8001182:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8001186:	edd3 7a00 	vldr	s15, [r3]
 800118a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800118e:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001192:	edc3 7a01 	vstr	s15, [r3, #4]
    result.axis.z = vector.axis.z * scalar;
 8001196:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800119a:	ed93 7a02 	vldr	s14, [r3, #8]
 800119e:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 80011a2:	edd3 7a00 	vldr	s15, [r3]
 80011a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011aa:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80011ae:	edc3 7a02 	vstr	s15, [r3, #8]
    return result;
 80011b2:	f507 734a 	add.w	r3, r7, #808	; 0x328
 80011b6:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80011ba:	ca07      	ldmia	r2, {r0, r1, r2}
 80011bc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80011c0:	f507 724a 	add.w	r2, r7, #808	; 0x328
 80011c4:	f507 734d 	add.w	r3, r7, #820	; 0x334
 80011c8:	ca07      	ldmia	r2, {r0, r1, r2}
 80011ca:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    return FusionVectorMultiplyScalar(vector, magnitudeReciprocal);
 80011ce:	bf00      	nop
 80011d0:	f507 7331 	add.w	r3, r7, #708	; 0x2c4
 80011d4:	461c      	mov	r4, r3
 80011d6:	f507 734d 	add.w	r3, r7, #820	; 0x334
 80011da:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80011de:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80011e2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80011e6:	f507 7231 	add.w	r2, r7, #708	; 0x2c4
 80011ea:	ca07      	ldmia	r2, {r0, r1, r2}
 80011ec:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80011f0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80011f4:	f507 72a4 	add.w	r2, r7, #328	; 0x148
 80011f8:	ca07      	ldmia	r2, {r0, r1, r2}
 80011fa:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    result.axis.x = A.y * B.z - A.z * B.y;
 80011fe:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001202:	ed93 7a01 	vldr	s14, [r3, #4]
 8001206:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800120a:	edd3 7a02 	vldr	s15, [r3, #8]
 800120e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001212:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001216:	edd3 6a02 	vldr	s13, [r3, #8]
 800121a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800121e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001222:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001226:	ee77 7a67 	vsub.f32	s15, s14, s15
 800122a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800122e:	edc3 7a00 	vstr	s15, [r3]
    result.axis.y = A.z * B.x - A.x * B.z;
 8001232:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001236:	ed93 7a02 	vldr	s14, [r3, #8]
 800123a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800123e:	edd3 7a00 	vldr	s15, [r3]
 8001242:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001246:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800124a:	edd3 6a00 	vldr	s13, [r3]
 800124e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001252:	edd3 7a02 	vldr	s15, [r3, #8]
 8001256:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800125a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800125e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001262:	edc3 7a01 	vstr	s15, [r3, #4]
    result.axis.z = A.x * B.y - A.y * B.x;
 8001266:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800126a:	ed93 7a00 	vldr	s14, [r3]
 800126e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001272:	edd3 7a01 	vldr	s15, [r3, #4]
 8001276:	ee27 7a27 	vmul.f32	s14, s14, s15
 800127a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800127e:	edd3 6a01 	vldr	s13, [r3, #4]
 8001282:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001286:	edd3 7a00 	vldr	s15, [r3]
 800128a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800128e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001292:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001296:	edc3 7a02 	vstr	s15, [r3, #8]
    return result;
 800129a:	f507 7347 	add.w	r3, r7, #796	; 0x31c
 800129e:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80012a2:	ca07      	ldmia	r2, {r0, r1, r2}
 80012a4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80012a8:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80012ac:	f507 7247 	add.w	r2, r7, #796	; 0x31c
 80012b0:	ca07      	ldmia	r2, {r0, r1, r2}
 80012b2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80012b6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80012ba:	f107 0208 	add.w	r2, r7, #8
 80012be:	ca07      	ldmia	r2, {r0, r1, r2}
 80012c0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    return V.x * V.x + V.y * V.y + V.z * V.z;
 80012c4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80012c8:	ed93 7a00 	vldr	s14, [r3]
 80012cc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80012d0:	edd3 7a00 	vldr	s15, [r3]
 80012d4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012d8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80012dc:	edd3 6a01 	vldr	s13, [r3, #4]
 80012e0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80012e4:	edd3 7a01 	vldr	s15, [r3, #4]
 80012e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012ec:	ee37 7a27 	vadd.f32	s14, s14, s15
 80012f0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80012f4:	edd3 6a02 	vldr	s13, [r3, #8]
 80012f8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80012fc:	edd3 7a02 	vldr	s15, [r3, #8]
 8001300:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001304:	ee77 7a27 	vadd.f32	s15, s14, s15

        // Calculate accelerometer feedback error
        halfFeedbackError = FusionVectorCrossProduct(FusionVectorFastNormalise(accelerometer), halfGravity);

        // Abandon magnetometer feedback calculation if magnetometer measurement invalid
        const float magnetometerMagnitudeSquared = FusionVectorMagnitudeSquared(magnetometer);
 8001308:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 800130c:	edc3 7a00 	vstr	s15, [r3]
        if ((magnetometerMagnitudeSquared < fusionAhrs->minimumMagneticFieldSquared) || (magnetometerMagnitudeSquared > fusionAhrs->maximumMagneticFieldSquared)) {
 8001310:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	edd3 7a01 	vldr	s15, [r3, #4]
 800131a:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 800131e:	ed93 7a00 	vldr	s14, [r3]
 8001322:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001326:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800132a:	f100 8266 	bmi.w	80017fa <FusionAhrsUpdate+0x922>
 800132e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	edd3 7a02 	vldr	s15, [r3, #8]
 8001338:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 800133c:	ed93 7a00 	vldr	s14, [r3]
 8001340:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001344:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001348:	f300 8257 	bgt.w	80017fa <FusionAhrsUpdate+0x922>
 800134c:	e002      	b.n	8001354 <FusionAhrsUpdate+0x47c>
 800134e:	bf00      	nop
 8001350:	5f3759df 	.word	0x5f3759df
            break;
        }

        // Compute direction of 'magnetic west' assumed by quaternion
        const FusionVector3 halfWest = {
            .axis.x = Q.x * Q.y + Q.w * Q.z,
 8001354:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	ed93 7a04 	vldr	s14, [r3, #16]
 800135e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	edd3 7a05 	vldr	s15, [r3, #20]
 8001368:	ee27 7a27 	vmul.f32	s14, s14, s15
 800136c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	edd3 6a03 	vldr	s13, [r3, #12]
 8001376:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	edd3 7a06 	vldr	s15, [r3, #24]
 8001380:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001384:	ee77 7a27 	vadd.f32	s15, s14, s15
        const FusionVector3 halfWest = {
 8001388:	f507 739e 	add.w	r3, r7, #316	; 0x13c
 800138c:	edc3 7a00 	vstr	s15, [r3]
            .axis.y = Q.w * Q.w - 0.5f + Q.y * Q.y,
 8001390:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	ed93 7a03 	vldr	s14, [r3, #12]
 800139a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	edd3 7a03 	vldr	s15, [r3, #12]
 80013a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013a8:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80013ac:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80013b0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	edd3 6a05 	vldr	s13, [r3, #20]
 80013ba:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	edd3 7a05 	vldr	s15, [r3, #20]
 80013c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013c8:	ee77 7a27 	vadd.f32	s15, s14, s15
        const FusionVector3 halfWest = {
 80013cc:	f507 739e 	add.w	r3, r7, #316	; 0x13c
 80013d0:	edc3 7a01 	vstr	s15, [r3, #4]
            .axis.z = Q.y * Q.z - Q.w * Q.x
 80013d4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	ed93 7a05 	vldr	s14, [r3, #20]
 80013de:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	edd3 7a06 	vldr	s15, [r3, #24]
 80013e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013ec:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	edd3 6a03 	vldr	s13, [r3, #12]
 80013f6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	edd3 7a04 	vldr	s15, [r3, #16]
 8001400:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001404:	ee77 7a67 	vsub.f32	s15, s14, s15
        const FusionVector3 halfWest = {
 8001408:	f507 739e 	add.w	r3, r7, #316	; 0x13c
 800140c:	edc3 7a02 	vstr	s15, [r3, #8]
 8001410:	f507 7392 	add.w	r3, r7, #292	; 0x124
 8001414:	f107 0214 	add.w	r2, r7, #20
 8001418:	ca07      	ldmia	r2, {r0, r1, r2}
 800141a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800141e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8001422:	f107 0208 	add.w	r2, r7, #8
 8001426:	ca07      	ldmia	r2, {r0, r1, r2}
 8001428:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    result.axis.x = A.y * B.z - A.z * B.y;
 800142c:	f507 7392 	add.w	r3, r7, #292	; 0x124
 8001430:	ed93 7a01 	vldr	s14, [r3, #4]
 8001434:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8001438:	edd3 7a02 	vldr	s15, [r3, #8]
 800143c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001440:	f507 7392 	add.w	r3, r7, #292	; 0x124
 8001444:	edd3 6a02 	vldr	s13, [r3, #8]
 8001448:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800144c:	edd3 7a01 	vldr	s15, [r3, #4]
 8001450:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001454:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001458:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800145c:	edc3 7a00 	vstr	s15, [r3]
    result.axis.y = A.z * B.x - A.x * B.z;
 8001460:	f507 7392 	add.w	r3, r7, #292	; 0x124
 8001464:	ed93 7a02 	vldr	s14, [r3, #8]
 8001468:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800146c:	edd3 7a00 	vldr	s15, [r3]
 8001470:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001474:	f507 7392 	add.w	r3, r7, #292	; 0x124
 8001478:	edd3 6a00 	vldr	s13, [r3]
 800147c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8001480:	edd3 7a02 	vldr	s15, [r3, #8]
 8001484:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001488:	ee77 7a67 	vsub.f32	s15, s14, s15
 800148c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001490:	edc3 7a01 	vstr	s15, [r3, #4]
    result.axis.z = A.x * B.y - A.y * B.x;
 8001494:	f507 7392 	add.w	r3, r7, #292	; 0x124
 8001498:	ed93 7a00 	vldr	s14, [r3]
 800149c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80014a0:	edd3 7a01 	vldr	s15, [r3, #4]
 80014a4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014a8:	f507 7392 	add.w	r3, r7, #292	; 0x124
 80014ac:	edd3 6a01 	vldr	s13, [r3, #4]
 80014b0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80014b4:	edd3 7a00 	vldr	s15, [r3]
 80014b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014c0:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80014c4:	edc3 7a02 	vstr	s15, [r3, #8]
    return result;
 80014c8:	f507 728c 	add.w	r2, r7, #280	; 0x118
 80014cc:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80014d0:	ca07      	ldmia	r2, {r0, r1, r2}
 80014d2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80014d6:	f507 7334 	add.w	r3, r7, #720	; 0x2d0
 80014da:	461c      	mov	r4, r3
 80014dc:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80014e0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80014e4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80014e8:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 80014ec:	f507 7234 	add.w	r2, r7, #720	; 0x2d0
 80014f0:	ca07      	ldmia	r2, {r0, r1, r2}
 80014f2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80014f6:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80014fa:	f507 7286 	add.w	r2, r7, #268	; 0x10c
 80014fe:	ca07      	ldmia	r2, {r0, r1, r2}
 8001500:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    return V.x * V.x + V.y * V.y + V.z * V.z;
 8001504:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001508:	ed93 7a00 	vldr	s14, [r3]
 800150c:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001510:	edd3 7a00 	vldr	s15, [r3]
 8001514:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001518:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800151c:	edd3 6a01 	vldr	s13, [r3, #4]
 8001520:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001524:	edd3 7a01 	vldr	s15, [r3, #4]
 8001528:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800152c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001530:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001534:	edd3 6a02 	vldr	s13, [r3, #8]
 8001538:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800153c:	edd3 7a02 	vldr	s15, [r3, #8]
 8001540:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001544:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001548:	f207 430c 	addw	r3, r7, #1036	; 0x40c
 800154c:	edc3 7a00 	vstr	s15, [r3]
    float halfx = 0.5f * x;
 8001550:	f207 430c 	addw	r3, r7, #1036	; 0x40c
 8001554:	edd3 7a00 	vldr	s15, [r3]
 8001558:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800155c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001560:	f507 6381 	add.w	r3, r7, #1032	; 0x408
 8001564:	edc3 7a00 	vstr	s15, [r3]
    float y = x;
 8001568:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800156c:	f207 420c 	addw	r2, r7, #1036	; 0x40c
 8001570:	6812      	ldr	r2, [r2, #0]
 8001572:	601a      	str	r2, [r3, #0]
    int32_t i = *(int32_t*) & y;
 8001574:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001578:	681a      	ldr	r2, [r3, #0]
 800157a:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800157e:	601a      	str	r2, [r3, #0]
    i = 0x5f3759df - (i >> 1);
 8001580:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	105a      	asrs	r2, r3, #1
 8001588:	4b99      	ldr	r3, [pc, #612]	; (80017f0 <FusionAhrsUpdate+0x918>)
 800158a:	1a9b      	subs	r3, r3, r2
 800158c:	f107 02f8 	add.w	r2, r7, #248	; 0xf8
 8001590:	6013      	str	r3, [r2, #0]
    y = *(float*) &i;
 8001592:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8001596:	681a      	ldr	r2, [r3, #0]
 8001598:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800159c:	601a      	str	r2, [r3, #0]
    y = y * (1.5f - (halfx * y * y));
 800159e:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80015a2:	ed93 7a00 	vldr	s14, [r3]
 80015a6:	f507 6381 	add.w	r3, r7, #1032	; 0x408
 80015aa:	edd3 7a00 	vldr	s15, [r3]
 80015ae:	ee27 7a27 	vmul.f32	s14, s14, s15
 80015b2:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80015b6:	edd3 7a00 	vldr	s15, [r3]
 80015ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015be:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 80015c2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80015c6:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80015ca:	edd3 7a00 	vldr	s15, [r3]
 80015ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015d2:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80015d6:	edc3 7a00 	vstr	s15, [r3]
    return y;
 80015da:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80015de:	681b      	ldr	r3, [r3, #0]
    const float magnitudeReciprocal = FusionFastInverseSqrt(FusionVectorMagnitudeSquared(vector));
 80015e0:	f207 4204 	addw	r2, r7, #1028	; 0x404
 80015e4:	6013      	str	r3, [r2, #0]
 80015e6:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80015ea:	f507 7286 	add.w	r2, r7, #268	; 0x10c
 80015ee:	ca07      	ldmia	r2, {r0, r1, r2}
 80015f0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80015f4:	f207 4304 	addw	r3, r7, #1028	; 0x404
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	f507 6280 	add.w	r2, r7, #1024	; 0x400
 80015fe:	6013      	str	r3, [r2, #0]
    result.axis.x = vector.axis.x * scalar;
 8001600:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001604:	ed93 7a00 	vldr	s14, [r3]
 8001608:	f507 6380 	add.w	r3, r7, #1024	; 0x400
 800160c:	edd3 7a00 	vldr	s15, [r3]
 8001610:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001614:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001618:	edc3 7a00 	vstr	s15, [r3]
    result.axis.y = vector.axis.y * scalar;
 800161c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001620:	ed93 7a01 	vldr	s14, [r3, #4]
 8001624:	f507 6380 	add.w	r3, r7, #1024	; 0x400
 8001628:	edd3 7a00 	vldr	s15, [r3]
 800162c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001630:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001634:	edc3 7a01 	vstr	s15, [r3, #4]
    result.axis.z = vector.axis.z * scalar;
 8001638:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800163c:	ed93 7a02 	vldr	s14, [r3, #8]
 8001640:	f507 6380 	add.w	r3, r7, #1024	; 0x400
 8001644:	edd3 7a00 	vldr	s15, [r3]
 8001648:	ee67 7a27 	vmul.f32	s15, s14, s15
 800164c:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001650:	edc3 7a02 	vstr	s15, [r3, #8]
    return result;
 8001654:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
 8001658:	f507 7356 	add.w	r3, r7, #856	; 0x358
 800165c:	ca07      	ldmia	r2, {r0, r1, r2}
 800165e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001662:	f507 7359 	add.w	r3, r7, #868	; 0x364
 8001666:	f507 7256 	add.w	r2, r7, #856	; 0x358
 800166a:	ca07      	ldmia	r2, {r0, r1, r2}
 800166c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    return FusionVectorMultiplyScalar(vector, magnitudeReciprocal);
 8001670:	bf00      	nop
 8001672:	f507 7337 	add.w	r3, r7, #732	; 0x2dc
 8001676:	461c      	mov	r4, r3
 8001678:	f507 7359 	add.w	r3, r7, #868	; 0x364
 800167c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001680:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001684:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001688:	f507 7237 	add.w	r2, r7, #732	; 0x2dc
 800168c:	ca07      	ldmia	r2, {r0, r1, r2}
 800168e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001692:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001696:	f507 729e 	add.w	r2, r7, #316	; 0x13c
 800169a:	ca07      	ldmia	r2, {r0, r1, r2}
 800169c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    result.axis.x = A.y * B.z - A.z * B.y;
 80016a0:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80016a4:	ed93 7a01 	vldr	s14, [r3, #4]
 80016a8:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80016ac:	edd3 7a02 	vldr	s15, [r3, #8]
 80016b0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80016b4:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80016b8:	edd3 6a02 	vldr	s13, [r3, #8]
 80016bc:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80016c0:	edd3 7a01 	vldr	s15, [r3, #4]
 80016c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016cc:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80016d0:	edc3 7a00 	vstr	s15, [r3]
    result.axis.y = A.z * B.x - A.x * B.z;
 80016d4:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80016d8:	ed93 7a02 	vldr	s14, [r3, #8]
 80016dc:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80016e0:	edd3 7a00 	vldr	s15, [r3]
 80016e4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80016e8:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80016ec:	edd3 6a00 	vldr	s13, [r3]
 80016f0:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80016f4:	edd3 7a02 	vldr	s15, [r3, #8]
 80016f8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001700:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001704:	edc3 7a01 	vstr	s15, [r3, #4]
    result.axis.z = A.x * B.y - A.y * B.x;
 8001708:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800170c:	ed93 7a00 	vldr	s14, [r3]
 8001710:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001714:	edd3 7a01 	vldr	s15, [r3, #4]
 8001718:	ee27 7a27 	vmul.f32	s14, s14, s15
 800171c:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001720:	edd3 6a01 	vldr	s13, [r3, #4]
 8001724:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001728:	edd3 7a00 	vldr	s15, [r3]
 800172c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001730:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001734:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001738:	edc3 7a02 	vstr	s15, [r3, #8]
    return result;
 800173c:	f107 02bc 	add.w	r2, r7, #188	; 0xbc
 8001740:	f507 7353 	add.w	r3, r7, #844	; 0x34c
 8001744:	ca07      	ldmia	r2, {r0, r1, r2}
 8001746:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800174a:	f507 733a 	add.w	r3, r7, #744	; 0x2e8
 800174e:	461c      	mov	r4, r3
 8001750:	f507 7353 	add.w	r3, r7, #844	; 0x34c
 8001754:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001758:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800175c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001760:	f507 722e 	add.w	r2, r7, #696	; 0x2b8
 8001764:	ca07      	ldmia	r2, {r0, r1, r2}
 8001766:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800176a:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 800176e:	f507 723a 	add.w	r2, r7, #744	; 0x2e8
 8001772:	ca07      	ldmia	r2, {r0, r1, r2}
 8001774:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    result.axis.x = vectorA.axis.x + vectorB.axis.x;
 8001778:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800177c:	ed93 7a00 	vldr	s14, [r3]
 8001780:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001784:	edd3 7a00 	vldr	s15, [r3]
 8001788:	ee77 7a27 	vadd.f32	s15, s14, s15
 800178c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001790:	edc3 7a00 	vstr	s15, [r3]
    result.axis.y = vectorA.axis.y + vectorB.axis.y;
 8001794:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001798:	ed93 7a01 	vldr	s14, [r3, #4]
 800179c:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80017a0:	edd3 7a01 	vldr	s15, [r3, #4]
 80017a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017a8:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80017ac:	edc3 7a01 	vstr	s15, [r3, #4]
    result.axis.z = vectorA.axis.z + vectorB.axis.z;
 80017b0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80017b4:	ed93 7a02 	vldr	s14, [r3, #8]
 80017b8:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80017bc:	edd3 7a02 	vldr	s15, [r3, #8]
 80017c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017c4:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80017c8:	edc3 7a02 	vstr	s15, [r3, #8]
    return result;
 80017cc:	f107 0298 	add.w	r2, r7, #152	; 0x98
 80017d0:	f507 7350 	add.w	r3, r7, #832	; 0x340
 80017d4:	ca07      	ldmia	r2, {r0, r1, r2}
 80017d6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80017da:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 80017de:	461c      	mov	r4, r3
 80017e0:	f507 7350 	add.w	r3, r7, #832	; 0x340
 80017e4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80017e8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80017ec:	e005      	b.n	80017fa <FusionAhrsUpdate+0x922>
 80017ee:	bf00      	nop
 80017f0:	5f3759df 	.word	0x5f3759df
 80017f4:	3c8efa35 	.word	0x3c8efa35
            break;
 80017f8:	bf00      	nop
        halfFeedbackError = FusionVectorAdd(halfFeedbackError, FusionVectorCrossProduct(FusionVectorFastNormalise(FusionVectorCrossProduct(accelerometer, magnetometer)), halfWest));

    } while (false);

    // Ramp down gain until initialisation complete
    if (fusionAhrs->gain == 0) {
 80017fa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	edd3 7a00 	vldr	s15, [r3]
 8001804:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001808:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800180c:	d105      	bne.n	800181a <FusionAhrsUpdate+0x942>
        fusionAhrs->rampedGain = 0; // skip initialisation if gain is zero
 800180e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f04f 0200 	mov.w	r2, #0
 8001818:	629a      	str	r2, [r3, #40]	; 0x28
    }
    float feedbackGain = fusionAhrs->gain;
 800181a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f207 4224 	addw	r2, r7, #1060	; 0x424
 8001826:	6013      	str	r3, [r2, #0]
    if (fusionAhrs->rampedGain > fusionAhrs->gain) {
 8001828:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8001832:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	edd3 7a00 	vldr	s15, [r3]
 800183c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001840:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001844:	dd24      	ble.n	8001890 <FusionAhrsUpdate+0x9b8>
        fusionAhrs->rampedGain -= (INITIAL_GAIN - fusionAhrs->gain) * samplePeriod / INITIALISATION_PERIOD;
 8001846:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8001850:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	edd3 7a00 	vldr	s15, [r3]
 800185a:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 800185e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001862:	1d3b      	adds	r3, r7, #4
 8001864:	edd3 7a00 	vldr	s15, [r3]
 8001868:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800186c:	eeb0 6a08 	vmov.f32	s12, #8	; 0x40400000  3.0
 8001870:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001874:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001878:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
        feedbackGain = fusionAhrs->rampedGain;
 8001882:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800188a:	f207 4224 	addw	r2, r7, #1060	; 0x424
 800188e:	6013      	str	r3, [r2, #0]
    return degrees * ((float) M_PI / 180.0f);
 8001890:	ed1f 7a28 	vldr	s14, [pc, #-160]	; 80017f4 <FusionAhrsUpdate+0x91c>
    }

    // Convert gyroscope to radians per second scaled by 0.5
    FusionVector3 halfGyroscope = FusionVectorMultiplyScalar(gyroscope, 0.5f * FusionDegreesToRadians(1.0f));
 8001894:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8001898:	ee67 7a27 	vmul.f32	s15, s14, s15
 800189c:	f507 7322 	add.w	r3, r7, #648	; 0x288
 80018a0:	f107 0220 	add.w	r2, r7, #32
 80018a4:	ca07      	ldmia	r2, {r0, r1, r2}
 80018a6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80018aa:	edc7 7afa 	vstr	s15, [r7, #1000]	; 0x3e8
    result.axis.x = vector.axis.x * scalar;
 80018ae:	f507 7322 	add.w	r3, r7, #648	; 0x288
 80018b2:	ed93 7a00 	vldr	s14, [r3]
 80018b6:	edd7 7afa 	vldr	s15, [r7, #1000]	; 0x3e8
 80018ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018be:	f507 731f 	add.w	r3, r7, #636	; 0x27c
 80018c2:	edc3 7a00 	vstr	s15, [r3]
    result.axis.y = vector.axis.y * scalar;
 80018c6:	f507 7322 	add.w	r3, r7, #648	; 0x288
 80018ca:	ed93 7a01 	vldr	s14, [r3, #4]
 80018ce:	edd7 7afa 	vldr	s15, [r7, #1000]	; 0x3e8
 80018d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018d6:	f507 731f 	add.w	r3, r7, #636	; 0x27c
 80018da:	edc3 7a01 	vstr	s15, [r3, #4]
    result.axis.z = vector.axis.z * scalar;
 80018de:	f507 7322 	add.w	r3, r7, #648	; 0x288
 80018e2:	ed93 7a02 	vldr	s14, [r3, #8]
 80018e6:	edd7 7afa 	vldr	s15, [r7, #1000]	; 0x3e8
 80018ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018ee:	f507 731f 	add.w	r3, r7, #636	; 0x27c
 80018f2:	edc3 7a02 	vstr	s15, [r3, #8]
    return result;
 80018f6:	f507 721f 	add.w	r2, r7, #636	; 0x27c
 80018fa:	f507 7377 	add.w	r3, r7, #988	; 0x3dc
 80018fe:	ca07      	ldmia	r2, {r0, r1, r2}
 8001900:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001904:	f507 7328 	add.w	r3, r7, #672	; 0x2a0
 8001908:	461c      	mov	r4, r3
 800190a:	f507 7377 	add.w	r3, r7, #988	; 0x3dc
 800190e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001912:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001916:	f507 731c 	add.w	r3, r7, #624	; 0x270
 800191a:	f507 722e 	add.w	r2, r7, #696	; 0x2b8
 800191e:	ca07      	ldmia	r2, {r0, r1, r2}
 8001920:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001924:	f207 4324 	addw	r3, r7, #1060	; 0x424
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f8c7 33ec 	str.w	r3, [r7, #1004]	; 0x3ec
    result.axis.x = vector.axis.x * scalar;
 800192e:	f507 731c 	add.w	r3, r7, #624	; 0x270
 8001932:	ed93 7a00 	vldr	s14, [r3]
 8001936:	edd7 7afb 	vldr	s15, [r7, #1004]	; 0x3ec
 800193a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800193e:	f507 7319 	add.w	r3, r7, #612	; 0x264
 8001942:	edc3 7a00 	vstr	s15, [r3]
    result.axis.y = vector.axis.y * scalar;
 8001946:	f507 731c 	add.w	r3, r7, #624	; 0x270
 800194a:	ed93 7a01 	vldr	s14, [r3, #4]
 800194e:	edd7 7afb 	vldr	s15, [r7, #1004]	; 0x3ec
 8001952:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001956:	f507 7319 	add.w	r3, r7, #612	; 0x264
 800195a:	edc3 7a01 	vstr	s15, [r3, #4]
    result.axis.z = vector.axis.z * scalar;
 800195e:	f507 731c 	add.w	r3, r7, #624	; 0x270
 8001962:	ed93 7a02 	vldr	s14, [r3, #8]
 8001966:	edd7 7afb 	vldr	s15, [r7, #1004]	; 0x3ec
 800196a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800196e:	f507 7319 	add.w	r3, r7, #612	; 0x264
 8001972:	edc3 7a02 	vstr	s15, [r3, #8]
    return result;
 8001976:	f507 7219 	add.w	r2, r7, #612	; 0x264
 800197a:	f507 7374 	add.w	r3, r7, #976	; 0x3d0
 800197e:	ca07      	ldmia	r2, {r0, r1, r2}
 8001980:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001984:	f507 733d 	add.w	r3, r7, #756	; 0x2f4
 8001988:	461c      	mov	r4, r3
 800198a:	f507 7374 	add.w	r3, r7, #976	; 0x3d0
 800198e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001992:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001996:	f507 7313 	add.w	r3, r7, #588	; 0x24c
 800199a:	f507 7228 	add.w	r2, r7, #672	; 0x2a0
 800199e:	ca07      	ldmia	r2, {r0, r1, r2}
 80019a0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80019a4:	f507 7316 	add.w	r3, r7, #600	; 0x258
 80019a8:	f507 723d 	add.w	r2, r7, #756	; 0x2f4
 80019ac:	ca07      	ldmia	r2, {r0, r1, r2}
 80019ae:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    result.axis.x = vectorA.axis.x + vectorB.axis.x;
 80019b2:	f507 7313 	add.w	r3, r7, #588	; 0x24c
 80019b6:	ed93 7a00 	vldr	s14, [r3]
 80019ba:	f507 7316 	add.w	r3, r7, #600	; 0x258
 80019be:	edd3 7a00 	vldr	s15, [r3]
 80019c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019c6:	f507 7310 	add.w	r3, r7, #576	; 0x240
 80019ca:	edc3 7a00 	vstr	s15, [r3]
    result.axis.y = vectorA.axis.y + vectorB.axis.y;
 80019ce:	f507 7313 	add.w	r3, r7, #588	; 0x24c
 80019d2:	ed93 7a01 	vldr	s14, [r3, #4]
 80019d6:	f507 7316 	add.w	r3, r7, #600	; 0x258
 80019da:	edd3 7a01 	vldr	s15, [r3, #4]
 80019de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019e2:	f507 7310 	add.w	r3, r7, #576	; 0x240
 80019e6:	edc3 7a01 	vstr	s15, [r3, #4]
    result.axis.z = vectorA.axis.z + vectorB.axis.z;
 80019ea:	f507 7313 	add.w	r3, r7, #588	; 0x24c
 80019ee:	ed93 7a02 	vldr	s14, [r3, #8]
 80019f2:	f507 7316 	add.w	r3, r7, #600	; 0x258
 80019f6:	edd3 7a02 	vldr	s15, [r3, #8]
 80019fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019fe:	f507 7310 	add.w	r3, r7, #576	; 0x240
 8001a02:	edc3 7a02 	vstr	s15, [r3, #8]
    return result;
 8001a06:	f507 7210 	add.w	r2, r7, #576	; 0x240
 8001a0a:	f507 7371 	add.w	r3, r7, #964	; 0x3c4
 8001a0e:	ca07      	ldmia	r2, {r0, r1, r2}
 8001a10:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001a14:	f507 7328 	add.w	r3, r7, #672	; 0x2a0
 8001a18:	461c      	mov	r4, r3
 8001a1a:	f507 7371 	add.w	r3, r7, #964	; 0x3c4
 8001a1e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001a22:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001a26:	f507 730d 	add.w	r3, r7, #564	; 0x234
 8001a2a:	f507 7228 	add.w	r2, r7, #672	; 0x2a0
 8001a2e:	ca07      	ldmia	r2, {r0, r1, r2}
 8001a30:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001a34:	1d3b      	adds	r3, r7, #4
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f8c7 33f0 	str.w	r3, [r7, #1008]	; 0x3f0
    result.axis.x = vector.axis.x * scalar;
 8001a3c:	f507 730d 	add.w	r3, r7, #564	; 0x234
 8001a40:	ed93 7a00 	vldr	s14, [r3]
 8001a44:	edd7 7afc 	vldr	s15, [r7, #1008]	; 0x3f0
 8001a48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a4c:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001a50:	edc3 7a00 	vstr	s15, [r3]
    result.axis.y = vector.axis.y * scalar;
 8001a54:	f507 730d 	add.w	r3, r7, #564	; 0x234
 8001a58:	ed93 7a01 	vldr	s14, [r3, #4]
 8001a5c:	edd7 7afc 	vldr	s15, [r7, #1008]	; 0x3f0
 8001a60:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a64:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001a68:	edc3 7a01 	vstr	s15, [r3, #4]
    result.axis.z = vector.axis.z * scalar;
 8001a6c:	f507 730d 	add.w	r3, r7, #564	; 0x234
 8001a70:	ed93 7a02 	vldr	s14, [r3, #8]
 8001a74:	edd7 7afc 	vldr	s15, [r7, #1008]	; 0x3f0
 8001a78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a7c:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8001a80:	edc3 7a02 	vstr	s15, [r3, #8]
    return result;
 8001a84:	f507 720a 	add.w	r2, r7, #552	; 0x228
 8001a88:	f507 736e 	add.w	r3, r7, #952	; 0x3b8
 8001a8c:	ca07      	ldmia	r2, {r0, r1, r2}
 8001a8e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001a92:	f507 7340 	add.w	r3, r7, #768	; 0x300
 8001a96:	461c      	mov	r4, r3
 8001a98:	f507 736e 	add.w	r3, r7, #952	; 0x3b8
 8001a9c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001aa0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001aa4:	f507 7203 	add.w	r2, r7, #524	; 0x20c
 8001aa8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	4614      	mov	r4, r2
 8001ab0:	330c      	adds	r3, #12
 8001ab2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001ab4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001ab8:	f507 7307 	add.w	r3, r7, #540	; 0x21c
 8001abc:	f507 7240 	add.w	r2, r7, #768	; 0x300
 8001ac0:	ca07      	ldmia	r2, {r0, r1, r2}
 8001ac2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 */
static inline __attribute__((always_inline)) FusionQuaternion FusionQuaternionMultiplyVector(const FusionQuaternion quaternion, const FusionVector3 vector) {
#define Q quaternion.element // define shorthand labels for more readable code
#define V vector.axis
    FusionQuaternion result;
    result.element.w = -Q.x * V.x - Q.y * V.y - Q.z * V.z;
 8001ac6:	f507 7303 	add.w	r3, r7, #524	; 0x20c
 8001aca:	edd3 7a01 	vldr	s15, [r3, #4]
 8001ace:	eeb1 7a67 	vneg.f32	s14, s15
 8001ad2:	f507 7307 	add.w	r3, r7, #540	; 0x21c
 8001ad6:	edd3 7a00 	vldr	s15, [r3]
 8001ada:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ade:	f507 7303 	add.w	r3, r7, #524	; 0x20c
 8001ae2:	edd3 6a02 	vldr	s13, [r3, #8]
 8001ae6:	f507 7307 	add.w	r3, r7, #540	; 0x21c
 8001aea:	edd3 7a01 	vldr	s15, [r3, #4]
 8001aee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001af2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001af6:	f507 7303 	add.w	r3, r7, #524	; 0x20c
 8001afa:	edd3 6a03 	vldr	s13, [r3, #12]
 8001afe:	f507 7307 	add.w	r3, r7, #540	; 0x21c
 8001b02:	edd3 7a02 	vldr	s15, [r3, #8]
 8001b06:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b0a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b0e:	f507 73fe 	add.w	r3, r7, #508	; 0x1fc
 8001b12:	edc3 7a00 	vstr	s15, [r3]
    result.element.x = Q.w * V.x + Q.y * V.z - Q.z * V.y;
 8001b16:	f507 7303 	add.w	r3, r7, #524	; 0x20c
 8001b1a:	ed93 7a00 	vldr	s14, [r3]
 8001b1e:	f507 7307 	add.w	r3, r7, #540	; 0x21c
 8001b22:	edd3 7a00 	vldr	s15, [r3]
 8001b26:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b2a:	f507 7303 	add.w	r3, r7, #524	; 0x20c
 8001b2e:	edd3 6a02 	vldr	s13, [r3, #8]
 8001b32:	f507 7307 	add.w	r3, r7, #540	; 0x21c
 8001b36:	edd3 7a02 	vldr	s15, [r3, #8]
 8001b3a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b3e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b42:	f507 7303 	add.w	r3, r7, #524	; 0x20c
 8001b46:	edd3 6a03 	vldr	s13, [r3, #12]
 8001b4a:	f507 7307 	add.w	r3, r7, #540	; 0x21c
 8001b4e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001b52:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b56:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b5a:	f507 73fe 	add.w	r3, r7, #508	; 0x1fc
 8001b5e:	edc3 7a01 	vstr	s15, [r3, #4]
    result.element.y = Q.w * V.y - Q.x * V.z + Q.z * V.x;
 8001b62:	f507 7303 	add.w	r3, r7, #524	; 0x20c
 8001b66:	ed93 7a00 	vldr	s14, [r3]
 8001b6a:	f507 7307 	add.w	r3, r7, #540	; 0x21c
 8001b6e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001b72:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b76:	f507 7303 	add.w	r3, r7, #524	; 0x20c
 8001b7a:	edd3 6a01 	vldr	s13, [r3, #4]
 8001b7e:	f507 7307 	add.w	r3, r7, #540	; 0x21c
 8001b82:	edd3 7a02 	vldr	s15, [r3, #8]
 8001b86:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b8a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001b8e:	f507 7303 	add.w	r3, r7, #524	; 0x20c
 8001b92:	edd3 6a03 	vldr	s13, [r3, #12]
 8001b96:	f507 7307 	add.w	r3, r7, #540	; 0x21c
 8001b9a:	edd3 7a00 	vldr	s15, [r3]
 8001b9e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ba2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ba6:	f507 73fe 	add.w	r3, r7, #508	; 0x1fc
 8001baa:	edc3 7a02 	vstr	s15, [r3, #8]
    result.element.z = Q.w * V.z + Q.x * V.y - Q.y * V.x;
 8001bae:	f507 7303 	add.w	r3, r7, #524	; 0x20c
 8001bb2:	ed93 7a00 	vldr	s14, [r3]
 8001bb6:	f507 7307 	add.w	r3, r7, #540	; 0x21c
 8001bba:	edd3 7a02 	vldr	s15, [r3, #8]
 8001bbe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001bc2:	f507 7303 	add.w	r3, r7, #524	; 0x20c
 8001bc6:	edd3 6a01 	vldr	s13, [r3, #4]
 8001bca:	f507 7307 	add.w	r3, r7, #540	; 0x21c
 8001bce:	edd3 7a01 	vldr	s15, [r3, #4]
 8001bd2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bd6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001bda:	f507 7303 	add.w	r3, r7, #524	; 0x20c
 8001bde:	edd3 6a02 	vldr	s13, [r3, #8]
 8001be2:	f507 7307 	add.w	r3, r7, #540	; 0x21c
 8001be6:	edd3 7a00 	vldr	s15, [r3]
 8001bea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bee:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001bf2:	f507 73fe 	add.w	r3, r7, #508	; 0x1fc
 8001bf6:	edc3 7a03 	vstr	s15, [r3, #12]
    return result;
 8001bfa:	f507 73fe 	add.w	r3, r7, #508	; 0x1fc
 8001bfe:	f507 746a 	add.w	r4, r7, #936	; 0x3a8
 8001c02:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001c04:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001c08:	f507 7343 	add.w	r3, r7, #780	; 0x30c
 8001c0c:	461c      	mov	r4, r3
 8001c0e:	f507 736a 	add.w	r3, r7, #936	; 0x3a8
 8001c12:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001c14:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001c18:	f507 72ee 	add.w	r2, r7, #476	; 0x1dc
 8001c1c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	4614      	mov	r4, r2
 8001c24:	330c      	adds	r3, #12
 8001c26:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001c28:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001c2c:	f507 72f6 	add.w	r2, r7, #492	; 0x1ec
 8001c30:	f507 7343 	add.w	r3, r7, #780	; 0x30c
 8001c34:	4614      	mov	r4, r2
 8001c36:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001c38:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    result.element.w = quaternionA.element.w + quaternionB.element.w;
 8001c3c:	f507 73ee 	add.w	r3, r7, #476	; 0x1dc
 8001c40:	ed93 7a00 	vldr	s14, [r3]
 8001c44:	f507 73f6 	add.w	r3, r7, #492	; 0x1ec
 8001c48:	edd3 7a00 	vldr	s15, [r3]
 8001c4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c50:	f507 73de 	add.w	r3, r7, #444	; 0x1bc
 8001c54:	edc3 7a00 	vstr	s15, [r3]
    result.element.x = quaternionA.element.x + quaternionB.element.x;
 8001c58:	f507 73ee 	add.w	r3, r7, #476	; 0x1dc
 8001c5c:	ed93 7a01 	vldr	s14, [r3, #4]
 8001c60:	f507 73f6 	add.w	r3, r7, #492	; 0x1ec
 8001c64:	edd3 7a01 	vldr	s15, [r3, #4]
 8001c68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c6c:	f507 73de 	add.w	r3, r7, #444	; 0x1bc
 8001c70:	edc3 7a01 	vstr	s15, [r3, #4]
    result.element.y = quaternionA.element.y + quaternionB.element.y;
 8001c74:	f507 73ee 	add.w	r3, r7, #476	; 0x1dc
 8001c78:	ed93 7a02 	vldr	s14, [r3, #8]
 8001c7c:	f507 73f6 	add.w	r3, r7, #492	; 0x1ec
 8001c80:	edd3 7a02 	vldr	s15, [r3, #8]
 8001c84:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c88:	f507 73de 	add.w	r3, r7, #444	; 0x1bc
 8001c8c:	edc3 7a02 	vstr	s15, [r3, #8]
    result.element.z = quaternionA.element.z + quaternionB.element.z;
 8001c90:	f507 73ee 	add.w	r3, r7, #476	; 0x1dc
 8001c94:	ed93 7a03 	vldr	s14, [r3, #12]
 8001c98:	f507 73f6 	add.w	r3, r7, #492	; 0x1ec
 8001c9c:	edd3 7a03 	vldr	s15, [r3, #12]
 8001ca0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ca4:	f507 73de 	add.w	r3, r7, #444	; 0x1bc
 8001ca8:	edc3 7a03 	vstr	s15, [r3, #12]
    return result;
 8001cac:	f507 73de 	add.w	r3, r7, #444	; 0x1bc
 8001cb0:	f507 7466 	add.w	r4, r7, #920	; 0x398
 8001cb4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001cb6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001cba:	f507 73e6 	add.w	r3, r7, #460	; 0x1cc
 8001cbe:	461c      	mov	r4, r3
 8001cc0:	f507 7366 	add.w	r3, r7, #920	; 0x398
 8001cc4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001cc6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    // Apply feedback to gyroscope
    halfGyroscope = FusionVectorAdd(halfGyroscope, FusionVectorMultiplyScalar(halfFeedbackError, feedbackGain));

    // Integrate rate of change of quaternion
    fusionAhrs->quaternion = FusionQuaternionAdd(fusionAhrs->quaternion, FusionQuaternionMultiplyVector(fusionAhrs->quaternion, FusionVectorMultiplyScalar(halfGyroscope, samplePeriod)));
 8001cca:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f507 72e6 	add.w	r2, r7, #460	; 0x1cc
 8001cd4:	f103 040c 	add.w	r4, r3, #12
 8001cd8:	4613      	mov	r3, r2
 8001cda:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001cdc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001ce0:	f507 72d6 	add.w	r2, r7, #428	; 0x1ac
 8001ce4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4614      	mov	r4, r2
 8001cec:	330c      	adds	r3, #12
 8001cee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001cf0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 * @param quaternion Quaternion to be normalised.
 * @return Normalised quaternion.
 */
static inline __attribute__((always_inline)) FusionQuaternion FusionQuaternionFastNormalise(const FusionQuaternion quaternion) {
#define Q quaternion.element // define shorthand label for more readable code
    const float magnitudeReciprocal = FusionFastInverseSqrt(Q.w * Q.w + Q.x * Q.x + Q.y * Q.y + Q.z * Q.z);
 8001cf4:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 8001cf8:	ed93 7a00 	vldr	s14, [r3]
 8001cfc:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 8001d00:	edd3 7a00 	vldr	s15, [r3]
 8001d04:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d08:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 8001d0c:	edd3 6a01 	vldr	s13, [r3, #4]
 8001d10:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 8001d14:	edd3 7a01 	vldr	s15, [r3, #4]
 8001d18:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d1c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d20:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 8001d24:	edd3 6a02 	vldr	s13, [r3, #8]
 8001d28:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 8001d2c:	edd3 7a02 	vldr	s15, [r3, #8]
 8001d30:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d34:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d38:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 8001d3c:	edd3 6a03 	vldr	s13, [r3, #12]
 8001d40:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 8001d44:	edd3 7a03 	vldr	s15, [r3, #12]
 8001d48:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d50:	edc7 7aff 	vstr	s15, [r7, #1020]	; 0x3fc
    float halfx = 0.5f * x;
 8001d54:	edd7 7aff 	vldr	s15, [r7, #1020]	; 0x3fc
 8001d58:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001d5c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d60:	edc7 7afe 	vstr	s15, [r7, #1016]	; 0x3f8
    float y = x;
 8001d64:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 8001d68:	f8d7 23fc 	ldr.w	r2, [r7, #1020]	; 0x3fc
 8001d6c:	601a      	str	r2, [r3, #0]
    int32_t i = *(int32_t*) & y;
 8001d6e:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 8001d72:	681a      	ldr	r2, [r3, #0]
 8001d74:	f507 73c2 	add.w	r3, r7, #388	; 0x184
 8001d78:	601a      	str	r2, [r3, #0]
    i = 0x5f3759df - (i >> 1);
 8001d7a:	f507 73c2 	add.w	r3, r7, #388	; 0x184
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	105a      	asrs	r2, r3, #1
 8001d82:	4b98      	ldr	r3, [pc, #608]	; (8001fe4 <FusionAhrsUpdate+0x110c>)
 8001d84:	1a9b      	subs	r3, r3, r2
 8001d86:	f507 72c2 	add.w	r2, r7, #388	; 0x184
 8001d8a:	6013      	str	r3, [r2, #0]
    y = *(float*) &i;
 8001d8c:	f507 73c2 	add.w	r3, r7, #388	; 0x184
 8001d90:	681a      	ldr	r2, [r3, #0]
 8001d92:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 8001d96:	601a      	str	r2, [r3, #0]
    y = y * (1.5f - (halfx * y * y));
 8001d98:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 8001d9c:	ed93 7a00 	vldr	s14, [r3]
 8001da0:	edd7 7afe 	vldr	s15, [r7, #1016]	; 0x3f8
 8001da4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001da8:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 8001dac:	edd3 7a00 	vldr	s15, [r3]
 8001db0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001db4:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8001db8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001dbc:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 8001dc0:	edd3 7a00 	vldr	s15, [r3]
 8001dc4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001dc8:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 8001dcc:	edc3 7a00 	vstr	s15, [r3]
    return y;
 8001dd0:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 8001dd4:	681b      	ldr	r3, [r3, #0]
    const float magnitudeReciprocal = FusionFastInverseSqrt(Q.w * Q.w + Q.x * Q.x + Q.y * Q.y + Q.z * Q.z);
 8001dd6:	f8c7 33f4 	str.w	r3, [r7, #1012]	; 0x3f4
    FusionQuaternion normalisedQuaternion;
    normalisedQuaternion.element.w = Q.w * magnitudeReciprocal;
 8001dda:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 8001dde:	ed93 7a00 	vldr	s14, [r3]
 8001de2:	edd7 7afd 	vldr	s15, [r7, #1012]	; 0x3f4
 8001de6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001dea:	f507 73c6 	add.w	r3, r7, #396	; 0x18c
 8001dee:	edc3 7a00 	vstr	s15, [r3]
    normalisedQuaternion.element.x = Q.x * magnitudeReciprocal;
 8001df2:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 8001df6:	ed93 7a01 	vldr	s14, [r3, #4]
 8001dfa:	edd7 7afd 	vldr	s15, [r7, #1012]	; 0x3f4
 8001dfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e02:	f507 73c6 	add.w	r3, r7, #396	; 0x18c
 8001e06:	edc3 7a01 	vstr	s15, [r3, #4]
    normalisedQuaternion.element.y = Q.y * magnitudeReciprocal;
 8001e0a:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 8001e0e:	ed93 7a02 	vldr	s14, [r3, #8]
 8001e12:	edd7 7afd 	vldr	s15, [r7, #1012]	; 0x3f4
 8001e16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e1a:	f507 73c6 	add.w	r3, r7, #396	; 0x18c
 8001e1e:	edc3 7a02 	vstr	s15, [r3, #8]
    normalisedQuaternion.element.z = Q.z * magnitudeReciprocal;
 8001e22:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 8001e26:	ed93 7a03 	vldr	s14, [r3, #12]
 8001e2a:	edd7 7afd 	vldr	s15, [r7, #1012]	; 0x3f4
 8001e2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e32:	f507 73c6 	add.w	r3, r7, #396	; 0x18c
 8001e36:	edc3 7a03 	vstr	s15, [r3, #12]
    return normalisedQuaternion;
 8001e3a:	f507 73c6 	add.w	r3, r7, #396	; 0x18c
 8001e3e:	f507 7462 	add.w	r4, r7, #904	; 0x388
 8001e42:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001e44:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001e48:	f507 73ce 	add.w	r3, r7, #412	; 0x19c
 8001e4c:	461c      	mov	r4, r3
 8001e4e:	f507 7362 	add.w	r3, r7, #904	; 0x388
 8001e52:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001e54:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    // Normalise quaternion
    fusionAhrs->quaternion = FusionQuaternionFastNormalise(fusionAhrs->quaternion);
 8001e58:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f507 72ce 	add.w	r2, r7, #412	; 0x19c
 8001e62:	f103 040c 	add.w	r4, r3, #12
 8001e66:	4613      	mov	r3, r2
 8001e68:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001e6a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    // Calculate linear acceleration
    const FusionVector3 gravity = {
        .axis.x = 2.0f * (Q.x * Q.z - Q.w * Q.y),
 8001e6e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	ed93 7a04 	vldr	s14, [r3, #16]
 8001e78:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	edd3 7a06 	vldr	s15, [r3, #24]
 8001e82:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e86:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	edd3 6a03 	vldr	s13, [r3, #12]
 8001e90:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	edd3 7a05 	vldr	s15, [r3, #20]
 8001e9a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ea2:	ee77 7aa7 	vadd.f32	s15, s15, s15
    const FusionVector3 gravity = {
 8001ea6:	f507 7325 	add.w	r3, r7, #660	; 0x294
 8001eaa:	edc3 7a00 	vstr	s15, [r3]
        .axis.y = 2.0f * (Q.w * Q.x + Q.y * Q.z),
 8001eae:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	ed93 7a03 	vldr	s14, [r3, #12]
 8001eb8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	edd3 7a04 	vldr	s15, [r3, #16]
 8001ec2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ec6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	edd3 6a05 	vldr	s13, [r3, #20]
 8001ed0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	edd3 7a06 	vldr	s15, [r3, #24]
 8001eda:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ede:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ee2:	ee77 7aa7 	vadd.f32	s15, s15, s15
    const FusionVector3 gravity = {
 8001ee6:	f507 7325 	add.w	r3, r7, #660	; 0x294
 8001eea:	edc3 7a01 	vstr	s15, [r3, #4]
        .axis.z = 2.0f * (Q.w * Q.w - 0.5f + Q.z * Q.z),
 8001eee:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	ed93 7a03 	vldr	s14, [r3, #12]
 8001ef8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	edd3 7a03 	vldr	s15, [r3, #12]
 8001f02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f06:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001f0a:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001f0e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	edd3 6a06 	vldr	s13, [r3, #24]
 8001f18:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	edd3 7a06 	vldr	s15, [r3, #24]
 8001f22:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f26:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f2a:	ee77 7aa7 	vadd.f32	s15, s15, s15
    const FusionVector3 gravity = {
 8001f2e:	f507 7325 	add.w	r3, r7, #660	; 0x294
 8001f32:	edc3 7a02 	vstr	s15, [r3, #8]
 8001f36:	f507 73b6 	add.w	r3, r7, #364	; 0x16c
 8001f3a:	f107 0214 	add.w	r2, r7, #20
 8001f3e:	ca07      	ldmia	r2, {r0, r1, r2}
 8001f40:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001f44:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 8001f48:	f507 7225 	add.w	r2, r7, #660	; 0x294
 8001f4c:	ca07      	ldmia	r2, {r0, r1, r2}
 8001f4e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    result.axis.x = vectorA.axis.x - vectorB.axis.x;
 8001f52:	f507 73b6 	add.w	r3, r7, #364	; 0x16c
 8001f56:	ed93 7a00 	vldr	s14, [r3]
 8001f5a:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 8001f5e:	edd3 7a00 	vldr	s15, [r3]
 8001f62:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f66:	f507 73aa 	add.w	r3, r7, #340	; 0x154
 8001f6a:	edc3 7a00 	vstr	s15, [r3]
    result.axis.y = vectorA.axis.y - vectorB.axis.y;
 8001f6e:	f507 73b6 	add.w	r3, r7, #364	; 0x16c
 8001f72:	ed93 7a01 	vldr	s14, [r3, #4]
 8001f76:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 8001f7a:	edd3 7a01 	vldr	s15, [r3, #4]
 8001f7e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f82:	f507 73aa 	add.w	r3, r7, #340	; 0x154
 8001f86:	edc3 7a01 	vstr	s15, [r3, #4]
    result.axis.z = vectorA.axis.z - vectorB.axis.z;
 8001f8a:	f507 73b6 	add.w	r3, r7, #364	; 0x16c
 8001f8e:	ed93 7a02 	vldr	s14, [r3, #8]
 8001f92:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 8001f96:	edd3 7a02 	vldr	s15, [r3, #8]
 8001f9a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f9e:	f507 73aa 	add.w	r3, r7, #340	; 0x154
 8001fa2:	edc3 7a02 	vstr	s15, [r3, #8]
    return result;
 8001fa6:	f507 72aa 	add.w	r2, r7, #340	; 0x154
 8001faa:	f507 735f 	add.w	r3, r7, #892	; 0x37c
 8001fae:	ca07      	ldmia	r2, {r0, r1, r2}
 8001fb0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001fb4:	f507 73b0 	add.w	r3, r7, #352	; 0x160
 8001fb8:	461c      	mov	r4, r3
 8001fba:	f507 735f 	add.w	r3, r7, #892	; 0x37c
 8001fbe:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001fc2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    }; // equal to 3rd column of rotation matrix representation
    fusionAhrs->linearAcceleration = FusionVectorSubtract(accelerometer, gravity);
 8001fc6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f507 72b0 	add.w	r2, r7, #352	; 0x160
 8001fd0:	331c      	adds	r3, #28
 8001fd2:	ca07      	ldmia	r2, {r0, r1, r2}
 8001fd4:	e883 0007 	stmia.w	r3, {r0, r1, r2}

#undef Q // undefine shorthand label
}
 8001fd8:	bf00      	nop
 8001fda:	f507 6785 	add.w	r7, r7, #1064	; 0x428
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bc90      	pop	{r4, r7}
 8001fe2:	4770      	bx	lr
 8001fe4:	5f3759df 	.word	0x5f3759df

08001fe8 <FusionAhrsUpdateWithoutMagnetometer>:
 * @param gyroscope Gyroscope measurement in degrees per second.
 * @param accelerometer Accelerometer measurement in g.
 * @param samplePeriod Sample period in seconds.  This is the difference in time
 * between the current and previous gyroscope measurements.
 */
void FusionAhrsUpdateWithoutMagnetometer(FusionAhrs * const fusionAhrs, const FusionVector3 gyroscope, const FusionVector3 accelerometer, const float samplePeriod) {
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b08c      	sub	sp, #48	; 0x30
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	61f8      	str	r0, [r7, #28]
 8001ff0:	eeb0 5a40 	vmov.f32	s10, s0
 8001ff4:	eef0 5a60 	vmov.f32	s11, s1
 8001ff8:	eeb0 6a41 	vmov.f32	s12, s2
 8001ffc:	eef0 6a61 	vmov.f32	s13, s3
 8002000:	eeb0 7a42 	vmov.f32	s14, s4
 8002004:	eef0 7a62 	vmov.f32	s15, s5
 8002008:	ed87 3a00 	vstr	s6, [r7]
 800200c:	ed87 5a04 	vstr	s10, [r7, #16]
 8002010:	edc7 5a05 	vstr	s11, [r7, #20]
 8002014:	ed87 6a06 	vstr	s12, [r7, #24]
 8002018:	edc7 6a01 	vstr	s13, [r7, #4]
 800201c:	ed87 7a02 	vstr	s14, [r7, #8]
 8002020:	edc7 7a03 	vstr	s15, [r7, #12]

    // Update AHRS algorithm
    FusionAhrsUpdate(fusionAhrs, gyroscope, accelerometer, FUSION_VECTOR3_ZERO, samplePeriod);
 8002024:	f04f 0300 	mov.w	r3, #0
 8002028:	627b      	str	r3, [r7, #36]	; 0x24
 800202a:	f04f 0300 	mov.w	r3, #0
 800202e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002030:	f04f 0300 	mov.w	r3, #0
 8002034:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002036:	ed97 3a09 	vldr	s6, [r7, #36]	; 0x24
 800203a:	edd7 3a0a 	vldr	s7, [r7, #40]	; 0x28
 800203e:	ed97 4a0b 	vldr	s8, [r7, #44]	; 0x2c
 8002042:	ed97 5a01 	vldr	s10, [r7, #4]
 8002046:	edd7 5a02 	vldr	s11, [r7, #8]
 800204a:	ed97 6a03 	vldr	s12, [r7, #12]
 800204e:	edd7 6a04 	vldr	s13, [r7, #16]
 8002052:	ed97 7a05 	vldr	s14, [r7, #20]
 8002056:	edd7 7a06 	vldr	s15, [r7, #24]
 800205a:	edd7 4a00 	vldr	s9, [r7]
 800205e:	eef0 1a45 	vmov.f32	s3, s10
 8002062:	eeb0 2a65 	vmov.f32	s4, s11
 8002066:	eef0 2a46 	vmov.f32	s5, s12
 800206a:	eeb0 0a66 	vmov.f32	s0, s13
 800206e:	eef0 0a47 	vmov.f32	s1, s14
 8002072:	eeb0 1a67 	vmov.f32	s2, s15
 8002076:	69f8      	ldr	r0, [r7, #28]
 8002078:	f7fe ff2e 	bl	8000ed8 <FusionAhrsUpdate>

    // Zero yaw once initialisation complete
    if (FusionAhrsIsInitialising(fusionAhrs) == true) {
 800207c:	69f8      	ldr	r0, [r7, #28]
 800207e:	f000 f862 	bl	8002146 <FusionAhrsIsInitialising>
 8002082:	4603      	mov	r3, r0
 8002084:	2b00      	cmp	r3, #0
 8002086:	d004      	beq.n	8002092 <FusionAhrsUpdateWithoutMagnetometer+0xaa>
        fusionAhrs->zeroYawPending = true;
 8002088:	69fb      	ldr	r3, [r7, #28]
 800208a:	2201      	movs	r2, #1
 800208c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
        if (fusionAhrs->zeroYawPending == true) {
            FusionAhrsSetYaw(fusionAhrs, 0.0f);
            fusionAhrs->zeroYawPending = false;
        }
    }
}
 8002090:	e00d      	b.n	80020ae <FusionAhrsUpdateWithoutMagnetometer+0xc6>
        if (fusionAhrs->zeroYawPending == true) {
 8002092:	69fb      	ldr	r3, [r7, #28]
 8002094:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8002098:	2b00      	cmp	r3, #0
 800209a:	d008      	beq.n	80020ae <FusionAhrsUpdateWithoutMagnetometer+0xc6>
            FusionAhrsSetYaw(fusionAhrs, 0.0f);
 800209c:	ed9f 0a06 	vldr	s0, [pc, #24]	; 80020b8 <FusionAhrsUpdateWithoutMagnetometer+0xd0>
 80020a0:	69f8      	ldr	r0, [r7, #28]
 80020a2:	f000 f869 	bl	8002178 <FusionAhrsSetYaw>
            fusionAhrs->zeroYawPending = false;
 80020a6:	69fb      	ldr	r3, [r7, #28]
 80020a8:	2200      	movs	r2, #0
 80020aa:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
}
 80020ae:	bf00      	nop
 80020b0:	3730      	adds	r7, #48	; 0x30
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	00000000 	.word	0x00000000

080020bc <FusionAhrsGetQuaternion>:
/**
 * @brief Gets the quaternion describing the sensor relative to the Earth.
 * @param fusionAhrs AHRS algorithm structure.
 * @return Quaternion describing the sensor relative to the Earth.
 */
FusionQuaternion FusionAhrsGetQuaternion(const FusionAhrs * const fusionAhrs) {
 80020bc:	b490      	push	{r4, r7}
 80020be:	b096      	sub	sp, #88	; 0x58
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6178      	str	r0, [r7, #20]
 80020c4:	697b      	ldr	r3, [r7, #20]
 80020c6:	f107 0428 	add.w	r4, r7, #40	; 0x28
 80020ca:	330c      	adds	r3, #12
 80020cc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80020ce:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    conjugate.element.w = quaternion.element.w;
 80020d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020d4:	61bb      	str	r3, [r7, #24]
    conjugate.element.x = -1.0f * quaternion.element.x;
 80020d6:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80020da:	eef1 7a67 	vneg.f32	s15, s15
 80020de:	edc7 7a07 	vstr	s15, [r7, #28]
    conjugate.element.y = -1.0f * quaternion.element.y;
 80020e2:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80020e6:	eef1 7a67 	vneg.f32	s15, s15
 80020ea:	edc7 7a08 	vstr	s15, [r7, #32]
    conjugate.element.z = -1.0f * quaternion.element.z;
 80020ee:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80020f2:	eef1 7a67 	vneg.f32	s15, s15
 80020f6:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    return conjugate;
 80020fa:	f107 0448 	add.w	r4, r7, #72	; 0x48
 80020fe:	f107 0318 	add.w	r3, r7, #24
 8002102:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002104:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002108:	f107 0438 	add.w	r4, r7, #56	; 0x38
 800210c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002110:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002112:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    return FusionQuaternionConjugate(fusionAhrs->quaternion);
 8002116:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002118:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800211a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800211c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800211e:	ee06 0a10 	vmov	s12, r0
 8002122:	ee06 1a90 	vmov	s13, r1
 8002126:	ee07 2a10 	vmov	s14, r2
 800212a:	ee07 3a90 	vmov	s15, r3
}
 800212e:	eeb0 0a46 	vmov.f32	s0, s12
 8002132:	eef0 0a66 	vmov.f32	s1, s13
 8002136:	eeb0 1a47 	vmov.f32	s2, s14
 800213a:	eef0 1a67 	vmov.f32	s3, s15
 800213e:	3758      	adds	r7, #88	; 0x58
 8002140:	46bd      	mov	sp, r7
 8002142:	bc90      	pop	{r4, r7}
 8002144:	4770      	bx	lr

08002146 <FusionAhrsIsInitialising>:
/**
 * @brief Returns true while the AHRS algorithm is initialising.
 * @param fusionAhrs AHRS algorithm structure.
 * @return True while the AHRS algorithm is initialising.
 */
bool FusionAhrsIsInitialising(const FusionAhrs * const fusionAhrs) {
 8002146:	b480      	push	{r7}
 8002148:	b083      	sub	sp, #12
 800214a:	af00      	add	r7, sp, #0
 800214c:	6078      	str	r0, [r7, #4]
    return fusionAhrs->rampedGain > fusionAhrs->gain;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	edd3 7a00 	vldr	s15, [r3]
 800215a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800215e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002162:	bfcc      	ite	gt
 8002164:	2301      	movgt	r3, #1
 8002166:	2300      	movle	r3, #0
 8002168:	b2db      	uxtb	r3, r3
}
 800216a:	4618      	mov	r0, r3
 800216c:	370c      	adds	r7, #12
 800216e:	46bd      	mov	sp, r7
 8002170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002174:	4770      	bx	lr
	...

08002178 <FusionAhrsSetYaw>:
 * AHRS algorithm.  This function can be used to reset drift in yaw when the
 * AHRS algorithm is being used without a magnetometer.
 * @param fusionAhrs AHRS algorithm structure.
 * @param yaw Yaw angle in degrees.
 */
void FusionAhrsSetYaw(FusionAhrs * const fusionAhrs, const float yaw) {
 8002178:	b590      	push	{r4, r7, lr}
 800217a:	b0af      	sub	sp, #188	; 0xbc
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
 8002180:	ed87 0a00 	vstr	s0, [r7]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	f107 0468 	add.w	r4, r7, #104	; 0x68
 800218a:	330c      	adds	r3, #12
 800218c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800218e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    const float magnitudeReciprocal = 1.0f / sqrtf(Q.w * Q.w + Q.x * Q.x + Q.y * Q.y + Q.z * Q.z);
 8002192:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 8002196:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 800219a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800219e:	edd7 6a1b 	vldr	s13, [r7, #108]	; 0x6c
 80021a2:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 80021a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80021aa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80021ae:	edd7 6a1c 	vldr	s13, [r7, #112]	; 0x70
 80021b2:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 80021b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80021ba:	ee37 7a27 	vadd.f32	s14, s14, s15
 80021be:	edd7 6a1d 	vldr	s13, [r7, #116]	; 0x74
 80021c2:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80021c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80021ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021ce:	eeb0 0a67 	vmov.f32	s0, s15
 80021d2:	f008 fa4f 	bl	800a674 <sqrtf>
 80021d6:	eeb0 7a40 	vmov.f32	s14, s0
 80021da:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80021de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80021e2:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
    normalisedQuaternion.element.w = Q.w * magnitudeReciprocal;
 80021e6:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 80021ea:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 80021ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021f2:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
    normalisedQuaternion.element.x = Q.x * magnitudeReciprocal;
 80021f6:	ed97 7a1b 	vldr	s14, [r7, #108]	; 0x6c
 80021fa:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 80021fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002202:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
    normalisedQuaternion.element.y = Q.y * magnitudeReciprocal;
 8002206:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 800220a:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800220e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002212:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
    normalisedQuaternion.element.z = Q.z * magnitudeReciprocal;
 8002216:	ed97 7a1d 	vldr	s14, [r7, #116]	; 0x74
 800221a:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800221e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002222:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
    return normalisedQuaternion;
 8002226:	f107 0498 	add.w	r4, r7, #152	; 0x98
 800222a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800222e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002230:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002234:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8002238:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800223c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800223e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#define Q fusionAhrs->quaternion.element // define shorthand label for more readable code
    fusionAhrs->quaternion = FusionQuaternionNormalise(fusionAhrs->quaternion); // quaternion must be normalised accurately (approximation not sufficient)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	f103 040c 	add.w	r4, r3, #12
 8002248:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800224c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800224e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    const float inverseYaw = atan2f(Q.x * Q.y + Q.w * Q.z, Q.w * Q.w - 0.5f + Q.x * Q.x); // Euler angle of conjugate
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	ed93 7a04 	vldr	s14, [r3, #16]
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	edd3 7a05 	vldr	s15, [r3, #20]
 800225e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	edd3 6a03 	vldr	s13, [r3, #12]
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	edd3 7a06 	vldr	s15, [r3, #24]
 800226e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002272:	ee37 6a27 	vadd.f32	s12, s14, s15
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	ed93 7a03 	vldr	s14, [r3, #12]
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	edd3 7a03 	vldr	s15, [r3, #12]
 8002282:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002286:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800228a:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	edd3 6a04 	vldr	s13, [r3, #16]
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	edd3 7a04 	vldr	s15, [r3, #16]
 800229a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800229e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022a2:	eef0 0a67 	vmov.f32	s1, s15
 80022a6:	eeb0 0a46 	vmov.f32	s0, s12
 80022aa:	f008 f9e1 	bl	800a670 <atan2f>
 80022ae:	ed87 0a2d 	vstr	s0, [r7, #180]	; 0xb4
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    return degrees * ((float) M_PI / 180.0f);
 80022b8:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 80022bc:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800245c <FusionAhrsSetYaw+0x2e4>
 80022c0:	ee67 7a87 	vmul.f32	s15, s15, s14
    const float halfInverseYawMinusOffset = 0.5f * (inverseYaw - FusionDegreesToRadians(yaw));
 80022c4:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 80022c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80022cc:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80022d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022d4:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
    const FusionQuaternion inverseYawQuaternion = {
        .element.w = cosf(halfInverseYawMinusOffset),
 80022d8:	ed97 0a2c 	vldr	s0, [r7, #176]	; 0xb0
 80022dc:	f008 f914 	bl	800a508 <cosf>
 80022e0:	eef0 7a40 	vmov.f32	s15, s0
    const FusionQuaternion inverseYawQuaternion = {
 80022e4:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
 80022e8:	f04f 0300 	mov.w	r3, #0
 80022ec:	67fb      	str	r3, [r7, #124]	; 0x7c
 80022ee:	f04f 0300 	mov.w	r3, #0
 80022f2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
        .element.x = 0.0f,
        .element.y = 0.0f,
        .element.z = -1.0f * sinf(halfInverseYawMinusOffset),
 80022f6:	ed97 0a2c 	vldr	s0, [r7, #176]	; 0xb0
 80022fa:	f008 f945 	bl	800a588 <sinf>
 80022fe:	eef0 7a40 	vmov.f32	s15, s0
 8002302:	eef1 7a67 	vneg.f32	s15, s15
    const FusionQuaternion inverseYawQuaternion = {
 8002306:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
 800230a:	f107 0428 	add.w	r4, r7, #40	; 0x28
 800230e:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8002312:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002314:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	f107 0438 	add.w	r4, r7, #56	; 0x38
 800231e:	330c      	adds	r3, #12
 8002320:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002322:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    result.element.w = A.w * B.w - A.x * B.x - A.y * B.y - A.z * B.z;
 8002326:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800232a:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800232e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002332:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8002336:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800233a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800233e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002342:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8002346:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 800234a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800234e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002352:	edd7 6a0d 	vldr	s13, [r7, #52]	; 0x34
 8002356:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800235a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800235e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002362:	edc7 7a02 	vstr	s15, [r7, #8]
    result.element.x = A.w * B.x + A.x * B.w + A.y * B.z - A.z * B.y;
 8002366:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800236a:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800236e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002372:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8002376:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800237a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800237e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002382:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8002386:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800238a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800238e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002392:	edd7 6a0d 	vldr	s13, [r7, #52]	; 0x34
 8002396:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 800239a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800239e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023a2:	edc7 7a03 	vstr	s15, [r7, #12]
    result.element.y = A.w * B.y - A.x * B.z + A.y * B.w + A.z * B.x;
 80023a6:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80023aa:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80023ae:	ee27 7a27 	vmul.f32	s14, s14, s15
 80023b2:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 80023b6:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80023ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023be:	ee37 7a67 	vsub.f32	s14, s14, s15
 80023c2:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 80023c6:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80023ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023ce:	ee37 7a27 	vadd.f32	s14, s14, s15
 80023d2:	edd7 6a0d 	vldr	s13, [r7, #52]	; 0x34
 80023d6:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80023da:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023e2:	edc7 7a04 	vstr	s15, [r7, #16]
    result.element.z = A.w * B.z + A.x * B.y - A.y * B.x + A.z * B.w;
 80023e6:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80023ea:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80023ee:	ee27 7a27 	vmul.f32	s14, s14, s15
 80023f2:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 80023f6:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80023fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023fe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002402:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8002406:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800240a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800240e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002412:	edd7 6a0d 	vldr	s13, [r7, #52]	; 0x34
 8002416:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800241a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800241e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002422:	edc7 7a05 	vstr	s15, [r7, #20]
    return result;
 8002426:	f107 0488 	add.w	r4, r7, #136	; 0x88
 800242a:	f107 0308 	add.w	r3, r7, #8
 800242e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002430:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002434:	f107 0418 	add.w	r4, r7, #24
 8002438:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800243c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800243e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    };
    fusionAhrs->quaternion = FusionQuaternionMultiply(inverseYawQuaternion, fusionAhrs->quaternion);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	f103 040c 	add.w	r4, r3, #12
 8002448:	f107 0318 	add.w	r3, r7, #24
 800244c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800244e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#undef Q // undefine shorthand label
}
 8002452:	bf00      	nop
 8002454:	37bc      	adds	r7, #188	; 0xbc
 8002456:	46bd      	mov	sp, r7
 8002458:	bd90      	pop	{r4, r7, pc}
 800245a:	bf00      	nop
 800245c:	3c8efa35 	.word	0x3c8efa35

08002460 <FusionBiasInitialise>:
 * @param threshold Gyroscope threshold (in degrees per second) below which the
 * gyroscope is detected stationary.
 * @param samplePeriod Nominal sample period (in seconds) corresponding the rate
 * at which the application will update the algorithm.
 */
void FusionBiasInitialise(FusionBias * const fusionBias, const float threshold, const float samplePeriod) {
 8002460:	b580      	push	{r7, lr}
 8002462:	b088      	sub	sp, #32
 8002464:	af00      	add	r7, sp, #0
 8002466:	60f8      	str	r0, [r7, #12]
 8002468:	ed87 0a02 	vstr	s0, [r7, #8]
 800246c:	edc7 0a01 	vstr	s1, [r7, #4]
    fusionBias->threshold = threshold;
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	68ba      	ldr	r2, [r7, #8]
 8002474:	601a      	str	r2, [r3, #0]
    fusionBias->samplePeriod = samplePeriod;
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	687a      	ldr	r2, [r7, #4]
 800247a:	605a      	str	r2, [r3, #4]
    fusionBias->filterCoefficient = (2.0f * M_PI * CORNER_FREQUENCY) * fusionBias->samplePeriod;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	4618      	mov	r0, r3
 8002482:	f7fe f805 	bl	8000490 <__aeabi_f2d>
 8002486:	a312      	add	r3, pc, #72	; (adr r3, 80024d0 <FusionBiasInitialise+0x70>)
 8002488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800248c:	f7fe f858 	bl	8000540 <__aeabi_dmul>
 8002490:	4602      	mov	r2, r0
 8002492:	460b      	mov	r3, r1
 8002494:	4610      	mov	r0, r2
 8002496:	4619      	mov	r1, r3
 8002498:	f7fe fb14 	bl	8000ac4 <__aeabi_d2f>
 800249c:	4602      	mov	r2, r0
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	609a      	str	r2, [r3, #8]
    fusionBias->stationaryTimer = 0.0f;
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	f04f 0200 	mov.w	r2, #0
 80024a8:	60da      	str	r2, [r3, #12]
    fusionBias->gyroscopeBias = FUSION_VECTOR3_ZERO;
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	f04f 0200 	mov.w	r2, #0
 80024b0:	611a      	str	r2, [r3, #16]
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	f04f 0200 	mov.w	r2, #0
 80024b8:	615a      	str	r2, [r3, #20]
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	f04f 0200 	mov.w	r2, #0
 80024c0:	619a      	str	r2, [r3, #24]
}
 80024c2:	bf00      	nop
 80024c4:	3720      	adds	r7, #32
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}
 80024ca:	bf00      	nop
 80024cc:	f3af 8000 	nop.w
 80024d0:	8c0eff43 	.word	0x8c0eff43
 80024d4:	3fc015bf 	.word	0x3fc015bf

080024d8 <FusionBiasUpdate>:
 * corrected gyroscope measurement.
 * @param fusionBias FusionBias structure.
 * @param gyroscope Gyroscope measurement in degrees per second.
 * @return Corrected gyroscope measurement in degrees per second.
 */
FusionVector3 FusionBiasUpdate(FusionBias * const fusionBias, FusionVector3 gyroscope) {
 80024d8:	b490      	push	{r4, r7}
 80024da:	b0b4      	sub	sp, #208	; 0xd0
 80024dc:	af00      	add	r7, sp, #0
 80024de:	61f8      	str	r0, [r7, #28]
 80024e0:	eef0 6a40 	vmov.f32	s13, s0
 80024e4:	eeb0 7a60 	vmov.f32	s14, s1
 80024e8:	eef0 7a41 	vmov.f32	s15, s2
 80024ec:	edc7 6a04 	vstr	s13, [r7, #16]
 80024f0:	ed87 7a05 	vstr	s14, [r7, #20]
 80024f4:	edc7 7a06 	vstr	s15, [r7, #24]
 80024f8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80024fc:	f107 0210 	add.w	r2, r7, #16
 8002500:	ca07      	ldmia	r2, {r0, r1, r2}
 8002502:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8002506:	69fa      	ldr	r2, [r7, #28]
 8002508:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800250c:	3210      	adds	r2, #16
 800250e:	ca07      	ldmia	r2, {r0, r1, r2}
 8002510:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    result.axis.x = vectorA.axis.x - vectorB.axis.x;
 8002514:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8002518:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800251c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002520:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    result.axis.y = vectorA.axis.y - vectorB.axis.y;
 8002524:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8002528:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 800252c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002530:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    result.axis.z = vectorA.axis.z - vectorB.axis.z;
 8002534:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8002538:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800253c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002540:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    return result;
 8002544:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002548:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800254c:	ca07      	ldmia	r2, {r0, r1, r2}
 800254e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8002552:	f107 0310 	add.w	r3, r7, #16
 8002556:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800255a:	ca07      	ldmia	r2, {r0, r1, r2}
 800255c:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    // Subtract bias from gyroscope measurement
    gyroscope = FusionVectorSubtract(gyroscope, fusionBias->gyroscopeBias);

    // Reset stationary timer if gyroscope not stationary
    if ((fabs(gyroscope.axis.x) > fusionBias->threshold) || (fabs(gyroscope.axis.y) > fusionBias->threshold) || (fabs(gyroscope.axis.z) > fusionBias->threshold)) {
 8002560:	edd7 7a04 	vldr	s15, [r7, #16]
 8002564:	eeb0 7ae7 	vabs.f32	s14, s15
 8002568:	69fb      	ldr	r3, [r7, #28]
 800256a:	edd3 7a00 	vldr	s15, [r3]
 800256e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002572:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002576:	dc17      	bgt.n	80025a8 <FusionBiasUpdate+0xd0>
 8002578:	edd7 7a05 	vldr	s15, [r7, #20]
 800257c:	eeb0 7ae7 	vabs.f32	s14, s15
 8002580:	69fb      	ldr	r3, [r7, #28]
 8002582:	edd3 7a00 	vldr	s15, [r3]
 8002586:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800258a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800258e:	dc0b      	bgt.n	80025a8 <FusionBiasUpdate+0xd0>
 8002590:	edd7 7a06 	vldr	s15, [r7, #24]
 8002594:	eeb0 7ae7 	vabs.f32	s14, s15
 8002598:	69fb      	ldr	r3, [r7, #28]
 800259a:	edd3 7a00 	vldr	s15, [r3]
 800259e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80025a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025a6:	dd0b      	ble.n	80025c0 <FusionBiasUpdate+0xe8>
        fusionBias->stationaryTimer = 0.0f;
 80025a8:	69fb      	ldr	r3, [r7, #28]
 80025aa:	f04f 0200 	mov.w	r2, #0
 80025ae:	60da      	str	r2, [r3, #12]
        return gyroscope;
 80025b0:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80025b4:	f107 0210 	add.w	r2, r7, #16
 80025b8:	ca07      	ldmia	r2, {r0, r1, r2}
 80025ba:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80025be:	e08f      	b.n	80026e0 <FusionBiasUpdate+0x208>
    }

    // Increment stationary timer while gyroscope stationary
    if (fusionBias->stationaryTimer < STATIONARY_PERIOD) {
 80025c0:	69fb      	ldr	r3, [r7, #28]
 80025c2:	edd3 7a03 	vldr	s15, [r3, #12]
 80025c6:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 80025ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025d2:	d512      	bpl.n	80025fa <FusionBiasUpdate+0x122>
        fusionBias->stationaryTimer += fusionBias->samplePeriod;
 80025d4:	69fb      	ldr	r3, [r7, #28]
 80025d6:	ed93 7a03 	vldr	s14, [r3, #12]
 80025da:	69fb      	ldr	r3, [r7, #28]
 80025dc:	edd3 7a01 	vldr	s15, [r3, #4]
 80025e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025e4:	69fb      	ldr	r3, [r7, #28]
 80025e6:	edc3 7a03 	vstr	s15, [r3, #12]
        return gyroscope;
 80025ea:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80025ee:	f107 0210 	add.w	r2, r7, #16
 80025f2:	ca07      	ldmia	r2, {r0, r1, r2}
 80025f4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80025f8:	e072      	b.n	80026e0 <FusionBiasUpdate+0x208>
    }

    // Adjust bias if stationary timer has elapsed
    fusionBias->gyroscopeBias = FusionVectorAdd(fusionBias->gyroscopeBias, FusionVectorMultiplyScalar(gyroscope, fusionBias->filterCoefficient));
 80025fa:	69fb      	ldr	r3, [r7, #28]
 80025fc:	689c      	ldr	r4, [r3, #8]
 80025fe:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002602:	f107 0210 	add.w	r2, r7, #16
 8002606:	ca07      	ldmia	r2, {r0, r1, r2}
 8002608:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800260c:	f8c7 40cc 	str.w	r4, [r7, #204]	; 0xcc
    result.axis.x = vector.axis.x * scalar;
 8002610:	ed97 7a21 	vldr	s14, [r7, #132]	; 0x84
 8002614:	edd7 7a33 	vldr	s15, [r7, #204]	; 0xcc
 8002618:	ee67 7a27 	vmul.f32	s15, s14, s15
 800261c:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
    result.axis.y = vector.axis.y * scalar;
 8002620:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 8002624:	edd7 7a33 	vldr	s15, [r7, #204]	; 0xcc
 8002628:	ee67 7a27 	vmul.f32	s15, s14, s15
 800262c:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
    result.axis.z = vector.axis.z * scalar;
 8002630:	ed97 7a23 	vldr	s14, [r7, #140]	; 0x8c
 8002634:	edd7 7a33 	vldr	s15, [r7, #204]	; 0xcc
 8002638:	ee67 7a27 	vmul.f32	s15, s14, s15
 800263c:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
    return result;
 8002640:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8002644:	f107 0278 	add.w	r2, r7, #120	; 0x78
 8002648:	ca07      	ldmia	r2, {r0, r1, r2}
 800264a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800264e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002652:	f107 02c0 	add.w	r2, r7, #192	; 0xc0
 8002656:	ca07      	ldmia	r2, {r0, r1, r2}
 8002658:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800265c:	69fa      	ldr	r2, [r7, #28]
 800265e:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8002662:	3210      	adds	r2, #16
 8002664:	ca07      	ldmia	r2, {r0, r1, r2}
 8002666:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800266a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800266e:	f107 029c 	add.w	r2, r7, #156	; 0x9c
 8002672:	ca07      	ldmia	r2, {r0, r1, r2}
 8002674:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    result.axis.x = vectorA.axis.x + vectorB.axis.x;
 8002678:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 800267c:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8002680:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002684:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
    result.axis.y = vectorA.axis.y + vectorB.axis.y;
 8002688:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 800268c:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8002690:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002694:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
    result.axis.z = vectorA.axis.z + vectorB.axis.z;
 8002698:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 800269c:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80026a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026a4:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
    return result;
 80026a8:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80026ac:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80026b0:	ca07      	ldmia	r2, {r0, r1, r2}
 80026b2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80026b6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80026ba:	f107 02b4 	add.w	r2, r7, #180	; 0xb4
 80026be:	ca07      	ldmia	r2, {r0, r1, r2}
 80026c0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80026c4:	69fb      	ldr	r3, [r7, #28]
 80026c6:	3310      	adds	r3, #16
 80026c8:	f107 0254 	add.w	r2, r7, #84	; 0x54
 80026cc:	ca07      	ldmia	r2, {r0, r1, r2}
 80026ce:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    return gyroscope;
 80026d2:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80026d6:	f107 0210 	add.w	r2, r7, #16
 80026da:	ca07      	ldmia	r2, {r0, r1, r2}
 80026dc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80026e0:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80026e4:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80026e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80026ec:	ee06 1a90 	vmov	s13, r1
 80026f0:	ee07 2a10 	vmov	s14, r2
 80026f4:	ee07 3a90 	vmov	s15, r3
}
 80026f8:	eeb0 0a66 	vmov.f32	s0, s13
 80026fc:	eef0 0a47 	vmov.f32	s1, s14
 8002700:	eeb0 1a67 	vmov.f32	s2, s15
 8002704:	37d0      	adds	r7, #208	; 0xd0
 8002706:	46bd      	mov	sp, r7
 8002708:	bc90      	pop	{r4, r7}
 800270a:	4770      	bx	lr

0800270c <icm20948_init>:
static uint8_t* read_multiple_ak09916_reg(uint8_t reg, uint8_t len);


/* Main Functions */
void icm20948_init()
{
 800270c:	b580      	push	{r7, lr}
 800270e:	af00      	add	r7, sp, #0
	while(!icm20948_who_am_i());
 8002710:	bf00      	nop
 8002712:	f000 f921 	bl	8002958 <icm20948_who_am_i>
 8002716:	4603      	mov	r3, r0
 8002718:	f083 0301 	eor.w	r3, r3, #1
 800271c:	b2db      	uxtb	r3, r3
 800271e:	2b00      	cmp	r3, #0
 8002720:	d1f7      	bne.n	8002712 <icm20948_init+0x6>

	icm20948_device_reset();
 8002722:	f000 f93e 	bl	80029a2 <icm20948_device_reset>
	icm20948_wakeup();
 8002726:	f000 f953 	bl	80029d0 <icm20948_wakeup>

	icm20948_clock_source(1);
 800272a:	2001      	movs	r0, #1
 800272c:	f000 f9cb 	bl	8002ac6 <icm20948_clock_source>
	icm20948_odr_align_enable();
 8002730:	f000 f9e2 	bl	8002af8 <icm20948_odr_align_enable>
	
	icm20948_spi_slave_enable();
 8002734:	f000 f966 	bl	8002a04 <icm20948_spi_slave_enable>
	
	icm20948_gyro_low_pass_filter(0);
 8002738:	2000      	movs	r0, #0
 800273a:	f000 f9e6 	bl	8002b0a <icm20948_gyro_low_pass_filter>
	icm20948_accel_low_pass_filter(0);
 800273e:	2000      	movs	r0, #0
 8002740:	f000 fa00 	bl	8002b44 <icm20948_accel_low_pass_filter>

	icm20948_gyro_sample_rate_divider(0);
 8002744:	2000      	movs	r0, #0
 8002746:	f000 fa1a 	bl	8002b7e <icm20948_gyro_sample_rate_divider>
	icm20948_accel_sample_rate_divider(0);
 800274a:	2000      	movs	r0, #0
 800274c:	f000 fa26 	bl	8002b9c <icm20948_accel_sample_rate_divider>

	//icm20948_gyro_calibration();
	//icm20948_accel_calibration();

	icm20948_gyro_full_scale_select(_2000dps);
 8002750:	2003      	movs	r0, #3
 8002752:	f000 fa53 	bl	8002bfc <icm20948_gyro_full_scale_select>
	icm20948_accel_full_scale_select(_16g);
 8002756:	2003      	movs	r0, #3
 8002758:	f000 fa9a 	bl	8002c90 <icm20948_accel_full_scale_select>
}
 800275c:	bf00      	nop
 800275e:	bd80      	pop	{r7, pc}

08002760 <ak09916_init>:

void ak09916_init()
{
 8002760:	b580      	push	{r7, lr}
 8002762:	af00      	add	r7, sp, #0
	icm20948_i2c_master_reset();
 8002764:	f000 f965 	bl	8002a32 <icm20948_i2c_master_reset>
	icm20948_i2c_master_enable();
 8002768:	f000 f97a 	bl	8002a60 <icm20948_i2c_master_enable>
	icm20948_i2c_master_clk_frq(7);
 800276c:	2007      	movs	r0, #7
 800276e:	f000 f991 	bl	8002a94 <icm20948_i2c_master_clk_frq>

	while(!ak09916_who_am_i());
 8002772:	bf00      	nop
 8002774:	f000 f903 	bl	800297e <ak09916_who_am_i>
 8002778:	4603      	mov	r3, r0
 800277a:	f083 0301 	eor.w	r3, r3, #1
 800277e:	b2db      	uxtb	r3, r3
 8002780:	2b00      	cmp	r3, #0
 8002782:	d1f7      	bne.n	8002774 <ak09916_init+0x14>

	ak09916_soft_reset();
 8002784:	f000 f919 	bl	80029ba <ak09916_soft_reset>
	ak09916_operation_mode_setting(continuous_measurement_100hz);
 8002788:	2008      	movs	r0, #8
 800278a:	f000 fa25 	bl	8002bd8 <ak09916_operation_mode_setting>
}
 800278e:	bf00      	nop
 8002790:	bd80      	pop	{r7, pc}

08002792 <icm20948_gyro_read>:

void icm20948_gyro_read(axises* data)
{
 8002792:	b580      	push	{r7, lr}
 8002794:	b084      	sub	sp, #16
 8002796:	af00      	add	r7, sp, #0
 8002798:	6078      	str	r0, [r7, #4]
	uint8_t* temp = read_multiple_icm20948_reg(ub_0, B0_GYRO_XOUT_H, 6);
 800279a:	2206      	movs	r2, #6
 800279c:	2133      	movs	r1, #51	; 0x33
 800279e:	2000      	movs	r0, #0
 80027a0:	f000 fb3e 	bl	8002e20 <read_multiple_icm20948_reg>
 80027a4:	60f8      	str	r0, [r7, #12]

	data->x = (int16_t)(temp[0] << 8 | temp[1]);
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	781b      	ldrb	r3, [r3, #0]
 80027aa:	021b      	lsls	r3, r3, #8
 80027ac:	b21a      	sxth	r2, r3
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	3301      	adds	r3, #1
 80027b2:	781b      	ldrb	r3, [r3, #0]
 80027b4:	b21b      	sxth	r3, r3
 80027b6:	4313      	orrs	r3, r2
 80027b8:	b21b      	sxth	r3, r3
 80027ba:	ee07 3a90 	vmov	s15, r3
 80027be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	edc3 7a00 	vstr	s15, [r3]
	data->y = (int16_t)(temp[2] << 8 | temp[3]);
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	3302      	adds	r3, #2
 80027cc:	781b      	ldrb	r3, [r3, #0]
 80027ce:	021b      	lsls	r3, r3, #8
 80027d0:	b21a      	sxth	r2, r3
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	3303      	adds	r3, #3
 80027d6:	781b      	ldrb	r3, [r3, #0]
 80027d8:	b21b      	sxth	r3, r3
 80027da:	4313      	orrs	r3, r2
 80027dc:	b21b      	sxth	r3, r3
 80027de:	ee07 3a90 	vmov	s15, r3
 80027e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	edc3 7a01 	vstr	s15, [r3, #4]
	data->z = (int16_t)(temp[4] << 8 | temp[5]);
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	3304      	adds	r3, #4
 80027f0:	781b      	ldrb	r3, [r3, #0]
 80027f2:	021b      	lsls	r3, r3, #8
 80027f4:	b21a      	sxth	r2, r3
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	3305      	adds	r3, #5
 80027fa:	781b      	ldrb	r3, [r3, #0]
 80027fc:	b21b      	sxth	r3, r3
 80027fe:	4313      	orrs	r3, r2
 8002800:	b21b      	sxth	r3, r3
 8002802:	ee07 3a90 	vmov	s15, r3
 8002806:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8002810:	bf00      	nop
 8002812:	3710      	adds	r7, #16
 8002814:	46bd      	mov	sp, r7
 8002816:	bd80      	pop	{r7, pc}

08002818 <icm20948_accel_read>:

void icm20948_accel_read(axises* data)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b084      	sub	sp, #16
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
	uint8_t* temp = read_multiple_icm20948_reg(ub_0, B0_ACCEL_XOUT_H, 6);
 8002820:	2206      	movs	r2, #6
 8002822:	212d      	movs	r1, #45	; 0x2d
 8002824:	2000      	movs	r0, #0
 8002826:	f000 fafb 	bl	8002e20 <read_multiple_icm20948_reg>
 800282a:	60f8      	str	r0, [r7, #12]

	data->x = (int16_t)(temp[0] << 8 | (temp[1]));
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	781b      	ldrb	r3, [r3, #0]
 8002830:	021b      	lsls	r3, r3, #8
 8002832:	b21a      	sxth	r2, r3
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	3301      	adds	r3, #1
 8002838:	781b      	ldrb	r3, [r3, #0]
 800283a:	b21b      	sxth	r3, r3
 800283c:	4313      	orrs	r3, r2
 800283e:	b21b      	sxth	r3, r3
 8002840:	ee07 3a90 	vmov	s15, r3
 8002844:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	edc3 7a00 	vstr	s15, [r3]
	data->y = (int16_t)(temp[2] << 8 | (temp[3]));
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	3302      	adds	r3, #2
 8002852:	781b      	ldrb	r3, [r3, #0]
 8002854:	021b      	lsls	r3, r3, #8
 8002856:	b21a      	sxth	r2, r3
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	3303      	adds	r3, #3
 800285c:	781b      	ldrb	r3, [r3, #0]
 800285e:	b21b      	sxth	r3, r3
 8002860:	4313      	orrs	r3, r2
 8002862:	b21b      	sxth	r3, r3
 8002864:	ee07 3a90 	vmov	s15, r3
 8002868:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	edc3 7a01 	vstr	s15, [r3, #4]
	data->z = (int16_t)(temp[4] << 8 | (temp[5]));
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	3304      	adds	r3, #4
 8002876:	781b      	ldrb	r3, [r3, #0]
 8002878:	021b      	lsls	r3, r3, #8
 800287a:	b21a      	sxth	r2, r3
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	3305      	adds	r3, #5
 8002880:	781b      	ldrb	r3, [r3, #0]
 8002882:	b21b      	sxth	r3, r3
 8002884:	4313      	orrs	r3, r2
 8002886:	b21b      	sxth	r3, r3
 8002888:	ee07 3a90 	vmov	s15, r3
 800288c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	edc3 7a02 	vstr	s15, [r3, #8]

	// Add scale factor because calibraiton function offset gravity acceleration.
}
 8002896:	bf00      	nop
 8002898:	3710      	adds	r7, #16
 800289a:	46bd      	mov	sp, r7
 800289c:	bd80      	pop	{r7, pc}
	...

080028a0 <icm20948_gyro_read_dps>:

	return true;
}

void icm20948_gyro_read_dps(axises* data)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b082      	sub	sp, #8
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
	icm20948_gyro_read(data);
 80028a8:	6878      	ldr	r0, [r7, #4]
 80028aa:	f7ff ff72 	bl	8002792 <icm20948_gyro_read>

	data->x /= gyro_scale_factor;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	edd3 6a00 	vldr	s13, [r3]
 80028b4:	4b10      	ldr	r3, [pc, #64]	; (80028f8 <icm20948_gyro_read_dps+0x58>)
 80028b6:	ed93 7a00 	vldr	s14, [r3]
 80028ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	edc3 7a00 	vstr	s15, [r3]
	data->y /= gyro_scale_factor;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	edd3 6a01 	vldr	s13, [r3, #4]
 80028ca:	4b0b      	ldr	r3, [pc, #44]	; (80028f8 <icm20948_gyro_read_dps+0x58>)
 80028cc:	ed93 7a00 	vldr	s14, [r3]
 80028d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	edc3 7a01 	vstr	s15, [r3, #4]
	data->z /= gyro_scale_factor;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	edd3 6a02 	vldr	s13, [r3, #8]
 80028e0:	4b05      	ldr	r3, [pc, #20]	; (80028f8 <icm20948_gyro_read_dps+0x58>)
 80028e2:	ed93 7a00 	vldr	s14, [r3]
 80028e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	edc3 7a02 	vstr	s15, [r3, #8]
}
 80028f0:	bf00      	nop
 80028f2:	3708      	adds	r7, #8
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd80      	pop	{r7, pc}
 80028f8:	200000c0 	.word	0x200000c0

080028fc <icm20948_accel_read_g>:

void icm20948_accel_read_g(axises* data)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b082      	sub	sp, #8
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
	icm20948_accel_read(data);
 8002904:	6878      	ldr	r0, [r7, #4]
 8002906:	f7ff ff87 	bl	8002818 <icm20948_accel_read>

	data->x /= accel_scale_factor;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	edd3 6a00 	vldr	s13, [r3]
 8002910:	4b10      	ldr	r3, [pc, #64]	; (8002954 <icm20948_accel_read_g+0x58>)
 8002912:	ed93 7a00 	vldr	s14, [r3]
 8002916:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	edc3 7a00 	vstr	s15, [r3]
	data->y /= accel_scale_factor;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	edd3 6a01 	vldr	s13, [r3, #4]
 8002926:	4b0b      	ldr	r3, [pc, #44]	; (8002954 <icm20948_accel_read_g+0x58>)
 8002928:	ed93 7a00 	vldr	s14, [r3]
 800292c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	edc3 7a01 	vstr	s15, [r3, #4]
	data->z /= accel_scale_factor;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	edd3 6a02 	vldr	s13, [r3, #8]
 800293c:	4b05      	ldr	r3, [pc, #20]	; (8002954 <icm20948_accel_read_g+0x58>)
 800293e:	ed93 7a00 	vldr	s14, [r3]
 8002942:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	edc3 7a02 	vstr	s15, [r3, #8]
}
 800294c:	bf00      	nop
 800294e:	3708      	adds	r7, #8
 8002950:	46bd      	mov	sp, r7
 8002952:	bd80      	pop	{r7, pc}
 8002954:	200000c4 	.word	0x200000c4

08002958 <icm20948_who_am_i>:
}	


/* Sub Functions */
bool icm20948_who_am_i()
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b082      	sub	sp, #8
 800295c:	af00      	add	r7, sp, #0
	uint8_t icm20948_id = read_single_icm20948_reg(ub_0, B0_WHO_AM_I);
 800295e:	2100      	movs	r1, #0
 8002960:	2000      	movs	r0, #0
 8002962:	f000 fa0d 	bl	8002d80 <read_single_icm20948_reg>
 8002966:	4603      	mov	r3, r0
 8002968:	71fb      	strb	r3, [r7, #7]

	if(icm20948_id == ICM20948_ID)
 800296a:	79fb      	ldrb	r3, [r7, #7]
 800296c:	2bea      	cmp	r3, #234	; 0xea
 800296e:	d101      	bne.n	8002974 <icm20948_who_am_i+0x1c>
		return true;
 8002970:	2301      	movs	r3, #1
 8002972:	e000      	b.n	8002976 <icm20948_who_am_i+0x1e>
	else
		return false;
 8002974:	2300      	movs	r3, #0
}
 8002976:	4618      	mov	r0, r3
 8002978:	3708      	adds	r7, #8
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}

0800297e <ak09916_who_am_i>:

bool ak09916_who_am_i()
{
 800297e:	b580      	push	{r7, lr}
 8002980:	b082      	sub	sp, #8
 8002982:	af00      	add	r7, sp, #0
	uint8_t ak09916_id = read_single_ak09916_reg(MAG_WIA2);
 8002984:	2001      	movs	r0, #1
 8002986:	f000 fa7b 	bl	8002e80 <read_single_ak09916_reg>
 800298a:	4603      	mov	r3, r0
 800298c:	71fb      	strb	r3, [r7, #7]

	if(ak09916_id == AK09916_ID)
 800298e:	79fb      	ldrb	r3, [r7, #7]
 8002990:	2b09      	cmp	r3, #9
 8002992:	d101      	bne.n	8002998 <ak09916_who_am_i+0x1a>
		return true;
 8002994:	2301      	movs	r3, #1
 8002996:	e000      	b.n	800299a <ak09916_who_am_i+0x1c>
	else
		return false;
 8002998:	2300      	movs	r3, #0
}
 800299a:	4618      	mov	r0, r3
 800299c:	3708      	adds	r7, #8
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}

080029a2 <icm20948_device_reset>:

void icm20948_device_reset()
{
 80029a2:	b580      	push	{r7, lr}
 80029a4:	af00      	add	r7, sp, #0
	write_single_icm20948_reg(ub_0, B0_PWR_MGMT_1, 0x80 | 0x41);
 80029a6:	22c1      	movs	r2, #193	; 0xc1
 80029a8:	2106      	movs	r1, #6
 80029aa:	2000      	movs	r0, #0
 80029ac:	f000 fa14 	bl	8002dd8 <write_single_icm20948_reg>
	HAL_Delay(100);
 80029b0:	2064      	movs	r0, #100	; 0x64
 80029b2:	f003 f879 	bl	8005aa8 <HAL_Delay>
}
 80029b6:	bf00      	nop
 80029b8:	bd80      	pop	{r7, pc}

080029ba <ak09916_soft_reset>:

void ak09916_soft_reset()
{
 80029ba:	b580      	push	{r7, lr}
 80029bc:	af00      	add	r7, sp, #0
	write_single_ak09916_reg(MAG_CNTL3, 0x01);
 80029be:	2101      	movs	r1, #1
 80029c0:	2032      	movs	r0, #50	; 0x32
 80029c2:	f000 fa7e 	bl	8002ec2 <write_single_ak09916_reg>
	HAL_Delay(100);
 80029c6:	2064      	movs	r0, #100	; 0x64
 80029c8:	f003 f86e 	bl	8005aa8 <HAL_Delay>
}
 80029cc:	bf00      	nop
 80029ce:	bd80      	pop	{r7, pc}

080029d0 <icm20948_wakeup>:

void icm20948_wakeup()
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b082      	sub	sp, #8
 80029d4:	af00      	add	r7, sp, #0
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_PWR_MGMT_1);
 80029d6:	2106      	movs	r1, #6
 80029d8:	2000      	movs	r0, #0
 80029da:	f000 f9d1 	bl	8002d80 <read_single_icm20948_reg>
 80029de:	4603      	mov	r3, r0
 80029e0:	71fb      	strb	r3, [r7, #7]
	new_val &= 0xBF;
 80029e2:	79fb      	ldrb	r3, [r7, #7]
 80029e4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80029e8:	71fb      	strb	r3, [r7, #7]

	write_single_icm20948_reg(ub_0, B0_PWR_MGMT_1, new_val);
 80029ea:	79fb      	ldrb	r3, [r7, #7]
 80029ec:	461a      	mov	r2, r3
 80029ee:	2106      	movs	r1, #6
 80029f0:	2000      	movs	r0, #0
 80029f2:	f000 f9f1 	bl	8002dd8 <write_single_icm20948_reg>
	HAL_Delay(100);
 80029f6:	2064      	movs	r0, #100	; 0x64
 80029f8:	f003 f856 	bl	8005aa8 <HAL_Delay>
}
 80029fc:	bf00      	nop
 80029fe:	3708      	adds	r7, #8
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd80      	pop	{r7, pc}

08002a04 <icm20948_spi_slave_enable>:
	write_single_icm20948_reg(ub_0, B0_PWR_MGMT_1, new_val);
	HAL_Delay(100);
}

void icm20948_spi_slave_enable()
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b082      	sub	sp, #8
 8002a08:	af00      	add	r7, sp, #0
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_USER_CTRL);
 8002a0a:	2103      	movs	r1, #3
 8002a0c:	2000      	movs	r0, #0
 8002a0e:	f000 f9b7 	bl	8002d80 <read_single_icm20948_reg>
 8002a12:	4603      	mov	r3, r0
 8002a14:	71fb      	strb	r3, [r7, #7]
	new_val |= 0x10;
 8002a16:	79fb      	ldrb	r3, [r7, #7]
 8002a18:	f043 0310 	orr.w	r3, r3, #16
 8002a1c:	71fb      	strb	r3, [r7, #7]

	write_single_icm20948_reg(ub_0, B0_USER_CTRL, new_val);
 8002a1e:	79fb      	ldrb	r3, [r7, #7]
 8002a20:	461a      	mov	r2, r3
 8002a22:	2103      	movs	r1, #3
 8002a24:	2000      	movs	r0, #0
 8002a26:	f000 f9d7 	bl	8002dd8 <write_single_icm20948_reg>
}
 8002a2a:	bf00      	nop
 8002a2c:	3708      	adds	r7, #8
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}

08002a32 <icm20948_i2c_master_reset>:

void icm20948_i2c_master_reset()
{
 8002a32:	b580      	push	{r7, lr}
 8002a34:	b082      	sub	sp, #8
 8002a36:	af00      	add	r7, sp, #0
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_USER_CTRL);
 8002a38:	2103      	movs	r1, #3
 8002a3a:	2000      	movs	r0, #0
 8002a3c:	f000 f9a0 	bl	8002d80 <read_single_icm20948_reg>
 8002a40:	4603      	mov	r3, r0
 8002a42:	71fb      	strb	r3, [r7, #7]
	new_val |= 0x02;
 8002a44:	79fb      	ldrb	r3, [r7, #7]
 8002a46:	f043 0302 	orr.w	r3, r3, #2
 8002a4a:	71fb      	strb	r3, [r7, #7]

	write_single_icm20948_reg(ub_0, B0_USER_CTRL, new_val);
 8002a4c:	79fb      	ldrb	r3, [r7, #7]
 8002a4e:	461a      	mov	r2, r3
 8002a50:	2103      	movs	r1, #3
 8002a52:	2000      	movs	r0, #0
 8002a54:	f000 f9c0 	bl	8002dd8 <write_single_icm20948_reg>
}
 8002a58:	bf00      	nop
 8002a5a:	3708      	adds	r7, #8
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	bd80      	pop	{r7, pc}

08002a60 <icm20948_i2c_master_enable>:

void icm20948_i2c_master_enable()
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b082      	sub	sp, #8
 8002a64:	af00      	add	r7, sp, #0
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_USER_CTRL);
 8002a66:	2103      	movs	r1, #3
 8002a68:	2000      	movs	r0, #0
 8002a6a:	f000 f989 	bl	8002d80 <read_single_icm20948_reg>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	71fb      	strb	r3, [r7, #7]
	new_val |= 0x20;
 8002a72:	79fb      	ldrb	r3, [r7, #7]
 8002a74:	f043 0320 	orr.w	r3, r3, #32
 8002a78:	71fb      	strb	r3, [r7, #7]

	write_single_icm20948_reg(ub_0, B0_USER_CTRL, new_val);
 8002a7a:	79fb      	ldrb	r3, [r7, #7]
 8002a7c:	461a      	mov	r2, r3
 8002a7e:	2103      	movs	r1, #3
 8002a80:	2000      	movs	r0, #0
 8002a82:	f000 f9a9 	bl	8002dd8 <write_single_icm20948_reg>
	HAL_Delay(100);
 8002a86:	2064      	movs	r0, #100	; 0x64
 8002a88:	f003 f80e 	bl	8005aa8 <HAL_Delay>
}
 8002a8c:	bf00      	nop
 8002a8e:	3708      	adds	r7, #8
 8002a90:	46bd      	mov	sp, r7
 8002a92:	bd80      	pop	{r7, pc}

08002a94 <icm20948_i2c_master_clk_frq>:

void icm20948_i2c_master_clk_frq(uint8_t config)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b084      	sub	sp, #16
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	71fb      	strb	r3, [r7, #7]
	uint8_t new_val = read_single_icm20948_reg(ub_3, B3_I2C_MST_CTRL);
 8002a9e:	2101      	movs	r1, #1
 8002aa0:	2030      	movs	r0, #48	; 0x30
 8002aa2:	f000 f96d 	bl	8002d80 <read_single_icm20948_reg>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	73fb      	strb	r3, [r7, #15]
	new_val |= config;
 8002aaa:	7bfa      	ldrb	r2, [r7, #15]
 8002aac:	79fb      	ldrb	r3, [r7, #7]
 8002aae:	4313      	orrs	r3, r2
 8002ab0:	73fb      	strb	r3, [r7, #15]

	write_single_icm20948_reg(ub_3, B3_I2C_MST_CTRL, new_val);	
 8002ab2:	7bfb      	ldrb	r3, [r7, #15]
 8002ab4:	461a      	mov	r2, r3
 8002ab6:	2101      	movs	r1, #1
 8002ab8:	2030      	movs	r0, #48	; 0x30
 8002aba:	f000 f98d 	bl	8002dd8 <write_single_icm20948_reg>
}
 8002abe:	bf00      	nop
 8002ac0:	3710      	adds	r7, #16
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}

08002ac6 <icm20948_clock_source>:

void icm20948_clock_source(uint8_t source)
{
 8002ac6:	b580      	push	{r7, lr}
 8002ac8:	b084      	sub	sp, #16
 8002aca:	af00      	add	r7, sp, #0
 8002acc:	4603      	mov	r3, r0
 8002ace:	71fb      	strb	r3, [r7, #7]
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_PWR_MGMT_1);
 8002ad0:	2106      	movs	r1, #6
 8002ad2:	2000      	movs	r0, #0
 8002ad4:	f000 f954 	bl	8002d80 <read_single_icm20948_reg>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	73fb      	strb	r3, [r7, #15]
	new_val |= source;
 8002adc:	7bfa      	ldrb	r2, [r7, #15]
 8002ade:	79fb      	ldrb	r3, [r7, #7]
 8002ae0:	4313      	orrs	r3, r2
 8002ae2:	73fb      	strb	r3, [r7, #15]

	write_single_icm20948_reg(ub_0, B0_PWR_MGMT_1, new_val);
 8002ae4:	7bfb      	ldrb	r3, [r7, #15]
 8002ae6:	461a      	mov	r2, r3
 8002ae8:	2106      	movs	r1, #6
 8002aea:	2000      	movs	r0, #0
 8002aec:	f000 f974 	bl	8002dd8 <write_single_icm20948_reg>
}
 8002af0:	bf00      	nop
 8002af2:	3710      	adds	r7, #16
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bd80      	pop	{r7, pc}

08002af8 <icm20948_odr_align_enable>:

void icm20948_odr_align_enable()
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	af00      	add	r7, sp, #0
	write_single_icm20948_reg(ub_2, B2_ODR_ALIGN_EN, 0x01);
 8002afc:	2201      	movs	r2, #1
 8002afe:	2109      	movs	r1, #9
 8002b00:	2020      	movs	r0, #32
 8002b02:	f000 f969 	bl	8002dd8 <write_single_icm20948_reg>
}
 8002b06:	bf00      	nop
 8002b08:	bd80      	pop	{r7, pc}

08002b0a <icm20948_gyro_low_pass_filter>:

void icm20948_gyro_low_pass_filter(uint8_t config)
{
 8002b0a:	b580      	push	{r7, lr}
 8002b0c:	b084      	sub	sp, #16
 8002b0e:	af00      	add	r7, sp, #0
 8002b10:	4603      	mov	r3, r0
 8002b12:	71fb      	strb	r3, [r7, #7]
	uint8_t new_val = read_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1);
 8002b14:	2101      	movs	r1, #1
 8002b16:	2020      	movs	r0, #32
 8002b18:	f000 f932 	bl	8002d80 <read_single_icm20948_reg>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	73fb      	strb	r3, [r7, #15]
	new_val |= config << 3;
 8002b20:	79fb      	ldrb	r3, [r7, #7]
 8002b22:	00db      	lsls	r3, r3, #3
 8002b24:	b25a      	sxtb	r2, r3
 8002b26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	b25b      	sxtb	r3, r3
 8002b2e:	73fb      	strb	r3, [r7, #15]

	write_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1, new_val);
 8002b30:	7bfb      	ldrb	r3, [r7, #15]
 8002b32:	461a      	mov	r2, r3
 8002b34:	2101      	movs	r1, #1
 8002b36:	2020      	movs	r0, #32
 8002b38:	f000 f94e 	bl	8002dd8 <write_single_icm20948_reg>
}
 8002b3c:	bf00      	nop
 8002b3e:	3710      	adds	r7, #16
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd80      	pop	{r7, pc}

08002b44 <icm20948_accel_low_pass_filter>:

void icm20948_accel_low_pass_filter(uint8_t config)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b084      	sub	sp, #16
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	71fb      	strb	r3, [r7, #7]
	uint8_t new_val = read_single_icm20948_reg(ub_2, B2_ACCEL_CONFIG);
 8002b4e:	2114      	movs	r1, #20
 8002b50:	2020      	movs	r0, #32
 8002b52:	f000 f915 	bl	8002d80 <read_single_icm20948_reg>
 8002b56:	4603      	mov	r3, r0
 8002b58:	73fb      	strb	r3, [r7, #15]
	new_val |= config << 3;
 8002b5a:	79fb      	ldrb	r3, [r7, #7]
 8002b5c:	00db      	lsls	r3, r3, #3
 8002b5e:	b25a      	sxtb	r2, r3
 8002b60:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b64:	4313      	orrs	r3, r2
 8002b66:	b25b      	sxtb	r3, r3
 8002b68:	73fb      	strb	r3, [r7, #15]

	write_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1, new_val);
 8002b6a:	7bfb      	ldrb	r3, [r7, #15]
 8002b6c:	461a      	mov	r2, r3
 8002b6e:	2101      	movs	r1, #1
 8002b70:	2020      	movs	r0, #32
 8002b72:	f000 f931 	bl	8002dd8 <write_single_icm20948_reg>
}
 8002b76:	bf00      	nop
 8002b78:	3710      	adds	r7, #16
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bd80      	pop	{r7, pc}

08002b7e <icm20948_gyro_sample_rate_divider>:

void icm20948_gyro_sample_rate_divider(uint8_t divider)
{
 8002b7e:	b580      	push	{r7, lr}
 8002b80:	b082      	sub	sp, #8
 8002b82:	af00      	add	r7, sp, #0
 8002b84:	4603      	mov	r3, r0
 8002b86:	71fb      	strb	r3, [r7, #7]
	write_single_icm20948_reg(ub_2, B2_GYRO_SMPLRT_DIV, divider);
 8002b88:	79fb      	ldrb	r3, [r7, #7]
 8002b8a:	461a      	mov	r2, r3
 8002b8c:	2100      	movs	r1, #0
 8002b8e:	2020      	movs	r0, #32
 8002b90:	f000 f922 	bl	8002dd8 <write_single_icm20948_reg>
}
 8002b94:	bf00      	nop
 8002b96:	3708      	adds	r7, #8
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bd80      	pop	{r7, pc}

08002b9c <icm20948_accel_sample_rate_divider>:

void icm20948_accel_sample_rate_divider(uint16_t divider)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b084      	sub	sp, #16
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	80fb      	strh	r3, [r7, #6]
	uint8_t divider_1 = (uint8_t)(divider >> 8);
 8002ba6:	88fb      	ldrh	r3, [r7, #6]
 8002ba8:	0a1b      	lsrs	r3, r3, #8
 8002baa:	b29b      	uxth	r3, r3
 8002bac:	73fb      	strb	r3, [r7, #15]
	uint8_t divider_2 = (uint8_t)(0x0F & divider);
 8002bae:	88fb      	ldrh	r3, [r7, #6]
 8002bb0:	b2db      	uxtb	r3, r3
 8002bb2:	f003 030f 	and.w	r3, r3, #15
 8002bb6:	73bb      	strb	r3, [r7, #14]

	write_single_icm20948_reg(ub_2, B2_ACCEL_SMPLRT_DIV_1, divider_1);
 8002bb8:	7bfb      	ldrb	r3, [r7, #15]
 8002bba:	461a      	mov	r2, r3
 8002bbc:	2110      	movs	r1, #16
 8002bbe:	2020      	movs	r0, #32
 8002bc0:	f000 f90a 	bl	8002dd8 <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_2, B2_ACCEL_SMPLRT_DIV_2, divider_2);
 8002bc4:	7bbb      	ldrb	r3, [r7, #14]
 8002bc6:	461a      	mov	r2, r3
 8002bc8:	2111      	movs	r1, #17
 8002bca:	2020      	movs	r0, #32
 8002bcc:	f000 f904 	bl	8002dd8 <write_single_icm20948_reg>
}
 8002bd0:	bf00      	nop
 8002bd2:	3710      	adds	r7, #16
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	bd80      	pop	{r7, pc}

08002bd8 <ak09916_operation_mode_setting>:

void ak09916_operation_mode_setting(operation_mode mode)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b082      	sub	sp, #8
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	4603      	mov	r3, r0
 8002be0:	71fb      	strb	r3, [r7, #7]
	write_single_ak09916_reg(MAG_CNTL2, mode);
 8002be2:	79fb      	ldrb	r3, [r7, #7]
 8002be4:	4619      	mov	r1, r3
 8002be6:	2031      	movs	r0, #49	; 0x31
 8002be8:	f000 f96b 	bl	8002ec2 <write_single_ak09916_reg>
	HAL_Delay(100);
 8002bec:	2064      	movs	r0, #100	; 0x64
 8002bee:	f002 ff5b 	bl	8005aa8 <HAL_Delay>
}
 8002bf2:	bf00      	nop
 8002bf4:	3708      	adds	r7, #8
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}
	...

08002bfc <icm20948_gyro_full_scale_select>:
	write_multiple_icm20948_reg(ub_1, B1_YA_OFFS_H, &accel_offset[2], 2);
	write_multiple_icm20948_reg(ub_1, B1_ZA_OFFS_H, &accel_offset[4], 2);
}

void icm20948_gyro_full_scale_select(gyro_full_scale full_scale)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b084      	sub	sp, #16
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	4603      	mov	r3, r0
 8002c04:	71fb      	strb	r3, [r7, #7]
	uint8_t new_val = read_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1);
 8002c06:	2101      	movs	r1, #1
 8002c08:	2020      	movs	r0, #32
 8002c0a:	f000 f8b9 	bl	8002d80 <read_single_icm20948_reg>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	73fb      	strb	r3, [r7, #15]
	
	switch(full_scale)
 8002c12:	79fb      	ldrb	r3, [r7, #7]
 8002c14:	2b03      	cmp	r3, #3
 8002c16:	d827      	bhi.n	8002c68 <icm20948_gyro_full_scale_select+0x6c>
 8002c18:	a201      	add	r2, pc, #4	; (adr r2, 8002c20 <icm20948_gyro_full_scale_select+0x24>)
 8002c1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c1e:	bf00      	nop
 8002c20:	08002c31 	.word	0x08002c31
 8002c24:	08002c39 	.word	0x08002c39
 8002c28:	08002c49 	.word	0x08002c49
 8002c2c:	08002c59 	.word	0x08002c59
	{
		case _250dps :
			new_val |= 0x00;
			gyro_scale_factor = 131.0;
 8002c30:	4b12      	ldr	r3, [pc, #72]	; (8002c7c <icm20948_gyro_full_scale_select+0x80>)
 8002c32:	4a13      	ldr	r2, [pc, #76]	; (8002c80 <icm20948_gyro_full_scale_select+0x84>)
 8002c34:	601a      	str	r2, [r3, #0]
			break;
 8002c36:	e017      	b.n	8002c68 <icm20948_gyro_full_scale_select+0x6c>
		case _500dps :
			new_val |= 0x02;
 8002c38:	7bfb      	ldrb	r3, [r7, #15]
 8002c3a:	f043 0302 	orr.w	r3, r3, #2
 8002c3e:	73fb      	strb	r3, [r7, #15]
			gyro_scale_factor = 65.5;
 8002c40:	4b0e      	ldr	r3, [pc, #56]	; (8002c7c <icm20948_gyro_full_scale_select+0x80>)
 8002c42:	4a10      	ldr	r2, [pc, #64]	; (8002c84 <icm20948_gyro_full_scale_select+0x88>)
 8002c44:	601a      	str	r2, [r3, #0]
			break;
 8002c46:	e00f      	b.n	8002c68 <icm20948_gyro_full_scale_select+0x6c>
		case _1000dps :
			new_val |= 0x04;
 8002c48:	7bfb      	ldrb	r3, [r7, #15]
 8002c4a:	f043 0304 	orr.w	r3, r3, #4
 8002c4e:	73fb      	strb	r3, [r7, #15]
			gyro_scale_factor = 32.8;
 8002c50:	4b0a      	ldr	r3, [pc, #40]	; (8002c7c <icm20948_gyro_full_scale_select+0x80>)
 8002c52:	4a0d      	ldr	r2, [pc, #52]	; (8002c88 <icm20948_gyro_full_scale_select+0x8c>)
 8002c54:	601a      	str	r2, [r3, #0]
			break;
 8002c56:	e007      	b.n	8002c68 <icm20948_gyro_full_scale_select+0x6c>
		case _2000dps :
			new_val |= 0x06;
 8002c58:	7bfb      	ldrb	r3, [r7, #15]
 8002c5a:	f043 0306 	orr.w	r3, r3, #6
 8002c5e:	73fb      	strb	r3, [r7, #15]
			gyro_scale_factor = 16.4;
 8002c60:	4b06      	ldr	r3, [pc, #24]	; (8002c7c <icm20948_gyro_full_scale_select+0x80>)
 8002c62:	4a0a      	ldr	r2, [pc, #40]	; (8002c8c <icm20948_gyro_full_scale_select+0x90>)
 8002c64:	601a      	str	r2, [r3, #0]
			break;
 8002c66:	bf00      	nop
	}

	write_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1, new_val);
 8002c68:	7bfb      	ldrb	r3, [r7, #15]
 8002c6a:	461a      	mov	r2, r3
 8002c6c:	2101      	movs	r1, #1
 8002c6e:	2020      	movs	r0, #32
 8002c70:	f000 f8b2 	bl	8002dd8 <write_single_icm20948_reg>
}
 8002c74:	bf00      	nop
 8002c76:	3710      	adds	r7, #16
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bd80      	pop	{r7, pc}
 8002c7c:	200000c0 	.word	0x200000c0
 8002c80:	43030000 	.word	0x43030000
 8002c84:	42830000 	.word	0x42830000
 8002c88:	42033333 	.word	0x42033333
 8002c8c:	41833333 	.word	0x41833333

08002c90 <icm20948_accel_full_scale_select>:

void icm20948_accel_full_scale_select(accel_full_scale full_scale)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b084      	sub	sp, #16
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	4603      	mov	r3, r0
 8002c98:	71fb      	strb	r3, [r7, #7]
	uint8_t new_val = read_single_icm20948_reg(ub_2, B2_ACCEL_CONFIG);
 8002c9a:	2114      	movs	r1, #20
 8002c9c:	2020      	movs	r0, #32
 8002c9e:	f000 f86f 	bl	8002d80 <read_single_icm20948_reg>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	73fb      	strb	r3, [r7, #15]
	
	switch(full_scale)
 8002ca6:	79fb      	ldrb	r3, [r7, #7]
 8002ca8:	2b03      	cmp	r3, #3
 8002caa:	d82b      	bhi.n	8002d04 <icm20948_accel_full_scale_select+0x74>
 8002cac:	a201      	add	r2, pc, #4	; (adr r2, 8002cb4 <icm20948_accel_full_scale_select+0x24>)
 8002cae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cb2:	bf00      	nop
 8002cb4:	08002cc5 	.word	0x08002cc5
 8002cb8:	08002ccf 	.word	0x08002ccf
 8002cbc:	08002ce1 	.word	0x08002ce1
 8002cc0:	08002cf3 	.word	0x08002cf3
	{
		case _2g :
			new_val |= 0x00;
			accel_scale_factor = 16384;
 8002cc4:	4b14      	ldr	r3, [pc, #80]	; (8002d18 <icm20948_accel_full_scale_select+0x88>)
 8002cc6:	f04f 428d 	mov.w	r2, #1182793728	; 0x46800000
 8002cca:	601a      	str	r2, [r3, #0]
			break;
 8002ccc:	e01a      	b.n	8002d04 <icm20948_accel_full_scale_select+0x74>
		case _4g :
			new_val |= 0x02;
 8002cce:	7bfb      	ldrb	r3, [r7, #15]
 8002cd0:	f043 0302 	orr.w	r3, r3, #2
 8002cd4:	73fb      	strb	r3, [r7, #15]
			accel_scale_factor = 8192;
 8002cd6:	4b10      	ldr	r3, [pc, #64]	; (8002d18 <icm20948_accel_full_scale_select+0x88>)
 8002cd8:	f04f 428c 	mov.w	r2, #1174405120	; 0x46000000
 8002cdc:	601a      	str	r2, [r3, #0]
			break;
 8002cde:	e011      	b.n	8002d04 <icm20948_accel_full_scale_select+0x74>
		case _8g :
			new_val |= 0x04;
 8002ce0:	7bfb      	ldrb	r3, [r7, #15]
 8002ce2:	f043 0304 	orr.w	r3, r3, #4
 8002ce6:	73fb      	strb	r3, [r7, #15]
			accel_scale_factor = 4096;
 8002ce8:	4b0b      	ldr	r3, [pc, #44]	; (8002d18 <icm20948_accel_full_scale_select+0x88>)
 8002cea:	f04f 428b 	mov.w	r2, #1166016512	; 0x45800000
 8002cee:	601a      	str	r2, [r3, #0]
			break;
 8002cf0:	e008      	b.n	8002d04 <icm20948_accel_full_scale_select+0x74>
		case _16g :
			new_val |= 0x06;
 8002cf2:	7bfb      	ldrb	r3, [r7, #15]
 8002cf4:	f043 0306 	orr.w	r3, r3, #6
 8002cf8:	73fb      	strb	r3, [r7, #15]
			accel_scale_factor = 2048;
 8002cfa:	4b07      	ldr	r3, [pc, #28]	; (8002d18 <icm20948_accel_full_scale_select+0x88>)
 8002cfc:	f04f 428a 	mov.w	r2, #1157627904	; 0x45000000
 8002d00:	601a      	str	r2, [r3, #0]
			break;
 8002d02:	bf00      	nop
	}

	write_single_icm20948_reg(ub_2, B2_ACCEL_CONFIG, new_val);
 8002d04:	7bfb      	ldrb	r3, [r7, #15]
 8002d06:	461a      	mov	r2, r3
 8002d08:	2114      	movs	r1, #20
 8002d0a:	2020      	movs	r0, #32
 8002d0c:	f000 f864 	bl	8002dd8 <write_single_icm20948_reg>
}
 8002d10:	bf00      	nop
 8002d12:	3710      	adds	r7, #16
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bd80      	pop	{r7, pc}
 8002d18:	200000c4 	.word	0x200000c4

08002d1c <cs_high>:


/* Static Functions */
static void cs_high()
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ICM20948_SPI_CS_PIN_PORT, ICM20948_SPI_CS_PIN_NUMBER, SET);	
 8002d20:	2201      	movs	r2, #1
 8002d22:	2104      	movs	r1, #4
 8002d24:	4802      	ldr	r0, [pc, #8]	; (8002d30 <cs_high+0x14>)
 8002d26:	f003 fff5 	bl	8006d14 <HAL_GPIO_WritePin>
}
 8002d2a:	bf00      	nop
 8002d2c:	bd80      	pop	{r7, pc}
 8002d2e:	bf00      	nop
 8002d30:	40021000 	.word	0x40021000

08002d34 <cs_low>:

static void cs_low()
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ICM20948_SPI_CS_PIN_PORT, ICM20948_SPI_CS_PIN_NUMBER, RESET);
 8002d38:	2200      	movs	r2, #0
 8002d3a:	2104      	movs	r1, #4
 8002d3c:	4802      	ldr	r0, [pc, #8]	; (8002d48 <cs_low+0x14>)
 8002d3e:	f003 ffe9 	bl	8006d14 <HAL_GPIO_WritePin>
}
 8002d42:	bf00      	nop
 8002d44:	bd80      	pop	{r7, pc}
 8002d46:	bf00      	nop
 8002d48:	40021000 	.word	0x40021000

08002d4c <select_user_bank>:

static void select_user_bank(userbank ub)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b084      	sub	sp, #16
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	4603      	mov	r3, r0
 8002d54:	71fb      	strb	r3, [r7, #7]
	uint8_t write_reg[2];
	write_reg[0] = WRITE | REG_BANK_SEL;
 8002d56:	237f      	movs	r3, #127	; 0x7f
 8002d58:	733b      	strb	r3, [r7, #12]
	write_reg[1] = ub;
 8002d5a:	79fb      	ldrb	r3, [r7, #7]
 8002d5c:	737b      	strb	r3, [r7, #13]

	cs_low();
 8002d5e:	f7ff ffe9 	bl	8002d34 <cs_low>
	HAL_SPI_Transmit(ICM20948_SPI, write_reg, 2, 10);
 8002d62:	f107 010c 	add.w	r1, r7, #12
 8002d66:	230a      	movs	r3, #10
 8002d68:	2202      	movs	r2, #2
 8002d6a:	4804      	ldr	r0, [pc, #16]	; (8002d7c <select_user_bank+0x30>)
 8002d6c:	f004 fd03 	bl	8007776 <HAL_SPI_Transmit>
	cs_high();
 8002d70:	f7ff ffd4 	bl	8002d1c <cs_high>
}
 8002d74:	bf00      	nop
 8002d76:	3710      	adds	r7, #16
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bd80      	pop	{r7, pc}
 8002d7c:	20001018 	.word	0x20001018

08002d80 <read_single_icm20948_reg>:

static uint8_t read_single_icm20948_reg(userbank ub, uint8_t reg)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b084      	sub	sp, #16
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	4603      	mov	r3, r0
 8002d88:	460a      	mov	r2, r1
 8002d8a:	71fb      	strb	r3, [r7, #7]
 8002d8c:	4613      	mov	r3, r2
 8002d8e:	71bb      	strb	r3, [r7, #6]
	uint8_t read_reg = READ | reg;
 8002d90:	79bb      	ldrb	r3, [r7, #6]
 8002d92:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002d96:	b2db      	uxtb	r3, r3
 8002d98:	73fb      	strb	r3, [r7, #15]
	uint8_t reg_val;
	select_user_bank(ub);
 8002d9a:	79fb      	ldrb	r3, [r7, #7]
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	f7ff ffd5 	bl	8002d4c <select_user_bank>

	cs_low();
 8002da2:	f7ff ffc7 	bl	8002d34 <cs_low>
	HAL_SPI_Transmit(ICM20948_SPI, &read_reg, 1, 1000);
 8002da6:	f107 010f 	add.w	r1, r7, #15
 8002daa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002dae:	2201      	movs	r2, #1
 8002db0:	4808      	ldr	r0, [pc, #32]	; (8002dd4 <read_single_icm20948_reg+0x54>)
 8002db2:	f004 fce0 	bl	8007776 <HAL_SPI_Transmit>
	HAL_SPI_Receive(ICM20948_SPI, &reg_val, 1, 1000);
 8002db6:	f107 010e 	add.w	r1, r7, #14
 8002dba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	4804      	ldr	r0, [pc, #16]	; (8002dd4 <read_single_icm20948_reg+0x54>)
 8002dc2:	f004 fe14 	bl	80079ee <HAL_SPI_Receive>
	cs_high();
 8002dc6:	f7ff ffa9 	bl	8002d1c <cs_high>

	return reg_val;
 8002dca:	7bbb      	ldrb	r3, [r7, #14]
}
 8002dcc:	4618      	mov	r0, r3
 8002dce:	3710      	adds	r7, #16
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bd80      	pop	{r7, pc}
 8002dd4:	20001018 	.word	0x20001018

08002dd8 <write_single_icm20948_reg>:

static void write_single_icm20948_reg(userbank ub, uint8_t reg, uint8_t val)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b084      	sub	sp, #16
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	4603      	mov	r3, r0
 8002de0:	71fb      	strb	r3, [r7, #7]
 8002de2:	460b      	mov	r3, r1
 8002de4:	71bb      	strb	r3, [r7, #6]
 8002de6:	4613      	mov	r3, r2
 8002de8:	717b      	strb	r3, [r7, #5]
	uint8_t write_reg[2];
	write_reg[0] = WRITE | reg;
 8002dea:	79bb      	ldrb	r3, [r7, #6]
 8002dec:	733b      	strb	r3, [r7, #12]
	write_reg[1] = val;
 8002dee:	797b      	ldrb	r3, [r7, #5]
 8002df0:	737b      	strb	r3, [r7, #13]

	select_user_bank(ub);
 8002df2:	79fb      	ldrb	r3, [r7, #7]
 8002df4:	4618      	mov	r0, r3
 8002df6:	f7ff ffa9 	bl	8002d4c <select_user_bank>

	cs_low();
 8002dfa:	f7ff ff9b 	bl	8002d34 <cs_low>
	HAL_SPI_Transmit(ICM20948_SPI, write_reg, 2, 1000);
 8002dfe:	f107 010c 	add.w	r1, r7, #12
 8002e02:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e06:	2202      	movs	r2, #2
 8002e08:	4804      	ldr	r0, [pc, #16]	; (8002e1c <write_single_icm20948_reg+0x44>)
 8002e0a:	f004 fcb4 	bl	8007776 <HAL_SPI_Transmit>
	cs_high();
 8002e0e:	f7ff ff85 	bl	8002d1c <cs_high>
}
 8002e12:	bf00      	nop
 8002e14:	3710      	adds	r7, #16
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bd80      	pop	{r7, pc}
 8002e1a:	bf00      	nop
 8002e1c:	20001018 	.word	0x20001018

08002e20 <read_multiple_icm20948_reg>:

static uint8_t* read_multiple_icm20948_reg(userbank ub, uint8_t reg, uint8_t len)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b084      	sub	sp, #16
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	4603      	mov	r3, r0
 8002e28:	71fb      	strb	r3, [r7, #7]
 8002e2a:	460b      	mov	r3, r1
 8002e2c:	71bb      	strb	r3, [r7, #6]
 8002e2e:	4613      	mov	r3, r2
 8002e30:	717b      	strb	r3, [r7, #5]
	uint8_t read_reg = READ | reg;
 8002e32:	79bb      	ldrb	r3, [r7, #6]
 8002e34:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002e38:	b2db      	uxtb	r3, r3
 8002e3a:	73fb      	strb	r3, [r7, #15]
	static uint8_t reg_val[6];
	select_user_bank(ub);
 8002e3c:	79fb      	ldrb	r3, [r7, #7]
 8002e3e:	4618      	mov	r0, r3
 8002e40:	f7ff ff84 	bl	8002d4c <select_user_bank>

	cs_low();
 8002e44:	f7ff ff76 	bl	8002d34 <cs_low>
	HAL_SPI_Transmit(ICM20948_SPI, &read_reg, 1, 1000);
 8002e48:	f107 010f 	add.w	r1, r7, #15
 8002e4c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e50:	2201      	movs	r2, #1
 8002e52:	4809      	ldr	r0, [pc, #36]	; (8002e78 <read_multiple_icm20948_reg+0x58>)
 8002e54:	f004 fc8f 	bl	8007776 <HAL_SPI_Transmit>
	HAL_SPI_Receive(ICM20948_SPI, reg_val, len, 1000);
 8002e58:	797b      	ldrb	r3, [r7, #5]
 8002e5a:	b29a      	uxth	r2, r3
 8002e5c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e60:	4906      	ldr	r1, [pc, #24]	; (8002e7c <read_multiple_icm20948_reg+0x5c>)
 8002e62:	4805      	ldr	r0, [pc, #20]	; (8002e78 <read_multiple_icm20948_reg+0x58>)
 8002e64:	f004 fdc3 	bl	80079ee <HAL_SPI_Receive>
	cs_high();
 8002e68:	f7ff ff58 	bl	8002d1c <cs_high>

	return reg_val;
 8002e6c:	4b03      	ldr	r3, [pc, #12]	; (8002e7c <read_multiple_icm20948_reg+0x5c>)
}
 8002e6e:	4618      	mov	r0, r3
 8002e70:	3710      	adds	r7, #16
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bd80      	pop	{r7, pc}
 8002e76:	bf00      	nop
 8002e78:	20001018 	.word	0x20001018
 8002e7c:	200000c8 	.word	0x200000c8

08002e80 <read_single_ak09916_reg>:
	HAL_SPI_Transmit(ICM20948_SPI, val, len, 1000);
	cs_high();
}

static uint8_t read_single_ak09916_reg(uint8_t reg)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b082      	sub	sp, #8
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	4603      	mov	r3, r0
 8002e88:	71fb      	strb	r3, [r7, #7]
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_ADDR, READ | MAG_SLAVE_ADDR);
 8002e8a:	228c      	movs	r2, #140	; 0x8c
 8002e8c:	2103      	movs	r1, #3
 8002e8e:	2030      	movs	r0, #48	; 0x30
 8002e90:	f7ff ffa2 	bl	8002dd8 <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_REG, reg);
 8002e94:	79fb      	ldrb	r3, [r7, #7]
 8002e96:	461a      	mov	r2, r3
 8002e98:	2104      	movs	r1, #4
 8002e9a:	2030      	movs	r0, #48	; 0x30
 8002e9c:	f7ff ff9c 	bl	8002dd8 <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_CTRL, 0x81);
 8002ea0:	2281      	movs	r2, #129	; 0x81
 8002ea2:	2105      	movs	r1, #5
 8002ea4:	2030      	movs	r0, #48	; 0x30
 8002ea6:	f7ff ff97 	bl	8002dd8 <write_single_icm20948_reg>

	HAL_Delay(1);
 8002eaa:	2001      	movs	r0, #1
 8002eac:	f002 fdfc 	bl	8005aa8 <HAL_Delay>
	return read_single_icm20948_reg(ub_0, B0_EXT_SLV_SENS_DATA_00);
 8002eb0:	213b      	movs	r1, #59	; 0x3b
 8002eb2:	2000      	movs	r0, #0
 8002eb4:	f7ff ff64 	bl	8002d80 <read_single_icm20948_reg>
 8002eb8:	4603      	mov	r3, r0
}
 8002eba:	4618      	mov	r0, r3
 8002ebc:	3708      	adds	r7, #8
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}

08002ec2 <write_single_ak09916_reg>:

static void write_single_ak09916_reg(uint8_t reg, uint8_t val)
{
 8002ec2:	b580      	push	{r7, lr}
 8002ec4:	b082      	sub	sp, #8
 8002ec6:	af00      	add	r7, sp, #0
 8002ec8:	4603      	mov	r3, r0
 8002eca:	460a      	mov	r2, r1
 8002ecc:	71fb      	strb	r3, [r7, #7]
 8002ece:	4613      	mov	r3, r2
 8002ed0:	71bb      	strb	r3, [r7, #6]
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_ADDR, WRITE | MAG_SLAVE_ADDR);
 8002ed2:	220c      	movs	r2, #12
 8002ed4:	2103      	movs	r1, #3
 8002ed6:	2030      	movs	r0, #48	; 0x30
 8002ed8:	f7ff ff7e 	bl	8002dd8 <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_REG, reg);
 8002edc:	79fb      	ldrb	r3, [r7, #7]
 8002ede:	461a      	mov	r2, r3
 8002ee0:	2104      	movs	r1, #4
 8002ee2:	2030      	movs	r0, #48	; 0x30
 8002ee4:	f7ff ff78 	bl	8002dd8 <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_DO, val);
 8002ee8:	79bb      	ldrb	r3, [r7, #6]
 8002eea:	461a      	mov	r2, r3
 8002eec:	2106      	movs	r1, #6
 8002eee:	2030      	movs	r0, #48	; 0x30
 8002ef0:	f7ff ff72 	bl	8002dd8 <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_CTRL, 0x81);
 8002ef4:	2281      	movs	r2, #129	; 0x81
 8002ef6:	2105      	movs	r1, #5
 8002ef8:	2030      	movs	r0, #48	; 0x30
 8002efa:	f7ff ff6d 	bl	8002dd8 <write_single_icm20948_reg>
}
 8002efe:	bf00      	nop
 8002f00:	3708      	adds	r7, #8
 8002f02:	46bd      	mov	sp, r7
 8002f04:	bd80      	pop	{r7, pc}
	...

08002f08 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b084      	sub	sp, #16
 8002f0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002f0e:	463b      	mov	r3, r7
 8002f10:	2200      	movs	r2, #0
 8002f12:	601a      	str	r2, [r3, #0]
 8002f14:	605a      	str	r2, [r3, #4]
 8002f16:	609a      	str	r2, [r3, #8]
 8002f18:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002f1a:	4b21      	ldr	r3, [pc, #132]	; (8002fa0 <MX_ADC1_Init+0x98>)
 8002f1c:	4a21      	ldr	r2, [pc, #132]	; (8002fa4 <MX_ADC1_Init+0x9c>)
 8002f1e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002f20:	4b1f      	ldr	r3, [pc, #124]	; (8002fa0 <MX_ADC1_Init+0x98>)
 8002f22:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002f26:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002f28:	4b1d      	ldr	r3, [pc, #116]	; (8002fa0 <MX_ADC1_Init+0x98>)
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8002f2e:	4b1c      	ldr	r3, [pc, #112]	; (8002fa0 <MX_ADC1_Init+0x98>)
 8002f30:	2200      	movs	r2, #0
 8002f32:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002f34:	4b1a      	ldr	r3, [pc, #104]	; (8002fa0 <MX_ADC1_Init+0x98>)
 8002f36:	2200      	movs	r2, #0
 8002f38:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002f3a:	4b19      	ldr	r3, [pc, #100]	; (8002fa0 <MX_ADC1_Init+0x98>)
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002f42:	4b17      	ldr	r3, [pc, #92]	; (8002fa0 <MX_ADC1_Init+0x98>)
 8002f44:	2200      	movs	r2, #0
 8002f46:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002f48:	4b15      	ldr	r3, [pc, #84]	; (8002fa0 <MX_ADC1_Init+0x98>)
 8002f4a:	4a17      	ldr	r2, [pc, #92]	; (8002fa8 <MX_ADC1_Init+0xa0>)
 8002f4c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002f4e:	4b14      	ldr	r3, [pc, #80]	; (8002fa0 <MX_ADC1_Init+0x98>)
 8002f50:	2200      	movs	r2, #0
 8002f52:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002f54:	4b12      	ldr	r3, [pc, #72]	; (8002fa0 <MX_ADC1_Init+0x98>)
 8002f56:	2201      	movs	r2, #1
 8002f58:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002f5a:	4b11      	ldr	r3, [pc, #68]	; (8002fa0 <MX_ADC1_Init+0x98>)
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002f62:	4b0f      	ldr	r3, [pc, #60]	; (8002fa0 <MX_ADC1_Init+0x98>)
 8002f64:	2201      	movs	r2, #1
 8002f66:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002f68:	480d      	ldr	r0, [pc, #52]	; (8002fa0 <MX_ADC1_Init+0x98>)
 8002f6a:	f002 fdc1 	bl	8005af0 <HAL_ADC_Init>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d001      	beq.n	8002f78 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8002f74:	f001 fff6 	bl	8004f64 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8002f78:	2302      	movs	r3, #2
 8002f7a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002f80:	2300      	movs	r3, #0
 8002f82:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002f84:	463b      	mov	r3, r7
 8002f86:	4619      	mov	r1, r3
 8002f88:	4805      	ldr	r0, [pc, #20]	; (8002fa0 <MX_ADC1_Init+0x98>)
 8002f8a:	f002 fdf5 	bl	8005b78 <HAL_ADC_ConfigChannel>
 8002f8e:	4603      	mov	r3, r0
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d001      	beq.n	8002f98 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8002f94:	f001 ffe6 	bl	8004f64 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002f98:	bf00      	nop
 8002f9a:	3710      	adds	r7, #16
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bd80      	pop	{r7, pc}
 8002fa0:	20000ddc 	.word	0x20000ddc
 8002fa4:	40012000 	.word	0x40012000
 8002fa8:	0f000001 	.word	0x0f000001

08002fac <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b08c      	sub	sp, #48	; 0x30
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fb4:	f107 031c 	add.w	r3, r7, #28
 8002fb8:	2200      	movs	r2, #0
 8002fba:	601a      	str	r2, [r3, #0]
 8002fbc:	605a      	str	r2, [r3, #4]
 8002fbe:	609a      	str	r2, [r3, #8]
 8002fc0:	60da      	str	r2, [r3, #12]
 8002fc2:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a31      	ldr	r2, [pc, #196]	; (8003090 <HAL_ADC_MspInit+0xe4>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d15b      	bne.n	8003086 <HAL_ADC_MspInit+0xda>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002fce:	2300      	movs	r3, #0
 8002fd0:	61bb      	str	r3, [r7, #24]
 8002fd2:	4b30      	ldr	r3, [pc, #192]	; (8003094 <HAL_ADC_MspInit+0xe8>)
 8002fd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fd6:	4a2f      	ldr	r2, [pc, #188]	; (8003094 <HAL_ADC_MspInit+0xe8>)
 8002fd8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fdc:	6453      	str	r3, [r2, #68]	; 0x44
 8002fde:	4b2d      	ldr	r3, [pc, #180]	; (8003094 <HAL_ADC_MspInit+0xe8>)
 8002fe0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fe2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fe6:	61bb      	str	r3, [r7, #24]
 8002fe8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002fea:	2300      	movs	r3, #0
 8002fec:	617b      	str	r3, [r7, #20]
 8002fee:	4b29      	ldr	r3, [pc, #164]	; (8003094 <HAL_ADC_MspInit+0xe8>)
 8002ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ff2:	4a28      	ldr	r2, [pc, #160]	; (8003094 <HAL_ADC_MspInit+0xe8>)
 8002ff4:	f043 0304 	orr.w	r3, r3, #4
 8002ff8:	6313      	str	r3, [r2, #48]	; 0x30
 8002ffa:	4b26      	ldr	r3, [pc, #152]	; (8003094 <HAL_ADC_MspInit+0xe8>)
 8002ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ffe:	f003 0304 	and.w	r3, r3, #4
 8003002:	617b      	str	r3, [r7, #20]
 8003004:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003006:	2300      	movs	r3, #0
 8003008:	613b      	str	r3, [r7, #16]
 800300a:	4b22      	ldr	r3, [pc, #136]	; (8003094 <HAL_ADC_MspInit+0xe8>)
 800300c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800300e:	4a21      	ldr	r2, [pc, #132]	; (8003094 <HAL_ADC_MspInit+0xe8>)
 8003010:	f043 0301 	orr.w	r3, r3, #1
 8003014:	6313      	str	r3, [r2, #48]	; 0x30
 8003016:	4b1f      	ldr	r3, [pc, #124]	; (8003094 <HAL_ADC_MspInit+0xe8>)
 8003018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800301a:	f003 0301 	and.w	r3, r3, #1
 800301e:	613b      	str	r3, [r7, #16]
 8003020:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003022:	2300      	movs	r3, #0
 8003024:	60fb      	str	r3, [r7, #12]
 8003026:	4b1b      	ldr	r3, [pc, #108]	; (8003094 <HAL_ADC_MspInit+0xe8>)
 8003028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800302a:	4a1a      	ldr	r2, [pc, #104]	; (8003094 <HAL_ADC_MspInit+0xe8>)
 800302c:	f043 0302 	orr.w	r3, r3, #2
 8003030:	6313      	str	r3, [r2, #48]	; 0x30
 8003032:	4b18      	ldr	r3, [pc, #96]	; (8003094 <HAL_ADC_MspInit+0xe8>)
 8003034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003036:	f003 0302 	and.w	r3, r3, #2
 800303a:	60fb      	str	r3, [r7, #12]
 800303c:	68fb      	ldr	r3, [r7, #12]
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = ADC_AMP_36V_Pin|ADC_VOLT_BAT_Pin|ADC_VOLT_PWR_ST_Pin;
 800303e:	230d      	movs	r3, #13
 8003040:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003042:	2303      	movs	r3, #3
 8003044:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003046:	2300      	movs	r3, #0
 8003048:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800304a:	f107 031c 	add.w	r3, r7, #28
 800304e:	4619      	mov	r1, r3
 8003050:	4811      	ldr	r0, [pc, #68]	; (8003098 <HAL_ADC_MspInit+0xec>)
 8003052:	f003 fcc3 	bl	80069dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ADC_IK_CENTER_Pin|ADC_IK_BACK_LEFT_Pin|ADC_IK_BACK_RIGHT_Pin|ADC_IK_FRONT_LEFT_Pin
 8003056:	237c      	movs	r3, #124	; 0x7c
 8003058:	61fb      	str	r3, [r7, #28]
                          |ADC_IK_FRONT_RIGHT_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800305a:	2303      	movs	r3, #3
 800305c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800305e:	2300      	movs	r3, #0
 8003060:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003062:	f107 031c 	add.w	r3, r7, #28
 8003066:	4619      	mov	r1, r3
 8003068:	480c      	ldr	r0, [pc, #48]	; (800309c <HAL_ADC_MspInit+0xf0>)
 800306a:	f003 fcb7 	bl	80069dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ADC_AMP_5V_Pin|ADC_AMP_12V_Pin;
 800306e:	2303      	movs	r3, #3
 8003070:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003072:	2303      	movs	r3, #3
 8003074:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003076:	2300      	movs	r3, #0
 8003078:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800307a:	f107 031c 	add.w	r3, r7, #28
 800307e:	4619      	mov	r1, r3
 8003080:	4807      	ldr	r0, [pc, #28]	; (80030a0 <HAL_ADC_MspInit+0xf4>)
 8003082:	f003 fcab 	bl	80069dc <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8003086:	bf00      	nop
 8003088:	3730      	adds	r7, #48	; 0x30
 800308a:	46bd      	mov	sp, r7
 800308c:	bd80      	pop	{r7, pc}
 800308e:	bf00      	nop
 8003090:	40012000 	.word	0x40012000
 8003094:	40023800 	.word	0x40023800
 8003098:	40020800 	.word	0x40020800
 800309c:	40020000 	.word	0x40020000
 80030a0:	40020400 	.word	0x40020400

080030a4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b082      	sub	sp, #8
 80030a8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80030aa:	2300      	movs	r3, #0
 80030ac:	607b      	str	r3, [r7, #4]
 80030ae:	4b18      	ldr	r3, [pc, #96]	; (8003110 <MX_DMA_Init+0x6c>)
 80030b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030b2:	4a17      	ldr	r2, [pc, #92]	; (8003110 <MX_DMA_Init+0x6c>)
 80030b4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80030b8:	6313      	str	r3, [r2, #48]	; 0x30
 80030ba:	4b15      	ldr	r3, [pc, #84]	; (8003110 <MX_DMA_Init+0x6c>)
 80030bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030be:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80030c2:	607b      	str	r3, [r7, #4]
 80030c4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 80030c6:	2200      	movs	r2, #0
 80030c8:	2100      	movs	r1, #0
 80030ca:	200d      	movs	r0, #13
 80030cc:	f003 f84d 	bl	800616a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 80030d0:	200d      	movs	r0, #13
 80030d2:	f003 f866 	bl	80061a2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 80030d6:	2200      	movs	r2, #0
 80030d8:	2100      	movs	r1, #0
 80030da:	200f      	movs	r0, #15
 80030dc:	f003 f845 	bl	800616a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80030e0:	200f      	movs	r0, #15
 80030e2:	f003 f85e 	bl	80061a2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80030e6:	2200      	movs	r2, #0
 80030e8:	2100      	movs	r1, #0
 80030ea:	2010      	movs	r0, #16
 80030ec:	f003 f83d 	bl	800616a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80030f0:	2010      	movs	r0, #16
 80030f2:	f003 f856 	bl	80061a2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80030f6:	2200      	movs	r2, #0
 80030f8:	2100      	movs	r1, #0
 80030fa:	2011      	movs	r0, #17
 80030fc:	f003 f835 	bl	800616a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8003100:	2011      	movs	r0, #17
 8003102:	f003 f84e 	bl	80061a2 <HAL_NVIC_EnableIRQ>

}
 8003106:	bf00      	nop
 8003108:	3708      	adds	r7, #8
 800310a:	46bd      	mov	sp, r7
 800310c:	bd80      	pop	{r7, pc}
 800310e:	bf00      	nop
 8003110:	40023800 	.word	0x40023800

08003114 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b08c      	sub	sp, #48	; 0x30
 8003118:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800311a:	f107 031c 	add.w	r3, r7, #28
 800311e:	2200      	movs	r2, #0
 8003120:	601a      	str	r2, [r3, #0]
 8003122:	605a      	str	r2, [r3, #4]
 8003124:	609a      	str	r2, [r3, #8]
 8003126:	60da      	str	r2, [r3, #12]
 8003128:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800312a:	2300      	movs	r3, #0
 800312c:	61bb      	str	r3, [r7, #24]
 800312e:	4b48      	ldr	r3, [pc, #288]	; (8003250 <MX_GPIO_Init+0x13c>)
 8003130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003132:	4a47      	ldr	r2, [pc, #284]	; (8003250 <MX_GPIO_Init+0x13c>)
 8003134:	f043 0310 	orr.w	r3, r3, #16
 8003138:	6313      	str	r3, [r2, #48]	; 0x30
 800313a:	4b45      	ldr	r3, [pc, #276]	; (8003250 <MX_GPIO_Init+0x13c>)
 800313c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800313e:	f003 0310 	and.w	r3, r3, #16
 8003142:	61bb      	str	r3, [r7, #24]
 8003144:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003146:	2300      	movs	r3, #0
 8003148:	617b      	str	r3, [r7, #20]
 800314a:	4b41      	ldr	r3, [pc, #260]	; (8003250 <MX_GPIO_Init+0x13c>)
 800314c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800314e:	4a40      	ldr	r2, [pc, #256]	; (8003250 <MX_GPIO_Init+0x13c>)
 8003150:	f043 0304 	orr.w	r3, r3, #4
 8003154:	6313      	str	r3, [r2, #48]	; 0x30
 8003156:	4b3e      	ldr	r3, [pc, #248]	; (8003250 <MX_GPIO_Init+0x13c>)
 8003158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800315a:	f003 0304 	and.w	r3, r3, #4
 800315e:	617b      	str	r3, [r7, #20]
 8003160:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003162:	2300      	movs	r3, #0
 8003164:	613b      	str	r3, [r7, #16]
 8003166:	4b3a      	ldr	r3, [pc, #232]	; (8003250 <MX_GPIO_Init+0x13c>)
 8003168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800316a:	4a39      	ldr	r2, [pc, #228]	; (8003250 <MX_GPIO_Init+0x13c>)
 800316c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003170:	6313      	str	r3, [r2, #48]	; 0x30
 8003172:	4b37      	ldr	r3, [pc, #220]	; (8003250 <MX_GPIO_Init+0x13c>)
 8003174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003176:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800317a:	613b      	str	r3, [r7, #16]
 800317c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800317e:	2300      	movs	r3, #0
 8003180:	60fb      	str	r3, [r7, #12]
 8003182:	4b33      	ldr	r3, [pc, #204]	; (8003250 <MX_GPIO_Init+0x13c>)
 8003184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003186:	4a32      	ldr	r2, [pc, #200]	; (8003250 <MX_GPIO_Init+0x13c>)
 8003188:	f043 0301 	orr.w	r3, r3, #1
 800318c:	6313      	str	r3, [r2, #48]	; 0x30
 800318e:	4b30      	ldr	r3, [pc, #192]	; (8003250 <MX_GPIO_Init+0x13c>)
 8003190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003192:	f003 0301 	and.w	r3, r3, #1
 8003196:	60fb      	str	r3, [r7, #12]
 8003198:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800319a:	2300      	movs	r3, #0
 800319c:	60bb      	str	r3, [r7, #8]
 800319e:	4b2c      	ldr	r3, [pc, #176]	; (8003250 <MX_GPIO_Init+0x13c>)
 80031a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031a2:	4a2b      	ldr	r2, [pc, #172]	; (8003250 <MX_GPIO_Init+0x13c>)
 80031a4:	f043 0302 	orr.w	r3, r3, #2
 80031a8:	6313      	str	r3, [r2, #48]	; 0x30
 80031aa:	4b29      	ldr	r3, [pc, #164]	; (8003250 <MX_GPIO_Init+0x13c>)
 80031ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ae:	f003 0302 	and.w	r3, r3, #2
 80031b2:	60bb      	str	r3, [r7, #8]
 80031b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80031b6:	2300      	movs	r3, #0
 80031b8:	607b      	str	r3, [r7, #4]
 80031ba:	4b25      	ldr	r3, [pc, #148]	; (8003250 <MX_GPIO_Init+0x13c>)
 80031bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031be:	4a24      	ldr	r2, [pc, #144]	; (8003250 <MX_GPIO_Init+0x13c>)
 80031c0:	f043 0308 	orr.w	r3, r3, #8
 80031c4:	6313      	str	r3, [r2, #48]	; 0x30
 80031c6:	4b22      	ldr	r3, [pc, #136]	; (8003250 <MX_GPIO_Init+0x13c>)
 80031c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ca:	f003 0308 	and.w	r3, r3, #8
 80031ce:	607b      	str	r3, [r7, #4]
 80031d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ICM20948_CS_GPIO_Port, ICM20948_CS_Pin, GPIO_PIN_RESET);
 80031d2:	2200      	movs	r2, #0
 80031d4:	2104      	movs	r1, #4
 80031d6:	481f      	ldr	r0, [pc, #124]	; (8003254 <MX_GPIO_Init+0x140>)
 80031d8:	f003 fd9c 	bl	8006d14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DRIVER_STEP_Pin|DRIVER_DIR_Pin, GPIO_PIN_RESET);
 80031dc:	2200      	movs	r2, #0
 80031de:	2130      	movs	r1, #48	; 0x30
 80031e0:	481d      	ldr	r0, [pc, #116]	; (8003258 <MX_GPIO_Init+0x144>)
 80031e2:	f003 fd97 	bl	8006d14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED_0_Pin|LED_1_Pin|LED_2_Pin|LED_3_Pin, GPIO_PIN_RESET);
 80031e6:	2200      	movs	r2, #0
 80031e8:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 80031ec:	481b      	ldr	r0, [pc, #108]	; (800325c <MX_GPIO_Init+0x148>)
 80031ee:	f003 fd91 	bl	8006d14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ICM20948_CS_Pin;
 80031f2:	2304      	movs	r3, #4
 80031f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031f6:	2301      	movs	r3, #1
 80031f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031fa:	2300      	movs	r3, #0
 80031fc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031fe:	2300      	movs	r3, #0
 8003200:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(ICM20948_CS_GPIO_Port, &GPIO_InitStruct);
 8003202:	f107 031c 	add.w	r3, r7, #28
 8003206:	4619      	mov	r1, r3
 8003208:	4812      	ldr	r0, [pc, #72]	; (8003254 <MX_GPIO_Init+0x140>)
 800320a:	f003 fbe7 	bl	80069dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = DRIVER_STEP_Pin|DRIVER_DIR_Pin;
 800320e:	2330      	movs	r3, #48	; 0x30
 8003210:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003212:	2301      	movs	r3, #1
 8003214:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003216:	2300      	movs	r3, #0
 8003218:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800321a:	2300      	movs	r3, #0
 800321c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800321e:	f107 031c 	add.w	r3, r7, #28
 8003222:	4619      	mov	r1, r3
 8003224:	480c      	ldr	r0, [pc, #48]	; (8003258 <MX_GPIO_Init+0x144>)
 8003226:	f003 fbd9 	bl	80069dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = LED_0_Pin|LED_1_Pin|LED_2_Pin|LED_3_Pin;
 800322a:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800322e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003230:	2301      	movs	r3, #1
 8003232:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003234:	2300      	movs	r3, #0
 8003236:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003238:	2300      	movs	r3, #0
 800323a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800323c:	f107 031c 	add.w	r3, r7, #28
 8003240:	4619      	mov	r1, r3
 8003242:	4806      	ldr	r0, [pc, #24]	; (800325c <MX_GPIO_Init+0x148>)
 8003244:	f003 fbca 	bl	80069dc <HAL_GPIO_Init>

}
 8003248:	bf00      	nop
 800324a:	3730      	adds	r7, #48	; 0x30
 800324c:	46bd      	mov	sp, r7
 800324e:	bd80      	pop	{r7, pc}
 8003250:	40023800 	.word	0x40023800
 8003254:	40021000 	.word	0x40021000
 8003258:	40020800 	.word	0x40020800
 800325c:	40020c00 	.word	0x40020c00

08003260 <HAL_UART_RxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b084      	sub	sp, #16
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef Res;

	if (UartHandle->Instance == UART4){ // Jetson commutation
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a71      	ldr	r2, [pc, #452]	; (8003434 <HAL_UART_RxCpltCallback+0x1d4>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d16b      	bne.n	800334a <HAL_UART_RxCpltCallback+0xea>
		if (USART1ReceiveState == 0){
 8003272:	4b71      	ldr	r3, [pc, #452]	; (8003438 <HAL_UART_RxCpltCallback+0x1d8>)
 8003274:	781b      	ldrb	r3, [r3, #0]
 8003276:	b2db      	uxtb	r3, r3
 8003278:	2b00      	cmp	r3, #0
 800327a:	d11f      	bne.n	80032bc <HAL_UART_RxCpltCallback+0x5c>
			if ((SerialOnBoardRequest.CR != 13) || (SerialOnBoardRequest.LF != 10)){
 800327c:	4b6f      	ldr	r3, [pc, #444]	; (800343c <HAL_UART_RxCpltCallback+0x1dc>)
 800327e:	7a1b      	ldrb	r3, [r3, #8]
 8003280:	2b0d      	cmp	r3, #13
 8003282:	d103      	bne.n	800328c <HAL_UART_RxCpltCallback+0x2c>
 8003284:	4b6d      	ldr	r3, [pc, #436]	; (800343c <HAL_UART_RxCpltCallback+0x1dc>)
 8003286:	7a5b      	ldrb	r3, [r3, #9]
 8003288:	2b0a      	cmp	r3, #10
 800328a:	d00c      	beq.n	80032a6 <HAL_UART_RxCpltCallback+0x46>
				Res = HAL_UART_Receive_DMA(&huart4, LostByte, 1);
 800328c:	4b6c      	ldr	r3, [pc, #432]	; (8003440 <HAL_UART_RxCpltCallback+0x1e0>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	2201      	movs	r2, #1
 8003292:	4619      	mov	r1, r3
 8003294:	486b      	ldr	r0, [pc, #428]	; (8003444 <HAL_UART_RxCpltCallback+0x1e4>)
 8003296:	f006 f8cd 	bl	8009434 <HAL_UART_Receive_DMA>
 800329a:	4603      	mov	r3, r0
 800329c:	73fb      	strb	r3, [r7, #15]
				USART1ReceiveState = 1;
 800329e:	4b66      	ldr	r3, [pc, #408]	; (8003438 <HAL_UART_RxCpltCallback+0x1d8>)
 80032a0:	2201      	movs	r2, #1
 80032a2:	701a      	strb	r2, [r3, #0]
 80032a4:	e042      	b.n	800332c <HAL_UART_RxCpltCallback+0xcc>
			}
			else{
 				USART1ReceiveState = 10;
 80032a6:	4b64      	ldr	r3, [pc, #400]	; (8003438 <HAL_UART_RxCpltCallback+0x1d8>)
 80032a8:	220a      	movs	r2, #10
 80032aa:	701a      	strb	r2, [r3, #0]
				Res = HAL_UART_Receive_DMA(&huart4, (uint8_t*)SerialOnBoardRequest.Buffer, ON_BOARD_CONTROL_REQUEST_SIZE);
 80032ac:	220a      	movs	r2, #10
 80032ae:	4963      	ldr	r1, [pc, #396]	; (800343c <HAL_UART_RxCpltCallback+0x1dc>)
 80032b0:	4864      	ldr	r0, [pc, #400]	; (8003444 <HAL_UART_RxCpltCallback+0x1e4>)
 80032b2:	f006 f8bf 	bl	8009434 <HAL_UART_Receive_DMA>
 80032b6:	4603      	mov	r3, r0
 80032b8:	73fb      	strb	r3, [r7, #15]
 80032ba:	e037      	b.n	800332c <HAL_UART_RxCpltCallback+0xcc>
			}
		}
		else{
			if(USART1ReceiveState == 1){
 80032bc:	4b5e      	ldr	r3, [pc, #376]	; (8003438 <HAL_UART_RxCpltCallback+0x1d8>)
 80032be:	781b      	ldrb	r3, [r3, #0]
 80032c0:	b2db      	uxtb	r3, r3
 80032c2:	2b01      	cmp	r3, #1
 80032c4:	d111      	bne.n	80032ea <HAL_UART_RxCpltCallback+0x8a>
				if (LostByte[0] == 13){
 80032c6:	4b5e      	ldr	r3, [pc, #376]	; (8003440 <HAL_UART_RxCpltCallback+0x1e0>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	781b      	ldrb	r3, [r3, #0]
 80032cc:	2b0d      	cmp	r3, #13
 80032ce:	d102      	bne.n	80032d6 <HAL_UART_RxCpltCallback+0x76>
					USART1ReceiveState = 2;
 80032d0:	4b59      	ldr	r3, [pc, #356]	; (8003438 <HAL_UART_RxCpltCallback+0x1d8>)
 80032d2:	2202      	movs	r2, #2
 80032d4:	701a      	strb	r2, [r3, #0]
				}
				Res = HAL_UART_Receive_DMA(&huart4, (uint8_t*)LostByte, 1);
 80032d6:	4b5a      	ldr	r3, [pc, #360]	; (8003440 <HAL_UART_RxCpltCallback+0x1e0>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	2201      	movs	r2, #1
 80032dc:	4619      	mov	r1, r3
 80032de:	4859      	ldr	r0, [pc, #356]	; (8003444 <HAL_UART_RxCpltCallback+0x1e4>)
 80032e0:	f006 f8a8 	bl	8009434 <HAL_UART_Receive_DMA>
 80032e4:	4603      	mov	r3, r0
 80032e6:	73fb      	strb	r3, [r7, #15]
 80032e8:	e020      	b.n	800332c <HAL_UART_RxCpltCallback+0xcc>
			}
			else{
				if (USART1ReceiveState == 2){
 80032ea:	4b53      	ldr	r3, [pc, #332]	; (8003438 <HAL_UART_RxCpltCallback+0x1d8>)
 80032ec:	781b      	ldrb	r3, [r3, #0]
 80032ee:	b2db      	uxtb	r3, r3
 80032f0:	2b02      	cmp	r3, #2
 80032f2:	d11b      	bne.n	800332c <HAL_UART_RxCpltCallback+0xcc>
					if (LostByte[0] == 10){
 80032f4:	4b52      	ldr	r3, [pc, #328]	; (8003440 <HAL_UART_RxCpltCallback+0x1e0>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	781b      	ldrb	r3, [r3, #0]
 80032fa:	2b0a      	cmp	r3, #10
 80032fc:	d10a      	bne.n	8003314 <HAL_UART_RxCpltCallback+0xb4>
						USART1ReceiveState = 0;
 80032fe:	4b4e      	ldr	r3, [pc, #312]	; (8003438 <HAL_UART_RxCpltCallback+0x1d8>)
 8003300:	2200      	movs	r2, #0
 8003302:	701a      	strb	r2, [r3, #0]
						Res = HAL_UART_Receive_DMA(&huart4, (uint8_t*)SerialOnBoardRequest.Buffer, ON_BOARD_CONTROL_REQUEST_SIZE);
 8003304:	220a      	movs	r2, #10
 8003306:	494d      	ldr	r1, [pc, #308]	; (800343c <HAL_UART_RxCpltCallback+0x1dc>)
 8003308:	484e      	ldr	r0, [pc, #312]	; (8003444 <HAL_UART_RxCpltCallback+0x1e4>)
 800330a:	f006 f893 	bl	8009434 <HAL_UART_Receive_DMA>
 800330e:	4603      	mov	r3, r0
 8003310:	73fb      	strb	r3, [r7, #15]
 8003312:	e00b      	b.n	800332c <HAL_UART_RxCpltCallback+0xcc>
					}
					else{
						USART1ReceiveState = 1;
 8003314:	4b48      	ldr	r3, [pc, #288]	; (8003438 <HAL_UART_RxCpltCallback+0x1d8>)
 8003316:	2201      	movs	r2, #1
 8003318:	701a      	strb	r2, [r3, #0]
						Res = HAL_UART_Receive_DMA(&huart4, (uint8_t*)LostByte, 1);
 800331a:	4b49      	ldr	r3, [pc, #292]	; (8003440 <HAL_UART_RxCpltCallback+0x1e0>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	2201      	movs	r2, #1
 8003320:	4619      	mov	r1, r3
 8003322:	4848      	ldr	r0, [pc, #288]	; (8003444 <HAL_UART_RxCpltCallback+0x1e4>)
 8003324:	f006 f886 	bl	8009434 <HAL_UART_Receive_DMA>
 8003328:	4603      	mov	r3, r0
 800332a:	73fb      	strb	r3, [r7, #15]
					}
				}
			}
		}
		if (Res != HAL_OK)
 800332c:	7bfb      	ldrb	r3, [r7, #15]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d00b      	beq.n	800334a <HAL_UART_RxCpltCallback+0xea>
		{
			MX_UART4_Init();
 8003332:	f002 f96d 	bl	8005610 <MX_UART4_Init>
			USART1ReceiveState = 0;
 8003336:	4b40      	ldr	r3, [pc, #256]	; (8003438 <HAL_UART_RxCpltCallback+0x1d8>)
 8003338:	2200      	movs	r2, #0
 800333a:	701a      	strb	r2, [r3, #0]
			Res = HAL_UART_Receive_DMA(&huart4, (uint8_t*)SerialOnBoardRequest.Buffer, ON_BOARD_CONTROL_REQUEST_SIZE);
 800333c:	220a      	movs	r2, #10
 800333e:	493f      	ldr	r1, [pc, #252]	; (800343c <HAL_UART_RxCpltCallback+0x1dc>)
 8003340:	4840      	ldr	r0, [pc, #256]	; (8003444 <HAL_UART_RxCpltCallback+0x1e4>)
 8003342:	f006 f877 	bl	8009434 <HAL_UART_Receive_DMA>
 8003346:	4603      	mov	r3, r0
 8003348:	73fb      	strb	r3, [r7, #15]
		}
	}

	if (UartHandle->Instance == USART2)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4a3e      	ldr	r2, [pc, #248]	; (8003448 <HAL_UART_RxCpltCallback+0x1e8>)
 8003350:	4293      	cmp	r3, r2
 8003352:	d16b      	bne.n	800342c <HAL_UART_RxCpltCallback+0x1cc>
	{
		if (USART2ReceiveState == 0)
 8003354:	4b3d      	ldr	r3, [pc, #244]	; (800344c <HAL_UART_RxCpltCallback+0x1ec>)
 8003356:	781b      	ldrb	r3, [r3, #0]
 8003358:	b2db      	uxtb	r3, r3
 800335a:	2b00      	cmp	r3, #0
 800335c:	d11f      	bne.n	800339e <HAL_UART_RxCpltCallback+0x13e>
		{
			if ((SerialControlWheelsResponce.CR != 13) || (SerialControlWheelsResponce.LF != 10))
 800335e:	4b3c      	ldr	r3, [pc, #240]	; (8003450 <HAL_UART_RxCpltCallback+0x1f0>)
 8003360:	7b9b      	ldrb	r3, [r3, #14]
 8003362:	2b0d      	cmp	r3, #13
 8003364:	d103      	bne.n	800336e <HAL_UART_RxCpltCallback+0x10e>
 8003366:	4b3a      	ldr	r3, [pc, #232]	; (8003450 <HAL_UART_RxCpltCallback+0x1f0>)
 8003368:	7bdb      	ldrb	r3, [r3, #15]
 800336a:	2b0a      	cmp	r3, #10
 800336c:	d00c      	beq.n	8003388 <HAL_UART_RxCpltCallback+0x128>
			{
				Res = HAL_UART_Receive_DMA(&huart2, LostByte, 1);
 800336e:	4b34      	ldr	r3, [pc, #208]	; (8003440 <HAL_UART_RxCpltCallback+0x1e0>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	2201      	movs	r2, #1
 8003374:	4619      	mov	r1, r3
 8003376:	4837      	ldr	r0, [pc, #220]	; (8003454 <HAL_UART_RxCpltCallback+0x1f4>)
 8003378:	f006 f85c 	bl	8009434 <HAL_UART_Receive_DMA>
 800337c:	4603      	mov	r3, r0
 800337e:	73fb      	strb	r3, [r7, #15]
				USART2ReceiveState = 1;
 8003380:	4b32      	ldr	r3, [pc, #200]	; (800344c <HAL_UART_RxCpltCallback+0x1ec>)
 8003382:	2201      	movs	r2, #1
 8003384:	701a      	strb	r2, [r3, #0]
 8003386:	e042      	b.n	800340e <HAL_UART_RxCpltCallback+0x1ae>
			}
			else
			{
				USART2ReceiveState = 10;
 8003388:	4b30      	ldr	r3, [pc, #192]	; (800344c <HAL_UART_RxCpltCallback+0x1ec>)
 800338a:	220a      	movs	r2, #10
 800338c:	701a      	strb	r2, [r3, #0]
				Res = HAL_UART_Receive_DMA(&huart2, (uint8_t*)SerialControlWheelsResponce.Buffer, WHEELS_RESPONCE_SIZE);
 800338e:	2210      	movs	r2, #16
 8003390:	492f      	ldr	r1, [pc, #188]	; (8003450 <HAL_UART_RxCpltCallback+0x1f0>)
 8003392:	4830      	ldr	r0, [pc, #192]	; (8003454 <HAL_UART_RxCpltCallback+0x1f4>)
 8003394:	f006 f84e 	bl	8009434 <HAL_UART_Receive_DMA>
 8003398:	4603      	mov	r3, r0
 800339a:	73fb      	strb	r3, [r7, #15]
 800339c:	e037      	b.n	800340e <HAL_UART_RxCpltCallback+0x1ae>
			}
		}
		else
		{
			if(USART2ReceiveState == 1)
 800339e:	4b2b      	ldr	r3, [pc, #172]	; (800344c <HAL_UART_RxCpltCallback+0x1ec>)
 80033a0:	781b      	ldrb	r3, [r3, #0]
 80033a2:	b2db      	uxtb	r3, r3
 80033a4:	2b01      	cmp	r3, #1
 80033a6:	d111      	bne.n	80033cc <HAL_UART_RxCpltCallback+0x16c>
			{
				if (LostByte[0] == 13)
 80033a8:	4b25      	ldr	r3, [pc, #148]	; (8003440 <HAL_UART_RxCpltCallback+0x1e0>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	781b      	ldrb	r3, [r3, #0]
 80033ae:	2b0d      	cmp	r3, #13
 80033b0:	d102      	bne.n	80033b8 <HAL_UART_RxCpltCallback+0x158>
				{
					USART2ReceiveState = 2;
 80033b2:	4b26      	ldr	r3, [pc, #152]	; (800344c <HAL_UART_RxCpltCallback+0x1ec>)
 80033b4:	2202      	movs	r2, #2
 80033b6:	701a      	strb	r2, [r3, #0]
				}
				Res = HAL_UART_Receive_DMA(&huart2, (uint8_t*)LostByte, 1);
 80033b8:	4b21      	ldr	r3, [pc, #132]	; (8003440 <HAL_UART_RxCpltCallback+0x1e0>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	2201      	movs	r2, #1
 80033be:	4619      	mov	r1, r3
 80033c0:	4824      	ldr	r0, [pc, #144]	; (8003454 <HAL_UART_RxCpltCallback+0x1f4>)
 80033c2:	f006 f837 	bl	8009434 <HAL_UART_Receive_DMA>
 80033c6:	4603      	mov	r3, r0
 80033c8:	73fb      	strb	r3, [r7, #15]
 80033ca:	e020      	b.n	800340e <HAL_UART_RxCpltCallback+0x1ae>
			}
			else
			{
				if (USART2ReceiveState == 2)
 80033cc:	4b1f      	ldr	r3, [pc, #124]	; (800344c <HAL_UART_RxCpltCallback+0x1ec>)
 80033ce:	781b      	ldrb	r3, [r3, #0]
 80033d0:	b2db      	uxtb	r3, r3
 80033d2:	2b02      	cmp	r3, #2
 80033d4:	d11b      	bne.n	800340e <HAL_UART_RxCpltCallback+0x1ae>
				{
					if (LostByte[0] == 10)
 80033d6:	4b1a      	ldr	r3, [pc, #104]	; (8003440 <HAL_UART_RxCpltCallback+0x1e0>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	781b      	ldrb	r3, [r3, #0]
 80033dc:	2b0a      	cmp	r3, #10
 80033de:	d10a      	bne.n	80033f6 <HAL_UART_RxCpltCallback+0x196>
					{
						USART2ReceiveState = 0;
 80033e0:	4b1a      	ldr	r3, [pc, #104]	; (800344c <HAL_UART_RxCpltCallback+0x1ec>)
 80033e2:	2200      	movs	r2, #0
 80033e4:	701a      	strb	r2, [r3, #0]
						Res = HAL_UART_Receive_DMA(&huart2, (uint8_t*)SerialControlWheelsResponce.Buffer, WHEELS_RESPONCE_SIZE);
 80033e6:	2210      	movs	r2, #16
 80033e8:	4919      	ldr	r1, [pc, #100]	; (8003450 <HAL_UART_RxCpltCallback+0x1f0>)
 80033ea:	481a      	ldr	r0, [pc, #104]	; (8003454 <HAL_UART_RxCpltCallback+0x1f4>)
 80033ec:	f006 f822 	bl	8009434 <HAL_UART_Receive_DMA>
 80033f0:	4603      	mov	r3, r0
 80033f2:	73fb      	strb	r3, [r7, #15]
 80033f4:	e00b      	b.n	800340e <HAL_UART_RxCpltCallback+0x1ae>
					}
					else
					{
						USART2ReceiveState = 1;
 80033f6:	4b15      	ldr	r3, [pc, #84]	; (800344c <HAL_UART_RxCpltCallback+0x1ec>)
 80033f8:	2201      	movs	r2, #1
 80033fa:	701a      	strb	r2, [r3, #0]
						Res = HAL_UART_Receive_DMA(&huart2, (uint8_t*)LostByte, 1);
 80033fc:	4b10      	ldr	r3, [pc, #64]	; (8003440 <HAL_UART_RxCpltCallback+0x1e0>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	2201      	movs	r2, #1
 8003402:	4619      	mov	r1, r3
 8003404:	4813      	ldr	r0, [pc, #76]	; (8003454 <HAL_UART_RxCpltCallback+0x1f4>)
 8003406:	f006 f815 	bl	8009434 <HAL_UART_Receive_DMA>
 800340a:	4603      	mov	r3, r0
 800340c:	73fb      	strb	r3, [r7, #15]
					}
				}
			}
		}

		if (Res != HAL_OK)
 800340e:	7bfb      	ldrb	r3, [r7, #15]
 8003410:	2b00      	cmp	r3, #0
 8003412:	d00b      	beq.n	800342c <HAL_UART_RxCpltCallback+0x1cc>
		{
			MX_USART2_UART_Init();
 8003414:	f002 f926 	bl	8005664 <MX_USART2_UART_Init>
			USART2ReceiveState = 0;
 8003418:	4b0c      	ldr	r3, [pc, #48]	; (800344c <HAL_UART_RxCpltCallback+0x1ec>)
 800341a:	2200      	movs	r2, #0
 800341c:	701a      	strb	r2, [r3, #0]
			Res = HAL_UART_Receive_DMA(&huart2, (uint8_t*)SerialControlWheelsResponce.Buffer, WHEELS_RESPONCE_SIZE);
 800341e:	2210      	movs	r2, #16
 8003420:	490b      	ldr	r1, [pc, #44]	; (8003450 <HAL_UART_RxCpltCallback+0x1f0>)
 8003422:	480c      	ldr	r0, [pc, #48]	; (8003454 <HAL_UART_RxCpltCallback+0x1f4>)
 8003424:	f006 f806 	bl	8009434 <HAL_UART_Receive_DMA>
 8003428:	4603      	mov	r3, r0
 800342a:	73fb      	strb	r3, [r7, #15]
		}
	}
}
 800342c:	bf00      	nop
 800342e:	3710      	adds	r7, #16
 8003430:	46bd      	mov	sp, r7
 8003432:	bd80      	pop	{r7, pc}
 8003434:	40004c00 	.word	0x40004c00
 8003438:	20000d90 	.word	0x20000d90
 800343c:	20000f58 	.word	0x20000f58
 8003440:	20001004 	.word	0x20001004
 8003444:	200012b0 	.word	0x200012b0
 8003448:	40004400 	.word	0x40004400
 800344c:	20000d91 	.word	0x20000d91
 8003450:	20000e64 	.word	0x20000e64
 8003454:	200012f4 	.word	0x200012f4

08003458 <HallActualize>:
int HallActualize(float NewStep, float LastStep, float difference)
{
 8003458:	b480      	push	{r7}
 800345a:	b087      	sub	sp, #28
 800345c:	af00      	add	r7, sp, #0
 800345e:	ed87 0a03 	vstr	s0, [r7, #12]
 8003462:	edc7 0a02 	vstr	s1, [r7, #8]
 8003466:	ed87 1a01 	vstr	s2, [r7, #4]
	float MIN_VAL = LastStep - difference;
 800346a:	ed97 7a02 	vldr	s14, [r7, #8]
 800346e:	edd7 7a01 	vldr	s15, [r7, #4]
 8003472:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003476:	edc7 7a05 	vstr	s15, [r7, #20]
	float MAX_VAL = LastStep + difference;
 800347a:	ed97 7a02 	vldr	s14, [r7, #8]
 800347e:	edd7 7a01 	vldr	s15, [r7, #4]
 8003482:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003486:	edc7 7a04 	vstr	s15, [r7, #16]

	if ((NewStep < MAX_VAL) && (NewStep > MIN_VAL))
 800348a:	ed97 7a03 	vldr	s14, [r7, #12]
 800348e:	edd7 7a04 	vldr	s15, [r7, #16]
 8003492:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003496:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800349a:	d50a      	bpl.n	80034b2 <HallActualize+0x5a>
 800349c:	ed97 7a03 	vldr	s14, [r7, #12]
 80034a0:	edd7 7a05 	vldr	s15, [r7, #20]
 80034a4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80034a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034ac:	dd01      	ble.n	80034b2 <HallActualize+0x5a>
	{
		return 1;
 80034ae:	2301      	movs	r3, #1
 80034b0:	e000      	b.n	80034b4 <HallActualize+0x5c>
	}
	return 0;
 80034b2:	2300      	movs	r3, #0
}
 80034b4:	4618      	mov	r0, r3
 80034b6:	371c      	adds	r7, #28
 80034b8:	46bd      	mov	sp, r7
 80034ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034be:	4770      	bx	lr

080034c0 <IMU_INIT>:
void IMU_INIT()
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	af00      	add	r7, sp, #0
	gyroscopeSensitivity.axis.x = 1.0f;
 80034c4:	4b1a      	ldr	r3, [pc, #104]	; (8003530 <IMU_INIT+0x70>)
 80034c6:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80034ca:	601a      	str	r2, [r3, #0]
	gyroscopeSensitivity.axis.y = 1.0f;
 80034cc:	4b18      	ldr	r3, [pc, #96]	; (8003530 <IMU_INIT+0x70>)
 80034ce:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80034d2:	605a      	str	r2, [r3, #4]
	gyroscopeSensitivity.axis.z = 1.0f;
 80034d4:	4b16      	ldr	r3, [pc, #88]	; (8003530 <IMU_INIT+0x70>)
 80034d6:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80034da:	609a      	str	r2, [r3, #8]

	accelerometerSensitivity.axis.x = 1.0f;
 80034dc:	4b15      	ldr	r3, [pc, #84]	; (8003534 <IMU_INIT+0x74>)
 80034de:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80034e2:	601a      	str	r2, [r3, #0]
	accelerometerSensitivity.axis.y = 1.0f;
 80034e4:	4b13      	ldr	r3, [pc, #76]	; (8003534 <IMU_INIT+0x74>)
 80034e6:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80034ea:	605a      	str	r2, [r3, #4]
	accelerometerSensitivity.axis.z = 1.0f;
 80034ec:	4b11      	ldr	r3, [pc, #68]	; (8003534 <IMU_INIT+0x74>)
 80034ee:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80034f2:	609a      	str	r2, [r3, #8]

	hardIronBias.axis.x = 0.0f;
 80034f4:	4b10      	ldr	r3, [pc, #64]	; (8003538 <IMU_INIT+0x78>)
 80034f6:	f04f 0200 	mov.w	r2, #0
 80034fa:	601a      	str	r2, [r3, #0]
	hardIronBias.axis.y = 0.0f;
 80034fc:	4b0e      	ldr	r3, [pc, #56]	; (8003538 <IMU_INIT+0x78>)
 80034fe:	f04f 0200 	mov.w	r2, #0
 8003502:	605a      	str	r2, [r3, #4]
	hardIronBias.axis.z = 0.0f;
 8003504:	4b0c      	ldr	r3, [pc, #48]	; (8003538 <IMU_INIT+0x78>)
 8003506:	f04f 0200 	mov.w	r2, #0
 800350a:	609a      	str	r2, [r3, #8]

	FusionBiasInitialise(&fusionBias, 0.5f, samplePeriod);
 800350c:	4b0b      	ldr	r3, [pc, #44]	; (800353c <IMU_INIT+0x7c>)
 800350e:	edd3 7a00 	vldr	s15, [r3]
 8003512:	eef0 0a67 	vmov.f32	s1, s15
 8003516:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800351a:	4809      	ldr	r0, [pc, #36]	; (8003540 <IMU_INIT+0x80>)
 800351c:	f7fe ffa0 	bl	8002460 <FusionBiasInitialise>
	FusionAhrsInitialise(&fusionAhrs, 0.5f);
 8003520:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8003524:	4807      	ldr	r0, [pc, #28]	; (8003544 <IMU_INIT+0x84>)
 8003526:	f7fd fc99 	bl	8000e5c <FusionAhrsInitialise>
}
 800352a:	bf00      	nop
 800352c:	bd80      	pop	{r7, pc}
 800352e:	bf00      	nop
 8003530:	20000f74 	.word	0x20000f74
 8003534:	20000fdc 	.word	0x20000fdc
 8003538:	20000f90 	.word	0x20000f90
 800353c:	20000030 	.word	0x20000030
 8003540:	20000ef4 	.word	0x20000ef4
 8003544:	20000eb0 	.word	0x20000eb0

08003548 <IMU_UPDATE>:
void IMU_UPDATE()
{
 8003548:	b5b0      	push	{r4, r5, r7, lr}
 800354a:	f5ad 7d2c 	sub.w	sp, sp, #688	; 0x2b0
 800354e:	af00      	add	r7, sp, #0
	icm20948_gyro_read_dps(&my_gyro);
 8003550:	48d4      	ldr	r0, [pc, #848]	; (80038a4 <IMU_UPDATE+0x35c>)
 8003552:	f7ff f9a5 	bl	80028a0 <icm20948_gyro_read_dps>
	icm20948_accel_read_g(&my_accel);
 8003556:	48d4      	ldr	r0, [pc, #848]	; (80038a8 <IMU_UPDATE+0x360>)
 8003558:	f7ff f9d0 	bl	80028fc <icm20948_accel_read_g>
	//ak09916_mag_read_uT(&my_mag);

	uncalibratedGyroscope.axis.x = my_gyro.x;
 800355c:	4bd1      	ldr	r3, [pc, #836]	; (80038a4 <IMU_UPDATE+0x35c>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4ad2      	ldr	r2, [pc, #840]	; (80038ac <IMU_UPDATE+0x364>)
 8003562:	6013      	str	r3, [r2, #0]
	uncalibratedGyroscope.axis.y = my_gyro.y;
 8003564:	4bcf      	ldr	r3, [pc, #828]	; (80038a4 <IMU_UPDATE+0x35c>)
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	4ad0      	ldr	r2, [pc, #832]	; (80038ac <IMU_UPDATE+0x364>)
 800356a:	6053      	str	r3, [r2, #4]
	uncalibratedGyroscope.axis.z = my_gyro.z;
 800356c:	4bcd      	ldr	r3, [pc, #820]	; (80038a4 <IMU_UPDATE+0x35c>)
 800356e:	689b      	ldr	r3, [r3, #8]
 8003570:	4ace      	ldr	r2, [pc, #824]	; (80038ac <IMU_UPDATE+0x364>)
 8003572:	6093      	str	r3, [r2, #8]

	uncalibratedAccelerometer.axis.x = my_accel.x;
 8003574:	4bcc      	ldr	r3, [pc, #816]	; (80038a8 <IMU_UPDATE+0x360>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4acd      	ldr	r2, [pc, #820]	; (80038b0 <IMU_UPDATE+0x368>)
 800357a:	6013      	str	r3, [r2, #0]
	uncalibratedAccelerometer.axis.y = my_accel.y;
 800357c:	4bca      	ldr	r3, [pc, #808]	; (80038a8 <IMU_UPDATE+0x360>)
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	4acb      	ldr	r2, [pc, #812]	; (80038b0 <IMU_UPDATE+0x368>)
 8003582:	6053      	str	r3, [r2, #4]
	uncalibratedAccelerometer.axis.z = my_accel.z;
 8003584:	4bc8      	ldr	r3, [pc, #800]	; (80038a8 <IMU_UPDATE+0x360>)
 8003586:	689b      	ldr	r3, [r3, #8]
 8003588:	4ac9      	ldr	r2, [pc, #804]	; (80038b0 <IMU_UPDATE+0x368>)
 800358a:	6093      	str	r3, [r2, #8]

	uncalibratedMagnetometer.axis.x = my_mag.x;
 800358c:	4bc9      	ldr	r3, [pc, #804]	; (80038b4 <IMU_UPDATE+0x36c>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4ac9      	ldr	r2, [pc, #804]	; (80038b8 <IMU_UPDATE+0x370>)
 8003592:	6013      	str	r3, [r2, #0]
	uncalibratedMagnetometer.axis.y = my_mag.y;
 8003594:	4bc7      	ldr	r3, [pc, #796]	; (80038b4 <IMU_UPDATE+0x36c>)
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	4ac7      	ldr	r2, [pc, #796]	; (80038b8 <IMU_UPDATE+0x370>)
 800359a:	6053      	str	r3, [r2, #4]
	uncalibratedMagnetometer.axis.z = my_mag.z;
 800359c:	4bc5      	ldr	r3, [pc, #788]	; (80038b4 <IMU_UPDATE+0x36c>)
 800359e:	689b      	ldr	r3, [r3, #8]
 80035a0:	4ac5      	ldr	r2, [pc, #788]	; (80038b8 <IMU_UPDATE+0x370>)
 80035a2:	6093      	str	r3, [r2, #8]

	FusionVector3 calibratedGyroscope = FusionCalibrationInertial(uncalibratedGyroscope, FUSION_ROTATION_MATRIX_IDENTITY, gyroscopeSensitivity, FUSION_VECTOR3_ZERO);
 80035a4:	4bc5      	ldr	r3, [pc, #788]	; (80038bc <IMU_UPDATE+0x374>)
 80035a6:	f507 74e2 	add.w	r4, r7, #452	; 0x1c4
 80035aa:	461d      	mov	r5, r3
 80035ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80035ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80035b0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80035b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80035b4:	682b      	ldr	r3, [r5, #0]
 80035b6:	6023      	str	r3, [r4, #0]
 80035b8:	f04f 0300 	mov.w	r3, #0
 80035bc:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
 80035c0:	f04f 0300 	mov.w	r3, #0
 80035c4:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80035c8:	f04f 0300 	mov.w	r3, #0
 80035cc:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80035d0:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80035d4:	4ab5      	ldr	r2, [pc, #724]	; (80038ac <IMU_UPDATE+0x364>)
 80035d6:	ca07      	ldmia	r2, {r0, r1, r2}
 80035d8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80035dc:	1d3b      	adds	r3, r7, #4
 80035de:	461d      	mov	r5, r3
 80035e0:	f507 74e2 	add.w	r4, r7, #452	; 0x1c4
 80035e4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80035e6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80035e8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80035ea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80035ec:	6823      	ldr	r3, [r4, #0]
 80035ee:	602b      	str	r3, [r5, #0]
 80035f0:	f507 73b2 	add.w	r3, r7, #356	; 0x164
 80035f4:	4ab2      	ldr	r2, [pc, #712]	; (80038c0 <IMU_UPDATE+0x378>)
 80035f6:	ca07      	ldmia	r2, {r0, r1, r2}
 80035f8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80035fc:	f507 73b8 	add.w	r3, r7, #368	; 0x170
 8003600:	461c      	mov	r4, r3
 8003602:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 8003606:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800360a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800360e:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8003612:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 8003616:	ca07      	ldmia	r2, {r0, r1, r2}
 8003618:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800361c:	f507 73a6 	add.w	r3, r7, #332	; 0x14c
 8003620:	f507 72b8 	add.w	r2, r7, #368	; 0x170
 8003624:	ca07      	ldmia	r2, {r0, r1, r2}
 8003626:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 * @param vectorB Second vector of the operation.
 * @return vectorB subtracted from vectorA.
 */
static inline __attribute__((always_inline)) FusionVector3 FusionVectorSubtract(const FusionVector3 vectorA, const FusionVector3 vectorB) {
    FusionVector3 result;
    result.axis.x = vectorA.axis.x - vectorB.axis.x;
 800362a:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800362e:	ed93 7a00 	vldr	s14, [r3]
 8003632:	f507 73a6 	add.w	r3, r7, #332	; 0x14c
 8003636:	edd3 7a00 	vldr	s15, [r3]
 800363a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800363e:	f507 739a 	add.w	r3, r7, #308	; 0x134
 8003642:	edc3 7a00 	vstr	s15, [r3]
    result.axis.y = vectorA.axis.y - vectorB.axis.y;
 8003646:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800364a:	ed93 7a01 	vldr	s14, [r3, #4]
 800364e:	f507 73a6 	add.w	r3, r7, #332	; 0x14c
 8003652:	edd3 7a01 	vldr	s15, [r3, #4]
 8003656:	ee77 7a67 	vsub.f32	s15, s14, s15
 800365a:	f507 739a 	add.w	r3, r7, #308	; 0x134
 800365e:	edc3 7a01 	vstr	s15, [r3, #4]
    result.axis.z = vectorA.axis.z - vectorB.axis.z;
 8003662:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8003666:	ed93 7a02 	vldr	s14, [r3, #8]
 800366a:	f507 73a6 	add.w	r3, r7, #332	; 0x14c
 800366e:	edd3 7a02 	vldr	s15, [r3, #8]
 8003672:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003676:	f507 739a 	add.w	r3, r7, #308	; 0x134
 800367a:	edc3 7a02 	vstr	s15, [r3, #8]
    return result;
 800367e:	f507 729a 	add.w	r2, r7, #308	; 0x134
 8003682:	f507 7316 	add.w	r3, r7, #600	; 0x258
 8003686:	ca07      	ldmia	r2, {r0, r1, r2}
 8003688:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800368c:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8003690:	f507 7216 	add.w	r2, r7, #600	; 0x258
 8003694:	ca07      	ldmia	r2, {r0, r1, r2}
 8003696:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800369a:	f507 738e 	add.w	r3, r7, #284	; 0x11c
 800369e:	461c      	mov	r4, r3
 80036a0:	f507 7322 	add.w	r3, r7, #648	; 0x288
 80036a4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80036a8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80036ac:	f507 7394 	add.w	r3, r7, #296	; 0x128
 80036b0:	f507 72b2 	add.w	r2, r7, #356	; 0x164
 80036b4:	ca07      	ldmia	r2, {r0, r1, r2}
 80036b6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 * @param vectorB Second vector of the operation.
 * @return Hadamard product of vectorA and vectorB.
 */
static inline __attribute__((always_inline)) FusionVector3 FusionVectorHadamardProduct(const FusionVector3 vectorA, const FusionVector3 vectorB) {
    FusionVector3 result;
    result.axis.x = vectorA.axis.x * vectorB.axis.x;
 80036ba:	f507 738e 	add.w	r3, r7, #284	; 0x11c
 80036be:	ed93 7a00 	vldr	s14, [r3]
 80036c2:	f507 7394 	add.w	r3, r7, #296	; 0x128
 80036c6:	edd3 7a00 	vldr	s15, [r3]
 80036ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036ce:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80036d2:	edc3 7a00 	vstr	s15, [r3]
    result.axis.y = vectorA.axis.y * vectorB.axis.y;
 80036d6:	f507 738e 	add.w	r3, r7, #284	; 0x11c
 80036da:	ed93 7a01 	vldr	s14, [r3, #4]
 80036de:	f507 7394 	add.w	r3, r7, #296	; 0x128
 80036e2:	edd3 7a01 	vldr	s15, [r3, #4]
 80036e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036ea:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80036ee:	edc3 7a01 	vstr	s15, [r3, #4]
    result.axis.z = vectorA.axis.z * vectorB.axis.z;
 80036f2:	f507 738e 	add.w	r3, r7, #284	; 0x11c
 80036f6:	ed93 7a02 	vldr	s14, [r3, #8]
 80036fa:	f507 7394 	add.w	r3, r7, #296	; 0x128
 80036fe:	edd3 7a02 	vldr	s15, [r3, #8]
 8003702:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003706:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800370a:	edc3 7a02 	vstr	s15, [r3, #8]
    return result;
 800370e:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8003712:	f507 7319 	add.w	r3, r7, #612	; 0x264
 8003716:	ca07      	ldmia	r2, {r0, r1, r2}
 8003718:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800371c:	f507 731f 	add.w	r3, r7, #636	; 0x27c
 8003720:	f507 7219 	add.w	r2, r7, #612	; 0x264
 8003724:	ca07      	ldmia	r2, {r0, r1, r2}
 8003726:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800372a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800372e:	1d3b      	adds	r3, r7, #4
 8003730:	4614      	mov	r4, r2
 8003732:	461d      	mov	r5, r3
 8003734:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003736:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003738:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800373a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800373c:	682b      	ldr	r3, [r5, #0]
 800373e:	6023      	str	r3, [r4, #0]
 8003740:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8003744:	461c      	mov	r4, r3
 8003746:	f507 731f 	add.w	r3, r7, #636	; 0x27c
 800374a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800374e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 * @return Rotation matrix multiplied with scalar.
 */
static inline __attribute__((always_inline)) FusionVector3 FusionRotationMatrixMultiplyVector(const FusionRotationMatrix rotationMatrix, const FusionVector3 vector) {
#define R rotationMatrix.element // define shorthand label for more readable code
    FusionVector3 result;
    result.axis.x = R.xx * vector.axis.x + R.xy * vector.axis.y + R.xz * vector.axis.z;
 8003752:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003756:	ed93 7a00 	vldr	s14, [r3]
 800375a:	f507 7382 	add.w	r3, r7, #260	; 0x104
 800375e:	edd3 7a00 	vldr	s15, [r3]
 8003762:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003766:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800376a:	edd3 6a01 	vldr	s13, [r3, #4]
 800376e:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8003772:	edd3 7a01 	vldr	s15, [r3, #4]
 8003776:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800377a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800377e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003782:	edd3 6a02 	vldr	s13, [r3, #8]
 8003786:	f507 7382 	add.w	r3, r7, #260	; 0x104
 800378a:	edd3 7a02 	vldr	s15, [r3, #8]
 800378e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003792:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003796:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800379a:	edc3 7a00 	vstr	s15, [r3]
    result.axis.y = R.yx * vector.axis.x + R.yy * vector.axis.y + R.yz * vector.axis.z;
 800379e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80037a2:	ed93 7a03 	vldr	s14, [r3, #12]
 80037a6:	f507 7382 	add.w	r3, r7, #260	; 0x104
 80037aa:	edd3 7a00 	vldr	s15, [r3]
 80037ae:	ee27 7a27 	vmul.f32	s14, s14, s15
 80037b2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80037b6:	edd3 6a04 	vldr	s13, [r3, #16]
 80037ba:	f507 7382 	add.w	r3, r7, #260	; 0x104
 80037be:	edd3 7a01 	vldr	s15, [r3, #4]
 80037c2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80037c6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80037ca:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80037ce:	edd3 6a05 	vldr	s13, [r3, #20]
 80037d2:	f507 7382 	add.w	r3, r7, #260	; 0x104
 80037d6:	edd3 7a02 	vldr	s15, [r3, #8]
 80037da:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80037de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80037e2:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80037e6:	edc3 7a01 	vstr	s15, [r3, #4]
    result.axis.z = R.zx * vector.axis.x + R.zy * vector.axis.y + R.zz * vector.axis.z;
 80037ea:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80037ee:	ed93 7a06 	vldr	s14, [r3, #24]
 80037f2:	f507 7382 	add.w	r3, r7, #260	; 0x104
 80037f6:	edd3 7a00 	vldr	s15, [r3]
 80037fa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80037fe:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003802:	edd3 6a07 	vldr	s13, [r3, #28]
 8003806:	f507 7382 	add.w	r3, r7, #260	; 0x104
 800380a:	edd3 7a01 	vldr	s15, [r3, #4]
 800380e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003812:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003816:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800381a:	edd3 6a08 	vldr	s13, [r3, #32]
 800381e:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8003822:	edd3 7a02 	vldr	s15, [r3, #8]
 8003826:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800382a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800382e:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8003832:	edc3 7a02 	vstr	s15, [r3, #8]
    return result;
 8003836:	f107 02f8 	add.w	r2, r7, #248	; 0xf8
 800383a:	f507 731c 	add.w	r3, r7, #624	; 0x270
 800383e:	ca07      	ldmia	r2, {r0, r1, r2}
 8003840:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8003844:	f507 7325 	add.w	r3, r7, #660	; 0x294
 8003848:	f507 721c 	add.w	r2, r7, #624	; 0x270
 800384c:	ca07      	ldmia	r2, {r0, r1, r2}
 800384e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 * per second per lsb for a gyroscope.
 * @param bias Bias in lsb.
 * @return Calibrated gyroscope or accelerometer measurement.
 */
static inline __attribute__((always_inline)) FusionVector3 FusionCalibrationInertial(const FusionVector3 uncalibrated, const FusionRotationMatrix misalignment, const FusionVector3 sensitivity, const FusionVector3 bias) {
    return FusionRotationMatrixMultiplyVector(misalignment, FusionVectorHadamardProduct(FusionVectorSubtract(uncalibrated, bias), sensitivity));
 8003852:	bf00      	nop
 8003854:	f507 73f4 	add.w	r3, r7, #488	; 0x1e8
 8003858:	f507 7225 	add.w	r2, r7, #660	; 0x294
 800385c:	ca07      	ldmia	r2, {r0, r1, r2}
 800385e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	FusionVector3 calibratedAccelerometer = FusionCalibrationInertial(uncalibratedAccelerometer, FUSION_ROTATION_MATRIX_IDENTITY, accelerometerSensitivity, FUSION_VECTOR3_ZERO);
 8003862:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 8003866:	4a15      	ldr	r2, [pc, #84]	; (80038bc <IMU_UPDATE+0x374>)
 8003868:	461c      	mov	r4, r3
 800386a:	4615      	mov	r5, r2
 800386c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800386e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003870:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003872:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003874:	682b      	ldr	r3, [r5, #0]
 8003876:	6023      	str	r3, [r4, #0]
 8003878:	f507 73be 	add.w	r3, r7, #380	; 0x17c
 800387c:	f04f 0200 	mov.w	r2, #0
 8003880:	601a      	str	r2, [r3, #0]
 8003882:	f507 73be 	add.w	r3, r7, #380	; 0x17c
 8003886:	f04f 0200 	mov.w	r2, #0
 800388a:	605a      	str	r2, [r3, #4]
 800388c:	f507 73be 	add.w	r3, r7, #380	; 0x17c
 8003890:	f04f 0200 	mov.w	r2, #0
 8003894:	609a      	str	r2, [r3, #8]
 8003896:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800389a:	4a05      	ldr	r2, [pc, #20]	; (80038b0 <IMU_UPDATE+0x368>)
 800389c:	ca07      	ldmia	r2, {r0, r1, r2}
 800389e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80038a2:	e00f      	b.n	80038c4 <IMU_UPDATE+0x37c>
 80038a4:	20000fec 	.word	0x20000fec
 80038a8:	20000f64 	.word	0x20000f64
 80038ac:	20000fd0 	.word	0x20000fd0
 80038b0:	20000f3c 	.word	0x20000f3c
 80038b4:	20000fa8 	.word	0x20000fa8
 80038b8:	20000fb4 	.word	0x20000fb4
 80038bc:	0800b658 	.word	0x0800b658
 80038c0:	20000f74 	.word	0x20000f74
 80038c4:	1d3a      	adds	r2, r7, #4
 80038c6:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 80038ca:	4614      	mov	r4, r2
 80038cc:	461d      	mov	r5, r3
 80038ce:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80038d0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80038d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80038d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80038d6:	682b      	ldr	r3, [r5, #0]
 80038d8:	6023      	str	r3, [r4, #0]
 80038da:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80038de:	4af3      	ldr	r2, [pc, #972]	; (8003cac <IMU_UPDATE+0x764>)
 80038e0:	ca07      	ldmia	r2, {r0, r1, r2}
 80038e2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80038e6:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80038ea:	f507 72be 	add.w	r2, r7, #380	; 0x17c
 80038ee:	ca07      	ldmia	r2, {r0, r1, r2}
 80038f0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80038f4:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80038f8:	f107 02d4 	add.w	r2, r7, #212	; 0xd4
 80038fc:	ca07      	ldmia	r2, {r0, r1, r2}
 80038fe:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8003902:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8003906:	f107 02ec 	add.w	r2, r7, #236	; 0xec
 800390a:	ca07      	ldmia	r2, {r0, r1, r2}
 800390c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    result.axis.x = vectorA.axis.x - vectorB.axis.x;
 8003910:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8003914:	ed93 7a00 	vldr	s14, [r3]
 8003918:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800391c:	edd3 7a00 	vldr	s15, [r3]
 8003920:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003924:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8003928:	edc3 7a00 	vstr	s15, [r3]
    result.axis.y = vectorA.axis.y - vectorB.axis.y;
 800392c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8003930:	ed93 7a01 	vldr	s14, [r3, #4]
 8003934:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8003938:	edd3 7a01 	vldr	s15, [r3, #4]
 800393c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003940:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8003944:	edc3 7a01 	vstr	s15, [r3, #4]
    result.axis.z = vectorA.axis.z - vectorB.axis.z;
 8003948:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800394c:	ed93 7a02 	vldr	s14, [r3, #8]
 8003950:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8003954:	edd3 7a02 	vldr	s15, [r3, #8]
 8003958:	ee77 7a67 	vsub.f32	s15, s14, s15
 800395c:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8003960:	edc3 7a02 	vstr	s15, [r3, #8]
    return result;
 8003964:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 8003968:	f507 7304 	add.w	r3, r7, #528	; 0x210
 800396c:	ca07      	ldmia	r2, {r0, r1, r2}
 800396e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8003972:	f507 7310 	add.w	r3, r7, #576	; 0x240
 8003976:	f507 7204 	add.w	r2, r7, #528	; 0x210
 800397a:	ca07      	ldmia	r2, {r0, r1, r2}
 800397c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8003980:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8003984:	461c      	mov	r4, r3
 8003986:	f507 7310 	add.w	r3, r7, #576	; 0x240
 800398a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800398e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003992:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003996:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
 800399a:	ca07      	ldmia	r2, {r0, r1, r2}
 800399c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    result.axis.x = vectorA.axis.x * vectorB.axis.x;
 80039a0:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80039a4:	ed93 7a00 	vldr	s14, [r3]
 80039a8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80039ac:	edd3 7a00 	vldr	s15, [r3]
 80039b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039b4:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80039b8:	edc3 7a00 	vstr	s15, [r3]
    result.axis.y = vectorA.axis.y * vectorB.axis.y;
 80039bc:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80039c0:	ed93 7a01 	vldr	s14, [r3, #4]
 80039c4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80039c8:	edd3 7a01 	vldr	s15, [r3, #4]
 80039cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039d0:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80039d4:	edc3 7a01 	vstr	s15, [r3, #4]
    result.axis.z = vectorA.axis.z * vectorB.axis.z;
 80039d8:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80039dc:	ed93 7a02 	vldr	s14, [r3, #8]
 80039e0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80039e4:	edd3 7a02 	vldr	s15, [r3, #8]
 80039e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039ec:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80039f0:	edc3 7a02 	vstr	s15, [r3, #8]
    return result;
 80039f4:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80039f8:	f507 7307 	add.w	r3, r7, #540	; 0x21c
 80039fc:	ca07      	ldmia	r2, {r0, r1, r2}
 80039fe:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8003a02:	f507 730d 	add.w	r3, r7, #564	; 0x234
 8003a06:	f507 7207 	add.w	r2, r7, #540	; 0x21c
 8003a0a:	ca07      	ldmia	r2, {r0, r1, r2}
 8003a0c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8003a10:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003a14:	1d3b      	adds	r3, r7, #4
 8003a16:	4614      	mov	r4, r2
 8003a18:	461d      	mov	r5, r3
 8003a1a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003a1c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003a1e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003a20:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003a22:	682b      	ldr	r3, [r5, #0]
 8003a24:	6023      	str	r3, [r4, #0]
 8003a26:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8003a2a:	461c      	mov	r4, r3
 8003a2c:	f507 730d 	add.w	r3, r7, #564	; 0x234
 8003a30:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003a34:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    result.axis.x = R.xx * vector.axis.x + R.xy * vector.axis.y + R.xz * vector.axis.z;
 8003a38:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003a3c:	ed93 7a00 	vldr	s14, [r3]
 8003a40:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8003a44:	edd3 7a00 	vldr	s15, [r3]
 8003a48:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003a4c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003a50:	edd3 6a01 	vldr	s13, [r3, #4]
 8003a54:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8003a58:	edd3 7a01 	vldr	s15, [r3, #4]
 8003a5c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003a60:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003a64:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003a68:	edd3 6a02 	vldr	s13, [r3, #8]
 8003a6c:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8003a70:	edd3 7a02 	vldr	s15, [r3, #8]
 8003a74:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003a78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a7c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8003a80:	edc3 7a00 	vstr	s15, [r3]
    result.axis.y = R.yx * vector.axis.x + R.yy * vector.axis.y + R.yz * vector.axis.z;
 8003a84:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003a88:	ed93 7a03 	vldr	s14, [r3, #12]
 8003a8c:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8003a90:	edd3 7a00 	vldr	s15, [r3]
 8003a94:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003a98:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003a9c:	edd3 6a04 	vldr	s13, [r3, #16]
 8003aa0:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8003aa4:	edd3 7a01 	vldr	s15, [r3, #4]
 8003aa8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003aac:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003ab0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003ab4:	edd3 6a05 	vldr	s13, [r3, #20]
 8003ab8:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8003abc:	edd3 7a02 	vldr	s15, [r3, #8]
 8003ac0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003ac4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ac8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8003acc:	edc3 7a01 	vstr	s15, [r3, #4]
    result.axis.z = R.zx * vector.axis.x + R.zy * vector.axis.y + R.zz * vector.axis.z;
 8003ad0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003ad4:	ed93 7a06 	vldr	s14, [r3, #24]
 8003ad8:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8003adc:	edd3 7a00 	vldr	s15, [r3]
 8003ae0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003ae4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003ae8:	edd3 6a07 	vldr	s13, [r3, #28]
 8003aec:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8003af0:	edd3 7a01 	vldr	s15, [r3, #4]
 8003af4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003af8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003afc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003b00:	edd3 6a08 	vldr	s13, [r3, #32]
 8003b04:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8003b08:	edd3 7a02 	vldr	s15, [r3, #8]
 8003b0c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003b10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b14:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8003b18:	edc3 7a02 	vstr	s15, [r3, #8]
    return result;
 8003b1c:	f107 0274 	add.w	r2, r7, #116	; 0x74
 8003b20:	f507 730a 	add.w	r3, r7, #552	; 0x228
 8003b24:	ca07      	ldmia	r2, {r0, r1, r2}
 8003b26:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8003b2a:	f507 7313 	add.w	r3, r7, #588	; 0x24c
 8003b2e:	f507 720a 	add.w	r2, r7, #552	; 0x228
 8003b32:	ca07      	ldmia	r2, {r0, r1, r2}
 8003b34:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8003b38:	bf00      	nop
 8003b3a:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 8003b3e:	461c      	mov	r4, r3
 8003b40:	f507 7313 	add.w	r3, r7, #588	; 0x24c
 8003b44:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003b48:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	//FusionVector3 calibratedMagnetometer = FusionCalibrationMagnetic(uncalibratedMagnetometer, FUSION_ROTATION_MATRIX_IDENTITY, hardIronBias);

	calibratedGyroscope = FusionBiasUpdate(&fusionBias, calibratedGyroscope);
 8003b4c:	edd7 6a7a 	vldr	s13, [r7, #488]	; 0x1e8
 8003b50:	ed97 7a7b 	vldr	s14, [r7, #492]	; 0x1ec
 8003b54:	edd7 7a7c 	vldr	s15, [r7, #496]	; 0x1f0
 8003b58:	eeb0 0a66 	vmov.f32	s0, s13
 8003b5c:	eef0 0a47 	vmov.f32	s1, s14
 8003b60:	eeb0 1a67 	vmov.f32	s2, s15
 8003b64:	4852      	ldr	r0, [pc, #328]	; (8003cb0 <IMU_UPDATE+0x768>)
 8003b66:	f7fe fcb7 	bl	80024d8 <FusionBiasUpdate>
 8003b6a:	eef0 6a40 	vmov.f32	s13, s0
 8003b6e:	eeb0 7a60 	vmov.f32	s14, s1
 8003b72:	eef0 7a41 	vmov.f32	s15, s2
 8003b76:	edc7 6a7a 	vstr	s13, [r7, #488]	; 0x1e8
 8003b7a:	ed87 7a7b 	vstr	s14, [r7, #492]	; 0x1ec
 8003b7e:	edc7 7a7c 	vstr	s15, [r7, #496]	; 0x1f0
	FusionAhrsUpdateWithoutMagnetometer(&fusionAhrs, calibratedGyroscope, calibratedAccelerometer, samplePeriod);
 8003b82:	4b4c      	ldr	r3, [pc, #304]	; (8003cb4 <IMU_UPDATE+0x76c>)
 8003b84:	edd3 4a00 	vldr	s9, [r3]
 8003b88:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 8003b8c:	ed93 5a00 	vldr	s10, [r3]
 8003b90:	edd3 5a01 	vldr	s11, [r3, #4]
 8003b94:	ed93 6a02 	vldr	s12, [r3, #8]
 8003b98:	edd7 6a7a 	vldr	s13, [r7, #488]	; 0x1e8
 8003b9c:	ed97 7a7b 	vldr	s14, [r7, #492]	; 0x1ec
 8003ba0:	edd7 7a7c 	vldr	s15, [r7, #496]	; 0x1f0
 8003ba4:	eeb0 3a64 	vmov.f32	s6, s9
 8003ba8:	eef0 1a45 	vmov.f32	s3, s10
 8003bac:	eeb0 2a65 	vmov.f32	s4, s11
 8003bb0:	eef0 2a46 	vmov.f32	s5, s12
 8003bb4:	eeb0 0a66 	vmov.f32	s0, s13
 8003bb8:	eef0 0a47 	vmov.f32	s1, s14
 8003bbc:	eeb0 1a67 	vmov.f32	s2, s15
 8003bc0:	483d      	ldr	r0, [pc, #244]	; (8003cb8 <IMU_UPDATE+0x770>)
 8003bc2:	f7fe fa11 	bl	8001fe8 <FusionAhrsUpdateWithoutMagnetometer>
	//FusionAhrsUpdate(&fusionAhrs, calibratedGyroscope, calibratedAccelerometer, calibratedMagnetometer, samplePeriod);
	eulerAngles = FusionQuaternionToEulerAngles(FusionAhrsGetQuaternion(&fusionAhrs));
 8003bc6:	483c      	ldr	r0, [pc, #240]	; (8003cb8 <IMU_UPDATE+0x770>)
 8003bc8:	f7fe fa78 	bl	80020bc <FusionAhrsGetQuaternion>
 8003bcc:	eeb0 6a40 	vmov.f32	s12, s0
 8003bd0:	eef0 6a60 	vmov.f32	s13, s1
 8003bd4:	eeb0 7a41 	vmov.f32	s14, s2
 8003bd8:	eef0 7a61 	vmov.f32	s15, s3
 8003bdc:	ed87 6a7d 	vstr	s12, [r7, #500]	; 0x1f4
 8003be0:	edc7 6a7e 	vstr	s13, [r7, #504]	; 0x1f8
 8003be4:	ed87 7a7f 	vstr	s14, [r7, #508]	; 0x1fc
 8003be8:	edc7 7a80 	vstr	s15, [r7, #512]	; 0x200
 8003bec:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003bf0:	461c      	mov	r4, r3
 8003bf2:	f507 73fa 	add.w	r3, r7, #500	; 0x1f4
 8003bf6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003bf8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 * @param quaternion Quaternion to be converted.
 * @return Euler angles in degrees.
 */
static inline __attribute__((always_inline)) FusionEulerAngles FusionQuaternionToEulerAngles(const FusionQuaternion quaternion) {
#define Q quaternion.element // define shorthand label for more readable code
    const float qwqwMinusHalf = Q.w * Q.w - 0.5f; // calculate common terms to avoid repeated operations
 8003bfc:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003c00:	ed93 7a00 	vldr	s14, [r3]
 8003c04:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003c08:	edd3 7a00 	vldr	s15, [r3]
 8003c0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c10:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003c14:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003c18:	edc7 7aab 	vstr	s15, [r7, #684]	; 0x2ac
    FusionEulerAngles eulerAngles;
    eulerAngles.angle.roll = FusionRadiansToDegrees(atan2f(Q.y * Q.z - Q.w * Q.x, qwqwMinusHalf + Q.z * Q.z));
 8003c1c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003c20:	ed93 7a02 	vldr	s14, [r3, #8]
 8003c24:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003c28:	edd3 7a03 	vldr	s15, [r3, #12]
 8003c2c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003c30:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003c34:	edd3 6a00 	vldr	s13, [r3]
 8003c38:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003c3c:	edd3 7a01 	vldr	s15, [r3, #4]
 8003c40:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003c44:	ee77 6a67 	vsub.f32	s13, s14, s15
 8003c48:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003c4c:	ed93 7a03 	vldr	s14, [r3, #12]
 8003c50:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003c54:	edd3 7a03 	vldr	s15, [r3, #12]
 8003c58:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003c5c:	edd7 7aab 	vldr	s15, [r7, #684]	; 0x2ac
 8003c60:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c64:	eef0 0a67 	vmov.f32	s1, s15
 8003c68:	eeb0 0a66 	vmov.f32	s0, s13
 8003c6c:	f006 fd00 	bl	800a670 <atan2f>
 8003c70:	eef0 7a40 	vmov.f32	s15, s0
 8003c74:	edc7 7aaa 	vstr	s15, [r7, #680]	; 0x2a8
    return radians * (180.0f / (float) M_PI);
 8003c78:	edd7 7aaa 	vldr	s15, [r7, #680]	; 0x2a8
 8003c7c:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8003cbc <IMU_UPDATE+0x774>
 8003c80:	ee67 7a87 	vmul.f32	s15, s15, s14
    eulerAngles.angle.roll = FusionRadiansToDegrees(atan2f(Q.y * Q.z - Q.w * Q.x, qwqwMinusHalf + Q.z * Q.z));
 8003c84:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003c88:	edc3 7a00 	vstr	s15, [r3]
    eulerAngles.angle.pitch = FusionRadiansToDegrees(-1.0f * asinf(2.0f * (Q.x * Q.z + Q.w * Q.y)));
 8003c8c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003c90:	ed93 7a01 	vldr	s14, [r3, #4]
 8003c94:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003c98:	edd3 7a03 	vldr	s15, [r3, #12]
 8003c9c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003ca0:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003ca4:	edd3 6a00 	vldr	s13, [r3]
 8003ca8:	e00a      	b.n	8003cc0 <IMU_UPDATE+0x778>
 8003caa:	bf00      	nop
 8003cac:	20000fdc 	.word	0x20000fdc
 8003cb0:	20000ef4 	.word	0x20000ef4
 8003cb4:	20000030 	.word	0x20000030
 8003cb8:	20000eb0 	.word	0x20000eb0
 8003cbc:	42652ee0 	.word	0x42652ee0
 8003cc0:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003cc4:	edd3 7a02 	vldr	s15, [r3, #8]
 8003cc8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003ccc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003cd0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003cd4:	eeb0 0a67 	vmov.f32	s0, s15
 8003cd8:	f006 fc98 	bl	800a60c <asinf>
 8003cdc:	eef0 7a40 	vmov.f32	s15, s0
 8003ce0:	eef1 7a67 	vneg.f32	s15, s15
 8003ce4:	edc7 7aa9 	vstr	s15, [r7, #676]	; 0x2a4
    return radians * (180.0f / (float) M_PI);
 8003ce8:	edd7 7aa9 	vldr	s15, [r7, #676]	; 0x2a4
 8003cec:	ed1f 7a0d 	vldr	s14, [pc, #-52]	; 8003cbc <IMU_UPDATE+0x774>
 8003cf0:	ee67 7a87 	vmul.f32	s15, s15, s14
    eulerAngles.angle.pitch = FusionRadiansToDegrees(-1.0f * asinf(2.0f * (Q.x * Q.z + Q.w * Q.y)));
 8003cf4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003cf8:	edc3 7a01 	vstr	s15, [r3, #4]
    eulerAngles.angle.yaw = FusionRadiansToDegrees(atan2f(Q.x * Q.y - Q.w * Q.z, qwqwMinusHalf + Q.x * Q.x));
 8003cfc:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003d00:	ed93 7a01 	vldr	s14, [r3, #4]
 8003d04:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003d08:	edd3 7a02 	vldr	s15, [r3, #8]
 8003d0c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003d10:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003d14:	edd3 6a00 	vldr	s13, [r3]
 8003d18:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003d1c:	edd3 7a03 	vldr	s15, [r3, #12]
 8003d20:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003d24:	ee77 6a67 	vsub.f32	s13, s14, s15
 8003d28:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003d2c:	ed93 7a01 	vldr	s14, [r3, #4]
 8003d30:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003d34:	edd3 7a01 	vldr	s15, [r3, #4]
 8003d38:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003d3c:	edd7 7aab 	vldr	s15, [r7, #684]	; 0x2ac
 8003d40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d44:	eef0 0a67 	vmov.f32	s1, s15
 8003d48:	eeb0 0a66 	vmov.f32	s0, s13
 8003d4c:	f006 fc90 	bl	800a670 <atan2f>
 8003d50:	eef0 7a40 	vmov.f32	s15, s0
 8003d54:	edc7 7aa8 	vstr	s15, [r7, #672]	; 0x2a0
    return radians * (180.0f / (float) M_PI);
 8003d58:	edd7 7aa8 	vldr	s15, [r7, #672]	; 0x2a0
 8003d5c:	ed1f 7a29 	vldr	s14, [pc, #-164]	; 8003cbc <IMU_UPDATE+0x774>
 8003d60:	ee67 7a87 	vmul.f32	s15, s15, s14
    eulerAngles.angle.yaw = FusionRadiansToDegrees(atan2f(Q.x * Q.y - Q.w * Q.z, qwqwMinusHalf + Q.x * Q.x));
 8003d64:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003d68:	edc3 7a02 	vstr	s15, [r3, #8]
    return eulerAngles;
 8003d6c:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8003d70:	f507 7301 	add.w	r3, r7, #516	; 0x204
 8003d74:	ca07      	ldmia	r2, {r0, r1, r2}
 8003d76:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8003d7a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003d7e:	461c      	mov	r4, r3
 8003d80:	f507 7301 	add.w	r3, r7, #516	; 0x204
 8003d84:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003d88:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003d8c:	4b05      	ldr	r3, [pc, #20]	; (8003da4 <IMU_UPDATE+0x85c>)
 8003d8e:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8003d92:	ca07      	ldmia	r2, {r0, r1, r2}
 8003d94:	e883 0007 	stmia.w	r3, {r0, r1, r2}
}
 8003d98:	bf00      	nop
 8003d9a:	f507 772c 	add.w	r7, r7, #688	; 0x2b0
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bdb0      	pop	{r4, r5, r7, pc}
 8003da2:	bf00      	nop
 8003da4:	20000e4c 	.word	0x20000e4c

08003da8 <SERIAL_CONTROL_LOOP>:
void SERIAL_CONTROL_LOOP()
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	af00      	add	r7, sp, #0
	SerialControlWheelsRequest.ControlMode = 0;
 8003dac:	4b0b      	ldr	r3, [pc, #44]	; (8003ddc <SERIAL_CONTROL_LOOP+0x34>)
 8003dae:	2200      	movs	r2, #0
 8003db0:	701a      	strb	r2, [r3, #0]
	SerialControlWheelsRequest.ParameterNumber = 0;
 8003db2:	4b0a      	ldr	r3, [pc, #40]	; (8003ddc <SERIAL_CONTROL_LOOP+0x34>)
 8003db4:	2200      	movs	r2, #0
 8003db6:	705a      	strb	r2, [r3, #1]
	//SerialControlWheelsRequest.WheelLeft = BTFront;
	SerialControlWheelsRequest.WheelRight = BTTurn;
 8003db8:	4b09      	ldr	r3, [pc, #36]	; (8003de0 <SERIAL_CONTROL_LOOP+0x38>)
 8003dba:	681a      	ldr	r2, [r3, #0]
 8003dbc:	4b07      	ldr	r3, [pc, #28]	; (8003ddc <SERIAL_CONTROL_LOOP+0x34>)
 8003dbe:	330a      	adds	r3, #10
 8003dc0:	601a      	str	r2, [r3, #0]
	SerialControlWheelsRequest.CR=13;
 8003dc2:	4b06      	ldr	r3, [pc, #24]	; (8003ddc <SERIAL_CONTROL_LOOP+0x34>)
 8003dc4:	220d      	movs	r2, #13
 8003dc6:	739a      	strb	r2, [r3, #14]
	SerialControlWheelsRequest.LF=10;
 8003dc8:	4b04      	ldr	r3, [pc, #16]	; (8003ddc <SERIAL_CONTROL_LOOP+0x34>)
 8003dca:	220a      	movs	r2, #10
 8003dcc:	73da      	strb	r2, [r3, #15]
	HAL_UART_Transmit_DMA(&huart2, (uint8_t*)SerialControlWheelsRequest.Buffer, WHEELS_REQUEST_SIZE);
 8003dce:	2210      	movs	r2, #16
 8003dd0:	4902      	ldr	r1, [pc, #8]	; (8003ddc <SERIAL_CONTROL_LOOP+0x34>)
 8003dd2:	4804      	ldr	r0, [pc, #16]	; (8003de4 <SERIAL_CONTROL_LOOP+0x3c>)
 8003dd4:	f005 fab0 	bl	8009338 <HAL_UART_Transmit_DMA>
}
 8003dd8:	bf00      	nop
 8003dda:	bd80      	pop	{r7, pc}
 8003ddc:	20000e7c 	.word	0x20000e7c
 8003de0:	20000dd0 	.word	0x20000dd0
 8003de4:	200012f4 	.word	0x200012f4

08003de8 <BALANCE_Prepare>:
void BALANCE_Prepare()
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	af00      	add	r7, sp, #0
	Front = BTFront;
 8003dec:	4b2e      	ldr	r3, [pc, #184]	; (8003ea8 <BALANCE_Prepare+0xc0>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4a2e      	ldr	r2, [pc, #184]	; (8003eac <BALANCE_Prepare+0xc4>)
 8003df2:	6013      	str	r3, [r2, #0]
	Turn = BTTurn;
 8003df4:	4b2e      	ldr	r3, [pc, #184]	; (8003eb0 <BALANCE_Prepare+0xc8>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	4a2e      	ldr	r2, [pc, #184]	; (8003eb4 <BALANCE_Prepare+0xcc>)
 8003dfa:	6013      	str	r3, [r2, #0]
		{
			BalanceActiveDemand = false;
		}
	}*/

	Turn = (Turn > 90) ? 90 : Turn;
 8003dfc:	4b2d      	ldr	r3, [pc, #180]	; (8003eb4 <BALANCE_Prepare+0xcc>)
 8003dfe:	edd3 7a00 	vldr	s15, [r3]
 8003e02:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8003eb8 <BALANCE_Prepare+0xd0>
 8003e06:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003e0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e0e:	dd01      	ble.n	8003e14 <BALANCE_Prepare+0x2c>
 8003e10:	4b2a      	ldr	r3, [pc, #168]	; (8003ebc <BALANCE_Prepare+0xd4>)
 8003e12:	e001      	b.n	8003e18 <BALANCE_Prepare+0x30>
 8003e14:	4b27      	ldr	r3, [pc, #156]	; (8003eb4 <BALANCE_Prepare+0xcc>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4a26      	ldr	r2, [pc, #152]	; (8003eb4 <BALANCE_Prepare+0xcc>)
 8003e1a:	6013      	str	r3, [r2, #0]
	Turn = (Turn < -90) ? -90 : Turn;
 8003e1c:	4b25      	ldr	r3, [pc, #148]	; (8003eb4 <BALANCE_Prepare+0xcc>)
 8003e1e:	edd3 7a00 	vldr	s15, [r3]
 8003e22:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8003ec0 <BALANCE_Prepare+0xd8>
 8003e26:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003e2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e2e:	d501      	bpl.n	8003e34 <BALANCE_Prepare+0x4c>
 8003e30:	4b24      	ldr	r3, [pc, #144]	; (8003ec4 <BALANCE_Prepare+0xdc>)
 8003e32:	e001      	b.n	8003e38 <BALANCE_Prepare+0x50>
 8003e34:	4b1f      	ldr	r3, [pc, #124]	; (8003eb4 <BALANCE_Prepare+0xcc>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4a1e      	ldr	r2, [pc, #120]	; (8003eb4 <BALANCE_Prepare+0xcc>)
 8003e3a:	6013      	str	r3, [r2, #0]
	Front = (Front > 2) ? 2 : Front;
 8003e3c:	4b1b      	ldr	r3, [pc, #108]	; (8003eac <BALANCE_Prepare+0xc4>)
 8003e3e:	edd3 7a00 	vldr	s15, [r3]
 8003e42:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8003e46:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003e4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e4e:	dd02      	ble.n	8003e56 <BALANCE_Prepare+0x6e>
 8003e50:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003e54:	e001      	b.n	8003e5a <BALANCE_Prepare+0x72>
 8003e56:	4b15      	ldr	r3, [pc, #84]	; (8003eac <BALANCE_Prepare+0xc4>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	4a14      	ldr	r2, [pc, #80]	; (8003eac <BALANCE_Prepare+0xc4>)
 8003e5c:	6013      	str	r3, [r2, #0]
	Front = (Front < -0.4) ? -0.4 : Front;
 8003e5e:	4b13      	ldr	r3, [pc, #76]	; (8003eac <BALANCE_Prepare+0xc4>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	4618      	mov	r0, r3
 8003e64:	f7fc fb14 	bl	8000490 <__aeabi_f2d>
 8003e68:	a30d      	add	r3, pc, #52	; (adr r3, 8003ea0 <BALANCE_Prepare+0xb8>)
 8003e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e6e:	f7fc fdd9 	bl	8000a24 <__aeabi_dcmplt>
 8003e72:	4603      	mov	r3, r0
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d001      	beq.n	8003e7c <BALANCE_Prepare+0x94>
 8003e78:	4b13      	ldr	r3, [pc, #76]	; (8003ec8 <BALANCE_Prepare+0xe0>)
 8003e7a:	e001      	b.n	8003e80 <BALANCE_Prepare+0x98>
 8003e7c:	4b0b      	ldr	r3, [pc, #44]	; (8003eac <BALANCE_Prepare+0xc4>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4a0a      	ldr	r2, [pc, #40]	; (8003eac <BALANCE_Prepare+0xc4>)
 8003e82:	6013      	str	r3, [r2, #0]

	// Point to add IK sensor

	// Point to add ParkingMode

	BalanceActiveDemand = BTBalanceActive;
 8003e84:	4b11      	ldr	r3, [pc, #68]	; (8003ecc <BALANCE_Prepare+0xe4>)
 8003e86:	781a      	ldrb	r2, [r3, #0]
 8003e88:	4b11      	ldr	r3, [pc, #68]	; (8003ed0 <BALANCE_Prepare+0xe8>)
 8003e8a:	701a      	strb	r2, [r3, #0]
	BalanceActive = BTBalanceActive;
 8003e8c:	4b0f      	ldr	r3, [pc, #60]	; (8003ecc <BALANCE_Prepare+0xe4>)
 8003e8e:	781a      	ldrb	r2, [r3, #0]
 8003e90:	4b10      	ldr	r3, [pc, #64]	; (8003ed4 <BALANCE_Prepare+0xec>)
 8003e92:	701a      	strb	r2, [r3, #0]
	PositionLinearDemand = PositionLinear;
 8003e94:	4b10      	ldr	r3, [pc, #64]	; (8003ed8 <BALANCE_Prepare+0xf0>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4a10      	ldr	r2, [pc, #64]	; (8003edc <BALANCE_Prepare+0xf4>)
 8003e9a:	6013      	str	r3, [r2, #0]
}
 8003e9c:	bf00      	nop
 8003e9e:	bd80      	pop	{r7, pc}
 8003ea0:	9999999a 	.word	0x9999999a
 8003ea4:	bfd99999 	.word	0xbfd99999
 8003ea8:	20000dcc 	.word	0x20000dcc
 8003eac:	20000dd4 	.word	0x20000dd4
 8003eb0:	20000dd0 	.word	0x20000dd0
 8003eb4:	20000dd8 	.word	0x20000dd8
 8003eb8:	42b40000 	.word	0x42b40000
 8003ebc:	42b40000 	.word	0x42b40000
 8003ec0:	c2b40000 	.word	0xc2b40000
 8003ec4:	c2b40000 	.word	0xc2b40000
 8003ec8:	becccccd 	.word	0xbecccccd
 8003ecc:	20000f1c 	.word	0x20000f1c
 8003ed0:	20000e78 	.word	0x20000e78
 8003ed4:	20000f10 	.word	0x20000f10
 8003ed8:	20000ea4 	.word	0x20000ea4
 8003edc:	20000e94 	.word	0x20000e94

08003ee0 <BALANCE_Calculate_Speeds>:
void BALANCE_Calculate_Speeds()
{
 8003ee0:	b5b0      	push	{r4, r5, r7, lr}
 8003ee2:	af00      	add	r7, sp, #0
	//LEFT
	TimeS = (HAL_GetTick() - StepsLeftPreviousTime) / 1000.0;
 8003ee4:	f001 fdd4 	bl	8005a90 <HAL_GetTick>
 8003ee8:	4602      	mov	r2, r0
 8003eea:	4b8d      	ldr	r3, [pc, #564]	; (8004120 <BALANCE_Calculate_Speeds+0x240>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	1ad3      	subs	r3, r2, r3
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	f7fc faab 	bl	800044c <__aeabi_ui2d>
 8003ef6:	f04f 0200 	mov.w	r2, #0
 8003efa:	4b8a      	ldr	r3, [pc, #552]	; (8004124 <BALANCE_Calculate_Speeds+0x244>)
 8003efc:	f7fc fc4a 	bl	8000794 <__aeabi_ddiv>
 8003f00:	4602      	mov	r2, r0
 8003f02:	460b      	mov	r3, r1
 8003f04:	4610      	mov	r0, r2
 8003f06:	4619      	mov	r1, r3
 8003f08:	f7fc fddc 	bl	8000ac4 <__aeabi_d2f>
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	4a86      	ldr	r2, [pc, #536]	; (8004128 <BALANCE_Calculate_Speeds+0x248>)
 8003f10:	6013      	str	r3, [r2, #0]
	if (TimeS > SPEED_STEPS_MAX_TIME)
 8003f12:	4b85      	ldr	r3, [pc, #532]	; (8004128 <BALANCE_Calculate_Speeds+0x248>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	4618      	mov	r0, r3
 8003f18:	f7fc faba 	bl	8000490 <__aeabi_f2d>
 8003f1c:	a37c      	add	r3, pc, #496	; (adr r3, 8004110 <BALANCE_Calculate_Speeds+0x230>)
 8003f1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f22:	f7fc fd9d 	bl	8000a60 <__aeabi_dcmpgt>
 8003f26:	4603      	mov	r3, r0
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d006      	beq.n	8003f3a <BALANCE_Calculate_Speeds+0x5a>
	{
		TimeS = SPEED_STEPS_MAX_TIME;
 8003f2c:	4b7e      	ldr	r3, [pc, #504]	; (8004128 <BALANCE_Calculate_Speeds+0x248>)
 8003f2e:	4a7f      	ldr	r2, [pc, #508]	; (800412c <BALANCE_Calculate_Speeds+0x24c>)
 8003f30:	601a      	str	r2, [r3, #0]
	    LeftSpeed = 0;
 8003f32:	4b7f      	ldr	r3, [pc, #508]	; (8004130 <BALANCE_Calculate_Speeds+0x250>)
 8003f34:	f04f 0200 	mov.w	r2, #0
 8003f38:	601a      	str	r2, [r3, #0]
	}
	if (HallLeftStep != StepsLeftPrevious)
 8003f3a:	4b7e      	ldr	r3, [pc, #504]	; (8004134 <BALANCE_Calculate_Speeds+0x254>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	ee07 3a90 	vmov	s15, r3
 8003f42:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003f46:	4b7c      	ldr	r3, [pc, #496]	; (8004138 <BALANCE_Calculate_Speeds+0x258>)
 8003f48:	edd3 7a00 	vldr	s15, [r3]
 8003f4c:	eeb4 7a67 	vcmp.f32	s14, s15
 8003f50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f54:	d039      	beq.n	8003fca <BALANCE_Calculate_Speeds+0xea>
	{
		LeftSpeed = ((HallLeftStep - StepsLeftPrevious) * STEPS_TO_METERS) / TimeS;
 8003f56:	4b78      	ldr	r3, [pc, #480]	; (8004138 <BALANCE_Calculate_Speeds+0x258>)
 8003f58:	ed93 7a00 	vldr	s14, [r3]
 8003f5c:	4b75      	ldr	r3, [pc, #468]	; (8004134 <BALANCE_Calculate_Speeds+0x254>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	ee07 3a90 	vmov	s15, r3
 8003f64:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003f68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003f6c:	ee17 0a90 	vmov	r0, s15
 8003f70:	f7fc fa8e 	bl	8000490 <__aeabi_f2d>
 8003f74:	a368      	add	r3, pc, #416	; (adr r3, 8004118 <BALANCE_Calculate_Speeds+0x238>)
 8003f76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f7a:	f7fc fae1 	bl	8000540 <__aeabi_dmul>
 8003f7e:	4602      	mov	r2, r0
 8003f80:	460b      	mov	r3, r1
 8003f82:	4614      	mov	r4, r2
 8003f84:	461d      	mov	r5, r3
 8003f86:	4b68      	ldr	r3, [pc, #416]	; (8004128 <BALANCE_Calculate_Speeds+0x248>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	f7fc fa80 	bl	8000490 <__aeabi_f2d>
 8003f90:	4602      	mov	r2, r0
 8003f92:	460b      	mov	r3, r1
 8003f94:	4620      	mov	r0, r4
 8003f96:	4629      	mov	r1, r5
 8003f98:	f7fc fbfc 	bl	8000794 <__aeabi_ddiv>
 8003f9c:	4602      	mov	r2, r0
 8003f9e:	460b      	mov	r3, r1
 8003fa0:	4610      	mov	r0, r2
 8003fa2:	4619      	mov	r1, r3
 8003fa4:	f7fc fd8e 	bl	8000ac4 <__aeabi_d2f>
 8003fa8:	4603      	mov	r3, r0
 8003faa:	4a61      	ldr	r2, [pc, #388]	; (8004130 <BALANCE_Calculate_Speeds+0x250>)
 8003fac:	6013      	str	r3, [r2, #0]
	    StepsLeftPrevious = HallLeftStep;
 8003fae:	4b62      	ldr	r3, [pc, #392]	; (8004138 <BALANCE_Calculate_Speeds+0x258>)
 8003fb0:	edd3 7a00 	vldr	s15, [r3]
 8003fb4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003fb8:	ee17 2a90 	vmov	r2, s15
 8003fbc:	4b5d      	ldr	r3, [pc, #372]	; (8004134 <BALANCE_Calculate_Speeds+0x254>)
 8003fbe:	601a      	str	r2, [r3, #0]
	    StepsLeftPreviousTime = HAL_GetTick();
 8003fc0:	f001 fd66 	bl	8005a90 <HAL_GetTick>
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	4a56      	ldr	r2, [pc, #344]	; (8004120 <BALANCE_Calculate_Speeds+0x240>)
 8003fc8:	6013      	str	r3, [r2, #0]
	}

	//RIGHT
	TimeS = (HAL_GetTick() - StepsRightPreviousTime) / 1000.0;
 8003fca:	f001 fd61 	bl	8005a90 <HAL_GetTick>
 8003fce:	4602      	mov	r2, r0
 8003fd0:	4b5a      	ldr	r3, [pc, #360]	; (800413c <BALANCE_Calculate_Speeds+0x25c>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	1ad3      	subs	r3, r2, r3
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	f7fc fa38 	bl	800044c <__aeabi_ui2d>
 8003fdc:	f04f 0200 	mov.w	r2, #0
 8003fe0:	4b50      	ldr	r3, [pc, #320]	; (8004124 <BALANCE_Calculate_Speeds+0x244>)
 8003fe2:	f7fc fbd7 	bl	8000794 <__aeabi_ddiv>
 8003fe6:	4602      	mov	r2, r0
 8003fe8:	460b      	mov	r3, r1
 8003fea:	4610      	mov	r0, r2
 8003fec:	4619      	mov	r1, r3
 8003fee:	f7fc fd69 	bl	8000ac4 <__aeabi_d2f>
 8003ff2:	4603      	mov	r3, r0
 8003ff4:	4a4c      	ldr	r2, [pc, #304]	; (8004128 <BALANCE_Calculate_Speeds+0x248>)
 8003ff6:	6013      	str	r3, [r2, #0]
	if (TimeS > SPEED_STEPS_MAX_TIME)
 8003ff8:	4b4b      	ldr	r3, [pc, #300]	; (8004128 <BALANCE_Calculate_Speeds+0x248>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	f7fc fa47 	bl	8000490 <__aeabi_f2d>
 8004002:	a343      	add	r3, pc, #268	; (adr r3, 8004110 <BALANCE_Calculate_Speeds+0x230>)
 8004004:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004008:	f7fc fd2a 	bl	8000a60 <__aeabi_dcmpgt>
 800400c:	4603      	mov	r3, r0
 800400e:	2b00      	cmp	r3, #0
 8004010:	d006      	beq.n	8004020 <BALANCE_Calculate_Speeds+0x140>
	{
		TimeS = SPEED_STEPS_MAX_TIME;
 8004012:	4b45      	ldr	r3, [pc, #276]	; (8004128 <BALANCE_Calculate_Speeds+0x248>)
 8004014:	4a45      	ldr	r2, [pc, #276]	; (800412c <BALANCE_Calculate_Speeds+0x24c>)
 8004016:	601a      	str	r2, [r3, #0]
	    RightSpeed = 0;
 8004018:	4b49      	ldr	r3, [pc, #292]	; (8004140 <BALANCE_Calculate_Speeds+0x260>)
 800401a:	f04f 0200 	mov.w	r2, #0
 800401e:	601a      	str	r2, [r3, #0]
	}
	if (HallRightStep != StepsRightPrevious)
 8004020:	4b48      	ldr	r3, [pc, #288]	; (8004144 <BALANCE_Calculate_Speeds+0x264>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	ee07 3a90 	vmov	s15, r3
 8004028:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800402c:	4b46      	ldr	r3, [pc, #280]	; (8004148 <BALANCE_Calculate_Speeds+0x268>)
 800402e:	edd3 7a00 	vldr	s15, [r3]
 8004032:	eeb4 7a67 	vcmp.f32	s14, s15
 8004036:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800403a:	d039      	beq.n	80040b0 <BALANCE_Calculate_Speeds+0x1d0>
	{
		RightSpeed = ((HallRightStep - StepsRightPrevious) * STEPS_TO_METERS) / TimeS;
 800403c:	4b42      	ldr	r3, [pc, #264]	; (8004148 <BALANCE_Calculate_Speeds+0x268>)
 800403e:	ed93 7a00 	vldr	s14, [r3]
 8004042:	4b40      	ldr	r3, [pc, #256]	; (8004144 <BALANCE_Calculate_Speeds+0x264>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	ee07 3a90 	vmov	s15, r3
 800404a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800404e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004052:	ee17 0a90 	vmov	r0, s15
 8004056:	f7fc fa1b 	bl	8000490 <__aeabi_f2d>
 800405a:	a32f      	add	r3, pc, #188	; (adr r3, 8004118 <BALANCE_Calculate_Speeds+0x238>)
 800405c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004060:	f7fc fa6e 	bl	8000540 <__aeabi_dmul>
 8004064:	4602      	mov	r2, r0
 8004066:	460b      	mov	r3, r1
 8004068:	4614      	mov	r4, r2
 800406a:	461d      	mov	r5, r3
 800406c:	4b2e      	ldr	r3, [pc, #184]	; (8004128 <BALANCE_Calculate_Speeds+0x248>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4618      	mov	r0, r3
 8004072:	f7fc fa0d 	bl	8000490 <__aeabi_f2d>
 8004076:	4602      	mov	r2, r0
 8004078:	460b      	mov	r3, r1
 800407a:	4620      	mov	r0, r4
 800407c:	4629      	mov	r1, r5
 800407e:	f7fc fb89 	bl	8000794 <__aeabi_ddiv>
 8004082:	4602      	mov	r2, r0
 8004084:	460b      	mov	r3, r1
 8004086:	4610      	mov	r0, r2
 8004088:	4619      	mov	r1, r3
 800408a:	f7fc fd1b 	bl	8000ac4 <__aeabi_d2f>
 800408e:	4603      	mov	r3, r0
 8004090:	4a2b      	ldr	r2, [pc, #172]	; (8004140 <BALANCE_Calculate_Speeds+0x260>)
 8004092:	6013      	str	r3, [r2, #0]
	    StepsRightPrevious = HallRightStep;
 8004094:	4b2c      	ldr	r3, [pc, #176]	; (8004148 <BALANCE_Calculate_Speeds+0x268>)
 8004096:	edd3 7a00 	vldr	s15, [r3]
 800409a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800409e:	ee17 2a90 	vmov	r2, s15
 80040a2:	4b28      	ldr	r3, [pc, #160]	; (8004144 <BALANCE_Calculate_Speeds+0x264>)
 80040a4:	601a      	str	r2, [r3, #0]
	    StepsRightPreviousTime = HAL_GetTick();
 80040a6:	f001 fcf3 	bl	8005a90 <HAL_GetTick>
 80040aa:	4603      	mov	r3, r0
 80040ac:	4a23      	ldr	r2, [pc, #140]	; (800413c <BALANCE_Calculate_Speeds+0x25c>)
 80040ae:	6013      	str	r3, [r2, #0]
	}

	PositionLinear = ((HallLeftStep + HallRightStep) / 2) * STEPS_TO_METERS;
 80040b0:	4b21      	ldr	r3, [pc, #132]	; (8004138 <BALANCE_Calculate_Speeds+0x258>)
 80040b2:	ed93 7a00 	vldr	s14, [r3]
 80040b6:	4b24      	ldr	r3, [pc, #144]	; (8004148 <BALANCE_Calculate_Speeds+0x268>)
 80040b8:	edd3 7a00 	vldr	s15, [r3]
 80040bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80040c0:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80040c4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80040c8:	ee16 0a90 	vmov	r0, s13
 80040cc:	f7fc f9e0 	bl	8000490 <__aeabi_f2d>
 80040d0:	a311      	add	r3, pc, #68	; (adr r3, 8004118 <BALANCE_Calculate_Speeds+0x238>)
 80040d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040d6:	f7fc fa33 	bl	8000540 <__aeabi_dmul>
 80040da:	4602      	mov	r2, r0
 80040dc:	460b      	mov	r3, r1
 80040de:	4610      	mov	r0, r2
 80040e0:	4619      	mov	r1, r3
 80040e2:	f7fc fcef 	bl	8000ac4 <__aeabi_d2f>
 80040e6:	4603      	mov	r3, r0
 80040e8:	4a18      	ldr	r2, [pc, #96]	; (800414c <BALANCE_Calculate_Speeds+0x26c>)
 80040ea:	6013      	str	r3, [r2, #0]
	SpeedLinear = (LeftSpeed + RightSpeed) / 2.0;
 80040ec:	4b10      	ldr	r3, [pc, #64]	; (8004130 <BALANCE_Calculate_Speeds+0x250>)
 80040ee:	ed93 7a00 	vldr	s14, [r3]
 80040f2:	4b13      	ldr	r3, [pc, #76]	; (8004140 <BALANCE_Calculate_Speeds+0x260>)
 80040f4:	edd3 7a00 	vldr	s15, [r3]
 80040f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80040fc:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8004100:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004104:	4b12      	ldr	r3, [pc, #72]	; (8004150 <BALANCE_Calculate_Speeds+0x270>)
 8004106:	edc3 7a00 	vstr	s15, [r3]
}
 800410a:	bf00      	nop
 800410c:	bdb0      	pop	{r4, r5, r7, pc}
 800410e:	bf00      	nop
 8004110:	9999999a 	.word	0x9999999a
 8004114:	3fc99999 	.word	0x3fc99999
 8004118:	8121fb7c 	.word	0x8121fb7c
 800411c:	3f821fb7 	.word	0x3f821fb7
 8004120:	20000fcc 	.word	0x20000fcc
 8004124:	408f4000 	.word	0x408f4000
 8004128:	20000ee8 	.word	0x20000ee8
 800412c:	3e4ccccd 	.word	0x3e4ccccd
 8004130:	20000eec 	.word	0x20000eec
 8004134:	20000f30 	.word	0x20000f30
 8004138:	20000e60 	.word	0x20000e60
 800413c:	20000f9c 	.word	0x20000f9c
 8004140:	20000e34 	.word	0x20000e34
 8004144:	20000e24 	.word	0x20000e24
 8004148:	20000f50 	.word	0x20000f50
 800414c:	20000ea4 	.word	0x20000ea4
 8004150:	20000e98 	.word	0x20000e98
 8004154:	00000000 	.word	0x00000000

08004158 <BALANCE_Position_Linear_Control>:
void BALANCE_Position_Linear_Control()
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b082      	sub	sp, #8
 800415c:	af00      	add	r7, sp, #0
	if (fabsf(Front) > 0.001)
 800415e:	4b48      	ldr	r3, [pc, #288]	; (8004280 <BALANCE_Position_Linear_Control+0x128>)
 8004160:	edd3 7a00 	vldr	s15, [r3]
 8004164:	eef0 7ae7 	vabs.f32	s15, s15
 8004168:	ee17 0a90 	vmov	r0, s15
 800416c:	f7fc f990 	bl	8000490 <__aeabi_f2d>
 8004170:	a33f      	add	r3, pc, #252	; (adr r3, 8004270 <BALANCE_Position_Linear_Control+0x118>)
 8004172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004176:	f7fc fc73 	bl	8000a60 <__aeabi_dcmpgt>
 800417a:	4603      	mov	r3, r0
 800417c:	2b00      	cmp	r3, #0
 800417e:	d003      	beq.n	8004188 <BALANCE_Position_Linear_Control+0x30>
	{
		PositionLinearControlSwitch = 0;
 8004180:	4b40      	ldr	r3, [pc, #256]	; (8004284 <BALANCE_Position_Linear_Control+0x12c>)
 8004182:	2200      	movs	r2, #0
 8004184:	701a      	strb	r2, [r3, #0]
 8004186:	e013      	b.n	80041b0 <BALANCE_Position_Linear_Control+0x58>
	}
	else if (fabsf(SpeedLinear) < 0.02)
 8004188:	4b3f      	ldr	r3, [pc, #252]	; (8004288 <BALANCE_Position_Linear_Control+0x130>)
 800418a:	edd3 7a00 	vldr	s15, [r3]
 800418e:	eef0 7ae7 	vabs.f32	s15, s15
 8004192:	ee17 0a90 	vmov	r0, s15
 8004196:	f7fc f97b 	bl	8000490 <__aeabi_f2d>
 800419a:	a337      	add	r3, pc, #220	; (adr r3, 8004278 <BALANCE_Position_Linear_Control+0x120>)
 800419c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041a0:	f7fc fc40 	bl	8000a24 <__aeabi_dcmplt>
 80041a4:	4603      	mov	r3, r0
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d002      	beq.n	80041b0 <BALANCE_Position_Linear_Control+0x58>
	{
		PositionLinearControlSwitch = 1;
 80041aa:	4b36      	ldr	r3, [pc, #216]	; (8004284 <BALANCE_Position_Linear_Control+0x12c>)
 80041ac:	2201      	movs	r2, #1
 80041ae:	701a      	strb	r2, [r3, #0]
	}

	if (BalanceActive)
 80041b0:	4b36      	ldr	r3, [pc, #216]	; (800428c <BALANCE_Position_Linear_Control+0x134>)
 80041b2:	781b      	ldrb	r3, [r3, #0]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d04c      	beq.n	8004252 <BALANCE_Position_Linear_Control+0xfa>
	{
		float Error = PositionLinearDemand - PositionLinear;
 80041b8:	4b35      	ldr	r3, [pc, #212]	; (8004290 <BALANCE_Position_Linear_Control+0x138>)
 80041ba:	ed93 7a00 	vldr	s14, [r3]
 80041be:	4b35      	ldr	r3, [pc, #212]	; (8004294 <BALANCE_Position_Linear_Control+0x13c>)
 80041c0:	edd3 7a00 	vldr	s15, [r3]
 80041c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80041c8:	edc7 7a01 	vstr	s15, [r7, #4]
	    if (Error > 0)
 80041cc:	edd7 7a01 	vldr	s15, [r7, #4]
 80041d0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80041d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041d8:	dd0b      	ble.n	80041f2 <BALANCE_Position_Linear_Control+0x9a>
	    {
	    	PositionIValue += PositionI;
 80041da:	4b2f      	ldr	r3, [pc, #188]	; (8004298 <BALANCE_Position_Linear_Control+0x140>)
 80041dc:	ed93 7a00 	vldr	s14, [r3]
 80041e0:	4b2e      	ldr	r3, [pc, #184]	; (800429c <BALANCE_Position_Linear_Control+0x144>)
 80041e2:	edd3 7a00 	vldr	s15, [r3]
 80041e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80041ea:	4b2b      	ldr	r3, [pc, #172]	; (8004298 <BALANCE_Position_Linear_Control+0x140>)
 80041ec:	edc3 7a00 	vstr	s15, [r3]
 80041f0:	e00a      	b.n	8004208 <BALANCE_Position_Linear_Control+0xb0>
	    }
	    else
	    {
	    	PositionIValue -= PositionI;
 80041f2:	4b29      	ldr	r3, [pc, #164]	; (8004298 <BALANCE_Position_Linear_Control+0x140>)
 80041f4:	ed93 7a00 	vldr	s14, [r3]
 80041f8:	4b28      	ldr	r3, [pc, #160]	; (800429c <BALANCE_Position_Linear_Control+0x144>)
 80041fa:	edd3 7a00 	vldr	s15, [r3]
 80041fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004202:	4b25      	ldr	r3, [pc, #148]	; (8004298 <BALANCE_Position_Linear_Control+0x140>)
 8004204:	edc3 7a00 	vstr	s15, [r3]
	    }

	    PositionPID = Error * PositionP + PositionIValue;
 8004208:	4b25      	ldr	r3, [pc, #148]	; (80042a0 <BALANCE_Position_Linear_Control+0x148>)
 800420a:	ed93 7a00 	vldr	s14, [r3]
 800420e:	edd7 7a01 	vldr	s15, [r7, #4]
 8004212:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004216:	4b20      	ldr	r3, [pc, #128]	; (8004298 <BALANCE_Position_Linear_Control+0x140>)
 8004218:	edd3 7a00 	vldr	s15, [r3]
 800421c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004220:	4b20      	ldr	r3, [pc, #128]	; (80042a4 <BALANCE_Position_Linear_Control+0x14c>)
 8004222:	edc3 7a00 	vstr	s15, [r3]
	    if (PositionLinearControlSwitch)
 8004226:	4b17      	ldr	r3, [pc, #92]	; (8004284 <BALANCE_Position_Linear_Control+0x12c>)
 8004228:	781b      	ldrb	r3, [r3, #0]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d004      	beq.n	8004238 <BALANCE_Position_Linear_Control+0xe0>
	    {
	    	SpeedLinearDemand = PositionPID;
 800422e:	4b1d      	ldr	r3, [pc, #116]	; (80042a4 <BALANCE_Position_Linear_Control+0x14c>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	4a1d      	ldr	r2, [pc, #116]	; (80042a8 <BALANCE_Position_Linear_Control+0x150>)
 8004234:	6013      	str	r3, [r2, #0]
	else
	{
		PositionLinearDemand = PositionLinear;
	    PositionIValue = 0;
	}
}
 8004236:	e014      	b.n	8004262 <BALANCE_Position_Linear_Control+0x10a>
	        SpeedLinearDemand = Front;
 8004238:	4b11      	ldr	r3, [pc, #68]	; (8004280 <BALANCE_Position_Linear_Control+0x128>)
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4a1a      	ldr	r2, [pc, #104]	; (80042a8 <BALANCE_Position_Linear_Control+0x150>)
 800423e:	6013      	str	r3, [r2, #0]
	        PositionLinearDemand = PositionLinear;
 8004240:	4b14      	ldr	r3, [pc, #80]	; (8004294 <BALANCE_Position_Linear_Control+0x13c>)
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	4a12      	ldr	r2, [pc, #72]	; (8004290 <BALANCE_Position_Linear_Control+0x138>)
 8004246:	6013      	str	r3, [r2, #0]
	        PositionIValue = 0;
 8004248:	4b13      	ldr	r3, [pc, #76]	; (8004298 <BALANCE_Position_Linear_Control+0x140>)
 800424a:	f04f 0200 	mov.w	r2, #0
 800424e:	601a      	str	r2, [r3, #0]
}
 8004250:	e007      	b.n	8004262 <BALANCE_Position_Linear_Control+0x10a>
		PositionLinearDemand = PositionLinear;
 8004252:	4b10      	ldr	r3, [pc, #64]	; (8004294 <BALANCE_Position_Linear_Control+0x13c>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4a0e      	ldr	r2, [pc, #56]	; (8004290 <BALANCE_Position_Linear_Control+0x138>)
 8004258:	6013      	str	r3, [r2, #0]
	    PositionIValue = 0;
 800425a:	4b0f      	ldr	r3, [pc, #60]	; (8004298 <BALANCE_Position_Linear_Control+0x140>)
 800425c:	f04f 0200 	mov.w	r2, #0
 8004260:	601a      	str	r2, [r3, #0]
}
 8004262:	bf00      	nop
 8004264:	3708      	adds	r7, #8
 8004266:	46bd      	mov	sp, r7
 8004268:	bd80      	pop	{r7, pc}
 800426a:	bf00      	nop
 800426c:	f3af 8000 	nop.w
 8004270:	d2f1a9fc 	.word	0xd2f1a9fc
 8004274:	3f50624d 	.word	0x3f50624d
 8004278:	47ae147b 	.word	0x47ae147b
 800427c:	3f947ae1 	.word	0x3f947ae1
 8004280:	20000dd4 	.word	0x20000dd4
 8004284:	20000f11 	.word	0x20000f11
 8004288:	20000e98 	.word	0x20000e98
 800428c:	20000f10 	.word	0x20000f10
 8004290:	20000e94 	.word	0x20000e94
 8004294:	20000ea4 	.word	0x20000ea4
 8004298:	20001010 	.word	0x20001010
 800429c:	20000d98 	.word	0x20000d98
 80042a0:	20000000 	.word	0x20000000
 80042a4:	20000ffc 	.word	0x20000ffc
 80042a8:	20000f54 	.word	0x20000f54
 80042ac:	00000000 	.word	0x00000000

080042b0 <BALANCE_Speed_LinearControl>:
void BALANCE_Speed_LinearControl()
{
 80042b0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80042b4:	b086      	sub	sp, #24
 80042b6:	af00      	add	r7, sp, #0
	float deltaTime = (HAL_GetTick() - linearTime) / 1000000.0;
 80042b8:	f001 fbea 	bl	8005a90 <HAL_GetTick>
 80042bc:	4602      	mov	r2, r0
 80042be:	4bc0      	ldr	r3, [pc, #768]	; (80045c0 <BALANCE_Speed_LinearControl+0x310>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	1ad3      	subs	r3, r2, r3
 80042c4:	4618      	mov	r0, r3
 80042c6:	f7fc f8c1 	bl	800044c <__aeabi_ui2d>
 80042ca:	a3bb      	add	r3, pc, #748	; (adr r3, 80045b8 <BALANCE_Speed_LinearControl+0x308>)
 80042cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042d0:	f7fc fa60 	bl	8000794 <__aeabi_ddiv>
 80042d4:	4602      	mov	r2, r0
 80042d6:	460b      	mov	r3, r1
 80042d8:	4610      	mov	r0, r2
 80042da:	4619      	mov	r1, r3
 80042dc:	f7fc fbf2 	bl	8000ac4 <__aeabi_d2f>
 80042e0:	4603      	mov	r3, r0
 80042e2:	617b      	str	r3, [r7, #20]
	linearTime = HAL_GetTick();
 80042e4:	f001 fbd4 	bl	8005a90 <HAL_GetTick>
 80042e8:	4603      	mov	r3, r0
 80042ea:	4ab5      	ldr	r2, [pc, #724]	; (80045c0 <BALANCE_Speed_LinearControl+0x310>)
 80042ec:	6013      	str	r3, [r2, #0]

	if (deltaTime < 0)
 80042ee:	edd7 7a05 	vldr	s15, [r7, #20]
 80042f2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80042f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042fa:	d502      	bpl.n	8004302 <BALANCE_Speed_LinearControl+0x52>
	{
		deltaTime = linearDeltaTimePrev;
 80042fc:	4bb1      	ldr	r3, [pc, #708]	; (80045c4 <BALANCE_Speed_LinearControl+0x314>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	617b      	str	r3, [r7, #20]
	}
	linearDeltaTimePrev = deltaTime;
 8004302:	4ab0      	ldr	r2, [pc, #704]	; (80045c4 <BALANCE_Speed_LinearControl+0x314>)
 8004304:	697b      	ldr	r3, [r7, #20]
 8004306:	6013      	str	r3, [r2, #0]

	SpeedLinearDemand = SpeedLinearDemand > PLATFORM_Y_MAX ? PLATFORM_Y_MAX : SpeedLinearDemand;
 8004308:	4baf      	ldr	r3, [pc, #700]	; (80045c8 <BALANCE_Speed_LinearControl+0x318>)
 800430a:	edd3 7a00 	vldr	s15, [r3]
 800430e:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8004312:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004316:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800431a:	dd01      	ble.n	8004320 <BALANCE_Speed_LinearControl+0x70>
 800431c:	4bab      	ldr	r3, [pc, #684]	; (80045cc <BALANCE_Speed_LinearControl+0x31c>)
 800431e:	e001      	b.n	8004324 <BALANCE_Speed_LinearControl+0x74>
 8004320:	4ba9      	ldr	r3, [pc, #676]	; (80045c8 <BALANCE_Speed_LinearControl+0x318>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4aa8      	ldr	r2, [pc, #672]	; (80045c8 <BALANCE_Speed_LinearControl+0x318>)
 8004326:	6013      	str	r3, [r2, #0]
	SpeedLinearDemand = SpeedLinearDemand < -PLATFORM_Y_MAX ? -PLATFORM_Y_MAX : SpeedLinearDemand;
 8004328:	4ba7      	ldr	r3, [pc, #668]	; (80045c8 <BALANCE_Speed_LinearControl+0x318>)
 800432a:	edd3 7a00 	vldr	s15, [r3]
 800432e:	eeb9 7a04 	vmov.f32	s14, #148	; 0xc0a00000 -5.0
 8004332:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004336:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800433a:	d501      	bpl.n	8004340 <BALANCE_Speed_LinearControl+0x90>
 800433c:	4ba4      	ldr	r3, [pc, #656]	; (80045d0 <BALANCE_Speed_LinearControl+0x320>)
 800433e:	e001      	b.n	8004344 <BALANCE_Speed_LinearControl+0x94>
 8004340:	4ba1      	ldr	r3, [pc, #644]	; (80045c8 <BALANCE_Speed_LinearControl+0x318>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4aa0      	ldr	r2, [pc, #640]	; (80045c8 <BALANCE_Speed_LinearControl+0x318>)
 8004346:	6013      	str	r3, [r2, #0]

	if (BalanceActive)
 8004348:	4ba2      	ldr	r3, [pc, #648]	; (80045d4 <BALANCE_Speed_LinearControl+0x324>)
 800434a:	781b      	ldrb	r3, [r3, #0]
 800434c:	2b00      	cmp	r3, #0
 800434e:	f000 8124 	beq.w	800459a <BALANCE_Speed_LinearControl+0x2ea>
	{
	    float linearError = SpeedLinearDemand - SpeedLinear;
 8004352:	4b9d      	ldr	r3, [pc, #628]	; (80045c8 <BALANCE_Speed_LinearControl+0x318>)
 8004354:	ed93 7a00 	vldr	s14, [r3]
 8004358:	4b9f      	ldr	r3, [pc, #636]	; (80045d8 <BALANCE_Speed_LinearControl+0x328>)
 800435a:	edd3 7a00 	vldr	s15, [r3]
 800435e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004362:	edc7 7a04 	vstr	s15, [r7, #16]

	    if ((SpeedLinearDemand * linearIntegral > 0) && (abs(SpeedLinear) > abs(SpeedLinearDemand * 1.5)))
 8004366:	4b98      	ldr	r3, [pc, #608]	; (80045c8 <BALANCE_Speed_LinearControl+0x318>)
 8004368:	ed93 7a00 	vldr	s14, [r3]
 800436c:	4b9b      	ldr	r3, [pc, #620]	; (80045dc <BALANCE_Speed_LinearControl+0x32c>)
 800436e:	edd3 7a00 	vldr	s15, [r3]
 8004372:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004376:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800437a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800437e:	dd26      	ble.n	80043ce <BALANCE_Speed_LinearControl+0x11e>
 8004380:	4b95      	ldr	r3, [pc, #596]	; (80045d8 <BALANCE_Speed_LinearControl+0x328>)
 8004382:	edd3 7a00 	vldr	s15, [r3]
 8004386:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800438a:	ee17 3a90 	vmov	r3, s15
 800438e:	ea83 74e3 	eor.w	r4, r3, r3, asr #31
 8004392:	eba4 74e3 	sub.w	r4, r4, r3, asr #31
 8004396:	4b8c      	ldr	r3, [pc, #560]	; (80045c8 <BALANCE_Speed_LinearControl+0x318>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	4618      	mov	r0, r3
 800439c:	f7fc f878 	bl	8000490 <__aeabi_f2d>
 80043a0:	f04f 0200 	mov.w	r2, #0
 80043a4:	4b8e      	ldr	r3, [pc, #568]	; (80045e0 <BALANCE_Speed_LinearControl+0x330>)
 80043a6:	f7fc f8cb 	bl	8000540 <__aeabi_dmul>
 80043aa:	4602      	mov	r2, r0
 80043ac:	460b      	mov	r3, r1
 80043ae:	4610      	mov	r0, r2
 80043b0:	4619      	mov	r1, r3
 80043b2:	f7fc fb5f 	bl	8000a74 <__aeabi_d2iz>
 80043b6:	4603      	mov	r3, r0
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	bfb8      	it	lt
 80043bc:	425b      	neglt	r3, r3
 80043be:	429c      	cmp	r4, r3
 80043c0:	dd05      	ble.n	80043ce <BALANCE_Speed_LinearControl+0x11e>
	    {
	        linearIntegralerrorCoun++;
 80043c2:	4b88      	ldr	r3, [pc, #544]	; (80045e4 <BALANCE_Speed_LinearControl+0x334>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	3301      	adds	r3, #1
 80043c8:	4a86      	ldr	r2, [pc, #536]	; (80045e4 <BALANCE_Speed_LinearControl+0x334>)
 80043ca:	6013      	str	r3, [r2, #0]
 80043cc:	e002      	b.n	80043d4 <BALANCE_Speed_LinearControl+0x124>
	    }
	    else
	    {
	        linearIntegralerrorCoun = 0;
 80043ce:	4b85      	ldr	r3, [pc, #532]	; (80045e4 <BALANCE_Speed_LinearControl+0x334>)
 80043d0:	2200      	movs	r2, #0
 80043d2:	601a      	str	r2, [r3, #0]
	    }
	    float diff = (linearError - linearLastError) / deltaTime;
 80043d4:	4b84      	ldr	r3, [pc, #528]	; (80045e8 <BALANCE_Speed_LinearControl+0x338>)
 80043d6:	edd3 7a00 	vldr	s15, [r3]
 80043da:	ed97 7a04 	vldr	s14, [r7, #16]
 80043de:	ee77 6a67 	vsub.f32	s13, s14, s15
 80043e2:	ed97 7a05 	vldr	s14, [r7, #20]
 80043e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80043ea:	edc7 7a03 	vstr	s15, [r7, #12]
	    linearLastError = linearError;
 80043ee:	4a7e      	ldr	r2, [pc, #504]	; (80045e8 <BALANCE_Speed_LinearControl+0x338>)
 80043f0:	693b      	ldr	r3, [r7, #16]
 80043f2:	6013      	str	r3, [r2, #0]
	    float RC = 1.0f / linearFcutDiff;
 80043f4:	4b7d      	ldr	r3, [pc, #500]	; (80045ec <BALANCE_Speed_LinearControl+0x33c>)
 80043f6:	ed93 7a00 	vldr	s14, [r3]
 80043fa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80043fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004402:	edc7 7a02 	vstr	s15, [r7, #8]
	    float kExp = deltaTime / (RC + deltaTime);
 8004406:	ed97 7a02 	vldr	s14, [r7, #8]
 800440a:	edd7 7a05 	vldr	s15, [r7, #20]
 800440e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004412:	edd7 6a05 	vldr	s13, [r7, #20]
 8004416:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800441a:	edc7 7a01 	vstr	s15, [r7, #4]
	    linearSmoothDiff = (1.0f - kExp) * linearSmoothDiff + kExp * diff;
 800441e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004422:	edd7 7a01 	vldr	s15, [r7, #4]
 8004426:	ee37 7a67 	vsub.f32	s14, s14, s15
 800442a:	4b71      	ldr	r3, [pc, #452]	; (80045f0 <BALANCE_Speed_LinearControl+0x340>)
 800442c:	edd3 7a00 	vldr	s15, [r3]
 8004430:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004434:	edd7 6a01 	vldr	s13, [r7, #4]
 8004438:	edd7 7a03 	vldr	s15, [r7, #12]
 800443c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004440:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004444:	4b6a      	ldr	r3, [pc, #424]	; (80045f0 <BALANCE_Speed_LinearControl+0x340>)
 8004446:	edc3 7a00 	vstr	s15, [r3]

	    linearIntegral += linearError * deltaTime;
 800444a:	ed97 7a04 	vldr	s14, [r7, #16]
 800444e:	edd7 7a05 	vldr	s15, [r7, #20]
 8004452:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004456:	4b61      	ldr	r3, [pc, #388]	; (80045dc <BALANCE_Speed_LinearControl+0x32c>)
 8004458:	edd3 7a00 	vldr	s15, [r3]
 800445c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004460:	4b5e      	ldr	r3, [pc, #376]	; (80045dc <BALANCE_Speed_LinearControl+0x32c>)
 8004462:	edc3 7a00 	vstr	s15, [r3]
	    if ((SpeedLinearDemand < minLinearValue) && (SpeedLinearDemand > -minLinearValue))
 8004466:	4b58      	ldr	r3, [pc, #352]	; (80045c8 <BALANCE_Speed_LinearControl+0x318>)
 8004468:	ed93 7a00 	vldr	s14, [r3]
 800446c:	4b61      	ldr	r3, [pc, #388]	; (80045f4 <BALANCE_Speed_LinearControl+0x344>)
 800446e:	edd3 7a00 	vldr	s15, [r3]
 8004472:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004476:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800447a:	d510      	bpl.n	800449e <BALANCE_Speed_LinearControl+0x1ee>
 800447c:	4b5d      	ldr	r3, [pc, #372]	; (80045f4 <BALANCE_Speed_LinearControl+0x344>)
 800447e:	edd3 7a00 	vldr	s15, [r3]
 8004482:	eeb1 7a67 	vneg.f32	s14, s15
 8004486:	4b50      	ldr	r3, [pc, #320]	; (80045c8 <BALANCE_Speed_LinearControl+0x318>)
 8004488:	edd3 7a00 	vldr	s15, [r3]
 800448c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004490:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004494:	d503      	bpl.n	800449e <BALANCE_Speed_LinearControl+0x1ee>
	    {
	        linearIntegral = 0;
 8004496:	4b51      	ldr	r3, [pc, #324]	; (80045dc <BALANCE_Speed_LinearControl+0x32c>)
 8004498:	f04f 0200 	mov.w	r2, #0
 800449c:	601a      	str	r2, [r3, #0]
	    }

	    if (linearIntegralerrorCoun > 3)
 800449e:	4b51      	ldr	r3, [pc, #324]	; (80045e4 <BALANCE_Speed_LinearControl+0x334>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	2b03      	cmp	r3, #3
 80044a4:	dd03      	ble.n	80044ae <BALANCE_Speed_LinearControl+0x1fe>
	    {
	        linearIntegral = 0;
 80044a6:	4b4d      	ldr	r3, [pc, #308]	; (80045dc <BALANCE_Speed_LinearControl+0x32c>)
 80044a8:	f04f 0200 	mov.w	r2, #0
 80044ac:	601a      	str	r2, [r3, #0]
	    }
	    SpeedPID = linearError * SpeedPNew + linearIntegral * SpeedINew + linearSmoothDiff * SpeedDNew;
 80044ae:	4b52      	ldr	r3, [pc, #328]	; (80045f8 <BALANCE_Speed_LinearControl+0x348>)
 80044b0:	ed93 7a00 	vldr	s14, [r3]
 80044b4:	edd7 7a04 	vldr	s15, [r7, #16]
 80044b8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80044bc:	4b47      	ldr	r3, [pc, #284]	; (80045dc <BALANCE_Speed_LinearControl+0x32c>)
 80044be:	edd3 6a00 	vldr	s13, [r3]
 80044c2:	4b4e      	ldr	r3, [pc, #312]	; (80045fc <BALANCE_Speed_LinearControl+0x34c>)
 80044c4:	edd3 7a00 	vldr	s15, [r3]
 80044c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80044cc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80044d0:	4b47      	ldr	r3, [pc, #284]	; (80045f0 <BALANCE_Speed_LinearControl+0x340>)
 80044d2:	edd3 6a00 	vldr	s13, [r3]
 80044d6:	4b4a      	ldr	r3, [pc, #296]	; (8004600 <BALANCE_Speed_LinearControl+0x350>)
 80044d8:	edd3 7a00 	vldr	s15, [r3]
 80044dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80044e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80044e4:	4b47      	ldr	r3, [pc, #284]	; (8004604 <BALANCE_Speed_LinearControl+0x354>)
 80044e6:	edc3 7a00 	vstr	s15, [r3]

	    PlatformYDemand += ((SpeedPID / 1.0) - PlatformYDemand) * SpeedFilter;
 80044ea:	4b47      	ldr	r3, [pc, #284]	; (8004608 <BALANCE_Speed_LinearControl+0x358>)
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4618      	mov	r0, r3
 80044f0:	f7fb ffce 	bl	8000490 <__aeabi_f2d>
 80044f4:	4604      	mov	r4, r0
 80044f6:	460d      	mov	r5, r1
 80044f8:	4b42      	ldr	r3, [pc, #264]	; (8004604 <BALANCE_Speed_LinearControl+0x354>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	4618      	mov	r0, r3
 80044fe:	f7fb ffc7 	bl	8000490 <__aeabi_f2d>
 8004502:	4680      	mov	r8, r0
 8004504:	4689      	mov	r9, r1
 8004506:	4b40      	ldr	r3, [pc, #256]	; (8004608 <BALANCE_Speed_LinearControl+0x358>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4618      	mov	r0, r3
 800450c:	f7fb ffc0 	bl	8000490 <__aeabi_f2d>
 8004510:	4602      	mov	r2, r0
 8004512:	460b      	mov	r3, r1
 8004514:	4640      	mov	r0, r8
 8004516:	4649      	mov	r1, r9
 8004518:	f7fb fe5a 	bl	80001d0 <__aeabi_dsub>
 800451c:	4602      	mov	r2, r0
 800451e:	460b      	mov	r3, r1
 8004520:	4690      	mov	r8, r2
 8004522:	4699      	mov	r9, r3
 8004524:	4b39      	ldr	r3, [pc, #228]	; (800460c <BALANCE_Speed_LinearControl+0x35c>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4618      	mov	r0, r3
 800452a:	f7fb ffb1 	bl	8000490 <__aeabi_f2d>
 800452e:	4602      	mov	r2, r0
 8004530:	460b      	mov	r3, r1
 8004532:	4640      	mov	r0, r8
 8004534:	4649      	mov	r1, r9
 8004536:	f7fc f803 	bl	8000540 <__aeabi_dmul>
 800453a:	4602      	mov	r2, r0
 800453c:	460b      	mov	r3, r1
 800453e:	4620      	mov	r0, r4
 8004540:	4629      	mov	r1, r5
 8004542:	f7fb fe47 	bl	80001d4 <__adddf3>
 8004546:	4602      	mov	r2, r0
 8004548:	460b      	mov	r3, r1
 800454a:	4610      	mov	r0, r2
 800454c:	4619      	mov	r1, r3
 800454e:	f7fc fab9 	bl	8000ac4 <__aeabi_d2f>
 8004552:	4603      	mov	r3, r0
 8004554:	4a2c      	ldr	r2, [pc, #176]	; (8004608 <BALANCE_Speed_LinearControl+0x358>)
 8004556:	6013      	str	r3, [r2, #0]

	    PlatformYDemand = (PlatformYDemand > PLATFORM_Y_MAX) ? PLATFORM_Y_MAX : PlatformYDemand;
 8004558:	4b2b      	ldr	r3, [pc, #172]	; (8004608 <BALANCE_Speed_LinearControl+0x358>)
 800455a:	edd3 7a00 	vldr	s15, [r3]
 800455e:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8004562:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004566:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800456a:	dd01      	ble.n	8004570 <BALANCE_Speed_LinearControl+0x2c0>
 800456c:	4b17      	ldr	r3, [pc, #92]	; (80045cc <BALANCE_Speed_LinearControl+0x31c>)
 800456e:	e001      	b.n	8004574 <BALANCE_Speed_LinearControl+0x2c4>
 8004570:	4b25      	ldr	r3, [pc, #148]	; (8004608 <BALANCE_Speed_LinearControl+0x358>)
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4a24      	ldr	r2, [pc, #144]	; (8004608 <BALANCE_Speed_LinearControl+0x358>)
 8004576:	6013      	str	r3, [r2, #0]
	    PlatformYDemand = (PlatformYDemand < -PLATFORM_Y_MAX) ? -PLATFORM_Y_MAX : PlatformYDemand;
 8004578:	4b23      	ldr	r3, [pc, #140]	; (8004608 <BALANCE_Speed_LinearControl+0x358>)
 800457a:	edd3 7a00 	vldr	s15, [r3]
 800457e:	eeb9 7a04 	vmov.f32	s14, #148	; 0xc0a00000 -5.0
 8004582:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004586:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800458a:	d501      	bpl.n	8004590 <BALANCE_Speed_LinearControl+0x2e0>
 800458c:	4b10      	ldr	r3, [pc, #64]	; (80045d0 <BALANCE_Speed_LinearControl+0x320>)
 800458e:	e001      	b.n	8004594 <BALANCE_Speed_LinearControl+0x2e4>
 8004590:	4b1d      	ldr	r3, [pc, #116]	; (8004608 <BALANCE_Speed_LinearControl+0x358>)
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	4a1c      	ldr	r2, [pc, #112]	; (8004608 <BALANCE_Speed_LinearControl+0x358>)
 8004596:	6013      	str	r3, [r2, #0]
	else
	{
	    SpeedLinearDemand = 0;
	    linearIntegral = 0;
	}
}
 8004598:	e007      	b.n	80045aa <BALANCE_Speed_LinearControl+0x2fa>
	    SpeedLinearDemand = 0;
 800459a:	4b0b      	ldr	r3, [pc, #44]	; (80045c8 <BALANCE_Speed_LinearControl+0x318>)
 800459c:	f04f 0200 	mov.w	r2, #0
 80045a0:	601a      	str	r2, [r3, #0]
	    linearIntegral = 0;
 80045a2:	4b0e      	ldr	r3, [pc, #56]	; (80045dc <BALANCE_Speed_LinearControl+0x32c>)
 80045a4:	f04f 0200 	mov.w	r2, #0
 80045a8:	601a      	str	r2, [r3, #0]
}
 80045aa:	bf00      	nop
 80045ac:	3718      	adds	r7, #24
 80045ae:	46bd      	mov	sp, r7
 80045b0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80045b4:	f3af 8000 	nop.w
 80045b8:	00000000 	.word	0x00000000
 80045bc:	412e8480 	.word	0x412e8480
 80045c0:	20000db4 	.word	0x20000db4
 80045c4:	20000db8 	.word	0x20000db8
 80045c8:	20000f54 	.word	0x20000f54
 80045cc:	40a00000 	.word	0x40a00000
 80045d0:	c0a00000 	.word	0xc0a00000
 80045d4:	20000f10 	.word	0x20000f10
 80045d8:	20000e98 	.word	0x20000e98
 80045dc:	20000da8 	.word	0x20000da8
 80045e0:	3ff80000 	.word	0x3ff80000
 80045e4:	20000dbc 	.word	0x20000dbc
 80045e8:	20000dac 	.word	0x20000dac
 80045ec:	20000028 	.word	0x20000028
 80045f0:	20000db0 	.word	0x20000db0
 80045f4:	2000002c 	.word	0x2000002c
 80045f8:	2000000c 	.word	0x2000000c
 80045fc:	20000010 	.word	0x20000010
 8004600:	20000014 	.word	0x20000014
 8004604:	20000e74 	.word	0x20000e74
 8004608:	20000d94 	.word	0x20000d94
 800460c:	20000024 	.word	0x20000024

08004610 <BALANCE_Position_Angular_Control>:
void BALANCE_Position_Angular_Control()
{
 8004610:	b5b0      	push	{r4, r5, r7, lr}
 8004612:	af00      	add	r7, sp, #0
	GyroZSpeed = eulerAngles.angle.yaw - GyroZPrevious;
 8004614:	4b44      	ldr	r3, [pc, #272]	; (8004728 <BALANCE_Position_Angular_Control+0x118>)
 8004616:	ed93 7a02 	vldr	s14, [r3, #8]
 800461a:	4b44      	ldr	r3, [pc, #272]	; (800472c <BALANCE_Position_Angular_Control+0x11c>)
 800461c:	edd3 7a00 	vldr	s15, [r3]
 8004620:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004624:	4b42      	ldr	r3, [pc, #264]	; (8004730 <BALANCE_Position_Angular_Control+0x120>)
 8004626:	edc3 7a00 	vstr	s15, [r3]
	GyroZPrevious = eulerAngles.angle.yaw;
 800462a:	4b3f      	ldr	r3, [pc, #252]	; (8004728 <BALANCE_Position_Angular_Control+0x118>)
 800462c:	689b      	ldr	r3, [r3, #8]
 800462e:	4a3f      	ldr	r2, [pc, #252]	; (800472c <BALANCE_Position_Angular_Control+0x11c>)
 8004630:	6013      	str	r3, [r2, #0]
	if (BalanceActive)
 8004632:	4b40      	ldr	r3, [pc, #256]	; (8004734 <BALANCE_Position_Angular_Control+0x124>)
 8004634:	781b      	ldrb	r3, [r3, #0]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d03e      	beq.n	80046b8 <BALANCE_Position_Angular_Control+0xa8>
	{
	    PositionAngularDemand -= Turn / 100.0;
 800463a:	4b3f      	ldr	r3, [pc, #252]	; (8004738 <BALANCE_Position_Angular_Control+0x128>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	4618      	mov	r0, r3
 8004640:	f7fb ff26 	bl	8000490 <__aeabi_f2d>
 8004644:	4604      	mov	r4, r0
 8004646:	460d      	mov	r5, r1
 8004648:	4b3c      	ldr	r3, [pc, #240]	; (800473c <BALANCE_Position_Angular_Control+0x12c>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4618      	mov	r0, r3
 800464e:	f7fb ff1f 	bl	8000490 <__aeabi_f2d>
 8004652:	f04f 0200 	mov.w	r2, #0
 8004656:	4b3a      	ldr	r3, [pc, #232]	; (8004740 <BALANCE_Position_Angular_Control+0x130>)
 8004658:	f7fc f89c 	bl	8000794 <__aeabi_ddiv>
 800465c:	4602      	mov	r2, r0
 800465e:	460b      	mov	r3, r1
 8004660:	4620      	mov	r0, r4
 8004662:	4629      	mov	r1, r5
 8004664:	f7fb fdb4 	bl	80001d0 <__aeabi_dsub>
 8004668:	4602      	mov	r2, r0
 800466a:	460b      	mov	r3, r1
 800466c:	4610      	mov	r0, r2
 800466e:	4619      	mov	r1, r3
 8004670:	f7fc fa28 	bl	8000ac4 <__aeabi_d2f>
 8004674:	4603      	mov	r3, r0
 8004676:	4a30      	ldr	r2, [pc, #192]	; (8004738 <BALANCE_Position_Angular_Control+0x128>)
 8004678:	6013      	str	r3, [r2, #0]

	    RotationPID = (eulerAngles.angle.yaw - PositionAngularDemand) * RotationP + GyroZSpeed * RotationD;
 800467a:	4b2b      	ldr	r3, [pc, #172]	; (8004728 <BALANCE_Position_Angular_Control+0x118>)
 800467c:	ed93 7a02 	vldr	s14, [r3, #8]
 8004680:	4b2d      	ldr	r3, [pc, #180]	; (8004738 <BALANCE_Position_Angular_Control+0x128>)
 8004682:	edd3 7a00 	vldr	s15, [r3]
 8004686:	ee37 7a67 	vsub.f32	s14, s14, s15
 800468a:	4b2e      	ldr	r3, [pc, #184]	; (8004744 <BALANCE_Position_Angular_Control+0x134>)
 800468c:	edd3 7a00 	vldr	s15, [r3]
 8004690:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004694:	4b26      	ldr	r3, [pc, #152]	; (8004730 <BALANCE_Position_Angular_Control+0x120>)
 8004696:	edd3 6a00 	vldr	s13, [r3]
 800469a:	4b2b      	ldr	r3, [pc, #172]	; (8004748 <BALANCE_Position_Angular_Control+0x138>)
 800469c:	edd3 7a00 	vldr	s15, [r3]
 80046a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80046a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80046a8:	4b28      	ldr	r3, [pc, #160]	; (800474c <BALANCE_Position_Angular_Control+0x13c>)
 80046aa:	edc3 7a00 	vstr	s15, [r3]
	    DutyTurn = RotationPID;
 80046ae:	4b27      	ldr	r3, [pc, #156]	; (800474c <BALANCE_Position_Angular_Control+0x13c>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	4a27      	ldr	r2, [pc, #156]	; (8004750 <BALANCE_Position_Angular_Control+0x140>)
 80046b4:	6013      	str	r3, [r2, #0]
 80046b6:	e007      	b.n	80046c8 <BALANCE_Position_Angular_Control+0xb8>
	}
	else
	{
	    PositionAngularDemand = eulerAngles.angle.yaw;
 80046b8:	4b1b      	ldr	r3, [pc, #108]	; (8004728 <BALANCE_Position_Angular_Control+0x118>)
 80046ba:	689b      	ldr	r3, [r3, #8]
 80046bc:	4a1e      	ldr	r2, [pc, #120]	; (8004738 <BALANCE_Position_Angular_Control+0x128>)
 80046be:	6013      	str	r3, [r2, #0]
	    DutyTurn = 0;
 80046c0:	4b23      	ldr	r3, [pc, #140]	; (8004750 <BALANCE_Position_Angular_Control+0x140>)
 80046c2:	f04f 0200 	mov.w	r2, #0
 80046c6:	601a      	str	r2, [r3, #0]
	}
	DutyTurn = (DutyTurn > DUTY_MAX_ANGULAR) ? DUTY_MAX_ANGULAR : DutyTurn;
 80046c8:	4b21      	ldr	r3, [pc, #132]	; (8004750 <BALANCE_Position_Angular_Control+0x140>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4618      	mov	r0, r3
 80046ce:	f7fb fedf 	bl	8000490 <__aeabi_f2d>
 80046d2:	a311      	add	r3, pc, #68	; (adr r3, 8004718 <BALANCE_Position_Angular_Control+0x108>)
 80046d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046d8:	f7fc f9c2 	bl	8000a60 <__aeabi_dcmpgt>
 80046dc:	4603      	mov	r3, r0
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d001      	beq.n	80046e6 <BALANCE_Position_Angular_Control+0xd6>
 80046e2:	4b1c      	ldr	r3, [pc, #112]	; (8004754 <BALANCE_Position_Angular_Control+0x144>)
 80046e4:	e001      	b.n	80046ea <BALANCE_Position_Angular_Control+0xda>
 80046e6:	4b1a      	ldr	r3, [pc, #104]	; (8004750 <BALANCE_Position_Angular_Control+0x140>)
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	4a19      	ldr	r2, [pc, #100]	; (8004750 <BALANCE_Position_Angular_Control+0x140>)
 80046ec:	6013      	str	r3, [r2, #0]
	DutyTurn = (DutyTurn < -DUTY_MAX_ANGULAR) ? -DUTY_MAX_ANGULAR : DutyTurn;
 80046ee:	4b18      	ldr	r3, [pc, #96]	; (8004750 <BALANCE_Position_Angular_Control+0x140>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	4618      	mov	r0, r3
 80046f4:	f7fb fecc 	bl	8000490 <__aeabi_f2d>
 80046f8:	a309      	add	r3, pc, #36	; (adr r3, 8004720 <BALANCE_Position_Angular_Control+0x110>)
 80046fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046fe:	f7fc f991 	bl	8000a24 <__aeabi_dcmplt>
 8004702:	4603      	mov	r3, r0
 8004704:	2b00      	cmp	r3, #0
 8004706:	d001      	beq.n	800470c <BALANCE_Position_Angular_Control+0xfc>
 8004708:	4b13      	ldr	r3, [pc, #76]	; (8004758 <BALANCE_Position_Angular_Control+0x148>)
 800470a:	e001      	b.n	8004710 <BALANCE_Position_Angular_Control+0x100>
 800470c:	4b10      	ldr	r3, [pc, #64]	; (8004750 <BALANCE_Position_Angular_Control+0x140>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4a0f      	ldr	r2, [pc, #60]	; (8004750 <BALANCE_Position_Angular_Control+0x140>)
 8004712:	6013      	str	r3, [r2, #0]
}
 8004714:	bf00      	nop
 8004716:	bdb0      	pop	{r4, r5, r7, pc}
 8004718:	9999999a 	.word	0x9999999a
 800471c:	3fb99999 	.word	0x3fb99999
 8004720:	9999999a 	.word	0x9999999a
 8004724:	bfb99999 	.word	0xbfb99999
 8004728:	20000e4c 	.word	0x20000e4c
 800472c:	20000ea0 	.word	0x20000ea0
 8004730:	20000ff8 	.word	0x20000ff8
 8004734:	20000f10 	.word	0x20000f10
 8004738:	2000100c 	.word	0x2000100c
 800473c:	20000dd8 	.word	0x20000dd8
 8004740:	40590000 	.word	0x40590000
 8004744:	20000004 	.word	0x20000004
 8004748:	20000008 	.word	0x20000008
 800474c:	20000e3c 	.word	0x20000e3c
 8004750:	20000e8c 	.word	0x20000e8c
 8004754:	3dcccccd 	.word	0x3dcccccd
 8004758:	bdcccccd 	.word	0xbdcccccd
 800475c:	00000000 	.word	0x00000000

08004760 <BALANCE_LOOP>:
void BALANCE_LOOP()
{
 8004760:	b5b0      	push	{r4, r5, r7, lr}
 8004762:	af00      	add	r7, sp, #0
	GyroY = (eulerAngles.angle.pitch * 1) + PlatformYDemand + AngleCorrection - ParkingAngle;
 8004764:	4b4e      	ldr	r3, [pc, #312]	; (80048a0 <BALANCE_LOOP+0x140>)
 8004766:	ed93 7a01 	vldr	s14, [r3, #4]
 800476a:	4b4e      	ldr	r3, [pc, #312]	; (80048a4 <BALANCE_LOOP+0x144>)
 800476c:	edd3 7a00 	vldr	s15, [r3]
 8004770:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004774:	4b4c      	ldr	r3, [pc, #304]	; (80048a8 <BALANCE_LOOP+0x148>)
 8004776:	edd3 7a00 	vldr	s15, [r3]
 800477a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800477e:	4b4b      	ldr	r3, [pc, #300]	; (80048ac <BALANCE_LOOP+0x14c>)
 8004780:	edd3 7a00 	vldr	s15, [r3]
 8004784:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004788:	4b49      	ldr	r3, [pc, #292]	; (80048b0 <BALANCE_LOOP+0x150>)
 800478a:	edc3 7a00 	vstr	s15, [r3]

	GyroYSpeed = GyroY - GyroYPrevious;
 800478e:	4b48      	ldr	r3, [pc, #288]	; (80048b0 <BALANCE_LOOP+0x150>)
 8004790:	ed93 7a00 	vldr	s14, [r3]
 8004794:	4b47      	ldr	r3, [pc, #284]	; (80048b4 <BALANCE_LOOP+0x154>)
 8004796:	edd3 7a00 	vldr	s15, [r3]
 800479a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800479e:	4b46      	ldr	r3, [pc, #280]	; (80048b8 <BALANCE_LOOP+0x158>)
 80047a0:	edc3 7a00 	vstr	s15, [r3]
	GyroYPrevious = GyroY;
 80047a4:	4b42      	ldr	r3, [pc, #264]	; (80048b0 <BALANCE_LOOP+0x150>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4a42      	ldr	r2, [pc, #264]	; (80048b4 <BALANCE_LOOP+0x154>)
 80047aa:	6013      	str	r3, [r2, #0]

	if (BalanceActive)
 80047ac:	4b43      	ldr	r3, [pc, #268]	; (80048bc <BALANCE_LOOP+0x15c>)
 80047ae:	781b      	ldrb	r3, [r3, #0]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d05d      	beq.n	8004870 <BALANCE_LOOP+0x110>
	{
	    BalancePID = -GyroY * (float)BalanceP - GyroYSpeed * (float)BalanceD;
 80047b4:	4b3e      	ldr	r3, [pc, #248]	; (80048b0 <BALANCE_LOOP+0x150>)
 80047b6:	edd3 7a00 	vldr	s15, [r3]
 80047ba:	eeb1 7a67 	vneg.f32	s14, s15
 80047be:	4b40      	ldr	r3, [pc, #256]	; (80048c0 <BALANCE_LOOP+0x160>)
 80047c0:	edd3 7a00 	vldr	s15, [r3]
 80047c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80047c8:	4b3b      	ldr	r3, [pc, #236]	; (80048b8 <BALANCE_LOOP+0x158>)
 80047ca:	edd3 6a00 	vldr	s13, [r3]
 80047ce:	4b3d      	ldr	r3, [pc, #244]	; (80048c4 <BALANCE_LOOP+0x164>)
 80047d0:	edd3 7a00 	vldr	s15, [r3]
 80047d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80047d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80047dc:	4b3a      	ldr	r3, [pc, #232]	; (80048c8 <BALANCE_LOOP+0x168>)
 80047de:	edc3 7a00 	vstr	s15, [r3]

	    DutyFront += BalancePID * 0.000001;
 80047e2:	4b3a      	ldr	r3, [pc, #232]	; (80048cc <BALANCE_LOOP+0x16c>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	4618      	mov	r0, r3
 80047e8:	f7fb fe52 	bl	8000490 <__aeabi_f2d>
 80047ec:	4604      	mov	r4, r0
 80047ee:	460d      	mov	r5, r1
 80047f0:	4b35      	ldr	r3, [pc, #212]	; (80048c8 <BALANCE_LOOP+0x168>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4618      	mov	r0, r3
 80047f6:	f7fb fe4b 	bl	8000490 <__aeabi_f2d>
 80047fa:	a323      	add	r3, pc, #140	; (adr r3, 8004888 <BALANCE_LOOP+0x128>)
 80047fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004800:	f7fb fe9e 	bl	8000540 <__aeabi_dmul>
 8004804:	4602      	mov	r2, r0
 8004806:	460b      	mov	r3, r1
 8004808:	4620      	mov	r0, r4
 800480a:	4629      	mov	r1, r5
 800480c:	f7fb fce2 	bl	80001d4 <__adddf3>
 8004810:	4602      	mov	r2, r0
 8004812:	460b      	mov	r3, r1
 8004814:	4610      	mov	r0, r2
 8004816:	4619      	mov	r1, r3
 8004818:	f7fc f954 	bl	8000ac4 <__aeabi_d2f>
 800481c:	4603      	mov	r3, r0
 800481e:	4a2b      	ldr	r2, [pc, #172]	; (80048cc <BALANCE_LOOP+0x16c>)
 8004820:	6013      	str	r3, [r2, #0]

	    DutyFront = (DutyFront > DUTY_MAX_LINEAR) ? DUTY_MAX_LINEAR : DutyFront;
 8004822:	4b2a      	ldr	r3, [pc, #168]	; (80048cc <BALANCE_LOOP+0x16c>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4618      	mov	r0, r3
 8004828:	f7fb fe32 	bl	8000490 <__aeabi_f2d>
 800482c:	a318      	add	r3, pc, #96	; (adr r3, 8004890 <BALANCE_LOOP+0x130>)
 800482e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004832:	f7fc f915 	bl	8000a60 <__aeabi_dcmpgt>
 8004836:	4603      	mov	r3, r0
 8004838:	2b00      	cmp	r3, #0
 800483a:	d001      	beq.n	8004840 <BALANCE_LOOP+0xe0>
 800483c:	4b24      	ldr	r3, [pc, #144]	; (80048d0 <BALANCE_LOOP+0x170>)
 800483e:	e001      	b.n	8004844 <BALANCE_LOOP+0xe4>
 8004840:	4b22      	ldr	r3, [pc, #136]	; (80048cc <BALANCE_LOOP+0x16c>)
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	4a21      	ldr	r2, [pc, #132]	; (80048cc <BALANCE_LOOP+0x16c>)
 8004846:	6013      	str	r3, [r2, #0]
	    DutyFront = (DutyFront < -DUTY_MAX_LINEAR) ? -DUTY_MAX_LINEAR : DutyFront;
 8004848:	4b20      	ldr	r3, [pc, #128]	; (80048cc <BALANCE_LOOP+0x16c>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	4618      	mov	r0, r3
 800484e:	f7fb fe1f 	bl	8000490 <__aeabi_f2d>
 8004852:	a311      	add	r3, pc, #68	; (adr r3, 8004898 <BALANCE_LOOP+0x138>)
 8004854:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004858:	f7fc f8e4 	bl	8000a24 <__aeabi_dcmplt>
 800485c:	4603      	mov	r3, r0
 800485e:	2b00      	cmp	r3, #0
 8004860:	d001      	beq.n	8004866 <BALANCE_LOOP+0x106>
 8004862:	4b1c      	ldr	r3, [pc, #112]	; (80048d4 <BALANCE_LOOP+0x174>)
 8004864:	e001      	b.n	800486a <BALANCE_LOOP+0x10a>
 8004866:	4b19      	ldr	r3, [pc, #100]	; (80048cc <BALANCE_LOOP+0x16c>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4a18      	ldr	r2, [pc, #96]	; (80048cc <BALANCE_LOOP+0x16c>)
 800486c:	6013      	str	r3, [r2, #0]
	else
	{
	    PlatformYDemand = 0;
	    DutyFront = 0;
	}
}
 800486e:	e007      	b.n	8004880 <BALANCE_LOOP+0x120>
	    PlatformYDemand = 0;
 8004870:	4b0c      	ldr	r3, [pc, #48]	; (80048a4 <BALANCE_LOOP+0x144>)
 8004872:	f04f 0200 	mov.w	r2, #0
 8004876:	601a      	str	r2, [r3, #0]
	    DutyFront = 0;
 8004878:	4b14      	ldr	r3, [pc, #80]	; (80048cc <BALANCE_LOOP+0x16c>)
 800487a:	f04f 0200 	mov.w	r2, #0
 800487e:	601a      	str	r2, [r3, #0]
}
 8004880:	bf00      	nop
 8004882:	bdb0      	pop	{r4, r5, r7, pc}
 8004884:	f3af 8000 	nop.w
 8004888:	a0b5ed8d 	.word	0xa0b5ed8d
 800488c:	3eb0c6f7 	.word	0x3eb0c6f7
 8004890:	33333333 	.word	0x33333333
 8004894:	3fc33333 	.word	0x3fc33333
 8004898:	33333333 	.word	0x33333333
 800489c:	bfc33333 	.word	0xbfc33333
 80048a0:	20000e4c 	.word	0x20000e4c
 80048a4:	20000d94 	.word	0x20000d94
 80048a8:	20000d9c 	.word	0x20000d9c
 80048ac:	20000ea8 	.word	0x20000ea8
 80048b0:	20000f4c 	.word	0x20000f4c
 80048b4:	20000e40 	.word	0x20000e40
 80048b8:	20000f20 	.word	0x20000f20
 80048bc:	20000f10 	.word	0x20000f10
 80048c0:	20000018 	.word	0x20000018
 80048c4:	2000001c 	.word	0x2000001c
 80048c8:	20000e30 	.word	0x20000e30
 80048cc:	20000e2c 	.word	0x20000e2c
 80048d0:	3e19999a 	.word	0x3e19999a
 80048d4:	be19999a 	.word	0xbe19999a

080048d8 <BALANCE_Result_Loop>:
void BALANCE_Result_Loop()
{
 80048d8:	b480      	push	{r7}
 80048da:	af00      	add	r7, sp, #0
	ResultLeft += ((DutyFront + DutyTurn) - ResultLeft) * BalanceFilter;
 80048dc:	4b55      	ldr	r3, [pc, #340]	; (8004a34 <BALANCE_Result_Loop+0x15c>)
 80048de:	ed93 7a00 	vldr	s14, [r3]
 80048e2:	4b55      	ldr	r3, [pc, #340]	; (8004a38 <BALANCE_Result_Loop+0x160>)
 80048e4:	edd3 7a00 	vldr	s15, [r3]
 80048e8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80048ec:	4b53      	ldr	r3, [pc, #332]	; (8004a3c <BALANCE_Result_Loop+0x164>)
 80048ee:	edd3 7a00 	vldr	s15, [r3]
 80048f2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80048f6:	4b52      	ldr	r3, [pc, #328]	; (8004a40 <BALANCE_Result_Loop+0x168>)
 80048f8:	edd3 7a00 	vldr	s15, [r3]
 80048fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004900:	4b4e      	ldr	r3, [pc, #312]	; (8004a3c <BALANCE_Result_Loop+0x164>)
 8004902:	edd3 7a00 	vldr	s15, [r3]
 8004906:	ee77 7a27 	vadd.f32	s15, s14, s15
 800490a:	4b4c      	ldr	r3, [pc, #304]	; (8004a3c <BALANCE_Result_Loop+0x164>)
 800490c:	edc3 7a00 	vstr	s15, [r3]
	ResultRight += ((DutyFront - DutyTurn) - ResultRight) * BalanceFilter;
 8004910:	4b48      	ldr	r3, [pc, #288]	; (8004a34 <BALANCE_Result_Loop+0x15c>)
 8004912:	ed93 7a00 	vldr	s14, [r3]
 8004916:	4b48      	ldr	r3, [pc, #288]	; (8004a38 <BALANCE_Result_Loop+0x160>)
 8004918:	edd3 7a00 	vldr	s15, [r3]
 800491c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004920:	4b48      	ldr	r3, [pc, #288]	; (8004a44 <BALANCE_Result_Loop+0x16c>)
 8004922:	edd3 7a00 	vldr	s15, [r3]
 8004926:	ee37 7a67 	vsub.f32	s14, s14, s15
 800492a:	4b45      	ldr	r3, [pc, #276]	; (8004a40 <BALANCE_Result_Loop+0x168>)
 800492c:	edd3 7a00 	vldr	s15, [r3]
 8004930:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004934:	4b43      	ldr	r3, [pc, #268]	; (8004a44 <BALANCE_Result_Loop+0x16c>)
 8004936:	edd3 7a00 	vldr	s15, [r3]
 800493a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800493e:	4b41      	ldr	r3, [pc, #260]	; (8004a44 <BALANCE_Result_Loop+0x16c>)
 8004940:	edc3 7a00 	vstr	s15, [r3]

	SerialControlWheelsRequest.WheelLeft = ResultLeft;
 8004944:	4b3d      	ldr	r3, [pc, #244]	; (8004a3c <BALANCE_Result_Loop+0x164>)
 8004946:	681a      	ldr	r2, [r3, #0]
 8004948:	4b3f      	ldr	r3, [pc, #252]	; (8004a48 <BALANCE_Result_Loop+0x170>)
 800494a:	3306      	adds	r3, #6
 800494c:	601a      	str	r2, [r3, #0]
	SerialControlWheelsRequest.WheelRight = ResultRight;
 800494e:	4b3d      	ldr	r3, [pc, #244]	; (8004a44 <BALANCE_Result_Loop+0x16c>)
 8004950:	681a      	ldr	r2, [r3, #0]
 8004952:	4b3d      	ldr	r3, [pc, #244]	; (8004a48 <BALANCE_Result_Loop+0x170>)
 8004954:	330a      	adds	r3, #10
 8004956:	601a      	str	r2, [r3, #0]

	SerialControlWheelsRequest.WheelLeft += RotationI * (BTFront);
 8004958:	4b3b      	ldr	r3, [pc, #236]	; (8004a48 <BALANCE_Result_Loop+0x170>)
 800495a:	f8d3 2006 	ldr.w	r2, [r3, #6]
 800495e:	4613      	mov	r3, r2
 8004960:	461a      	mov	r2, r3
 8004962:	4b3a      	ldr	r3, [pc, #232]	; (8004a4c <BALANCE_Result_Loop+0x174>)
 8004964:	ed93 7a00 	vldr	s14, [r3]
 8004968:	4b39      	ldr	r3, [pc, #228]	; (8004a50 <BALANCE_Result_Loop+0x178>)
 800496a:	edd3 7a00 	vldr	s15, [r3]
 800496e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004972:	ee07 2a10 	vmov	s14, r2
 8004976:	ee77 7a27 	vadd.f32	s15, s14, s15
 800497a:	4b33      	ldr	r3, [pc, #204]	; (8004a48 <BALANCE_Result_Loop+0x170>)
 800497c:	3306      	adds	r3, #6
 800497e:	ee17 2a90 	vmov	r2, s15
 8004982:	601a      	str	r2, [r3, #0]
	SerialControlWheelsRequest.WheelRight += RotationI * (BTFront);
 8004984:	4b30      	ldr	r3, [pc, #192]	; (8004a48 <BALANCE_Result_Loop+0x170>)
 8004986:	f8d3 200a 	ldr.w	r2, [r3, #10]
 800498a:	4613      	mov	r3, r2
 800498c:	461a      	mov	r2, r3
 800498e:	4b2f      	ldr	r3, [pc, #188]	; (8004a4c <BALANCE_Result_Loop+0x174>)
 8004990:	ed93 7a00 	vldr	s14, [r3]
 8004994:	4b2e      	ldr	r3, [pc, #184]	; (8004a50 <BALANCE_Result_Loop+0x178>)
 8004996:	edd3 7a00 	vldr	s15, [r3]
 800499a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800499e:	ee07 2a10 	vmov	s14, r2
 80049a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80049a6:	4b28      	ldr	r3, [pc, #160]	; (8004a48 <BALANCE_Result_Loop+0x170>)
 80049a8:	330a      	adds	r3, #10
 80049aa:	ee17 2a90 	vmov	r2, s15
 80049ae:	601a      	str	r2, [r3, #0]
	SerialControlWheelsRequest.WheelLeft += ManualDrive;
 80049b0:	4b25      	ldr	r3, [pc, #148]	; (8004a48 <BALANCE_Result_Loop+0x170>)
 80049b2:	f8d3 2006 	ldr.w	r2, [r3, #6]
 80049b6:	4613      	mov	r3, r2
 80049b8:	461a      	mov	r2, r3
 80049ba:	4b26      	ldr	r3, [pc, #152]	; (8004a54 <BALANCE_Result_Loop+0x17c>)
 80049bc:	edd3 7a00 	vldr	s15, [r3]
 80049c0:	ee07 2a10 	vmov	s14, r2
 80049c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80049c8:	4b1f      	ldr	r3, [pc, #124]	; (8004a48 <BALANCE_Result_Loop+0x170>)
 80049ca:	3306      	adds	r3, #6
 80049cc:	ee17 2a90 	vmov	r2, s15
 80049d0:	601a      	str	r2, [r3, #0]
	SerialControlWheelsRequest.WheelRight += ManualDrive;
 80049d2:	4b1d      	ldr	r3, [pc, #116]	; (8004a48 <BALANCE_Result_Loop+0x170>)
 80049d4:	f8d3 200a 	ldr.w	r2, [r3, #10]
 80049d8:	4613      	mov	r3, r2
 80049da:	461a      	mov	r2, r3
 80049dc:	4b1d      	ldr	r3, [pc, #116]	; (8004a54 <BALANCE_Result_Loop+0x17c>)
 80049de:	edd3 7a00 	vldr	s15, [r3]
 80049e2:	ee07 2a10 	vmov	s14, r2
 80049e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80049ea:	4b17      	ldr	r3, [pc, #92]	; (8004a48 <BALANCE_Result_Loop+0x170>)
 80049ec:	330a      	adds	r3, #10
 80049ee:	ee17 2a90 	vmov	r2, s15
 80049f2:	601a      	str	r2, [r3, #0]

	if (eulerAngles.angle.pitch + AngleCorrection > 20)
 80049f4:	4b18      	ldr	r3, [pc, #96]	; (8004a58 <BALANCE_Result_Loop+0x180>)
 80049f6:	ed93 7a01 	vldr	s14, [r3, #4]
 80049fa:	4b18      	ldr	r3, [pc, #96]	; (8004a5c <BALANCE_Result_Loop+0x184>)
 80049fc:	edd3 7a00 	vldr	s15, [r3]
 8004a00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a04:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8004a08:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a10:	dc00      	bgt.n	8004a14 <BALANCE_Result_Loop+0x13c>
	{
	    SerialControlWheelsRequest.WheelLeft = 0;
	    SerialControlWheelsRequest.WheelRight = 0;
	}
}
 8004a12:	e009      	b.n	8004a28 <BALANCE_Result_Loop+0x150>
	    SerialControlWheelsRequest.WheelLeft = 0;
 8004a14:	4b0c      	ldr	r3, [pc, #48]	; (8004a48 <BALANCE_Result_Loop+0x170>)
 8004a16:	3306      	adds	r3, #6
 8004a18:	f04f 0200 	mov.w	r2, #0
 8004a1c:	601a      	str	r2, [r3, #0]
	    SerialControlWheelsRequest.WheelRight = 0;
 8004a1e:	4b0a      	ldr	r3, [pc, #40]	; (8004a48 <BALANCE_Result_Loop+0x170>)
 8004a20:	330a      	adds	r3, #10
 8004a22:	f04f 0200 	mov.w	r2, #0
 8004a26:	601a      	str	r2, [r3, #0]
}
 8004a28:	bf00      	nop
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a30:	4770      	bx	lr
 8004a32:	bf00      	nop
 8004a34:	20000e2c 	.word	0x20000e2c
 8004a38:	20000e8c 	.word	0x20000e8c
 8004a3c:	20000ee4 	.word	0x20000ee4
 8004a40:	20000020 	.word	0x20000020
 8004a44:	20000fa4 	.word	0x20000fa4
 8004a48:	20000e7c 	.word	0x20000e7c
 8004a4c:	20000da4 	.word	0x20000da4
 8004a50:	20000dcc 	.word	0x20000dcc
 8004a54:	20000da0 	.word	0x20000da0
 8004a58:	20000e4c 	.word	0x20000e4c
 8004a5c:	20000d9c 	.word	0x20000d9c

08004a60 <Interpolation>:
float Interpolation(float Value, float Min, float Max)
{
 8004a60:	b480      	push	{r7}
 8004a62:	b087      	sub	sp, #28
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	ed87 0a03 	vstr	s0, [r7, #12]
 8004a6a:	edc7 0a02 	vstr	s1, [r7, #8]
 8004a6e:	ed87 1a01 	vstr	s2, [r7, #4]
    float Result = (Value - Min) / (Max - Min);
 8004a72:	ed97 7a03 	vldr	s14, [r7, #12]
 8004a76:	edd7 7a02 	vldr	s15, [r7, #8]
 8004a7a:	ee77 6a67 	vsub.f32	s13, s14, s15
 8004a7e:	ed97 7a01 	vldr	s14, [r7, #4]
 8004a82:	edd7 7a02 	vldr	s15, [r7, #8]
 8004a86:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004a8a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004a8e:	edc7 7a05 	vstr	s15, [r7, #20]
    if (Result > 1)
 8004a92:	edd7 7a05 	vldr	s15, [r7, #20]
 8004a96:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004a9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004aa2:	dd02      	ble.n	8004aaa <Interpolation+0x4a>
    {
        return 1;
 8004aa4:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8004aa8:	e00a      	b.n	8004ac0 <Interpolation+0x60>
    }
    if (Result < 0)
 8004aaa:	edd7 7a05 	vldr	s15, [r7, #20]
 8004aae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004ab2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ab6:	d502      	bpl.n	8004abe <Interpolation+0x5e>
    {
        return 0;
 8004ab8:	f04f 0300 	mov.w	r3, #0
 8004abc:	e000      	b.n	8004ac0 <Interpolation+0x60>
    }
    return Result;
 8004abe:	697b      	ldr	r3, [r7, #20]
 8004ac0:	ee07 3a90 	vmov	s15, r3
}
 8004ac4:	eeb0 0a67 	vmov.f32	s0, s15
 8004ac8:	371c      	adds	r7, #28
 8004aca:	46bd      	mov	sp, r7
 8004acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad0:	4770      	bx	lr
	...

08004ad4 <WS2812_LIGHT>:
    }else{
      BUF_DMA[DELAY_LEN+posX*24+i+16] = LOW;
    }
  }
}
void WS2812_LIGHT(void){
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_1, (uint32_t*)&BUF_DMA, ARRAY_LEN);
 8004ad8:	f44f 734c 	mov.w	r3, #816	; 0x330
 8004adc:	4a03      	ldr	r2, [pc, #12]	; (8004aec <WS2812_LIGHT+0x18>)
 8004ade:	2100      	movs	r1, #0
 8004ae0:	4803      	ldr	r0, [pc, #12]	; (8004af0 <WS2812_LIGHT+0x1c>)
 8004ae2:	f003 fc0f 	bl	8008304 <HAL_TIM_PWM_Start_DMA>
}
 8004ae6:	bf00      	nop
 8004ae8:	bd80      	pop	{r7, pc}
 8004aea:	bf00      	nop
 8004aec:	200000d0 	.word	0x200000d0
 8004af0:	200010b8 	.word	0x200010b8

08004af4 <WS2812_Init>:
void WS2812_CLEAR(void){
	for (uint8_t i = 0; i < LED_COUNT; ++i){WS2812_PIXEL_RGB_TO_BUF_DMA(0, 0, 0, i);}
}
void WS2812_Init(void){
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b082      	sub	sp, #8
 8004af8:	af00      	add	r7, sp, #0
	for (uint16_t i = DELAY_LEN; i < ARRAY_LEN; i++)BUF_DMA[i] = LOW;
 8004afa:	2330      	movs	r3, #48	; 0x30
 8004afc:	80fb      	strh	r3, [r7, #6]
 8004afe:	e007      	b.n	8004b10 <WS2812_Init+0x1c>
 8004b00:	88fb      	ldrh	r3, [r7, #6]
 8004b02:	4a0a      	ldr	r2, [pc, #40]	; (8004b2c <WS2812_Init+0x38>)
 8004b04:	2118      	movs	r1, #24
 8004b06:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8004b0a:	88fb      	ldrh	r3, [r7, #6]
 8004b0c:	3301      	adds	r3, #1
 8004b0e:	80fb      	strh	r3, [r7, #6]
 8004b10:	88fb      	ldrh	r3, [r7, #6]
 8004b12:	f5b3 7f4c 	cmp.w	r3, #816	; 0x330
 8004b16:	d3f3      	bcc.n	8004b00 <WS2812_Init+0xc>
	//WS2812_CLEAR();
	WS2812_LIGHT();
 8004b18:	f7ff ffdc 	bl	8004ad4 <WS2812_LIGHT>
	HAL_Delay(1);
 8004b1c:	2001      	movs	r0, #1
 8004b1e:	f000 ffc3 	bl	8005aa8 <HAL_Delay>
}
 8004b22:	bf00      	nop
 8004b24:	3708      	adds	r7, #8
 8004b26:	46bd      	mov	sp, r7
 8004b28:	bd80      	pop	{r7, pc}
 8004b2a:	bf00      	nop
 8004b2c:	200000d0 	.word	0x200000d0

08004b30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004b30:	b5b0      	push	{r4, r5, r7, lr}
 8004b32:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004b34:	f000 ff46 	bl	80059c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004b38:	f000 f9aa 	bl	8004e90 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004b3c:	f7fe faea 	bl	8003114 <MX_GPIO_Init>
  MX_DMA_Init();
 8004b40:	f7fe fab0 	bl	80030a4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8004b44:	f000 fd8e 	bl	8005664 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8004b48:	f7fe f9de 	bl	8002f08 <MX_ADC1_Init>
  MX_TIM2_Init();
 8004b4c:	f000 fb2e 	bl	80051ac <MX_TIM2_Init>
  MX_TIM6_Init();
 8004b50:	f000 fbc2 	bl	80052d8 <MX_TIM6_Init>
  MX_TIM7_Init();
 8004b54:	f000 fbf6 	bl	8005344 <MX_TIM7_Init>
  MX_TIM14_Init();
 8004b58:	f000 fc2a 	bl	80053b0 <MX_TIM14_Init>
  MX_UART4_Init();
 8004b5c:	f000 fd58 	bl	8005610 <MX_UART4_Init>
  MX_SPI2_Init();
 8004b60:	f000 fa06 	bl	8004f70 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  icm20948_init();
 8004b64:	f7fd fdd2 	bl	800270c <icm20948_init>
  ak09916_init();
 8004b68:	f7fd fdfa 	bl	8002760 <ak09916_init>
  IMU_INIT();
 8004b6c:	f7fe fca8 	bl	80034c0 <IMU_INIT>
  WS2812_Init();
 8004b70:	f7ff ffc0 	bl	8004af4 <WS2812_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (HAL_GetTick() - LastUpdateIMU > 1)
 8004b74:	f000 ff8c 	bl	8005a90 <HAL_GetTick>
 8004b78:	4602      	mov	r2, r0
 8004b7a:	4bad      	ldr	r3, [pc, #692]	; (8004e30 <main+0x300>)
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	1ad3      	subs	r3, r2, r3
 8004b80:	2b01      	cmp	r3, #1
 8004b82:	d906      	bls.n	8004b92 <main+0x62>
	  {
		  IMU_UPDATE();
 8004b84:	f7fe fce0 	bl	8003548 <IMU_UPDATE>
		  LastUpdateIMU = HAL_GetTick();
 8004b88:	f000 ff82 	bl	8005a90 <HAL_GetTick>
 8004b8c:	4603      	mov	r3, r0
 8004b8e:	4aa8      	ldr	r2, [pc, #672]	; (8004e30 <main+0x300>)
 8004b90:	6013      	str	r3, [r2, #0]
	  {
		  ADC_Update();
		  LastUpdateADC = HAL_GetTick();
	  }*/

	  if (HAL_GetTick() - PackageLastTimeReset_Motherboard > 100) // UART2 RECEIVE FEEDBACK
 8004b92:	f000 ff7d 	bl	8005a90 <HAL_GetTick>
 8004b96:	4602      	mov	r2, r0
 8004b98:	4ba6      	ldr	r3, [pc, #664]	; (8004e34 <main+0x304>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	1ad3      	subs	r3, r2, r3
 8004b9e:	2b64      	cmp	r3, #100	; 0x64
 8004ba0:	d90e      	bls.n	8004bc0 <main+0x90>
	  {
		  MX_USART2_UART_Init();
 8004ba2:	f000 fd5f 	bl	8005664 <MX_USART2_UART_Init>
		  USART2ReceiveState = 0;
 8004ba6:	4ba4      	ldr	r3, [pc, #656]	; (8004e38 <main+0x308>)
 8004ba8:	2200      	movs	r2, #0
 8004baa:	701a      	strb	r2, [r3, #0]
		  HAL_UART_Receive_DMA(&huart2, (uint8_t*)SerialControlWheelsResponce.Buffer, WHEELS_RESPONCE_SIZE);
 8004bac:	2210      	movs	r2, #16
 8004bae:	49a3      	ldr	r1, [pc, #652]	; (8004e3c <main+0x30c>)
 8004bb0:	48a3      	ldr	r0, [pc, #652]	; (8004e40 <main+0x310>)
 8004bb2:	f004 fc3f 	bl	8009434 <HAL_UART_Receive_DMA>
		  PackageLastTimeReset_Motherboard = HAL_GetTick();
 8004bb6:	f000 ff6b 	bl	8005a90 <HAL_GetTick>
 8004bba:	4603      	mov	r3, r0
 8004bbc:	4a9d      	ldr	r2, [pc, #628]	; (8004e34 <main+0x304>)
 8004bbe:	6013      	str	r3, [r2, #0]
	  }

	  if ((USART2ReceiveState == 10) && (SerialControlWheelsResponce.CR == 13) && (SerialControlWheelsResponce.LF == 10))
 8004bc0:	4b9d      	ldr	r3, [pc, #628]	; (8004e38 <main+0x308>)
 8004bc2:	781b      	ldrb	r3, [r3, #0]
 8004bc4:	b2db      	uxtb	r3, r3
 8004bc6:	2b0a      	cmp	r3, #10
 8004bc8:	f040 810f 	bne.w	8004dea <main+0x2ba>
 8004bcc:	4b9b      	ldr	r3, [pc, #620]	; (8004e3c <main+0x30c>)
 8004bce:	7b9b      	ldrb	r3, [r3, #14]
 8004bd0:	2b0d      	cmp	r3, #13
 8004bd2:	f040 810a 	bne.w	8004dea <main+0x2ba>
 8004bd6:	4b99      	ldr	r3, [pc, #612]	; (8004e3c <main+0x30c>)
 8004bd8:	7bdb      	ldrb	r3, [r3, #15]
 8004bda:	2b0a      	cmp	r3, #10
 8004bdc:	f040 8105 	bne.w	8004dea <main+0x2ba>
	  {
		  USART2ReceiveState = 0;
 8004be0:	4b95      	ldr	r3, [pc, #596]	; (8004e38 <main+0x308>)
 8004be2:	2200      	movs	r2, #0
 8004be4:	701a      	strb	r2, [r3, #0]
		  HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8004be6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004bea:	4896      	ldr	r0, [pc, #600]	; (8004e44 <main+0x314>)
 8004bec:	f002 f8ab 	bl	8006d46 <HAL_GPIO_TogglePin>

		  if(InititionHall == 0)
 8004bf0:	4b95      	ldr	r3, [pc, #596]	; (8004e48 <main+0x318>)
 8004bf2:	781b      	ldrb	r3, [r3, #0]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d116      	bne.n	8004c26 <main+0xf6>
		  {
			  HallLeftStepPast = SerialControlWheelsResponce.WheelLeftSteps;
 8004bf8:	4b90      	ldr	r3, [pc, #576]	; (8004e3c <main+0x30c>)
 8004bfa:	f8d3 3006 	ldr.w	r3, [r3, #6]
 8004bfe:	ee07 3a90 	vmov	s15, r3
 8004c02:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004c06:	4b91      	ldr	r3, [pc, #580]	; (8004e4c <main+0x31c>)
 8004c08:	edc3 7a00 	vstr	s15, [r3]
			  HallRightStepPast = SerialControlWheelsResponce.WheelRightSteps;
 8004c0c:	4b8b      	ldr	r3, [pc, #556]	; (8004e3c <main+0x30c>)
 8004c0e:	f8d3 300a 	ldr.w	r3, [r3, #10]
 8004c12:	ee07 3a90 	vmov	s15, r3
 8004c16:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004c1a:	4b8d      	ldr	r3, [pc, #564]	; (8004e50 <main+0x320>)
 8004c1c:	edc3 7a00 	vstr	s15, [r3]
			  InititionHall = 1;
 8004c20:	4b89      	ldr	r3, [pc, #548]	; (8004e48 <main+0x318>)
 8004c22:	2201      	movs	r2, #1
 8004c24:	701a      	strb	r2, [r3, #0]
		  }

		  if (HallActualize(SerialControlWheelsResponce.WheelLeftSteps, HallLeftStepPast, MOTHERBOARD_DIFF))
 8004c26:	4b85      	ldr	r3, [pc, #532]	; (8004e3c <main+0x30c>)
 8004c28:	f8d3 3006 	ldr.w	r3, [r3, #6]
 8004c2c:	ee07 3a90 	vmov	s15, r3
 8004c30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004c34:	4b85      	ldr	r3, [pc, #532]	; (8004e4c <main+0x31c>)
 8004c36:	ed93 7a00 	vldr	s14, [r3]
 8004c3a:	ed9f 1a86 	vldr	s2, [pc, #536]	; 8004e54 <main+0x324>
 8004c3e:	eef0 0a47 	vmov.f32	s1, s14
 8004c42:	eeb0 0a67 	vmov.f32	s0, s15
 8004c46:	f7fe fc07 	bl	8003458 <HallActualize>
 8004c4a:	4603      	mov	r3, r0
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d00e      	beq.n	8004c6e <main+0x13e>
		  {
			  HallLeftStep = SerialControlWheelsResponce.WheelLeftSteps;
 8004c50:	4b7a      	ldr	r3, [pc, #488]	; (8004e3c <main+0x30c>)
 8004c52:	f8d3 3006 	ldr.w	r3, [r3, #6]
 8004c56:	ee07 3a90 	vmov	s15, r3
 8004c5a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004c5e:	4b7e      	ldr	r3, [pc, #504]	; (8004e58 <main+0x328>)
 8004c60:	edc3 7a00 	vstr	s15, [r3]
			  HallLeftStepPast = HallLeftStep;
 8004c64:	4b7c      	ldr	r3, [pc, #496]	; (8004e58 <main+0x328>)
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	4a78      	ldr	r2, [pc, #480]	; (8004e4c <main+0x31c>)
 8004c6a:	6013      	str	r3, [r2, #0]
 8004c6c:	e003      	b.n	8004c76 <main+0x146>
		  }
		  else
		  {
			  HallLeftStep = HallLeftStepPast;
 8004c6e:	4b77      	ldr	r3, [pc, #476]	; (8004e4c <main+0x31c>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	4a79      	ldr	r2, [pc, #484]	; (8004e58 <main+0x328>)
 8004c74:	6013      	str	r3, [r2, #0]
		  }

		  if (HallActualize(SerialControlWheelsResponce.WheelRightSteps, HallRightStepPast, MOTHERBOARD_DIFF))
 8004c76:	4b71      	ldr	r3, [pc, #452]	; (8004e3c <main+0x30c>)
 8004c78:	f8d3 300a 	ldr.w	r3, [r3, #10]
 8004c7c:	ee07 3a90 	vmov	s15, r3
 8004c80:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004c84:	4b72      	ldr	r3, [pc, #456]	; (8004e50 <main+0x320>)
 8004c86:	ed93 7a00 	vldr	s14, [r3]
 8004c8a:	ed9f 1a72 	vldr	s2, [pc, #456]	; 8004e54 <main+0x324>
 8004c8e:	eef0 0a47 	vmov.f32	s1, s14
 8004c92:	eeb0 0a67 	vmov.f32	s0, s15
 8004c96:	f7fe fbdf 	bl	8003458 <HallActualize>
 8004c9a:	4603      	mov	r3, r0
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d00e      	beq.n	8004cbe <main+0x18e>
		  {
			  HallRightStep = SerialControlWheelsResponce.WheelRightSteps;
 8004ca0:	4b66      	ldr	r3, [pc, #408]	; (8004e3c <main+0x30c>)
 8004ca2:	f8d3 300a 	ldr.w	r3, [r3, #10]
 8004ca6:	ee07 3a90 	vmov	s15, r3
 8004caa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004cae:	4b6b      	ldr	r3, [pc, #428]	; (8004e5c <main+0x32c>)
 8004cb0:	edc3 7a00 	vstr	s15, [r3]
			  HallRightStepPast = HallRightStep;
 8004cb4:	4b69      	ldr	r3, [pc, #420]	; (8004e5c <main+0x32c>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	4a65      	ldr	r2, [pc, #404]	; (8004e50 <main+0x320>)
 8004cba:	6013      	str	r3, [r2, #0]
 8004cbc:	e003      	b.n	8004cc6 <main+0x196>
		  }
		  else
		  {
			  HallRightStep = HallRightStepPast;
 8004cbe:	4b64      	ldr	r3, [pc, #400]	; (8004e50 <main+0x320>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	4a66      	ldr	r2, [pc, #408]	; (8004e5c <main+0x32c>)
 8004cc4:	6013      	str	r3, [r2, #0]
		  }

		  PackageLastTimeReset_Motherboard = HAL_GetTick();
 8004cc6:	f000 fee3 	bl	8005a90 <HAL_GetTick>
 8004cca:	4603      	mov	r3, r0
 8004ccc:	4a59      	ldr	r2, [pc, #356]	; (8004e34 <main+0x304>)
 8004cce:	6013      	str	r3, [r2, #0]

		  switch (SerialControlWheelsResponce.ParameterNumber)
 8004cd0:	4b5a      	ldr	r3, [pc, #360]	; (8004e3c <main+0x30c>)
 8004cd2:	785b      	ldrb	r3, [r3, #1]
 8004cd4:	2b07      	cmp	r3, #7
 8004cd6:	f200 8089 	bhi.w	8004dec <main+0x2bc>
 8004cda:	a201      	add	r2, pc, #4	; (adr r2, 8004ce0 <main+0x1b0>)
 8004cdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ce0:	08004d01 	.word	0x08004d01
 8004ce4:	08004d97 	.word	0x08004d97
 8004ce8:	08004da3 	.word	0x08004da3
 8004cec:	08004daf 	.word	0x08004daf
 8004cf0:	08004dbb 	.word	0x08004dbb
 8004cf4:	08004dc7 	.word	0x08004dc7
 8004cf8:	08004dd3 	.word	0x08004dd3
 8004cfc:	08004ddf 	.word	0x08004ddf
		  {
		  case 0:
			  Voltage = SerialControlWheelsResponce.ParameterValue;
 8004d00:	4b4e      	ldr	r3, [pc, #312]	; (8004e3c <main+0x30c>)
 8004d02:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8004d06:	4a56      	ldr	r2, [pc, #344]	; (8004e60 <main+0x330>)
 8004d08:	6013      	str	r3, [r2, #0]
			  Battery += ((Interpolation(Voltage, 28, 41) * 100.0) - Battery) * 0.01;
 8004d0a:	4b55      	ldr	r3, [pc, #340]	; (8004e60 <main+0x330>)
 8004d0c:	edd3 7a00 	vldr	s15, [r3]
 8004d10:	ed9f 1a54 	vldr	s2, [pc, #336]	; 8004e64 <main+0x334>
 8004d14:	eef3 0a0c 	vmov.f32	s1, #60	; 0x41e00000  28.0
 8004d18:	eeb0 0a67 	vmov.f32	s0, s15
 8004d1c:	f7ff fea0 	bl	8004a60 <Interpolation>
 8004d20:	ee10 3a10 	vmov	r3, s0
 8004d24:	4618      	mov	r0, r3
 8004d26:	f7fb fbb3 	bl	8000490 <__aeabi_f2d>
 8004d2a:	f04f 0200 	mov.w	r2, #0
 8004d2e:	4b4e      	ldr	r3, [pc, #312]	; (8004e68 <main+0x338>)
 8004d30:	f7fb fc06 	bl	8000540 <__aeabi_dmul>
 8004d34:	4602      	mov	r2, r0
 8004d36:	460b      	mov	r3, r1
 8004d38:	4614      	mov	r4, r2
 8004d3a:	461d      	mov	r5, r3
 8004d3c:	4b4b      	ldr	r3, [pc, #300]	; (8004e6c <main+0x33c>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	4618      	mov	r0, r3
 8004d42:	f7fb fba5 	bl	8000490 <__aeabi_f2d>
 8004d46:	4602      	mov	r2, r0
 8004d48:	460b      	mov	r3, r1
 8004d4a:	4620      	mov	r0, r4
 8004d4c:	4629      	mov	r1, r5
 8004d4e:	f7fb fa3f 	bl	80001d0 <__aeabi_dsub>
 8004d52:	4602      	mov	r2, r0
 8004d54:	460b      	mov	r3, r1
 8004d56:	4610      	mov	r0, r2
 8004d58:	4619      	mov	r1, r3
 8004d5a:	a333      	add	r3, pc, #204	; (adr r3, 8004e28 <main+0x2f8>)
 8004d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d60:	f7fb fbee 	bl	8000540 <__aeabi_dmul>
 8004d64:	4602      	mov	r2, r0
 8004d66:	460b      	mov	r3, r1
 8004d68:	4614      	mov	r4, r2
 8004d6a:	461d      	mov	r5, r3
 8004d6c:	4b3f      	ldr	r3, [pc, #252]	; (8004e6c <main+0x33c>)
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	4618      	mov	r0, r3
 8004d72:	f7fb fb8d 	bl	8000490 <__aeabi_f2d>
 8004d76:	4602      	mov	r2, r0
 8004d78:	460b      	mov	r3, r1
 8004d7a:	4620      	mov	r0, r4
 8004d7c:	4629      	mov	r1, r5
 8004d7e:	f7fb fa29 	bl	80001d4 <__adddf3>
 8004d82:	4602      	mov	r2, r0
 8004d84:	460b      	mov	r3, r1
 8004d86:	4610      	mov	r0, r2
 8004d88:	4619      	mov	r1, r3
 8004d8a:	f7fb fe9b 	bl	8000ac4 <__aeabi_d2f>
 8004d8e:	4603      	mov	r3, r0
 8004d90:	4a36      	ldr	r2, [pc, #216]	; (8004e6c <main+0x33c>)
 8004d92:	6013      	str	r3, [r2, #0]
			  break;
 8004d94:	e02a      	b.n	8004dec <main+0x2bc>
		  case 1:
			  CurrentLeft = SerialControlWheelsResponce.ParameterValue;
 8004d96:	4b29      	ldr	r3, [pc, #164]	; (8004e3c <main+0x30c>)
 8004d98:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8004d9c:	4a34      	ldr	r2, [pc, #208]	; (8004e70 <main+0x340>)
 8004d9e:	6013      	str	r3, [r2, #0]
		      break;
 8004da0:	e024      	b.n	8004dec <main+0x2bc>
		  case 2:
		      CurrentRight = SerialControlWheelsResponce.ParameterValue;
 8004da2:	4b26      	ldr	r3, [pc, #152]	; (8004e3c <main+0x30c>)
 8004da4:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8004da8:	4a32      	ldr	r2, [pc, #200]	; (8004e74 <main+0x344>)
 8004daa:	6013      	str	r3, [r2, #0]
		      break;
 8004dac:	e01e      	b.n	8004dec <main+0x2bc>
		  case 3:
		      RPSLeft = SerialControlWheelsResponce.ParameterValue;
 8004dae:	4b23      	ldr	r3, [pc, #140]	; (8004e3c <main+0x30c>)
 8004db0:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8004db4:	4a30      	ldr	r2, [pc, #192]	; (8004e78 <main+0x348>)
 8004db6:	6013      	str	r3, [r2, #0]
		      break;
 8004db8:	e018      	b.n	8004dec <main+0x2bc>
		  case 4:
		      RPSRight = SerialControlWheelsResponce.ParameterValue;
 8004dba:	4b20      	ldr	r3, [pc, #128]	; (8004e3c <main+0x30c>)
 8004dbc:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8004dc0:	4a2e      	ldr	r2, [pc, #184]	; (8004e7c <main+0x34c>)
 8004dc2:	6013      	str	r3, [r2, #0]
		      break;
 8004dc4:	e012      	b.n	8004dec <main+0x2bc>
		  case 5:
		      OverCurrCount = SerialControlWheelsResponce.ParameterValue;
 8004dc6:	4b1d      	ldr	r3, [pc, #116]	; (8004e3c <main+0x30c>)
 8004dc8:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8004dcc:	4a2c      	ldr	r2, [pc, #176]	; (8004e80 <main+0x350>)
 8004dce:	6013      	str	r3, [r2, #0]
		      break;
 8004dd0:	e00c      	b.n	8004dec <main+0x2bc>
		  case 6:
		      ConnErrCount = SerialControlWheelsResponce.ParameterValue;
 8004dd2:	4b1a      	ldr	r3, [pc, #104]	; (8004e3c <main+0x30c>)
 8004dd4:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8004dd8:	4a2a      	ldr	r2, [pc, #168]	; (8004e84 <main+0x354>)
 8004dda:	6013      	str	r3, [r2, #0]
		      break;
 8004ddc:	e006      	b.n	8004dec <main+0x2bc>
		  case 7:
		      CommTime = SerialControlWheelsResponce.ParameterValue;
 8004dde:	4b17      	ldr	r3, [pc, #92]	; (8004e3c <main+0x30c>)
 8004de0:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8004de4:	4a28      	ldr	r2, [pc, #160]	; (8004e88 <main+0x358>)
 8004de6:	6013      	str	r3, [r2, #0]
		      break;
 8004de8:	e000      	b.n	8004dec <main+0x2bc>
		  }
	  }
 8004dea:	bf00      	nop
 		  HAL_UART_Transmit_DMA(&huart4, (uint8_t*)SerialOnBoardResponce.Buffer, ON_BOARD_CONTROL_RESPONCE_SIZE);

		  PackageLastTimeReset_OnBoardPC = HAL_GetTick();
	  }*/

	  if (HAL_GetTick() - LastUpdateLogic > 10)
 8004dec:	f000 fe50 	bl	8005a90 <HAL_GetTick>
 8004df0:	4602      	mov	r2, r0
 8004df2:	4b26      	ldr	r3, [pc, #152]	; (8004e8c <main+0x35c>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	1ad3      	subs	r3, r2, r3
 8004df8:	2b0a      	cmp	r3, #10
 8004dfa:	d912      	bls.n	8004e22 <main+0x2f2>

	  {
		  BALANCE_Prepare();
 8004dfc:	f7fe fff4 	bl	8003de8 <BALANCE_Prepare>
		  BALANCE_Calculate_Speeds();
 8004e00:	f7ff f86e 	bl	8003ee0 <BALANCE_Calculate_Speeds>
		  BALANCE_Position_Linear_Control();
 8004e04:	f7ff f9a8 	bl	8004158 <BALANCE_Position_Linear_Control>
		  BALANCE_Speed_LinearControl();
 8004e08:	f7ff fa52 	bl	80042b0 <BALANCE_Speed_LinearControl>
		  BALANCE_Position_Angular_Control();
 8004e0c:	f7ff fc00 	bl	8004610 <BALANCE_Position_Angular_Control>
		  BALANCE_LOOP();
 8004e10:	f7ff fca6 	bl	8004760 <BALANCE_LOOP>
		  BALANCE_Result_Loop();
 8004e14:	f7ff fd60 	bl	80048d8 <BALANCE_Result_Loop>
		  LastUpdateLogic = HAL_GetTick();
 8004e18:	f000 fe3a 	bl	8005a90 <HAL_GetTick>
 8004e1c:	4603      	mov	r3, r0
 8004e1e:	4a1b      	ldr	r2, [pc, #108]	; (8004e8c <main+0x35c>)
 8004e20:	6013      	str	r3, [r2, #0]
	  }

	  SERIAL_CONTROL_LOOP();
 8004e22:	f7fe ffc1 	bl	8003da8 <SERIAL_CONTROL_LOOP>
	  if (HAL_GetTick() - LastUpdateIMU > 1)
 8004e26:	e6a5      	b.n	8004b74 <main+0x44>
 8004e28:	47ae147b 	.word	0x47ae147b
 8004e2c:	3f847ae1 	.word	0x3f847ae1
 8004e30:	20000e5c 	.word	0x20000e5c
 8004e34:	20000f84 	.word	0x20000f84
 8004e38:	20000d91 	.word	0x20000d91
 8004e3c:	20000e64 	.word	0x20000e64
 8004e40:	200012f4 	.word	0x200012f4
 8004e44:	40020c00 	.word	0x40020c00
 8004e48:	20000dc0 	.word	0x20000dc0
 8004e4c:	20000dc4 	.word	0x20000dc4
 8004e50:	20000dc8 	.word	0x20000dc8
 8004e54:	42c80000 	.word	0x42c80000
 8004e58:	20000e60 	.word	0x20000e60
 8004e5c:	20000f50 	.word	0x20000f50
 8004e60:	20000e90 	.word	0x20000e90
 8004e64:	42240000 	.word	0x42240000
 8004e68:	40590000 	.word	0x40590000
 8004e6c:	20000f18 	.word	0x20000f18
 8004e70:	20000e38 	.word	0x20000e38
 8004e74:	20000f14 	.word	0x20000f14
 8004e78:	20000fc4 	.word	0x20000fc4
 8004e7c:	20000f88 	.word	0x20000f88
 8004e80:	20000e48 	.word	0x20000e48
 8004e84:	20000f80 	.word	0x20000f80
 8004e88:	20000fc8 	.word	0x20000fc8
 8004e8c:	20000e9c 	.word	0x20000e9c

08004e90 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b094      	sub	sp, #80	; 0x50
 8004e94:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004e96:	f107 0320 	add.w	r3, r7, #32
 8004e9a:	2230      	movs	r2, #48	; 0x30
 8004e9c:	2100      	movs	r1, #0
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	f006 fbc6 	bl	800b630 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004ea4:	f107 030c 	add.w	r3, r7, #12
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	601a      	str	r2, [r3, #0]
 8004eac:	605a      	str	r2, [r3, #4]
 8004eae:	609a      	str	r2, [r3, #8]
 8004eb0:	60da      	str	r2, [r3, #12]
 8004eb2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	60bb      	str	r3, [r7, #8]
 8004eb8:	4b28      	ldr	r3, [pc, #160]	; (8004f5c <SystemClock_Config+0xcc>)
 8004eba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ebc:	4a27      	ldr	r2, [pc, #156]	; (8004f5c <SystemClock_Config+0xcc>)
 8004ebe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ec2:	6413      	str	r3, [r2, #64]	; 0x40
 8004ec4:	4b25      	ldr	r3, [pc, #148]	; (8004f5c <SystemClock_Config+0xcc>)
 8004ec6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ec8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ecc:	60bb      	str	r3, [r7, #8]
 8004ece:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	607b      	str	r3, [r7, #4]
 8004ed4:	4b22      	ldr	r3, [pc, #136]	; (8004f60 <SystemClock_Config+0xd0>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	4a21      	ldr	r2, [pc, #132]	; (8004f60 <SystemClock_Config+0xd0>)
 8004eda:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004ede:	6013      	str	r3, [r2, #0]
 8004ee0:	4b1f      	ldr	r3, [pc, #124]	; (8004f60 <SystemClock_Config+0xd0>)
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004ee8:	607b      	str	r3, [r7, #4]
 8004eea:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004eec:	2301      	movs	r3, #1
 8004eee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004ef0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004ef4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004ef6:	2302      	movs	r3, #2
 8004ef8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004efa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004efe:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8004f00:	2304      	movs	r3, #4
 8004f02:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8004f04:	23a8      	movs	r3, #168	; 0xa8
 8004f06:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004f08:	2302      	movs	r3, #2
 8004f0a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8004f0c:	2304      	movs	r3, #4
 8004f0e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004f10:	f107 0320 	add.w	r3, r7, #32
 8004f14:	4618      	mov	r0, r3
 8004f16:	f001 ff31 	bl	8006d7c <HAL_RCC_OscConfig>
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d001      	beq.n	8004f24 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8004f20:	f000 f820 	bl	8004f64 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004f24:	230f      	movs	r3, #15
 8004f26:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004f28:	2302      	movs	r3, #2
 8004f2a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004f30:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8004f34:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004f36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004f3a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004f3c:	f107 030c 	add.w	r3, r7, #12
 8004f40:	2105      	movs	r1, #5
 8004f42:	4618      	mov	r0, r3
 8004f44:	f002 f992 	bl	800726c <HAL_RCC_ClockConfig>
 8004f48:	4603      	mov	r3, r0
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d001      	beq.n	8004f52 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8004f4e:	f000 f809 	bl	8004f64 <Error_Handler>
  }
}
 8004f52:	bf00      	nop
 8004f54:	3750      	adds	r7, #80	; 0x50
 8004f56:	46bd      	mov	sp, r7
 8004f58:	bd80      	pop	{r7, pc}
 8004f5a:	bf00      	nop
 8004f5c:	40023800 	.word	0x40023800
 8004f60:	40007000 	.word	0x40007000

08004f64 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004f64:	b480      	push	{r7}
 8004f66:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004f68:	b672      	cpsid	i
}
 8004f6a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004f6c:	e7fe      	b.n	8004f6c <Error_Handler+0x8>
	...

08004f70 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8004f74:	4b17      	ldr	r3, [pc, #92]	; (8004fd4 <MX_SPI2_Init+0x64>)
 8004f76:	4a18      	ldr	r2, [pc, #96]	; (8004fd8 <MX_SPI2_Init+0x68>)
 8004f78:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8004f7a:	4b16      	ldr	r3, [pc, #88]	; (8004fd4 <MX_SPI2_Init+0x64>)
 8004f7c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004f80:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8004f82:	4b14      	ldr	r3, [pc, #80]	; (8004fd4 <MX_SPI2_Init+0x64>)
 8004f84:	2200      	movs	r2, #0
 8004f86:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8004f88:	4b12      	ldr	r3, [pc, #72]	; (8004fd4 <MX_SPI2_Init+0x64>)
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8004f8e:	4b11      	ldr	r3, [pc, #68]	; (8004fd4 <MX_SPI2_Init+0x64>)
 8004f90:	2202      	movs	r2, #2
 8004f92:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8004f94:	4b0f      	ldr	r3, [pc, #60]	; (8004fd4 <MX_SPI2_Init+0x64>)
 8004f96:	2201      	movs	r2, #1
 8004f98:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8004f9a:	4b0e      	ldr	r3, [pc, #56]	; (8004fd4 <MX_SPI2_Init+0x64>)
 8004f9c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004fa0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8004fa2:	4b0c      	ldr	r3, [pc, #48]	; (8004fd4 <MX_SPI2_Init+0x64>)
 8004fa4:	2210      	movs	r2, #16
 8004fa6:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004fa8:	4b0a      	ldr	r3, [pc, #40]	; (8004fd4 <MX_SPI2_Init+0x64>)
 8004faa:	2200      	movs	r2, #0
 8004fac:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8004fae:	4b09      	ldr	r3, [pc, #36]	; (8004fd4 <MX_SPI2_Init+0x64>)
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004fb4:	4b07      	ldr	r3, [pc, #28]	; (8004fd4 <MX_SPI2_Init+0x64>)
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8004fba:	4b06      	ldr	r3, [pc, #24]	; (8004fd4 <MX_SPI2_Init+0x64>)
 8004fbc:	220a      	movs	r2, #10
 8004fbe:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8004fc0:	4804      	ldr	r0, [pc, #16]	; (8004fd4 <MX_SPI2_Init+0x64>)
 8004fc2:	f002 fb4f 	bl	8007664 <HAL_SPI_Init>
 8004fc6:	4603      	mov	r3, r0
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d001      	beq.n	8004fd0 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8004fcc:	f7ff ffca 	bl	8004f64 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8004fd0:	bf00      	nop
 8004fd2:	bd80      	pop	{r7, pc}
 8004fd4:	20001018 	.word	0x20001018
 8004fd8:	40003800 	.word	0x40003800

08004fdc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b08a      	sub	sp, #40	; 0x28
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004fe4:	f107 0314 	add.w	r3, r7, #20
 8004fe8:	2200      	movs	r2, #0
 8004fea:	601a      	str	r2, [r3, #0]
 8004fec:	605a      	str	r2, [r3, #4]
 8004fee:	609a      	str	r2, [r3, #8]
 8004ff0:	60da      	str	r2, [r3, #12]
 8004ff2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	4a19      	ldr	r2, [pc, #100]	; (8005060 <HAL_SPI_MspInit+0x84>)
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	d12c      	bne.n	8005058 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004ffe:	2300      	movs	r3, #0
 8005000:	613b      	str	r3, [r7, #16]
 8005002:	4b18      	ldr	r3, [pc, #96]	; (8005064 <HAL_SPI_MspInit+0x88>)
 8005004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005006:	4a17      	ldr	r2, [pc, #92]	; (8005064 <HAL_SPI_MspInit+0x88>)
 8005008:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800500c:	6413      	str	r3, [r2, #64]	; 0x40
 800500e:	4b15      	ldr	r3, [pc, #84]	; (8005064 <HAL_SPI_MspInit+0x88>)
 8005010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005012:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005016:	613b      	str	r3, [r7, #16]
 8005018:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800501a:	2300      	movs	r3, #0
 800501c:	60fb      	str	r3, [r7, #12]
 800501e:	4b11      	ldr	r3, [pc, #68]	; (8005064 <HAL_SPI_MspInit+0x88>)
 8005020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005022:	4a10      	ldr	r2, [pc, #64]	; (8005064 <HAL_SPI_MspInit+0x88>)
 8005024:	f043 0302 	orr.w	r3, r3, #2
 8005028:	6313      	str	r3, [r2, #48]	; 0x30
 800502a:	4b0e      	ldr	r3, [pc, #56]	; (8005064 <HAL_SPI_MspInit+0x88>)
 800502c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800502e:	f003 0302 	and.w	r3, r3, #2
 8005032:	60fb      	str	r3, [r7, #12]
 8005034:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = ICM20948_SCK_Pin|ICM20948_MISO_Pin|ICM20948_MOSI_Pin;
 8005036:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800503a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800503c:	2302      	movs	r3, #2
 800503e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005040:	2300      	movs	r3, #0
 8005042:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005044:	2303      	movs	r3, #3
 8005046:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8005048:	2305      	movs	r3, #5
 800504a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800504c:	f107 0314 	add.w	r3, r7, #20
 8005050:	4619      	mov	r1, r3
 8005052:	4805      	ldr	r0, [pc, #20]	; (8005068 <HAL_SPI_MspInit+0x8c>)
 8005054:	f001 fcc2 	bl	80069dc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8005058:	bf00      	nop
 800505a:	3728      	adds	r7, #40	; 0x28
 800505c:	46bd      	mov	sp, r7
 800505e:	bd80      	pop	{r7, pc}
 8005060:	40003800 	.word	0x40003800
 8005064:	40023800 	.word	0x40023800
 8005068:	40020400 	.word	0x40020400

0800506c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800506c:	b480      	push	{r7}
 800506e:	b083      	sub	sp, #12
 8005070:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005072:	2300      	movs	r3, #0
 8005074:	607b      	str	r3, [r7, #4]
 8005076:	4b10      	ldr	r3, [pc, #64]	; (80050b8 <HAL_MspInit+0x4c>)
 8005078:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800507a:	4a0f      	ldr	r2, [pc, #60]	; (80050b8 <HAL_MspInit+0x4c>)
 800507c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005080:	6453      	str	r3, [r2, #68]	; 0x44
 8005082:	4b0d      	ldr	r3, [pc, #52]	; (80050b8 <HAL_MspInit+0x4c>)
 8005084:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005086:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800508a:	607b      	str	r3, [r7, #4]
 800508c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800508e:	2300      	movs	r3, #0
 8005090:	603b      	str	r3, [r7, #0]
 8005092:	4b09      	ldr	r3, [pc, #36]	; (80050b8 <HAL_MspInit+0x4c>)
 8005094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005096:	4a08      	ldr	r2, [pc, #32]	; (80050b8 <HAL_MspInit+0x4c>)
 8005098:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800509c:	6413      	str	r3, [r2, #64]	; 0x40
 800509e:	4b06      	ldr	r3, [pc, #24]	; (80050b8 <HAL_MspInit+0x4c>)
 80050a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050a6:	603b      	str	r3, [r7, #0]
 80050a8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80050aa:	bf00      	nop
 80050ac:	370c      	adds	r7, #12
 80050ae:	46bd      	mov	sp, r7
 80050b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b4:	4770      	bx	lr
 80050b6:	bf00      	nop
 80050b8:	40023800 	.word	0x40023800

080050bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80050bc:	b480      	push	{r7}
 80050be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80050c0:	e7fe      	b.n	80050c0 <NMI_Handler+0x4>

080050c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80050c2:	b480      	push	{r7}
 80050c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80050c6:	e7fe      	b.n	80050c6 <HardFault_Handler+0x4>

080050c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80050c8:	b480      	push	{r7}
 80050ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80050cc:	e7fe      	b.n	80050cc <MemManage_Handler+0x4>

080050ce <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80050ce:	b480      	push	{r7}
 80050d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80050d2:	e7fe      	b.n	80050d2 <BusFault_Handler+0x4>

080050d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80050d4:	b480      	push	{r7}
 80050d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80050d8:	e7fe      	b.n	80050d8 <UsageFault_Handler+0x4>

080050da <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80050da:	b480      	push	{r7}
 80050dc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80050de:	bf00      	nop
 80050e0:	46bd      	mov	sp, r7
 80050e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e6:	4770      	bx	lr

080050e8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80050e8:	b480      	push	{r7}
 80050ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80050ec:	bf00      	nop
 80050ee:	46bd      	mov	sp, r7
 80050f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f4:	4770      	bx	lr

080050f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80050f6:	b480      	push	{r7}
 80050f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80050fa:	bf00      	nop
 80050fc:	46bd      	mov	sp, r7
 80050fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005102:	4770      	bx	lr

08005104 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005108:	f000 fcae 	bl	8005a68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800510c:	bf00      	nop
 800510e:	bd80      	pop	{r7, pc}

08005110 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8005114:	4802      	ldr	r0, [pc, #8]	; (8005120 <DMA1_Stream2_IRQHandler+0x10>)
 8005116:	f001 f9f7 	bl	8006508 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800511a:	bf00      	nop
 800511c:	bd80      	pop	{r7, pc}
 800511e:	bf00      	nop
 8005120:	20001190 	.word	0x20001190

08005124 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8005124:	b580      	push	{r7, lr}
 8005126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8005128:	4802      	ldr	r0, [pc, #8]	; (8005134 <DMA1_Stream4_IRQHandler+0x10>)
 800512a:	f001 f9ed 	bl	8006508 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 800512e:	bf00      	nop
 8005130:	bd80      	pop	{r7, pc}
 8005132:	bf00      	nop
 8005134:	20001338 	.word	0x20001338

08005138 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8005138:	b580      	push	{r7, lr}
 800513a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800513c:	4802      	ldr	r0, [pc, #8]	; (8005148 <DMA1_Stream5_IRQHandler+0x10>)
 800513e:	f001 f9e3 	bl	8006508 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8005142:	bf00      	nop
 8005144:	bd80      	pop	{r7, pc}
 8005146:	bf00      	nop
 8005148:	200011f0 	.word	0x200011f0

0800514c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 800514c:	b580      	push	{r7, lr}
 800514e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8005150:	4802      	ldr	r0, [pc, #8]	; (800515c <DMA1_Stream6_IRQHandler+0x10>)
 8005152:	f001 f9d9 	bl	8006508 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8005156:	bf00      	nop
 8005158:	bd80      	pop	{r7, pc}
 800515a:	bf00      	nop
 800515c:	20001250 	.word	0x20001250

08005160 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005164:	4802      	ldr	r0, [pc, #8]	; (8005170 <USART2_IRQHandler+0x10>)
 8005166:	f004 f995 	bl	8009494 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800516a:	bf00      	nop
 800516c:	bd80      	pop	{r7, pc}
 800516e:	bf00      	nop
 8005170:	200012f4 	.word	0x200012f4

08005174 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8005178:	4802      	ldr	r0, [pc, #8]	; (8005184 <UART4_IRQHandler+0x10>)
 800517a:	f004 f98b 	bl	8009494 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800517e:	bf00      	nop
 8005180:	bd80      	pop	{r7, pc}
 8005182:	bf00      	nop
 8005184:	200012b0 	.word	0x200012b0

08005188 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005188:	b480      	push	{r7}
 800518a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800518c:	4b06      	ldr	r3, [pc, #24]	; (80051a8 <SystemInit+0x20>)
 800518e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005192:	4a05      	ldr	r2, [pc, #20]	; (80051a8 <SystemInit+0x20>)
 8005194:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005198:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800519c:	bf00      	nop
 800519e:	46bd      	mov	sp, r7
 80051a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a4:	4770      	bx	lr
 80051a6:	bf00      	nop
 80051a8:	e000ed00 	.word	0xe000ed00

080051ac <MX_TIM2_Init>:
TIM_HandleTypeDef htim7;
TIM_HandleTypeDef htim14;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b08e      	sub	sp, #56	; 0x38
 80051b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80051b2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80051b6:	2200      	movs	r2, #0
 80051b8:	601a      	str	r2, [r3, #0]
 80051ba:	605a      	str	r2, [r3, #4]
 80051bc:	609a      	str	r2, [r3, #8]
 80051be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80051c0:	f107 0320 	add.w	r3, r7, #32
 80051c4:	2200      	movs	r2, #0
 80051c6:	601a      	str	r2, [r3, #0]
 80051c8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80051ca:	1d3b      	adds	r3, r7, #4
 80051cc:	2200      	movs	r2, #0
 80051ce:	601a      	str	r2, [r3, #0]
 80051d0:	605a      	str	r2, [r3, #4]
 80051d2:	609a      	str	r2, [r3, #8]
 80051d4:	60da      	str	r2, [r3, #12]
 80051d6:	611a      	str	r2, [r3, #16]
 80051d8:	615a      	str	r2, [r3, #20]
 80051da:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80051dc:	4b3d      	ldr	r3, [pc, #244]	; (80052d4 <MX_TIM2_Init+0x128>)
 80051de:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80051e2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80051e4:	4b3b      	ldr	r3, [pc, #236]	; (80052d4 <MX_TIM2_Init+0x128>)
 80051e6:	2200      	movs	r2, #0
 80051e8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80051ea:	4b3a      	ldr	r3, [pc, #232]	; (80052d4 <MX_TIM2_Init+0x128>)
 80051ec:	2200      	movs	r2, #0
 80051ee:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 209;
 80051f0:	4b38      	ldr	r3, [pc, #224]	; (80052d4 <MX_TIM2_Init+0x128>)
 80051f2:	22d1      	movs	r2, #209	; 0xd1
 80051f4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80051f6:	4b37      	ldr	r3, [pc, #220]	; (80052d4 <MX_TIM2_Init+0x128>)
 80051f8:	2200      	movs	r2, #0
 80051fa:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80051fc:	4b35      	ldr	r3, [pc, #212]	; (80052d4 <MX_TIM2_Init+0x128>)
 80051fe:	2200      	movs	r2, #0
 8005200:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005202:	4834      	ldr	r0, [pc, #208]	; (80052d4 <MX_TIM2_Init+0x128>)
 8005204:	f002 ffd6 	bl	80081b4 <HAL_TIM_Base_Init>
 8005208:	4603      	mov	r3, r0
 800520a:	2b00      	cmp	r3, #0
 800520c:	d001      	beq.n	8005212 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 800520e:	f7ff fea9 	bl	8004f64 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005212:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005216:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005218:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800521c:	4619      	mov	r1, r3
 800521e:	482d      	ldr	r0, [pc, #180]	; (80052d4 <MX_TIM2_Init+0x128>)
 8005220:	f003 fafa 	bl	8008818 <HAL_TIM_ConfigClockSource>
 8005224:	4603      	mov	r3, r0
 8005226:	2b00      	cmp	r3, #0
 8005228:	d001      	beq.n	800522e <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 800522a:	f7ff fe9b 	bl	8004f64 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800522e:	4829      	ldr	r0, [pc, #164]	; (80052d4 <MX_TIM2_Init+0x128>)
 8005230:	f003 f80f 	bl	8008252 <HAL_TIM_PWM_Init>
 8005234:	4603      	mov	r3, r0
 8005236:	2b00      	cmp	r3, #0
 8005238:	d001      	beq.n	800523e <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 800523a:	f7ff fe93 	bl	8004f64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800523e:	2300      	movs	r3, #0
 8005240:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005242:	2300      	movs	r3, #0
 8005244:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005246:	f107 0320 	add.w	r3, r7, #32
 800524a:	4619      	mov	r1, r3
 800524c:	4821      	ldr	r0, [pc, #132]	; (80052d4 <MX_TIM2_Init+0x128>)
 800524e:	f003 ffa9 	bl	80091a4 <HAL_TIMEx_MasterConfigSynchronization>
 8005252:	4603      	mov	r3, r0
 8005254:	2b00      	cmp	r3, #0
 8005256:	d001      	beq.n	800525c <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8005258:	f7ff fe84 	bl	8004f64 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800525c:	2360      	movs	r3, #96	; 0x60
 800525e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8005260:	2300      	movs	r3, #0
 8005262:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005264:	2300      	movs	r3, #0
 8005266:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005268:	2300      	movs	r3, #0
 800526a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800526c:	1d3b      	adds	r3, r7, #4
 800526e:	2200      	movs	r2, #0
 8005270:	4619      	mov	r1, r3
 8005272:	4818      	ldr	r0, [pc, #96]	; (80052d4 <MX_TIM2_Init+0x128>)
 8005274:	f003 fa0e 	bl	8008694 <HAL_TIM_PWM_ConfigChannel>
 8005278:	4603      	mov	r3, r0
 800527a:	2b00      	cmp	r3, #0
 800527c:	d001      	beq.n	8005282 <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 800527e:	f7ff fe71 	bl	8004f64 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005282:	1d3b      	adds	r3, r7, #4
 8005284:	2204      	movs	r2, #4
 8005286:	4619      	mov	r1, r3
 8005288:	4812      	ldr	r0, [pc, #72]	; (80052d4 <MX_TIM2_Init+0x128>)
 800528a:	f003 fa03 	bl	8008694 <HAL_TIM_PWM_ConfigChannel>
 800528e:	4603      	mov	r3, r0
 8005290:	2b00      	cmp	r3, #0
 8005292:	d001      	beq.n	8005298 <MX_TIM2_Init+0xec>
  {
    Error_Handler();
 8005294:	f7ff fe66 	bl	8004f64 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005298:	1d3b      	adds	r3, r7, #4
 800529a:	2208      	movs	r2, #8
 800529c:	4619      	mov	r1, r3
 800529e:	480d      	ldr	r0, [pc, #52]	; (80052d4 <MX_TIM2_Init+0x128>)
 80052a0:	f003 f9f8 	bl	8008694 <HAL_TIM_PWM_ConfigChannel>
 80052a4:	4603      	mov	r3, r0
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d001      	beq.n	80052ae <MX_TIM2_Init+0x102>
  {
    Error_Handler();
 80052aa:	f7ff fe5b 	bl	8004f64 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80052ae:	1d3b      	adds	r3, r7, #4
 80052b0:	220c      	movs	r2, #12
 80052b2:	4619      	mov	r1, r3
 80052b4:	4807      	ldr	r0, [pc, #28]	; (80052d4 <MX_TIM2_Init+0x128>)
 80052b6:	f003 f9ed 	bl	8008694 <HAL_TIM_PWM_ConfigChannel>
 80052ba:	4603      	mov	r3, r0
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d001      	beq.n	80052c4 <MX_TIM2_Init+0x118>
  {
    Error_Handler();
 80052c0:	f7ff fe50 	bl	8004f64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80052c4:	4803      	ldr	r0, [pc, #12]	; (80052d4 <MX_TIM2_Init+0x128>)
 80052c6:	f000 f923 	bl	8005510 <HAL_TIM_MspPostInit>

}
 80052ca:	bf00      	nop
 80052cc:	3738      	adds	r7, #56	; 0x38
 80052ce:	46bd      	mov	sp, r7
 80052d0:	bd80      	pop	{r7, pc}
 80052d2:	bf00      	nop
 80052d4:	200010b8 	.word	0x200010b8

080052d8 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	b082      	sub	sp, #8
 80052dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80052de:	463b      	mov	r3, r7
 80052e0:	2200      	movs	r2, #0
 80052e2:	601a      	str	r2, [r3, #0]
 80052e4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80052e6:	4b15      	ldr	r3, [pc, #84]	; (800533c <MX_TIM6_Init+0x64>)
 80052e8:	4a15      	ldr	r2, [pc, #84]	; (8005340 <MX_TIM6_Init+0x68>)
 80052ea:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 80052ec:	4b13      	ldr	r3, [pc, #76]	; (800533c <MX_TIM6_Init+0x64>)
 80052ee:	2200      	movs	r2, #0
 80052f0:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80052f2:	4b12      	ldr	r3, [pc, #72]	; (800533c <MX_TIM6_Init+0x64>)
 80052f4:	2200      	movs	r2, #0
 80052f6:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 80052f8:	4b10      	ldr	r3, [pc, #64]	; (800533c <MX_TIM6_Init+0x64>)
 80052fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80052fe:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005300:	4b0e      	ldr	r3, [pc, #56]	; (800533c <MX_TIM6_Init+0x64>)
 8005302:	2200      	movs	r2, #0
 8005304:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8005306:	480d      	ldr	r0, [pc, #52]	; (800533c <MX_TIM6_Init+0x64>)
 8005308:	f002 ff54 	bl	80081b4 <HAL_TIM_Base_Init>
 800530c:	4603      	mov	r3, r0
 800530e:	2b00      	cmp	r3, #0
 8005310:	d001      	beq.n	8005316 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8005312:	f7ff fe27 	bl	8004f64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005316:	2300      	movs	r3, #0
 8005318:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800531a:	2300      	movs	r3, #0
 800531c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800531e:	463b      	mov	r3, r7
 8005320:	4619      	mov	r1, r3
 8005322:	4806      	ldr	r0, [pc, #24]	; (800533c <MX_TIM6_Init+0x64>)
 8005324:	f003 ff3e 	bl	80091a4 <HAL_TIMEx_MasterConfigSynchronization>
 8005328:	4603      	mov	r3, r0
 800532a:	2b00      	cmp	r3, #0
 800532c:	d001      	beq.n	8005332 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800532e:	f7ff fe19 	bl	8004f64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8005332:	bf00      	nop
 8005334:	3708      	adds	r7, #8
 8005336:	46bd      	mov	sp, r7
 8005338:	bd80      	pop	{r7, pc}
 800533a:	bf00      	nop
 800533c:	20001070 	.word	0x20001070
 8005340:	40001000 	.word	0x40001000

08005344 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	b082      	sub	sp, #8
 8005348:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800534a:	463b      	mov	r3, r7
 800534c:	2200      	movs	r2, #0
 800534e:	601a      	str	r2, [r3, #0]
 8005350:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8005352:	4b15      	ldr	r3, [pc, #84]	; (80053a8 <MX_TIM7_Init+0x64>)
 8005354:	4a15      	ldr	r2, [pc, #84]	; (80053ac <MX_TIM7_Init+0x68>)
 8005356:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 8005358:	4b13      	ldr	r3, [pc, #76]	; (80053a8 <MX_TIM7_Init+0x64>)
 800535a:	2200      	movs	r2, #0
 800535c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800535e:	4b12      	ldr	r3, [pc, #72]	; (80053a8 <MX_TIM7_Init+0x64>)
 8005360:	2200      	movs	r2, #0
 8005362:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8005364:	4b10      	ldr	r3, [pc, #64]	; (80053a8 <MX_TIM7_Init+0x64>)
 8005366:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800536a:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800536c:	4b0e      	ldr	r3, [pc, #56]	; (80053a8 <MX_TIM7_Init+0x64>)
 800536e:	2200      	movs	r2, #0
 8005370:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8005372:	480d      	ldr	r0, [pc, #52]	; (80053a8 <MX_TIM7_Init+0x64>)
 8005374:	f002 ff1e 	bl	80081b4 <HAL_TIM_Base_Init>
 8005378:	4603      	mov	r3, r0
 800537a:	2b00      	cmp	r3, #0
 800537c:	d001      	beq.n	8005382 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 800537e:	f7ff fdf1 	bl	8004f64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005382:	2300      	movs	r3, #0
 8005384:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005386:	2300      	movs	r3, #0
 8005388:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800538a:	463b      	mov	r3, r7
 800538c:	4619      	mov	r1, r3
 800538e:	4806      	ldr	r0, [pc, #24]	; (80053a8 <MX_TIM7_Init+0x64>)
 8005390:	f003 ff08 	bl	80091a4 <HAL_TIMEx_MasterConfigSynchronization>
 8005394:	4603      	mov	r3, r0
 8005396:	2b00      	cmp	r3, #0
 8005398:	d001      	beq.n	800539e <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 800539a:	f7ff fde3 	bl	8004f64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800539e:	bf00      	nop
 80053a0:	3708      	adds	r7, #8
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bd80      	pop	{r7, pc}
 80053a6:	bf00      	nop
 80053a8:	20001148 	.word	0x20001148
 80053ac:	40001400 	.word	0x40001400

080053b0 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b088      	sub	sp, #32
 80053b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80053b6:	1d3b      	adds	r3, r7, #4
 80053b8:	2200      	movs	r2, #0
 80053ba:	601a      	str	r2, [r3, #0]
 80053bc:	605a      	str	r2, [r3, #4]
 80053be:	609a      	str	r2, [r3, #8]
 80053c0:	60da      	str	r2, [r3, #12]
 80053c2:	611a      	str	r2, [r3, #16]
 80053c4:	615a      	str	r2, [r3, #20]
 80053c6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80053c8:	4b1e      	ldr	r3, [pc, #120]	; (8005444 <MX_TIM14_Init+0x94>)
 80053ca:	4a1f      	ldr	r2, [pc, #124]	; (8005448 <MX_TIM14_Init+0x98>)
 80053cc:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 720;
 80053ce:	4b1d      	ldr	r3, [pc, #116]	; (8005444 <MX_TIM14_Init+0x94>)
 80053d0:	f44f 7234 	mov.w	r2, #720	; 0x2d0
 80053d4:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80053d6:	4b1b      	ldr	r3, [pc, #108]	; (8005444 <MX_TIM14_Init+0x94>)
 80053d8:	2200      	movs	r2, #0
 80053da:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 2000;
 80053dc:	4b19      	ldr	r3, [pc, #100]	; (8005444 <MX_TIM14_Init+0x94>)
 80053de:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80053e2:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80053e4:	4b17      	ldr	r3, [pc, #92]	; (8005444 <MX_TIM14_Init+0x94>)
 80053e6:	2200      	movs	r2, #0
 80053e8:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80053ea:	4b16      	ldr	r3, [pc, #88]	; (8005444 <MX_TIM14_Init+0x94>)
 80053ec:	2200      	movs	r2, #0
 80053ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80053f0:	4814      	ldr	r0, [pc, #80]	; (8005444 <MX_TIM14_Init+0x94>)
 80053f2:	f002 fedf 	bl	80081b4 <HAL_TIM_Base_Init>
 80053f6:	4603      	mov	r3, r0
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d001      	beq.n	8005400 <MX_TIM14_Init+0x50>
  {
    Error_Handler();
 80053fc:	f7ff fdb2 	bl	8004f64 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 8005400:	4810      	ldr	r0, [pc, #64]	; (8005444 <MX_TIM14_Init+0x94>)
 8005402:	f002 ff26 	bl	8008252 <HAL_TIM_PWM_Init>
 8005406:	4603      	mov	r3, r0
 8005408:	2b00      	cmp	r3, #0
 800540a:	d001      	beq.n	8005410 <MX_TIM14_Init+0x60>
  {
    Error_Handler();
 800540c:	f7ff fdaa 	bl	8004f64 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005410:	2360      	movs	r3, #96	; 0x60
 8005412:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 50;
 8005414:	2332      	movs	r3, #50	; 0x32
 8005416:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005418:	2300      	movs	r3, #0
 800541a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800541c:	2300      	movs	r3, #0
 800541e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005420:	1d3b      	adds	r3, r7, #4
 8005422:	2200      	movs	r2, #0
 8005424:	4619      	mov	r1, r3
 8005426:	4807      	ldr	r0, [pc, #28]	; (8005444 <MX_TIM14_Init+0x94>)
 8005428:	f003 f934 	bl	8008694 <HAL_TIM_PWM_ConfigChannel>
 800542c:	4603      	mov	r3, r0
 800542e:	2b00      	cmp	r3, #0
 8005430:	d001      	beq.n	8005436 <MX_TIM14_Init+0x86>
  {
    Error_Handler();
 8005432:	f7ff fd97 	bl	8004f64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 8005436:	4803      	ldr	r0, [pc, #12]	; (8005444 <MX_TIM14_Init+0x94>)
 8005438:	f000 f86a 	bl	8005510 <HAL_TIM_MspPostInit>

}
 800543c:	bf00      	nop
 800543e:	3720      	adds	r7, #32
 8005440:	46bd      	mov	sp, r7
 8005442:	bd80      	pop	{r7, pc}
 8005444:	20001100 	.word	0x20001100
 8005448:	40002000 	.word	0x40002000

0800544c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800544c:	b480      	push	{r7}
 800544e:	b087      	sub	sp, #28
 8005450:	af00      	add	r7, sp, #0
 8005452:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800545c:	d10e      	bne.n	800547c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800545e:	2300      	movs	r3, #0
 8005460:	617b      	str	r3, [r7, #20]
 8005462:	4b27      	ldr	r3, [pc, #156]	; (8005500 <HAL_TIM_Base_MspInit+0xb4>)
 8005464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005466:	4a26      	ldr	r2, [pc, #152]	; (8005500 <HAL_TIM_Base_MspInit+0xb4>)
 8005468:	f043 0301 	orr.w	r3, r3, #1
 800546c:	6413      	str	r3, [r2, #64]	; 0x40
 800546e:	4b24      	ldr	r3, [pc, #144]	; (8005500 <HAL_TIM_Base_MspInit+0xb4>)
 8005470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005472:	f003 0301 	and.w	r3, r3, #1
 8005476:	617b      	str	r3, [r7, #20]
 8005478:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM14_CLK_ENABLE();
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 800547a:	e03a      	b.n	80054f2 <HAL_TIM_Base_MspInit+0xa6>
  else if(tim_baseHandle->Instance==TIM6)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	4a20      	ldr	r2, [pc, #128]	; (8005504 <HAL_TIM_Base_MspInit+0xb8>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d10e      	bne.n	80054a4 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005486:	2300      	movs	r3, #0
 8005488:	613b      	str	r3, [r7, #16]
 800548a:	4b1d      	ldr	r3, [pc, #116]	; (8005500 <HAL_TIM_Base_MspInit+0xb4>)
 800548c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800548e:	4a1c      	ldr	r2, [pc, #112]	; (8005500 <HAL_TIM_Base_MspInit+0xb4>)
 8005490:	f043 0310 	orr.w	r3, r3, #16
 8005494:	6413      	str	r3, [r2, #64]	; 0x40
 8005496:	4b1a      	ldr	r3, [pc, #104]	; (8005500 <HAL_TIM_Base_MspInit+0xb4>)
 8005498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800549a:	f003 0310 	and.w	r3, r3, #16
 800549e:	613b      	str	r3, [r7, #16]
 80054a0:	693b      	ldr	r3, [r7, #16]
}
 80054a2:	e026      	b.n	80054f2 <HAL_TIM_Base_MspInit+0xa6>
  else if(tim_baseHandle->Instance==TIM7)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	4a17      	ldr	r2, [pc, #92]	; (8005508 <HAL_TIM_Base_MspInit+0xbc>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d10e      	bne.n	80054cc <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80054ae:	2300      	movs	r3, #0
 80054b0:	60fb      	str	r3, [r7, #12]
 80054b2:	4b13      	ldr	r3, [pc, #76]	; (8005500 <HAL_TIM_Base_MspInit+0xb4>)
 80054b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054b6:	4a12      	ldr	r2, [pc, #72]	; (8005500 <HAL_TIM_Base_MspInit+0xb4>)
 80054b8:	f043 0320 	orr.w	r3, r3, #32
 80054bc:	6413      	str	r3, [r2, #64]	; 0x40
 80054be:	4b10      	ldr	r3, [pc, #64]	; (8005500 <HAL_TIM_Base_MspInit+0xb4>)
 80054c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054c2:	f003 0320 	and.w	r3, r3, #32
 80054c6:	60fb      	str	r3, [r7, #12]
 80054c8:	68fb      	ldr	r3, [r7, #12]
}
 80054ca:	e012      	b.n	80054f2 <HAL_TIM_Base_MspInit+0xa6>
  else if(tim_baseHandle->Instance==TIM14)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	4a0e      	ldr	r2, [pc, #56]	; (800550c <HAL_TIM_Base_MspInit+0xc0>)
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d10d      	bne.n	80054f2 <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM14_CLK_ENABLE();
 80054d6:	2300      	movs	r3, #0
 80054d8:	60bb      	str	r3, [r7, #8]
 80054da:	4b09      	ldr	r3, [pc, #36]	; (8005500 <HAL_TIM_Base_MspInit+0xb4>)
 80054dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054de:	4a08      	ldr	r2, [pc, #32]	; (8005500 <HAL_TIM_Base_MspInit+0xb4>)
 80054e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80054e4:	6413      	str	r3, [r2, #64]	; 0x40
 80054e6:	4b06      	ldr	r3, [pc, #24]	; (8005500 <HAL_TIM_Base_MspInit+0xb4>)
 80054e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054ee:	60bb      	str	r3, [r7, #8]
 80054f0:	68bb      	ldr	r3, [r7, #8]
}
 80054f2:	bf00      	nop
 80054f4:	371c      	adds	r7, #28
 80054f6:	46bd      	mov	sp, r7
 80054f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fc:	4770      	bx	lr
 80054fe:	bf00      	nop
 8005500:	40023800 	.word	0x40023800
 8005504:	40001000 	.word	0x40001000
 8005508:	40001400 	.word	0x40001400
 800550c:	40002000 	.word	0x40002000

08005510 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005510:	b580      	push	{r7, lr}
 8005512:	b08a      	sub	sp, #40	; 0x28
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005518:	f107 0314 	add.w	r3, r7, #20
 800551c:	2200      	movs	r2, #0
 800551e:	601a      	str	r2, [r3, #0]
 8005520:	605a      	str	r2, [r3, #4]
 8005522:	609a      	str	r2, [r3, #8]
 8005524:	60da      	str	r2, [r3, #12]
 8005526:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005530:	d13e      	bne.n	80055b0 <HAL_TIM_MspPostInit+0xa0>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005532:	2300      	movs	r3, #0
 8005534:	613b      	str	r3, [r7, #16]
 8005536:	4b32      	ldr	r3, [pc, #200]	; (8005600 <HAL_TIM_MspPostInit+0xf0>)
 8005538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800553a:	4a31      	ldr	r2, [pc, #196]	; (8005600 <HAL_TIM_MspPostInit+0xf0>)
 800553c:	f043 0301 	orr.w	r3, r3, #1
 8005540:	6313      	str	r3, [r2, #48]	; 0x30
 8005542:	4b2f      	ldr	r3, [pc, #188]	; (8005600 <HAL_TIM_MspPostInit+0xf0>)
 8005544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005546:	f003 0301 	and.w	r3, r3, #1
 800554a:	613b      	str	r3, [r7, #16]
 800554c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800554e:	2300      	movs	r3, #0
 8005550:	60fb      	str	r3, [r7, #12]
 8005552:	4b2b      	ldr	r3, [pc, #172]	; (8005600 <HAL_TIM_MspPostInit+0xf0>)
 8005554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005556:	4a2a      	ldr	r2, [pc, #168]	; (8005600 <HAL_TIM_MspPostInit+0xf0>)
 8005558:	f043 0302 	orr.w	r3, r3, #2
 800555c:	6313      	str	r3, [r2, #48]	; 0x30
 800555e:	4b28      	ldr	r3, [pc, #160]	; (8005600 <HAL_TIM_MspPostInit+0xf0>)
 8005560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005562:	f003 0302 	and.w	r3, r3, #2
 8005566:	60fb      	str	r3, [r7, #12]
 8005568:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> TIM2_CH2
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = LED_PWM_2_Pin|LED_PWM_1_Pin;
 800556a:	f248 0302 	movw	r3, #32770	; 0x8002
 800556e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005570:	2302      	movs	r3, #2
 8005572:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005574:	2300      	movs	r3, #0
 8005576:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005578:	2300      	movs	r3, #0
 800557a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800557c:	2301      	movs	r3, #1
 800557e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005580:	f107 0314 	add.w	r3, r7, #20
 8005584:	4619      	mov	r1, r3
 8005586:	481f      	ldr	r0, [pc, #124]	; (8005604 <HAL_TIM_MspPostInit+0xf4>)
 8005588:	f001 fa28 	bl	80069dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LED_PWM_3_Pin|LED_PWM_4_Pin;
 800558c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005590:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005592:	2302      	movs	r3, #2
 8005594:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005596:	2300      	movs	r3, #0
 8005598:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800559a:	2300      	movs	r3, #0
 800559c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800559e:	2301      	movs	r3, #1
 80055a0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80055a2:	f107 0314 	add.w	r3, r7, #20
 80055a6:	4619      	mov	r1, r3
 80055a8:	4817      	ldr	r0, [pc, #92]	; (8005608 <HAL_TIM_MspPostInit+0xf8>)
 80055aa:	f001 fa17 	bl	80069dc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM14_MspPostInit 1 */

  /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 80055ae:	e022      	b.n	80055f6 <HAL_TIM_MspPostInit+0xe6>
  else if(timHandle->Instance==TIM14)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	4a15      	ldr	r2, [pc, #84]	; (800560c <HAL_TIM_MspPostInit+0xfc>)
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d11d      	bne.n	80055f6 <HAL_TIM_MspPostInit+0xe6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80055ba:	2300      	movs	r3, #0
 80055bc:	60bb      	str	r3, [r7, #8]
 80055be:	4b10      	ldr	r3, [pc, #64]	; (8005600 <HAL_TIM_MspPostInit+0xf0>)
 80055c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055c2:	4a0f      	ldr	r2, [pc, #60]	; (8005600 <HAL_TIM_MspPostInit+0xf0>)
 80055c4:	f043 0301 	orr.w	r3, r3, #1
 80055c8:	6313      	str	r3, [r2, #48]	; 0x30
 80055ca:	4b0d      	ldr	r3, [pc, #52]	; (8005600 <HAL_TIM_MspPostInit+0xf0>)
 80055cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055ce:	f003 0301 	and.w	r3, r3, #1
 80055d2:	60bb      	str	r3, [r7, #8]
 80055d4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = SERVO_PWM_Pin;
 80055d6:	2380      	movs	r3, #128	; 0x80
 80055d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80055da:	2302      	movs	r3, #2
 80055dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055de:	2300      	movs	r3, #0
 80055e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80055e2:	2300      	movs	r3, #0
 80055e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 80055e6:	2309      	movs	r3, #9
 80055e8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SERVO_PWM_GPIO_Port, &GPIO_InitStruct);
 80055ea:	f107 0314 	add.w	r3, r7, #20
 80055ee:	4619      	mov	r1, r3
 80055f0:	4804      	ldr	r0, [pc, #16]	; (8005604 <HAL_TIM_MspPostInit+0xf4>)
 80055f2:	f001 f9f3 	bl	80069dc <HAL_GPIO_Init>
}
 80055f6:	bf00      	nop
 80055f8:	3728      	adds	r7, #40	; 0x28
 80055fa:	46bd      	mov	sp, r7
 80055fc:	bd80      	pop	{r7, pc}
 80055fe:	bf00      	nop
 8005600:	40023800 	.word	0x40023800
 8005604:	40020000 	.word	0x40020000
 8005608:	40020400 	.word	0x40020400
 800560c:	40002000 	.word	0x40002000

08005610 <MX_UART4_Init>:
DMA_HandleTypeDef hdma_usart2_rx;
DMA_HandleTypeDef hdma_usart2_tx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8005614:	4b11      	ldr	r3, [pc, #68]	; (800565c <MX_UART4_Init+0x4c>)
 8005616:	4a12      	ldr	r2, [pc, #72]	; (8005660 <MX_UART4_Init+0x50>)
 8005618:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800561a:	4b10      	ldr	r3, [pc, #64]	; (800565c <MX_UART4_Init+0x4c>)
 800561c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005620:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8005622:	4b0e      	ldr	r3, [pc, #56]	; (800565c <MX_UART4_Init+0x4c>)
 8005624:	2200      	movs	r2, #0
 8005626:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8005628:	4b0c      	ldr	r3, [pc, #48]	; (800565c <MX_UART4_Init+0x4c>)
 800562a:	2200      	movs	r2, #0
 800562c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800562e:	4b0b      	ldr	r3, [pc, #44]	; (800565c <MX_UART4_Init+0x4c>)
 8005630:	2200      	movs	r2, #0
 8005632:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8005634:	4b09      	ldr	r3, [pc, #36]	; (800565c <MX_UART4_Init+0x4c>)
 8005636:	220c      	movs	r2, #12
 8005638:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800563a:	4b08      	ldr	r3, [pc, #32]	; (800565c <MX_UART4_Init+0x4c>)
 800563c:	2200      	movs	r2, #0
 800563e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8005640:	4b06      	ldr	r3, [pc, #24]	; (800565c <MX_UART4_Init+0x4c>)
 8005642:	2200      	movs	r2, #0
 8005644:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8005646:	4805      	ldr	r0, [pc, #20]	; (800565c <MX_UART4_Init+0x4c>)
 8005648:	f003 fe28 	bl	800929c <HAL_UART_Init>
 800564c:	4603      	mov	r3, r0
 800564e:	2b00      	cmp	r3, #0
 8005650:	d001      	beq.n	8005656 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8005652:	f7ff fc87 	bl	8004f64 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8005656:	bf00      	nop
 8005658:	bd80      	pop	{r7, pc}
 800565a:	bf00      	nop
 800565c:	200012b0 	.word	0x200012b0
 8005660:	40004c00 	.word	0x40004c00

08005664 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005664:	b580      	push	{r7, lr}
 8005666:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005668:	4b11      	ldr	r3, [pc, #68]	; (80056b0 <MX_USART2_UART_Init+0x4c>)
 800566a:	4a12      	ldr	r2, [pc, #72]	; (80056b4 <MX_USART2_UART_Init+0x50>)
 800566c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800566e:	4b10      	ldr	r3, [pc, #64]	; (80056b0 <MX_USART2_UART_Init+0x4c>)
 8005670:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8005674:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005676:	4b0e      	ldr	r3, [pc, #56]	; (80056b0 <MX_USART2_UART_Init+0x4c>)
 8005678:	2200      	movs	r2, #0
 800567a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800567c:	4b0c      	ldr	r3, [pc, #48]	; (80056b0 <MX_USART2_UART_Init+0x4c>)
 800567e:	2200      	movs	r2, #0
 8005680:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005682:	4b0b      	ldr	r3, [pc, #44]	; (80056b0 <MX_USART2_UART_Init+0x4c>)
 8005684:	2200      	movs	r2, #0
 8005686:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005688:	4b09      	ldr	r3, [pc, #36]	; (80056b0 <MX_USART2_UART_Init+0x4c>)
 800568a:	220c      	movs	r2, #12
 800568c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800568e:	4b08      	ldr	r3, [pc, #32]	; (80056b0 <MX_USART2_UART_Init+0x4c>)
 8005690:	2200      	movs	r2, #0
 8005692:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005694:	4b06      	ldr	r3, [pc, #24]	; (80056b0 <MX_USART2_UART_Init+0x4c>)
 8005696:	2200      	movs	r2, #0
 8005698:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800569a:	4805      	ldr	r0, [pc, #20]	; (80056b0 <MX_USART2_UART_Init+0x4c>)
 800569c:	f003 fdfe 	bl	800929c <HAL_UART_Init>
 80056a0:	4603      	mov	r3, r0
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d001      	beq.n	80056aa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80056a6:	f7ff fc5d 	bl	8004f64 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80056aa:	bf00      	nop
 80056ac:	bd80      	pop	{r7, pc}
 80056ae:	bf00      	nop
 80056b0:	200012f4 	.word	0x200012f4
 80056b4:	40004400 	.word	0x40004400

080056b8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b08c      	sub	sp, #48	; 0x30
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80056c0:	f107 031c 	add.w	r3, r7, #28
 80056c4:	2200      	movs	r2, #0
 80056c6:	601a      	str	r2, [r3, #0]
 80056c8:	605a      	str	r2, [r3, #4]
 80056ca:	609a      	str	r2, [r3, #8]
 80056cc:	60da      	str	r2, [r3, #12]
 80056ce:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	4a99      	ldr	r2, [pc, #612]	; (800593c <HAL_UART_MspInit+0x284>)
 80056d6:	4293      	cmp	r3, r2
 80056d8:	f040 8094 	bne.w	8005804 <HAL_UART_MspInit+0x14c>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80056dc:	2300      	movs	r3, #0
 80056de:	61bb      	str	r3, [r7, #24]
 80056e0:	4b97      	ldr	r3, [pc, #604]	; (8005940 <HAL_UART_MspInit+0x288>)
 80056e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056e4:	4a96      	ldr	r2, [pc, #600]	; (8005940 <HAL_UART_MspInit+0x288>)
 80056e6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80056ea:	6413      	str	r3, [r2, #64]	; 0x40
 80056ec:	4b94      	ldr	r3, [pc, #592]	; (8005940 <HAL_UART_MspInit+0x288>)
 80056ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056f0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80056f4:	61bb      	str	r3, [r7, #24]
 80056f6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80056f8:	2300      	movs	r3, #0
 80056fa:	617b      	str	r3, [r7, #20]
 80056fc:	4b90      	ldr	r3, [pc, #576]	; (8005940 <HAL_UART_MspInit+0x288>)
 80056fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005700:	4a8f      	ldr	r2, [pc, #572]	; (8005940 <HAL_UART_MspInit+0x288>)
 8005702:	f043 0304 	orr.w	r3, r3, #4
 8005706:	6313      	str	r3, [r2, #48]	; 0x30
 8005708:	4b8d      	ldr	r3, [pc, #564]	; (8005940 <HAL_UART_MspInit+0x288>)
 800570a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800570c:	f003 0304 	and.w	r3, r3, #4
 8005710:	617b      	str	r3, [r7, #20]
 8005712:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = JETSON_TX_Pin|JETSON_RX_Pin;
 8005714:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005718:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800571a:	2302      	movs	r3, #2
 800571c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800571e:	2300      	movs	r3, #0
 8005720:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005722:	2303      	movs	r3, #3
 8005724:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8005726:	2308      	movs	r3, #8
 8005728:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800572a:	f107 031c 	add.w	r3, r7, #28
 800572e:	4619      	mov	r1, r3
 8005730:	4884      	ldr	r0, [pc, #528]	; (8005944 <HAL_UART_MspInit+0x28c>)
 8005732:	f001 f953 	bl	80069dc <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 8005736:	4b84      	ldr	r3, [pc, #528]	; (8005948 <HAL_UART_MspInit+0x290>)
 8005738:	4a84      	ldr	r2, [pc, #528]	; (800594c <HAL_UART_MspInit+0x294>)
 800573a:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 800573c:	4b82      	ldr	r3, [pc, #520]	; (8005948 <HAL_UART_MspInit+0x290>)
 800573e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005742:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005744:	4b80      	ldr	r3, [pc, #512]	; (8005948 <HAL_UART_MspInit+0x290>)
 8005746:	2200      	movs	r2, #0
 8005748:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800574a:	4b7f      	ldr	r3, [pc, #508]	; (8005948 <HAL_UART_MspInit+0x290>)
 800574c:	2200      	movs	r2, #0
 800574e:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005750:	4b7d      	ldr	r3, [pc, #500]	; (8005948 <HAL_UART_MspInit+0x290>)
 8005752:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005756:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005758:	4b7b      	ldr	r3, [pc, #492]	; (8005948 <HAL_UART_MspInit+0x290>)
 800575a:	2200      	movs	r2, #0
 800575c:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800575e:	4b7a      	ldr	r3, [pc, #488]	; (8005948 <HAL_UART_MspInit+0x290>)
 8005760:	2200      	movs	r2, #0
 8005762:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 8005764:	4b78      	ldr	r3, [pc, #480]	; (8005948 <HAL_UART_MspInit+0x290>)
 8005766:	2200      	movs	r2, #0
 8005768:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800576a:	4b77      	ldr	r3, [pc, #476]	; (8005948 <HAL_UART_MspInit+0x290>)
 800576c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005770:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005772:	4b75      	ldr	r3, [pc, #468]	; (8005948 <HAL_UART_MspInit+0x290>)
 8005774:	2200      	movs	r2, #0
 8005776:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8005778:	4873      	ldr	r0, [pc, #460]	; (8005948 <HAL_UART_MspInit+0x290>)
 800577a:	f000 fd2d 	bl	80061d8 <HAL_DMA_Init>
 800577e:	4603      	mov	r3, r0
 8005780:	2b00      	cmp	r3, #0
 8005782:	d001      	beq.n	8005788 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8005784:	f7ff fbee 	bl	8004f64 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart4_rx);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	4a6f      	ldr	r2, [pc, #444]	; (8005948 <HAL_UART_MspInit+0x290>)
 800578c:	639a      	str	r2, [r3, #56]	; 0x38
 800578e:	4a6e      	ldr	r2, [pc, #440]	; (8005948 <HAL_UART_MspInit+0x290>)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream4;
 8005794:	4b6e      	ldr	r3, [pc, #440]	; (8005950 <HAL_UART_MspInit+0x298>)
 8005796:	4a6f      	ldr	r2, [pc, #444]	; (8005954 <HAL_UART_MspInit+0x29c>)
 8005798:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Channel = DMA_CHANNEL_4;
 800579a:	4b6d      	ldr	r3, [pc, #436]	; (8005950 <HAL_UART_MspInit+0x298>)
 800579c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80057a0:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80057a2:	4b6b      	ldr	r3, [pc, #428]	; (8005950 <HAL_UART_MspInit+0x298>)
 80057a4:	2240      	movs	r2, #64	; 0x40
 80057a6:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80057a8:	4b69      	ldr	r3, [pc, #420]	; (8005950 <HAL_UART_MspInit+0x298>)
 80057aa:	2200      	movs	r2, #0
 80057ac:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 80057ae:	4b68      	ldr	r3, [pc, #416]	; (8005950 <HAL_UART_MspInit+0x298>)
 80057b0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80057b4:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80057b6:	4b66      	ldr	r3, [pc, #408]	; (8005950 <HAL_UART_MspInit+0x298>)
 80057b8:	2200      	movs	r2, #0
 80057ba:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80057bc:	4b64      	ldr	r3, [pc, #400]	; (8005950 <HAL_UART_MspInit+0x298>)
 80057be:	2200      	movs	r2, #0
 80057c0:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 80057c2:	4b63      	ldr	r3, [pc, #396]	; (8005950 <HAL_UART_MspInit+0x298>)
 80057c4:	2200      	movs	r2, #0
 80057c6:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80057c8:	4b61      	ldr	r3, [pc, #388]	; (8005950 <HAL_UART_MspInit+0x298>)
 80057ca:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80057ce:	621a      	str	r2, [r3, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80057d0:	4b5f      	ldr	r3, [pc, #380]	; (8005950 <HAL_UART_MspInit+0x298>)
 80057d2:	2200      	movs	r2, #0
 80057d4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 80057d6:	485e      	ldr	r0, [pc, #376]	; (8005950 <HAL_UART_MspInit+0x298>)
 80057d8:	f000 fcfe 	bl	80061d8 <HAL_DMA_Init>
 80057dc:	4603      	mov	r3, r0
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d001      	beq.n	80057e6 <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 80057e2:	f7ff fbbf 	bl	8004f64 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart4_tx);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	4a59      	ldr	r2, [pc, #356]	; (8005950 <HAL_UART_MspInit+0x298>)
 80057ea:	635a      	str	r2, [r3, #52]	; 0x34
 80057ec:	4a58      	ldr	r2, [pc, #352]	; (8005950 <HAL_UART_MspInit+0x298>)
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 80057f2:	2200      	movs	r2, #0
 80057f4:	2100      	movs	r1, #0
 80057f6:	2034      	movs	r0, #52	; 0x34
 80057f8:	f000 fcb7 	bl	800616a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80057fc:	2034      	movs	r0, #52	; 0x34
 80057fe:	f000 fcd0 	bl	80061a2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8005802:	e097      	b.n	8005934 <HAL_UART_MspInit+0x27c>
  else if(uartHandle->Instance==USART2)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	4a53      	ldr	r2, [pc, #332]	; (8005958 <HAL_UART_MspInit+0x2a0>)
 800580a:	4293      	cmp	r3, r2
 800580c:	f040 8092 	bne.w	8005934 <HAL_UART_MspInit+0x27c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005810:	2300      	movs	r3, #0
 8005812:	613b      	str	r3, [r7, #16]
 8005814:	4b4a      	ldr	r3, [pc, #296]	; (8005940 <HAL_UART_MspInit+0x288>)
 8005816:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005818:	4a49      	ldr	r2, [pc, #292]	; (8005940 <HAL_UART_MspInit+0x288>)
 800581a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800581e:	6413      	str	r3, [r2, #64]	; 0x40
 8005820:	4b47      	ldr	r3, [pc, #284]	; (8005940 <HAL_UART_MspInit+0x288>)
 8005822:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005824:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005828:	613b      	str	r3, [r7, #16]
 800582a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800582c:	2300      	movs	r3, #0
 800582e:	60fb      	str	r3, [r7, #12]
 8005830:	4b43      	ldr	r3, [pc, #268]	; (8005940 <HAL_UART_MspInit+0x288>)
 8005832:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005834:	4a42      	ldr	r2, [pc, #264]	; (8005940 <HAL_UART_MspInit+0x288>)
 8005836:	f043 0308 	orr.w	r3, r3, #8
 800583a:	6313      	str	r3, [r2, #48]	; 0x30
 800583c:	4b40      	ldr	r3, [pc, #256]	; (8005940 <HAL_UART_MspInit+0x288>)
 800583e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005840:	f003 0308 	and.w	r3, r3, #8
 8005844:	60fb      	str	r3, [r7, #12]
 8005846:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GYROSCOOTER_TX_Pin|GYROSCOOTER_RX_Pin;
 8005848:	2360      	movs	r3, #96	; 0x60
 800584a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800584c:	2302      	movs	r3, #2
 800584e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005850:	2300      	movs	r3, #0
 8005852:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005854:	2303      	movs	r3, #3
 8005856:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005858:	2307      	movs	r3, #7
 800585a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800585c:	f107 031c 	add.w	r3, r7, #28
 8005860:	4619      	mov	r1, r3
 8005862:	483e      	ldr	r0, [pc, #248]	; (800595c <HAL_UART_MspInit+0x2a4>)
 8005864:	f001 f8ba 	bl	80069dc <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8005868:	4b3d      	ldr	r3, [pc, #244]	; (8005960 <HAL_UART_MspInit+0x2a8>)
 800586a:	4a3e      	ldr	r2, [pc, #248]	; (8005964 <HAL_UART_MspInit+0x2ac>)
 800586c:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 800586e:	4b3c      	ldr	r3, [pc, #240]	; (8005960 <HAL_UART_MspInit+0x2a8>)
 8005870:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005874:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005876:	4b3a      	ldr	r3, [pc, #232]	; (8005960 <HAL_UART_MspInit+0x2a8>)
 8005878:	2200      	movs	r2, #0
 800587a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800587c:	4b38      	ldr	r3, [pc, #224]	; (8005960 <HAL_UART_MspInit+0x2a8>)
 800587e:	2200      	movs	r2, #0
 8005880:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005882:	4b37      	ldr	r3, [pc, #220]	; (8005960 <HAL_UART_MspInit+0x2a8>)
 8005884:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005888:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800588a:	4b35      	ldr	r3, [pc, #212]	; (8005960 <HAL_UART_MspInit+0x2a8>)
 800588c:	2200      	movs	r2, #0
 800588e:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005890:	4b33      	ldr	r3, [pc, #204]	; (8005960 <HAL_UART_MspInit+0x2a8>)
 8005892:	2200      	movs	r2, #0
 8005894:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8005896:	4b32      	ldr	r3, [pc, #200]	; (8005960 <HAL_UART_MspInit+0x2a8>)
 8005898:	2200      	movs	r2, #0
 800589a:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800589c:	4b30      	ldr	r3, [pc, #192]	; (8005960 <HAL_UART_MspInit+0x2a8>)
 800589e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80058a2:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80058a4:	4b2e      	ldr	r3, [pc, #184]	; (8005960 <HAL_UART_MspInit+0x2a8>)
 80058a6:	2200      	movs	r2, #0
 80058a8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80058aa:	482d      	ldr	r0, [pc, #180]	; (8005960 <HAL_UART_MspInit+0x2a8>)
 80058ac:	f000 fc94 	bl	80061d8 <HAL_DMA_Init>
 80058b0:	4603      	mov	r3, r0
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d001      	beq.n	80058ba <HAL_UART_MspInit+0x202>
      Error_Handler();
 80058b6:	f7ff fb55 	bl	8004f64 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	4a28      	ldr	r2, [pc, #160]	; (8005960 <HAL_UART_MspInit+0x2a8>)
 80058be:	639a      	str	r2, [r3, #56]	; 0x38
 80058c0:	4a27      	ldr	r2, [pc, #156]	; (8005960 <HAL_UART_MspInit+0x2a8>)
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80058c6:	4b28      	ldr	r3, [pc, #160]	; (8005968 <HAL_UART_MspInit+0x2b0>)
 80058c8:	4a28      	ldr	r2, [pc, #160]	; (800596c <HAL_UART_MspInit+0x2b4>)
 80058ca:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80058cc:	4b26      	ldr	r3, [pc, #152]	; (8005968 <HAL_UART_MspInit+0x2b0>)
 80058ce:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80058d2:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80058d4:	4b24      	ldr	r3, [pc, #144]	; (8005968 <HAL_UART_MspInit+0x2b0>)
 80058d6:	2240      	movs	r2, #64	; 0x40
 80058d8:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80058da:	4b23      	ldr	r3, [pc, #140]	; (8005968 <HAL_UART_MspInit+0x2b0>)
 80058dc:	2200      	movs	r2, #0
 80058de:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80058e0:	4b21      	ldr	r3, [pc, #132]	; (8005968 <HAL_UART_MspInit+0x2b0>)
 80058e2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80058e6:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80058e8:	4b1f      	ldr	r3, [pc, #124]	; (8005968 <HAL_UART_MspInit+0x2b0>)
 80058ea:	2200      	movs	r2, #0
 80058ec:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80058ee:	4b1e      	ldr	r3, [pc, #120]	; (8005968 <HAL_UART_MspInit+0x2b0>)
 80058f0:	2200      	movs	r2, #0
 80058f2:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80058f4:	4b1c      	ldr	r3, [pc, #112]	; (8005968 <HAL_UART_MspInit+0x2b0>)
 80058f6:	2200      	movs	r2, #0
 80058f8:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80058fa:	4b1b      	ldr	r3, [pc, #108]	; (8005968 <HAL_UART_MspInit+0x2b0>)
 80058fc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005900:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005902:	4b19      	ldr	r3, [pc, #100]	; (8005968 <HAL_UART_MspInit+0x2b0>)
 8005904:	2200      	movs	r2, #0
 8005906:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8005908:	4817      	ldr	r0, [pc, #92]	; (8005968 <HAL_UART_MspInit+0x2b0>)
 800590a:	f000 fc65 	bl	80061d8 <HAL_DMA_Init>
 800590e:	4603      	mov	r3, r0
 8005910:	2b00      	cmp	r3, #0
 8005912:	d001      	beq.n	8005918 <HAL_UART_MspInit+0x260>
      Error_Handler();
 8005914:	f7ff fb26 	bl	8004f64 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	4a13      	ldr	r2, [pc, #76]	; (8005968 <HAL_UART_MspInit+0x2b0>)
 800591c:	635a      	str	r2, [r3, #52]	; 0x34
 800591e:	4a12      	ldr	r2, [pc, #72]	; (8005968 <HAL_UART_MspInit+0x2b0>)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8005924:	2200      	movs	r2, #0
 8005926:	2100      	movs	r1, #0
 8005928:	2026      	movs	r0, #38	; 0x26
 800592a:	f000 fc1e 	bl	800616a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800592e:	2026      	movs	r0, #38	; 0x26
 8005930:	f000 fc37 	bl	80061a2 <HAL_NVIC_EnableIRQ>
}
 8005934:	bf00      	nop
 8005936:	3730      	adds	r7, #48	; 0x30
 8005938:	46bd      	mov	sp, r7
 800593a:	bd80      	pop	{r7, pc}
 800593c:	40004c00 	.word	0x40004c00
 8005940:	40023800 	.word	0x40023800
 8005944:	40020800 	.word	0x40020800
 8005948:	20001190 	.word	0x20001190
 800594c:	40026040 	.word	0x40026040
 8005950:	20001338 	.word	0x20001338
 8005954:	40026070 	.word	0x40026070
 8005958:	40004400 	.word	0x40004400
 800595c:	40020c00 	.word	0x40020c00
 8005960:	200011f0 	.word	0x200011f0
 8005964:	40026088 	.word	0x40026088
 8005968:	20001250 	.word	0x20001250
 800596c:	400260a0 	.word	0x400260a0

08005970 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8005970:	f8df d034 	ldr.w	sp, [pc, #52]	; 80059a8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005974:	480d      	ldr	r0, [pc, #52]	; (80059ac <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8005976:	490e      	ldr	r1, [pc, #56]	; (80059b0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8005978:	4a0e      	ldr	r2, [pc, #56]	; (80059b4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800597a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800597c:	e002      	b.n	8005984 <LoopCopyDataInit>

0800597e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800597e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005980:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005982:	3304      	adds	r3, #4

08005984 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005984:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005986:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005988:	d3f9      	bcc.n	800597e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800598a:	4a0b      	ldr	r2, [pc, #44]	; (80059b8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800598c:	4c0b      	ldr	r4, [pc, #44]	; (80059bc <LoopFillZerobss+0x26>)
  movs r3, #0
 800598e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005990:	e001      	b.n	8005996 <LoopFillZerobss>

08005992 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005992:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005994:	3204      	adds	r2, #4

08005996 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005996:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005998:	d3fb      	bcc.n	8005992 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800599a:	f7ff fbf5 	bl	8005188 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800599e:	f005 fe23 	bl	800b5e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80059a2:	f7ff f8c5 	bl	8004b30 <main>
  bx  lr    
 80059a6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80059a8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80059ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80059b0:	200000a4 	.word	0x200000a4
  ldr r2, =_sidata
 80059b4:	0800bb18 	.word	0x0800bb18
  ldr r2, =_sbss
 80059b8:	200000a4 	.word	0x200000a4
  ldr r4, =_ebss
 80059bc:	2000139c 	.word	0x2000139c

080059c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80059c0:	e7fe      	b.n	80059c0 <ADC_IRQHandler>
	...

080059c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80059c8:	4b0e      	ldr	r3, [pc, #56]	; (8005a04 <HAL_Init+0x40>)
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	4a0d      	ldr	r2, [pc, #52]	; (8005a04 <HAL_Init+0x40>)
 80059ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80059d2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80059d4:	4b0b      	ldr	r3, [pc, #44]	; (8005a04 <HAL_Init+0x40>)
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	4a0a      	ldr	r2, [pc, #40]	; (8005a04 <HAL_Init+0x40>)
 80059da:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80059de:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80059e0:	4b08      	ldr	r3, [pc, #32]	; (8005a04 <HAL_Init+0x40>)
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	4a07      	ldr	r2, [pc, #28]	; (8005a04 <HAL_Init+0x40>)
 80059e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80059ea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80059ec:	2003      	movs	r0, #3
 80059ee:	f000 fbb1 	bl	8006154 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80059f2:	200f      	movs	r0, #15
 80059f4:	f000 f808 	bl	8005a08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80059f8:	f7ff fb38 	bl	800506c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80059fc:	2300      	movs	r3, #0
}
 80059fe:	4618      	mov	r0, r3
 8005a00:	bd80      	pop	{r7, pc}
 8005a02:	bf00      	nop
 8005a04:	40023c00 	.word	0x40023c00

08005a08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b082      	sub	sp, #8
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005a10:	4b12      	ldr	r3, [pc, #72]	; (8005a5c <HAL_InitTick+0x54>)
 8005a12:	681a      	ldr	r2, [r3, #0]
 8005a14:	4b12      	ldr	r3, [pc, #72]	; (8005a60 <HAL_InitTick+0x58>)
 8005a16:	781b      	ldrb	r3, [r3, #0]
 8005a18:	4619      	mov	r1, r3
 8005a1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005a1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8005a22:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a26:	4618      	mov	r0, r3
 8005a28:	f000 fbc9 	bl	80061be <HAL_SYSTICK_Config>
 8005a2c:	4603      	mov	r3, r0
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d001      	beq.n	8005a36 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005a32:	2301      	movs	r3, #1
 8005a34:	e00e      	b.n	8005a54 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2b0f      	cmp	r3, #15
 8005a3a:	d80a      	bhi.n	8005a52 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	6879      	ldr	r1, [r7, #4]
 8005a40:	f04f 30ff 	mov.w	r0, #4294967295
 8005a44:	f000 fb91 	bl	800616a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005a48:	4a06      	ldr	r2, [pc, #24]	; (8005a64 <HAL_InitTick+0x5c>)
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005a4e:	2300      	movs	r3, #0
 8005a50:	e000      	b.n	8005a54 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005a52:	2301      	movs	r3, #1
}
 8005a54:	4618      	mov	r0, r3
 8005a56:	3708      	adds	r7, #8
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	bd80      	pop	{r7, pc}
 8005a5c:	20000034 	.word	0x20000034
 8005a60:	2000003c 	.word	0x2000003c
 8005a64:	20000038 	.word	0x20000038

08005a68 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005a68:	b480      	push	{r7}
 8005a6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005a6c:	4b06      	ldr	r3, [pc, #24]	; (8005a88 <HAL_IncTick+0x20>)
 8005a6e:	781b      	ldrb	r3, [r3, #0]
 8005a70:	461a      	mov	r2, r3
 8005a72:	4b06      	ldr	r3, [pc, #24]	; (8005a8c <HAL_IncTick+0x24>)
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	4413      	add	r3, r2
 8005a78:	4a04      	ldr	r2, [pc, #16]	; (8005a8c <HAL_IncTick+0x24>)
 8005a7a:	6013      	str	r3, [r2, #0]
}
 8005a7c:	bf00      	nop
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a84:	4770      	bx	lr
 8005a86:	bf00      	nop
 8005a88:	2000003c 	.word	0x2000003c
 8005a8c:	20001398 	.word	0x20001398

08005a90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005a90:	b480      	push	{r7}
 8005a92:	af00      	add	r7, sp, #0
  return uwTick;
 8005a94:	4b03      	ldr	r3, [pc, #12]	; (8005aa4 <HAL_GetTick+0x14>)
 8005a96:	681b      	ldr	r3, [r3, #0]
}
 8005a98:	4618      	mov	r0, r3
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa0:	4770      	bx	lr
 8005aa2:	bf00      	nop
 8005aa4:	20001398 	.word	0x20001398

08005aa8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b084      	sub	sp, #16
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005ab0:	f7ff ffee 	bl	8005a90 <HAL_GetTick>
 8005ab4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ac0:	d005      	beq.n	8005ace <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005ac2:	4b0a      	ldr	r3, [pc, #40]	; (8005aec <HAL_Delay+0x44>)
 8005ac4:	781b      	ldrb	r3, [r3, #0]
 8005ac6:	461a      	mov	r2, r3
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	4413      	add	r3, r2
 8005acc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005ace:	bf00      	nop
 8005ad0:	f7ff ffde 	bl	8005a90 <HAL_GetTick>
 8005ad4:	4602      	mov	r2, r0
 8005ad6:	68bb      	ldr	r3, [r7, #8]
 8005ad8:	1ad3      	subs	r3, r2, r3
 8005ada:	68fa      	ldr	r2, [r7, #12]
 8005adc:	429a      	cmp	r2, r3
 8005ade:	d8f7      	bhi.n	8005ad0 <HAL_Delay+0x28>
  {
  }
}
 8005ae0:	bf00      	nop
 8005ae2:	bf00      	nop
 8005ae4:	3710      	adds	r7, #16
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	bd80      	pop	{r7, pc}
 8005aea:	bf00      	nop
 8005aec:	2000003c 	.word	0x2000003c

08005af0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b084      	sub	sp, #16
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005af8:	2300      	movs	r3, #0
 8005afa:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d101      	bne.n	8005b06 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8005b02:	2301      	movs	r3, #1
 8005b04:	e033      	b.n	8005b6e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d109      	bne.n	8005b22 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005b0e:	6878      	ldr	r0, [r7, #4]
 8005b10:	f7fd fa4c 	bl	8002fac <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2200      	movs	r2, #0
 8005b18:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b26:	f003 0310 	and.w	r3, r3, #16
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d118      	bne.n	8005b60 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b32:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005b36:	f023 0302 	bic.w	r3, r3, #2
 8005b3a:	f043 0202 	orr.w	r2, r3, #2
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8005b42:	6878      	ldr	r0, [r7, #4]
 8005b44:	f000 f93a 	bl	8005dbc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b52:	f023 0303 	bic.w	r3, r3, #3
 8005b56:	f043 0201 	orr.w	r2, r3, #1
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	641a      	str	r2, [r3, #64]	; 0x40
 8005b5e:	e001      	b.n	8005b64 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005b60:	2301      	movs	r3, #1
 8005b62:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2200      	movs	r2, #0
 8005b68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005b6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b6e:	4618      	mov	r0, r3
 8005b70:	3710      	adds	r7, #16
 8005b72:	46bd      	mov	sp, r7
 8005b74:	bd80      	pop	{r7, pc}
	...

08005b78 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b085      	sub	sp, #20
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
 8005b80:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8005b82:	2300      	movs	r3, #0
 8005b84:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b8c:	2b01      	cmp	r3, #1
 8005b8e:	d101      	bne.n	8005b94 <HAL_ADC_ConfigChannel+0x1c>
 8005b90:	2302      	movs	r3, #2
 8005b92:	e105      	b.n	8005da0 <HAL_ADC_ConfigChannel+0x228>
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2201      	movs	r2, #1
 8005b98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	2b09      	cmp	r3, #9
 8005ba2:	d925      	bls.n	8005bf0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	68d9      	ldr	r1, [r3, #12]
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	b29b      	uxth	r3, r3
 8005bb0:	461a      	mov	r2, r3
 8005bb2:	4613      	mov	r3, r2
 8005bb4:	005b      	lsls	r3, r3, #1
 8005bb6:	4413      	add	r3, r2
 8005bb8:	3b1e      	subs	r3, #30
 8005bba:	2207      	movs	r2, #7
 8005bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8005bc0:	43da      	mvns	r2, r3
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	400a      	ands	r2, r1
 8005bc8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	68d9      	ldr	r1, [r3, #12]
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	689a      	ldr	r2, [r3, #8]
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	b29b      	uxth	r3, r3
 8005bda:	4618      	mov	r0, r3
 8005bdc:	4603      	mov	r3, r0
 8005bde:	005b      	lsls	r3, r3, #1
 8005be0:	4403      	add	r3, r0
 8005be2:	3b1e      	subs	r3, #30
 8005be4:	409a      	lsls	r2, r3
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	430a      	orrs	r2, r1
 8005bec:	60da      	str	r2, [r3, #12]
 8005bee:	e022      	b.n	8005c36 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	6919      	ldr	r1, [r3, #16]
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	b29b      	uxth	r3, r3
 8005bfc:	461a      	mov	r2, r3
 8005bfe:	4613      	mov	r3, r2
 8005c00:	005b      	lsls	r3, r3, #1
 8005c02:	4413      	add	r3, r2
 8005c04:	2207      	movs	r2, #7
 8005c06:	fa02 f303 	lsl.w	r3, r2, r3
 8005c0a:	43da      	mvns	r2, r3
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	400a      	ands	r2, r1
 8005c12:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	6919      	ldr	r1, [r3, #16]
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	689a      	ldr	r2, [r3, #8]
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	b29b      	uxth	r3, r3
 8005c24:	4618      	mov	r0, r3
 8005c26:	4603      	mov	r3, r0
 8005c28:	005b      	lsls	r3, r3, #1
 8005c2a:	4403      	add	r3, r0
 8005c2c:	409a      	lsls	r2, r3
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	430a      	orrs	r2, r1
 8005c34:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005c36:	683b      	ldr	r3, [r7, #0]
 8005c38:	685b      	ldr	r3, [r3, #4]
 8005c3a:	2b06      	cmp	r3, #6
 8005c3c:	d824      	bhi.n	8005c88 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	685a      	ldr	r2, [r3, #4]
 8005c48:	4613      	mov	r3, r2
 8005c4a:	009b      	lsls	r3, r3, #2
 8005c4c:	4413      	add	r3, r2
 8005c4e:	3b05      	subs	r3, #5
 8005c50:	221f      	movs	r2, #31
 8005c52:	fa02 f303 	lsl.w	r3, r2, r3
 8005c56:	43da      	mvns	r2, r3
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	400a      	ands	r2, r1
 8005c5e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	b29b      	uxth	r3, r3
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	683b      	ldr	r3, [r7, #0]
 8005c70:	685a      	ldr	r2, [r3, #4]
 8005c72:	4613      	mov	r3, r2
 8005c74:	009b      	lsls	r3, r3, #2
 8005c76:	4413      	add	r3, r2
 8005c78:	3b05      	subs	r3, #5
 8005c7a:	fa00 f203 	lsl.w	r2, r0, r3
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	430a      	orrs	r2, r1
 8005c84:	635a      	str	r2, [r3, #52]	; 0x34
 8005c86:	e04c      	b.n	8005d22 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	685b      	ldr	r3, [r3, #4]
 8005c8c:	2b0c      	cmp	r3, #12
 8005c8e:	d824      	bhi.n	8005cda <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	685a      	ldr	r2, [r3, #4]
 8005c9a:	4613      	mov	r3, r2
 8005c9c:	009b      	lsls	r3, r3, #2
 8005c9e:	4413      	add	r3, r2
 8005ca0:	3b23      	subs	r3, #35	; 0x23
 8005ca2:	221f      	movs	r2, #31
 8005ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ca8:	43da      	mvns	r2, r3
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	400a      	ands	r2, r1
 8005cb0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	b29b      	uxth	r3, r3
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	683b      	ldr	r3, [r7, #0]
 8005cc2:	685a      	ldr	r2, [r3, #4]
 8005cc4:	4613      	mov	r3, r2
 8005cc6:	009b      	lsls	r3, r3, #2
 8005cc8:	4413      	add	r3, r2
 8005cca:	3b23      	subs	r3, #35	; 0x23
 8005ccc:	fa00 f203 	lsl.w	r2, r0, r3
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	430a      	orrs	r2, r1
 8005cd6:	631a      	str	r2, [r3, #48]	; 0x30
 8005cd8:	e023      	b.n	8005d22 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005ce0:	683b      	ldr	r3, [r7, #0]
 8005ce2:	685a      	ldr	r2, [r3, #4]
 8005ce4:	4613      	mov	r3, r2
 8005ce6:	009b      	lsls	r3, r3, #2
 8005ce8:	4413      	add	r3, r2
 8005cea:	3b41      	subs	r3, #65	; 0x41
 8005cec:	221f      	movs	r2, #31
 8005cee:	fa02 f303 	lsl.w	r3, r2, r3
 8005cf2:	43da      	mvns	r2, r3
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	400a      	ands	r2, r1
 8005cfa:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	b29b      	uxth	r3, r3
 8005d08:	4618      	mov	r0, r3
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	685a      	ldr	r2, [r3, #4]
 8005d0e:	4613      	mov	r3, r2
 8005d10:	009b      	lsls	r3, r3, #2
 8005d12:	4413      	add	r3, r2
 8005d14:	3b41      	subs	r3, #65	; 0x41
 8005d16:	fa00 f203 	lsl.w	r2, r0, r3
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	430a      	orrs	r2, r1
 8005d20:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005d22:	4b22      	ldr	r3, [pc, #136]	; (8005dac <HAL_ADC_ConfigChannel+0x234>)
 8005d24:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	4a21      	ldr	r2, [pc, #132]	; (8005db0 <HAL_ADC_ConfigChannel+0x238>)
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	d109      	bne.n	8005d44 <HAL_ADC_ConfigChannel+0x1cc>
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	2b12      	cmp	r3, #18
 8005d36:	d105      	bne.n	8005d44 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	685b      	ldr	r3, [r3, #4]
 8005d3c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	4a19      	ldr	r2, [pc, #100]	; (8005db0 <HAL_ADC_ConfigChannel+0x238>)
 8005d4a:	4293      	cmp	r3, r2
 8005d4c:	d123      	bne.n	8005d96 <HAL_ADC_ConfigChannel+0x21e>
 8005d4e:	683b      	ldr	r3, [r7, #0]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	2b10      	cmp	r3, #16
 8005d54:	d003      	beq.n	8005d5e <HAL_ADC_ConfigChannel+0x1e6>
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	2b11      	cmp	r3, #17
 8005d5c:	d11b      	bne.n	8005d96 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	685b      	ldr	r3, [r3, #4]
 8005d62:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	2b10      	cmp	r3, #16
 8005d70:	d111      	bne.n	8005d96 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005d72:	4b10      	ldr	r3, [pc, #64]	; (8005db4 <HAL_ADC_ConfigChannel+0x23c>)
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	4a10      	ldr	r2, [pc, #64]	; (8005db8 <HAL_ADC_ConfigChannel+0x240>)
 8005d78:	fba2 2303 	umull	r2, r3, r2, r3
 8005d7c:	0c9a      	lsrs	r2, r3, #18
 8005d7e:	4613      	mov	r3, r2
 8005d80:	009b      	lsls	r3, r3, #2
 8005d82:	4413      	add	r3, r2
 8005d84:	005b      	lsls	r3, r3, #1
 8005d86:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005d88:	e002      	b.n	8005d90 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8005d8a:	68bb      	ldr	r3, [r7, #8]
 8005d8c:	3b01      	subs	r3, #1
 8005d8e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005d90:	68bb      	ldr	r3, [r7, #8]
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d1f9      	bne.n	8005d8a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	2200      	movs	r2, #0
 8005d9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005d9e:	2300      	movs	r3, #0
}
 8005da0:	4618      	mov	r0, r3
 8005da2:	3714      	adds	r7, #20
 8005da4:	46bd      	mov	sp, r7
 8005da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005daa:	4770      	bx	lr
 8005dac:	40012300 	.word	0x40012300
 8005db0:	40012000 	.word	0x40012000
 8005db4:	20000034 	.word	0x20000034
 8005db8:	431bde83 	.word	0x431bde83

08005dbc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	b085      	sub	sp, #20
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005dc4:	4b79      	ldr	r3, [pc, #484]	; (8005fac <ADC_Init+0x1f0>)
 8005dc6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	685b      	ldr	r3, [r3, #4]
 8005dcc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	685a      	ldr	r2, [r3, #4]
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	685b      	ldr	r3, [r3, #4]
 8005ddc:	431a      	orrs	r2, r3
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	685a      	ldr	r2, [r3, #4]
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005df0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	6859      	ldr	r1, [r3, #4]
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	691b      	ldr	r3, [r3, #16]
 8005dfc:	021a      	lsls	r2, r3, #8
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	430a      	orrs	r2, r1
 8005e04:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	685a      	ldr	r2, [r3, #4]
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005e14:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	6859      	ldr	r1, [r3, #4]
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	689a      	ldr	r2, [r3, #8]
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	430a      	orrs	r2, r1
 8005e26:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	689a      	ldr	r2, [r3, #8]
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005e36:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	6899      	ldr	r1, [r3, #8]
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	68da      	ldr	r2, [r3, #12]
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	430a      	orrs	r2, r1
 8005e48:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e4e:	4a58      	ldr	r2, [pc, #352]	; (8005fb0 <ADC_Init+0x1f4>)
 8005e50:	4293      	cmp	r3, r2
 8005e52:	d022      	beq.n	8005e9a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	689a      	ldr	r2, [r3, #8]
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005e62:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	6899      	ldr	r1, [r3, #8]
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	430a      	orrs	r2, r1
 8005e74:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	689a      	ldr	r2, [r3, #8]
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005e84:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	6899      	ldr	r1, [r3, #8]
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	430a      	orrs	r2, r1
 8005e96:	609a      	str	r2, [r3, #8]
 8005e98:	e00f      	b.n	8005eba <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	689a      	ldr	r2, [r3, #8]
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005ea8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	689a      	ldr	r2, [r3, #8]
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005eb8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	689a      	ldr	r2, [r3, #8]
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f022 0202 	bic.w	r2, r2, #2
 8005ec8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	6899      	ldr	r1, [r3, #8]
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	7e1b      	ldrb	r3, [r3, #24]
 8005ed4:	005a      	lsls	r2, r3, #1
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	430a      	orrs	r2, r1
 8005edc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d01b      	beq.n	8005f20 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	685a      	ldr	r2, [r3, #4]
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005ef6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	685a      	ldr	r2, [r3, #4]
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005f06:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	6859      	ldr	r1, [r3, #4]
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f12:	3b01      	subs	r3, #1
 8005f14:	035a      	lsls	r2, r3, #13
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	430a      	orrs	r2, r1
 8005f1c:	605a      	str	r2, [r3, #4]
 8005f1e:	e007      	b.n	8005f30 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	685a      	ldr	r2, [r3, #4]
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005f2e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8005f3e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	69db      	ldr	r3, [r3, #28]
 8005f4a:	3b01      	subs	r3, #1
 8005f4c:	051a      	lsls	r2, r3, #20
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	430a      	orrs	r2, r1
 8005f54:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	689a      	ldr	r2, [r3, #8]
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005f64:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	6899      	ldr	r1, [r3, #8]
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005f72:	025a      	lsls	r2, r3, #9
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	430a      	orrs	r2, r1
 8005f7a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	689a      	ldr	r2, [r3, #8]
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f8a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	6899      	ldr	r1, [r3, #8]
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	695b      	ldr	r3, [r3, #20]
 8005f96:	029a      	lsls	r2, r3, #10
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	430a      	orrs	r2, r1
 8005f9e:	609a      	str	r2, [r3, #8]
}
 8005fa0:	bf00      	nop
 8005fa2:	3714      	adds	r7, #20
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005faa:	4770      	bx	lr
 8005fac:	40012300 	.word	0x40012300
 8005fb0:	0f000001 	.word	0x0f000001

08005fb4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	b085      	sub	sp, #20
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	f003 0307 	and.w	r3, r3, #7
 8005fc2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005fc4:	4b0c      	ldr	r3, [pc, #48]	; (8005ff8 <__NVIC_SetPriorityGrouping+0x44>)
 8005fc6:	68db      	ldr	r3, [r3, #12]
 8005fc8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005fca:	68ba      	ldr	r2, [r7, #8]
 8005fcc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005fd0:	4013      	ands	r3, r2
 8005fd2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005fd8:	68bb      	ldr	r3, [r7, #8]
 8005fda:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005fdc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005fe0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005fe4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005fe6:	4a04      	ldr	r2, [pc, #16]	; (8005ff8 <__NVIC_SetPriorityGrouping+0x44>)
 8005fe8:	68bb      	ldr	r3, [r7, #8]
 8005fea:	60d3      	str	r3, [r2, #12]
}
 8005fec:	bf00      	nop
 8005fee:	3714      	adds	r7, #20
 8005ff0:	46bd      	mov	sp, r7
 8005ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff6:	4770      	bx	lr
 8005ff8:	e000ed00 	.word	0xe000ed00

08005ffc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005ffc:	b480      	push	{r7}
 8005ffe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006000:	4b04      	ldr	r3, [pc, #16]	; (8006014 <__NVIC_GetPriorityGrouping+0x18>)
 8006002:	68db      	ldr	r3, [r3, #12]
 8006004:	0a1b      	lsrs	r3, r3, #8
 8006006:	f003 0307 	and.w	r3, r3, #7
}
 800600a:	4618      	mov	r0, r3
 800600c:	46bd      	mov	sp, r7
 800600e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006012:	4770      	bx	lr
 8006014:	e000ed00 	.word	0xe000ed00

08006018 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006018:	b480      	push	{r7}
 800601a:	b083      	sub	sp, #12
 800601c:	af00      	add	r7, sp, #0
 800601e:	4603      	mov	r3, r0
 8006020:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006022:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006026:	2b00      	cmp	r3, #0
 8006028:	db0b      	blt.n	8006042 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800602a:	79fb      	ldrb	r3, [r7, #7]
 800602c:	f003 021f 	and.w	r2, r3, #31
 8006030:	4907      	ldr	r1, [pc, #28]	; (8006050 <__NVIC_EnableIRQ+0x38>)
 8006032:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006036:	095b      	lsrs	r3, r3, #5
 8006038:	2001      	movs	r0, #1
 800603a:	fa00 f202 	lsl.w	r2, r0, r2
 800603e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006042:	bf00      	nop
 8006044:	370c      	adds	r7, #12
 8006046:	46bd      	mov	sp, r7
 8006048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604c:	4770      	bx	lr
 800604e:	bf00      	nop
 8006050:	e000e100 	.word	0xe000e100

08006054 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006054:	b480      	push	{r7}
 8006056:	b083      	sub	sp, #12
 8006058:	af00      	add	r7, sp, #0
 800605a:	4603      	mov	r3, r0
 800605c:	6039      	str	r1, [r7, #0]
 800605e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006060:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006064:	2b00      	cmp	r3, #0
 8006066:	db0a      	blt.n	800607e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	b2da      	uxtb	r2, r3
 800606c:	490c      	ldr	r1, [pc, #48]	; (80060a0 <__NVIC_SetPriority+0x4c>)
 800606e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006072:	0112      	lsls	r2, r2, #4
 8006074:	b2d2      	uxtb	r2, r2
 8006076:	440b      	add	r3, r1
 8006078:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800607c:	e00a      	b.n	8006094 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	b2da      	uxtb	r2, r3
 8006082:	4908      	ldr	r1, [pc, #32]	; (80060a4 <__NVIC_SetPriority+0x50>)
 8006084:	79fb      	ldrb	r3, [r7, #7]
 8006086:	f003 030f 	and.w	r3, r3, #15
 800608a:	3b04      	subs	r3, #4
 800608c:	0112      	lsls	r2, r2, #4
 800608e:	b2d2      	uxtb	r2, r2
 8006090:	440b      	add	r3, r1
 8006092:	761a      	strb	r2, [r3, #24]
}
 8006094:	bf00      	nop
 8006096:	370c      	adds	r7, #12
 8006098:	46bd      	mov	sp, r7
 800609a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609e:	4770      	bx	lr
 80060a0:	e000e100 	.word	0xe000e100
 80060a4:	e000ed00 	.word	0xe000ed00

080060a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80060a8:	b480      	push	{r7}
 80060aa:	b089      	sub	sp, #36	; 0x24
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	60f8      	str	r0, [r7, #12]
 80060b0:	60b9      	str	r1, [r7, #8]
 80060b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	f003 0307 	and.w	r3, r3, #7
 80060ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80060bc:	69fb      	ldr	r3, [r7, #28]
 80060be:	f1c3 0307 	rsb	r3, r3, #7
 80060c2:	2b04      	cmp	r3, #4
 80060c4:	bf28      	it	cs
 80060c6:	2304      	movcs	r3, #4
 80060c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80060ca:	69fb      	ldr	r3, [r7, #28]
 80060cc:	3304      	adds	r3, #4
 80060ce:	2b06      	cmp	r3, #6
 80060d0:	d902      	bls.n	80060d8 <NVIC_EncodePriority+0x30>
 80060d2:	69fb      	ldr	r3, [r7, #28]
 80060d4:	3b03      	subs	r3, #3
 80060d6:	e000      	b.n	80060da <NVIC_EncodePriority+0x32>
 80060d8:	2300      	movs	r3, #0
 80060da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80060dc:	f04f 32ff 	mov.w	r2, #4294967295
 80060e0:	69bb      	ldr	r3, [r7, #24]
 80060e2:	fa02 f303 	lsl.w	r3, r2, r3
 80060e6:	43da      	mvns	r2, r3
 80060e8:	68bb      	ldr	r3, [r7, #8]
 80060ea:	401a      	ands	r2, r3
 80060ec:	697b      	ldr	r3, [r7, #20]
 80060ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80060f0:	f04f 31ff 	mov.w	r1, #4294967295
 80060f4:	697b      	ldr	r3, [r7, #20]
 80060f6:	fa01 f303 	lsl.w	r3, r1, r3
 80060fa:	43d9      	mvns	r1, r3
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006100:	4313      	orrs	r3, r2
         );
}
 8006102:	4618      	mov	r0, r3
 8006104:	3724      	adds	r7, #36	; 0x24
 8006106:	46bd      	mov	sp, r7
 8006108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800610c:	4770      	bx	lr
	...

08006110 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006110:	b580      	push	{r7, lr}
 8006112:	b082      	sub	sp, #8
 8006114:	af00      	add	r7, sp, #0
 8006116:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	3b01      	subs	r3, #1
 800611c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006120:	d301      	bcc.n	8006126 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006122:	2301      	movs	r3, #1
 8006124:	e00f      	b.n	8006146 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006126:	4a0a      	ldr	r2, [pc, #40]	; (8006150 <SysTick_Config+0x40>)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	3b01      	subs	r3, #1
 800612c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800612e:	210f      	movs	r1, #15
 8006130:	f04f 30ff 	mov.w	r0, #4294967295
 8006134:	f7ff ff8e 	bl	8006054 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006138:	4b05      	ldr	r3, [pc, #20]	; (8006150 <SysTick_Config+0x40>)
 800613a:	2200      	movs	r2, #0
 800613c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800613e:	4b04      	ldr	r3, [pc, #16]	; (8006150 <SysTick_Config+0x40>)
 8006140:	2207      	movs	r2, #7
 8006142:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006144:	2300      	movs	r3, #0
}
 8006146:	4618      	mov	r0, r3
 8006148:	3708      	adds	r7, #8
 800614a:	46bd      	mov	sp, r7
 800614c:	bd80      	pop	{r7, pc}
 800614e:	bf00      	nop
 8006150:	e000e010 	.word	0xe000e010

08006154 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b082      	sub	sp, #8
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800615c:	6878      	ldr	r0, [r7, #4]
 800615e:	f7ff ff29 	bl	8005fb4 <__NVIC_SetPriorityGrouping>
}
 8006162:	bf00      	nop
 8006164:	3708      	adds	r7, #8
 8006166:	46bd      	mov	sp, r7
 8006168:	bd80      	pop	{r7, pc}

0800616a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800616a:	b580      	push	{r7, lr}
 800616c:	b086      	sub	sp, #24
 800616e:	af00      	add	r7, sp, #0
 8006170:	4603      	mov	r3, r0
 8006172:	60b9      	str	r1, [r7, #8]
 8006174:	607a      	str	r2, [r7, #4]
 8006176:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006178:	2300      	movs	r3, #0
 800617a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800617c:	f7ff ff3e 	bl	8005ffc <__NVIC_GetPriorityGrouping>
 8006180:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006182:	687a      	ldr	r2, [r7, #4]
 8006184:	68b9      	ldr	r1, [r7, #8]
 8006186:	6978      	ldr	r0, [r7, #20]
 8006188:	f7ff ff8e 	bl	80060a8 <NVIC_EncodePriority>
 800618c:	4602      	mov	r2, r0
 800618e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006192:	4611      	mov	r1, r2
 8006194:	4618      	mov	r0, r3
 8006196:	f7ff ff5d 	bl	8006054 <__NVIC_SetPriority>
}
 800619a:	bf00      	nop
 800619c:	3718      	adds	r7, #24
 800619e:	46bd      	mov	sp, r7
 80061a0:	bd80      	pop	{r7, pc}

080061a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80061a2:	b580      	push	{r7, lr}
 80061a4:	b082      	sub	sp, #8
 80061a6:	af00      	add	r7, sp, #0
 80061a8:	4603      	mov	r3, r0
 80061aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80061ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80061b0:	4618      	mov	r0, r3
 80061b2:	f7ff ff31 	bl	8006018 <__NVIC_EnableIRQ>
}
 80061b6:	bf00      	nop
 80061b8:	3708      	adds	r7, #8
 80061ba:	46bd      	mov	sp, r7
 80061bc:	bd80      	pop	{r7, pc}

080061be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80061be:	b580      	push	{r7, lr}
 80061c0:	b082      	sub	sp, #8
 80061c2:	af00      	add	r7, sp, #0
 80061c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80061c6:	6878      	ldr	r0, [r7, #4]
 80061c8:	f7ff ffa2 	bl	8006110 <SysTick_Config>
 80061cc:	4603      	mov	r3, r0
}
 80061ce:	4618      	mov	r0, r3
 80061d0:	3708      	adds	r7, #8
 80061d2:	46bd      	mov	sp, r7
 80061d4:	bd80      	pop	{r7, pc}
	...

080061d8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b086      	sub	sp, #24
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80061e0:	2300      	movs	r3, #0
 80061e2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80061e4:	f7ff fc54 	bl	8005a90 <HAL_GetTick>
 80061e8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d101      	bne.n	80061f4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80061f0:	2301      	movs	r3, #1
 80061f2:	e099      	b.n	8006328 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2202      	movs	r2, #2
 80061f8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2200      	movs	r2, #0
 8006200:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	681a      	ldr	r2, [r3, #0]
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f022 0201 	bic.w	r2, r2, #1
 8006212:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006214:	e00f      	b.n	8006236 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006216:	f7ff fc3b 	bl	8005a90 <HAL_GetTick>
 800621a:	4602      	mov	r2, r0
 800621c:	693b      	ldr	r3, [r7, #16]
 800621e:	1ad3      	subs	r3, r2, r3
 8006220:	2b05      	cmp	r3, #5
 8006222:	d908      	bls.n	8006236 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2220      	movs	r2, #32
 8006228:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	2203      	movs	r2, #3
 800622e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8006232:	2303      	movs	r3, #3
 8006234:	e078      	b.n	8006328 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f003 0301 	and.w	r3, r3, #1
 8006240:	2b00      	cmp	r3, #0
 8006242:	d1e8      	bne.n	8006216 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800624c:	697a      	ldr	r2, [r7, #20]
 800624e:	4b38      	ldr	r3, [pc, #224]	; (8006330 <HAL_DMA_Init+0x158>)
 8006250:	4013      	ands	r3, r2
 8006252:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	685a      	ldr	r2, [r3, #4]
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	689b      	ldr	r3, [r3, #8]
 800625c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006262:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	691b      	ldr	r3, [r3, #16]
 8006268:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800626e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	699b      	ldr	r3, [r3, #24]
 8006274:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800627a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6a1b      	ldr	r3, [r3, #32]
 8006280:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006282:	697a      	ldr	r2, [r7, #20]
 8006284:	4313      	orrs	r3, r2
 8006286:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800628c:	2b04      	cmp	r3, #4
 800628e:	d107      	bne.n	80062a0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006298:	4313      	orrs	r3, r2
 800629a:	697a      	ldr	r2, [r7, #20]
 800629c:	4313      	orrs	r3, r2
 800629e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	697a      	ldr	r2, [r7, #20]
 80062a6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	695b      	ldr	r3, [r3, #20]
 80062ae:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80062b0:	697b      	ldr	r3, [r7, #20]
 80062b2:	f023 0307 	bic.w	r3, r3, #7
 80062b6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062bc:	697a      	ldr	r2, [r7, #20]
 80062be:	4313      	orrs	r3, r2
 80062c0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062c6:	2b04      	cmp	r3, #4
 80062c8:	d117      	bne.n	80062fa <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062ce:	697a      	ldr	r2, [r7, #20]
 80062d0:	4313      	orrs	r3, r2
 80062d2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d00e      	beq.n	80062fa <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80062dc:	6878      	ldr	r0, [r7, #4]
 80062de:	f000 fb01 	bl	80068e4 <DMA_CheckFifoParam>
 80062e2:	4603      	mov	r3, r0
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d008      	beq.n	80062fa <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2240      	movs	r2, #64	; 0x40
 80062ec:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2201      	movs	r2, #1
 80062f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80062f6:	2301      	movs	r3, #1
 80062f8:	e016      	b.n	8006328 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	697a      	ldr	r2, [r7, #20]
 8006300:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006302:	6878      	ldr	r0, [r7, #4]
 8006304:	f000 fab8 	bl	8006878 <DMA_CalcBaseAndBitshift>
 8006308:	4603      	mov	r3, r0
 800630a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006310:	223f      	movs	r2, #63	; 0x3f
 8006312:	409a      	lsls	r2, r3
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2200      	movs	r2, #0
 800631c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	2201      	movs	r2, #1
 8006322:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8006326:	2300      	movs	r3, #0
}
 8006328:	4618      	mov	r0, r3
 800632a:	3718      	adds	r7, #24
 800632c:	46bd      	mov	sp, r7
 800632e:	bd80      	pop	{r7, pc}
 8006330:	f010803f 	.word	0xf010803f

08006334 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006334:	b580      	push	{r7, lr}
 8006336:	b086      	sub	sp, #24
 8006338:	af00      	add	r7, sp, #0
 800633a:	60f8      	str	r0, [r7, #12]
 800633c:	60b9      	str	r1, [r7, #8]
 800633e:	607a      	str	r2, [r7, #4]
 8006340:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006342:	2300      	movs	r3, #0
 8006344:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800634a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006352:	2b01      	cmp	r3, #1
 8006354:	d101      	bne.n	800635a <HAL_DMA_Start_IT+0x26>
 8006356:	2302      	movs	r3, #2
 8006358:	e040      	b.n	80063dc <HAL_DMA_Start_IT+0xa8>
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	2201      	movs	r2, #1
 800635e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006368:	b2db      	uxtb	r3, r3
 800636a:	2b01      	cmp	r3, #1
 800636c:	d12f      	bne.n	80063ce <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	2202      	movs	r2, #2
 8006372:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	2200      	movs	r2, #0
 800637a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800637c:	683b      	ldr	r3, [r7, #0]
 800637e:	687a      	ldr	r2, [r7, #4]
 8006380:	68b9      	ldr	r1, [r7, #8]
 8006382:	68f8      	ldr	r0, [r7, #12]
 8006384:	f000 fa4a 	bl	800681c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800638c:	223f      	movs	r2, #63	; 0x3f
 800638e:	409a      	lsls	r2, r3
 8006390:	693b      	ldr	r3, [r7, #16]
 8006392:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	681a      	ldr	r2, [r3, #0]
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f042 0216 	orr.w	r2, r2, #22
 80063a2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d007      	beq.n	80063bc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	681a      	ldr	r2, [r3, #0]
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f042 0208 	orr.w	r2, r2, #8
 80063ba:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	681a      	ldr	r2, [r3, #0]
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f042 0201 	orr.w	r2, r2, #1
 80063ca:	601a      	str	r2, [r3, #0]
 80063cc:	e005      	b.n	80063da <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	2200      	movs	r2, #0
 80063d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80063d6:	2302      	movs	r3, #2
 80063d8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80063da:	7dfb      	ldrb	r3, [r7, #23]
}
 80063dc:	4618      	mov	r0, r3
 80063de:	3718      	adds	r7, #24
 80063e0:	46bd      	mov	sp, r7
 80063e2:	bd80      	pop	{r7, pc}

080063e4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80063e4:	b580      	push	{r7, lr}
 80063e6:	b084      	sub	sp, #16
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063f0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80063f2:	f7ff fb4d 	bl	8005a90 <HAL_GetTick>
 80063f6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80063fe:	b2db      	uxtb	r3, r3
 8006400:	2b02      	cmp	r3, #2
 8006402:	d008      	beq.n	8006416 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2280      	movs	r2, #128	; 0x80
 8006408:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	2200      	movs	r2, #0
 800640e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8006412:	2301      	movs	r3, #1
 8006414:	e052      	b.n	80064bc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	681a      	ldr	r2, [r3, #0]
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	f022 0216 	bic.w	r2, r2, #22
 8006424:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	695a      	ldr	r2, [r3, #20]
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006434:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800643a:	2b00      	cmp	r3, #0
 800643c:	d103      	bne.n	8006446 <HAL_DMA_Abort+0x62>
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006442:	2b00      	cmp	r3, #0
 8006444:	d007      	beq.n	8006456 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	681a      	ldr	r2, [r3, #0]
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f022 0208 	bic.w	r2, r2, #8
 8006454:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	681a      	ldr	r2, [r3, #0]
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f022 0201 	bic.w	r2, r2, #1
 8006464:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006466:	e013      	b.n	8006490 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006468:	f7ff fb12 	bl	8005a90 <HAL_GetTick>
 800646c:	4602      	mov	r2, r0
 800646e:	68bb      	ldr	r3, [r7, #8]
 8006470:	1ad3      	subs	r3, r2, r3
 8006472:	2b05      	cmp	r3, #5
 8006474:	d90c      	bls.n	8006490 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	2220      	movs	r2, #32
 800647a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2203      	movs	r2, #3
 8006480:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	2200      	movs	r2, #0
 8006488:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800648c:	2303      	movs	r3, #3
 800648e:	e015      	b.n	80064bc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f003 0301 	and.w	r3, r3, #1
 800649a:	2b00      	cmp	r3, #0
 800649c:	d1e4      	bne.n	8006468 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064a2:	223f      	movs	r2, #63	; 0x3f
 80064a4:	409a      	lsls	r2, r3
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	2201      	movs	r2, #1
 80064ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	2200      	movs	r2, #0
 80064b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80064ba:	2300      	movs	r3, #0
}
 80064bc:	4618      	mov	r0, r3
 80064be:	3710      	adds	r7, #16
 80064c0:	46bd      	mov	sp, r7
 80064c2:	bd80      	pop	{r7, pc}

080064c4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80064c4:	b480      	push	{r7}
 80064c6:	b083      	sub	sp, #12
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80064d2:	b2db      	uxtb	r3, r3
 80064d4:	2b02      	cmp	r3, #2
 80064d6:	d004      	beq.n	80064e2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2280      	movs	r2, #128	; 0x80
 80064dc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80064de:	2301      	movs	r3, #1
 80064e0:	e00c      	b.n	80064fc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	2205      	movs	r2, #5
 80064e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	681a      	ldr	r2, [r3, #0]
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f022 0201 	bic.w	r2, r2, #1
 80064f8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80064fa:	2300      	movs	r3, #0
}
 80064fc:	4618      	mov	r0, r3
 80064fe:	370c      	adds	r7, #12
 8006500:	46bd      	mov	sp, r7
 8006502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006506:	4770      	bx	lr

08006508 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006508:	b580      	push	{r7, lr}
 800650a:	b086      	sub	sp, #24
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8006510:	2300      	movs	r3, #0
 8006512:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006514:	4b92      	ldr	r3, [pc, #584]	; (8006760 <HAL_DMA_IRQHandler+0x258>)
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	4a92      	ldr	r2, [pc, #584]	; (8006764 <HAL_DMA_IRQHandler+0x25c>)
 800651a:	fba2 2303 	umull	r2, r3, r2, r3
 800651e:	0a9b      	lsrs	r3, r3, #10
 8006520:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006526:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006528:	693b      	ldr	r3, [r7, #16]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006532:	2208      	movs	r2, #8
 8006534:	409a      	lsls	r2, r3
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	4013      	ands	r3, r2
 800653a:	2b00      	cmp	r3, #0
 800653c:	d01a      	beq.n	8006574 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f003 0304 	and.w	r3, r3, #4
 8006548:	2b00      	cmp	r3, #0
 800654a:	d013      	beq.n	8006574 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	681a      	ldr	r2, [r3, #0]
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f022 0204 	bic.w	r2, r2, #4
 800655a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006560:	2208      	movs	r2, #8
 8006562:	409a      	lsls	r2, r3
 8006564:	693b      	ldr	r3, [r7, #16]
 8006566:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800656c:	f043 0201 	orr.w	r2, r3, #1
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006578:	2201      	movs	r2, #1
 800657a:	409a      	lsls	r2, r3
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	4013      	ands	r3, r2
 8006580:	2b00      	cmp	r3, #0
 8006582:	d012      	beq.n	80065aa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	695b      	ldr	r3, [r3, #20]
 800658a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800658e:	2b00      	cmp	r3, #0
 8006590:	d00b      	beq.n	80065aa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006596:	2201      	movs	r2, #1
 8006598:	409a      	lsls	r2, r3
 800659a:	693b      	ldr	r3, [r7, #16]
 800659c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065a2:	f043 0202 	orr.w	r2, r3, #2
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80065ae:	2204      	movs	r2, #4
 80065b0:	409a      	lsls	r2, r3
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	4013      	ands	r3, r2
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d012      	beq.n	80065e0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f003 0302 	and.w	r3, r3, #2
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d00b      	beq.n	80065e0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80065cc:	2204      	movs	r2, #4
 80065ce:	409a      	lsls	r2, r3
 80065d0:	693b      	ldr	r3, [r7, #16]
 80065d2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065d8:	f043 0204 	orr.w	r2, r3, #4
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80065e4:	2210      	movs	r2, #16
 80065e6:	409a      	lsls	r2, r3
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	4013      	ands	r3, r2
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d043      	beq.n	8006678 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f003 0308 	and.w	r3, r3, #8
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d03c      	beq.n	8006678 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006602:	2210      	movs	r2, #16
 8006604:	409a      	lsls	r2, r3
 8006606:	693b      	ldr	r3, [r7, #16]
 8006608:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006614:	2b00      	cmp	r3, #0
 8006616:	d018      	beq.n	800664a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006622:	2b00      	cmp	r3, #0
 8006624:	d108      	bne.n	8006638 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800662a:	2b00      	cmp	r3, #0
 800662c:	d024      	beq.n	8006678 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006632:	6878      	ldr	r0, [r7, #4]
 8006634:	4798      	blx	r3
 8006636:	e01f      	b.n	8006678 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800663c:	2b00      	cmp	r3, #0
 800663e:	d01b      	beq.n	8006678 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006644:	6878      	ldr	r0, [r7, #4]
 8006646:	4798      	blx	r3
 8006648:	e016      	b.n	8006678 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006654:	2b00      	cmp	r3, #0
 8006656:	d107      	bne.n	8006668 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	681a      	ldr	r2, [r3, #0]
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f022 0208 	bic.w	r2, r2, #8
 8006666:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800666c:	2b00      	cmp	r3, #0
 800666e:	d003      	beq.n	8006678 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006674:	6878      	ldr	r0, [r7, #4]
 8006676:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800667c:	2220      	movs	r2, #32
 800667e:	409a      	lsls	r2, r3
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	4013      	ands	r3, r2
 8006684:	2b00      	cmp	r3, #0
 8006686:	f000 808e 	beq.w	80067a6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f003 0310 	and.w	r3, r3, #16
 8006694:	2b00      	cmp	r3, #0
 8006696:	f000 8086 	beq.w	80067a6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800669e:	2220      	movs	r2, #32
 80066a0:	409a      	lsls	r2, r3
 80066a2:	693b      	ldr	r3, [r7, #16]
 80066a4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80066ac:	b2db      	uxtb	r3, r3
 80066ae:	2b05      	cmp	r3, #5
 80066b0:	d136      	bne.n	8006720 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	681a      	ldr	r2, [r3, #0]
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f022 0216 	bic.w	r2, r2, #22
 80066c0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	695a      	ldr	r2, [r3, #20]
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80066d0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d103      	bne.n	80066e2 <HAL_DMA_IRQHandler+0x1da>
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d007      	beq.n	80066f2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	681a      	ldr	r2, [r3, #0]
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	f022 0208 	bic.w	r2, r2, #8
 80066f0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80066f6:	223f      	movs	r2, #63	; 0x3f
 80066f8:	409a      	lsls	r2, r3
 80066fa:	693b      	ldr	r3, [r7, #16]
 80066fc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2201      	movs	r2, #1
 8006702:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2200      	movs	r2, #0
 800670a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006712:	2b00      	cmp	r3, #0
 8006714:	d07d      	beq.n	8006812 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800671a:	6878      	ldr	r0, [r7, #4]
 800671c:	4798      	blx	r3
        }
        return;
 800671e:	e078      	b.n	8006812 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800672a:	2b00      	cmp	r3, #0
 800672c:	d01c      	beq.n	8006768 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006738:	2b00      	cmp	r3, #0
 800673a:	d108      	bne.n	800674e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006740:	2b00      	cmp	r3, #0
 8006742:	d030      	beq.n	80067a6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006748:	6878      	ldr	r0, [r7, #4]
 800674a:	4798      	blx	r3
 800674c:	e02b      	b.n	80067a6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006752:	2b00      	cmp	r3, #0
 8006754:	d027      	beq.n	80067a6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800675a:	6878      	ldr	r0, [r7, #4]
 800675c:	4798      	blx	r3
 800675e:	e022      	b.n	80067a6 <HAL_DMA_IRQHandler+0x29e>
 8006760:	20000034 	.word	0x20000034
 8006764:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006772:	2b00      	cmp	r3, #0
 8006774:	d10f      	bne.n	8006796 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	681a      	ldr	r2, [r3, #0]
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	f022 0210 	bic.w	r2, r2, #16
 8006784:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	2201      	movs	r2, #1
 800678a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	2200      	movs	r2, #0
 8006792:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800679a:	2b00      	cmp	r3, #0
 800679c:	d003      	beq.n	80067a6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067a2:	6878      	ldr	r0, [r7, #4]
 80067a4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d032      	beq.n	8006814 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067b2:	f003 0301 	and.w	r3, r3, #1
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d022      	beq.n	8006800 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	2205      	movs	r2, #5
 80067be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	681a      	ldr	r2, [r3, #0]
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f022 0201 	bic.w	r2, r2, #1
 80067d0:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80067d2:	68bb      	ldr	r3, [r7, #8]
 80067d4:	3301      	adds	r3, #1
 80067d6:	60bb      	str	r3, [r7, #8]
 80067d8:	697a      	ldr	r2, [r7, #20]
 80067da:	429a      	cmp	r2, r3
 80067dc:	d307      	bcc.n	80067ee <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	f003 0301 	and.w	r3, r3, #1
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d1f2      	bne.n	80067d2 <HAL_DMA_IRQHandler+0x2ca>
 80067ec:	e000      	b.n	80067f0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80067ee:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2201      	movs	r2, #1
 80067f4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2200      	movs	r2, #0
 80067fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006804:	2b00      	cmp	r3, #0
 8006806:	d005      	beq.n	8006814 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800680c:	6878      	ldr	r0, [r7, #4]
 800680e:	4798      	blx	r3
 8006810:	e000      	b.n	8006814 <HAL_DMA_IRQHandler+0x30c>
        return;
 8006812:	bf00      	nop
    }
  }
}
 8006814:	3718      	adds	r7, #24
 8006816:	46bd      	mov	sp, r7
 8006818:	bd80      	pop	{r7, pc}
 800681a:	bf00      	nop

0800681c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800681c:	b480      	push	{r7}
 800681e:	b085      	sub	sp, #20
 8006820:	af00      	add	r7, sp, #0
 8006822:	60f8      	str	r0, [r7, #12]
 8006824:	60b9      	str	r1, [r7, #8]
 8006826:	607a      	str	r2, [r7, #4]
 8006828:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	681a      	ldr	r2, [r3, #0]
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006838:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	683a      	ldr	r2, [r7, #0]
 8006840:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	689b      	ldr	r3, [r3, #8]
 8006846:	2b40      	cmp	r3, #64	; 0x40
 8006848:	d108      	bne.n	800685c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	687a      	ldr	r2, [r7, #4]
 8006850:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	68ba      	ldr	r2, [r7, #8]
 8006858:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800685a:	e007      	b.n	800686c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	68ba      	ldr	r2, [r7, #8]
 8006862:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	687a      	ldr	r2, [r7, #4]
 800686a:	60da      	str	r2, [r3, #12]
}
 800686c:	bf00      	nop
 800686e:	3714      	adds	r7, #20
 8006870:	46bd      	mov	sp, r7
 8006872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006876:	4770      	bx	lr

08006878 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006878:	b480      	push	{r7}
 800687a:	b085      	sub	sp, #20
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	b2db      	uxtb	r3, r3
 8006886:	3b10      	subs	r3, #16
 8006888:	4a14      	ldr	r2, [pc, #80]	; (80068dc <DMA_CalcBaseAndBitshift+0x64>)
 800688a:	fba2 2303 	umull	r2, r3, r2, r3
 800688e:	091b      	lsrs	r3, r3, #4
 8006890:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006892:	4a13      	ldr	r2, [pc, #76]	; (80068e0 <DMA_CalcBaseAndBitshift+0x68>)
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	4413      	add	r3, r2
 8006898:	781b      	ldrb	r3, [r3, #0]
 800689a:	461a      	mov	r2, r3
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	2b03      	cmp	r3, #3
 80068a4:	d909      	bls.n	80068ba <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80068ae:	f023 0303 	bic.w	r3, r3, #3
 80068b2:	1d1a      	adds	r2, r3, #4
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	659a      	str	r2, [r3, #88]	; 0x58
 80068b8:	e007      	b.n	80068ca <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80068c2:	f023 0303 	bic.w	r3, r3, #3
 80068c6:	687a      	ldr	r2, [r7, #4]
 80068c8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80068ce:	4618      	mov	r0, r3
 80068d0:	3714      	adds	r7, #20
 80068d2:	46bd      	mov	sp, r7
 80068d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d8:	4770      	bx	lr
 80068da:	bf00      	nop
 80068dc:	aaaaaaab 	.word	0xaaaaaaab
 80068e0:	0800b694 	.word	0x0800b694

080068e4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80068e4:	b480      	push	{r7}
 80068e6:	b085      	sub	sp, #20
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80068ec:	2300      	movs	r3, #0
 80068ee:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068f4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	699b      	ldr	r3, [r3, #24]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d11f      	bne.n	800693e <DMA_CheckFifoParam+0x5a>
 80068fe:	68bb      	ldr	r3, [r7, #8]
 8006900:	2b03      	cmp	r3, #3
 8006902:	d856      	bhi.n	80069b2 <DMA_CheckFifoParam+0xce>
 8006904:	a201      	add	r2, pc, #4	; (adr r2, 800690c <DMA_CheckFifoParam+0x28>)
 8006906:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800690a:	bf00      	nop
 800690c:	0800691d 	.word	0x0800691d
 8006910:	0800692f 	.word	0x0800692f
 8006914:	0800691d 	.word	0x0800691d
 8006918:	080069b3 	.word	0x080069b3
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006920:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006924:	2b00      	cmp	r3, #0
 8006926:	d046      	beq.n	80069b6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006928:	2301      	movs	r3, #1
 800692a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800692c:	e043      	b.n	80069b6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006932:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006936:	d140      	bne.n	80069ba <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006938:	2301      	movs	r3, #1
 800693a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800693c:	e03d      	b.n	80069ba <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	699b      	ldr	r3, [r3, #24]
 8006942:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006946:	d121      	bne.n	800698c <DMA_CheckFifoParam+0xa8>
 8006948:	68bb      	ldr	r3, [r7, #8]
 800694a:	2b03      	cmp	r3, #3
 800694c:	d837      	bhi.n	80069be <DMA_CheckFifoParam+0xda>
 800694e:	a201      	add	r2, pc, #4	; (adr r2, 8006954 <DMA_CheckFifoParam+0x70>)
 8006950:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006954:	08006965 	.word	0x08006965
 8006958:	0800696b 	.word	0x0800696b
 800695c:	08006965 	.word	0x08006965
 8006960:	0800697d 	.word	0x0800697d
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006964:	2301      	movs	r3, #1
 8006966:	73fb      	strb	r3, [r7, #15]
      break;
 8006968:	e030      	b.n	80069cc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800696e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006972:	2b00      	cmp	r3, #0
 8006974:	d025      	beq.n	80069c2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8006976:	2301      	movs	r3, #1
 8006978:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800697a:	e022      	b.n	80069c2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006980:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006984:	d11f      	bne.n	80069c6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8006986:	2301      	movs	r3, #1
 8006988:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800698a:	e01c      	b.n	80069c6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800698c:	68bb      	ldr	r3, [r7, #8]
 800698e:	2b02      	cmp	r3, #2
 8006990:	d903      	bls.n	800699a <DMA_CheckFifoParam+0xb6>
 8006992:	68bb      	ldr	r3, [r7, #8]
 8006994:	2b03      	cmp	r3, #3
 8006996:	d003      	beq.n	80069a0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006998:	e018      	b.n	80069cc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800699a:	2301      	movs	r3, #1
 800699c:	73fb      	strb	r3, [r7, #15]
      break;
 800699e:	e015      	b.n	80069cc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069a4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d00e      	beq.n	80069ca <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80069ac:	2301      	movs	r3, #1
 80069ae:	73fb      	strb	r3, [r7, #15]
      break;
 80069b0:	e00b      	b.n	80069ca <DMA_CheckFifoParam+0xe6>
      break;
 80069b2:	bf00      	nop
 80069b4:	e00a      	b.n	80069cc <DMA_CheckFifoParam+0xe8>
      break;
 80069b6:	bf00      	nop
 80069b8:	e008      	b.n	80069cc <DMA_CheckFifoParam+0xe8>
      break;
 80069ba:	bf00      	nop
 80069bc:	e006      	b.n	80069cc <DMA_CheckFifoParam+0xe8>
      break;
 80069be:	bf00      	nop
 80069c0:	e004      	b.n	80069cc <DMA_CheckFifoParam+0xe8>
      break;
 80069c2:	bf00      	nop
 80069c4:	e002      	b.n	80069cc <DMA_CheckFifoParam+0xe8>
      break;   
 80069c6:	bf00      	nop
 80069c8:	e000      	b.n	80069cc <DMA_CheckFifoParam+0xe8>
      break;
 80069ca:	bf00      	nop
    }
  } 
  
  return status; 
 80069cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80069ce:	4618      	mov	r0, r3
 80069d0:	3714      	adds	r7, #20
 80069d2:	46bd      	mov	sp, r7
 80069d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d8:	4770      	bx	lr
 80069da:	bf00      	nop

080069dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80069dc:	b480      	push	{r7}
 80069de:	b089      	sub	sp, #36	; 0x24
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
 80069e4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80069e6:	2300      	movs	r3, #0
 80069e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80069ea:	2300      	movs	r3, #0
 80069ec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80069ee:	2300      	movs	r3, #0
 80069f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80069f2:	2300      	movs	r3, #0
 80069f4:	61fb      	str	r3, [r7, #28]
 80069f6:	e16b      	b.n	8006cd0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80069f8:	2201      	movs	r2, #1
 80069fa:	69fb      	ldr	r3, [r7, #28]
 80069fc:	fa02 f303 	lsl.w	r3, r2, r3
 8006a00:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006a02:	683b      	ldr	r3, [r7, #0]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	697a      	ldr	r2, [r7, #20]
 8006a08:	4013      	ands	r3, r2
 8006a0a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006a0c:	693a      	ldr	r2, [r7, #16]
 8006a0e:	697b      	ldr	r3, [r7, #20]
 8006a10:	429a      	cmp	r2, r3
 8006a12:	f040 815a 	bne.w	8006cca <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006a16:	683b      	ldr	r3, [r7, #0]
 8006a18:	685b      	ldr	r3, [r3, #4]
 8006a1a:	f003 0303 	and.w	r3, r3, #3
 8006a1e:	2b01      	cmp	r3, #1
 8006a20:	d005      	beq.n	8006a2e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	685b      	ldr	r3, [r3, #4]
 8006a26:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006a2a:	2b02      	cmp	r3, #2
 8006a2c:	d130      	bne.n	8006a90 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	689b      	ldr	r3, [r3, #8]
 8006a32:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006a34:	69fb      	ldr	r3, [r7, #28]
 8006a36:	005b      	lsls	r3, r3, #1
 8006a38:	2203      	movs	r2, #3
 8006a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8006a3e:	43db      	mvns	r3, r3
 8006a40:	69ba      	ldr	r2, [r7, #24]
 8006a42:	4013      	ands	r3, r2
 8006a44:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006a46:	683b      	ldr	r3, [r7, #0]
 8006a48:	68da      	ldr	r2, [r3, #12]
 8006a4a:	69fb      	ldr	r3, [r7, #28]
 8006a4c:	005b      	lsls	r3, r3, #1
 8006a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8006a52:	69ba      	ldr	r2, [r7, #24]
 8006a54:	4313      	orrs	r3, r2
 8006a56:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	69ba      	ldr	r2, [r7, #24]
 8006a5c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	685b      	ldr	r3, [r3, #4]
 8006a62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006a64:	2201      	movs	r2, #1
 8006a66:	69fb      	ldr	r3, [r7, #28]
 8006a68:	fa02 f303 	lsl.w	r3, r2, r3
 8006a6c:	43db      	mvns	r3, r3
 8006a6e:	69ba      	ldr	r2, [r7, #24]
 8006a70:	4013      	ands	r3, r2
 8006a72:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	685b      	ldr	r3, [r3, #4]
 8006a78:	091b      	lsrs	r3, r3, #4
 8006a7a:	f003 0201 	and.w	r2, r3, #1
 8006a7e:	69fb      	ldr	r3, [r7, #28]
 8006a80:	fa02 f303 	lsl.w	r3, r2, r3
 8006a84:	69ba      	ldr	r2, [r7, #24]
 8006a86:	4313      	orrs	r3, r2
 8006a88:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	69ba      	ldr	r2, [r7, #24]
 8006a8e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006a90:	683b      	ldr	r3, [r7, #0]
 8006a92:	685b      	ldr	r3, [r3, #4]
 8006a94:	f003 0303 	and.w	r3, r3, #3
 8006a98:	2b03      	cmp	r3, #3
 8006a9a:	d017      	beq.n	8006acc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	68db      	ldr	r3, [r3, #12]
 8006aa0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006aa2:	69fb      	ldr	r3, [r7, #28]
 8006aa4:	005b      	lsls	r3, r3, #1
 8006aa6:	2203      	movs	r2, #3
 8006aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8006aac:	43db      	mvns	r3, r3
 8006aae:	69ba      	ldr	r2, [r7, #24]
 8006ab0:	4013      	ands	r3, r2
 8006ab2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006ab4:	683b      	ldr	r3, [r7, #0]
 8006ab6:	689a      	ldr	r2, [r3, #8]
 8006ab8:	69fb      	ldr	r3, [r7, #28]
 8006aba:	005b      	lsls	r3, r3, #1
 8006abc:	fa02 f303 	lsl.w	r3, r2, r3
 8006ac0:	69ba      	ldr	r2, [r7, #24]
 8006ac2:	4313      	orrs	r3, r2
 8006ac4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	69ba      	ldr	r2, [r7, #24]
 8006aca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006acc:	683b      	ldr	r3, [r7, #0]
 8006ace:	685b      	ldr	r3, [r3, #4]
 8006ad0:	f003 0303 	and.w	r3, r3, #3
 8006ad4:	2b02      	cmp	r3, #2
 8006ad6:	d123      	bne.n	8006b20 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006ad8:	69fb      	ldr	r3, [r7, #28]
 8006ada:	08da      	lsrs	r2, r3, #3
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	3208      	adds	r2, #8
 8006ae0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ae4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006ae6:	69fb      	ldr	r3, [r7, #28]
 8006ae8:	f003 0307 	and.w	r3, r3, #7
 8006aec:	009b      	lsls	r3, r3, #2
 8006aee:	220f      	movs	r2, #15
 8006af0:	fa02 f303 	lsl.w	r3, r2, r3
 8006af4:	43db      	mvns	r3, r3
 8006af6:	69ba      	ldr	r2, [r7, #24]
 8006af8:	4013      	ands	r3, r2
 8006afa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006afc:	683b      	ldr	r3, [r7, #0]
 8006afe:	691a      	ldr	r2, [r3, #16]
 8006b00:	69fb      	ldr	r3, [r7, #28]
 8006b02:	f003 0307 	and.w	r3, r3, #7
 8006b06:	009b      	lsls	r3, r3, #2
 8006b08:	fa02 f303 	lsl.w	r3, r2, r3
 8006b0c:	69ba      	ldr	r2, [r7, #24]
 8006b0e:	4313      	orrs	r3, r2
 8006b10:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006b12:	69fb      	ldr	r3, [r7, #28]
 8006b14:	08da      	lsrs	r2, r3, #3
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	3208      	adds	r2, #8
 8006b1a:	69b9      	ldr	r1, [r7, #24]
 8006b1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006b26:	69fb      	ldr	r3, [r7, #28]
 8006b28:	005b      	lsls	r3, r3, #1
 8006b2a:	2203      	movs	r2, #3
 8006b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8006b30:	43db      	mvns	r3, r3
 8006b32:	69ba      	ldr	r2, [r7, #24]
 8006b34:	4013      	ands	r3, r2
 8006b36:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006b38:	683b      	ldr	r3, [r7, #0]
 8006b3a:	685b      	ldr	r3, [r3, #4]
 8006b3c:	f003 0203 	and.w	r2, r3, #3
 8006b40:	69fb      	ldr	r3, [r7, #28]
 8006b42:	005b      	lsls	r3, r3, #1
 8006b44:	fa02 f303 	lsl.w	r3, r2, r3
 8006b48:	69ba      	ldr	r2, [r7, #24]
 8006b4a:	4313      	orrs	r3, r2
 8006b4c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	69ba      	ldr	r2, [r7, #24]
 8006b52:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	685b      	ldr	r3, [r3, #4]
 8006b58:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	f000 80b4 	beq.w	8006cca <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006b62:	2300      	movs	r3, #0
 8006b64:	60fb      	str	r3, [r7, #12]
 8006b66:	4b60      	ldr	r3, [pc, #384]	; (8006ce8 <HAL_GPIO_Init+0x30c>)
 8006b68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b6a:	4a5f      	ldr	r2, [pc, #380]	; (8006ce8 <HAL_GPIO_Init+0x30c>)
 8006b6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006b70:	6453      	str	r3, [r2, #68]	; 0x44
 8006b72:	4b5d      	ldr	r3, [pc, #372]	; (8006ce8 <HAL_GPIO_Init+0x30c>)
 8006b74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006b7a:	60fb      	str	r3, [r7, #12]
 8006b7c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006b7e:	4a5b      	ldr	r2, [pc, #364]	; (8006cec <HAL_GPIO_Init+0x310>)
 8006b80:	69fb      	ldr	r3, [r7, #28]
 8006b82:	089b      	lsrs	r3, r3, #2
 8006b84:	3302      	adds	r3, #2
 8006b86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006b8c:	69fb      	ldr	r3, [r7, #28]
 8006b8e:	f003 0303 	and.w	r3, r3, #3
 8006b92:	009b      	lsls	r3, r3, #2
 8006b94:	220f      	movs	r2, #15
 8006b96:	fa02 f303 	lsl.w	r3, r2, r3
 8006b9a:	43db      	mvns	r3, r3
 8006b9c:	69ba      	ldr	r2, [r7, #24]
 8006b9e:	4013      	ands	r3, r2
 8006ba0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	4a52      	ldr	r2, [pc, #328]	; (8006cf0 <HAL_GPIO_Init+0x314>)
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	d02b      	beq.n	8006c02 <HAL_GPIO_Init+0x226>
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	4a51      	ldr	r2, [pc, #324]	; (8006cf4 <HAL_GPIO_Init+0x318>)
 8006bae:	4293      	cmp	r3, r2
 8006bb0:	d025      	beq.n	8006bfe <HAL_GPIO_Init+0x222>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	4a50      	ldr	r2, [pc, #320]	; (8006cf8 <HAL_GPIO_Init+0x31c>)
 8006bb6:	4293      	cmp	r3, r2
 8006bb8:	d01f      	beq.n	8006bfa <HAL_GPIO_Init+0x21e>
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	4a4f      	ldr	r2, [pc, #316]	; (8006cfc <HAL_GPIO_Init+0x320>)
 8006bbe:	4293      	cmp	r3, r2
 8006bc0:	d019      	beq.n	8006bf6 <HAL_GPIO_Init+0x21a>
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	4a4e      	ldr	r2, [pc, #312]	; (8006d00 <HAL_GPIO_Init+0x324>)
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d013      	beq.n	8006bf2 <HAL_GPIO_Init+0x216>
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	4a4d      	ldr	r2, [pc, #308]	; (8006d04 <HAL_GPIO_Init+0x328>)
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	d00d      	beq.n	8006bee <HAL_GPIO_Init+0x212>
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	4a4c      	ldr	r2, [pc, #304]	; (8006d08 <HAL_GPIO_Init+0x32c>)
 8006bd6:	4293      	cmp	r3, r2
 8006bd8:	d007      	beq.n	8006bea <HAL_GPIO_Init+0x20e>
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	4a4b      	ldr	r2, [pc, #300]	; (8006d0c <HAL_GPIO_Init+0x330>)
 8006bde:	4293      	cmp	r3, r2
 8006be0:	d101      	bne.n	8006be6 <HAL_GPIO_Init+0x20a>
 8006be2:	2307      	movs	r3, #7
 8006be4:	e00e      	b.n	8006c04 <HAL_GPIO_Init+0x228>
 8006be6:	2308      	movs	r3, #8
 8006be8:	e00c      	b.n	8006c04 <HAL_GPIO_Init+0x228>
 8006bea:	2306      	movs	r3, #6
 8006bec:	e00a      	b.n	8006c04 <HAL_GPIO_Init+0x228>
 8006bee:	2305      	movs	r3, #5
 8006bf0:	e008      	b.n	8006c04 <HAL_GPIO_Init+0x228>
 8006bf2:	2304      	movs	r3, #4
 8006bf4:	e006      	b.n	8006c04 <HAL_GPIO_Init+0x228>
 8006bf6:	2303      	movs	r3, #3
 8006bf8:	e004      	b.n	8006c04 <HAL_GPIO_Init+0x228>
 8006bfa:	2302      	movs	r3, #2
 8006bfc:	e002      	b.n	8006c04 <HAL_GPIO_Init+0x228>
 8006bfe:	2301      	movs	r3, #1
 8006c00:	e000      	b.n	8006c04 <HAL_GPIO_Init+0x228>
 8006c02:	2300      	movs	r3, #0
 8006c04:	69fa      	ldr	r2, [r7, #28]
 8006c06:	f002 0203 	and.w	r2, r2, #3
 8006c0a:	0092      	lsls	r2, r2, #2
 8006c0c:	4093      	lsls	r3, r2
 8006c0e:	69ba      	ldr	r2, [r7, #24]
 8006c10:	4313      	orrs	r3, r2
 8006c12:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006c14:	4935      	ldr	r1, [pc, #212]	; (8006cec <HAL_GPIO_Init+0x310>)
 8006c16:	69fb      	ldr	r3, [r7, #28]
 8006c18:	089b      	lsrs	r3, r3, #2
 8006c1a:	3302      	adds	r3, #2
 8006c1c:	69ba      	ldr	r2, [r7, #24]
 8006c1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006c22:	4b3b      	ldr	r3, [pc, #236]	; (8006d10 <HAL_GPIO_Init+0x334>)
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006c28:	693b      	ldr	r3, [r7, #16]
 8006c2a:	43db      	mvns	r3, r3
 8006c2c:	69ba      	ldr	r2, [r7, #24]
 8006c2e:	4013      	ands	r3, r2
 8006c30:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	685b      	ldr	r3, [r3, #4]
 8006c36:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d003      	beq.n	8006c46 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8006c3e:	69ba      	ldr	r2, [r7, #24]
 8006c40:	693b      	ldr	r3, [r7, #16]
 8006c42:	4313      	orrs	r3, r2
 8006c44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006c46:	4a32      	ldr	r2, [pc, #200]	; (8006d10 <HAL_GPIO_Init+0x334>)
 8006c48:	69bb      	ldr	r3, [r7, #24]
 8006c4a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8006c4c:	4b30      	ldr	r3, [pc, #192]	; (8006d10 <HAL_GPIO_Init+0x334>)
 8006c4e:	685b      	ldr	r3, [r3, #4]
 8006c50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006c52:	693b      	ldr	r3, [r7, #16]
 8006c54:	43db      	mvns	r3, r3
 8006c56:	69ba      	ldr	r2, [r7, #24]
 8006c58:	4013      	ands	r3, r2
 8006c5a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006c5c:	683b      	ldr	r3, [r7, #0]
 8006c5e:	685b      	ldr	r3, [r3, #4]
 8006c60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d003      	beq.n	8006c70 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006c68:	69ba      	ldr	r2, [r7, #24]
 8006c6a:	693b      	ldr	r3, [r7, #16]
 8006c6c:	4313      	orrs	r3, r2
 8006c6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006c70:	4a27      	ldr	r2, [pc, #156]	; (8006d10 <HAL_GPIO_Init+0x334>)
 8006c72:	69bb      	ldr	r3, [r7, #24]
 8006c74:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006c76:	4b26      	ldr	r3, [pc, #152]	; (8006d10 <HAL_GPIO_Init+0x334>)
 8006c78:	689b      	ldr	r3, [r3, #8]
 8006c7a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006c7c:	693b      	ldr	r3, [r7, #16]
 8006c7e:	43db      	mvns	r3, r3
 8006c80:	69ba      	ldr	r2, [r7, #24]
 8006c82:	4013      	ands	r3, r2
 8006c84:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006c86:	683b      	ldr	r3, [r7, #0]
 8006c88:	685b      	ldr	r3, [r3, #4]
 8006c8a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d003      	beq.n	8006c9a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8006c92:	69ba      	ldr	r2, [r7, #24]
 8006c94:	693b      	ldr	r3, [r7, #16]
 8006c96:	4313      	orrs	r3, r2
 8006c98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006c9a:	4a1d      	ldr	r2, [pc, #116]	; (8006d10 <HAL_GPIO_Init+0x334>)
 8006c9c:	69bb      	ldr	r3, [r7, #24]
 8006c9e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006ca0:	4b1b      	ldr	r3, [pc, #108]	; (8006d10 <HAL_GPIO_Init+0x334>)
 8006ca2:	68db      	ldr	r3, [r3, #12]
 8006ca4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006ca6:	693b      	ldr	r3, [r7, #16]
 8006ca8:	43db      	mvns	r3, r3
 8006caa:	69ba      	ldr	r2, [r7, #24]
 8006cac:	4013      	ands	r3, r2
 8006cae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	685b      	ldr	r3, [r3, #4]
 8006cb4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d003      	beq.n	8006cc4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8006cbc:	69ba      	ldr	r2, [r7, #24]
 8006cbe:	693b      	ldr	r3, [r7, #16]
 8006cc0:	4313      	orrs	r3, r2
 8006cc2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006cc4:	4a12      	ldr	r2, [pc, #72]	; (8006d10 <HAL_GPIO_Init+0x334>)
 8006cc6:	69bb      	ldr	r3, [r7, #24]
 8006cc8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006cca:	69fb      	ldr	r3, [r7, #28]
 8006ccc:	3301      	adds	r3, #1
 8006cce:	61fb      	str	r3, [r7, #28]
 8006cd0:	69fb      	ldr	r3, [r7, #28]
 8006cd2:	2b0f      	cmp	r3, #15
 8006cd4:	f67f ae90 	bls.w	80069f8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006cd8:	bf00      	nop
 8006cda:	bf00      	nop
 8006cdc:	3724      	adds	r7, #36	; 0x24
 8006cde:	46bd      	mov	sp, r7
 8006ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce4:	4770      	bx	lr
 8006ce6:	bf00      	nop
 8006ce8:	40023800 	.word	0x40023800
 8006cec:	40013800 	.word	0x40013800
 8006cf0:	40020000 	.word	0x40020000
 8006cf4:	40020400 	.word	0x40020400
 8006cf8:	40020800 	.word	0x40020800
 8006cfc:	40020c00 	.word	0x40020c00
 8006d00:	40021000 	.word	0x40021000
 8006d04:	40021400 	.word	0x40021400
 8006d08:	40021800 	.word	0x40021800
 8006d0c:	40021c00 	.word	0x40021c00
 8006d10:	40013c00 	.word	0x40013c00

08006d14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006d14:	b480      	push	{r7}
 8006d16:	b083      	sub	sp, #12
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
 8006d1c:	460b      	mov	r3, r1
 8006d1e:	807b      	strh	r3, [r7, #2]
 8006d20:	4613      	mov	r3, r2
 8006d22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006d24:	787b      	ldrb	r3, [r7, #1]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d003      	beq.n	8006d32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006d2a:	887a      	ldrh	r2, [r7, #2]
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006d30:	e003      	b.n	8006d3a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006d32:	887b      	ldrh	r3, [r7, #2]
 8006d34:	041a      	lsls	r2, r3, #16
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	619a      	str	r2, [r3, #24]
}
 8006d3a:	bf00      	nop
 8006d3c:	370c      	adds	r7, #12
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d44:	4770      	bx	lr

08006d46 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006d46:	b480      	push	{r7}
 8006d48:	b085      	sub	sp, #20
 8006d4a:	af00      	add	r7, sp, #0
 8006d4c:	6078      	str	r0, [r7, #4]
 8006d4e:	460b      	mov	r3, r1
 8006d50:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	695b      	ldr	r3, [r3, #20]
 8006d56:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006d58:	887a      	ldrh	r2, [r7, #2]
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	4013      	ands	r3, r2
 8006d5e:	041a      	lsls	r2, r3, #16
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	43d9      	mvns	r1, r3
 8006d64:	887b      	ldrh	r3, [r7, #2]
 8006d66:	400b      	ands	r3, r1
 8006d68:	431a      	orrs	r2, r3
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	619a      	str	r2, [r3, #24]
}
 8006d6e:	bf00      	nop
 8006d70:	3714      	adds	r7, #20
 8006d72:	46bd      	mov	sp, r7
 8006d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d78:	4770      	bx	lr
	...

08006d7c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	b086      	sub	sp, #24
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d101      	bne.n	8006d8e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006d8a:	2301      	movs	r3, #1
 8006d8c:	e264      	b.n	8007258 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	f003 0301 	and.w	r3, r3, #1
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d075      	beq.n	8006e86 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006d9a:	4ba3      	ldr	r3, [pc, #652]	; (8007028 <HAL_RCC_OscConfig+0x2ac>)
 8006d9c:	689b      	ldr	r3, [r3, #8]
 8006d9e:	f003 030c 	and.w	r3, r3, #12
 8006da2:	2b04      	cmp	r3, #4
 8006da4:	d00c      	beq.n	8006dc0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006da6:	4ba0      	ldr	r3, [pc, #640]	; (8007028 <HAL_RCC_OscConfig+0x2ac>)
 8006da8:	689b      	ldr	r3, [r3, #8]
 8006daa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006dae:	2b08      	cmp	r3, #8
 8006db0:	d112      	bne.n	8006dd8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006db2:	4b9d      	ldr	r3, [pc, #628]	; (8007028 <HAL_RCC_OscConfig+0x2ac>)
 8006db4:	685b      	ldr	r3, [r3, #4]
 8006db6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006dba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006dbe:	d10b      	bne.n	8006dd8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006dc0:	4b99      	ldr	r3, [pc, #612]	; (8007028 <HAL_RCC_OscConfig+0x2ac>)
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d05b      	beq.n	8006e84 <HAL_RCC_OscConfig+0x108>
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	685b      	ldr	r3, [r3, #4]
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d157      	bne.n	8006e84 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006dd4:	2301      	movs	r3, #1
 8006dd6:	e23f      	b.n	8007258 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	685b      	ldr	r3, [r3, #4]
 8006ddc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006de0:	d106      	bne.n	8006df0 <HAL_RCC_OscConfig+0x74>
 8006de2:	4b91      	ldr	r3, [pc, #580]	; (8007028 <HAL_RCC_OscConfig+0x2ac>)
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	4a90      	ldr	r2, [pc, #576]	; (8007028 <HAL_RCC_OscConfig+0x2ac>)
 8006de8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006dec:	6013      	str	r3, [r2, #0]
 8006dee:	e01d      	b.n	8006e2c <HAL_RCC_OscConfig+0xb0>
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	685b      	ldr	r3, [r3, #4]
 8006df4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006df8:	d10c      	bne.n	8006e14 <HAL_RCC_OscConfig+0x98>
 8006dfa:	4b8b      	ldr	r3, [pc, #556]	; (8007028 <HAL_RCC_OscConfig+0x2ac>)
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	4a8a      	ldr	r2, [pc, #552]	; (8007028 <HAL_RCC_OscConfig+0x2ac>)
 8006e00:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006e04:	6013      	str	r3, [r2, #0]
 8006e06:	4b88      	ldr	r3, [pc, #544]	; (8007028 <HAL_RCC_OscConfig+0x2ac>)
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	4a87      	ldr	r2, [pc, #540]	; (8007028 <HAL_RCC_OscConfig+0x2ac>)
 8006e0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006e10:	6013      	str	r3, [r2, #0]
 8006e12:	e00b      	b.n	8006e2c <HAL_RCC_OscConfig+0xb0>
 8006e14:	4b84      	ldr	r3, [pc, #528]	; (8007028 <HAL_RCC_OscConfig+0x2ac>)
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	4a83      	ldr	r2, [pc, #524]	; (8007028 <HAL_RCC_OscConfig+0x2ac>)
 8006e1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006e1e:	6013      	str	r3, [r2, #0]
 8006e20:	4b81      	ldr	r3, [pc, #516]	; (8007028 <HAL_RCC_OscConfig+0x2ac>)
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	4a80      	ldr	r2, [pc, #512]	; (8007028 <HAL_RCC_OscConfig+0x2ac>)
 8006e26:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006e2a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	685b      	ldr	r3, [r3, #4]
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d013      	beq.n	8006e5c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e34:	f7fe fe2c 	bl	8005a90 <HAL_GetTick>
 8006e38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006e3a:	e008      	b.n	8006e4e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006e3c:	f7fe fe28 	bl	8005a90 <HAL_GetTick>
 8006e40:	4602      	mov	r2, r0
 8006e42:	693b      	ldr	r3, [r7, #16]
 8006e44:	1ad3      	subs	r3, r2, r3
 8006e46:	2b64      	cmp	r3, #100	; 0x64
 8006e48:	d901      	bls.n	8006e4e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006e4a:	2303      	movs	r3, #3
 8006e4c:	e204      	b.n	8007258 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006e4e:	4b76      	ldr	r3, [pc, #472]	; (8007028 <HAL_RCC_OscConfig+0x2ac>)
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d0f0      	beq.n	8006e3c <HAL_RCC_OscConfig+0xc0>
 8006e5a:	e014      	b.n	8006e86 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e5c:	f7fe fe18 	bl	8005a90 <HAL_GetTick>
 8006e60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006e62:	e008      	b.n	8006e76 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006e64:	f7fe fe14 	bl	8005a90 <HAL_GetTick>
 8006e68:	4602      	mov	r2, r0
 8006e6a:	693b      	ldr	r3, [r7, #16]
 8006e6c:	1ad3      	subs	r3, r2, r3
 8006e6e:	2b64      	cmp	r3, #100	; 0x64
 8006e70:	d901      	bls.n	8006e76 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006e72:	2303      	movs	r3, #3
 8006e74:	e1f0      	b.n	8007258 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006e76:	4b6c      	ldr	r3, [pc, #432]	; (8007028 <HAL_RCC_OscConfig+0x2ac>)
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d1f0      	bne.n	8006e64 <HAL_RCC_OscConfig+0xe8>
 8006e82:	e000      	b.n	8006e86 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006e84:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	f003 0302 	and.w	r3, r3, #2
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d063      	beq.n	8006f5a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006e92:	4b65      	ldr	r3, [pc, #404]	; (8007028 <HAL_RCC_OscConfig+0x2ac>)
 8006e94:	689b      	ldr	r3, [r3, #8]
 8006e96:	f003 030c 	and.w	r3, r3, #12
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d00b      	beq.n	8006eb6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006e9e:	4b62      	ldr	r3, [pc, #392]	; (8007028 <HAL_RCC_OscConfig+0x2ac>)
 8006ea0:	689b      	ldr	r3, [r3, #8]
 8006ea2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006ea6:	2b08      	cmp	r3, #8
 8006ea8:	d11c      	bne.n	8006ee4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006eaa:	4b5f      	ldr	r3, [pc, #380]	; (8007028 <HAL_RCC_OscConfig+0x2ac>)
 8006eac:	685b      	ldr	r3, [r3, #4]
 8006eae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d116      	bne.n	8006ee4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006eb6:	4b5c      	ldr	r3, [pc, #368]	; (8007028 <HAL_RCC_OscConfig+0x2ac>)
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	f003 0302 	and.w	r3, r3, #2
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d005      	beq.n	8006ece <HAL_RCC_OscConfig+0x152>
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	68db      	ldr	r3, [r3, #12]
 8006ec6:	2b01      	cmp	r3, #1
 8006ec8:	d001      	beq.n	8006ece <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006eca:	2301      	movs	r3, #1
 8006ecc:	e1c4      	b.n	8007258 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006ece:	4b56      	ldr	r3, [pc, #344]	; (8007028 <HAL_RCC_OscConfig+0x2ac>)
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	691b      	ldr	r3, [r3, #16]
 8006eda:	00db      	lsls	r3, r3, #3
 8006edc:	4952      	ldr	r1, [pc, #328]	; (8007028 <HAL_RCC_OscConfig+0x2ac>)
 8006ede:	4313      	orrs	r3, r2
 8006ee0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006ee2:	e03a      	b.n	8006f5a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	68db      	ldr	r3, [r3, #12]
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d020      	beq.n	8006f2e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006eec:	4b4f      	ldr	r3, [pc, #316]	; (800702c <HAL_RCC_OscConfig+0x2b0>)
 8006eee:	2201      	movs	r2, #1
 8006ef0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ef2:	f7fe fdcd 	bl	8005a90 <HAL_GetTick>
 8006ef6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006ef8:	e008      	b.n	8006f0c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006efa:	f7fe fdc9 	bl	8005a90 <HAL_GetTick>
 8006efe:	4602      	mov	r2, r0
 8006f00:	693b      	ldr	r3, [r7, #16]
 8006f02:	1ad3      	subs	r3, r2, r3
 8006f04:	2b02      	cmp	r3, #2
 8006f06:	d901      	bls.n	8006f0c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006f08:	2303      	movs	r3, #3
 8006f0a:	e1a5      	b.n	8007258 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006f0c:	4b46      	ldr	r3, [pc, #280]	; (8007028 <HAL_RCC_OscConfig+0x2ac>)
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	f003 0302 	and.w	r3, r3, #2
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d0f0      	beq.n	8006efa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006f18:	4b43      	ldr	r3, [pc, #268]	; (8007028 <HAL_RCC_OscConfig+0x2ac>)
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	691b      	ldr	r3, [r3, #16]
 8006f24:	00db      	lsls	r3, r3, #3
 8006f26:	4940      	ldr	r1, [pc, #256]	; (8007028 <HAL_RCC_OscConfig+0x2ac>)
 8006f28:	4313      	orrs	r3, r2
 8006f2a:	600b      	str	r3, [r1, #0]
 8006f2c:	e015      	b.n	8006f5a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006f2e:	4b3f      	ldr	r3, [pc, #252]	; (800702c <HAL_RCC_OscConfig+0x2b0>)
 8006f30:	2200      	movs	r2, #0
 8006f32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f34:	f7fe fdac 	bl	8005a90 <HAL_GetTick>
 8006f38:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006f3a:	e008      	b.n	8006f4e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006f3c:	f7fe fda8 	bl	8005a90 <HAL_GetTick>
 8006f40:	4602      	mov	r2, r0
 8006f42:	693b      	ldr	r3, [r7, #16]
 8006f44:	1ad3      	subs	r3, r2, r3
 8006f46:	2b02      	cmp	r3, #2
 8006f48:	d901      	bls.n	8006f4e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006f4a:	2303      	movs	r3, #3
 8006f4c:	e184      	b.n	8007258 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006f4e:	4b36      	ldr	r3, [pc, #216]	; (8007028 <HAL_RCC_OscConfig+0x2ac>)
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	f003 0302 	and.w	r3, r3, #2
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d1f0      	bne.n	8006f3c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	f003 0308 	and.w	r3, r3, #8
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d030      	beq.n	8006fc8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	695b      	ldr	r3, [r3, #20]
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d016      	beq.n	8006f9c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006f6e:	4b30      	ldr	r3, [pc, #192]	; (8007030 <HAL_RCC_OscConfig+0x2b4>)
 8006f70:	2201      	movs	r2, #1
 8006f72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f74:	f7fe fd8c 	bl	8005a90 <HAL_GetTick>
 8006f78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006f7a:	e008      	b.n	8006f8e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006f7c:	f7fe fd88 	bl	8005a90 <HAL_GetTick>
 8006f80:	4602      	mov	r2, r0
 8006f82:	693b      	ldr	r3, [r7, #16]
 8006f84:	1ad3      	subs	r3, r2, r3
 8006f86:	2b02      	cmp	r3, #2
 8006f88:	d901      	bls.n	8006f8e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006f8a:	2303      	movs	r3, #3
 8006f8c:	e164      	b.n	8007258 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006f8e:	4b26      	ldr	r3, [pc, #152]	; (8007028 <HAL_RCC_OscConfig+0x2ac>)
 8006f90:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006f92:	f003 0302 	and.w	r3, r3, #2
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d0f0      	beq.n	8006f7c <HAL_RCC_OscConfig+0x200>
 8006f9a:	e015      	b.n	8006fc8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006f9c:	4b24      	ldr	r3, [pc, #144]	; (8007030 <HAL_RCC_OscConfig+0x2b4>)
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006fa2:	f7fe fd75 	bl	8005a90 <HAL_GetTick>
 8006fa6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006fa8:	e008      	b.n	8006fbc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006faa:	f7fe fd71 	bl	8005a90 <HAL_GetTick>
 8006fae:	4602      	mov	r2, r0
 8006fb0:	693b      	ldr	r3, [r7, #16]
 8006fb2:	1ad3      	subs	r3, r2, r3
 8006fb4:	2b02      	cmp	r3, #2
 8006fb6:	d901      	bls.n	8006fbc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006fb8:	2303      	movs	r3, #3
 8006fba:	e14d      	b.n	8007258 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006fbc:	4b1a      	ldr	r3, [pc, #104]	; (8007028 <HAL_RCC_OscConfig+0x2ac>)
 8006fbe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006fc0:	f003 0302 	and.w	r3, r3, #2
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d1f0      	bne.n	8006faa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	f003 0304 	and.w	r3, r3, #4
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	f000 80a0 	beq.w	8007116 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006fda:	4b13      	ldr	r3, [pc, #76]	; (8007028 <HAL_RCC_OscConfig+0x2ac>)
 8006fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d10f      	bne.n	8007006 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006fe6:	2300      	movs	r3, #0
 8006fe8:	60bb      	str	r3, [r7, #8]
 8006fea:	4b0f      	ldr	r3, [pc, #60]	; (8007028 <HAL_RCC_OscConfig+0x2ac>)
 8006fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fee:	4a0e      	ldr	r2, [pc, #56]	; (8007028 <HAL_RCC_OscConfig+0x2ac>)
 8006ff0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006ff4:	6413      	str	r3, [r2, #64]	; 0x40
 8006ff6:	4b0c      	ldr	r3, [pc, #48]	; (8007028 <HAL_RCC_OscConfig+0x2ac>)
 8006ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ffa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ffe:	60bb      	str	r3, [r7, #8]
 8007000:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007002:	2301      	movs	r3, #1
 8007004:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007006:	4b0b      	ldr	r3, [pc, #44]	; (8007034 <HAL_RCC_OscConfig+0x2b8>)
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800700e:	2b00      	cmp	r3, #0
 8007010:	d121      	bne.n	8007056 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007012:	4b08      	ldr	r3, [pc, #32]	; (8007034 <HAL_RCC_OscConfig+0x2b8>)
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	4a07      	ldr	r2, [pc, #28]	; (8007034 <HAL_RCC_OscConfig+0x2b8>)
 8007018:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800701c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800701e:	f7fe fd37 	bl	8005a90 <HAL_GetTick>
 8007022:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007024:	e011      	b.n	800704a <HAL_RCC_OscConfig+0x2ce>
 8007026:	bf00      	nop
 8007028:	40023800 	.word	0x40023800
 800702c:	42470000 	.word	0x42470000
 8007030:	42470e80 	.word	0x42470e80
 8007034:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007038:	f7fe fd2a 	bl	8005a90 <HAL_GetTick>
 800703c:	4602      	mov	r2, r0
 800703e:	693b      	ldr	r3, [r7, #16]
 8007040:	1ad3      	subs	r3, r2, r3
 8007042:	2b02      	cmp	r3, #2
 8007044:	d901      	bls.n	800704a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8007046:	2303      	movs	r3, #3
 8007048:	e106      	b.n	8007258 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800704a:	4b85      	ldr	r3, [pc, #532]	; (8007260 <HAL_RCC_OscConfig+0x4e4>)
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007052:	2b00      	cmp	r3, #0
 8007054:	d0f0      	beq.n	8007038 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	689b      	ldr	r3, [r3, #8]
 800705a:	2b01      	cmp	r3, #1
 800705c:	d106      	bne.n	800706c <HAL_RCC_OscConfig+0x2f0>
 800705e:	4b81      	ldr	r3, [pc, #516]	; (8007264 <HAL_RCC_OscConfig+0x4e8>)
 8007060:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007062:	4a80      	ldr	r2, [pc, #512]	; (8007264 <HAL_RCC_OscConfig+0x4e8>)
 8007064:	f043 0301 	orr.w	r3, r3, #1
 8007068:	6713      	str	r3, [r2, #112]	; 0x70
 800706a:	e01c      	b.n	80070a6 <HAL_RCC_OscConfig+0x32a>
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	689b      	ldr	r3, [r3, #8]
 8007070:	2b05      	cmp	r3, #5
 8007072:	d10c      	bne.n	800708e <HAL_RCC_OscConfig+0x312>
 8007074:	4b7b      	ldr	r3, [pc, #492]	; (8007264 <HAL_RCC_OscConfig+0x4e8>)
 8007076:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007078:	4a7a      	ldr	r2, [pc, #488]	; (8007264 <HAL_RCC_OscConfig+0x4e8>)
 800707a:	f043 0304 	orr.w	r3, r3, #4
 800707e:	6713      	str	r3, [r2, #112]	; 0x70
 8007080:	4b78      	ldr	r3, [pc, #480]	; (8007264 <HAL_RCC_OscConfig+0x4e8>)
 8007082:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007084:	4a77      	ldr	r2, [pc, #476]	; (8007264 <HAL_RCC_OscConfig+0x4e8>)
 8007086:	f043 0301 	orr.w	r3, r3, #1
 800708a:	6713      	str	r3, [r2, #112]	; 0x70
 800708c:	e00b      	b.n	80070a6 <HAL_RCC_OscConfig+0x32a>
 800708e:	4b75      	ldr	r3, [pc, #468]	; (8007264 <HAL_RCC_OscConfig+0x4e8>)
 8007090:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007092:	4a74      	ldr	r2, [pc, #464]	; (8007264 <HAL_RCC_OscConfig+0x4e8>)
 8007094:	f023 0301 	bic.w	r3, r3, #1
 8007098:	6713      	str	r3, [r2, #112]	; 0x70
 800709a:	4b72      	ldr	r3, [pc, #456]	; (8007264 <HAL_RCC_OscConfig+0x4e8>)
 800709c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800709e:	4a71      	ldr	r2, [pc, #452]	; (8007264 <HAL_RCC_OscConfig+0x4e8>)
 80070a0:	f023 0304 	bic.w	r3, r3, #4
 80070a4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	689b      	ldr	r3, [r3, #8]
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d015      	beq.n	80070da <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80070ae:	f7fe fcef 	bl	8005a90 <HAL_GetTick>
 80070b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80070b4:	e00a      	b.n	80070cc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80070b6:	f7fe fceb 	bl	8005a90 <HAL_GetTick>
 80070ba:	4602      	mov	r2, r0
 80070bc:	693b      	ldr	r3, [r7, #16]
 80070be:	1ad3      	subs	r3, r2, r3
 80070c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80070c4:	4293      	cmp	r3, r2
 80070c6:	d901      	bls.n	80070cc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80070c8:	2303      	movs	r3, #3
 80070ca:	e0c5      	b.n	8007258 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80070cc:	4b65      	ldr	r3, [pc, #404]	; (8007264 <HAL_RCC_OscConfig+0x4e8>)
 80070ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070d0:	f003 0302 	and.w	r3, r3, #2
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d0ee      	beq.n	80070b6 <HAL_RCC_OscConfig+0x33a>
 80070d8:	e014      	b.n	8007104 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80070da:	f7fe fcd9 	bl	8005a90 <HAL_GetTick>
 80070de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80070e0:	e00a      	b.n	80070f8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80070e2:	f7fe fcd5 	bl	8005a90 <HAL_GetTick>
 80070e6:	4602      	mov	r2, r0
 80070e8:	693b      	ldr	r3, [r7, #16]
 80070ea:	1ad3      	subs	r3, r2, r3
 80070ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80070f0:	4293      	cmp	r3, r2
 80070f2:	d901      	bls.n	80070f8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80070f4:	2303      	movs	r3, #3
 80070f6:	e0af      	b.n	8007258 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80070f8:	4b5a      	ldr	r3, [pc, #360]	; (8007264 <HAL_RCC_OscConfig+0x4e8>)
 80070fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070fc:	f003 0302 	and.w	r3, r3, #2
 8007100:	2b00      	cmp	r3, #0
 8007102:	d1ee      	bne.n	80070e2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007104:	7dfb      	ldrb	r3, [r7, #23]
 8007106:	2b01      	cmp	r3, #1
 8007108:	d105      	bne.n	8007116 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800710a:	4b56      	ldr	r3, [pc, #344]	; (8007264 <HAL_RCC_OscConfig+0x4e8>)
 800710c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800710e:	4a55      	ldr	r2, [pc, #340]	; (8007264 <HAL_RCC_OscConfig+0x4e8>)
 8007110:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007114:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	699b      	ldr	r3, [r3, #24]
 800711a:	2b00      	cmp	r3, #0
 800711c:	f000 809b 	beq.w	8007256 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007120:	4b50      	ldr	r3, [pc, #320]	; (8007264 <HAL_RCC_OscConfig+0x4e8>)
 8007122:	689b      	ldr	r3, [r3, #8]
 8007124:	f003 030c 	and.w	r3, r3, #12
 8007128:	2b08      	cmp	r3, #8
 800712a:	d05c      	beq.n	80071e6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	699b      	ldr	r3, [r3, #24]
 8007130:	2b02      	cmp	r3, #2
 8007132:	d141      	bne.n	80071b8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007134:	4b4c      	ldr	r3, [pc, #304]	; (8007268 <HAL_RCC_OscConfig+0x4ec>)
 8007136:	2200      	movs	r2, #0
 8007138:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800713a:	f7fe fca9 	bl	8005a90 <HAL_GetTick>
 800713e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007140:	e008      	b.n	8007154 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007142:	f7fe fca5 	bl	8005a90 <HAL_GetTick>
 8007146:	4602      	mov	r2, r0
 8007148:	693b      	ldr	r3, [r7, #16]
 800714a:	1ad3      	subs	r3, r2, r3
 800714c:	2b02      	cmp	r3, #2
 800714e:	d901      	bls.n	8007154 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8007150:	2303      	movs	r3, #3
 8007152:	e081      	b.n	8007258 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007154:	4b43      	ldr	r3, [pc, #268]	; (8007264 <HAL_RCC_OscConfig+0x4e8>)
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800715c:	2b00      	cmp	r3, #0
 800715e:	d1f0      	bne.n	8007142 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	69da      	ldr	r2, [r3, #28]
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	6a1b      	ldr	r3, [r3, #32]
 8007168:	431a      	orrs	r2, r3
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800716e:	019b      	lsls	r3, r3, #6
 8007170:	431a      	orrs	r2, r3
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007176:	085b      	lsrs	r3, r3, #1
 8007178:	3b01      	subs	r3, #1
 800717a:	041b      	lsls	r3, r3, #16
 800717c:	431a      	orrs	r2, r3
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007182:	061b      	lsls	r3, r3, #24
 8007184:	4937      	ldr	r1, [pc, #220]	; (8007264 <HAL_RCC_OscConfig+0x4e8>)
 8007186:	4313      	orrs	r3, r2
 8007188:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800718a:	4b37      	ldr	r3, [pc, #220]	; (8007268 <HAL_RCC_OscConfig+0x4ec>)
 800718c:	2201      	movs	r2, #1
 800718e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007190:	f7fe fc7e 	bl	8005a90 <HAL_GetTick>
 8007194:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007196:	e008      	b.n	80071aa <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007198:	f7fe fc7a 	bl	8005a90 <HAL_GetTick>
 800719c:	4602      	mov	r2, r0
 800719e:	693b      	ldr	r3, [r7, #16]
 80071a0:	1ad3      	subs	r3, r2, r3
 80071a2:	2b02      	cmp	r3, #2
 80071a4:	d901      	bls.n	80071aa <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80071a6:	2303      	movs	r3, #3
 80071a8:	e056      	b.n	8007258 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80071aa:	4b2e      	ldr	r3, [pc, #184]	; (8007264 <HAL_RCC_OscConfig+0x4e8>)
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d0f0      	beq.n	8007198 <HAL_RCC_OscConfig+0x41c>
 80071b6:	e04e      	b.n	8007256 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80071b8:	4b2b      	ldr	r3, [pc, #172]	; (8007268 <HAL_RCC_OscConfig+0x4ec>)
 80071ba:	2200      	movs	r2, #0
 80071bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80071be:	f7fe fc67 	bl	8005a90 <HAL_GetTick>
 80071c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80071c4:	e008      	b.n	80071d8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80071c6:	f7fe fc63 	bl	8005a90 <HAL_GetTick>
 80071ca:	4602      	mov	r2, r0
 80071cc:	693b      	ldr	r3, [r7, #16]
 80071ce:	1ad3      	subs	r3, r2, r3
 80071d0:	2b02      	cmp	r3, #2
 80071d2:	d901      	bls.n	80071d8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80071d4:	2303      	movs	r3, #3
 80071d6:	e03f      	b.n	8007258 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80071d8:	4b22      	ldr	r3, [pc, #136]	; (8007264 <HAL_RCC_OscConfig+0x4e8>)
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d1f0      	bne.n	80071c6 <HAL_RCC_OscConfig+0x44a>
 80071e4:	e037      	b.n	8007256 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	699b      	ldr	r3, [r3, #24]
 80071ea:	2b01      	cmp	r3, #1
 80071ec:	d101      	bne.n	80071f2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80071ee:	2301      	movs	r3, #1
 80071f0:	e032      	b.n	8007258 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80071f2:	4b1c      	ldr	r3, [pc, #112]	; (8007264 <HAL_RCC_OscConfig+0x4e8>)
 80071f4:	685b      	ldr	r3, [r3, #4]
 80071f6:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	699b      	ldr	r3, [r3, #24]
 80071fc:	2b01      	cmp	r3, #1
 80071fe:	d028      	beq.n	8007252 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800720a:	429a      	cmp	r2, r3
 800720c:	d121      	bne.n	8007252 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007218:	429a      	cmp	r2, r3
 800721a:	d11a      	bne.n	8007252 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800721c:	68fa      	ldr	r2, [r7, #12]
 800721e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007222:	4013      	ands	r3, r2
 8007224:	687a      	ldr	r2, [r7, #4]
 8007226:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007228:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800722a:	4293      	cmp	r3, r2
 800722c:	d111      	bne.n	8007252 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007238:	085b      	lsrs	r3, r3, #1
 800723a:	3b01      	subs	r3, #1
 800723c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800723e:	429a      	cmp	r2, r3
 8007240:	d107      	bne.n	8007252 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800724c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800724e:	429a      	cmp	r2, r3
 8007250:	d001      	beq.n	8007256 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8007252:	2301      	movs	r3, #1
 8007254:	e000      	b.n	8007258 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8007256:	2300      	movs	r3, #0
}
 8007258:	4618      	mov	r0, r3
 800725a:	3718      	adds	r7, #24
 800725c:	46bd      	mov	sp, r7
 800725e:	bd80      	pop	{r7, pc}
 8007260:	40007000 	.word	0x40007000
 8007264:	40023800 	.word	0x40023800
 8007268:	42470060 	.word	0x42470060

0800726c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800726c:	b580      	push	{r7, lr}
 800726e:	b084      	sub	sp, #16
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
 8007274:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	2b00      	cmp	r3, #0
 800727a:	d101      	bne.n	8007280 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800727c:	2301      	movs	r3, #1
 800727e:	e0cc      	b.n	800741a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007280:	4b68      	ldr	r3, [pc, #416]	; (8007424 <HAL_RCC_ClockConfig+0x1b8>)
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f003 0307 	and.w	r3, r3, #7
 8007288:	683a      	ldr	r2, [r7, #0]
 800728a:	429a      	cmp	r2, r3
 800728c:	d90c      	bls.n	80072a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800728e:	4b65      	ldr	r3, [pc, #404]	; (8007424 <HAL_RCC_ClockConfig+0x1b8>)
 8007290:	683a      	ldr	r2, [r7, #0]
 8007292:	b2d2      	uxtb	r2, r2
 8007294:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007296:	4b63      	ldr	r3, [pc, #396]	; (8007424 <HAL_RCC_ClockConfig+0x1b8>)
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	f003 0307 	and.w	r3, r3, #7
 800729e:	683a      	ldr	r2, [r7, #0]
 80072a0:	429a      	cmp	r2, r3
 80072a2:	d001      	beq.n	80072a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80072a4:	2301      	movs	r3, #1
 80072a6:	e0b8      	b.n	800741a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	f003 0302 	and.w	r3, r3, #2
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d020      	beq.n	80072f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	f003 0304 	and.w	r3, r3, #4
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d005      	beq.n	80072cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80072c0:	4b59      	ldr	r3, [pc, #356]	; (8007428 <HAL_RCC_ClockConfig+0x1bc>)
 80072c2:	689b      	ldr	r3, [r3, #8]
 80072c4:	4a58      	ldr	r2, [pc, #352]	; (8007428 <HAL_RCC_ClockConfig+0x1bc>)
 80072c6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80072ca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	f003 0308 	and.w	r3, r3, #8
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d005      	beq.n	80072e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80072d8:	4b53      	ldr	r3, [pc, #332]	; (8007428 <HAL_RCC_ClockConfig+0x1bc>)
 80072da:	689b      	ldr	r3, [r3, #8]
 80072dc:	4a52      	ldr	r2, [pc, #328]	; (8007428 <HAL_RCC_ClockConfig+0x1bc>)
 80072de:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80072e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80072e4:	4b50      	ldr	r3, [pc, #320]	; (8007428 <HAL_RCC_ClockConfig+0x1bc>)
 80072e6:	689b      	ldr	r3, [r3, #8]
 80072e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	689b      	ldr	r3, [r3, #8]
 80072f0:	494d      	ldr	r1, [pc, #308]	; (8007428 <HAL_RCC_ClockConfig+0x1bc>)
 80072f2:	4313      	orrs	r3, r2
 80072f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f003 0301 	and.w	r3, r3, #1
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d044      	beq.n	800738c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	685b      	ldr	r3, [r3, #4]
 8007306:	2b01      	cmp	r3, #1
 8007308:	d107      	bne.n	800731a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800730a:	4b47      	ldr	r3, [pc, #284]	; (8007428 <HAL_RCC_ClockConfig+0x1bc>)
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007312:	2b00      	cmp	r3, #0
 8007314:	d119      	bne.n	800734a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007316:	2301      	movs	r3, #1
 8007318:	e07f      	b.n	800741a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	685b      	ldr	r3, [r3, #4]
 800731e:	2b02      	cmp	r3, #2
 8007320:	d003      	beq.n	800732a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007326:	2b03      	cmp	r3, #3
 8007328:	d107      	bne.n	800733a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800732a:	4b3f      	ldr	r3, [pc, #252]	; (8007428 <HAL_RCC_ClockConfig+0x1bc>)
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007332:	2b00      	cmp	r3, #0
 8007334:	d109      	bne.n	800734a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007336:	2301      	movs	r3, #1
 8007338:	e06f      	b.n	800741a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800733a:	4b3b      	ldr	r3, [pc, #236]	; (8007428 <HAL_RCC_ClockConfig+0x1bc>)
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f003 0302 	and.w	r3, r3, #2
 8007342:	2b00      	cmp	r3, #0
 8007344:	d101      	bne.n	800734a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007346:	2301      	movs	r3, #1
 8007348:	e067      	b.n	800741a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800734a:	4b37      	ldr	r3, [pc, #220]	; (8007428 <HAL_RCC_ClockConfig+0x1bc>)
 800734c:	689b      	ldr	r3, [r3, #8]
 800734e:	f023 0203 	bic.w	r2, r3, #3
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	685b      	ldr	r3, [r3, #4]
 8007356:	4934      	ldr	r1, [pc, #208]	; (8007428 <HAL_RCC_ClockConfig+0x1bc>)
 8007358:	4313      	orrs	r3, r2
 800735a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800735c:	f7fe fb98 	bl	8005a90 <HAL_GetTick>
 8007360:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007362:	e00a      	b.n	800737a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007364:	f7fe fb94 	bl	8005a90 <HAL_GetTick>
 8007368:	4602      	mov	r2, r0
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	1ad3      	subs	r3, r2, r3
 800736e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007372:	4293      	cmp	r3, r2
 8007374:	d901      	bls.n	800737a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007376:	2303      	movs	r3, #3
 8007378:	e04f      	b.n	800741a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800737a:	4b2b      	ldr	r3, [pc, #172]	; (8007428 <HAL_RCC_ClockConfig+0x1bc>)
 800737c:	689b      	ldr	r3, [r3, #8]
 800737e:	f003 020c 	and.w	r2, r3, #12
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	685b      	ldr	r3, [r3, #4]
 8007386:	009b      	lsls	r3, r3, #2
 8007388:	429a      	cmp	r2, r3
 800738a:	d1eb      	bne.n	8007364 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800738c:	4b25      	ldr	r3, [pc, #148]	; (8007424 <HAL_RCC_ClockConfig+0x1b8>)
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f003 0307 	and.w	r3, r3, #7
 8007394:	683a      	ldr	r2, [r7, #0]
 8007396:	429a      	cmp	r2, r3
 8007398:	d20c      	bcs.n	80073b4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800739a:	4b22      	ldr	r3, [pc, #136]	; (8007424 <HAL_RCC_ClockConfig+0x1b8>)
 800739c:	683a      	ldr	r2, [r7, #0]
 800739e:	b2d2      	uxtb	r2, r2
 80073a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80073a2:	4b20      	ldr	r3, [pc, #128]	; (8007424 <HAL_RCC_ClockConfig+0x1b8>)
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f003 0307 	and.w	r3, r3, #7
 80073aa:	683a      	ldr	r2, [r7, #0]
 80073ac:	429a      	cmp	r2, r3
 80073ae:	d001      	beq.n	80073b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80073b0:	2301      	movs	r3, #1
 80073b2:	e032      	b.n	800741a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	f003 0304 	and.w	r3, r3, #4
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d008      	beq.n	80073d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80073c0:	4b19      	ldr	r3, [pc, #100]	; (8007428 <HAL_RCC_ClockConfig+0x1bc>)
 80073c2:	689b      	ldr	r3, [r3, #8]
 80073c4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	68db      	ldr	r3, [r3, #12]
 80073cc:	4916      	ldr	r1, [pc, #88]	; (8007428 <HAL_RCC_ClockConfig+0x1bc>)
 80073ce:	4313      	orrs	r3, r2
 80073d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f003 0308 	and.w	r3, r3, #8
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d009      	beq.n	80073f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80073de:	4b12      	ldr	r3, [pc, #72]	; (8007428 <HAL_RCC_ClockConfig+0x1bc>)
 80073e0:	689b      	ldr	r3, [r3, #8]
 80073e2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	691b      	ldr	r3, [r3, #16]
 80073ea:	00db      	lsls	r3, r3, #3
 80073ec:	490e      	ldr	r1, [pc, #56]	; (8007428 <HAL_RCC_ClockConfig+0x1bc>)
 80073ee:	4313      	orrs	r3, r2
 80073f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80073f2:	f000 f821 	bl	8007438 <HAL_RCC_GetSysClockFreq>
 80073f6:	4602      	mov	r2, r0
 80073f8:	4b0b      	ldr	r3, [pc, #44]	; (8007428 <HAL_RCC_ClockConfig+0x1bc>)
 80073fa:	689b      	ldr	r3, [r3, #8]
 80073fc:	091b      	lsrs	r3, r3, #4
 80073fe:	f003 030f 	and.w	r3, r3, #15
 8007402:	490a      	ldr	r1, [pc, #40]	; (800742c <HAL_RCC_ClockConfig+0x1c0>)
 8007404:	5ccb      	ldrb	r3, [r1, r3]
 8007406:	fa22 f303 	lsr.w	r3, r2, r3
 800740a:	4a09      	ldr	r2, [pc, #36]	; (8007430 <HAL_RCC_ClockConfig+0x1c4>)
 800740c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800740e:	4b09      	ldr	r3, [pc, #36]	; (8007434 <HAL_RCC_ClockConfig+0x1c8>)
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	4618      	mov	r0, r3
 8007414:	f7fe faf8 	bl	8005a08 <HAL_InitTick>

  return HAL_OK;
 8007418:	2300      	movs	r3, #0
}
 800741a:	4618      	mov	r0, r3
 800741c:	3710      	adds	r7, #16
 800741e:	46bd      	mov	sp, r7
 8007420:	bd80      	pop	{r7, pc}
 8007422:	bf00      	nop
 8007424:	40023c00 	.word	0x40023c00
 8007428:	40023800 	.word	0x40023800
 800742c:	0800b67c 	.word	0x0800b67c
 8007430:	20000034 	.word	0x20000034
 8007434:	20000038 	.word	0x20000038

08007438 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007438:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800743c:	b084      	sub	sp, #16
 800743e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007440:	2300      	movs	r3, #0
 8007442:	607b      	str	r3, [r7, #4]
 8007444:	2300      	movs	r3, #0
 8007446:	60fb      	str	r3, [r7, #12]
 8007448:	2300      	movs	r3, #0
 800744a:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800744c:	2300      	movs	r3, #0
 800744e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007450:	4b67      	ldr	r3, [pc, #412]	; (80075f0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007452:	689b      	ldr	r3, [r3, #8]
 8007454:	f003 030c 	and.w	r3, r3, #12
 8007458:	2b08      	cmp	r3, #8
 800745a:	d00d      	beq.n	8007478 <HAL_RCC_GetSysClockFreq+0x40>
 800745c:	2b08      	cmp	r3, #8
 800745e:	f200 80bd 	bhi.w	80075dc <HAL_RCC_GetSysClockFreq+0x1a4>
 8007462:	2b00      	cmp	r3, #0
 8007464:	d002      	beq.n	800746c <HAL_RCC_GetSysClockFreq+0x34>
 8007466:	2b04      	cmp	r3, #4
 8007468:	d003      	beq.n	8007472 <HAL_RCC_GetSysClockFreq+0x3a>
 800746a:	e0b7      	b.n	80075dc <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800746c:	4b61      	ldr	r3, [pc, #388]	; (80075f4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800746e:	60bb      	str	r3, [r7, #8]
       break;
 8007470:	e0b7      	b.n	80075e2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007472:	4b61      	ldr	r3, [pc, #388]	; (80075f8 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8007474:	60bb      	str	r3, [r7, #8]
      break;
 8007476:	e0b4      	b.n	80075e2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007478:	4b5d      	ldr	r3, [pc, #372]	; (80075f0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800747a:	685b      	ldr	r3, [r3, #4]
 800747c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007480:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007482:	4b5b      	ldr	r3, [pc, #364]	; (80075f0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007484:	685b      	ldr	r3, [r3, #4]
 8007486:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800748a:	2b00      	cmp	r3, #0
 800748c:	d04d      	beq.n	800752a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800748e:	4b58      	ldr	r3, [pc, #352]	; (80075f0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007490:	685b      	ldr	r3, [r3, #4]
 8007492:	099b      	lsrs	r3, r3, #6
 8007494:	461a      	mov	r2, r3
 8007496:	f04f 0300 	mov.w	r3, #0
 800749a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800749e:	f04f 0100 	mov.w	r1, #0
 80074a2:	ea02 0800 	and.w	r8, r2, r0
 80074a6:	ea03 0901 	and.w	r9, r3, r1
 80074aa:	4640      	mov	r0, r8
 80074ac:	4649      	mov	r1, r9
 80074ae:	f04f 0200 	mov.w	r2, #0
 80074b2:	f04f 0300 	mov.w	r3, #0
 80074b6:	014b      	lsls	r3, r1, #5
 80074b8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80074bc:	0142      	lsls	r2, r0, #5
 80074be:	4610      	mov	r0, r2
 80074c0:	4619      	mov	r1, r3
 80074c2:	ebb0 0008 	subs.w	r0, r0, r8
 80074c6:	eb61 0109 	sbc.w	r1, r1, r9
 80074ca:	f04f 0200 	mov.w	r2, #0
 80074ce:	f04f 0300 	mov.w	r3, #0
 80074d2:	018b      	lsls	r3, r1, #6
 80074d4:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80074d8:	0182      	lsls	r2, r0, #6
 80074da:	1a12      	subs	r2, r2, r0
 80074dc:	eb63 0301 	sbc.w	r3, r3, r1
 80074e0:	f04f 0000 	mov.w	r0, #0
 80074e4:	f04f 0100 	mov.w	r1, #0
 80074e8:	00d9      	lsls	r1, r3, #3
 80074ea:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80074ee:	00d0      	lsls	r0, r2, #3
 80074f0:	4602      	mov	r2, r0
 80074f2:	460b      	mov	r3, r1
 80074f4:	eb12 0208 	adds.w	r2, r2, r8
 80074f8:	eb43 0309 	adc.w	r3, r3, r9
 80074fc:	f04f 0000 	mov.w	r0, #0
 8007500:	f04f 0100 	mov.w	r1, #0
 8007504:	0259      	lsls	r1, r3, #9
 8007506:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800750a:	0250      	lsls	r0, r2, #9
 800750c:	4602      	mov	r2, r0
 800750e:	460b      	mov	r3, r1
 8007510:	4610      	mov	r0, r2
 8007512:	4619      	mov	r1, r3
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	461a      	mov	r2, r3
 8007518:	f04f 0300 	mov.w	r3, #0
 800751c:	f7f9 fb22 	bl	8000b64 <__aeabi_uldivmod>
 8007520:	4602      	mov	r2, r0
 8007522:	460b      	mov	r3, r1
 8007524:	4613      	mov	r3, r2
 8007526:	60fb      	str	r3, [r7, #12]
 8007528:	e04a      	b.n	80075c0 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800752a:	4b31      	ldr	r3, [pc, #196]	; (80075f0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800752c:	685b      	ldr	r3, [r3, #4]
 800752e:	099b      	lsrs	r3, r3, #6
 8007530:	461a      	mov	r2, r3
 8007532:	f04f 0300 	mov.w	r3, #0
 8007536:	f240 10ff 	movw	r0, #511	; 0x1ff
 800753a:	f04f 0100 	mov.w	r1, #0
 800753e:	ea02 0400 	and.w	r4, r2, r0
 8007542:	ea03 0501 	and.w	r5, r3, r1
 8007546:	4620      	mov	r0, r4
 8007548:	4629      	mov	r1, r5
 800754a:	f04f 0200 	mov.w	r2, #0
 800754e:	f04f 0300 	mov.w	r3, #0
 8007552:	014b      	lsls	r3, r1, #5
 8007554:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8007558:	0142      	lsls	r2, r0, #5
 800755a:	4610      	mov	r0, r2
 800755c:	4619      	mov	r1, r3
 800755e:	1b00      	subs	r0, r0, r4
 8007560:	eb61 0105 	sbc.w	r1, r1, r5
 8007564:	f04f 0200 	mov.w	r2, #0
 8007568:	f04f 0300 	mov.w	r3, #0
 800756c:	018b      	lsls	r3, r1, #6
 800756e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8007572:	0182      	lsls	r2, r0, #6
 8007574:	1a12      	subs	r2, r2, r0
 8007576:	eb63 0301 	sbc.w	r3, r3, r1
 800757a:	f04f 0000 	mov.w	r0, #0
 800757e:	f04f 0100 	mov.w	r1, #0
 8007582:	00d9      	lsls	r1, r3, #3
 8007584:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007588:	00d0      	lsls	r0, r2, #3
 800758a:	4602      	mov	r2, r0
 800758c:	460b      	mov	r3, r1
 800758e:	1912      	adds	r2, r2, r4
 8007590:	eb45 0303 	adc.w	r3, r5, r3
 8007594:	f04f 0000 	mov.w	r0, #0
 8007598:	f04f 0100 	mov.w	r1, #0
 800759c:	0299      	lsls	r1, r3, #10
 800759e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80075a2:	0290      	lsls	r0, r2, #10
 80075a4:	4602      	mov	r2, r0
 80075a6:	460b      	mov	r3, r1
 80075a8:	4610      	mov	r0, r2
 80075aa:	4619      	mov	r1, r3
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	461a      	mov	r2, r3
 80075b0:	f04f 0300 	mov.w	r3, #0
 80075b4:	f7f9 fad6 	bl	8000b64 <__aeabi_uldivmod>
 80075b8:	4602      	mov	r2, r0
 80075ba:	460b      	mov	r3, r1
 80075bc:	4613      	mov	r3, r2
 80075be:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80075c0:	4b0b      	ldr	r3, [pc, #44]	; (80075f0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80075c2:	685b      	ldr	r3, [r3, #4]
 80075c4:	0c1b      	lsrs	r3, r3, #16
 80075c6:	f003 0303 	and.w	r3, r3, #3
 80075ca:	3301      	adds	r3, #1
 80075cc:	005b      	lsls	r3, r3, #1
 80075ce:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80075d0:	68fa      	ldr	r2, [r7, #12]
 80075d2:	683b      	ldr	r3, [r7, #0]
 80075d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80075d8:	60bb      	str	r3, [r7, #8]
      break;
 80075da:	e002      	b.n	80075e2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80075dc:	4b05      	ldr	r3, [pc, #20]	; (80075f4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80075de:	60bb      	str	r3, [r7, #8]
      break;
 80075e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80075e2:	68bb      	ldr	r3, [r7, #8]
}
 80075e4:	4618      	mov	r0, r3
 80075e6:	3710      	adds	r7, #16
 80075e8:	46bd      	mov	sp, r7
 80075ea:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80075ee:	bf00      	nop
 80075f0:	40023800 	.word	0x40023800
 80075f4:	00f42400 	.word	0x00f42400
 80075f8:	007a1200 	.word	0x007a1200

080075fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80075fc:	b480      	push	{r7}
 80075fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007600:	4b03      	ldr	r3, [pc, #12]	; (8007610 <HAL_RCC_GetHCLKFreq+0x14>)
 8007602:	681b      	ldr	r3, [r3, #0]
}
 8007604:	4618      	mov	r0, r3
 8007606:	46bd      	mov	sp, r7
 8007608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800760c:	4770      	bx	lr
 800760e:	bf00      	nop
 8007610:	20000034 	.word	0x20000034

08007614 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007614:	b580      	push	{r7, lr}
 8007616:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007618:	f7ff fff0 	bl	80075fc <HAL_RCC_GetHCLKFreq>
 800761c:	4602      	mov	r2, r0
 800761e:	4b05      	ldr	r3, [pc, #20]	; (8007634 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007620:	689b      	ldr	r3, [r3, #8]
 8007622:	0a9b      	lsrs	r3, r3, #10
 8007624:	f003 0307 	and.w	r3, r3, #7
 8007628:	4903      	ldr	r1, [pc, #12]	; (8007638 <HAL_RCC_GetPCLK1Freq+0x24>)
 800762a:	5ccb      	ldrb	r3, [r1, r3]
 800762c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007630:	4618      	mov	r0, r3
 8007632:	bd80      	pop	{r7, pc}
 8007634:	40023800 	.word	0x40023800
 8007638:	0800b68c 	.word	0x0800b68c

0800763c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800763c:	b580      	push	{r7, lr}
 800763e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007640:	f7ff ffdc 	bl	80075fc <HAL_RCC_GetHCLKFreq>
 8007644:	4602      	mov	r2, r0
 8007646:	4b05      	ldr	r3, [pc, #20]	; (800765c <HAL_RCC_GetPCLK2Freq+0x20>)
 8007648:	689b      	ldr	r3, [r3, #8]
 800764a:	0b5b      	lsrs	r3, r3, #13
 800764c:	f003 0307 	and.w	r3, r3, #7
 8007650:	4903      	ldr	r1, [pc, #12]	; (8007660 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007652:	5ccb      	ldrb	r3, [r1, r3]
 8007654:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007658:	4618      	mov	r0, r3
 800765a:	bd80      	pop	{r7, pc}
 800765c:	40023800 	.word	0x40023800
 8007660:	0800b68c 	.word	0x0800b68c

08007664 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007664:	b580      	push	{r7, lr}
 8007666:	b082      	sub	sp, #8
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	2b00      	cmp	r3, #0
 8007670:	d101      	bne.n	8007676 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007672:	2301      	movs	r3, #1
 8007674:	e07b      	b.n	800776e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800767a:	2b00      	cmp	r3, #0
 800767c:	d108      	bne.n	8007690 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	685b      	ldr	r3, [r3, #4]
 8007682:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007686:	d009      	beq.n	800769c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	2200      	movs	r2, #0
 800768c:	61da      	str	r2, [r3, #28]
 800768e:	e005      	b.n	800769c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	2200      	movs	r2, #0
 8007694:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	2200      	movs	r2, #0
 800769a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	2200      	movs	r2, #0
 80076a0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80076a8:	b2db      	uxtb	r3, r3
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d106      	bne.n	80076bc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	2200      	movs	r2, #0
 80076b2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80076b6:	6878      	ldr	r0, [r7, #4]
 80076b8:	f7fd fc90 	bl	8004fdc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2202      	movs	r2, #2
 80076c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	681a      	ldr	r2, [r3, #0]
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80076d2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	685b      	ldr	r3, [r3, #4]
 80076d8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	689b      	ldr	r3, [r3, #8]
 80076e0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80076e4:	431a      	orrs	r2, r3
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	68db      	ldr	r3, [r3, #12]
 80076ea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80076ee:	431a      	orrs	r2, r3
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	691b      	ldr	r3, [r3, #16]
 80076f4:	f003 0302 	and.w	r3, r3, #2
 80076f8:	431a      	orrs	r2, r3
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	695b      	ldr	r3, [r3, #20]
 80076fe:	f003 0301 	and.w	r3, r3, #1
 8007702:	431a      	orrs	r2, r3
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	699b      	ldr	r3, [r3, #24]
 8007708:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800770c:	431a      	orrs	r2, r3
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	69db      	ldr	r3, [r3, #28]
 8007712:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007716:	431a      	orrs	r2, r3
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	6a1b      	ldr	r3, [r3, #32]
 800771c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007720:	ea42 0103 	orr.w	r1, r2, r3
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007728:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	430a      	orrs	r2, r1
 8007732:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	699b      	ldr	r3, [r3, #24]
 8007738:	0c1b      	lsrs	r3, r3, #16
 800773a:	f003 0104 	and.w	r1, r3, #4
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007742:	f003 0210 	and.w	r2, r3, #16
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	430a      	orrs	r2, r1
 800774c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	69da      	ldr	r2, [r3, #28]
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800775c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2200      	movs	r2, #0
 8007762:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	2201      	movs	r2, #1
 8007768:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800776c:	2300      	movs	r3, #0
}
 800776e:	4618      	mov	r0, r3
 8007770:	3708      	adds	r7, #8
 8007772:	46bd      	mov	sp, r7
 8007774:	bd80      	pop	{r7, pc}

08007776 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007776:	b580      	push	{r7, lr}
 8007778:	b088      	sub	sp, #32
 800777a:	af00      	add	r7, sp, #0
 800777c:	60f8      	str	r0, [r7, #12]
 800777e:	60b9      	str	r1, [r7, #8]
 8007780:	603b      	str	r3, [r7, #0]
 8007782:	4613      	mov	r3, r2
 8007784:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007786:	2300      	movs	r3, #0
 8007788:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007790:	2b01      	cmp	r3, #1
 8007792:	d101      	bne.n	8007798 <HAL_SPI_Transmit+0x22>
 8007794:	2302      	movs	r3, #2
 8007796:	e126      	b.n	80079e6 <HAL_SPI_Transmit+0x270>
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	2201      	movs	r2, #1
 800779c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80077a0:	f7fe f976 	bl	8005a90 <HAL_GetTick>
 80077a4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80077a6:	88fb      	ldrh	r3, [r7, #6]
 80077a8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80077b0:	b2db      	uxtb	r3, r3
 80077b2:	2b01      	cmp	r3, #1
 80077b4:	d002      	beq.n	80077bc <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80077b6:	2302      	movs	r3, #2
 80077b8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80077ba:	e10b      	b.n	80079d4 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80077bc:	68bb      	ldr	r3, [r7, #8]
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d002      	beq.n	80077c8 <HAL_SPI_Transmit+0x52>
 80077c2:	88fb      	ldrh	r3, [r7, #6]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d102      	bne.n	80077ce <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80077c8:	2301      	movs	r3, #1
 80077ca:	77fb      	strb	r3, [r7, #31]
    goto error;
 80077cc:	e102      	b.n	80079d4 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	2203      	movs	r2, #3
 80077d2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	2200      	movs	r2, #0
 80077da:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	68ba      	ldr	r2, [r7, #8]
 80077e0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	88fa      	ldrh	r2, [r7, #6]
 80077e6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	88fa      	ldrh	r2, [r7, #6]
 80077ec:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	2200      	movs	r2, #0
 80077f2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	2200      	movs	r2, #0
 80077f8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	2200      	movs	r2, #0
 80077fe:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	2200      	movs	r2, #0
 8007804:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	2200      	movs	r2, #0
 800780a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	689b      	ldr	r3, [r3, #8]
 8007810:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007814:	d10f      	bne.n	8007836 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	681a      	ldr	r2, [r3, #0]
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007824:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	681a      	ldr	r2, [r3, #0]
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007834:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007840:	2b40      	cmp	r3, #64	; 0x40
 8007842:	d007      	beq.n	8007854 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	681a      	ldr	r2, [r3, #0]
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007852:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	68db      	ldr	r3, [r3, #12]
 8007858:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800785c:	d14b      	bne.n	80078f6 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	685b      	ldr	r3, [r3, #4]
 8007862:	2b00      	cmp	r3, #0
 8007864:	d002      	beq.n	800786c <HAL_SPI_Transmit+0xf6>
 8007866:	8afb      	ldrh	r3, [r7, #22]
 8007868:	2b01      	cmp	r3, #1
 800786a:	d13e      	bne.n	80078ea <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007870:	881a      	ldrh	r2, [r3, #0]
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800787c:	1c9a      	adds	r2, r3, #2
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007886:	b29b      	uxth	r3, r3
 8007888:	3b01      	subs	r3, #1
 800788a:	b29a      	uxth	r2, r3
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007890:	e02b      	b.n	80078ea <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	689b      	ldr	r3, [r3, #8]
 8007898:	f003 0302 	and.w	r3, r3, #2
 800789c:	2b02      	cmp	r3, #2
 800789e:	d112      	bne.n	80078c6 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078a4:	881a      	ldrh	r2, [r3, #0]
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078b0:	1c9a      	adds	r2, r3, #2
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80078ba:	b29b      	uxth	r3, r3
 80078bc:	3b01      	subs	r3, #1
 80078be:	b29a      	uxth	r2, r3
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	86da      	strh	r2, [r3, #54]	; 0x36
 80078c4:	e011      	b.n	80078ea <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80078c6:	f7fe f8e3 	bl	8005a90 <HAL_GetTick>
 80078ca:	4602      	mov	r2, r0
 80078cc:	69bb      	ldr	r3, [r7, #24]
 80078ce:	1ad3      	subs	r3, r2, r3
 80078d0:	683a      	ldr	r2, [r7, #0]
 80078d2:	429a      	cmp	r2, r3
 80078d4:	d803      	bhi.n	80078de <HAL_SPI_Transmit+0x168>
 80078d6:	683b      	ldr	r3, [r7, #0]
 80078d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078dc:	d102      	bne.n	80078e4 <HAL_SPI_Transmit+0x16e>
 80078de:	683b      	ldr	r3, [r7, #0]
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d102      	bne.n	80078ea <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80078e4:	2303      	movs	r3, #3
 80078e6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80078e8:	e074      	b.n	80079d4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80078ee:	b29b      	uxth	r3, r3
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d1ce      	bne.n	8007892 <HAL_SPI_Transmit+0x11c>
 80078f4:	e04c      	b.n	8007990 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	685b      	ldr	r3, [r3, #4]
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d002      	beq.n	8007904 <HAL_SPI_Transmit+0x18e>
 80078fe:	8afb      	ldrh	r3, [r7, #22]
 8007900:	2b01      	cmp	r3, #1
 8007902:	d140      	bne.n	8007986 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	330c      	adds	r3, #12
 800790e:	7812      	ldrb	r2, [r2, #0]
 8007910:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007916:	1c5a      	adds	r2, r3, #1
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007920:	b29b      	uxth	r3, r3
 8007922:	3b01      	subs	r3, #1
 8007924:	b29a      	uxth	r2, r3
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800792a:	e02c      	b.n	8007986 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	689b      	ldr	r3, [r3, #8]
 8007932:	f003 0302 	and.w	r3, r3, #2
 8007936:	2b02      	cmp	r3, #2
 8007938:	d113      	bne.n	8007962 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	330c      	adds	r3, #12
 8007944:	7812      	ldrb	r2, [r2, #0]
 8007946:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800794c:	1c5a      	adds	r2, r3, #1
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007956:	b29b      	uxth	r3, r3
 8007958:	3b01      	subs	r3, #1
 800795a:	b29a      	uxth	r2, r3
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	86da      	strh	r2, [r3, #54]	; 0x36
 8007960:	e011      	b.n	8007986 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007962:	f7fe f895 	bl	8005a90 <HAL_GetTick>
 8007966:	4602      	mov	r2, r0
 8007968:	69bb      	ldr	r3, [r7, #24]
 800796a:	1ad3      	subs	r3, r2, r3
 800796c:	683a      	ldr	r2, [r7, #0]
 800796e:	429a      	cmp	r2, r3
 8007970:	d803      	bhi.n	800797a <HAL_SPI_Transmit+0x204>
 8007972:	683b      	ldr	r3, [r7, #0]
 8007974:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007978:	d102      	bne.n	8007980 <HAL_SPI_Transmit+0x20a>
 800797a:	683b      	ldr	r3, [r7, #0]
 800797c:	2b00      	cmp	r3, #0
 800797e:	d102      	bne.n	8007986 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8007980:	2303      	movs	r3, #3
 8007982:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007984:	e026      	b.n	80079d4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800798a:	b29b      	uxth	r3, r3
 800798c:	2b00      	cmp	r3, #0
 800798e:	d1cd      	bne.n	800792c <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007990:	69ba      	ldr	r2, [r7, #24]
 8007992:	6839      	ldr	r1, [r7, #0]
 8007994:	68f8      	ldr	r0, [r7, #12]
 8007996:	f000 fbcb 	bl	8008130 <SPI_EndRxTxTransaction>
 800799a:	4603      	mov	r3, r0
 800799c:	2b00      	cmp	r3, #0
 800799e:	d002      	beq.n	80079a6 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	2220      	movs	r2, #32
 80079a4:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	689b      	ldr	r3, [r3, #8]
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d10a      	bne.n	80079c4 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80079ae:	2300      	movs	r3, #0
 80079b0:	613b      	str	r3, [r7, #16]
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	68db      	ldr	r3, [r3, #12]
 80079b8:	613b      	str	r3, [r7, #16]
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	689b      	ldr	r3, [r3, #8]
 80079c0:	613b      	str	r3, [r7, #16]
 80079c2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d002      	beq.n	80079d2 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80079cc:	2301      	movs	r3, #1
 80079ce:	77fb      	strb	r3, [r7, #31]
 80079d0:	e000      	b.n	80079d4 <HAL_SPI_Transmit+0x25e>
  }

error:
 80079d2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	2201      	movs	r2, #1
 80079d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	2200      	movs	r2, #0
 80079e0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80079e4:	7ffb      	ldrb	r3, [r7, #31]
}
 80079e6:	4618      	mov	r0, r3
 80079e8:	3720      	adds	r7, #32
 80079ea:	46bd      	mov	sp, r7
 80079ec:	bd80      	pop	{r7, pc}

080079ee <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80079ee:	b580      	push	{r7, lr}
 80079f0:	b088      	sub	sp, #32
 80079f2:	af02      	add	r7, sp, #8
 80079f4:	60f8      	str	r0, [r7, #12]
 80079f6:	60b9      	str	r1, [r7, #8]
 80079f8:	603b      	str	r3, [r7, #0]
 80079fa:	4613      	mov	r3, r2
 80079fc:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80079fe:	2300      	movs	r3, #0
 8007a00:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	685b      	ldr	r3, [r3, #4]
 8007a06:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007a0a:	d112      	bne.n	8007a32 <HAL_SPI_Receive+0x44>
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	689b      	ldr	r3, [r3, #8]
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d10e      	bne.n	8007a32 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	2204      	movs	r2, #4
 8007a18:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007a1c:	88fa      	ldrh	r2, [r7, #6]
 8007a1e:	683b      	ldr	r3, [r7, #0]
 8007a20:	9300      	str	r3, [sp, #0]
 8007a22:	4613      	mov	r3, r2
 8007a24:	68ba      	ldr	r2, [r7, #8]
 8007a26:	68b9      	ldr	r1, [r7, #8]
 8007a28:	68f8      	ldr	r0, [r7, #12]
 8007a2a:	f000 f8f1 	bl	8007c10 <HAL_SPI_TransmitReceive>
 8007a2e:	4603      	mov	r3, r0
 8007a30:	e0ea      	b.n	8007c08 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007a38:	2b01      	cmp	r3, #1
 8007a3a:	d101      	bne.n	8007a40 <HAL_SPI_Receive+0x52>
 8007a3c:	2302      	movs	r3, #2
 8007a3e:	e0e3      	b.n	8007c08 <HAL_SPI_Receive+0x21a>
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	2201      	movs	r2, #1
 8007a44:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007a48:	f7fe f822 	bl	8005a90 <HAL_GetTick>
 8007a4c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007a54:	b2db      	uxtb	r3, r3
 8007a56:	2b01      	cmp	r3, #1
 8007a58:	d002      	beq.n	8007a60 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8007a5a:	2302      	movs	r3, #2
 8007a5c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007a5e:	e0ca      	b.n	8007bf6 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8007a60:	68bb      	ldr	r3, [r7, #8]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d002      	beq.n	8007a6c <HAL_SPI_Receive+0x7e>
 8007a66:	88fb      	ldrh	r3, [r7, #6]
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d102      	bne.n	8007a72 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8007a6c:	2301      	movs	r3, #1
 8007a6e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007a70:	e0c1      	b.n	8007bf6 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	2204      	movs	r2, #4
 8007a76:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	2200      	movs	r2, #0
 8007a7e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	68ba      	ldr	r2, [r7, #8]
 8007a84:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	88fa      	ldrh	r2, [r7, #6]
 8007a8a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	88fa      	ldrh	r2, [r7, #6]
 8007a90:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	2200      	movs	r2, #0
 8007a96:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	2200      	movs	r2, #0
 8007aa2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	2200      	movs	r2, #0
 8007aa8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	2200      	movs	r2, #0
 8007aae:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	689b      	ldr	r3, [r3, #8]
 8007ab4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007ab8:	d10f      	bne.n	8007ada <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	681a      	ldr	r2, [r3, #0]
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007ac8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	681a      	ldr	r2, [r3, #0]
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007ad8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ae4:	2b40      	cmp	r3, #64	; 0x40
 8007ae6:	d007      	beq.n	8007af8 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	681a      	ldr	r2, [r3, #0]
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007af6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	68db      	ldr	r3, [r3, #12]
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d162      	bne.n	8007bc6 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007b00:	e02e      	b.n	8007b60 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	689b      	ldr	r3, [r3, #8]
 8007b08:	f003 0301 	and.w	r3, r3, #1
 8007b0c:	2b01      	cmp	r3, #1
 8007b0e:	d115      	bne.n	8007b3c <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	f103 020c 	add.w	r2, r3, #12
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b1c:	7812      	ldrb	r2, [r2, #0]
 8007b1e:	b2d2      	uxtb	r2, r2
 8007b20:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b26:	1c5a      	adds	r2, r3, #1
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b30:	b29b      	uxth	r3, r3
 8007b32:	3b01      	subs	r3, #1
 8007b34:	b29a      	uxth	r2, r3
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007b3a:	e011      	b.n	8007b60 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007b3c:	f7fd ffa8 	bl	8005a90 <HAL_GetTick>
 8007b40:	4602      	mov	r2, r0
 8007b42:	693b      	ldr	r3, [r7, #16]
 8007b44:	1ad3      	subs	r3, r2, r3
 8007b46:	683a      	ldr	r2, [r7, #0]
 8007b48:	429a      	cmp	r2, r3
 8007b4a:	d803      	bhi.n	8007b54 <HAL_SPI_Receive+0x166>
 8007b4c:	683b      	ldr	r3, [r7, #0]
 8007b4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b52:	d102      	bne.n	8007b5a <HAL_SPI_Receive+0x16c>
 8007b54:	683b      	ldr	r3, [r7, #0]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d102      	bne.n	8007b60 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8007b5a:	2303      	movs	r3, #3
 8007b5c:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007b5e:	e04a      	b.n	8007bf6 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b64:	b29b      	uxth	r3, r3
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d1cb      	bne.n	8007b02 <HAL_SPI_Receive+0x114>
 8007b6a:	e031      	b.n	8007bd0 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	689b      	ldr	r3, [r3, #8]
 8007b72:	f003 0301 	and.w	r3, r3, #1
 8007b76:	2b01      	cmp	r3, #1
 8007b78:	d113      	bne.n	8007ba2 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	68da      	ldr	r2, [r3, #12]
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b84:	b292      	uxth	r2, r2
 8007b86:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b8c:	1c9a      	adds	r2, r3, #2
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b96:	b29b      	uxth	r3, r3
 8007b98:	3b01      	subs	r3, #1
 8007b9a:	b29a      	uxth	r2, r3
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007ba0:	e011      	b.n	8007bc6 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007ba2:	f7fd ff75 	bl	8005a90 <HAL_GetTick>
 8007ba6:	4602      	mov	r2, r0
 8007ba8:	693b      	ldr	r3, [r7, #16]
 8007baa:	1ad3      	subs	r3, r2, r3
 8007bac:	683a      	ldr	r2, [r7, #0]
 8007bae:	429a      	cmp	r2, r3
 8007bb0:	d803      	bhi.n	8007bba <HAL_SPI_Receive+0x1cc>
 8007bb2:	683b      	ldr	r3, [r7, #0]
 8007bb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bb8:	d102      	bne.n	8007bc0 <HAL_SPI_Receive+0x1d2>
 8007bba:	683b      	ldr	r3, [r7, #0]
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d102      	bne.n	8007bc6 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8007bc0:	2303      	movs	r3, #3
 8007bc2:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007bc4:	e017      	b.n	8007bf6 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007bca:	b29b      	uxth	r3, r3
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d1cd      	bne.n	8007b6c <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007bd0:	693a      	ldr	r2, [r7, #16]
 8007bd2:	6839      	ldr	r1, [r7, #0]
 8007bd4:	68f8      	ldr	r0, [r7, #12]
 8007bd6:	f000 fa45 	bl	8008064 <SPI_EndRxTransaction>
 8007bda:	4603      	mov	r3, r0
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d002      	beq.n	8007be6 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	2220      	movs	r2, #32
 8007be4:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d002      	beq.n	8007bf4 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8007bee:	2301      	movs	r3, #1
 8007bf0:	75fb      	strb	r3, [r7, #23]
 8007bf2:	e000      	b.n	8007bf6 <HAL_SPI_Receive+0x208>
  }

error :
 8007bf4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	2201      	movs	r2, #1
 8007bfa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	2200      	movs	r2, #0
 8007c02:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007c06:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c08:	4618      	mov	r0, r3
 8007c0a:	3718      	adds	r7, #24
 8007c0c:	46bd      	mov	sp, r7
 8007c0e:	bd80      	pop	{r7, pc}

08007c10 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007c10:	b580      	push	{r7, lr}
 8007c12:	b08c      	sub	sp, #48	; 0x30
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	60f8      	str	r0, [r7, #12]
 8007c18:	60b9      	str	r1, [r7, #8]
 8007c1a:	607a      	str	r2, [r7, #4]
 8007c1c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007c1e:	2301      	movs	r3, #1
 8007c20:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007c22:	2300      	movs	r3, #0
 8007c24:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007c2e:	2b01      	cmp	r3, #1
 8007c30:	d101      	bne.n	8007c36 <HAL_SPI_TransmitReceive+0x26>
 8007c32:	2302      	movs	r3, #2
 8007c34:	e18a      	b.n	8007f4c <HAL_SPI_TransmitReceive+0x33c>
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	2201      	movs	r2, #1
 8007c3a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007c3e:	f7fd ff27 	bl	8005a90 <HAL_GetTick>
 8007c42:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007c4a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	685b      	ldr	r3, [r3, #4]
 8007c52:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8007c54:	887b      	ldrh	r3, [r7, #2]
 8007c56:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007c58:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007c5c:	2b01      	cmp	r3, #1
 8007c5e:	d00f      	beq.n	8007c80 <HAL_SPI_TransmitReceive+0x70>
 8007c60:	69fb      	ldr	r3, [r7, #28]
 8007c62:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007c66:	d107      	bne.n	8007c78 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	689b      	ldr	r3, [r3, #8]
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d103      	bne.n	8007c78 <HAL_SPI_TransmitReceive+0x68>
 8007c70:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007c74:	2b04      	cmp	r3, #4
 8007c76:	d003      	beq.n	8007c80 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8007c78:	2302      	movs	r3, #2
 8007c7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007c7e:	e15b      	b.n	8007f38 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007c80:	68bb      	ldr	r3, [r7, #8]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d005      	beq.n	8007c92 <HAL_SPI_TransmitReceive+0x82>
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d002      	beq.n	8007c92 <HAL_SPI_TransmitReceive+0x82>
 8007c8c:	887b      	ldrh	r3, [r7, #2]
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d103      	bne.n	8007c9a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8007c92:	2301      	movs	r3, #1
 8007c94:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007c98:	e14e      	b.n	8007f38 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007ca0:	b2db      	uxtb	r3, r3
 8007ca2:	2b04      	cmp	r3, #4
 8007ca4:	d003      	beq.n	8007cae <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	2205      	movs	r2, #5
 8007caa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	2200      	movs	r2, #0
 8007cb2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	687a      	ldr	r2, [r7, #4]
 8007cb8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	887a      	ldrh	r2, [r7, #2]
 8007cbe:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	887a      	ldrh	r2, [r7, #2]
 8007cc4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	68ba      	ldr	r2, [r7, #8]
 8007cca:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	887a      	ldrh	r2, [r7, #2]
 8007cd0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	887a      	ldrh	r2, [r7, #2]
 8007cd6:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	2200      	movs	r2, #0
 8007cdc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	2200      	movs	r2, #0
 8007ce2:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007cee:	2b40      	cmp	r3, #64	; 0x40
 8007cf0:	d007      	beq.n	8007d02 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	681a      	ldr	r2, [r3, #0]
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007d00:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	68db      	ldr	r3, [r3, #12]
 8007d06:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007d0a:	d178      	bne.n	8007dfe <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	685b      	ldr	r3, [r3, #4]
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d002      	beq.n	8007d1a <HAL_SPI_TransmitReceive+0x10a>
 8007d14:	8b7b      	ldrh	r3, [r7, #26]
 8007d16:	2b01      	cmp	r3, #1
 8007d18:	d166      	bne.n	8007de8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d1e:	881a      	ldrh	r2, [r3, #0]
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d2a:	1c9a      	adds	r2, r3, #2
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d34:	b29b      	uxth	r3, r3
 8007d36:	3b01      	subs	r3, #1
 8007d38:	b29a      	uxth	r2, r3
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007d3e:	e053      	b.n	8007de8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	689b      	ldr	r3, [r3, #8]
 8007d46:	f003 0302 	and.w	r3, r3, #2
 8007d4a:	2b02      	cmp	r3, #2
 8007d4c:	d11b      	bne.n	8007d86 <HAL_SPI_TransmitReceive+0x176>
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d52:	b29b      	uxth	r3, r3
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d016      	beq.n	8007d86 <HAL_SPI_TransmitReceive+0x176>
 8007d58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d5a:	2b01      	cmp	r3, #1
 8007d5c:	d113      	bne.n	8007d86 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d62:	881a      	ldrh	r2, [r3, #0]
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d6e:	1c9a      	adds	r2, r3, #2
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d78:	b29b      	uxth	r3, r3
 8007d7a:	3b01      	subs	r3, #1
 8007d7c:	b29a      	uxth	r2, r3
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007d82:	2300      	movs	r3, #0
 8007d84:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	689b      	ldr	r3, [r3, #8]
 8007d8c:	f003 0301 	and.w	r3, r3, #1
 8007d90:	2b01      	cmp	r3, #1
 8007d92:	d119      	bne.n	8007dc8 <HAL_SPI_TransmitReceive+0x1b8>
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007d98:	b29b      	uxth	r3, r3
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d014      	beq.n	8007dc8 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	68da      	ldr	r2, [r3, #12]
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007da8:	b292      	uxth	r2, r2
 8007daa:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007db0:	1c9a      	adds	r2, r3, #2
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007dba:	b29b      	uxth	r3, r3
 8007dbc:	3b01      	subs	r3, #1
 8007dbe:	b29a      	uxth	r2, r3
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007dc4:	2301      	movs	r3, #1
 8007dc6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007dc8:	f7fd fe62 	bl	8005a90 <HAL_GetTick>
 8007dcc:	4602      	mov	r2, r0
 8007dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dd0:	1ad3      	subs	r3, r2, r3
 8007dd2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007dd4:	429a      	cmp	r2, r3
 8007dd6:	d807      	bhi.n	8007de8 <HAL_SPI_TransmitReceive+0x1d8>
 8007dd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007dda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dde:	d003      	beq.n	8007de8 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8007de0:	2303      	movs	r3, #3
 8007de2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007de6:	e0a7      	b.n	8007f38 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007dec:	b29b      	uxth	r3, r3
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d1a6      	bne.n	8007d40 <HAL_SPI_TransmitReceive+0x130>
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007df6:	b29b      	uxth	r3, r3
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d1a1      	bne.n	8007d40 <HAL_SPI_TransmitReceive+0x130>
 8007dfc:	e07c      	b.n	8007ef8 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	685b      	ldr	r3, [r3, #4]
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d002      	beq.n	8007e0c <HAL_SPI_TransmitReceive+0x1fc>
 8007e06:	8b7b      	ldrh	r3, [r7, #26]
 8007e08:	2b01      	cmp	r3, #1
 8007e0a:	d16b      	bne.n	8007ee4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	330c      	adds	r3, #12
 8007e16:	7812      	ldrb	r2, [r2, #0]
 8007e18:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e1e:	1c5a      	adds	r2, r3, #1
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007e28:	b29b      	uxth	r3, r3
 8007e2a:	3b01      	subs	r3, #1
 8007e2c:	b29a      	uxth	r2, r3
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007e32:	e057      	b.n	8007ee4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	689b      	ldr	r3, [r3, #8]
 8007e3a:	f003 0302 	and.w	r3, r3, #2
 8007e3e:	2b02      	cmp	r3, #2
 8007e40:	d11c      	bne.n	8007e7c <HAL_SPI_TransmitReceive+0x26c>
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007e46:	b29b      	uxth	r3, r3
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d017      	beq.n	8007e7c <HAL_SPI_TransmitReceive+0x26c>
 8007e4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e4e:	2b01      	cmp	r3, #1
 8007e50:	d114      	bne.n	8007e7c <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	330c      	adds	r3, #12
 8007e5c:	7812      	ldrb	r2, [r2, #0]
 8007e5e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e64:	1c5a      	adds	r2, r3, #1
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007e6e:	b29b      	uxth	r3, r3
 8007e70:	3b01      	subs	r3, #1
 8007e72:	b29a      	uxth	r2, r3
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007e78:	2300      	movs	r3, #0
 8007e7a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	689b      	ldr	r3, [r3, #8]
 8007e82:	f003 0301 	and.w	r3, r3, #1
 8007e86:	2b01      	cmp	r3, #1
 8007e88:	d119      	bne.n	8007ebe <HAL_SPI_TransmitReceive+0x2ae>
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e8e:	b29b      	uxth	r3, r3
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d014      	beq.n	8007ebe <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	68da      	ldr	r2, [r3, #12]
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e9e:	b2d2      	uxtb	r2, r2
 8007ea0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ea6:	1c5a      	adds	r2, r3, #1
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007eb0:	b29b      	uxth	r3, r3
 8007eb2:	3b01      	subs	r3, #1
 8007eb4:	b29a      	uxth	r2, r3
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007eba:	2301      	movs	r3, #1
 8007ebc:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007ebe:	f7fd fde7 	bl	8005a90 <HAL_GetTick>
 8007ec2:	4602      	mov	r2, r0
 8007ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ec6:	1ad3      	subs	r3, r2, r3
 8007ec8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007eca:	429a      	cmp	r2, r3
 8007ecc:	d803      	bhi.n	8007ed6 <HAL_SPI_TransmitReceive+0x2c6>
 8007ece:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ed0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ed4:	d102      	bne.n	8007edc <HAL_SPI_TransmitReceive+0x2cc>
 8007ed6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d103      	bne.n	8007ee4 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8007edc:	2303      	movs	r3, #3
 8007ede:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007ee2:	e029      	b.n	8007f38 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007ee8:	b29b      	uxth	r3, r3
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d1a2      	bne.n	8007e34 <HAL_SPI_TransmitReceive+0x224>
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ef2:	b29b      	uxth	r3, r3
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d19d      	bne.n	8007e34 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007ef8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007efa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007efc:	68f8      	ldr	r0, [r7, #12]
 8007efe:	f000 f917 	bl	8008130 <SPI_EndRxTxTransaction>
 8007f02:	4603      	mov	r3, r0
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d006      	beq.n	8007f16 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8007f08:	2301      	movs	r3, #1
 8007f0a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	2220      	movs	r2, #32
 8007f12:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007f14:	e010      	b.n	8007f38 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	689b      	ldr	r3, [r3, #8]
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d10b      	bne.n	8007f36 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007f1e:	2300      	movs	r3, #0
 8007f20:	617b      	str	r3, [r7, #20]
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	68db      	ldr	r3, [r3, #12]
 8007f28:	617b      	str	r3, [r7, #20]
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	689b      	ldr	r3, [r3, #8]
 8007f30:	617b      	str	r3, [r7, #20]
 8007f32:	697b      	ldr	r3, [r7, #20]
 8007f34:	e000      	b.n	8007f38 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8007f36:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	2201      	movs	r2, #1
 8007f3c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	2200      	movs	r2, #0
 8007f44:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007f48:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8007f4c:	4618      	mov	r0, r3
 8007f4e:	3730      	adds	r7, #48	; 0x30
 8007f50:	46bd      	mov	sp, r7
 8007f52:	bd80      	pop	{r7, pc}

08007f54 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007f54:	b580      	push	{r7, lr}
 8007f56:	b088      	sub	sp, #32
 8007f58:	af00      	add	r7, sp, #0
 8007f5a:	60f8      	str	r0, [r7, #12]
 8007f5c:	60b9      	str	r1, [r7, #8]
 8007f5e:	603b      	str	r3, [r7, #0]
 8007f60:	4613      	mov	r3, r2
 8007f62:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007f64:	f7fd fd94 	bl	8005a90 <HAL_GetTick>
 8007f68:	4602      	mov	r2, r0
 8007f6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f6c:	1a9b      	subs	r3, r3, r2
 8007f6e:	683a      	ldr	r2, [r7, #0]
 8007f70:	4413      	add	r3, r2
 8007f72:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007f74:	f7fd fd8c 	bl	8005a90 <HAL_GetTick>
 8007f78:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007f7a:	4b39      	ldr	r3, [pc, #228]	; (8008060 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	015b      	lsls	r3, r3, #5
 8007f80:	0d1b      	lsrs	r3, r3, #20
 8007f82:	69fa      	ldr	r2, [r7, #28]
 8007f84:	fb02 f303 	mul.w	r3, r2, r3
 8007f88:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007f8a:	e054      	b.n	8008036 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007f8c:	683b      	ldr	r3, [r7, #0]
 8007f8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f92:	d050      	beq.n	8008036 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007f94:	f7fd fd7c 	bl	8005a90 <HAL_GetTick>
 8007f98:	4602      	mov	r2, r0
 8007f9a:	69bb      	ldr	r3, [r7, #24]
 8007f9c:	1ad3      	subs	r3, r2, r3
 8007f9e:	69fa      	ldr	r2, [r7, #28]
 8007fa0:	429a      	cmp	r2, r3
 8007fa2:	d902      	bls.n	8007faa <SPI_WaitFlagStateUntilTimeout+0x56>
 8007fa4:	69fb      	ldr	r3, [r7, #28]
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d13d      	bne.n	8008026 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	685a      	ldr	r2, [r3, #4]
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007fb8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	685b      	ldr	r3, [r3, #4]
 8007fbe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007fc2:	d111      	bne.n	8007fe8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	689b      	ldr	r3, [r3, #8]
 8007fc8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007fcc:	d004      	beq.n	8007fd8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	689b      	ldr	r3, [r3, #8]
 8007fd2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007fd6:	d107      	bne.n	8007fe8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	681a      	ldr	r2, [r3, #0]
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007fe6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007ff0:	d10f      	bne.n	8008012 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	681a      	ldr	r2, [r3, #0]
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008000:	601a      	str	r2, [r3, #0]
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	681a      	ldr	r2, [r3, #0]
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008010:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	2201      	movs	r2, #1
 8008016:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	2200      	movs	r2, #0
 800801e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8008022:	2303      	movs	r3, #3
 8008024:	e017      	b.n	8008056 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8008026:	697b      	ldr	r3, [r7, #20]
 8008028:	2b00      	cmp	r3, #0
 800802a:	d101      	bne.n	8008030 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800802c:	2300      	movs	r3, #0
 800802e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008030:	697b      	ldr	r3, [r7, #20]
 8008032:	3b01      	subs	r3, #1
 8008034:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	689a      	ldr	r2, [r3, #8]
 800803c:	68bb      	ldr	r3, [r7, #8]
 800803e:	4013      	ands	r3, r2
 8008040:	68ba      	ldr	r2, [r7, #8]
 8008042:	429a      	cmp	r2, r3
 8008044:	bf0c      	ite	eq
 8008046:	2301      	moveq	r3, #1
 8008048:	2300      	movne	r3, #0
 800804a:	b2db      	uxtb	r3, r3
 800804c:	461a      	mov	r2, r3
 800804e:	79fb      	ldrb	r3, [r7, #7]
 8008050:	429a      	cmp	r2, r3
 8008052:	d19b      	bne.n	8007f8c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008054:	2300      	movs	r3, #0
}
 8008056:	4618      	mov	r0, r3
 8008058:	3720      	adds	r7, #32
 800805a:	46bd      	mov	sp, r7
 800805c:	bd80      	pop	{r7, pc}
 800805e:	bf00      	nop
 8008060:	20000034 	.word	0x20000034

08008064 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008064:	b580      	push	{r7, lr}
 8008066:	b086      	sub	sp, #24
 8008068:	af02      	add	r7, sp, #8
 800806a:	60f8      	str	r0, [r7, #12]
 800806c:	60b9      	str	r1, [r7, #8]
 800806e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	685b      	ldr	r3, [r3, #4]
 8008074:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008078:	d111      	bne.n	800809e <SPI_EndRxTransaction+0x3a>
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	689b      	ldr	r3, [r3, #8]
 800807e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008082:	d004      	beq.n	800808e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	689b      	ldr	r3, [r3, #8]
 8008088:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800808c:	d107      	bne.n	800809e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	681a      	ldr	r2, [r3, #0]
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800809c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	685b      	ldr	r3, [r3, #4]
 80080a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80080a6:	d12a      	bne.n	80080fe <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	689b      	ldr	r3, [r3, #8]
 80080ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80080b0:	d012      	beq.n	80080d8 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	9300      	str	r3, [sp, #0]
 80080b6:	68bb      	ldr	r3, [r7, #8]
 80080b8:	2200      	movs	r2, #0
 80080ba:	2180      	movs	r1, #128	; 0x80
 80080bc:	68f8      	ldr	r0, [r7, #12]
 80080be:	f7ff ff49 	bl	8007f54 <SPI_WaitFlagStateUntilTimeout>
 80080c2:	4603      	mov	r3, r0
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d02d      	beq.n	8008124 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080cc:	f043 0220 	orr.w	r2, r3, #32
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80080d4:	2303      	movs	r3, #3
 80080d6:	e026      	b.n	8008126 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	9300      	str	r3, [sp, #0]
 80080dc:	68bb      	ldr	r3, [r7, #8]
 80080de:	2200      	movs	r2, #0
 80080e0:	2101      	movs	r1, #1
 80080e2:	68f8      	ldr	r0, [r7, #12]
 80080e4:	f7ff ff36 	bl	8007f54 <SPI_WaitFlagStateUntilTimeout>
 80080e8:	4603      	mov	r3, r0
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d01a      	beq.n	8008124 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080f2:	f043 0220 	orr.w	r2, r3, #32
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80080fa:	2303      	movs	r3, #3
 80080fc:	e013      	b.n	8008126 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	9300      	str	r3, [sp, #0]
 8008102:	68bb      	ldr	r3, [r7, #8]
 8008104:	2200      	movs	r2, #0
 8008106:	2101      	movs	r1, #1
 8008108:	68f8      	ldr	r0, [r7, #12]
 800810a:	f7ff ff23 	bl	8007f54 <SPI_WaitFlagStateUntilTimeout>
 800810e:	4603      	mov	r3, r0
 8008110:	2b00      	cmp	r3, #0
 8008112:	d007      	beq.n	8008124 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008118:	f043 0220 	orr.w	r2, r3, #32
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8008120:	2303      	movs	r3, #3
 8008122:	e000      	b.n	8008126 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8008124:	2300      	movs	r3, #0
}
 8008126:	4618      	mov	r0, r3
 8008128:	3710      	adds	r7, #16
 800812a:	46bd      	mov	sp, r7
 800812c:	bd80      	pop	{r7, pc}
	...

08008130 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008130:	b580      	push	{r7, lr}
 8008132:	b088      	sub	sp, #32
 8008134:	af02      	add	r7, sp, #8
 8008136:	60f8      	str	r0, [r7, #12]
 8008138:	60b9      	str	r1, [r7, #8]
 800813a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800813c:	4b1b      	ldr	r3, [pc, #108]	; (80081ac <SPI_EndRxTxTransaction+0x7c>)
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	4a1b      	ldr	r2, [pc, #108]	; (80081b0 <SPI_EndRxTxTransaction+0x80>)
 8008142:	fba2 2303 	umull	r2, r3, r2, r3
 8008146:	0d5b      	lsrs	r3, r3, #21
 8008148:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800814c:	fb02 f303 	mul.w	r3, r2, r3
 8008150:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	685b      	ldr	r3, [r3, #4]
 8008156:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800815a:	d112      	bne.n	8008182 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	9300      	str	r3, [sp, #0]
 8008160:	68bb      	ldr	r3, [r7, #8]
 8008162:	2200      	movs	r2, #0
 8008164:	2180      	movs	r1, #128	; 0x80
 8008166:	68f8      	ldr	r0, [r7, #12]
 8008168:	f7ff fef4 	bl	8007f54 <SPI_WaitFlagStateUntilTimeout>
 800816c:	4603      	mov	r3, r0
 800816e:	2b00      	cmp	r3, #0
 8008170:	d016      	beq.n	80081a0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008176:	f043 0220 	orr.w	r2, r3, #32
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800817e:	2303      	movs	r3, #3
 8008180:	e00f      	b.n	80081a2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008182:	697b      	ldr	r3, [r7, #20]
 8008184:	2b00      	cmp	r3, #0
 8008186:	d00a      	beq.n	800819e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8008188:	697b      	ldr	r3, [r7, #20]
 800818a:	3b01      	subs	r3, #1
 800818c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	689b      	ldr	r3, [r3, #8]
 8008194:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008198:	2b80      	cmp	r3, #128	; 0x80
 800819a:	d0f2      	beq.n	8008182 <SPI_EndRxTxTransaction+0x52>
 800819c:	e000      	b.n	80081a0 <SPI_EndRxTxTransaction+0x70>
        break;
 800819e:	bf00      	nop
  }

  return HAL_OK;
 80081a0:	2300      	movs	r3, #0
}
 80081a2:	4618      	mov	r0, r3
 80081a4:	3718      	adds	r7, #24
 80081a6:	46bd      	mov	sp, r7
 80081a8:	bd80      	pop	{r7, pc}
 80081aa:	bf00      	nop
 80081ac:	20000034 	.word	0x20000034
 80081b0:	165e9f81 	.word	0x165e9f81

080081b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80081b4:	b580      	push	{r7, lr}
 80081b6:	b082      	sub	sp, #8
 80081b8:	af00      	add	r7, sp, #0
 80081ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d101      	bne.n	80081c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80081c2:	2301      	movs	r3, #1
 80081c4:	e041      	b.n	800824a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80081cc:	b2db      	uxtb	r3, r3
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d106      	bne.n	80081e0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	2200      	movs	r2, #0
 80081d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80081da:	6878      	ldr	r0, [r7, #4]
 80081dc:	f7fd f936 	bl	800544c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	2202      	movs	r2, #2
 80081e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681a      	ldr	r2, [r3, #0]
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	3304      	adds	r3, #4
 80081f0:	4619      	mov	r1, r3
 80081f2:	4610      	mov	r0, r2
 80081f4:	f000 fcc6 	bl	8008b84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	2201      	movs	r2, #1
 80081fc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	2201      	movs	r2, #1
 8008204:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	2201      	movs	r2, #1
 800820c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	2201      	movs	r2, #1
 8008214:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	2201      	movs	r2, #1
 800821c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	2201      	movs	r2, #1
 8008224:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	2201      	movs	r2, #1
 800822c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	2201      	movs	r2, #1
 8008234:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	2201      	movs	r2, #1
 800823c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	2201      	movs	r2, #1
 8008244:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008248:	2300      	movs	r3, #0
}
 800824a:	4618      	mov	r0, r3
 800824c:	3708      	adds	r7, #8
 800824e:	46bd      	mov	sp, r7
 8008250:	bd80      	pop	{r7, pc}

08008252 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008252:	b580      	push	{r7, lr}
 8008254:	b082      	sub	sp, #8
 8008256:	af00      	add	r7, sp, #0
 8008258:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	2b00      	cmp	r3, #0
 800825e:	d101      	bne.n	8008264 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008260:	2301      	movs	r3, #1
 8008262:	e041      	b.n	80082e8 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800826a:	b2db      	uxtb	r3, r3
 800826c:	2b00      	cmp	r3, #0
 800826e:	d106      	bne.n	800827e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	2200      	movs	r2, #0
 8008274:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008278:	6878      	ldr	r0, [r7, #4]
 800827a:	f000 f839 	bl	80082f0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	2202      	movs	r2, #2
 8008282:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681a      	ldr	r2, [r3, #0]
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	3304      	adds	r3, #4
 800828e:	4619      	mov	r1, r3
 8008290:	4610      	mov	r0, r2
 8008292:	f000 fc77 	bl	8008b84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	2201      	movs	r2, #1
 800829a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	2201      	movs	r2, #1
 80082a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	2201      	movs	r2, #1
 80082aa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	2201      	movs	r2, #1
 80082b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	2201      	movs	r2, #1
 80082ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	2201      	movs	r2, #1
 80082c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	2201      	movs	r2, #1
 80082ca:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	2201      	movs	r2, #1
 80082d2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	2201      	movs	r2, #1
 80082da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	2201      	movs	r2, #1
 80082e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80082e6:	2300      	movs	r3, #0
}
 80082e8:	4618      	mov	r0, r3
 80082ea:	3708      	adds	r7, #8
 80082ec:	46bd      	mov	sp, r7
 80082ee:	bd80      	pop	{r7, pc}

080082f0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80082f0:	b480      	push	{r7}
 80082f2:	b083      	sub	sp, #12
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80082f8:	bf00      	nop
 80082fa:	370c      	adds	r7, #12
 80082fc:	46bd      	mov	sp, r7
 80082fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008302:	4770      	bx	lr

08008304 <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8008304:	b580      	push	{r7, lr}
 8008306:	b086      	sub	sp, #24
 8008308:	af00      	add	r7, sp, #0
 800830a:	60f8      	str	r0, [r7, #12]
 800830c:	60b9      	str	r1, [r7, #8]
 800830e:	607a      	str	r2, [r7, #4]
 8008310:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8008312:	2300      	movs	r3, #0
 8008314:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8008316:	68bb      	ldr	r3, [r7, #8]
 8008318:	2b00      	cmp	r3, #0
 800831a:	d109      	bne.n	8008330 <HAL_TIM_PWM_Start_DMA+0x2c>
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008322:	b2db      	uxtb	r3, r3
 8008324:	2b02      	cmp	r3, #2
 8008326:	bf0c      	ite	eq
 8008328:	2301      	moveq	r3, #1
 800832a:	2300      	movne	r3, #0
 800832c:	b2db      	uxtb	r3, r3
 800832e:	e022      	b.n	8008376 <HAL_TIM_PWM_Start_DMA+0x72>
 8008330:	68bb      	ldr	r3, [r7, #8]
 8008332:	2b04      	cmp	r3, #4
 8008334:	d109      	bne.n	800834a <HAL_TIM_PWM_Start_DMA+0x46>
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800833c:	b2db      	uxtb	r3, r3
 800833e:	2b02      	cmp	r3, #2
 8008340:	bf0c      	ite	eq
 8008342:	2301      	moveq	r3, #1
 8008344:	2300      	movne	r3, #0
 8008346:	b2db      	uxtb	r3, r3
 8008348:	e015      	b.n	8008376 <HAL_TIM_PWM_Start_DMA+0x72>
 800834a:	68bb      	ldr	r3, [r7, #8]
 800834c:	2b08      	cmp	r3, #8
 800834e:	d109      	bne.n	8008364 <HAL_TIM_PWM_Start_DMA+0x60>
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008356:	b2db      	uxtb	r3, r3
 8008358:	2b02      	cmp	r3, #2
 800835a:	bf0c      	ite	eq
 800835c:	2301      	moveq	r3, #1
 800835e:	2300      	movne	r3, #0
 8008360:	b2db      	uxtb	r3, r3
 8008362:	e008      	b.n	8008376 <HAL_TIM_PWM_Start_DMA+0x72>
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800836a:	b2db      	uxtb	r3, r3
 800836c:	2b02      	cmp	r3, #2
 800836e:	bf0c      	ite	eq
 8008370:	2301      	moveq	r3, #1
 8008372:	2300      	movne	r3, #0
 8008374:	b2db      	uxtb	r3, r3
 8008376:	2b00      	cmp	r3, #0
 8008378:	d001      	beq.n	800837e <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 800837a:	2302      	movs	r3, #2
 800837c:	e171      	b.n	8008662 <HAL_TIM_PWM_Start_DMA+0x35e>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800837e:	68bb      	ldr	r3, [r7, #8]
 8008380:	2b00      	cmp	r3, #0
 8008382:	d109      	bne.n	8008398 <HAL_TIM_PWM_Start_DMA+0x94>
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800838a:	b2db      	uxtb	r3, r3
 800838c:	2b01      	cmp	r3, #1
 800838e:	bf0c      	ite	eq
 8008390:	2301      	moveq	r3, #1
 8008392:	2300      	movne	r3, #0
 8008394:	b2db      	uxtb	r3, r3
 8008396:	e022      	b.n	80083de <HAL_TIM_PWM_Start_DMA+0xda>
 8008398:	68bb      	ldr	r3, [r7, #8]
 800839a:	2b04      	cmp	r3, #4
 800839c:	d109      	bne.n	80083b2 <HAL_TIM_PWM_Start_DMA+0xae>
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80083a4:	b2db      	uxtb	r3, r3
 80083a6:	2b01      	cmp	r3, #1
 80083a8:	bf0c      	ite	eq
 80083aa:	2301      	moveq	r3, #1
 80083ac:	2300      	movne	r3, #0
 80083ae:	b2db      	uxtb	r3, r3
 80083b0:	e015      	b.n	80083de <HAL_TIM_PWM_Start_DMA+0xda>
 80083b2:	68bb      	ldr	r3, [r7, #8]
 80083b4:	2b08      	cmp	r3, #8
 80083b6:	d109      	bne.n	80083cc <HAL_TIM_PWM_Start_DMA+0xc8>
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80083be:	b2db      	uxtb	r3, r3
 80083c0:	2b01      	cmp	r3, #1
 80083c2:	bf0c      	ite	eq
 80083c4:	2301      	moveq	r3, #1
 80083c6:	2300      	movne	r3, #0
 80083c8:	b2db      	uxtb	r3, r3
 80083ca:	e008      	b.n	80083de <HAL_TIM_PWM_Start_DMA+0xda>
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80083d2:	b2db      	uxtb	r3, r3
 80083d4:	2b01      	cmp	r3, #1
 80083d6:	bf0c      	ite	eq
 80083d8:	2301      	moveq	r3, #1
 80083da:	2300      	movne	r3, #0
 80083dc:	b2db      	uxtb	r3, r3
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d024      	beq.n	800842c <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) && (Length > 0U))
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d104      	bne.n	80083f2 <HAL_TIM_PWM_Start_DMA+0xee>
 80083e8:	887b      	ldrh	r3, [r7, #2]
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d001      	beq.n	80083f2 <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 80083ee:	2301      	movs	r3, #1
 80083f0:	e137      	b.n	8008662 <HAL_TIM_PWM_Start_DMA+0x35e>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80083f2:	68bb      	ldr	r3, [r7, #8]
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d104      	bne.n	8008402 <HAL_TIM_PWM_Start_DMA+0xfe>
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	2202      	movs	r2, #2
 80083fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008400:	e016      	b.n	8008430 <HAL_TIM_PWM_Start_DMA+0x12c>
 8008402:	68bb      	ldr	r3, [r7, #8]
 8008404:	2b04      	cmp	r3, #4
 8008406:	d104      	bne.n	8008412 <HAL_TIM_PWM_Start_DMA+0x10e>
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	2202      	movs	r2, #2
 800840c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008410:	e00e      	b.n	8008430 <HAL_TIM_PWM_Start_DMA+0x12c>
 8008412:	68bb      	ldr	r3, [r7, #8]
 8008414:	2b08      	cmp	r3, #8
 8008416:	d104      	bne.n	8008422 <HAL_TIM_PWM_Start_DMA+0x11e>
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	2202      	movs	r2, #2
 800841c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008420:	e006      	b.n	8008430 <HAL_TIM_PWM_Start_DMA+0x12c>
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	2202      	movs	r2, #2
 8008426:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800842a:	e001      	b.n	8008430 <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 800842c:	2301      	movs	r3, #1
 800842e:	e118      	b.n	8008662 <HAL_TIM_PWM_Start_DMA+0x35e>
 8008430:	68bb      	ldr	r3, [r7, #8]
 8008432:	2b0c      	cmp	r3, #12
 8008434:	f200 80ae 	bhi.w	8008594 <HAL_TIM_PWM_Start_DMA+0x290>
 8008438:	a201      	add	r2, pc, #4	; (adr r2, 8008440 <HAL_TIM_PWM_Start_DMA+0x13c>)
 800843a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800843e:	bf00      	nop
 8008440:	08008475 	.word	0x08008475
 8008444:	08008595 	.word	0x08008595
 8008448:	08008595 	.word	0x08008595
 800844c:	08008595 	.word	0x08008595
 8008450:	080084bd 	.word	0x080084bd
 8008454:	08008595 	.word	0x08008595
 8008458:	08008595 	.word	0x08008595
 800845c:	08008595 	.word	0x08008595
 8008460:	08008505 	.word	0x08008505
 8008464:	08008595 	.word	0x08008595
 8008468:	08008595 	.word	0x08008595
 800846c:	08008595 	.word	0x08008595
 8008470:	0800854d 	.word	0x0800854d
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008478:	4a7c      	ldr	r2, [pc, #496]	; (800866c <HAL_TIM_PWM_Start_DMA+0x368>)
 800847a:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008480:	4a7b      	ldr	r2, [pc, #492]	; (8008670 <HAL_TIM_PWM_Start_DMA+0x36c>)
 8008482:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008488:	4a7a      	ldr	r2, [pc, #488]	; (8008674 <HAL_TIM_PWM_Start_DMA+0x370>)
 800848a:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8008490:	6879      	ldr	r1, [r7, #4]
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	3334      	adds	r3, #52	; 0x34
 8008498:	461a      	mov	r2, r3
 800849a:	887b      	ldrh	r3, [r7, #2]
 800849c:	f7fd ff4a 	bl	8006334 <HAL_DMA_Start_IT>
 80084a0:	4603      	mov	r3, r0
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d001      	beq.n	80084aa <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80084a6:	2301      	movs	r3, #1
 80084a8:	e0db      	b.n	8008662 <HAL_TIM_PWM_Start_DMA+0x35e>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	68da      	ldr	r2, [r3, #12]
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80084b8:	60da      	str	r2, [r3, #12]
      break;
 80084ba:	e06e      	b.n	800859a <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084c0:	4a6a      	ldr	r2, [pc, #424]	; (800866c <HAL_TIM_PWM_Start_DMA+0x368>)
 80084c2:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084c8:	4a69      	ldr	r2, [pc, #420]	; (8008670 <HAL_TIM_PWM_Start_DMA+0x36c>)
 80084ca:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084d0:	4a68      	ldr	r2, [pc, #416]	; (8008674 <HAL_TIM_PWM_Start_DMA+0x370>)
 80084d2:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80084d8:	6879      	ldr	r1, [r7, #4]
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	3338      	adds	r3, #56	; 0x38
 80084e0:	461a      	mov	r2, r3
 80084e2:	887b      	ldrh	r3, [r7, #2]
 80084e4:	f7fd ff26 	bl	8006334 <HAL_DMA_Start_IT>
 80084e8:	4603      	mov	r3, r0
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d001      	beq.n	80084f2 <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80084ee:	2301      	movs	r3, #1
 80084f0:	e0b7      	b.n	8008662 <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	68da      	ldr	r2, [r3, #12]
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008500:	60da      	str	r2, [r3, #12]
      break;
 8008502:	e04a      	b.n	800859a <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008508:	4a58      	ldr	r2, [pc, #352]	; (800866c <HAL_TIM_PWM_Start_DMA+0x368>)
 800850a:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008510:	4a57      	ldr	r2, [pc, #348]	; (8008670 <HAL_TIM_PWM_Start_DMA+0x36c>)
 8008512:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008518:	4a56      	ldr	r2, [pc, #344]	; (8008674 <HAL_TIM_PWM_Start_DMA+0x370>)
 800851a:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8008520:	6879      	ldr	r1, [r7, #4]
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	333c      	adds	r3, #60	; 0x3c
 8008528:	461a      	mov	r2, r3
 800852a:	887b      	ldrh	r3, [r7, #2]
 800852c:	f7fd ff02 	bl	8006334 <HAL_DMA_Start_IT>
 8008530:	4603      	mov	r3, r0
 8008532:	2b00      	cmp	r3, #0
 8008534:	d001      	beq.n	800853a <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8008536:	2301      	movs	r3, #1
 8008538:	e093      	b.n	8008662 <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	68da      	ldr	r2, [r3, #12]
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008548:	60da      	str	r2, [r3, #12]
      break;
 800854a:	e026      	b.n	800859a <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008550:	4a46      	ldr	r2, [pc, #280]	; (800866c <HAL_TIM_PWM_Start_DMA+0x368>)
 8008552:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008558:	4a45      	ldr	r2, [pc, #276]	; (8008670 <HAL_TIM_PWM_Start_DMA+0x36c>)
 800855a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008560:	4a44      	ldr	r2, [pc, #272]	; (8008674 <HAL_TIM_PWM_Start_DMA+0x370>)
 8008562:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008568:	6879      	ldr	r1, [r7, #4]
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	3340      	adds	r3, #64	; 0x40
 8008570:	461a      	mov	r2, r3
 8008572:	887b      	ldrh	r3, [r7, #2]
 8008574:	f7fd fede 	bl	8006334 <HAL_DMA_Start_IT>
 8008578:	4603      	mov	r3, r0
 800857a:	2b00      	cmp	r3, #0
 800857c:	d001      	beq.n	8008582 <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800857e:	2301      	movs	r3, #1
 8008580:	e06f      	b.n	8008662 <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	68da      	ldr	r2, [r3, #12]
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008590:	60da      	str	r2, [r3, #12]
      break;
 8008592:	e002      	b.n	800859a <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 8008594:	2301      	movs	r3, #1
 8008596:	75fb      	strb	r3, [r7, #23]
      break;
 8008598:	bf00      	nop
  }

  if (status == HAL_OK)
 800859a:	7dfb      	ldrb	r3, [r7, #23]
 800859c:	2b00      	cmp	r3, #0
 800859e:	d15f      	bne.n	8008660 <HAL_TIM_PWM_Start_DMA+0x35c>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	2201      	movs	r2, #1
 80085a6:	68b9      	ldr	r1, [r7, #8]
 80085a8:	4618      	mov	r0, r3
 80085aa:	f000 fdd5 	bl	8009158 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	4a31      	ldr	r2, [pc, #196]	; (8008678 <HAL_TIM_PWM_Start_DMA+0x374>)
 80085b4:	4293      	cmp	r3, r2
 80085b6:	d004      	beq.n	80085c2 <HAL_TIM_PWM_Start_DMA+0x2be>
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	4a2f      	ldr	r2, [pc, #188]	; (800867c <HAL_TIM_PWM_Start_DMA+0x378>)
 80085be:	4293      	cmp	r3, r2
 80085c0:	d101      	bne.n	80085c6 <HAL_TIM_PWM_Start_DMA+0x2c2>
 80085c2:	2301      	movs	r3, #1
 80085c4:	e000      	b.n	80085c8 <HAL_TIM_PWM_Start_DMA+0x2c4>
 80085c6:	2300      	movs	r3, #0
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d007      	beq.n	80085dc <HAL_TIM_PWM_Start_DMA+0x2d8>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80085da:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	4a25      	ldr	r2, [pc, #148]	; (8008678 <HAL_TIM_PWM_Start_DMA+0x374>)
 80085e2:	4293      	cmp	r3, r2
 80085e4:	d022      	beq.n	800862c <HAL_TIM_PWM_Start_DMA+0x328>
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80085ee:	d01d      	beq.n	800862c <HAL_TIM_PWM_Start_DMA+0x328>
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	4a22      	ldr	r2, [pc, #136]	; (8008680 <HAL_TIM_PWM_Start_DMA+0x37c>)
 80085f6:	4293      	cmp	r3, r2
 80085f8:	d018      	beq.n	800862c <HAL_TIM_PWM_Start_DMA+0x328>
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	4a21      	ldr	r2, [pc, #132]	; (8008684 <HAL_TIM_PWM_Start_DMA+0x380>)
 8008600:	4293      	cmp	r3, r2
 8008602:	d013      	beq.n	800862c <HAL_TIM_PWM_Start_DMA+0x328>
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	4a1f      	ldr	r2, [pc, #124]	; (8008688 <HAL_TIM_PWM_Start_DMA+0x384>)
 800860a:	4293      	cmp	r3, r2
 800860c:	d00e      	beq.n	800862c <HAL_TIM_PWM_Start_DMA+0x328>
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	4a1a      	ldr	r2, [pc, #104]	; (800867c <HAL_TIM_PWM_Start_DMA+0x378>)
 8008614:	4293      	cmp	r3, r2
 8008616:	d009      	beq.n	800862c <HAL_TIM_PWM_Start_DMA+0x328>
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	4a1b      	ldr	r2, [pc, #108]	; (800868c <HAL_TIM_PWM_Start_DMA+0x388>)
 800861e:	4293      	cmp	r3, r2
 8008620:	d004      	beq.n	800862c <HAL_TIM_PWM_Start_DMA+0x328>
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	4a1a      	ldr	r2, [pc, #104]	; (8008690 <HAL_TIM_PWM_Start_DMA+0x38c>)
 8008628:	4293      	cmp	r3, r2
 800862a:	d111      	bne.n	8008650 <HAL_TIM_PWM_Start_DMA+0x34c>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	689b      	ldr	r3, [r3, #8]
 8008632:	f003 0307 	and.w	r3, r3, #7
 8008636:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008638:	693b      	ldr	r3, [r7, #16]
 800863a:	2b06      	cmp	r3, #6
 800863c:	d010      	beq.n	8008660 <HAL_TIM_PWM_Start_DMA+0x35c>
      {
        __HAL_TIM_ENABLE(htim);
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	681a      	ldr	r2, [r3, #0]
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	f042 0201 	orr.w	r2, r2, #1
 800864c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800864e:	e007      	b.n	8008660 <HAL_TIM_PWM_Start_DMA+0x35c>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	681a      	ldr	r2, [r3, #0]
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	f042 0201 	orr.w	r2, r2, #1
 800865e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8008660:	7dfb      	ldrb	r3, [r7, #23]
}
 8008662:	4618      	mov	r0, r3
 8008664:	3718      	adds	r7, #24
 8008666:	46bd      	mov	sp, r7
 8008668:	bd80      	pop	{r7, pc}
 800866a:	bf00      	nop
 800866c:	08008a75 	.word	0x08008a75
 8008670:	08008b1d 	.word	0x08008b1d
 8008674:	080089e3 	.word	0x080089e3
 8008678:	40010000 	.word	0x40010000
 800867c:	40010400 	.word	0x40010400
 8008680:	40000400 	.word	0x40000400
 8008684:	40000800 	.word	0x40000800
 8008688:	40000c00 	.word	0x40000c00
 800868c:	40014000 	.word	0x40014000
 8008690:	40001800 	.word	0x40001800

08008694 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008694:	b580      	push	{r7, lr}
 8008696:	b086      	sub	sp, #24
 8008698:	af00      	add	r7, sp, #0
 800869a:	60f8      	str	r0, [r7, #12]
 800869c:	60b9      	str	r1, [r7, #8]
 800869e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80086a0:	2300      	movs	r3, #0
 80086a2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80086aa:	2b01      	cmp	r3, #1
 80086ac:	d101      	bne.n	80086b2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80086ae:	2302      	movs	r3, #2
 80086b0:	e0ae      	b.n	8008810 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	2201      	movs	r2, #1
 80086b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	2b0c      	cmp	r3, #12
 80086be:	f200 809f 	bhi.w	8008800 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80086c2:	a201      	add	r2, pc, #4	; (adr r2, 80086c8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80086c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086c8:	080086fd 	.word	0x080086fd
 80086cc:	08008801 	.word	0x08008801
 80086d0:	08008801 	.word	0x08008801
 80086d4:	08008801 	.word	0x08008801
 80086d8:	0800873d 	.word	0x0800873d
 80086dc:	08008801 	.word	0x08008801
 80086e0:	08008801 	.word	0x08008801
 80086e4:	08008801 	.word	0x08008801
 80086e8:	0800877f 	.word	0x0800877f
 80086ec:	08008801 	.word	0x08008801
 80086f0:	08008801 	.word	0x08008801
 80086f4:	08008801 	.word	0x08008801
 80086f8:	080087bf 	.word	0x080087bf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	68b9      	ldr	r1, [r7, #8]
 8008702:	4618      	mov	r0, r3
 8008704:	f000 fade 	bl	8008cc4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	699a      	ldr	r2, [r3, #24]
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	f042 0208 	orr.w	r2, r2, #8
 8008716:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	699a      	ldr	r2, [r3, #24]
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	f022 0204 	bic.w	r2, r2, #4
 8008726:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	6999      	ldr	r1, [r3, #24]
 800872e:	68bb      	ldr	r3, [r7, #8]
 8008730:	691a      	ldr	r2, [r3, #16]
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	430a      	orrs	r2, r1
 8008738:	619a      	str	r2, [r3, #24]
      break;
 800873a:	e064      	b.n	8008806 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	68b9      	ldr	r1, [r7, #8]
 8008742:	4618      	mov	r0, r3
 8008744:	f000 fb2e 	bl	8008da4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	699a      	ldr	r2, [r3, #24]
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008756:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	699a      	ldr	r2, [r3, #24]
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008766:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	6999      	ldr	r1, [r3, #24]
 800876e:	68bb      	ldr	r3, [r7, #8]
 8008770:	691b      	ldr	r3, [r3, #16]
 8008772:	021a      	lsls	r2, r3, #8
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	430a      	orrs	r2, r1
 800877a:	619a      	str	r2, [r3, #24]
      break;
 800877c:	e043      	b.n	8008806 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	68b9      	ldr	r1, [r7, #8]
 8008784:	4618      	mov	r0, r3
 8008786:	f000 fb83 	bl	8008e90 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	69da      	ldr	r2, [r3, #28]
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	f042 0208 	orr.w	r2, r2, #8
 8008798:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	69da      	ldr	r2, [r3, #28]
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	f022 0204 	bic.w	r2, r2, #4
 80087a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	69d9      	ldr	r1, [r3, #28]
 80087b0:	68bb      	ldr	r3, [r7, #8]
 80087b2:	691a      	ldr	r2, [r3, #16]
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	430a      	orrs	r2, r1
 80087ba:	61da      	str	r2, [r3, #28]
      break;
 80087bc:	e023      	b.n	8008806 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	68b9      	ldr	r1, [r7, #8]
 80087c4:	4618      	mov	r0, r3
 80087c6:	f000 fbd7 	bl	8008f78 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	69da      	ldr	r2, [r3, #28]
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80087d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	69da      	ldr	r2, [r3, #28]
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80087e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	69d9      	ldr	r1, [r3, #28]
 80087f0:	68bb      	ldr	r3, [r7, #8]
 80087f2:	691b      	ldr	r3, [r3, #16]
 80087f4:	021a      	lsls	r2, r3, #8
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	430a      	orrs	r2, r1
 80087fc:	61da      	str	r2, [r3, #28]
      break;
 80087fe:	e002      	b.n	8008806 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008800:	2301      	movs	r3, #1
 8008802:	75fb      	strb	r3, [r7, #23]
      break;
 8008804:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	2200      	movs	r2, #0
 800880a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800880e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008810:	4618      	mov	r0, r3
 8008812:	3718      	adds	r7, #24
 8008814:	46bd      	mov	sp, r7
 8008816:	bd80      	pop	{r7, pc}

08008818 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008818:	b580      	push	{r7, lr}
 800881a:	b084      	sub	sp, #16
 800881c:	af00      	add	r7, sp, #0
 800881e:	6078      	str	r0, [r7, #4]
 8008820:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008822:	2300      	movs	r3, #0
 8008824:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800882c:	2b01      	cmp	r3, #1
 800882e:	d101      	bne.n	8008834 <HAL_TIM_ConfigClockSource+0x1c>
 8008830:	2302      	movs	r3, #2
 8008832:	e0b4      	b.n	800899e <HAL_TIM_ConfigClockSource+0x186>
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	2201      	movs	r2, #1
 8008838:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	2202      	movs	r2, #2
 8008840:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	689b      	ldr	r3, [r3, #8]
 800884a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800884c:	68bb      	ldr	r3, [r7, #8]
 800884e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008852:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008854:	68bb      	ldr	r3, [r7, #8]
 8008856:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800885a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	68ba      	ldr	r2, [r7, #8]
 8008862:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008864:	683b      	ldr	r3, [r7, #0]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800886c:	d03e      	beq.n	80088ec <HAL_TIM_ConfigClockSource+0xd4>
 800886e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008872:	f200 8087 	bhi.w	8008984 <HAL_TIM_ConfigClockSource+0x16c>
 8008876:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800887a:	f000 8086 	beq.w	800898a <HAL_TIM_ConfigClockSource+0x172>
 800887e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008882:	d87f      	bhi.n	8008984 <HAL_TIM_ConfigClockSource+0x16c>
 8008884:	2b70      	cmp	r3, #112	; 0x70
 8008886:	d01a      	beq.n	80088be <HAL_TIM_ConfigClockSource+0xa6>
 8008888:	2b70      	cmp	r3, #112	; 0x70
 800888a:	d87b      	bhi.n	8008984 <HAL_TIM_ConfigClockSource+0x16c>
 800888c:	2b60      	cmp	r3, #96	; 0x60
 800888e:	d050      	beq.n	8008932 <HAL_TIM_ConfigClockSource+0x11a>
 8008890:	2b60      	cmp	r3, #96	; 0x60
 8008892:	d877      	bhi.n	8008984 <HAL_TIM_ConfigClockSource+0x16c>
 8008894:	2b50      	cmp	r3, #80	; 0x50
 8008896:	d03c      	beq.n	8008912 <HAL_TIM_ConfigClockSource+0xfa>
 8008898:	2b50      	cmp	r3, #80	; 0x50
 800889a:	d873      	bhi.n	8008984 <HAL_TIM_ConfigClockSource+0x16c>
 800889c:	2b40      	cmp	r3, #64	; 0x40
 800889e:	d058      	beq.n	8008952 <HAL_TIM_ConfigClockSource+0x13a>
 80088a0:	2b40      	cmp	r3, #64	; 0x40
 80088a2:	d86f      	bhi.n	8008984 <HAL_TIM_ConfigClockSource+0x16c>
 80088a4:	2b30      	cmp	r3, #48	; 0x30
 80088a6:	d064      	beq.n	8008972 <HAL_TIM_ConfigClockSource+0x15a>
 80088a8:	2b30      	cmp	r3, #48	; 0x30
 80088aa:	d86b      	bhi.n	8008984 <HAL_TIM_ConfigClockSource+0x16c>
 80088ac:	2b20      	cmp	r3, #32
 80088ae:	d060      	beq.n	8008972 <HAL_TIM_ConfigClockSource+0x15a>
 80088b0:	2b20      	cmp	r3, #32
 80088b2:	d867      	bhi.n	8008984 <HAL_TIM_ConfigClockSource+0x16c>
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d05c      	beq.n	8008972 <HAL_TIM_ConfigClockSource+0x15a>
 80088b8:	2b10      	cmp	r3, #16
 80088ba:	d05a      	beq.n	8008972 <HAL_TIM_ConfigClockSource+0x15a>
 80088bc:	e062      	b.n	8008984 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	6818      	ldr	r0, [r3, #0]
 80088c2:	683b      	ldr	r3, [r7, #0]
 80088c4:	6899      	ldr	r1, [r3, #8]
 80088c6:	683b      	ldr	r3, [r7, #0]
 80088c8:	685a      	ldr	r2, [r3, #4]
 80088ca:	683b      	ldr	r3, [r7, #0]
 80088cc:	68db      	ldr	r3, [r3, #12]
 80088ce:	f000 fc23 	bl	8009118 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	689b      	ldr	r3, [r3, #8]
 80088d8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80088da:	68bb      	ldr	r3, [r7, #8]
 80088dc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80088e0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	68ba      	ldr	r2, [r7, #8]
 80088e8:	609a      	str	r2, [r3, #8]
      break;
 80088ea:	e04f      	b.n	800898c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	6818      	ldr	r0, [r3, #0]
 80088f0:	683b      	ldr	r3, [r7, #0]
 80088f2:	6899      	ldr	r1, [r3, #8]
 80088f4:	683b      	ldr	r3, [r7, #0]
 80088f6:	685a      	ldr	r2, [r3, #4]
 80088f8:	683b      	ldr	r3, [r7, #0]
 80088fa:	68db      	ldr	r3, [r3, #12]
 80088fc:	f000 fc0c 	bl	8009118 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	689a      	ldr	r2, [r3, #8]
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800890e:	609a      	str	r2, [r3, #8]
      break;
 8008910:	e03c      	b.n	800898c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	6818      	ldr	r0, [r3, #0]
 8008916:	683b      	ldr	r3, [r7, #0]
 8008918:	6859      	ldr	r1, [r3, #4]
 800891a:	683b      	ldr	r3, [r7, #0]
 800891c:	68db      	ldr	r3, [r3, #12]
 800891e:	461a      	mov	r2, r3
 8008920:	f000 fb80 	bl	8009024 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	2150      	movs	r1, #80	; 0x50
 800892a:	4618      	mov	r0, r3
 800892c:	f000 fbd9 	bl	80090e2 <TIM_ITRx_SetConfig>
      break;
 8008930:	e02c      	b.n	800898c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	6818      	ldr	r0, [r3, #0]
 8008936:	683b      	ldr	r3, [r7, #0]
 8008938:	6859      	ldr	r1, [r3, #4]
 800893a:	683b      	ldr	r3, [r7, #0]
 800893c:	68db      	ldr	r3, [r3, #12]
 800893e:	461a      	mov	r2, r3
 8008940:	f000 fb9f 	bl	8009082 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	2160      	movs	r1, #96	; 0x60
 800894a:	4618      	mov	r0, r3
 800894c:	f000 fbc9 	bl	80090e2 <TIM_ITRx_SetConfig>
      break;
 8008950:	e01c      	b.n	800898c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	6818      	ldr	r0, [r3, #0]
 8008956:	683b      	ldr	r3, [r7, #0]
 8008958:	6859      	ldr	r1, [r3, #4]
 800895a:	683b      	ldr	r3, [r7, #0]
 800895c:	68db      	ldr	r3, [r3, #12]
 800895e:	461a      	mov	r2, r3
 8008960:	f000 fb60 	bl	8009024 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	2140      	movs	r1, #64	; 0x40
 800896a:	4618      	mov	r0, r3
 800896c:	f000 fbb9 	bl	80090e2 <TIM_ITRx_SetConfig>
      break;
 8008970:	e00c      	b.n	800898c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681a      	ldr	r2, [r3, #0]
 8008976:	683b      	ldr	r3, [r7, #0]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	4619      	mov	r1, r3
 800897c:	4610      	mov	r0, r2
 800897e:	f000 fbb0 	bl	80090e2 <TIM_ITRx_SetConfig>
      break;
 8008982:	e003      	b.n	800898c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008984:	2301      	movs	r3, #1
 8008986:	73fb      	strb	r3, [r7, #15]
      break;
 8008988:	e000      	b.n	800898c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800898a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	2201      	movs	r2, #1
 8008990:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	2200      	movs	r2, #0
 8008998:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800899c:	7bfb      	ldrb	r3, [r7, #15]
}
 800899e:	4618      	mov	r0, r3
 80089a0:	3710      	adds	r7, #16
 80089a2:	46bd      	mov	sp, r7
 80089a4:	bd80      	pop	{r7, pc}

080089a6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80089a6:	b480      	push	{r7}
 80089a8:	b083      	sub	sp, #12
 80089aa:	af00      	add	r7, sp, #0
 80089ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80089ae:	bf00      	nop
 80089b0:	370c      	adds	r7, #12
 80089b2:	46bd      	mov	sp, r7
 80089b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b8:	4770      	bx	lr

080089ba <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80089ba:	b480      	push	{r7}
 80089bc:	b083      	sub	sp, #12
 80089be:	af00      	add	r7, sp, #0
 80089c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80089c2:	bf00      	nop
 80089c4:	370c      	adds	r7, #12
 80089c6:	46bd      	mov	sp, r7
 80089c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089cc:	4770      	bx	lr

080089ce <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80089ce:	b480      	push	{r7}
 80089d0:	b083      	sub	sp, #12
 80089d2:	af00      	add	r7, sp, #0
 80089d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80089d6:	bf00      	nop
 80089d8:	370c      	adds	r7, #12
 80089da:	46bd      	mov	sp, r7
 80089dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e0:	4770      	bx	lr

080089e2 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 80089e2:	b580      	push	{r7, lr}
 80089e4:	b084      	sub	sp, #16
 80089e6:	af00      	add	r7, sp, #0
 80089e8:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089ee:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089f4:	687a      	ldr	r2, [r7, #4]
 80089f6:	429a      	cmp	r2, r3
 80089f8:	d107      	bne.n	8008a0a <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	2201      	movs	r2, #1
 80089fe:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	2201      	movs	r2, #1
 8008a04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008a08:	e02a      	b.n	8008a60 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a0e:	687a      	ldr	r2, [r7, #4]
 8008a10:	429a      	cmp	r2, r3
 8008a12:	d107      	bne.n	8008a24 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	2202      	movs	r2, #2
 8008a18:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	2201      	movs	r2, #1
 8008a1e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008a22:	e01d      	b.n	8008a60 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a28:	687a      	ldr	r2, [r7, #4]
 8008a2a:	429a      	cmp	r2, r3
 8008a2c:	d107      	bne.n	8008a3e <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	2204      	movs	r2, #4
 8008a32:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	2201      	movs	r2, #1
 8008a38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008a3c:	e010      	b.n	8008a60 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a42:	687a      	ldr	r2, [r7, #4]
 8008a44:	429a      	cmp	r2, r3
 8008a46:	d107      	bne.n	8008a58 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	2208      	movs	r2, #8
 8008a4c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	2201      	movs	r2, #1
 8008a52:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008a56:	e003      	b.n	8008a60 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	2201      	movs	r2, #1
 8008a5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8008a60:	68f8      	ldr	r0, [r7, #12]
 8008a62:	f7ff ffb4 	bl	80089ce <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	2200      	movs	r2, #0
 8008a6a:	771a      	strb	r2, [r3, #28]
}
 8008a6c:	bf00      	nop
 8008a6e:	3710      	adds	r7, #16
 8008a70:	46bd      	mov	sp, r7
 8008a72:	bd80      	pop	{r7, pc}

08008a74 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8008a74:	b580      	push	{r7, lr}
 8008a76:	b084      	sub	sp, #16
 8008a78:	af00      	add	r7, sp, #0
 8008a7a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a80:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a86:	687a      	ldr	r2, [r7, #4]
 8008a88:	429a      	cmp	r2, r3
 8008a8a:	d10b      	bne.n	8008aa4 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	2201      	movs	r2, #1
 8008a90:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	69db      	ldr	r3, [r3, #28]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d136      	bne.n	8008b08 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	2201      	movs	r2, #1
 8008a9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008aa2:	e031      	b.n	8008b08 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008aa8:	687a      	ldr	r2, [r7, #4]
 8008aaa:	429a      	cmp	r2, r3
 8008aac:	d10b      	bne.n	8008ac6 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	2202      	movs	r2, #2
 8008ab2:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	69db      	ldr	r3, [r3, #28]
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d125      	bne.n	8008b08 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	2201      	movs	r2, #1
 8008ac0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008ac4:	e020      	b.n	8008b08 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008aca:	687a      	ldr	r2, [r7, #4]
 8008acc:	429a      	cmp	r2, r3
 8008ace:	d10b      	bne.n	8008ae8 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	2204      	movs	r2, #4
 8008ad4:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	69db      	ldr	r3, [r3, #28]
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d114      	bne.n	8008b08 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	2201      	movs	r2, #1
 8008ae2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008ae6:	e00f      	b.n	8008b08 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008aec:	687a      	ldr	r2, [r7, #4]
 8008aee:	429a      	cmp	r2, r3
 8008af0:	d10a      	bne.n	8008b08 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	2208      	movs	r2, #8
 8008af6:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	69db      	ldr	r3, [r3, #28]
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d103      	bne.n	8008b08 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	2201      	movs	r2, #1
 8008b04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b08:	68f8      	ldr	r0, [r7, #12]
 8008b0a:	f7ff ff4c 	bl	80089a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	2200      	movs	r2, #0
 8008b12:	771a      	strb	r2, [r3, #28]
}
 8008b14:	bf00      	nop
 8008b16:	3710      	adds	r7, #16
 8008b18:	46bd      	mov	sp, r7
 8008b1a:	bd80      	pop	{r7, pc}

08008b1c <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008b1c:	b580      	push	{r7, lr}
 8008b1e:	b084      	sub	sp, #16
 8008b20:	af00      	add	r7, sp, #0
 8008b22:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b28:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b2e:	687a      	ldr	r2, [r7, #4]
 8008b30:	429a      	cmp	r2, r3
 8008b32:	d103      	bne.n	8008b3c <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	2201      	movs	r2, #1
 8008b38:	771a      	strb	r2, [r3, #28]
 8008b3a:	e019      	b.n	8008b70 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b40:	687a      	ldr	r2, [r7, #4]
 8008b42:	429a      	cmp	r2, r3
 8008b44:	d103      	bne.n	8008b4e <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	2202      	movs	r2, #2
 8008b4a:	771a      	strb	r2, [r3, #28]
 8008b4c:	e010      	b.n	8008b70 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b52:	687a      	ldr	r2, [r7, #4]
 8008b54:	429a      	cmp	r2, r3
 8008b56:	d103      	bne.n	8008b60 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	2204      	movs	r2, #4
 8008b5c:	771a      	strb	r2, [r3, #28]
 8008b5e:	e007      	b.n	8008b70 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b64:	687a      	ldr	r2, [r7, #4]
 8008b66:	429a      	cmp	r2, r3
 8008b68:	d102      	bne.n	8008b70 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	2208      	movs	r2, #8
 8008b6e:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8008b70:	68f8      	ldr	r0, [r7, #12]
 8008b72:	f7ff ff22 	bl	80089ba <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	2200      	movs	r2, #0
 8008b7a:	771a      	strb	r2, [r3, #28]
}
 8008b7c:	bf00      	nop
 8008b7e:	3710      	adds	r7, #16
 8008b80:	46bd      	mov	sp, r7
 8008b82:	bd80      	pop	{r7, pc}

08008b84 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008b84:	b480      	push	{r7}
 8008b86:	b085      	sub	sp, #20
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	6078      	str	r0, [r7, #4]
 8008b8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	4a40      	ldr	r2, [pc, #256]	; (8008c98 <TIM_Base_SetConfig+0x114>)
 8008b98:	4293      	cmp	r3, r2
 8008b9a:	d013      	beq.n	8008bc4 <TIM_Base_SetConfig+0x40>
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ba2:	d00f      	beq.n	8008bc4 <TIM_Base_SetConfig+0x40>
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	4a3d      	ldr	r2, [pc, #244]	; (8008c9c <TIM_Base_SetConfig+0x118>)
 8008ba8:	4293      	cmp	r3, r2
 8008baa:	d00b      	beq.n	8008bc4 <TIM_Base_SetConfig+0x40>
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	4a3c      	ldr	r2, [pc, #240]	; (8008ca0 <TIM_Base_SetConfig+0x11c>)
 8008bb0:	4293      	cmp	r3, r2
 8008bb2:	d007      	beq.n	8008bc4 <TIM_Base_SetConfig+0x40>
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	4a3b      	ldr	r2, [pc, #236]	; (8008ca4 <TIM_Base_SetConfig+0x120>)
 8008bb8:	4293      	cmp	r3, r2
 8008bba:	d003      	beq.n	8008bc4 <TIM_Base_SetConfig+0x40>
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	4a3a      	ldr	r2, [pc, #232]	; (8008ca8 <TIM_Base_SetConfig+0x124>)
 8008bc0:	4293      	cmp	r3, r2
 8008bc2:	d108      	bne.n	8008bd6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008bca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008bcc:	683b      	ldr	r3, [r7, #0]
 8008bce:	685b      	ldr	r3, [r3, #4]
 8008bd0:	68fa      	ldr	r2, [r7, #12]
 8008bd2:	4313      	orrs	r3, r2
 8008bd4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	4a2f      	ldr	r2, [pc, #188]	; (8008c98 <TIM_Base_SetConfig+0x114>)
 8008bda:	4293      	cmp	r3, r2
 8008bdc:	d02b      	beq.n	8008c36 <TIM_Base_SetConfig+0xb2>
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008be4:	d027      	beq.n	8008c36 <TIM_Base_SetConfig+0xb2>
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	4a2c      	ldr	r2, [pc, #176]	; (8008c9c <TIM_Base_SetConfig+0x118>)
 8008bea:	4293      	cmp	r3, r2
 8008bec:	d023      	beq.n	8008c36 <TIM_Base_SetConfig+0xb2>
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	4a2b      	ldr	r2, [pc, #172]	; (8008ca0 <TIM_Base_SetConfig+0x11c>)
 8008bf2:	4293      	cmp	r3, r2
 8008bf4:	d01f      	beq.n	8008c36 <TIM_Base_SetConfig+0xb2>
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	4a2a      	ldr	r2, [pc, #168]	; (8008ca4 <TIM_Base_SetConfig+0x120>)
 8008bfa:	4293      	cmp	r3, r2
 8008bfc:	d01b      	beq.n	8008c36 <TIM_Base_SetConfig+0xb2>
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	4a29      	ldr	r2, [pc, #164]	; (8008ca8 <TIM_Base_SetConfig+0x124>)
 8008c02:	4293      	cmp	r3, r2
 8008c04:	d017      	beq.n	8008c36 <TIM_Base_SetConfig+0xb2>
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	4a28      	ldr	r2, [pc, #160]	; (8008cac <TIM_Base_SetConfig+0x128>)
 8008c0a:	4293      	cmp	r3, r2
 8008c0c:	d013      	beq.n	8008c36 <TIM_Base_SetConfig+0xb2>
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	4a27      	ldr	r2, [pc, #156]	; (8008cb0 <TIM_Base_SetConfig+0x12c>)
 8008c12:	4293      	cmp	r3, r2
 8008c14:	d00f      	beq.n	8008c36 <TIM_Base_SetConfig+0xb2>
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	4a26      	ldr	r2, [pc, #152]	; (8008cb4 <TIM_Base_SetConfig+0x130>)
 8008c1a:	4293      	cmp	r3, r2
 8008c1c:	d00b      	beq.n	8008c36 <TIM_Base_SetConfig+0xb2>
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	4a25      	ldr	r2, [pc, #148]	; (8008cb8 <TIM_Base_SetConfig+0x134>)
 8008c22:	4293      	cmp	r3, r2
 8008c24:	d007      	beq.n	8008c36 <TIM_Base_SetConfig+0xb2>
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	4a24      	ldr	r2, [pc, #144]	; (8008cbc <TIM_Base_SetConfig+0x138>)
 8008c2a:	4293      	cmp	r3, r2
 8008c2c:	d003      	beq.n	8008c36 <TIM_Base_SetConfig+0xb2>
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	4a23      	ldr	r2, [pc, #140]	; (8008cc0 <TIM_Base_SetConfig+0x13c>)
 8008c32:	4293      	cmp	r3, r2
 8008c34:	d108      	bne.n	8008c48 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008c3c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008c3e:	683b      	ldr	r3, [r7, #0]
 8008c40:	68db      	ldr	r3, [r3, #12]
 8008c42:	68fa      	ldr	r2, [r7, #12]
 8008c44:	4313      	orrs	r3, r2
 8008c46:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008c4e:	683b      	ldr	r3, [r7, #0]
 8008c50:	695b      	ldr	r3, [r3, #20]
 8008c52:	4313      	orrs	r3, r2
 8008c54:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	68fa      	ldr	r2, [r7, #12]
 8008c5a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008c5c:	683b      	ldr	r3, [r7, #0]
 8008c5e:	689a      	ldr	r2, [r3, #8]
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008c64:	683b      	ldr	r3, [r7, #0]
 8008c66:	681a      	ldr	r2, [r3, #0]
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	4a0a      	ldr	r2, [pc, #40]	; (8008c98 <TIM_Base_SetConfig+0x114>)
 8008c70:	4293      	cmp	r3, r2
 8008c72:	d003      	beq.n	8008c7c <TIM_Base_SetConfig+0xf8>
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	4a0c      	ldr	r2, [pc, #48]	; (8008ca8 <TIM_Base_SetConfig+0x124>)
 8008c78:	4293      	cmp	r3, r2
 8008c7a:	d103      	bne.n	8008c84 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008c7c:	683b      	ldr	r3, [r7, #0]
 8008c7e:	691a      	ldr	r2, [r3, #16]
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	2201      	movs	r2, #1
 8008c88:	615a      	str	r2, [r3, #20]
}
 8008c8a:	bf00      	nop
 8008c8c:	3714      	adds	r7, #20
 8008c8e:	46bd      	mov	sp, r7
 8008c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c94:	4770      	bx	lr
 8008c96:	bf00      	nop
 8008c98:	40010000 	.word	0x40010000
 8008c9c:	40000400 	.word	0x40000400
 8008ca0:	40000800 	.word	0x40000800
 8008ca4:	40000c00 	.word	0x40000c00
 8008ca8:	40010400 	.word	0x40010400
 8008cac:	40014000 	.word	0x40014000
 8008cb0:	40014400 	.word	0x40014400
 8008cb4:	40014800 	.word	0x40014800
 8008cb8:	40001800 	.word	0x40001800
 8008cbc:	40001c00 	.word	0x40001c00
 8008cc0:	40002000 	.word	0x40002000

08008cc4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008cc4:	b480      	push	{r7}
 8008cc6:	b087      	sub	sp, #28
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	6078      	str	r0, [r7, #4]
 8008ccc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	6a1b      	ldr	r3, [r3, #32]
 8008cd2:	f023 0201 	bic.w	r2, r3, #1
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	6a1b      	ldr	r3, [r3, #32]
 8008cde:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	685b      	ldr	r3, [r3, #4]
 8008ce4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	699b      	ldr	r3, [r3, #24]
 8008cea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008cf2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	f023 0303 	bic.w	r3, r3, #3
 8008cfa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008cfc:	683b      	ldr	r3, [r7, #0]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	68fa      	ldr	r2, [r7, #12]
 8008d02:	4313      	orrs	r3, r2
 8008d04:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008d06:	697b      	ldr	r3, [r7, #20]
 8008d08:	f023 0302 	bic.w	r3, r3, #2
 8008d0c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008d0e:	683b      	ldr	r3, [r7, #0]
 8008d10:	689b      	ldr	r3, [r3, #8]
 8008d12:	697a      	ldr	r2, [r7, #20]
 8008d14:	4313      	orrs	r3, r2
 8008d16:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	4a20      	ldr	r2, [pc, #128]	; (8008d9c <TIM_OC1_SetConfig+0xd8>)
 8008d1c:	4293      	cmp	r3, r2
 8008d1e:	d003      	beq.n	8008d28 <TIM_OC1_SetConfig+0x64>
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	4a1f      	ldr	r2, [pc, #124]	; (8008da0 <TIM_OC1_SetConfig+0xdc>)
 8008d24:	4293      	cmp	r3, r2
 8008d26:	d10c      	bne.n	8008d42 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008d28:	697b      	ldr	r3, [r7, #20]
 8008d2a:	f023 0308 	bic.w	r3, r3, #8
 8008d2e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008d30:	683b      	ldr	r3, [r7, #0]
 8008d32:	68db      	ldr	r3, [r3, #12]
 8008d34:	697a      	ldr	r2, [r7, #20]
 8008d36:	4313      	orrs	r3, r2
 8008d38:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008d3a:	697b      	ldr	r3, [r7, #20]
 8008d3c:	f023 0304 	bic.w	r3, r3, #4
 8008d40:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	4a15      	ldr	r2, [pc, #84]	; (8008d9c <TIM_OC1_SetConfig+0xd8>)
 8008d46:	4293      	cmp	r3, r2
 8008d48:	d003      	beq.n	8008d52 <TIM_OC1_SetConfig+0x8e>
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	4a14      	ldr	r2, [pc, #80]	; (8008da0 <TIM_OC1_SetConfig+0xdc>)
 8008d4e:	4293      	cmp	r3, r2
 8008d50:	d111      	bne.n	8008d76 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008d52:	693b      	ldr	r3, [r7, #16]
 8008d54:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008d58:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008d5a:	693b      	ldr	r3, [r7, #16]
 8008d5c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008d60:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008d62:	683b      	ldr	r3, [r7, #0]
 8008d64:	695b      	ldr	r3, [r3, #20]
 8008d66:	693a      	ldr	r2, [r7, #16]
 8008d68:	4313      	orrs	r3, r2
 8008d6a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008d6c:	683b      	ldr	r3, [r7, #0]
 8008d6e:	699b      	ldr	r3, [r3, #24]
 8008d70:	693a      	ldr	r2, [r7, #16]
 8008d72:	4313      	orrs	r3, r2
 8008d74:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	693a      	ldr	r2, [r7, #16]
 8008d7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	68fa      	ldr	r2, [r7, #12]
 8008d80:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008d82:	683b      	ldr	r3, [r7, #0]
 8008d84:	685a      	ldr	r2, [r3, #4]
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	697a      	ldr	r2, [r7, #20]
 8008d8e:	621a      	str	r2, [r3, #32]
}
 8008d90:	bf00      	nop
 8008d92:	371c      	adds	r7, #28
 8008d94:	46bd      	mov	sp, r7
 8008d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d9a:	4770      	bx	lr
 8008d9c:	40010000 	.word	0x40010000
 8008da0:	40010400 	.word	0x40010400

08008da4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008da4:	b480      	push	{r7}
 8008da6:	b087      	sub	sp, #28
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	6078      	str	r0, [r7, #4]
 8008dac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	6a1b      	ldr	r3, [r3, #32]
 8008db2:	f023 0210 	bic.w	r2, r3, #16
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	6a1b      	ldr	r3, [r3, #32]
 8008dbe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	685b      	ldr	r3, [r3, #4]
 8008dc4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	699b      	ldr	r3, [r3, #24]
 8008dca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008dd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008dda:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008ddc:	683b      	ldr	r3, [r7, #0]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	021b      	lsls	r3, r3, #8
 8008de2:	68fa      	ldr	r2, [r7, #12]
 8008de4:	4313      	orrs	r3, r2
 8008de6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008de8:	697b      	ldr	r3, [r7, #20]
 8008dea:	f023 0320 	bic.w	r3, r3, #32
 8008dee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008df0:	683b      	ldr	r3, [r7, #0]
 8008df2:	689b      	ldr	r3, [r3, #8]
 8008df4:	011b      	lsls	r3, r3, #4
 8008df6:	697a      	ldr	r2, [r7, #20]
 8008df8:	4313      	orrs	r3, r2
 8008dfa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	4a22      	ldr	r2, [pc, #136]	; (8008e88 <TIM_OC2_SetConfig+0xe4>)
 8008e00:	4293      	cmp	r3, r2
 8008e02:	d003      	beq.n	8008e0c <TIM_OC2_SetConfig+0x68>
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	4a21      	ldr	r2, [pc, #132]	; (8008e8c <TIM_OC2_SetConfig+0xe8>)
 8008e08:	4293      	cmp	r3, r2
 8008e0a:	d10d      	bne.n	8008e28 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008e0c:	697b      	ldr	r3, [r7, #20]
 8008e0e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008e12:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008e14:	683b      	ldr	r3, [r7, #0]
 8008e16:	68db      	ldr	r3, [r3, #12]
 8008e18:	011b      	lsls	r3, r3, #4
 8008e1a:	697a      	ldr	r2, [r7, #20]
 8008e1c:	4313      	orrs	r3, r2
 8008e1e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008e20:	697b      	ldr	r3, [r7, #20]
 8008e22:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008e26:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	4a17      	ldr	r2, [pc, #92]	; (8008e88 <TIM_OC2_SetConfig+0xe4>)
 8008e2c:	4293      	cmp	r3, r2
 8008e2e:	d003      	beq.n	8008e38 <TIM_OC2_SetConfig+0x94>
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	4a16      	ldr	r2, [pc, #88]	; (8008e8c <TIM_OC2_SetConfig+0xe8>)
 8008e34:	4293      	cmp	r3, r2
 8008e36:	d113      	bne.n	8008e60 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008e38:	693b      	ldr	r3, [r7, #16]
 8008e3a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008e3e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008e40:	693b      	ldr	r3, [r7, #16]
 8008e42:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008e46:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008e48:	683b      	ldr	r3, [r7, #0]
 8008e4a:	695b      	ldr	r3, [r3, #20]
 8008e4c:	009b      	lsls	r3, r3, #2
 8008e4e:	693a      	ldr	r2, [r7, #16]
 8008e50:	4313      	orrs	r3, r2
 8008e52:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008e54:	683b      	ldr	r3, [r7, #0]
 8008e56:	699b      	ldr	r3, [r3, #24]
 8008e58:	009b      	lsls	r3, r3, #2
 8008e5a:	693a      	ldr	r2, [r7, #16]
 8008e5c:	4313      	orrs	r3, r2
 8008e5e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	693a      	ldr	r2, [r7, #16]
 8008e64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	68fa      	ldr	r2, [r7, #12]
 8008e6a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008e6c:	683b      	ldr	r3, [r7, #0]
 8008e6e:	685a      	ldr	r2, [r3, #4]
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	697a      	ldr	r2, [r7, #20]
 8008e78:	621a      	str	r2, [r3, #32]
}
 8008e7a:	bf00      	nop
 8008e7c:	371c      	adds	r7, #28
 8008e7e:	46bd      	mov	sp, r7
 8008e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e84:	4770      	bx	lr
 8008e86:	bf00      	nop
 8008e88:	40010000 	.word	0x40010000
 8008e8c:	40010400 	.word	0x40010400

08008e90 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008e90:	b480      	push	{r7}
 8008e92:	b087      	sub	sp, #28
 8008e94:	af00      	add	r7, sp, #0
 8008e96:	6078      	str	r0, [r7, #4]
 8008e98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	6a1b      	ldr	r3, [r3, #32]
 8008e9e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	6a1b      	ldr	r3, [r3, #32]
 8008eaa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	685b      	ldr	r3, [r3, #4]
 8008eb0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	69db      	ldr	r3, [r3, #28]
 8008eb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008ebe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	f023 0303 	bic.w	r3, r3, #3
 8008ec6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008ec8:	683b      	ldr	r3, [r7, #0]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	68fa      	ldr	r2, [r7, #12]
 8008ece:	4313      	orrs	r3, r2
 8008ed0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008ed2:	697b      	ldr	r3, [r7, #20]
 8008ed4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008ed8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008eda:	683b      	ldr	r3, [r7, #0]
 8008edc:	689b      	ldr	r3, [r3, #8]
 8008ede:	021b      	lsls	r3, r3, #8
 8008ee0:	697a      	ldr	r2, [r7, #20]
 8008ee2:	4313      	orrs	r3, r2
 8008ee4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	4a21      	ldr	r2, [pc, #132]	; (8008f70 <TIM_OC3_SetConfig+0xe0>)
 8008eea:	4293      	cmp	r3, r2
 8008eec:	d003      	beq.n	8008ef6 <TIM_OC3_SetConfig+0x66>
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	4a20      	ldr	r2, [pc, #128]	; (8008f74 <TIM_OC3_SetConfig+0xe4>)
 8008ef2:	4293      	cmp	r3, r2
 8008ef4:	d10d      	bne.n	8008f12 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008ef6:	697b      	ldr	r3, [r7, #20]
 8008ef8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008efc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008efe:	683b      	ldr	r3, [r7, #0]
 8008f00:	68db      	ldr	r3, [r3, #12]
 8008f02:	021b      	lsls	r3, r3, #8
 8008f04:	697a      	ldr	r2, [r7, #20]
 8008f06:	4313      	orrs	r3, r2
 8008f08:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008f0a:	697b      	ldr	r3, [r7, #20]
 8008f0c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008f10:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	4a16      	ldr	r2, [pc, #88]	; (8008f70 <TIM_OC3_SetConfig+0xe0>)
 8008f16:	4293      	cmp	r3, r2
 8008f18:	d003      	beq.n	8008f22 <TIM_OC3_SetConfig+0x92>
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	4a15      	ldr	r2, [pc, #84]	; (8008f74 <TIM_OC3_SetConfig+0xe4>)
 8008f1e:	4293      	cmp	r3, r2
 8008f20:	d113      	bne.n	8008f4a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008f22:	693b      	ldr	r3, [r7, #16]
 8008f24:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008f28:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008f2a:	693b      	ldr	r3, [r7, #16]
 8008f2c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008f30:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008f32:	683b      	ldr	r3, [r7, #0]
 8008f34:	695b      	ldr	r3, [r3, #20]
 8008f36:	011b      	lsls	r3, r3, #4
 8008f38:	693a      	ldr	r2, [r7, #16]
 8008f3a:	4313      	orrs	r3, r2
 8008f3c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008f3e:	683b      	ldr	r3, [r7, #0]
 8008f40:	699b      	ldr	r3, [r3, #24]
 8008f42:	011b      	lsls	r3, r3, #4
 8008f44:	693a      	ldr	r2, [r7, #16]
 8008f46:	4313      	orrs	r3, r2
 8008f48:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	693a      	ldr	r2, [r7, #16]
 8008f4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	68fa      	ldr	r2, [r7, #12]
 8008f54:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008f56:	683b      	ldr	r3, [r7, #0]
 8008f58:	685a      	ldr	r2, [r3, #4]
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	697a      	ldr	r2, [r7, #20]
 8008f62:	621a      	str	r2, [r3, #32]
}
 8008f64:	bf00      	nop
 8008f66:	371c      	adds	r7, #28
 8008f68:	46bd      	mov	sp, r7
 8008f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6e:	4770      	bx	lr
 8008f70:	40010000 	.word	0x40010000
 8008f74:	40010400 	.word	0x40010400

08008f78 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008f78:	b480      	push	{r7}
 8008f7a:	b087      	sub	sp, #28
 8008f7c:	af00      	add	r7, sp, #0
 8008f7e:	6078      	str	r0, [r7, #4]
 8008f80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	6a1b      	ldr	r3, [r3, #32]
 8008f86:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	6a1b      	ldr	r3, [r3, #32]
 8008f92:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	685b      	ldr	r3, [r3, #4]
 8008f98:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	69db      	ldr	r3, [r3, #28]
 8008f9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008fa6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008fae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008fb0:	683b      	ldr	r3, [r7, #0]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	021b      	lsls	r3, r3, #8
 8008fb6:	68fa      	ldr	r2, [r7, #12]
 8008fb8:	4313      	orrs	r3, r2
 8008fba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008fbc:	693b      	ldr	r3, [r7, #16]
 8008fbe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008fc2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008fc4:	683b      	ldr	r3, [r7, #0]
 8008fc6:	689b      	ldr	r3, [r3, #8]
 8008fc8:	031b      	lsls	r3, r3, #12
 8008fca:	693a      	ldr	r2, [r7, #16]
 8008fcc:	4313      	orrs	r3, r2
 8008fce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	4a12      	ldr	r2, [pc, #72]	; (800901c <TIM_OC4_SetConfig+0xa4>)
 8008fd4:	4293      	cmp	r3, r2
 8008fd6:	d003      	beq.n	8008fe0 <TIM_OC4_SetConfig+0x68>
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	4a11      	ldr	r2, [pc, #68]	; (8009020 <TIM_OC4_SetConfig+0xa8>)
 8008fdc:	4293      	cmp	r3, r2
 8008fde:	d109      	bne.n	8008ff4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008fe0:	697b      	ldr	r3, [r7, #20]
 8008fe2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008fe6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008fe8:	683b      	ldr	r3, [r7, #0]
 8008fea:	695b      	ldr	r3, [r3, #20]
 8008fec:	019b      	lsls	r3, r3, #6
 8008fee:	697a      	ldr	r2, [r7, #20]
 8008ff0:	4313      	orrs	r3, r2
 8008ff2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	697a      	ldr	r2, [r7, #20]
 8008ff8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	68fa      	ldr	r2, [r7, #12]
 8008ffe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009000:	683b      	ldr	r3, [r7, #0]
 8009002:	685a      	ldr	r2, [r3, #4]
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	693a      	ldr	r2, [r7, #16]
 800900c:	621a      	str	r2, [r3, #32]
}
 800900e:	bf00      	nop
 8009010:	371c      	adds	r7, #28
 8009012:	46bd      	mov	sp, r7
 8009014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009018:	4770      	bx	lr
 800901a:	bf00      	nop
 800901c:	40010000 	.word	0x40010000
 8009020:	40010400 	.word	0x40010400

08009024 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009024:	b480      	push	{r7}
 8009026:	b087      	sub	sp, #28
 8009028:	af00      	add	r7, sp, #0
 800902a:	60f8      	str	r0, [r7, #12]
 800902c:	60b9      	str	r1, [r7, #8]
 800902e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	6a1b      	ldr	r3, [r3, #32]
 8009034:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	6a1b      	ldr	r3, [r3, #32]
 800903a:	f023 0201 	bic.w	r2, r3, #1
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	699b      	ldr	r3, [r3, #24]
 8009046:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009048:	693b      	ldr	r3, [r7, #16]
 800904a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800904e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	011b      	lsls	r3, r3, #4
 8009054:	693a      	ldr	r2, [r7, #16]
 8009056:	4313      	orrs	r3, r2
 8009058:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800905a:	697b      	ldr	r3, [r7, #20]
 800905c:	f023 030a 	bic.w	r3, r3, #10
 8009060:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009062:	697a      	ldr	r2, [r7, #20]
 8009064:	68bb      	ldr	r3, [r7, #8]
 8009066:	4313      	orrs	r3, r2
 8009068:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	693a      	ldr	r2, [r7, #16]
 800906e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	697a      	ldr	r2, [r7, #20]
 8009074:	621a      	str	r2, [r3, #32]
}
 8009076:	bf00      	nop
 8009078:	371c      	adds	r7, #28
 800907a:	46bd      	mov	sp, r7
 800907c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009080:	4770      	bx	lr

08009082 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009082:	b480      	push	{r7}
 8009084:	b087      	sub	sp, #28
 8009086:	af00      	add	r7, sp, #0
 8009088:	60f8      	str	r0, [r7, #12]
 800908a:	60b9      	str	r1, [r7, #8]
 800908c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	6a1b      	ldr	r3, [r3, #32]
 8009092:	f023 0210 	bic.w	r2, r3, #16
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	699b      	ldr	r3, [r3, #24]
 800909e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	6a1b      	ldr	r3, [r3, #32]
 80090a4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80090a6:	697b      	ldr	r3, [r7, #20]
 80090a8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80090ac:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	031b      	lsls	r3, r3, #12
 80090b2:	697a      	ldr	r2, [r7, #20]
 80090b4:	4313      	orrs	r3, r2
 80090b6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80090b8:	693b      	ldr	r3, [r7, #16]
 80090ba:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80090be:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80090c0:	68bb      	ldr	r3, [r7, #8]
 80090c2:	011b      	lsls	r3, r3, #4
 80090c4:	693a      	ldr	r2, [r7, #16]
 80090c6:	4313      	orrs	r3, r2
 80090c8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	697a      	ldr	r2, [r7, #20]
 80090ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	693a      	ldr	r2, [r7, #16]
 80090d4:	621a      	str	r2, [r3, #32]
}
 80090d6:	bf00      	nop
 80090d8:	371c      	adds	r7, #28
 80090da:	46bd      	mov	sp, r7
 80090dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e0:	4770      	bx	lr

080090e2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80090e2:	b480      	push	{r7}
 80090e4:	b085      	sub	sp, #20
 80090e6:	af00      	add	r7, sp, #0
 80090e8:	6078      	str	r0, [r7, #4]
 80090ea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	689b      	ldr	r3, [r3, #8]
 80090f0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80090f8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80090fa:	683a      	ldr	r2, [r7, #0]
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	4313      	orrs	r3, r2
 8009100:	f043 0307 	orr.w	r3, r3, #7
 8009104:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	68fa      	ldr	r2, [r7, #12]
 800910a:	609a      	str	r2, [r3, #8]
}
 800910c:	bf00      	nop
 800910e:	3714      	adds	r7, #20
 8009110:	46bd      	mov	sp, r7
 8009112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009116:	4770      	bx	lr

08009118 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009118:	b480      	push	{r7}
 800911a:	b087      	sub	sp, #28
 800911c:	af00      	add	r7, sp, #0
 800911e:	60f8      	str	r0, [r7, #12]
 8009120:	60b9      	str	r1, [r7, #8]
 8009122:	607a      	str	r2, [r7, #4]
 8009124:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	689b      	ldr	r3, [r3, #8]
 800912a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800912c:	697b      	ldr	r3, [r7, #20]
 800912e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009132:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009134:	683b      	ldr	r3, [r7, #0]
 8009136:	021a      	lsls	r2, r3, #8
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	431a      	orrs	r2, r3
 800913c:	68bb      	ldr	r3, [r7, #8]
 800913e:	4313      	orrs	r3, r2
 8009140:	697a      	ldr	r2, [r7, #20]
 8009142:	4313      	orrs	r3, r2
 8009144:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	697a      	ldr	r2, [r7, #20]
 800914a:	609a      	str	r2, [r3, #8]
}
 800914c:	bf00      	nop
 800914e:	371c      	adds	r7, #28
 8009150:	46bd      	mov	sp, r7
 8009152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009156:	4770      	bx	lr

08009158 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009158:	b480      	push	{r7}
 800915a:	b087      	sub	sp, #28
 800915c:	af00      	add	r7, sp, #0
 800915e:	60f8      	str	r0, [r7, #12]
 8009160:	60b9      	str	r1, [r7, #8]
 8009162:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009164:	68bb      	ldr	r3, [r7, #8]
 8009166:	f003 031f 	and.w	r3, r3, #31
 800916a:	2201      	movs	r2, #1
 800916c:	fa02 f303 	lsl.w	r3, r2, r3
 8009170:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	6a1a      	ldr	r2, [r3, #32]
 8009176:	697b      	ldr	r3, [r7, #20]
 8009178:	43db      	mvns	r3, r3
 800917a:	401a      	ands	r2, r3
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	6a1a      	ldr	r2, [r3, #32]
 8009184:	68bb      	ldr	r3, [r7, #8]
 8009186:	f003 031f 	and.w	r3, r3, #31
 800918a:	6879      	ldr	r1, [r7, #4]
 800918c:	fa01 f303 	lsl.w	r3, r1, r3
 8009190:	431a      	orrs	r2, r3
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	621a      	str	r2, [r3, #32]
}
 8009196:	bf00      	nop
 8009198:	371c      	adds	r7, #28
 800919a:	46bd      	mov	sp, r7
 800919c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091a0:	4770      	bx	lr
	...

080091a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80091a4:	b480      	push	{r7}
 80091a6:	b085      	sub	sp, #20
 80091a8:	af00      	add	r7, sp, #0
 80091aa:	6078      	str	r0, [r7, #4]
 80091ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80091b4:	2b01      	cmp	r3, #1
 80091b6:	d101      	bne.n	80091bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80091b8:	2302      	movs	r3, #2
 80091ba:	e05a      	b.n	8009272 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	2201      	movs	r2, #1
 80091c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	2202      	movs	r2, #2
 80091c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	685b      	ldr	r3, [r3, #4]
 80091d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	689b      	ldr	r3, [r3, #8]
 80091da:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80091e2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80091e4:	683b      	ldr	r3, [r7, #0]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	68fa      	ldr	r2, [r7, #12]
 80091ea:	4313      	orrs	r3, r2
 80091ec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	68fa      	ldr	r2, [r7, #12]
 80091f4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	4a21      	ldr	r2, [pc, #132]	; (8009280 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80091fc:	4293      	cmp	r3, r2
 80091fe:	d022      	beq.n	8009246 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009208:	d01d      	beq.n	8009246 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	4a1d      	ldr	r2, [pc, #116]	; (8009284 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8009210:	4293      	cmp	r3, r2
 8009212:	d018      	beq.n	8009246 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	4a1b      	ldr	r2, [pc, #108]	; (8009288 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800921a:	4293      	cmp	r3, r2
 800921c:	d013      	beq.n	8009246 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	4a1a      	ldr	r2, [pc, #104]	; (800928c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8009224:	4293      	cmp	r3, r2
 8009226:	d00e      	beq.n	8009246 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	4a18      	ldr	r2, [pc, #96]	; (8009290 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800922e:	4293      	cmp	r3, r2
 8009230:	d009      	beq.n	8009246 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	4a17      	ldr	r2, [pc, #92]	; (8009294 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009238:	4293      	cmp	r3, r2
 800923a:	d004      	beq.n	8009246 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	4a15      	ldr	r2, [pc, #84]	; (8009298 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009242:	4293      	cmp	r3, r2
 8009244:	d10c      	bne.n	8009260 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009246:	68bb      	ldr	r3, [r7, #8]
 8009248:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800924c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800924e:	683b      	ldr	r3, [r7, #0]
 8009250:	685b      	ldr	r3, [r3, #4]
 8009252:	68ba      	ldr	r2, [r7, #8]
 8009254:	4313      	orrs	r3, r2
 8009256:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	68ba      	ldr	r2, [r7, #8]
 800925e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	2201      	movs	r2, #1
 8009264:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	2200      	movs	r2, #0
 800926c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009270:	2300      	movs	r3, #0
}
 8009272:	4618      	mov	r0, r3
 8009274:	3714      	adds	r7, #20
 8009276:	46bd      	mov	sp, r7
 8009278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800927c:	4770      	bx	lr
 800927e:	bf00      	nop
 8009280:	40010000 	.word	0x40010000
 8009284:	40000400 	.word	0x40000400
 8009288:	40000800 	.word	0x40000800
 800928c:	40000c00 	.word	0x40000c00
 8009290:	40010400 	.word	0x40010400
 8009294:	40014000 	.word	0x40014000
 8009298:	40001800 	.word	0x40001800

0800929c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800929c:	b580      	push	{r7, lr}
 800929e:	b082      	sub	sp, #8
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d101      	bne.n	80092ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80092aa:	2301      	movs	r3, #1
 80092ac:	e03f      	b.n	800932e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80092b4:	b2db      	uxtb	r3, r3
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d106      	bne.n	80092c8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	2200      	movs	r2, #0
 80092be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80092c2:	6878      	ldr	r0, [r7, #4]
 80092c4:	f7fc f9f8 	bl	80056b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	2224      	movs	r2, #36	; 0x24
 80092cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	68da      	ldr	r2, [r3, #12]
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80092de:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80092e0:	6878      	ldr	r0, [r7, #4]
 80092e2:	f000 ff49 	bl	800a178 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	691a      	ldr	r2, [r3, #16]
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80092f4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	695a      	ldr	r2, [r3, #20]
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009304:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	68da      	ldr	r2, [r3, #12]
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009314:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	2200      	movs	r2, #0
 800931a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	2220      	movs	r2, #32
 8009320:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	2220      	movs	r2, #32
 8009328:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800932c:	2300      	movs	r3, #0
}
 800932e:	4618      	mov	r0, r3
 8009330:	3708      	adds	r7, #8
 8009332:	46bd      	mov	sp, r7
 8009334:	bd80      	pop	{r7, pc}
	...

08009338 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009338:	b580      	push	{r7, lr}
 800933a:	b08c      	sub	sp, #48	; 0x30
 800933c:	af00      	add	r7, sp, #0
 800933e:	60f8      	str	r0, [r7, #12]
 8009340:	60b9      	str	r1, [r7, #8]
 8009342:	4613      	mov	r3, r2
 8009344:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800934c:	b2db      	uxtb	r3, r3
 800934e:	2b20      	cmp	r3, #32
 8009350:	d165      	bne.n	800941e <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8009352:	68bb      	ldr	r3, [r7, #8]
 8009354:	2b00      	cmp	r3, #0
 8009356:	d002      	beq.n	800935e <HAL_UART_Transmit_DMA+0x26>
 8009358:	88fb      	ldrh	r3, [r7, #6]
 800935a:	2b00      	cmp	r3, #0
 800935c:	d101      	bne.n	8009362 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800935e:	2301      	movs	r3, #1
 8009360:	e05e      	b.n	8009420 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009368:	2b01      	cmp	r3, #1
 800936a:	d101      	bne.n	8009370 <HAL_UART_Transmit_DMA+0x38>
 800936c:	2302      	movs	r3, #2
 800936e:	e057      	b.n	8009420 <HAL_UART_Transmit_DMA+0xe8>
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	2201      	movs	r2, #1
 8009374:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8009378:	68ba      	ldr	r2, [r7, #8]
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	88fa      	ldrh	r2, [r7, #6]
 8009382:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	88fa      	ldrh	r2, [r7, #6]
 8009388:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	2200      	movs	r2, #0
 800938e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	2221      	movs	r2, #33	; 0x21
 8009394:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800939c:	4a22      	ldr	r2, [pc, #136]	; (8009428 <HAL_UART_Transmit_DMA+0xf0>)
 800939e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80093a4:	4a21      	ldr	r2, [pc, #132]	; (800942c <HAL_UART_Transmit_DMA+0xf4>)
 80093a6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80093ac:	4a20      	ldr	r2, [pc, #128]	; (8009430 <HAL_UART_Transmit_DMA+0xf8>)
 80093ae:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80093b4:	2200      	movs	r2, #0
 80093b6:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 80093b8:	f107 0308 	add.w	r3, r7, #8
 80093bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80093c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093c4:	6819      	ldr	r1, [r3, #0]
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	3304      	adds	r3, #4
 80093cc:	461a      	mov	r2, r3
 80093ce:	88fb      	ldrh	r3, [r7, #6]
 80093d0:	f7fc ffb0 	bl	8006334 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80093dc:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	2200      	movs	r2, #0
 80093e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	3314      	adds	r3, #20
 80093ec:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093ee:	69bb      	ldr	r3, [r7, #24]
 80093f0:	e853 3f00 	ldrex	r3, [r3]
 80093f4:	617b      	str	r3, [r7, #20]
   return(result);
 80093f6:	697b      	ldr	r3, [r7, #20]
 80093f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80093fc:	62bb      	str	r3, [r7, #40]	; 0x28
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	3314      	adds	r3, #20
 8009404:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009406:	627a      	str	r2, [r7, #36]	; 0x24
 8009408:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800940a:	6a39      	ldr	r1, [r7, #32]
 800940c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800940e:	e841 2300 	strex	r3, r2, [r1]
 8009412:	61fb      	str	r3, [r7, #28]
   return(result);
 8009414:	69fb      	ldr	r3, [r7, #28]
 8009416:	2b00      	cmp	r3, #0
 8009418:	d1e5      	bne.n	80093e6 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 800941a:	2300      	movs	r3, #0
 800941c:	e000      	b.n	8009420 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 800941e:	2302      	movs	r3, #2
  }
}
 8009420:	4618      	mov	r0, r3
 8009422:	3730      	adds	r7, #48	; 0x30
 8009424:	46bd      	mov	sp, r7
 8009426:	bd80      	pop	{r7, pc}
 8009428:	08009a19 	.word	0x08009a19
 800942c:	08009ab3 	.word	0x08009ab3
 8009430:	08009c2b 	.word	0x08009c2b

08009434 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009434:	b580      	push	{r7, lr}
 8009436:	b084      	sub	sp, #16
 8009438:	af00      	add	r7, sp, #0
 800943a:	60f8      	str	r0, [r7, #12]
 800943c:	60b9      	str	r1, [r7, #8]
 800943e:	4613      	mov	r3, r2
 8009440:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009448:	b2db      	uxtb	r3, r3
 800944a:	2b20      	cmp	r3, #32
 800944c:	d11d      	bne.n	800948a <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800944e:	68bb      	ldr	r3, [r7, #8]
 8009450:	2b00      	cmp	r3, #0
 8009452:	d002      	beq.n	800945a <HAL_UART_Receive_DMA+0x26>
 8009454:	88fb      	ldrh	r3, [r7, #6]
 8009456:	2b00      	cmp	r3, #0
 8009458:	d101      	bne.n	800945e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800945a:	2301      	movs	r3, #1
 800945c:	e016      	b.n	800948c <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009464:	2b01      	cmp	r3, #1
 8009466:	d101      	bne.n	800946c <HAL_UART_Receive_DMA+0x38>
 8009468:	2302      	movs	r3, #2
 800946a:	e00f      	b.n	800948c <HAL_UART_Receive_DMA+0x58>
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	2201      	movs	r2, #1
 8009470:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	2200      	movs	r2, #0
 8009478:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800947a:	88fb      	ldrh	r3, [r7, #6]
 800947c:	461a      	mov	r2, r3
 800947e:	68b9      	ldr	r1, [r7, #8]
 8009480:	68f8      	ldr	r0, [r7, #12]
 8009482:	f000 fc1d 	bl	8009cc0 <UART_Start_Receive_DMA>
 8009486:	4603      	mov	r3, r0
 8009488:	e000      	b.n	800948c <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 800948a:	2302      	movs	r3, #2
  }
}
 800948c:	4618      	mov	r0, r3
 800948e:	3710      	adds	r7, #16
 8009490:	46bd      	mov	sp, r7
 8009492:	bd80      	pop	{r7, pc}

08009494 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009494:	b580      	push	{r7, lr}
 8009496:	b0ba      	sub	sp, #232	; 0xe8
 8009498:	af00      	add	r7, sp, #0
 800949a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	68db      	ldr	r3, [r3, #12]
 80094ac:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	695b      	ldr	r3, [r3, #20]
 80094b6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80094ba:	2300      	movs	r3, #0
 80094bc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80094c0:	2300      	movs	r3, #0
 80094c2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80094c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80094ca:	f003 030f 	and.w	r3, r3, #15
 80094ce:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80094d2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d10f      	bne.n	80094fa <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80094da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80094de:	f003 0320 	and.w	r3, r3, #32
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d009      	beq.n	80094fa <HAL_UART_IRQHandler+0x66>
 80094e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80094ea:	f003 0320 	and.w	r3, r3, #32
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d003      	beq.n	80094fa <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80094f2:	6878      	ldr	r0, [r7, #4]
 80094f4:	f000 fd85 	bl	800a002 <UART_Receive_IT>
      return;
 80094f8:	e256      	b.n	80099a8 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80094fa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80094fe:	2b00      	cmp	r3, #0
 8009500:	f000 80de 	beq.w	80096c0 <HAL_UART_IRQHandler+0x22c>
 8009504:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009508:	f003 0301 	and.w	r3, r3, #1
 800950c:	2b00      	cmp	r3, #0
 800950e:	d106      	bne.n	800951e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009510:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009514:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009518:	2b00      	cmp	r3, #0
 800951a:	f000 80d1 	beq.w	80096c0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800951e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009522:	f003 0301 	and.w	r3, r3, #1
 8009526:	2b00      	cmp	r3, #0
 8009528:	d00b      	beq.n	8009542 <HAL_UART_IRQHandler+0xae>
 800952a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800952e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009532:	2b00      	cmp	r3, #0
 8009534:	d005      	beq.n	8009542 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800953a:	f043 0201 	orr.w	r2, r3, #1
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009542:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009546:	f003 0304 	and.w	r3, r3, #4
 800954a:	2b00      	cmp	r3, #0
 800954c:	d00b      	beq.n	8009566 <HAL_UART_IRQHandler+0xd2>
 800954e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009552:	f003 0301 	and.w	r3, r3, #1
 8009556:	2b00      	cmp	r3, #0
 8009558:	d005      	beq.n	8009566 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800955e:	f043 0202 	orr.w	r2, r3, #2
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009566:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800956a:	f003 0302 	and.w	r3, r3, #2
 800956e:	2b00      	cmp	r3, #0
 8009570:	d00b      	beq.n	800958a <HAL_UART_IRQHandler+0xf6>
 8009572:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009576:	f003 0301 	and.w	r3, r3, #1
 800957a:	2b00      	cmp	r3, #0
 800957c:	d005      	beq.n	800958a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009582:	f043 0204 	orr.w	r2, r3, #4
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800958a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800958e:	f003 0308 	and.w	r3, r3, #8
 8009592:	2b00      	cmp	r3, #0
 8009594:	d011      	beq.n	80095ba <HAL_UART_IRQHandler+0x126>
 8009596:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800959a:	f003 0320 	and.w	r3, r3, #32
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d105      	bne.n	80095ae <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80095a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80095a6:	f003 0301 	and.w	r3, r3, #1
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d005      	beq.n	80095ba <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095b2:	f043 0208 	orr.w	r2, r3, #8
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095be:	2b00      	cmp	r3, #0
 80095c0:	f000 81ed 	beq.w	800999e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80095c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80095c8:	f003 0320 	and.w	r3, r3, #32
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d008      	beq.n	80095e2 <HAL_UART_IRQHandler+0x14e>
 80095d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80095d4:	f003 0320 	and.w	r3, r3, #32
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d002      	beq.n	80095e2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80095dc:	6878      	ldr	r0, [r7, #4]
 80095de:	f000 fd10 	bl	800a002 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	695b      	ldr	r3, [r3, #20]
 80095e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80095ec:	2b40      	cmp	r3, #64	; 0x40
 80095ee:	bf0c      	ite	eq
 80095f0:	2301      	moveq	r3, #1
 80095f2:	2300      	movne	r3, #0
 80095f4:	b2db      	uxtb	r3, r3
 80095f6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095fe:	f003 0308 	and.w	r3, r3, #8
 8009602:	2b00      	cmp	r3, #0
 8009604:	d103      	bne.n	800960e <HAL_UART_IRQHandler+0x17a>
 8009606:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800960a:	2b00      	cmp	r3, #0
 800960c:	d04f      	beq.n	80096ae <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800960e:	6878      	ldr	r0, [r7, #4]
 8009610:	f000 fc18 	bl	8009e44 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	695b      	ldr	r3, [r3, #20]
 800961a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800961e:	2b40      	cmp	r3, #64	; 0x40
 8009620:	d141      	bne.n	80096a6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	3314      	adds	r3, #20
 8009628:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800962c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009630:	e853 3f00 	ldrex	r3, [r3]
 8009634:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009638:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800963c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009640:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	3314      	adds	r3, #20
 800964a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800964e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8009652:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009656:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800965a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800965e:	e841 2300 	strex	r3, r2, [r1]
 8009662:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8009666:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800966a:	2b00      	cmp	r3, #0
 800966c:	d1d9      	bne.n	8009622 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009672:	2b00      	cmp	r3, #0
 8009674:	d013      	beq.n	800969e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800967a:	4a7d      	ldr	r2, [pc, #500]	; (8009870 <HAL_UART_IRQHandler+0x3dc>)
 800967c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009682:	4618      	mov	r0, r3
 8009684:	f7fc ff1e 	bl	80064c4 <HAL_DMA_Abort_IT>
 8009688:	4603      	mov	r3, r0
 800968a:	2b00      	cmp	r3, #0
 800968c:	d016      	beq.n	80096bc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009692:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009694:	687a      	ldr	r2, [r7, #4]
 8009696:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009698:	4610      	mov	r0, r2
 800969a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800969c:	e00e      	b.n	80096bc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800969e:	6878      	ldr	r0, [r7, #4]
 80096a0:	f000 f9a4 	bl	80099ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80096a4:	e00a      	b.n	80096bc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80096a6:	6878      	ldr	r0, [r7, #4]
 80096a8:	f000 f9a0 	bl	80099ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80096ac:	e006      	b.n	80096bc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80096ae:	6878      	ldr	r0, [r7, #4]
 80096b0:	f000 f99c 	bl	80099ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	2200      	movs	r2, #0
 80096b8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80096ba:	e170      	b.n	800999e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80096bc:	bf00      	nop
    return;
 80096be:	e16e      	b.n	800999e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80096c4:	2b01      	cmp	r3, #1
 80096c6:	f040 814a 	bne.w	800995e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80096ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80096ce:	f003 0310 	and.w	r3, r3, #16
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	f000 8143 	beq.w	800995e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80096d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80096dc:	f003 0310 	and.w	r3, r3, #16
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	f000 813c 	beq.w	800995e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80096e6:	2300      	movs	r3, #0
 80096e8:	60bb      	str	r3, [r7, #8]
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	60bb      	str	r3, [r7, #8]
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	685b      	ldr	r3, [r3, #4]
 80096f8:	60bb      	str	r3, [r7, #8]
 80096fa:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	695b      	ldr	r3, [r3, #20]
 8009702:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009706:	2b40      	cmp	r3, #64	; 0x40
 8009708:	f040 80b4 	bne.w	8009874 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	685b      	ldr	r3, [r3, #4]
 8009714:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009718:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800971c:	2b00      	cmp	r3, #0
 800971e:	f000 8140 	beq.w	80099a2 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009726:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800972a:	429a      	cmp	r2, r3
 800972c:	f080 8139 	bcs.w	80099a2 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009736:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800973c:	69db      	ldr	r3, [r3, #28]
 800973e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009742:	f000 8088 	beq.w	8009856 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	330c      	adds	r3, #12
 800974c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009750:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009754:	e853 3f00 	ldrex	r3, [r3]
 8009758:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800975c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009760:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009764:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	330c      	adds	r3, #12
 800976e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8009772:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009776:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800977a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800977e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009782:	e841 2300 	strex	r3, r2, [r1]
 8009786:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800978a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800978e:	2b00      	cmp	r3, #0
 8009790:	d1d9      	bne.n	8009746 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	3314      	adds	r3, #20
 8009798:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800979a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800979c:	e853 3f00 	ldrex	r3, [r3]
 80097a0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80097a2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80097a4:	f023 0301 	bic.w	r3, r3, #1
 80097a8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	3314      	adds	r3, #20
 80097b2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80097b6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80097ba:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097bc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80097be:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80097c2:	e841 2300 	strex	r3, r2, [r1]
 80097c6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80097c8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d1e1      	bne.n	8009792 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	3314      	adds	r3, #20
 80097d4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097d6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80097d8:	e853 3f00 	ldrex	r3, [r3]
 80097dc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80097de:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80097e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80097e4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	3314      	adds	r3, #20
 80097ee:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80097f2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80097f4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097f6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80097f8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80097fa:	e841 2300 	strex	r3, r2, [r1]
 80097fe:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009800:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009802:	2b00      	cmp	r3, #0
 8009804:	d1e3      	bne.n	80097ce <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	2220      	movs	r2, #32
 800980a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	2200      	movs	r2, #0
 8009812:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	330c      	adds	r3, #12
 800981a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800981c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800981e:	e853 3f00 	ldrex	r3, [r3]
 8009822:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009824:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009826:	f023 0310 	bic.w	r3, r3, #16
 800982a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	330c      	adds	r3, #12
 8009834:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8009838:	65ba      	str	r2, [r7, #88]	; 0x58
 800983a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800983c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800983e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009840:	e841 2300 	strex	r3, r2, [r1]
 8009844:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009846:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009848:	2b00      	cmp	r3, #0
 800984a:	d1e3      	bne.n	8009814 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009850:	4618      	mov	r0, r3
 8009852:	f7fc fdc7 	bl	80063e4 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800985e:	b29b      	uxth	r3, r3
 8009860:	1ad3      	subs	r3, r2, r3
 8009862:	b29b      	uxth	r3, r3
 8009864:	4619      	mov	r1, r3
 8009866:	6878      	ldr	r0, [r7, #4]
 8009868:	f000 f8ca 	bl	8009a00 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800986c:	e099      	b.n	80099a2 <HAL_UART_IRQHandler+0x50e>
 800986e:	bf00      	nop
 8009870:	08009f0b 	.word	0x08009f0b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800987c:	b29b      	uxth	r3, r3
 800987e:	1ad3      	subs	r3, r2, r3
 8009880:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009888:	b29b      	uxth	r3, r3
 800988a:	2b00      	cmp	r3, #0
 800988c:	f000 808b 	beq.w	80099a6 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8009890:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009894:	2b00      	cmp	r3, #0
 8009896:	f000 8086 	beq.w	80099a6 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	330c      	adds	r3, #12
 80098a0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098a4:	e853 3f00 	ldrex	r3, [r3]
 80098a8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80098aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80098ac:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80098b0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	330c      	adds	r3, #12
 80098ba:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80098be:	647a      	str	r2, [r7, #68]	; 0x44
 80098c0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098c2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80098c4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80098c6:	e841 2300 	strex	r3, r2, [r1]
 80098ca:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80098cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d1e3      	bne.n	800989a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	3314      	adds	r3, #20
 80098d8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098dc:	e853 3f00 	ldrex	r3, [r3]
 80098e0:	623b      	str	r3, [r7, #32]
   return(result);
 80098e2:	6a3b      	ldr	r3, [r7, #32]
 80098e4:	f023 0301 	bic.w	r3, r3, #1
 80098e8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	3314      	adds	r3, #20
 80098f2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80098f6:	633a      	str	r2, [r7, #48]	; 0x30
 80098f8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098fa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80098fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80098fe:	e841 2300 	strex	r3, r2, [r1]
 8009902:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009904:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009906:	2b00      	cmp	r3, #0
 8009908:	d1e3      	bne.n	80098d2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	2220      	movs	r2, #32
 800990e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	2200      	movs	r2, #0
 8009916:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	330c      	adds	r3, #12
 800991e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009920:	693b      	ldr	r3, [r7, #16]
 8009922:	e853 3f00 	ldrex	r3, [r3]
 8009926:	60fb      	str	r3, [r7, #12]
   return(result);
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	f023 0310 	bic.w	r3, r3, #16
 800992e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	330c      	adds	r3, #12
 8009938:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800993c:	61fa      	str	r2, [r7, #28]
 800993e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009940:	69b9      	ldr	r1, [r7, #24]
 8009942:	69fa      	ldr	r2, [r7, #28]
 8009944:	e841 2300 	strex	r3, r2, [r1]
 8009948:	617b      	str	r3, [r7, #20]
   return(result);
 800994a:	697b      	ldr	r3, [r7, #20]
 800994c:	2b00      	cmp	r3, #0
 800994e:	d1e3      	bne.n	8009918 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009950:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009954:	4619      	mov	r1, r3
 8009956:	6878      	ldr	r0, [r7, #4]
 8009958:	f000 f852 	bl	8009a00 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800995c:	e023      	b.n	80099a6 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800995e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009962:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009966:	2b00      	cmp	r3, #0
 8009968:	d009      	beq.n	800997e <HAL_UART_IRQHandler+0x4ea>
 800996a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800996e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009972:	2b00      	cmp	r3, #0
 8009974:	d003      	beq.n	800997e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8009976:	6878      	ldr	r0, [r7, #4]
 8009978:	f000 fadb 	bl	8009f32 <UART_Transmit_IT>
    return;
 800997c:	e014      	b.n	80099a8 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800997e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009982:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009986:	2b00      	cmp	r3, #0
 8009988:	d00e      	beq.n	80099a8 <HAL_UART_IRQHandler+0x514>
 800998a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800998e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009992:	2b00      	cmp	r3, #0
 8009994:	d008      	beq.n	80099a8 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8009996:	6878      	ldr	r0, [r7, #4]
 8009998:	f000 fb1b 	bl	8009fd2 <UART_EndTransmit_IT>
    return;
 800999c:	e004      	b.n	80099a8 <HAL_UART_IRQHandler+0x514>
    return;
 800999e:	bf00      	nop
 80099a0:	e002      	b.n	80099a8 <HAL_UART_IRQHandler+0x514>
      return;
 80099a2:	bf00      	nop
 80099a4:	e000      	b.n	80099a8 <HAL_UART_IRQHandler+0x514>
      return;
 80099a6:	bf00      	nop
  }
}
 80099a8:	37e8      	adds	r7, #232	; 0xe8
 80099aa:	46bd      	mov	sp, r7
 80099ac:	bd80      	pop	{r7, pc}
 80099ae:	bf00      	nop

080099b0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80099b0:	b480      	push	{r7}
 80099b2:	b083      	sub	sp, #12
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80099b8:	bf00      	nop
 80099ba:	370c      	adds	r7, #12
 80099bc:	46bd      	mov	sp, r7
 80099be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c2:	4770      	bx	lr

080099c4 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80099c4:	b480      	push	{r7}
 80099c6:	b083      	sub	sp, #12
 80099c8:	af00      	add	r7, sp, #0
 80099ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80099cc:	bf00      	nop
 80099ce:	370c      	adds	r7, #12
 80099d0:	46bd      	mov	sp, r7
 80099d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d6:	4770      	bx	lr

080099d8 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80099d8:	b480      	push	{r7}
 80099da:	b083      	sub	sp, #12
 80099dc:	af00      	add	r7, sp, #0
 80099de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80099e0:	bf00      	nop
 80099e2:	370c      	adds	r7, #12
 80099e4:	46bd      	mov	sp, r7
 80099e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ea:	4770      	bx	lr

080099ec <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80099ec:	b480      	push	{r7}
 80099ee:	b083      	sub	sp, #12
 80099f0:	af00      	add	r7, sp, #0
 80099f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80099f4:	bf00      	nop
 80099f6:	370c      	adds	r7, #12
 80099f8:	46bd      	mov	sp, r7
 80099fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099fe:	4770      	bx	lr

08009a00 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009a00:	b480      	push	{r7}
 8009a02:	b083      	sub	sp, #12
 8009a04:	af00      	add	r7, sp, #0
 8009a06:	6078      	str	r0, [r7, #4]
 8009a08:	460b      	mov	r3, r1
 8009a0a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009a0c:	bf00      	nop
 8009a0e:	370c      	adds	r7, #12
 8009a10:	46bd      	mov	sp, r7
 8009a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a16:	4770      	bx	lr

08009a18 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009a18:	b580      	push	{r7, lr}
 8009a1a:	b090      	sub	sp, #64	; 0x40
 8009a1c:	af00      	add	r7, sp, #0
 8009a1e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a24:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d137      	bne.n	8009aa4 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8009a34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009a36:	2200      	movs	r2, #0
 8009a38:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009a3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	3314      	adds	r3, #20
 8009a40:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a44:	e853 3f00 	ldrex	r3, [r3]
 8009a48:	623b      	str	r3, [r7, #32]
   return(result);
 8009a4a:	6a3b      	ldr	r3, [r7, #32]
 8009a4c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009a50:	63bb      	str	r3, [r7, #56]	; 0x38
 8009a52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	3314      	adds	r3, #20
 8009a58:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009a5a:	633a      	str	r2, [r7, #48]	; 0x30
 8009a5c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a5e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009a60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009a62:	e841 2300 	strex	r3, r2, [r1]
 8009a66:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009a68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d1e5      	bne.n	8009a3a <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009a6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	330c      	adds	r3, #12
 8009a74:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a76:	693b      	ldr	r3, [r7, #16]
 8009a78:	e853 3f00 	ldrex	r3, [r3]
 8009a7c:	60fb      	str	r3, [r7, #12]
   return(result);
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009a84:	637b      	str	r3, [r7, #52]	; 0x34
 8009a86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	330c      	adds	r3, #12
 8009a8c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009a8e:	61fa      	str	r2, [r7, #28]
 8009a90:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a92:	69b9      	ldr	r1, [r7, #24]
 8009a94:	69fa      	ldr	r2, [r7, #28]
 8009a96:	e841 2300 	strex	r3, r2, [r1]
 8009a9a:	617b      	str	r3, [r7, #20]
   return(result);
 8009a9c:	697b      	ldr	r3, [r7, #20]
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d1e5      	bne.n	8009a6e <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009aa2:	e002      	b.n	8009aaa <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8009aa4:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8009aa6:	f7ff ff83 	bl	80099b0 <HAL_UART_TxCpltCallback>
}
 8009aaa:	bf00      	nop
 8009aac:	3740      	adds	r7, #64	; 0x40
 8009aae:	46bd      	mov	sp, r7
 8009ab0:	bd80      	pop	{r7, pc}

08009ab2 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009ab2:	b580      	push	{r7, lr}
 8009ab4:	b084      	sub	sp, #16
 8009ab6:	af00      	add	r7, sp, #0
 8009ab8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009abe:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8009ac0:	68f8      	ldr	r0, [r7, #12]
 8009ac2:	f7ff ff7f 	bl	80099c4 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009ac6:	bf00      	nop
 8009ac8:	3710      	adds	r7, #16
 8009aca:	46bd      	mov	sp, r7
 8009acc:	bd80      	pop	{r7, pc}

08009ace <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009ace:	b580      	push	{r7, lr}
 8009ad0:	b09c      	sub	sp, #112	; 0x70
 8009ad2:	af00      	add	r7, sp, #0
 8009ad4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ada:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d172      	bne.n	8009bd0 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8009aea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009aec:	2200      	movs	r2, #0
 8009aee:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009af0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	330c      	adds	r3, #12
 8009af6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009af8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009afa:	e853 3f00 	ldrex	r3, [r3]
 8009afe:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009b00:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009b02:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009b06:	66bb      	str	r3, [r7, #104]	; 0x68
 8009b08:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	330c      	adds	r3, #12
 8009b0e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009b10:	65ba      	str	r2, [r7, #88]	; 0x58
 8009b12:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b14:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009b16:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009b18:	e841 2300 	strex	r3, r2, [r1]
 8009b1c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009b1e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d1e5      	bne.n	8009af0 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	3314      	adds	r3, #20
 8009b2a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b2e:	e853 3f00 	ldrex	r3, [r3]
 8009b32:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009b34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009b36:	f023 0301 	bic.w	r3, r3, #1
 8009b3a:	667b      	str	r3, [r7, #100]	; 0x64
 8009b3c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	3314      	adds	r3, #20
 8009b42:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8009b44:	647a      	str	r2, [r7, #68]	; 0x44
 8009b46:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b48:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009b4a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009b4c:	e841 2300 	strex	r3, r2, [r1]
 8009b50:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009b52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d1e5      	bne.n	8009b24 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009b58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	3314      	adds	r3, #20
 8009b5e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b62:	e853 3f00 	ldrex	r3, [r3]
 8009b66:	623b      	str	r3, [r7, #32]
   return(result);
 8009b68:	6a3b      	ldr	r3, [r7, #32]
 8009b6a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009b6e:	663b      	str	r3, [r7, #96]	; 0x60
 8009b70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	3314      	adds	r3, #20
 8009b76:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009b78:	633a      	str	r2, [r7, #48]	; 0x30
 8009b7a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b7c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009b7e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009b80:	e841 2300 	strex	r3, r2, [r1]
 8009b84:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009b86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d1e5      	bne.n	8009b58 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009b8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009b8e:	2220      	movs	r2, #32
 8009b90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009b96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b98:	2b01      	cmp	r3, #1
 8009b9a:	d119      	bne.n	8009bd0 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009b9c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	330c      	adds	r3, #12
 8009ba2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ba4:	693b      	ldr	r3, [r7, #16]
 8009ba6:	e853 3f00 	ldrex	r3, [r3]
 8009baa:	60fb      	str	r3, [r7, #12]
   return(result);
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	f023 0310 	bic.w	r3, r3, #16
 8009bb2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009bb4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	330c      	adds	r3, #12
 8009bba:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009bbc:	61fa      	str	r2, [r7, #28]
 8009bbe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bc0:	69b9      	ldr	r1, [r7, #24]
 8009bc2:	69fa      	ldr	r2, [r7, #28]
 8009bc4:	e841 2300 	strex	r3, r2, [r1]
 8009bc8:	617b      	str	r3, [r7, #20]
   return(result);
 8009bca:	697b      	ldr	r3, [r7, #20]
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d1e5      	bne.n	8009b9c <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009bd0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009bd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009bd4:	2b01      	cmp	r3, #1
 8009bd6:	d106      	bne.n	8009be6 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009bd8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009bda:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009bdc:	4619      	mov	r1, r3
 8009bde:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8009be0:	f7ff ff0e 	bl	8009a00 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009be4:	e002      	b.n	8009bec <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8009be6:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8009be8:	f7f9 fb3a 	bl	8003260 <HAL_UART_RxCpltCallback>
}
 8009bec:	bf00      	nop
 8009bee:	3770      	adds	r7, #112	; 0x70
 8009bf0:	46bd      	mov	sp, r7
 8009bf2:	bd80      	pop	{r7, pc}

08009bf4 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009bf4:	b580      	push	{r7, lr}
 8009bf6:	b084      	sub	sp, #16
 8009bf8:	af00      	add	r7, sp, #0
 8009bfa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c00:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c06:	2b01      	cmp	r3, #1
 8009c08:	d108      	bne.n	8009c1c <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009c0e:	085b      	lsrs	r3, r3, #1
 8009c10:	b29b      	uxth	r3, r3
 8009c12:	4619      	mov	r1, r3
 8009c14:	68f8      	ldr	r0, [r7, #12]
 8009c16:	f7ff fef3 	bl	8009a00 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009c1a:	e002      	b.n	8009c22 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8009c1c:	68f8      	ldr	r0, [r7, #12]
 8009c1e:	f7ff fedb 	bl	80099d8 <HAL_UART_RxHalfCpltCallback>
}
 8009c22:	bf00      	nop
 8009c24:	3710      	adds	r7, #16
 8009c26:	46bd      	mov	sp, r7
 8009c28:	bd80      	pop	{r7, pc}

08009c2a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009c2a:	b580      	push	{r7, lr}
 8009c2c:	b084      	sub	sp, #16
 8009c2e:	af00      	add	r7, sp, #0
 8009c30:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8009c32:	2300      	movs	r3, #0
 8009c34:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c3a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8009c3c:	68bb      	ldr	r3, [r7, #8]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	695b      	ldr	r3, [r3, #20]
 8009c42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009c46:	2b80      	cmp	r3, #128	; 0x80
 8009c48:	bf0c      	ite	eq
 8009c4a:	2301      	moveq	r3, #1
 8009c4c:	2300      	movne	r3, #0
 8009c4e:	b2db      	uxtb	r3, r3
 8009c50:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8009c52:	68bb      	ldr	r3, [r7, #8]
 8009c54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009c58:	b2db      	uxtb	r3, r3
 8009c5a:	2b21      	cmp	r3, #33	; 0x21
 8009c5c:	d108      	bne.n	8009c70 <UART_DMAError+0x46>
 8009c5e:	68fb      	ldr	r3, [r7, #12]
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d005      	beq.n	8009c70 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8009c64:	68bb      	ldr	r3, [r7, #8]
 8009c66:	2200      	movs	r2, #0
 8009c68:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8009c6a:	68b8      	ldr	r0, [r7, #8]
 8009c6c:	f000 f8c2 	bl	8009df4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009c70:	68bb      	ldr	r3, [r7, #8]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	695b      	ldr	r3, [r3, #20]
 8009c76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c7a:	2b40      	cmp	r3, #64	; 0x40
 8009c7c:	bf0c      	ite	eq
 8009c7e:	2301      	moveq	r3, #1
 8009c80:	2300      	movne	r3, #0
 8009c82:	b2db      	uxtb	r3, r3
 8009c84:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8009c86:	68bb      	ldr	r3, [r7, #8]
 8009c88:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009c8c:	b2db      	uxtb	r3, r3
 8009c8e:	2b22      	cmp	r3, #34	; 0x22
 8009c90:	d108      	bne.n	8009ca4 <UART_DMAError+0x7a>
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d005      	beq.n	8009ca4 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8009c98:	68bb      	ldr	r3, [r7, #8]
 8009c9a:	2200      	movs	r2, #0
 8009c9c:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8009c9e:	68b8      	ldr	r0, [r7, #8]
 8009ca0:	f000 f8d0 	bl	8009e44 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009ca4:	68bb      	ldr	r3, [r7, #8]
 8009ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ca8:	f043 0210 	orr.w	r2, r3, #16
 8009cac:	68bb      	ldr	r3, [r7, #8]
 8009cae:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009cb0:	68b8      	ldr	r0, [r7, #8]
 8009cb2:	f7ff fe9b 	bl	80099ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009cb6:	bf00      	nop
 8009cb8:	3710      	adds	r7, #16
 8009cba:	46bd      	mov	sp, r7
 8009cbc:	bd80      	pop	{r7, pc}
	...

08009cc0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009cc0:	b580      	push	{r7, lr}
 8009cc2:	b098      	sub	sp, #96	; 0x60
 8009cc4:	af00      	add	r7, sp, #0
 8009cc6:	60f8      	str	r0, [r7, #12]
 8009cc8:	60b9      	str	r1, [r7, #8]
 8009cca:	4613      	mov	r3, r2
 8009ccc:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8009cce:	68ba      	ldr	r2, [r7, #8]
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	88fa      	ldrh	r2, [r7, #6]
 8009cd8:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	2200      	movs	r2, #0
 8009cde:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	2222      	movs	r2, #34	; 0x22
 8009ce4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009cec:	4a3e      	ldr	r2, [pc, #248]	; (8009de8 <UART_Start_Receive_DMA+0x128>)
 8009cee:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009cf4:	4a3d      	ldr	r2, [pc, #244]	; (8009dec <UART_Start_Receive_DMA+0x12c>)
 8009cf6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009cfc:	4a3c      	ldr	r2, [pc, #240]	; (8009df0 <UART_Start_Receive_DMA+0x130>)
 8009cfe:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d04:	2200      	movs	r2, #0
 8009d06:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8009d08:	f107 0308 	add.w	r3, r7, #8
 8009d0c:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	3304      	adds	r3, #4
 8009d18:	4619      	mov	r1, r3
 8009d1a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009d1c:	681a      	ldr	r2, [r3, #0]
 8009d1e:	88fb      	ldrh	r3, [r7, #6]
 8009d20:	f7fc fb08 	bl	8006334 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8009d24:	2300      	movs	r3, #0
 8009d26:	613b      	str	r3, [r7, #16]
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	613b      	str	r3, [r7, #16]
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	685b      	ldr	r3, [r3, #4]
 8009d36:	613b      	str	r3, [r7, #16]
 8009d38:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	2200      	movs	r2, #0
 8009d3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	330c      	adds	r3, #12
 8009d48:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d4a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009d4c:	e853 3f00 	ldrex	r3, [r3]
 8009d50:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009d52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009d54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009d58:	65bb      	str	r3, [r7, #88]	; 0x58
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	330c      	adds	r3, #12
 8009d60:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009d62:	64fa      	str	r2, [r7, #76]	; 0x4c
 8009d64:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d66:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8009d68:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009d6a:	e841 2300 	strex	r3, r2, [r1]
 8009d6e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8009d70:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d1e5      	bne.n	8009d42 <UART_Start_Receive_DMA+0x82>

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	3314      	adds	r3, #20
 8009d7c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d80:	e853 3f00 	ldrex	r3, [r3]
 8009d84:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009d86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d88:	f043 0301 	orr.w	r3, r3, #1
 8009d8c:	657b      	str	r3, [r7, #84]	; 0x54
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	3314      	adds	r3, #20
 8009d94:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009d96:	63ba      	str	r2, [r7, #56]	; 0x38
 8009d98:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d9a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009d9c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009d9e:	e841 2300 	strex	r3, r2, [r1]
 8009da2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009da4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d1e5      	bne.n	8009d76 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	3314      	adds	r3, #20
 8009db0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009db2:	69bb      	ldr	r3, [r7, #24]
 8009db4:	e853 3f00 	ldrex	r3, [r3]
 8009db8:	617b      	str	r3, [r7, #20]
   return(result);
 8009dba:	697b      	ldr	r3, [r7, #20]
 8009dbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009dc0:	653b      	str	r3, [r7, #80]	; 0x50
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	3314      	adds	r3, #20
 8009dc8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009dca:	627a      	str	r2, [r7, #36]	; 0x24
 8009dcc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dce:	6a39      	ldr	r1, [r7, #32]
 8009dd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009dd2:	e841 2300 	strex	r3, r2, [r1]
 8009dd6:	61fb      	str	r3, [r7, #28]
   return(result);
 8009dd8:	69fb      	ldr	r3, [r7, #28]
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d1e5      	bne.n	8009daa <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8009dde:	2300      	movs	r3, #0
}
 8009de0:	4618      	mov	r0, r3
 8009de2:	3760      	adds	r7, #96	; 0x60
 8009de4:	46bd      	mov	sp, r7
 8009de6:	bd80      	pop	{r7, pc}
 8009de8:	08009acf 	.word	0x08009acf
 8009dec:	08009bf5 	.word	0x08009bf5
 8009df0:	08009c2b 	.word	0x08009c2b

08009df4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009df4:	b480      	push	{r7}
 8009df6:	b089      	sub	sp, #36	; 0x24
 8009df8:	af00      	add	r7, sp, #0
 8009dfa:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	330c      	adds	r3, #12
 8009e02:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	e853 3f00 	ldrex	r3, [r3]
 8009e0a:	60bb      	str	r3, [r7, #8]
   return(result);
 8009e0c:	68bb      	ldr	r3, [r7, #8]
 8009e0e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8009e12:	61fb      	str	r3, [r7, #28]
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	330c      	adds	r3, #12
 8009e1a:	69fa      	ldr	r2, [r7, #28]
 8009e1c:	61ba      	str	r2, [r7, #24]
 8009e1e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e20:	6979      	ldr	r1, [r7, #20]
 8009e22:	69ba      	ldr	r2, [r7, #24]
 8009e24:	e841 2300 	strex	r3, r2, [r1]
 8009e28:	613b      	str	r3, [r7, #16]
   return(result);
 8009e2a:	693b      	ldr	r3, [r7, #16]
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d1e5      	bne.n	8009dfc <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	2220      	movs	r2, #32
 8009e34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8009e38:	bf00      	nop
 8009e3a:	3724      	adds	r7, #36	; 0x24
 8009e3c:	46bd      	mov	sp, r7
 8009e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e42:	4770      	bx	lr

08009e44 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009e44:	b480      	push	{r7}
 8009e46:	b095      	sub	sp, #84	; 0x54
 8009e48:	af00      	add	r7, sp, #0
 8009e4a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	330c      	adds	r3, #12
 8009e52:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e56:	e853 3f00 	ldrex	r3, [r3]
 8009e5a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009e5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e5e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009e62:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	330c      	adds	r3, #12
 8009e6a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009e6c:	643a      	str	r2, [r7, #64]	; 0x40
 8009e6e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e70:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009e72:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009e74:	e841 2300 	strex	r3, r2, [r1]
 8009e78:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009e7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d1e5      	bne.n	8009e4c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	3314      	adds	r3, #20
 8009e86:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e88:	6a3b      	ldr	r3, [r7, #32]
 8009e8a:	e853 3f00 	ldrex	r3, [r3]
 8009e8e:	61fb      	str	r3, [r7, #28]
   return(result);
 8009e90:	69fb      	ldr	r3, [r7, #28]
 8009e92:	f023 0301 	bic.w	r3, r3, #1
 8009e96:	64bb      	str	r3, [r7, #72]	; 0x48
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	3314      	adds	r3, #20
 8009e9e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009ea0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009ea2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ea4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009ea6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009ea8:	e841 2300 	strex	r3, r2, [r1]
 8009eac:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d1e5      	bne.n	8009e80 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009eb8:	2b01      	cmp	r3, #1
 8009eba:	d119      	bne.n	8009ef0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	330c      	adds	r3, #12
 8009ec2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	e853 3f00 	ldrex	r3, [r3]
 8009eca:	60bb      	str	r3, [r7, #8]
   return(result);
 8009ecc:	68bb      	ldr	r3, [r7, #8]
 8009ece:	f023 0310 	bic.w	r3, r3, #16
 8009ed2:	647b      	str	r3, [r7, #68]	; 0x44
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	330c      	adds	r3, #12
 8009eda:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009edc:	61ba      	str	r2, [r7, #24]
 8009ede:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ee0:	6979      	ldr	r1, [r7, #20]
 8009ee2:	69ba      	ldr	r2, [r7, #24]
 8009ee4:	e841 2300 	strex	r3, r2, [r1]
 8009ee8:	613b      	str	r3, [r7, #16]
   return(result);
 8009eea:	693b      	ldr	r3, [r7, #16]
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d1e5      	bne.n	8009ebc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	2220      	movs	r2, #32
 8009ef4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	2200      	movs	r2, #0
 8009efc:	631a      	str	r2, [r3, #48]	; 0x30
}
 8009efe:	bf00      	nop
 8009f00:	3754      	adds	r7, #84	; 0x54
 8009f02:	46bd      	mov	sp, r7
 8009f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f08:	4770      	bx	lr

08009f0a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009f0a:	b580      	push	{r7, lr}
 8009f0c:	b084      	sub	sp, #16
 8009f0e:	af00      	add	r7, sp, #0
 8009f10:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f16:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	2200      	movs	r2, #0
 8009f1c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	2200      	movs	r2, #0
 8009f22:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009f24:	68f8      	ldr	r0, [r7, #12]
 8009f26:	f7ff fd61 	bl	80099ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009f2a:	bf00      	nop
 8009f2c:	3710      	adds	r7, #16
 8009f2e:	46bd      	mov	sp, r7
 8009f30:	bd80      	pop	{r7, pc}

08009f32 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009f32:	b480      	push	{r7}
 8009f34:	b085      	sub	sp, #20
 8009f36:	af00      	add	r7, sp, #0
 8009f38:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009f40:	b2db      	uxtb	r3, r3
 8009f42:	2b21      	cmp	r3, #33	; 0x21
 8009f44:	d13e      	bne.n	8009fc4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	689b      	ldr	r3, [r3, #8]
 8009f4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009f4e:	d114      	bne.n	8009f7a <UART_Transmit_IT+0x48>
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	691b      	ldr	r3, [r3, #16]
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d110      	bne.n	8009f7a <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	6a1b      	ldr	r3, [r3, #32]
 8009f5c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	881b      	ldrh	r3, [r3, #0]
 8009f62:	461a      	mov	r2, r3
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009f6c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	6a1b      	ldr	r3, [r3, #32]
 8009f72:	1c9a      	adds	r2, r3, #2
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	621a      	str	r2, [r3, #32]
 8009f78:	e008      	b.n	8009f8c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	6a1b      	ldr	r3, [r3, #32]
 8009f7e:	1c59      	adds	r1, r3, #1
 8009f80:	687a      	ldr	r2, [r7, #4]
 8009f82:	6211      	str	r1, [r2, #32]
 8009f84:	781a      	ldrb	r2, [r3, #0]
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009f90:	b29b      	uxth	r3, r3
 8009f92:	3b01      	subs	r3, #1
 8009f94:	b29b      	uxth	r3, r3
 8009f96:	687a      	ldr	r2, [r7, #4]
 8009f98:	4619      	mov	r1, r3
 8009f9a:	84d1      	strh	r1, [r2, #38]	; 0x26
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d10f      	bne.n	8009fc0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	68da      	ldr	r2, [r3, #12]
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009fae:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	68da      	ldr	r2, [r3, #12]
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009fbe:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009fc0:	2300      	movs	r3, #0
 8009fc2:	e000      	b.n	8009fc6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009fc4:	2302      	movs	r3, #2
  }
}
 8009fc6:	4618      	mov	r0, r3
 8009fc8:	3714      	adds	r7, #20
 8009fca:	46bd      	mov	sp, r7
 8009fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fd0:	4770      	bx	lr

08009fd2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009fd2:	b580      	push	{r7, lr}
 8009fd4:	b082      	sub	sp, #8
 8009fd6:	af00      	add	r7, sp, #0
 8009fd8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	68da      	ldr	r2, [r3, #12]
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009fe8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	2220      	movs	r2, #32
 8009fee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009ff2:	6878      	ldr	r0, [r7, #4]
 8009ff4:	f7ff fcdc 	bl	80099b0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009ff8:	2300      	movs	r3, #0
}
 8009ffa:	4618      	mov	r0, r3
 8009ffc:	3708      	adds	r7, #8
 8009ffe:	46bd      	mov	sp, r7
 800a000:	bd80      	pop	{r7, pc}

0800a002 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a002:	b580      	push	{r7, lr}
 800a004:	b08c      	sub	sp, #48	; 0x30
 800a006:	af00      	add	r7, sp, #0
 800a008:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a010:	b2db      	uxtb	r3, r3
 800a012:	2b22      	cmp	r3, #34	; 0x22
 800a014:	f040 80ab 	bne.w	800a16e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	689b      	ldr	r3, [r3, #8]
 800a01c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a020:	d117      	bne.n	800a052 <UART_Receive_IT+0x50>
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	691b      	ldr	r3, [r3, #16]
 800a026:	2b00      	cmp	r3, #0
 800a028:	d113      	bne.n	800a052 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a02a:	2300      	movs	r3, #0
 800a02c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a032:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	685b      	ldr	r3, [r3, #4]
 800a03a:	b29b      	uxth	r3, r3
 800a03c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a040:	b29a      	uxth	r2, r3
 800a042:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a044:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a04a:	1c9a      	adds	r2, r3, #2
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	629a      	str	r2, [r3, #40]	; 0x28
 800a050:	e026      	b.n	800a0a0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a056:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800a058:	2300      	movs	r3, #0
 800a05a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	689b      	ldr	r3, [r3, #8]
 800a060:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a064:	d007      	beq.n	800a076 <UART_Receive_IT+0x74>
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	689b      	ldr	r3, [r3, #8]
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d10a      	bne.n	800a084 <UART_Receive_IT+0x82>
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	691b      	ldr	r3, [r3, #16]
 800a072:	2b00      	cmp	r3, #0
 800a074:	d106      	bne.n	800a084 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	685b      	ldr	r3, [r3, #4]
 800a07c:	b2da      	uxtb	r2, r3
 800a07e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a080:	701a      	strb	r2, [r3, #0]
 800a082:	e008      	b.n	800a096 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	685b      	ldr	r3, [r3, #4]
 800a08a:	b2db      	uxtb	r3, r3
 800a08c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a090:	b2da      	uxtb	r2, r3
 800a092:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a094:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a09a:	1c5a      	adds	r2, r3, #1
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a0a4:	b29b      	uxth	r3, r3
 800a0a6:	3b01      	subs	r3, #1
 800a0a8:	b29b      	uxth	r3, r3
 800a0aa:	687a      	ldr	r2, [r7, #4]
 800a0ac:	4619      	mov	r1, r3
 800a0ae:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d15a      	bne.n	800a16a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	68da      	ldr	r2, [r3, #12]
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	f022 0220 	bic.w	r2, r2, #32
 800a0c2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	68da      	ldr	r2, [r3, #12]
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a0d2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	695a      	ldr	r2, [r3, #20]
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	f022 0201 	bic.w	r2, r2, #1
 800a0e2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	2220      	movs	r2, #32
 800a0e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a0f0:	2b01      	cmp	r3, #1
 800a0f2:	d135      	bne.n	800a160 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	2200      	movs	r2, #0
 800a0f8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	330c      	adds	r3, #12
 800a100:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a102:	697b      	ldr	r3, [r7, #20]
 800a104:	e853 3f00 	ldrex	r3, [r3]
 800a108:	613b      	str	r3, [r7, #16]
   return(result);
 800a10a:	693b      	ldr	r3, [r7, #16]
 800a10c:	f023 0310 	bic.w	r3, r3, #16
 800a110:	627b      	str	r3, [r7, #36]	; 0x24
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	330c      	adds	r3, #12
 800a118:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a11a:	623a      	str	r2, [r7, #32]
 800a11c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a11e:	69f9      	ldr	r1, [r7, #28]
 800a120:	6a3a      	ldr	r2, [r7, #32]
 800a122:	e841 2300 	strex	r3, r2, [r1]
 800a126:	61bb      	str	r3, [r7, #24]
   return(result);
 800a128:	69bb      	ldr	r3, [r7, #24]
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d1e5      	bne.n	800a0fa <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	f003 0310 	and.w	r3, r3, #16
 800a138:	2b10      	cmp	r3, #16
 800a13a:	d10a      	bne.n	800a152 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a13c:	2300      	movs	r3, #0
 800a13e:	60fb      	str	r3, [r7, #12]
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	60fb      	str	r3, [r7, #12]
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	685b      	ldr	r3, [r3, #4]
 800a14e:	60fb      	str	r3, [r7, #12]
 800a150:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a156:	4619      	mov	r1, r3
 800a158:	6878      	ldr	r0, [r7, #4]
 800a15a:	f7ff fc51 	bl	8009a00 <HAL_UARTEx_RxEventCallback>
 800a15e:	e002      	b.n	800a166 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a160:	6878      	ldr	r0, [r7, #4]
 800a162:	f7f9 f87d 	bl	8003260 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a166:	2300      	movs	r3, #0
 800a168:	e002      	b.n	800a170 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800a16a:	2300      	movs	r3, #0
 800a16c:	e000      	b.n	800a170 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800a16e:	2302      	movs	r3, #2
  }
}
 800a170:	4618      	mov	r0, r3
 800a172:	3730      	adds	r7, #48	; 0x30
 800a174:	46bd      	mov	sp, r7
 800a176:	bd80      	pop	{r7, pc}

0800a178 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a17c:	b09f      	sub	sp, #124	; 0x7c
 800a17e:	af00      	add	r7, sp, #0
 800a180:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a182:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	691b      	ldr	r3, [r3, #16]
 800a188:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800a18c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a18e:	68d9      	ldr	r1, [r3, #12]
 800a190:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a192:	681a      	ldr	r2, [r3, #0]
 800a194:	ea40 0301 	orr.w	r3, r0, r1
 800a198:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a19a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a19c:	689a      	ldr	r2, [r3, #8]
 800a19e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a1a0:	691b      	ldr	r3, [r3, #16]
 800a1a2:	431a      	orrs	r2, r3
 800a1a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a1a6:	695b      	ldr	r3, [r3, #20]
 800a1a8:	431a      	orrs	r2, r3
 800a1aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a1ac:	69db      	ldr	r3, [r3, #28]
 800a1ae:	4313      	orrs	r3, r2
 800a1b0:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800a1b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	68db      	ldr	r3, [r3, #12]
 800a1b8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800a1bc:	f021 010c 	bic.w	r1, r1, #12
 800a1c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a1c2:	681a      	ldr	r2, [r3, #0]
 800a1c4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a1c6:	430b      	orrs	r3, r1
 800a1c8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a1ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	695b      	ldr	r3, [r3, #20]
 800a1d0:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800a1d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a1d6:	6999      	ldr	r1, [r3, #24]
 800a1d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a1da:	681a      	ldr	r2, [r3, #0]
 800a1dc:	ea40 0301 	orr.w	r3, r0, r1
 800a1e0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a1e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a1e4:	681a      	ldr	r2, [r3, #0]
 800a1e6:	4bc5      	ldr	r3, [pc, #788]	; (800a4fc <UART_SetConfig+0x384>)
 800a1e8:	429a      	cmp	r2, r3
 800a1ea:	d004      	beq.n	800a1f6 <UART_SetConfig+0x7e>
 800a1ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a1ee:	681a      	ldr	r2, [r3, #0]
 800a1f0:	4bc3      	ldr	r3, [pc, #780]	; (800a500 <UART_SetConfig+0x388>)
 800a1f2:	429a      	cmp	r2, r3
 800a1f4:	d103      	bne.n	800a1fe <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a1f6:	f7fd fa21 	bl	800763c <HAL_RCC_GetPCLK2Freq>
 800a1fa:	6778      	str	r0, [r7, #116]	; 0x74
 800a1fc:	e002      	b.n	800a204 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a1fe:	f7fd fa09 	bl	8007614 <HAL_RCC_GetPCLK1Freq>
 800a202:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a204:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a206:	69db      	ldr	r3, [r3, #28]
 800a208:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a20c:	f040 80b6 	bne.w	800a37c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a210:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a212:	461c      	mov	r4, r3
 800a214:	f04f 0500 	mov.w	r5, #0
 800a218:	4622      	mov	r2, r4
 800a21a:	462b      	mov	r3, r5
 800a21c:	1891      	adds	r1, r2, r2
 800a21e:	6439      	str	r1, [r7, #64]	; 0x40
 800a220:	415b      	adcs	r3, r3
 800a222:	647b      	str	r3, [r7, #68]	; 0x44
 800a224:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800a228:	1912      	adds	r2, r2, r4
 800a22a:	eb45 0303 	adc.w	r3, r5, r3
 800a22e:	f04f 0000 	mov.w	r0, #0
 800a232:	f04f 0100 	mov.w	r1, #0
 800a236:	00d9      	lsls	r1, r3, #3
 800a238:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a23c:	00d0      	lsls	r0, r2, #3
 800a23e:	4602      	mov	r2, r0
 800a240:	460b      	mov	r3, r1
 800a242:	1911      	adds	r1, r2, r4
 800a244:	6639      	str	r1, [r7, #96]	; 0x60
 800a246:	416b      	adcs	r3, r5
 800a248:	667b      	str	r3, [r7, #100]	; 0x64
 800a24a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a24c:	685b      	ldr	r3, [r3, #4]
 800a24e:	461a      	mov	r2, r3
 800a250:	f04f 0300 	mov.w	r3, #0
 800a254:	1891      	adds	r1, r2, r2
 800a256:	63b9      	str	r1, [r7, #56]	; 0x38
 800a258:	415b      	adcs	r3, r3
 800a25a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a25c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800a260:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800a264:	f7f6 fc7e 	bl	8000b64 <__aeabi_uldivmod>
 800a268:	4602      	mov	r2, r0
 800a26a:	460b      	mov	r3, r1
 800a26c:	4ba5      	ldr	r3, [pc, #660]	; (800a504 <UART_SetConfig+0x38c>)
 800a26e:	fba3 2302 	umull	r2, r3, r3, r2
 800a272:	095b      	lsrs	r3, r3, #5
 800a274:	011e      	lsls	r6, r3, #4
 800a276:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a278:	461c      	mov	r4, r3
 800a27a:	f04f 0500 	mov.w	r5, #0
 800a27e:	4622      	mov	r2, r4
 800a280:	462b      	mov	r3, r5
 800a282:	1891      	adds	r1, r2, r2
 800a284:	6339      	str	r1, [r7, #48]	; 0x30
 800a286:	415b      	adcs	r3, r3
 800a288:	637b      	str	r3, [r7, #52]	; 0x34
 800a28a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800a28e:	1912      	adds	r2, r2, r4
 800a290:	eb45 0303 	adc.w	r3, r5, r3
 800a294:	f04f 0000 	mov.w	r0, #0
 800a298:	f04f 0100 	mov.w	r1, #0
 800a29c:	00d9      	lsls	r1, r3, #3
 800a29e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a2a2:	00d0      	lsls	r0, r2, #3
 800a2a4:	4602      	mov	r2, r0
 800a2a6:	460b      	mov	r3, r1
 800a2a8:	1911      	adds	r1, r2, r4
 800a2aa:	65b9      	str	r1, [r7, #88]	; 0x58
 800a2ac:	416b      	adcs	r3, r5
 800a2ae:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a2b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a2b2:	685b      	ldr	r3, [r3, #4]
 800a2b4:	461a      	mov	r2, r3
 800a2b6:	f04f 0300 	mov.w	r3, #0
 800a2ba:	1891      	adds	r1, r2, r2
 800a2bc:	62b9      	str	r1, [r7, #40]	; 0x28
 800a2be:	415b      	adcs	r3, r3
 800a2c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a2c2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a2c6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800a2ca:	f7f6 fc4b 	bl	8000b64 <__aeabi_uldivmod>
 800a2ce:	4602      	mov	r2, r0
 800a2d0:	460b      	mov	r3, r1
 800a2d2:	4b8c      	ldr	r3, [pc, #560]	; (800a504 <UART_SetConfig+0x38c>)
 800a2d4:	fba3 1302 	umull	r1, r3, r3, r2
 800a2d8:	095b      	lsrs	r3, r3, #5
 800a2da:	2164      	movs	r1, #100	; 0x64
 800a2dc:	fb01 f303 	mul.w	r3, r1, r3
 800a2e0:	1ad3      	subs	r3, r2, r3
 800a2e2:	00db      	lsls	r3, r3, #3
 800a2e4:	3332      	adds	r3, #50	; 0x32
 800a2e6:	4a87      	ldr	r2, [pc, #540]	; (800a504 <UART_SetConfig+0x38c>)
 800a2e8:	fba2 2303 	umull	r2, r3, r2, r3
 800a2ec:	095b      	lsrs	r3, r3, #5
 800a2ee:	005b      	lsls	r3, r3, #1
 800a2f0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a2f4:	441e      	add	r6, r3
 800a2f6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a2f8:	4618      	mov	r0, r3
 800a2fa:	f04f 0100 	mov.w	r1, #0
 800a2fe:	4602      	mov	r2, r0
 800a300:	460b      	mov	r3, r1
 800a302:	1894      	adds	r4, r2, r2
 800a304:	623c      	str	r4, [r7, #32]
 800a306:	415b      	adcs	r3, r3
 800a308:	627b      	str	r3, [r7, #36]	; 0x24
 800a30a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a30e:	1812      	adds	r2, r2, r0
 800a310:	eb41 0303 	adc.w	r3, r1, r3
 800a314:	f04f 0400 	mov.w	r4, #0
 800a318:	f04f 0500 	mov.w	r5, #0
 800a31c:	00dd      	lsls	r5, r3, #3
 800a31e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800a322:	00d4      	lsls	r4, r2, #3
 800a324:	4622      	mov	r2, r4
 800a326:	462b      	mov	r3, r5
 800a328:	1814      	adds	r4, r2, r0
 800a32a:	653c      	str	r4, [r7, #80]	; 0x50
 800a32c:	414b      	adcs	r3, r1
 800a32e:	657b      	str	r3, [r7, #84]	; 0x54
 800a330:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a332:	685b      	ldr	r3, [r3, #4]
 800a334:	461a      	mov	r2, r3
 800a336:	f04f 0300 	mov.w	r3, #0
 800a33a:	1891      	adds	r1, r2, r2
 800a33c:	61b9      	str	r1, [r7, #24]
 800a33e:	415b      	adcs	r3, r3
 800a340:	61fb      	str	r3, [r7, #28]
 800a342:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a346:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800a34a:	f7f6 fc0b 	bl	8000b64 <__aeabi_uldivmod>
 800a34e:	4602      	mov	r2, r0
 800a350:	460b      	mov	r3, r1
 800a352:	4b6c      	ldr	r3, [pc, #432]	; (800a504 <UART_SetConfig+0x38c>)
 800a354:	fba3 1302 	umull	r1, r3, r3, r2
 800a358:	095b      	lsrs	r3, r3, #5
 800a35a:	2164      	movs	r1, #100	; 0x64
 800a35c:	fb01 f303 	mul.w	r3, r1, r3
 800a360:	1ad3      	subs	r3, r2, r3
 800a362:	00db      	lsls	r3, r3, #3
 800a364:	3332      	adds	r3, #50	; 0x32
 800a366:	4a67      	ldr	r2, [pc, #412]	; (800a504 <UART_SetConfig+0x38c>)
 800a368:	fba2 2303 	umull	r2, r3, r2, r3
 800a36c:	095b      	lsrs	r3, r3, #5
 800a36e:	f003 0207 	and.w	r2, r3, #7
 800a372:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	4432      	add	r2, r6
 800a378:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a37a:	e0b9      	b.n	800a4f0 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a37c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a37e:	461c      	mov	r4, r3
 800a380:	f04f 0500 	mov.w	r5, #0
 800a384:	4622      	mov	r2, r4
 800a386:	462b      	mov	r3, r5
 800a388:	1891      	adds	r1, r2, r2
 800a38a:	6139      	str	r1, [r7, #16]
 800a38c:	415b      	adcs	r3, r3
 800a38e:	617b      	str	r3, [r7, #20]
 800a390:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800a394:	1912      	adds	r2, r2, r4
 800a396:	eb45 0303 	adc.w	r3, r5, r3
 800a39a:	f04f 0000 	mov.w	r0, #0
 800a39e:	f04f 0100 	mov.w	r1, #0
 800a3a2:	00d9      	lsls	r1, r3, #3
 800a3a4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a3a8:	00d0      	lsls	r0, r2, #3
 800a3aa:	4602      	mov	r2, r0
 800a3ac:	460b      	mov	r3, r1
 800a3ae:	eb12 0804 	adds.w	r8, r2, r4
 800a3b2:	eb43 0905 	adc.w	r9, r3, r5
 800a3b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a3b8:	685b      	ldr	r3, [r3, #4]
 800a3ba:	4618      	mov	r0, r3
 800a3bc:	f04f 0100 	mov.w	r1, #0
 800a3c0:	f04f 0200 	mov.w	r2, #0
 800a3c4:	f04f 0300 	mov.w	r3, #0
 800a3c8:	008b      	lsls	r3, r1, #2
 800a3ca:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800a3ce:	0082      	lsls	r2, r0, #2
 800a3d0:	4640      	mov	r0, r8
 800a3d2:	4649      	mov	r1, r9
 800a3d4:	f7f6 fbc6 	bl	8000b64 <__aeabi_uldivmod>
 800a3d8:	4602      	mov	r2, r0
 800a3da:	460b      	mov	r3, r1
 800a3dc:	4b49      	ldr	r3, [pc, #292]	; (800a504 <UART_SetConfig+0x38c>)
 800a3de:	fba3 2302 	umull	r2, r3, r3, r2
 800a3e2:	095b      	lsrs	r3, r3, #5
 800a3e4:	011e      	lsls	r6, r3, #4
 800a3e6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a3e8:	4618      	mov	r0, r3
 800a3ea:	f04f 0100 	mov.w	r1, #0
 800a3ee:	4602      	mov	r2, r0
 800a3f0:	460b      	mov	r3, r1
 800a3f2:	1894      	adds	r4, r2, r2
 800a3f4:	60bc      	str	r4, [r7, #8]
 800a3f6:	415b      	adcs	r3, r3
 800a3f8:	60fb      	str	r3, [r7, #12]
 800a3fa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a3fe:	1812      	adds	r2, r2, r0
 800a400:	eb41 0303 	adc.w	r3, r1, r3
 800a404:	f04f 0400 	mov.w	r4, #0
 800a408:	f04f 0500 	mov.w	r5, #0
 800a40c:	00dd      	lsls	r5, r3, #3
 800a40e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800a412:	00d4      	lsls	r4, r2, #3
 800a414:	4622      	mov	r2, r4
 800a416:	462b      	mov	r3, r5
 800a418:	1814      	adds	r4, r2, r0
 800a41a:	64bc      	str	r4, [r7, #72]	; 0x48
 800a41c:	414b      	adcs	r3, r1
 800a41e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a420:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a422:	685b      	ldr	r3, [r3, #4]
 800a424:	4618      	mov	r0, r3
 800a426:	f04f 0100 	mov.w	r1, #0
 800a42a:	f04f 0200 	mov.w	r2, #0
 800a42e:	f04f 0300 	mov.w	r3, #0
 800a432:	008b      	lsls	r3, r1, #2
 800a434:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800a438:	0082      	lsls	r2, r0, #2
 800a43a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800a43e:	f7f6 fb91 	bl	8000b64 <__aeabi_uldivmod>
 800a442:	4602      	mov	r2, r0
 800a444:	460b      	mov	r3, r1
 800a446:	4b2f      	ldr	r3, [pc, #188]	; (800a504 <UART_SetConfig+0x38c>)
 800a448:	fba3 1302 	umull	r1, r3, r3, r2
 800a44c:	095b      	lsrs	r3, r3, #5
 800a44e:	2164      	movs	r1, #100	; 0x64
 800a450:	fb01 f303 	mul.w	r3, r1, r3
 800a454:	1ad3      	subs	r3, r2, r3
 800a456:	011b      	lsls	r3, r3, #4
 800a458:	3332      	adds	r3, #50	; 0x32
 800a45a:	4a2a      	ldr	r2, [pc, #168]	; (800a504 <UART_SetConfig+0x38c>)
 800a45c:	fba2 2303 	umull	r2, r3, r2, r3
 800a460:	095b      	lsrs	r3, r3, #5
 800a462:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a466:	441e      	add	r6, r3
 800a468:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a46a:	4618      	mov	r0, r3
 800a46c:	f04f 0100 	mov.w	r1, #0
 800a470:	4602      	mov	r2, r0
 800a472:	460b      	mov	r3, r1
 800a474:	1894      	adds	r4, r2, r2
 800a476:	603c      	str	r4, [r7, #0]
 800a478:	415b      	adcs	r3, r3
 800a47a:	607b      	str	r3, [r7, #4]
 800a47c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a480:	1812      	adds	r2, r2, r0
 800a482:	eb41 0303 	adc.w	r3, r1, r3
 800a486:	f04f 0400 	mov.w	r4, #0
 800a48a:	f04f 0500 	mov.w	r5, #0
 800a48e:	00dd      	lsls	r5, r3, #3
 800a490:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800a494:	00d4      	lsls	r4, r2, #3
 800a496:	4622      	mov	r2, r4
 800a498:	462b      	mov	r3, r5
 800a49a:	eb12 0a00 	adds.w	sl, r2, r0
 800a49e:	eb43 0b01 	adc.w	fp, r3, r1
 800a4a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a4a4:	685b      	ldr	r3, [r3, #4]
 800a4a6:	4618      	mov	r0, r3
 800a4a8:	f04f 0100 	mov.w	r1, #0
 800a4ac:	f04f 0200 	mov.w	r2, #0
 800a4b0:	f04f 0300 	mov.w	r3, #0
 800a4b4:	008b      	lsls	r3, r1, #2
 800a4b6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800a4ba:	0082      	lsls	r2, r0, #2
 800a4bc:	4650      	mov	r0, sl
 800a4be:	4659      	mov	r1, fp
 800a4c0:	f7f6 fb50 	bl	8000b64 <__aeabi_uldivmod>
 800a4c4:	4602      	mov	r2, r0
 800a4c6:	460b      	mov	r3, r1
 800a4c8:	4b0e      	ldr	r3, [pc, #56]	; (800a504 <UART_SetConfig+0x38c>)
 800a4ca:	fba3 1302 	umull	r1, r3, r3, r2
 800a4ce:	095b      	lsrs	r3, r3, #5
 800a4d0:	2164      	movs	r1, #100	; 0x64
 800a4d2:	fb01 f303 	mul.w	r3, r1, r3
 800a4d6:	1ad3      	subs	r3, r2, r3
 800a4d8:	011b      	lsls	r3, r3, #4
 800a4da:	3332      	adds	r3, #50	; 0x32
 800a4dc:	4a09      	ldr	r2, [pc, #36]	; (800a504 <UART_SetConfig+0x38c>)
 800a4de:	fba2 2303 	umull	r2, r3, r2, r3
 800a4e2:	095b      	lsrs	r3, r3, #5
 800a4e4:	f003 020f 	and.w	r2, r3, #15
 800a4e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	4432      	add	r2, r6
 800a4ee:	609a      	str	r2, [r3, #8]
}
 800a4f0:	bf00      	nop
 800a4f2:	377c      	adds	r7, #124	; 0x7c
 800a4f4:	46bd      	mov	sp, r7
 800a4f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4fa:	bf00      	nop
 800a4fc:	40011000 	.word	0x40011000
 800a500:	40011400 	.word	0x40011400
 800a504:	51eb851f 	.word	0x51eb851f

0800a508 <cosf>:
 800a508:	ee10 3a10 	vmov	r3, s0
 800a50c:	b507      	push	{r0, r1, r2, lr}
 800a50e:	4a1c      	ldr	r2, [pc, #112]	; (800a580 <cosf+0x78>)
 800a510:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a514:	4293      	cmp	r3, r2
 800a516:	dc04      	bgt.n	800a522 <cosf+0x1a>
 800a518:	eddf 0a1a 	vldr	s1, [pc, #104]	; 800a584 <cosf+0x7c>
 800a51c:	f000 fb96 	bl	800ac4c <__kernel_cosf>
 800a520:	e004      	b.n	800a52c <cosf+0x24>
 800a522:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800a526:	db04      	blt.n	800a532 <cosf+0x2a>
 800a528:	ee30 0a40 	vsub.f32	s0, s0, s0
 800a52c:	b003      	add	sp, #12
 800a52e:	f85d fb04 	ldr.w	pc, [sp], #4
 800a532:	4668      	mov	r0, sp
 800a534:	f000 fa4a 	bl	800a9cc <__ieee754_rem_pio2f>
 800a538:	f000 0003 	and.w	r0, r0, #3
 800a53c:	2801      	cmp	r0, #1
 800a53e:	d007      	beq.n	800a550 <cosf+0x48>
 800a540:	2802      	cmp	r0, #2
 800a542:	d00e      	beq.n	800a562 <cosf+0x5a>
 800a544:	b9a0      	cbnz	r0, 800a570 <cosf+0x68>
 800a546:	eddd 0a01 	vldr	s1, [sp, #4]
 800a54a:	ed9d 0a00 	vldr	s0, [sp]
 800a54e:	e7e5      	b.n	800a51c <cosf+0x14>
 800a550:	eddd 0a01 	vldr	s1, [sp, #4]
 800a554:	ed9d 0a00 	vldr	s0, [sp]
 800a558:	f000 fe62 	bl	800b220 <__kernel_sinf>
 800a55c:	eeb1 0a40 	vneg.f32	s0, s0
 800a560:	e7e4      	b.n	800a52c <cosf+0x24>
 800a562:	eddd 0a01 	vldr	s1, [sp, #4]
 800a566:	ed9d 0a00 	vldr	s0, [sp]
 800a56a:	f000 fb6f 	bl	800ac4c <__kernel_cosf>
 800a56e:	e7f5      	b.n	800a55c <cosf+0x54>
 800a570:	eddd 0a01 	vldr	s1, [sp, #4]
 800a574:	ed9d 0a00 	vldr	s0, [sp]
 800a578:	2001      	movs	r0, #1
 800a57a:	f000 fe51 	bl	800b220 <__kernel_sinf>
 800a57e:	e7d5      	b.n	800a52c <cosf+0x24>
 800a580:	3f490fd8 	.word	0x3f490fd8
 800a584:	00000000 	.word	0x00000000

0800a588 <sinf>:
 800a588:	ee10 3a10 	vmov	r3, s0
 800a58c:	b507      	push	{r0, r1, r2, lr}
 800a58e:	4a1d      	ldr	r2, [pc, #116]	; (800a604 <sinf+0x7c>)
 800a590:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a594:	4293      	cmp	r3, r2
 800a596:	dc05      	bgt.n	800a5a4 <sinf+0x1c>
 800a598:	eddf 0a1b 	vldr	s1, [pc, #108]	; 800a608 <sinf+0x80>
 800a59c:	2000      	movs	r0, #0
 800a59e:	f000 fe3f 	bl	800b220 <__kernel_sinf>
 800a5a2:	e004      	b.n	800a5ae <sinf+0x26>
 800a5a4:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800a5a8:	db04      	blt.n	800a5b4 <sinf+0x2c>
 800a5aa:	ee30 0a40 	vsub.f32	s0, s0, s0
 800a5ae:	b003      	add	sp, #12
 800a5b0:	f85d fb04 	ldr.w	pc, [sp], #4
 800a5b4:	4668      	mov	r0, sp
 800a5b6:	f000 fa09 	bl	800a9cc <__ieee754_rem_pio2f>
 800a5ba:	f000 0003 	and.w	r0, r0, #3
 800a5be:	2801      	cmp	r0, #1
 800a5c0:	d008      	beq.n	800a5d4 <sinf+0x4c>
 800a5c2:	2802      	cmp	r0, #2
 800a5c4:	d00d      	beq.n	800a5e2 <sinf+0x5a>
 800a5c6:	b9b0      	cbnz	r0, 800a5f6 <sinf+0x6e>
 800a5c8:	eddd 0a01 	vldr	s1, [sp, #4]
 800a5cc:	ed9d 0a00 	vldr	s0, [sp]
 800a5d0:	2001      	movs	r0, #1
 800a5d2:	e7e4      	b.n	800a59e <sinf+0x16>
 800a5d4:	eddd 0a01 	vldr	s1, [sp, #4]
 800a5d8:	ed9d 0a00 	vldr	s0, [sp]
 800a5dc:	f000 fb36 	bl	800ac4c <__kernel_cosf>
 800a5e0:	e7e5      	b.n	800a5ae <sinf+0x26>
 800a5e2:	eddd 0a01 	vldr	s1, [sp, #4]
 800a5e6:	ed9d 0a00 	vldr	s0, [sp]
 800a5ea:	2001      	movs	r0, #1
 800a5ec:	f000 fe18 	bl	800b220 <__kernel_sinf>
 800a5f0:	eeb1 0a40 	vneg.f32	s0, s0
 800a5f4:	e7db      	b.n	800a5ae <sinf+0x26>
 800a5f6:	eddd 0a01 	vldr	s1, [sp, #4]
 800a5fa:	ed9d 0a00 	vldr	s0, [sp]
 800a5fe:	f000 fb25 	bl	800ac4c <__kernel_cosf>
 800a602:	e7f5      	b.n	800a5f0 <sinf+0x68>
 800a604:	3f490fd8 	.word	0x3f490fd8
 800a608:	00000000 	.word	0x00000000

0800a60c <asinf>:
 800a60c:	b508      	push	{r3, lr}
 800a60e:	ed2d 8b02 	vpush	{d8}
 800a612:	eeb0 8a40 	vmov.f32	s16, s0
 800a616:	f000 f853 	bl	800a6c0 <__ieee754_asinf>
 800a61a:	4b13      	ldr	r3, [pc, #76]	; (800a668 <asinf+0x5c>)
 800a61c:	f993 3000 	ldrsb.w	r3, [r3]
 800a620:	3301      	adds	r3, #1
 800a622:	eef0 8a40 	vmov.f32	s17, s0
 800a626:	d01a      	beq.n	800a65e <asinf+0x52>
 800a628:	eeb4 8a48 	vcmp.f32	s16, s16
 800a62c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a630:	d615      	bvs.n	800a65e <asinf+0x52>
 800a632:	eeb0 0a48 	vmov.f32	s0, s16
 800a636:	f000 ff0f 	bl	800b458 <fabsf>
 800a63a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800a63e:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800a642:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a646:	dd0a      	ble.n	800a65e <asinf+0x52>
 800a648:	f000 ffc8 	bl	800b5dc <__errno>
 800a64c:	ecbd 8b02 	vpop	{d8}
 800a650:	2321      	movs	r3, #33	; 0x21
 800a652:	6003      	str	r3, [r0, #0]
 800a654:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800a658:	4804      	ldr	r0, [pc, #16]	; (800a66c <asinf+0x60>)
 800a65a:	f000 bf47 	b.w	800b4ec <nanf>
 800a65e:	eeb0 0a68 	vmov.f32	s0, s17
 800a662:	ecbd 8b02 	vpop	{d8}
 800a666:	bd08      	pop	{r3, pc}
 800a668:	2000003d 	.word	0x2000003d
 800a66c:	0800b69c 	.word	0x0800b69c

0800a670 <atan2f>:
 800a670:	f000 b90c 	b.w	800a88c <__ieee754_atan2f>

0800a674 <sqrtf>:
 800a674:	b508      	push	{r3, lr}
 800a676:	ed2d 8b02 	vpush	{d8}
 800a67a:	eeb0 8a40 	vmov.f32	s16, s0
 800a67e:	f000 fae1 	bl	800ac44 <__ieee754_sqrtf>
 800a682:	4b0d      	ldr	r3, [pc, #52]	; (800a6b8 <sqrtf+0x44>)
 800a684:	f993 3000 	ldrsb.w	r3, [r3]
 800a688:	3301      	adds	r3, #1
 800a68a:	d011      	beq.n	800a6b0 <sqrtf+0x3c>
 800a68c:	eeb4 8a48 	vcmp.f32	s16, s16
 800a690:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a694:	d60c      	bvs.n	800a6b0 <sqrtf+0x3c>
 800a696:	eddf 8a09 	vldr	s17, [pc, #36]	; 800a6bc <sqrtf+0x48>
 800a69a:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800a69e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6a2:	d505      	bpl.n	800a6b0 <sqrtf+0x3c>
 800a6a4:	f000 ff9a 	bl	800b5dc <__errno>
 800a6a8:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800a6ac:	2321      	movs	r3, #33	; 0x21
 800a6ae:	6003      	str	r3, [r0, #0]
 800a6b0:	ecbd 8b02 	vpop	{d8}
 800a6b4:	bd08      	pop	{r3, pc}
 800a6b6:	bf00      	nop
 800a6b8:	2000003d 	.word	0x2000003d
 800a6bc:	00000000 	.word	0x00000000

0800a6c0 <__ieee754_asinf>:
 800a6c0:	b538      	push	{r3, r4, r5, lr}
 800a6c2:	ee10 5a10 	vmov	r5, s0
 800a6c6:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 800a6ca:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 800a6ce:	ed2d 8b04 	vpush	{d8-d9}
 800a6d2:	d10c      	bne.n	800a6ee <__ieee754_asinf+0x2e>
 800a6d4:	eddf 7a5d 	vldr	s15, [pc, #372]	; 800a84c <__ieee754_asinf+0x18c>
 800a6d8:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 800a850 <__ieee754_asinf+0x190>
 800a6dc:	ee60 7a27 	vmul.f32	s15, s0, s15
 800a6e0:	eee0 7a07 	vfma.f32	s15, s0, s14
 800a6e4:	eeb0 0a67 	vmov.f32	s0, s15
 800a6e8:	ecbd 8b04 	vpop	{d8-d9}
 800a6ec:	bd38      	pop	{r3, r4, r5, pc}
 800a6ee:	dd04      	ble.n	800a6fa <__ieee754_asinf+0x3a>
 800a6f0:	ee70 7a40 	vsub.f32	s15, s0, s0
 800a6f4:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800a6f8:	e7f6      	b.n	800a6e8 <__ieee754_asinf+0x28>
 800a6fa:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 800a6fe:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 800a702:	da0b      	bge.n	800a71c <__ieee754_asinf+0x5c>
 800a704:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 800a708:	da52      	bge.n	800a7b0 <__ieee754_asinf+0xf0>
 800a70a:	eddf 7a52 	vldr	s15, [pc, #328]	; 800a854 <__ieee754_asinf+0x194>
 800a70e:	ee70 7a27 	vadd.f32	s15, s0, s15
 800a712:	eef4 7ae8 	vcmpe.f32	s15, s17
 800a716:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a71a:	dce5      	bgt.n	800a6e8 <__ieee754_asinf+0x28>
 800a71c:	f000 fe9c 	bl	800b458 <fabsf>
 800a720:	ee38 0ac0 	vsub.f32	s0, s17, s0
 800a724:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 800a728:	ee20 8a08 	vmul.f32	s16, s0, s16
 800a72c:	eddf 7a4a 	vldr	s15, [pc, #296]	; 800a858 <__ieee754_asinf+0x198>
 800a730:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 800a85c <__ieee754_asinf+0x19c>
 800a734:	ed9f 9a4a 	vldr	s18, [pc, #296]	; 800a860 <__ieee754_asinf+0x1a0>
 800a738:	eea8 7a27 	vfma.f32	s14, s16, s15
 800a73c:	eddf 7a49 	vldr	s15, [pc, #292]	; 800a864 <__ieee754_asinf+0x1a4>
 800a740:	eee7 7a08 	vfma.f32	s15, s14, s16
 800a744:	ed9f 7a48 	vldr	s14, [pc, #288]	; 800a868 <__ieee754_asinf+0x1a8>
 800a748:	eea7 7a88 	vfma.f32	s14, s15, s16
 800a74c:	eddf 7a47 	vldr	s15, [pc, #284]	; 800a86c <__ieee754_asinf+0x1ac>
 800a750:	eee7 7a08 	vfma.f32	s15, s14, s16
 800a754:	ed9f 7a46 	vldr	s14, [pc, #280]	; 800a870 <__ieee754_asinf+0x1b0>
 800a758:	eea7 9a88 	vfma.f32	s18, s15, s16
 800a75c:	eddf 7a45 	vldr	s15, [pc, #276]	; 800a874 <__ieee754_asinf+0x1b4>
 800a760:	eee8 7a07 	vfma.f32	s15, s16, s14
 800a764:	ed9f 7a44 	vldr	s14, [pc, #272]	; 800a878 <__ieee754_asinf+0x1b8>
 800a768:	eea7 7a88 	vfma.f32	s14, s15, s16
 800a76c:	eddf 7a43 	vldr	s15, [pc, #268]	; 800a87c <__ieee754_asinf+0x1bc>
 800a770:	eee7 7a08 	vfma.f32	s15, s14, s16
 800a774:	eeb0 0a48 	vmov.f32	s0, s16
 800a778:	eee7 8a88 	vfma.f32	s17, s15, s16
 800a77c:	f000 fa62 	bl	800ac44 <__ieee754_sqrtf>
 800a780:	4b3f      	ldr	r3, [pc, #252]	; (800a880 <__ieee754_asinf+0x1c0>)
 800a782:	ee29 9a08 	vmul.f32	s18, s18, s16
 800a786:	429c      	cmp	r4, r3
 800a788:	ee89 6a28 	vdiv.f32	s12, s18, s17
 800a78c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800a790:	dd3d      	ble.n	800a80e <__ieee754_asinf+0x14e>
 800a792:	eea0 0a06 	vfma.f32	s0, s0, s12
 800a796:	eddf 7a3b 	vldr	s15, [pc, #236]	; 800a884 <__ieee754_asinf+0x1c4>
 800a79a:	eee0 7a26 	vfma.f32	s15, s0, s13
 800a79e:	ed9f 0a2c 	vldr	s0, [pc, #176]	; 800a850 <__ieee754_asinf+0x190>
 800a7a2:	ee30 0a67 	vsub.f32	s0, s0, s15
 800a7a6:	2d00      	cmp	r5, #0
 800a7a8:	bfd8      	it	le
 800a7aa:	eeb1 0a40 	vnegle.f32	s0, s0
 800a7ae:	e79b      	b.n	800a6e8 <__ieee754_asinf+0x28>
 800a7b0:	ee60 7a00 	vmul.f32	s15, s0, s0
 800a7b4:	eddf 6a28 	vldr	s13, [pc, #160]	; 800a858 <__ieee754_asinf+0x198>
 800a7b8:	ed9f 7a28 	vldr	s14, [pc, #160]	; 800a85c <__ieee754_asinf+0x19c>
 800a7bc:	ed9f 6a2c 	vldr	s12, [pc, #176]	; 800a870 <__ieee754_asinf+0x1b0>
 800a7c0:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800a7c4:	eddf 6a27 	vldr	s13, [pc, #156]	; 800a864 <__ieee754_asinf+0x1a4>
 800a7c8:	eee7 6a27 	vfma.f32	s13, s14, s15
 800a7cc:	ed9f 7a26 	vldr	s14, [pc, #152]	; 800a868 <__ieee754_asinf+0x1a8>
 800a7d0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a7d4:	eddf 6a25 	vldr	s13, [pc, #148]	; 800a86c <__ieee754_asinf+0x1ac>
 800a7d8:	eee7 6a27 	vfma.f32	s13, s14, s15
 800a7dc:	ed9f 7a20 	vldr	s14, [pc, #128]	; 800a860 <__ieee754_asinf+0x1a0>
 800a7e0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a7e4:	eddf 6a23 	vldr	s13, [pc, #140]	; 800a874 <__ieee754_asinf+0x1b4>
 800a7e8:	eee7 6a86 	vfma.f32	s13, s15, s12
 800a7ec:	ed9f 6a22 	vldr	s12, [pc, #136]	; 800a878 <__ieee754_asinf+0x1b8>
 800a7f0:	eea6 6aa7 	vfma.f32	s12, s13, s15
 800a7f4:	eddf 6a21 	vldr	s13, [pc, #132]	; 800a87c <__ieee754_asinf+0x1bc>
 800a7f8:	eee6 6a27 	vfma.f32	s13, s12, s15
 800a7fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 800a800:	eee6 8aa7 	vfma.f32	s17, s13, s15
 800a804:	eec7 7a28 	vdiv.f32	s15, s14, s17
 800a808:	eea0 0a27 	vfma.f32	s0, s0, s15
 800a80c:	e76c      	b.n	800a6e8 <__ieee754_asinf+0x28>
 800a80e:	ee10 3a10 	vmov	r3, s0
 800a812:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800a816:	f023 030f 	bic.w	r3, r3, #15
 800a81a:	ee07 3a10 	vmov	s14, r3
 800a81e:	eea7 8a47 	vfms.f32	s16, s14, s14
 800a822:	ee70 7a07 	vadd.f32	s15, s0, s14
 800a826:	ee30 0a00 	vadd.f32	s0, s0, s0
 800a82a:	eec8 5a27 	vdiv.f32	s11, s16, s15
 800a82e:	eddf 7a07 	vldr	s15, [pc, #28]	; 800a84c <__ieee754_asinf+0x18c>
 800a832:	eee5 7ae6 	vfms.f32	s15, s11, s13
 800a836:	eed0 7a06 	vfnms.f32	s15, s0, s12
 800a83a:	ed9f 0a13 	vldr	s0, [pc, #76]	; 800a888 <__ieee754_asinf+0x1c8>
 800a83e:	eeb0 6a40 	vmov.f32	s12, s0
 800a842:	eea7 6a66 	vfms.f32	s12, s14, s13
 800a846:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800a84a:	e7aa      	b.n	800a7a2 <__ieee754_asinf+0xe2>
 800a84c:	b33bbd2e 	.word	0xb33bbd2e
 800a850:	3fc90fdb 	.word	0x3fc90fdb
 800a854:	7149f2ca 	.word	0x7149f2ca
 800a858:	3811ef08 	.word	0x3811ef08
 800a85c:	3a4f7f04 	.word	0x3a4f7f04
 800a860:	3e2aaaab 	.word	0x3e2aaaab
 800a864:	bd241146 	.word	0xbd241146
 800a868:	3e4e0aa8 	.word	0x3e4e0aa8
 800a86c:	bea6b090 	.word	0xbea6b090
 800a870:	3d9dc62e 	.word	0x3d9dc62e
 800a874:	bf303361 	.word	0xbf303361
 800a878:	4001572d 	.word	0x4001572d
 800a87c:	c019d139 	.word	0xc019d139
 800a880:	3f799999 	.word	0x3f799999
 800a884:	333bbd2e 	.word	0x333bbd2e
 800a888:	3f490fdb 	.word	0x3f490fdb

0800a88c <__ieee754_atan2f>:
 800a88c:	ee10 2a90 	vmov	r2, s1
 800a890:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 800a894:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800a898:	b510      	push	{r4, lr}
 800a89a:	eef0 7a40 	vmov.f32	s15, s0
 800a89e:	dc06      	bgt.n	800a8ae <__ieee754_atan2f+0x22>
 800a8a0:	ee10 0a10 	vmov	r0, s0
 800a8a4:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800a8a8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800a8ac:	dd04      	ble.n	800a8b8 <__ieee754_atan2f+0x2c>
 800a8ae:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800a8b2:	eeb0 0a67 	vmov.f32	s0, s15
 800a8b6:	bd10      	pop	{r4, pc}
 800a8b8:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 800a8bc:	d103      	bne.n	800a8c6 <__ieee754_atan2f+0x3a>
 800a8be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a8c2:	f000 bcf5 	b.w	800b2b0 <atanf>
 800a8c6:	1794      	asrs	r4, r2, #30
 800a8c8:	f004 0402 	and.w	r4, r4, #2
 800a8cc:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800a8d0:	b943      	cbnz	r3, 800a8e4 <__ieee754_atan2f+0x58>
 800a8d2:	2c02      	cmp	r4, #2
 800a8d4:	d05e      	beq.n	800a994 <__ieee754_atan2f+0x108>
 800a8d6:	ed9f 7a34 	vldr	s14, [pc, #208]	; 800a9a8 <__ieee754_atan2f+0x11c>
 800a8da:	2c03      	cmp	r4, #3
 800a8dc:	bf08      	it	eq
 800a8de:	eef0 7a47 	vmoveq.f32	s15, s14
 800a8e2:	e7e6      	b.n	800a8b2 <__ieee754_atan2f+0x26>
 800a8e4:	b941      	cbnz	r1, 800a8f8 <__ieee754_atan2f+0x6c>
 800a8e6:	eddf 7a31 	vldr	s15, [pc, #196]	; 800a9ac <__ieee754_atan2f+0x120>
 800a8ea:	ed9f 0a31 	vldr	s0, [pc, #196]	; 800a9b0 <__ieee754_atan2f+0x124>
 800a8ee:	2800      	cmp	r0, #0
 800a8f0:	bfb8      	it	lt
 800a8f2:	eef0 7a40 	vmovlt.f32	s15, s0
 800a8f6:	e7dc      	b.n	800a8b2 <__ieee754_atan2f+0x26>
 800a8f8:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800a8fc:	d110      	bne.n	800a920 <__ieee754_atan2f+0x94>
 800a8fe:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800a902:	f104 34ff 	add.w	r4, r4, #4294967295
 800a906:	d107      	bne.n	800a918 <__ieee754_atan2f+0x8c>
 800a908:	2c02      	cmp	r4, #2
 800a90a:	d846      	bhi.n	800a99a <__ieee754_atan2f+0x10e>
 800a90c:	4b29      	ldr	r3, [pc, #164]	; (800a9b4 <__ieee754_atan2f+0x128>)
 800a90e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a912:	edd4 7a00 	vldr	s15, [r4]
 800a916:	e7cc      	b.n	800a8b2 <__ieee754_atan2f+0x26>
 800a918:	2c02      	cmp	r4, #2
 800a91a:	d841      	bhi.n	800a9a0 <__ieee754_atan2f+0x114>
 800a91c:	4b26      	ldr	r3, [pc, #152]	; (800a9b8 <__ieee754_atan2f+0x12c>)
 800a91e:	e7f6      	b.n	800a90e <__ieee754_atan2f+0x82>
 800a920:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800a924:	d0df      	beq.n	800a8e6 <__ieee754_atan2f+0x5a>
 800a926:	1a5b      	subs	r3, r3, r1
 800a928:	f1b3 5ff4 	cmp.w	r3, #511705088	; 0x1e800000
 800a92c:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800a930:	da1a      	bge.n	800a968 <__ieee754_atan2f+0xdc>
 800a932:	2a00      	cmp	r2, #0
 800a934:	da01      	bge.n	800a93a <__ieee754_atan2f+0xae>
 800a936:	313c      	adds	r1, #60	; 0x3c
 800a938:	db19      	blt.n	800a96e <__ieee754_atan2f+0xe2>
 800a93a:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800a93e:	f000 fd8b 	bl	800b458 <fabsf>
 800a942:	f000 fcb5 	bl	800b2b0 <atanf>
 800a946:	eef0 7a40 	vmov.f32	s15, s0
 800a94a:	2c01      	cmp	r4, #1
 800a94c:	d012      	beq.n	800a974 <__ieee754_atan2f+0xe8>
 800a94e:	2c02      	cmp	r4, #2
 800a950:	d017      	beq.n	800a982 <__ieee754_atan2f+0xf6>
 800a952:	2c00      	cmp	r4, #0
 800a954:	d0ad      	beq.n	800a8b2 <__ieee754_atan2f+0x26>
 800a956:	ed9f 0a19 	vldr	s0, [pc, #100]	; 800a9bc <__ieee754_atan2f+0x130>
 800a95a:	ee77 7a80 	vadd.f32	s15, s15, s0
 800a95e:	ed9f 0a18 	vldr	s0, [pc, #96]	; 800a9c0 <__ieee754_atan2f+0x134>
 800a962:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800a966:	e7a4      	b.n	800a8b2 <__ieee754_atan2f+0x26>
 800a968:	eddf 7a10 	vldr	s15, [pc, #64]	; 800a9ac <__ieee754_atan2f+0x120>
 800a96c:	e7ed      	b.n	800a94a <__ieee754_atan2f+0xbe>
 800a96e:	eddf 7a15 	vldr	s15, [pc, #84]	; 800a9c4 <__ieee754_atan2f+0x138>
 800a972:	e7ea      	b.n	800a94a <__ieee754_atan2f+0xbe>
 800a974:	ee17 3a90 	vmov	r3, s15
 800a978:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800a97c:	ee07 3a90 	vmov	s15, r3
 800a980:	e797      	b.n	800a8b2 <__ieee754_atan2f+0x26>
 800a982:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 800a9bc <__ieee754_atan2f+0x130>
 800a986:	ee77 7a80 	vadd.f32	s15, s15, s0
 800a98a:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 800a9c0 <__ieee754_atan2f+0x134>
 800a98e:	ee70 7a67 	vsub.f32	s15, s0, s15
 800a992:	e78e      	b.n	800a8b2 <__ieee754_atan2f+0x26>
 800a994:	eddf 7a0a 	vldr	s15, [pc, #40]	; 800a9c0 <__ieee754_atan2f+0x134>
 800a998:	e78b      	b.n	800a8b2 <__ieee754_atan2f+0x26>
 800a99a:	eddf 7a0b 	vldr	s15, [pc, #44]	; 800a9c8 <__ieee754_atan2f+0x13c>
 800a99e:	e788      	b.n	800a8b2 <__ieee754_atan2f+0x26>
 800a9a0:	eddf 7a08 	vldr	s15, [pc, #32]	; 800a9c4 <__ieee754_atan2f+0x138>
 800a9a4:	e785      	b.n	800a8b2 <__ieee754_atan2f+0x26>
 800a9a6:	bf00      	nop
 800a9a8:	c0490fdb 	.word	0xc0490fdb
 800a9ac:	3fc90fdb 	.word	0x3fc90fdb
 800a9b0:	bfc90fdb 	.word	0xbfc90fdb
 800a9b4:	0800b6a0 	.word	0x0800b6a0
 800a9b8:	0800b6ac 	.word	0x0800b6ac
 800a9bc:	33bbbd2e 	.word	0x33bbbd2e
 800a9c0:	40490fdb 	.word	0x40490fdb
 800a9c4:	00000000 	.word	0x00000000
 800a9c8:	3f490fdb 	.word	0x3f490fdb

0800a9cc <__ieee754_rem_pio2f>:
 800a9cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a9ce:	ee10 6a10 	vmov	r6, s0
 800a9d2:	4b8e      	ldr	r3, [pc, #568]	; (800ac0c <__ieee754_rem_pio2f+0x240>)
 800a9d4:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800a9d8:	429d      	cmp	r5, r3
 800a9da:	b087      	sub	sp, #28
 800a9dc:	eef0 7a40 	vmov.f32	s15, s0
 800a9e0:	4604      	mov	r4, r0
 800a9e2:	dc05      	bgt.n	800a9f0 <__ieee754_rem_pio2f+0x24>
 800a9e4:	2300      	movs	r3, #0
 800a9e6:	ed80 0a00 	vstr	s0, [r0]
 800a9ea:	6043      	str	r3, [r0, #4]
 800a9ec:	2000      	movs	r0, #0
 800a9ee:	e01a      	b.n	800aa26 <__ieee754_rem_pio2f+0x5a>
 800a9f0:	4b87      	ldr	r3, [pc, #540]	; (800ac10 <__ieee754_rem_pio2f+0x244>)
 800a9f2:	429d      	cmp	r5, r3
 800a9f4:	dc46      	bgt.n	800aa84 <__ieee754_rem_pio2f+0xb8>
 800a9f6:	2e00      	cmp	r6, #0
 800a9f8:	ed9f 0a86 	vldr	s0, [pc, #536]	; 800ac14 <__ieee754_rem_pio2f+0x248>
 800a9fc:	4b86      	ldr	r3, [pc, #536]	; (800ac18 <__ieee754_rem_pio2f+0x24c>)
 800a9fe:	f025 050f 	bic.w	r5, r5, #15
 800aa02:	dd1f      	ble.n	800aa44 <__ieee754_rem_pio2f+0x78>
 800aa04:	429d      	cmp	r5, r3
 800aa06:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800aa0a:	d00e      	beq.n	800aa2a <__ieee754_rem_pio2f+0x5e>
 800aa0c:	ed9f 7a83 	vldr	s14, [pc, #524]	; 800ac1c <__ieee754_rem_pio2f+0x250>
 800aa10:	ee37 0ac7 	vsub.f32	s0, s15, s14
 800aa14:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800aa18:	ed80 0a00 	vstr	s0, [r0]
 800aa1c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800aa20:	2001      	movs	r0, #1
 800aa22:	edc4 7a01 	vstr	s15, [r4, #4]
 800aa26:	b007      	add	sp, #28
 800aa28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aa2a:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 800ac20 <__ieee754_rem_pio2f+0x254>
 800aa2e:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 800ac24 <__ieee754_rem_pio2f+0x258>
 800aa32:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800aa36:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800aa3a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800aa3e:	edc0 6a00 	vstr	s13, [r0]
 800aa42:	e7eb      	b.n	800aa1c <__ieee754_rem_pio2f+0x50>
 800aa44:	429d      	cmp	r5, r3
 800aa46:	ee77 7a80 	vadd.f32	s15, s15, s0
 800aa4a:	d00e      	beq.n	800aa6a <__ieee754_rem_pio2f+0x9e>
 800aa4c:	ed9f 7a73 	vldr	s14, [pc, #460]	; 800ac1c <__ieee754_rem_pio2f+0x250>
 800aa50:	ee37 0a87 	vadd.f32	s0, s15, s14
 800aa54:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800aa58:	ed80 0a00 	vstr	s0, [r0]
 800aa5c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800aa60:	f04f 30ff 	mov.w	r0, #4294967295
 800aa64:	edc4 7a01 	vstr	s15, [r4, #4]
 800aa68:	e7dd      	b.n	800aa26 <__ieee754_rem_pio2f+0x5a>
 800aa6a:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 800ac20 <__ieee754_rem_pio2f+0x254>
 800aa6e:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 800ac24 <__ieee754_rem_pio2f+0x258>
 800aa72:	ee77 7a80 	vadd.f32	s15, s15, s0
 800aa76:	ee77 6a87 	vadd.f32	s13, s15, s14
 800aa7a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800aa7e:	edc0 6a00 	vstr	s13, [r0]
 800aa82:	e7eb      	b.n	800aa5c <__ieee754_rem_pio2f+0x90>
 800aa84:	4b68      	ldr	r3, [pc, #416]	; (800ac28 <__ieee754_rem_pio2f+0x25c>)
 800aa86:	429d      	cmp	r5, r3
 800aa88:	dc72      	bgt.n	800ab70 <__ieee754_rem_pio2f+0x1a4>
 800aa8a:	f000 fce5 	bl	800b458 <fabsf>
 800aa8e:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800ac2c <__ieee754_rem_pio2f+0x260>
 800aa92:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800aa96:	eee0 7a07 	vfma.f32	s15, s0, s14
 800aa9a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800aa9e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800aaa2:	ee17 0a90 	vmov	r0, s15
 800aaa6:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800ac14 <__ieee754_rem_pio2f+0x248>
 800aaaa:	eea7 0a67 	vfms.f32	s0, s14, s15
 800aaae:	281f      	cmp	r0, #31
 800aab0:	eddf 7a5a 	vldr	s15, [pc, #360]	; 800ac1c <__ieee754_rem_pio2f+0x250>
 800aab4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aab8:	eeb1 6a47 	vneg.f32	s12, s14
 800aabc:	ee70 6a67 	vsub.f32	s13, s0, s15
 800aac0:	ee16 2a90 	vmov	r2, s13
 800aac4:	dc1c      	bgt.n	800ab00 <__ieee754_rem_pio2f+0x134>
 800aac6:	495a      	ldr	r1, [pc, #360]	; (800ac30 <__ieee754_rem_pio2f+0x264>)
 800aac8:	1e47      	subs	r7, r0, #1
 800aaca:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 800aace:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 800aad2:	428b      	cmp	r3, r1
 800aad4:	d014      	beq.n	800ab00 <__ieee754_rem_pio2f+0x134>
 800aad6:	6022      	str	r2, [r4, #0]
 800aad8:	ed94 7a00 	vldr	s14, [r4]
 800aadc:	ee30 0a47 	vsub.f32	s0, s0, s14
 800aae0:	2e00      	cmp	r6, #0
 800aae2:	ee30 0a67 	vsub.f32	s0, s0, s15
 800aae6:	ed84 0a01 	vstr	s0, [r4, #4]
 800aaea:	da9c      	bge.n	800aa26 <__ieee754_rem_pio2f+0x5a>
 800aaec:	eeb1 7a47 	vneg.f32	s14, s14
 800aaf0:	eeb1 0a40 	vneg.f32	s0, s0
 800aaf4:	ed84 7a00 	vstr	s14, [r4]
 800aaf8:	ed84 0a01 	vstr	s0, [r4, #4]
 800aafc:	4240      	negs	r0, r0
 800aafe:	e792      	b.n	800aa26 <__ieee754_rem_pio2f+0x5a>
 800ab00:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800ab04:	15eb      	asrs	r3, r5, #23
 800ab06:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 800ab0a:	2d08      	cmp	r5, #8
 800ab0c:	dde3      	ble.n	800aad6 <__ieee754_rem_pio2f+0x10a>
 800ab0e:	eddf 7a44 	vldr	s15, [pc, #272]	; 800ac20 <__ieee754_rem_pio2f+0x254>
 800ab12:	eef0 6a40 	vmov.f32	s13, s0
 800ab16:	eee6 6a27 	vfma.f32	s13, s12, s15
 800ab1a:	ee30 0a66 	vsub.f32	s0, s0, s13
 800ab1e:	eea6 0a27 	vfma.f32	s0, s12, s15
 800ab22:	eddf 7a40 	vldr	s15, [pc, #256]	; 800ac24 <__ieee754_rem_pio2f+0x258>
 800ab26:	ee97 0a27 	vfnms.f32	s0, s14, s15
 800ab2a:	ee76 5ac0 	vsub.f32	s11, s13, s0
 800ab2e:	eef0 7a40 	vmov.f32	s15, s0
 800ab32:	ee15 2a90 	vmov	r2, s11
 800ab36:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800ab3a:	1a5b      	subs	r3, r3, r1
 800ab3c:	2b19      	cmp	r3, #25
 800ab3e:	dc04      	bgt.n	800ab4a <__ieee754_rem_pio2f+0x17e>
 800ab40:	edc4 5a00 	vstr	s11, [r4]
 800ab44:	eeb0 0a66 	vmov.f32	s0, s13
 800ab48:	e7c6      	b.n	800aad8 <__ieee754_rem_pio2f+0x10c>
 800ab4a:	eddf 5a3a 	vldr	s11, [pc, #232]	; 800ac34 <__ieee754_rem_pio2f+0x268>
 800ab4e:	eeb0 0a66 	vmov.f32	s0, s13
 800ab52:	eea6 0a25 	vfma.f32	s0, s12, s11
 800ab56:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800ab5a:	eddf 6a37 	vldr	s13, [pc, #220]	; 800ac38 <__ieee754_rem_pio2f+0x26c>
 800ab5e:	eee6 7a25 	vfma.f32	s15, s12, s11
 800ab62:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800ab66:	ee30 7a67 	vsub.f32	s14, s0, s15
 800ab6a:	ed84 7a00 	vstr	s14, [r4]
 800ab6e:	e7b3      	b.n	800aad8 <__ieee754_rem_pio2f+0x10c>
 800ab70:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800ab74:	db06      	blt.n	800ab84 <__ieee754_rem_pio2f+0x1b8>
 800ab76:	ee70 7a40 	vsub.f32	s15, s0, s0
 800ab7a:	edc0 7a01 	vstr	s15, [r0, #4]
 800ab7e:	edc0 7a00 	vstr	s15, [r0]
 800ab82:	e733      	b.n	800a9ec <__ieee754_rem_pio2f+0x20>
 800ab84:	15ea      	asrs	r2, r5, #23
 800ab86:	3a86      	subs	r2, #134	; 0x86
 800ab88:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800ab8c:	ee07 3a90 	vmov	s15, r3
 800ab90:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800ab94:	eddf 6a29 	vldr	s13, [pc, #164]	; 800ac3c <__ieee754_rem_pio2f+0x270>
 800ab98:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800ab9c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800aba0:	ed8d 7a03 	vstr	s14, [sp, #12]
 800aba4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800aba8:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800abac:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800abb0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800abb4:	ed8d 7a04 	vstr	s14, [sp, #16]
 800abb8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800abbc:	eef5 7a40 	vcmp.f32	s15, #0.0
 800abc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800abc4:	edcd 7a05 	vstr	s15, [sp, #20]
 800abc8:	d11e      	bne.n	800ac08 <__ieee754_rem_pio2f+0x23c>
 800abca:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800abce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800abd2:	bf14      	ite	ne
 800abd4:	2302      	movne	r3, #2
 800abd6:	2301      	moveq	r3, #1
 800abd8:	4919      	ldr	r1, [pc, #100]	; (800ac40 <__ieee754_rem_pio2f+0x274>)
 800abda:	9101      	str	r1, [sp, #4]
 800abdc:	2102      	movs	r1, #2
 800abde:	9100      	str	r1, [sp, #0]
 800abe0:	a803      	add	r0, sp, #12
 800abe2:	4621      	mov	r1, r4
 800abe4:	f000 f892 	bl	800ad0c <__kernel_rem_pio2f>
 800abe8:	2e00      	cmp	r6, #0
 800abea:	f6bf af1c 	bge.w	800aa26 <__ieee754_rem_pio2f+0x5a>
 800abee:	edd4 7a00 	vldr	s15, [r4]
 800abf2:	eef1 7a67 	vneg.f32	s15, s15
 800abf6:	edc4 7a00 	vstr	s15, [r4]
 800abfa:	edd4 7a01 	vldr	s15, [r4, #4]
 800abfe:	eef1 7a67 	vneg.f32	s15, s15
 800ac02:	edc4 7a01 	vstr	s15, [r4, #4]
 800ac06:	e779      	b.n	800aafc <__ieee754_rem_pio2f+0x130>
 800ac08:	2303      	movs	r3, #3
 800ac0a:	e7e5      	b.n	800abd8 <__ieee754_rem_pio2f+0x20c>
 800ac0c:	3f490fd8 	.word	0x3f490fd8
 800ac10:	4016cbe3 	.word	0x4016cbe3
 800ac14:	3fc90f80 	.word	0x3fc90f80
 800ac18:	3fc90fd0 	.word	0x3fc90fd0
 800ac1c:	37354443 	.word	0x37354443
 800ac20:	37354400 	.word	0x37354400
 800ac24:	2e85a308 	.word	0x2e85a308
 800ac28:	43490f80 	.word	0x43490f80
 800ac2c:	3f22f984 	.word	0x3f22f984
 800ac30:	0800b6b8 	.word	0x0800b6b8
 800ac34:	2e85a300 	.word	0x2e85a300
 800ac38:	248d3132 	.word	0x248d3132
 800ac3c:	43800000 	.word	0x43800000
 800ac40:	0800b738 	.word	0x0800b738

0800ac44 <__ieee754_sqrtf>:
 800ac44:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800ac48:	4770      	bx	lr
	...

0800ac4c <__kernel_cosf>:
 800ac4c:	ee10 3a10 	vmov	r3, s0
 800ac50:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ac54:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800ac58:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800ac5c:	da05      	bge.n	800ac6a <__kernel_cosf+0x1e>
 800ac5e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800ac62:	ee17 2a90 	vmov	r2, s15
 800ac66:	2a00      	cmp	r2, #0
 800ac68:	d03d      	beq.n	800ace6 <__kernel_cosf+0x9a>
 800ac6a:	ee60 5a00 	vmul.f32	s11, s0, s0
 800ac6e:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800acec <__kernel_cosf+0xa0>
 800ac72:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 800acf0 <__kernel_cosf+0xa4>
 800ac76:	eddf 6a1f 	vldr	s13, [pc, #124]	; 800acf4 <__kernel_cosf+0xa8>
 800ac7a:	4a1f      	ldr	r2, [pc, #124]	; (800acf8 <__kernel_cosf+0xac>)
 800ac7c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800ac80:	4293      	cmp	r3, r2
 800ac82:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800acfc <__kernel_cosf+0xb0>
 800ac86:	eee7 7a25 	vfma.f32	s15, s14, s11
 800ac8a:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800ad00 <__kernel_cosf+0xb4>
 800ac8e:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800ac92:	eddf 7a1c 	vldr	s15, [pc, #112]	; 800ad04 <__kernel_cosf+0xb8>
 800ac96:	eee7 7a25 	vfma.f32	s15, s14, s11
 800ac9a:	eeb0 7a66 	vmov.f32	s14, s13
 800ac9e:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800aca2:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800aca6:	ee65 7aa6 	vmul.f32	s15, s11, s13
 800acaa:	ee67 6a25 	vmul.f32	s13, s14, s11
 800acae:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 800acb2:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800acb6:	dc04      	bgt.n	800acc2 <__kernel_cosf+0x76>
 800acb8:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800acbc:	ee36 0a47 	vsub.f32	s0, s12, s14
 800acc0:	4770      	bx	lr
 800acc2:	4a11      	ldr	r2, [pc, #68]	; (800ad08 <__kernel_cosf+0xbc>)
 800acc4:	4293      	cmp	r3, r2
 800acc6:	bfda      	itte	le
 800acc8:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 800accc:	ee06 3a90 	vmovle	s13, r3
 800acd0:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 800acd4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800acd8:	ee36 0a66 	vsub.f32	s0, s12, s13
 800acdc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ace0:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ace4:	4770      	bx	lr
 800ace6:	eeb0 0a46 	vmov.f32	s0, s12
 800acea:	4770      	bx	lr
 800acec:	ad47d74e 	.word	0xad47d74e
 800acf0:	310f74f6 	.word	0x310f74f6
 800acf4:	3d2aaaab 	.word	0x3d2aaaab
 800acf8:	3e999999 	.word	0x3e999999
 800acfc:	b493f27c 	.word	0xb493f27c
 800ad00:	37d00d01 	.word	0x37d00d01
 800ad04:	bab60b61 	.word	0xbab60b61
 800ad08:	3f480000 	.word	0x3f480000

0800ad0c <__kernel_rem_pio2f>:
 800ad0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad10:	ed2d 8b04 	vpush	{d8-d9}
 800ad14:	b0d7      	sub	sp, #348	; 0x15c
 800ad16:	4616      	mov	r6, r2
 800ad18:	4698      	mov	r8, r3
 800ad1a:	9a64      	ldr	r2, [sp, #400]	; 0x190
 800ad1c:	4bbb      	ldr	r3, [pc, #748]	; (800b00c <__kernel_rem_pio2f+0x300>)
 800ad1e:	9001      	str	r0, [sp, #4]
 800ad20:	f853 7022 	ldr.w	r7, [r3, r2, lsl #2]
 800ad24:	1d33      	adds	r3, r6, #4
 800ad26:	460d      	mov	r5, r1
 800ad28:	f108 39ff 	add.w	r9, r8, #4294967295
 800ad2c:	db29      	blt.n	800ad82 <__kernel_rem_pio2f+0x76>
 800ad2e:	1ef1      	subs	r1, r6, #3
 800ad30:	bf48      	it	mi
 800ad32:	1d31      	addmi	r1, r6, #4
 800ad34:	10c9      	asrs	r1, r1, #3
 800ad36:	1c4c      	adds	r4, r1, #1
 800ad38:	00e3      	lsls	r3, r4, #3
 800ad3a:	9302      	str	r3, [sp, #8]
 800ad3c:	9b65      	ldr	r3, [sp, #404]	; 0x194
 800ad3e:	ed9f 7ab7 	vldr	s14, [pc, #732]	; 800b01c <__kernel_rem_pio2f+0x310>
 800ad42:	eba1 0009 	sub.w	r0, r1, r9
 800ad46:	eb03 0e80 	add.w	lr, r3, r0, lsl #2
 800ad4a:	eba6 04c4 	sub.w	r4, r6, r4, lsl #3
 800ad4e:	eb07 0c09 	add.w	ip, r7, r9
 800ad52:	f10d 0a68 	add.w	sl, sp, #104	; 0x68
 800ad56:	2300      	movs	r3, #0
 800ad58:	4563      	cmp	r3, ip
 800ad5a:	dd14      	ble.n	800ad86 <__kernel_rem_pio2f+0x7a>
 800ad5c:	ab1a      	add	r3, sp, #104	; 0x68
 800ad5e:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 800ad62:	46cc      	mov	ip, r9
 800ad64:	f50d 7a84 	add.w	sl, sp, #264	; 0x108
 800ad68:	f1c8 0b01 	rsb	fp, r8, #1
 800ad6c:	eb0b 020c 	add.w	r2, fp, ip
 800ad70:	4297      	cmp	r7, r2
 800ad72:	db27      	blt.n	800adc4 <__kernel_rem_pio2f+0xb8>
 800ad74:	f8dd e004 	ldr.w	lr, [sp, #4]
 800ad78:	eddf 7aa8 	vldr	s15, [pc, #672]	; 800b01c <__kernel_rem_pio2f+0x310>
 800ad7c:	4618      	mov	r0, r3
 800ad7e:	2200      	movs	r2, #0
 800ad80:	e016      	b.n	800adb0 <__kernel_rem_pio2f+0xa4>
 800ad82:	2100      	movs	r1, #0
 800ad84:	e7d7      	b.n	800ad36 <__kernel_rem_pio2f+0x2a>
 800ad86:	42d8      	cmn	r0, r3
 800ad88:	bf5d      	ittte	pl
 800ad8a:	f85e 2023 	ldrpl.w	r2, [lr, r3, lsl #2]
 800ad8e:	ee07 2a90 	vmovpl	s15, r2
 800ad92:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800ad96:	eef0 7a47 	vmovmi.f32	s15, s14
 800ad9a:	ecea 7a01 	vstmia	sl!, {s15}
 800ad9e:	3301      	adds	r3, #1
 800ada0:	e7da      	b.n	800ad58 <__kernel_rem_pio2f+0x4c>
 800ada2:	ecfe 6a01 	vldmia	lr!, {s13}
 800ada6:	ed90 7a00 	vldr	s14, [r0]
 800adaa:	eee6 7a87 	vfma.f32	s15, s13, s14
 800adae:	3201      	adds	r2, #1
 800adb0:	454a      	cmp	r2, r9
 800adb2:	f1a0 0004 	sub.w	r0, r0, #4
 800adb6:	ddf4      	ble.n	800ada2 <__kernel_rem_pio2f+0x96>
 800adb8:	ecea 7a01 	vstmia	sl!, {s15}
 800adbc:	3304      	adds	r3, #4
 800adbe:	f10c 0c01 	add.w	ip, ip, #1
 800adc2:	e7d3      	b.n	800ad6c <__kernel_rem_pio2f+0x60>
 800adc4:	ab06      	add	r3, sp, #24
 800adc6:	eb03 0387 	add.w	r3, r3, r7, lsl #2
 800adca:	9304      	str	r3, [sp, #16]
 800adcc:	9b65      	ldr	r3, [sp, #404]	; 0x194
 800adce:	eddf 8a92 	vldr	s17, [pc, #584]	; 800b018 <__kernel_rem_pio2f+0x30c>
 800add2:	ed9f 9a90 	vldr	s18, [pc, #576]	; 800b014 <__kernel_rem_pio2f+0x308>
 800add6:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800adda:	9303      	str	r3, [sp, #12]
 800addc:	46ba      	mov	sl, r7
 800adde:	ab56      	add	r3, sp, #344	; 0x158
 800ade0:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800ade4:	ed13 0a14 	vldr	s0, [r3, #-80]	; 0xffffffb0
 800ade8:	ab06      	add	r3, sp, #24
 800adea:	4618      	mov	r0, r3
 800adec:	4652      	mov	r2, sl
 800adee:	2a00      	cmp	r2, #0
 800adf0:	dc51      	bgt.n	800ae96 <__kernel_rem_pio2f+0x18a>
 800adf2:	4620      	mov	r0, r4
 800adf4:	9305      	str	r3, [sp, #20]
 800adf6:	f000 fb7f 	bl	800b4f8 <scalbnf>
 800adfa:	eeb0 8a40 	vmov.f32	s16, s0
 800adfe:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 800ae02:	ee28 0a00 	vmul.f32	s0, s16, s0
 800ae06:	f000 fb2f 	bl	800b468 <floorf>
 800ae0a:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 800ae0e:	eea0 8a67 	vfms.f32	s16, s0, s15
 800ae12:	2c00      	cmp	r4, #0
 800ae14:	9b05      	ldr	r3, [sp, #20]
 800ae16:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800ae1a:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 800ae1e:	edcd 7a00 	vstr	s15, [sp]
 800ae22:	ee38 8a40 	vsub.f32	s16, s16, s0
 800ae26:	dd4b      	ble.n	800aec0 <__kernel_rem_pio2f+0x1b4>
 800ae28:	f10a 3cff 	add.w	ip, sl, #4294967295
 800ae2c:	aa06      	add	r2, sp, #24
 800ae2e:	f1c4 0e08 	rsb	lr, r4, #8
 800ae32:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800ae36:	ee17 1a90 	vmov	r1, s15
 800ae3a:	fa42 f00e 	asr.w	r0, r2, lr
 800ae3e:	4401      	add	r1, r0
 800ae40:	9100      	str	r1, [sp, #0]
 800ae42:	fa00 f00e 	lsl.w	r0, r0, lr
 800ae46:	a906      	add	r1, sp, #24
 800ae48:	1a12      	subs	r2, r2, r0
 800ae4a:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800ae4e:	f1c4 0007 	rsb	r0, r4, #7
 800ae52:	fa42 fb00 	asr.w	fp, r2, r0
 800ae56:	f1bb 0f00 	cmp.w	fp, #0
 800ae5a:	dd43      	ble.n	800aee4 <__kernel_rem_pio2f+0x1d8>
 800ae5c:	9a00      	ldr	r2, [sp, #0]
 800ae5e:	f04f 0e00 	mov.w	lr, #0
 800ae62:	3201      	adds	r2, #1
 800ae64:	9200      	str	r2, [sp, #0]
 800ae66:	4670      	mov	r0, lr
 800ae68:	45f2      	cmp	sl, lr
 800ae6a:	dc6c      	bgt.n	800af46 <__kernel_rem_pio2f+0x23a>
 800ae6c:	2c00      	cmp	r4, #0
 800ae6e:	dd04      	ble.n	800ae7a <__kernel_rem_pio2f+0x16e>
 800ae70:	2c01      	cmp	r4, #1
 800ae72:	d079      	beq.n	800af68 <__kernel_rem_pio2f+0x25c>
 800ae74:	2c02      	cmp	r4, #2
 800ae76:	f000 8082 	beq.w	800af7e <__kernel_rem_pio2f+0x272>
 800ae7a:	f1bb 0f02 	cmp.w	fp, #2
 800ae7e:	d131      	bne.n	800aee4 <__kernel_rem_pio2f+0x1d8>
 800ae80:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800ae84:	ee30 8a48 	vsub.f32	s16, s0, s16
 800ae88:	b360      	cbz	r0, 800aee4 <__kernel_rem_pio2f+0x1d8>
 800ae8a:	4620      	mov	r0, r4
 800ae8c:	f000 fb34 	bl	800b4f8 <scalbnf>
 800ae90:	ee38 8a40 	vsub.f32	s16, s16, s0
 800ae94:	e026      	b.n	800aee4 <__kernel_rem_pio2f+0x1d8>
 800ae96:	ee60 7a28 	vmul.f32	s15, s0, s17
 800ae9a:	3a01      	subs	r2, #1
 800ae9c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800aea0:	a942      	add	r1, sp, #264	; 0x108
 800aea2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800aea6:	eb01 0c82 	add.w	ip, r1, r2, lsl #2
 800aeaa:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800aeae:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800aeb2:	eca0 0a01 	vstmia	r0!, {s0}
 800aeb6:	ed9c 0a00 	vldr	s0, [ip]
 800aeba:	ee37 0a80 	vadd.f32	s0, s15, s0
 800aebe:	e796      	b.n	800adee <__kernel_rem_pio2f+0xe2>
 800aec0:	d107      	bne.n	800aed2 <__kernel_rem_pio2f+0x1c6>
 800aec2:	f10a 32ff 	add.w	r2, sl, #4294967295
 800aec6:	a906      	add	r1, sp, #24
 800aec8:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800aecc:	ea4f 2b22 	mov.w	fp, r2, asr #8
 800aed0:	e7c1      	b.n	800ae56 <__kernel_rem_pio2f+0x14a>
 800aed2:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800aed6:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800aeda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aede:	da2f      	bge.n	800af40 <__kernel_rem_pio2f+0x234>
 800aee0:	f04f 0b00 	mov.w	fp, #0
 800aee4:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800aee8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aeec:	f040 8098 	bne.w	800b020 <__kernel_rem_pio2f+0x314>
 800aef0:	f10a 33ff 	add.w	r3, sl, #4294967295
 800aef4:	469c      	mov	ip, r3
 800aef6:	2200      	movs	r2, #0
 800aef8:	45bc      	cmp	ip, r7
 800aefa:	da48      	bge.n	800af8e <__kernel_rem_pio2f+0x282>
 800aefc:	2a00      	cmp	r2, #0
 800aefe:	d05f      	beq.n	800afc0 <__kernel_rem_pio2f+0x2b4>
 800af00:	aa06      	add	r2, sp, #24
 800af02:	3c08      	subs	r4, #8
 800af04:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800af08:	2900      	cmp	r1, #0
 800af0a:	d07d      	beq.n	800b008 <__kernel_rem_pio2f+0x2fc>
 800af0c:	4620      	mov	r0, r4
 800af0e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800af12:	9301      	str	r3, [sp, #4]
 800af14:	f000 faf0 	bl	800b4f8 <scalbnf>
 800af18:	9b01      	ldr	r3, [sp, #4]
 800af1a:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 800b018 <__kernel_rem_pio2f+0x30c>
 800af1e:	4619      	mov	r1, r3
 800af20:	2900      	cmp	r1, #0
 800af22:	f280 80af 	bge.w	800b084 <__kernel_rem_pio2f+0x378>
 800af26:	4618      	mov	r0, r3
 800af28:	2400      	movs	r4, #0
 800af2a:	2800      	cmp	r0, #0
 800af2c:	f2c0 80d0 	blt.w	800b0d0 <__kernel_rem_pio2f+0x3c4>
 800af30:	a942      	add	r1, sp, #264	; 0x108
 800af32:	eb01 0680 	add.w	r6, r1, r0, lsl #2
 800af36:	4a36      	ldr	r2, [pc, #216]	; (800b010 <__kernel_rem_pio2f+0x304>)
 800af38:	eddf 7a38 	vldr	s15, [pc, #224]	; 800b01c <__kernel_rem_pio2f+0x310>
 800af3c:	2100      	movs	r1, #0
 800af3e:	e0bb      	b.n	800b0b8 <__kernel_rem_pio2f+0x3ac>
 800af40:	f04f 0b02 	mov.w	fp, #2
 800af44:	e78a      	b.n	800ae5c <__kernel_rem_pio2f+0x150>
 800af46:	681a      	ldr	r2, [r3, #0]
 800af48:	b948      	cbnz	r0, 800af5e <__kernel_rem_pio2f+0x252>
 800af4a:	b11a      	cbz	r2, 800af54 <__kernel_rem_pio2f+0x248>
 800af4c:	f5c2 7280 	rsb	r2, r2, #256	; 0x100
 800af50:	601a      	str	r2, [r3, #0]
 800af52:	2201      	movs	r2, #1
 800af54:	f10e 0e01 	add.w	lr, lr, #1
 800af58:	3304      	adds	r3, #4
 800af5a:	4610      	mov	r0, r2
 800af5c:	e784      	b.n	800ae68 <__kernel_rem_pio2f+0x15c>
 800af5e:	f1c2 02ff 	rsb	r2, r2, #255	; 0xff
 800af62:	601a      	str	r2, [r3, #0]
 800af64:	4602      	mov	r2, r0
 800af66:	e7f5      	b.n	800af54 <__kernel_rem_pio2f+0x248>
 800af68:	f10a 3cff 	add.w	ip, sl, #4294967295
 800af6c:	ab06      	add	r3, sp, #24
 800af6e:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 800af72:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800af76:	aa06      	add	r2, sp, #24
 800af78:	f842 302c 	str.w	r3, [r2, ip, lsl #2]
 800af7c:	e77d      	b.n	800ae7a <__kernel_rem_pio2f+0x16e>
 800af7e:	f10a 3cff 	add.w	ip, sl, #4294967295
 800af82:	ab06      	add	r3, sp, #24
 800af84:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 800af88:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800af8c:	e7f3      	b.n	800af76 <__kernel_rem_pio2f+0x26a>
 800af8e:	a906      	add	r1, sp, #24
 800af90:	f851 002c 	ldr.w	r0, [r1, ip, lsl #2]
 800af94:	f10c 3cff 	add.w	ip, ip, #4294967295
 800af98:	4302      	orrs	r2, r0
 800af9a:	e7ad      	b.n	800aef8 <__kernel_rem_pio2f+0x1ec>
 800af9c:	3001      	adds	r0, #1
 800af9e:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800afa2:	2a00      	cmp	r2, #0
 800afa4:	d0fa      	beq.n	800af9c <__kernel_rem_pio2f+0x290>
 800afa6:	a91a      	add	r1, sp, #104	; 0x68
 800afa8:	eb0a 0208 	add.w	r2, sl, r8
 800afac:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800afb0:	f10a 0301 	add.w	r3, sl, #1
 800afb4:	eb0a 0100 	add.w	r1, sl, r0
 800afb8:	4299      	cmp	r1, r3
 800afba:	da04      	bge.n	800afc6 <__kernel_rem_pio2f+0x2ba>
 800afbc:	468a      	mov	sl, r1
 800afbe:	e70e      	b.n	800adde <__kernel_rem_pio2f+0xd2>
 800afc0:	9b04      	ldr	r3, [sp, #16]
 800afc2:	2001      	movs	r0, #1
 800afc4:	e7eb      	b.n	800af9e <__kernel_rem_pio2f+0x292>
 800afc6:	9803      	ldr	r0, [sp, #12]
 800afc8:	f8dd c004 	ldr.w	ip, [sp, #4]
 800afcc:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800afd0:	9000      	str	r0, [sp, #0]
 800afd2:	ee07 0a90 	vmov	s15, r0
 800afd6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800afda:	2000      	movs	r0, #0
 800afdc:	ece2 7a01 	vstmia	r2!, {s15}
 800afe0:	eddf 7a0e 	vldr	s15, [pc, #56]	; 800b01c <__kernel_rem_pio2f+0x310>
 800afe4:	4696      	mov	lr, r2
 800afe6:	4548      	cmp	r0, r9
 800afe8:	dd06      	ble.n	800aff8 <__kernel_rem_pio2f+0x2ec>
 800afea:	a842      	add	r0, sp, #264	; 0x108
 800afec:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 800aff0:	edc0 7a00 	vstr	s15, [r0]
 800aff4:	3301      	adds	r3, #1
 800aff6:	e7df      	b.n	800afb8 <__kernel_rem_pio2f+0x2ac>
 800aff8:	ecfc 6a01 	vldmia	ip!, {s13}
 800affc:	ed3e 7a01 	vldmdb	lr!, {s14}
 800b000:	3001      	adds	r0, #1
 800b002:	eee6 7a87 	vfma.f32	s15, s13, s14
 800b006:	e7ee      	b.n	800afe6 <__kernel_rem_pio2f+0x2da>
 800b008:	3b01      	subs	r3, #1
 800b00a:	e779      	b.n	800af00 <__kernel_rem_pio2f+0x1f4>
 800b00c:	0800ba7c 	.word	0x0800ba7c
 800b010:	0800ba50 	.word	0x0800ba50
 800b014:	43800000 	.word	0x43800000
 800b018:	3b800000 	.word	0x3b800000
 800b01c:	00000000 	.word	0x00000000
 800b020:	9b02      	ldr	r3, [sp, #8]
 800b022:	eeb0 0a48 	vmov.f32	s0, s16
 800b026:	1b98      	subs	r0, r3, r6
 800b028:	f000 fa66 	bl	800b4f8 <scalbnf>
 800b02c:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 800b014 <__kernel_rem_pio2f+0x308>
 800b030:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800b034:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b038:	db1b      	blt.n	800b072 <__kernel_rem_pio2f+0x366>
 800b03a:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800b018 <__kernel_rem_pio2f+0x30c>
 800b03e:	ee60 7a27 	vmul.f32	s15, s0, s15
 800b042:	aa06      	add	r2, sp, #24
 800b044:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b048:	a906      	add	r1, sp, #24
 800b04a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b04e:	3408      	adds	r4, #8
 800b050:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800b054:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b058:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800b05c:	ee10 3a10 	vmov	r3, s0
 800b060:	f842 302a 	str.w	r3, [r2, sl, lsl #2]
 800b064:	ee17 2a90 	vmov	r2, s15
 800b068:	f10a 0301 	add.w	r3, sl, #1
 800b06c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800b070:	e74c      	b.n	800af0c <__kernel_rem_pio2f+0x200>
 800b072:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800b076:	aa06      	add	r2, sp, #24
 800b078:	ee10 3a10 	vmov	r3, s0
 800b07c:	f842 302a 	str.w	r3, [r2, sl, lsl #2]
 800b080:	4653      	mov	r3, sl
 800b082:	e743      	b.n	800af0c <__kernel_rem_pio2f+0x200>
 800b084:	aa42      	add	r2, sp, #264	; 0x108
 800b086:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 800b08a:	aa06      	add	r2, sp, #24
 800b08c:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800b090:	9201      	str	r2, [sp, #4]
 800b092:	ee07 2a90 	vmov	s15, r2
 800b096:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b09a:	3901      	subs	r1, #1
 800b09c:	ee67 7a80 	vmul.f32	s15, s15, s0
 800b0a0:	ee20 0a07 	vmul.f32	s0, s0, s14
 800b0a4:	edc0 7a00 	vstr	s15, [r0]
 800b0a8:	e73a      	b.n	800af20 <__kernel_rem_pio2f+0x214>
 800b0aa:	ecf2 6a01 	vldmia	r2!, {s13}
 800b0ae:	ecb6 7a01 	vldmia	r6!, {s14}
 800b0b2:	eee6 7a87 	vfma.f32	s15, s13, s14
 800b0b6:	3101      	adds	r1, #1
 800b0b8:	42b9      	cmp	r1, r7
 800b0ba:	dc01      	bgt.n	800b0c0 <__kernel_rem_pio2f+0x3b4>
 800b0bc:	428c      	cmp	r4, r1
 800b0be:	daf4      	bge.n	800b0aa <__kernel_rem_pio2f+0x39e>
 800b0c0:	aa56      	add	r2, sp, #344	; 0x158
 800b0c2:	eb02 0184 	add.w	r1, r2, r4, lsl #2
 800b0c6:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 800b0ca:	3801      	subs	r0, #1
 800b0cc:	3401      	adds	r4, #1
 800b0ce:	e72c      	b.n	800af2a <__kernel_rem_pio2f+0x21e>
 800b0d0:	9a64      	ldr	r2, [sp, #400]	; 0x190
 800b0d2:	2a02      	cmp	r2, #2
 800b0d4:	dc0a      	bgt.n	800b0ec <__kernel_rem_pio2f+0x3e0>
 800b0d6:	2a00      	cmp	r2, #0
 800b0d8:	dc61      	bgt.n	800b19e <__kernel_rem_pio2f+0x492>
 800b0da:	d03c      	beq.n	800b156 <__kernel_rem_pio2f+0x44a>
 800b0dc:	9b00      	ldr	r3, [sp, #0]
 800b0de:	f003 0007 	and.w	r0, r3, #7
 800b0e2:	b057      	add	sp, #348	; 0x15c
 800b0e4:	ecbd 8b04 	vpop	{d8-d9}
 800b0e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0ec:	9a64      	ldr	r2, [sp, #400]	; 0x190
 800b0ee:	2a03      	cmp	r2, #3
 800b0f0:	d1f4      	bne.n	800b0dc <__kernel_rem_pio2f+0x3d0>
 800b0f2:	aa2e      	add	r2, sp, #184	; 0xb8
 800b0f4:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 800b0f8:	4608      	mov	r0, r1
 800b0fa:	461c      	mov	r4, r3
 800b0fc:	2c00      	cmp	r4, #0
 800b0fe:	f1a0 0004 	sub.w	r0, r0, #4
 800b102:	dc59      	bgt.n	800b1b8 <__kernel_rem_pio2f+0x4ac>
 800b104:	4618      	mov	r0, r3
 800b106:	2801      	cmp	r0, #1
 800b108:	f1a1 0104 	sub.w	r1, r1, #4
 800b10c:	dc64      	bgt.n	800b1d8 <__kernel_rem_pio2f+0x4cc>
 800b10e:	ed5f 7a3d 	vldr	s15, [pc, #-244]	; 800b01c <__kernel_rem_pio2f+0x310>
 800b112:	2b01      	cmp	r3, #1
 800b114:	dc70      	bgt.n	800b1f8 <__kernel_rem_pio2f+0x4ec>
 800b116:	eddd 6a2e 	vldr	s13, [sp, #184]	; 0xb8
 800b11a:	ed9d 7a2f 	vldr	s14, [sp, #188]	; 0xbc
 800b11e:	f1bb 0f00 	cmp.w	fp, #0
 800b122:	d172      	bne.n	800b20a <__kernel_rem_pio2f+0x4fe>
 800b124:	edc5 6a00 	vstr	s13, [r5]
 800b128:	ed85 7a01 	vstr	s14, [r5, #4]
 800b12c:	edc5 7a02 	vstr	s15, [r5, #8]
 800b130:	e7d4      	b.n	800b0dc <__kernel_rem_pio2f+0x3d0>
 800b132:	aa2e      	add	r2, sp, #184	; 0xb8
 800b134:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 800b138:	ed91 7a00 	vldr	s14, [r1]
 800b13c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b140:	3b01      	subs	r3, #1
 800b142:	2b00      	cmp	r3, #0
 800b144:	daf5      	bge.n	800b132 <__kernel_rem_pio2f+0x426>
 800b146:	f1bb 0f00 	cmp.w	fp, #0
 800b14a:	d001      	beq.n	800b150 <__kernel_rem_pio2f+0x444>
 800b14c:	eef1 7a67 	vneg.f32	s15, s15
 800b150:	edc5 7a00 	vstr	s15, [r5]
 800b154:	e7c2      	b.n	800b0dc <__kernel_rem_pio2f+0x3d0>
 800b156:	ed5f 7a4f 	vldr	s15, [pc, #-316]	; 800b01c <__kernel_rem_pio2f+0x310>
 800b15a:	e7f2      	b.n	800b142 <__kernel_rem_pio2f+0x436>
 800b15c:	aa2e      	add	r2, sp, #184	; 0xb8
 800b15e:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 800b162:	edd0 7a00 	vldr	s15, [r0]
 800b166:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b16a:	3901      	subs	r1, #1
 800b16c:	2900      	cmp	r1, #0
 800b16e:	daf5      	bge.n	800b15c <__kernel_rem_pio2f+0x450>
 800b170:	f1bb 0f00 	cmp.w	fp, #0
 800b174:	d017      	beq.n	800b1a6 <__kernel_rem_pio2f+0x49a>
 800b176:	eef1 7a47 	vneg.f32	s15, s14
 800b17a:	edc5 7a00 	vstr	s15, [r5]
 800b17e:	eddd 7a2e 	vldr	s15, [sp, #184]	; 0xb8
 800b182:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b186:	a82f      	add	r0, sp, #188	; 0xbc
 800b188:	2101      	movs	r1, #1
 800b18a:	428b      	cmp	r3, r1
 800b18c:	da0e      	bge.n	800b1ac <__kernel_rem_pio2f+0x4a0>
 800b18e:	f1bb 0f00 	cmp.w	fp, #0
 800b192:	d001      	beq.n	800b198 <__kernel_rem_pio2f+0x48c>
 800b194:	eef1 7a67 	vneg.f32	s15, s15
 800b198:	edc5 7a01 	vstr	s15, [r5, #4]
 800b19c:	e79e      	b.n	800b0dc <__kernel_rem_pio2f+0x3d0>
 800b19e:	ed1f 7a61 	vldr	s14, [pc, #-388]	; 800b01c <__kernel_rem_pio2f+0x310>
 800b1a2:	4619      	mov	r1, r3
 800b1a4:	e7e2      	b.n	800b16c <__kernel_rem_pio2f+0x460>
 800b1a6:	eef0 7a47 	vmov.f32	s15, s14
 800b1aa:	e7e6      	b.n	800b17a <__kernel_rem_pio2f+0x46e>
 800b1ac:	ecb0 7a01 	vldmia	r0!, {s14}
 800b1b0:	3101      	adds	r1, #1
 800b1b2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b1b6:	e7e8      	b.n	800b18a <__kernel_rem_pio2f+0x47e>
 800b1b8:	edd0 7a00 	vldr	s15, [r0]
 800b1bc:	edd0 6a01 	vldr	s13, [r0, #4]
 800b1c0:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800b1c4:	3c01      	subs	r4, #1
 800b1c6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b1ca:	ed80 7a00 	vstr	s14, [r0]
 800b1ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b1d2:	edc0 7a01 	vstr	s15, [r0, #4]
 800b1d6:	e791      	b.n	800b0fc <__kernel_rem_pio2f+0x3f0>
 800b1d8:	edd1 7a00 	vldr	s15, [r1]
 800b1dc:	edd1 6a01 	vldr	s13, [r1, #4]
 800b1e0:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800b1e4:	3801      	subs	r0, #1
 800b1e6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b1ea:	ed81 7a00 	vstr	s14, [r1]
 800b1ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b1f2:	edc1 7a01 	vstr	s15, [r1, #4]
 800b1f6:	e786      	b.n	800b106 <__kernel_rem_pio2f+0x3fa>
 800b1f8:	aa2e      	add	r2, sp, #184	; 0xb8
 800b1fa:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 800b1fe:	ed91 7a00 	vldr	s14, [r1]
 800b202:	3b01      	subs	r3, #1
 800b204:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b208:	e783      	b.n	800b112 <__kernel_rem_pio2f+0x406>
 800b20a:	eef1 6a66 	vneg.f32	s13, s13
 800b20e:	eeb1 7a47 	vneg.f32	s14, s14
 800b212:	edc5 6a00 	vstr	s13, [r5]
 800b216:	ed85 7a01 	vstr	s14, [r5, #4]
 800b21a:	eef1 7a67 	vneg.f32	s15, s15
 800b21e:	e785      	b.n	800b12c <__kernel_rem_pio2f+0x420>

0800b220 <__kernel_sinf>:
 800b220:	ee10 3a10 	vmov	r3, s0
 800b224:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b228:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800b22c:	da04      	bge.n	800b238 <__kernel_sinf+0x18>
 800b22e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800b232:	ee17 3a90 	vmov	r3, s15
 800b236:	b35b      	cbz	r3, 800b290 <__kernel_sinf+0x70>
 800b238:	ee20 7a00 	vmul.f32	s14, s0, s0
 800b23c:	eddf 7a15 	vldr	s15, [pc, #84]	; 800b294 <__kernel_sinf+0x74>
 800b240:	ed9f 6a15 	vldr	s12, [pc, #84]	; 800b298 <__kernel_sinf+0x78>
 800b244:	eea7 6a27 	vfma.f32	s12, s14, s15
 800b248:	eddf 7a14 	vldr	s15, [pc, #80]	; 800b29c <__kernel_sinf+0x7c>
 800b24c:	eee6 7a07 	vfma.f32	s15, s12, s14
 800b250:	ed9f 6a13 	vldr	s12, [pc, #76]	; 800b2a0 <__kernel_sinf+0x80>
 800b254:	eea7 6a87 	vfma.f32	s12, s15, s14
 800b258:	eddf 7a12 	vldr	s15, [pc, #72]	; 800b2a4 <__kernel_sinf+0x84>
 800b25c:	ee60 6a07 	vmul.f32	s13, s0, s14
 800b260:	eee6 7a07 	vfma.f32	s15, s12, s14
 800b264:	b930      	cbnz	r0, 800b274 <__kernel_sinf+0x54>
 800b266:	ed9f 6a10 	vldr	s12, [pc, #64]	; 800b2a8 <__kernel_sinf+0x88>
 800b26a:	eea7 6a27 	vfma.f32	s12, s14, s15
 800b26e:	eea6 0a26 	vfma.f32	s0, s12, s13
 800b272:	4770      	bx	lr
 800b274:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800b278:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800b27c:	eee0 7a86 	vfma.f32	s15, s1, s12
 800b280:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800b284:	eddf 7a09 	vldr	s15, [pc, #36]	; 800b2ac <__kernel_sinf+0x8c>
 800b288:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800b28c:	ee30 0a60 	vsub.f32	s0, s0, s1
 800b290:	4770      	bx	lr
 800b292:	bf00      	nop
 800b294:	2f2ec9d3 	.word	0x2f2ec9d3
 800b298:	b2d72f34 	.word	0xb2d72f34
 800b29c:	3638ef1b 	.word	0x3638ef1b
 800b2a0:	b9500d01 	.word	0xb9500d01
 800b2a4:	3c088889 	.word	0x3c088889
 800b2a8:	be2aaaab 	.word	0xbe2aaaab
 800b2ac:	3e2aaaab 	.word	0x3e2aaaab

0800b2b0 <atanf>:
 800b2b0:	b538      	push	{r3, r4, r5, lr}
 800b2b2:	ee10 5a10 	vmov	r5, s0
 800b2b6:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 800b2ba:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 800b2be:	eef0 7a40 	vmov.f32	s15, s0
 800b2c2:	db10      	blt.n	800b2e6 <atanf+0x36>
 800b2c4:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800b2c8:	dd04      	ble.n	800b2d4 <atanf+0x24>
 800b2ca:	ee70 7a00 	vadd.f32	s15, s0, s0
 800b2ce:	eeb0 0a67 	vmov.f32	s0, s15
 800b2d2:	bd38      	pop	{r3, r4, r5, pc}
 800b2d4:	eddf 7a4d 	vldr	s15, [pc, #308]	; 800b40c <atanf+0x15c>
 800b2d8:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 800b410 <atanf+0x160>
 800b2dc:	2d00      	cmp	r5, #0
 800b2de:	bfd8      	it	le
 800b2e0:	eef0 7a40 	vmovle.f32	s15, s0
 800b2e4:	e7f3      	b.n	800b2ce <atanf+0x1e>
 800b2e6:	4b4b      	ldr	r3, [pc, #300]	; (800b414 <atanf+0x164>)
 800b2e8:	429c      	cmp	r4, r3
 800b2ea:	dc10      	bgt.n	800b30e <atanf+0x5e>
 800b2ec:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 800b2f0:	da0a      	bge.n	800b308 <atanf+0x58>
 800b2f2:	ed9f 7a49 	vldr	s14, [pc, #292]	; 800b418 <atanf+0x168>
 800b2f6:	ee30 7a07 	vadd.f32	s14, s0, s14
 800b2fa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b2fe:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800b302:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b306:	dce2      	bgt.n	800b2ce <atanf+0x1e>
 800b308:	f04f 33ff 	mov.w	r3, #4294967295
 800b30c:	e013      	b.n	800b336 <atanf+0x86>
 800b30e:	f000 f8a3 	bl	800b458 <fabsf>
 800b312:	4b42      	ldr	r3, [pc, #264]	; (800b41c <atanf+0x16c>)
 800b314:	429c      	cmp	r4, r3
 800b316:	dc4f      	bgt.n	800b3b8 <atanf+0x108>
 800b318:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 800b31c:	429c      	cmp	r4, r3
 800b31e:	dc41      	bgt.n	800b3a4 <atanf+0xf4>
 800b320:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 800b324:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800b328:	eea0 7a27 	vfma.f32	s14, s0, s15
 800b32c:	2300      	movs	r3, #0
 800b32e:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b332:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800b336:	1c5a      	adds	r2, r3, #1
 800b338:	ee67 6aa7 	vmul.f32	s13, s15, s15
 800b33c:	eddf 5a38 	vldr	s11, [pc, #224]	; 800b420 <atanf+0x170>
 800b340:	ed9f 6a38 	vldr	s12, [pc, #224]	; 800b424 <atanf+0x174>
 800b344:	ed9f 5a38 	vldr	s10, [pc, #224]	; 800b428 <atanf+0x178>
 800b348:	ed9f 0a38 	vldr	s0, [pc, #224]	; 800b42c <atanf+0x17c>
 800b34c:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800b350:	eea7 6a25 	vfma.f32	s12, s14, s11
 800b354:	eddf 5a36 	vldr	s11, [pc, #216]	; 800b430 <atanf+0x180>
 800b358:	eee6 5a07 	vfma.f32	s11, s12, s14
 800b35c:	ed9f 6a35 	vldr	s12, [pc, #212]	; 800b434 <atanf+0x184>
 800b360:	eea5 6a87 	vfma.f32	s12, s11, s14
 800b364:	eddf 5a34 	vldr	s11, [pc, #208]	; 800b438 <atanf+0x188>
 800b368:	eee6 5a07 	vfma.f32	s11, s12, s14
 800b36c:	ed9f 6a33 	vldr	s12, [pc, #204]	; 800b43c <atanf+0x18c>
 800b370:	eea5 6a87 	vfma.f32	s12, s11, s14
 800b374:	eddf 5a32 	vldr	s11, [pc, #200]	; 800b440 <atanf+0x190>
 800b378:	eee7 5a05 	vfma.f32	s11, s14, s10
 800b37c:	ed9f 5a31 	vldr	s10, [pc, #196]	; 800b444 <atanf+0x194>
 800b380:	eea5 5a87 	vfma.f32	s10, s11, s14
 800b384:	eddf 5a30 	vldr	s11, [pc, #192]	; 800b448 <atanf+0x198>
 800b388:	eee5 5a07 	vfma.f32	s11, s10, s14
 800b38c:	eea5 0a87 	vfma.f32	s0, s11, s14
 800b390:	ee20 0a07 	vmul.f32	s0, s0, s14
 800b394:	eea6 0a26 	vfma.f32	s0, s12, s13
 800b398:	ee27 0a80 	vmul.f32	s0, s15, s0
 800b39c:	d121      	bne.n	800b3e2 <atanf+0x132>
 800b39e:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800b3a2:	e794      	b.n	800b2ce <atanf+0x1e>
 800b3a4:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800b3a8:	ee30 7a67 	vsub.f32	s14, s0, s15
 800b3ac:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b3b0:	2301      	movs	r3, #1
 800b3b2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800b3b6:	e7be      	b.n	800b336 <atanf+0x86>
 800b3b8:	4b24      	ldr	r3, [pc, #144]	; (800b44c <atanf+0x19c>)
 800b3ba:	429c      	cmp	r4, r3
 800b3bc:	dc0b      	bgt.n	800b3d6 <atanf+0x126>
 800b3be:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 800b3c2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b3c6:	eea0 7a27 	vfma.f32	s14, s0, s15
 800b3ca:	2302      	movs	r3, #2
 800b3cc:	ee70 6a67 	vsub.f32	s13, s0, s15
 800b3d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b3d4:	e7af      	b.n	800b336 <atanf+0x86>
 800b3d6:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800b3da:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800b3de:	2303      	movs	r3, #3
 800b3e0:	e7a9      	b.n	800b336 <atanf+0x86>
 800b3e2:	4a1b      	ldr	r2, [pc, #108]	; (800b450 <atanf+0x1a0>)
 800b3e4:	491b      	ldr	r1, [pc, #108]	; (800b454 <atanf+0x1a4>)
 800b3e6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800b3ea:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800b3ee:	ed93 7a00 	vldr	s14, [r3]
 800b3f2:	ee30 0a47 	vsub.f32	s0, s0, s14
 800b3f6:	2d00      	cmp	r5, #0
 800b3f8:	ee70 7a67 	vsub.f32	s15, s0, s15
 800b3fc:	ed92 0a00 	vldr	s0, [r2]
 800b400:	ee70 7a67 	vsub.f32	s15, s0, s15
 800b404:	bfb8      	it	lt
 800b406:	eef1 7a67 	vneglt.f32	s15, s15
 800b40a:	e760      	b.n	800b2ce <atanf+0x1e>
 800b40c:	3fc90fdb 	.word	0x3fc90fdb
 800b410:	bfc90fdb 	.word	0xbfc90fdb
 800b414:	3edfffff 	.word	0x3edfffff
 800b418:	7149f2ca 	.word	0x7149f2ca
 800b41c:	3f97ffff 	.word	0x3f97ffff
 800b420:	3c8569d7 	.word	0x3c8569d7
 800b424:	3d4bda59 	.word	0x3d4bda59
 800b428:	bd15a221 	.word	0xbd15a221
 800b42c:	be4ccccd 	.word	0xbe4ccccd
 800b430:	3d886b35 	.word	0x3d886b35
 800b434:	3dba2e6e 	.word	0x3dba2e6e
 800b438:	3e124925 	.word	0x3e124925
 800b43c:	3eaaaaab 	.word	0x3eaaaaab
 800b440:	bd6ef16b 	.word	0xbd6ef16b
 800b444:	bd9d8795 	.word	0xbd9d8795
 800b448:	bde38e38 	.word	0xbde38e38
 800b44c:	401bffff 	.word	0x401bffff
 800b450:	0800ba88 	.word	0x0800ba88
 800b454:	0800ba98 	.word	0x0800ba98

0800b458 <fabsf>:
 800b458:	ee10 3a10 	vmov	r3, s0
 800b45c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b460:	ee00 3a10 	vmov	s0, r3
 800b464:	4770      	bx	lr
	...

0800b468 <floorf>:
 800b468:	ee10 3a10 	vmov	r3, s0
 800b46c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800b470:	3a7f      	subs	r2, #127	; 0x7f
 800b472:	2a16      	cmp	r2, #22
 800b474:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800b478:	dc2a      	bgt.n	800b4d0 <floorf+0x68>
 800b47a:	2a00      	cmp	r2, #0
 800b47c:	da11      	bge.n	800b4a2 <floorf+0x3a>
 800b47e:	eddf 7a18 	vldr	s15, [pc, #96]	; 800b4e0 <floorf+0x78>
 800b482:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b486:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b48a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b48e:	dd05      	ble.n	800b49c <floorf+0x34>
 800b490:	2b00      	cmp	r3, #0
 800b492:	da23      	bge.n	800b4dc <floorf+0x74>
 800b494:	4a13      	ldr	r2, [pc, #76]	; (800b4e4 <floorf+0x7c>)
 800b496:	2900      	cmp	r1, #0
 800b498:	bf18      	it	ne
 800b49a:	4613      	movne	r3, r2
 800b49c:	ee00 3a10 	vmov	s0, r3
 800b4a0:	4770      	bx	lr
 800b4a2:	4911      	ldr	r1, [pc, #68]	; (800b4e8 <floorf+0x80>)
 800b4a4:	4111      	asrs	r1, r2
 800b4a6:	420b      	tst	r3, r1
 800b4a8:	d0fa      	beq.n	800b4a0 <floorf+0x38>
 800b4aa:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800b4e0 <floorf+0x78>
 800b4ae:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b4b2:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b4b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b4ba:	ddef      	ble.n	800b49c <floorf+0x34>
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	bfbe      	ittt	lt
 800b4c0:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 800b4c4:	fa40 f202 	asrlt.w	r2, r0, r2
 800b4c8:	189b      	addlt	r3, r3, r2
 800b4ca:	ea23 0301 	bic.w	r3, r3, r1
 800b4ce:	e7e5      	b.n	800b49c <floorf+0x34>
 800b4d0:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800b4d4:	d3e4      	bcc.n	800b4a0 <floorf+0x38>
 800b4d6:	ee30 0a00 	vadd.f32	s0, s0, s0
 800b4da:	4770      	bx	lr
 800b4dc:	2300      	movs	r3, #0
 800b4de:	e7dd      	b.n	800b49c <floorf+0x34>
 800b4e0:	7149f2ca 	.word	0x7149f2ca
 800b4e4:	bf800000 	.word	0xbf800000
 800b4e8:	007fffff 	.word	0x007fffff

0800b4ec <nanf>:
 800b4ec:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800b4f4 <nanf+0x8>
 800b4f0:	4770      	bx	lr
 800b4f2:	bf00      	nop
 800b4f4:	7fc00000 	.word	0x7fc00000

0800b4f8 <scalbnf>:
 800b4f8:	ee10 3a10 	vmov	r3, s0
 800b4fc:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800b500:	d025      	beq.n	800b54e <scalbnf+0x56>
 800b502:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800b506:	d302      	bcc.n	800b50e <scalbnf+0x16>
 800b508:	ee30 0a00 	vadd.f32	s0, s0, s0
 800b50c:	4770      	bx	lr
 800b50e:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 800b512:	d122      	bne.n	800b55a <scalbnf+0x62>
 800b514:	4b2a      	ldr	r3, [pc, #168]	; (800b5c0 <scalbnf+0xc8>)
 800b516:	eddf 7a2b 	vldr	s15, [pc, #172]	; 800b5c4 <scalbnf+0xcc>
 800b51a:	4298      	cmp	r0, r3
 800b51c:	ee20 0a27 	vmul.f32	s0, s0, s15
 800b520:	db16      	blt.n	800b550 <scalbnf+0x58>
 800b522:	ee10 3a10 	vmov	r3, s0
 800b526:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800b52a:	3a19      	subs	r2, #25
 800b52c:	4402      	add	r2, r0
 800b52e:	2afe      	cmp	r2, #254	; 0xfe
 800b530:	dd15      	ble.n	800b55e <scalbnf+0x66>
 800b532:	ee10 3a10 	vmov	r3, s0
 800b536:	eddf 7a24 	vldr	s15, [pc, #144]	; 800b5c8 <scalbnf+0xd0>
 800b53a:	eddf 6a24 	vldr	s13, [pc, #144]	; 800b5cc <scalbnf+0xd4>
 800b53e:	2b00      	cmp	r3, #0
 800b540:	eeb0 7a67 	vmov.f32	s14, s15
 800b544:	bfb8      	it	lt
 800b546:	eef0 7a66 	vmovlt.f32	s15, s13
 800b54a:	ee27 0a27 	vmul.f32	s0, s14, s15
 800b54e:	4770      	bx	lr
 800b550:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800b5d0 <scalbnf+0xd8>
 800b554:	ee20 0a27 	vmul.f32	s0, s0, s15
 800b558:	4770      	bx	lr
 800b55a:	0dd2      	lsrs	r2, r2, #23
 800b55c:	e7e6      	b.n	800b52c <scalbnf+0x34>
 800b55e:	2a00      	cmp	r2, #0
 800b560:	dd06      	ble.n	800b570 <scalbnf+0x78>
 800b562:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800b566:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800b56a:	ee00 3a10 	vmov	s0, r3
 800b56e:	4770      	bx	lr
 800b570:	f112 0f16 	cmn.w	r2, #22
 800b574:	da1a      	bge.n	800b5ac <scalbnf+0xb4>
 800b576:	f24c 3350 	movw	r3, #50000	; 0xc350
 800b57a:	4298      	cmp	r0, r3
 800b57c:	ee10 3a10 	vmov	r3, s0
 800b580:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b584:	dd0a      	ble.n	800b59c <scalbnf+0xa4>
 800b586:	ed9f 0a10 	vldr	s0, [pc, #64]	; 800b5c8 <scalbnf+0xd0>
 800b58a:	ed9f 7a10 	vldr	s14, [pc, #64]	; 800b5cc <scalbnf+0xd4>
 800b58e:	eef0 7a40 	vmov.f32	s15, s0
 800b592:	2b00      	cmp	r3, #0
 800b594:	bf18      	it	ne
 800b596:	eeb0 0a47 	vmovne.f32	s0, s14
 800b59a:	e7db      	b.n	800b554 <scalbnf+0x5c>
 800b59c:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 800b5d0 <scalbnf+0xd8>
 800b5a0:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 800b5d4 <scalbnf+0xdc>
 800b5a4:	eef0 7a40 	vmov.f32	s15, s0
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	e7f3      	b.n	800b594 <scalbnf+0x9c>
 800b5ac:	3219      	adds	r2, #25
 800b5ae:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800b5b2:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800b5b6:	eddf 7a08 	vldr	s15, [pc, #32]	; 800b5d8 <scalbnf+0xe0>
 800b5ba:	ee07 3a10 	vmov	s14, r3
 800b5be:	e7c4      	b.n	800b54a <scalbnf+0x52>
 800b5c0:	ffff3cb0 	.word	0xffff3cb0
 800b5c4:	4c000000 	.word	0x4c000000
 800b5c8:	7149f2ca 	.word	0x7149f2ca
 800b5cc:	f149f2ca 	.word	0xf149f2ca
 800b5d0:	0da24260 	.word	0x0da24260
 800b5d4:	8da24260 	.word	0x8da24260
 800b5d8:	33000000 	.word	0x33000000

0800b5dc <__errno>:
 800b5dc:	4b01      	ldr	r3, [pc, #4]	; (800b5e4 <__errno+0x8>)
 800b5de:	6818      	ldr	r0, [r3, #0]
 800b5e0:	4770      	bx	lr
 800b5e2:	bf00      	nop
 800b5e4:	20000040 	.word	0x20000040

0800b5e8 <__libc_init_array>:
 800b5e8:	b570      	push	{r4, r5, r6, lr}
 800b5ea:	4d0d      	ldr	r5, [pc, #52]	; (800b620 <__libc_init_array+0x38>)
 800b5ec:	4c0d      	ldr	r4, [pc, #52]	; (800b624 <__libc_init_array+0x3c>)
 800b5ee:	1b64      	subs	r4, r4, r5
 800b5f0:	10a4      	asrs	r4, r4, #2
 800b5f2:	2600      	movs	r6, #0
 800b5f4:	42a6      	cmp	r6, r4
 800b5f6:	d109      	bne.n	800b60c <__libc_init_array+0x24>
 800b5f8:	4d0b      	ldr	r5, [pc, #44]	; (800b628 <__libc_init_array+0x40>)
 800b5fa:	4c0c      	ldr	r4, [pc, #48]	; (800b62c <__libc_init_array+0x44>)
 800b5fc:	f000 f820 	bl	800b640 <_init>
 800b600:	1b64      	subs	r4, r4, r5
 800b602:	10a4      	asrs	r4, r4, #2
 800b604:	2600      	movs	r6, #0
 800b606:	42a6      	cmp	r6, r4
 800b608:	d105      	bne.n	800b616 <__libc_init_array+0x2e>
 800b60a:	bd70      	pop	{r4, r5, r6, pc}
 800b60c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b610:	4798      	blx	r3
 800b612:	3601      	adds	r6, #1
 800b614:	e7ee      	b.n	800b5f4 <__libc_init_array+0xc>
 800b616:	f855 3b04 	ldr.w	r3, [r5], #4
 800b61a:	4798      	blx	r3
 800b61c:	3601      	adds	r6, #1
 800b61e:	e7f2      	b.n	800b606 <__libc_init_array+0x1e>
 800b620:	0800bb10 	.word	0x0800bb10
 800b624:	0800bb10 	.word	0x0800bb10
 800b628:	0800bb10 	.word	0x0800bb10
 800b62c:	0800bb14 	.word	0x0800bb14

0800b630 <memset>:
 800b630:	4402      	add	r2, r0
 800b632:	4603      	mov	r3, r0
 800b634:	4293      	cmp	r3, r2
 800b636:	d100      	bne.n	800b63a <memset+0xa>
 800b638:	4770      	bx	lr
 800b63a:	f803 1b01 	strb.w	r1, [r3], #1
 800b63e:	e7f9      	b.n	800b634 <memset+0x4>

0800b640 <_init>:
 800b640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b642:	bf00      	nop
 800b644:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b646:	bc08      	pop	{r3}
 800b648:	469e      	mov	lr, r3
 800b64a:	4770      	bx	lr

0800b64c <_fini>:
 800b64c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b64e:	bf00      	nop
 800b650:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b652:	bc08      	pop	{r3}
 800b654:	469e      	mov	lr, r3
 800b656:	4770      	bx	lr
