[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/UnsizedLiteral1/slpp_all/surelog.log".
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/UnsizedLiteral1/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<42> s<41> l<2:1> el<1:2>
n<module> u<2> t<Module_keyword> p<22> s<3> l<2:1> el<2:7>
n<counter> u<3> t<StringConst> p<22> s<21> l<2:8> el<2:15>
n<> u<4> t<PortDir_Out> p<18> s<17> l<2:18> el<2:24>
n<> u<5> t<NetType_Wire> p<17> s<16> l<2:25> el<2:29>
n<3> u<6> t<IntConst> p<7> l<2:31> el<2:32>
n<> u<7> t<Primary_literal> p<8> c<6> l<2:31> el<2:32>
n<> u<8> t<Constant_primary> p<9> c<7> l<2:31> el<2:32>
n<> u<9> t<Constant_expression> p<14> c<8> s<13> l<2:31> el<2:32>
n<0> u<10> t<IntConst> p<11> l<2:33> el<2:34>
n<> u<11> t<Primary_literal> p<12> c<10> l<2:33> el<2:34>
n<> u<12> t<Constant_primary> p<13> c<11> l<2:33> el<2:34>
n<> u<13> t<Constant_expression> p<14> c<12> l<2:33> el<2:34>
n<> u<14> t<Constant_range> p<15> c<9> l<2:31> el<2:34>
n<> u<15> t<Packed_dimension> p<16> c<14> l<2:30> el<2:35>
n<> u<16> t<Data_type_or_implicit> p<17> c<15> l<2:30> el<2:35>
n<> u<17> t<Net_port_type> p<18> c<5> l<2:25> el<2:35>
n<> u<18> t<Net_port_header> p<20> c<4> s<19> l<2:18> el<2:35>
n<out> u<19> t<StringConst> p<20> l<2:36> el<2:39>
n<> u<20> t<Ansi_port_declaration> p<21> c<18> l<2:18> el<2:39>
n<> u<21> t<List_of_port_declarations> p<22> c<20> l<2:16> el<2:41>
n<> u<22> t<Module_ansi_header> p<39> c<2> s<37> l<2:1> el<2:42>
n<out> u<23> t<StringConst> p<24> l<4:10> el<4:13>
n<> u<24> t<Ps_or_hierarchical_identifier> p<27> c<23> s<26> l<4:10> el<4:13>
n<> u<25> t<Constant_bit_select> p<26> l<4:14> el<4:14>
n<> u<26> t<Constant_select> p<27> c<25> l<4:14> el<4:14>
n<> u<27> t<Net_lvalue> p<32> c<24> s<31> l<4:10> el<4:13>
n<> u<28> t<Number_Tick1> p<29> l<4:16> el<4:18>
n<> u<29> t<Primary_literal> p<30> c<28> l<4:16> el<4:18>
n<> u<30> t<Primary> p<31> c<29> l<4:16> el<4:18>
n<> u<31> t<Expression> p<32> c<30> l<4:16> el<4:18>
n<> u<32> t<Net_assignment> p<33> c<27> l<4:10> el<4:18>
n<> u<33> t<List_of_net_assignments> p<34> c<32> l<4:10> el<4:18>
n<> u<34> t<Continuous_assign> p<35> c<33> l<4:3> el<4:19>
n<> u<35> t<Module_common_item> p<36> c<34> l<4:3> el<4:19>
n<> u<36> t<Module_or_generate_item> p<37> c<35> l<4:3> el<4:19>
n<> u<37> t<Non_port_module_item> p<39> c<36> s<38> l<4:3> el<4:19>
n<> u<38> t<ENDMODULE> p<39> l<6:1> el<6:10>
n<> u<39> t<Module_declaration> p<40> c<22> l<2:1> el<6:10>
n<> u<40> t<Description> p<41> c<39> l<2:1> el<6:10>
n<> u<41> t<Source_text> p<42> c<40> l<2:1> el<6:10>
n<> u<42> t<Top_level_rule> c<1> l<2:1> el<34:5>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/UnsizedLiteral1/dut.sv:2:1: No timescale set for "counter".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/UnsizedLiteral1/dut.sv:2:1: Compile module "work@counter".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] ${SURELOG_DIR}/tests/UnsizedLiteral1/dut.sv:2:1: Top level module "work@counter".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 1.
[NTE:EL0510] Nb instances: 1.
[NTE:EL0511] Nb leaf instances: 1.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                              11
cont_assign                                            2
design                                                 1
logic_net                                              2
logic_typespec                                         3
module_inst                                            4
port                                                   2
range                                                  4
ref_obj                                                4
ref_typespec                                           3
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                              11
cont_assign                                            3
design                                                 1
logic_net                                              2
logic_typespec                                         3
module_inst                                            4
port                                                   3
range                                                  4
ref_obj                                                6
ref_typespec                                           4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/UnsizedLiteral1/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/UnsizedLiteral1/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/UnsizedLiteral1/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (work@counter)
|vpiElaborated:1
|vpiName:work@counter
|uhdmallModules:
\_module_inst: work@counter (work@counter), file:${SURELOG_DIR}/tests/UnsizedLiteral1/dut.sv, line:2:1, endln:6:10
  |vpiParent:
  \_design: (work@counter)
  |vpiFullName:work@counter
  |vpiDefName:work@counter
  |vpiNet:
  \_logic_net: (work@counter.out), line:2:36, endln:2:39
    |vpiParent:
    \_module_inst: work@counter (work@counter), file:${SURELOG_DIR}/tests/UnsizedLiteral1/dut.sv, line:2:1, endln:6:10
    |vpiName:out
    |vpiFullName:work@counter.out
    |vpiNetType:1
  |vpiPort:
  \_port: (out), line:2:36, endln:2:39
    |vpiParent:
    \_module_inst: work@counter (work@counter), file:${SURELOG_DIR}/tests/UnsizedLiteral1/dut.sv, line:2:1, endln:6:10
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@counter.out.out), line:2:36, endln:2:39
      |vpiParent:
      \_port: (out), line:2:36, endln:2:39
      |vpiName:out
      |vpiFullName:work@counter.out.out
      |vpiActual:
      \_logic_net: (work@counter.out), line:2:36, endln:2:39
    |vpiTypedef:
    \_ref_typespec: (work@counter.out)
      |vpiParent:
      \_port: (out), line:2:36, endln:2:39
      |vpiFullName:work@counter.out
      |vpiActual:
      \_logic_typespec: , line:2:25, endln:2:35
  |vpiContAssign:
  \_cont_assign: , line:4:10, endln:4:18
    |vpiParent:
    \_module_inst: work@counter (work@counter), file:${SURELOG_DIR}/tests/UnsizedLiteral1/dut.sv, line:2:1, endln:6:10
    |vpiRhs:
    \_constant: , line:4:16, endln:4:18
      |vpiParent:
      \_cont_assign: , line:4:10, endln:4:18
      |vpiDecompile:'1
      |vpiSize:-1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@counter.out), line:4:10, endln:4:13
      |vpiParent:
      \_cont_assign: , line:4:10, endln:4:18
      |vpiName:out
      |vpiFullName:work@counter.out
      |vpiActual:
      \_logic_net: (work@counter.out), line:2:36, endln:2:39
|uhdmtopModules:
\_module_inst: work@counter (work@counter), file:${SURELOG_DIR}/tests/UnsizedLiteral1/dut.sv, line:2:1, endln:6:10
  |vpiParent:
  \_design: (work@counter)
  |vpiName:work@counter
  |vpiDefName:work@counter
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@counter.out), line:2:36, endln:2:39
    |vpiParent:
    \_module_inst: work@counter (work@counter), file:${SURELOG_DIR}/tests/UnsizedLiteral1/dut.sv, line:2:1, endln:6:10
    |vpiTypespec:
    \_ref_typespec: (work@counter.out)
      |vpiParent:
      \_logic_net: (work@counter.out), line:2:36, endln:2:39
      |vpiFullName:work@counter.out
      |vpiActual:
      \_logic_typespec: , line:2:25, endln:2:35
    |vpiName:out
    |vpiFullName:work@counter.out
    |vpiNetType:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (out), line:2:36, endln:2:39
    |vpiParent:
    \_module_inst: work@counter (work@counter), file:${SURELOG_DIR}/tests/UnsizedLiteral1/dut.sv, line:2:1, endln:6:10
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@counter.out), line:2:36, endln:2:39
      |vpiParent:
      \_port: (out), line:2:36, endln:2:39
      |vpiName:out
      |vpiFullName:work@counter.out
      |vpiActual:
      \_logic_net: (work@counter.out), line:2:36, endln:2:39
    |vpiTypedef:
    \_ref_typespec: (work@counter.out)
      |vpiParent:
      \_port: (out), line:2:36, endln:2:39
      |vpiFullName:work@counter.out
      |vpiActual:
      \_logic_typespec: , line:2:25, endln:2:35
    |vpiInstance:
    \_module_inst: work@counter (work@counter), file:${SURELOG_DIR}/tests/UnsizedLiteral1/dut.sv, line:2:1, endln:6:10
  |vpiContAssign:
  \_cont_assign: , line:4:10, endln:4:18
    |vpiParent:
    \_module_inst: work@counter (work@counter), file:${SURELOG_DIR}/tests/UnsizedLiteral1/dut.sv, line:2:1, endln:6:10
    |vpiRhs:
    \_constant: , line:4:16, endln:4:18
      |vpiParent:
      \_cont_assign: , line:4:10, endln:4:18
      |vpiDecompile:15
      |vpiSize:4
      |UINT:15
      |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@counter.out), line:4:10, endln:4:13
      |vpiParent:
      \_cont_assign: , line:4:10, endln:4:18
      |vpiName:out
      |vpiFullName:work@counter.out
      |vpiActual:
      \_logic_net: (work@counter.out), line:2:36, endln:2:39
\_weaklyReferenced:
\_logic_typespec: , line:2:25, endln:2:35
  |vpiRange:
  \_range: , line:2:30, endln:2:35
    |vpiParent:
    \_logic_typespec: , line:2:25, endln:2:35
    |vpiLeftRange:
    \_constant: , line:2:31, endln:2:32
      |vpiParent:
      \_range: , line:2:30, endln:2:35
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:33, endln:2:34
      |vpiParent:
      \_range: , line:2:30, endln:2:35
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:2:25, endln:2:35
  |vpiRange:
  \_range: , line:2:30, endln:2:35
    |vpiParent:
    \_logic_typespec: , line:2:25, endln:2:35
    |vpiLeftRange:
    \_constant: , line:2:31, endln:2:32
      |vpiParent:
      \_range: , line:2:30, endln:2:35
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:33, endln:2:34
      |vpiParent:
      \_range: , line:2:30, endln:2:35
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:2:25, endln:2:35
  |vpiRange:
  \_range: , line:2:30, endln:2:35
    |vpiParent:
    \_logic_typespec: , line:2:25, endln:2:35
    |vpiLeftRange:
    \_constant: , line:2:31, endln:2:32
      |vpiParent:
      \_range: , line:2:30, endln:2:35
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:33, endln:2:34
      |vpiParent:
      \_range: , line:2:30, endln:2:35
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_cont_assign: , line:4:10, endln:4:18
  |vpiParent:
  \_module_inst: work@counter (work@counter), file:${SURELOG_DIR}/tests/UnsizedLiteral1/dut.sv, line:2:1, endln:6:10
  |vpiRhs:
  \_constant: , line:4:16, endln:4:18
  |vpiLhs:
  \_ref_obj: (work@counter.out), line:4:10, endln:4:13
    |vpiParent:
    \_cont_assign: , line:4:10, endln:4:18
    |vpiName:out
    |vpiFullName:work@counter.out
    |vpiActual:
    \_logic_net: (work@counter.out), line:2:36, endln:2:39
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/UnsizedLiteral1/dut.sv | ${SURELOG_DIR}/build/regression/UnsizedLiteral1/roundtrip/dut_000.sv | 1 | 6 |
============================== End RoundTrip Results ==============================
