{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1665534914797 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665534914797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 11 21:35:14 2022 " "Processing started: Tue Oct 11 21:35:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665534914797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1665534914797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map teste -c teste --generate_functional_sim_netlist " "Command: quartus_map teste -c teste --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1665534914797 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1665534914979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_480p.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_480p.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_480p " "Found entity 1: simple_480p" {  } { { "simple_480p.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/simple_480p.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665534915009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665534915009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_square.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_square.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_square " "Found entity 1: top_square" {  } { { "top_square.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/top_square.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665534915010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665534915010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_480p.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_480p.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_480p " "Found entity 1: clock_480p" {  } { { "clock_480p.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/clock_480p.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665534915012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665534915012 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_square " "Elaborating entity \"top_square\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1665534915029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_480p clock_480p:clock_pix_inst " "Elaborating entity \"clock_480p\" for hierarchy \"clock_480p:clock_pix_inst\"" {  } { { "top_square.sv" "clock_pix_inst" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/top_square.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665534915035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_480p simple_480p:display_inst " "Elaborating entity \"simple_480p\" for hierarchy \"simple_480p:display_inst\"" {  } { { "top_square.sv" "display_inst" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/top_square.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665534915036 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 simple_480p.sv(33) " "Verilog HDL assignment warning at simple_480p.sv(33): truncated value with size 32 to match size of target (10)" {  } { { "simple_480p.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/simple_480p.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665534915037 "|top_square|simple_480p:display_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 simple_480p.sv(35) " "Verilog HDL assignment warning at simple_480p.sv(35): truncated value with size 32 to match size of target (10)" {  } { { "simple_480p.sv" "" { Text "C:/Users/anton/Documents/Projetos/pong-fpga/simple_480p.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665534915037 "|top_square|simple_480p:display_inst"}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4567 " "Peak virtual memory: 4567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665534915094 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 11 21:35:15 2022 " "Processing ended: Tue Oct 11 21:35:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665534915094 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665534915094 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665534915094 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665534915094 ""}
