<html><body>
<pre>
 
cpldfit:  version P.15xf                            Xilinx Inc.
                                  Fitter Report
Design Name: section4                            Date:  5-16-2013, 10:57AM
Device Used: XC9572XL-10-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
7  /72  ( 10%) 23  /360  (  6%) 8  /216 (  4%)   0  /72  (  0%) 11 /34  ( 32%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           3/18        4/54       10/90       3/ 9
FB2           0/18        0/54        0/90       4/ 9
FB3           4/18        4/54       13/90       4/ 9
FB4           0/18        0/54        0/90       0/ 7
             -----       -----       -----      -----    
              7/72        8/216      23/360     11/34 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    4           4    |  I/O              :     8      28
Output        :    7           7    |  GCK/IO           :     1       3
Bidirectional :    0           0    |  GTS/IO           :     2       2
GCK           :    0           0    |  GSR/IO           :     0       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     11          11

** Power Data **

There are 7 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'section4.ise'.
*************************  Summary of Mapped Logic  ************************

** 7 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
Seg_E               3     4     FB1_14  1    GCK/I/O O       STD  SLOW 
Seg_D               4     4     FB1_15  2    I/O     O       STD  SLOW 
Seg_C               3     4     FB1_17  3    I/O     O       STD  SLOW 
Seg_F               3     4     FB3_2   5    I/O     O       STD  SLOW 
Seg_B               4     4     FB3_5   6    I/O     O       STD  SLOW 
Seg_A               3     4     FB3_8   7    I/O     O       STD  SLOW 
Seg_G               3     4     FB3_9   8    I/O     O       STD  SLOW 

** 4 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
B                   FB2_11  34   GTS/I/O I
A                   FB2_14  36   GTS/I/O I
D                   FB2_15  37   I/O     I
C                   FB2_17  38   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               4/50
Number of signals used by logic mapping into function block:  4
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
(unused)              0       0     0   5     FB1_2   39    I/O     
(unused)              0       0     0   5     FB1_3         (b)     
(unused)              0       0     0   5     FB1_4         (b)     
(unused)              0       0     0   5     FB1_5   40    I/O     
(unused)              0       0     0   5     FB1_6   41    I/O     
(unused)              0       0     0   5     FB1_7         (b)     
(unused)              0       0     0   5     FB1_8   42    I/O     
(unused)              0       0     0   5     FB1_9   43    GCK/I/O 
(unused)              0       0     0   5     FB1_10        (b)     
(unused)              0       0     0   5     FB1_11  44    GCK/I/O 
(unused)              0       0     0   5     FB1_12        (b)     
(unused)              0       0     0   5     FB1_13        (b)     
Seg_E                 3       0     0   2     FB1_14  1     GCK/I/O O
Seg_D                 4       0     0   1     FB1_15  2     I/O     O
(unused)              0       0     0   5     FB1_16        (b)     
Seg_C                 3       0     0   2     FB1_17  3     I/O     O
(unused)              0       0     0   5     FB1_18        (b)     

Signals Used by Logic in Function Block
  1: A                  3: C                  4: D 
  2: B                

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
Seg_E                XXXX.................................... 4
Seg_D                XXXX.................................... 4
Seg_C                XXXX.................................... 4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
(unused)              0       0     0   5     FB2_2   29    I/O     
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   30    I/O     
(unused)              0       0     0   5     FB2_6   31    I/O     
(unused)              0       0     0   5     FB2_7         (b)     
(unused)              0       0     0   5     FB2_8   32    I/O     
(unused)              0       0     0   5     FB2_9   33    GSR/I/O 
(unused)              0       0     0   5     FB2_10        (b)     
(unused)              0       0     0   5     FB2_11  34    GTS/I/O I
(unused)              0       0     0   5     FB2_12        (b)     
(unused)              0       0     0   5     FB2_13        (b)     
(unused)              0       0     0   5     FB2_14  36    GTS/I/O I
(unused)              0       0     0   5     FB2_15  37    I/O     I
(unused)              0       0     0   5     FB2_16        (b)     
(unused)              0       0     0   5     FB2_17  38    I/O     I
(unused)              0       0     0   5     FB2_18        (b)     
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               4/50
Number of signals used by logic mapping into function block:  4
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
Seg_F                 3       0     0   2     FB3_2   5     I/O     O
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
Seg_B                 4       0     0   1     FB3_5   6     I/O     O
(unused)              0       0     0   5     FB3_6         (b)     
(unused)              0       0     0   5     FB3_7         (b)     
Seg_A                 3       0     0   2     FB3_8   7     I/O     O
Seg_G                 3       0     0   2     FB3_9   8     I/O     O
(unused)              0       0     0   5     FB3_10        (b)     
(unused)              0       0     0   5     FB3_11  12    I/O     
(unused)              0       0     0   5     FB3_12        (b)     
(unused)              0       0     0   5     FB3_13        (b)     
(unused)              0       0     0   5     FB3_14  13    I/O     
(unused)              0       0     0   5     FB3_15  14    I/O     
(unused)              0       0     0   5     FB3_16  18    I/O     
(unused)              0       0     0   5     FB3_17  16    I/O     
(unused)              0       0     0   5     FB3_18        (b)     

Signals Used by Logic in Function Block
  1: A                  3: C                  4: D 
  2: B                

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
Seg_F                XXXX.................................... 4
Seg_B                XXXX.................................... 4
Seg_A                XXXX.................................... 4
Seg_G                XXXX.................................... 4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
(unused)              0       0     0   5     FB4_2   19    I/O     
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
(unused)              0       0     0   5     FB4_5   20    I/O     
(unused)              0       0     0   5     FB4_6         (b)     
(unused)              0       0     0   5     FB4_7         (b)     
(unused)              0       0     0   5     FB4_8   21    I/O     
(unused)              0       0     0   5     FB4_9         (b)     
(unused)              0       0     0   5     FB4_10        (b)     
(unused)              0       0     0   5     FB4_11  22    I/O     
(unused)              0       0     0   5     FB4_12        (b)     
(unused)              0       0     0   5     FB4_13        (b)     
(unused)              0       0     0   5     FB4_14  23    I/O     
(unused)              0       0     0   5     FB4_15  27    I/O     
(unused)              0       0     0   5     FB4_16        (b)     
(unused)              0       0     0   5     FB4_17  28    I/O     
(unused)              0       0     0   5     FB4_18        (b)     
*******************************  Equations  ********************************

********** Mapped Logic **********


Seg_A <= NOT (((NOT D AND C AND B AND A)
	OR (NOT D AND C AND NOT B AND NOT A)
	OR (NOT D AND NOT C AND B AND NOT A)));


Seg_B <= NOT (((D AND NOT C AND NOT B)
	OR (D AND NOT B AND NOT A)
	OR (NOT D AND NOT C AND NOT A)
	OR (NOT D AND C AND NOT B AND A)));


Seg_C <= NOT (((D AND NOT B AND NOT A)
	OR (NOT C AND NOT B AND NOT A)
	OR (D AND NOT C AND B AND A)));


Seg_D <= NOT (((NOT D AND C AND B)
	OR (NOT D AND NOT C AND NOT B)
	OR (D AND C AND NOT B AND A)
	OR (D AND NOT C AND B AND NOT A)));


Seg_E <= NOT (((NOT D AND A)
	OR (NOT D AND C AND B)
	OR (C AND NOT B AND A)));


Seg_F <= NOT (((NOT D AND C AND NOT B)
	OR (NOT D AND B AND A)
	OR (NOT C AND B AND A)));


Seg_G <= NOT (((C AND B AND A)
	OR (D AND C AND NOT B AND NOT A)
	OR (NOT D AND NOT C AND NOT B AND A)));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-10-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5        XC9572XL-10-VQ44     29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 Seg_E                            23 KPR                           
  2 Seg_D                            24 TDO                           
  3 Seg_C                            25 GND                           
  4 GND                              26 VCC                           
  5 Seg_F                            27 KPR                           
  6 Seg_B                            28 KPR                           
  7 Seg_A                            29 KPR                           
  8 Seg_G                            30 KPR                           
  9 TDI                              31 KPR                           
 10 TMS                              32 KPR                           
 11 TCK                              33 KPR                           
 12 KPR                              34 B                             
 13 KPR                              35 VCC                           
 14 KPR                              36 A                             
 15 VCC                              37 D                             
 16 KPR                              38 C                             
 17 GND                              39 KPR                           
 18 KPR                              40 KPR                           
 19 KPR                              41 KPR                           
 20 KPR                              42 KPR                           
 21 KPR                              43 KPR                           
 22 KPR                              44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-10-VQ44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
