// Seed: 4022983037
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_8;
  ;
  wire id_9;
  ;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2
  );
  inout wire id_1;
  logic [-1 'b0 : 1] id_3;
  ;
endmodule
module module_2 (
    input  uwire id_0,
    input  uwire id_1,
    output wand  id_2
);
  tri1 id_4;
  assign id_4 = -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
