{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698728595744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698728595745 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 23:03:15 2023 " "Processing started: Mon Oct 30 23:03:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698728595745 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698728595745 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SPIlave -c SPIlave " "Command: quartus_map --read_settings_files=on --write_settings_files=off SPIlave -c SPIlave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698728595745 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698728596270 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698728596270 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "SPIlave.v(55) " "Verilog HDL Event Control warning at SPIlave.v(55): Event Control contains a complex event expression" {  } { { "SPIlave.v" "" { Text "D:/Desktop/FunArqui/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/SPIlave.v" 55 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1698728606261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spilave.v 1 1 " "Found 1 design units, including 1 entities, in source file spilave.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPIlave " "Found entity 1: SPIlave" {  } { { "SPIlave.v" "" { Text "D:/Desktop/FunArqui/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/SPIlave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698728606263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698728606263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_module.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_module " "Found entity 1: PWM_module" {  } { { "PWM_module.v" "" { Text "D:/Desktop/FunArqui/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/PWM_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698728606265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698728606265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_module.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_module " "Found entity 1: BCD_module" {  } { { "BCD_module.v" "" { Text "D:/Desktop/FunArqui/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/BCD_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698728606267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698728606267 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "WriteToMaster.v(29) " "Verilog HDL Event Control warning at WriteToMaster.v(29): Event Control contains a complex event expression" {  } { { "WriteToMaster.v" "" { Text "D:/Desktop/FunArqui/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/WriteToMaster.v" 29 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1698728606268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writetomaster.v 1 1 " "Found 1 design units, including 1 entities, in source file writetomaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 WriteToMaster " "Found entity 1: WriteToMaster" {  } { { "WriteToMaster.v" "" { Text "D:/Desktop/FunArqui/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/WriteToMaster.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698728606269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698728606269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/divideclock.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/divideclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 divideClock " "Found entity 1: divideClock" {  } { { "output_files/divideClock.v" "" { Text "D:/Desktop/FunArqui/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/output_files/divideClock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698728606270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698728606270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/spilave.v 0 0 " "Found 0 design units, including 0 entities, in source file output_files/spilave.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698728606272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/pwm_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/pwm_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_tb " "Found entity 1: PWM_tb" {  } { { "output_files/PWM_tb.v" "" { Text "D:/Desktop/FunArqui/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/output_files/PWM_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698728606274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698728606274 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SPIlave " "Elaborating entity \"SPIlave\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698728606312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideClock divideClock:div0 " "Elaborating entity \"divideClock\" for hierarchy \"divideClock:div0\"" {  } { { "SPIlave.v" "div0" { Text "D:/Desktop/FunArqui/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/SPIlave.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698728606314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_module PWM_module:pwm1 " "Elaborating entity \"PWM_module\" for hierarchy \"PWM_module:pwm1\"" {  } { { "SPIlave.v" "pwm1" { Text "D:/Desktop/FunArqui/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/SPIlave.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698728606318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_module BCD_module:bdc1 " "Elaborating entity \"BCD_module\" for hierarchy \"BCD_module:bdc1\"" {  } { { "SPIlave.v" "bdc1" { Text "D:/Desktop/FunArqui/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/SPIlave.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698728606320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WriteToMaster WriteToMaster:wtm " "Elaborating entity \"WriteToMaster\" for hierarchy \"WriteToMaster:wtm\"" {  } { { "SPIlave.v" "wtm" { Text "D:/Desktop/FunArqui/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/SPIlave.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698728606321 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698728606898 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698728607309 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698728607309 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698728607342 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698728607342 ""} { "Info" "ICUT_CUT_TM_LCELLS" "43 " "Implemented 43 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698728607342 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698728607342 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698728607356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 23:03:27 2023 " "Processing ended: Mon Oct 30 23:03:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698728607356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698728607356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698728607356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698728607356 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1698728608778 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698728608778 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 23:03:28 2023 " "Processing started: Mon Oct 30 23:03:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698728608778 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1698728608778 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SPIlave -c SPIlave " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SPIlave -c SPIlave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1698728608778 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1698728608901 ""}
{ "Info" "0" "" "Project  = SPIlave" {  } {  } 0 0 "Project  = SPIlave" 0 0 "Fitter" 0 0 1698728608901 ""}
{ "Info" "0" "" "Revision = SPIlave" {  } {  } 0 0 "Revision = SPIlave" 0 0 "Fitter" 0 0 1698728608901 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1698728609043 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1698728609043 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SPIlave 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"SPIlave\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1698728609052 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698728609101 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698728609102 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1698728609538 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1698728609564 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1698728609727 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1698728622668 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698728622695 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1698728622698 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698728622698 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698728622699 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1698728622699 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1698728622699 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1698728622699 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SPIlave.sdc " "Synopsys Design Constraints File file not found: 'SPIlave.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1698728623325 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1698728623325 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1698728623328 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1698728623329 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1698728623329 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1698728623550 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1698728623550 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1698728623550 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698728623573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1698728631202 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1698728631388 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698728632230 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1698728634481 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1698728636180 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698728636180 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1698728637421 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X33_Y0 X44_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "D:/Desktop/FunArqui/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} { { 12 { 0 ""} 33 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1698728642940 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1698728642940 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1698728646668 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1698728646668 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698728646674 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.66 " "Total time spent on timing analysis during the Fitter is 0.66 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1698728648367 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698728648408 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698728648793 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698728648794 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698728649920 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698728653122 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1698728653444 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Desktop/FunArqui/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/output_files/SPIlave.fit.smsg " "Generated suppressed messages file D:/Desktop/FunArqui/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/output_files/SPIlave.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1698728653524 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6531 " "Peak virtual memory: 6531 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698728654242 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 23:04:14 2023 " "Processing ended: Mon Oct 30 23:04:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698728654242 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698728654242 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698728654242 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1698728654242 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1698728655486 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698728655487 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 23:04:15 2023 " "Processing started: Mon Oct 30 23:04:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698728655487 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1698728655487 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SPIlave -c SPIlave " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SPIlave -c SPIlave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1698728655487 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1698728656381 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1698728662274 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698728662768 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 23:04:22 2023 " "Processing ended: Mon Oct 30 23:04:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698728662768 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698728662768 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698728662768 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1698728662768 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1698728663479 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1698728664225 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698728664226 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 23:04:23 2023 " "Processing started: Mon Oct 30 23:04:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698728664226 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1698728664226 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SPIlave -c SPIlave " "Command: quartus_sta SPIlave -c SPIlave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1698728664226 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1698728664356 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1698728665053 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1698728665053 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698728665101 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698728665101 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SPIlave.sdc " "Synopsys Design Constraints File file not found: 'SPIlave.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1698728665738 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1698728665738 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CS CS " "create_clock -period 1.000 -name CS CS" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698728665739 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divideClock:div19\|q divideClock:div19\|q " "create_clock -period 1.000 -name divideClock:div19\|q divideClock:div19\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698728665739 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divideClock:div18\|q divideClock:div18\|q " "create_clock -period 1.000 -name divideClock:div18\|q divideClock:div18\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698728665739 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divideClock:div17\|q divideClock:div17\|q " "create_clock -period 1.000 -name divideClock:div17\|q divideClock:div17\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698728665739 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divideClock:div16\|q divideClock:div16\|q " "create_clock -period 1.000 -name divideClock:div16\|q divideClock:div16\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698728665739 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divideClock:div15\|q divideClock:div15\|q " "create_clock -period 1.000 -name divideClock:div15\|q divideClock:div15\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698728665739 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divideClock:div14\|q divideClock:div14\|q " "create_clock -period 1.000 -name divideClock:div14\|q divideClock:div14\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698728665739 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divideClock:div13\|q divideClock:div13\|q " "create_clock -period 1.000 -name divideClock:div13\|q divideClock:div13\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698728665739 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divideClock:div12\|q divideClock:div12\|q " "create_clock -period 1.000 -name divideClock:div12\|q divideClock:div12\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698728665739 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divideClock:div11\|q divideClock:div11\|q " "create_clock -period 1.000 -name divideClock:div11\|q divideClock:div11\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698728665739 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divideClock:div1\|q divideClock:div1\|q " "create_clock -period 1.000 -name divideClock:div1\|q divideClock:div1\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698728665739 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divideClock:div0\|q divideClock:div0\|q " "create_clock -period 1.000 -name divideClock:div0\|q divideClock:div0\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698728665739 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SLK SLK " "create_clock -period 1.000 -name SLK SLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698728665739 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698728665739 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1698728665741 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698728665750 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1698728665750 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1698728665760 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698728665780 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698728665780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.370 " "Worst-case setup slack is -6.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728665782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728665782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.370             -88.282 SLK  " "   -6.370             -88.282 SLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728665782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.287             -72.550 CS  " "   -5.287             -72.550 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728665782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.189             -29.368 divideClock:div19\|q  " "   -5.189             -29.368 divideClock:div19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728665782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.952              -1.952 divideClock:div14\|q  " "   -1.952              -1.952 divideClock:div14\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728665782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.851              -1.851 divideClock:div1\|q  " "   -1.851              -1.851 divideClock:div1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728665782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.825              -1.825 divideClock:div12\|q  " "   -1.825              -1.825 divideClock:div12\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728665782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.768              -1.768 divideClock:div17\|q  " "   -1.768              -1.768 divideClock:div17\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728665782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.685              -1.685 divideClock:div11\|q  " "   -1.685              -1.685 divideClock:div11\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728665782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.676              -1.676 divideClock:div18\|q  " "   -1.676              -1.676 divideClock:div18\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728665782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.652              -1.652 divideClock:div0\|q  " "   -1.652              -1.652 divideClock:div0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728665782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.652              -1.652 divideClock:div15\|q  " "   -1.652              -1.652 divideClock:div15\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728665782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.643              -1.643 divideClock:div16\|q  " "   -1.643              -1.643 divideClock:div16\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728665782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.621              -1.621 divideClock:div13\|q  " "   -1.621              -1.621 divideClock:div13\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728665782 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698728665782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.494 " "Worst-case hold slack is 0.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728665787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728665787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494               0.000 divideClock:div18\|q  " "    0.494               0.000 divideClock:div18\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728665787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.549               0.000 divideClock:div13\|q  " "    0.549               0.000 divideClock:div13\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728665787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.579               0.000 divideClock:div16\|q  " "    0.579               0.000 divideClock:div16\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728665787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.581               0.000 divideClock:div15\|q  " "    0.581               0.000 divideClock:div15\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728665787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.609               0.000 divideClock:div11\|q  " "    0.609               0.000 divideClock:div11\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728665787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 divideClock:div12\|q  " "    0.626               0.000 divideClock:div12\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728665787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.640               0.000 divideClock:div1\|q  " "    0.640               0.000 divideClock:div1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728665787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.652               0.000 divideClock:div17\|q  " "    0.652               0.000 divideClock:div17\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728665787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.735               0.000 divideClock:div0\|q  " "    0.735               0.000 divideClock:div0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728665787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.775               0.000 divideClock:div14\|q  " "    0.775               0.000 divideClock:div14\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728665787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.952               0.000 divideClock:div19\|q  " "    0.952               0.000 divideClock:div19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728665787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.422               0.000 SLK  " "    1.422               0.000 SLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728665787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.732               0.000 CS  " "    1.732               0.000 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728665787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698728665787 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698728665793 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698728665796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.794 " "Worst-case minimum pulse width slack is -0.794" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728665798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728665798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.794             -23.071 SLK  " "   -0.794             -23.071 SLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728665798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.687             -21.687 CS  " "   -0.687             -21.687 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728665798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -7.701 divideClock:div19\|q  " "   -0.538              -7.701 divideClock:div19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728665798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.819 divideClock:div18\|q  " "   -0.538              -0.819 divideClock:div18\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728665798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.809 divideClock:div14\|q  " "   -0.538              -0.809 divideClock:div14\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728665798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.794 divideClock:div1\|q  " "   -0.538              -0.794 divideClock:div1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728665798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.792 divideClock:div12\|q  " "   -0.538              -0.792 divideClock:div12\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728665798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.772 divideClock:div16\|q  " "   -0.538              -0.772 divideClock:div16\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728665798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.771 divideClock:div11\|q  " "   -0.538              -0.771 divideClock:div11\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728665798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.771 divideClock:div17\|q  " "   -0.538              -0.771 divideClock:div17\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728665798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.770 divideClock:div13\|q  " "   -0.538              -0.770 divideClock:div13\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728665798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.770 divideClock:div15\|q  " "   -0.538              -0.770 divideClock:div15\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728665798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.769 divideClock:div0\|q  " "   -0.538              -0.769 divideClock:div0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728665798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698728665798 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1698728665814 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1698728665851 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1698728667433 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698728667557 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698728667565 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698728667565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.121 " "Worst-case setup slack is -6.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728667567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728667567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.121             -84.250 SLK  " "   -6.121             -84.250 SLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728667567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.124             -70.279 CS  " "   -5.124             -70.279 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728667567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.108             -29.251 divideClock:div19\|q  " "   -5.108             -29.251 divideClock:div19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728667567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.032              -2.032 divideClock:div14\|q  " "   -2.032              -2.032 divideClock:div14\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728667567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.936              -1.936 divideClock:div17\|q  " "   -1.936              -1.936 divideClock:div17\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728667567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.853              -1.853 divideClock:div11\|q  " "   -1.853              -1.853 divideClock:div11\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728667567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.840              -1.840 divideClock:div16\|q  " "   -1.840              -1.840 divideClock:div16\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728667567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.831              -1.831 divideClock:div1\|q  " "   -1.831              -1.831 divideClock:div1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728667567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.826              -1.826 divideClock:div15\|q  " "   -1.826              -1.826 divideClock:div15\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728667567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.810              -1.810 divideClock:div13\|q  " "   -1.810              -1.810 divideClock:div13\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728667567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.759              -1.759 divideClock:div12\|q  " "   -1.759              -1.759 divideClock:div12\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728667567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.660              -1.660 divideClock:div18\|q  " "   -1.660              -1.660 divideClock:div18\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728667567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.653              -1.653 divideClock:div0\|q  " "   -1.653              -1.653 divideClock:div0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728667567 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698728667567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.498 " "Worst-case hold slack is 0.498" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728667571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728667571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.498               0.000 divideClock:div18\|q  " "    0.498               0.000 divideClock:div18\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728667571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.622               0.000 divideClock:div12\|q  " "    0.622               0.000 divideClock:div12\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728667571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.644               0.000 divideClock:div1\|q  " "    0.644               0.000 divideClock:div1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728667571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.742               0.000 divideClock:div13\|q  " "    0.742               0.000 divideClock:div13\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728667571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.757               0.000 divideClock:div16\|q  " "    0.757               0.000 divideClock:div16\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728667571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.761               0.000 divideClock:div15\|q  " "    0.761               0.000 divideClock:div15\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728667571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.769               0.000 divideClock:div0\|q  " "    0.769               0.000 divideClock:div0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728667571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.790               0.000 divideClock:div11\|q  " "    0.790               0.000 divideClock:div11\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728667571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.794               0.000 divideClock:div17\|q  " "    0.794               0.000 divideClock:div17\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728667571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.890               0.000 divideClock:div19\|q  " "    0.890               0.000 divideClock:div19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728667571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.904               0.000 divideClock:div14\|q  " "    0.904               0.000 divideClock:div14\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728667571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.277               0.000 SLK  " "    1.277               0.000 SLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728667571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.651               0.000 CS  " "    1.651               0.000 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728667571 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698728667571 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698728667575 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698728667578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.826 " "Worst-case minimum pulse width slack is -0.826" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728667581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728667581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.826             -24.683 SLK  " "   -0.826             -24.683 SLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728667581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.693             -21.978 CS  " "   -0.693             -21.978 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728667581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -7.742 divideClock:div19\|q  " "   -0.538              -7.742 divideClock:div19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728667581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.809 divideClock:div14\|q  " "   -0.538              -0.809 divideClock:div14\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728667581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.807 divideClock:div18\|q  " "   -0.538              -0.807 divideClock:div18\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728667581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.784 divideClock:div1\|q  " "   -0.538              -0.784 divideClock:div1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728667581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.781 divideClock:div12\|q  " "   -0.538              -0.781 divideClock:div12\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728667581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.775 divideClock:div0\|q  " "   -0.538              -0.775 divideClock:div0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728667581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.772 divideClock:div11\|q  " "   -0.538              -0.772 divideClock:div11\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728667581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.772 divideClock:div13\|q  " "   -0.538              -0.772 divideClock:div13\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728667581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.772 divideClock:div15\|q  " "   -0.538              -0.772 divideClock:div15\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728667581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.771 divideClock:div17\|q  " "   -0.538              -0.771 divideClock:div17\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728667581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.769 divideClock:div16\|q  " "   -0.538              -0.769 divideClock:div16\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728667581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698728667581 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1698728667593 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1698728667898 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1698728668721 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698728668789 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698728668793 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698728668793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.450 " "Worst-case setup slack is -4.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728668795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728668795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.450             -58.970 SLK  " "   -4.450             -58.970 SLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728668795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.368             -37.656 CS  " "   -3.368             -37.656 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728668795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.976             -14.490 divideClock:div19\|q  " "   -2.976             -14.490 divideClock:div19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728668795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.150              -1.150 divideClock:div1\|q  " "   -1.150              -1.150 divideClock:div1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728668795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.106              -1.106 divideClock:div12\|q  " "   -1.106              -1.106 divideClock:div12\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728668795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.054              -1.054 divideClock:div18\|q  " "   -1.054              -1.054 divideClock:div18\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728668795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.984              -0.984 divideClock:div14\|q  " "   -0.984              -0.984 divideClock:div14\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728668795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.874              -0.874 divideClock:div0\|q  " "   -0.874              -0.874 divideClock:div0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728668795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.797              -0.797 divideClock:div17\|q  " "   -0.797              -0.797 divideClock:div17\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728668795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.752              -0.752 divideClock:div11\|q  " "   -0.752              -0.752 divideClock:div11\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728668795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.735              -0.735 divideClock:div15\|q  " "   -0.735              -0.735 divideClock:div15\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728668795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.731              -0.731 divideClock:div16\|q  " "   -0.731              -0.731 divideClock:div16\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728668795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.717              -0.717 divideClock:div13\|q  " "   -0.717              -0.717 divideClock:div13\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728668795 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698728668795 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.055 " "Worst-case hold slack is 0.055" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728668799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728668799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.055               0.000 divideClock:div13\|q  " "    0.055               0.000 divideClock:div13\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728668799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.075               0.000 divideClock:div15\|q  " "    0.075               0.000 divideClock:div15\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728668799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.078               0.000 divideClock:div16\|q  " "    0.078               0.000 divideClock:div16\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728668799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.088               0.000 divideClock:div11\|q  " "    0.088               0.000 divideClock:div11\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728668799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.101               0.000 divideClock:div17\|q  " "    0.101               0.000 divideClock:div17\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728668799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 divideClock:div14\|q  " "    0.252               0.000 divideClock:div14\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728668799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 divideClock:div18\|q  " "    0.267               0.000 divideClock:div18\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728668799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 divideClock:div12\|q  " "    0.320               0.000 divideClock:div12\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728668799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 divideClock:div0\|q  " "    0.332               0.000 divideClock:div0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728668799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 divideClock:div1\|q  " "    0.343               0.000 divideClock:div1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728668799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 divideClock:div19\|q  " "    0.361               0.000 divideClock:div19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728668799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.608               0.000 CS  " "    0.608               0.000 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728668799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.771               0.000 SLK  " "    0.771               0.000 SLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728668799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698728668799 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698728668802 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698728668806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.722 " "Worst-case minimum pulse width slack is -0.722" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728668808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728668808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.722             -19.399 CS  " "   -0.722             -19.399 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728668808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.708             -19.193 SLK  " "   -0.708             -19.193 SLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728668808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095               0.000 divideClock:div14\|q  " "    0.095               0.000 divideClock:div14\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728668808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.101               0.000 divideClock:div18\|q  " "    0.101               0.000 divideClock:div18\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728668808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 divideClock:div0\|q  " "    0.125               0.000 divideClock:div0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728668808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 divideClock:div13\|q  " "    0.130               0.000 divideClock:div13\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728668808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 divideClock:div1\|q  " "    0.132               0.000 divideClock:div1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728668808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 divideClock:div17\|q  " "    0.144               0.000 divideClock:div17\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728668808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 divideClock:div11\|q  " "    0.147               0.000 divideClock:div11\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728668808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 divideClock:div15\|q  " "    0.147               0.000 divideClock:div15\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728668808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 divideClock:div16\|q  " "    0.147               0.000 divideClock:div16\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728668808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 divideClock:div19\|q  " "    0.148               0.000 divideClock:div19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728668808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 divideClock:div12\|q  " "    0.154               0.000 divideClock:div12\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728668808 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698728668808 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1698728668820 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698728669005 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698728669009 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698728669009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.853 " "Worst-case setup slack is -3.853" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728669017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728669017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.853             -50.700 SLK  " "   -3.853             -50.700 SLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728669017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.973             -29.846 CS  " "   -2.973             -29.846 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728669017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.808             -13.139 divideClock:div19\|q  " "   -2.808             -13.139 divideClock:div19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728669017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.966              -0.966 divideClock:div1\|q  " "   -0.966              -0.966 divideClock:div1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728669017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.918              -0.918 divideClock:div12\|q  " "   -0.918              -0.918 divideClock:div12\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728669017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.884              -0.884 divideClock:div18\|q  " "   -0.884              -0.884 divideClock:div18\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728669017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.867              -0.867 divideClock:div14\|q  " "   -0.867              -0.867 divideClock:div14\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728669017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.762              -0.762 divideClock:div0\|q  " "   -0.762              -0.762 divideClock:div0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728669017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.730              -0.730 divideClock:div17\|q  " "   -0.730              -0.730 divideClock:div17\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728669017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.687              -0.687 divideClock:div11\|q  " "   -0.687              -0.687 divideClock:div11\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728669017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.682              -0.682 divideClock:div16\|q  " "   -0.682              -0.682 divideClock:div16\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728669017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.679              -0.679 divideClock:div15\|q  " "   -0.679              -0.679 divideClock:div15\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728669017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.668              -0.668 divideClock:div13\|q  " "   -0.668              -0.668 divideClock:div13\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728669017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698728669017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.039 " "Worst-case hold slack is 0.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728669029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728669029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.039               0.000 divideClock:div13\|q  " "    0.039               0.000 divideClock:div13\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728669029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.045               0.000 divideClock:div16\|q  " "    0.045               0.000 divideClock:div16\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728669029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.051               0.000 divideClock:div15\|q  " "    0.051               0.000 divideClock:div15\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728669029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.063               0.000 divideClock:div11\|q  " "    0.063               0.000 divideClock:div11\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728669029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.065               0.000 divideClock:div17\|q  " "    0.065               0.000 divideClock:div17\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728669029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 divideClock:div18\|q  " "    0.156               0.000 divideClock:div18\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728669029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 divideClock:div14\|q  " "    0.177               0.000 divideClock:div14\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728669029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.211               0.000 divideClock:div12\|q  " "    0.211               0.000 divideClock:div12\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728669029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 divideClock:div0\|q  " "    0.215               0.000 divideClock:div0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728669029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 divideClock:div1\|q  " "    0.228               0.000 divideClock:div1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728669029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 divideClock:div19\|q  " "    0.309               0.000 divideClock:div19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728669029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 CS  " "    0.441               0.000 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728669029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.587               0.000 SLK  " "    0.587               0.000 SLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728669029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698728669029 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698728669033 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698728669036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.778 " "Worst-case minimum pulse width slack is -0.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728669038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728669038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.778             -22.085 SLK  " "   -0.778             -22.085 SLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728669038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.760             -20.771 CS  " "   -0.760             -20.771 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728669038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.118               0.000 divideClock:div14\|q  " "    0.118               0.000 divideClock:div14\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728669038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 divideClock:div18\|q  " "    0.125               0.000 divideClock:div18\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728669038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 divideClock:div0\|q  " "    0.127               0.000 divideClock:div0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728669038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 divideClock:div13\|q  " "    0.132               0.000 divideClock:div13\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728669038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 divideClock:div19\|q  " "    0.144               0.000 divideClock:div19\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728669038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 divideClock:div11\|q  " "    0.145               0.000 divideClock:div11\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728669038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 divideClock:div17\|q  " "    0.145               0.000 divideClock:div17\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728669038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 divideClock:div15\|q  " "    0.146               0.000 divideClock:div15\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728669038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 divideClock:div16\|q  " "    0.148               0.000 divideClock:div16\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728669038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 divideClock:div1\|q  " "    0.149               0.000 divideClock:div1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728669038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 divideClock:div12\|q  " "    0.156               0.000 divideClock:div12\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698728669038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698728669038 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698728670649 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698728670649 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5167 " "Peak virtual memory: 5167 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698728670712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 23:04:30 2023 " "Processing ended: Mon Oct 30 23:04:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698728670712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698728670712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698728670712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1698728670712 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1698728671945 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698728671945 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 23:04:31 2023 " "Processing started: Mon Oct 30 23:04:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698728671945 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1698728671945 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SPIlave -c SPIlave " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SPIlave -c SPIlave" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1698728671945 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1698728673037 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SPIlave.vo D:/Desktop/FunArqui/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/simulation/modelsim/ simulation " "Generated file SPIlave.vo in folder \"D:/Desktop/FunArqui/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1698728673092 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4726 " "Peak virtual memory: 4726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698728673140 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 23:04:33 2023 " "Processing ended: Mon Oct 30 23:04:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698728673140 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698728673140 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698728673140 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1698728673140 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 16 s " "Quartus Prime Full Compilation was successful. 0 errors, 16 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1698728673923 ""}
