{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679150798553 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679150798553 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 18 19:46:38 2023 " "Processing started: Sat Mar 18 19:46:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679150798553 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679150798553 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC -c DE1_SOC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC -c DE1_SOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679150798553 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679150799222 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679150799222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file all_modules/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "All_Modules/vga_pll.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679150807321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679150807321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file all_modules/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "All_Modules/vga_address_translator.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679150807321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679150807321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file all_modules/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "All_Modules/vga_adapter.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679150807321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679150807321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file all_modules/de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC " "Found entity 1: DE1_SOC" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/DE1_SOC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679150807321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679150807321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file all_modules/clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_Divider " "Found entity 1: clock_Divider" {  } { { "All_Modules/Clock_Divider.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/Clock_Divider.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679150807321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679150807321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/7_segment_0_19.v 5 5 " "Found 5 design units, including 5 entities, in source file all_modules/7_segment_0_19.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display_7_Segment " "Found entity 1: Display_7_Segment" {  } { { "All_Modules/7_Segment_0_19.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/7_Segment_0_19.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679150807321 ""} { "Info" "ISGN_ENTITY_NAME" "2 comparator " "Found entity 2: comparator" {  } { { "All_Modules/7_Segment_0_19.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/7_Segment_0_19.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679150807321 ""} { "Info" "ISGN_ENTITY_NAME" "3 Circuit_A " "Found entity 3: Circuit_A" {  } { { "All_Modules/7_Segment_0_19.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/7_Segment_0_19.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679150807321 ""} { "Info" "ISGN_ENTITY_NAME" "4 segment_7 " "Found entity 4: segment_7" {  } { { "All_Modules/7_Segment_0_19.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/7_Segment_0_19.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679150807321 ""} { "Info" "ISGN_ENTITY_NAME" "5 segment_7_01 " "Found entity 5: segment_7_01" {  } { { "All_Modules/7_Segment_0_19.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/7_Segment_0_19.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679150807321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679150807321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/xy_coordinates.v 1 1 " "Found 1 design units, including 1 entities, in source file all_modules/xy_coordinates.v" { { "Info" "ISGN_ENTITY_NAME" "1 xy_coordinates " "Found entity 1: xy_coordinates" {  } { { "All_Modules/xy_coordinates.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/xy_coordinates.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679150807321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679150807321 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_BLANK DE1_SOC.v(114) " "Verilog HDL Implicit Net warning at DE1_SOC.v(114): created implicit net for \"VGA_BLANK\"" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/DE1_SOC.v" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679150807321 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_SYNC DE1_SOC.v(115) " "Verilog HDL Implicit Net warning at DE1_SOC.v(115): created implicit net for \"VGA_SYNC\"" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/DE1_SOC.v" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679150807321 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a 7_Segment_0_19.v(41) " "Verilog HDL Implicit Net warning at 7_Segment_0_19.v(41): created implicit net for \"a\"" {  } { { "All_Modules/7_Segment_0_19.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/7_Segment_0_19.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679150807321 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b 7_Segment_0_19.v(42) " "Verilog HDL Implicit Net warning at 7_Segment_0_19.v(42): created implicit net for \"b\"" {  } { { "All_Modules/7_Segment_0_19.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/7_Segment_0_19.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679150807321 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c 7_Segment_0_19.v(43) " "Verilog HDL Implicit Net warning at 7_Segment_0_19.v(43): created implicit net for \"c\"" {  } { { "All_Modules/7_Segment_0_19.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/7_Segment_0_19.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679150807321 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d 7_Segment_0_19.v(44) " "Verilog HDL Implicit Net warning at 7_Segment_0_19.v(44): created implicit net for \"d\"" {  } { { "All_Modules/7_Segment_0_19.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/7_Segment_0_19.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679150807321 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e 7_Segment_0_19.v(45) " "Verilog HDL Implicit Net warning at 7_Segment_0_19.v(45): created implicit net for \"e\"" {  } { { "All_Modules/7_Segment_0_19.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/7_Segment_0_19.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679150807321 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a 7_Segment_0_19.v(61) " "Verilog HDL Implicit Net warning at 7_Segment_0_19.v(61): created implicit net for \"a\"" {  } { { "All_Modules/7_Segment_0_19.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/7_Segment_0_19.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679150807321 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b 7_Segment_0_19.v(62) " "Verilog HDL Implicit Net warning at 7_Segment_0_19.v(62): created implicit net for \"b\"" {  } { { "All_Modules/7_Segment_0_19.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/7_Segment_0_19.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679150807321 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c 7_Segment_0_19.v(63) " "Verilog HDL Implicit Net warning at 7_Segment_0_19.v(63): created implicit net for \"c\"" {  } { { "All_Modules/7_Segment_0_19.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/7_Segment_0_19.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679150807321 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d 7_Segment_0_19.v(64) " "Verilog HDL Implicit Net warning at 7_Segment_0_19.v(64): created implicit net for \"d\"" {  } { { "All_Modules/7_Segment_0_19.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/7_Segment_0_19.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679150807321 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SOC " "Elaborating entity \"DE1_SOC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679150807415 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE1_SOC.v(29) " "Output port \"DRAM_ADDR\" at DE1_SOC.v(29) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/DE1_SOC.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679150807415 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE1_SOC.v(30) " "Output port \"DRAM_BA\" at DE1_SOC.v(30) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/DE1_SOC.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679150807415 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE1_SOC.v(46) " "Output port \"HEX0\" at DE1_SOC.v(46) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/DE1_SOC.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679150807415 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE1_SOC.v(47) " "Output port \"HEX1\" at DE1_SOC.v(47) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/DE1_SOC.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679150807415 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE1_SOC.v(48) " "Output port \"HEX2\" at DE1_SOC.v(48) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/DE1_SOC.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679150807415 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE1_SOC.v(49) " "Output port \"HEX3\" at DE1_SOC.v(49) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/DE1_SOC.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679150807415 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE1_SOC.v(50) " "Output port \"HEX4\" at DE1_SOC.v(50) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/DE1_SOC.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679150807415 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE1_SOC.v(51) " "Output port \"HEX5\" at DE1_SOC.v(51) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/DE1_SOC.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679150807415 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE1_SOC.v(61) " "Output port \"LEDR\" at DE1_SOC.v(61) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/DE1_SOC.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679150807415 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST DE1_SOC.v(9) " "Output port \"ADC_CONVST\" at DE1_SOC.v(9) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/DE1_SOC.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679150807415 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN DE1_SOC.v(10) " "Output port \"ADC_DIN\" at DE1_SOC.v(10) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/DE1_SOC.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679150807415 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE1_SOC.v(12) " "Output port \"ADC_SCLK\" at DE1_SOC.v(12) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/DE1_SOC.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679150807415 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE1_SOC.v(18) " "Output port \"AUD_DACDAT\" at DE1_SOC.v(18) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/DE1_SOC.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679150807415 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE1_SOC.v(20) " "Output port \"AUD_XCK\" at DE1_SOC.v(20) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/DE1_SOC.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679150807415 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE1_SOC.v(31) " "Output port \"DRAM_CAS_N\" at DE1_SOC.v(31) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/DE1_SOC.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679150807415 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE1_SOC.v(32) " "Output port \"DRAM_CKE\" at DE1_SOC.v(32) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/DE1_SOC.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679150807415 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE1_SOC.v(33) " "Output port \"DRAM_CLK\" at DE1_SOC.v(33) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/DE1_SOC.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679150807415 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE1_SOC.v(34) " "Output port \"DRAM_CS_N\" at DE1_SOC.v(34) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/DE1_SOC.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679150807415 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE1_SOC.v(36) " "Output port \"DRAM_LDQM\" at DE1_SOC.v(36) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/DE1_SOC.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679150807415 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE1_SOC.v(37) " "Output port \"DRAM_RAS_N\" at DE1_SOC.v(37) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/DE1_SOC.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679150807415 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE1_SOC.v(38) " "Output port \"DRAM_UDQM\" at DE1_SOC.v(38) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/DE1_SOC.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679150807415 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE1_SOC.v(39) " "Output port \"DRAM_WE_N\" at DE1_SOC.v(39) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/DE1_SOC.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679150807415 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK DE1_SOC.v(42) " "Output port \"FPGA_I2C_SCLK\" at DE1_SOC.v(42) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/DE1_SOC.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679150807415 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE1_SOC.v(55) " "Output port \"IRDA_TXD\" at DE1_SOC.v(55) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/DE1_SOC.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679150807415 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE1_SOC.v(76) " "Output port \"TD_RESET_N\" at DE1_SOC.v(76) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/DE1_SOC.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679150807415 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N DE1_SOC.v(80) " "Output port \"VGA_BLANK_N\" at DE1_SOC.v(80) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/DE1_SOC.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679150807415 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N DE1_SOC.v(86) " "Output port \"VGA_SYNC_N\" at DE1_SOC.v(86) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/DE1_SOC.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679150807415 "|DE1_SOC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xy_coordinates xy_coordinates:UU " "Elaborating entity \"xy_coordinates\" for hierarchy \"xy_coordinates:UU\"" {  } { { "All_Modules/DE1_SOC.v" "UU" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/DE1_SOC.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679150807431 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 xy_coordinates.v(28) " "Verilog HDL assignment warning at xy_coordinates.v(28): truncated value with size 32 to match size of target (7)" {  } { { "All_Modules/xy_coordinates.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/xy_coordinates.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679150807431 "|DE1_SOC|xy_coordinates:UU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 xy_coordinates.v(31) " "Verilog HDL assignment warning at xy_coordinates.v(31): truncated value with size 32 to match size of target (8)" {  } { { "All_Modules/xy_coordinates.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/xy_coordinates.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679150807431 "|DE1_SOC|xy_coordinates:UU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VA_A " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VA_A\"" {  } { { "All_Modules/DE1_SOC.v" "VA_A" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/DE1_SOC.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679150807431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VA_A\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VA_A\|vga_address_translator:user_input_translator\"" {  } { { "All_Modules/vga_adapter.v" "user_input_translator" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/vga_adapter.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679150807431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VA_A\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VA_A\|altsyncram:VideoMemory\"" {  } { { "All_Modules/vga_adapter.v" "VideoMemory" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/vga_adapter.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679150807478 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VA_A\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VA_A\|altsyncram:VideoMemory\"" {  } { { "All_Modules/vga_adapter.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/vga_adapter.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679150807478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VA_A\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VA_A\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679150807478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679150807478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679150807478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679150807478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679150807478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679150807478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679150807478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679150807478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679150807478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679150807478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679150807478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679150807478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679150807478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679150807478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE background.mif " "Parameter \"INIT_FILE\" = \"background.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679150807478 ""}  } { { "All_Modules/vga_adapter.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/vga_adapter.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679150807478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fom1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fom1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fom1 " "Found entity 1: altsyncram_fom1" {  } { { "db/altsyncram_fom1.tdf" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/db/altsyncram_fom1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679150807540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679150807540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fom1 vga_adapter:VA_A\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated " "Elaborating entity \"altsyncram_fom1\" for hierarchy \"vga_adapter:VA_A\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679150807540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_nma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_nma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_nma " "Found entity 1: decode_nma" {  } { { "db/decode_nma.tdf" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/db/decode_nma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679150807587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679150807587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_nma vga_adapter:VA_A\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated\|decode_nma:decode2 " "Elaborating entity \"decode_nma\" for hierarchy \"vga_adapter:VA_A\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated\|decode_nma:decode2\"" {  } { { "db/altsyncram_fom1.tdf" "decode2" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/db/altsyncram_fom1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679150807587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g2a " "Found entity 1: decode_g2a" {  } { { "db/decode_g2a.tdf" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/db/decode_g2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679150807649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679150807649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_g2a vga_adapter:VA_A\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated\|decode_g2a:rden_decode_b " "Elaborating entity \"decode_g2a\" for hierarchy \"vga_adapter:VA_A\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated\|decode_g2a:rden_decode_b\"" {  } { { "db/altsyncram_fom1.tdf" "rden_decode_b" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/db/altsyncram_fom1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679150807649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/db/mux_2hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679150807696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679150807696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb vga_adapter:VA_A\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated\|mux_2hb:mux3 " "Elaborating entity \"mux_2hb\" for hierarchy \"vga_adapter:VA_A\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated\|mux_2hb:mux3\"" {  } { { "db/altsyncram_fom1.tdf" "mux3" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/db/altsyncram_fom1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679150807696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VA_A\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VA_A\|vga_pll:mypll\"" {  } { { "All_Modules/vga_adapter.v" "mypll" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/vga_adapter.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679150807696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VA_A\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VA_A\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "All_Modules/vga_pll.v" "altpll_component" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679150807743 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VA_A\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VA_A\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "All_Modules/vga_pll.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679150807743 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VA_A\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VA_A\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679150807743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679150807743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679150807743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679150807743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679150807743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679150807743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679150807743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679150807743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679150807743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679150807743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679150807743 ""}  } { { "All_Modules/vga_pll.v" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679150807743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/db/altpll_80u.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679150807790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679150807790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VA_A\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VA_A\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679150807790 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "controller vga_controller " "Node instance \"controller\" instantiates undefined entity \"vga_controller\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "All_Modules/vga_adapter.v" "controller" { Text "D:/DSD Quartus/Bresenham_Lines/DE1_SOC/All_Modules/vga_adapter.v" 256 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1679150807821 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 41 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679150807868 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 18 19:46:47 2023 " "Processing ended: Sat Mar 18 19:46:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679150807868 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679150807868 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679150807868 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679150807868 ""}
