arch                       	circuit        	vpr_revision	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	crit_path_routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	max_vpr_mem	max_odin_mem	max_abc_mem	total_power	routing_power_perc	clock_power_perc	tile_power_perc
k6_frac_N10_mem32K_40nm.xml	ch_intrinsics.v	c8151c4     	success   	     	765                	895                  	402                 	265                   	10          	10           	35     	99    	130        	1           	0       	3646                 	3.41154       	-722.818            	-3.41154            	50            	4383             	12                                    	3809                       	15                               	3.91077            	-779.349 	-3.91077 	0       	0       	0.691723 	0.658225  	1.70691                  	0.15907             	54400      	6244        	27556      	0.006786   	0.2912            	0.04989         	0.6589         
k6_frac_N10_mem32K_40nm.xml	diffeq1.v      	c8151c4     	success   	     	1004               	941                  	705                 	300                   	16          	16           	37     	162   	96         	0           	5       	10479                	20.979        	-1827.94            	-20.979             	50            	13787            	16                                    	10824                      	22                               	22.0898            	-2045.3  	-22.0898 	0       	0       	0.478256 	1.126     	7.87255                  	0.652696            	55476      	5108        	28236      	0.00826    	0.366             	0.0173          	0.6167         
