$date
	Tue Mar  1 12:45:58 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module TB1 $end
$var wire 4 ! leds [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module DUT $end
$var wire 1 $ clk $end
$var wire 1 % clk_en $end
$var wire 4 & gray_out [3:0] $end
$var wire 1 ' rst $end
$var reg 4 ( state [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
1'
b0 &
1%
0$
1#
0"
b0 !
$end
#5000
b1 (
b1 !
b1 &
1"
1$
0#
0'
#10000
0"
0$
#15000
b11 (
b11 !
b11 &
1"
1$
#20000
0"
0$
#25000
b10 (
b10 !
b10 &
1"
1$
#30000
0"
0$
#35000
b110 (
b110 !
b110 &
1"
1$
#40000
0"
0$
#45000
b111 (
b111 !
b111 &
1"
1$
#50000
0"
0$
#55000
b101 (
b101 !
b101 &
1"
1$
#60000
0"
0$
#65000
b100 (
b100 !
b100 &
1"
1$
#70000
0"
0$
#75000
b1100 (
b1100 !
b1100 &
1"
1$
#80000
0"
0$
#85000
b1101 (
b1101 !
b1101 &
1"
1$
#90000
0"
0$
#95000
b1111 (
b1111 !
b1111 &
1"
1$
#100000
0"
0$
#105000
b1110 (
b1110 !
b1110 &
1"
1$
#110000
0"
0$
#115000
b1010 (
b1010 !
b1010 &
1"
1$
#120000
0"
0$
#125000
b1011 (
b1011 !
b1011 &
1"
1$
#130000
0"
0$
#135000
b1001 (
b1001 !
b1001 &
1"
1$
#140000
0"
0$
#145000
b1000 (
b1000 !
b1000 &
1"
1$
#150000
0"
0$
#155000
b0 (
b0 !
b0 &
1"
1$
#160000
0"
0$
#165000
b1 (
b1 !
b1 &
1"
1$
#170000
0"
0$
#175000
b11 (
b11 !
b11 &
1"
1$
#180000
0"
0$
#185000
b10 (
b10 !
b10 &
1"
1$
#190000
0"
0$
#195000
b110 (
b110 !
b110 &
1"
1$
#200000
0"
0$
#205000
b111 (
b111 !
b111 &
1"
1$
