

================================================================
== Vivado HLS Report for 'sobel_accel'
================================================================
* Date:           Fri May 29 14:37:10 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        sobel_edge
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.503|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+----------+
    |      Latency      |      Interval     | Pipeline |
    |   min   |   max   |   min   |   max   |   Type   |
    +---------+---------+---------+---------+----------+
    |  2088035|  2099532|  2088027|  2099522| dataflow |
    +---------+---------+---------+---------+----------+

    + Detail: 
        * Instance: 
        +-----------------+--------------+---------+---------+---------+---------+---------+
        |                 |              |      Latency      |      Interval     | Pipeline|
        |     Instance    |    Module    |   min   |   max   |   min   |   max   |   Type  |
        +-----------------+--------------+---------+---------+---------+---------+---------+
        |AddWeighted_U0   |AddWeighted   |        1|  2099521|        1|  2099521|   none  |
        |Sobel_U0         |Sobel         |  2088026|  2088026|  2088026|  2088026|   none  |
        |Sobel_1_U0       |Sobel_1       |  2088026|  2088026|  2088026|  2088026|   none  |
        |GaussianBlur_U0  |GaussianBlur  |  2083934|  2083934|  2083934|  2083934|   none  |
        |AXIvideo2Mat_U0  |AXIvideo2Mat  |        3|  2079003|        3|  2079003|   none  |
        |CvtColor_1_U0    |CvtColor_1    |        1|  2077921|        1|  2077921|   none  |
        |Mat2AXIvideo_U0  |Mat2AXIvideo  |  2077921|  2077921|  2077921|  2077921|   none  |
        |CvtColor_U0      |CvtColor      |        1|  2076841|        1|  2076841|   none  |
        |Duplicate_U0     |Duplicate     |  2076841|  2076841|  2076841|  2076841|   none  |
        |Block_proc_U0    |Block_proc    |        0|        0|        0|        0|   none  |
        +-----------------+--------------+---------+---------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     32|    -|
|FIFO             |        0|      -|     107|    454|    -|
|Instance         |       13|     35|    5118|  13158|    0|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     36|    -|
|Register         |        -|      -|       6|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       13|     35|    5231|  13680|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        3|      9|       3|     19|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-------------------------------+---------+-------+------+------+-----+
    |             Instance            |             Module            | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +---------------------------------+-------------------------------+---------+-------+------+------+-----+
    |AXIvideo2Mat_U0                  |AXIvideo2Mat                   |        0|      0|   391|   574|    0|
    |AddWeighted_U0                   |AddWeighted                    |        0|     28|  2675|  4466|    0|
    |Block_proc_U0                    |Block_proc                     |        0|      0|     3|    56|    0|
    |CvtColor_U0                      |CvtColor                       |        0|      0|    66|   204|    0|
    |CvtColor_1_U0                    |CvtColor_1                     |        0|      3|   105|   236|    0|
    |Duplicate_U0                     |Duplicate                      |        0|      0|    42|   177|    0|
    |GaussianBlur_U0                  |GaussianBlur                   |        3|      4|   235|  1118|    0|
    |Mat2AXIvideo_U0                  |Mat2AXIvideo                   |        0|      0|   121|   369|    0|
    |Sobel_U0                         |Sobel                          |        5|      0|   722|  2959|    0|
    |Sobel_1_U0                       |Sobel_1                        |        5|      0|   722|  2959|    0|
    |sobel_accel_CONTROL_BUS_s_axi_U  |sobel_accel_CONTROL_BUS_s_axi  |        0|      0|    36|    40|    0|
    +---------------------------------+-------------------------------+---------+-------+------+------+-----+
    |Total                            |                               |       13|     35|  5118| 13158|    0|
    +---------------------------------+-------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------------+---------+---+----+-----+------+-----+---------+
    |           Name          | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------------+---------+---+----+-----+------+-----+---------+
    |blurred_data_stream_s_U  |        0|  5|   0|    -|     2|    8|       16|
    |dst_data_stream_0_V_U    |        0|  5|   0|    -|     2|    8|       16|
    |dst_data_stream_1_V_U    |        0|  5|   0|    -|     2|    8|       16|
    |dst_data_stream_2_V_U    |        0|  5|   0|    -|     2|    8|       16|
    |gray1_data_stream_0_U    |        0|  5|   0|    -|     2|    8|       16|
    |gray2_data_stream_0_U    |        0|  5|   0|    -|     2|    8|       16|
    |gray_data_stream_0_s_U   |        0|  5|   0|    -|     2|    8|       16|
    |sobel_g_cols_V_c25_U     |        0|  5|   0|    -|     2|   12|       24|
    |sobel_g_cols_V_c_U       |        0|  6|   0|    -|     7|   12|       84|
    |sobel_g_data_stream_s_U  |        0|  5|   0|    -|     2|    8|       16|
    |sobel_g_rows_V_c24_U     |        0|  5|   0|    -|     2|   12|       24|
    |sobel_g_rows_V_c_U       |        0|  6|   0|    -|     7|   12|       84|
    |sobel_x_data_stream_s_U  |        0|  5|   0|    -|     2|    8|       16|
    |sobel_y_data_stream_s_U  |        0|  5|   0|    -|     2|    8|       16|
    |src_cols_V_c23_U         |        0|  5|   0|    -|     2|   12|       24|
    |src_cols_V_c_U           |        0|  5|   0|    -|     2|   12|       24|
    |src_data_stream_0_V_U    |        0|  5|   0|    -|     2|    8|       16|
    |src_data_stream_1_V_U    |        0|  5|   0|    -|     2|    8|       16|
    |src_data_stream_2_V_U    |        0|  5|   0|    -|     2|    8|       16|
    |src_rows_V_c22_U         |        0|  5|   0|    -|     2|   12|       24|
    |src_rows_V_c_U           |        0|  5|   0|    -|     2|   12|       24|
    +-------------------------+---------+---+----+-----+------+-----+---------+
    |Total                    |        0|107|   0|    0|    52|  200|      520|
    +-------------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |AXIvideo2Mat_U0_ap_ready_count    |     +    |      0|  0|   9|           2|           1|
    |Block_proc_U0_ap_ready_count      |     +    |      0|  0|   9|           2|           1|
    |AXIvideo2Mat_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |Block_proc_U0_ap_start            |    and   |      0|  0|   2|           1|           1|
    |Duplicate_U0_start_full_n         |    and   |      0|  0|   2|           1|           1|
    |ap_idle                           |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                     |    and   |      0|  0|   2|           1|           1|
    |ap_sync_AXIvideo2Mat_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Block_proc_U0_ap_ready    |    or    |      0|  0|   2|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  32|          11|           9|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |AXIvideo2Mat_U0_ap_ready_count        |   9|          2|    2|          4|
    |Block_proc_U0_ap_ready_count          |   9|          2|    2|          4|
    |ap_sync_reg_AXIvideo2Mat_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Block_proc_U0_ap_ready    |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  36|          8|    6|         12|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+---+----+-----+-----------+
    |                 Name                 | FF| LUT| Bits| Const Bits|
    +--------------------------------------+---+----+-----+-----------+
    |AXIvideo2Mat_U0_ap_ready_count        |  2|   0|    2|          0|
    |Block_proc_U0_ap_ready_count          |  2|   0|    2|          0|
    |ap_sync_reg_AXIvideo2Mat_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Block_proc_U0_ap_ready    |  1|   0|    1|          0|
    +--------------------------------------+---+----+-----+-----------+
    |Total                                 |  6|   0|    6|          0|
    +--------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------+-----+-----+------------+------------------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |  in |    1|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_AWREADY  | out |    1|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_AWADDR   |  in |    4|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_WVALID   |  in |    1|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_WREADY   | out |    1|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_WDATA    |  in |   32|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_WSTRB    |  in |    4|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_ARVALID  |  in |    1|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_ARREADY  | out |    1|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_ARADDR   |  in |    4|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_RVALID   | out |    1|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_RREADY   |  in |    1|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_RDATA    | out |   32|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_RRESP    | out |    2|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_BVALID   | out |    1|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_BREADY   |  in |    1|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_BRESP    | out |    2|    s_axi   |       CONTROL_BUS      |  return void |
|ap_clk                     |  in |    1| ap_ctrl_hs |       sobel_accel      | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs |       sobel_accel      | return value |
|interrupt                  | out |    1| ap_ctrl_hs |       sobel_accel      | return value |
|INPUT_STREAM_TDATA         |  in |   24|    axis    |  INPUT_STREAM_V_data_V |    pointer   |
|INPUT_STREAM_TKEEP         |  in |    3|    axis    |  INPUT_STREAM_V_keep_V |    pointer   |
|INPUT_STREAM_TSTRB         |  in |    3|    axis    |  INPUT_STREAM_V_strb_V |    pointer   |
|INPUT_STREAM_TUSER         |  in |    1|    axis    |  INPUT_STREAM_V_user_V |    pointer   |
|INPUT_STREAM_TLAST         |  in |    1|    axis    |  INPUT_STREAM_V_last_V |    pointer   |
|INPUT_STREAM_TID           |  in |    1|    axis    |   INPUT_STREAM_V_id_V  |    pointer   |
|INPUT_STREAM_TDEST         |  in |    1|    axis    |  INPUT_STREAM_V_dest_V |    pointer   |
|INPUT_STREAM_TVALID        |  in |    1|    axis    |  INPUT_STREAM_V_dest_V |    pointer   |
|INPUT_STREAM_TREADY        | out |    1|    axis    |  INPUT_STREAM_V_dest_V |    pointer   |
|OUTPUT_STREAM_TDATA        | out |   24|    axis    | OUTPUT_STREAM_V_data_V |    pointer   |
|OUTPUT_STREAM_TKEEP        | out |    3|    axis    | OUTPUT_STREAM_V_keep_V |    pointer   |
|OUTPUT_STREAM_TSTRB        | out |    3|    axis    | OUTPUT_STREAM_V_strb_V |    pointer   |
|OUTPUT_STREAM_TUSER        | out |    1|    axis    | OUTPUT_STREAM_V_user_V |    pointer   |
|OUTPUT_STREAM_TLAST        | out |    1|    axis    | OUTPUT_STREAM_V_last_V |    pointer   |
|OUTPUT_STREAM_TID          | out |    1|    axis    |  OUTPUT_STREAM_V_id_V  |    pointer   |
|OUTPUT_STREAM_TDEST        | out |    1|    axis    | OUTPUT_STREAM_V_dest_V |    pointer   |
|OUTPUT_STREAM_TVALID       | out |    1|    axis    | OUTPUT_STREAM_V_dest_V |    pointer   |
|OUTPUT_STREAM_TREADY       |  in |    1|    axis    | OUTPUT_STREAM_V_dest_V |    pointer   |
+---------------------------+-----+-----+------------+------------------------+--------------+

