
I2C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ddec  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000112d0  0800e000  0800e000  0001e000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801f2d0  0801f2d0  00031024  2**0
                  CONTENTS
  4 .ARM          00000008  0801f2d0  0801f2d0  0002f2d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801f2d8  0801f2d8  00031024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801f2d8  0801f2d8  0002f2d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801f2dc  0801f2dc  0002f2dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00001024  20000000  0801f2e0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00019f68  20001040  08020304  00031040  2**5
                  ALLOC
 10 ._user_heap_stack 00001000  2001afa8  08020304  0003afa8  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00031024  2**0
                  CONTENTS, READONLY
 12 .comment      00000093  00000000  00000000  00031052  2**0
                  CONTENTS, READONLY
 13 .debug_info   00013ae2  00000000  00000000  000310e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003171  00000000  00000000  00044bc7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000dc8  00000000  00000000  00047d38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a71  00000000  00000000  00048b00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002ab90  00000000  00000000  00049571  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000169ae  00000000  00000000  00074101  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001004ff  00000000  00000000  0008aaaf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004b1c  00000000  00000000  0018afb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004b  00000000  00000000  0018facc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20001040 	.word	0x20001040
 800021c:	00000000 	.word	0x00000000
 8000220:	0800dfd4 	.word	0x0800dfd4

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20001044 	.word	0x20001044
 800023c:	0800dfd4 	.word	0x0800dfd4

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b970 	b.w	80005e8 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	460d      	mov	r5, r1
 8000328:	4604      	mov	r4, r0
 800032a:	460f      	mov	r7, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4694      	mov	ip, r2
 8000334:	d965      	bls.n	8000402 <__udivmoddi4+0xe2>
 8000336:	fab2 f382 	clz	r3, r2
 800033a:	b143      	cbz	r3, 800034e <__udivmoddi4+0x2e>
 800033c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000340:	f1c3 0220 	rsb	r2, r3, #32
 8000344:	409f      	lsls	r7, r3
 8000346:	fa20 f202 	lsr.w	r2, r0, r2
 800034a:	4317      	orrs	r7, r2
 800034c:	409c      	lsls	r4, r3
 800034e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000352:	fa1f f58c 	uxth.w	r5, ip
 8000356:	fbb7 f1fe 	udiv	r1, r7, lr
 800035a:	0c22      	lsrs	r2, r4, #16
 800035c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000360:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000364:	fb01 f005 	mul.w	r0, r1, r5
 8000368:	4290      	cmp	r0, r2
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x62>
 800036c:	eb1c 0202 	adds.w	r2, ip, r2
 8000370:	f101 37ff 	add.w	r7, r1, #4294967295
 8000374:	f080 811c 	bcs.w	80005b0 <__udivmoddi4+0x290>
 8000378:	4290      	cmp	r0, r2
 800037a:	f240 8119 	bls.w	80005b0 <__udivmoddi4+0x290>
 800037e:	3902      	subs	r1, #2
 8000380:	4462      	add	r2, ip
 8000382:	1a12      	subs	r2, r2, r0
 8000384:	b2a4      	uxth	r4, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000392:	fb00 f505 	mul.w	r5, r0, r5
 8000396:	42a5      	cmp	r5, r4
 8000398:	d90a      	bls.n	80003b0 <__udivmoddi4+0x90>
 800039a:	eb1c 0404 	adds.w	r4, ip, r4
 800039e:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a2:	f080 8107 	bcs.w	80005b4 <__udivmoddi4+0x294>
 80003a6:	42a5      	cmp	r5, r4
 80003a8:	f240 8104 	bls.w	80005b4 <__udivmoddi4+0x294>
 80003ac:	4464      	add	r4, ip
 80003ae:	3802      	subs	r0, #2
 80003b0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b4:	1b64      	subs	r4, r4, r5
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11e      	cbz	r6, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40dc      	lsrs	r4, r3
 80003bc:	2300      	movs	r3, #0
 80003be:	e9c6 4300 	strd	r4, r3, [r6]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0xbc>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80ed 	beq.w	80005aa <__udivmoddi4+0x28a>
 80003d0:	2100      	movs	r1, #0
 80003d2:	e9c6 0500 	strd	r0, r5, [r6]
 80003d6:	4608      	mov	r0, r1
 80003d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003dc:	fab3 f183 	clz	r1, r3
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d149      	bne.n	8000478 <__udivmoddi4+0x158>
 80003e4:	42ab      	cmp	r3, r5
 80003e6:	d302      	bcc.n	80003ee <__udivmoddi4+0xce>
 80003e8:	4282      	cmp	r2, r0
 80003ea:	f200 80f8 	bhi.w	80005de <__udivmoddi4+0x2be>
 80003ee:	1a84      	subs	r4, r0, r2
 80003f0:	eb65 0203 	sbc.w	r2, r5, r3
 80003f4:	2001      	movs	r0, #1
 80003f6:	4617      	mov	r7, r2
 80003f8:	2e00      	cmp	r6, #0
 80003fa:	d0e2      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	e9c6 4700 	strd	r4, r7, [r6]
 8000400:	e7df      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000402:	b902      	cbnz	r2, 8000406 <__udivmoddi4+0xe6>
 8000404:	deff      	udf	#255	; 0xff
 8000406:	fab2 f382 	clz	r3, r2
 800040a:	2b00      	cmp	r3, #0
 800040c:	f040 8090 	bne.w	8000530 <__udivmoddi4+0x210>
 8000410:	1a8a      	subs	r2, r1, r2
 8000412:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000416:	fa1f fe8c 	uxth.w	lr, ip
 800041a:	2101      	movs	r1, #1
 800041c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000420:	fb07 2015 	mls	r0, r7, r5, r2
 8000424:	0c22      	lsrs	r2, r4, #16
 8000426:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800042a:	fb0e f005 	mul.w	r0, lr, r5
 800042e:	4290      	cmp	r0, r2
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x124>
 8000432:	eb1c 0202 	adds.w	r2, ip, r2
 8000436:	f105 38ff 	add.w	r8, r5, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4290      	cmp	r0, r2
 800043e:	f200 80cb 	bhi.w	80005d8 <__udivmoddi4+0x2b8>
 8000442:	4645      	mov	r5, r8
 8000444:	1a12      	subs	r2, r2, r0
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb2 f0f7 	udiv	r0, r2, r7
 800044c:	fb07 2210 	mls	r2, r7, r0, r2
 8000450:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000454:	fb0e fe00 	mul.w	lr, lr, r0
 8000458:	45a6      	cmp	lr, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x14e>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f100 32ff 	add.w	r2, r0, #4294967295
 8000464:	d202      	bcs.n	800046c <__udivmoddi4+0x14c>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f200 80bb 	bhi.w	80005e2 <__udivmoddi4+0x2c2>
 800046c:	4610      	mov	r0, r2
 800046e:	eba4 040e 	sub.w	r4, r4, lr
 8000472:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000476:	e79f      	b.n	80003b8 <__udivmoddi4+0x98>
 8000478:	f1c1 0720 	rsb	r7, r1, #32
 800047c:	408b      	lsls	r3, r1
 800047e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000482:	ea4c 0c03 	orr.w	ip, ip, r3
 8000486:	fa05 f401 	lsl.w	r4, r5, r1
 800048a:	fa20 f307 	lsr.w	r3, r0, r7
 800048e:	40fd      	lsrs	r5, r7
 8000490:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000494:	4323      	orrs	r3, r4
 8000496:	fbb5 f8f9 	udiv	r8, r5, r9
 800049a:	fa1f fe8c 	uxth.w	lr, ip
 800049e:	fb09 5518 	mls	r5, r9, r8, r5
 80004a2:	0c1c      	lsrs	r4, r3, #16
 80004a4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80004a8:	fb08 f50e 	mul.w	r5, r8, lr
 80004ac:	42a5      	cmp	r5, r4
 80004ae:	fa02 f201 	lsl.w	r2, r2, r1
 80004b2:	fa00 f001 	lsl.w	r0, r0, r1
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1c 0404 	adds.w	r4, ip, r4
 80004bc:	f108 3aff 	add.w	sl, r8, #4294967295
 80004c0:	f080 8088 	bcs.w	80005d4 <__udivmoddi4+0x2b4>
 80004c4:	42a5      	cmp	r5, r4
 80004c6:	f240 8085 	bls.w	80005d4 <__udivmoddi4+0x2b4>
 80004ca:	f1a8 0802 	sub.w	r8, r8, #2
 80004ce:	4464      	add	r4, ip
 80004d0:	1b64      	subs	r4, r4, r5
 80004d2:	b29d      	uxth	r5, r3
 80004d4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004d8:	fb09 4413 	mls	r4, r9, r3, r4
 80004dc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004e0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004e4:	45a6      	cmp	lr, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ec:	f103 35ff 	add.w	r5, r3, #4294967295
 80004f0:	d26c      	bcs.n	80005cc <__udivmoddi4+0x2ac>
 80004f2:	45a6      	cmp	lr, r4
 80004f4:	d96a      	bls.n	80005cc <__udivmoddi4+0x2ac>
 80004f6:	3b02      	subs	r3, #2
 80004f8:	4464      	add	r4, ip
 80004fa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004fe:	fba3 9502 	umull	r9, r5, r3, r2
 8000502:	eba4 040e 	sub.w	r4, r4, lr
 8000506:	42ac      	cmp	r4, r5
 8000508:	46c8      	mov	r8, r9
 800050a:	46ae      	mov	lr, r5
 800050c:	d356      	bcc.n	80005bc <__udivmoddi4+0x29c>
 800050e:	d053      	beq.n	80005b8 <__udivmoddi4+0x298>
 8000510:	b156      	cbz	r6, 8000528 <__udivmoddi4+0x208>
 8000512:	ebb0 0208 	subs.w	r2, r0, r8
 8000516:	eb64 040e 	sbc.w	r4, r4, lr
 800051a:	fa04 f707 	lsl.w	r7, r4, r7
 800051e:	40ca      	lsrs	r2, r1
 8000520:	40cc      	lsrs	r4, r1
 8000522:	4317      	orrs	r7, r2
 8000524:	e9c6 7400 	strd	r7, r4, [r6]
 8000528:	4618      	mov	r0, r3
 800052a:	2100      	movs	r1, #0
 800052c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000530:	f1c3 0120 	rsb	r1, r3, #32
 8000534:	fa02 fc03 	lsl.w	ip, r2, r3
 8000538:	fa20 f201 	lsr.w	r2, r0, r1
 800053c:	fa25 f101 	lsr.w	r1, r5, r1
 8000540:	409d      	lsls	r5, r3
 8000542:	432a      	orrs	r2, r5
 8000544:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000548:	fa1f fe8c 	uxth.w	lr, ip
 800054c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000550:	fb07 1510 	mls	r5, r7, r0, r1
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800055a:	fb00 f50e 	mul.w	r5, r0, lr
 800055e:	428d      	cmp	r5, r1
 8000560:	fa04 f403 	lsl.w	r4, r4, r3
 8000564:	d908      	bls.n	8000578 <__udivmoddi4+0x258>
 8000566:	eb1c 0101 	adds.w	r1, ip, r1
 800056a:	f100 38ff 	add.w	r8, r0, #4294967295
 800056e:	d22f      	bcs.n	80005d0 <__udivmoddi4+0x2b0>
 8000570:	428d      	cmp	r5, r1
 8000572:	d92d      	bls.n	80005d0 <__udivmoddi4+0x2b0>
 8000574:	3802      	subs	r0, #2
 8000576:	4461      	add	r1, ip
 8000578:	1b49      	subs	r1, r1, r5
 800057a:	b292      	uxth	r2, r2
 800057c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000580:	fb07 1115 	mls	r1, r7, r5, r1
 8000584:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000588:	fb05 f10e 	mul.w	r1, r5, lr
 800058c:	4291      	cmp	r1, r2
 800058e:	d908      	bls.n	80005a2 <__udivmoddi4+0x282>
 8000590:	eb1c 0202 	adds.w	r2, ip, r2
 8000594:	f105 38ff 	add.w	r8, r5, #4294967295
 8000598:	d216      	bcs.n	80005c8 <__udivmoddi4+0x2a8>
 800059a:	4291      	cmp	r1, r2
 800059c:	d914      	bls.n	80005c8 <__udivmoddi4+0x2a8>
 800059e:	3d02      	subs	r5, #2
 80005a0:	4462      	add	r2, ip
 80005a2:	1a52      	subs	r2, r2, r1
 80005a4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80005a8:	e738      	b.n	800041c <__udivmoddi4+0xfc>
 80005aa:	4631      	mov	r1, r6
 80005ac:	4630      	mov	r0, r6
 80005ae:	e708      	b.n	80003c2 <__udivmoddi4+0xa2>
 80005b0:	4639      	mov	r1, r7
 80005b2:	e6e6      	b.n	8000382 <__udivmoddi4+0x62>
 80005b4:	4610      	mov	r0, r2
 80005b6:	e6fb      	b.n	80003b0 <__udivmoddi4+0x90>
 80005b8:	4548      	cmp	r0, r9
 80005ba:	d2a9      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005bc:	ebb9 0802 	subs.w	r8, r9, r2
 80005c0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005c4:	3b01      	subs	r3, #1
 80005c6:	e7a3      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c8:	4645      	mov	r5, r8
 80005ca:	e7ea      	b.n	80005a2 <__udivmoddi4+0x282>
 80005cc:	462b      	mov	r3, r5
 80005ce:	e794      	b.n	80004fa <__udivmoddi4+0x1da>
 80005d0:	4640      	mov	r0, r8
 80005d2:	e7d1      	b.n	8000578 <__udivmoddi4+0x258>
 80005d4:	46d0      	mov	r8, sl
 80005d6:	e77b      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d8:	3d02      	subs	r5, #2
 80005da:	4462      	add	r2, ip
 80005dc:	e732      	b.n	8000444 <__udivmoddi4+0x124>
 80005de:	4608      	mov	r0, r1
 80005e0:	e70a      	b.n	80003f8 <__udivmoddi4+0xd8>
 80005e2:	4464      	add	r4, ip
 80005e4:	3802      	subs	r0, #2
 80005e6:	e742      	b.n	800046e <__udivmoddi4+0x14e>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <MLX90640_DumpEE>:
int CheckAdjacentPixels(uint16_t pix1, uint16_t pix2);  
float GetMedian(float *values, int n);
int IsPixelBad(uint16_t pixel,paramsMLX90640 *params);
  
int MLX90640_DumpEE(uint8_t slaveAddr, uint16_t *eeData)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b082      	sub	sp, #8
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	4603      	mov	r3, r0
 80005f4:	6039      	str	r1, [r7, #0]
 80005f6:	71fb      	strb	r3, [r7, #7]
     return MLX90640_I2CRead(slaveAddr, 0x2400, 832, eeData);
 80005f8:	79f8      	ldrb	r0, [r7, #7]
 80005fa:	683b      	ldr	r3, [r7, #0]
 80005fc:	f44f 7250 	mov.w	r2, #832	; 0x340
 8000600:	f44f 5110 	mov.w	r1, #9216	; 0x2400
 8000604:	f002 fd70 	bl	80030e8 <MLX90640_I2CRead>
 8000608:	4603      	mov	r3, r0
}
 800060a:	4618      	mov	r0, r3
 800060c:	3708      	adds	r7, #8
 800060e:	46bd      	mov	sp, r7
 8000610:	bd80      	pop	{r7, pc}

08000612 <MLX90640_GetFrameData>:

int MLX90640_GetFrameData(uint8_t slaveAddr, uint16_t *frameData)
{
 8000612:	b580      	push	{r7, lr}
 8000614:	b086      	sub	sp, #24
 8000616:	af00      	add	r7, sp, #0
 8000618:	4603      	mov	r3, r0
 800061a:	6039      	str	r1, [r7, #0]
 800061c:	71fb      	strb	r3, [r7, #7]
    uint16_t dataReady = 1;
 800061e:	2301      	movs	r3, #1
 8000620:	82fb      	strh	r3, [r7, #22]
    uint16_t controlRegister1;
    uint16_t statusRegister;
    int error = 1;
 8000622:	2301      	movs	r3, #1
 8000624:	613b      	str	r3, [r7, #16]
    uint8_t cnt = 0;
 8000626:	2300      	movs	r3, #0
 8000628:	757b      	strb	r3, [r7, #21]
    
    dataReady = 0;
 800062a:	2300      	movs	r3, #0
 800062c:	82fb      	strh	r3, [r7, #22]
    while(dataReady == 0)
 800062e:	e011      	b.n	8000654 <MLX90640_GetFrameData+0x42>
    {
        error = MLX90640_I2CRead(slaveAddr, 0x8000, 1, &statusRegister);
 8000630:	f107 030c 	add.w	r3, r7, #12
 8000634:	79f8      	ldrb	r0, [r7, #7]
 8000636:	2201      	movs	r2, #1
 8000638:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800063c:	f002 fd54 	bl	80030e8 <MLX90640_I2CRead>
 8000640:	6138      	str	r0, [r7, #16]
        if(error != 0)
 8000642:	693b      	ldr	r3, [r7, #16]
 8000644:	2b00      	cmp	r3, #0
 8000646:	d001      	beq.n	800064c <MLX90640_GetFrameData+0x3a>
        {
            return error;
 8000648:	693b      	ldr	r3, [r7, #16]
 800064a:	e063      	b.n	8000714 <MLX90640_GetFrameData+0x102>
        }    
        dataReady = statusRegister & 0x0008;
 800064c:	89bb      	ldrh	r3, [r7, #12]
 800064e:	f003 0308 	and.w	r3, r3, #8
 8000652:	82fb      	strh	r3, [r7, #22]
    while(dataReady == 0)
 8000654:	8afb      	ldrh	r3, [r7, #22]
 8000656:	2b00      	cmp	r3, #0
 8000658:	d0ea      	beq.n	8000630 <MLX90640_GetFrameData+0x1e>
    }       
        
    while(dataReady != 0 && cnt < 5)
 800065a:	e030      	b.n	80006be <MLX90640_GetFrameData+0xac>
    { 
        error = MLX90640_I2CWrite(slaveAddr, 0x8000, 0x0030);
 800065c:	79fb      	ldrb	r3, [r7, #7]
 800065e:	2230      	movs	r2, #48	; 0x30
 8000660:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000664:	4618      	mov	r0, r3
 8000666:	f002 fd8f 	bl	8003188 <MLX90640_I2CWrite>
 800066a:	6138      	str	r0, [r7, #16]
        if(error == -1)
 800066c:	693b      	ldr	r3, [r7, #16]
 800066e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000672:	d101      	bne.n	8000678 <MLX90640_GetFrameData+0x66>
        {
            return error;
 8000674:	693b      	ldr	r3, [r7, #16]
 8000676:	e04d      	b.n	8000714 <MLX90640_GetFrameData+0x102>
        }
            
        error = MLX90640_I2CRead(slaveAddr, 0x0400, 832, frameData); 
 8000678:	79f8      	ldrb	r0, [r7, #7]
 800067a:	683b      	ldr	r3, [r7, #0]
 800067c:	f44f 7250 	mov.w	r2, #832	; 0x340
 8000680:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000684:	f002 fd30 	bl	80030e8 <MLX90640_I2CRead>
 8000688:	6138      	str	r0, [r7, #16]
        if(error != 0)
 800068a:	693b      	ldr	r3, [r7, #16]
 800068c:	2b00      	cmp	r3, #0
 800068e:	d001      	beq.n	8000694 <MLX90640_GetFrameData+0x82>
        {
            return error;
 8000690:	693b      	ldr	r3, [r7, #16]
 8000692:	e03f      	b.n	8000714 <MLX90640_GetFrameData+0x102>
        }
                   
        error = MLX90640_I2CRead(slaveAddr, 0x8000, 1, &statusRegister);
 8000694:	f107 030c 	add.w	r3, r7, #12
 8000698:	79f8      	ldrb	r0, [r7, #7]
 800069a:	2201      	movs	r2, #1
 800069c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80006a0:	f002 fd22 	bl	80030e8 <MLX90640_I2CRead>
 80006a4:	6138      	str	r0, [r7, #16]
        if(error != 0)
 80006a6:	693b      	ldr	r3, [r7, #16]
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d001      	beq.n	80006b0 <MLX90640_GetFrameData+0x9e>
        {
            return error;
 80006ac:	693b      	ldr	r3, [r7, #16]
 80006ae:	e031      	b.n	8000714 <MLX90640_GetFrameData+0x102>
        }    
        dataReady = statusRegister & 0x0008;
 80006b0:	89bb      	ldrh	r3, [r7, #12]
 80006b2:	f003 0308 	and.w	r3, r3, #8
 80006b6:	82fb      	strh	r3, [r7, #22]
        cnt = cnt + 1;
 80006b8:	7d7b      	ldrb	r3, [r7, #21]
 80006ba:	3301      	adds	r3, #1
 80006bc:	757b      	strb	r3, [r7, #21]
    while(dataReady != 0 && cnt < 5)
 80006be:	8afb      	ldrh	r3, [r7, #22]
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d002      	beq.n	80006ca <MLX90640_GetFrameData+0xb8>
 80006c4:	7d7b      	ldrb	r3, [r7, #21]
 80006c6:	2b04      	cmp	r3, #4
 80006c8:	d9c8      	bls.n	800065c <MLX90640_GetFrameData+0x4a>
    }
    
    if(cnt > 4)
 80006ca:	7d7b      	ldrb	r3, [r7, #21]
 80006cc:	2b04      	cmp	r3, #4
 80006ce:	d902      	bls.n	80006d6 <MLX90640_GetFrameData+0xc4>
    {
        return -8;
 80006d0:	f06f 0307 	mvn.w	r3, #7
 80006d4:	e01e      	b.n	8000714 <MLX90640_GetFrameData+0x102>
    }    
    
    error = MLX90640_I2CRead(slaveAddr, 0x800D, 1, &controlRegister1);
 80006d6:	f107 030e 	add.w	r3, r7, #14
 80006da:	79f8      	ldrb	r0, [r7, #7]
 80006dc:	2201      	movs	r2, #1
 80006de:	f248 010d 	movw	r1, #32781	; 0x800d
 80006e2:	f002 fd01 	bl	80030e8 <MLX90640_I2CRead>
 80006e6:	6138      	str	r0, [r7, #16]
    frameData[832] = controlRegister1;
 80006e8:	683b      	ldr	r3, [r7, #0]
 80006ea:	f503 63d0 	add.w	r3, r3, #1664	; 0x680
 80006ee:	89fa      	ldrh	r2, [r7, #14]
 80006f0:	801a      	strh	r2, [r3, #0]
    frameData[833] = statusRegister & 0x0001;
 80006f2:	89ba      	ldrh	r2, [r7, #12]
 80006f4:	683b      	ldr	r3, [r7, #0]
 80006f6:	f203 6382 	addw	r3, r3, #1666	; 0x682
 80006fa:	f002 0201 	and.w	r2, r2, #1
 80006fe:	b292      	uxth	r2, r2
 8000700:	801a      	strh	r2, [r3, #0]
    
    if(error != 0)
 8000702:	693b      	ldr	r3, [r7, #16]
 8000704:	2b00      	cmp	r3, #0
 8000706:	d001      	beq.n	800070c <MLX90640_GetFrameData+0xfa>
    {
        return error;
 8000708:	693b      	ldr	r3, [r7, #16]
 800070a:	e003      	b.n	8000714 <MLX90640_GetFrameData+0x102>
    }
    
    return frameData[833];    
 800070c:	683b      	ldr	r3, [r7, #0]
 800070e:	f203 6382 	addw	r3, r3, #1666	; 0x682
 8000712:	881b      	ldrh	r3, [r3, #0]
}
 8000714:	4618      	mov	r0, r3
 8000716:	3718      	adds	r7, #24
 8000718:	46bd      	mov	sp, r7
 800071a:	bd80      	pop	{r7, pc}

0800071c <MLX90640_ExtractParameters>:

int MLX90640_ExtractParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b084      	sub	sp, #16
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
 8000724:	6039      	str	r1, [r7, #0]
    int error = 0;
 8000726:	2300      	movs	r3, #0
 8000728:	60fb      	str	r3, [r7, #12]
    
    ExtractVDDParameters(eeData, mlx90640);
 800072a:	6839      	ldr	r1, [r7, #0]
 800072c:	6878      	ldr	r0, [r7, #4]
 800072e:	f000 fdd9 	bl	80012e4 <ExtractVDDParameters>
    ExtractPTATParameters(eeData, mlx90640);
 8000732:	6839      	ldr	r1, [r7, #0]
 8000734:	6878      	ldr	r0, [r7, #4]
 8000736:	f000 fe0f 	bl	8001358 <ExtractPTATParameters>
    ExtractGainParameters(eeData, mlx90640);
 800073a:	6839      	ldr	r1, [r7, #0]
 800073c:	6878      	ldr	r0, [r7, #4]
 800073e:	f000 fe8f 	bl	8001460 <ExtractGainParameters>
    ExtractTgcParameters(eeData, mlx90640);
 8000742:	6839      	ldr	r1, [r7, #0]
 8000744:	6878      	ldr	r0, [r7, #4]
 8000746:	f000 fe9d 	bl	8001484 <ExtractTgcParameters>
    ExtractResolutionParameters(eeData, mlx90640);
 800074a:	6839      	ldr	r1, [r7, #0]
 800074c:	6878      	ldr	r0, [r7, #4]
 800074e:	f000 fed1 	bl	80014f4 <ExtractResolutionParameters>
    ExtractKsTaParameters(eeData, mlx90640);
 8000752:	6839      	ldr	r1, [r7, #0]
 8000754:	6878      	ldr	r0, [r7, #4]
 8000756:	f000 fee5 	bl	8001524 <ExtractKsTaParameters>
    ExtractKsToParameters(eeData, mlx90640);
 800075a:	6839      	ldr	r1, [r7, #0]
 800075c:	6878      	ldr	r0, [r7, #4]
 800075e:	f000 ff19 	bl	8001594 <ExtractKsToParameters>
    ExtractCPParameters(eeData, mlx90640);
 8000762:	6839      	ldr	r1, [r7, #0]
 8000764:	6878      	ldr	r0, [r7, #4]
 8000766:	f002 f9af 	bl	8002ac8 <ExtractCPParameters>
    ExtractAlphaParameters(eeData, mlx90640);
 800076a:	6839      	ldr	r1, [r7, #0]
 800076c:	6878      	ldr	r0, [r7, #4]
 800076e:	f000 fff7 	bl	8001760 <ExtractAlphaParameters>
    ExtractOffsetParameters(eeData, mlx90640);
 8000772:	6839      	ldr	r1, [r7, #0]
 8000774:	6878      	ldr	r0, [r7, #4]
 8000776:	f001 fb51 	bl	8001e1c <ExtractOffsetParameters>
    ExtractKtaPixelParameters(eeData, mlx90640);
 800077a:	6839      	ldr	r1, [r7, #0]
 800077c:	6878      	ldr	r0, [r7, #4]
 800077e:	f001 fd87 	bl	8002290 <ExtractKtaPixelParameters>
    ExtractKvPixelParameters(eeData, mlx90640);
 8000782:	6839      	ldr	r1, [r7, #0]
 8000784:	6878      	ldr	r0, [r7, #4]
 8000786:	f001 ffb7 	bl	80026f8 <ExtractKvPixelParameters>
    ExtractCILCParameters(eeData, mlx90640);
 800078a:	6839      	ldr	r1, [r7, #0]
 800078c:	6878      	ldr	r0, [r7, #4]
 800078e:	f002 fadf 	bl	8002d50 <ExtractCILCParameters>
    error = ExtractDeviatingPixels(eeData, mlx90640);  
 8000792:	6839      	ldr	r1, [r7, #0]
 8000794:	6878      	ldr	r0, [r7, #4]
 8000796:	f002 fb7b 	bl	8002e90 <ExtractDeviatingPixels>
 800079a:	60f8      	str	r0, [r7, #12]
    
    return error;
 800079c:	68fb      	ldr	r3, [r7, #12]

}
 800079e:	4618      	mov	r0, r3
 80007a0:	3710      	adds	r7, #16
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}

080007a6 <MLX90640_SetRefreshRate>:
}

//------------------------------------------------------------------------------

int MLX90640_SetRefreshRate(uint8_t slaveAddr, uint8_t refreshRate)
{
 80007a6:	b580      	push	{r7, lr}
 80007a8:	b086      	sub	sp, #24
 80007aa:	af00      	add	r7, sp, #0
 80007ac:	4603      	mov	r3, r0
 80007ae:	460a      	mov	r2, r1
 80007b0:	71fb      	strb	r3, [r7, #7]
 80007b2:	4613      	mov	r3, r2
 80007b4:	71bb      	strb	r3, [r7, #6]
    uint16_t controlRegister1;
    int value;
    int error;
    
    value = (refreshRate & 0x07)<<7;
 80007b6:	79bb      	ldrb	r3, [r7, #6]
 80007b8:	01db      	lsls	r3, r3, #7
 80007ba:	f403 7360 	and.w	r3, r3, #896	; 0x380
 80007be:	613b      	str	r3, [r7, #16]
    
    error = MLX90640_I2CRead(slaveAddr, 0x800D, 1, &controlRegister1);
 80007c0:	f107 030e 	add.w	r3, r7, #14
 80007c4:	79f8      	ldrb	r0, [r7, #7]
 80007c6:	2201      	movs	r2, #1
 80007c8:	f248 010d 	movw	r1, #32781	; 0x800d
 80007cc:	f002 fc8c 	bl	80030e8 <MLX90640_I2CRead>
 80007d0:	6178      	str	r0, [r7, #20]
    if(error == 0)
 80007d2:	697b      	ldr	r3, [r7, #20]
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d110      	bne.n	80007fa <MLX90640_SetRefreshRate+0x54>
    {
        value = (controlRegister1 & 0xFC7F) | value;
 80007d8:	89fb      	ldrh	r3, [r7, #14]
 80007da:	461a      	mov	r2, r3
 80007dc:	f64f 437f 	movw	r3, #64639	; 0xfc7f
 80007e0:	4013      	ands	r3, r2
 80007e2:	693a      	ldr	r2, [r7, #16]
 80007e4:	4313      	orrs	r3, r2
 80007e6:	613b      	str	r3, [r7, #16]
        error = MLX90640_I2CWrite(slaveAddr, 0x800D, value);
 80007e8:	693b      	ldr	r3, [r7, #16]
 80007ea:	b29a      	uxth	r2, r3
 80007ec:	79fb      	ldrb	r3, [r7, #7]
 80007ee:	f248 010d 	movw	r1, #32781	; 0x800d
 80007f2:	4618      	mov	r0, r3
 80007f4:	f002 fcc8 	bl	8003188 <MLX90640_I2CWrite>
 80007f8:	6178      	str	r0, [r7, #20]
    }    
    
    return error;
 80007fa:	697b      	ldr	r3, [r7, #20]
}
 80007fc:	4618      	mov	r0, r3
 80007fe:	3718      	adds	r7, #24
 8000800:	46bd      	mov	sp, r7
 8000802:	bd80      	pop	{r7, pc}

08000804 <MLX90640_SetChessMode>:
}

//------------------------------------------------------------------------------

int MLX90640_SetChessMode(uint8_t slaveAddr)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b086      	sub	sp, #24
 8000808:	af00      	add	r7, sp, #0
 800080a:	4603      	mov	r3, r0
 800080c:	71fb      	strb	r3, [r7, #7]
    uint16_t controlRegister1;
    int value;
    int error;
        
    error = MLX90640_I2CRead(slaveAddr, 0x800D, 1, &controlRegister1);
 800080e:	f107 030e 	add.w	r3, r7, #14
 8000812:	79f8      	ldrb	r0, [r7, #7]
 8000814:	2201      	movs	r2, #1
 8000816:	f248 010d 	movw	r1, #32781	; 0x800d
 800081a:	f002 fc65 	bl	80030e8 <MLX90640_I2CRead>
 800081e:	6178      	str	r0, [r7, #20]
    
    if(error == 0)
 8000820:	697b      	ldr	r3, [r7, #20]
 8000822:	2b00      	cmp	r3, #0
 8000824:	d10d      	bne.n	8000842 <MLX90640_SetChessMode+0x3e>
    {
        value = (controlRegister1 | 0x1000);
 8000826:	89fb      	ldrh	r3, [r7, #14]
 8000828:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800082c:	b29b      	uxth	r3, r3
 800082e:	613b      	str	r3, [r7, #16]
        error = MLX90640_I2CWrite(slaveAddr, 0x800D, value);        
 8000830:	693b      	ldr	r3, [r7, #16]
 8000832:	b29a      	uxth	r2, r3
 8000834:	79fb      	ldrb	r3, [r7, #7]
 8000836:	f248 010d 	movw	r1, #32781	; 0x800d
 800083a:	4618      	mov	r0, r3
 800083c:	f002 fca4 	bl	8003188 <MLX90640_I2CWrite>
 8000840:	6178      	str	r0, [r7, #20]
    }    
    
    return error;
 8000842:	697b      	ldr	r3, [r7, #20]
}
 8000844:	4618      	mov	r0, r3
 8000846:	3718      	adds	r7, #24
 8000848:	46bd      	mov	sp, r7
 800084a:	bd80      	pop	{r7, pc}
 800084c:	0000      	movs	r0, r0
	...

08000850 <MLX90640_CalculateTo>:
}

//------------------------------------------------------------------------------

void MLX90640_CalculateTo(uint16_t *frameData, const paramsMLX90640 *params, float emissivity, float tr, float *result)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b0a0      	sub	sp, #128	; 0x80
 8000854:	af00      	add	r7, sp, #0
 8000856:	6178      	str	r0, [r7, #20]
 8000858:	6139      	str	r1, [r7, #16]
 800085a:	ed87 0a03 	vstr	s0, [r7, #12]
 800085e:	edc7 0a02 	vstr	s1, [r7, #8]
 8000862:	607a      	str	r2, [r7, #4]
    float kvScale;
    float alphaScale;
    float kta;
    float kv;
    
    subPage = frameData[833];
 8000864:	697b      	ldr	r3, [r7, #20]
 8000866:	f8b3 3682 	ldrh.w	r3, [r3, #1666]	; 0x682
 800086a:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
    vdd = MLX90640_GetVdd(frameData, params);
 800086e:	6939      	ldr	r1, [r7, #16]
 8000870:	6978      	ldr	r0, [r7, #20]
 8000872:	f000 fc2d 	bl	80010d0 <MLX90640_GetVdd>
 8000876:	ed87 0a19 	vstr	s0, [r7, #100]	; 0x64
    ta = MLX90640_GetTa(frameData, params);
 800087a:	6939      	ldr	r1, [r7, #16]
 800087c:	6978      	ldr	r0, [r7, #20]
 800087e:	f000 fca1 	bl	80011c4 <MLX90640_GetTa>
 8000882:	ed87 0a18 	vstr	s0, [r7, #96]	; 0x60
    
    ta4 = (ta + 273.15f);
 8000886:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 800088a:	ed9f 7ad3 	vldr	s14, [pc, #844]	; 8000bd8 <MLX90640_CalculateTo+0x388>
 800088e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000892:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
    ta4 = ta4 * ta4;
 8000896:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800089a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800089e:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
    ta4 = ta4 * ta4;
 80008a2:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80008a6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80008aa:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
    tr4 = (tr + 273.15f);
 80008ae:	edd7 7a02 	vldr	s15, [r7, #8]
 80008b2:	ed9f 7ac9 	vldr	s14, [pc, #804]	; 8000bd8 <MLX90640_CalculateTo+0x388>
 80008b6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80008ba:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
    tr4 = tr4 * tr4;
 80008be:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80008c2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80008c6:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
    tr4 = tr4 * tr4;
 80008ca:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80008ce:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80008d2:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
    taTr = tr4 - (tr4-ta4)/emissivity;
 80008d6:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80008da:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80008de:	ee77 6a67 	vsub.f32	s13, s14, s15
 80008e2:	ed97 7a03 	vldr	s14, [r7, #12]
 80008e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80008ea:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80008ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80008f2:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
    
    ktaScale = pow(2,(double)params->ktaScale);
 80008f6:	693b      	ldr	r3, [r7, #16]
 80008f8:	f893 3f4c 	ldrb.w	r3, [r3, #3916]	; 0xf4c
 80008fc:	ee07 3a90 	vmov	s15, r3
 8000900:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8000904:	eeb0 1b47 	vmov.f64	d1, d7
 8000908:	eeb0 0b00 	vmov.f64	d0, #0	; 0x40000000  2.0
 800090c:	f00d f830 	bl	800d970 <pow>
 8000910:	eeb0 7b40 	vmov.f64	d7, d0
 8000914:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000918:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
    kvScale = pow(2,(double)params->kvScale);
 800091c:	693b      	ldr	r3, [r7, #16]
 800091e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000922:	f893 324d 	ldrb.w	r3, [r3, #589]	; 0x24d
 8000926:	ee07 3a90 	vmov	s15, r3
 800092a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800092e:	eeb0 1b47 	vmov.f64	d1, d7
 8000932:	eeb0 0b00 	vmov.f64	d0, #0	; 0x40000000  2.0
 8000936:	f00d f81b 	bl	800d970 <pow>
 800093a:	eeb0 7b40 	vmov.f64	d7, d0
 800093e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000942:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
    alphaScale = pow(2,(double)params->alphaScale);
 8000946:	693b      	ldr	r3, [r7, #16]
 8000948:	f893 364a 	ldrb.w	r3, [r3, #1610]	; 0x64a
 800094c:	ee07 3a90 	vmov	s15, r3
 8000950:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8000954:	eeb0 1b47 	vmov.f64	d1, d7
 8000958:	eeb0 0b00 	vmov.f64	d0, #0	; 0x40000000  2.0
 800095c:	f00d f808 	bl	800d970 <pow>
 8000960:	eeb0 7b40 	vmov.f64	d7, d0
 8000964:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000968:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
    
    alphaCorrR[0] = 1 / (1 + params->ksTo[0] * 40);
 800096c:	693b      	ldr	r3, [r7, #16]
 800096e:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8000972:	ed9f 7a94 	vldr	s14, [pc, #592]	; 8000bc4 <MLX90640_CalculateTo+0x374>
 8000976:	ee67 7a87 	vmul.f32	s15, s15, s14
 800097a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800097e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8000982:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8000986:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800098a:	edc7 7a06 	vstr	s15, [r7, #24]
    alphaCorrR[1] = 1 ;
 800098e:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8000992:	61fb      	str	r3, [r7, #28]
    alphaCorrR[2] = (1 + params->ksTo[1] * params->ct[2]);
 8000994:	693b      	ldr	r3, [r7, #16]
 8000996:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 800099a:	693b      	ldr	r3, [r7, #16]
 800099c:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	; 0x44
 80009a0:	ee07 3a90 	vmov	s15, r3
 80009a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80009a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80009ac:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80009b0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80009b4:	edc7 7a08 	vstr	s15, [r7, #32]
    alphaCorrR[3] = alphaCorrR[2] * (1 + params->ksTo[2] * (params->ct[3] - params->ct[2]));
 80009b8:	ed97 7a08 	vldr	s14, [r7, #32]
 80009bc:	693b      	ldr	r3, [r7, #16]
 80009be:	edd3 6a0d 	vldr	s13, [r3, #52]	; 0x34
 80009c2:	693b      	ldr	r3, [r7, #16]
 80009c4:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	; 0x46
 80009c8:	461a      	mov	r2, r3
 80009ca:	693b      	ldr	r3, [r7, #16]
 80009cc:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	; 0x44
 80009d0:	1ad3      	subs	r3, r2, r3
 80009d2:	ee07 3a90 	vmov	s15, r3
 80009d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80009da:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80009de:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80009e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80009e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80009ea:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    
//------------------------- Gain calculation -----------------------------------    
    gain = frameData[778];
 80009ee:	697b      	ldr	r3, [r7, #20]
 80009f0:	f203 6314 	addw	r3, r3, #1556	; 0x614
 80009f4:	881b      	ldrh	r3, [r3, #0]
 80009f6:	ee07 3a90 	vmov	s15, r3
 80009fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80009fe:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
    if(gain > 32767)
 8000a02:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8000a06:	ed9f 7a70 	vldr	s14, [pc, #448]	; 8000bc8 <MLX90640_CalculateTo+0x378>
 8000a0a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000a0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a12:	dd07      	ble.n	8000a24 <MLX90640_CalculateTo+0x1d4>
    {
        gain = gain - 65536;
 8000a14:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8000a18:	ed9f 7a6c 	vldr	s14, [pc, #432]	; 8000bcc <MLX90640_CalculateTo+0x37c>
 8000a1c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000a20:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
    }
    
    gain = params->gainEE / gain; 
 8000a24:	693b      	ldr	r3, [r7, #16]
 8000a26:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8000a2a:	ee07 3a90 	vmov	s15, r3
 8000a2e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000a32:	ed97 7a1f 	vldr	s14, [r7, #124]	; 0x7c
 8000a36:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000a3a:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
  
//------------------------- To calculation -------------------------------------    
    mode = (frameData[832] & 0x1000) >> 5;
 8000a3e:	697b      	ldr	r3, [r7, #20]
 8000a40:	f503 63d0 	add.w	r3, r3, #1664	; 0x680
 8000a44:	881b      	ldrh	r3, [r3, #0]
 8000a46:	115b      	asrs	r3, r3, #5
 8000a48:	b2db      	uxtb	r3, r3
 8000a4a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8000a4e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
    irDataCP[0] = frameData[776];  
 8000a52:	697b      	ldr	r3, [r7, #20]
 8000a54:	f503 63c2 	add.w	r3, r3, #1552	; 0x610
 8000a58:	881b      	ldrh	r3, [r3, #0]
 8000a5a:	ee07 3a90 	vmov	s15, r3
 8000a5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000a62:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    irDataCP[1] = frameData[808];
 8000a66:	697b      	ldr	r3, [r7, #20]
 8000a68:	f503 63ca 	add.w	r3, r3, #1616	; 0x650
 8000a6c:	881b      	ldrh	r3, [r3, #0]
 8000a6e:	ee07 3a90 	vmov	s15, r3
 8000a72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000a76:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    for( int i = 0; i < 2; i++)
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	673b      	str	r3, [r7, #112]	; 0x70
 8000a7e:	e034      	b.n	8000aea <MLX90640_CalculateTo+0x29a>
    {
        if(irDataCP[i] > 32767)
 8000a80:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000a82:	009b      	lsls	r3, r3, #2
 8000a84:	3380      	adds	r3, #128	; 0x80
 8000a86:	443b      	add	r3, r7
 8000a88:	3b58      	subs	r3, #88	; 0x58
 8000a8a:	edd3 7a00 	vldr	s15, [r3]
 8000a8e:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 8000bc8 <MLX90640_CalculateTo+0x378>
 8000a92:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000a96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a9a:	dd11      	ble.n	8000ac0 <MLX90640_CalculateTo+0x270>
        {
            irDataCP[i] = irDataCP[i] - 65536;
 8000a9c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000a9e:	009b      	lsls	r3, r3, #2
 8000aa0:	3380      	adds	r3, #128	; 0x80
 8000aa2:	443b      	add	r3, r7
 8000aa4:	3b58      	subs	r3, #88	; 0x58
 8000aa6:	edd3 7a00 	vldr	s15, [r3]
 8000aaa:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8000bcc <MLX90640_CalculateTo+0x37c>
 8000aae:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000ab2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000ab4:	009b      	lsls	r3, r3, #2
 8000ab6:	3380      	adds	r3, #128	; 0x80
 8000ab8:	443b      	add	r3, r7
 8000aba:	3b58      	subs	r3, #88	; 0x58
 8000abc:	edc3 7a00 	vstr	s15, [r3]
        }
        irDataCP[i] = irDataCP[i] * gain;
 8000ac0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000ac2:	009b      	lsls	r3, r3, #2
 8000ac4:	3380      	adds	r3, #128	; 0x80
 8000ac6:	443b      	add	r3, r7
 8000ac8:	3b58      	subs	r3, #88	; 0x58
 8000aca:	ed93 7a00 	vldr	s14, [r3]
 8000ace:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8000ad2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ad6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000ad8:	009b      	lsls	r3, r3, #2
 8000ada:	3380      	adds	r3, #128	; 0x80
 8000adc:	443b      	add	r3, r7
 8000ade:	3b58      	subs	r3, #88	; 0x58
 8000ae0:	edc3 7a00 	vstr	s15, [r3]
    for( int i = 0; i < 2; i++)
 8000ae4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000ae6:	3301      	adds	r3, #1
 8000ae8:	673b      	str	r3, [r7, #112]	; 0x70
 8000aea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000aec:	2b01      	cmp	r3, #1
 8000aee:	ddc7      	ble.n	8000a80 <MLX90640_CalculateTo+0x230>
    }
    irDataCP[0] = irDataCP[0] - params->cpOffset[0] * (1 + params->cpKta * (ta - 25)) * (1 + params->cpKv * (vdd - 3.3f));
 8000af0:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8000af4:	693b      	ldr	r3, [r7, #16]
 8000af6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000afa:	f9b3 3258 	ldrsh.w	r3, [r3, #600]	; 0x258
 8000afe:	ee07 3a90 	vmov	s15, r3
 8000b02:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000b06:	693b      	ldr	r3, [r7, #16]
 8000b08:	ed93 6a08 	vldr	s12, [r3, #32]
 8000b0c:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8000b10:	eef3 5a09 	vmov.f32	s11, #57	; 0x41c80000  25.0
 8000b14:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8000b18:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000b1c:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8000b20:	ee77 7a86 	vadd.f32	s15, s15, s12
 8000b24:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000b28:	693b      	ldr	r3, [r7, #16]
 8000b2a:	ed93 6a07 	vldr	s12, [r3, #28]
 8000b2e:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8000b32:	eddf 5a27 	vldr	s11, [pc, #156]	; 8000bd0 <MLX90640_CalculateTo+0x380>
 8000b36:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8000b3a:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000b3e:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8000b42:	ee77 7a86 	vadd.f32	s15, s15, s12
 8000b46:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000b4a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000b4e:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    if( mode ==  params->calibrationModeEE)
 8000b52:	693b      	ldr	r3, [r7, #16]
 8000b54:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000b58:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8000b5c:	429a      	cmp	r2, r3
 8000b5e:	d13d      	bne.n	8000bdc <MLX90640_CalculateTo+0x38c>
    {
        irDataCP[1] = irDataCP[1] - params->cpOffset[1] * (1 + params->cpKta * (ta - 25)) * (1 + params->cpKv * (vdd - 3.3f));
 8000b60:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8000b64:	693b      	ldr	r3, [r7, #16]
 8000b66:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000b6a:	f9b3 325a 	ldrsh.w	r3, [r3, #602]	; 0x25a
 8000b6e:	ee07 3a90 	vmov	s15, r3
 8000b72:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000b76:	693b      	ldr	r3, [r7, #16]
 8000b78:	ed93 6a08 	vldr	s12, [r3, #32]
 8000b7c:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8000b80:	eef3 5a09 	vmov.f32	s11, #57	; 0x41c80000  25.0
 8000b84:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8000b88:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000b8c:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8000b90:	ee77 7a86 	vadd.f32	s15, s15, s12
 8000b94:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000b98:	693b      	ldr	r3, [r7, #16]
 8000b9a:	ed93 6a07 	vldr	s12, [r3, #28]
 8000b9e:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8000ba2:	eddf 5a0b 	vldr	s11, [pc, #44]	; 8000bd0 <MLX90640_CalculateTo+0x380>
 8000ba6:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8000baa:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000bae:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8000bb2:	ee77 7a86 	vadd.f32	s15, s15, s12
 8000bb6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000bba:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000bbe:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
 8000bc2:	e043      	b.n	8000c4c <MLX90640_CalculateTo+0x3fc>
 8000bc4:	42200000 	.word	0x42200000
 8000bc8:	46fffe00 	.word	0x46fffe00
 8000bcc:	47800000 	.word	0x47800000
 8000bd0:	40533333 	.word	0x40533333
 8000bd4:	358637bd 	.word	0x358637bd
 8000bd8:	43889333 	.word	0x43889333
    }
    else
    {
      irDataCP[1] = irDataCP[1] - (params->cpOffset[1] + params->ilChessC[0]) * (1 + params->cpKta * (ta - 25)) * (1 + params->cpKv * (vdd - 3.3f));
 8000bdc:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8000be0:	693b      	ldr	r3, [r7, #16]
 8000be2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000be6:	f9b3 325a 	ldrsh.w	r3, [r3, #602]	; 0x25a
 8000bea:	ee07 3a90 	vmov	s15, r3
 8000bee:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000bf2:	693b      	ldr	r3, [r7, #16]
 8000bf4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000bf8:	edd3 7a97 	vldr	s15, [r3, #604]	; 0x25c
 8000bfc:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8000c00:	693b      	ldr	r3, [r7, #16]
 8000c02:	ed93 6a08 	vldr	s12, [r3, #32]
 8000c06:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8000c0a:	eef3 5a09 	vmov.f32	s11, #57	; 0x41c80000  25.0
 8000c0e:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8000c12:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000c16:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8000c1a:	ee77 7a86 	vadd.f32	s15, s15, s12
 8000c1e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000c22:	693b      	ldr	r3, [r7, #16]
 8000c24:	ed93 6a07 	vldr	s12, [r3, #28]
 8000c28:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8000c2c:	ed5f 5a18 	vldr	s11, [pc, #-96]	; 8000bd0 <MLX90640_CalculateTo+0x380>
 8000c30:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8000c34:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000c38:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8000c3c:	ee77 7a86 	vadd.f32	s15, s15, s12
 8000c40:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000c44:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c48:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    }

    for( int pixelNumber = 0; pixelNumber < 768; pixelNumber++)
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8000c50:	e230      	b.n	80010b4 <MLX90640_CalculateTo+0x864>
    {
        ilPattern = pixelNumber / 32 - (pixelNumber / 64) * 2; 
 8000c52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	da00      	bge.n	8000c5a <MLX90640_CalculateTo+0x40a>
 8000c58:	331f      	adds	r3, #31
 8000c5a:	115b      	asrs	r3, r3, #5
 8000c5c:	b2da      	uxtb	r2, r3
 8000c5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	da00      	bge.n	8000c66 <MLX90640_CalculateTo+0x416>
 8000c64:	333f      	adds	r3, #63	; 0x3f
 8000c66:	119b      	asrs	r3, r3, #6
 8000c68:	b2db      	uxtb	r3, r3
 8000c6a:	005b      	lsls	r3, r3, #1
 8000c6c:	b2db      	uxtb	r3, r3
 8000c6e:	1ad3      	subs	r3, r2, r3
 8000c70:	b2db      	uxtb	r3, r3
 8000c72:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
        chessPattern = ilPattern ^ (pixelNumber - (pixelNumber/2)*2); 
 8000c76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	f003 0301 	and.w	r3, r3, #1
 8000c7e:	bfb8      	it	lt
 8000c80:	425b      	neglt	r3, r3
 8000c82:	b25a      	sxtb	r2, r3
 8000c84:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8000c88:	4053      	eors	r3, r2
 8000c8a:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
        conversionPattern = ((pixelNumber + 2) / 4 - (pixelNumber + 3) / 4 + (pixelNumber + 1) / 4 - pixelNumber / 4) * (1 - 2 * ilPattern);
 8000c8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000c90:	3302      	adds	r3, #2
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	da00      	bge.n	8000c98 <MLX90640_CalculateTo+0x448>
 8000c96:	3303      	adds	r3, #3
 8000c98:	109b      	asrs	r3, r3, #2
 8000c9a:	461a      	mov	r2, r3
 8000c9c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000c9e:	3303      	adds	r3, #3
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	da00      	bge.n	8000ca6 <MLX90640_CalculateTo+0x456>
 8000ca4:	3303      	adds	r3, #3
 8000ca6:	109b      	asrs	r3, r3, #2
 8000ca8:	425b      	negs	r3, r3
 8000caa:	441a      	add	r2, r3
 8000cac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000cae:	3301      	adds	r3, #1
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	da00      	bge.n	8000cb6 <MLX90640_CalculateTo+0x466>
 8000cb4:	3303      	adds	r3, #3
 8000cb6:	109b      	asrs	r3, r3, #2
 8000cb8:	441a      	add	r2, r3
 8000cba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	da00      	bge.n	8000cc2 <MLX90640_CalculateTo+0x472>
 8000cc0:	3303      	adds	r3, #3
 8000cc2:	109b      	asrs	r3, r3, #2
 8000cc4:	425b      	negs	r3, r3
 8000cc6:	4413      	add	r3, r2
 8000cc8:	b2da      	uxtb	r2, r3
 8000cca:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
 8000cce:	005b      	lsls	r3, r3, #1
 8000cd0:	f1c3 0301 	rsb	r3, r3, #1
 8000cd4:	b2db      	uxtb	r3, r3
 8000cd6:	fb12 f303 	smulbb	r3, r2, r3
 8000cda:	b2db      	uxtb	r3, r3
 8000cdc:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
        
        if(mode == 0)
 8000ce0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d104      	bne.n	8000cf2 <MLX90640_CalculateTo+0x4a2>
        {
          pattern = ilPattern; 
 8000ce8:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8000cec:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8000cf0:	e003      	b.n	8000cfa <MLX90640_CalculateTo+0x4aa>
        }
        else 
        {
          pattern = chessPattern; 
 8000cf2:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8000cf6:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
        }               
        
        if(pattern == frameData[833])
 8000cfa:	f997 3077 	ldrsb.w	r3, [r7, #119]	; 0x77
 8000cfe:	697a      	ldr	r2, [r7, #20]
 8000d00:	f202 6282 	addw	r2, r2, #1666	; 0x682
 8000d04:	8812      	ldrh	r2, [r2, #0]
 8000d06:	4293      	cmp	r3, r2
 8000d08:	f040 81d1 	bne.w	80010ae <MLX90640_CalculateTo+0x85e>
        {    
            irData = frameData[pixelNumber];
 8000d0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000d0e:	005b      	lsls	r3, r3, #1
 8000d10:	697a      	ldr	r2, [r7, #20]
 8000d12:	4413      	add	r3, r2
 8000d14:	881b      	ldrh	r3, [r3, #0]
 8000d16:	ee07 3a90 	vmov	s15, r3
 8000d1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000d1e:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
            if(irData > 32767)
 8000d22:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8000d26:	ed1f 7a58 	vldr	s14, [pc, #-352]	; 8000bc8 <MLX90640_CalculateTo+0x378>
 8000d2a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000d2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d32:	dd07      	ble.n	8000d44 <MLX90640_CalculateTo+0x4f4>
            {
                irData = irData - 65536;
 8000d34:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8000d38:	ed1f 7a5c 	vldr	s14, [pc, #-368]	; 8000bcc <MLX90640_CalculateTo+0x37c>
 8000d3c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000d40:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
            }
            irData = irData * gain;
 8000d44:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8000d48:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8000d4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d50:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
            
            kta = params->kta[pixelNumber]/ktaScale;
 8000d54:	693a      	ldr	r2, [r7, #16]
 8000d56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000d58:	4413      	add	r3, r2
 8000d5a:	f603 434c 	addw	r3, r3, #3148	; 0xc4c
 8000d5e:	f993 3000 	ldrsb.w	r3, [r3]
 8000d62:	ee07 3a90 	vmov	s15, r3
 8000d66:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000d6a:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8000d6e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d72:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
            kv = params->kv[pixelNumber]/kvScale;
 8000d76:	693a      	ldr	r2, [r7, #16]
 8000d78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000d7a:	4413      	add	r3, r2
 8000d7c:	f603 734d 	addw	r3, r3, #3917	; 0xf4d
 8000d80:	f993 3000 	ldrsb.w	r3, [r3]
 8000d84:	ee07 3a90 	vmov	s15, r3
 8000d88:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000d8c:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8000d90:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d94:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
            irData = irData - params->offset[pixelNumber]*(1 + kta*(ta - 25))*(1 + kv*(vdd - 3.3f));
 8000d98:	693a      	ldr	r2, [r7, #16]
 8000d9a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000d9c:	f503 7349 	add.w	r3, r3, #804	; 0x324
 8000da0:	005b      	lsls	r3, r3, #1
 8000da2:	4413      	add	r3, r2
 8000da4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000da8:	ee07 3a90 	vmov	s15, r3
 8000dac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000db0:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8000db4:	eef3 6a09 	vmov.f32	s13, #57	; 0x41c80000  25.0
 8000db8:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8000dbc:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8000dc0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000dc4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8000dc8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8000dcc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000dd0:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8000dd4:	ed5f 6a82 	vldr	s13, [pc, #-520]	; 8000bd0 <MLX90640_CalculateTo+0x380>
 8000dd8:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8000ddc:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8000de0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000de4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8000de8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8000dec:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000df0:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8000df4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000df8:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
            
            if(mode !=  params->calibrationModeEE)
 8000dfc:	693b      	ldr	r3, [r7, #16]
 8000dfe:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000e02:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8000e06:	429a      	cmp	r2, r3
 8000e08:	d023      	beq.n	8000e52 <MLX90640_CalculateTo+0x602>
            {
              irData = irData + params->ilChessC[2] * (2 * ilPattern - 1) - params->ilChessC[1] * conversionPattern; 
 8000e0a:	693b      	ldr	r3, [r7, #16]
 8000e0c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000e10:	ed93 7a99 	vldr	s14, [r3, #612]	; 0x264
 8000e14:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
 8000e18:	005b      	lsls	r3, r3, #1
 8000e1a:	3b01      	subs	r3, #1
 8000e1c:	ee07 3a90 	vmov	s15, r3
 8000e20:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e24:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000e28:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8000e2c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000e30:	693b      	ldr	r3, [r7, #16]
 8000e32:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000e36:	edd3 6a98 	vldr	s13, [r3, #608]	; 0x260
 8000e3a:	f997 3044 	ldrsb.w	r3, [r7, #68]	; 0x44
 8000e3e:	ee07 3a90 	vmov	s15, r3
 8000e42:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e46:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000e4a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e4e:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
            }                       
    
            irData = irData - params->tgc * irDataCP[subPage];
 8000e52:	693b      	ldr	r3, [r7, #16]
 8000e54:	ed93 7a06 	vldr	s14, [r3, #24]
 8000e58:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 8000e5c:	009b      	lsls	r3, r3, #2
 8000e5e:	3380      	adds	r3, #128	; 0x80
 8000e60:	443b      	add	r3, r7
 8000e62:	3b58      	subs	r3, #88	; 0x58
 8000e64:	edd3 7a00 	vldr	s15, [r3]
 8000e68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e6c:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8000e70:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e74:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
            irData = irData / emissivity;
 8000e78:	edd7 6a1e 	vldr	s13, [r7, #120]	; 0x78
 8000e7c:	ed97 7a03 	vldr	s14, [r7, #12]
 8000e80:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e84:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
            
            alphaCompensated = SCALEALPHA*alphaScale/params->alpha[pixelNumber];
 8000e88:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8000e8c:	ed1f 7aaf 	vldr	s14, [pc, #-700]	; 8000bd4 <MLX90640_CalculateTo+0x384>
 8000e90:	ee67 6a87 	vmul.f32	s13, s15, s14
 8000e94:	693a      	ldr	r2, [r7, #16]
 8000e96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000e98:	3324      	adds	r3, #36	; 0x24
 8000e9a:	005b      	lsls	r3, r3, #1
 8000e9c:	4413      	add	r3, r2
 8000e9e:	885b      	ldrh	r3, [r3, #2]
 8000ea0:	ee07 3a90 	vmov	s15, r3
 8000ea4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000ea8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000eac:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
            alphaCompensated = alphaCompensated*(1 + params->KsTa * (ta - 25));
 8000eb0:	693b      	ldr	r3, [r7, #16]
 8000eb2:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8000eb6:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8000eba:	eef3 6a09 	vmov.f32	s13, #57	; 0x41c80000  25.0
 8000ebe:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8000ec2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ec6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000eca:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000ece:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8000ed2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ed6:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
                        
            Sx = alphaCompensated * alphaCompensated * alphaCompensated * (irData + alphaCompensated * taTr);
 8000eda:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8000ede:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8000ee2:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8000ee6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000eea:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 8000eee:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8000ef2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000ef6:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8000efa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8000efe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f02:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
            Sx = sqrt(sqrt(Sx)) * params->ksTo[1];            
 8000f06:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8000f0a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000f0e:	eeb0 0b47 	vmov.f64	d0, d7
 8000f12:	f00c fc69 	bl	800d7e8 <sqrt>
 8000f16:	eeb0 7b40 	vmov.f64	d7, d0
 8000f1a:	eeb0 0b47 	vmov.f64	d0, d7
 8000f1e:	f00c fc63 	bl	800d7e8 <sqrt>
 8000f22:	eeb0 6b40 	vmov.f64	d6, d0
 8000f26:	693b      	ldr	r3, [r7, #16]
 8000f28:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8000f2c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000f30:	ee26 7b07 	vmul.f64	d7, d6, d7
 8000f34:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000f38:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
            
            To = sqrt(sqrt(irData/(alphaCompensated * (1 - params->ksTo[1] * 273.15f) + Sx) + taTr)) - 273.15f;                     
 8000f3c:	693b      	ldr	r3, [r7, #16]
 8000f3e:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8000f42:	ed1f 7adb 	vldr	s14, [pc, #-876]	; 8000bd8 <MLX90640_CalculateTo+0x388>
 8000f46:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f4a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000f4e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000f52:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8000f56:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000f5a:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8000f5e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f62:	edd7 6a1e 	vldr	s13, [r7, #120]	; 0x78
 8000f66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000f6a:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8000f6e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f72:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000f76:	eeb0 0b47 	vmov.f64	d0, d7
 8000f7a:	f00c fc35 	bl	800d7e8 <sqrt>
 8000f7e:	eeb0 7b40 	vmov.f64	d7, d0
 8000f82:	eeb0 0b47 	vmov.f64	d0, d7
 8000f86:	f00c fc2f 	bl	800d7e8 <sqrt>
 8000f8a:	eeb0 7b40 	vmov.f64	d7, d0
 8000f8e:	ed9f 6b4e 	vldr	d6, [pc, #312]	; 80010c8 <MLX90640_CalculateTo+0x878>
 8000f92:	ee37 7b46 	vsub.f64	d7, d7, d6
 8000f96:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000f9a:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
                    
            if(To < params->ct[1])
 8000f9e:	693b      	ldr	r3, [r7, #16]
 8000fa0:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	; 0x42
 8000fa4:	ee07 3a90 	vmov	s15, r3
 8000fa8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fac:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8000fb0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000fb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fb8:	d503      	bpl.n	8000fc2 <MLX90640_CalculateTo+0x772>
            {
                range = 0;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
 8000fc0:	e026      	b.n	8001010 <MLX90640_CalculateTo+0x7c0>
            }
            else if(To < params->ct[2])   
 8000fc2:	693b      	ldr	r3, [r7, #16]
 8000fc4:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	; 0x44
 8000fc8:	ee07 3a90 	vmov	s15, r3
 8000fcc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fd0:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8000fd4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000fd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fdc:	d503      	bpl.n	8000fe6 <MLX90640_CalculateTo+0x796>
            {
                range = 1;            
 8000fde:	2301      	movs	r3, #1
 8000fe0:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
 8000fe4:	e014      	b.n	8001010 <MLX90640_CalculateTo+0x7c0>
            }   
            else if(To < params->ct[3])
 8000fe6:	693b      	ldr	r3, [r7, #16]
 8000fe8:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	; 0x46
 8000fec:	ee07 3a90 	vmov	s15, r3
 8000ff0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000ff4:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8000ff8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000ffc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001000:	d503      	bpl.n	800100a <MLX90640_CalculateTo+0x7ba>
            {
                range = 2;            
 8001002:	2302      	movs	r3, #2
 8001004:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
 8001008:	e002      	b.n	8001010 <MLX90640_CalculateTo+0x7c0>
            }
            else
            {
                range = 3;            
 800100a:	2303      	movs	r3, #3
 800100c:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
            }      
            
            To = sqrt(sqrt(irData / (alphaCompensated * alphaCorrR[range] * (1 + params->ksTo[range] * (To - params->ct[range]))) + taTr)) - 273.15f;
 8001010:	f997 3076 	ldrsb.w	r3, [r7, #118]	; 0x76
 8001014:	009b      	lsls	r3, r3, #2
 8001016:	3380      	adds	r3, #128	; 0x80
 8001018:	443b      	add	r3, r7
 800101a:	3b68      	subs	r3, #104	; 0x68
 800101c:	ed93 7a00 	vldr	s14, [r3]
 8001020:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001024:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001028:	f997 3076 	ldrsb.w	r3, [r7, #118]	; 0x76
 800102c:	693a      	ldr	r2, [r7, #16]
 800102e:	330a      	adds	r3, #10
 8001030:	009b      	lsls	r3, r3, #2
 8001032:	4413      	add	r3, r2
 8001034:	3304      	adds	r3, #4
 8001036:	edd3 6a00 	vldr	s13, [r3]
 800103a:	f997 2076 	ldrsb.w	r2, [r7, #118]	; 0x76
 800103e:	693b      	ldr	r3, [r7, #16]
 8001040:	3220      	adds	r2, #32
 8001042:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8001046:	ee07 3a90 	vmov	s15, r3
 800104a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800104e:	ed97 6a0c 	vldr	s12, [r7, #48]	; 0x30
 8001052:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001056:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800105a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800105e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001062:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001066:	edd7 6a1e 	vldr	s13, [r7, #120]	; 0x78
 800106a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800106e:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001072:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001076:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800107a:	eeb0 0b47 	vmov.f64	d0, d7
 800107e:	f00c fbb3 	bl	800d7e8 <sqrt>
 8001082:	eeb0 7b40 	vmov.f64	d7, d0
 8001086:	eeb0 0b47 	vmov.f64	d0, d7
 800108a:	f00c fbad 	bl	800d7e8 <sqrt>
 800108e:	eeb0 7b40 	vmov.f64	d7, d0
 8001092:	ed9f 6b0d 	vldr	d6, [pc, #52]	; 80010c8 <MLX90640_CalculateTo+0x878>
 8001096:	ee37 7b46 	vsub.f64	d7, d7, d6
 800109a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800109e:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
                        
            result[pixelNumber] = To;
 80010a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80010a4:	009b      	lsls	r3, r3, #2
 80010a6:	687a      	ldr	r2, [r7, #4]
 80010a8:	4413      	add	r3, r2
 80010aa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80010ac:	601a      	str	r2, [r3, #0]
    for( int pixelNumber = 0; pixelNumber < 768; pixelNumber++)
 80010ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80010b0:	3301      	adds	r3, #1
 80010b2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80010b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80010b6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80010ba:	f6ff adca 	blt.w	8000c52 <MLX90640_CalculateTo+0x402>
        }
    }
}
 80010be:	bf00      	nop
 80010c0:	bf00      	nop
 80010c2:	3780      	adds	r7, #128	; 0x80
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	60000000 	.word	0x60000000
 80010cc:	40711266 	.word	0x40711266

080010d0 <MLX90640_GetVdd>:
}

//------------------------------------------------------------------------------

float MLX90640_GetVdd(uint16_t *frameData, const paramsMLX90640 *params)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	ed2d 8b02 	vpush	{d8}
 80010d6:	b086      	sub	sp, #24
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
 80010dc:	6039      	str	r1, [r7, #0]
    float vdd;
    float resolutionCorrection;

    int resolutionRAM;    
    
    vdd = frameData[810];
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	f203 6354 	addw	r3, r3, #1620	; 0x654
 80010e4:	881b      	ldrh	r3, [r3, #0]
 80010e6:	ee07 3a90 	vmov	s15, r3
 80010ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010ee:	edc7 7a05 	vstr	s15, [r7, #20]
    if(vdd > 32767)
 80010f2:	edd7 7a05 	vldr	s15, [r7, #20]
 80010f6:	ed9f 7a30 	vldr	s14, [pc, #192]	; 80011b8 <MLX90640_GetVdd+0xe8>
 80010fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001102:	dd07      	ble.n	8001114 <MLX90640_GetVdd+0x44>
    {
        vdd = vdd - 65536;
 8001104:	edd7 7a05 	vldr	s15, [r7, #20]
 8001108:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 80011bc <MLX90640_GetVdd+0xec>
 800110c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001110:	edc7 7a05 	vstr	s15, [r7, #20]
    }
    resolutionRAM = (frameData[832] & 0x0C00) >> 10;
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	f503 63d0 	add.w	r3, r3, #1664	; 0x680
 800111a:	881b      	ldrh	r3, [r3, #0]
 800111c:	129b      	asrs	r3, r3, #10
 800111e:	f003 0303 	and.w	r3, r3, #3
 8001122:	613b      	str	r3, [r7, #16]
    resolutionCorrection = pow(2, (double)params->resolutionEE) / pow(2, (double)resolutionRAM);
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800112a:	ee07 3a90 	vmov	s15, r3
 800112e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8001132:	eeb0 1b47 	vmov.f64	d1, d7
 8001136:	eeb0 0b00 	vmov.f64	d0, #0	; 0x40000000  2.0
 800113a:	f00c fc19 	bl	800d970 <pow>
 800113e:	eeb0 8b40 	vmov.f64	d8, d0
 8001142:	693b      	ldr	r3, [r7, #16]
 8001144:	ee07 3a90 	vmov	s15, r3
 8001148:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800114c:	eeb0 1b47 	vmov.f64	d1, d7
 8001150:	eeb0 0b00 	vmov.f64	d0, #0	; 0x40000000  2.0
 8001154:	f00c fc0c 	bl	800d970 <pow>
 8001158:	eeb0 6b40 	vmov.f64	d6, d0
 800115c:	ee88 7b06 	vdiv.f64	d7, d8, d6
 8001160:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001164:	edc7 7a03 	vstr	s15, [r7, #12]
    vdd = (resolutionCorrection * vdd - params->vdd25) / params->kVdd + 3.3f;
 8001168:	ed97 7a03 	vldr	s14, [r7, #12]
 800116c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001170:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800117a:	ee07 3a90 	vmov	s15, r3
 800117e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001182:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	f9b3 3000 	ldrsh.w	r3, [r3]
 800118c:	ee07 3a90 	vmov	s15, r3
 8001190:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001194:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001198:	ed9f 7a09 	vldr	s14, [pc, #36]	; 80011c0 <MLX90640_GetVdd+0xf0>
 800119c:	ee77 7a87 	vadd.f32	s15, s15, s14
 80011a0:	edc7 7a05 	vstr	s15, [r7, #20]
    
    return vdd;
 80011a4:	697b      	ldr	r3, [r7, #20]
 80011a6:	ee07 3a90 	vmov	s15, r3
}
 80011aa:	eeb0 0a67 	vmov.f32	s0, s15
 80011ae:	3718      	adds	r7, #24
 80011b0:	46bd      	mov	sp, r7
 80011b2:	ecbd 8b02 	vpop	{d8}
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	46fffe00 	.word	0x46fffe00
 80011bc:	47800000 	.word	0x47800000
 80011c0:	40533333 	.word	0x40533333

080011c4 <MLX90640_GetTa>:

//------------------------------------------------------------------------------

float MLX90640_GetTa(uint16_t *frameData, const paramsMLX90640 *params)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b086      	sub	sp, #24
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
 80011cc:	6039      	str	r1, [r7, #0]
    float ptat;
    float ptatArt;
    float vdd;
    float ta;
    
    vdd = MLX90640_GetVdd(frameData, params);
 80011ce:	6839      	ldr	r1, [r7, #0]
 80011d0:	6878      	ldr	r0, [r7, #4]
 80011d2:	f7ff ff7d 	bl	80010d0 <MLX90640_GetVdd>
 80011d6:	ed87 0a03 	vstr	s0, [r7, #12]
    
    ptat = frameData[800];
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	f503 63c8 	add.w	r3, r3, #1600	; 0x640
 80011e0:	881b      	ldrh	r3, [r3, #0]
 80011e2:	ee07 3a90 	vmov	s15, r3
 80011e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80011ea:	edc7 7a05 	vstr	s15, [r7, #20]
    if(ptat > 32767)
 80011ee:	edd7 7a05 	vldr	s15, [r7, #20]
 80011f2:	ed9f 7a38 	vldr	s14, [pc, #224]	; 80012d4 <MLX90640_GetTa+0x110>
 80011f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011fe:	dd07      	ble.n	8001210 <MLX90640_GetTa+0x4c>
    {
        ptat = ptat - 65536;
 8001200:	edd7 7a05 	vldr	s15, [r7, #20]
 8001204:	ed9f 7a34 	vldr	s14, [pc, #208]	; 80012d8 <MLX90640_GetTa+0x114>
 8001208:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800120c:	edc7 7a05 	vstr	s15, [r7, #20]
    }
    
    ptatArt = frameData[768];
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 8001216:	881b      	ldrh	r3, [r3, #0]
 8001218:	ee07 3a90 	vmov	s15, r3
 800121c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001220:	edc7 7a04 	vstr	s15, [r7, #16]
    if(ptatArt > 32767)
 8001224:	edd7 7a04 	vldr	s15, [r7, #16]
 8001228:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 80012d4 <MLX90640_GetTa+0x110>
 800122c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001230:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001234:	dd07      	ble.n	8001246 <MLX90640_GetTa+0x82>
    {
        ptatArt = ptatArt - 65536;
 8001236:	edd7 7a04 	vldr	s15, [r7, #16]
 800123a:	ed9f 7a27 	vldr	s14, [pc, #156]	; 80012d8 <MLX90640_GetTa+0x114>
 800123e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001242:	edc7 7a04 	vstr	s15, [r7, #16]
    }
    ptatArt = (ptat / (ptat * params->alphaPTAT + ptatArt)) * pow(2, (double)18);
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	ed93 7a04 	vldr	s14, [r3, #16]
 800124c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001250:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001254:	edd7 7a04 	vldr	s15, [r7, #16]
 8001258:	ee37 7a27 	vadd.f32	s14, s14, s15
 800125c:	edd7 6a05 	vldr	s13, [r7, #20]
 8001260:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001264:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80012dc <MLX90640_GetTa+0x118>
 8001268:	ee67 7a87 	vmul.f32	s15, s15, s14
 800126c:	edc7 7a04 	vstr	s15, [r7, #16]
    
    ta = (ptatArt / (1 + params->KvPTAT * (vdd - 3.3f)) - params->vPTAT25);
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	ed93 7a01 	vldr	s14, [r3, #4]
 8001276:	edd7 7a03 	vldr	s15, [r7, #12]
 800127a:	eddf 6a19 	vldr	s13, [pc, #100]	; 80012e0 <MLX90640_GetTa+0x11c>
 800127e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8001282:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001286:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800128a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800128e:	edd7 6a04 	vldr	s13, [r7, #16]
 8001292:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	899b      	ldrh	r3, [r3, #12]
 800129a:	ee07 3a90 	vmov	s15, r3
 800129e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012a6:	edc7 7a02 	vstr	s15, [r7, #8]
    ta = ta / params->KtPTAT + 25;
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	ed93 7a02 	vldr	s14, [r3, #8]
 80012b0:	edd7 6a02 	vldr	s13, [r7, #8]
 80012b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012b8:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 80012bc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80012c0:	edc7 7a02 	vstr	s15, [r7, #8]
    
    return ta;
 80012c4:	68bb      	ldr	r3, [r7, #8]
 80012c6:	ee07 3a90 	vmov	s15, r3
}
 80012ca:	eeb0 0a67 	vmov.f32	s0, s15
 80012ce:	3718      	adds	r7, #24
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	46fffe00 	.word	0x46fffe00
 80012d8:	47800000 	.word	0x47800000
 80012dc:	48800000 	.word	0x48800000
 80012e0:	40533333 	.word	0x40533333

080012e4 <ExtractVDDParameters>:
}

//------------------------------------------------------------------------------

void ExtractVDDParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
{
 80012e4:	b480      	push	{r7}
 80012e6:	b085      	sub	sp, #20
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
 80012ec:	6039      	str	r1, [r7, #0]
    int16_t kVdd;
    int16_t vdd25;
    
    kVdd = eeData[51];
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	3366      	adds	r3, #102	; 0x66
 80012f2:	881b      	ldrh	r3, [r3, #0]
 80012f4:	81fb      	strh	r3, [r7, #14]
    
    kVdd = (eeData[51] & 0xFF00) >> 8;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	3366      	adds	r3, #102	; 0x66
 80012fa:	881b      	ldrh	r3, [r3, #0]
 80012fc:	0a1b      	lsrs	r3, r3, #8
 80012fe:	b29b      	uxth	r3, r3
 8001300:	81fb      	strh	r3, [r7, #14]
    if(kVdd > 127)
 8001302:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001306:	2b7f      	cmp	r3, #127	; 0x7f
 8001308:	dd04      	ble.n	8001314 <ExtractVDDParameters+0x30>
    {
        kVdd = kVdd - 256;
 800130a:	89fb      	ldrh	r3, [r7, #14]
 800130c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001310:	b29b      	uxth	r3, r3
 8001312:	81fb      	strh	r3, [r7, #14]
    }
    kVdd = 32 * kVdd;
 8001314:	89fb      	ldrh	r3, [r7, #14]
 8001316:	015b      	lsls	r3, r3, #5
 8001318:	b29b      	uxth	r3, r3
 800131a:	81fb      	strh	r3, [r7, #14]
    vdd25 = eeData[51] & 0x00FF;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	3366      	adds	r3, #102	; 0x66
 8001320:	881b      	ldrh	r3, [r3, #0]
 8001322:	b21b      	sxth	r3, r3
 8001324:	b2db      	uxtb	r3, r3
 8001326:	81bb      	strh	r3, [r7, #12]
    vdd25 = ((vdd25 - 256) << 5) - 8192;
 8001328:	89bb      	ldrh	r3, [r7, #12]
 800132a:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800132e:	b29b      	uxth	r3, r3
 8001330:	015b      	lsls	r3, r3, #5
 8001332:	b29b      	uxth	r3, r3
 8001334:	f5a3 5300 	sub.w	r3, r3, #8192	; 0x2000
 8001338:	b29b      	uxth	r3, r3
 800133a:	81bb      	strh	r3, [r7, #12]
    
    mlx90640->kVdd = kVdd;
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	89fa      	ldrh	r2, [r7, #14]
 8001340:	801a      	strh	r2, [r3, #0]
    mlx90640->vdd25 = vdd25; 
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	89ba      	ldrh	r2, [r7, #12]
 8001346:	805a      	strh	r2, [r3, #2]
}
 8001348:	bf00      	nop
 800134a:	3714      	adds	r7, #20
 800134c:	46bd      	mov	sp, r7
 800134e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001352:	4770      	bx	lr
 8001354:	0000      	movs	r0, r0
	...

08001358 <ExtractPTATParameters>:

//------------------------------------------------------------------------------

void ExtractPTATParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
{
 8001358:	b480      	push	{r7}
 800135a:	b087      	sub	sp, #28
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
 8001360:	6039      	str	r1, [r7, #0]
    float KvPTAT;
    float KtPTAT;
    int16_t vPTAT25;
    float alphaPTAT;
    
    KvPTAT = (eeData[50] & 0xFC00) >> 10;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	3364      	adds	r3, #100	; 0x64
 8001366:	881b      	ldrh	r3, [r3, #0]
 8001368:	0a9b      	lsrs	r3, r3, #10
 800136a:	b29b      	uxth	r3, r3
 800136c:	ee07 3a90 	vmov	s15, r3
 8001370:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001374:	edc7 7a05 	vstr	s15, [r7, #20]
    if(KvPTAT > 31)
 8001378:	edd7 7a05 	vldr	s15, [r7, #20]
 800137c:	eeb3 7a0f 	vmov.f32	s14, #63	; 0x41f80000  31.0
 8001380:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001384:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001388:	dd07      	ble.n	800139a <ExtractPTATParameters+0x42>
    {
        KvPTAT = KvPTAT - 64;
 800138a:	edd7 7a05 	vldr	s15, [r7, #20]
 800138e:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8001450 <ExtractPTATParameters+0xf8>
 8001392:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001396:	edc7 7a05 	vstr	s15, [r7, #20]
    }
    KvPTAT = KvPTAT/4096;
 800139a:	ed97 7a05 	vldr	s14, [r7, #20]
 800139e:	eddf 6a2d 	vldr	s13, [pc, #180]	; 8001454 <ExtractPTATParameters+0xfc>
 80013a2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013a6:	edc7 7a05 	vstr	s15, [r7, #20]
    
    KtPTAT = eeData[50] & 0x03FF;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	3364      	adds	r3, #100	; 0x64
 80013ae:	881b      	ldrh	r3, [r3, #0]
 80013b0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80013b4:	ee07 3a90 	vmov	s15, r3
 80013b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013bc:	edc7 7a04 	vstr	s15, [r7, #16]
    if(KtPTAT > 511)
 80013c0:	edd7 7a04 	vldr	s15, [r7, #16]
 80013c4:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8001458 <ExtractPTATParameters+0x100>
 80013c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013d0:	dd07      	ble.n	80013e2 <ExtractPTATParameters+0x8a>
    {
        KtPTAT = KtPTAT - 1024;
 80013d2:	edd7 7a04 	vldr	s15, [r7, #16]
 80013d6:	ed9f 7a21 	vldr	s14, [pc, #132]	; 800145c <ExtractPTATParameters+0x104>
 80013da:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80013de:	edc7 7a04 	vstr	s15, [r7, #16]
    }
    KtPTAT = KtPTAT/8;
 80013e2:	ed97 7a04 	vldr	s14, [r7, #16]
 80013e6:	eef2 6a00 	vmov.f32	s13, #32	; 0x41000000  8.0
 80013ea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013ee:	edc7 7a04 	vstr	s15, [r7, #16]
    
    vPTAT25 = eeData[49];
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	3362      	adds	r3, #98	; 0x62
 80013f6:	881b      	ldrh	r3, [r3, #0]
 80013f8:	81fb      	strh	r3, [r7, #14]
    
    alphaPTAT = (eeData[16] & 0xF000) / pow(2, (double)14) + 8.0f;
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	3320      	adds	r3, #32
 80013fe:	881b      	ldrh	r3, [r3, #0]
 8001400:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8001404:	ee07 3a90 	vmov	s15, r3
 8001408:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800140c:	ed9f 5b0e 	vldr	d5, [pc, #56]	; 8001448 <ExtractPTATParameters+0xf0>
 8001410:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001414:	eeb2 6b00 	vmov.f64	d6, #32	; 0x41000000  8.0
 8001418:	ee37 7b06 	vadd.f64	d7, d7, d6
 800141c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001420:	edc7 7a02 	vstr	s15, [r7, #8]
    
    mlx90640->KvPTAT = KvPTAT;
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	697a      	ldr	r2, [r7, #20]
 8001428:	605a      	str	r2, [r3, #4]
    mlx90640->KtPTAT = KtPTAT;    
 800142a:	683b      	ldr	r3, [r7, #0]
 800142c:	693a      	ldr	r2, [r7, #16]
 800142e:	609a      	str	r2, [r3, #8]
    mlx90640->vPTAT25 = vPTAT25;
 8001430:	89fa      	ldrh	r2, [r7, #14]
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	819a      	strh	r2, [r3, #12]
    mlx90640->alphaPTAT = alphaPTAT;   
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	68ba      	ldr	r2, [r7, #8]
 800143a:	611a      	str	r2, [r3, #16]
}
 800143c:	bf00      	nop
 800143e:	371c      	adds	r7, #28
 8001440:	46bd      	mov	sp, r7
 8001442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001446:	4770      	bx	lr
 8001448:	00000000 	.word	0x00000000
 800144c:	40d00000 	.word	0x40d00000
 8001450:	42800000 	.word	0x42800000
 8001454:	45800000 	.word	0x45800000
 8001458:	43ff8000 	.word	0x43ff8000
 800145c:	44800000 	.word	0x44800000

08001460 <ExtractGainParameters>:

//------------------------------------------------------------------------------

void ExtractGainParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
{
 8001460:	b480      	push	{r7}
 8001462:	b085      	sub	sp, #20
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
 8001468:	6039      	str	r1, [r7, #0]
    int16_t gainEE;
    
    gainEE = eeData[48];
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	3360      	adds	r3, #96	; 0x60
 800146e:	881b      	ldrh	r3, [r3, #0]
 8001470:	81fb      	strh	r3, [r7, #14]
    if(gainEE > 32767)
    {
        gainEE = gainEE -65536;
    }
    
    mlx90640->gainEE = gainEE;    
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	89fa      	ldrh	r2, [r7, #14]
 8001476:	829a      	strh	r2, [r3, #20]
}
 8001478:	bf00      	nop
 800147a:	3714      	adds	r7, #20
 800147c:	46bd      	mov	sp, r7
 800147e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001482:	4770      	bx	lr

08001484 <ExtractTgcParameters>:

//------------------------------------------------------------------------------

void ExtractTgcParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
{
 8001484:	b480      	push	{r7}
 8001486:	b085      	sub	sp, #20
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
 800148c:	6039      	str	r1, [r7, #0]
    float tgc;
    tgc = eeData[60] & 0x00FF;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	3378      	adds	r3, #120	; 0x78
 8001492:	881b      	ldrh	r3, [r3, #0]
 8001494:	b2db      	uxtb	r3, r3
 8001496:	ee07 3a90 	vmov	s15, r3
 800149a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800149e:	edc7 7a03 	vstr	s15, [r7, #12]
    if(tgc > 127)
 80014a2:	edd7 7a03 	vldr	s15, [r7, #12]
 80014a6:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80014e8 <ExtractTgcParameters+0x64>
 80014aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014b2:	dd07      	ble.n	80014c4 <ExtractTgcParameters+0x40>
    {
        tgc = tgc - 256;
 80014b4:	edd7 7a03 	vldr	s15, [r7, #12]
 80014b8:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80014ec <ExtractTgcParameters+0x68>
 80014bc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80014c0:	edc7 7a03 	vstr	s15, [r7, #12]
    }
    tgc = tgc / 32.0f;
 80014c4:	ed97 7a03 	vldr	s14, [r7, #12]
 80014c8:	eddf 6a09 	vldr	s13, [pc, #36]	; 80014f0 <ExtractTgcParameters+0x6c>
 80014cc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014d0:	edc7 7a03 	vstr	s15, [r7, #12]
    
    mlx90640->tgc = tgc;        
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	68fa      	ldr	r2, [r7, #12]
 80014d8:	619a      	str	r2, [r3, #24]
}
 80014da:	bf00      	nop
 80014dc:	3714      	adds	r7, #20
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr
 80014e6:	bf00      	nop
 80014e8:	42fe0000 	.word	0x42fe0000
 80014ec:	43800000 	.word	0x43800000
 80014f0:	42000000 	.word	0x42000000

080014f4 <ExtractResolutionParameters>:

//------------------------------------------------------------------------------

void ExtractResolutionParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
{
 80014f4:	b480      	push	{r7}
 80014f6:	b085      	sub	sp, #20
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
 80014fc:	6039      	str	r1, [r7, #0]
    uint8_t resolutionEE;
    resolutionEE = (eeData[56] & 0x3000) >> 12;    
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	3370      	adds	r3, #112	; 0x70
 8001502:	881b      	ldrh	r3, [r3, #0]
 8001504:	131b      	asrs	r3, r3, #12
 8001506:	b2db      	uxtb	r3, r3
 8001508:	f003 0303 	and.w	r3, r3, #3
 800150c:	73fb      	strb	r3, [r7, #15]
    
    mlx90640->resolutionEE = resolutionEE;
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	7bfa      	ldrb	r2, [r7, #15]
 8001512:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
}
 8001516:	bf00      	nop
 8001518:	3714      	adds	r7, #20
 800151a:	46bd      	mov	sp, r7
 800151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001520:	4770      	bx	lr
	...

08001524 <ExtractKsTaParameters>:

//------------------------------------------------------------------------------

void ExtractKsTaParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
{
 8001524:	b480      	push	{r7}
 8001526:	b085      	sub	sp, #20
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
 800152c:	6039      	str	r1, [r7, #0]
    float KsTa;
    KsTa = (eeData[60] & 0xFF00) >> 8;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	3378      	adds	r3, #120	; 0x78
 8001532:	881b      	ldrh	r3, [r3, #0]
 8001534:	0a1b      	lsrs	r3, r3, #8
 8001536:	b29b      	uxth	r3, r3
 8001538:	ee07 3a90 	vmov	s15, r3
 800153c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001540:	edc7 7a03 	vstr	s15, [r7, #12]
    if(KsTa > 127)
 8001544:	edd7 7a03 	vldr	s15, [r7, #12]
 8001548:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8001588 <ExtractKsTaParameters+0x64>
 800154c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001550:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001554:	dd07      	ble.n	8001566 <ExtractKsTaParameters+0x42>
    {
        KsTa = KsTa -256;
 8001556:	edd7 7a03 	vldr	s15, [r7, #12]
 800155a:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 800158c <ExtractKsTaParameters+0x68>
 800155e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001562:	edc7 7a03 	vstr	s15, [r7, #12]
    }
    KsTa = KsTa / 8192.0f;
 8001566:	ed97 7a03 	vldr	s14, [r7, #12]
 800156a:	eddf 6a09 	vldr	s13, [pc, #36]	; 8001590 <ExtractKsTaParameters+0x6c>
 800156e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001572:	edc7 7a03 	vstr	s15, [r7, #12]
    
    mlx90640->KsTa = KsTa;
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	68fa      	ldr	r2, [r7, #12]
 800157a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800157c:	bf00      	nop
 800157e:	3714      	adds	r7, #20
 8001580:	46bd      	mov	sp, r7
 8001582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001586:	4770      	bx	lr
 8001588:	42fe0000 	.word	0x42fe0000
 800158c:	43800000 	.word	0x43800000
 8001590:	46000000 	.word	0x46000000

08001594 <ExtractKsToParameters>:

//------------------------------------------------------------------------------

void ExtractKsToParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
{
 8001594:	b480      	push	{r7}
 8001596:	b087      	sub	sp, #28
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
 800159c:	6039      	str	r1, [r7, #0]
    int KsToScale;
    int8_t step;
    
    step = ((eeData[63] & 0x3000) >> 12) * 10;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	337e      	adds	r3, #126	; 0x7e
 80015a2:	881b      	ldrh	r3, [r3, #0]
 80015a4:	131b      	asrs	r3, r3, #12
 80015a6:	b2db      	uxtb	r3, r3
 80015a8:	f003 0303 	and.w	r3, r3, #3
 80015ac:	b2db      	uxtb	r3, r3
 80015ae:	461a      	mov	r2, r3
 80015b0:	0092      	lsls	r2, r2, #2
 80015b2:	4413      	add	r3, r2
 80015b4:	005b      	lsls	r3, r3, #1
 80015b6:	b2db      	uxtb	r3, r3
 80015b8:	74fb      	strb	r3, [r7, #19]
    
    mlx90640->ct[0] = -40;
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	f64f 72d8 	movw	r2, #65496	; 0xffd8
 80015c0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    mlx90640->ct[1] = 0;
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	2200      	movs	r2, #0
 80015c8:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
    mlx90640->ct[2] = (eeData[63] & 0x00F0) >> 4;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	337e      	adds	r3, #126	; 0x7e
 80015d0:	881b      	ldrh	r3, [r3, #0]
 80015d2:	111b      	asrs	r3, r3, #4
 80015d4:	b21b      	sxth	r3, r3
 80015d6:	f003 030f 	and.w	r3, r3, #15
 80015da:	b21a      	sxth	r2, r3
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    mlx90640->ct[3] = (eeData[63] & 0x0F00) >> 8;    
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	337e      	adds	r3, #126	; 0x7e
 80015e6:	881b      	ldrh	r3, [r3, #0]
 80015e8:	121b      	asrs	r3, r3, #8
 80015ea:	b21b      	sxth	r3, r3
 80015ec:	f003 030f 	and.w	r3, r3, #15
 80015f0:	b21a      	sxth	r2, r3
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    
    mlx90640->ct[2] = mlx90640->ct[2]*step;
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	; 0x44
 80015fe:	b29a      	uxth	r2, r3
 8001600:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001604:	b29b      	uxth	r3, r3
 8001606:	fb12 f303 	smulbb	r3, r2, r3
 800160a:	b29b      	uxth	r3, r3
 800160c:	b21a      	sxth	r2, r3
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    mlx90640->ct[3] = mlx90640->ct[2] + mlx90640->ct[3]*step;
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	; 0x44
 800161a:	b29a      	uxth	r2, r3
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	; 0x46
 8001622:	b299      	uxth	r1, r3
 8001624:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001628:	b29b      	uxth	r3, r3
 800162a:	fb11 f303 	smulbb	r3, r1, r3
 800162e:	b29b      	uxth	r3, r3
 8001630:	4413      	add	r3, r2
 8001632:	b29b      	uxth	r3, r3
 8001634:	b21a      	sxth	r2, r3
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    mlx90640->ct[4] = 400;
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8001642:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    
    KsToScale = (eeData[63] & 0x000F) + 8;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	337e      	adds	r3, #126	; 0x7e
 800164a:	881b      	ldrh	r3, [r3, #0]
 800164c:	f003 030f 	and.w	r3, r3, #15
 8001650:	3308      	adds	r3, #8
 8001652:	60fb      	str	r3, [r7, #12]
    KsToScale = 1 << KsToScale;
 8001654:	2201      	movs	r2, #1
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	fa02 f303 	lsl.w	r3, r2, r3
 800165c:	60fb      	str	r3, [r7, #12]
    
    mlx90640->ksTo[0] = eeData[61] & 0x00FF;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	337a      	adds	r3, #122	; 0x7a
 8001662:	881b      	ldrh	r3, [r3, #0]
 8001664:	b2db      	uxtb	r3, r3
 8001666:	ee07 3a90 	vmov	s15, r3
 800166a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
    mlx90640->ksTo[1] = (eeData[61] & 0xFF00) >> 8;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	337a      	adds	r3, #122	; 0x7a
 8001678:	881b      	ldrh	r3, [r3, #0]
 800167a:	0a1b      	lsrs	r3, r3, #8
 800167c:	b29b      	uxth	r3, r3
 800167e:	ee07 3a90 	vmov	s15, r3
 8001682:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
    mlx90640->ksTo[2] = eeData[62] & 0x00FF;
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	337c      	adds	r3, #124	; 0x7c
 8001690:	881b      	ldrh	r3, [r3, #0]
 8001692:	b2db      	uxtb	r3, r3
 8001694:	ee07 3a90 	vmov	s15, r3
 8001698:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
    mlx90640->ksTo[3] = (eeData[62] & 0xFF00) >> 8;      
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	337c      	adds	r3, #124	; 0x7c
 80016a6:	881b      	ldrh	r3, [r3, #0]
 80016a8:	0a1b      	lsrs	r3, r3, #8
 80016aa:	b29b      	uxth	r3, r3
 80016ac:	ee07 3a90 	vmov	s15, r3
 80016b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
    
    for(int i = 0; i < 4; i++)
 80016ba:	2300      	movs	r3, #0
 80016bc:	617b      	str	r3, [r7, #20]
 80016be:	e03c      	b.n	800173a <ExtractKsToParameters+0x1a6>
    {
        if(mlx90640->ksTo[i] > 127)
 80016c0:	683a      	ldr	r2, [r7, #0]
 80016c2:	697b      	ldr	r3, [r7, #20]
 80016c4:	330a      	adds	r3, #10
 80016c6:	009b      	lsls	r3, r3, #2
 80016c8:	4413      	add	r3, r2
 80016ca:	3304      	adds	r3, #4
 80016cc:	edd3 7a00 	vldr	s15, [r3]
 80016d0:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8001754 <ExtractKsToParameters+0x1c0>
 80016d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016dc:	dd13      	ble.n	8001706 <ExtractKsToParameters+0x172>
        {
            mlx90640->ksTo[i] = mlx90640->ksTo[i] - 256;
 80016de:	683a      	ldr	r2, [r7, #0]
 80016e0:	697b      	ldr	r3, [r7, #20]
 80016e2:	330a      	adds	r3, #10
 80016e4:	009b      	lsls	r3, r3, #2
 80016e6:	4413      	add	r3, r2
 80016e8:	3304      	adds	r3, #4
 80016ea:	edd3 7a00 	vldr	s15, [r3]
 80016ee:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8001758 <ExtractKsToParameters+0x1c4>
 80016f2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80016f6:	683a      	ldr	r2, [r7, #0]
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	330a      	adds	r3, #10
 80016fc:	009b      	lsls	r3, r3, #2
 80016fe:	4413      	add	r3, r2
 8001700:	3304      	adds	r3, #4
 8001702:	edc3 7a00 	vstr	s15, [r3]
        }
        mlx90640->ksTo[i] = mlx90640->ksTo[i] / KsToScale;
 8001706:	683a      	ldr	r2, [r7, #0]
 8001708:	697b      	ldr	r3, [r7, #20]
 800170a:	330a      	adds	r3, #10
 800170c:	009b      	lsls	r3, r3, #2
 800170e:	4413      	add	r3, r2
 8001710:	3304      	adds	r3, #4
 8001712:	edd3 6a00 	vldr	s13, [r3]
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	ee07 3a90 	vmov	s15, r3
 800171c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001720:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001724:	683a      	ldr	r2, [r7, #0]
 8001726:	697b      	ldr	r3, [r7, #20]
 8001728:	330a      	adds	r3, #10
 800172a:	009b      	lsls	r3, r3, #2
 800172c:	4413      	add	r3, r2
 800172e:	3304      	adds	r3, #4
 8001730:	edc3 7a00 	vstr	s15, [r3]
    for(int i = 0; i < 4; i++)
 8001734:	697b      	ldr	r3, [r7, #20]
 8001736:	3301      	adds	r3, #1
 8001738:	617b      	str	r3, [r7, #20]
 800173a:	697b      	ldr	r3, [r7, #20]
 800173c:	2b03      	cmp	r3, #3
 800173e:	ddbf      	ble.n	80016c0 <ExtractKsToParameters+0x12c>
    } 
    
    mlx90640->ksTo[4] = -0.0002;
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	4a06      	ldr	r2, [pc, #24]	; (800175c <ExtractKsToParameters+0x1c8>)
 8001744:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8001746:	bf00      	nop
 8001748:	371c      	adds	r7, #28
 800174a:	46bd      	mov	sp, r7
 800174c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001750:	4770      	bx	lr
 8001752:	bf00      	nop
 8001754:	42fe0000 	.word	0x42fe0000
 8001758:	43800000 	.word	0x43800000
 800175c:	b951b717 	.word	0xb951b717

08001760 <ExtractAlphaParameters>:

//------------------------------------------------------------------------------

void ExtractAlphaParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	ed2d 8b02 	vpush	{d8}
 8001766:	f5ad 6d52 	sub.w	sp, sp, #3360	; 0xd20
 800176a:	af00      	add	r7, sp, #0
 800176c:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8001770:	f6a3 531c 	subw	r3, r3, #3356	; 0xd1c
 8001774:	6018      	str	r0, [r3, #0]
 8001776:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 800177a:	f5a3 6352 	sub.w	r3, r3, #3360	; 0xd20
 800177e:	6019      	str	r1, [r3, #0]
    int accRow[24];
    int accColumn[32];
    int p = 0;
 8001780:	2300      	movs	r3, #0
 8001782:	f8c7 3cf4 	str.w	r3, [r7, #3316]	; 0xcf4
    uint8_t accRemScale;
    float alphaTemp[768];
    float temp;
    

    accRemScale = eeData[32] & 0x000F;
 8001786:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 800178a:	f6a3 531c 	subw	r3, r3, #3356	; 0xd1c
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	3340      	adds	r3, #64	; 0x40
 8001792:	881b      	ldrh	r3, [r3, #0]
 8001794:	b2db      	uxtb	r3, r3
 8001796:	f003 030f 	and.w	r3, r3, #15
 800179a:	f887 3cf3 	strb.w	r3, [r7, #3315]	; 0xcf3
    accColumnScale = (eeData[32] & 0x00F0) >> 4;
 800179e:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 80017a2:	f6a3 531c 	subw	r3, r3, #3356	; 0xd1c
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	3340      	adds	r3, #64	; 0x40
 80017aa:	881b      	ldrh	r3, [r3, #0]
 80017ac:	111b      	asrs	r3, r3, #4
 80017ae:	b2db      	uxtb	r3, r3
 80017b0:	f003 030f 	and.w	r3, r3, #15
 80017b4:	f887 3cf2 	strb.w	r3, [r7, #3314]	; 0xcf2
    accRowScale = (eeData[32] & 0x0F00) >> 8;
 80017b8:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 80017bc:	f6a3 531c 	subw	r3, r3, #3356	; 0xd1c
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	3340      	adds	r3, #64	; 0x40
 80017c4:	881b      	ldrh	r3, [r3, #0]
 80017c6:	121b      	asrs	r3, r3, #8
 80017c8:	b2db      	uxtb	r3, r3
 80017ca:	f003 030f 	and.w	r3, r3, #15
 80017ce:	f887 3cf1 	strb.w	r3, [r7, #3313]	; 0xcf1
    alphaScale = ((eeData[32] & 0xF000) >> 12) + 30;
 80017d2:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 80017d6:	f6a3 531c 	subw	r3, r3, #3356	; 0xd1c
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	3340      	adds	r3, #64	; 0x40
 80017de:	881b      	ldrh	r3, [r3, #0]
 80017e0:	0b1b      	lsrs	r3, r3, #12
 80017e2:	b29b      	uxth	r3, r3
 80017e4:	b2db      	uxtb	r3, r3
 80017e6:	331e      	adds	r3, #30
 80017e8:	f887 3d1f 	strb.w	r3, [r7, #3359]	; 0xd1f
    alphaRef = eeData[33];
 80017ec:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 80017f0:	f6a3 531c 	subw	r3, r3, #3356	; 0xd1c
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	3342      	adds	r3, #66	; 0x42
 80017f8:	881b      	ldrh	r3, [r3, #0]
 80017fa:	f8c7 3cec 	str.w	r3, [r7, #3308]	; 0xcec
    
    for(int i = 0; i < 6; i++)
 80017fe:	2300      	movs	r3, #0
 8001800:	f8c7 3d14 	str.w	r3, [r7, #3348]	; 0xd14
 8001804:	e062      	b.n	80018cc <ExtractAlphaParameters+0x16c>
    {
        p = i * 4;
 8001806:	f8d7 3d14 	ldr.w	r3, [r7, #3348]	; 0xd14
 800180a:	009b      	lsls	r3, r3, #2
 800180c:	f8c7 3cf4 	str.w	r3, [r7, #3316]	; 0xcf4
        accRow[p + 0] = (eeData[34 + i] & 0x000F);
 8001810:	f8d7 3d14 	ldr.w	r3, [r7, #3348]	; 0xd14
 8001814:	3322      	adds	r3, #34	; 0x22
 8001816:	005b      	lsls	r3, r3, #1
 8001818:	f507 6252 	add.w	r2, r7, #3360	; 0xd20
 800181c:	f6a2 521c 	subw	r2, r2, #3356	; 0xd1c
 8001820:	6812      	ldr	r2, [r2, #0]
 8001822:	4413      	add	r3, r2
 8001824:	881b      	ldrh	r3, [r3, #0]
 8001826:	f003 020f 	and.w	r2, r3, #15
 800182a:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	; 0xcf4
 800182e:	009b      	lsls	r3, r3, #2
 8001830:	f503 6352 	add.w	r3, r3, #3360	; 0xd20
 8001834:	443b      	add	r3, r7
 8001836:	f843 2c94 	str.w	r2, [r3, #-148]
        accRow[p + 1] = (eeData[34 + i] & 0x00F0) >> 4;
 800183a:	f8d7 3d14 	ldr.w	r3, [r7, #3348]	; 0xd14
 800183e:	3322      	adds	r3, #34	; 0x22
 8001840:	005b      	lsls	r3, r3, #1
 8001842:	f507 6252 	add.w	r2, r7, #3360	; 0xd20
 8001846:	f6a2 521c 	subw	r2, r2, #3356	; 0xd1c
 800184a:	6812      	ldr	r2, [r2, #0]
 800184c:	4413      	add	r3, r2
 800184e:	881b      	ldrh	r3, [r3, #0]
 8001850:	111a      	asrs	r2, r3, #4
 8001852:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	; 0xcf4
 8001856:	3301      	adds	r3, #1
 8001858:	f002 020f 	and.w	r2, r2, #15
 800185c:	009b      	lsls	r3, r3, #2
 800185e:	f503 6352 	add.w	r3, r3, #3360	; 0xd20
 8001862:	443b      	add	r3, r7
 8001864:	f843 2c94 	str.w	r2, [r3, #-148]
        accRow[p + 2] = (eeData[34 + i] & 0x0F00) >> 8;
 8001868:	f8d7 3d14 	ldr.w	r3, [r7, #3348]	; 0xd14
 800186c:	3322      	adds	r3, #34	; 0x22
 800186e:	005b      	lsls	r3, r3, #1
 8001870:	f507 6252 	add.w	r2, r7, #3360	; 0xd20
 8001874:	f6a2 521c 	subw	r2, r2, #3356	; 0xd1c
 8001878:	6812      	ldr	r2, [r2, #0]
 800187a:	4413      	add	r3, r2
 800187c:	881b      	ldrh	r3, [r3, #0]
 800187e:	121a      	asrs	r2, r3, #8
 8001880:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	; 0xcf4
 8001884:	3302      	adds	r3, #2
 8001886:	f002 020f 	and.w	r2, r2, #15
 800188a:	009b      	lsls	r3, r3, #2
 800188c:	f503 6352 	add.w	r3, r3, #3360	; 0xd20
 8001890:	443b      	add	r3, r7
 8001892:	f843 2c94 	str.w	r2, [r3, #-148]
        accRow[p + 3] = (eeData[34 + i] & 0xF000) >> 12;
 8001896:	f8d7 3d14 	ldr.w	r3, [r7, #3348]	; 0xd14
 800189a:	3322      	adds	r3, #34	; 0x22
 800189c:	005b      	lsls	r3, r3, #1
 800189e:	f507 6252 	add.w	r2, r7, #3360	; 0xd20
 80018a2:	f6a2 521c 	subw	r2, r2, #3356	; 0xd1c
 80018a6:	6812      	ldr	r2, [r2, #0]
 80018a8:	4413      	add	r3, r2
 80018aa:	881b      	ldrh	r3, [r3, #0]
 80018ac:	0b1b      	lsrs	r3, r3, #12
 80018ae:	b29a      	uxth	r2, r3
 80018b0:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	; 0xcf4
 80018b4:	3303      	adds	r3, #3
 80018b6:	009b      	lsls	r3, r3, #2
 80018b8:	f503 6352 	add.w	r3, r3, #3360	; 0xd20
 80018bc:	443b      	add	r3, r7
 80018be:	f843 2c94 	str.w	r2, [r3, #-148]
    for(int i = 0; i < 6; i++)
 80018c2:	f8d7 3d14 	ldr.w	r3, [r7, #3348]	; 0xd14
 80018c6:	3301      	adds	r3, #1
 80018c8:	f8c7 3d14 	str.w	r3, [r7, #3348]	; 0xd14
 80018cc:	f8d7 3d14 	ldr.w	r3, [r7, #3348]	; 0xd14
 80018d0:	2b05      	cmp	r3, #5
 80018d2:	dd98      	ble.n	8001806 <ExtractAlphaParameters+0xa6>
    }
    
    for(int i = 0; i < 24; i++)
 80018d4:	2300      	movs	r3, #0
 80018d6:	f8c7 3d10 	str.w	r3, [r7, #3344]	; 0xd10
 80018da:	e020      	b.n	800191e <ExtractAlphaParameters+0x1be>
    {
        if (accRow[i] > 7)
 80018dc:	f8d7 3d10 	ldr.w	r3, [r7, #3344]	; 0xd10
 80018e0:	009b      	lsls	r3, r3, #2
 80018e2:	f503 6352 	add.w	r3, r3, #3360	; 0xd20
 80018e6:	443b      	add	r3, r7
 80018e8:	f853 3c94 	ldr.w	r3, [r3, #-148]
 80018ec:	2b07      	cmp	r3, #7
 80018ee:	dd11      	ble.n	8001914 <ExtractAlphaParameters+0x1b4>
        {
            accRow[i] = accRow[i] - 16;
 80018f0:	f8d7 3d10 	ldr.w	r3, [r7, #3344]	; 0xd10
 80018f4:	009b      	lsls	r3, r3, #2
 80018f6:	f503 6352 	add.w	r3, r3, #3360	; 0xd20
 80018fa:	443b      	add	r3, r7
 80018fc:	f853 3c94 	ldr.w	r3, [r3, #-148]
 8001900:	f1a3 0210 	sub.w	r2, r3, #16
 8001904:	f8d7 3d10 	ldr.w	r3, [r7, #3344]	; 0xd10
 8001908:	009b      	lsls	r3, r3, #2
 800190a:	f503 6352 	add.w	r3, r3, #3360	; 0xd20
 800190e:	443b      	add	r3, r7
 8001910:	f843 2c94 	str.w	r2, [r3, #-148]
    for(int i = 0; i < 24; i++)
 8001914:	f8d7 3d10 	ldr.w	r3, [r7, #3344]	; 0xd10
 8001918:	3301      	adds	r3, #1
 800191a:	f8c7 3d10 	str.w	r3, [r7, #3344]	; 0xd10
 800191e:	f8d7 3d10 	ldr.w	r3, [r7, #3344]	; 0xd10
 8001922:	2b17      	cmp	r3, #23
 8001924:	ddda      	ble.n	80018dc <ExtractAlphaParameters+0x17c>
        }
    }
    
    for(int i = 0; i < 8; i++)
 8001926:	2300      	movs	r3, #0
 8001928:	f8c7 3d0c 	str.w	r3, [r7, #3340]	; 0xd0c
 800192c:	e062      	b.n	80019f4 <ExtractAlphaParameters+0x294>
    {
        p = i * 4;
 800192e:	f8d7 3d0c 	ldr.w	r3, [r7, #3340]	; 0xd0c
 8001932:	009b      	lsls	r3, r3, #2
 8001934:	f8c7 3cf4 	str.w	r3, [r7, #3316]	; 0xcf4
        accColumn[p + 0] = (eeData[40 + i] & 0x000F);
 8001938:	f8d7 3d0c 	ldr.w	r3, [r7, #3340]	; 0xd0c
 800193c:	3328      	adds	r3, #40	; 0x28
 800193e:	005b      	lsls	r3, r3, #1
 8001940:	f507 6252 	add.w	r2, r7, #3360	; 0xd20
 8001944:	f6a2 521c 	subw	r2, r2, #3356	; 0xd1c
 8001948:	6812      	ldr	r2, [r2, #0]
 800194a:	4413      	add	r3, r2
 800194c:	881b      	ldrh	r3, [r3, #0]
 800194e:	f003 010f 	and.w	r1, r3, #15
 8001952:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8001956:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800195a:	f8d7 2cf4 	ldr.w	r2, [r7, #3316]	; 0xcf4
 800195e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        accColumn[p + 1] = (eeData[40 + i] & 0x00F0) >> 4;
 8001962:	f8d7 3d0c 	ldr.w	r3, [r7, #3340]	; 0xd0c
 8001966:	3328      	adds	r3, #40	; 0x28
 8001968:	005b      	lsls	r3, r3, #1
 800196a:	f507 6252 	add.w	r2, r7, #3360	; 0xd20
 800196e:	f6a2 521c 	subw	r2, r2, #3356	; 0xd1c
 8001972:	6812      	ldr	r2, [r2, #0]
 8001974:	4413      	add	r3, r2
 8001976:	881b      	ldrh	r3, [r3, #0]
 8001978:	111b      	asrs	r3, r3, #4
 800197a:	f8d7 2cf4 	ldr.w	r2, [r7, #3316]	; 0xcf4
 800197e:	3201      	adds	r2, #1
 8001980:	f003 010f 	and.w	r1, r3, #15
 8001984:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8001988:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800198c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        accColumn[p + 2] = (eeData[40 + i] & 0x0F00) >> 8;
 8001990:	f8d7 3d0c 	ldr.w	r3, [r7, #3340]	; 0xd0c
 8001994:	3328      	adds	r3, #40	; 0x28
 8001996:	005b      	lsls	r3, r3, #1
 8001998:	f507 6252 	add.w	r2, r7, #3360	; 0xd20
 800199c:	f6a2 521c 	subw	r2, r2, #3356	; 0xd1c
 80019a0:	6812      	ldr	r2, [r2, #0]
 80019a2:	4413      	add	r3, r2
 80019a4:	881b      	ldrh	r3, [r3, #0]
 80019a6:	121b      	asrs	r3, r3, #8
 80019a8:	f8d7 2cf4 	ldr.w	r2, [r7, #3316]	; 0xcf4
 80019ac:	3202      	adds	r2, #2
 80019ae:	f003 010f 	and.w	r1, r3, #15
 80019b2:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 80019b6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80019ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        accColumn[p + 3] = (eeData[40 + i] & 0xF000) >> 12;
 80019be:	f8d7 3d0c 	ldr.w	r3, [r7, #3340]	; 0xd0c
 80019c2:	3328      	adds	r3, #40	; 0x28
 80019c4:	005b      	lsls	r3, r3, #1
 80019c6:	f507 6252 	add.w	r2, r7, #3360	; 0xd20
 80019ca:	f6a2 521c 	subw	r2, r2, #3356	; 0xd1c
 80019ce:	6812      	ldr	r2, [r2, #0]
 80019d0:	4413      	add	r3, r2
 80019d2:	881b      	ldrh	r3, [r3, #0]
 80019d4:	0b1b      	lsrs	r3, r3, #12
 80019d6:	b299      	uxth	r1, r3
 80019d8:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	; 0xcf4
 80019dc:	1cda      	adds	r2, r3, #3
 80019de:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 80019e2:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80019e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for(int i = 0; i < 8; i++)
 80019ea:	f8d7 3d0c 	ldr.w	r3, [r7, #3340]	; 0xd0c
 80019ee:	3301      	adds	r3, #1
 80019f0:	f8c7 3d0c 	str.w	r3, [r7, #3340]	; 0xd0c
 80019f4:	f8d7 3d0c 	ldr.w	r3, [r7, #3340]	; 0xd0c
 80019f8:	2b07      	cmp	r3, #7
 80019fa:	dd98      	ble.n	800192e <ExtractAlphaParameters+0x1ce>
    }
    
    for(int i = 0; i < 32; i ++)
 80019fc:	2300      	movs	r3, #0
 80019fe:	f8c7 3d08 	str.w	r3, [r7, #3336]	; 0xd08
 8001a02:	e020      	b.n	8001a46 <ExtractAlphaParameters+0x2e6>
    {
        if (accColumn[i] > 7)
 8001a04:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8001a08:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001a0c:	f8d7 2d08 	ldr.w	r2, [r7, #3336]	; 0xd08
 8001a10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a14:	2b07      	cmp	r3, #7
 8001a16:	dd11      	ble.n	8001a3c <ExtractAlphaParameters+0x2dc>
        {
            accColumn[i] = accColumn[i] - 16;
 8001a18:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8001a1c:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001a20:	f8d7 2d08 	ldr.w	r2, [r7, #3336]	; 0xd08
 8001a24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a28:	f1a3 0110 	sub.w	r1, r3, #16
 8001a2c:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8001a30:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001a34:	f8d7 2d08 	ldr.w	r2, [r7, #3336]	; 0xd08
 8001a38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for(int i = 0; i < 32; i ++)
 8001a3c:	f8d7 3d08 	ldr.w	r3, [r7, #3336]	; 0xd08
 8001a40:	3301      	adds	r3, #1
 8001a42:	f8c7 3d08 	str.w	r3, [r7, #3336]	; 0xd08
 8001a46:	f8d7 3d08 	ldr.w	r3, [r7, #3336]	; 0xd08
 8001a4a:	2b1f      	cmp	r3, #31
 8001a4c:	ddda      	ble.n	8001a04 <ExtractAlphaParameters+0x2a4>
        }
    }

    for(int i = 0; i < 24; i++)
 8001a4e:	2300      	movs	r3, #0
 8001a50:	f8c7 3d04 	str.w	r3, [r7, #3332]	; 0xd04
 8001a54:	e12a      	b.n	8001cac <ExtractAlphaParameters+0x54c>
    {
        for(int j = 0; j < 32; j ++)
 8001a56:	2300      	movs	r3, #0
 8001a58:	f8c7 3d00 	str.w	r3, [r7, #3328]	; 0xd00
 8001a5c:	e11c      	b.n	8001c98 <ExtractAlphaParameters+0x538>
        {
            p = 32 * i +j;
 8001a5e:	f8d7 3d04 	ldr.w	r3, [r7, #3332]	; 0xd04
 8001a62:	015b      	lsls	r3, r3, #5
 8001a64:	f8d7 2d00 	ldr.w	r2, [r7, #3328]	; 0xd00
 8001a68:	4413      	add	r3, r2
 8001a6a:	f8c7 3cf4 	str.w	r3, [r7, #3316]	; 0xcf4
            alphaTemp[p] = (eeData[64 + p] & 0x03F0) >> 4;
 8001a6e:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	; 0xcf4
 8001a72:	3340      	adds	r3, #64	; 0x40
 8001a74:	005b      	lsls	r3, r3, #1
 8001a76:	f507 6252 	add.w	r2, r7, #3360	; 0xd20
 8001a7a:	f6a2 521c 	subw	r2, r2, #3356	; 0xd1c
 8001a7e:	6812      	ldr	r2, [r2, #0]
 8001a80:	4413      	add	r3, r2
 8001a82:	881b      	ldrh	r3, [r3, #0]
 8001a84:	111b      	asrs	r3, r3, #4
 8001a86:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001a8a:	ee07 3a90 	vmov	s15, r3
 8001a8e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a92:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8001a96:	f6a3 5214 	subw	r2, r3, #3348	; 0xd14
 8001a9a:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	; 0xcf4
 8001a9e:	009b      	lsls	r3, r3, #2
 8001aa0:	4413      	add	r3, r2
 8001aa2:	edc3 7a00 	vstr	s15, [r3]
            if (alphaTemp[p] > 31)
 8001aa6:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8001aaa:	f6a3 5214 	subw	r2, r3, #3348	; 0xd14
 8001aae:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	; 0xcf4
 8001ab2:	009b      	lsls	r3, r3, #2
 8001ab4:	4413      	add	r3, r2
 8001ab6:	edd3 7a00 	vldr	s15, [r3]
 8001aba:	eeb3 7a0f 	vmov.f32	s14, #63	; 0x41f80000  31.0
 8001abe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ac2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ac6:	dd17      	ble.n	8001af8 <ExtractAlphaParameters+0x398>
            {
                alphaTemp[p] = alphaTemp[p] - 64;
 8001ac8:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8001acc:	f6a3 5214 	subw	r2, r3, #3348	; 0xd14
 8001ad0:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	; 0xcf4
 8001ad4:	009b      	lsls	r3, r3, #2
 8001ad6:	4413      	add	r3, r2
 8001ad8:	edd3 7a00 	vldr	s15, [r3]
 8001adc:	ed9f 7acc 	vldr	s14, [pc, #816]	; 8001e10 <ExtractAlphaParameters+0x6b0>
 8001ae0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001ae4:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8001ae8:	f6a3 5214 	subw	r2, r3, #3348	; 0xd14
 8001aec:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	; 0xcf4
 8001af0:	009b      	lsls	r3, r3, #2
 8001af2:	4413      	add	r3, r2
 8001af4:	edc3 7a00 	vstr	s15, [r3]
            }
            alphaTemp[p] = alphaTemp[p]*(1 << accRemScale);
 8001af8:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8001afc:	f6a3 5214 	subw	r2, r3, #3348	; 0xd14
 8001b00:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	; 0xcf4
 8001b04:	009b      	lsls	r3, r3, #2
 8001b06:	4413      	add	r3, r2
 8001b08:	ed93 7a00 	vldr	s14, [r3]
 8001b0c:	f897 3cf3 	ldrb.w	r3, [r7, #3315]	; 0xcf3
 8001b10:	2201      	movs	r2, #1
 8001b12:	fa02 f303 	lsl.w	r3, r2, r3
 8001b16:	ee07 3a90 	vmov	s15, r3
 8001b1a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b22:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8001b26:	f6a3 5214 	subw	r2, r3, #3348	; 0xd14
 8001b2a:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	; 0xcf4
 8001b2e:	009b      	lsls	r3, r3, #2
 8001b30:	4413      	add	r3, r2
 8001b32:	edc3 7a00 	vstr	s15, [r3]
            alphaTemp[p] = (alphaRef + (accRow[i] << accRowScale) + (accColumn[j] << accColumnScale) + alphaTemp[p]);
 8001b36:	f8d7 3d04 	ldr.w	r3, [r7, #3332]	; 0xd04
 8001b3a:	009b      	lsls	r3, r3, #2
 8001b3c:	f503 6352 	add.w	r3, r3, #3360	; 0xd20
 8001b40:	443b      	add	r3, r7
 8001b42:	f853 2c94 	ldr.w	r2, [r3, #-148]
 8001b46:	f897 3cf1 	ldrb.w	r3, [r7, #3313]	; 0xcf1
 8001b4a:	409a      	lsls	r2, r3
 8001b4c:	f8d7 3cec 	ldr.w	r3, [r7, #3308]	; 0xcec
 8001b50:	441a      	add	r2, r3
 8001b52:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8001b56:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001b5a:	f8d7 1d00 	ldr.w	r1, [r7, #3328]	; 0xd00
 8001b5e:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8001b62:	f897 3cf2 	ldrb.w	r3, [r7, #3314]	; 0xcf2
 8001b66:	fa01 f303 	lsl.w	r3, r1, r3
 8001b6a:	4413      	add	r3, r2
 8001b6c:	ee07 3a90 	vmov	s15, r3
 8001b70:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b74:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8001b78:	f6a3 5214 	subw	r2, r3, #3348	; 0xd14
 8001b7c:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	; 0xcf4
 8001b80:	009b      	lsls	r3, r3, #2
 8001b82:	4413      	add	r3, r2
 8001b84:	edd3 7a00 	vldr	s15, [r3]
 8001b88:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b8c:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8001b90:	f6a3 5214 	subw	r2, r3, #3348	; 0xd14
 8001b94:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	; 0xcf4
 8001b98:	009b      	lsls	r3, r3, #2
 8001b9a:	4413      	add	r3, r2
 8001b9c:	edc3 7a00 	vstr	s15, [r3]
            alphaTemp[p] = alphaTemp[p] / pow(2,(double)alphaScale);
 8001ba0:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8001ba4:	f6a3 5214 	subw	r2, r3, #3348	; 0xd14
 8001ba8:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	; 0xcf4
 8001bac:	009b      	lsls	r3, r3, #2
 8001bae:	4413      	add	r3, r2
 8001bb0:	edd3 7a00 	vldr	s15, [r3]
 8001bb4:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8001bb8:	f897 3d1f 	ldrb.w	r3, [r7, #3359]	; 0xd1f
 8001bbc:	ee07 3a90 	vmov	s15, r3
 8001bc0:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8001bc4:	eeb0 1b47 	vmov.f64	d1, d7
 8001bc8:	eeb0 0b00 	vmov.f64	d0, #0	; 0x40000000  2.0
 8001bcc:	f00b fed0 	bl	800d970 <pow>
 8001bd0:	eeb0 6b40 	vmov.f64	d6, d0
 8001bd4:	ee88 7b06 	vdiv.f64	d7, d8, d6
 8001bd8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001bdc:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8001be0:	f6a3 5214 	subw	r2, r3, #3348	; 0xd14
 8001be4:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	; 0xcf4
 8001be8:	009b      	lsls	r3, r3, #2
 8001bea:	4413      	add	r3, r2
 8001bec:	edc3 7a00 	vstr	s15, [r3]
            alphaTemp[p] = alphaTemp[p] - mlx90640->tgc * (mlx90640->cpAlpha[0] + mlx90640->cpAlpha[1])/2;
 8001bf0:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8001bf4:	f6a3 5214 	subw	r2, r3, #3348	; 0xd14
 8001bf8:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	; 0xcf4
 8001bfc:	009b      	lsls	r3, r3, #2
 8001bfe:	4413      	add	r3, r2
 8001c00:	ed93 7a00 	vldr	s14, [r3]
 8001c04:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8001c08:	f5a3 6352 	sub.w	r3, r3, #3360	; 0xd20
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	edd3 6a06 	vldr	s13, [r3, #24]
 8001c12:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8001c16:	f5a3 6352 	sub.w	r3, r3, #3360	; 0xd20
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001c20:	ed93 6a94 	vldr	s12, [r3, #592]	; 0x250
 8001c24:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8001c28:	f5a3 6352 	sub.w	r3, r3, #3360	; 0xd20
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001c32:	edd3 7a95 	vldr	s15, [r3, #596]	; 0x254
 8001c36:	ee76 7a27 	vadd.f32	s15, s12, s15
 8001c3a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001c3e:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001c42:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001c46:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c4a:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8001c4e:	f6a3 5214 	subw	r2, r3, #3348	; 0xd14
 8001c52:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	; 0xcf4
 8001c56:	009b      	lsls	r3, r3, #2
 8001c58:	4413      	add	r3, r2
 8001c5a:	edc3 7a00 	vstr	s15, [r3]
            alphaTemp[p] = SCALEALPHA/alphaTemp[p];
 8001c5e:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8001c62:	f6a3 5214 	subw	r2, r3, #3348	; 0xd14
 8001c66:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	; 0xcf4
 8001c6a:	009b      	lsls	r3, r3, #2
 8001c6c:	4413      	add	r3, r2
 8001c6e:	ed93 7a00 	vldr	s14, [r3]
 8001c72:	eddf 6a68 	vldr	s13, [pc, #416]	; 8001e14 <ExtractAlphaParameters+0x6b4>
 8001c76:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c7a:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8001c7e:	f6a3 5214 	subw	r2, r3, #3348	; 0xd14
 8001c82:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	; 0xcf4
 8001c86:	009b      	lsls	r3, r3, #2
 8001c88:	4413      	add	r3, r2
 8001c8a:	edc3 7a00 	vstr	s15, [r3]
        for(int j = 0; j < 32; j ++)
 8001c8e:	f8d7 3d00 	ldr.w	r3, [r7, #3328]	; 0xd00
 8001c92:	3301      	adds	r3, #1
 8001c94:	f8c7 3d00 	str.w	r3, [r7, #3328]	; 0xd00
 8001c98:	f8d7 3d00 	ldr.w	r3, [r7, #3328]	; 0xd00
 8001c9c:	2b1f      	cmp	r3, #31
 8001c9e:	f77f aede 	ble.w	8001a5e <ExtractAlphaParameters+0x2fe>
    for(int i = 0; i < 24; i++)
 8001ca2:	f8d7 3d04 	ldr.w	r3, [r7, #3332]	; 0xd04
 8001ca6:	3301      	adds	r3, #1
 8001ca8:	f8c7 3d04 	str.w	r3, [r7, #3332]	; 0xd04
 8001cac:	f8d7 3d04 	ldr.w	r3, [r7, #3332]	; 0xd04
 8001cb0:	2b17      	cmp	r3, #23
 8001cb2:	f77f aed0 	ble.w	8001a56 <ExtractAlphaParameters+0x2f6>
        }
    }
    
    temp = alphaTemp[0];
 8001cb6:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8001cba:	f6a3 5314 	subw	r3, r3, #3348	; 0xd14
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f607 5218 	addw	r2, r7, #3352	; 0xd18
 8001cc4:	6013      	str	r3, [r2, #0]
    for(int i = 1; i < 768; i++)
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	f8c7 3cfc 	str.w	r3, [r7, #3324]	; 0xcfc
 8001ccc:	e023      	b.n	8001d16 <ExtractAlphaParameters+0x5b6>
    {
        if (alphaTemp[i] > temp)
 8001cce:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8001cd2:	f6a3 5214 	subw	r2, r3, #3348	; 0xd14
 8001cd6:	f8d7 3cfc 	ldr.w	r3, [r7, #3324]	; 0xcfc
 8001cda:	009b      	lsls	r3, r3, #2
 8001cdc:	4413      	add	r3, r2
 8001cde:	edd3 7a00 	vldr	s15, [r3]
 8001ce2:	f607 5318 	addw	r3, r7, #3352	; 0xd18
 8001ce6:	ed93 7a00 	vldr	s14, [r3]
 8001cea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001cee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cf2:	d50b      	bpl.n	8001d0c <ExtractAlphaParameters+0x5ac>
        {
            temp = alphaTemp[i];
 8001cf4:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8001cf8:	f6a3 5214 	subw	r2, r3, #3348	; 0xd14
 8001cfc:	f8d7 3cfc 	ldr.w	r3, [r7, #3324]	; 0xcfc
 8001d00:	009b      	lsls	r3, r3, #2
 8001d02:	4413      	add	r3, r2
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f607 5218 	addw	r2, r7, #3352	; 0xd18
 8001d0a:	6013      	str	r3, [r2, #0]
    for(int i = 1; i < 768; i++)
 8001d0c:	f8d7 3cfc 	ldr.w	r3, [r7, #3324]	; 0xcfc
 8001d10:	3301      	adds	r3, #1
 8001d12:	f8c7 3cfc 	str.w	r3, [r7, #3324]	; 0xcfc
 8001d16:	f8d7 3cfc 	ldr.w	r3, [r7, #3324]	; 0xcfc
 8001d1a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001d1e:	dbd6      	blt.n	8001cce <ExtractAlphaParameters+0x56e>
        }
    }
    
    alphaScale = 0;
 8001d20:	2300      	movs	r3, #0
 8001d22:	f887 3d1f 	strb.w	r3, [r7, #3359]	; 0xd1f
    while(temp < 32768)
 8001d26:	e00e      	b.n	8001d46 <ExtractAlphaParameters+0x5e6>
    {
        temp = temp*2;
 8001d28:	f607 5318 	addw	r3, r7, #3352	; 0xd18
 8001d2c:	edd3 7a00 	vldr	s15, [r3]
 8001d30:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001d34:	f607 5318 	addw	r3, r7, #3352	; 0xd18
 8001d38:	edc3 7a00 	vstr	s15, [r3]
        alphaScale = alphaScale + 1;
 8001d3c:	f897 3d1f 	ldrb.w	r3, [r7, #3359]	; 0xd1f
 8001d40:	3301      	adds	r3, #1
 8001d42:	f887 3d1f 	strb.w	r3, [r7, #3359]	; 0xd1f
    while(temp < 32768)
 8001d46:	f607 5318 	addw	r3, r7, #3352	; 0xd18
 8001d4a:	edd3 7a00 	vldr	s15, [r3]
 8001d4e:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8001e18 <ExtractAlphaParameters+0x6b8>
 8001d52:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d5a:	d4e5      	bmi.n	8001d28 <ExtractAlphaParameters+0x5c8>
    } 
    
    for(int i = 0; i < 768; i++)
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	f8c7 3cf8 	str.w	r3, [r7, #3320]	; 0xcf8
 8001d62:	e03f      	b.n	8001de4 <ExtractAlphaParameters+0x684>
    {
        temp = alphaTemp[i] * pow(2,(double)alphaScale);        
 8001d64:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8001d68:	f6a3 5214 	subw	r2, r3, #3348	; 0xd14
 8001d6c:	f8d7 3cf8 	ldr.w	r3, [r7, #3320]	; 0xcf8
 8001d70:	009b      	lsls	r3, r3, #2
 8001d72:	4413      	add	r3, r2
 8001d74:	edd3 7a00 	vldr	s15, [r3]
 8001d78:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8001d7c:	f897 3d1f 	ldrb.w	r3, [r7, #3359]	; 0xd1f
 8001d80:	ee07 3a90 	vmov	s15, r3
 8001d84:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8001d88:	eeb0 1b47 	vmov.f64	d1, d7
 8001d8c:	eeb0 0b00 	vmov.f64	d0, #0	; 0x40000000  2.0
 8001d90:	f00b fdee 	bl	800d970 <pow>
 8001d94:	eeb0 7b40 	vmov.f64	d7, d0
 8001d98:	ee28 7b07 	vmul.f64	d7, d8, d7
 8001d9c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001da0:	f607 5318 	addw	r3, r7, #3352	; 0xd18
 8001da4:	edc3 7a00 	vstr	s15, [r3]
        mlx90640->alpha[i] = (temp + 0.5f);        
 8001da8:	f607 5318 	addw	r3, r7, #3352	; 0xd18
 8001dac:	edd3 7a00 	vldr	s15, [r3]
 8001db0:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001db4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001db8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001dbc:	ee17 3a90 	vmov	r3, s15
 8001dc0:	b299      	uxth	r1, r3
 8001dc2:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8001dc6:	f5a3 6352 	sub.w	r3, r3, #3360	; 0xd20
 8001dca:	681a      	ldr	r2, [r3, #0]
 8001dcc:	f8d7 3cf8 	ldr.w	r3, [r7, #3320]	; 0xcf8
 8001dd0:	3324      	adds	r3, #36	; 0x24
 8001dd2:	005b      	lsls	r3, r3, #1
 8001dd4:	4413      	add	r3, r2
 8001dd6:	460a      	mov	r2, r1
 8001dd8:	805a      	strh	r2, [r3, #2]
    for(int i = 0; i < 768; i++)
 8001dda:	f8d7 3cf8 	ldr.w	r3, [r7, #3320]	; 0xcf8
 8001dde:	3301      	adds	r3, #1
 8001de0:	f8c7 3cf8 	str.w	r3, [r7, #3320]	; 0xcf8
 8001de4:	f8d7 3cf8 	ldr.w	r3, [r7, #3320]	; 0xcf8
 8001de8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001dec:	dbba      	blt.n	8001d64 <ExtractAlphaParameters+0x604>
        
    } 
    
    mlx90640->alphaScale = alphaScale;      
 8001dee:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8001df2:	f5a3 6352 	sub.w	r3, r3, #3360	; 0xd20
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f897 2d1f 	ldrb.w	r2, [r7, #3359]	; 0xd1f
 8001dfc:	f883 264a 	strb.w	r2, [r3, #1610]	; 0x64a
   
}
 8001e00:	bf00      	nop
 8001e02:	f507 6752 	add.w	r7, r7, #3360	; 0xd20
 8001e06:	46bd      	mov	sp, r7
 8001e08:	ecbd 8b02 	vpop	{d8}
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	42800000 	.word	0x42800000
 8001e14:	358637bd 	.word	0x358637bd
 8001e18:	47000000 	.word	0x47000000

08001e1c <ExtractOffsetParameters>:

//------------------------------------------------------------------------------

void ExtractOffsetParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b0c5      	sub	sp, #276	; 0x114
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001e26:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001e2a:	6018      	str	r0, [r3, #0]
 8001e2c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001e30:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001e34:	6019      	str	r1, [r3, #0]
    int occRow[24];
    int occColumn[32];
    int p = 0;
 8001e36:	2300      	movs	r3, #0
 8001e38:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    uint8_t occRowScale;
    uint8_t occColumnScale;
    uint8_t occRemScale;
    

    occRemScale = (eeData[16] & 0x000F);
 8001e3c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001e40:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	3320      	adds	r3, #32
 8001e48:	881b      	ldrh	r3, [r3, #0]
 8001e4a:	b2db      	uxtb	r3, r3
 8001e4c:	f003 030f 	and.w	r3, r3, #15
 8001e50:	f887 30f3 	strb.w	r3, [r7, #243]	; 0xf3
    occColumnScale = (eeData[16] & 0x00F0) >> 4;
 8001e54:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001e58:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	3320      	adds	r3, #32
 8001e60:	881b      	ldrh	r3, [r3, #0]
 8001e62:	111b      	asrs	r3, r3, #4
 8001e64:	b2db      	uxtb	r3, r3
 8001e66:	f003 030f 	and.w	r3, r3, #15
 8001e6a:	f887 30f2 	strb.w	r3, [r7, #242]	; 0xf2
    occRowScale = (eeData[16] & 0x0F00) >> 8;
 8001e6e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001e72:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	3320      	adds	r3, #32
 8001e7a:	881b      	ldrh	r3, [r3, #0]
 8001e7c:	121b      	asrs	r3, r3, #8
 8001e7e:	b2db      	uxtb	r3, r3
 8001e80:	f003 030f 	and.w	r3, r3, #15
 8001e84:	f887 30f1 	strb.w	r3, [r7, #241]	; 0xf1
    offsetRef = eeData[17];
 8001e88:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001e8c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	3322      	adds	r3, #34	; 0x22
 8001e94:	881b      	ldrh	r3, [r3, #0]
 8001e96:	f8a7 30ee 	strh.w	r3, [r7, #238]	; 0xee
    if (offsetRef > 32767)
    {
        offsetRef = offsetRef - 65536;
    }
    
    for(int i = 0; i < 6; i++)
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8001ea0:	e062      	b.n	8001f68 <ExtractOffsetParameters+0x14c>
    {
        p = i * 4;
 8001ea2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001ea6:	009b      	lsls	r3, r3, #2
 8001ea8:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
        occRow[p + 0] = (eeData[18 + i] & 0x000F);
 8001eac:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001eb0:	3312      	adds	r3, #18
 8001eb2:	005b      	lsls	r3, r3, #1
 8001eb4:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8001eb8:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8001ebc:	6812      	ldr	r2, [r2, #0]
 8001ebe:	4413      	add	r3, r2
 8001ec0:	881b      	ldrh	r3, [r3, #0]
 8001ec2:	f003 020f 	and.w	r2, r3, #15
 8001ec6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001eca:	009b      	lsls	r3, r3, #2
 8001ecc:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8001ed0:	443b      	add	r3, r7
 8001ed2:	f843 2c84 	str.w	r2, [r3, #-132]
        occRow[p + 1] = (eeData[18 + i] & 0x00F0) >> 4;
 8001ed6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001eda:	3312      	adds	r3, #18
 8001edc:	005b      	lsls	r3, r3, #1
 8001ede:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8001ee2:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8001ee6:	6812      	ldr	r2, [r2, #0]
 8001ee8:	4413      	add	r3, r2
 8001eea:	881b      	ldrh	r3, [r3, #0]
 8001eec:	111a      	asrs	r2, r3, #4
 8001eee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ef2:	3301      	adds	r3, #1
 8001ef4:	f002 020f 	and.w	r2, r2, #15
 8001ef8:	009b      	lsls	r3, r3, #2
 8001efa:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8001efe:	443b      	add	r3, r7
 8001f00:	f843 2c84 	str.w	r2, [r3, #-132]
        occRow[p + 2] = (eeData[18 + i] & 0x0F00) >> 8;
 8001f04:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001f08:	3312      	adds	r3, #18
 8001f0a:	005b      	lsls	r3, r3, #1
 8001f0c:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8001f10:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8001f14:	6812      	ldr	r2, [r2, #0]
 8001f16:	4413      	add	r3, r2
 8001f18:	881b      	ldrh	r3, [r3, #0]
 8001f1a:	121a      	asrs	r2, r3, #8
 8001f1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f20:	3302      	adds	r3, #2
 8001f22:	f002 020f 	and.w	r2, r2, #15
 8001f26:	009b      	lsls	r3, r3, #2
 8001f28:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8001f2c:	443b      	add	r3, r7
 8001f2e:	f843 2c84 	str.w	r2, [r3, #-132]
        occRow[p + 3] = (eeData[18 + i] & 0xF000) >> 12;
 8001f32:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001f36:	3312      	adds	r3, #18
 8001f38:	005b      	lsls	r3, r3, #1
 8001f3a:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8001f3e:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8001f42:	6812      	ldr	r2, [r2, #0]
 8001f44:	4413      	add	r3, r2
 8001f46:	881b      	ldrh	r3, [r3, #0]
 8001f48:	0b1b      	lsrs	r3, r3, #12
 8001f4a:	b29a      	uxth	r2, r3
 8001f4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f50:	3303      	adds	r3, #3
 8001f52:	009b      	lsls	r3, r3, #2
 8001f54:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8001f58:	443b      	add	r3, r7
 8001f5a:	f843 2c84 	str.w	r2, [r3, #-132]
    for(int i = 0; i < 6; i++)
 8001f5e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001f62:	3301      	adds	r3, #1
 8001f64:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8001f68:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001f6c:	2b05      	cmp	r3, #5
 8001f6e:	dd98      	ble.n	8001ea2 <ExtractOffsetParameters+0x86>
    }
    
    for(int i = 0; i < 24; i++)
 8001f70:	2300      	movs	r3, #0
 8001f72:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8001f76:	e020      	b.n	8001fba <ExtractOffsetParameters+0x19e>
    {
        if (occRow[i] > 7)
 8001f78:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001f7c:	009b      	lsls	r3, r3, #2
 8001f7e:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8001f82:	443b      	add	r3, r7
 8001f84:	f853 3c84 	ldr.w	r3, [r3, #-132]
 8001f88:	2b07      	cmp	r3, #7
 8001f8a:	dd11      	ble.n	8001fb0 <ExtractOffsetParameters+0x194>
        {
            occRow[i] = occRow[i] - 16;
 8001f8c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001f90:	009b      	lsls	r3, r3, #2
 8001f92:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8001f96:	443b      	add	r3, r7
 8001f98:	f853 3c84 	ldr.w	r3, [r3, #-132]
 8001f9c:	f1a3 0210 	sub.w	r2, r3, #16
 8001fa0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001fa4:	009b      	lsls	r3, r3, #2
 8001fa6:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8001faa:	443b      	add	r3, r7
 8001fac:	f843 2c84 	str.w	r2, [r3, #-132]
    for(int i = 0; i < 24; i++)
 8001fb0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001fb4:	3301      	adds	r3, #1
 8001fb6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8001fba:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001fbe:	2b17      	cmp	r3, #23
 8001fc0:	ddda      	ble.n	8001f78 <ExtractOffsetParameters+0x15c>
        }
    }
    
    for(int i = 0; i < 8; i++)
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001fc8:	e062      	b.n	8002090 <ExtractOffsetParameters+0x274>
    {
        p = i * 4;
 8001fca:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001fce:	009b      	lsls	r3, r3, #2
 8001fd0:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
        occColumn[p + 0] = (eeData[24 + i] & 0x000F);
 8001fd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001fd8:	3318      	adds	r3, #24
 8001fda:	005b      	lsls	r3, r3, #1
 8001fdc:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8001fe0:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8001fe4:	6812      	ldr	r2, [r2, #0]
 8001fe6:	4413      	add	r3, r2
 8001fe8:	881b      	ldrh	r3, [r3, #0]
 8001fea:	f003 010f 	and.w	r1, r3, #15
 8001fee:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8001ff2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001ff6:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8001ffa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        occColumn[p + 1] = (eeData[24 + i] & 0x00F0) >> 4;
 8001ffe:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8002002:	3318      	adds	r3, #24
 8002004:	005b      	lsls	r3, r3, #1
 8002006:	f507 7288 	add.w	r2, r7, #272	; 0x110
 800200a:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 800200e:	6812      	ldr	r2, [r2, #0]
 8002010:	4413      	add	r3, r2
 8002012:	881b      	ldrh	r3, [r3, #0]
 8002014:	111b      	asrs	r3, r3, #4
 8002016:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 800201a:	3201      	adds	r2, #1
 800201c:	f003 010f 	and.w	r1, r3, #15
 8002020:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002024:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002028:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        occColumn[p + 2] = (eeData[24 + i] & 0x0F00) >> 8;
 800202c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8002030:	3318      	adds	r3, #24
 8002032:	005b      	lsls	r3, r3, #1
 8002034:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8002038:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 800203c:	6812      	ldr	r2, [r2, #0]
 800203e:	4413      	add	r3, r2
 8002040:	881b      	ldrh	r3, [r3, #0]
 8002042:	121b      	asrs	r3, r3, #8
 8002044:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8002048:	3202      	adds	r2, #2
 800204a:	f003 010f 	and.w	r1, r3, #15
 800204e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002052:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002056:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        occColumn[p + 3] = (eeData[24 + i] & 0xF000) >> 12;
 800205a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800205e:	3318      	adds	r3, #24
 8002060:	005b      	lsls	r3, r3, #1
 8002062:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8002066:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 800206a:	6812      	ldr	r2, [r2, #0]
 800206c:	4413      	add	r3, r2
 800206e:	881b      	ldrh	r3, [r3, #0]
 8002070:	0b1b      	lsrs	r3, r3, #12
 8002072:	b299      	uxth	r1, r3
 8002074:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002078:	1cda      	adds	r2, r3, #3
 800207a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800207e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002082:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for(int i = 0; i < 8; i++)
 8002086:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800208a:	3301      	adds	r3, #1
 800208c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8002090:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8002094:	2b07      	cmp	r3, #7
 8002096:	dd98      	ble.n	8001fca <ExtractOffsetParameters+0x1ae>
    }
    
    for(int i = 0; i < 32; i ++)
 8002098:	2300      	movs	r3, #0
 800209a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800209e:	e020      	b.n	80020e2 <ExtractOffsetParameters+0x2c6>
    {
        if (occColumn[i] > 7)
 80020a0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80020a4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80020a8:	f8d7 2100 	ldr.w	r2, [r7, #256]	; 0x100
 80020ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80020b0:	2b07      	cmp	r3, #7
 80020b2:	dd11      	ble.n	80020d8 <ExtractOffsetParameters+0x2bc>
        {
            occColumn[i] = occColumn[i] - 16;
 80020b4:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80020b8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80020bc:	f8d7 2100 	ldr.w	r2, [r7, #256]	; 0x100
 80020c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80020c4:	f1a3 0110 	sub.w	r1, r3, #16
 80020c8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80020cc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80020d0:	f8d7 2100 	ldr.w	r2, [r7, #256]	; 0x100
 80020d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for(int i = 0; i < 32; i ++)
 80020d8:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80020dc:	3301      	adds	r3, #1
 80020de:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80020e2:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80020e6:	2b1f      	cmp	r3, #31
 80020e8:	ddda      	ble.n	80020a0 <ExtractOffsetParameters+0x284>
        }
    }

    for(int i = 0; i < 24; i++)
 80020ea:	2300      	movs	r3, #0
 80020ec:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80020f0:	e0c0      	b.n	8002274 <ExtractOffsetParameters+0x458>
    {
        for(int j = 0; j < 32; j ++)
 80020f2:	2300      	movs	r3, #0
 80020f4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80020f8:	e0b2      	b.n	8002260 <ExtractOffsetParameters+0x444>
        {
            p = 32 * i +j;
 80020fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80020fe:	015b      	lsls	r3, r3, #5
 8002100:	f8d7 20f8 	ldr.w	r2, [r7, #248]	; 0xf8
 8002104:	4413      	add	r3, r2
 8002106:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
            mlx90640->offset[p] = (eeData[64 + p] & 0xFC00) >> 10;
 800210a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800210e:	3340      	adds	r3, #64	; 0x40
 8002110:	005b      	lsls	r3, r3, #1
 8002112:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8002116:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 800211a:	6812      	ldr	r2, [r2, #0]
 800211c:	4413      	add	r3, r2
 800211e:	881b      	ldrh	r3, [r3, #0]
 8002120:	0a9b      	lsrs	r3, r3, #10
 8002122:	b29b      	uxth	r3, r3
 8002124:	b219      	sxth	r1, r3
 8002126:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800212a:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800212e:	681a      	ldr	r2, [r3, #0]
 8002130:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002134:	f503 7349 	add.w	r3, r3, #804	; 0x324
 8002138:	005b      	lsls	r3, r3, #1
 800213a:	4413      	add	r3, r2
 800213c:	460a      	mov	r2, r1
 800213e:	809a      	strh	r2, [r3, #4]
            if (mlx90640->offset[p] > 31)
 8002140:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002144:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002148:	681a      	ldr	r2, [r3, #0]
 800214a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800214e:	f503 7349 	add.w	r3, r3, #804	; 0x324
 8002152:	005b      	lsls	r3, r3, #1
 8002154:	4413      	add	r3, r2
 8002156:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800215a:	2b1f      	cmp	r3, #31
 800215c:	dd1d      	ble.n	800219a <ExtractOffsetParameters+0x37e>
            {
                mlx90640->offset[p] = mlx90640->offset[p] - 64;
 800215e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002162:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002166:	681a      	ldr	r2, [r3, #0]
 8002168:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800216c:	f503 7349 	add.w	r3, r3, #804	; 0x324
 8002170:	005b      	lsls	r3, r3, #1
 8002172:	4413      	add	r3, r2
 8002174:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002178:	b29b      	uxth	r3, r3
 800217a:	3b40      	subs	r3, #64	; 0x40
 800217c:	b29b      	uxth	r3, r3
 800217e:	b219      	sxth	r1, r3
 8002180:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002184:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002188:	681a      	ldr	r2, [r3, #0]
 800218a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800218e:	f503 7349 	add.w	r3, r3, #804	; 0x324
 8002192:	005b      	lsls	r3, r3, #1
 8002194:	4413      	add	r3, r2
 8002196:	460a      	mov	r2, r1
 8002198:	809a      	strh	r2, [r3, #4]
            }
            mlx90640->offset[p] = mlx90640->offset[p]*(1 << occRemScale);
 800219a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800219e:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80021a2:	681a      	ldr	r2, [r3, #0]
 80021a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80021a8:	f503 7349 	add.w	r3, r3, #804	; 0x324
 80021ac:	005b      	lsls	r3, r3, #1
 80021ae:	4413      	add	r3, r2
 80021b0:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80021b4:	461a      	mov	r2, r3
 80021b6:	f897 30f3 	ldrb.w	r3, [r7, #243]	; 0xf3
 80021ba:	fa02 f303 	lsl.w	r3, r2, r3
 80021be:	b219      	sxth	r1, r3
 80021c0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80021c4:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80021c8:	681a      	ldr	r2, [r3, #0]
 80021ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80021ce:	f503 7349 	add.w	r3, r3, #804	; 0x324
 80021d2:	005b      	lsls	r3, r3, #1
 80021d4:	4413      	add	r3, r2
 80021d6:	460a      	mov	r2, r1
 80021d8:	809a      	strh	r2, [r3, #4]
            mlx90640->offset[p] = (offsetRef + (occRow[i] << occRowScale) + (occColumn[j] << occColumnScale) + mlx90640->offset[p]);
 80021da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80021de:	009b      	lsls	r3, r3, #2
 80021e0:	f503 7388 	add.w	r3, r3, #272	; 0x110
 80021e4:	443b      	add	r3, r7
 80021e6:	f853 2c84 	ldr.w	r2, [r3, #-132]
 80021ea:	f897 30f1 	ldrb.w	r3, [r7, #241]	; 0xf1
 80021ee:	fa02 f303 	lsl.w	r3, r2, r3
 80021f2:	b29a      	uxth	r2, r3
 80021f4:	f8b7 30ee 	ldrh.w	r3, [r7, #238]	; 0xee
 80021f8:	4413      	add	r3, r2
 80021fa:	b29a      	uxth	r2, r3
 80021fc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002200:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002204:	f8d7 10f8 	ldr.w	r1, [r7, #248]	; 0xf8
 8002208:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 800220c:	f897 30f2 	ldrb.w	r3, [r7, #242]	; 0xf2
 8002210:	fa01 f303 	lsl.w	r3, r1, r3
 8002214:	b29b      	uxth	r3, r3
 8002216:	4413      	add	r3, r2
 8002218:	b29a      	uxth	r2, r3
 800221a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800221e:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002222:	6819      	ldr	r1, [r3, #0]
 8002224:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002228:	f503 7349 	add.w	r3, r3, #804	; 0x324
 800222c:	005b      	lsls	r3, r3, #1
 800222e:	440b      	add	r3, r1
 8002230:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002234:	b29b      	uxth	r3, r3
 8002236:	4413      	add	r3, r2
 8002238:	b29b      	uxth	r3, r3
 800223a:	b219      	sxth	r1, r3
 800223c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002240:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002244:	681a      	ldr	r2, [r3, #0]
 8002246:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800224a:	f503 7349 	add.w	r3, r3, #804	; 0x324
 800224e:	005b      	lsls	r3, r3, #1
 8002250:	4413      	add	r3, r2
 8002252:	460a      	mov	r2, r1
 8002254:	809a      	strh	r2, [r3, #4]
        for(int j = 0; j < 32; j ++)
 8002256:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800225a:	3301      	adds	r3, #1
 800225c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8002260:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002264:	2b1f      	cmp	r3, #31
 8002266:	f77f af48 	ble.w	80020fa <ExtractOffsetParameters+0x2de>
    for(int i = 0; i < 24; i++)
 800226a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800226e:	3301      	adds	r3, #1
 8002270:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8002274:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002278:	2b17      	cmp	r3, #23
 800227a:	f77f af3a 	ble.w	80020f2 <ExtractOffsetParameters+0x2d6>
        }
    }
}
 800227e:	bf00      	nop
 8002280:	bf00      	nop
 8002282:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8002286:	46bd      	mov	sp, r7
 8002288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228c:	4770      	bx	lr
	...

08002290 <ExtractKtaPixelParameters>:

//------------------------------------------------------------------------------

void ExtractKtaPixelParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	ed2d 8b02 	vpush	{d8}
 8002296:	f6ad 4d38 	subw	sp, sp, #3128	; 0xc38
 800229a:	af00      	add	r7, sp, #0
 800229c:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 80022a0:	f6a3 432c 	subw	r3, r3, #3116	; 0xc2c
 80022a4:	6018      	str	r0, [r3, #0]
 80022a6:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 80022aa:	f5a3 6343 	sub.w	r3, r3, #3120	; 0xc30
 80022ae:	6019      	str	r1, [r3, #0]
    int p = 0;
 80022b0:	2300      	movs	r3, #0
 80022b2:	f8c7 3c1c 	str.w	r3, [r7, #3100]	; 0xc1c
    uint8_t ktaScale2;
    uint8_t split;
    float ktaTemp[768];
    float temp;
    
    KtaRoCo = (eeData[54] & 0xFF00) >> 8;
 80022b6:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 80022ba:	f6a3 432c 	subw	r3, r3, #3116	; 0xc2c
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	336c      	adds	r3, #108	; 0x6c
 80022c2:	881b      	ldrh	r3, [r3, #0]
 80022c4:	0a1b      	lsrs	r3, r3, #8
 80022c6:	b29b      	uxth	r3, r3
 80022c8:	f887 3c1b 	strb.w	r3, [r7, #3099]	; 0xc1b
    if (KtaRoCo > 127)
    {
        KtaRoCo = KtaRoCo - 256;
    }
    KtaRC[0] = KtaRoCo;
 80022cc:	f897 3c1b 	ldrb.w	r3, [r7, #3099]	; 0xc1b
 80022d0:	f887 3c10 	strb.w	r3, [r7, #3088]	; 0xc10
    
    KtaReCo = (eeData[54] & 0x00FF);
 80022d4:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 80022d8:	f6a3 432c 	subw	r3, r3, #3116	; 0xc2c
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	336c      	adds	r3, #108	; 0x6c
 80022e0:	881b      	ldrh	r3, [r3, #0]
 80022e2:	f887 3c1a 	strb.w	r3, [r7, #3098]	; 0xc1a
    if (KtaReCo > 127)
    {
        KtaReCo = KtaReCo - 256;
    }
    KtaRC[2] = KtaReCo;
 80022e6:	f897 3c1a 	ldrb.w	r3, [r7, #3098]	; 0xc1a
 80022ea:	f887 3c12 	strb.w	r3, [r7, #3090]	; 0xc12
      
    KtaRoCe = (eeData[55] & 0xFF00) >> 8;
 80022ee:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 80022f2:	f6a3 432c 	subw	r3, r3, #3116	; 0xc2c
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	336e      	adds	r3, #110	; 0x6e
 80022fa:	881b      	ldrh	r3, [r3, #0]
 80022fc:	0a1b      	lsrs	r3, r3, #8
 80022fe:	b29b      	uxth	r3, r3
 8002300:	f887 3c19 	strb.w	r3, [r7, #3097]	; 0xc19
    if (KtaRoCe > 127)
    {
        KtaRoCe = KtaRoCe - 256;
    }
    KtaRC[1] = KtaRoCe;
 8002304:	f897 3c19 	ldrb.w	r3, [r7, #3097]	; 0xc19
 8002308:	f887 3c11 	strb.w	r3, [r7, #3089]	; 0xc11
      
    KtaReCe = (eeData[55] & 0x00FF);
 800230c:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002310:	f6a3 432c 	subw	r3, r3, #3116	; 0xc2c
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	336e      	adds	r3, #110	; 0x6e
 8002318:	881b      	ldrh	r3, [r3, #0]
 800231a:	f887 3c18 	strb.w	r3, [r7, #3096]	; 0xc18
    if (KtaReCe > 127)
    {
        KtaReCe = KtaReCe - 256;
    }
    KtaRC[3] = KtaReCe;
 800231e:	f897 3c18 	ldrb.w	r3, [r7, #3096]	; 0xc18
 8002322:	f887 3c13 	strb.w	r3, [r7, #3091]	; 0xc13
  
    ktaScale1 = ((eeData[56] & 0x00F0) >> 4) + 8;
 8002326:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 800232a:	f6a3 432c 	subw	r3, r3, #3116	; 0xc2c
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	3370      	adds	r3, #112	; 0x70
 8002332:	881b      	ldrh	r3, [r3, #0]
 8002334:	111b      	asrs	r3, r3, #4
 8002336:	b2db      	uxtb	r3, r3
 8002338:	f003 030f 	and.w	r3, r3, #15
 800233c:	b2db      	uxtb	r3, r3
 800233e:	3308      	adds	r3, #8
 8002340:	f887 3c37 	strb.w	r3, [r7, #3127]	; 0xc37
    ktaScale2 = (eeData[56] & 0x000F);
 8002344:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002348:	f6a3 432c 	subw	r3, r3, #3116	; 0xc2c
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	3370      	adds	r3, #112	; 0x70
 8002350:	881b      	ldrh	r3, [r3, #0]
 8002352:	b2db      	uxtb	r3, r3
 8002354:	f003 030f 	and.w	r3, r3, #15
 8002358:	f887 3c17 	strb.w	r3, [r7, #3095]	; 0xc17

    for(int i = 0; i < 24; i++)
 800235c:	2300      	movs	r3, #0
 800235e:	f8c7 3c2c 	str.w	r3, [r7, #3116]	; 0xc2c
 8002362:	e0e6      	b.n	8002532 <ExtractKtaPixelParameters+0x2a2>
    {
        for(int j = 0; j < 32; j ++)
 8002364:	2300      	movs	r3, #0
 8002366:	f8c7 3c28 	str.w	r3, [r7, #3112]	; 0xc28
 800236a:	e0d8      	b.n	800251e <ExtractKtaPixelParameters+0x28e>
        {
            p = 32 * i +j;
 800236c:	f8d7 3c2c 	ldr.w	r3, [r7, #3116]	; 0xc2c
 8002370:	015b      	lsls	r3, r3, #5
 8002372:	f8d7 2c28 	ldr.w	r2, [r7, #3112]	; 0xc28
 8002376:	4413      	add	r3, r2
 8002378:	f8c7 3c1c 	str.w	r3, [r7, #3100]	; 0xc1c
            split = 2*(p/32 - (p/64)*2) + p%2;
 800237c:	f8d7 3c1c 	ldr.w	r3, [r7, #3100]	; 0xc1c
 8002380:	2b00      	cmp	r3, #0
 8002382:	da00      	bge.n	8002386 <ExtractKtaPixelParameters+0xf6>
 8002384:	331f      	adds	r3, #31
 8002386:	115b      	asrs	r3, r3, #5
 8002388:	461a      	mov	r2, r3
 800238a:	f8d7 3c1c 	ldr.w	r3, [r7, #3100]	; 0xc1c
 800238e:	2b00      	cmp	r3, #0
 8002390:	da00      	bge.n	8002394 <ExtractKtaPixelParameters+0x104>
 8002392:	333f      	adds	r3, #63	; 0x3f
 8002394:	119b      	asrs	r3, r3, #6
 8002396:	005b      	lsls	r3, r3, #1
 8002398:	1ad3      	subs	r3, r2, r3
 800239a:	b2db      	uxtb	r3, r3
 800239c:	005b      	lsls	r3, r3, #1
 800239e:	b2da      	uxtb	r2, r3
 80023a0:	f8d7 3c1c 	ldr.w	r3, [r7, #3100]	; 0xc1c
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	f003 0301 	and.w	r3, r3, #1
 80023aa:	bfb8      	it	lt
 80023ac:	425b      	neglt	r3, r3
 80023ae:	b2db      	uxtb	r3, r3
 80023b0:	4413      	add	r3, r2
 80023b2:	f887 3c16 	strb.w	r3, [r7, #3094]	; 0xc16
            ktaTemp[p] = (eeData[64 + p] & 0x000E) >> 1;
 80023b6:	f8d7 3c1c 	ldr.w	r3, [r7, #3100]	; 0xc1c
 80023ba:	3340      	adds	r3, #64	; 0x40
 80023bc:	005b      	lsls	r3, r3, #1
 80023be:	f607 4238 	addw	r2, r7, #3128	; 0xc38
 80023c2:	f6a2 422c 	subw	r2, r2, #3116	; 0xc2c
 80023c6:	6812      	ldr	r2, [r2, #0]
 80023c8:	4413      	add	r3, r2
 80023ca:	881b      	ldrh	r3, [r3, #0]
 80023cc:	105b      	asrs	r3, r3, #1
 80023ce:	f003 0307 	and.w	r3, r3, #7
 80023d2:	ee07 3a90 	vmov	s15, r3
 80023d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023da:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 80023de:	f6a3 4228 	subw	r2, r3, #3112	; 0xc28
 80023e2:	f8d7 3c1c 	ldr.w	r3, [r7, #3100]	; 0xc1c
 80023e6:	009b      	lsls	r3, r3, #2
 80023e8:	4413      	add	r3, r2
 80023ea:	edc3 7a00 	vstr	s15, [r3]
            if (ktaTemp[p] > 3)
 80023ee:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 80023f2:	f6a3 4228 	subw	r2, r3, #3112	; 0xc28
 80023f6:	f8d7 3c1c 	ldr.w	r3, [r7, #3100]	; 0xc1c
 80023fa:	009b      	lsls	r3, r3, #2
 80023fc:	4413      	add	r3, r2
 80023fe:	edd3 7a00 	vldr	s15, [r3]
 8002402:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8002406:	eef4 7ac7 	vcmpe.f32	s15, s14
 800240a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800240e:	dd17      	ble.n	8002440 <ExtractKtaPixelParameters+0x1b0>
            {
                ktaTemp[p] = ktaTemp[p] - 8;
 8002410:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002414:	f6a3 4228 	subw	r2, r3, #3112	; 0xc28
 8002418:	f8d7 3c1c 	ldr.w	r3, [r7, #3100]	; 0xc1c
 800241c:	009b      	lsls	r3, r3, #2
 800241e:	4413      	add	r3, r2
 8002420:	edd3 7a00 	vldr	s15, [r3]
 8002424:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 8002428:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800242c:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002430:	f6a3 4228 	subw	r2, r3, #3112	; 0xc28
 8002434:	f8d7 3c1c 	ldr.w	r3, [r7, #3100]	; 0xc1c
 8002438:	009b      	lsls	r3, r3, #2
 800243a:	4413      	add	r3, r2
 800243c:	edc3 7a00 	vstr	s15, [r3]
            }
            ktaTemp[p] = ktaTemp[p] * (1 << ktaScale2);
 8002440:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002444:	f6a3 4228 	subw	r2, r3, #3112	; 0xc28
 8002448:	f8d7 3c1c 	ldr.w	r3, [r7, #3100]	; 0xc1c
 800244c:	009b      	lsls	r3, r3, #2
 800244e:	4413      	add	r3, r2
 8002450:	ed93 7a00 	vldr	s14, [r3]
 8002454:	f897 3c17 	ldrb.w	r3, [r7, #3095]	; 0xc17
 8002458:	2201      	movs	r2, #1
 800245a:	fa02 f303 	lsl.w	r3, r2, r3
 800245e:	ee07 3a90 	vmov	s15, r3
 8002462:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002466:	ee67 7a27 	vmul.f32	s15, s14, s15
 800246a:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 800246e:	f6a3 4228 	subw	r2, r3, #3112	; 0xc28
 8002472:	f8d7 3c1c 	ldr.w	r3, [r7, #3100]	; 0xc1c
 8002476:	009b      	lsls	r3, r3, #2
 8002478:	4413      	add	r3, r2
 800247a:	edc3 7a00 	vstr	s15, [r3]
            ktaTemp[p] = KtaRC[split] + ktaTemp[p];
 800247e:	f897 3c16 	ldrb.w	r3, [r7, #3094]	; 0xc16
 8002482:	f503 6343 	add.w	r3, r3, #3120	; 0xc30
 8002486:	f107 0208 	add.w	r2, r7, #8
 800248a:	4413      	add	r3, r2
 800248c:	f913 3c28 	ldrsb.w	r3, [r3, #-40]
 8002490:	ee07 3a90 	vmov	s15, r3
 8002494:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002498:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 800249c:	f6a3 4228 	subw	r2, r3, #3112	; 0xc28
 80024a0:	f8d7 3c1c 	ldr.w	r3, [r7, #3100]	; 0xc1c
 80024a4:	009b      	lsls	r3, r3, #2
 80024a6:	4413      	add	r3, r2
 80024a8:	edd3 7a00 	vldr	s15, [r3]
 80024ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024b0:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 80024b4:	f6a3 4228 	subw	r2, r3, #3112	; 0xc28
 80024b8:	f8d7 3c1c 	ldr.w	r3, [r7, #3100]	; 0xc1c
 80024bc:	009b      	lsls	r3, r3, #2
 80024be:	4413      	add	r3, r2
 80024c0:	edc3 7a00 	vstr	s15, [r3]
            ktaTemp[p] = ktaTemp[p] / pow(2,(double)ktaScale1);
 80024c4:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 80024c8:	f6a3 4228 	subw	r2, r3, #3112	; 0xc28
 80024cc:	f8d7 3c1c 	ldr.w	r3, [r7, #3100]	; 0xc1c
 80024d0:	009b      	lsls	r3, r3, #2
 80024d2:	4413      	add	r3, r2
 80024d4:	edd3 7a00 	vldr	s15, [r3]
 80024d8:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 80024dc:	f897 3c37 	ldrb.w	r3, [r7, #3127]	; 0xc37
 80024e0:	ee07 3a90 	vmov	s15, r3
 80024e4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80024e8:	eeb0 1b47 	vmov.f64	d1, d7
 80024ec:	eeb0 0b00 	vmov.f64	d0, #0	; 0x40000000  2.0
 80024f0:	f00b fa3e 	bl	800d970 <pow>
 80024f4:	eeb0 6b40 	vmov.f64	d6, d0
 80024f8:	ee88 7b06 	vdiv.f64	d7, d8, d6
 80024fc:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002500:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002504:	f6a3 4228 	subw	r2, r3, #3112	; 0xc28
 8002508:	f8d7 3c1c 	ldr.w	r3, [r7, #3100]	; 0xc1c
 800250c:	009b      	lsls	r3, r3, #2
 800250e:	4413      	add	r3, r2
 8002510:	edc3 7a00 	vstr	s15, [r3]
        for(int j = 0; j < 32; j ++)
 8002514:	f8d7 3c28 	ldr.w	r3, [r7, #3112]	; 0xc28
 8002518:	3301      	adds	r3, #1
 800251a:	f8c7 3c28 	str.w	r3, [r7, #3112]	; 0xc28
 800251e:	f8d7 3c28 	ldr.w	r3, [r7, #3112]	; 0xc28
 8002522:	2b1f      	cmp	r3, #31
 8002524:	f77f af22 	ble.w	800236c <ExtractKtaPixelParameters+0xdc>
    for(int i = 0; i < 24; i++)
 8002528:	f8d7 3c2c 	ldr.w	r3, [r7, #3116]	; 0xc2c
 800252c:	3301      	adds	r3, #1
 800252e:	f8c7 3c2c 	str.w	r3, [r7, #3116]	; 0xc2c
 8002532:	f8d7 3c2c 	ldr.w	r3, [r7, #3116]	; 0xc2c
 8002536:	2b17      	cmp	r3, #23
 8002538:	f77f af14 	ble.w	8002364 <ExtractKtaPixelParameters+0xd4>
            //ktaTemp[p] = ktaTemp[p] * mlx90640->offset[p];
        }
    }
    
    temp = fabs(ktaTemp[0]);
 800253c:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002540:	f6a3 4328 	subw	r3, r3, #3112	; 0xc28
 8002544:	edd3 7a00 	vldr	s15, [r3]
 8002548:	eef0 7ae7 	vabs.f32	s15, s15
 800254c:	f507 6343 	add.w	r3, r7, #3120	; 0xc30
 8002550:	edc3 7a00 	vstr	s15, [r3]
    for(int i = 1; i < 768; i++)
 8002554:	2301      	movs	r3, #1
 8002556:	f8c7 3c24 	str.w	r3, [r7, #3108]	; 0xc24
 800255a:	e029      	b.n	80025b0 <ExtractKtaPixelParameters+0x320>
    {
        if (fabs(ktaTemp[i]) > temp)
 800255c:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002560:	f6a3 4228 	subw	r2, r3, #3112	; 0xc28
 8002564:	f8d7 3c24 	ldr.w	r3, [r7, #3108]	; 0xc24
 8002568:	009b      	lsls	r3, r3, #2
 800256a:	4413      	add	r3, r2
 800256c:	edd3 7a00 	vldr	s15, [r3]
 8002570:	eef0 7ae7 	vabs.f32	s15, s15
 8002574:	f507 6343 	add.w	r3, r7, #3120	; 0xc30
 8002578:	ed93 7a00 	vldr	s14, [r3]
 800257c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002580:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002584:	d50f      	bpl.n	80025a6 <ExtractKtaPixelParameters+0x316>
        {
            temp = fabs(ktaTemp[i]);
 8002586:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 800258a:	f6a3 4228 	subw	r2, r3, #3112	; 0xc28
 800258e:	f8d7 3c24 	ldr.w	r3, [r7, #3108]	; 0xc24
 8002592:	009b      	lsls	r3, r3, #2
 8002594:	4413      	add	r3, r2
 8002596:	edd3 7a00 	vldr	s15, [r3]
 800259a:	eef0 7ae7 	vabs.f32	s15, s15
 800259e:	f507 6343 	add.w	r3, r7, #3120	; 0xc30
 80025a2:	edc3 7a00 	vstr	s15, [r3]
    for(int i = 1; i < 768; i++)
 80025a6:	f8d7 3c24 	ldr.w	r3, [r7, #3108]	; 0xc24
 80025aa:	3301      	adds	r3, #1
 80025ac:	f8c7 3c24 	str.w	r3, [r7, #3108]	; 0xc24
 80025b0:	f8d7 3c24 	ldr.w	r3, [r7, #3108]	; 0xc24
 80025b4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80025b8:	dbd0      	blt.n	800255c <ExtractKtaPixelParameters+0x2cc>
        }
    }
    
    ktaScale1 = 0;
 80025ba:	2300      	movs	r3, #0
 80025bc:	f887 3c37 	strb.w	r3, [r7, #3127]	; 0xc37
    while(temp < 64)
 80025c0:	e00e      	b.n	80025e0 <ExtractKtaPixelParameters+0x350>
    {
        temp = temp*2;
 80025c2:	f507 6343 	add.w	r3, r7, #3120	; 0xc30
 80025c6:	edd3 7a00 	vldr	s15, [r3]
 80025ca:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80025ce:	f507 6343 	add.w	r3, r7, #3120	; 0xc30
 80025d2:	edc3 7a00 	vstr	s15, [r3]
        ktaScale1 = ktaScale1 + 1;
 80025d6:	f897 3c37 	ldrb.w	r3, [r7, #3127]	; 0xc37
 80025da:	3301      	adds	r3, #1
 80025dc:	f887 3c37 	strb.w	r3, [r7, #3127]	; 0xc37
    while(temp < 64)
 80025e0:	f507 6343 	add.w	r3, r7, #3120	; 0xc30
 80025e4:	edd3 7a00 	vldr	s15, [r3]
 80025e8:	ed9f 7a42 	vldr	s14, [pc, #264]	; 80026f4 <ExtractKtaPixelParameters+0x464>
 80025ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025f4:	d4e5      	bmi.n	80025c2 <ExtractKtaPixelParameters+0x332>
    }    
     
    for(int i = 0; i < 768; i++)
 80025f6:	2300      	movs	r3, #0
 80025f8:	f8c7 3c20 	str.w	r3, [r7, #3104]	; 0xc20
 80025fc:	e064      	b.n	80026c8 <ExtractKtaPixelParameters+0x438>
    {
        temp = ktaTemp[i] * pow(2,(double)ktaScale1);
 80025fe:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002602:	f6a3 4228 	subw	r2, r3, #3112	; 0xc28
 8002606:	f8d7 3c20 	ldr.w	r3, [r7, #3104]	; 0xc20
 800260a:	009b      	lsls	r3, r3, #2
 800260c:	4413      	add	r3, r2
 800260e:	edd3 7a00 	vldr	s15, [r3]
 8002612:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8002616:	f897 3c37 	ldrb.w	r3, [r7, #3127]	; 0xc37
 800261a:	ee07 3a90 	vmov	s15, r3
 800261e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002622:	eeb0 1b47 	vmov.f64	d1, d7
 8002626:	eeb0 0b00 	vmov.f64	d0, #0	; 0x40000000  2.0
 800262a:	f00b f9a1 	bl	800d970 <pow>
 800262e:	eeb0 7b40 	vmov.f64	d7, d0
 8002632:	ee28 7b07 	vmul.f64	d7, d8, d7
 8002636:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800263a:	f507 6343 	add.w	r3, r7, #3120	; 0xc30
 800263e:	edc3 7a00 	vstr	s15, [r3]
        if (temp < 0)
 8002642:	f507 6343 	add.w	r3, r7, #3120	; 0xc30
 8002646:	edd3 7a00 	vldr	s15, [r3]
 800264a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800264e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002652:	d51a      	bpl.n	800268a <ExtractKtaPixelParameters+0x3fa>
        {
            mlx90640->kta[i] = (temp - 0.5f);
 8002654:	f507 6343 	add.w	r3, r7, #3120	; 0xc30
 8002658:	edd3 7a00 	vldr	s15, [r3]
 800265c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002660:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002664:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002668:	edc7 7a01 	vstr	s15, [r7, #4]
 800266c:	793b      	ldrb	r3, [r7, #4]
 800266e:	b259      	sxtb	r1, r3
 8002670:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002674:	f5a3 6343 	sub.w	r3, r3, #3120	; 0xc30
 8002678:	681a      	ldr	r2, [r3, #0]
 800267a:	f8d7 3c20 	ldr.w	r3, [r7, #3104]	; 0xc20
 800267e:	4413      	add	r3, r2
 8002680:	f603 434c 	addw	r3, r3, #3148	; 0xc4c
 8002684:	460a      	mov	r2, r1
 8002686:	701a      	strb	r2, [r3, #0]
 8002688:	e019      	b.n	80026be <ExtractKtaPixelParameters+0x42e>
        }
        else
        {
            mlx90640->kta[i] = (temp + 0.5f);
 800268a:	f507 6343 	add.w	r3, r7, #3120	; 0xc30
 800268e:	edd3 7a00 	vldr	s15, [r3]
 8002692:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002696:	ee77 7a87 	vadd.f32	s15, s15, s14
 800269a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800269e:	edc7 7a01 	vstr	s15, [r7, #4]
 80026a2:	793b      	ldrb	r3, [r7, #4]
 80026a4:	b259      	sxtb	r1, r3
 80026a6:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 80026aa:	f5a3 6343 	sub.w	r3, r3, #3120	; 0xc30
 80026ae:	681a      	ldr	r2, [r3, #0]
 80026b0:	f8d7 3c20 	ldr.w	r3, [r7, #3104]	; 0xc20
 80026b4:	4413      	add	r3, r2
 80026b6:	f603 434c 	addw	r3, r3, #3148	; 0xc4c
 80026ba:	460a      	mov	r2, r1
 80026bc:	701a      	strb	r2, [r3, #0]
    for(int i = 0; i < 768; i++)
 80026be:	f8d7 3c20 	ldr.w	r3, [r7, #3104]	; 0xc20
 80026c2:	3301      	adds	r3, #1
 80026c4:	f8c7 3c20 	str.w	r3, [r7, #3104]	; 0xc20
 80026c8:	f8d7 3c20 	ldr.w	r3, [r7, #3104]	; 0xc20
 80026cc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80026d0:	db95      	blt.n	80025fe <ExtractKtaPixelParameters+0x36e>
        }        
        
    } 
    
    mlx90640->ktaScale = ktaScale1;           
 80026d2:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 80026d6:	f5a3 6343 	sub.w	r3, r3, #3120	; 0xc30
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f897 2c37 	ldrb.w	r2, [r7, #3127]	; 0xc37
 80026e0:	f883 2f4c 	strb.w	r2, [r3, #3916]	; 0xf4c
}
 80026e4:	bf00      	nop
 80026e6:	f607 4738 	addw	r7, r7, #3128	; 0xc38
 80026ea:	46bd      	mov	sp, r7
 80026ec:	ecbd 8b02 	vpop	{d8}
 80026f0:	bd80      	pop	{r7, pc}
 80026f2:	bf00      	nop
 80026f4:	42800000 	.word	0x42800000

080026f8 <ExtractKvPixelParameters>:


//------------------------------------------------------------------------------

void ExtractKvPixelParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	ed2d 8b02 	vpush	{d8}
 80026fe:	f6ad 4d38 	subw	sp, sp, #3128	; 0xc38
 8002702:	af00      	add	r7, sp, #0
 8002704:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002708:	f6a3 432c 	subw	r3, r3, #3116	; 0xc2c
 800270c:	6018      	str	r0, [r3, #0]
 800270e:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002712:	f5a3 6343 	sub.w	r3, r3, #3120	; 0xc30
 8002716:	6019      	str	r1, [r3, #0]
    int p = 0;
 8002718:	2300      	movs	r3, #0
 800271a:	f8c7 3c18 	str.w	r3, [r7, #3096]	; 0xc18
    uint8_t kvScale;
    uint8_t split;
    float kvTemp[768];
    float temp;

    KvRoCo = (eeData[52] & 0xF000) >> 12;
 800271e:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002722:	f6a3 432c 	subw	r3, r3, #3116	; 0xc2c
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	3368      	adds	r3, #104	; 0x68
 800272a:	881b      	ldrh	r3, [r3, #0]
 800272c:	0b1b      	lsrs	r3, r3, #12
 800272e:	b29b      	uxth	r3, r3
 8002730:	f887 3c37 	strb.w	r3, [r7, #3127]	; 0xc37
    if (KvRoCo > 7)
 8002734:	f997 3c37 	ldrsb.w	r3, [r7, #3127]	; 0xc37
 8002738:	2b07      	cmp	r3, #7
 800273a:	dd05      	ble.n	8002748 <ExtractKvPixelParameters+0x50>
    {
        KvRoCo = KvRoCo - 16;
 800273c:	f897 3c37 	ldrb.w	r3, [r7, #3127]	; 0xc37
 8002740:	3b10      	subs	r3, #16
 8002742:	b2db      	uxtb	r3, r3
 8002744:	f887 3c37 	strb.w	r3, [r7, #3127]	; 0xc37
    }
    KvT[0] = KvRoCo;
 8002748:	f897 3c37 	ldrb.w	r3, [r7, #3127]	; 0xc37
 800274c:	f887 3c10 	strb.w	r3, [r7, #3088]	; 0xc10
    
    KvReCo = (eeData[52] & 0x0F00) >> 8;
 8002750:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002754:	f6a3 432c 	subw	r3, r3, #3116	; 0xc2c
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	3368      	adds	r3, #104	; 0x68
 800275c:	881b      	ldrh	r3, [r3, #0]
 800275e:	121b      	asrs	r3, r3, #8
 8002760:	b25b      	sxtb	r3, r3
 8002762:	f003 030f 	and.w	r3, r3, #15
 8002766:	f887 3c35 	strb.w	r3, [r7, #3125]	; 0xc35
    if (KvReCo > 7)
 800276a:	f997 3c35 	ldrsb.w	r3, [r7, #3125]	; 0xc35
 800276e:	2b07      	cmp	r3, #7
 8002770:	dd05      	ble.n	800277e <ExtractKvPixelParameters+0x86>
    {
        KvReCo = KvReCo - 16;
 8002772:	f897 3c35 	ldrb.w	r3, [r7, #3125]	; 0xc35
 8002776:	3b10      	subs	r3, #16
 8002778:	b2db      	uxtb	r3, r3
 800277a:	f887 3c35 	strb.w	r3, [r7, #3125]	; 0xc35
    }
    KvT[2] = KvReCo;
 800277e:	f897 3c35 	ldrb.w	r3, [r7, #3125]	; 0xc35
 8002782:	f887 3c12 	strb.w	r3, [r7, #3090]	; 0xc12
      
    KvRoCe = (eeData[52] & 0x00F0) >> 4;
 8002786:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 800278a:	f6a3 432c 	subw	r3, r3, #3116	; 0xc2c
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	3368      	adds	r3, #104	; 0x68
 8002792:	881b      	ldrh	r3, [r3, #0]
 8002794:	111b      	asrs	r3, r3, #4
 8002796:	b25b      	sxtb	r3, r3
 8002798:	f003 030f 	and.w	r3, r3, #15
 800279c:	f887 3c36 	strb.w	r3, [r7, #3126]	; 0xc36
    if (KvRoCe > 7)
 80027a0:	f997 3c36 	ldrsb.w	r3, [r7, #3126]	; 0xc36
 80027a4:	2b07      	cmp	r3, #7
 80027a6:	dd05      	ble.n	80027b4 <ExtractKvPixelParameters+0xbc>
    {
        KvRoCe = KvRoCe - 16;
 80027a8:	f897 3c36 	ldrb.w	r3, [r7, #3126]	; 0xc36
 80027ac:	3b10      	subs	r3, #16
 80027ae:	b2db      	uxtb	r3, r3
 80027b0:	f887 3c36 	strb.w	r3, [r7, #3126]	; 0xc36
    }
    KvT[1] = KvRoCe;
 80027b4:	f897 3c36 	ldrb.w	r3, [r7, #3126]	; 0xc36
 80027b8:	f887 3c11 	strb.w	r3, [r7, #3089]	; 0xc11
      
    KvReCe = (eeData[52] & 0x000F);
 80027bc:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 80027c0:	f6a3 432c 	subw	r3, r3, #3116	; 0xc2c
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	3368      	adds	r3, #104	; 0x68
 80027c8:	881b      	ldrh	r3, [r3, #0]
 80027ca:	b25b      	sxtb	r3, r3
 80027cc:	f003 030f 	and.w	r3, r3, #15
 80027d0:	f887 3c34 	strb.w	r3, [r7, #3124]	; 0xc34
    if (KvReCe > 7)
 80027d4:	f997 3c34 	ldrsb.w	r3, [r7, #3124]	; 0xc34
 80027d8:	2b07      	cmp	r3, #7
 80027da:	dd05      	ble.n	80027e8 <ExtractKvPixelParameters+0xf0>
    {
        KvReCe = KvReCe - 16;
 80027dc:	f897 3c34 	ldrb.w	r3, [r7, #3124]	; 0xc34
 80027e0:	3b10      	subs	r3, #16
 80027e2:	b2db      	uxtb	r3, r3
 80027e4:	f887 3c34 	strb.w	r3, [r7, #3124]	; 0xc34
    }
    KvT[3] = KvReCe;
 80027e8:	f897 3c34 	ldrb.w	r3, [r7, #3124]	; 0xc34
 80027ec:	f887 3c13 	strb.w	r3, [r7, #3091]	; 0xc13
  
    kvScale = (eeData[56] & 0x0F00) >> 8;
 80027f0:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 80027f4:	f6a3 432c 	subw	r3, r3, #3116	; 0xc2c
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	3370      	adds	r3, #112	; 0x70
 80027fc:	881b      	ldrh	r3, [r3, #0]
 80027fe:	121b      	asrs	r3, r3, #8
 8002800:	b2db      	uxtb	r3, r3
 8002802:	f003 030f 	and.w	r3, r3, #15
 8002806:	f887 3c33 	strb.w	r3, [r7, #3123]	; 0xc33


    for(int i = 0; i < 24; i++)
 800280a:	2300      	movs	r3, #0
 800280c:	f8c7 3c28 	str.w	r3, [r7, #3112]	; 0xc28
 8002810:	e075      	b.n	80028fe <ExtractKvPixelParameters+0x206>
    {
        for(int j = 0; j < 32; j ++)
 8002812:	2300      	movs	r3, #0
 8002814:	f8c7 3c24 	str.w	r3, [r7, #3108]	; 0xc24
 8002818:	e068      	b.n	80028ec <ExtractKvPixelParameters+0x1f4>
        {
            p = 32 * i +j;
 800281a:	f8d7 3c28 	ldr.w	r3, [r7, #3112]	; 0xc28
 800281e:	015b      	lsls	r3, r3, #5
 8002820:	f8d7 2c24 	ldr.w	r2, [r7, #3108]	; 0xc24
 8002824:	4413      	add	r3, r2
 8002826:	f8c7 3c18 	str.w	r3, [r7, #3096]	; 0xc18
            split = 2*(p/32 - (p/64)*2) + p%2;
 800282a:	f8d7 3c18 	ldr.w	r3, [r7, #3096]	; 0xc18
 800282e:	2b00      	cmp	r3, #0
 8002830:	da00      	bge.n	8002834 <ExtractKvPixelParameters+0x13c>
 8002832:	331f      	adds	r3, #31
 8002834:	115b      	asrs	r3, r3, #5
 8002836:	461a      	mov	r2, r3
 8002838:	f8d7 3c18 	ldr.w	r3, [r7, #3096]	; 0xc18
 800283c:	2b00      	cmp	r3, #0
 800283e:	da00      	bge.n	8002842 <ExtractKvPixelParameters+0x14a>
 8002840:	333f      	adds	r3, #63	; 0x3f
 8002842:	119b      	asrs	r3, r3, #6
 8002844:	005b      	lsls	r3, r3, #1
 8002846:	1ad3      	subs	r3, r2, r3
 8002848:	b2db      	uxtb	r3, r3
 800284a:	005b      	lsls	r3, r3, #1
 800284c:	b2da      	uxtb	r2, r3
 800284e:	f8d7 3c18 	ldr.w	r3, [r7, #3096]	; 0xc18
 8002852:	2b00      	cmp	r3, #0
 8002854:	f003 0301 	and.w	r3, r3, #1
 8002858:	bfb8      	it	lt
 800285a:	425b      	neglt	r3, r3
 800285c:	b2db      	uxtb	r3, r3
 800285e:	4413      	add	r3, r2
 8002860:	f887 3c17 	strb.w	r3, [r7, #3095]	; 0xc17
            kvTemp[p] = KvT[split];
 8002864:	f897 3c17 	ldrb.w	r3, [r7, #3095]	; 0xc17
 8002868:	f503 6343 	add.w	r3, r3, #3120	; 0xc30
 800286c:	f107 0208 	add.w	r2, r7, #8
 8002870:	4413      	add	r3, r2
 8002872:	f913 3c28 	ldrsb.w	r3, [r3, #-40]
 8002876:	ee07 3a90 	vmov	s15, r3
 800287a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800287e:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002882:	f6a3 4228 	subw	r2, r3, #3112	; 0xc28
 8002886:	f8d7 3c18 	ldr.w	r3, [r7, #3096]	; 0xc18
 800288a:	009b      	lsls	r3, r3, #2
 800288c:	4413      	add	r3, r2
 800288e:	edc3 7a00 	vstr	s15, [r3]
            kvTemp[p] = kvTemp[p] / pow(2,(double)kvScale);
 8002892:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002896:	f6a3 4228 	subw	r2, r3, #3112	; 0xc28
 800289a:	f8d7 3c18 	ldr.w	r3, [r7, #3096]	; 0xc18
 800289e:	009b      	lsls	r3, r3, #2
 80028a0:	4413      	add	r3, r2
 80028a2:	edd3 7a00 	vldr	s15, [r3]
 80028a6:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 80028aa:	f897 3c33 	ldrb.w	r3, [r7, #3123]	; 0xc33
 80028ae:	ee07 3a90 	vmov	s15, r3
 80028b2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80028b6:	eeb0 1b47 	vmov.f64	d1, d7
 80028ba:	eeb0 0b00 	vmov.f64	d0, #0	; 0x40000000  2.0
 80028be:	f00b f857 	bl	800d970 <pow>
 80028c2:	eeb0 6b40 	vmov.f64	d6, d0
 80028c6:	ee88 7b06 	vdiv.f64	d7, d8, d6
 80028ca:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80028ce:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 80028d2:	f6a3 4228 	subw	r2, r3, #3112	; 0xc28
 80028d6:	f8d7 3c18 	ldr.w	r3, [r7, #3096]	; 0xc18
 80028da:	009b      	lsls	r3, r3, #2
 80028dc:	4413      	add	r3, r2
 80028de:	edc3 7a00 	vstr	s15, [r3]
        for(int j = 0; j < 32; j ++)
 80028e2:	f8d7 3c24 	ldr.w	r3, [r7, #3108]	; 0xc24
 80028e6:	3301      	adds	r3, #1
 80028e8:	f8c7 3c24 	str.w	r3, [r7, #3108]	; 0xc24
 80028ec:	f8d7 3c24 	ldr.w	r3, [r7, #3108]	; 0xc24
 80028f0:	2b1f      	cmp	r3, #31
 80028f2:	dd92      	ble.n	800281a <ExtractKvPixelParameters+0x122>
    for(int i = 0; i < 24; i++)
 80028f4:	f8d7 3c28 	ldr.w	r3, [r7, #3112]	; 0xc28
 80028f8:	3301      	adds	r3, #1
 80028fa:	f8c7 3c28 	str.w	r3, [r7, #3112]	; 0xc28
 80028fe:	f8d7 3c28 	ldr.w	r3, [r7, #3112]	; 0xc28
 8002902:	2b17      	cmp	r3, #23
 8002904:	dd85      	ble.n	8002812 <ExtractKvPixelParameters+0x11a>
            //kvTemp[p] = kvTemp[p] * mlx90640->offset[p];
        }
    }
    
    temp = fabs(kvTemp[0]);
 8002906:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 800290a:	f6a3 4328 	subw	r3, r3, #3112	; 0xc28
 800290e:	edd3 7a00 	vldr	s15, [r3]
 8002912:	eef0 7ae7 	vabs.f32	s15, s15
 8002916:	f607 432c 	addw	r3, r7, #3116	; 0xc2c
 800291a:	edc3 7a00 	vstr	s15, [r3]
    for(int i = 1; i < 768; i++)
 800291e:	2301      	movs	r3, #1
 8002920:	f8c7 3c20 	str.w	r3, [r7, #3104]	; 0xc20
 8002924:	e029      	b.n	800297a <ExtractKvPixelParameters+0x282>
    {
        if (fabs(kvTemp[i]) > temp)
 8002926:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 800292a:	f6a3 4228 	subw	r2, r3, #3112	; 0xc28
 800292e:	f8d7 3c20 	ldr.w	r3, [r7, #3104]	; 0xc20
 8002932:	009b      	lsls	r3, r3, #2
 8002934:	4413      	add	r3, r2
 8002936:	edd3 7a00 	vldr	s15, [r3]
 800293a:	eef0 7ae7 	vabs.f32	s15, s15
 800293e:	f607 432c 	addw	r3, r7, #3116	; 0xc2c
 8002942:	ed93 7a00 	vldr	s14, [r3]
 8002946:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800294a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800294e:	d50f      	bpl.n	8002970 <ExtractKvPixelParameters+0x278>
        {
            temp = fabs(kvTemp[i]);
 8002950:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002954:	f6a3 4228 	subw	r2, r3, #3112	; 0xc28
 8002958:	f8d7 3c20 	ldr.w	r3, [r7, #3104]	; 0xc20
 800295c:	009b      	lsls	r3, r3, #2
 800295e:	4413      	add	r3, r2
 8002960:	edd3 7a00 	vldr	s15, [r3]
 8002964:	eef0 7ae7 	vabs.f32	s15, s15
 8002968:	f607 432c 	addw	r3, r7, #3116	; 0xc2c
 800296c:	edc3 7a00 	vstr	s15, [r3]
    for(int i = 1; i < 768; i++)
 8002970:	f8d7 3c20 	ldr.w	r3, [r7, #3104]	; 0xc20
 8002974:	3301      	adds	r3, #1
 8002976:	f8c7 3c20 	str.w	r3, [r7, #3104]	; 0xc20
 800297a:	f8d7 3c20 	ldr.w	r3, [r7, #3104]	; 0xc20
 800297e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002982:	dbd0      	blt.n	8002926 <ExtractKvPixelParameters+0x22e>
        }
    }
    
    kvScale = 0;
 8002984:	2300      	movs	r3, #0
 8002986:	f887 3c33 	strb.w	r3, [r7, #3123]	; 0xc33
    while(temp < 64)
 800298a:	e00e      	b.n	80029aa <ExtractKvPixelParameters+0x2b2>
    {
        temp = temp*2;
 800298c:	f607 432c 	addw	r3, r7, #3116	; 0xc2c
 8002990:	edd3 7a00 	vldr	s15, [r3]
 8002994:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002998:	f607 432c 	addw	r3, r7, #3116	; 0xc2c
 800299c:	edc3 7a00 	vstr	s15, [r3]
        kvScale = kvScale + 1;
 80029a0:	f897 3c33 	ldrb.w	r3, [r7, #3123]	; 0xc33
 80029a4:	3301      	adds	r3, #1
 80029a6:	f887 3c33 	strb.w	r3, [r7, #3123]	; 0xc33
    while(temp < 64)
 80029aa:	f607 432c 	addw	r3, r7, #3116	; 0xc2c
 80029ae:	edd3 7a00 	vldr	s15, [r3]
 80029b2:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8002ac4 <ExtractKvPixelParameters+0x3cc>
 80029b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029be:	d4e5      	bmi.n	800298c <ExtractKvPixelParameters+0x294>
    }    
     
    for(int i = 0; i < 768; i++)
 80029c0:	2300      	movs	r3, #0
 80029c2:	f8c7 3c1c 	str.w	r3, [r7, #3100]	; 0xc1c
 80029c6:	e064      	b.n	8002a92 <ExtractKvPixelParameters+0x39a>
    {
        temp = kvTemp[i] * pow(2,(double)kvScale);
 80029c8:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 80029cc:	f6a3 4228 	subw	r2, r3, #3112	; 0xc28
 80029d0:	f8d7 3c1c 	ldr.w	r3, [r7, #3100]	; 0xc1c
 80029d4:	009b      	lsls	r3, r3, #2
 80029d6:	4413      	add	r3, r2
 80029d8:	edd3 7a00 	vldr	s15, [r3]
 80029dc:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 80029e0:	f897 3c33 	ldrb.w	r3, [r7, #3123]	; 0xc33
 80029e4:	ee07 3a90 	vmov	s15, r3
 80029e8:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80029ec:	eeb0 1b47 	vmov.f64	d1, d7
 80029f0:	eeb0 0b00 	vmov.f64	d0, #0	; 0x40000000  2.0
 80029f4:	f00a ffbc 	bl	800d970 <pow>
 80029f8:	eeb0 7b40 	vmov.f64	d7, d0
 80029fc:	ee28 7b07 	vmul.f64	d7, d8, d7
 8002a00:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002a04:	f607 432c 	addw	r3, r7, #3116	; 0xc2c
 8002a08:	edc3 7a00 	vstr	s15, [r3]
        if (temp < 0)
 8002a0c:	f607 432c 	addw	r3, r7, #3116	; 0xc2c
 8002a10:	edd3 7a00 	vldr	s15, [r3]
 8002a14:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002a18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a1c:	d51a      	bpl.n	8002a54 <ExtractKvPixelParameters+0x35c>
        {
            mlx90640->kv[i] = (temp - 0.5f);
 8002a1e:	f607 432c 	addw	r3, r7, #3116	; 0xc2c
 8002a22:	edd3 7a00 	vldr	s15, [r3]
 8002a26:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002a2a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002a2e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002a32:	edc7 7a01 	vstr	s15, [r7, #4]
 8002a36:	793b      	ldrb	r3, [r7, #4]
 8002a38:	b259      	sxtb	r1, r3
 8002a3a:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002a3e:	f5a3 6343 	sub.w	r3, r3, #3120	; 0xc30
 8002a42:	681a      	ldr	r2, [r3, #0]
 8002a44:	f8d7 3c1c 	ldr.w	r3, [r7, #3100]	; 0xc1c
 8002a48:	4413      	add	r3, r2
 8002a4a:	f603 734d 	addw	r3, r3, #3917	; 0xf4d
 8002a4e:	460a      	mov	r2, r1
 8002a50:	701a      	strb	r2, [r3, #0]
 8002a52:	e019      	b.n	8002a88 <ExtractKvPixelParameters+0x390>
        }
        else
        {
            mlx90640->kv[i] = (temp + 0.5f);
 8002a54:	f607 432c 	addw	r3, r7, #3116	; 0xc2c
 8002a58:	edd3 7a00 	vldr	s15, [r3]
 8002a5c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002a60:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002a64:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002a68:	edc7 7a01 	vstr	s15, [r7, #4]
 8002a6c:	793b      	ldrb	r3, [r7, #4]
 8002a6e:	b259      	sxtb	r1, r3
 8002a70:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002a74:	f5a3 6343 	sub.w	r3, r3, #3120	; 0xc30
 8002a78:	681a      	ldr	r2, [r3, #0]
 8002a7a:	f8d7 3c1c 	ldr.w	r3, [r7, #3100]	; 0xc1c
 8002a7e:	4413      	add	r3, r2
 8002a80:	f603 734d 	addw	r3, r3, #3917	; 0xf4d
 8002a84:	460a      	mov	r2, r1
 8002a86:	701a      	strb	r2, [r3, #0]
    for(int i = 0; i < 768; i++)
 8002a88:	f8d7 3c1c 	ldr.w	r3, [r7, #3100]	; 0xc1c
 8002a8c:	3301      	adds	r3, #1
 8002a8e:	f8c7 3c1c 	str.w	r3, [r7, #3100]	; 0xc1c
 8002a92:	f8d7 3c1c 	ldr.w	r3, [r7, #3100]	; 0xc1c
 8002a96:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002a9a:	db95      	blt.n	80029c8 <ExtractKvPixelParameters+0x2d0>
        }        
        
    } 
    
    mlx90640->kvScale = kvScale;        
 8002a9c:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002aa0:	f5a3 6343 	sub.w	r3, r3, #3120	; 0xc30
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002aaa:	461a      	mov	r2, r3
 8002aac:	f897 3c33 	ldrb.w	r3, [r7, #3123]	; 0xc33
 8002ab0:	f882 324d 	strb.w	r3, [r2, #589]	; 0x24d
}
 8002ab4:	bf00      	nop
 8002ab6:	f607 4738 	addw	r7, r7, #3128	; 0xc38
 8002aba:	46bd      	mov	sp, r7
 8002abc:	ecbd 8b02 	vpop	{d8}
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	42800000 	.word	0x42800000

08002ac8 <ExtractCPParameters>:

//------------------------------------------------------------------------------

void ExtractCPParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	ed2d 8b02 	vpush	{d8}
 8002ace:	b088      	sub	sp, #32
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
 8002ad4:	6039      	str	r1, [r7, #0]
    float cpKta;
    uint8_t alphaScale;
    uint8_t ktaScale1;
    uint8_t kvScale;

    alphaScale = ((eeData[32] & 0xF000) >> 12) + 27;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	3340      	adds	r3, #64	; 0x40
 8002ada:	881b      	ldrh	r3, [r3, #0]
 8002adc:	0b1b      	lsrs	r3, r3, #12
 8002ade:	b29b      	uxth	r3, r3
 8002ae0:	b2db      	uxtb	r3, r3
 8002ae2:	331b      	adds	r3, #27
 8002ae4:	75fb      	strb	r3, [r7, #23]
    
    offsetSP[0] = (eeData[58] & 0x03FF);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	3374      	adds	r3, #116	; 0x74
 8002aea:	881b      	ldrh	r3, [r3, #0]
 8002aec:	b21b      	sxth	r3, r3
 8002aee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002af2:	b21b      	sxth	r3, r3
 8002af4:	813b      	strh	r3, [r7, #8]
    if (offsetSP[0] > 511)
 8002af6:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8002afa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002afe:	db07      	blt.n	8002b10 <ExtractCPParameters+0x48>
    {
        offsetSP[0] = offsetSP[0] - 1024;
 8002b00:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8002b04:	b29b      	uxth	r3, r3
 8002b06:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8002b0a:	b29b      	uxth	r3, r3
 8002b0c:	b21b      	sxth	r3, r3
 8002b0e:	813b      	strh	r3, [r7, #8]
    }
    
    offsetSP[1] = (eeData[58] & 0xFC00) >> 10;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	3374      	adds	r3, #116	; 0x74
 8002b14:	881b      	ldrh	r3, [r3, #0]
 8002b16:	0a9b      	lsrs	r3, r3, #10
 8002b18:	b29b      	uxth	r3, r3
 8002b1a:	b21b      	sxth	r3, r3
 8002b1c:	817b      	strh	r3, [r7, #10]
    if (offsetSP[1] > 31)
 8002b1e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002b22:	2b1f      	cmp	r3, #31
 8002b24:	dd06      	ble.n	8002b34 <ExtractCPParameters+0x6c>
    {
        offsetSP[1] = offsetSP[1] - 64;
 8002b26:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002b2a:	b29b      	uxth	r3, r3
 8002b2c:	3b40      	subs	r3, #64	; 0x40
 8002b2e:	b29b      	uxth	r3, r3
 8002b30:	b21b      	sxth	r3, r3
 8002b32:	817b      	strh	r3, [r7, #10]
    }
    offsetSP[1] = offsetSP[1] + offsetSP[0]; 
 8002b34:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002b38:	b29a      	uxth	r2, r3
 8002b3a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8002b3e:	b29b      	uxth	r3, r3
 8002b40:	4413      	add	r3, r2
 8002b42:	b29b      	uxth	r3, r3
 8002b44:	b21b      	sxth	r3, r3
 8002b46:	817b      	strh	r3, [r7, #10]
    
    alphaSP[0] = (eeData[57] & 0x03FF);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	3372      	adds	r3, #114	; 0x72
 8002b4c:	881b      	ldrh	r3, [r3, #0]
 8002b4e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002b52:	ee07 3a90 	vmov	s15, r3
 8002b56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b5a:	edc7 7a03 	vstr	s15, [r7, #12]
    if (alphaSP[0] > 511)
 8002b5e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b62:	ed9f 7a75 	vldr	s14, [pc, #468]	; 8002d38 <ExtractCPParameters+0x270>
 8002b66:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b6e:	dd07      	ble.n	8002b80 <ExtractCPParameters+0xb8>
    {
        alphaSP[0] = alphaSP[0] - 1024;
 8002b70:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b74:	ed9f 7a71 	vldr	s14, [pc, #452]	; 8002d3c <ExtractCPParameters+0x274>
 8002b78:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002b7c:	edc7 7a03 	vstr	s15, [r7, #12]
    }
    alphaSP[0] = alphaSP[0] /  pow(2,(double)alphaScale);
 8002b80:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b84:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8002b88:	7dfb      	ldrb	r3, [r7, #23]
 8002b8a:	ee07 3a90 	vmov	s15, r3
 8002b8e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002b92:	eeb0 1b47 	vmov.f64	d1, d7
 8002b96:	eeb0 0b00 	vmov.f64	d0, #0	; 0x40000000  2.0
 8002b9a:	f00a fee9 	bl	800d970 <pow>
 8002b9e:	eeb0 6b40 	vmov.f64	d6, d0
 8002ba2:	ee88 7b06 	vdiv.f64	d7, d8, d6
 8002ba6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002baa:	edc7 7a03 	vstr	s15, [r7, #12]
    
    alphaSP[1] = (eeData[57] & 0xFC00) >> 10;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	3372      	adds	r3, #114	; 0x72
 8002bb2:	881b      	ldrh	r3, [r3, #0]
 8002bb4:	0a9b      	lsrs	r3, r3, #10
 8002bb6:	b29b      	uxth	r3, r3
 8002bb8:	ee07 3a90 	vmov	s15, r3
 8002bbc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002bc0:	edc7 7a04 	vstr	s15, [r7, #16]
    if (alphaSP[1] > 31)
 8002bc4:	edd7 7a04 	vldr	s15, [r7, #16]
 8002bc8:	eeb3 7a0f 	vmov.f32	s14, #63	; 0x41f80000  31.0
 8002bcc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bd4:	dd07      	ble.n	8002be6 <ExtractCPParameters+0x11e>
    {
        alphaSP[1] = alphaSP[1] - 64;
 8002bd6:	edd7 7a04 	vldr	s15, [r7, #16]
 8002bda:	ed9f 7a59 	vldr	s14, [pc, #356]	; 8002d40 <ExtractCPParameters+0x278>
 8002bde:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002be2:	edc7 7a04 	vstr	s15, [r7, #16]
    }
    alphaSP[1] = (1 + alphaSP[1]/128) * alphaSP[0];
 8002be6:	ed97 7a04 	vldr	s14, [r7, #16]
 8002bea:	eddf 6a56 	vldr	s13, [pc, #344]	; 8002d44 <ExtractCPParameters+0x27c>
 8002bee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002bf2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002bf6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002bfa:	edd7 7a03 	vldr	s15, [r7, #12]
 8002bfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c02:	edc7 7a04 	vstr	s15, [r7, #16]
    
    cpKta = (eeData[59] & 0x00FF);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	3376      	adds	r3, #118	; 0x76
 8002c0a:	881b      	ldrh	r3, [r3, #0]
 8002c0c:	b2db      	uxtb	r3, r3
 8002c0e:	ee07 3a90 	vmov	s15, r3
 8002c12:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002c16:	edc7 7a06 	vstr	s15, [r7, #24]
    if (cpKta > 127)
 8002c1a:	edd7 7a06 	vldr	s15, [r7, #24]
 8002c1e:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 8002d48 <ExtractCPParameters+0x280>
 8002c22:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c2a:	dd07      	ble.n	8002c3c <ExtractCPParameters+0x174>
    {
        cpKta = cpKta - 256;
 8002c2c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002c30:	ed9f 7a46 	vldr	s14, [pc, #280]	; 8002d4c <ExtractCPParameters+0x284>
 8002c34:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002c38:	edc7 7a06 	vstr	s15, [r7, #24]
    }
    ktaScale1 = ((eeData[56] & 0x00F0) >> 4) + 8;    
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	3370      	adds	r3, #112	; 0x70
 8002c40:	881b      	ldrh	r3, [r3, #0]
 8002c42:	111b      	asrs	r3, r3, #4
 8002c44:	b2db      	uxtb	r3, r3
 8002c46:	f003 030f 	and.w	r3, r3, #15
 8002c4a:	b2db      	uxtb	r3, r3
 8002c4c:	3308      	adds	r3, #8
 8002c4e:	75bb      	strb	r3, [r7, #22]
    mlx90640->cpKta = cpKta / pow(2,(double)ktaScale1);
 8002c50:	edd7 7a06 	vldr	s15, [r7, #24]
 8002c54:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8002c58:	7dbb      	ldrb	r3, [r7, #22]
 8002c5a:	ee07 3a90 	vmov	s15, r3
 8002c5e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002c62:	eeb0 1b47 	vmov.f64	d1, d7
 8002c66:	eeb0 0b00 	vmov.f64	d0, #0	; 0x40000000  2.0
 8002c6a:	f00a fe81 	bl	800d970 <pow>
 8002c6e:	eeb0 6b40 	vmov.f64	d6, d0
 8002c72:	ee88 7b06 	vdiv.f64	d7, d8, d6
 8002c76:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	edc3 7a08 	vstr	s15, [r3, #32]
    
    cpKv = (eeData[59] & 0xFF00) >> 8;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	3376      	adds	r3, #118	; 0x76
 8002c84:	881b      	ldrh	r3, [r3, #0]
 8002c86:	0a1b      	lsrs	r3, r3, #8
 8002c88:	b29b      	uxth	r3, r3
 8002c8a:	ee07 3a90 	vmov	s15, r3
 8002c8e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002c92:	edc7 7a07 	vstr	s15, [r7, #28]
    if (cpKv > 127)
 8002c96:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c9a:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8002d48 <ExtractCPParameters+0x280>
 8002c9e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ca2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ca6:	dd07      	ble.n	8002cb8 <ExtractCPParameters+0x1f0>
    {
        cpKv = cpKv - 256;
 8002ca8:	edd7 7a07 	vldr	s15, [r7, #28]
 8002cac:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8002d4c <ExtractCPParameters+0x284>
 8002cb0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002cb4:	edc7 7a07 	vstr	s15, [r7, #28]
    }
    kvScale = (eeData[56] & 0x0F00) >> 8;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	3370      	adds	r3, #112	; 0x70
 8002cbc:	881b      	ldrh	r3, [r3, #0]
 8002cbe:	121b      	asrs	r3, r3, #8
 8002cc0:	b2db      	uxtb	r3, r3
 8002cc2:	f003 030f 	and.w	r3, r3, #15
 8002cc6:	757b      	strb	r3, [r7, #21]
    mlx90640->cpKv = cpKv / pow(2,(double)kvScale);
 8002cc8:	edd7 7a07 	vldr	s15, [r7, #28]
 8002ccc:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8002cd0:	7d7b      	ldrb	r3, [r7, #21]
 8002cd2:	ee07 3a90 	vmov	s15, r3
 8002cd6:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002cda:	eeb0 1b47 	vmov.f64	d1, d7
 8002cde:	eeb0 0b00 	vmov.f64	d0, #0	; 0x40000000  2.0
 8002ce2:	f00a fe45 	bl	800d970 <pow>
 8002ce6:	eeb0 6b40 	vmov.f64	d6, d0
 8002cea:	ee88 7b06 	vdiv.f64	d7, d8, d6
 8002cee:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	edc3 7a07 	vstr	s15, [r3, #28]
       
    mlx90640->cpAlpha[0] = alphaSP[0];
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	683a      	ldr	r2, [r7, #0]
 8002cfc:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002d00:	f8c2 3250 	str.w	r3, [r2, #592]	; 0x250
    mlx90640->cpAlpha[1] = alphaSP[1];
 8002d04:	693b      	ldr	r3, [r7, #16]
 8002d06:	683a      	ldr	r2, [r7, #0]
 8002d08:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002d0c:	f8c2 3254 	str.w	r3, [r2, #596]	; 0x254
    mlx90640->cpOffset[0] = offsetSP[0];
 8002d10:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002d1a:	f8a3 2258 	strh.w	r2, [r3, #600]	; 0x258
    mlx90640->cpOffset[1] = offsetSP[1];  
 8002d1e:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002d28:	f8a3 225a 	strh.w	r2, [r3, #602]	; 0x25a
}
 8002d2c:	bf00      	nop
 8002d2e:	3720      	adds	r7, #32
 8002d30:	46bd      	mov	sp, r7
 8002d32:	ecbd 8b02 	vpop	{d8}
 8002d36:	bd80      	pop	{r7, pc}
 8002d38:	43ff8000 	.word	0x43ff8000
 8002d3c:	44800000 	.word	0x44800000
 8002d40:	42800000 	.word	0x42800000
 8002d44:	43000000 	.word	0x43000000
 8002d48:	42fe0000 	.word	0x42fe0000
 8002d4c:	43800000 	.word	0x43800000

08002d50 <ExtractCILCParameters>:

//------------------------------------------------------------------------------

void ExtractCILCParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
{
 8002d50:	b480      	push	{r7}
 8002d52:	b087      	sub	sp, #28
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
 8002d58:	6039      	str	r1, [r7, #0]
    float ilChessC[3];
    uint8_t calibrationModeEE;
    
    calibrationModeEE = (eeData[10] & 0x0800) >> 4;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	3314      	adds	r3, #20
 8002d5e:	881b      	ldrh	r3, [r3, #0]
 8002d60:	111b      	asrs	r3, r3, #4
 8002d62:	b2db      	uxtb	r3, r3
 8002d64:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002d68:	75fb      	strb	r3, [r7, #23]
    calibrationModeEE = calibrationModeEE ^ 0x80;
 8002d6a:	7dfb      	ldrb	r3, [r7, #23]
 8002d6c:	f083 037f 	eor.w	r3, r3, #127	; 0x7f
 8002d70:	43db      	mvns	r3, r3
 8002d72:	75fb      	strb	r3, [r7, #23]

    ilChessC[0] = (eeData[53] & 0x003F);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	336a      	adds	r3, #106	; 0x6a
 8002d78:	881b      	ldrh	r3, [r3, #0]
 8002d7a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002d7e:	ee07 3a90 	vmov	s15, r3
 8002d82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002d86:	edc7 7a02 	vstr	s15, [r7, #8]
    if (ilChessC[0] > 31)
 8002d8a:	edd7 7a02 	vldr	s15, [r7, #8]
 8002d8e:	eeb3 7a0f 	vmov.f32	s14, #63	; 0x41f80000  31.0
 8002d92:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d9a:	dd07      	ble.n	8002dac <ExtractCILCParameters+0x5c>
    {
        ilChessC[0] = ilChessC[0] - 64;
 8002d9c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002da0:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8002e88 <ExtractCILCParameters+0x138>
 8002da4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002da8:	edc7 7a02 	vstr	s15, [r7, #8]
    }
    ilChessC[0] = ilChessC[0] / 16.0f;
 8002dac:	ed97 7a02 	vldr	s14, [r7, #8]
 8002db0:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8002db4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002db8:	edc7 7a02 	vstr	s15, [r7, #8]
    
    ilChessC[1] = (eeData[53] & 0x07C0) >> 6;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	336a      	adds	r3, #106	; 0x6a
 8002dc0:	881b      	ldrh	r3, [r3, #0]
 8002dc2:	119b      	asrs	r3, r3, #6
 8002dc4:	f003 031f 	and.w	r3, r3, #31
 8002dc8:	ee07 3a90 	vmov	s15, r3
 8002dcc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002dd0:	edc7 7a03 	vstr	s15, [r7, #12]
    if (ilChessC[1] > 15)
 8002dd4:	edd7 7a03 	vldr	s15, [r7, #12]
 8002dd8:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 8002ddc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002de0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002de4:	dd07      	ble.n	8002df6 <ExtractCILCParameters+0xa6>
    {
        ilChessC[1] = ilChessC[1] - 32;
 8002de6:	edd7 7a03 	vldr	s15, [r7, #12]
 8002dea:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8002e8c <ExtractCILCParameters+0x13c>
 8002dee:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002df2:	edc7 7a03 	vstr	s15, [r7, #12]
    }
    ilChessC[1] = ilChessC[1] / 2.0f;
 8002df6:	ed97 7a03 	vldr	s14, [r7, #12]
 8002dfa:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002dfe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002e02:	edc7 7a03 	vstr	s15, [r7, #12]
    
    ilChessC[2] = (eeData[53] & 0xF800) >> 11;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	336a      	adds	r3, #106	; 0x6a
 8002e0a:	881b      	ldrh	r3, [r3, #0]
 8002e0c:	0adb      	lsrs	r3, r3, #11
 8002e0e:	b29b      	uxth	r3, r3
 8002e10:	ee07 3a90 	vmov	s15, r3
 8002e14:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002e18:	edc7 7a04 	vstr	s15, [r7, #16]
    if (ilChessC[2] > 15)
 8002e1c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002e20:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 8002e24:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e2c:	dd07      	ble.n	8002e3e <ExtractCILCParameters+0xee>
    {
        ilChessC[2] = ilChessC[2] - 32;
 8002e2e:	edd7 7a04 	vldr	s15, [r7, #16]
 8002e32:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8002e8c <ExtractCILCParameters+0x13c>
 8002e36:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002e3a:	edc7 7a04 	vstr	s15, [r7, #16]
    }
    ilChessC[2] = ilChessC[2] / 8.0f;
 8002e3e:	ed97 7a04 	vldr	s14, [r7, #16]
 8002e42:	eef2 6a00 	vmov.f32	s13, #32	; 0x41000000  8.0
 8002e46:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002e4a:	edc7 7a04 	vstr	s15, [r7, #16]
    
    mlx90640->calibrationModeEE = calibrationModeEE;
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	7dfa      	ldrb	r2, [r7, #23]
 8002e52:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    mlx90640->ilChessC[0] = ilChessC[0];
 8002e56:	68bb      	ldr	r3, [r7, #8]
 8002e58:	683a      	ldr	r2, [r7, #0]
 8002e5a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002e5e:	f8c2 325c 	str.w	r3, [r2, #604]	; 0x25c
    mlx90640->ilChessC[1] = ilChessC[1];
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	683a      	ldr	r2, [r7, #0]
 8002e66:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002e6a:	f8c2 3260 	str.w	r3, [r2, #608]	; 0x260
    mlx90640->ilChessC[2] = ilChessC[2];
 8002e6e:	693b      	ldr	r3, [r7, #16]
 8002e70:	683a      	ldr	r2, [r7, #0]
 8002e72:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002e76:	f8c2 3264 	str.w	r3, [r2, #612]	; 0x264
}
 8002e7a:	bf00      	nop
 8002e7c:	371c      	adds	r7, #28
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e84:	4770      	bx	lr
 8002e86:	bf00      	nop
 8002e88:	42800000 	.word	0x42800000
 8002e8c:	42000000 	.word	0x42000000

08002e90 <ExtractDeviatingPixels>:

//------------------------------------------------------------------------------

int ExtractDeviatingPixels(uint16_t *eeData, paramsMLX90640 *mlx90640)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b086      	sub	sp, #24
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
 8002e98:	6039      	str	r1, [r7, #0]
    uint16_t pixCnt = 0;
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	82fb      	strh	r3, [r7, #22]
    uint16_t brokenPixCnt = 0;
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	82bb      	strh	r3, [r7, #20]
    uint16_t outlierPixCnt = 0;
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	827b      	strh	r3, [r7, #18]
    int warn = 0;
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	60fb      	str	r3, [r7, #12]
    int i;
    
    for(pixCnt = 0; pixCnt<5; pixCnt++)
 8002eaa:	2300      	movs	r3, #0
 8002eac:	82fb      	strh	r3, [r7, #22]
 8002eae:	e013      	b.n	8002ed8 <ExtractDeviatingPixels+0x48>
    {
        mlx90640->brokenPixels[pixCnt] = 0xFFFF;
 8002eb0:	8afa      	ldrh	r2, [r7, #22]
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	f602 1234 	addw	r2, r2, #2356	; 0x934
 8002eb8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002ebc:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        mlx90640->outlierPixels[pixCnt] = 0xFFFF;
 8002ec0:	8afb      	ldrh	r3, [r7, #22]
 8002ec2:	683a      	ldr	r2, [r7, #0]
 8002ec4:	f603 1338 	addw	r3, r3, #2360	; 0x938
 8002ec8:	005b      	lsls	r3, r3, #1
 8002eca:	4413      	add	r3, r2
 8002ecc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002ed0:	805a      	strh	r2, [r3, #2]
    for(pixCnt = 0; pixCnt<5; pixCnt++)
 8002ed2:	8afb      	ldrh	r3, [r7, #22]
 8002ed4:	3301      	adds	r3, #1
 8002ed6:	82fb      	strh	r3, [r7, #22]
 8002ed8:	8afb      	ldrh	r3, [r7, #22]
 8002eda:	2b04      	cmp	r3, #4
 8002edc:	d9e8      	bls.n	8002eb0 <ExtractDeviatingPixels+0x20>
    }
        
    pixCnt = 0;    
 8002ede:	2300      	movs	r3, #0
 8002ee0:	82fb      	strh	r3, [r7, #22]
    while (pixCnt < 768 && brokenPixCnt < 5 && outlierPixCnt < 5)
 8002ee2:	e02a      	b.n	8002f3a <ExtractDeviatingPixels+0xaa>
    {
        if(eeData[pixCnt+64] == 0)
 8002ee4:	8afb      	ldrh	r3, [r7, #22]
 8002ee6:	3340      	adds	r3, #64	; 0x40
 8002ee8:	005b      	lsls	r3, r3, #1
 8002eea:	687a      	ldr	r2, [r7, #4]
 8002eec:	4413      	add	r3, r2
 8002eee:	881b      	ldrh	r3, [r3, #0]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d10a      	bne.n	8002f0a <ExtractDeviatingPixels+0x7a>
        {
            mlx90640->brokenPixels[brokenPixCnt] = pixCnt;
 8002ef4:	8aba      	ldrh	r2, [r7, #20]
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	f602 1234 	addw	r2, r2, #2356	; 0x934
 8002efc:	8af9      	ldrh	r1, [r7, #22]
 8002efe:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            brokenPixCnt = brokenPixCnt + 1;
 8002f02:	8abb      	ldrh	r3, [r7, #20]
 8002f04:	3301      	adds	r3, #1
 8002f06:	82bb      	strh	r3, [r7, #20]
 8002f08:	e014      	b.n	8002f34 <ExtractDeviatingPixels+0xa4>
        }    
        else if((eeData[pixCnt+64] & 0x0001) != 0)
 8002f0a:	8afb      	ldrh	r3, [r7, #22]
 8002f0c:	3340      	adds	r3, #64	; 0x40
 8002f0e:	005b      	lsls	r3, r3, #1
 8002f10:	687a      	ldr	r2, [r7, #4]
 8002f12:	4413      	add	r3, r2
 8002f14:	881b      	ldrh	r3, [r3, #0]
 8002f16:	f003 0301 	and.w	r3, r3, #1
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d00a      	beq.n	8002f34 <ExtractDeviatingPixels+0xa4>
        {
            mlx90640->outlierPixels[outlierPixCnt] = pixCnt;
 8002f1e:	8a7b      	ldrh	r3, [r7, #18]
 8002f20:	683a      	ldr	r2, [r7, #0]
 8002f22:	f603 1338 	addw	r3, r3, #2360	; 0x938
 8002f26:	005b      	lsls	r3, r3, #1
 8002f28:	4413      	add	r3, r2
 8002f2a:	8afa      	ldrh	r2, [r7, #22]
 8002f2c:	805a      	strh	r2, [r3, #2]
            outlierPixCnt = outlierPixCnt + 1;
 8002f2e:	8a7b      	ldrh	r3, [r7, #18]
 8002f30:	3301      	adds	r3, #1
 8002f32:	827b      	strh	r3, [r7, #18]
        }    
        
        pixCnt = pixCnt + 1;
 8002f34:	8afb      	ldrh	r3, [r7, #22]
 8002f36:	3301      	adds	r3, #1
 8002f38:	82fb      	strh	r3, [r7, #22]
    while (pixCnt < 768 && brokenPixCnt < 5 && outlierPixCnt < 5)
 8002f3a:	8afb      	ldrh	r3, [r7, #22]
 8002f3c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002f40:	d205      	bcs.n	8002f4e <ExtractDeviatingPixels+0xbe>
 8002f42:	8abb      	ldrh	r3, [r7, #20]
 8002f44:	2b04      	cmp	r3, #4
 8002f46:	d802      	bhi.n	8002f4e <ExtractDeviatingPixels+0xbe>
 8002f48:	8a7b      	ldrh	r3, [r7, #18]
 8002f4a:	2b04      	cmp	r3, #4
 8002f4c:	d9ca      	bls.n	8002ee4 <ExtractDeviatingPixels+0x54>
        
    } 
    
    if(brokenPixCnt > 4)  
 8002f4e:	8abb      	ldrh	r3, [r7, #20]
 8002f50:	2b04      	cmp	r3, #4
 8002f52:	d903      	bls.n	8002f5c <ExtractDeviatingPixels+0xcc>
    {
        warn = -3;
 8002f54:	f06f 0302 	mvn.w	r3, #2
 8002f58:	60fb      	str	r3, [r7, #12]
 8002f5a:	e08f      	b.n	800307c <ExtractDeviatingPixels+0x1ec>
    }         
    else if(outlierPixCnt > 4)  
 8002f5c:	8a7b      	ldrh	r3, [r7, #18]
 8002f5e:	2b04      	cmp	r3, #4
 8002f60:	d903      	bls.n	8002f6a <ExtractDeviatingPixels+0xda>
    {
        warn = -4;
 8002f62:	f06f 0303 	mvn.w	r3, #3
 8002f66:	60fb      	str	r3, [r7, #12]
 8002f68:	e088      	b.n	800307c <ExtractDeviatingPixels+0x1ec>
    }
    else if((brokenPixCnt + outlierPixCnt) > 4)  
 8002f6a:	8aba      	ldrh	r2, [r7, #20]
 8002f6c:	8a7b      	ldrh	r3, [r7, #18]
 8002f6e:	4413      	add	r3, r2
 8002f70:	2b04      	cmp	r3, #4
 8002f72:	dd03      	ble.n	8002f7c <ExtractDeviatingPixels+0xec>
    {
        warn = -5;
 8002f74:	f06f 0304 	mvn.w	r3, #4
 8002f78:	60fb      	str	r3, [r7, #12]
 8002f7a:	e07f      	b.n	800307c <ExtractDeviatingPixels+0x1ec>
    } 
    else
    {
        for(pixCnt=0; pixCnt<brokenPixCnt; pixCnt++)
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	82fb      	strh	r3, [r7, #22]
 8002f80:	e022      	b.n	8002fc8 <ExtractDeviatingPixels+0x138>
        {
            for(i=pixCnt+1; i<brokenPixCnt; i++)
 8002f82:	8afb      	ldrh	r3, [r7, #22]
 8002f84:	3301      	adds	r3, #1
 8002f86:	60bb      	str	r3, [r7, #8]
 8002f88:	e017      	b.n	8002fba <ExtractDeviatingPixels+0x12a>
            {
                warn = CheckAdjacentPixels(mlx90640->brokenPixels[pixCnt],mlx90640->brokenPixels[i]);
 8002f8a:	8afa      	ldrh	r2, [r7, #22]
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	f602 1234 	addw	r2, r2, #2356	; 0x934
 8002f92:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	68ba      	ldr	r2, [r7, #8]
 8002f9a:	f602 1234 	addw	r2, r2, #2356	; 0x934
 8002f9e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002fa2:	4619      	mov	r1, r3
 8002fa4:	f000 f86f 	bl	8003086 <CheckAdjacentPixels>
 8002fa8:	60f8      	str	r0, [r7, #12]
                if(warn != 0)
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d001      	beq.n	8002fb4 <ExtractDeviatingPixels+0x124>
                {
                    return warn;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	e064      	b.n	800307e <ExtractDeviatingPixels+0x1ee>
            for(i=pixCnt+1; i<brokenPixCnt; i++)
 8002fb4:	68bb      	ldr	r3, [r7, #8]
 8002fb6:	3301      	adds	r3, #1
 8002fb8:	60bb      	str	r3, [r7, #8]
 8002fba:	8abb      	ldrh	r3, [r7, #20]
 8002fbc:	68ba      	ldr	r2, [r7, #8]
 8002fbe:	429a      	cmp	r2, r3
 8002fc0:	dbe3      	blt.n	8002f8a <ExtractDeviatingPixels+0xfa>
        for(pixCnt=0; pixCnt<brokenPixCnt; pixCnt++)
 8002fc2:	8afb      	ldrh	r3, [r7, #22]
 8002fc4:	3301      	adds	r3, #1
 8002fc6:	82fb      	strh	r3, [r7, #22]
 8002fc8:	8afa      	ldrh	r2, [r7, #22]
 8002fca:	8abb      	ldrh	r3, [r7, #20]
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d3d8      	bcc.n	8002f82 <ExtractDeviatingPixels+0xf2>
                }    
            }    
        }
        
        for(pixCnt=0; pixCnt<outlierPixCnt; pixCnt++)
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	82fb      	strh	r3, [r7, #22]
 8002fd4:	e024      	b.n	8003020 <ExtractDeviatingPixels+0x190>
        {
            for(i=pixCnt+1; i<outlierPixCnt; i++)
 8002fd6:	8afb      	ldrh	r3, [r7, #22]
 8002fd8:	3301      	adds	r3, #1
 8002fda:	60bb      	str	r3, [r7, #8]
 8002fdc:	e019      	b.n	8003012 <ExtractDeviatingPixels+0x182>
            {
                warn = CheckAdjacentPixels(mlx90640->outlierPixels[pixCnt],mlx90640->outlierPixels[i]);
 8002fde:	8afb      	ldrh	r3, [r7, #22]
 8002fe0:	683a      	ldr	r2, [r7, #0]
 8002fe2:	f603 1338 	addw	r3, r3, #2360	; 0x938
 8002fe6:	005b      	lsls	r3, r3, #1
 8002fe8:	4413      	add	r3, r2
 8002fea:	8858      	ldrh	r0, [r3, #2]
 8002fec:	683a      	ldr	r2, [r7, #0]
 8002fee:	68bb      	ldr	r3, [r7, #8]
 8002ff0:	f603 1338 	addw	r3, r3, #2360	; 0x938
 8002ff4:	005b      	lsls	r3, r3, #1
 8002ff6:	4413      	add	r3, r2
 8002ff8:	885b      	ldrh	r3, [r3, #2]
 8002ffa:	4619      	mov	r1, r3
 8002ffc:	f000 f843 	bl	8003086 <CheckAdjacentPixels>
 8003000:	60f8      	str	r0, [r7, #12]
                if(warn != 0)
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d001      	beq.n	800300c <ExtractDeviatingPixels+0x17c>
                {
                    return warn;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	e038      	b.n	800307e <ExtractDeviatingPixels+0x1ee>
            for(i=pixCnt+1; i<outlierPixCnt; i++)
 800300c:	68bb      	ldr	r3, [r7, #8]
 800300e:	3301      	adds	r3, #1
 8003010:	60bb      	str	r3, [r7, #8]
 8003012:	8a7b      	ldrh	r3, [r7, #18]
 8003014:	68ba      	ldr	r2, [r7, #8]
 8003016:	429a      	cmp	r2, r3
 8003018:	dbe1      	blt.n	8002fde <ExtractDeviatingPixels+0x14e>
        for(pixCnt=0; pixCnt<outlierPixCnt; pixCnt++)
 800301a:	8afb      	ldrh	r3, [r7, #22]
 800301c:	3301      	adds	r3, #1
 800301e:	82fb      	strh	r3, [r7, #22]
 8003020:	8afa      	ldrh	r2, [r7, #22]
 8003022:	8a7b      	ldrh	r3, [r7, #18]
 8003024:	429a      	cmp	r2, r3
 8003026:	d3d6      	bcc.n	8002fd6 <ExtractDeviatingPixels+0x146>
                }    
            }    
        } 
        
        for(pixCnt=0; pixCnt<brokenPixCnt; pixCnt++)
 8003028:	2300      	movs	r3, #0
 800302a:	82fb      	strh	r3, [r7, #22]
 800302c:	e022      	b.n	8003074 <ExtractDeviatingPixels+0x1e4>
        {
            for(i=0; i<outlierPixCnt; i++)
 800302e:	2300      	movs	r3, #0
 8003030:	60bb      	str	r3, [r7, #8]
 8003032:	e018      	b.n	8003066 <ExtractDeviatingPixels+0x1d6>
            {
                warn = CheckAdjacentPixels(mlx90640->brokenPixels[pixCnt],mlx90640->outlierPixels[i]);
 8003034:	8afa      	ldrh	r2, [r7, #22]
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	f602 1234 	addw	r2, r2, #2356	; 0x934
 800303c:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8003040:	683a      	ldr	r2, [r7, #0]
 8003042:	68bb      	ldr	r3, [r7, #8]
 8003044:	f603 1338 	addw	r3, r3, #2360	; 0x938
 8003048:	005b      	lsls	r3, r3, #1
 800304a:	4413      	add	r3, r2
 800304c:	885b      	ldrh	r3, [r3, #2]
 800304e:	4619      	mov	r1, r3
 8003050:	f000 f819 	bl	8003086 <CheckAdjacentPixels>
 8003054:	60f8      	str	r0, [r7, #12]
                if(warn != 0)
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	2b00      	cmp	r3, #0
 800305a:	d001      	beq.n	8003060 <ExtractDeviatingPixels+0x1d0>
                {
                    return warn;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	e00e      	b.n	800307e <ExtractDeviatingPixels+0x1ee>
            for(i=0; i<outlierPixCnt; i++)
 8003060:	68bb      	ldr	r3, [r7, #8]
 8003062:	3301      	adds	r3, #1
 8003064:	60bb      	str	r3, [r7, #8]
 8003066:	8a7b      	ldrh	r3, [r7, #18]
 8003068:	68ba      	ldr	r2, [r7, #8]
 800306a:	429a      	cmp	r2, r3
 800306c:	dbe2      	blt.n	8003034 <ExtractDeviatingPixels+0x1a4>
        for(pixCnt=0; pixCnt<brokenPixCnt; pixCnt++)
 800306e:	8afb      	ldrh	r3, [r7, #22]
 8003070:	3301      	adds	r3, #1
 8003072:	82fb      	strh	r3, [r7, #22]
 8003074:	8afa      	ldrh	r2, [r7, #22]
 8003076:	8abb      	ldrh	r3, [r7, #20]
 8003078:	429a      	cmp	r2, r3
 800307a:	d3d8      	bcc.n	800302e <ExtractDeviatingPixels+0x19e>
        }    
        
    }    
    
    
    return warn;
 800307c:	68fb      	ldr	r3, [r7, #12]
       
}
 800307e:	4618      	mov	r0, r3
 8003080:	3718      	adds	r7, #24
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}

08003086 <CheckAdjacentPixels>:

//------------------------------------------------------------------------------

 int CheckAdjacentPixels(uint16_t pix1, uint16_t pix2)
 {
 8003086:	b480      	push	{r7}
 8003088:	b085      	sub	sp, #20
 800308a:	af00      	add	r7, sp, #0
 800308c:	4603      	mov	r3, r0
 800308e:	460a      	mov	r2, r1
 8003090:	80fb      	strh	r3, [r7, #6]
 8003092:	4613      	mov	r3, r2
 8003094:	80bb      	strh	r3, [r7, #4]
     int pixPosDif;
     
     pixPosDif = pix1 - pix2;
 8003096:	88fa      	ldrh	r2, [r7, #6]
 8003098:	88bb      	ldrh	r3, [r7, #4]
 800309a:	1ad3      	subs	r3, r2, r3
 800309c:	60fb      	str	r3, [r7, #12]
     if(pixPosDif > -34 && pixPosDif < -30)
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	f113 0f21 	cmn.w	r3, #33	; 0x21
 80030a4:	db06      	blt.n	80030b4 <CheckAdjacentPixels+0x2e>
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	f113 0f1e 	cmn.w	r3, #30
 80030ac:	da02      	bge.n	80030b4 <CheckAdjacentPixels+0x2e>
     {
         return -6;
 80030ae:	f06f 0305 	mvn.w	r3, #5
 80030b2:	e013      	b.n	80030dc <CheckAdjacentPixels+0x56>
     } 
     if(pixPosDif > -2 && pixPosDif < 2)
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030ba:	db05      	blt.n	80030c8 <CheckAdjacentPixels+0x42>
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	2b01      	cmp	r3, #1
 80030c0:	dc02      	bgt.n	80030c8 <CheckAdjacentPixels+0x42>
     {
         return -6;
 80030c2:	f06f 0305 	mvn.w	r3, #5
 80030c6:	e009      	b.n	80030dc <CheckAdjacentPixels+0x56>
     } 
     if(pixPosDif > 30 && pixPosDif < 34)
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	2b1e      	cmp	r3, #30
 80030cc:	dd05      	ble.n	80030da <CheckAdjacentPixels+0x54>
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	2b21      	cmp	r3, #33	; 0x21
 80030d2:	dc02      	bgt.n	80030da <CheckAdjacentPixels+0x54>
     {
         return -6;
 80030d4:	f06f 0305 	mvn.w	r3, #5
 80030d8:	e000      	b.n	80030dc <CheckAdjacentPixels+0x56>
     }
     
     return 0;    
 80030da:	2300      	movs	r3, #0
 }
 80030dc:	4618      	mov	r0, r3
 80030de:	3714      	adds	r7, #20
 80030e0:	46bd      	mov	sp, r7
 80030e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e6:	4770      	bx	lr

080030e8 <MLX90640_I2CRead>:
	MX_I2C1_Init();
}


int MLX90640_I2CRead(uint8_t slaveAddr, uint16_t startAddress, uint16_t nMemAddressRead, uint16_t *data)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b08c      	sub	sp, #48	; 0x30
 80030ec:	af04      	add	r7, sp, #16
 80030ee:	607b      	str	r3, [r7, #4]
 80030f0:	4603      	mov	r3, r0
 80030f2:	73fb      	strb	r3, [r7, #15]
 80030f4:	460b      	mov	r3, r1
 80030f6:	81bb      	strh	r3, [r7, #12]
 80030f8:	4613      	mov	r3, r2
 80030fa:	817b      	strh	r3, [r7, #10]

	uint8_t* p = (uint8_t*) data;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	61bb      	str	r3, [r7, #24]

	int ack = 0;                               
 8003100:	2300      	movs	r3, #0
 8003102:	617b      	str	r3, [r7, #20]
	int cnt = 0;
 8003104:	2300      	movs	r3, #0
 8003106:	61fb      	str	r3, [r7, #28]
	
	ack = HAL_I2C_Mem_Read(&hi2c1, (slaveAddr<<1), startAddress, I2C_MEMADD_SIZE_16BIT, p, nMemAddressRead*2, 500);
 8003108:	7bfb      	ldrb	r3, [r7, #15]
 800310a:	b29b      	uxth	r3, r3
 800310c:	005b      	lsls	r3, r3, #1
 800310e:	b299      	uxth	r1, r3
 8003110:	897b      	ldrh	r3, [r7, #10]
 8003112:	005b      	lsls	r3, r3, #1
 8003114:	b29b      	uxth	r3, r3
 8003116:	89ba      	ldrh	r2, [r7, #12]
 8003118:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800311c:	9002      	str	r0, [sp, #8]
 800311e:	9301      	str	r3, [sp, #4]
 8003120:	69bb      	ldr	r3, [r7, #24]
 8003122:	9300      	str	r3, [sp, #0]
 8003124:	2302      	movs	r3, #2
 8003126:	4817      	ldr	r0, [pc, #92]	; (8003184 <MLX90640_I2CRead+0x9c>)
 8003128:	f001 fb96 	bl	8004858 <HAL_I2C_Mem_Read>
 800312c:	4603      	mov	r3, r0
 800312e:	617b      	str	r3, [r7, #20]

	if (ack != HAL_OK)
 8003130:	697b      	ldr	r3, [r7, #20]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d002      	beq.n	800313c <MLX90640_I2CRead+0x54>
	{
			return -1;
 8003136:	f04f 33ff 	mov.w	r3, #4294967295
 800313a:	e01f      	b.n	800317c <MLX90640_I2CRead+0x94>
	}
	

	for(cnt=0; cnt < nMemAddressRead*2; cnt+=2) {
 800313c:	2300      	movs	r3, #0
 800313e:	61fb      	str	r3, [r7, #28]
 8003140:	e016      	b.n	8003170 <MLX90640_I2CRead+0x88>
		uint8_t tempBuffer = p[cnt+1];
 8003142:	69fb      	ldr	r3, [r7, #28]
 8003144:	3301      	adds	r3, #1
 8003146:	69ba      	ldr	r2, [r7, #24]
 8003148:	4413      	add	r3, r2
 800314a:	781b      	ldrb	r3, [r3, #0]
 800314c:	74fb      	strb	r3, [r7, #19]
		p[cnt+1] = p[cnt];
 800314e:	69fb      	ldr	r3, [r7, #28]
 8003150:	69ba      	ldr	r2, [r7, #24]
 8003152:	441a      	add	r2, r3
 8003154:	69fb      	ldr	r3, [r7, #28]
 8003156:	3301      	adds	r3, #1
 8003158:	69b9      	ldr	r1, [r7, #24]
 800315a:	440b      	add	r3, r1
 800315c:	7812      	ldrb	r2, [r2, #0]
 800315e:	701a      	strb	r2, [r3, #0]
		p[cnt] = tempBuffer;
 8003160:	69fb      	ldr	r3, [r7, #28]
 8003162:	69ba      	ldr	r2, [r7, #24]
 8003164:	4413      	add	r3, r2
 8003166:	7cfa      	ldrb	r2, [r7, #19]
 8003168:	701a      	strb	r2, [r3, #0]
	for(cnt=0; cnt < nMemAddressRead*2; cnt+=2) {
 800316a:	69fb      	ldr	r3, [r7, #28]
 800316c:	3302      	adds	r3, #2
 800316e:	61fb      	str	r3, [r7, #28]
 8003170:	897b      	ldrh	r3, [r7, #10]
 8003172:	005b      	lsls	r3, r3, #1
 8003174:	69fa      	ldr	r2, [r7, #28]
 8003176:	429a      	cmp	r2, r3
 8003178:	dbe3      	blt.n	8003142 <MLX90640_I2CRead+0x5a>
	}

	return 0;   
 800317a:	2300      	movs	r3, #0
} 
 800317c:	4618      	mov	r0, r3
 800317e:	3720      	adds	r7, #32
 8003180:	46bd      	mov	sp, r7
 8003182:	bd80      	pop	{r7, pc}
 8003184:	20001084 	.word	0x20001084

08003188 <MLX90640_I2CWrite>:


int MLX90640_I2CWrite(uint8_t slaveAddr, uint16_t writeAddress, uint16_t data)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b088      	sub	sp, #32
 800318c:	af04      	add	r7, sp, #16
 800318e:	4603      	mov	r3, r0
 8003190:	71fb      	strb	r3, [r7, #7]
 8003192:	460b      	mov	r3, r1
 8003194:	80bb      	strh	r3, [r7, #4]
 8003196:	4613      	mov	r3, r2
 8003198:	807b      	strh	r3, [r7, #2]

	uint8_t sa;
	int ack = 0;
 800319a:	2300      	movs	r3, #0
 800319c:	60fb      	str	r3, [r7, #12]
	uint8_t cmd[2];
	static uint16_t dataCheck;

	sa = (slaveAddr << 1);
 800319e:	79fb      	ldrb	r3, [r7, #7]
 80031a0:	005b      	lsls	r3, r3, #1
 80031a2:	72fb      	strb	r3, [r7, #11]

	cmd[0] = data >> 8;
 80031a4:	887b      	ldrh	r3, [r7, #2]
 80031a6:	0a1b      	lsrs	r3, r3, #8
 80031a8:	b29b      	uxth	r3, r3
 80031aa:	b2db      	uxtb	r3, r3
 80031ac:	723b      	strb	r3, [r7, #8]
	cmd[1] = data & 0x00FF;
 80031ae:	887b      	ldrh	r3, [r7, #2]
 80031b0:	b2db      	uxtb	r3, r3
 80031b2:	727b      	strb	r3, [r7, #9]


	ack = HAL_I2C_Mem_Write(&hi2c1, sa, writeAddress, I2C_MEMADD_SIZE_16BIT, cmd, sizeof(cmd), 500);
 80031b4:	7afb      	ldrb	r3, [r7, #11]
 80031b6:	b299      	uxth	r1, r3
 80031b8:	88ba      	ldrh	r2, [r7, #4]
 80031ba:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80031be:	9302      	str	r3, [sp, #8]
 80031c0:	2302      	movs	r3, #2
 80031c2:	9301      	str	r3, [sp, #4]
 80031c4:	f107 0308 	add.w	r3, r7, #8
 80031c8:	9300      	str	r3, [sp, #0]
 80031ca:	2302      	movs	r3, #2
 80031cc:	480e      	ldr	r0, [pc, #56]	; (8003208 <MLX90640_I2CWrite+0x80>)
 80031ce:	f001 fa2f 	bl	8004630 <HAL_I2C_Mem_Write>
 80031d2:	4603      	mov	r3, r0
 80031d4:	60fb      	str	r3, [r7, #12]

	if (ack != HAL_OK)
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d002      	beq.n	80031e2 <MLX90640_I2CWrite+0x5a>
	{
			return -1;
 80031dc:	f04f 33ff 	mov.w	r3, #4294967295
 80031e0:	e00e      	b.n	8003200 <MLX90640_I2CWrite+0x78>
	}         
	
	MLX90640_I2CRead(slaveAddr,writeAddress,1, &dataCheck);
 80031e2:	88b9      	ldrh	r1, [r7, #4]
 80031e4:	79f8      	ldrb	r0, [r7, #7]
 80031e6:	4b09      	ldr	r3, [pc, #36]	; (800320c <MLX90640_I2CWrite+0x84>)
 80031e8:	2201      	movs	r2, #1
 80031ea:	f7ff ff7d 	bl	80030e8 <MLX90640_I2CRead>
	
	if ( dataCheck != data)
 80031ee:	4b07      	ldr	r3, [pc, #28]	; (800320c <MLX90640_I2CWrite+0x84>)
 80031f0:	881b      	ldrh	r3, [r3, #0]
 80031f2:	887a      	ldrh	r2, [r7, #2]
 80031f4:	429a      	cmp	r2, r3
 80031f6:	d002      	beq.n	80031fe <MLX90640_I2CWrite+0x76>
	{
			return -2;
 80031f8:	f06f 0301 	mvn.w	r3, #1
 80031fc:	e000      	b.n	8003200 <MLX90640_I2CWrite+0x78>
	}    
	
	return 0;
 80031fe:	2300      	movs	r3, #0
}
 8003200:	4618      	mov	r0, r3
 8003202:	3710      	adds	r7, #16
 8003204:	46bd      	mov	sp, r7
 8003206:	bd80      	pop	{r7, pc}
 8003208:	20001084 	.word	0x20001084
 800320c:	2000105c 	.word	0x2000105c

08003210 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8003214:	4b0d      	ldr	r3, [pc, #52]	; (800324c <MX_CRC_Init+0x3c>)
 8003216:	4a0e      	ldr	r2, [pc, #56]	; (8003250 <MX_CRC_Init+0x40>)
 8003218:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 800321a:	4b0c      	ldr	r3, [pc, #48]	; (800324c <MX_CRC_Init+0x3c>)
 800321c:	2200      	movs	r2, #0
 800321e:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8003220:	4b0a      	ldr	r3, [pc, #40]	; (800324c <MX_CRC_Init+0x3c>)
 8003222:	2200      	movs	r2, #0
 8003224:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8003226:	4b09      	ldr	r3, [pc, #36]	; (800324c <MX_CRC_Init+0x3c>)
 8003228:	2200      	movs	r2, #0
 800322a:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 800322c:	4b07      	ldr	r3, [pc, #28]	; (800324c <MX_CRC_Init+0x3c>)
 800322e:	2200      	movs	r2, #0
 8003230:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8003232:	4b06      	ldr	r3, [pc, #24]	; (800324c <MX_CRC_Init+0x3c>)
 8003234:	2201      	movs	r2, #1
 8003236:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8003238:	4804      	ldr	r0, [pc, #16]	; (800324c <MX_CRC_Init+0x3c>)
 800323a:	f000 fed3 	bl	8003fe4 <HAL_CRC_Init>
 800323e:	4603      	mov	r3, r0
 8003240:	2b00      	cmp	r3, #0
 8003242:	d001      	beq.n	8003248 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8003244:	f000 fc12 	bl	8003a6c <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8003248:	bf00      	nop
 800324a:	bd80      	pop	{r7, pc}
 800324c:	20001060 	.word	0x20001060
 8003250:	40023000 	.word	0x40023000

08003254 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8003254:	b480      	push	{r7}
 8003256:	b085      	sub	sp, #20
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4a0a      	ldr	r2, [pc, #40]	; (800328c <HAL_CRC_MspInit+0x38>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d10b      	bne.n	800327e <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8003266:	4b0a      	ldr	r3, [pc, #40]	; (8003290 <HAL_CRC_MspInit+0x3c>)
 8003268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800326a:	4a09      	ldr	r2, [pc, #36]	; (8003290 <HAL_CRC_MspInit+0x3c>)
 800326c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003270:	6313      	str	r3, [r2, #48]	; 0x30
 8003272:	4b07      	ldr	r3, [pc, #28]	; (8003290 <HAL_CRC_MspInit+0x3c>)
 8003274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003276:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800327a:	60fb      	str	r3, [r7, #12]
 800327c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 800327e:	bf00      	nop
 8003280:	3714      	adds	r7, #20
 8003282:	46bd      	mov	sp, r7
 8003284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003288:	4770      	bx	lr
 800328a:	bf00      	nop
 800328c:	40023000 	.word	0x40023000
 8003290:	40023800 	.word	0x40023800

08003294 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003294:	b480      	push	{r7}
 8003296:	b085      	sub	sp, #20
 8003298:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800329a:	4b15      	ldr	r3, [pc, #84]	; (80032f0 <MX_GPIO_Init+0x5c>)
 800329c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800329e:	4a14      	ldr	r2, [pc, #80]	; (80032f0 <MX_GPIO_Init+0x5c>)
 80032a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80032a4:	6313      	str	r3, [r2, #48]	; 0x30
 80032a6:	4b12      	ldr	r3, [pc, #72]	; (80032f0 <MX_GPIO_Init+0x5c>)
 80032a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032ae:	60fb      	str	r3, [r7, #12]
 80032b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80032b2:	4b0f      	ldr	r3, [pc, #60]	; (80032f0 <MX_GPIO_Init+0x5c>)
 80032b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032b6:	4a0e      	ldr	r2, [pc, #56]	; (80032f0 <MX_GPIO_Init+0x5c>)
 80032b8:	f043 0308 	orr.w	r3, r3, #8
 80032bc:	6313      	str	r3, [r2, #48]	; 0x30
 80032be:	4b0c      	ldr	r3, [pc, #48]	; (80032f0 <MX_GPIO_Init+0x5c>)
 80032c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032c2:	f003 0308 	and.w	r3, r3, #8
 80032c6:	60bb      	str	r3, [r7, #8]
 80032c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80032ca:	4b09      	ldr	r3, [pc, #36]	; (80032f0 <MX_GPIO_Init+0x5c>)
 80032cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ce:	4a08      	ldr	r2, [pc, #32]	; (80032f0 <MX_GPIO_Init+0x5c>)
 80032d0:	f043 0302 	orr.w	r3, r3, #2
 80032d4:	6313      	str	r3, [r2, #48]	; 0x30
 80032d6:	4b06      	ldr	r3, [pc, #24]	; (80032f0 <MX_GPIO_Init+0x5c>)
 80032d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032da:	f003 0302 	and.w	r3, r3, #2
 80032de:	607b      	str	r3, [r7, #4]
 80032e0:	687b      	ldr	r3, [r7, #4]

}
 80032e2:	bf00      	nop
 80032e4:	3714      	adds	r7, #20
 80032e6:	46bd      	mov	sp, r7
 80032e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ec:	4770      	bx	lr
 80032ee:	bf00      	nop
 80032f0:	40023800 	.word	0x40023800

080032f4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80032f8:	4b1b      	ldr	r3, [pc, #108]	; (8003368 <MX_I2C1_Init+0x74>)
 80032fa:	4a1c      	ldr	r2, [pc, #112]	; (800336c <MX_I2C1_Init+0x78>)
 80032fc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x6000030D;
 80032fe:	4b1a      	ldr	r3, [pc, #104]	; (8003368 <MX_I2C1_Init+0x74>)
 8003300:	4a1b      	ldr	r2, [pc, #108]	; (8003370 <MX_I2C1_Init+0x7c>)
 8003302:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003304:	4b18      	ldr	r3, [pc, #96]	; (8003368 <MX_I2C1_Init+0x74>)
 8003306:	2200      	movs	r2, #0
 8003308:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800330a:	4b17      	ldr	r3, [pc, #92]	; (8003368 <MX_I2C1_Init+0x74>)
 800330c:	2201      	movs	r2, #1
 800330e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003310:	4b15      	ldr	r3, [pc, #84]	; (8003368 <MX_I2C1_Init+0x74>)
 8003312:	2200      	movs	r2, #0
 8003314:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003316:	4b14      	ldr	r3, [pc, #80]	; (8003368 <MX_I2C1_Init+0x74>)
 8003318:	2200      	movs	r2, #0
 800331a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800331c:	4b12      	ldr	r3, [pc, #72]	; (8003368 <MX_I2C1_Init+0x74>)
 800331e:	2200      	movs	r2, #0
 8003320:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003322:	4b11      	ldr	r3, [pc, #68]	; (8003368 <MX_I2C1_Init+0x74>)
 8003324:	2200      	movs	r2, #0
 8003326:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003328:	4b0f      	ldr	r3, [pc, #60]	; (8003368 <MX_I2C1_Init+0x74>)
 800332a:	2200      	movs	r2, #0
 800332c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800332e:	480e      	ldr	r0, [pc, #56]	; (8003368 <MX_I2C1_Init+0x74>)
 8003330:	f001 f8ee 	bl	8004510 <HAL_I2C_Init>
 8003334:	4603      	mov	r3, r0
 8003336:	2b00      	cmp	r3, #0
 8003338:	d001      	beq.n	800333e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800333a:	f000 fb97 	bl	8003a6c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800333e:	2100      	movs	r1, #0
 8003340:	4809      	ldr	r0, [pc, #36]	; (8003368 <MX_I2C1_Init+0x74>)
 8003342:	f001 fe3d 	bl	8004fc0 <HAL_I2CEx_ConfigAnalogFilter>
 8003346:	4603      	mov	r3, r0
 8003348:	2b00      	cmp	r3, #0
 800334a:	d001      	beq.n	8003350 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800334c:	f000 fb8e 	bl	8003a6c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003350:	2100      	movs	r1, #0
 8003352:	4805      	ldr	r0, [pc, #20]	; (8003368 <MX_I2C1_Init+0x74>)
 8003354:	f001 fe7f 	bl	8005056 <HAL_I2CEx_ConfigDigitalFilter>
 8003358:	4603      	mov	r3, r0
 800335a:	2b00      	cmp	r3, #0
 800335c:	d001      	beq.n	8003362 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800335e:	f000 fb85 	bl	8003a6c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003362:	bf00      	nop
 8003364:	bd80      	pop	{r7, pc}
 8003366:	bf00      	nop
 8003368:	20001084 	.word	0x20001084
 800336c:	40005400 	.word	0x40005400
 8003370:	6000030d 	.word	0x6000030d

08003374 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b0ae      	sub	sp, #184	; 0xb8
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800337c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003380:	2200      	movs	r2, #0
 8003382:	601a      	str	r2, [r3, #0]
 8003384:	605a      	str	r2, [r3, #4]
 8003386:	609a      	str	r2, [r3, #8]
 8003388:	60da      	str	r2, [r3, #12]
 800338a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800338c:	f107 0314 	add.w	r3, r7, #20
 8003390:	2290      	movs	r2, #144	; 0x90
 8003392:	2100      	movs	r1, #0
 8003394:	4618      	mov	r0, r3
 8003396:	f008 fb29 	bl	800b9ec <memset>
  if(i2cHandle->Instance==I2C1)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4a22      	ldr	r2, [pc, #136]	; (8003428 <HAL_I2C_MspInit+0xb4>)
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d13c      	bne.n	800341e <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80033a4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80033a8:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80033aa:	2300      	movs	r3, #0
 80033ac:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80033ae:	f107 0314 	add.w	r3, r7, #20
 80033b2:	4618      	mov	r0, r3
 80033b4:	f002 fbc0 	bl	8005b38 <HAL_RCCEx_PeriphCLKConfig>
 80033b8:	4603      	mov	r3, r0
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d001      	beq.n	80033c2 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80033be:	f000 fb55 	bl	8003a6c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033c2:	4b1a      	ldr	r3, [pc, #104]	; (800342c <HAL_I2C_MspInit+0xb8>)
 80033c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033c6:	4a19      	ldr	r2, [pc, #100]	; (800342c <HAL_I2C_MspInit+0xb8>)
 80033c8:	f043 0302 	orr.w	r3, r3, #2
 80033cc:	6313      	str	r3, [r2, #48]	; 0x30
 80033ce:	4b17      	ldr	r3, [pc, #92]	; (800342c <HAL_I2C_MspInit+0xb8>)
 80033d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033d2:	f003 0302 	and.w	r3, r3, #2
 80033d6:	613b      	str	r3, [r7, #16]
 80033d8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80033da:	f44f 7340 	mov.w	r3, #768	; 0x300
 80033de:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80033e2:	2312      	movs	r3, #18
 80033e4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033e8:	2300      	movs	r3, #0
 80033ea:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033ee:	2303      	movs	r3, #3
 80033f0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80033f4:	2304      	movs	r3, #4
 80033f6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033fa:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80033fe:	4619      	mov	r1, r3
 8003400:	480b      	ldr	r0, [pc, #44]	; (8003430 <HAL_I2C_MspInit+0xbc>)
 8003402:	f000 fed9 	bl	80041b8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003406:	4b09      	ldr	r3, [pc, #36]	; (800342c <HAL_I2C_MspInit+0xb8>)
 8003408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800340a:	4a08      	ldr	r2, [pc, #32]	; (800342c <HAL_I2C_MspInit+0xb8>)
 800340c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003410:	6413      	str	r3, [r2, #64]	; 0x40
 8003412:	4b06      	ldr	r3, [pc, #24]	; (800342c <HAL_I2C_MspInit+0xb8>)
 8003414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003416:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800341a:	60fb      	str	r3, [r7, #12]
 800341c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800341e:	bf00      	nop
 8003420:	37b8      	adds	r7, #184	; 0xb8
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}
 8003426:	bf00      	nop
 8003428:	40005400 	.word	0x40005400
 800342c:	40023800 	.word	0x40023800
 8003430:	40020400 	.word	0x40020400

08003434 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8003434:	b480      	push	{r7}
 8003436:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003438:	f3bf 8f4f 	dsb	sy
}
 800343c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800343e:	f3bf 8f6f 	isb	sy
}
 8003442:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8003444:	4b0d      	ldr	r3, [pc, #52]	; (800347c <SCB_EnableICache+0x48>)
 8003446:	2200      	movs	r2, #0
 8003448:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800344c:	f3bf 8f4f 	dsb	sy
}
 8003450:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003452:	f3bf 8f6f 	isb	sy
}
 8003456:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8003458:	4b08      	ldr	r3, [pc, #32]	; (800347c <SCB_EnableICache+0x48>)
 800345a:	695b      	ldr	r3, [r3, #20]
 800345c:	4a07      	ldr	r2, [pc, #28]	; (800347c <SCB_EnableICache+0x48>)
 800345e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003462:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8003464:	f3bf 8f4f 	dsb	sy
}
 8003468:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800346a:	f3bf 8f6f 	isb	sy
}
 800346e:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8003470:	bf00      	nop
 8003472:	46bd      	mov	sp, r7
 8003474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003478:	4770      	bx	lr
 800347a:	bf00      	nop
 800347c:	e000ed00 	.word	0xe000ed00

08003480 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8003480:	b480      	push	{r7}
 8003482:	b085      	sub	sp, #20
 8003484:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8003486:	4b1f      	ldr	r3, [pc, #124]	; (8003504 <SCB_EnableDCache+0x84>)
 8003488:	2200      	movs	r2, #0
 800348a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800348e:	f3bf 8f4f 	dsb	sy
}
 8003492:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8003494:	4b1b      	ldr	r3, [pc, #108]	; (8003504 <SCB_EnableDCache+0x84>)
 8003496:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800349a:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	0b5b      	lsrs	r3, r3, #13
 80034a0:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80034a4:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	08db      	lsrs	r3, r3, #3
 80034aa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80034ae:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	015a      	lsls	r2, r3, #5
 80034b4:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 80034b8:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 80034ba:	68ba      	ldr	r2, [r7, #8]
 80034bc:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80034be:	4911      	ldr	r1, [pc, #68]	; (8003504 <SCB_EnableDCache+0x84>)
 80034c0:	4313      	orrs	r3, r2
 80034c2:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80034c6:	68bb      	ldr	r3, [r7, #8]
 80034c8:	1e5a      	subs	r2, r3, #1
 80034ca:	60ba      	str	r2, [r7, #8]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d1ef      	bne.n	80034b0 <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	1e5a      	subs	r2, r3, #1
 80034d4:	60fa      	str	r2, [r7, #12]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d1e5      	bne.n	80034a6 <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 80034da:	f3bf 8f4f 	dsb	sy
}
 80034de:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80034e0:	4b08      	ldr	r3, [pc, #32]	; (8003504 <SCB_EnableDCache+0x84>)
 80034e2:	695b      	ldr	r3, [r3, #20]
 80034e4:	4a07      	ldr	r2, [pc, #28]	; (8003504 <SCB_EnableDCache+0x84>)
 80034e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034ea:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80034ec:	f3bf 8f4f 	dsb	sy
}
 80034f0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80034f2:	f3bf 8f6f 	isb	sy
}
 80034f6:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 80034f8:	bf00      	nop
 80034fa:	3714      	adds	r7, #20
 80034fc:	46bd      	mov	sp, r7
 80034fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003502:	4770      	bx	lr
 8003504:	e000ed00 	.word	0xe000ed00

08003508 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	f5ad 5d99 	sub.w	sp, sp, #4896	; 0x1320
 800350e:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */
/* Enable the CPU Cache */

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 8003510:	f7ff ff90 	bl	8003434 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 8003514:	f7ff ffb4 	bl	8003480 <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003518:	f000 fbfd 	bl	8003d16 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800351c:	f000 fa38 	bl	8003990 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003520:	f7ff feb8 	bl	8003294 <MX_GPIO_Init>
  MX_I2C1_Init();
 8003524:	f7ff fee6 	bl	80032f4 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8003528:	f000 fb3c 	bl	8003ba4 <MX_USART3_UART_Init>
  MX_CRC_Init();
 800352c:	f7ff fe70 	bl	8003210 <MX_CRC_Init>
  MX_X_CUBE_AI_Init();
 8003530:	f003 fd32 	bl	8006f98 <MX_X_CUBE_AI_Init>
  /* USER CODE BEGIN 2 */


  MLX90640_SetRefreshRate(MLX90640_ADDR, RefreshRate);
 8003534:	2105      	movs	r1, #5
 8003536:	2033      	movs	r0, #51	; 0x33
 8003538:	f7fd f935 	bl	80007a6 <MLX90640_SetRefreshRate>
  MLX90640_SetChessMode(MLX90640_ADDR);
 800353c:	2033      	movs	r0, #51	; 0x33
 800353e:	f7fd f961 	bl	8000804 <MLX90640_SetChessMode>
  paramsMLX90640 mlx90640;
  status = MLX90640_DumpEE(MLX90640_ADDR, eeMLX90640);
 8003542:	49b7      	ldr	r1, [pc, #732]	; (8003820 <main+0x318>)
 8003544:	2033      	movs	r0, #51	; 0x33
 8003546:	f7fd f851 	bl	80005ec <MLX90640_DumpEE>
 800354a:	4603      	mov	r3, r0
 800354c:	4ab5      	ldr	r2, [pc, #724]	; (8003824 <main+0x31c>)
 800354e:	6013      	str	r3, [r2, #0]
  if (status != 0) printf("\r\nload system parameters error with code:%d\r\n",status);
 8003550:	4bb4      	ldr	r3, [pc, #720]	; (8003824 <main+0x31c>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	2b00      	cmp	r3, #0
 8003556:	d005      	beq.n	8003564 <main+0x5c>
 8003558:	4bb2      	ldr	r3, [pc, #712]	; (8003824 <main+0x31c>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4619      	mov	r1, r3
 800355e:	48b2      	ldr	r0, [pc, #712]	; (8003828 <main+0x320>)
 8003560:	f008 f8aa 	bl	800b6b8 <iprintf>
  status = MLX90640_ExtractParameters(eeMLX90640, &mlx90640);
 8003564:	4bb1      	ldr	r3, [pc, #708]	; (800382c <main+0x324>)
 8003566:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 800356a:	f103 0318 	add.w	r3, r3, #24
 800356e:	f107 0208 	add.w	r2, r7, #8
 8003572:	4413      	add	r3, r2
 8003574:	4619      	mov	r1, r3
 8003576:	48aa      	ldr	r0, [pc, #680]	; (8003820 <main+0x318>)
 8003578:	f7fd f8d0 	bl	800071c <MLX90640_ExtractParameters>
 800357c:	4603      	mov	r3, r0
 800357e:	4aa9      	ldr	r2, [pc, #676]	; (8003824 <main+0x31c>)
 8003580:	6013      	str	r3, [r2, #0]
  if (status != 0) printf("\r\nParameter extraction failed with error code:%d\r\n",status);
 8003582:	4ba8      	ldr	r3, [pc, #672]	; (8003824 <main+0x31c>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	2b00      	cmp	r3, #0
 8003588:	d005      	beq.n	8003596 <main+0x8e>
 800358a:	4ba6      	ldr	r3, [pc, #664]	; (8003824 <main+0x31c>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4619      	mov	r1, r3
 8003590:	48a7      	ldr	r0, [pc, #668]	; (8003830 <main+0x328>)
 8003592:	f008 f891 	bl	800b6b8 <iprintf>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  int status = MLX90640_GetFrameData(MLX90640_ADDR, frame);
 8003596:	49a7      	ldr	r1, [pc, #668]	; (8003834 <main+0x32c>)
 8003598:	2033      	movs	r0, #51	; 0x33
 800359a:	f7fd f83a 	bl	8000612 <MLX90640_GetFrameData>
 800359e:	f241 23fc 	movw	r3, #4860	; 0x12fc
 80035a2:	443b      	add	r3, r7
 80035a4:	6018      	str	r0, [r3, #0]
	  if (status < 0)
 80035a6:	f241 23fc 	movw	r3, #4860	; 0x12fc
 80035aa:	443b      	add	r3, r7
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	da06      	bge.n	80035c0 <main+0xb8>
	  {
	  	printf("GetFrame Error: %d\r\n",status);
 80035b2:	f241 23fc 	movw	r3, #4860	; 0x12fc
 80035b6:	443b      	add	r3, r7
 80035b8:	6819      	ldr	r1, [r3, #0]
 80035ba:	489f      	ldr	r0, [pc, #636]	; (8003838 <main+0x330>)
 80035bc:	f008 f87c 	bl	800b6b8 <iprintf>
	  }
	  		float vdd = MLX90640_GetVdd(frame, &mlx90640);
 80035c0:	4b9a      	ldr	r3, [pc, #616]	; (800382c <main+0x324>)
 80035c2:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 80035c6:	f103 0318 	add.w	r3, r3, #24
 80035ca:	f107 0208 	add.w	r2, r7, #8
 80035ce:	4413      	add	r3, r2
 80035d0:	4619      	mov	r1, r3
 80035d2:	4898      	ldr	r0, [pc, #608]	; (8003834 <main+0x32c>)
 80035d4:	f7fd fd7c 	bl	80010d0 <MLX90640_GetVdd>
 80035d8:	f241 23f8 	movw	r3, #4856	; 0x12f8
 80035dc:	443b      	add	r3, r7
 80035de:	ed83 0a00 	vstr	s0, [r3]
	  		float Ta = MLX90640_GetTa(frame, &mlx90640);
 80035e2:	4b92      	ldr	r3, [pc, #584]	; (800382c <main+0x324>)
 80035e4:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 80035e8:	f103 0318 	add.w	r3, r3, #24
 80035ec:	f107 0208 	add.w	r2, r7, #8
 80035f0:	4413      	add	r3, r2
 80035f2:	4619      	mov	r1, r3
 80035f4:	488f      	ldr	r0, [pc, #572]	; (8003834 <main+0x32c>)
 80035f6:	f7fd fde5 	bl	80011c4 <MLX90640_GetTa>
 80035fa:	f241 23f4 	movw	r3, #4852	; 0x12f4
 80035fe:	443b      	add	r3, r7
 8003600:	ed83 0a00 	vstr	s0, [r3]

	  		float tr = Ta - TA_SHIFT;
 8003604:	f241 23f4 	movw	r3, #4852	; 0x12f4
 8003608:	443b      	add	r3, r7
 800360a:	edd3 7a00 	vldr	s15, [r3]
 800360e:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 8003612:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003616:	f241 23f0 	movw	r3, #4848	; 0x12f0
 800361a:	443b      	add	r3, r7
 800361c:	edc3 7a00 	vstr	s15, [r3]
	  		MLX90640_CalculateTo(frame, &mlx90640, emissivity , tr, mlx90640To);
 8003620:	4b86      	ldr	r3, [pc, #536]	; (800383c <main+0x334>)
 8003622:	edd3 7a00 	vldr	s15, [r3]
 8003626:	4b81      	ldr	r3, [pc, #516]	; (800382c <main+0x324>)
 8003628:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 800362c:	f103 0318 	add.w	r3, r3, #24
 8003630:	f107 0208 	add.w	r2, r7, #8
 8003634:	4413      	add	r3, r2
 8003636:	4a82      	ldr	r2, [pc, #520]	; (8003840 <main+0x338>)
 8003638:	f241 21f0 	movw	r1, #4848	; 0x12f0
 800363c:	4439      	add	r1, r7
 800363e:	edd1 0a00 	vldr	s1, [r1]
 8003642:	eeb0 0a67 	vmov.f32	s0, s15
 8003646:	4619      	mov	r1, r3
 8003648:	487a      	ldr	r0, [pc, #488]	; (8003834 <main+0x32c>)
 800364a:	f7fd f901 	bl	8000850 <MLX90640_CalculateTo>

	  			float minTemp = FLT_MAX;
 800364e:	4b7d      	ldr	r3, [pc, #500]	; (8003844 <main+0x33c>)
 8003650:	f241 321c 	movw	r2, #4892	; 0x131c
 8003654:	443a      	add	r2, r7
 8003656:	6013      	str	r3, [r2, #0]
	  		    float maxTemp = -FLT_MAX;
 8003658:	f46f 0300 	mvn.w	r3, #8388608	; 0x800000
 800365c:	f241 3218 	movw	r2, #4888	; 0x1318
 8003660:	443a      	add	r2, r7
 8003662:	6013      	str	r3, [r2, #0]

	  		    for(int i = 0; i < 768; i++) {
 8003664:	2300      	movs	r3, #0
 8003666:	f241 3214 	movw	r2, #4884	; 0x1314
 800366a:	443a      	add	r2, r7
 800366c:	6013      	str	r3, [r2, #0]
 800366e:	e046      	b.n	80036fe <main+0x1f6>
	  		        if(mlx90640To[i] < minTemp) minTemp = mlx90640To[i];
 8003670:	4a73      	ldr	r2, [pc, #460]	; (8003840 <main+0x338>)
 8003672:	f241 3314 	movw	r3, #4884	; 0x1314
 8003676:	443b      	add	r3, r7
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	009b      	lsls	r3, r3, #2
 800367c:	4413      	add	r3, r2
 800367e:	edd3 7a00 	vldr	s15, [r3]
 8003682:	f241 331c 	movw	r3, #4892	; 0x131c
 8003686:	443b      	add	r3, r7
 8003688:	ed93 7a00 	vldr	s14, [r3]
 800368c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003690:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003694:	dd0b      	ble.n	80036ae <main+0x1a6>
 8003696:	4a6a      	ldr	r2, [pc, #424]	; (8003840 <main+0x338>)
 8003698:	f241 3314 	movw	r3, #4884	; 0x1314
 800369c:	443b      	add	r3, r7
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	009b      	lsls	r3, r3, #2
 80036a2:	4413      	add	r3, r2
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f241 321c 	movw	r2, #4892	; 0x131c
 80036aa:	443a      	add	r2, r7
 80036ac:	6013      	str	r3, [r2, #0]
	  		        if(mlx90640To[i] > maxTemp) maxTemp = mlx90640To[i];
 80036ae:	4a64      	ldr	r2, [pc, #400]	; (8003840 <main+0x338>)
 80036b0:	f241 3314 	movw	r3, #4884	; 0x1314
 80036b4:	443b      	add	r3, r7
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	009b      	lsls	r3, r3, #2
 80036ba:	4413      	add	r3, r2
 80036bc:	edd3 7a00 	vldr	s15, [r3]
 80036c0:	f241 3318 	movw	r3, #4888	; 0x1318
 80036c4:	443b      	add	r3, r7
 80036c6:	ed93 7a00 	vldr	s14, [r3]
 80036ca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80036ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036d2:	d50b      	bpl.n	80036ec <main+0x1e4>
 80036d4:	4a5a      	ldr	r2, [pc, #360]	; (8003840 <main+0x338>)
 80036d6:	f241 3314 	movw	r3, #4884	; 0x1314
 80036da:	443b      	add	r3, r7
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	009b      	lsls	r3, r3, #2
 80036e0:	4413      	add	r3, r2
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f241 3218 	movw	r2, #4888	; 0x1318
 80036e8:	443a      	add	r2, r7
 80036ea:	6013      	str	r3, [r2, #0]
	  		    for(int i = 0; i < 768; i++) {
 80036ec:	f241 3314 	movw	r3, #4884	; 0x1314
 80036f0:	443b      	add	r3, r7
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	3301      	adds	r3, #1
 80036f6:	f241 3214 	movw	r2, #4884	; 0x1314
 80036fa:	443a      	add	r2, r7
 80036fc:	6013      	str	r3, [r2, #0]
 80036fe:	f241 3314 	movw	r3, #4884	; 0x1314
 8003702:	443b      	add	r3, r7
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800370a:	dbb1      	blt.n	8003670 <main+0x168>
	  		    }


	  		    for(int i = 0; i < THERMAL_CAMERA_ROWS; i++) {
 800370c:	2300      	movs	r3, #0
 800370e:	f241 3210 	movw	r2, #4880	; 0x1310
 8003712:	443a      	add	r2, r7
 8003714:	6013      	str	r3, [r2, #0]
 8003716:	e069      	b.n	80037ec <main+0x2e4>
	  		        for(int j = 0; j < THERMAL_CAMERA_COLS; j++) {
 8003718:	2300      	movs	r3, #0
 800371a:	f241 320c 	movw	r2, #4876	; 0x130c
 800371e:	443a      	add	r2, r7
 8003720:	6013      	str	r3, [r2, #0]
 8003722:	e054      	b.n	80037ce <main+0x2c6>
	  		            float temp = mlx90640To[i * THERMAL_CAMERA_COLS + j];
 8003724:	f241 3310 	movw	r3, #4880	; 0x1310
 8003728:	443b      	add	r3, r7
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	015a      	lsls	r2, r3, #5
 800372e:	f241 330c 	movw	r3, #4876	; 0x130c
 8003732:	443b      	add	r3, r7
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4413      	add	r3, r2
 8003738:	4a41      	ldr	r2, [pc, #260]	; (8003840 <main+0x338>)
 800373a:	009b      	lsls	r3, r3, #2
 800373c:	4413      	add	r3, r2
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f241 22ec 	movw	r2, #4844	; 0x12ec
 8003744:	443a      	add	r2, r7
 8003746:	6013      	str	r3, [r2, #0]
	  		            uint8_t scaledTemp = (uint8_t)((temp - minTemp) / (maxTemp - minTemp) * 255.0);
 8003748:	f241 23ec 	movw	r3, #4844	; 0x12ec
 800374c:	443b      	add	r3, r7
 800374e:	ed93 7a00 	vldr	s14, [r3]
 8003752:	f241 331c 	movw	r3, #4892	; 0x131c
 8003756:	443b      	add	r3, r7
 8003758:	edd3 7a00 	vldr	s15, [r3]
 800375c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8003760:	f241 3318 	movw	r3, #4888	; 0x1318
 8003764:	443b      	add	r3, r7
 8003766:	ed93 7a00 	vldr	s14, [r3]
 800376a:	f241 331c 	movw	r3, #4892	; 0x131c
 800376e:	443b      	add	r3, r7
 8003770:	edd3 7a00 	vldr	s15, [r3]
 8003774:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003778:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800377c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003780:	ed9f 6b25 	vldr	d6, [pc, #148]	; 8003818 <main+0x310>
 8003784:	ee27 7b06 	vmul.f64	d7, d7, d6
 8003788:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800378c:	edc7 7a01 	vstr	s15, [r7, #4]
 8003790:	793b      	ldrb	r3, [r7, #4]
 8003792:	f241 22eb 	movw	r2, #4843	; 0x12eb
 8003796:	443a      	add	r2, r7
 8003798:	7013      	strb	r3, [r2, #0]

	  		            ai_input_data[i][j][0] = scaledTemp;
 800379a:	4a2b      	ldr	r2, [pc, #172]	; (8003848 <main+0x340>)
 800379c:	f241 3310 	movw	r3, #4880	; 0x1310
 80037a0:	443b      	add	r3, r7
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	015b      	lsls	r3, r3, #5
 80037a6:	441a      	add	r2, r3
 80037a8:	f241 330c 	movw	r3, #4876	; 0x130c
 80037ac:	443b      	add	r3, r7
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4413      	add	r3, r2
 80037b2:	f241 22eb 	movw	r2, #4843	; 0x12eb
 80037b6:	443a      	add	r2, r7
 80037b8:	7812      	ldrb	r2, [r2, #0]
 80037ba:	701a      	strb	r2, [r3, #0]
	  		        for(int j = 0; j < THERMAL_CAMERA_COLS; j++) {
 80037bc:	f241 330c 	movw	r3, #4876	; 0x130c
 80037c0:	443b      	add	r3, r7
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	3301      	adds	r3, #1
 80037c6:	f241 320c 	movw	r2, #4876	; 0x130c
 80037ca:	443a      	add	r2, r7
 80037cc:	6013      	str	r3, [r2, #0]
 80037ce:	f241 330c 	movw	r3, #4876	; 0x130c
 80037d2:	443b      	add	r3, r7
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	2b1f      	cmp	r3, #31
 80037d8:	dda4      	ble.n	8003724 <main+0x21c>
	  		    for(int i = 0; i < THERMAL_CAMERA_ROWS; i++) {
 80037da:	f241 3310 	movw	r3, #4880	; 0x1310
 80037de:	443b      	add	r3, r7
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	3301      	adds	r3, #1
 80037e4:	f241 3210 	movw	r2, #4880	; 0x1310
 80037e8:	443a      	add	r2, r7
 80037ea:	6013      	str	r3, [r2, #0]
 80037ec:	f241 3310 	movw	r3, #4880	; 0x1310
 80037f0:	443b      	add	r3, r7
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	2b17      	cmp	r3, #23
 80037f6:	dd8f      	ble.n	8003718 <main+0x210>
	  		    }


	  		  	  		  char buffer[100];

	  		  	  		     for(int i = 0; i < THERMAL_CAMERA_ROWS; i++) {
 80037f8:	2300      	movs	r3, #0
 80037fa:	f241 3208 	movw	r2, #4872	; 0x1308
 80037fe:	443a      	add	r2, r7
 8003800:	6013      	str	r3, [r2, #0]
 8003802:	e0af      	b.n	8003964 <main+0x45c>
	  		  	  		         int idx = 0;
 8003804:	2300      	movs	r3, #0
 8003806:	f241 3204 	movw	r2, #4868	; 0x1304
 800380a:	443a      	add	r2, r7
 800380c:	6013      	str	r3, [r2, #0]
	  		  	  		         for(int j = 0; j < THERMAL_CAMERA_COLS; j++) {
 800380e:	2300      	movs	r3, #0
 8003810:	f507 5298 	add.w	r2, r7, #4864	; 0x1300
 8003814:	6013      	str	r3, [r2, #0]
 8003816:	e068      	b.n	80038ea <main+0x3e2>
 8003818:	00000000 	.word	0x00000000
 800381c:	406fe000 	.word	0x406fe000
 8003820:	200013d8 	.word	0x200013d8
 8003824:	20002cdc 	.word	0x20002cdc
 8003828:	0800e000 	.word	0x0800e000
 800382c:	ffffed4c 	.word	0xffffed4c
 8003830:	0800e030 	.word	0x0800e030
 8003834:	20002658 	.word	0x20002658
 8003838:	0800e064 	.word	0x0800e064
 800383c:	20000000 	.word	0x20000000
 8003840:	20001a58 	.word	0x20001a58
 8003844:	7f7fffff 	.word	0x7f7fffff
 8003848:	200010d8 	.word	0x200010d8
	  		  	  		             idx += snprintf(&buffer[idx], sizeof(buffer) - idx, "%u ", ai_input_data[i][j][0]);
 800384c:	4b4c      	ldr	r3, [pc, #304]	; (8003980 <main+0x478>)
 800384e:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8003852:	f103 0318 	add.w	r3, r3, #24
 8003856:	f107 0208 	add.w	r2, r7, #8
 800385a:	4413      	add	r3, r2
 800385c:	f241 3204 	movw	r2, #4868	; 0x1304
 8003860:	443a      	add	r2, r7
 8003862:	6812      	ldr	r2, [r2, #0]
 8003864:	1898      	adds	r0, r3, r2
 8003866:	f241 3304 	movw	r3, #4868	; 0x1304
 800386a:	443b      	add	r3, r7
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f1c3 0164 	rsb	r1, r3, #100	; 0x64
 8003872:	4a44      	ldr	r2, [pc, #272]	; (8003984 <main+0x47c>)
 8003874:	f241 3308 	movw	r3, #4872	; 0x1308
 8003878:	443b      	add	r3, r7
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	015b      	lsls	r3, r3, #5
 800387e:	441a      	add	r2, r3
 8003880:	f507 5398 	add.w	r3, r7, #4864	; 0x1300
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	4413      	add	r3, r2
 8003888:	781b      	ldrb	r3, [r3, #0]
 800388a:	4a3f      	ldr	r2, [pc, #252]	; (8003988 <main+0x480>)
 800388c:	f007 ff82 	bl	800b794 <sniprintf>
 8003890:	4602      	mov	r2, r0
 8003892:	f241 3304 	movw	r3, #4868	; 0x1304
 8003896:	443b      	add	r3, r7
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	4413      	add	r3, r2
 800389c:	f241 3204 	movw	r2, #4868	; 0x1304
 80038a0:	443a      	add	r2, r7
 80038a2:	6013      	str	r3, [r2, #0]
	  		  	  		             if (idx >= sizeof(buffer) - 5) {
 80038a4:	f241 3304 	movw	r3, #4868	; 0x1304
 80038a8:	443b      	add	r3, r7
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	2b5e      	cmp	r3, #94	; 0x5e
 80038ae:	d915      	bls.n	80038dc <main+0x3d4>
	  		  	  		            	 HAL_UART_Transmit(&huart3, (uint8_t*)buffer, idx, HAL_MAX_DELAY);
 80038b0:	f241 3304 	movw	r3, #4868	; 0x1304
 80038b4:	443b      	add	r3, r7
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	b29a      	uxth	r2, r3
 80038ba:	4931      	ldr	r1, [pc, #196]	; (8003980 <main+0x478>)
 80038bc:	f241 3318 	movw	r3, #4888	; 0x1318
 80038c0:	440b      	add	r3, r1
 80038c2:	f107 0108 	add.w	r1, r7, #8
 80038c6:	1859      	adds	r1, r3, r1
 80038c8:	f04f 33ff 	mov.w	r3, #4294967295
 80038cc:	482f      	ldr	r0, [pc, #188]	; (800398c <main+0x484>)
 80038ce:	f002 fda9 	bl	8006424 <HAL_UART_Transmit>
	  		  	  		                 idx = 0;
 80038d2:	2300      	movs	r3, #0
 80038d4:	f241 3204 	movw	r2, #4868	; 0x1304
 80038d8:	443a      	add	r2, r7
 80038da:	6013      	str	r3, [r2, #0]
	  		  	  		         for(int j = 0; j < THERMAL_CAMERA_COLS; j++) {
 80038dc:	f507 5398 	add.w	r3, r7, #4864	; 0x1300
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	3301      	adds	r3, #1
 80038e4:	f507 5298 	add.w	r2, r7, #4864	; 0x1300
 80038e8:	6013      	str	r3, [r2, #0]
 80038ea:	f507 5398 	add.w	r3, r7, #4864	; 0x1300
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	2b1f      	cmp	r3, #31
 80038f2:	ddab      	ble.n	800384c <main+0x344>
	  		  	  		             }
	  		  	  		         }
	  		  	  		         buffer[idx++] = '\r';
 80038f4:	f241 3304 	movw	r3, #4868	; 0x1304
 80038f8:	443b      	add	r3, r7
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	1c5a      	adds	r2, r3, #1
 80038fe:	f241 3104 	movw	r1, #4868	; 0x1304
 8003902:	4439      	add	r1, r7
 8003904:	600a      	str	r2, [r1, #0]
 8003906:	f507 7248 	add.w	r2, r7, #800	; 0x320
 800390a:	f5a2 7246 	sub.w	r2, r2, #792	; 0x318
 800390e:	210d      	movs	r1, #13
 8003910:	54d1      	strb	r1, [r2, r3]
	  		  	  		         buffer[idx++] = '\n';
 8003912:	f241 3304 	movw	r3, #4868	; 0x1304
 8003916:	443b      	add	r3, r7
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	1c5a      	adds	r2, r3, #1
 800391c:	f241 3104 	movw	r1, #4868	; 0x1304
 8003920:	4439      	add	r1, r7
 8003922:	600a      	str	r2, [r1, #0]
 8003924:	f507 7248 	add.w	r2, r7, #800	; 0x320
 8003928:	f5a2 7246 	sub.w	r2, r2, #792	; 0x318
 800392c:	210a      	movs	r1, #10
 800392e:	54d1      	strb	r1, [r2, r3]
	  		  	  		         HAL_UART_Transmit(&huart3, (uint8_t*)buffer, idx, HAL_MAX_DELAY);
 8003930:	f241 3304 	movw	r3, #4868	; 0x1304
 8003934:	443b      	add	r3, r7
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	b29a      	uxth	r2, r3
 800393a:	4911      	ldr	r1, [pc, #68]	; (8003980 <main+0x478>)
 800393c:	f241 3318 	movw	r3, #4888	; 0x1318
 8003940:	440b      	add	r3, r1
 8003942:	f107 0108 	add.w	r1, r7, #8
 8003946:	1859      	adds	r1, r3, r1
 8003948:	f04f 33ff 	mov.w	r3, #4294967295
 800394c:	480f      	ldr	r0, [pc, #60]	; (800398c <main+0x484>)
 800394e:	f002 fd69 	bl	8006424 <HAL_UART_Transmit>
	  		  	  		     for(int i = 0; i < THERMAL_CAMERA_ROWS; i++) {
 8003952:	f241 3308 	movw	r3, #4872	; 0x1308
 8003956:	443b      	add	r3, r7
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	3301      	adds	r3, #1
 800395c:	f241 3208 	movw	r2, #4872	; 0x1308
 8003960:	443a      	add	r2, r7
 8003962:	6013      	str	r3, [r2, #0]
 8003964:	f241 3308 	movw	r3, #4872	; 0x1308
 8003968:	443b      	add	r3, r7
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	2b17      	cmp	r3, #23
 800396e:	f77f af49 	ble.w	8003804 <main+0x2fc>

//	  		  acquire_and_process_data(ai_input_data);

    /* USER CODE END WHILE */

  MX_X_CUBE_AI_Process();
 8003972:	f003 fb1f 	bl	8006fb4 <MX_X_CUBE_AI_Process>
    /* USER CODE BEGIN 3 */

  HAL_Delay(1000);
 8003976:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800397a:	f000 fa29 	bl	8003dd0 <HAL_Delay>
  {
 800397e:	e60a      	b.n	8003596 <main+0x8e>
 8003980:	ffffece8 	.word	0xffffece8
 8003984:	200010d8 	.word	0x200010d8
 8003988:	0800e07c 	.word	0x0800e07c
 800398c:	20002ce4 	.word	0x20002ce4

08003990 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b094      	sub	sp, #80	; 0x50
 8003994:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003996:	f107 031c 	add.w	r3, r7, #28
 800399a:	2234      	movs	r2, #52	; 0x34
 800399c:	2100      	movs	r1, #0
 800399e:	4618      	mov	r0, r3
 80039a0:	f008 f824 	bl	800b9ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80039a4:	f107 0308 	add.w	r3, r7, #8
 80039a8:	2200      	movs	r2, #0
 80039aa:	601a      	str	r2, [r3, #0]
 80039ac:	605a      	str	r2, [r3, #4]
 80039ae:	609a      	str	r2, [r3, #8]
 80039b0:	60da      	str	r2, [r3, #12]
 80039b2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80039b4:	4b2b      	ldr	r3, [pc, #172]	; (8003a64 <SystemClock_Config+0xd4>)
 80039b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039b8:	4a2a      	ldr	r2, [pc, #168]	; (8003a64 <SystemClock_Config+0xd4>)
 80039ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039be:	6413      	str	r3, [r2, #64]	; 0x40
 80039c0:	4b28      	ldr	r3, [pc, #160]	; (8003a64 <SystemClock_Config+0xd4>)
 80039c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039c8:	607b      	str	r3, [r7, #4]
 80039ca:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80039cc:	4b26      	ldr	r3, [pc, #152]	; (8003a68 <SystemClock_Config+0xd8>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4a25      	ldr	r2, [pc, #148]	; (8003a68 <SystemClock_Config+0xd8>)
 80039d2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80039d6:	6013      	str	r3, [r2, #0]
 80039d8:	4b23      	ldr	r3, [pc, #140]	; (8003a68 <SystemClock_Config+0xd8>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80039e0:	603b      	str	r3, [r7, #0]
 80039e2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80039e4:	2301      	movs	r3, #1
 80039e6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80039e8:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80039ec:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80039ee:	2302      	movs	r3, #2
 80039f0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80039f2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80039f6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80039f8:	2304      	movs	r3, #4
 80039fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 80039fc:	23d8      	movs	r3, #216	; 0xd8
 80039fe:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003a00:	2302      	movs	r3, #2
 8003a02:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8003a04:	2302      	movs	r3, #2
 8003a06:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8003a08:	2302      	movs	r3, #2
 8003a0a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003a0c:	f107 031c 	add.w	r3, r7, #28
 8003a10:	4618      	mov	r0, r3
 8003a12:	f001 fbbd 	bl	8005190 <HAL_RCC_OscConfig>
 8003a16:	4603      	mov	r3, r0
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d001      	beq.n	8003a20 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8003a1c:	f000 f826 	bl	8003a6c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8003a20:	f001 fb66 	bl	80050f0 <HAL_PWREx_EnableOverDrive>
 8003a24:	4603      	mov	r3, r0
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d001      	beq.n	8003a2e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8003a2a:	f000 f81f 	bl	8003a6c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003a2e:	230f      	movs	r3, #15
 8003a30:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003a32:	2302      	movs	r3, #2
 8003a34:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003a36:	2300      	movs	r3, #0
 8003a38:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003a3a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003a3e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003a40:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a44:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8003a46:	f107 0308 	add.w	r3, r7, #8
 8003a4a:	2107      	movs	r1, #7
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	f001 fe4d 	bl	80056ec <HAL_RCC_ClockConfig>
 8003a52:	4603      	mov	r3, r0
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d001      	beq.n	8003a5c <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8003a58:	f000 f808 	bl	8003a6c <Error_Handler>
  }
}
 8003a5c:	bf00      	nop
 8003a5e:	3750      	adds	r7, #80	; 0x50
 8003a60:	46bd      	mov	sp, r7
 8003a62:	bd80      	pop	{r7, pc}
 8003a64:	40023800 	.word	0x40023800
 8003a68:	40007000 	.word	0x40007000

08003a6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003a70:	b672      	cpsid	i
}
 8003a72:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003a74:	e7fe      	b.n	8003a74 <Error_Handler+0x8>
	...

08003a78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	b083      	sub	sp, #12
 8003a7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8003a7e:	4b0f      	ldr	r3, [pc, #60]	; (8003abc <HAL_MspInit+0x44>)
 8003a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a82:	4a0e      	ldr	r2, [pc, #56]	; (8003abc <HAL_MspInit+0x44>)
 8003a84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a88:	6413      	str	r3, [r2, #64]	; 0x40
 8003a8a:	4b0c      	ldr	r3, [pc, #48]	; (8003abc <HAL_MspInit+0x44>)
 8003a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a92:	607b      	str	r3, [r7, #4]
 8003a94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a96:	4b09      	ldr	r3, [pc, #36]	; (8003abc <HAL_MspInit+0x44>)
 8003a98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a9a:	4a08      	ldr	r2, [pc, #32]	; (8003abc <HAL_MspInit+0x44>)
 8003a9c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003aa0:	6453      	str	r3, [r2, #68]	; 0x44
 8003aa2:	4b06      	ldr	r3, [pc, #24]	; (8003abc <HAL_MspInit+0x44>)
 8003aa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003aa6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003aaa:	603b      	str	r3, [r7, #0]
 8003aac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003aae:	bf00      	nop
 8003ab0:	370c      	adds	r7, #12
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab8:	4770      	bx	lr
 8003aba:	bf00      	nop
 8003abc:	40023800 	.word	0x40023800

08003ac0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003ac0:	b480      	push	{r7}
 8003ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003ac4:	e7fe      	b.n	8003ac4 <NMI_Handler+0x4>

08003ac6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003ac6:	b480      	push	{r7}
 8003ac8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003aca:	e7fe      	b.n	8003aca <HardFault_Handler+0x4>

08003acc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003acc:	b480      	push	{r7}
 8003ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003ad0:	e7fe      	b.n	8003ad0 <MemManage_Handler+0x4>

08003ad2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003ad2:	b480      	push	{r7}
 8003ad4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003ad6:	e7fe      	b.n	8003ad6 <BusFault_Handler+0x4>

08003ad8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003adc:	e7fe      	b.n	8003adc <UsageFault_Handler+0x4>

08003ade <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003ade:	b480      	push	{r7}
 8003ae0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003ae2:	bf00      	nop
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aea:	4770      	bx	lr

08003aec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003aec:	b480      	push	{r7}
 8003aee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003af0:	bf00      	nop
 8003af2:	46bd      	mov	sp, r7
 8003af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af8:	4770      	bx	lr

08003afa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003afa:	b480      	push	{r7}
 8003afc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003afe:	bf00      	nop
 8003b00:	46bd      	mov	sp, r7
 8003b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b06:	4770      	bx	lr

08003b08 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003b0c:	f000 f940 	bl	8003d90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003b10:	bf00      	nop
 8003b12:	bd80      	pop	{r7, pc}

08003b14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b086      	sub	sp, #24
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003b1c:	4a14      	ldr	r2, [pc, #80]	; (8003b70 <_sbrk+0x5c>)
 8003b1e:	4b15      	ldr	r3, [pc, #84]	; (8003b74 <_sbrk+0x60>)
 8003b20:	1ad3      	subs	r3, r2, r3
 8003b22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003b24:	697b      	ldr	r3, [r7, #20]
 8003b26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003b28:	4b13      	ldr	r3, [pc, #76]	; (8003b78 <_sbrk+0x64>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d102      	bne.n	8003b36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003b30:	4b11      	ldr	r3, [pc, #68]	; (8003b78 <_sbrk+0x64>)
 8003b32:	4a12      	ldr	r2, [pc, #72]	; (8003b7c <_sbrk+0x68>)
 8003b34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003b36:	4b10      	ldr	r3, [pc, #64]	; (8003b78 <_sbrk+0x64>)
 8003b38:	681a      	ldr	r2, [r3, #0]
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	4413      	add	r3, r2
 8003b3e:	693a      	ldr	r2, [r7, #16]
 8003b40:	429a      	cmp	r2, r3
 8003b42:	d207      	bcs.n	8003b54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003b44:	f007 ffb4 	bl	800bab0 <__errno>
 8003b48:	4603      	mov	r3, r0
 8003b4a:	220c      	movs	r2, #12
 8003b4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003b4e:	f04f 33ff 	mov.w	r3, #4294967295
 8003b52:	e009      	b.n	8003b68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003b54:	4b08      	ldr	r3, [pc, #32]	; (8003b78 <_sbrk+0x64>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003b5a:	4b07      	ldr	r3, [pc, #28]	; (8003b78 <_sbrk+0x64>)
 8003b5c:	681a      	ldr	r2, [r3, #0]
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	4413      	add	r3, r2
 8003b62:	4a05      	ldr	r2, [pc, #20]	; (8003b78 <_sbrk+0x64>)
 8003b64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003b66:	68fb      	ldr	r3, [r7, #12]
}
 8003b68:	4618      	mov	r0, r3
 8003b6a:	3718      	adds	r7, #24
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	bd80      	pop	{r7, pc}
 8003b70:	20080000 	.word	0x20080000
 8003b74:	00000800 	.word	0x00000800
 8003b78:	20002ce0 	.word	0x20002ce0
 8003b7c:	2001afa8 	.word	0x2001afa8

08003b80 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003b80:	b480      	push	{r7}
 8003b82:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003b84:	4b06      	ldr	r3, [pc, #24]	; (8003ba0 <SystemInit+0x20>)
 8003b86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b8a:	4a05      	ldr	r2, [pc, #20]	; (8003ba0 <SystemInit+0x20>)
 8003b8c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003b90:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003b94:	bf00      	nop
 8003b96:	46bd      	mov	sp, r7
 8003b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9c:	4770      	bx	lr
 8003b9e:	bf00      	nop
 8003ba0:	e000ed00 	.word	0xe000ed00

08003ba4 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003ba8:	4b14      	ldr	r3, [pc, #80]	; (8003bfc <MX_USART3_UART_Init+0x58>)
 8003baa:	4a15      	ldr	r2, [pc, #84]	; (8003c00 <MX_USART3_UART_Init+0x5c>)
 8003bac:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8003bae:	4b13      	ldr	r3, [pc, #76]	; (8003bfc <MX_USART3_UART_Init+0x58>)
 8003bb0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003bb4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003bb6:	4b11      	ldr	r3, [pc, #68]	; (8003bfc <MX_USART3_UART_Init+0x58>)
 8003bb8:	2200      	movs	r2, #0
 8003bba:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003bbc:	4b0f      	ldr	r3, [pc, #60]	; (8003bfc <MX_USART3_UART_Init+0x58>)
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003bc2:	4b0e      	ldr	r3, [pc, #56]	; (8003bfc <MX_USART3_UART_Init+0x58>)
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003bc8:	4b0c      	ldr	r3, [pc, #48]	; (8003bfc <MX_USART3_UART_Init+0x58>)
 8003bca:	220c      	movs	r2, #12
 8003bcc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003bce:	4b0b      	ldr	r3, [pc, #44]	; (8003bfc <MX_USART3_UART_Init+0x58>)
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003bd4:	4b09      	ldr	r3, [pc, #36]	; (8003bfc <MX_USART3_UART_Init+0x58>)
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003bda:	4b08      	ldr	r3, [pc, #32]	; (8003bfc <MX_USART3_UART_Init+0x58>)
 8003bdc:	2200      	movs	r2, #0
 8003bde:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003be0:	4b06      	ldr	r3, [pc, #24]	; (8003bfc <MX_USART3_UART_Init+0x58>)
 8003be2:	2200      	movs	r2, #0
 8003be4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003be6:	4805      	ldr	r0, [pc, #20]	; (8003bfc <MX_USART3_UART_Init+0x58>)
 8003be8:	f002 fbce 	bl	8006388 <HAL_UART_Init>
 8003bec:	4603      	mov	r3, r0
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d001      	beq.n	8003bf6 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8003bf2:	f7ff ff3b 	bl	8003a6c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003bf6:	bf00      	nop
 8003bf8:	bd80      	pop	{r7, pc}
 8003bfa:	bf00      	nop
 8003bfc:	20002ce4 	.word	0x20002ce4
 8003c00:	40004800 	.word	0x40004800

08003c04 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b0ae      	sub	sp, #184	; 0xb8
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c0c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003c10:	2200      	movs	r2, #0
 8003c12:	601a      	str	r2, [r3, #0]
 8003c14:	605a      	str	r2, [r3, #4]
 8003c16:	609a      	str	r2, [r3, #8]
 8003c18:	60da      	str	r2, [r3, #12]
 8003c1a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003c1c:	f107 0314 	add.w	r3, r7, #20
 8003c20:	2290      	movs	r2, #144	; 0x90
 8003c22:	2100      	movs	r1, #0
 8003c24:	4618      	mov	r0, r3
 8003c26:	f007 fee1 	bl	800b9ec <memset>
  if(uartHandle->Instance==USART3)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4a22      	ldr	r2, [pc, #136]	; (8003cb8 <HAL_UART_MspInit+0xb4>)
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d13c      	bne.n	8003cae <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003c34:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003c38:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003c3e:	f107 0314 	add.w	r3, r7, #20
 8003c42:	4618      	mov	r0, r3
 8003c44:	f001 ff78 	bl	8005b38 <HAL_RCCEx_PeriphCLKConfig>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d001      	beq.n	8003c52 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003c4e:	f7ff ff0d 	bl	8003a6c <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003c52:	4b1a      	ldr	r3, [pc, #104]	; (8003cbc <HAL_UART_MspInit+0xb8>)
 8003c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c56:	4a19      	ldr	r2, [pc, #100]	; (8003cbc <HAL_UART_MspInit+0xb8>)
 8003c58:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c5c:	6413      	str	r3, [r2, #64]	; 0x40
 8003c5e:	4b17      	ldr	r3, [pc, #92]	; (8003cbc <HAL_UART_MspInit+0xb8>)
 8003c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c62:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c66:	613b      	str	r3, [r7, #16]
 8003c68:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003c6a:	4b14      	ldr	r3, [pc, #80]	; (8003cbc <HAL_UART_MspInit+0xb8>)
 8003c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c6e:	4a13      	ldr	r2, [pc, #76]	; (8003cbc <HAL_UART_MspInit+0xb8>)
 8003c70:	f043 0308 	orr.w	r3, r3, #8
 8003c74:	6313      	str	r3, [r2, #48]	; 0x30
 8003c76:	4b11      	ldr	r3, [pc, #68]	; (8003cbc <HAL_UART_MspInit+0xb8>)
 8003c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c7a:	f003 0308 	and.w	r3, r3, #8
 8003c7e:	60fb      	str	r3, [r7, #12]
 8003c80:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003c82:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003c86:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c8a:	2302      	movs	r3, #2
 8003c8c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c90:	2300      	movs	r3, #0
 8003c92:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c96:	2303      	movs	r3, #3
 8003c98:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003c9c:	2307      	movs	r3, #7
 8003c9e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003ca2:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003ca6:	4619      	mov	r1, r3
 8003ca8:	4805      	ldr	r0, [pc, #20]	; (8003cc0 <HAL_UART_MspInit+0xbc>)
 8003caa:	f000 fa85 	bl	80041b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8003cae:	bf00      	nop
 8003cb0:	37b8      	adds	r7, #184	; 0xb8
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	bd80      	pop	{r7, pc}
 8003cb6:	bf00      	nop
 8003cb8:	40004800 	.word	0x40004800
 8003cbc:	40023800 	.word	0x40023800
 8003cc0:	40020c00 	.word	0x40020c00

08003cc4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003cc4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003cfc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003cc8:	480d      	ldr	r0, [pc, #52]	; (8003d00 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003cca:	490e      	ldr	r1, [pc, #56]	; (8003d04 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003ccc:	4a0e      	ldr	r2, [pc, #56]	; (8003d08 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003cce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003cd0:	e002      	b.n	8003cd8 <LoopCopyDataInit>

08003cd2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003cd2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003cd4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003cd6:	3304      	adds	r3, #4

08003cd8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003cd8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003cda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003cdc:	d3f9      	bcc.n	8003cd2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003cde:	4a0b      	ldr	r2, [pc, #44]	; (8003d0c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003ce0:	4c0b      	ldr	r4, [pc, #44]	; (8003d10 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003ce2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003ce4:	e001      	b.n	8003cea <LoopFillZerobss>

08003ce6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003ce6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003ce8:	3204      	adds	r2, #4

08003cea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003cea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003cec:	d3fb      	bcc.n	8003ce6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003cee:	f7ff ff47 	bl	8003b80 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003cf2:	f007 fee3 	bl	800babc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003cf6:	f7ff fc07 	bl	8003508 <main>
  bx  lr    
 8003cfa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003cfc:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8003d00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003d04:	20001024 	.word	0x20001024
  ldr r2, =_sidata
 8003d08:	0801f2e0 	.word	0x0801f2e0
  ldr r2, =_sbss
 8003d0c:	20001040 	.word	0x20001040
  ldr r4, =_ebss
 8003d10:	2001afa8 	.word	0x2001afa8

08003d14 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003d14:	e7fe      	b.n	8003d14 <ADC_IRQHandler>

08003d16 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003d16:	b580      	push	{r7, lr}
 8003d18:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003d1a:	2003      	movs	r0, #3
 8003d1c:	f000 f92e 	bl	8003f7c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003d20:	200f      	movs	r0, #15
 8003d22:	f000 f805 	bl	8003d30 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003d26:	f7ff fea7 	bl	8003a78 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003d2a:	2300      	movs	r3, #0
}
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	bd80      	pop	{r7, pc}

08003d30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b082      	sub	sp, #8
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003d38:	4b12      	ldr	r3, [pc, #72]	; (8003d84 <HAL_InitTick+0x54>)
 8003d3a:	681a      	ldr	r2, [r3, #0]
 8003d3c:	4b12      	ldr	r3, [pc, #72]	; (8003d88 <HAL_InitTick+0x58>)
 8003d3e:	781b      	ldrb	r3, [r3, #0]
 8003d40:	4619      	mov	r1, r3
 8003d42:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003d46:	fbb3 f3f1 	udiv	r3, r3, r1
 8003d4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d4e:	4618      	mov	r0, r3
 8003d50:	f000 f93b 	bl	8003fca <HAL_SYSTICK_Config>
 8003d54:	4603      	mov	r3, r0
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d001      	beq.n	8003d5e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	e00e      	b.n	8003d7c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2b0f      	cmp	r3, #15
 8003d62:	d80a      	bhi.n	8003d7a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003d64:	2200      	movs	r2, #0
 8003d66:	6879      	ldr	r1, [r7, #4]
 8003d68:	f04f 30ff 	mov.w	r0, #4294967295
 8003d6c:	f000 f911 	bl	8003f92 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003d70:	4a06      	ldr	r2, [pc, #24]	; (8003d8c <HAL_InitTick+0x5c>)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003d76:	2300      	movs	r3, #0
 8003d78:	e000      	b.n	8003d7c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003d7a:	2301      	movs	r3, #1
}
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	3708      	adds	r7, #8
 8003d80:	46bd      	mov	sp, r7
 8003d82:	bd80      	pop	{r7, pc}
 8003d84:	20000004 	.word	0x20000004
 8003d88:	2000000c 	.word	0x2000000c
 8003d8c:	20000008 	.word	0x20000008

08003d90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003d90:	b480      	push	{r7}
 8003d92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003d94:	4b06      	ldr	r3, [pc, #24]	; (8003db0 <HAL_IncTick+0x20>)
 8003d96:	781b      	ldrb	r3, [r3, #0]
 8003d98:	461a      	mov	r2, r3
 8003d9a:	4b06      	ldr	r3, [pc, #24]	; (8003db4 <HAL_IncTick+0x24>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4413      	add	r3, r2
 8003da0:	4a04      	ldr	r2, [pc, #16]	; (8003db4 <HAL_IncTick+0x24>)
 8003da2:	6013      	str	r3, [r2, #0]
}
 8003da4:	bf00      	nop
 8003da6:	46bd      	mov	sp, r7
 8003da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dac:	4770      	bx	lr
 8003dae:	bf00      	nop
 8003db0:	2000000c 	.word	0x2000000c
 8003db4:	20002d6c 	.word	0x20002d6c

08003db8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003db8:	b480      	push	{r7}
 8003dba:	af00      	add	r7, sp, #0
  return uwTick;
 8003dbc:	4b03      	ldr	r3, [pc, #12]	; (8003dcc <HAL_GetTick+0x14>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc8:	4770      	bx	lr
 8003dca:	bf00      	nop
 8003dcc:	20002d6c 	.word	0x20002d6c

08003dd0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b084      	sub	sp, #16
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003dd8:	f7ff ffee 	bl	8003db8 <HAL_GetTick>
 8003ddc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003de8:	d005      	beq.n	8003df6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003dea:	4b0a      	ldr	r3, [pc, #40]	; (8003e14 <HAL_Delay+0x44>)
 8003dec:	781b      	ldrb	r3, [r3, #0]
 8003dee:	461a      	mov	r2, r3
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	4413      	add	r3, r2
 8003df4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003df6:	bf00      	nop
 8003df8:	f7ff ffde 	bl	8003db8 <HAL_GetTick>
 8003dfc:	4602      	mov	r2, r0
 8003dfe:	68bb      	ldr	r3, [r7, #8]
 8003e00:	1ad3      	subs	r3, r2, r3
 8003e02:	68fa      	ldr	r2, [r7, #12]
 8003e04:	429a      	cmp	r2, r3
 8003e06:	d8f7      	bhi.n	8003df8 <HAL_Delay+0x28>
  {
  }
}
 8003e08:	bf00      	nop
 8003e0a:	bf00      	nop
 8003e0c:	3710      	adds	r7, #16
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	bd80      	pop	{r7, pc}
 8003e12:	bf00      	nop
 8003e14:	2000000c 	.word	0x2000000c

08003e18 <__NVIC_SetPriorityGrouping>:
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b085      	sub	sp, #20
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	f003 0307 	and.w	r3, r3, #7
 8003e26:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e28:	4b0b      	ldr	r3, [pc, #44]	; (8003e58 <__NVIC_SetPriorityGrouping+0x40>)
 8003e2a:	68db      	ldr	r3, [r3, #12]
 8003e2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e2e:	68ba      	ldr	r2, [r7, #8]
 8003e30:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003e34:	4013      	ands	r3, r2
 8003e36:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003e40:	4b06      	ldr	r3, [pc, #24]	; (8003e5c <__NVIC_SetPriorityGrouping+0x44>)
 8003e42:	4313      	orrs	r3, r2
 8003e44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e46:	4a04      	ldr	r2, [pc, #16]	; (8003e58 <__NVIC_SetPriorityGrouping+0x40>)
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	60d3      	str	r3, [r2, #12]
}
 8003e4c:	bf00      	nop
 8003e4e:	3714      	adds	r7, #20
 8003e50:	46bd      	mov	sp, r7
 8003e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e56:	4770      	bx	lr
 8003e58:	e000ed00 	.word	0xe000ed00
 8003e5c:	05fa0000 	.word	0x05fa0000

08003e60 <__NVIC_GetPriorityGrouping>:
{
 8003e60:	b480      	push	{r7}
 8003e62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e64:	4b04      	ldr	r3, [pc, #16]	; (8003e78 <__NVIC_GetPriorityGrouping+0x18>)
 8003e66:	68db      	ldr	r3, [r3, #12]
 8003e68:	0a1b      	lsrs	r3, r3, #8
 8003e6a:	f003 0307 	and.w	r3, r3, #7
}
 8003e6e:	4618      	mov	r0, r3
 8003e70:	46bd      	mov	sp, r7
 8003e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e76:	4770      	bx	lr
 8003e78:	e000ed00 	.word	0xe000ed00

08003e7c <__NVIC_SetPriority>:
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	b083      	sub	sp, #12
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	4603      	mov	r3, r0
 8003e84:	6039      	str	r1, [r7, #0]
 8003e86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	db0a      	blt.n	8003ea6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	b2da      	uxtb	r2, r3
 8003e94:	490c      	ldr	r1, [pc, #48]	; (8003ec8 <__NVIC_SetPriority+0x4c>)
 8003e96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e9a:	0112      	lsls	r2, r2, #4
 8003e9c:	b2d2      	uxtb	r2, r2
 8003e9e:	440b      	add	r3, r1
 8003ea0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003ea4:	e00a      	b.n	8003ebc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	b2da      	uxtb	r2, r3
 8003eaa:	4908      	ldr	r1, [pc, #32]	; (8003ecc <__NVIC_SetPriority+0x50>)
 8003eac:	79fb      	ldrb	r3, [r7, #7]
 8003eae:	f003 030f 	and.w	r3, r3, #15
 8003eb2:	3b04      	subs	r3, #4
 8003eb4:	0112      	lsls	r2, r2, #4
 8003eb6:	b2d2      	uxtb	r2, r2
 8003eb8:	440b      	add	r3, r1
 8003eba:	761a      	strb	r2, [r3, #24]
}
 8003ebc:	bf00      	nop
 8003ebe:	370c      	adds	r7, #12
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec6:	4770      	bx	lr
 8003ec8:	e000e100 	.word	0xe000e100
 8003ecc:	e000ed00 	.word	0xe000ed00

08003ed0 <NVIC_EncodePriority>:
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b089      	sub	sp, #36	; 0x24
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	60f8      	str	r0, [r7, #12]
 8003ed8:	60b9      	str	r1, [r7, #8]
 8003eda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	f003 0307 	and.w	r3, r3, #7
 8003ee2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ee4:	69fb      	ldr	r3, [r7, #28]
 8003ee6:	f1c3 0307 	rsb	r3, r3, #7
 8003eea:	2b04      	cmp	r3, #4
 8003eec:	bf28      	it	cs
 8003eee:	2304      	movcs	r3, #4
 8003ef0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003ef2:	69fb      	ldr	r3, [r7, #28]
 8003ef4:	3304      	adds	r3, #4
 8003ef6:	2b06      	cmp	r3, #6
 8003ef8:	d902      	bls.n	8003f00 <NVIC_EncodePriority+0x30>
 8003efa:	69fb      	ldr	r3, [r7, #28]
 8003efc:	3b03      	subs	r3, #3
 8003efe:	e000      	b.n	8003f02 <NVIC_EncodePriority+0x32>
 8003f00:	2300      	movs	r3, #0
 8003f02:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f04:	f04f 32ff 	mov.w	r2, #4294967295
 8003f08:	69bb      	ldr	r3, [r7, #24]
 8003f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f0e:	43da      	mvns	r2, r3
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	401a      	ands	r2, r3
 8003f14:	697b      	ldr	r3, [r7, #20]
 8003f16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f18:	f04f 31ff 	mov.w	r1, #4294967295
 8003f1c:	697b      	ldr	r3, [r7, #20]
 8003f1e:	fa01 f303 	lsl.w	r3, r1, r3
 8003f22:	43d9      	mvns	r1, r3
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f28:	4313      	orrs	r3, r2
}
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	3724      	adds	r7, #36	; 0x24
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f34:	4770      	bx	lr
	...

08003f38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b082      	sub	sp, #8
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	3b01      	subs	r3, #1
 8003f44:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003f48:	d301      	bcc.n	8003f4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	e00f      	b.n	8003f6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f4e:	4a0a      	ldr	r2, [pc, #40]	; (8003f78 <SysTick_Config+0x40>)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	3b01      	subs	r3, #1
 8003f54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f56:	210f      	movs	r1, #15
 8003f58:	f04f 30ff 	mov.w	r0, #4294967295
 8003f5c:	f7ff ff8e 	bl	8003e7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f60:	4b05      	ldr	r3, [pc, #20]	; (8003f78 <SysTick_Config+0x40>)
 8003f62:	2200      	movs	r2, #0
 8003f64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f66:	4b04      	ldr	r3, [pc, #16]	; (8003f78 <SysTick_Config+0x40>)
 8003f68:	2207      	movs	r2, #7
 8003f6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f6c:	2300      	movs	r3, #0
}
 8003f6e:	4618      	mov	r0, r3
 8003f70:	3708      	adds	r7, #8
 8003f72:	46bd      	mov	sp, r7
 8003f74:	bd80      	pop	{r7, pc}
 8003f76:	bf00      	nop
 8003f78:	e000e010 	.word	0xe000e010

08003f7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b082      	sub	sp, #8
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f84:	6878      	ldr	r0, [r7, #4]
 8003f86:	f7ff ff47 	bl	8003e18 <__NVIC_SetPriorityGrouping>
}
 8003f8a:	bf00      	nop
 8003f8c:	3708      	adds	r7, #8
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd80      	pop	{r7, pc}

08003f92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003f92:	b580      	push	{r7, lr}
 8003f94:	b086      	sub	sp, #24
 8003f96:	af00      	add	r7, sp, #0
 8003f98:	4603      	mov	r3, r0
 8003f9a:	60b9      	str	r1, [r7, #8]
 8003f9c:	607a      	str	r2, [r7, #4]
 8003f9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003fa4:	f7ff ff5c 	bl	8003e60 <__NVIC_GetPriorityGrouping>
 8003fa8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003faa:	687a      	ldr	r2, [r7, #4]
 8003fac:	68b9      	ldr	r1, [r7, #8]
 8003fae:	6978      	ldr	r0, [r7, #20]
 8003fb0:	f7ff ff8e 	bl	8003ed0 <NVIC_EncodePriority>
 8003fb4:	4602      	mov	r2, r0
 8003fb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003fba:	4611      	mov	r1, r2
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	f7ff ff5d 	bl	8003e7c <__NVIC_SetPriority>
}
 8003fc2:	bf00      	nop
 8003fc4:	3718      	adds	r7, #24
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bd80      	pop	{r7, pc}

08003fca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003fca:	b580      	push	{r7, lr}
 8003fcc:	b082      	sub	sp, #8
 8003fce:	af00      	add	r7, sp, #0
 8003fd0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003fd2:	6878      	ldr	r0, [r7, #4]
 8003fd4:	f7ff ffb0 	bl	8003f38 <SysTick_Config>
 8003fd8:	4603      	mov	r3, r0
}
 8003fda:	4618      	mov	r0, r3
 8003fdc:	3708      	adds	r7, #8
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bd80      	pop	{r7, pc}
	...

08003fe4 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b082      	sub	sp, #8
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d101      	bne.n	8003ff6 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	e054      	b.n	80040a0 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	7f5b      	ldrb	r3, [r3, #29]
 8003ffa:	b2db      	uxtb	r3, r3
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d105      	bne.n	800400c <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2200      	movs	r2, #0
 8004004:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8004006:	6878      	ldr	r0, [r7, #4]
 8004008:	f7ff f924 	bl	8003254 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2202      	movs	r2, #2
 8004010:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	791b      	ldrb	r3, [r3, #4]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d10c      	bne.n	8004034 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4a22      	ldr	r2, [pc, #136]	; (80040a8 <HAL_CRC_Init+0xc4>)
 8004020:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	689a      	ldr	r2, [r3, #8]
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f022 0218 	bic.w	r2, r2, #24
 8004030:	609a      	str	r2, [r3, #8]
 8004032:	e00c      	b.n	800404e <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6899      	ldr	r1, [r3, #8]
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	68db      	ldr	r3, [r3, #12]
 800403c:	461a      	mov	r2, r3
 800403e:	6878      	ldr	r0, [r7, #4]
 8004040:	f000 f834 	bl	80040ac <HAL_CRCEx_Polynomial_Set>
 8004044:	4603      	mov	r3, r0
 8004046:	2b00      	cmp	r3, #0
 8004048:	d001      	beq.n	800404e <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 800404a:	2301      	movs	r3, #1
 800404c:	e028      	b.n	80040a0 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	795b      	ldrb	r3, [r3, #5]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d105      	bne.n	8004062 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f04f 32ff 	mov.w	r2, #4294967295
 800405e:	611a      	str	r2, [r3, #16]
 8004060:	e004      	b.n	800406c <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	687a      	ldr	r2, [r7, #4]
 8004068:	6912      	ldr	r2, [r2, #16]
 800406a:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	689b      	ldr	r3, [r3, #8]
 8004072:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	695a      	ldr	r2, [r3, #20]
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	430a      	orrs	r2, r1
 8004080:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	689b      	ldr	r3, [r3, #8]
 8004088:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	699a      	ldr	r2, [r3, #24]
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	430a      	orrs	r2, r1
 8004096:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2201      	movs	r2, #1
 800409c:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 800409e:	2300      	movs	r3, #0
}
 80040a0:	4618      	mov	r0, r3
 80040a2:	3708      	adds	r7, #8
 80040a4:	46bd      	mov	sp, r7
 80040a6:	bd80      	pop	{r7, pc}
 80040a8:	04c11db7 	.word	0x04c11db7

080040ac <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 80040ac:	b480      	push	{r7}
 80040ae:	b087      	sub	sp, #28
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	60f8      	str	r0, [r7, #12]
 80040b4:	60b9      	str	r1, [r7, #8]
 80040b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040b8:	2300      	movs	r3, #0
 80040ba:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 80040bc:	231f      	movs	r3, #31
 80040be:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 80040c0:	bf00      	nop
 80040c2:	693b      	ldr	r3, [r7, #16]
 80040c4:	1e5a      	subs	r2, r3, #1
 80040c6:	613a      	str	r2, [r7, #16]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d009      	beq.n	80040e0 <HAL_CRCEx_Polynomial_Set+0x34>
 80040cc:	693b      	ldr	r3, [r7, #16]
 80040ce:	f003 031f 	and.w	r3, r3, #31
 80040d2:	68ba      	ldr	r2, [r7, #8]
 80040d4:	fa22 f303 	lsr.w	r3, r2, r3
 80040d8:	f003 0301 	and.w	r3, r3, #1
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d0f0      	beq.n	80040c2 <HAL_CRCEx_Polynomial_Set+0x16>
  {
  }

  switch (PolyLength)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2b18      	cmp	r3, #24
 80040e4:	d846      	bhi.n	8004174 <HAL_CRCEx_Polynomial_Set+0xc8>
 80040e6:	a201      	add	r2, pc, #4	; (adr r2, 80040ec <HAL_CRCEx_Polynomial_Set+0x40>)
 80040e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040ec:	0800417b 	.word	0x0800417b
 80040f0:	08004175 	.word	0x08004175
 80040f4:	08004175 	.word	0x08004175
 80040f8:	08004175 	.word	0x08004175
 80040fc:	08004175 	.word	0x08004175
 8004100:	08004175 	.word	0x08004175
 8004104:	08004175 	.word	0x08004175
 8004108:	08004175 	.word	0x08004175
 800410c:	08004169 	.word	0x08004169
 8004110:	08004175 	.word	0x08004175
 8004114:	08004175 	.word	0x08004175
 8004118:	08004175 	.word	0x08004175
 800411c:	08004175 	.word	0x08004175
 8004120:	08004175 	.word	0x08004175
 8004124:	08004175 	.word	0x08004175
 8004128:	08004175 	.word	0x08004175
 800412c:	0800415d 	.word	0x0800415d
 8004130:	08004175 	.word	0x08004175
 8004134:	08004175 	.word	0x08004175
 8004138:	08004175 	.word	0x08004175
 800413c:	08004175 	.word	0x08004175
 8004140:	08004175 	.word	0x08004175
 8004144:	08004175 	.word	0x08004175
 8004148:	08004175 	.word	0x08004175
 800414c:	08004151 	.word	0x08004151
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8004150:	693b      	ldr	r3, [r7, #16]
 8004152:	2b06      	cmp	r3, #6
 8004154:	d913      	bls.n	800417e <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 8004156:	2301      	movs	r3, #1
 8004158:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800415a:	e010      	b.n	800417e <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	2b07      	cmp	r3, #7
 8004160:	d90f      	bls.n	8004182 <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 8004162:	2301      	movs	r3, #1
 8004164:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8004166:	e00c      	b.n	8004182 <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8004168:	693b      	ldr	r3, [r7, #16]
 800416a:	2b0f      	cmp	r3, #15
 800416c:	d90b      	bls.n	8004186 <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 800416e:	2301      	movs	r3, #1
 8004170:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8004172:	e008      	b.n	8004186 <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8004174:	2301      	movs	r3, #1
 8004176:	75fb      	strb	r3, [r7, #23]
      break;
 8004178:	e006      	b.n	8004188 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800417a:	bf00      	nop
 800417c:	e004      	b.n	8004188 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800417e:	bf00      	nop
 8004180:	e002      	b.n	8004188 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8004182:	bf00      	nop
 8004184:	e000      	b.n	8004188 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8004186:	bf00      	nop
  }
  if (status == HAL_OK)
 8004188:	7dfb      	ldrb	r3, [r7, #23]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d10d      	bne.n	80041aa <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	68ba      	ldr	r2, [r7, #8]
 8004194:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	689b      	ldr	r3, [r3, #8]
 800419c:	f023 0118 	bic.w	r1, r3, #24
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	687a      	ldr	r2, [r7, #4]
 80041a6:	430a      	orrs	r2, r1
 80041a8:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 80041aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80041ac:	4618      	mov	r0, r3
 80041ae:	371c      	adds	r7, #28
 80041b0:	46bd      	mov	sp, r7
 80041b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b6:	4770      	bx	lr

080041b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80041b8:	b480      	push	{r7}
 80041ba:	b089      	sub	sp, #36	; 0x24
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
 80041c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80041c2:	2300      	movs	r3, #0
 80041c4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80041c6:	2300      	movs	r3, #0
 80041c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80041ca:	2300      	movs	r3, #0
 80041cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80041ce:	2300      	movs	r3, #0
 80041d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80041d2:	2300      	movs	r3, #0
 80041d4:	61fb      	str	r3, [r7, #28]
 80041d6:	e175      	b.n	80044c4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80041d8:	2201      	movs	r2, #1
 80041da:	69fb      	ldr	r3, [r7, #28]
 80041dc:	fa02 f303 	lsl.w	r3, r2, r3
 80041e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	697a      	ldr	r2, [r7, #20]
 80041e8:	4013      	ands	r3, r2
 80041ea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80041ec:	693a      	ldr	r2, [r7, #16]
 80041ee:	697b      	ldr	r3, [r7, #20]
 80041f0:	429a      	cmp	r2, r3
 80041f2:	f040 8164 	bne.w	80044be <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	f003 0303 	and.w	r3, r3, #3
 80041fe:	2b01      	cmp	r3, #1
 8004200:	d005      	beq.n	800420e <HAL_GPIO_Init+0x56>
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	f003 0303 	and.w	r3, r3, #3
 800420a:	2b02      	cmp	r3, #2
 800420c:	d130      	bne.n	8004270 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	689b      	ldr	r3, [r3, #8]
 8004212:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004214:	69fb      	ldr	r3, [r7, #28]
 8004216:	005b      	lsls	r3, r3, #1
 8004218:	2203      	movs	r2, #3
 800421a:	fa02 f303 	lsl.w	r3, r2, r3
 800421e:	43db      	mvns	r3, r3
 8004220:	69ba      	ldr	r2, [r7, #24]
 8004222:	4013      	ands	r3, r2
 8004224:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	68da      	ldr	r2, [r3, #12]
 800422a:	69fb      	ldr	r3, [r7, #28]
 800422c:	005b      	lsls	r3, r3, #1
 800422e:	fa02 f303 	lsl.w	r3, r2, r3
 8004232:	69ba      	ldr	r2, [r7, #24]
 8004234:	4313      	orrs	r3, r2
 8004236:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	69ba      	ldr	r2, [r7, #24]
 800423c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	685b      	ldr	r3, [r3, #4]
 8004242:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004244:	2201      	movs	r2, #1
 8004246:	69fb      	ldr	r3, [r7, #28]
 8004248:	fa02 f303 	lsl.w	r3, r2, r3
 800424c:	43db      	mvns	r3, r3
 800424e:	69ba      	ldr	r2, [r7, #24]
 8004250:	4013      	ands	r3, r2
 8004252:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	091b      	lsrs	r3, r3, #4
 800425a:	f003 0201 	and.w	r2, r3, #1
 800425e:	69fb      	ldr	r3, [r7, #28]
 8004260:	fa02 f303 	lsl.w	r3, r2, r3
 8004264:	69ba      	ldr	r2, [r7, #24]
 8004266:	4313      	orrs	r3, r2
 8004268:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	69ba      	ldr	r2, [r7, #24]
 800426e:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	685b      	ldr	r3, [r3, #4]
 8004274:	f003 0303 	and.w	r3, r3, #3
 8004278:	2b03      	cmp	r3, #3
 800427a:	d017      	beq.n	80042ac <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	68db      	ldr	r3, [r3, #12]
 8004280:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8004282:	69fb      	ldr	r3, [r7, #28]
 8004284:	005b      	lsls	r3, r3, #1
 8004286:	2203      	movs	r2, #3
 8004288:	fa02 f303 	lsl.w	r3, r2, r3
 800428c:	43db      	mvns	r3, r3
 800428e:	69ba      	ldr	r2, [r7, #24]
 8004290:	4013      	ands	r3, r2
 8004292:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	689a      	ldr	r2, [r3, #8]
 8004298:	69fb      	ldr	r3, [r7, #28]
 800429a:	005b      	lsls	r3, r3, #1
 800429c:	fa02 f303 	lsl.w	r3, r2, r3
 80042a0:	69ba      	ldr	r2, [r7, #24]
 80042a2:	4313      	orrs	r3, r2
 80042a4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	69ba      	ldr	r2, [r7, #24]
 80042aa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	685b      	ldr	r3, [r3, #4]
 80042b0:	f003 0303 	and.w	r3, r3, #3
 80042b4:	2b02      	cmp	r3, #2
 80042b6:	d123      	bne.n	8004300 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80042b8:	69fb      	ldr	r3, [r7, #28]
 80042ba:	08da      	lsrs	r2, r3, #3
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	3208      	adds	r2, #8
 80042c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80042c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80042c6:	69fb      	ldr	r3, [r7, #28]
 80042c8:	f003 0307 	and.w	r3, r3, #7
 80042cc:	009b      	lsls	r3, r3, #2
 80042ce:	220f      	movs	r2, #15
 80042d0:	fa02 f303 	lsl.w	r3, r2, r3
 80042d4:	43db      	mvns	r3, r3
 80042d6:	69ba      	ldr	r2, [r7, #24]
 80042d8:	4013      	ands	r3, r2
 80042da:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	691a      	ldr	r2, [r3, #16]
 80042e0:	69fb      	ldr	r3, [r7, #28]
 80042e2:	f003 0307 	and.w	r3, r3, #7
 80042e6:	009b      	lsls	r3, r3, #2
 80042e8:	fa02 f303 	lsl.w	r3, r2, r3
 80042ec:	69ba      	ldr	r2, [r7, #24]
 80042ee:	4313      	orrs	r3, r2
 80042f0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80042f2:	69fb      	ldr	r3, [r7, #28]
 80042f4:	08da      	lsrs	r2, r3, #3
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	3208      	adds	r2, #8
 80042fa:	69b9      	ldr	r1, [r7, #24]
 80042fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004306:	69fb      	ldr	r3, [r7, #28]
 8004308:	005b      	lsls	r3, r3, #1
 800430a:	2203      	movs	r2, #3
 800430c:	fa02 f303 	lsl.w	r3, r2, r3
 8004310:	43db      	mvns	r3, r3
 8004312:	69ba      	ldr	r2, [r7, #24]
 8004314:	4013      	ands	r3, r2
 8004316:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	685b      	ldr	r3, [r3, #4]
 800431c:	f003 0203 	and.w	r2, r3, #3
 8004320:	69fb      	ldr	r3, [r7, #28]
 8004322:	005b      	lsls	r3, r3, #1
 8004324:	fa02 f303 	lsl.w	r3, r2, r3
 8004328:	69ba      	ldr	r2, [r7, #24]
 800432a:	4313      	orrs	r3, r2
 800432c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	69ba      	ldr	r2, [r7, #24]
 8004332:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	685b      	ldr	r3, [r3, #4]
 8004338:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800433c:	2b00      	cmp	r3, #0
 800433e:	f000 80be 	beq.w	80044be <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004342:	4b66      	ldr	r3, [pc, #408]	; (80044dc <HAL_GPIO_Init+0x324>)
 8004344:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004346:	4a65      	ldr	r2, [pc, #404]	; (80044dc <HAL_GPIO_Init+0x324>)
 8004348:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800434c:	6453      	str	r3, [r2, #68]	; 0x44
 800434e:	4b63      	ldr	r3, [pc, #396]	; (80044dc <HAL_GPIO_Init+0x324>)
 8004350:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004352:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004356:	60fb      	str	r3, [r7, #12]
 8004358:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800435a:	4a61      	ldr	r2, [pc, #388]	; (80044e0 <HAL_GPIO_Init+0x328>)
 800435c:	69fb      	ldr	r3, [r7, #28]
 800435e:	089b      	lsrs	r3, r3, #2
 8004360:	3302      	adds	r3, #2
 8004362:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004366:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004368:	69fb      	ldr	r3, [r7, #28]
 800436a:	f003 0303 	and.w	r3, r3, #3
 800436e:	009b      	lsls	r3, r3, #2
 8004370:	220f      	movs	r2, #15
 8004372:	fa02 f303 	lsl.w	r3, r2, r3
 8004376:	43db      	mvns	r3, r3
 8004378:	69ba      	ldr	r2, [r7, #24]
 800437a:	4013      	ands	r3, r2
 800437c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	4a58      	ldr	r2, [pc, #352]	; (80044e4 <HAL_GPIO_Init+0x32c>)
 8004382:	4293      	cmp	r3, r2
 8004384:	d037      	beq.n	80043f6 <HAL_GPIO_Init+0x23e>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	4a57      	ldr	r2, [pc, #348]	; (80044e8 <HAL_GPIO_Init+0x330>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d031      	beq.n	80043f2 <HAL_GPIO_Init+0x23a>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	4a56      	ldr	r2, [pc, #344]	; (80044ec <HAL_GPIO_Init+0x334>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d02b      	beq.n	80043ee <HAL_GPIO_Init+0x236>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	4a55      	ldr	r2, [pc, #340]	; (80044f0 <HAL_GPIO_Init+0x338>)
 800439a:	4293      	cmp	r3, r2
 800439c:	d025      	beq.n	80043ea <HAL_GPIO_Init+0x232>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	4a54      	ldr	r2, [pc, #336]	; (80044f4 <HAL_GPIO_Init+0x33c>)
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d01f      	beq.n	80043e6 <HAL_GPIO_Init+0x22e>
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	4a53      	ldr	r2, [pc, #332]	; (80044f8 <HAL_GPIO_Init+0x340>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d019      	beq.n	80043e2 <HAL_GPIO_Init+0x22a>
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	4a52      	ldr	r2, [pc, #328]	; (80044fc <HAL_GPIO_Init+0x344>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d013      	beq.n	80043de <HAL_GPIO_Init+0x226>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	4a51      	ldr	r2, [pc, #324]	; (8004500 <HAL_GPIO_Init+0x348>)
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d00d      	beq.n	80043da <HAL_GPIO_Init+0x222>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	4a50      	ldr	r2, [pc, #320]	; (8004504 <HAL_GPIO_Init+0x34c>)
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d007      	beq.n	80043d6 <HAL_GPIO_Init+0x21e>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	4a4f      	ldr	r2, [pc, #316]	; (8004508 <HAL_GPIO_Init+0x350>)
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d101      	bne.n	80043d2 <HAL_GPIO_Init+0x21a>
 80043ce:	2309      	movs	r3, #9
 80043d0:	e012      	b.n	80043f8 <HAL_GPIO_Init+0x240>
 80043d2:	230a      	movs	r3, #10
 80043d4:	e010      	b.n	80043f8 <HAL_GPIO_Init+0x240>
 80043d6:	2308      	movs	r3, #8
 80043d8:	e00e      	b.n	80043f8 <HAL_GPIO_Init+0x240>
 80043da:	2307      	movs	r3, #7
 80043dc:	e00c      	b.n	80043f8 <HAL_GPIO_Init+0x240>
 80043de:	2306      	movs	r3, #6
 80043e0:	e00a      	b.n	80043f8 <HAL_GPIO_Init+0x240>
 80043e2:	2305      	movs	r3, #5
 80043e4:	e008      	b.n	80043f8 <HAL_GPIO_Init+0x240>
 80043e6:	2304      	movs	r3, #4
 80043e8:	e006      	b.n	80043f8 <HAL_GPIO_Init+0x240>
 80043ea:	2303      	movs	r3, #3
 80043ec:	e004      	b.n	80043f8 <HAL_GPIO_Init+0x240>
 80043ee:	2302      	movs	r3, #2
 80043f0:	e002      	b.n	80043f8 <HAL_GPIO_Init+0x240>
 80043f2:	2301      	movs	r3, #1
 80043f4:	e000      	b.n	80043f8 <HAL_GPIO_Init+0x240>
 80043f6:	2300      	movs	r3, #0
 80043f8:	69fa      	ldr	r2, [r7, #28]
 80043fa:	f002 0203 	and.w	r2, r2, #3
 80043fe:	0092      	lsls	r2, r2, #2
 8004400:	4093      	lsls	r3, r2
 8004402:	69ba      	ldr	r2, [r7, #24]
 8004404:	4313      	orrs	r3, r2
 8004406:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004408:	4935      	ldr	r1, [pc, #212]	; (80044e0 <HAL_GPIO_Init+0x328>)
 800440a:	69fb      	ldr	r3, [r7, #28]
 800440c:	089b      	lsrs	r3, r3, #2
 800440e:	3302      	adds	r3, #2
 8004410:	69ba      	ldr	r2, [r7, #24]
 8004412:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004416:	4b3d      	ldr	r3, [pc, #244]	; (800450c <HAL_GPIO_Init+0x354>)
 8004418:	689b      	ldr	r3, [r3, #8]
 800441a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800441c:	693b      	ldr	r3, [r7, #16]
 800441e:	43db      	mvns	r3, r3
 8004420:	69ba      	ldr	r2, [r7, #24]
 8004422:	4013      	ands	r3, r2
 8004424:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800442e:	2b00      	cmp	r3, #0
 8004430:	d003      	beq.n	800443a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004432:	69ba      	ldr	r2, [r7, #24]
 8004434:	693b      	ldr	r3, [r7, #16]
 8004436:	4313      	orrs	r3, r2
 8004438:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800443a:	4a34      	ldr	r2, [pc, #208]	; (800450c <HAL_GPIO_Init+0x354>)
 800443c:	69bb      	ldr	r3, [r7, #24]
 800443e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004440:	4b32      	ldr	r3, [pc, #200]	; (800450c <HAL_GPIO_Init+0x354>)
 8004442:	68db      	ldr	r3, [r3, #12]
 8004444:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004446:	693b      	ldr	r3, [r7, #16]
 8004448:	43db      	mvns	r3, r3
 800444a:	69ba      	ldr	r2, [r7, #24]
 800444c:	4013      	ands	r3, r2
 800444e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004450:	683b      	ldr	r3, [r7, #0]
 8004452:	685b      	ldr	r3, [r3, #4]
 8004454:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004458:	2b00      	cmp	r3, #0
 800445a:	d003      	beq.n	8004464 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800445c:	69ba      	ldr	r2, [r7, #24]
 800445e:	693b      	ldr	r3, [r7, #16]
 8004460:	4313      	orrs	r3, r2
 8004462:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004464:	4a29      	ldr	r2, [pc, #164]	; (800450c <HAL_GPIO_Init+0x354>)
 8004466:	69bb      	ldr	r3, [r7, #24]
 8004468:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800446a:	4b28      	ldr	r3, [pc, #160]	; (800450c <HAL_GPIO_Init+0x354>)
 800446c:	685b      	ldr	r3, [r3, #4]
 800446e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004470:	693b      	ldr	r3, [r7, #16]
 8004472:	43db      	mvns	r3, r3
 8004474:	69ba      	ldr	r2, [r7, #24]
 8004476:	4013      	ands	r3, r2
 8004478:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	685b      	ldr	r3, [r3, #4]
 800447e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004482:	2b00      	cmp	r3, #0
 8004484:	d003      	beq.n	800448e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004486:	69ba      	ldr	r2, [r7, #24]
 8004488:	693b      	ldr	r3, [r7, #16]
 800448a:	4313      	orrs	r3, r2
 800448c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800448e:	4a1f      	ldr	r2, [pc, #124]	; (800450c <HAL_GPIO_Init+0x354>)
 8004490:	69bb      	ldr	r3, [r7, #24]
 8004492:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004494:	4b1d      	ldr	r3, [pc, #116]	; (800450c <HAL_GPIO_Init+0x354>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800449a:	693b      	ldr	r3, [r7, #16]
 800449c:	43db      	mvns	r3, r3
 800449e:	69ba      	ldr	r2, [r7, #24]
 80044a0:	4013      	ands	r3, r2
 80044a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	685b      	ldr	r3, [r3, #4]
 80044a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d003      	beq.n	80044b8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80044b0:	69ba      	ldr	r2, [r7, #24]
 80044b2:	693b      	ldr	r3, [r7, #16]
 80044b4:	4313      	orrs	r3, r2
 80044b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80044b8:	4a14      	ldr	r2, [pc, #80]	; (800450c <HAL_GPIO_Init+0x354>)
 80044ba:	69bb      	ldr	r3, [r7, #24]
 80044bc:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80044be:	69fb      	ldr	r3, [r7, #28]
 80044c0:	3301      	adds	r3, #1
 80044c2:	61fb      	str	r3, [r7, #28]
 80044c4:	69fb      	ldr	r3, [r7, #28]
 80044c6:	2b0f      	cmp	r3, #15
 80044c8:	f67f ae86 	bls.w	80041d8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80044cc:	bf00      	nop
 80044ce:	bf00      	nop
 80044d0:	3724      	adds	r7, #36	; 0x24
 80044d2:	46bd      	mov	sp, r7
 80044d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d8:	4770      	bx	lr
 80044da:	bf00      	nop
 80044dc:	40023800 	.word	0x40023800
 80044e0:	40013800 	.word	0x40013800
 80044e4:	40020000 	.word	0x40020000
 80044e8:	40020400 	.word	0x40020400
 80044ec:	40020800 	.word	0x40020800
 80044f0:	40020c00 	.word	0x40020c00
 80044f4:	40021000 	.word	0x40021000
 80044f8:	40021400 	.word	0x40021400
 80044fc:	40021800 	.word	0x40021800
 8004500:	40021c00 	.word	0x40021c00
 8004504:	40022000 	.word	0x40022000
 8004508:	40022400 	.word	0x40022400
 800450c:	40013c00 	.word	0x40013c00

08004510 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b082      	sub	sp, #8
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d101      	bne.n	8004522 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800451e:	2301      	movs	r3, #1
 8004520:	e07f      	b.n	8004622 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004528:	b2db      	uxtb	r3, r3
 800452a:	2b00      	cmp	r3, #0
 800452c:	d106      	bne.n	800453c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2200      	movs	r2, #0
 8004532:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	f7fe ff1c 	bl	8003374 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2224      	movs	r2, #36	; 0x24
 8004540:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	681a      	ldr	r2, [r3, #0]
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f022 0201 	bic.w	r2, r2, #1
 8004552:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	685a      	ldr	r2, [r3, #4]
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004560:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	689a      	ldr	r2, [r3, #8]
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004570:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	68db      	ldr	r3, [r3, #12]
 8004576:	2b01      	cmp	r3, #1
 8004578:	d107      	bne.n	800458a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	689a      	ldr	r2, [r3, #8]
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004586:	609a      	str	r2, [r3, #8]
 8004588:	e006      	b.n	8004598 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	689a      	ldr	r2, [r3, #8]
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004596:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	68db      	ldr	r3, [r3, #12]
 800459c:	2b02      	cmp	r3, #2
 800459e:	d104      	bne.n	80045aa <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80045a8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	6859      	ldr	r1, [r3, #4]
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681a      	ldr	r2, [r3, #0]
 80045b4:	4b1d      	ldr	r3, [pc, #116]	; (800462c <HAL_I2C_Init+0x11c>)
 80045b6:	430b      	orrs	r3, r1
 80045b8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	68da      	ldr	r2, [r3, #12]
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80045c8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	691a      	ldr	r2, [r3, #16]
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	695b      	ldr	r3, [r3, #20]
 80045d2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	699b      	ldr	r3, [r3, #24]
 80045da:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	430a      	orrs	r2, r1
 80045e2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	69d9      	ldr	r1, [r3, #28]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6a1a      	ldr	r2, [r3, #32]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	430a      	orrs	r2, r1
 80045f2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	681a      	ldr	r2, [r3, #0]
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f042 0201 	orr.w	r2, r2, #1
 8004602:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2200      	movs	r2, #0
 8004608:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2220      	movs	r2, #32
 800460e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2200      	movs	r2, #0
 8004616:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2200      	movs	r2, #0
 800461c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004620:	2300      	movs	r3, #0
}
 8004622:	4618      	mov	r0, r3
 8004624:	3708      	adds	r7, #8
 8004626:	46bd      	mov	sp, r7
 8004628:	bd80      	pop	{r7, pc}
 800462a:	bf00      	nop
 800462c:	02008000 	.word	0x02008000

08004630 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b088      	sub	sp, #32
 8004634:	af02      	add	r7, sp, #8
 8004636:	60f8      	str	r0, [r7, #12]
 8004638:	4608      	mov	r0, r1
 800463a:	4611      	mov	r1, r2
 800463c:	461a      	mov	r2, r3
 800463e:	4603      	mov	r3, r0
 8004640:	817b      	strh	r3, [r7, #10]
 8004642:	460b      	mov	r3, r1
 8004644:	813b      	strh	r3, [r7, #8]
 8004646:	4613      	mov	r3, r2
 8004648:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004650:	b2db      	uxtb	r3, r3
 8004652:	2b20      	cmp	r3, #32
 8004654:	f040 80f9 	bne.w	800484a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004658:	6a3b      	ldr	r3, [r7, #32]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d002      	beq.n	8004664 <HAL_I2C_Mem_Write+0x34>
 800465e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004660:	2b00      	cmp	r3, #0
 8004662:	d105      	bne.n	8004670 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	f44f 7200 	mov.w	r2, #512	; 0x200
 800466a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800466c:	2301      	movs	r3, #1
 800466e:	e0ed      	b.n	800484c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004676:	2b01      	cmp	r3, #1
 8004678:	d101      	bne.n	800467e <HAL_I2C_Mem_Write+0x4e>
 800467a:	2302      	movs	r3, #2
 800467c:	e0e6      	b.n	800484c <HAL_I2C_Mem_Write+0x21c>
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2201      	movs	r2, #1
 8004682:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004686:	f7ff fb97 	bl	8003db8 <HAL_GetTick>
 800468a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800468c:	697b      	ldr	r3, [r7, #20]
 800468e:	9300      	str	r3, [sp, #0]
 8004690:	2319      	movs	r3, #25
 8004692:	2201      	movs	r2, #1
 8004694:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004698:	68f8      	ldr	r0, [r7, #12]
 800469a:	f000 fac3 	bl	8004c24 <I2C_WaitOnFlagUntilTimeout>
 800469e:	4603      	mov	r3, r0
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d001      	beq.n	80046a8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80046a4:	2301      	movs	r3, #1
 80046a6:	e0d1      	b.n	800484c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	2221      	movs	r2, #33	; 0x21
 80046ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	2240      	movs	r2, #64	; 0x40
 80046b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	2200      	movs	r2, #0
 80046bc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	6a3a      	ldr	r2, [r7, #32]
 80046c2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80046c8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	2200      	movs	r2, #0
 80046ce:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80046d0:	88f8      	ldrh	r0, [r7, #6]
 80046d2:	893a      	ldrh	r2, [r7, #8]
 80046d4:	8979      	ldrh	r1, [r7, #10]
 80046d6:	697b      	ldr	r3, [r7, #20]
 80046d8:	9301      	str	r3, [sp, #4]
 80046da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046dc:	9300      	str	r3, [sp, #0]
 80046de:	4603      	mov	r3, r0
 80046e0:	68f8      	ldr	r0, [r7, #12]
 80046e2:	f000 f9d3 	bl	8004a8c <I2C_RequestMemoryWrite>
 80046e6:	4603      	mov	r3, r0
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d005      	beq.n	80046f8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	2200      	movs	r2, #0
 80046f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80046f4:	2301      	movs	r3, #1
 80046f6:	e0a9      	b.n	800484c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046fc:	b29b      	uxth	r3, r3
 80046fe:	2bff      	cmp	r3, #255	; 0xff
 8004700:	d90e      	bls.n	8004720 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	22ff      	movs	r2, #255	; 0xff
 8004706:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800470c:	b2da      	uxtb	r2, r3
 800470e:	8979      	ldrh	r1, [r7, #10]
 8004710:	2300      	movs	r3, #0
 8004712:	9300      	str	r3, [sp, #0]
 8004714:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004718:	68f8      	ldr	r0, [r7, #12]
 800471a:	f000 fc1f 	bl	8004f5c <I2C_TransferConfig>
 800471e:	e00f      	b.n	8004740 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004724:	b29a      	uxth	r2, r3
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800472e:	b2da      	uxtb	r2, r3
 8004730:	8979      	ldrh	r1, [r7, #10]
 8004732:	2300      	movs	r3, #0
 8004734:	9300      	str	r3, [sp, #0]
 8004736:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800473a:	68f8      	ldr	r0, [r7, #12]
 800473c:	f000 fc0e 	bl	8004f5c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004740:	697a      	ldr	r2, [r7, #20]
 8004742:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004744:	68f8      	ldr	r0, [r7, #12]
 8004746:	f000 faad 	bl	8004ca4 <I2C_WaitOnTXISFlagUntilTimeout>
 800474a:	4603      	mov	r3, r0
 800474c:	2b00      	cmp	r3, #0
 800474e:	d001      	beq.n	8004754 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004750:	2301      	movs	r3, #1
 8004752:	e07b      	b.n	800484c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004758:	781a      	ldrb	r2, [r3, #0]
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004764:	1c5a      	adds	r2, r3, #1
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800476e:	b29b      	uxth	r3, r3
 8004770:	3b01      	subs	r3, #1
 8004772:	b29a      	uxth	r2, r3
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800477c:	3b01      	subs	r3, #1
 800477e:	b29a      	uxth	r2, r3
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004788:	b29b      	uxth	r3, r3
 800478a:	2b00      	cmp	r3, #0
 800478c:	d034      	beq.n	80047f8 <HAL_I2C_Mem_Write+0x1c8>
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004792:	2b00      	cmp	r3, #0
 8004794:	d130      	bne.n	80047f8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004796:	697b      	ldr	r3, [r7, #20]
 8004798:	9300      	str	r3, [sp, #0]
 800479a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800479c:	2200      	movs	r2, #0
 800479e:	2180      	movs	r1, #128	; 0x80
 80047a0:	68f8      	ldr	r0, [r7, #12]
 80047a2:	f000 fa3f 	bl	8004c24 <I2C_WaitOnFlagUntilTimeout>
 80047a6:	4603      	mov	r3, r0
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d001      	beq.n	80047b0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80047ac:	2301      	movs	r3, #1
 80047ae:	e04d      	b.n	800484c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047b4:	b29b      	uxth	r3, r3
 80047b6:	2bff      	cmp	r3, #255	; 0xff
 80047b8:	d90e      	bls.n	80047d8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	22ff      	movs	r2, #255	; 0xff
 80047be:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047c4:	b2da      	uxtb	r2, r3
 80047c6:	8979      	ldrh	r1, [r7, #10]
 80047c8:	2300      	movs	r3, #0
 80047ca:	9300      	str	r3, [sp, #0]
 80047cc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80047d0:	68f8      	ldr	r0, [r7, #12]
 80047d2:	f000 fbc3 	bl	8004f5c <I2C_TransferConfig>
 80047d6:	e00f      	b.n	80047f8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047dc:	b29a      	uxth	r2, r3
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047e6:	b2da      	uxtb	r2, r3
 80047e8:	8979      	ldrh	r1, [r7, #10]
 80047ea:	2300      	movs	r3, #0
 80047ec:	9300      	str	r3, [sp, #0]
 80047ee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80047f2:	68f8      	ldr	r0, [r7, #12]
 80047f4:	f000 fbb2 	bl	8004f5c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047fc:	b29b      	uxth	r3, r3
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d19e      	bne.n	8004740 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004802:	697a      	ldr	r2, [r7, #20]
 8004804:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004806:	68f8      	ldr	r0, [r7, #12]
 8004808:	f000 fa8c 	bl	8004d24 <I2C_WaitOnSTOPFlagUntilTimeout>
 800480c:	4603      	mov	r3, r0
 800480e:	2b00      	cmp	r3, #0
 8004810:	d001      	beq.n	8004816 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004812:	2301      	movs	r3, #1
 8004814:	e01a      	b.n	800484c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	2220      	movs	r2, #32
 800481c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	6859      	ldr	r1, [r3, #4]
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681a      	ldr	r2, [r3, #0]
 8004828:	4b0a      	ldr	r3, [pc, #40]	; (8004854 <HAL_I2C_Mem_Write+0x224>)
 800482a:	400b      	ands	r3, r1
 800482c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	2220      	movs	r2, #32
 8004832:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	2200      	movs	r2, #0
 800483a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	2200      	movs	r2, #0
 8004842:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004846:	2300      	movs	r3, #0
 8004848:	e000      	b.n	800484c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800484a:	2302      	movs	r3, #2
  }
}
 800484c:	4618      	mov	r0, r3
 800484e:	3718      	adds	r7, #24
 8004850:	46bd      	mov	sp, r7
 8004852:	bd80      	pop	{r7, pc}
 8004854:	fe00e800 	.word	0xfe00e800

08004858 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004858:	b580      	push	{r7, lr}
 800485a:	b088      	sub	sp, #32
 800485c:	af02      	add	r7, sp, #8
 800485e:	60f8      	str	r0, [r7, #12]
 8004860:	4608      	mov	r0, r1
 8004862:	4611      	mov	r1, r2
 8004864:	461a      	mov	r2, r3
 8004866:	4603      	mov	r3, r0
 8004868:	817b      	strh	r3, [r7, #10]
 800486a:	460b      	mov	r3, r1
 800486c:	813b      	strh	r3, [r7, #8]
 800486e:	4613      	mov	r3, r2
 8004870:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004878:	b2db      	uxtb	r3, r3
 800487a:	2b20      	cmp	r3, #32
 800487c:	f040 80fd 	bne.w	8004a7a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8004880:	6a3b      	ldr	r3, [r7, #32]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d002      	beq.n	800488c <HAL_I2C_Mem_Read+0x34>
 8004886:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004888:	2b00      	cmp	r3, #0
 800488a:	d105      	bne.n	8004898 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004892:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8004894:	2301      	movs	r3, #1
 8004896:	e0f1      	b.n	8004a7c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800489e:	2b01      	cmp	r3, #1
 80048a0:	d101      	bne.n	80048a6 <HAL_I2C_Mem_Read+0x4e>
 80048a2:	2302      	movs	r3, #2
 80048a4:	e0ea      	b.n	8004a7c <HAL_I2C_Mem_Read+0x224>
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	2201      	movs	r2, #1
 80048aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80048ae:	f7ff fa83 	bl	8003db8 <HAL_GetTick>
 80048b2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80048b4:	697b      	ldr	r3, [r7, #20]
 80048b6:	9300      	str	r3, [sp, #0]
 80048b8:	2319      	movs	r3, #25
 80048ba:	2201      	movs	r2, #1
 80048bc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80048c0:	68f8      	ldr	r0, [r7, #12]
 80048c2:	f000 f9af 	bl	8004c24 <I2C_WaitOnFlagUntilTimeout>
 80048c6:	4603      	mov	r3, r0
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d001      	beq.n	80048d0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80048cc:	2301      	movs	r3, #1
 80048ce:	e0d5      	b.n	8004a7c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	2222      	movs	r2, #34	; 0x22
 80048d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	2240      	movs	r2, #64	; 0x40
 80048dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	2200      	movs	r2, #0
 80048e4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	6a3a      	ldr	r2, [r7, #32]
 80048ea:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80048f0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	2200      	movs	r2, #0
 80048f6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80048f8:	88f8      	ldrh	r0, [r7, #6]
 80048fa:	893a      	ldrh	r2, [r7, #8]
 80048fc:	8979      	ldrh	r1, [r7, #10]
 80048fe:	697b      	ldr	r3, [r7, #20]
 8004900:	9301      	str	r3, [sp, #4]
 8004902:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004904:	9300      	str	r3, [sp, #0]
 8004906:	4603      	mov	r3, r0
 8004908:	68f8      	ldr	r0, [r7, #12]
 800490a:	f000 f913 	bl	8004b34 <I2C_RequestMemoryRead>
 800490e:	4603      	mov	r3, r0
 8004910:	2b00      	cmp	r3, #0
 8004912:	d005      	beq.n	8004920 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	2200      	movs	r2, #0
 8004918:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800491c:	2301      	movs	r3, #1
 800491e:	e0ad      	b.n	8004a7c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004924:	b29b      	uxth	r3, r3
 8004926:	2bff      	cmp	r3, #255	; 0xff
 8004928:	d90e      	bls.n	8004948 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	22ff      	movs	r2, #255	; 0xff
 800492e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004934:	b2da      	uxtb	r2, r3
 8004936:	8979      	ldrh	r1, [r7, #10]
 8004938:	4b52      	ldr	r3, [pc, #328]	; (8004a84 <HAL_I2C_Mem_Read+0x22c>)
 800493a:	9300      	str	r3, [sp, #0]
 800493c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004940:	68f8      	ldr	r0, [r7, #12]
 8004942:	f000 fb0b 	bl	8004f5c <I2C_TransferConfig>
 8004946:	e00f      	b.n	8004968 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800494c:	b29a      	uxth	r2, r3
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004956:	b2da      	uxtb	r2, r3
 8004958:	8979      	ldrh	r1, [r7, #10]
 800495a:	4b4a      	ldr	r3, [pc, #296]	; (8004a84 <HAL_I2C_Mem_Read+0x22c>)
 800495c:	9300      	str	r3, [sp, #0]
 800495e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004962:	68f8      	ldr	r0, [r7, #12]
 8004964:	f000 fafa 	bl	8004f5c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004968:	697b      	ldr	r3, [r7, #20]
 800496a:	9300      	str	r3, [sp, #0]
 800496c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800496e:	2200      	movs	r2, #0
 8004970:	2104      	movs	r1, #4
 8004972:	68f8      	ldr	r0, [r7, #12]
 8004974:	f000 f956 	bl	8004c24 <I2C_WaitOnFlagUntilTimeout>
 8004978:	4603      	mov	r3, r0
 800497a:	2b00      	cmp	r3, #0
 800497c:	d001      	beq.n	8004982 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800497e:	2301      	movs	r3, #1
 8004980:	e07c      	b.n	8004a7c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800498c:	b2d2      	uxtb	r2, r2
 800498e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004994:	1c5a      	adds	r2, r3, #1
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800499e:	3b01      	subs	r3, #1
 80049a0:	b29a      	uxth	r2, r3
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049aa:	b29b      	uxth	r3, r3
 80049ac:	3b01      	subs	r3, #1
 80049ae:	b29a      	uxth	r2, r3
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049b8:	b29b      	uxth	r3, r3
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d034      	beq.n	8004a28 <HAL_I2C_Mem_Read+0x1d0>
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d130      	bne.n	8004a28 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80049c6:	697b      	ldr	r3, [r7, #20]
 80049c8:	9300      	str	r3, [sp, #0]
 80049ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049cc:	2200      	movs	r2, #0
 80049ce:	2180      	movs	r1, #128	; 0x80
 80049d0:	68f8      	ldr	r0, [r7, #12]
 80049d2:	f000 f927 	bl	8004c24 <I2C_WaitOnFlagUntilTimeout>
 80049d6:	4603      	mov	r3, r0
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d001      	beq.n	80049e0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80049dc:	2301      	movs	r3, #1
 80049de:	e04d      	b.n	8004a7c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049e4:	b29b      	uxth	r3, r3
 80049e6:	2bff      	cmp	r3, #255	; 0xff
 80049e8:	d90e      	bls.n	8004a08 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	22ff      	movs	r2, #255	; 0xff
 80049ee:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049f4:	b2da      	uxtb	r2, r3
 80049f6:	8979      	ldrh	r1, [r7, #10]
 80049f8:	2300      	movs	r3, #0
 80049fa:	9300      	str	r3, [sp, #0]
 80049fc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004a00:	68f8      	ldr	r0, [r7, #12]
 8004a02:	f000 faab 	bl	8004f5c <I2C_TransferConfig>
 8004a06:	e00f      	b.n	8004a28 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a0c:	b29a      	uxth	r2, r3
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a16:	b2da      	uxtb	r2, r3
 8004a18:	8979      	ldrh	r1, [r7, #10]
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	9300      	str	r3, [sp, #0]
 8004a1e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004a22:	68f8      	ldr	r0, [r7, #12]
 8004a24:	f000 fa9a 	bl	8004f5c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a2c:	b29b      	uxth	r3, r3
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d19a      	bne.n	8004968 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a32:	697a      	ldr	r2, [r7, #20]
 8004a34:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004a36:	68f8      	ldr	r0, [r7, #12]
 8004a38:	f000 f974 	bl	8004d24 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d001      	beq.n	8004a46 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8004a42:	2301      	movs	r3, #1
 8004a44:	e01a      	b.n	8004a7c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	2220      	movs	r2, #32
 8004a4c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	6859      	ldr	r1, [r3, #4]
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681a      	ldr	r2, [r3, #0]
 8004a58:	4b0b      	ldr	r3, [pc, #44]	; (8004a88 <HAL_I2C_Mem_Read+0x230>)
 8004a5a:	400b      	ands	r3, r1
 8004a5c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	2220      	movs	r2, #32
 8004a62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	2200      	movs	r2, #0
 8004a6a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	2200      	movs	r2, #0
 8004a72:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004a76:	2300      	movs	r3, #0
 8004a78:	e000      	b.n	8004a7c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8004a7a:	2302      	movs	r3, #2
  }
}
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	3718      	adds	r7, #24
 8004a80:	46bd      	mov	sp, r7
 8004a82:	bd80      	pop	{r7, pc}
 8004a84:	80002400 	.word	0x80002400
 8004a88:	fe00e800 	.word	0xfe00e800

08004a8c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b086      	sub	sp, #24
 8004a90:	af02      	add	r7, sp, #8
 8004a92:	60f8      	str	r0, [r7, #12]
 8004a94:	4608      	mov	r0, r1
 8004a96:	4611      	mov	r1, r2
 8004a98:	461a      	mov	r2, r3
 8004a9a:	4603      	mov	r3, r0
 8004a9c:	817b      	strh	r3, [r7, #10]
 8004a9e:	460b      	mov	r3, r1
 8004aa0:	813b      	strh	r3, [r7, #8]
 8004aa2:	4613      	mov	r3, r2
 8004aa4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004aa6:	88fb      	ldrh	r3, [r7, #6]
 8004aa8:	b2da      	uxtb	r2, r3
 8004aaa:	8979      	ldrh	r1, [r7, #10]
 8004aac:	4b20      	ldr	r3, [pc, #128]	; (8004b30 <I2C_RequestMemoryWrite+0xa4>)
 8004aae:	9300      	str	r3, [sp, #0]
 8004ab0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004ab4:	68f8      	ldr	r0, [r7, #12]
 8004ab6:	f000 fa51 	bl	8004f5c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004aba:	69fa      	ldr	r2, [r7, #28]
 8004abc:	69b9      	ldr	r1, [r7, #24]
 8004abe:	68f8      	ldr	r0, [r7, #12]
 8004ac0:	f000 f8f0 	bl	8004ca4 <I2C_WaitOnTXISFlagUntilTimeout>
 8004ac4:	4603      	mov	r3, r0
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d001      	beq.n	8004ace <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004aca:	2301      	movs	r3, #1
 8004acc:	e02c      	b.n	8004b28 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004ace:	88fb      	ldrh	r3, [r7, #6]
 8004ad0:	2b01      	cmp	r3, #1
 8004ad2:	d105      	bne.n	8004ae0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004ad4:	893b      	ldrh	r3, [r7, #8]
 8004ad6:	b2da      	uxtb	r2, r3
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	629a      	str	r2, [r3, #40]	; 0x28
 8004ade:	e015      	b.n	8004b0c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004ae0:	893b      	ldrh	r3, [r7, #8]
 8004ae2:	0a1b      	lsrs	r3, r3, #8
 8004ae4:	b29b      	uxth	r3, r3
 8004ae6:	b2da      	uxtb	r2, r3
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004aee:	69fa      	ldr	r2, [r7, #28]
 8004af0:	69b9      	ldr	r1, [r7, #24]
 8004af2:	68f8      	ldr	r0, [r7, #12]
 8004af4:	f000 f8d6 	bl	8004ca4 <I2C_WaitOnTXISFlagUntilTimeout>
 8004af8:	4603      	mov	r3, r0
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d001      	beq.n	8004b02 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8004afe:	2301      	movs	r3, #1
 8004b00:	e012      	b.n	8004b28 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004b02:	893b      	ldrh	r3, [r7, #8]
 8004b04:	b2da      	uxtb	r2, r3
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004b0c:	69fb      	ldr	r3, [r7, #28]
 8004b0e:	9300      	str	r3, [sp, #0]
 8004b10:	69bb      	ldr	r3, [r7, #24]
 8004b12:	2200      	movs	r2, #0
 8004b14:	2180      	movs	r1, #128	; 0x80
 8004b16:	68f8      	ldr	r0, [r7, #12]
 8004b18:	f000 f884 	bl	8004c24 <I2C_WaitOnFlagUntilTimeout>
 8004b1c:	4603      	mov	r3, r0
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d001      	beq.n	8004b26 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8004b22:	2301      	movs	r3, #1
 8004b24:	e000      	b.n	8004b28 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004b26:	2300      	movs	r3, #0
}
 8004b28:	4618      	mov	r0, r3
 8004b2a:	3710      	adds	r7, #16
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	bd80      	pop	{r7, pc}
 8004b30:	80002000 	.word	0x80002000

08004b34 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b086      	sub	sp, #24
 8004b38:	af02      	add	r7, sp, #8
 8004b3a:	60f8      	str	r0, [r7, #12]
 8004b3c:	4608      	mov	r0, r1
 8004b3e:	4611      	mov	r1, r2
 8004b40:	461a      	mov	r2, r3
 8004b42:	4603      	mov	r3, r0
 8004b44:	817b      	strh	r3, [r7, #10]
 8004b46:	460b      	mov	r3, r1
 8004b48:	813b      	strh	r3, [r7, #8]
 8004b4a:	4613      	mov	r3, r2
 8004b4c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004b4e:	88fb      	ldrh	r3, [r7, #6]
 8004b50:	b2da      	uxtb	r2, r3
 8004b52:	8979      	ldrh	r1, [r7, #10]
 8004b54:	4b20      	ldr	r3, [pc, #128]	; (8004bd8 <I2C_RequestMemoryRead+0xa4>)
 8004b56:	9300      	str	r3, [sp, #0]
 8004b58:	2300      	movs	r3, #0
 8004b5a:	68f8      	ldr	r0, [r7, #12]
 8004b5c:	f000 f9fe 	bl	8004f5c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b60:	69fa      	ldr	r2, [r7, #28]
 8004b62:	69b9      	ldr	r1, [r7, #24]
 8004b64:	68f8      	ldr	r0, [r7, #12]
 8004b66:	f000 f89d 	bl	8004ca4 <I2C_WaitOnTXISFlagUntilTimeout>
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d001      	beq.n	8004b74 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8004b70:	2301      	movs	r3, #1
 8004b72:	e02c      	b.n	8004bce <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004b74:	88fb      	ldrh	r3, [r7, #6]
 8004b76:	2b01      	cmp	r3, #1
 8004b78:	d105      	bne.n	8004b86 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004b7a:	893b      	ldrh	r3, [r7, #8]
 8004b7c:	b2da      	uxtb	r2, r3
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	629a      	str	r2, [r3, #40]	; 0x28
 8004b84:	e015      	b.n	8004bb2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004b86:	893b      	ldrh	r3, [r7, #8]
 8004b88:	0a1b      	lsrs	r3, r3, #8
 8004b8a:	b29b      	uxth	r3, r3
 8004b8c:	b2da      	uxtb	r2, r3
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b94:	69fa      	ldr	r2, [r7, #28]
 8004b96:	69b9      	ldr	r1, [r7, #24]
 8004b98:	68f8      	ldr	r0, [r7, #12]
 8004b9a:	f000 f883 	bl	8004ca4 <I2C_WaitOnTXISFlagUntilTimeout>
 8004b9e:	4603      	mov	r3, r0
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d001      	beq.n	8004ba8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004ba4:	2301      	movs	r3, #1
 8004ba6:	e012      	b.n	8004bce <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004ba8:	893b      	ldrh	r3, [r7, #8]
 8004baa:	b2da      	uxtb	r2, r3
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004bb2:	69fb      	ldr	r3, [r7, #28]
 8004bb4:	9300      	str	r3, [sp, #0]
 8004bb6:	69bb      	ldr	r3, [r7, #24]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	2140      	movs	r1, #64	; 0x40
 8004bbc:	68f8      	ldr	r0, [r7, #12]
 8004bbe:	f000 f831 	bl	8004c24 <I2C_WaitOnFlagUntilTimeout>
 8004bc2:	4603      	mov	r3, r0
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d001      	beq.n	8004bcc <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004bc8:	2301      	movs	r3, #1
 8004bca:	e000      	b.n	8004bce <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004bcc:	2300      	movs	r3, #0
}
 8004bce:	4618      	mov	r0, r3
 8004bd0:	3710      	adds	r7, #16
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	bd80      	pop	{r7, pc}
 8004bd6:	bf00      	nop
 8004bd8:	80002000 	.word	0x80002000

08004bdc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004bdc:	b480      	push	{r7}
 8004bde:	b083      	sub	sp, #12
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	699b      	ldr	r3, [r3, #24]
 8004bea:	f003 0302 	and.w	r3, r3, #2
 8004bee:	2b02      	cmp	r3, #2
 8004bf0:	d103      	bne.n	8004bfa <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	699b      	ldr	r3, [r3, #24]
 8004c00:	f003 0301 	and.w	r3, r3, #1
 8004c04:	2b01      	cmp	r3, #1
 8004c06:	d007      	beq.n	8004c18 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	699a      	ldr	r2, [r3, #24]
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f042 0201 	orr.w	r2, r2, #1
 8004c16:	619a      	str	r2, [r3, #24]
  }
}
 8004c18:	bf00      	nop
 8004c1a:	370c      	adds	r7, #12
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c22:	4770      	bx	lr

08004c24 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b084      	sub	sp, #16
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	60f8      	str	r0, [r7, #12]
 8004c2c:	60b9      	str	r1, [r7, #8]
 8004c2e:	603b      	str	r3, [r7, #0]
 8004c30:	4613      	mov	r3, r2
 8004c32:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004c34:	e022      	b.n	8004c7c <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c3c:	d01e      	beq.n	8004c7c <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c3e:	f7ff f8bb 	bl	8003db8 <HAL_GetTick>
 8004c42:	4602      	mov	r2, r0
 8004c44:	69bb      	ldr	r3, [r7, #24]
 8004c46:	1ad3      	subs	r3, r2, r3
 8004c48:	683a      	ldr	r2, [r7, #0]
 8004c4a:	429a      	cmp	r2, r3
 8004c4c:	d302      	bcc.n	8004c54 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004c4e:	683b      	ldr	r3, [r7, #0]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d113      	bne.n	8004c7c <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c58:	f043 0220 	orr.w	r2, r3, #32
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	2220      	movs	r2, #32
 8004c64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	2200      	movs	r2, #0
 8004c74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8004c78:	2301      	movs	r3, #1
 8004c7a:	e00f      	b.n	8004c9c <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	699a      	ldr	r2, [r3, #24]
 8004c82:	68bb      	ldr	r3, [r7, #8]
 8004c84:	4013      	ands	r3, r2
 8004c86:	68ba      	ldr	r2, [r7, #8]
 8004c88:	429a      	cmp	r2, r3
 8004c8a:	bf0c      	ite	eq
 8004c8c:	2301      	moveq	r3, #1
 8004c8e:	2300      	movne	r3, #0
 8004c90:	b2db      	uxtb	r3, r3
 8004c92:	461a      	mov	r2, r3
 8004c94:	79fb      	ldrb	r3, [r7, #7]
 8004c96:	429a      	cmp	r2, r3
 8004c98:	d0cd      	beq.n	8004c36 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004c9a:	2300      	movs	r3, #0
}
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	3710      	adds	r7, #16
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bd80      	pop	{r7, pc}

08004ca4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b084      	sub	sp, #16
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	60f8      	str	r0, [r7, #12]
 8004cac:	60b9      	str	r1, [r7, #8]
 8004cae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004cb0:	e02c      	b.n	8004d0c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004cb2:	687a      	ldr	r2, [r7, #4]
 8004cb4:	68b9      	ldr	r1, [r7, #8]
 8004cb6:	68f8      	ldr	r0, [r7, #12]
 8004cb8:	f000 f870 	bl	8004d9c <I2C_IsErrorOccurred>
 8004cbc:	4603      	mov	r3, r0
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d001      	beq.n	8004cc6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	e02a      	b.n	8004d1c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004cc6:	68bb      	ldr	r3, [r7, #8]
 8004cc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ccc:	d01e      	beq.n	8004d0c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cce:	f7ff f873 	bl	8003db8 <HAL_GetTick>
 8004cd2:	4602      	mov	r2, r0
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	1ad3      	subs	r3, r2, r3
 8004cd8:	68ba      	ldr	r2, [r7, #8]
 8004cda:	429a      	cmp	r2, r3
 8004cdc:	d302      	bcc.n	8004ce4 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004cde:	68bb      	ldr	r3, [r7, #8]
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d113      	bne.n	8004d0c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ce8:	f043 0220 	orr.w	r2, r3, #32
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	2220      	movs	r2, #32
 8004cf4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	2200      	movs	r2, #0
 8004d04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004d08:	2301      	movs	r3, #1
 8004d0a:	e007      	b.n	8004d1c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	699b      	ldr	r3, [r3, #24]
 8004d12:	f003 0302 	and.w	r3, r3, #2
 8004d16:	2b02      	cmp	r3, #2
 8004d18:	d1cb      	bne.n	8004cb2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004d1a:	2300      	movs	r3, #0
}
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	3710      	adds	r7, #16
 8004d20:	46bd      	mov	sp, r7
 8004d22:	bd80      	pop	{r7, pc}

08004d24 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b084      	sub	sp, #16
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	60f8      	str	r0, [r7, #12]
 8004d2c:	60b9      	str	r1, [r7, #8]
 8004d2e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004d30:	e028      	b.n	8004d84 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d32:	687a      	ldr	r2, [r7, #4]
 8004d34:	68b9      	ldr	r1, [r7, #8]
 8004d36:	68f8      	ldr	r0, [r7, #12]
 8004d38:	f000 f830 	bl	8004d9c <I2C_IsErrorOccurred>
 8004d3c:	4603      	mov	r3, r0
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d001      	beq.n	8004d46 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004d42:	2301      	movs	r3, #1
 8004d44:	e026      	b.n	8004d94 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d46:	f7ff f837 	bl	8003db8 <HAL_GetTick>
 8004d4a:	4602      	mov	r2, r0
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	1ad3      	subs	r3, r2, r3
 8004d50:	68ba      	ldr	r2, [r7, #8]
 8004d52:	429a      	cmp	r2, r3
 8004d54:	d302      	bcc.n	8004d5c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004d56:	68bb      	ldr	r3, [r7, #8]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d113      	bne.n	8004d84 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d60:	f043 0220 	orr.w	r2, r3, #32
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	2220      	movs	r2, #32
 8004d6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	2200      	movs	r2, #0
 8004d74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8004d80:	2301      	movs	r3, #1
 8004d82:	e007      	b.n	8004d94 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	699b      	ldr	r3, [r3, #24]
 8004d8a:	f003 0320 	and.w	r3, r3, #32
 8004d8e:	2b20      	cmp	r3, #32
 8004d90:	d1cf      	bne.n	8004d32 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004d92:	2300      	movs	r3, #0
}
 8004d94:	4618      	mov	r0, r3
 8004d96:	3710      	adds	r7, #16
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	bd80      	pop	{r7, pc}

08004d9c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b08a      	sub	sp, #40	; 0x28
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	60f8      	str	r0, [r7, #12]
 8004da4:	60b9      	str	r1, [r7, #8]
 8004da6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004da8:	2300      	movs	r3, #0
 8004daa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	699b      	ldr	r3, [r3, #24]
 8004db4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004db6:	2300      	movs	r3, #0
 8004db8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004dbe:	69bb      	ldr	r3, [r7, #24]
 8004dc0:	f003 0310 	and.w	r3, r3, #16
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d068      	beq.n	8004e9a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	2210      	movs	r2, #16
 8004dce:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004dd0:	e049      	b.n	8004e66 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004dd2:	68bb      	ldr	r3, [r7, #8]
 8004dd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dd8:	d045      	beq.n	8004e66 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004dda:	f7fe ffed 	bl	8003db8 <HAL_GetTick>
 8004dde:	4602      	mov	r2, r0
 8004de0:	69fb      	ldr	r3, [r7, #28]
 8004de2:	1ad3      	subs	r3, r2, r3
 8004de4:	68ba      	ldr	r2, [r7, #8]
 8004de6:	429a      	cmp	r2, r3
 8004de8:	d302      	bcc.n	8004df0 <I2C_IsErrorOccurred+0x54>
 8004dea:	68bb      	ldr	r3, [r7, #8]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d13a      	bne.n	8004e66 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	685b      	ldr	r3, [r3, #4]
 8004df6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004dfa:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004e02:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	699b      	ldr	r3, [r3, #24]
 8004e0a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004e0e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e12:	d121      	bne.n	8004e58 <I2C_IsErrorOccurred+0xbc>
 8004e14:	697b      	ldr	r3, [r7, #20]
 8004e16:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004e1a:	d01d      	beq.n	8004e58 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004e1c:	7cfb      	ldrb	r3, [r7, #19]
 8004e1e:	2b20      	cmp	r3, #32
 8004e20:	d01a      	beq.n	8004e58 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	685a      	ldr	r2, [r3, #4]
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004e30:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004e32:	f7fe ffc1 	bl	8003db8 <HAL_GetTick>
 8004e36:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004e38:	e00e      	b.n	8004e58 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004e3a:	f7fe ffbd 	bl	8003db8 <HAL_GetTick>
 8004e3e:	4602      	mov	r2, r0
 8004e40:	69fb      	ldr	r3, [r7, #28]
 8004e42:	1ad3      	subs	r3, r2, r3
 8004e44:	2b19      	cmp	r3, #25
 8004e46:	d907      	bls.n	8004e58 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8004e48:	6a3b      	ldr	r3, [r7, #32]
 8004e4a:	f043 0320 	orr.w	r3, r3, #32
 8004e4e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004e50:	2301      	movs	r3, #1
 8004e52:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8004e56:	e006      	b.n	8004e66 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	699b      	ldr	r3, [r3, #24]
 8004e5e:	f003 0320 	and.w	r3, r3, #32
 8004e62:	2b20      	cmp	r3, #32
 8004e64:	d1e9      	bne.n	8004e3a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	699b      	ldr	r3, [r3, #24]
 8004e6c:	f003 0320 	and.w	r3, r3, #32
 8004e70:	2b20      	cmp	r3, #32
 8004e72:	d003      	beq.n	8004e7c <I2C_IsErrorOccurred+0xe0>
 8004e74:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d0aa      	beq.n	8004dd2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004e7c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d103      	bne.n	8004e8c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	2220      	movs	r2, #32
 8004e8a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004e8c:	6a3b      	ldr	r3, [r7, #32]
 8004e8e:	f043 0304 	orr.w	r3, r3, #4
 8004e92:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004e94:	2301      	movs	r3, #1
 8004e96:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	699b      	ldr	r3, [r3, #24]
 8004ea0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004ea2:	69bb      	ldr	r3, [r7, #24]
 8004ea4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d00b      	beq.n	8004ec4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004eac:	6a3b      	ldr	r3, [r7, #32]
 8004eae:	f043 0301 	orr.w	r3, r3, #1
 8004eb2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004ebc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004ec4:	69bb      	ldr	r3, [r7, #24]
 8004ec6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d00b      	beq.n	8004ee6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004ece:	6a3b      	ldr	r3, [r7, #32]
 8004ed0:	f043 0308 	orr.w	r3, r3, #8
 8004ed4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004ede:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004ee6:	69bb      	ldr	r3, [r7, #24]
 8004ee8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d00b      	beq.n	8004f08 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004ef0:	6a3b      	ldr	r3, [r7, #32]
 8004ef2:	f043 0302 	orr.w	r3, r3, #2
 8004ef6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004f00:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004f02:	2301      	movs	r3, #1
 8004f04:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8004f08:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d01c      	beq.n	8004f4a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004f10:	68f8      	ldr	r0, [r7, #12]
 8004f12:	f7ff fe63 	bl	8004bdc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	6859      	ldr	r1, [r3, #4]
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681a      	ldr	r2, [r3, #0]
 8004f20:	4b0d      	ldr	r3, [pc, #52]	; (8004f58 <I2C_IsErrorOccurred+0x1bc>)
 8004f22:	400b      	ands	r3, r1
 8004f24:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f2a:	6a3b      	ldr	r3, [r7, #32]
 8004f2c:	431a      	orrs	r2, r3
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	2220      	movs	r2, #32
 8004f36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	2200      	movs	r2, #0
 8004f46:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8004f4a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	3728      	adds	r7, #40	; 0x28
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}
 8004f56:	bf00      	nop
 8004f58:	fe00e800 	.word	0xfe00e800

08004f5c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	b087      	sub	sp, #28
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	60f8      	str	r0, [r7, #12]
 8004f64:	607b      	str	r3, [r7, #4]
 8004f66:	460b      	mov	r3, r1
 8004f68:	817b      	strh	r3, [r7, #10]
 8004f6a:	4613      	mov	r3, r2
 8004f6c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004f6e:	897b      	ldrh	r3, [r7, #10]
 8004f70:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004f74:	7a7b      	ldrb	r3, [r7, #9]
 8004f76:	041b      	lsls	r3, r3, #16
 8004f78:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004f7c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004f82:	6a3b      	ldr	r3, [r7, #32]
 8004f84:	4313      	orrs	r3, r2
 8004f86:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004f8a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	685a      	ldr	r2, [r3, #4]
 8004f92:	6a3b      	ldr	r3, [r7, #32]
 8004f94:	0d5b      	lsrs	r3, r3, #21
 8004f96:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8004f9a:	4b08      	ldr	r3, [pc, #32]	; (8004fbc <I2C_TransferConfig+0x60>)
 8004f9c:	430b      	orrs	r3, r1
 8004f9e:	43db      	mvns	r3, r3
 8004fa0:	ea02 0103 	and.w	r1, r2, r3
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	697a      	ldr	r2, [r7, #20]
 8004faa:	430a      	orrs	r2, r1
 8004fac:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004fae:	bf00      	nop
 8004fb0:	371c      	adds	r7, #28
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb8:	4770      	bx	lr
 8004fba:	bf00      	nop
 8004fbc:	03ff63ff 	.word	0x03ff63ff

08004fc0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004fc0:	b480      	push	{r7}
 8004fc2:	b083      	sub	sp, #12
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
 8004fc8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004fd0:	b2db      	uxtb	r3, r3
 8004fd2:	2b20      	cmp	r3, #32
 8004fd4:	d138      	bne.n	8005048 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004fdc:	2b01      	cmp	r3, #1
 8004fde:	d101      	bne.n	8004fe4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004fe0:	2302      	movs	r3, #2
 8004fe2:	e032      	b.n	800504a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2201      	movs	r2, #1
 8004fe8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2224      	movs	r2, #36	; 0x24
 8004ff0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	681a      	ldr	r2, [r3, #0]
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f022 0201 	bic.w	r2, r2, #1
 8005002:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	681a      	ldr	r2, [r3, #0]
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005012:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	6819      	ldr	r1, [r3, #0]
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	683a      	ldr	r2, [r7, #0]
 8005020:	430a      	orrs	r2, r1
 8005022:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	681a      	ldr	r2, [r3, #0]
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f042 0201 	orr.w	r2, r2, #1
 8005032:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2220      	movs	r2, #32
 8005038:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2200      	movs	r2, #0
 8005040:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005044:	2300      	movs	r3, #0
 8005046:	e000      	b.n	800504a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005048:	2302      	movs	r3, #2
  }
}
 800504a:	4618      	mov	r0, r3
 800504c:	370c      	adds	r7, #12
 800504e:	46bd      	mov	sp, r7
 8005050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005054:	4770      	bx	lr

08005056 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005056:	b480      	push	{r7}
 8005058:	b085      	sub	sp, #20
 800505a:	af00      	add	r7, sp, #0
 800505c:	6078      	str	r0, [r7, #4]
 800505e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005066:	b2db      	uxtb	r3, r3
 8005068:	2b20      	cmp	r3, #32
 800506a:	d139      	bne.n	80050e0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005072:	2b01      	cmp	r3, #1
 8005074:	d101      	bne.n	800507a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005076:	2302      	movs	r3, #2
 8005078:	e033      	b.n	80050e2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2201      	movs	r2, #1
 800507e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2224      	movs	r2, #36	; 0x24
 8005086:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	681a      	ldr	r2, [r3, #0]
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f022 0201 	bic.w	r2, r2, #1
 8005098:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80050a8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	021b      	lsls	r3, r3, #8
 80050ae:	68fa      	ldr	r2, [r7, #12]
 80050b0:	4313      	orrs	r3, r2
 80050b2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	68fa      	ldr	r2, [r7, #12]
 80050ba:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	681a      	ldr	r2, [r3, #0]
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f042 0201 	orr.w	r2, r2, #1
 80050ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2220      	movs	r2, #32
 80050d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2200      	movs	r2, #0
 80050d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80050dc:	2300      	movs	r3, #0
 80050de:	e000      	b.n	80050e2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80050e0:	2302      	movs	r3, #2
  }
}
 80050e2:	4618      	mov	r0, r3
 80050e4:	3714      	adds	r7, #20
 80050e6:	46bd      	mov	sp, r7
 80050e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ec:	4770      	bx	lr
	...

080050f0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b082      	sub	sp, #8
 80050f4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80050f6:	2300      	movs	r3, #0
 80050f8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80050fa:	4b23      	ldr	r3, [pc, #140]	; (8005188 <HAL_PWREx_EnableOverDrive+0x98>)
 80050fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050fe:	4a22      	ldr	r2, [pc, #136]	; (8005188 <HAL_PWREx_EnableOverDrive+0x98>)
 8005100:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005104:	6413      	str	r3, [r2, #64]	; 0x40
 8005106:	4b20      	ldr	r3, [pc, #128]	; (8005188 <HAL_PWREx_EnableOverDrive+0x98>)
 8005108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800510a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800510e:	603b      	str	r3, [r7, #0]
 8005110:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8005112:	4b1e      	ldr	r3, [pc, #120]	; (800518c <HAL_PWREx_EnableOverDrive+0x9c>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	4a1d      	ldr	r2, [pc, #116]	; (800518c <HAL_PWREx_EnableOverDrive+0x9c>)
 8005118:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800511c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800511e:	f7fe fe4b 	bl	8003db8 <HAL_GetTick>
 8005122:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005124:	e009      	b.n	800513a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005126:	f7fe fe47 	bl	8003db8 <HAL_GetTick>
 800512a:	4602      	mov	r2, r0
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	1ad3      	subs	r3, r2, r3
 8005130:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005134:	d901      	bls.n	800513a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8005136:	2303      	movs	r3, #3
 8005138:	e022      	b.n	8005180 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800513a:	4b14      	ldr	r3, [pc, #80]	; (800518c <HAL_PWREx_EnableOverDrive+0x9c>)
 800513c:	685b      	ldr	r3, [r3, #4]
 800513e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005142:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005146:	d1ee      	bne.n	8005126 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8005148:	4b10      	ldr	r3, [pc, #64]	; (800518c <HAL_PWREx_EnableOverDrive+0x9c>)
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	4a0f      	ldr	r2, [pc, #60]	; (800518c <HAL_PWREx_EnableOverDrive+0x9c>)
 800514e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005152:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005154:	f7fe fe30 	bl	8003db8 <HAL_GetTick>
 8005158:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800515a:	e009      	b.n	8005170 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800515c:	f7fe fe2c 	bl	8003db8 <HAL_GetTick>
 8005160:	4602      	mov	r2, r0
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	1ad3      	subs	r3, r2, r3
 8005166:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800516a:	d901      	bls.n	8005170 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800516c:	2303      	movs	r3, #3
 800516e:	e007      	b.n	8005180 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005170:	4b06      	ldr	r3, [pc, #24]	; (800518c <HAL_PWREx_EnableOverDrive+0x9c>)
 8005172:	685b      	ldr	r3, [r3, #4]
 8005174:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005178:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800517c:	d1ee      	bne.n	800515c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800517e:	2300      	movs	r3, #0
}
 8005180:	4618      	mov	r0, r3
 8005182:	3708      	adds	r7, #8
 8005184:	46bd      	mov	sp, r7
 8005186:	bd80      	pop	{r7, pc}
 8005188:	40023800 	.word	0x40023800
 800518c:	40007000 	.word	0x40007000

08005190 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b086      	sub	sp, #24
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8005198:	2300      	movs	r3, #0
 800519a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d101      	bne.n	80051a6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80051a2:	2301      	movs	r3, #1
 80051a4:	e29b      	b.n	80056de <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f003 0301 	and.w	r3, r3, #1
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	f000 8087 	beq.w	80052c2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80051b4:	4b96      	ldr	r3, [pc, #600]	; (8005410 <HAL_RCC_OscConfig+0x280>)
 80051b6:	689b      	ldr	r3, [r3, #8]
 80051b8:	f003 030c 	and.w	r3, r3, #12
 80051bc:	2b04      	cmp	r3, #4
 80051be:	d00c      	beq.n	80051da <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80051c0:	4b93      	ldr	r3, [pc, #588]	; (8005410 <HAL_RCC_OscConfig+0x280>)
 80051c2:	689b      	ldr	r3, [r3, #8]
 80051c4:	f003 030c 	and.w	r3, r3, #12
 80051c8:	2b08      	cmp	r3, #8
 80051ca:	d112      	bne.n	80051f2 <HAL_RCC_OscConfig+0x62>
 80051cc:	4b90      	ldr	r3, [pc, #576]	; (8005410 <HAL_RCC_OscConfig+0x280>)
 80051ce:	685b      	ldr	r3, [r3, #4]
 80051d0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80051d4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80051d8:	d10b      	bne.n	80051f2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80051da:	4b8d      	ldr	r3, [pc, #564]	; (8005410 <HAL_RCC_OscConfig+0x280>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d06c      	beq.n	80052c0 <HAL_RCC_OscConfig+0x130>
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	685b      	ldr	r3, [r3, #4]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d168      	bne.n	80052c0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80051ee:	2301      	movs	r3, #1
 80051f0:	e275      	b.n	80056de <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	685b      	ldr	r3, [r3, #4]
 80051f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80051fa:	d106      	bne.n	800520a <HAL_RCC_OscConfig+0x7a>
 80051fc:	4b84      	ldr	r3, [pc, #528]	; (8005410 <HAL_RCC_OscConfig+0x280>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	4a83      	ldr	r2, [pc, #524]	; (8005410 <HAL_RCC_OscConfig+0x280>)
 8005202:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005206:	6013      	str	r3, [r2, #0]
 8005208:	e02e      	b.n	8005268 <HAL_RCC_OscConfig+0xd8>
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d10c      	bne.n	800522c <HAL_RCC_OscConfig+0x9c>
 8005212:	4b7f      	ldr	r3, [pc, #508]	; (8005410 <HAL_RCC_OscConfig+0x280>)
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	4a7e      	ldr	r2, [pc, #504]	; (8005410 <HAL_RCC_OscConfig+0x280>)
 8005218:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800521c:	6013      	str	r3, [r2, #0]
 800521e:	4b7c      	ldr	r3, [pc, #496]	; (8005410 <HAL_RCC_OscConfig+0x280>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	4a7b      	ldr	r2, [pc, #492]	; (8005410 <HAL_RCC_OscConfig+0x280>)
 8005224:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005228:	6013      	str	r3, [r2, #0]
 800522a:	e01d      	b.n	8005268 <HAL_RCC_OscConfig+0xd8>
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	685b      	ldr	r3, [r3, #4]
 8005230:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005234:	d10c      	bne.n	8005250 <HAL_RCC_OscConfig+0xc0>
 8005236:	4b76      	ldr	r3, [pc, #472]	; (8005410 <HAL_RCC_OscConfig+0x280>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	4a75      	ldr	r2, [pc, #468]	; (8005410 <HAL_RCC_OscConfig+0x280>)
 800523c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005240:	6013      	str	r3, [r2, #0]
 8005242:	4b73      	ldr	r3, [pc, #460]	; (8005410 <HAL_RCC_OscConfig+0x280>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	4a72      	ldr	r2, [pc, #456]	; (8005410 <HAL_RCC_OscConfig+0x280>)
 8005248:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800524c:	6013      	str	r3, [r2, #0]
 800524e:	e00b      	b.n	8005268 <HAL_RCC_OscConfig+0xd8>
 8005250:	4b6f      	ldr	r3, [pc, #444]	; (8005410 <HAL_RCC_OscConfig+0x280>)
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4a6e      	ldr	r2, [pc, #440]	; (8005410 <HAL_RCC_OscConfig+0x280>)
 8005256:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800525a:	6013      	str	r3, [r2, #0]
 800525c:	4b6c      	ldr	r3, [pc, #432]	; (8005410 <HAL_RCC_OscConfig+0x280>)
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a6b      	ldr	r2, [pc, #428]	; (8005410 <HAL_RCC_OscConfig+0x280>)
 8005262:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005266:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	685b      	ldr	r3, [r3, #4]
 800526c:	2b00      	cmp	r3, #0
 800526e:	d013      	beq.n	8005298 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005270:	f7fe fda2 	bl	8003db8 <HAL_GetTick>
 8005274:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005276:	e008      	b.n	800528a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005278:	f7fe fd9e 	bl	8003db8 <HAL_GetTick>
 800527c:	4602      	mov	r2, r0
 800527e:	693b      	ldr	r3, [r7, #16]
 8005280:	1ad3      	subs	r3, r2, r3
 8005282:	2b64      	cmp	r3, #100	; 0x64
 8005284:	d901      	bls.n	800528a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005286:	2303      	movs	r3, #3
 8005288:	e229      	b.n	80056de <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800528a:	4b61      	ldr	r3, [pc, #388]	; (8005410 <HAL_RCC_OscConfig+0x280>)
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005292:	2b00      	cmp	r3, #0
 8005294:	d0f0      	beq.n	8005278 <HAL_RCC_OscConfig+0xe8>
 8005296:	e014      	b.n	80052c2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005298:	f7fe fd8e 	bl	8003db8 <HAL_GetTick>
 800529c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800529e:	e008      	b.n	80052b2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80052a0:	f7fe fd8a 	bl	8003db8 <HAL_GetTick>
 80052a4:	4602      	mov	r2, r0
 80052a6:	693b      	ldr	r3, [r7, #16]
 80052a8:	1ad3      	subs	r3, r2, r3
 80052aa:	2b64      	cmp	r3, #100	; 0x64
 80052ac:	d901      	bls.n	80052b2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80052ae:	2303      	movs	r3, #3
 80052b0:	e215      	b.n	80056de <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80052b2:	4b57      	ldr	r3, [pc, #348]	; (8005410 <HAL_RCC_OscConfig+0x280>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d1f0      	bne.n	80052a0 <HAL_RCC_OscConfig+0x110>
 80052be:	e000      	b.n	80052c2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f003 0302 	and.w	r3, r3, #2
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d069      	beq.n	80053a2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80052ce:	4b50      	ldr	r3, [pc, #320]	; (8005410 <HAL_RCC_OscConfig+0x280>)
 80052d0:	689b      	ldr	r3, [r3, #8]
 80052d2:	f003 030c 	and.w	r3, r3, #12
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d00b      	beq.n	80052f2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80052da:	4b4d      	ldr	r3, [pc, #308]	; (8005410 <HAL_RCC_OscConfig+0x280>)
 80052dc:	689b      	ldr	r3, [r3, #8]
 80052de:	f003 030c 	and.w	r3, r3, #12
 80052e2:	2b08      	cmp	r3, #8
 80052e4:	d11c      	bne.n	8005320 <HAL_RCC_OscConfig+0x190>
 80052e6:	4b4a      	ldr	r3, [pc, #296]	; (8005410 <HAL_RCC_OscConfig+0x280>)
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d116      	bne.n	8005320 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80052f2:	4b47      	ldr	r3, [pc, #284]	; (8005410 <HAL_RCC_OscConfig+0x280>)
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f003 0302 	and.w	r3, r3, #2
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d005      	beq.n	800530a <HAL_RCC_OscConfig+0x17a>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	68db      	ldr	r3, [r3, #12]
 8005302:	2b01      	cmp	r3, #1
 8005304:	d001      	beq.n	800530a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8005306:	2301      	movs	r3, #1
 8005308:	e1e9      	b.n	80056de <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800530a:	4b41      	ldr	r3, [pc, #260]	; (8005410 <HAL_RCC_OscConfig+0x280>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	691b      	ldr	r3, [r3, #16]
 8005316:	00db      	lsls	r3, r3, #3
 8005318:	493d      	ldr	r1, [pc, #244]	; (8005410 <HAL_RCC_OscConfig+0x280>)
 800531a:	4313      	orrs	r3, r2
 800531c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800531e:	e040      	b.n	80053a2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	68db      	ldr	r3, [r3, #12]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d023      	beq.n	8005370 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005328:	4b39      	ldr	r3, [pc, #228]	; (8005410 <HAL_RCC_OscConfig+0x280>)
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	4a38      	ldr	r2, [pc, #224]	; (8005410 <HAL_RCC_OscConfig+0x280>)
 800532e:	f043 0301 	orr.w	r3, r3, #1
 8005332:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005334:	f7fe fd40 	bl	8003db8 <HAL_GetTick>
 8005338:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800533a:	e008      	b.n	800534e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800533c:	f7fe fd3c 	bl	8003db8 <HAL_GetTick>
 8005340:	4602      	mov	r2, r0
 8005342:	693b      	ldr	r3, [r7, #16]
 8005344:	1ad3      	subs	r3, r2, r3
 8005346:	2b02      	cmp	r3, #2
 8005348:	d901      	bls.n	800534e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800534a:	2303      	movs	r3, #3
 800534c:	e1c7      	b.n	80056de <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800534e:	4b30      	ldr	r3, [pc, #192]	; (8005410 <HAL_RCC_OscConfig+0x280>)
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f003 0302 	and.w	r3, r3, #2
 8005356:	2b00      	cmp	r3, #0
 8005358:	d0f0      	beq.n	800533c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800535a:	4b2d      	ldr	r3, [pc, #180]	; (8005410 <HAL_RCC_OscConfig+0x280>)
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	691b      	ldr	r3, [r3, #16]
 8005366:	00db      	lsls	r3, r3, #3
 8005368:	4929      	ldr	r1, [pc, #164]	; (8005410 <HAL_RCC_OscConfig+0x280>)
 800536a:	4313      	orrs	r3, r2
 800536c:	600b      	str	r3, [r1, #0]
 800536e:	e018      	b.n	80053a2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005370:	4b27      	ldr	r3, [pc, #156]	; (8005410 <HAL_RCC_OscConfig+0x280>)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	4a26      	ldr	r2, [pc, #152]	; (8005410 <HAL_RCC_OscConfig+0x280>)
 8005376:	f023 0301 	bic.w	r3, r3, #1
 800537a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800537c:	f7fe fd1c 	bl	8003db8 <HAL_GetTick>
 8005380:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005382:	e008      	b.n	8005396 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005384:	f7fe fd18 	bl	8003db8 <HAL_GetTick>
 8005388:	4602      	mov	r2, r0
 800538a:	693b      	ldr	r3, [r7, #16]
 800538c:	1ad3      	subs	r3, r2, r3
 800538e:	2b02      	cmp	r3, #2
 8005390:	d901      	bls.n	8005396 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005392:	2303      	movs	r3, #3
 8005394:	e1a3      	b.n	80056de <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005396:	4b1e      	ldr	r3, [pc, #120]	; (8005410 <HAL_RCC_OscConfig+0x280>)
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f003 0302 	and.w	r3, r3, #2
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d1f0      	bne.n	8005384 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f003 0308 	and.w	r3, r3, #8
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d038      	beq.n	8005420 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	695b      	ldr	r3, [r3, #20]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d019      	beq.n	80053ea <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80053b6:	4b16      	ldr	r3, [pc, #88]	; (8005410 <HAL_RCC_OscConfig+0x280>)
 80053b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80053ba:	4a15      	ldr	r2, [pc, #84]	; (8005410 <HAL_RCC_OscConfig+0x280>)
 80053bc:	f043 0301 	orr.w	r3, r3, #1
 80053c0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053c2:	f7fe fcf9 	bl	8003db8 <HAL_GetTick>
 80053c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80053c8:	e008      	b.n	80053dc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80053ca:	f7fe fcf5 	bl	8003db8 <HAL_GetTick>
 80053ce:	4602      	mov	r2, r0
 80053d0:	693b      	ldr	r3, [r7, #16]
 80053d2:	1ad3      	subs	r3, r2, r3
 80053d4:	2b02      	cmp	r3, #2
 80053d6:	d901      	bls.n	80053dc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80053d8:	2303      	movs	r3, #3
 80053da:	e180      	b.n	80056de <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80053dc:	4b0c      	ldr	r3, [pc, #48]	; (8005410 <HAL_RCC_OscConfig+0x280>)
 80053de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80053e0:	f003 0302 	and.w	r3, r3, #2
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d0f0      	beq.n	80053ca <HAL_RCC_OscConfig+0x23a>
 80053e8:	e01a      	b.n	8005420 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80053ea:	4b09      	ldr	r3, [pc, #36]	; (8005410 <HAL_RCC_OscConfig+0x280>)
 80053ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80053ee:	4a08      	ldr	r2, [pc, #32]	; (8005410 <HAL_RCC_OscConfig+0x280>)
 80053f0:	f023 0301 	bic.w	r3, r3, #1
 80053f4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053f6:	f7fe fcdf 	bl	8003db8 <HAL_GetTick>
 80053fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80053fc:	e00a      	b.n	8005414 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80053fe:	f7fe fcdb 	bl	8003db8 <HAL_GetTick>
 8005402:	4602      	mov	r2, r0
 8005404:	693b      	ldr	r3, [r7, #16]
 8005406:	1ad3      	subs	r3, r2, r3
 8005408:	2b02      	cmp	r3, #2
 800540a:	d903      	bls.n	8005414 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800540c:	2303      	movs	r3, #3
 800540e:	e166      	b.n	80056de <HAL_RCC_OscConfig+0x54e>
 8005410:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005414:	4b92      	ldr	r3, [pc, #584]	; (8005660 <HAL_RCC_OscConfig+0x4d0>)
 8005416:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005418:	f003 0302 	and.w	r3, r3, #2
 800541c:	2b00      	cmp	r3, #0
 800541e:	d1ee      	bne.n	80053fe <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f003 0304 	and.w	r3, r3, #4
 8005428:	2b00      	cmp	r3, #0
 800542a:	f000 80a4 	beq.w	8005576 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800542e:	4b8c      	ldr	r3, [pc, #560]	; (8005660 <HAL_RCC_OscConfig+0x4d0>)
 8005430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005432:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005436:	2b00      	cmp	r3, #0
 8005438:	d10d      	bne.n	8005456 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800543a:	4b89      	ldr	r3, [pc, #548]	; (8005660 <HAL_RCC_OscConfig+0x4d0>)
 800543c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800543e:	4a88      	ldr	r2, [pc, #544]	; (8005660 <HAL_RCC_OscConfig+0x4d0>)
 8005440:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005444:	6413      	str	r3, [r2, #64]	; 0x40
 8005446:	4b86      	ldr	r3, [pc, #536]	; (8005660 <HAL_RCC_OscConfig+0x4d0>)
 8005448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800544a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800544e:	60bb      	str	r3, [r7, #8]
 8005450:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005452:	2301      	movs	r3, #1
 8005454:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005456:	4b83      	ldr	r3, [pc, #524]	; (8005664 <HAL_RCC_OscConfig+0x4d4>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800545e:	2b00      	cmp	r3, #0
 8005460:	d118      	bne.n	8005494 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8005462:	4b80      	ldr	r3, [pc, #512]	; (8005664 <HAL_RCC_OscConfig+0x4d4>)
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	4a7f      	ldr	r2, [pc, #508]	; (8005664 <HAL_RCC_OscConfig+0x4d4>)
 8005468:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800546c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800546e:	f7fe fca3 	bl	8003db8 <HAL_GetTick>
 8005472:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005474:	e008      	b.n	8005488 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005476:	f7fe fc9f 	bl	8003db8 <HAL_GetTick>
 800547a:	4602      	mov	r2, r0
 800547c:	693b      	ldr	r3, [r7, #16]
 800547e:	1ad3      	subs	r3, r2, r3
 8005480:	2b64      	cmp	r3, #100	; 0x64
 8005482:	d901      	bls.n	8005488 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8005484:	2303      	movs	r3, #3
 8005486:	e12a      	b.n	80056de <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005488:	4b76      	ldr	r3, [pc, #472]	; (8005664 <HAL_RCC_OscConfig+0x4d4>)
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005490:	2b00      	cmp	r3, #0
 8005492:	d0f0      	beq.n	8005476 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	689b      	ldr	r3, [r3, #8]
 8005498:	2b01      	cmp	r3, #1
 800549a:	d106      	bne.n	80054aa <HAL_RCC_OscConfig+0x31a>
 800549c:	4b70      	ldr	r3, [pc, #448]	; (8005660 <HAL_RCC_OscConfig+0x4d0>)
 800549e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054a0:	4a6f      	ldr	r2, [pc, #444]	; (8005660 <HAL_RCC_OscConfig+0x4d0>)
 80054a2:	f043 0301 	orr.w	r3, r3, #1
 80054a6:	6713      	str	r3, [r2, #112]	; 0x70
 80054a8:	e02d      	b.n	8005506 <HAL_RCC_OscConfig+0x376>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	689b      	ldr	r3, [r3, #8]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d10c      	bne.n	80054cc <HAL_RCC_OscConfig+0x33c>
 80054b2:	4b6b      	ldr	r3, [pc, #428]	; (8005660 <HAL_RCC_OscConfig+0x4d0>)
 80054b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054b6:	4a6a      	ldr	r2, [pc, #424]	; (8005660 <HAL_RCC_OscConfig+0x4d0>)
 80054b8:	f023 0301 	bic.w	r3, r3, #1
 80054bc:	6713      	str	r3, [r2, #112]	; 0x70
 80054be:	4b68      	ldr	r3, [pc, #416]	; (8005660 <HAL_RCC_OscConfig+0x4d0>)
 80054c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054c2:	4a67      	ldr	r2, [pc, #412]	; (8005660 <HAL_RCC_OscConfig+0x4d0>)
 80054c4:	f023 0304 	bic.w	r3, r3, #4
 80054c8:	6713      	str	r3, [r2, #112]	; 0x70
 80054ca:	e01c      	b.n	8005506 <HAL_RCC_OscConfig+0x376>
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	689b      	ldr	r3, [r3, #8]
 80054d0:	2b05      	cmp	r3, #5
 80054d2:	d10c      	bne.n	80054ee <HAL_RCC_OscConfig+0x35e>
 80054d4:	4b62      	ldr	r3, [pc, #392]	; (8005660 <HAL_RCC_OscConfig+0x4d0>)
 80054d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054d8:	4a61      	ldr	r2, [pc, #388]	; (8005660 <HAL_RCC_OscConfig+0x4d0>)
 80054da:	f043 0304 	orr.w	r3, r3, #4
 80054de:	6713      	str	r3, [r2, #112]	; 0x70
 80054e0:	4b5f      	ldr	r3, [pc, #380]	; (8005660 <HAL_RCC_OscConfig+0x4d0>)
 80054e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054e4:	4a5e      	ldr	r2, [pc, #376]	; (8005660 <HAL_RCC_OscConfig+0x4d0>)
 80054e6:	f043 0301 	orr.w	r3, r3, #1
 80054ea:	6713      	str	r3, [r2, #112]	; 0x70
 80054ec:	e00b      	b.n	8005506 <HAL_RCC_OscConfig+0x376>
 80054ee:	4b5c      	ldr	r3, [pc, #368]	; (8005660 <HAL_RCC_OscConfig+0x4d0>)
 80054f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054f2:	4a5b      	ldr	r2, [pc, #364]	; (8005660 <HAL_RCC_OscConfig+0x4d0>)
 80054f4:	f023 0301 	bic.w	r3, r3, #1
 80054f8:	6713      	str	r3, [r2, #112]	; 0x70
 80054fa:	4b59      	ldr	r3, [pc, #356]	; (8005660 <HAL_RCC_OscConfig+0x4d0>)
 80054fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054fe:	4a58      	ldr	r2, [pc, #352]	; (8005660 <HAL_RCC_OscConfig+0x4d0>)
 8005500:	f023 0304 	bic.w	r3, r3, #4
 8005504:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	689b      	ldr	r3, [r3, #8]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d015      	beq.n	800553a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800550e:	f7fe fc53 	bl	8003db8 <HAL_GetTick>
 8005512:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005514:	e00a      	b.n	800552c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005516:	f7fe fc4f 	bl	8003db8 <HAL_GetTick>
 800551a:	4602      	mov	r2, r0
 800551c:	693b      	ldr	r3, [r7, #16]
 800551e:	1ad3      	subs	r3, r2, r3
 8005520:	f241 3288 	movw	r2, #5000	; 0x1388
 8005524:	4293      	cmp	r3, r2
 8005526:	d901      	bls.n	800552c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8005528:	2303      	movs	r3, #3
 800552a:	e0d8      	b.n	80056de <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800552c:	4b4c      	ldr	r3, [pc, #304]	; (8005660 <HAL_RCC_OscConfig+0x4d0>)
 800552e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005530:	f003 0302 	and.w	r3, r3, #2
 8005534:	2b00      	cmp	r3, #0
 8005536:	d0ee      	beq.n	8005516 <HAL_RCC_OscConfig+0x386>
 8005538:	e014      	b.n	8005564 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800553a:	f7fe fc3d 	bl	8003db8 <HAL_GetTick>
 800553e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005540:	e00a      	b.n	8005558 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005542:	f7fe fc39 	bl	8003db8 <HAL_GetTick>
 8005546:	4602      	mov	r2, r0
 8005548:	693b      	ldr	r3, [r7, #16]
 800554a:	1ad3      	subs	r3, r2, r3
 800554c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005550:	4293      	cmp	r3, r2
 8005552:	d901      	bls.n	8005558 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8005554:	2303      	movs	r3, #3
 8005556:	e0c2      	b.n	80056de <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005558:	4b41      	ldr	r3, [pc, #260]	; (8005660 <HAL_RCC_OscConfig+0x4d0>)
 800555a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800555c:	f003 0302 	and.w	r3, r3, #2
 8005560:	2b00      	cmp	r3, #0
 8005562:	d1ee      	bne.n	8005542 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005564:	7dfb      	ldrb	r3, [r7, #23]
 8005566:	2b01      	cmp	r3, #1
 8005568:	d105      	bne.n	8005576 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800556a:	4b3d      	ldr	r3, [pc, #244]	; (8005660 <HAL_RCC_OscConfig+0x4d0>)
 800556c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800556e:	4a3c      	ldr	r2, [pc, #240]	; (8005660 <HAL_RCC_OscConfig+0x4d0>)
 8005570:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005574:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	699b      	ldr	r3, [r3, #24]
 800557a:	2b00      	cmp	r3, #0
 800557c:	f000 80ae 	beq.w	80056dc <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005580:	4b37      	ldr	r3, [pc, #220]	; (8005660 <HAL_RCC_OscConfig+0x4d0>)
 8005582:	689b      	ldr	r3, [r3, #8]
 8005584:	f003 030c 	and.w	r3, r3, #12
 8005588:	2b08      	cmp	r3, #8
 800558a:	d06d      	beq.n	8005668 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	699b      	ldr	r3, [r3, #24]
 8005590:	2b02      	cmp	r3, #2
 8005592:	d14b      	bne.n	800562c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005594:	4b32      	ldr	r3, [pc, #200]	; (8005660 <HAL_RCC_OscConfig+0x4d0>)
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	4a31      	ldr	r2, [pc, #196]	; (8005660 <HAL_RCC_OscConfig+0x4d0>)
 800559a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800559e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055a0:	f7fe fc0a 	bl	8003db8 <HAL_GetTick>
 80055a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80055a6:	e008      	b.n	80055ba <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80055a8:	f7fe fc06 	bl	8003db8 <HAL_GetTick>
 80055ac:	4602      	mov	r2, r0
 80055ae:	693b      	ldr	r3, [r7, #16]
 80055b0:	1ad3      	subs	r3, r2, r3
 80055b2:	2b02      	cmp	r3, #2
 80055b4:	d901      	bls.n	80055ba <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80055b6:	2303      	movs	r3, #3
 80055b8:	e091      	b.n	80056de <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80055ba:	4b29      	ldr	r3, [pc, #164]	; (8005660 <HAL_RCC_OscConfig+0x4d0>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d1f0      	bne.n	80055a8 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	69da      	ldr	r2, [r3, #28]
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6a1b      	ldr	r3, [r3, #32]
 80055ce:	431a      	orrs	r2, r3
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055d4:	019b      	lsls	r3, r3, #6
 80055d6:	431a      	orrs	r2, r3
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055dc:	085b      	lsrs	r3, r3, #1
 80055de:	3b01      	subs	r3, #1
 80055e0:	041b      	lsls	r3, r3, #16
 80055e2:	431a      	orrs	r2, r3
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055e8:	061b      	lsls	r3, r3, #24
 80055ea:	431a      	orrs	r2, r3
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055f0:	071b      	lsls	r3, r3, #28
 80055f2:	491b      	ldr	r1, [pc, #108]	; (8005660 <HAL_RCC_OscConfig+0x4d0>)
 80055f4:	4313      	orrs	r3, r2
 80055f6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80055f8:	4b19      	ldr	r3, [pc, #100]	; (8005660 <HAL_RCC_OscConfig+0x4d0>)
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	4a18      	ldr	r2, [pc, #96]	; (8005660 <HAL_RCC_OscConfig+0x4d0>)
 80055fe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005602:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005604:	f7fe fbd8 	bl	8003db8 <HAL_GetTick>
 8005608:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800560a:	e008      	b.n	800561e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800560c:	f7fe fbd4 	bl	8003db8 <HAL_GetTick>
 8005610:	4602      	mov	r2, r0
 8005612:	693b      	ldr	r3, [r7, #16]
 8005614:	1ad3      	subs	r3, r2, r3
 8005616:	2b02      	cmp	r3, #2
 8005618:	d901      	bls.n	800561e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800561a:	2303      	movs	r3, #3
 800561c:	e05f      	b.n	80056de <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800561e:	4b10      	ldr	r3, [pc, #64]	; (8005660 <HAL_RCC_OscConfig+0x4d0>)
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005626:	2b00      	cmp	r3, #0
 8005628:	d0f0      	beq.n	800560c <HAL_RCC_OscConfig+0x47c>
 800562a:	e057      	b.n	80056dc <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800562c:	4b0c      	ldr	r3, [pc, #48]	; (8005660 <HAL_RCC_OscConfig+0x4d0>)
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	4a0b      	ldr	r2, [pc, #44]	; (8005660 <HAL_RCC_OscConfig+0x4d0>)
 8005632:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005636:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005638:	f7fe fbbe 	bl	8003db8 <HAL_GetTick>
 800563c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800563e:	e008      	b.n	8005652 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005640:	f7fe fbba 	bl	8003db8 <HAL_GetTick>
 8005644:	4602      	mov	r2, r0
 8005646:	693b      	ldr	r3, [r7, #16]
 8005648:	1ad3      	subs	r3, r2, r3
 800564a:	2b02      	cmp	r3, #2
 800564c:	d901      	bls.n	8005652 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800564e:	2303      	movs	r3, #3
 8005650:	e045      	b.n	80056de <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005652:	4b03      	ldr	r3, [pc, #12]	; (8005660 <HAL_RCC_OscConfig+0x4d0>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800565a:	2b00      	cmp	r3, #0
 800565c:	d1f0      	bne.n	8005640 <HAL_RCC_OscConfig+0x4b0>
 800565e:	e03d      	b.n	80056dc <HAL_RCC_OscConfig+0x54c>
 8005660:	40023800 	.word	0x40023800
 8005664:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8005668:	4b1f      	ldr	r3, [pc, #124]	; (80056e8 <HAL_RCC_OscConfig+0x558>)
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	699b      	ldr	r3, [r3, #24]
 8005672:	2b01      	cmp	r3, #1
 8005674:	d030      	beq.n	80056d8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005680:	429a      	cmp	r2, r3
 8005682:	d129      	bne.n	80056d8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800568e:	429a      	cmp	r2, r3
 8005690:	d122      	bne.n	80056d8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005692:	68fa      	ldr	r2, [r7, #12]
 8005694:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005698:	4013      	ands	r3, r2
 800569a:	687a      	ldr	r2, [r7, #4]
 800569c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800569e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80056a0:	4293      	cmp	r3, r2
 80056a2:	d119      	bne.n	80056d8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056ae:	085b      	lsrs	r3, r3, #1
 80056b0:	3b01      	subs	r3, #1
 80056b2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80056b4:	429a      	cmp	r2, r3
 80056b6:	d10f      	bne.n	80056d8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056c2:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80056c4:	429a      	cmp	r2, r3
 80056c6:	d107      	bne.n	80056d8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056d2:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80056d4:	429a      	cmp	r2, r3
 80056d6:	d001      	beq.n	80056dc <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80056d8:	2301      	movs	r3, #1
 80056da:	e000      	b.n	80056de <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80056dc:	2300      	movs	r3, #0
}
 80056de:	4618      	mov	r0, r3
 80056e0:	3718      	adds	r7, #24
 80056e2:	46bd      	mov	sp, r7
 80056e4:	bd80      	pop	{r7, pc}
 80056e6:	bf00      	nop
 80056e8:	40023800 	.word	0x40023800

080056ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b084      	sub	sp, #16
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]
 80056f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80056f6:	2300      	movs	r3, #0
 80056f8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d101      	bne.n	8005704 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005700:	2301      	movs	r3, #1
 8005702:	e0d0      	b.n	80058a6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005704:	4b6a      	ldr	r3, [pc, #424]	; (80058b0 <HAL_RCC_ClockConfig+0x1c4>)
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f003 030f 	and.w	r3, r3, #15
 800570c:	683a      	ldr	r2, [r7, #0]
 800570e:	429a      	cmp	r2, r3
 8005710:	d910      	bls.n	8005734 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005712:	4b67      	ldr	r3, [pc, #412]	; (80058b0 <HAL_RCC_ClockConfig+0x1c4>)
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f023 020f 	bic.w	r2, r3, #15
 800571a:	4965      	ldr	r1, [pc, #404]	; (80058b0 <HAL_RCC_ClockConfig+0x1c4>)
 800571c:	683b      	ldr	r3, [r7, #0]
 800571e:	4313      	orrs	r3, r2
 8005720:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005722:	4b63      	ldr	r3, [pc, #396]	; (80058b0 <HAL_RCC_ClockConfig+0x1c4>)
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f003 030f 	and.w	r3, r3, #15
 800572a:	683a      	ldr	r2, [r7, #0]
 800572c:	429a      	cmp	r2, r3
 800572e:	d001      	beq.n	8005734 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005730:	2301      	movs	r3, #1
 8005732:	e0b8      	b.n	80058a6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f003 0302 	and.w	r3, r3, #2
 800573c:	2b00      	cmp	r3, #0
 800573e:	d020      	beq.n	8005782 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f003 0304 	and.w	r3, r3, #4
 8005748:	2b00      	cmp	r3, #0
 800574a:	d005      	beq.n	8005758 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800574c:	4b59      	ldr	r3, [pc, #356]	; (80058b4 <HAL_RCC_ClockConfig+0x1c8>)
 800574e:	689b      	ldr	r3, [r3, #8]
 8005750:	4a58      	ldr	r2, [pc, #352]	; (80058b4 <HAL_RCC_ClockConfig+0x1c8>)
 8005752:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005756:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f003 0308 	and.w	r3, r3, #8
 8005760:	2b00      	cmp	r3, #0
 8005762:	d005      	beq.n	8005770 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005764:	4b53      	ldr	r3, [pc, #332]	; (80058b4 <HAL_RCC_ClockConfig+0x1c8>)
 8005766:	689b      	ldr	r3, [r3, #8]
 8005768:	4a52      	ldr	r2, [pc, #328]	; (80058b4 <HAL_RCC_ClockConfig+0x1c8>)
 800576a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800576e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005770:	4b50      	ldr	r3, [pc, #320]	; (80058b4 <HAL_RCC_ClockConfig+0x1c8>)
 8005772:	689b      	ldr	r3, [r3, #8]
 8005774:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	689b      	ldr	r3, [r3, #8]
 800577c:	494d      	ldr	r1, [pc, #308]	; (80058b4 <HAL_RCC_ClockConfig+0x1c8>)
 800577e:	4313      	orrs	r3, r2
 8005780:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f003 0301 	and.w	r3, r3, #1
 800578a:	2b00      	cmp	r3, #0
 800578c:	d040      	beq.n	8005810 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	685b      	ldr	r3, [r3, #4]
 8005792:	2b01      	cmp	r3, #1
 8005794:	d107      	bne.n	80057a6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005796:	4b47      	ldr	r3, [pc, #284]	; (80058b4 <HAL_RCC_ClockConfig+0x1c8>)
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d115      	bne.n	80057ce <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80057a2:	2301      	movs	r3, #1
 80057a4:	e07f      	b.n	80058a6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	685b      	ldr	r3, [r3, #4]
 80057aa:	2b02      	cmp	r3, #2
 80057ac:	d107      	bne.n	80057be <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80057ae:	4b41      	ldr	r3, [pc, #260]	; (80058b4 <HAL_RCC_ClockConfig+0x1c8>)
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d109      	bne.n	80057ce <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80057ba:	2301      	movs	r3, #1
 80057bc:	e073      	b.n	80058a6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80057be:	4b3d      	ldr	r3, [pc, #244]	; (80058b4 <HAL_RCC_ClockConfig+0x1c8>)
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f003 0302 	and.w	r3, r3, #2
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d101      	bne.n	80057ce <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80057ca:	2301      	movs	r3, #1
 80057cc:	e06b      	b.n	80058a6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80057ce:	4b39      	ldr	r3, [pc, #228]	; (80058b4 <HAL_RCC_ClockConfig+0x1c8>)
 80057d0:	689b      	ldr	r3, [r3, #8]
 80057d2:	f023 0203 	bic.w	r2, r3, #3
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	685b      	ldr	r3, [r3, #4]
 80057da:	4936      	ldr	r1, [pc, #216]	; (80058b4 <HAL_RCC_ClockConfig+0x1c8>)
 80057dc:	4313      	orrs	r3, r2
 80057de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80057e0:	f7fe faea 	bl	8003db8 <HAL_GetTick>
 80057e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80057e6:	e00a      	b.n	80057fe <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80057e8:	f7fe fae6 	bl	8003db8 <HAL_GetTick>
 80057ec:	4602      	mov	r2, r0
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	1ad3      	subs	r3, r2, r3
 80057f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80057f6:	4293      	cmp	r3, r2
 80057f8:	d901      	bls.n	80057fe <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80057fa:	2303      	movs	r3, #3
 80057fc:	e053      	b.n	80058a6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80057fe:	4b2d      	ldr	r3, [pc, #180]	; (80058b4 <HAL_RCC_ClockConfig+0x1c8>)
 8005800:	689b      	ldr	r3, [r3, #8]
 8005802:	f003 020c 	and.w	r2, r3, #12
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	685b      	ldr	r3, [r3, #4]
 800580a:	009b      	lsls	r3, r3, #2
 800580c:	429a      	cmp	r2, r3
 800580e:	d1eb      	bne.n	80057e8 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005810:	4b27      	ldr	r3, [pc, #156]	; (80058b0 <HAL_RCC_ClockConfig+0x1c4>)
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f003 030f 	and.w	r3, r3, #15
 8005818:	683a      	ldr	r2, [r7, #0]
 800581a:	429a      	cmp	r2, r3
 800581c:	d210      	bcs.n	8005840 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800581e:	4b24      	ldr	r3, [pc, #144]	; (80058b0 <HAL_RCC_ClockConfig+0x1c4>)
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f023 020f 	bic.w	r2, r3, #15
 8005826:	4922      	ldr	r1, [pc, #136]	; (80058b0 <HAL_RCC_ClockConfig+0x1c4>)
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	4313      	orrs	r3, r2
 800582c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800582e:	4b20      	ldr	r3, [pc, #128]	; (80058b0 <HAL_RCC_ClockConfig+0x1c4>)
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f003 030f 	and.w	r3, r3, #15
 8005836:	683a      	ldr	r2, [r7, #0]
 8005838:	429a      	cmp	r2, r3
 800583a:	d001      	beq.n	8005840 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800583c:	2301      	movs	r3, #1
 800583e:	e032      	b.n	80058a6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f003 0304 	and.w	r3, r3, #4
 8005848:	2b00      	cmp	r3, #0
 800584a:	d008      	beq.n	800585e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800584c:	4b19      	ldr	r3, [pc, #100]	; (80058b4 <HAL_RCC_ClockConfig+0x1c8>)
 800584e:	689b      	ldr	r3, [r3, #8]
 8005850:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	68db      	ldr	r3, [r3, #12]
 8005858:	4916      	ldr	r1, [pc, #88]	; (80058b4 <HAL_RCC_ClockConfig+0x1c8>)
 800585a:	4313      	orrs	r3, r2
 800585c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f003 0308 	and.w	r3, r3, #8
 8005866:	2b00      	cmp	r3, #0
 8005868:	d009      	beq.n	800587e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800586a:	4b12      	ldr	r3, [pc, #72]	; (80058b4 <HAL_RCC_ClockConfig+0x1c8>)
 800586c:	689b      	ldr	r3, [r3, #8]
 800586e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	691b      	ldr	r3, [r3, #16]
 8005876:	00db      	lsls	r3, r3, #3
 8005878:	490e      	ldr	r1, [pc, #56]	; (80058b4 <HAL_RCC_ClockConfig+0x1c8>)
 800587a:	4313      	orrs	r3, r2
 800587c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800587e:	f000 f821 	bl	80058c4 <HAL_RCC_GetSysClockFreq>
 8005882:	4602      	mov	r2, r0
 8005884:	4b0b      	ldr	r3, [pc, #44]	; (80058b4 <HAL_RCC_ClockConfig+0x1c8>)
 8005886:	689b      	ldr	r3, [r3, #8]
 8005888:	091b      	lsrs	r3, r3, #4
 800588a:	f003 030f 	and.w	r3, r3, #15
 800588e:	490a      	ldr	r1, [pc, #40]	; (80058b8 <HAL_RCC_ClockConfig+0x1cc>)
 8005890:	5ccb      	ldrb	r3, [r1, r3]
 8005892:	fa22 f303 	lsr.w	r3, r2, r3
 8005896:	4a09      	ldr	r2, [pc, #36]	; (80058bc <HAL_RCC_ClockConfig+0x1d0>)
 8005898:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800589a:	4b09      	ldr	r3, [pc, #36]	; (80058c0 <HAL_RCC_ClockConfig+0x1d4>)
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	4618      	mov	r0, r3
 80058a0:	f7fe fa46 	bl	8003d30 <HAL_InitTick>

  return HAL_OK;
 80058a4:	2300      	movs	r3, #0
}
 80058a6:	4618      	mov	r0, r3
 80058a8:	3710      	adds	r7, #16
 80058aa:	46bd      	mov	sp, r7
 80058ac:	bd80      	pop	{r7, pc}
 80058ae:	bf00      	nop
 80058b0:	40023c00 	.word	0x40023c00
 80058b4:	40023800 	.word	0x40023800
 80058b8:	0800e1b8 	.word	0x0800e1b8
 80058bc:	20000004 	.word	0x20000004
 80058c0:	20000008 	.word	0x20000008

080058c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80058c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80058c8:	b094      	sub	sp, #80	; 0x50
 80058ca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80058cc:	2300      	movs	r3, #0
 80058ce:	647b      	str	r3, [r7, #68]	; 0x44
 80058d0:	2300      	movs	r3, #0
 80058d2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80058d4:	2300      	movs	r3, #0
 80058d6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 80058d8:	2300      	movs	r3, #0
 80058da:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80058dc:	4b79      	ldr	r3, [pc, #484]	; (8005ac4 <HAL_RCC_GetSysClockFreq+0x200>)
 80058de:	689b      	ldr	r3, [r3, #8]
 80058e0:	f003 030c 	and.w	r3, r3, #12
 80058e4:	2b08      	cmp	r3, #8
 80058e6:	d00d      	beq.n	8005904 <HAL_RCC_GetSysClockFreq+0x40>
 80058e8:	2b08      	cmp	r3, #8
 80058ea:	f200 80e1 	bhi.w	8005ab0 <HAL_RCC_GetSysClockFreq+0x1ec>
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d002      	beq.n	80058f8 <HAL_RCC_GetSysClockFreq+0x34>
 80058f2:	2b04      	cmp	r3, #4
 80058f4:	d003      	beq.n	80058fe <HAL_RCC_GetSysClockFreq+0x3a>
 80058f6:	e0db      	b.n	8005ab0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80058f8:	4b73      	ldr	r3, [pc, #460]	; (8005ac8 <HAL_RCC_GetSysClockFreq+0x204>)
 80058fa:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80058fc:	e0db      	b.n	8005ab6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80058fe:	4b73      	ldr	r3, [pc, #460]	; (8005acc <HAL_RCC_GetSysClockFreq+0x208>)
 8005900:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005902:	e0d8      	b.n	8005ab6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005904:	4b6f      	ldr	r3, [pc, #444]	; (8005ac4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005906:	685b      	ldr	r3, [r3, #4]
 8005908:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800590c:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800590e:	4b6d      	ldr	r3, [pc, #436]	; (8005ac4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005910:	685b      	ldr	r3, [r3, #4]
 8005912:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005916:	2b00      	cmp	r3, #0
 8005918:	d063      	beq.n	80059e2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800591a:	4b6a      	ldr	r3, [pc, #424]	; (8005ac4 <HAL_RCC_GetSysClockFreq+0x200>)
 800591c:	685b      	ldr	r3, [r3, #4]
 800591e:	099b      	lsrs	r3, r3, #6
 8005920:	2200      	movs	r2, #0
 8005922:	63bb      	str	r3, [r7, #56]	; 0x38
 8005924:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005926:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005928:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800592c:	633b      	str	r3, [r7, #48]	; 0x30
 800592e:	2300      	movs	r3, #0
 8005930:	637b      	str	r3, [r7, #52]	; 0x34
 8005932:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005936:	4622      	mov	r2, r4
 8005938:	462b      	mov	r3, r5
 800593a:	f04f 0000 	mov.w	r0, #0
 800593e:	f04f 0100 	mov.w	r1, #0
 8005942:	0159      	lsls	r1, r3, #5
 8005944:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005948:	0150      	lsls	r0, r2, #5
 800594a:	4602      	mov	r2, r0
 800594c:	460b      	mov	r3, r1
 800594e:	4621      	mov	r1, r4
 8005950:	1a51      	subs	r1, r2, r1
 8005952:	6139      	str	r1, [r7, #16]
 8005954:	4629      	mov	r1, r5
 8005956:	eb63 0301 	sbc.w	r3, r3, r1
 800595a:	617b      	str	r3, [r7, #20]
 800595c:	f04f 0200 	mov.w	r2, #0
 8005960:	f04f 0300 	mov.w	r3, #0
 8005964:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005968:	4659      	mov	r1, fp
 800596a:	018b      	lsls	r3, r1, #6
 800596c:	4651      	mov	r1, sl
 800596e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005972:	4651      	mov	r1, sl
 8005974:	018a      	lsls	r2, r1, #6
 8005976:	4651      	mov	r1, sl
 8005978:	ebb2 0801 	subs.w	r8, r2, r1
 800597c:	4659      	mov	r1, fp
 800597e:	eb63 0901 	sbc.w	r9, r3, r1
 8005982:	f04f 0200 	mov.w	r2, #0
 8005986:	f04f 0300 	mov.w	r3, #0
 800598a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800598e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005992:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005996:	4690      	mov	r8, r2
 8005998:	4699      	mov	r9, r3
 800599a:	4623      	mov	r3, r4
 800599c:	eb18 0303 	adds.w	r3, r8, r3
 80059a0:	60bb      	str	r3, [r7, #8]
 80059a2:	462b      	mov	r3, r5
 80059a4:	eb49 0303 	adc.w	r3, r9, r3
 80059a8:	60fb      	str	r3, [r7, #12]
 80059aa:	f04f 0200 	mov.w	r2, #0
 80059ae:	f04f 0300 	mov.w	r3, #0
 80059b2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80059b6:	4629      	mov	r1, r5
 80059b8:	024b      	lsls	r3, r1, #9
 80059ba:	4621      	mov	r1, r4
 80059bc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80059c0:	4621      	mov	r1, r4
 80059c2:	024a      	lsls	r2, r1, #9
 80059c4:	4610      	mov	r0, r2
 80059c6:	4619      	mov	r1, r3
 80059c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80059ca:	2200      	movs	r2, #0
 80059cc:	62bb      	str	r3, [r7, #40]	; 0x28
 80059ce:	62fa      	str	r2, [r7, #44]	; 0x2c
 80059d0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80059d4:	f7fa fc8c 	bl	80002f0 <__aeabi_uldivmod>
 80059d8:	4602      	mov	r2, r0
 80059da:	460b      	mov	r3, r1
 80059dc:	4613      	mov	r3, r2
 80059de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80059e0:	e058      	b.n	8005a94 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80059e2:	4b38      	ldr	r3, [pc, #224]	; (8005ac4 <HAL_RCC_GetSysClockFreq+0x200>)
 80059e4:	685b      	ldr	r3, [r3, #4]
 80059e6:	099b      	lsrs	r3, r3, #6
 80059e8:	2200      	movs	r2, #0
 80059ea:	4618      	mov	r0, r3
 80059ec:	4611      	mov	r1, r2
 80059ee:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80059f2:	623b      	str	r3, [r7, #32]
 80059f4:	2300      	movs	r3, #0
 80059f6:	627b      	str	r3, [r7, #36]	; 0x24
 80059f8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80059fc:	4642      	mov	r2, r8
 80059fe:	464b      	mov	r3, r9
 8005a00:	f04f 0000 	mov.w	r0, #0
 8005a04:	f04f 0100 	mov.w	r1, #0
 8005a08:	0159      	lsls	r1, r3, #5
 8005a0a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005a0e:	0150      	lsls	r0, r2, #5
 8005a10:	4602      	mov	r2, r0
 8005a12:	460b      	mov	r3, r1
 8005a14:	4641      	mov	r1, r8
 8005a16:	ebb2 0a01 	subs.w	sl, r2, r1
 8005a1a:	4649      	mov	r1, r9
 8005a1c:	eb63 0b01 	sbc.w	fp, r3, r1
 8005a20:	f04f 0200 	mov.w	r2, #0
 8005a24:	f04f 0300 	mov.w	r3, #0
 8005a28:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005a2c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005a30:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005a34:	ebb2 040a 	subs.w	r4, r2, sl
 8005a38:	eb63 050b 	sbc.w	r5, r3, fp
 8005a3c:	f04f 0200 	mov.w	r2, #0
 8005a40:	f04f 0300 	mov.w	r3, #0
 8005a44:	00eb      	lsls	r3, r5, #3
 8005a46:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005a4a:	00e2      	lsls	r2, r4, #3
 8005a4c:	4614      	mov	r4, r2
 8005a4e:	461d      	mov	r5, r3
 8005a50:	4643      	mov	r3, r8
 8005a52:	18e3      	adds	r3, r4, r3
 8005a54:	603b      	str	r3, [r7, #0]
 8005a56:	464b      	mov	r3, r9
 8005a58:	eb45 0303 	adc.w	r3, r5, r3
 8005a5c:	607b      	str	r3, [r7, #4]
 8005a5e:	f04f 0200 	mov.w	r2, #0
 8005a62:	f04f 0300 	mov.w	r3, #0
 8005a66:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005a6a:	4629      	mov	r1, r5
 8005a6c:	028b      	lsls	r3, r1, #10
 8005a6e:	4621      	mov	r1, r4
 8005a70:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005a74:	4621      	mov	r1, r4
 8005a76:	028a      	lsls	r2, r1, #10
 8005a78:	4610      	mov	r0, r2
 8005a7a:	4619      	mov	r1, r3
 8005a7c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005a7e:	2200      	movs	r2, #0
 8005a80:	61bb      	str	r3, [r7, #24]
 8005a82:	61fa      	str	r2, [r7, #28]
 8005a84:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005a88:	f7fa fc32 	bl	80002f0 <__aeabi_uldivmod>
 8005a8c:	4602      	mov	r2, r0
 8005a8e:	460b      	mov	r3, r1
 8005a90:	4613      	mov	r3, r2
 8005a92:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8005a94:	4b0b      	ldr	r3, [pc, #44]	; (8005ac4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005a96:	685b      	ldr	r3, [r3, #4]
 8005a98:	0c1b      	lsrs	r3, r3, #16
 8005a9a:	f003 0303 	and.w	r3, r3, #3
 8005a9e:	3301      	adds	r3, #1
 8005aa0:	005b      	lsls	r3, r3, #1
 8005aa2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8005aa4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005aa6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005aa8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005aac:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005aae:	e002      	b.n	8005ab6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005ab0:	4b05      	ldr	r3, [pc, #20]	; (8005ac8 <HAL_RCC_GetSysClockFreq+0x204>)
 8005ab2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005ab4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005ab6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005ab8:	4618      	mov	r0, r3
 8005aba:	3750      	adds	r7, #80	; 0x50
 8005abc:	46bd      	mov	sp, r7
 8005abe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005ac2:	bf00      	nop
 8005ac4:	40023800 	.word	0x40023800
 8005ac8:	00f42400 	.word	0x00f42400
 8005acc:	007a1200 	.word	0x007a1200

08005ad0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ad0:	b480      	push	{r7}
 8005ad2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005ad4:	4b03      	ldr	r3, [pc, #12]	; (8005ae4 <HAL_RCC_GetHCLKFreq+0x14>)
 8005ad6:	681b      	ldr	r3, [r3, #0]
}
 8005ad8:	4618      	mov	r0, r3
 8005ada:	46bd      	mov	sp, r7
 8005adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae0:	4770      	bx	lr
 8005ae2:	bf00      	nop
 8005ae4:	20000004 	.word	0x20000004

08005ae8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005aec:	f7ff fff0 	bl	8005ad0 <HAL_RCC_GetHCLKFreq>
 8005af0:	4602      	mov	r2, r0
 8005af2:	4b05      	ldr	r3, [pc, #20]	; (8005b08 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005af4:	689b      	ldr	r3, [r3, #8]
 8005af6:	0a9b      	lsrs	r3, r3, #10
 8005af8:	f003 0307 	and.w	r3, r3, #7
 8005afc:	4903      	ldr	r1, [pc, #12]	; (8005b0c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005afe:	5ccb      	ldrb	r3, [r1, r3]
 8005b00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b04:	4618      	mov	r0, r3
 8005b06:	bd80      	pop	{r7, pc}
 8005b08:	40023800 	.word	0x40023800
 8005b0c:	0800e1c8 	.word	0x0800e1c8

08005b10 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005b10:	b580      	push	{r7, lr}
 8005b12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005b14:	f7ff ffdc 	bl	8005ad0 <HAL_RCC_GetHCLKFreq>
 8005b18:	4602      	mov	r2, r0
 8005b1a:	4b05      	ldr	r3, [pc, #20]	; (8005b30 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005b1c:	689b      	ldr	r3, [r3, #8]
 8005b1e:	0b5b      	lsrs	r3, r3, #13
 8005b20:	f003 0307 	and.w	r3, r3, #7
 8005b24:	4903      	ldr	r1, [pc, #12]	; (8005b34 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005b26:	5ccb      	ldrb	r3, [r1, r3]
 8005b28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	bd80      	pop	{r7, pc}
 8005b30:	40023800 	.word	0x40023800
 8005b34:	0800e1c8 	.word	0x0800e1c8

08005b38 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005b38:	b580      	push	{r7, lr}
 8005b3a:	b088      	sub	sp, #32
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005b40:	2300      	movs	r3, #0
 8005b42:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8005b44:	2300      	movs	r3, #0
 8005b46:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8005b48:	2300      	movs	r3, #0
 8005b4a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8005b50:	2300      	movs	r3, #0
 8005b52:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f003 0301 	and.w	r3, r3, #1
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d012      	beq.n	8005b86 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005b60:	4b69      	ldr	r3, [pc, #420]	; (8005d08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b62:	689b      	ldr	r3, [r3, #8]
 8005b64:	4a68      	ldr	r2, [pc, #416]	; (8005d08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b66:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8005b6a:	6093      	str	r3, [r2, #8]
 8005b6c:	4b66      	ldr	r3, [pc, #408]	; (8005d08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b6e:	689a      	ldr	r2, [r3, #8]
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b74:	4964      	ldr	r1, [pc, #400]	; (8005d08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b76:	4313      	orrs	r3, r2
 8005b78:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d101      	bne.n	8005b86 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8005b82:	2301      	movs	r3, #1
 8005b84:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d017      	beq.n	8005bc2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005b92:	4b5d      	ldr	r3, [pc, #372]	; (8005d08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b94:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005b98:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ba0:	4959      	ldr	r1, [pc, #356]	; (8005d08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ba2:	4313      	orrs	r3, r2
 8005ba4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005bac:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005bb0:	d101      	bne.n	8005bb6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d101      	bne.n	8005bc2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d017      	beq.n	8005bfe <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005bce:	4b4e      	ldr	r3, [pc, #312]	; (8005d08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005bd0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005bd4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bdc:	494a      	ldr	r1, [pc, #296]	; (8005d08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005bde:	4313      	orrs	r3, r2
 8005be0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005be8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005bec:	d101      	bne.n	8005bf2 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8005bee:	2301      	movs	r3, #1
 8005bf0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d101      	bne.n	8005bfe <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d001      	beq.n	8005c0e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8005c0a:	2301      	movs	r3, #1
 8005c0c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f003 0320 	and.w	r3, r3, #32
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	f000 808b 	beq.w	8005d32 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005c1c:	4b3a      	ldr	r3, [pc, #232]	; (8005d08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c20:	4a39      	ldr	r2, [pc, #228]	; (8005d08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c26:	6413      	str	r3, [r2, #64]	; 0x40
 8005c28:	4b37      	ldr	r3, [pc, #220]	; (8005d08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c30:	60bb      	str	r3, [r7, #8]
 8005c32:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005c34:	4b35      	ldr	r3, [pc, #212]	; (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	4a34      	ldr	r2, [pc, #208]	; (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005c3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c3e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c40:	f7fe f8ba 	bl	8003db8 <HAL_GetTick>
 8005c44:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005c46:	e008      	b.n	8005c5a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c48:	f7fe f8b6 	bl	8003db8 <HAL_GetTick>
 8005c4c:	4602      	mov	r2, r0
 8005c4e:	697b      	ldr	r3, [r7, #20]
 8005c50:	1ad3      	subs	r3, r2, r3
 8005c52:	2b64      	cmp	r3, #100	; 0x64
 8005c54:	d901      	bls.n	8005c5a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8005c56:	2303      	movs	r3, #3
 8005c58:	e38f      	b.n	800637a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005c5a:	4b2c      	ldr	r3, [pc, #176]	; (8005d0c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d0f0      	beq.n	8005c48 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005c66:	4b28      	ldr	r3, [pc, #160]	; (8005d08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c6e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005c70:	693b      	ldr	r3, [r7, #16]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d035      	beq.n	8005ce2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c7e:	693a      	ldr	r2, [r7, #16]
 8005c80:	429a      	cmp	r2, r3
 8005c82:	d02e      	beq.n	8005ce2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005c84:	4b20      	ldr	r3, [pc, #128]	; (8005d08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c8c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005c8e:	4b1e      	ldr	r3, [pc, #120]	; (8005d08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c92:	4a1d      	ldr	r2, [pc, #116]	; (8005d08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c98:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005c9a:	4b1b      	ldr	r3, [pc, #108]	; (8005d08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c9e:	4a1a      	ldr	r2, [pc, #104]	; (8005d08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ca0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005ca4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8005ca6:	4a18      	ldr	r2, [pc, #96]	; (8005d08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ca8:	693b      	ldr	r3, [r7, #16]
 8005caa:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005cac:	4b16      	ldr	r3, [pc, #88]	; (8005d08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005cae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cb0:	f003 0301 	and.w	r3, r3, #1
 8005cb4:	2b01      	cmp	r3, #1
 8005cb6:	d114      	bne.n	8005ce2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cb8:	f7fe f87e 	bl	8003db8 <HAL_GetTick>
 8005cbc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005cbe:	e00a      	b.n	8005cd6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005cc0:	f7fe f87a 	bl	8003db8 <HAL_GetTick>
 8005cc4:	4602      	mov	r2, r0
 8005cc6:	697b      	ldr	r3, [r7, #20]
 8005cc8:	1ad3      	subs	r3, r2, r3
 8005cca:	f241 3288 	movw	r2, #5000	; 0x1388
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d901      	bls.n	8005cd6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8005cd2:	2303      	movs	r3, #3
 8005cd4:	e351      	b.n	800637a <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005cd6:	4b0c      	ldr	r3, [pc, #48]	; (8005d08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005cd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cda:	f003 0302 	and.w	r3, r3, #2
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d0ee      	beq.n	8005cc0 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ce6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005cea:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005cee:	d111      	bne.n	8005d14 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8005cf0:	4b05      	ldr	r3, [pc, #20]	; (8005d08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005cf2:	689b      	ldr	r3, [r3, #8]
 8005cf4:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005cfc:	4b04      	ldr	r3, [pc, #16]	; (8005d10 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005cfe:	400b      	ands	r3, r1
 8005d00:	4901      	ldr	r1, [pc, #4]	; (8005d08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d02:	4313      	orrs	r3, r2
 8005d04:	608b      	str	r3, [r1, #8]
 8005d06:	e00b      	b.n	8005d20 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005d08:	40023800 	.word	0x40023800
 8005d0c:	40007000 	.word	0x40007000
 8005d10:	0ffffcff 	.word	0x0ffffcff
 8005d14:	4bac      	ldr	r3, [pc, #688]	; (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005d16:	689b      	ldr	r3, [r3, #8]
 8005d18:	4aab      	ldr	r2, [pc, #684]	; (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005d1a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005d1e:	6093      	str	r3, [r2, #8]
 8005d20:	4ba9      	ldr	r3, [pc, #676]	; (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005d22:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d2c:	49a6      	ldr	r1, [pc, #664]	; (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005d2e:	4313      	orrs	r3, r2
 8005d30:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f003 0310 	and.w	r3, r3, #16
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d010      	beq.n	8005d60 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005d3e:	4ba2      	ldr	r3, [pc, #648]	; (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005d40:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005d44:	4aa0      	ldr	r2, [pc, #640]	; (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005d46:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005d4a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005d4e:	4b9e      	ldr	r3, [pc, #632]	; (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005d50:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d58:	499b      	ldr	r1, [pc, #620]	; (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005d5a:	4313      	orrs	r3, r2
 8005d5c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d00a      	beq.n	8005d82 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005d6c:	4b96      	ldr	r3, [pc, #600]	; (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005d6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d72:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005d7a:	4993      	ldr	r1, [pc, #588]	; (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005d7c:	4313      	orrs	r3, r2
 8005d7e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d00a      	beq.n	8005da4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005d8e:	4b8e      	ldr	r3, [pc, #568]	; (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005d90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d94:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005d9c:	498a      	ldr	r1, [pc, #552]	; (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005d9e:	4313      	orrs	r3, r2
 8005da0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d00a      	beq.n	8005dc6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005db0:	4b85      	ldr	r3, [pc, #532]	; (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005db2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005db6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005dbe:	4982      	ldr	r1, [pc, #520]	; (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005dc0:	4313      	orrs	r3, r2
 8005dc2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d00a      	beq.n	8005de8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005dd2:	4b7d      	ldr	r3, [pc, #500]	; (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005dd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005dd8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005de0:	4979      	ldr	r1, [pc, #484]	; (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005de2:	4313      	orrs	r3, r2
 8005de4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d00a      	beq.n	8005e0a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005df4:	4b74      	ldr	r3, [pc, #464]	; (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005df6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005dfa:	f023 0203 	bic.w	r2, r3, #3
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e02:	4971      	ldr	r1, [pc, #452]	; (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005e04:	4313      	orrs	r3, r2
 8005e06:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d00a      	beq.n	8005e2c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005e16:	4b6c      	ldr	r3, [pc, #432]	; (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005e18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e1c:	f023 020c 	bic.w	r2, r3, #12
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005e24:	4968      	ldr	r1, [pc, #416]	; (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005e26:	4313      	orrs	r3, r2
 8005e28:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d00a      	beq.n	8005e4e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005e38:	4b63      	ldr	r3, [pc, #396]	; (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005e3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e3e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e46:	4960      	ldr	r1, [pc, #384]	; (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005e48:	4313      	orrs	r3, r2
 8005e4a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d00a      	beq.n	8005e70 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005e5a:	4b5b      	ldr	r3, [pc, #364]	; (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005e5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e60:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e68:	4957      	ldr	r1, [pc, #348]	; (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005e6a:	4313      	orrs	r3, r2
 8005e6c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d00a      	beq.n	8005e92 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005e7c:	4b52      	ldr	r3, [pc, #328]	; (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005e7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e82:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e8a:	494f      	ldr	r1, [pc, #316]	; (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005e8c:	4313      	orrs	r3, r2
 8005e8e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d00a      	beq.n	8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8005e9e:	4b4a      	ldr	r3, [pc, #296]	; (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005ea0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ea4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005eac:	4946      	ldr	r1, [pc, #280]	; (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005eae:	4313      	orrs	r3, r2
 8005eb0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d00a      	beq.n	8005ed6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005ec0:	4b41      	ldr	r3, [pc, #260]	; (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005ec2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ec6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ece:	493e      	ldr	r1, [pc, #248]	; (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005ed0:	4313      	orrs	r3, r2
 8005ed2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d00a      	beq.n	8005ef8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8005ee2:	4b39      	ldr	r3, [pc, #228]	; (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005ee4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ee8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ef0:	4935      	ldr	r1, [pc, #212]	; (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005ef2:	4313      	orrs	r3, r2
 8005ef4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d00a      	beq.n	8005f1a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005f04:	4b30      	ldr	r3, [pc, #192]	; (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005f06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f0a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005f12:	492d      	ldr	r1, [pc, #180]	; (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005f14:	4313      	orrs	r3, r2
 8005f16:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d011      	beq.n	8005f4a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005f26:	4b28      	ldr	r3, [pc, #160]	; (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005f28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f2c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005f34:	4924      	ldr	r1, [pc, #144]	; (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005f36:	4313      	orrs	r3, r2
 8005f38:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005f40:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005f44:	d101      	bne.n	8005f4a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8005f46:	2301      	movs	r3, #1
 8005f48:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f003 0308 	and.w	r3, r3, #8
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d001      	beq.n	8005f5a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8005f56:	2301      	movs	r3, #1
 8005f58:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d00a      	beq.n	8005f7c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005f66:	4b18      	ldr	r3, [pc, #96]	; (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005f68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f6c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f74:	4914      	ldr	r1, [pc, #80]	; (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005f76:	4313      	orrs	r3, r2
 8005f78:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d00b      	beq.n	8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005f88:	4b0f      	ldr	r3, [pc, #60]	; (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005f8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f8e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005f98:	490b      	ldr	r1, [pc, #44]	; (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005f9a:	4313      	orrs	r3, r2
 8005f9c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d00f      	beq.n	8005fcc <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8005fac:	4b06      	ldr	r3, [pc, #24]	; (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005fae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fb2:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005fbc:	4902      	ldr	r1, [pc, #8]	; (8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005fbe:	4313      	orrs	r3, r2
 8005fc0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005fc4:	e002      	b.n	8005fcc <HAL_RCCEx_PeriphCLKConfig+0x494>
 8005fc6:	bf00      	nop
 8005fc8:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d00b      	beq.n	8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005fd8:	4b8a      	ldr	r3, [pc, #552]	; (8006204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005fda:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005fde:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005fe8:	4986      	ldr	r1, [pc, #536]	; (8006204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005fea:	4313      	orrs	r3, r2
 8005fec:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d00b      	beq.n	8006014 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005ffc:	4b81      	ldr	r3, [pc, #516]	; (8006204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005ffe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006002:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800600c:	497d      	ldr	r1, [pc, #500]	; (8006204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800600e:	4313      	orrs	r3, r2
 8006010:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006014:	69fb      	ldr	r3, [r7, #28]
 8006016:	2b01      	cmp	r3, #1
 8006018:	d006      	beq.n	8006028 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006022:	2b00      	cmp	r3, #0
 8006024:	f000 80d6 	beq.w	80061d4 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006028:	4b76      	ldr	r3, [pc, #472]	; (8006204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	4a75      	ldr	r2, [pc, #468]	; (8006204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800602e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006032:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006034:	f7fd fec0 	bl	8003db8 <HAL_GetTick>
 8006038:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800603a:	e008      	b.n	800604e <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800603c:	f7fd febc 	bl	8003db8 <HAL_GetTick>
 8006040:	4602      	mov	r2, r0
 8006042:	697b      	ldr	r3, [r7, #20]
 8006044:	1ad3      	subs	r3, r2, r3
 8006046:	2b64      	cmp	r3, #100	; 0x64
 8006048:	d901      	bls.n	800604e <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800604a:	2303      	movs	r3, #3
 800604c:	e195      	b.n	800637a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800604e:	4b6d      	ldr	r3, [pc, #436]	; (8006204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006056:	2b00      	cmp	r3, #0
 8006058:	d1f0      	bne.n	800603c <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f003 0301 	and.w	r3, r3, #1
 8006062:	2b00      	cmp	r3, #0
 8006064:	d021      	beq.n	80060aa <HAL_RCCEx_PeriphCLKConfig+0x572>
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800606a:	2b00      	cmp	r3, #0
 800606c:	d11d      	bne.n	80060aa <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800606e:	4b65      	ldr	r3, [pc, #404]	; (8006204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006070:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006074:	0c1b      	lsrs	r3, r3, #16
 8006076:	f003 0303 	and.w	r3, r3, #3
 800607a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800607c:	4b61      	ldr	r3, [pc, #388]	; (8006204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800607e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006082:	0e1b      	lsrs	r3, r3, #24
 8006084:	f003 030f 	and.w	r3, r3, #15
 8006088:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	685b      	ldr	r3, [r3, #4]
 800608e:	019a      	lsls	r2, r3, #6
 8006090:	693b      	ldr	r3, [r7, #16]
 8006092:	041b      	lsls	r3, r3, #16
 8006094:	431a      	orrs	r2, r3
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	061b      	lsls	r3, r3, #24
 800609a:	431a      	orrs	r2, r3
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	689b      	ldr	r3, [r3, #8]
 80060a0:	071b      	lsls	r3, r3, #28
 80060a2:	4958      	ldr	r1, [pc, #352]	; (8006204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80060a4:	4313      	orrs	r3, r2
 80060a6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d004      	beq.n	80060c0 <HAL_RCCEx_PeriphCLKConfig+0x588>
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060ba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80060be:	d00a      	beq.n	80060d6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d02e      	beq.n	800612a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060d0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80060d4:	d129      	bne.n	800612a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80060d6:	4b4b      	ldr	r3, [pc, #300]	; (8006204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80060d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80060dc:	0c1b      	lsrs	r3, r3, #16
 80060de:	f003 0303 	and.w	r3, r3, #3
 80060e2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80060e4:	4b47      	ldr	r3, [pc, #284]	; (8006204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80060e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80060ea:	0f1b      	lsrs	r3, r3, #28
 80060ec:	f003 0307 	and.w	r3, r3, #7
 80060f0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	685b      	ldr	r3, [r3, #4]
 80060f6:	019a      	lsls	r2, r3, #6
 80060f8:	693b      	ldr	r3, [r7, #16]
 80060fa:	041b      	lsls	r3, r3, #16
 80060fc:	431a      	orrs	r2, r3
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	68db      	ldr	r3, [r3, #12]
 8006102:	061b      	lsls	r3, r3, #24
 8006104:	431a      	orrs	r2, r3
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	071b      	lsls	r3, r3, #28
 800610a:	493e      	ldr	r1, [pc, #248]	; (8006204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800610c:	4313      	orrs	r3, r2
 800610e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006112:	4b3c      	ldr	r3, [pc, #240]	; (8006204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006114:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006118:	f023 021f 	bic.w	r2, r3, #31
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006120:	3b01      	subs	r3, #1
 8006122:	4938      	ldr	r1, [pc, #224]	; (8006204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006124:	4313      	orrs	r3, r2
 8006126:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006132:	2b00      	cmp	r3, #0
 8006134:	d01d      	beq.n	8006172 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006136:	4b33      	ldr	r3, [pc, #204]	; (8006204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006138:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800613c:	0e1b      	lsrs	r3, r3, #24
 800613e:	f003 030f 	and.w	r3, r3, #15
 8006142:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006144:	4b2f      	ldr	r3, [pc, #188]	; (8006204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006146:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800614a:	0f1b      	lsrs	r3, r3, #28
 800614c:	f003 0307 	and.w	r3, r3, #7
 8006150:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	685b      	ldr	r3, [r3, #4]
 8006156:	019a      	lsls	r2, r3, #6
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	691b      	ldr	r3, [r3, #16]
 800615c:	041b      	lsls	r3, r3, #16
 800615e:	431a      	orrs	r2, r3
 8006160:	693b      	ldr	r3, [r7, #16]
 8006162:	061b      	lsls	r3, r3, #24
 8006164:	431a      	orrs	r2, r3
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	071b      	lsls	r3, r3, #28
 800616a:	4926      	ldr	r1, [pc, #152]	; (8006204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800616c:	4313      	orrs	r3, r2
 800616e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800617a:	2b00      	cmp	r3, #0
 800617c:	d011      	beq.n	80061a2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	685b      	ldr	r3, [r3, #4]
 8006182:	019a      	lsls	r2, r3, #6
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	691b      	ldr	r3, [r3, #16]
 8006188:	041b      	lsls	r3, r3, #16
 800618a:	431a      	orrs	r2, r3
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	68db      	ldr	r3, [r3, #12]
 8006190:	061b      	lsls	r3, r3, #24
 8006192:	431a      	orrs	r2, r3
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	689b      	ldr	r3, [r3, #8]
 8006198:	071b      	lsls	r3, r3, #28
 800619a:	491a      	ldr	r1, [pc, #104]	; (8006204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800619c:	4313      	orrs	r3, r2
 800619e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80061a2:	4b18      	ldr	r3, [pc, #96]	; (8006204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	4a17      	ldr	r2, [pc, #92]	; (8006204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80061a8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80061ac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80061ae:	f7fd fe03 	bl	8003db8 <HAL_GetTick>
 80061b2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80061b4:	e008      	b.n	80061c8 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80061b6:	f7fd fdff 	bl	8003db8 <HAL_GetTick>
 80061ba:	4602      	mov	r2, r0
 80061bc:	697b      	ldr	r3, [r7, #20]
 80061be:	1ad3      	subs	r3, r2, r3
 80061c0:	2b64      	cmp	r3, #100	; 0x64
 80061c2:	d901      	bls.n	80061c8 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80061c4:	2303      	movs	r3, #3
 80061c6:	e0d8      	b.n	800637a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80061c8:	4b0e      	ldr	r3, [pc, #56]	; (8006204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d0f0      	beq.n	80061b6 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80061d4:	69bb      	ldr	r3, [r7, #24]
 80061d6:	2b01      	cmp	r3, #1
 80061d8:	f040 80ce 	bne.w	8006378 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80061dc:	4b09      	ldr	r3, [pc, #36]	; (8006204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	4a08      	ldr	r2, [pc, #32]	; (8006204 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80061e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80061e6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80061e8:	f7fd fde6 	bl	8003db8 <HAL_GetTick>
 80061ec:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80061ee:	e00b      	b.n	8006208 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80061f0:	f7fd fde2 	bl	8003db8 <HAL_GetTick>
 80061f4:	4602      	mov	r2, r0
 80061f6:	697b      	ldr	r3, [r7, #20]
 80061f8:	1ad3      	subs	r3, r2, r3
 80061fa:	2b64      	cmp	r3, #100	; 0x64
 80061fc:	d904      	bls.n	8006208 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80061fe:	2303      	movs	r3, #3
 8006200:	e0bb      	b.n	800637a <HAL_RCCEx_PeriphCLKConfig+0x842>
 8006202:	bf00      	nop
 8006204:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006208:	4b5e      	ldr	r3, [pc, #376]	; (8006384 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006210:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006214:	d0ec      	beq.n	80061f0 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800621e:	2b00      	cmp	r3, #0
 8006220:	d003      	beq.n	800622a <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006226:	2b00      	cmp	r3, #0
 8006228:	d009      	beq.n	800623e <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006232:	2b00      	cmp	r3, #0
 8006234:	d02e      	beq.n	8006294 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800623a:	2b00      	cmp	r3, #0
 800623c:	d12a      	bne.n	8006294 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800623e:	4b51      	ldr	r3, [pc, #324]	; (8006384 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006240:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006244:	0c1b      	lsrs	r3, r3, #16
 8006246:	f003 0303 	and.w	r3, r3, #3
 800624a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800624c:	4b4d      	ldr	r3, [pc, #308]	; (8006384 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800624e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006252:	0f1b      	lsrs	r3, r3, #28
 8006254:	f003 0307 	and.w	r3, r3, #7
 8006258:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	695b      	ldr	r3, [r3, #20]
 800625e:	019a      	lsls	r2, r3, #6
 8006260:	693b      	ldr	r3, [r7, #16]
 8006262:	041b      	lsls	r3, r3, #16
 8006264:	431a      	orrs	r2, r3
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	699b      	ldr	r3, [r3, #24]
 800626a:	061b      	lsls	r3, r3, #24
 800626c:	431a      	orrs	r2, r3
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	071b      	lsls	r3, r3, #28
 8006272:	4944      	ldr	r1, [pc, #272]	; (8006384 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006274:	4313      	orrs	r3, r2
 8006276:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800627a:	4b42      	ldr	r3, [pc, #264]	; (8006384 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800627c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006280:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006288:	3b01      	subs	r3, #1
 800628a:	021b      	lsls	r3, r3, #8
 800628c:	493d      	ldr	r1, [pc, #244]	; (8006384 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800628e:	4313      	orrs	r3, r2
 8006290:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800629c:	2b00      	cmp	r3, #0
 800629e:	d022      	beq.n	80062e6 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80062a4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80062a8:	d11d      	bne.n	80062e6 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80062aa:	4b36      	ldr	r3, [pc, #216]	; (8006384 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80062ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062b0:	0e1b      	lsrs	r3, r3, #24
 80062b2:	f003 030f 	and.w	r3, r3, #15
 80062b6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80062b8:	4b32      	ldr	r3, [pc, #200]	; (8006384 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80062ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062be:	0f1b      	lsrs	r3, r3, #28
 80062c0:	f003 0307 	and.w	r3, r3, #7
 80062c4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	695b      	ldr	r3, [r3, #20]
 80062ca:	019a      	lsls	r2, r3, #6
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	6a1b      	ldr	r3, [r3, #32]
 80062d0:	041b      	lsls	r3, r3, #16
 80062d2:	431a      	orrs	r2, r3
 80062d4:	693b      	ldr	r3, [r7, #16]
 80062d6:	061b      	lsls	r3, r3, #24
 80062d8:	431a      	orrs	r2, r3
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	071b      	lsls	r3, r3, #28
 80062de:	4929      	ldr	r1, [pc, #164]	; (8006384 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80062e0:	4313      	orrs	r3, r2
 80062e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f003 0308 	and.w	r3, r3, #8
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d028      	beq.n	8006344 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80062f2:	4b24      	ldr	r3, [pc, #144]	; (8006384 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80062f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062f8:	0e1b      	lsrs	r3, r3, #24
 80062fa:	f003 030f 	and.w	r3, r3, #15
 80062fe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006300:	4b20      	ldr	r3, [pc, #128]	; (8006384 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006302:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006306:	0c1b      	lsrs	r3, r3, #16
 8006308:	f003 0303 	and.w	r3, r3, #3
 800630c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	695b      	ldr	r3, [r3, #20]
 8006312:	019a      	lsls	r2, r3, #6
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	041b      	lsls	r3, r3, #16
 8006318:	431a      	orrs	r2, r3
 800631a:	693b      	ldr	r3, [r7, #16]
 800631c:	061b      	lsls	r3, r3, #24
 800631e:	431a      	orrs	r2, r3
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	69db      	ldr	r3, [r3, #28]
 8006324:	071b      	lsls	r3, r3, #28
 8006326:	4917      	ldr	r1, [pc, #92]	; (8006384 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006328:	4313      	orrs	r3, r2
 800632a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800632e:	4b15      	ldr	r3, [pc, #84]	; (8006384 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006330:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006334:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800633c:	4911      	ldr	r1, [pc, #68]	; (8006384 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800633e:	4313      	orrs	r3, r2
 8006340:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006344:	4b0f      	ldr	r3, [pc, #60]	; (8006384 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	4a0e      	ldr	r2, [pc, #56]	; (8006384 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800634a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800634e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006350:	f7fd fd32 	bl	8003db8 <HAL_GetTick>
 8006354:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006356:	e008      	b.n	800636a <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006358:	f7fd fd2e 	bl	8003db8 <HAL_GetTick>
 800635c:	4602      	mov	r2, r0
 800635e:	697b      	ldr	r3, [r7, #20]
 8006360:	1ad3      	subs	r3, r2, r3
 8006362:	2b64      	cmp	r3, #100	; 0x64
 8006364:	d901      	bls.n	800636a <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006366:	2303      	movs	r3, #3
 8006368:	e007      	b.n	800637a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800636a:	4b06      	ldr	r3, [pc, #24]	; (8006384 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006372:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006376:	d1ef      	bne.n	8006358 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8006378:	2300      	movs	r3, #0
}
 800637a:	4618      	mov	r0, r3
 800637c:	3720      	adds	r7, #32
 800637e:	46bd      	mov	sp, r7
 8006380:	bd80      	pop	{r7, pc}
 8006382:	bf00      	nop
 8006384:	40023800 	.word	0x40023800

08006388 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006388:	b580      	push	{r7, lr}
 800638a:	b082      	sub	sp, #8
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d101      	bne.n	800639a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006396:	2301      	movs	r3, #1
 8006398:	e040      	b.n	800641c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d106      	bne.n	80063b0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2200      	movs	r2, #0
 80063a6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80063aa:	6878      	ldr	r0, [r7, #4]
 80063ac:	f7fd fc2a 	bl	8003c04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2224      	movs	r2, #36	; 0x24
 80063b4:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	681a      	ldr	r2, [r3, #0]
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f022 0201 	bic.w	r2, r2, #1
 80063c4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80063c6:	6878      	ldr	r0, [r7, #4]
 80063c8:	f000 f8b0 	bl	800652c <UART_SetConfig>
 80063cc:	4603      	mov	r3, r0
 80063ce:	2b01      	cmp	r3, #1
 80063d0:	d101      	bne.n	80063d6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80063d2:	2301      	movs	r3, #1
 80063d4:	e022      	b.n	800641c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d002      	beq.n	80063e4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80063de:	6878      	ldr	r0, [r7, #4]
 80063e0:	f000 fb08 	bl	80069f4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	685a      	ldr	r2, [r3, #4]
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80063f2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	689a      	ldr	r2, [r3, #8]
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006402:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	681a      	ldr	r2, [r3, #0]
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f042 0201 	orr.w	r2, r2, #1
 8006412:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006414:	6878      	ldr	r0, [r7, #4]
 8006416:	f000 fb8f 	bl	8006b38 <UART_CheckIdleState>
 800641a:	4603      	mov	r3, r0
}
 800641c:	4618      	mov	r0, r3
 800641e:	3708      	adds	r7, #8
 8006420:	46bd      	mov	sp, r7
 8006422:	bd80      	pop	{r7, pc}

08006424 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006424:	b580      	push	{r7, lr}
 8006426:	b08a      	sub	sp, #40	; 0x28
 8006428:	af02      	add	r7, sp, #8
 800642a:	60f8      	str	r0, [r7, #12]
 800642c:	60b9      	str	r1, [r7, #8]
 800642e:	603b      	str	r3, [r7, #0]
 8006430:	4613      	mov	r3, r2
 8006432:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006438:	2b20      	cmp	r3, #32
 800643a:	d171      	bne.n	8006520 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 800643c:	68bb      	ldr	r3, [r7, #8]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d002      	beq.n	8006448 <HAL_UART_Transmit+0x24>
 8006442:	88fb      	ldrh	r3, [r7, #6]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d101      	bne.n	800644c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006448:	2301      	movs	r3, #1
 800644a:	e06a      	b.n	8006522 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	2200      	movs	r2, #0
 8006450:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	2221      	movs	r2, #33	; 0x21
 8006458:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800645a:	f7fd fcad 	bl	8003db8 <HAL_GetTick>
 800645e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	88fa      	ldrh	r2, [r7, #6]
 8006464:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	88fa      	ldrh	r2, [r7, #6]
 800646c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	689b      	ldr	r3, [r3, #8]
 8006474:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006478:	d108      	bne.n	800648c <HAL_UART_Transmit+0x68>
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	691b      	ldr	r3, [r3, #16]
 800647e:	2b00      	cmp	r3, #0
 8006480:	d104      	bne.n	800648c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006482:	2300      	movs	r3, #0
 8006484:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006486:	68bb      	ldr	r3, [r7, #8]
 8006488:	61bb      	str	r3, [r7, #24]
 800648a:	e003      	b.n	8006494 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800648c:	68bb      	ldr	r3, [r7, #8]
 800648e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006490:	2300      	movs	r3, #0
 8006492:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006494:	e02c      	b.n	80064f0 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	9300      	str	r3, [sp, #0]
 800649a:	697b      	ldr	r3, [r7, #20]
 800649c:	2200      	movs	r2, #0
 800649e:	2180      	movs	r1, #128	; 0x80
 80064a0:	68f8      	ldr	r0, [r7, #12]
 80064a2:	f000 fb96 	bl	8006bd2 <UART_WaitOnFlagUntilTimeout>
 80064a6:	4603      	mov	r3, r0
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d001      	beq.n	80064b0 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 80064ac:	2303      	movs	r3, #3
 80064ae:	e038      	b.n	8006522 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80064b0:	69fb      	ldr	r3, [r7, #28]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d10b      	bne.n	80064ce <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80064b6:	69bb      	ldr	r3, [r7, #24]
 80064b8:	881b      	ldrh	r3, [r3, #0]
 80064ba:	461a      	mov	r2, r3
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80064c4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80064c6:	69bb      	ldr	r3, [r7, #24]
 80064c8:	3302      	adds	r3, #2
 80064ca:	61bb      	str	r3, [r7, #24]
 80064cc:	e007      	b.n	80064de <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80064ce:	69fb      	ldr	r3, [r7, #28]
 80064d0:	781a      	ldrb	r2, [r3, #0]
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80064d8:	69fb      	ldr	r3, [r7, #28]
 80064da:	3301      	adds	r3, #1
 80064dc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80064e4:	b29b      	uxth	r3, r3
 80064e6:	3b01      	subs	r3, #1
 80064e8:	b29a      	uxth	r2, r3
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80064f6:	b29b      	uxth	r3, r3
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d1cc      	bne.n	8006496 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80064fc:	683b      	ldr	r3, [r7, #0]
 80064fe:	9300      	str	r3, [sp, #0]
 8006500:	697b      	ldr	r3, [r7, #20]
 8006502:	2200      	movs	r2, #0
 8006504:	2140      	movs	r1, #64	; 0x40
 8006506:	68f8      	ldr	r0, [r7, #12]
 8006508:	f000 fb63 	bl	8006bd2 <UART_WaitOnFlagUntilTimeout>
 800650c:	4603      	mov	r3, r0
 800650e:	2b00      	cmp	r3, #0
 8006510:	d001      	beq.n	8006516 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 8006512:	2303      	movs	r3, #3
 8006514:	e005      	b.n	8006522 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	2220      	movs	r2, #32
 800651a:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800651c:	2300      	movs	r3, #0
 800651e:	e000      	b.n	8006522 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8006520:	2302      	movs	r3, #2
  }
}
 8006522:	4618      	mov	r0, r3
 8006524:	3720      	adds	r7, #32
 8006526:	46bd      	mov	sp, r7
 8006528:	bd80      	pop	{r7, pc}
	...

0800652c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800652c:	b580      	push	{r7, lr}
 800652e:	b088      	sub	sp, #32
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006534:	2300      	movs	r3, #0
 8006536:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	689a      	ldr	r2, [r3, #8]
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	691b      	ldr	r3, [r3, #16]
 8006540:	431a      	orrs	r2, r3
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	695b      	ldr	r3, [r3, #20]
 8006546:	431a      	orrs	r2, r3
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	69db      	ldr	r3, [r3, #28]
 800654c:	4313      	orrs	r3, r2
 800654e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	681a      	ldr	r2, [r3, #0]
 8006556:	4ba6      	ldr	r3, [pc, #664]	; (80067f0 <UART_SetConfig+0x2c4>)
 8006558:	4013      	ands	r3, r2
 800655a:	687a      	ldr	r2, [r7, #4]
 800655c:	6812      	ldr	r2, [r2, #0]
 800655e:	6979      	ldr	r1, [r7, #20]
 8006560:	430b      	orrs	r3, r1
 8006562:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	685b      	ldr	r3, [r3, #4]
 800656a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	68da      	ldr	r2, [r3, #12]
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	430a      	orrs	r2, r1
 8006578:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	699b      	ldr	r3, [r3, #24]
 800657e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	6a1b      	ldr	r3, [r3, #32]
 8006584:	697a      	ldr	r2, [r7, #20]
 8006586:	4313      	orrs	r3, r2
 8006588:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	689b      	ldr	r3, [r3, #8]
 8006590:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	697a      	ldr	r2, [r7, #20]
 800659a:	430a      	orrs	r2, r1
 800659c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	4a94      	ldr	r2, [pc, #592]	; (80067f4 <UART_SetConfig+0x2c8>)
 80065a4:	4293      	cmp	r3, r2
 80065a6:	d120      	bne.n	80065ea <UART_SetConfig+0xbe>
 80065a8:	4b93      	ldr	r3, [pc, #588]	; (80067f8 <UART_SetConfig+0x2cc>)
 80065aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065ae:	f003 0303 	and.w	r3, r3, #3
 80065b2:	2b03      	cmp	r3, #3
 80065b4:	d816      	bhi.n	80065e4 <UART_SetConfig+0xb8>
 80065b6:	a201      	add	r2, pc, #4	; (adr r2, 80065bc <UART_SetConfig+0x90>)
 80065b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065bc:	080065cd 	.word	0x080065cd
 80065c0:	080065d9 	.word	0x080065d9
 80065c4:	080065d3 	.word	0x080065d3
 80065c8:	080065df 	.word	0x080065df
 80065cc:	2301      	movs	r3, #1
 80065ce:	77fb      	strb	r3, [r7, #31]
 80065d0:	e150      	b.n	8006874 <UART_SetConfig+0x348>
 80065d2:	2302      	movs	r3, #2
 80065d4:	77fb      	strb	r3, [r7, #31]
 80065d6:	e14d      	b.n	8006874 <UART_SetConfig+0x348>
 80065d8:	2304      	movs	r3, #4
 80065da:	77fb      	strb	r3, [r7, #31]
 80065dc:	e14a      	b.n	8006874 <UART_SetConfig+0x348>
 80065de:	2308      	movs	r3, #8
 80065e0:	77fb      	strb	r3, [r7, #31]
 80065e2:	e147      	b.n	8006874 <UART_SetConfig+0x348>
 80065e4:	2310      	movs	r3, #16
 80065e6:	77fb      	strb	r3, [r7, #31]
 80065e8:	e144      	b.n	8006874 <UART_SetConfig+0x348>
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	4a83      	ldr	r2, [pc, #524]	; (80067fc <UART_SetConfig+0x2d0>)
 80065f0:	4293      	cmp	r3, r2
 80065f2:	d132      	bne.n	800665a <UART_SetConfig+0x12e>
 80065f4:	4b80      	ldr	r3, [pc, #512]	; (80067f8 <UART_SetConfig+0x2cc>)
 80065f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065fa:	f003 030c 	and.w	r3, r3, #12
 80065fe:	2b0c      	cmp	r3, #12
 8006600:	d828      	bhi.n	8006654 <UART_SetConfig+0x128>
 8006602:	a201      	add	r2, pc, #4	; (adr r2, 8006608 <UART_SetConfig+0xdc>)
 8006604:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006608:	0800663d 	.word	0x0800663d
 800660c:	08006655 	.word	0x08006655
 8006610:	08006655 	.word	0x08006655
 8006614:	08006655 	.word	0x08006655
 8006618:	08006649 	.word	0x08006649
 800661c:	08006655 	.word	0x08006655
 8006620:	08006655 	.word	0x08006655
 8006624:	08006655 	.word	0x08006655
 8006628:	08006643 	.word	0x08006643
 800662c:	08006655 	.word	0x08006655
 8006630:	08006655 	.word	0x08006655
 8006634:	08006655 	.word	0x08006655
 8006638:	0800664f 	.word	0x0800664f
 800663c:	2300      	movs	r3, #0
 800663e:	77fb      	strb	r3, [r7, #31]
 8006640:	e118      	b.n	8006874 <UART_SetConfig+0x348>
 8006642:	2302      	movs	r3, #2
 8006644:	77fb      	strb	r3, [r7, #31]
 8006646:	e115      	b.n	8006874 <UART_SetConfig+0x348>
 8006648:	2304      	movs	r3, #4
 800664a:	77fb      	strb	r3, [r7, #31]
 800664c:	e112      	b.n	8006874 <UART_SetConfig+0x348>
 800664e:	2308      	movs	r3, #8
 8006650:	77fb      	strb	r3, [r7, #31]
 8006652:	e10f      	b.n	8006874 <UART_SetConfig+0x348>
 8006654:	2310      	movs	r3, #16
 8006656:	77fb      	strb	r3, [r7, #31]
 8006658:	e10c      	b.n	8006874 <UART_SetConfig+0x348>
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	4a68      	ldr	r2, [pc, #416]	; (8006800 <UART_SetConfig+0x2d4>)
 8006660:	4293      	cmp	r3, r2
 8006662:	d120      	bne.n	80066a6 <UART_SetConfig+0x17a>
 8006664:	4b64      	ldr	r3, [pc, #400]	; (80067f8 <UART_SetConfig+0x2cc>)
 8006666:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800666a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800666e:	2b30      	cmp	r3, #48	; 0x30
 8006670:	d013      	beq.n	800669a <UART_SetConfig+0x16e>
 8006672:	2b30      	cmp	r3, #48	; 0x30
 8006674:	d814      	bhi.n	80066a0 <UART_SetConfig+0x174>
 8006676:	2b20      	cmp	r3, #32
 8006678:	d009      	beq.n	800668e <UART_SetConfig+0x162>
 800667a:	2b20      	cmp	r3, #32
 800667c:	d810      	bhi.n	80066a0 <UART_SetConfig+0x174>
 800667e:	2b00      	cmp	r3, #0
 8006680:	d002      	beq.n	8006688 <UART_SetConfig+0x15c>
 8006682:	2b10      	cmp	r3, #16
 8006684:	d006      	beq.n	8006694 <UART_SetConfig+0x168>
 8006686:	e00b      	b.n	80066a0 <UART_SetConfig+0x174>
 8006688:	2300      	movs	r3, #0
 800668a:	77fb      	strb	r3, [r7, #31]
 800668c:	e0f2      	b.n	8006874 <UART_SetConfig+0x348>
 800668e:	2302      	movs	r3, #2
 8006690:	77fb      	strb	r3, [r7, #31]
 8006692:	e0ef      	b.n	8006874 <UART_SetConfig+0x348>
 8006694:	2304      	movs	r3, #4
 8006696:	77fb      	strb	r3, [r7, #31]
 8006698:	e0ec      	b.n	8006874 <UART_SetConfig+0x348>
 800669a:	2308      	movs	r3, #8
 800669c:	77fb      	strb	r3, [r7, #31]
 800669e:	e0e9      	b.n	8006874 <UART_SetConfig+0x348>
 80066a0:	2310      	movs	r3, #16
 80066a2:	77fb      	strb	r3, [r7, #31]
 80066a4:	e0e6      	b.n	8006874 <UART_SetConfig+0x348>
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	4a56      	ldr	r2, [pc, #344]	; (8006804 <UART_SetConfig+0x2d8>)
 80066ac:	4293      	cmp	r3, r2
 80066ae:	d120      	bne.n	80066f2 <UART_SetConfig+0x1c6>
 80066b0:	4b51      	ldr	r3, [pc, #324]	; (80067f8 <UART_SetConfig+0x2cc>)
 80066b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80066b6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80066ba:	2bc0      	cmp	r3, #192	; 0xc0
 80066bc:	d013      	beq.n	80066e6 <UART_SetConfig+0x1ba>
 80066be:	2bc0      	cmp	r3, #192	; 0xc0
 80066c0:	d814      	bhi.n	80066ec <UART_SetConfig+0x1c0>
 80066c2:	2b80      	cmp	r3, #128	; 0x80
 80066c4:	d009      	beq.n	80066da <UART_SetConfig+0x1ae>
 80066c6:	2b80      	cmp	r3, #128	; 0x80
 80066c8:	d810      	bhi.n	80066ec <UART_SetConfig+0x1c0>
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d002      	beq.n	80066d4 <UART_SetConfig+0x1a8>
 80066ce:	2b40      	cmp	r3, #64	; 0x40
 80066d0:	d006      	beq.n	80066e0 <UART_SetConfig+0x1b4>
 80066d2:	e00b      	b.n	80066ec <UART_SetConfig+0x1c0>
 80066d4:	2300      	movs	r3, #0
 80066d6:	77fb      	strb	r3, [r7, #31]
 80066d8:	e0cc      	b.n	8006874 <UART_SetConfig+0x348>
 80066da:	2302      	movs	r3, #2
 80066dc:	77fb      	strb	r3, [r7, #31]
 80066de:	e0c9      	b.n	8006874 <UART_SetConfig+0x348>
 80066e0:	2304      	movs	r3, #4
 80066e2:	77fb      	strb	r3, [r7, #31]
 80066e4:	e0c6      	b.n	8006874 <UART_SetConfig+0x348>
 80066e6:	2308      	movs	r3, #8
 80066e8:	77fb      	strb	r3, [r7, #31]
 80066ea:	e0c3      	b.n	8006874 <UART_SetConfig+0x348>
 80066ec:	2310      	movs	r3, #16
 80066ee:	77fb      	strb	r3, [r7, #31]
 80066f0:	e0c0      	b.n	8006874 <UART_SetConfig+0x348>
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	4a44      	ldr	r2, [pc, #272]	; (8006808 <UART_SetConfig+0x2dc>)
 80066f8:	4293      	cmp	r3, r2
 80066fa:	d125      	bne.n	8006748 <UART_SetConfig+0x21c>
 80066fc:	4b3e      	ldr	r3, [pc, #248]	; (80067f8 <UART_SetConfig+0x2cc>)
 80066fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006702:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006706:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800670a:	d017      	beq.n	800673c <UART_SetConfig+0x210>
 800670c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006710:	d817      	bhi.n	8006742 <UART_SetConfig+0x216>
 8006712:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006716:	d00b      	beq.n	8006730 <UART_SetConfig+0x204>
 8006718:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800671c:	d811      	bhi.n	8006742 <UART_SetConfig+0x216>
 800671e:	2b00      	cmp	r3, #0
 8006720:	d003      	beq.n	800672a <UART_SetConfig+0x1fe>
 8006722:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006726:	d006      	beq.n	8006736 <UART_SetConfig+0x20a>
 8006728:	e00b      	b.n	8006742 <UART_SetConfig+0x216>
 800672a:	2300      	movs	r3, #0
 800672c:	77fb      	strb	r3, [r7, #31]
 800672e:	e0a1      	b.n	8006874 <UART_SetConfig+0x348>
 8006730:	2302      	movs	r3, #2
 8006732:	77fb      	strb	r3, [r7, #31]
 8006734:	e09e      	b.n	8006874 <UART_SetConfig+0x348>
 8006736:	2304      	movs	r3, #4
 8006738:	77fb      	strb	r3, [r7, #31]
 800673a:	e09b      	b.n	8006874 <UART_SetConfig+0x348>
 800673c:	2308      	movs	r3, #8
 800673e:	77fb      	strb	r3, [r7, #31]
 8006740:	e098      	b.n	8006874 <UART_SetConfig+0x348>
 8006742:	2310      	movs	r3, #16
 8006744:	77fb      	strb	r3, [r7, #31]
 8006746:	e095      	b.n	8006874 <UART_SetConfig+0x348>
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	4a2f      	ldr	r2, [pc, #188]	; (800680c <UART_SetConfig+0x2e0>)
 800674e:	4293      	cmp	r3, r2
 8006750:	d125      	bne.n	800679e <UART_SetConfig+0x272>
 8006752:	4b29      	ldr	r3, [pc, #164]	; (80067f8 <UART_SetConfig+0x2cc>)
 8006754:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006758:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800675c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006760:	d017      	beq.n	8006792 <UART_SetConfig+0x266>
 8006762:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006766:	d817      	bhi.n	8006798 <UART_SetConfig+0x26c>
 8006768:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800676c:	d00b      	beq.n	8006786 <UART_SetConfig+0x25a>
 800676e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006772:	d811      	bhi.n	8006798 <UART_SetConfig+0x26c>
 8006774:	2b00      	cmp	r3, #0
 8006776:	d003      	beq.n	8006780 <UART_SetConfig+0x254>
 8006778:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800677c:	d006      	beq.n	800678c <UART_SetConfig+0x260>
 800677e:	e00b      	b.n	8006798 <UART_SetConfig+0x26c>
 8006780:	2301      	movs	r3, #1
 8006782:	77fb      	strb	r3, [r7, #31]
 8006784:	e076      	b.n	8006874 <UART_SetConfig+0x348>
 8006786:	2302      	movs	r3, #2
 8006788:	77fb      	strb	r3, [r7, #31]
 800678a:	e073      	b.n	8006874 <UART_SetConfig+0x348>
 800678c:	2304      	movs	r3, #4
 800678e:	77fb      	strb	r3, [r7, #31]
 8006790:	e070      	b.n	8006874 <UART_SetConfig+0x348>
 8006792:	2308      	movs	r3, #8
 8006794:	77fb      	strb	r3, [r7, #31]
 8006796:	e06d      	b.n	8006874 <UART_SetConfig+0x348>
 8006798:	2310      	movs	r3, #16
 800679a:	77fb      	strb	r3, [r7, #31]
 800679c:	e06a      	b.n	8006874 <UART_SetConfig+0x348>
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	4a1b      	ldr	r2, [pc, #108]	; (8006810 <UART_SetConfig+0x2e4>)
 80067a4:	4293      	cmp	r3, r2
 80067a6:	d138      	bne.n	800681a <UART_SetConfig+0x2ee>
 80067a8:	4b13      	ldr	r3, [pc, #76]	; (80067f8 <UART_SetConfig+0x2cc>)
 80067aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067ae:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80067b2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80067b6:	d017      	beq.n	80067e8 <UART_SetConfig+0x2bc>
 80067b8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80067bc:	d82a      	bhi.n	8006814 <UART_SetConfig+0x2e8>
 80067be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80067c2:	d00b      	beq.n	80067dc <UART_SetConfig+0x2b0>
 80067c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80067c8:	d824      	bhi.n	8006814 <UART_SetConfig+0x2e8>
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d003      	beq.n	80067d6 <UART_SetConfig+0x2aa>
 80067ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80067d2:	d006      	beq.n	80067e2 <UART_SetConfig+0x2b6>
 80067d4:	e01e      	b.n	8006814 <UART_SetConfig+0x2e8>
 80067d6:	2300      	movs	r3, #0
 80067d8:	77fb      	strb	r3, [r7, #31]
 80067da:	e04b      	b.n	8006874 <UART_SetConfig+0x348>
 80067dc:	2302      	movs	r3, #2
 80067de:	77fb      	strb	r3, [r7, #31]
 80067e0:	e048      	b.n	8006874 <UART_SetConfig+0x348>
 80067e2:	2304      	movs	r3, #4
 80067e4:	77fb      	strb	r3, [r7, #31]
 80067e6:	e045      	b.n	8006874 <UART_SetConfig+0x348>
 80067e8:	2308      	movs	r3, #8
 80067ea:	77fb      	strb	r3, [r7, #31]
 80067ec:	e042      	b.n	8006874 <UART_SetConfig+0x348>
 80067ee:	bf00      	nop
 80067f0:	efff69f3 	.word	0xefff69f3
 80067f4:	40011000 	.word	0x40011000
 80067f8:	40023800 	.word	0x40023800
 80067fc:	40004400 	.word	0x40004400
 8006800:	40004800 	.word	0x40004800
 8006804:	40004c00 	.word	0x40004c00
 8006808:	40005000 	.word	0x40005000
 800680c:	40011400 	.word	0x40011400
 8006810:	40007800 	.word	0x40007800
 8006814:	2310      	movs	r3, #16
 8006816:	77fb      	strb	r3, [r7, #31]
 8006818:	e02c      	b.n	8006874 <UART_SetConfig+0x348>
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	4a72      	ldr	r2, [pc, #456]	; (80069e8 <UART_SetConfig+0x4bc>)
 8006820:	4293      	cmp	r3, r2
 8006822:	d125      	bne.n	8006870 <UART_SetConfig+0x344>
 8006824:	4b71      	ldr	r3, [pc, #452]	; (80069ec <UART_SetConfig+0x4c0>)
 8006826:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800682a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800682e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006832:	d017      	beq.n	8006864 <UART_SetConfig+0x338>
 8006834:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006838:	d817      	bhi.n	800686a <UART_SetConfig+0x33e>
 800683a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800683e:	d00b      	beq.n	8006858 <UART_SetConfig+0x32c>
 8006840:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006844:	d811      	bhi.n	800686a <UART_SetConfig+0x33e>
 8006846:	2b00      	cmp	r3, #0
 8006848:	d003      	beq.n	8006852 <UART_SetConfig+0x326>
 800684a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800684e:	d006      	beq.n	800685e <UART_SetConfig+0x332>
 8006850:	e00b      	b.n	800686a <UART_SetConfig+0x33e>
 8006852:	2300      	movs	r3, #0
 8006854:	77fb      	strb	r3, [r7, #31]
 8006856:	e00d      	b.n	8006874 <UART_SetConfig+0x348>
 8006858:	2302      	movs	r3, #2
 800685a:	77fb      	strb	r3, [r7, #31]
 800685c:	e00a      	b.n	8006874 <UART_SetConfig+0x348>
 800685e:	2304      	movs	r3, #4
 8006860:	77fb      	strb	r3, [r7, #31]
 8006862:	e007      	b.n	8006874 <UART_SetConfig+0x348>
 8006864:	2308      	movs	r3, #8
 8006866:	77fb      	strb	r3, [r7, #31]
 8006868:	e004      	b.n	8006874 <UART_SetConfig+0x348>
 800686a:	2310      	movs	r3, #16
 800686c:	77fb      	strb	r3, [r7, #31]
 800686e:	e001      	b.n	8006874 <UART_SetConfig+0x348>
 8006870:	2310      	movs	r3, #16
 8006872:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	69db      	ldr	r3, [r3, #28]
 8006878:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800687c:	d15b      	bne.n	8006936 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800687e:	7ffb      	ldrb	r3, [r7, #31]
 8006880:	2b08      	cmp	r3, #8
 8006882:	d828      	bhi.n	80068d6 <UART_SetConfig+0x3aa>
 8006884:	a201      	add	r2, pc, #4	; (adr r2, 800688c <UART_SetConfig+0x360>)
 8006886:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800688a:	bf00      	nop
 800688c:	080068b1 	.word	0x080068b1
 8006890:	080068b9 	.word	0x080068b9
 8006894:	080068c1 	.word	0x080068c1
 8006898:	080068d7 	.word	0x080068d7
 800689c:	080068c7 	.word	0x080068c7
 80068a0:	080068d7 	.word	0x080068d7
 80068a4:	080068d7 	.word	0x080068d7
 80068a8:	080068d7 	.word	0x080068d7
 80068ac:	080068cf 	.word	0x080068cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80068b0:	f7ff f91a 	bl	8005ae8 <HAL_RCC_GetPCLK1Freq>
 80068b4:	61b8      	str	r0, [r7, #24]
        break;
 80068b6:	e013      	b.n	80068e0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80068b8:	f7ff f92a 	bl	8005b10 <HAL_RCC_GetPCLK2Freq>
 80068bc:	61b8      	str	r0, [r7, #24]
        break;
 80068be:	e00f      	b.n	80068e0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80068c0:	4b4b      	ldr	r3, [pc, #300]	; (80069f0 <UART_SetConfig+0x4c4>)
 80068c2:	61bb      	str	r3, [r7, #24]
        break;
 80068c4:	e00c      	b.n	80068e0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80068c6:	f7fe fffd 	bl	80058c4 <HAL_RCC_GetSysClockFreq>
 80068ca:	61b8      	str	r0, [r7, #24]
        break;
 80068cc:	e008      	b.n	80068e0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80068ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80068d2:	61bb      	str	r3, [r7, #24]
        break;
 80068d4:	e004      	b.n	80068e0 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80068d6:	2300      	movs	r3, #0
 80068d8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80068da:	2301      	movs	r3, #1
 80068dc:	77bb      	strb	r3, [r7, #30]
        break;
 80068de:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80068e0:	69bb      	ldr	r3, [r7, #24]
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d074      	beq.n	80069d0 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80068e6:	69bb      	ldr	r3, [r7, #24]
 80068e8:	005a      	lsls	r2, r3, #1
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	685b      	ldr	r3, [r3, #4]
 80068ee:	085b      	lsrs	r3, r3, #1
 80068f0:	441a      	add	r2, r3
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	685b      	ldr	r3, [r3, #4]
 80068f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80068fa:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80068fc:	693b      	ldr	r3, [r7, #16]
 80068fe:	2b0f      	cmp	r3, #15
 8006900:	d916      	bls.n	8006930 <UART_SetConfig+0x404>
 8006902:	693b      	ldr	r3, [r7, #16]
 8006904:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006908:	d212      	bcs.n	8006930 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800690a:	693b      	ldr	r3, [r7, #16]
 800690c:	b29b      	uxth	r3, r3
 800690e:	f023 030f 	bic.w	r3, r3, #15
 8006912:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006914:	693b      	ldr	r3, [r7, #16]
 8006916:	085b      	lsrs	r3, r3, #1
 8006918:	b29b      	uxth	r3, r3
 800691a:	f003 0307 	and.w	r3, r3, #7
 800691e:	b29a      	uxth	r2, r3
 8006920:	89fb      	ldrh	r3, [r7, #14]
 8006922:	4313      	orrs	r3, r2
 8006924:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	89fa      	ldrh	r2, [r7, #14]
 800692c:	60da      	str	r2, [r3, #12]
 800692e:	e04f      	b.n	80069d0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006930:	2301      	movs	r3, #1
 8006932:	77bb      	strb	r3, [r7, #30]
 8006934:	e04c      	b.n	80069d0 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006936:	7ffb      	ldrb	r3, [r7, #31]
 8006938:	2b08      	cmp	r3, #8
 800693a:	d828      	bhi.n	800698e <UART_SetConfig+0x462>
 800693c:	a201      	add	r2, pc, #4	; (adr r2, 8006944 <UART_SetConfig+0x418>)
 800693e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006942:	bf00      	nop
 8006944:	08006969 	.word	0x08006969
 8006948:	08006971 	.word	0x08006971
 800694c:	08006979 	.word	0x08006979
 8006950:	0800698f 	.word	0x0800698f
 8006954:	0800697f 	.word	0x0800697f
 8006958:	0800698f 	.word	0x0800698f
 800695c:	0800698f 	.word	0x0800698f
 8006960:	0800698f 	.word	0x0800698f
 8006964:	08006987 	.word	0x08006987
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006968:	f7ff f8be 	bl	8005ae8 <HAL_RCC_GetPCLK1Freq>
 800696c:	61b8      	str	r0, [r7, #24]
        break;
 800696e:	e013      	b.n	8006998 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006970:	f7ff f8ce 	bl	8005b10 <HAL_RCC_GetPCLK2Freq>
 8006974:	61b8      	str	r0, [r7, #24]
        break;
 8006976:	e00f      	b.n	8006998 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006978:	4b1d      	ldr	r3, [pc, #116]	; (80069f0 <UART_SetConfig+0x4c4>)
 800697a:	61bb      	str	r3, [r7, #24]
        break;
 800697c:	e00c      	b.n	8006998 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800697e:	f7fe ffa1 	bl	80058c4 <HAL_RCC_GetSysClockFreq>
 8006982:	61b8      	str	r0, [r7, #24]
        break;
 8006984:	e008      	b.n	8006998 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006986:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800698a:	61bb      	str	r3, [r7, #24]
        break;
 800698c:	e004      	b.n	8006998 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800698e:	2300      	movs	r3, #0
 8006990:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006992:	2301      	movs	r3, #1
 8006994:	77bb      	strb	r3, [r7, #30]
        break;
 8006996:	bf00      	nop
    }

    if (pclk != 0U)
 8006998:	69bb      	ldr	r3, [r7, #24]
 800699a:	2b00      	cmp	r3, #0
 800699c:	d018      	beq.n	80069d0 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	685b      	ldr	r3, [r3, #4]
 80069a2:	085a      	lsrs	r2, r3, #1
 80069a4:	69bb      	ldr	r3, [r7, #24]
 80069a6:	441a      	add	r2, r3
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	685b      	ldr	r3, [r3, #4]
 80069ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80069b0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80069b2:	693b      	ldr	r3, [r7, #16]
 80069b4:	2b0f      	cmp	r3, #15
 80069b6:	d909      	bls.n	80069cc <UART_SetConfig+0x4a0>
 80069b8:	693b      	ldr	r3, [r7, #16]
 80069ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80069be:	d205      	bcs.n	80069cc <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80069c0:	693b      	ldr	r3, [r7, #16]
 80069c2:	b29a      	uxth	r2, r3
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	60da      	str	r2, [r3, #12]
 80069ca:	e001      	b.n	80069d0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80069cc:	2301      	movs	r3, #1
 80069ce:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2200      	movs	r2, #0
 80069d4:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	2200      	movs	r2, #0
 80069da:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80069dc:	7fbb      	ldrb	r3, [r7, #30]
}
 80069de:	4618      	mov	r0, r3
 80069e0:	3720      	adds	r7, #32
 80069e2:	46bd      	mov	sp, r7
 80069e4:	bd80      	pop	{r7, pc}
 80069e6:	bf00      	nop
 80069e8:	40007c00 	.word	0x40007c00
 80069ec:	40023800 	.word	0x40023800
 80069f0:	00f42400 	.word	0x00f42400

080069f4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80069f4:	b480      	push	{r7}
 80069f6:	b083      	sub	sp, #12
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a00:	f003 0301 	and.w	r3, r3, #1
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d00a      	beq.n	8006a1e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	685b      	ldr	r3, [r3, #4]
 8006a0e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	430a      	orrs	r2, r1
 8006a1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a22:	f003 0302 	and.w	r3, r3, #2
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d00a      	beq.n	8006a40 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	685b      	ldr	r3, [r3, #4]
 8006a30:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	430a      	orrs	r2, r1
 8006a3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a44:	f003 0304 	and.w	r3, r3, #4
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d00a      	beq.n	8006a62 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	685b      	ldr	r3, [r3, #4]
 8006a52:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	430a      	orrs	r2, r1
 8006a60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a66:	f003 0308 	and.w	r3, r3, #8
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d00a      	beq.n	8006a84 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	685b      	ldr	r3, [r3, #4]
 8006a74:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	430a      	orrs	r2, r1
 8006a82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a88:	f003 0310 	and.w	r3, r3, #16
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d00a      	beq.n	8006aa6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	689b      	ldr	r3, [r3, #8]
 8006a96:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	430a      	orrs	r2, r1
 8006aa4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006aaa:	f003 0320 	and.w	r3, r3, #32
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d00a      	beq.n	8006ac8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	689b      	ldr	r3, [r3, #8]
 8006ab8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	430a      	orrs	r2, r1
 8006ac6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006acc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d01a      	beq.n	8006b0a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	685b      	ldr	r3, [r3, #4]
 8006ada:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	430a      	orrs	r2, r1
 8006ae8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006aee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006af2:	d10a      	bne.n	8006b0a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	685b      	ldr	r3, [r3, #4]
 8006afa:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	430a      	orrs	r2, r1
 8006b08:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d00a      	beq.n	8006b2c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	685b      	ldr	r3, [r3, #4]
 8006b1c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	430a      	orrs	r2, r1
 8006b2a:	605a      	str	r2, [r3, #4]
  }
}
 8006b2c:	bf00      	nop
 8006b2e:	370c      	adds	r7, #12
 8006b30:	46bd      	mov	sp, r7
 8006b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b36:	4770      	bx	lr

08006b38 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b086      	sub	sp, #24
 8006b3c:	af02      	add	r7, sp, #8
 8006b3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	2200      	movs	r2, #0
 8006b44:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006b48:	f7fd f936 	bl	8003db8 <HAL_GetTick>
 8006b4c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f003 0308 	and.w	r3, r3, #8
 8006b58:	2b08      	cmp	r3, #8
 8006b5a:	d10e      	bne.n	8006b7a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006b5c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006b60:	9300      	str	r3, [sp, #0]
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	2200      	movs	r2, #0
 8006b66:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006b6a:	6878      	ldr	r0, [r7, #4]
 8006b6c:	f000 f831 	bl	8006bd2 <UART_WaitOnFlagUntilTimeout>
 8006b70:	4603      	mov	r3, r0
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d001      	beq.n	8006b7a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006b76:	2303      	movs	r3, #3
 8006b78:	e027      	b.n	8006bca <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	f003 0304 	and.w	r3, r3, #4
 8006b84:	2b04      	cmp	r3, #4
 8006b86:	d10e      	bne.n	8006ba6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006b88:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006b8c:	9300      	str	r3, [sp, #0]
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	2200      	movs	r2, #0
 8006b92:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006b96:	6878      	ldr	r0, [r7, #4]
 8006b98:	f000 f81b 	bl	8006bd2 <UART_WaitOnFlagUntilTimeout>
 8006b9c:	4603      	mov	r3, r0
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d001      	beq.n	8006ba6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006ba2:	2303      	movs	r3, #3
 8006ba4:	e011      	b.n	8006bca <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	2220      	movs	r2, #32
 8006baa:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	2220      	movs	r2, #32
 8006bb0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	2200      	movs	r2, #0
 8006bbe:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8006bc8:	2300      	movs	r3, #0
}
 8006bca:	4618      	mov	r0, r3
 8006bcc:	3710      	adds	r7, #16
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	bd80      	pop	{r7, pc}

08006bd2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006bd2:	b580      	push	{r7, lr}
 8006bd4:	b09c      	sub	sp, #112	; 0x70
 8006bd6:	af00      	add	r7, sp, #0
 8006bd8:	60f8      	str	r0, [r7, #12]
 8006bda:	60b9      	str	r1, [r7, #8]
 8006bdc:	603b      	str	r3, [r7, #0]
 8006bde:	4613      	mov	r3, r2
 8006be0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006be2:	e0a7      	b.n	8006d34 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006be4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006be6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bea:	f000 80a3 	beq.w	8006d34 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006bee:	f7fd f8e3 	bl	8003db8 <HAL_GetTick>
 8006bf2:	4602      	mov	r2, r0
 8006bf4:	683b      	ldr	r3, [r7, #0]
 8006bf6:	1ad3      	subs	r3, r2, r3
 8006bf8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006bfa:	429a      	cmp	r2, r3
 8006bfc:	d302      	bcc.n	8006c04 <UART_WaitOnFlagUntilTimeout+0x32>
 8006bfe:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d13f      	bne.n	8006c84 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c0a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006c0c:	e853 3f00 	ldrex	r3, [r3]
 8006c10:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006c12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c14:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006c18:	667b      	str	r3, [r7, #100]	; 0x64
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	461a      	mov	r2, r3
 8006c20:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006c22:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006c24:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c26:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006c28:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006c2a:	e841 2300 	strex	r3, r2, [r1]
 8006c2e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006c30:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d1e6      	bne.n	8006c04 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	3308      	adds	r3, #8
 8006c3c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c40:	e853 3f00 	ldrex	r3, [r3]
 8006c44:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006c46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c48:	f023 0301 	bic.w	r3, r3, #1
 8006c4c:	663b      	str	r3, [r7, #96]	; 0x60
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	3308      	adds	r3, #8
 8006c54:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006c56:	64ba      	str	r2, [r7, #72]	; 0x48
 8006c58:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c5a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006c5c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006c5e:	e841 2300 	strex	r3, r2, [r1]
 8006c62:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006c64:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d1e5      	bne.n	8006c36 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	2220      	movs	r2, #32
 8006c6e:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	2220      	movs	r2, #32
 8006c74:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	2200      	movs	r2, #0
 8006c7c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8006c80:	2303      	movs	r3, #3
 8006c82:	e068      	b.n	8006d56 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	f003 0304 	and.w	r3, r3, #4
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d050      	beq.n	8006d34 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	69db      	ldr	r3, [r3, #28]
 8006c98:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006c9c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006ca0:	d148      	bne.n	8006d34 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006caa:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cb4:	e853 3f00 	ldrex	r3, [r3]
 8006cb8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cbc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006cc0:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	461a      	mov	r2, r3
 8006cc8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006cca:	637b      	str	r3, [r7, #52]	; 0x34
 8006ccc:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cce:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006cd0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006cd2:	e841 2300 	strex	r3, r2, [r1]
 8006cd6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006cd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d1e6      	bne.n	8006cac <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	3308      	adds	r3, #8
 8006ce4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ce6:	697b      	ldr	r3, [r7, #20]
 8006ce8:	e853 3f00 	ldrex	r3, [r3]
 8006cec:	613b      	str	r3, [r7, #16]
   return(result);
 8006cee:	693b      	ldr	r3, [r7, #16]
 8006cf0:	f023 0301 	bic.w	r3, r3, #1
 8006cf4:	66bb      	str	r3, [r7, #104]	; 0x68
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	3308      	adds	r3, #8
 8006cfc:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006cfe:	623a      	str	r2, [r7, #32]
 8006d00:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d02:	69f9      	ldr	r1, [r7, #28]
 8006d04:	6a3a      	ldr	r2, [r7, #32]
 8006d06:	e841 2300 	strex	r3, r2, [r1]
 8006d0a:	61bb      	str	r3, [r7, #24]
   return(result);
 8006d0c:	69bb      	ldr	r3, [r7, #24]
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d1e5      	bne.n	8006cde <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	2220      	movs	r2, #32
 8006d16:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	2220      	movs	r2, #32
 8006d1c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	2220      	movs	r2, #32
 8006d24:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8006d30:	2303      	movs	r3, #3
 8006d32:	e010      	b.n	8006d56 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	69da      	ldr	r2, [r3, #28]
 8006d3a:	68bb      	ldr	r3, [r7, #8]
 8006d3c:	4013      	ands	r3, r2
 8006d3e:	68ba      	ldr	r2, [r7, #8]
 8006d40:	429a      	cmp	r2, r3
 8006d42:	bf0c      	ite	eq
 8006d44:	2301      	moveq	r3, #1
 8006d46:	2300      	movne	r3, #0
 8006d48:	b2db      	uxtb	r3, r3
 8006d4a:	461a      	mov	r2, r3
 8006d4c:	79fb      	ldrb	r3, [r7, #7]
 8006d4e:	429a      	cmp	r2, r3
 8006d50:	f43f af48 	beq.w	8006be4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006d54:	2300      	movs	r3, #0
}
 8006d56:	4618      	mov	r0, r3
 8006d58:	3770      	adds	r7, #112	; 0x70
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	bd80      	pop	{r7, pc}
	...

08006d60 <ai_log_err>:

static ai_buffer* ai_input;
static ai_buffer* ai_output;

static void ai_log_err(const ai_error err, const char *fct)
{
 8006d60:	b580      	push	{r7, lr}
 8006d62:	b082      	sub	sp, #8
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	6078      	str	r0, [r7, #4]
 8006d68:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN log */
  if (fct)
 8006d6a:	683b      	ldr	r3, [r7, #0]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d009      	beq.n	8006d84 <ai_log_err+0x24>
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
        err.type, err.code);
 8006d70:	793b      	ldrb	r3, [r7, #4]
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
 8006d72:	461a      	mov	r2, r3
        err.type, err.code);
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	f3c3 2317 	ubfx	r3, r3, #8, #24
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
 8006d7a:	6839      	ldr	r1, [r7, #0]
 8006d7c:	4806      	ldr	r0, [pc, #24]	; (8006d98 <ai_log_err+0x38>)
 8006d7e:	f004 fc9b 	bl	800b6b8 <iprintf>
 8006d82:	e008      	b.n	8006d96 <ai_log_err+0x36>
  else
    printf("TEMPLATE - Error - type=0x%02x code=0x%02x\r\n", err.type, err.code);
 8006d84:	793b      	ldrb	r3, [r7, #4]
 8006d86:	4619      	mov	r1, r3
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8006d8e:	461a      	mov	r2, r3
 8006d90:	4802      	ldr	r0, [pc, #8]	; (8006d9c <ai_log_err+0x3c>)
 8006d92:	f004 fc91 	bl	800b6b8 <iprintf>

  do {} while (1);
 8006d96:	e7fe      	b.n	8006d96 <ai_log_err+0x36>
 8006d98:	0800e080 	.word	0x0800e080
 8006d9c:	0800e0b4 	.word	0x0800e0b4

08006da0 <ai_boostrap>:
  /* USER CODE END log */
}

static int ai_boostrap(ai_handle *act_addr)
{
 8006da0:	b580      	push	{r7, lr}
 8006da2:	b086      	sub	sp, #24
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	6078      	str	r0, [r7, #4]
  ai_error err;

  /* Create and initialize an instance of the model */
  err = ai_network_create_and_init(&network, act_addr, NULL);
 8006da8:	2200      	movs	r2, #0
 8006daa:	6879      	ldr	r1, [r7, #4]
 8006dac:	4828      	ldr	r0, [pc, #160]	; (8006e50 <ai_boostrap+0xb0>)
 8006dae:	f000 fb39 	bl	8007424 <ai_network_create_and_init>
 8006db2:	4603      	mov	r3, r0
 8006db4:	60fb      	str	r3, [r7, #12]
  if (err.type != AI_ERROR_NONE) {
 8006db6:	7b3b      	ldrb	r3, [r7, #12]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d006      	beq.n	8006dca <ai_boostrap+0x2a>
    ai_log_err(err, "ai_network_create_and_init");
 8006dbc:	4925      	ldr	r1, [pc, #148]	; (8006e54 <ai_boostrap+0xb4>)
 8006dbe:	68f8      	ldr	r0, [r7, #12]
 8006dc0:	f7ff ffce 	bl	8006d60 <ai_log_err>
    return -1;
 8006dc4:	f04f 33ff 	mov.w	r3, #4294967295
 8006dc8:	e03e      	b.n	8006e48 <ai_boostrap+0xa8>
  }

  ai_input = ai_network_inputs_get(network, NULL);
 8006dca:	4b21      	ldr	r3, [pc, #132]	; (8006e50 <ai_boostrap+0xb0>)
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	2100      	movs	r1, #0
 8006dd0:	4618      	mov	r0, r3
 8006dd2:	f000 fb9b 	bl	800750c <ai_network_inputs_get>
 8006dd6:	4603      	mov	r3, r0
 8006dd8:	4a1f      	ldr	r2, [pc, #124]	; (8006e58 <ai_boostrap+0xb8>)
 8006dda:	6013      	str	r3, [r2, #0]
  ai_output = ai_network_outputs_get(network, NULL);
 8006ddc:	4b1c      	ldr	r3, [pc, #112]	; (8006e50 <ai_boostrap+0xb0>)
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	2100      	movs	r1, #0
 8006de2:	4618      	mov	r0, r3
 8006de4:	f000 fbac 	bl	8007540 <ai_network_outputs_get>
 8006de8:	4603      	mov	r3, r0
 8006dea:	4a1c      	ldr	r2, [pc, #112]	; (8006e5c <ai_boostrap+0xbc>)
 8006dec:	6013      	str	r3, [r2, #0]

#if defined(AI_NETWORK_INPUTS_IN_ACTIVATIONS)
  /*  In the case where "--allocate-inputs" option is used, memory buffer can be
   *  used from the activations buffer. This is not mandatory.
   */
  for (int idx=0; idx < AI_NETWORK_IN_NUM; idx++) {
 8006dee:	2300      	movs	r3, #0
 8006df0:	617b      	str	r3, [r7, #20]
 8006df2:	e00f      	b.n	8006e14 <ai_boostrap+0x74>
	data_ins[idx] = ai_input[idx].data;
 8006df4:	4b18      	ldr	r3, [pc, #96]	; (8006e58 <ai_boostrap+0xb8>)
 8006df6:	6819      	ldr	r1, [r3, #0]
 8006df8:	697a      	ldr	r2, [r7, #20]
 8006dfa:	4613      	mov	r3, r2
 8006dfc:	00db      	lsls	r3, r3, #3
 8006dfe:	1a9b      	subs	r3, r3, r2
 8006e00:	009b      	lsls	r3, r3, #2
 8006e02:	440b      	add	r3, r1
 8006e04:	685a      	ldr	r2, [r3, #4]
 8006e06:	4916      	ldr	r1, [pc, #88]	; (8006e60 <ai_boostrap+0xc0>)
 8006e08:	697b      	ldr	r3, [r7, #20]
 8006e0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (int idx=0; idx < AI_NETWORK_IN_NUM; idx++) {
 8006e0e:	697b      	ldr	r3, [r7, #20]
 8006e10:	3301      	adds	r3, #1
 8006e12:	617b      	str	r3, [r7, #20]
 8006e14:	697b      	ldr	r3, [r7, #20]
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	ddec      	ble.n	8006df4 <ai_boostrap+0x54>

#if defined(AI_NETWORK_OUTPUTS_IN_ACTIVATIONS)
  /*  In the case where "--allocate-outputs" option is used, memory buffer can be
   *  used from the activations buffer. This is no mandatory.
   */
  for (int idx=0; idx < AI_NETWORK_OUT_NUM; idx++) {
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	613b      	str	r3, [r7, #16]
 8006e1e:	e00f      	b.n	8006e40 <ai_boostrap+0xa0>
	data_outs[idx] = ai_output[idx].data;
 8006e20:	4b0e      	ldr	r3, [pc, #56]	; (8006e5c <ai_boostrap+0xbc>)
 8006e22:	6819      	ldr	r1, [r3, #0]
 8006e24:	693a      	ldr	r2, [r7, #16]
 8006e26:	4613      	mov	r3, r2
 8006e28:	00db      	lsls	r3, r3, #3
 8006e2a:	1a9b      	subs	r3, r3, r2
 8006e2c:	009b      	lsls	r3, r3, #2
 8006e2e:	440b      	add	r3, r1
 8006e30:	685a      	ldr	r2, [r3, #4]
 8006e32:	490c      	ldr	r1, [pc, #48]	; (8006e64 <ai_boostrap+0xc4>)
 8006e34:	693b      	ldr	r3, [r7, #16]
 8006e36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (int idx=0; idx < AI_NETWORK_OUT_NUM; idx++) {
 8006e3a:	693b      	ldr	r3, [r7, #16]
 8006e3c:	3301      	adds	r3, #1
 8006e3e:	613b      	str	r3, [r7, #16]
 8006e40:	693b      	ldr	r3, [r7, #16]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	ddec      	ble.n	8006e20 <ai_boostrap+0x80>
  for (int idx=0; idx < AI_NETWORK_OUT_NUM; idx++) {
	ai_output[idx].data = data_outs[idx];
  }
#endif

  return 0;
 8006e46:	2300      	movs	r3, #0
}
 8006e48:	4618      	mov	r0, r3
 8006e4a:	3718      	adds	r7, #24
 8006e4c:	46bd      	mov	sp, r7
 8006e4e:	bd80      	pop	{r7, pc}
 8006e50:	2001ad80 	.word	0x2001ad80
 8006e54:	0800e0e4 	.word	0x0800e0e4
 8006e58:	2001ad84 	.word	0x2001ad84
 8006e5c:	2001ad88 	.word	0x2001ad88
 8006e60:	20002d70 	.word	0x20002d70
 8006e64:	20002d74 	.word	0x20002d74

08006e68 <ai_run>:

static int ai_run(void)
{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	b082      	sub	sp, #8
 8006e6c:	af00      	add	r7, sp, #0
  ai_i32 batch;

  batch = ai_network_run(network, ai_input, ai_output);
 8006e6e:	4b0f      	ldr	r3, [pc, #60]	; (8006eac <ai_run+0x44>)
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	4a0f      	ldr	r2, [pc, #60]	; (8006eb0 <ai_run+0x48>)
 8006e74:	6811      	ldr	r1, [r2, #0]
 8006e76:	4a0f      	ldr	r2, [pc, #60]	; (8006eb4 <ai_run+0x4c>)
 8006e78:	6812      	ldr	r2, [r2, #0]
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	f000 fbb6 	bl	80075ec <ai_network_run>
 8006e80:	6078      	str	r0, [r7, #4]
  if (batch != 1) {
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	2b01      	cmp	r3, #1
 8006e86:	d00c      	beq.n	8006ea2 <ai_run+0x3a>
    ai_log_err(ai_network_get_error(network),
 8006e88:	4b08      	ldr	r3, [pc, #32]	; (8006eac <ai_run+0x44>)
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	f000 faa7 	bl	80073e0 <ai_network_get_error>
 8006e92:	4603      	mov	r3, r0
 8006e94:	4908      	ldr	r1, [pc, #32]	; (8006eb8 <ai_run+0x50>)
 8006e96:	4618      	mov	r0, r3
 8006e98:	f7ff ff62 	bl	8006d60 <ai_log_err>
        "ai_network_run");
    return -1;
 8006e9c:	f04f 33ff 	mov.w	r3, #4294967295
 8006ea0:	e000      	b.n	8006ea4 <ai_run+0x3c>
  }

  return 0;
 8006ea2:	2300      	movs	r3, #0
}
 8006ea4:	4618      	mov	r0, r3
 8006ea6:	3708      	adds	r7, #8
 8006ea8:	46bd      	mov	sp, r7
 8006eaa:	bd80      	pop	{r7, pc}
 8006eac:	2001ad80 	.word	0x2001ad80
 8006eb0:	2001ad84 	.word	0x2001ad84
 8006eb4:	2001ad88 	.word	0x2001ad88
 8006eb8:	0800e100 	.word	0x0800e100

08006ebc <acquire_and_process_data>:

/* USER CODE BEGIN 2 */
int acquire_and_process_data(ai_i8* data[])
{
 8006ebc:	b580      	push	{r7, lr}
 8006ebe:	b082      	sub	sp, #8
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	6078      	str	r0, [r7, #4]
  {
      data[idx] = ....
  }

  */
	memcpy(data[0], ai_input_data, sizeof(ai_input_data));
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	4a06      	ldr	r2, [pc, #24]	; (8006ee4 <acquire_and_process_data+0x28>)
 8006eca:	4618      	mov	r0, r3
 8006ecc:	4611      	mov	r1, r2
 8006ece:	f44f 7340 	mov.w	r3, #768	; 0x300
 8006ed2:	461a      	mov	r2, r3
 8006ed4:	f004 fe19 	bl	800bb0a <memcpy>
  return 0;
 8006ed8:	2300      	movs	r3, #0
}
 8006eda:	4618      	mov	r0, r3
 8006edc:	3708      	adds	r7, #8
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	bd80      	pop	{r7, pc}
 8006ee2:	bf00      	nop
 8006ee4:	200010d8 	.word	0x200010d8

08006ee8 <UART_Transmit>:

void UART_Transmit(const char *str)
{
 8006ee8:	b580      	push	{r7, lr}
 8006eea:	b082      	sub	sp, #8
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	6078      	str	r0, [r7, #4]
    if (str != NULL)
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d00a      	beq.n	8006f0c <UART_Transmit+0x24>
    {
        HAL_UART_Transmit(&huart3, (uint8_t *)str, strlen(str), 1000);  // huart3? UART ??
 8006ef6:	6878      	ldr	r0, [r7, #4]
 8006ef8:	f7f9 f9f2 	bl	80002e0 <strlen>
 8006efc:	4603      	mov	r3, r0
 8006efe:	b29a      	uxth	r2, r3
 8006f00:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006f04:	6879      	ldr	r1, [r7, #4]
 8006f06:	4803      	ldr	r0, [pc, #12]	; (8006f14 <UART_Transmit+0x2c>)
 8006f08:	f7ff fa8c 	bl	8006424 <HAL_UART_Transmit>
    }
}
 8006f0c:	bf00      	nop
 8006f0e:	3708      	adds	r7, #8
 8006f10:	46bd      	mov	sp, r7
 8006f12:	bd80      	pop	{r7, pc}
 8006f14:	20002ce4 	.word	0x20002ce4

08006f18 <post_process>:

int post_process(ai_i8* data[])
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b0a4      	sub	sp, #144	; 0x90
 8006f1c:	af08      	add	r7, sp, #32
 8006f1e:	6078      	str	r0, [r7, #4]
  for (int idx=0; idx < AI_NETWORK_OUT_NUM; idx++ )
  {
      data[idx] = ....
  }
  */
	float* output_data = (float*)data[0];
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	66fb      	str	r3, [r7, #108]	; 0x6c
	char result_str[100];  // ? ? ?????? ??
	    sprintf(result_str, "Results: %.3f, %.3f, %.3f, %.3f, %.3f\n\r",
	            output_data[0], output_data[1], output_data[2], output_data[3], output_data[4]);
 8006f26:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f28:	edd3 7a00 	vldr	s15, [r3]
	    sprintf(result_str, "Results: %.3f, %.3f, %.3f, %.3f, %.3f\n\r",
 8006f2c:	eeb7 3ae7 	vcvt.f64.f32	d3, s15
	            output_data[0], output_data[1], output_data[2], output_data[3], output_data[4]);
 8006f30:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f32:	3304      	adds	r3, #4
 8006f34:	edd3 7a00 	vldr	s15, [r3]
	    sprintf(result_str, "Results: %.3f, %.3f, %.3f, %.3f, %.3f\n\r",
 8006f38:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
	            output_data[0], output_data[1], output_data[2], output_data[3], output_data[4]);
 8006f3c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f3e:	3308      	adds	r3, #8
 8006f40:	edd3 6a00 	vldr	s13, [r3]
	    sprintf(result_str, "Results: %.3f, %.3f, %.3f, %.3f, %.3f\n\r",
 8006f44:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
	            output_data[0], output_data[1], output_data[2], output_data[3], output_data[4]);
 8006f48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f4a:	330c      	adds	r3, #12
 8006f4c:	edd3 5a00 	vldr	s11, [r3]
	    sprintf(result_str, "Results: %.3f, %.3f, %.3f, %.3f, %.3f\n\r",
 8006f50:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
	            output_data[0], output_data[1], output_data[2], output_data[3], output_data[4]);
 8006f54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f56:	3310      	adds	r3, #16
 8006f58:	edd3 4a00 	vldr	s9, [r3]
	    sprintf(result_str, "Results: %.3f, %.3f, %.3f, %.3f, %.3f\n\r",
 8006f5c:	eeb7 4ae4 	vcvt.f64.f32	d4, s9
 8006f60:	f107 0008 	add.w	r0, r7, #8
 8006f64:	ed8d 4b06 	vstr	d4, [sp, #24]
 8006f68:	ed8d 5b04 	vstr	d5, [sp, #16]
 8006f6c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8006f70:	ed8d 7b00 	vstr	d7, [sp]
 8006f74:	ec53 2b13 	vmov	r2, r3, d3
 8006f78:	4906      	ldr	r1, [pc, #24]	; (8006f94 <post_process+0x7c>)
 8006f7a:	f004 fc3f 	bl	800b7fc <siprintf>

	    // UART?????? ??  ??
	    UART_Transmit(result_str);
 8006f7e:	f107 0308 	add.w	r3, r7, #8
 8006f82:	4618      	mov	r0, r3
 8006f84:	f7ff ffb0 	bl	8006ee8 <UART_Transmit>

  return 0;
 8006f88:	2300      	movs	r3, #0
}
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	3770      	adds	r7, #112	; 0x70
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	bd80      	pop	{r7, pc}
 8006f92:	bf00      	nop
 8006f94:	0800e110 	.word	0x0800e110

08006f98 <MX_X_CUBE_AI_Init>:
/* USER CODE END 2 */

/* Entry points --------------------------------------------------------------*/

void MX_X_CUBE_AI_Init(void)
{
 8006f98:	b580      	push	{r7, lr}
 8006f9a:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN 5 */
  printf("\r\nTEMPLATE - initialization\r\n");
 8006f9c:	4803      	ldr	r0, [pc, #12]	; (8006fac <MX_X_CUBE_AI_Init+0x14>)
 8006f9e:	f004 fbf1 	bl	800b784 <puts>

  ai_boostrap(data_activations0);
 8006fa2:	4803      	ldr	r0, [pc, #12]	; (8006fb0 <MX_X_CUBE_AI_Init+0x18>)
 8006fa4:	f7ff fefc 	bl	8006da0 <ai_boostrap>
    /* USER CODE END 5 */
}
 8006fa8:	bf00      	nop
 8006faa:	bd80      	pop	{r7, pc}
 8006fac:	0800e138 	.word	0x0800e138
 8006fb0:	20000010 	.word	0x20000010

08006fb4 <MX_X_CUBE_AI_Process>:

void MX_X_CUBE_AI_Process(void)
{
 8006fb4:	b580      	push	{r7, lr}
 8006fb6:	b082      	sub	sp, #8
 8006fb8:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN 6 */
  int res = -1;
 8006fba:	f04f 33ff 	mov.w	r3, #4294967295
 8006fbe:	607b      	str	r3, [r7, #4]

  printf("TEMPLATE - run - main loop\r\n");
 8006fc0:	4814      	ldr	r0, [pc, #80]	; (8007014 <MX_X_CUBE_AI_Process+0x60>)
 8006fc2:	f004 fbdf 	bl	800b784 <puts>

  if (network) {
 8006fc6:	4b14      	ldr	r3, [pc, #80]	; (8007018 <MX_X_CUBE_AI_Process+0x64>)
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d010      	beq.n	8006ff0 <MX_X_CUBE_AI_Process+0x3c>

//    do {
      /* 1 - acquire and pre-process input data */
      res = acquire_and_process_data(data_ins);
 8006fce:	4813      	ldr	r0, [pc, #76]	; (800701c <MX_X_CUBE_AI_Process+0x68>)
 8006fd0:	f7ff ff74 	bl	8006ebc <acquire_and_process_data>
 8006fd4:	6078      	str	r0, [r7, #4]
      /* 2 - process the data - call inference engine */
      if (res == 0)
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d102      	bne.n	8006fe2 <MX_X_CUBE_AI_Process+0x2e>
        res = ai_run();
 8006fdc:	f7ff ff44 	bl	8006e68 <ai_run>
 8006fe0:	6078      	str	r0, [r7, #4]
      /* 3- post-process the predictions */
      if (res == 0)
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d103      	bne.n	8006ff0 <MX_X_CUBE_AI_Process+0x3c>
        res = post_process(data_outs);
 8006fe8:	480d      	ldr	r0, [pc, #52]	; (8007020 <MX_X_CUBE_AI_Process+0x6c>)
 8006fea:	f7ff ff95 	bl	8006f18 <post_process>
 8006fee:	6078      	str	r0, [r7, #4]
//    } while (res==0);
  }

  if (res) {
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d00a      	beq.n	800700c <MX_X_CUBE_AI_Process+0x58>
    ai_error err = {AI_ERROR_INVALID_STATE, AI_ERROR_CODE_NETWORK};
 8006ff6:	2311      	movs	r3, #17
 8006ff8:	703b      	strb	r3, [r7, #0]
 8006ffa:	683b      	ldr	r3, [r7, #0]
 8006ffc:	2210      	movs	r2, #16
 8006ffe:	f362 231f 	bfi	r3, r2, #8, #24
 8007002:	603b      	str	r3, [r7, #0]
    ai_log_err(err, "Process has FAILED");
 8007004:	4907      	ldr	r1, [pc, #28]	; (8007024 <MX_X_CUBE_AI_Process+0x70>)
 8007006:	6838      	ldr	r0, [r7, #0]
 8007008:	f7ff feaa 	bl	8006d60 <ai_log_err>
  }
    /* USER CODE END 6 */
}
 800700c:	bf00      	nop
 800700e:	3708      	adds	r7, #8
 8007010:	46bd      	mov	sp, r7
 8007012:	bd80      	pop	{r7, pc}
 8007014:	0800e158 	.word	0x0800e158
 8007018:	2001ad80 	.word	0x2001ad80
 800701c:	20002d70 	.word	0x20002d70
 8007020:	20002d74 	.word	0x20002d74
 8007024:	0800e174 	.word	0x0800e174

08007028 <network_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool network_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 8007028:	b580      	push	{r7, lr}
 800702a:	b082      	sub	sp, #8
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
 8007030:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_network_activations_map, 1, params)) {
 8007032:	683a      	ldr	r2, [r7, #0]
 8007034:	2101      	movs	r1, #1
 8007036:	4851      	ldr	r0, [pc, #324]	; (800717c <network_configure_activations+0x154>)
 8007038:	f000 fbba 	bl	80077b0 <ai_platform_get_activations_map>
 800703c:	4603      	mov	r3, r0
 800703e:	2b00      	cmp	r3, #0
 8007040:	f000 8092 	beq.w	8007168 <network_configure_activations+0x140>
    /* Updating activations (byte) offsets */
    
    input_1_output_array.data = AI_PTR(g_network_activations_map[0] + 46080);
 8007044:	4b4d      	ldr	r3, [pc, #308]	; (800717c <network_configure_activations+0x154>)
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f503 4334 	add.w	r3, r3, #46080	; 0xb400
 800704c:	4a4c      	ldr	r2, [pc, #304]	; (8007180 <network_configure_activations+0x158>)
 800704e:	6093      	str	r3, [r2, #8]
    input_1_output_array.data_start = AI_PTR(g_network_activations_map[0] + 46080);
 8007050:	4b4a      	ldr	r3, [pc, #296]	; (800717c <network_configure_activations+0x154>)
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f503 4334 	add.w	r3, r3, #46080	; 0xb400
 8007058:	4a49      	ldr	r2, [pc, #292]	; (8007180 <network_configure_activations+0x158>)
 800705a:	60d3      	str	r3, [r2, #12]
    
    conv2d_conv2d_output_array.data = AI_PTR(g_network_activations_map[0] + 49152);
 800705c:	4b47      	ldr	r3, [pc, #284]	; (800717c <network_configure_activations+0x154>)
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f503 4340 	add.w	r3, r3, #49152	; 0xc000
 8007064:	4a47      	ldr	r2, [pc, #284]	; (8007184 <network_configure_activations+0x15c>)
 8007066:	6093      	str	r3, [r2, #8]
    conv2d_conv2d_output_array.data_start = AI_PTR(g_network_activations_map[0] + 49152);
 8007068:	4b44      	ldr	r3, [pc, #272]	; (800717c <network_configure_activations+0x154>)
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f503 4340 	add.w	r3, r3, #49152	; 0xc000
 8007070:	4a44      	ldr	r2, [pc, #272]	; (8007184 <network_configure_activations+0x15c>)
 8007072:	60d3      	str	r3, [r2, #12]
    
    conv2d_output_array.data = AI_PTR(g_network_activations_map[0] + 49152);
 8007074:	4b41      	ldr	r3, [pc, #260]	; (800717c <network_configure_activations+0x154>)
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	f503 4340 	add.w	r3, r3, #49152	; 0xc000
 800707c:	4a42      	ldr	r2, [pc, #264]	; (8007188 <network_configure_activations+0x160>)
 800707e:	6093      	str	r3, [r2, #8]
    conv2d_output_array.data_start = AI_PTR(g_network_activations_map[0] + 49152);
 8007080:	4b3e      	ldr	r3, [pc, #248]	; (800717c <network_configure_activations+0x154>)
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f503 4340 	add.w	r3, r3, #49152	; 0xc000
 8007088:	4a3f      	ldr	r2, [pc, #252]	; (8007188 <network_configure_activations+0x160>)
 800708a:	60d3      	str	r3, [r2, #12]
    
    conv2d_1_conv2d_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800708c:	4b3b      	ldr	r3, [pc, #236]	; (800717c <network_configure_activations+0x154>)
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	4a3e      	ldr	r2, [pc, #248]	; (800718c <network_configure_activations+0x164>)
 8007092:	6093      	str	r3, [r2, #8]
    conv2d_1_conv2d_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8007094:	4b39      	ldr	r3, [pc, #228]	; (800717c <network_configure_activations+0x154>)
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	4a3c      	ldr	r2, [pc, #240]	; (800718c <network_configure_activations+0x164>)
 800709a:	60d3      	str	r3, [r2, #12]
    
    conv2d_1_output_array.data = AI_PTR(g_network_activations_map[0] + 49152);
 800709c:	4b37      	ldr	r3, [pc, #220]	; (800717c <network_configure_activations+0x154>)
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	f503 4340 	add.w	r3, r3, #49152	; 0xc000
 80070a4:	4a3a      	ldr	r2, [pc, #232]	; (8007190 <network_configure_activations+0x168>)
 80070a6:	6093      	str	r3, [r2, #8]
    conv2d_1_output_array.data_start = AI_PTR(g_network_activations_map[0] + 49152);
 80070a8:	4b34      	ldr	r3, [pc, #208]	; (800717c <network_configure_activations+0x154>)
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	f503 4340 	add.w	r3, r3, #49152	; 0xc000
 80070b0:	4a37      	ldr	r2, [pc, #220]	; (8007190 <network_configure_activations+0x168>)
 80070b2:	60d3      	str	r3, [r2, #12]
    
    conv2d_2_conv2d_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 80070b4:	4b31      	ldr	r3, [pc, #196]	; (800717c <network_configure_activations+0x154>)
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	4a36      	ldr	r2, [pc, #216]	; (8007194 <network_configure_activations+0x16c>)
 80070ba:	6093      	str	r3, [r2, #8]
    conv2d_2_conv2d_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 80070bc:	4b2f      	ldr	r3, [pc, #188]	; (800717c <network_configure_activations+0x154>)
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	4a34      	ldr	r2, [pc, #208]	; (8007194 <network_configure_activations+0x16c>)
 80070c2:	60d3      	str	r3, [r2, #12]
    
    conv2d_2_output_array.data = AI_PTR(g_network_activations_map[0] + 49152);
 80070c4:	4b2d      	ldr	r3, [pc, #180]	; (800717c <network_configure_activations+0x154>)
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	f503 4340 	add.w	r3, r3, #49152	; 0xc000
 80070cc:	4a32      	ldr	r2, [pc, #200]	; (8007198 <network_configure_activations+0x170>)
 80070ce:	6093      	str	r3, [r2, #8]
    conv2d_2_output_array.data_start = AI_PTR(g_network_activations_map[0] + 49152);
 80070d0:	4b2a      	ldr	r3, [pc, #168]	; (800717c <network_configure_activations+0x154>)
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	f503 4340 	add.w	r3, r3, #49152	; 0xc000
 80070d8:	4a2f      	ldr	r2, [pc, #188]	; (8007198 <network_configure_activations+0x170>)
 80070da:	60d3      	str	r3, [r2, #12]
    
    global_average_pooling2d_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 80070dc:	4b27      	ldr	r3, [pc, #156]	; (800717c <network_configure_activations+0x154>)
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	4a2e      	ldr	r2, [pc, #184]	; (800719c <network_configure_activations+0x174>)
 80070e2:	6093      	str	r3, [r2, #8]
    global_average_pooling2d_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 80070e4:	4b25      	ldr	r3, [pc, #148]	; (800717c <network_configure_activations+0x154>)
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	4a2c      	ldr	r2, [pc, #176]	; (800719c <network_configure_activations+0x174>)
 80070ea:	60d3      	str	r3, [r2, #12]
    
    dense_dense_output_array.data = AI_PTR(g_network_activations_map[0] + 64);
 80070ec:	4b23      	ldr	r3, [pc, #140]	; (800717c <network_configure_activations+0x154>)
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	3340      	adds	r3, #64	; 0x40
 80070f2:	4a2b      	ldr	r2, [pc, #172]	; (80071a0 <network_configure_activations+0x178>)
 80070f4:	6093      	str	r3, [r2, #8]
    dense_dense_output_array.data_start = AI_PTR(g_network_activations_map[0] + 64);
 80070f6:	4b21      	ldr	r3, [pc, #132]	; (800717c <network_configure_activations+0x154>)
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	3340      	adds	r3, #64	; 0x40
 80070fc:	4a28      	ldr	r2, [pc, #160]	; (80071a0 <network_configure_activations+0x178>)
 80070fe:	60d3      	str	r3, [r2, #12]
    
    dense_output_array.data = AI_PTR(g_network_activations_map[0] + 576);
 8007100:	4b1e      	ldr	r3, [pc, #120]	; (800717c <network_configure_activations+0x154>)
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8007108:	4a26      	ldr	r2, [pc, #152]	; (80071a4 <network_configure_activations+0x17c>)
 800710a:	6093      	str	r3, [r2, #8]
    dense_output_array.data_start = AI_PTR(g_network_activations_map[0] + 576);
 800710c:	4b1b      	ldr	r3, [pc, #108]	; (800717c <network_configure_activations+0x154>)
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8007114:	4a23      	ldr	r2, [pc, #140]	; (80071a4 <network_configure_activations+0x17c>)
 8007116:	60d3      	str	r3, [r2, #12]
    
    dense_1_dense_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8007118:	4b18      	ldr	r3, [pc, #96]	; (800717c <network_configure_activations+0x154>)
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	4a22      	ldr	r2, [pc, #136]	; (80071a8 <network_configure_activations+0x180>)
 800711e:	6093      	str	r3, [r2, #8]
    dense_1_dense_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8007120:	4b16      	ldr	r3, [pc, #88]	; (800717c <network_configure_activations+0x154>)
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	4a20      	ldr	r2, [pc, #128]	; (80071a8 <network_configure_activations+0x180>)
 8007126:	60d3      	str	r3, [r2, #12]
    
    dense_1_output_array.data = AI_PTR(g_network_activations_map[0] + 256);
 8007128:	4b14      	ldr	r3, [pc, #80]	; (800717c <network_configure_activations+0x154>)
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8007130:	4a1e      	ldr	r2, [pc, #120]	; (80071ac <network_configure_activations+0x184>)
 8007132:	6093      	str	r3, [r2, #8]
    dense_1_output_array.data_start = AI_PTR(g_network_activations_map[0] + 256);
 8007134:	4b11      	ldr	r3, [pc, #68]	; (800717c <network_configure_activations+0x154>)
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800713c:	4a1b      	ldr	r2, [pc, #108]	; (80071ac <network_configure_activations+0x184>)
 800713e:	60d3      	str	r3, [r2, #12]
    
    number_output_dense_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8007140:	4b0e      	ldr	r3, [pc, #56]	; (800717c <network_configure_activations+0x154>)
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	4a1a      	ldr	r2, [pc, #104]	; (80071b0 <network_configure_activations+0x188>)
 8007146:	6093      	str	r3, [r2, #8]
    number_output_dense_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8007148:	4b0c      	ldr	r3, [pc, #48]	; (800717c <network_configure_activations+0x154>)
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	4a18      	ldr	r2, [pc, #96]	; (80071b0 <network_configure_activations+0x188>)
 800714e:	60d3      	str	r3, [r2, #12]
    
    number_output_output_array.data = AI_PTR(g_network_activations_map[0] + 20);
 8007150:	4b0a      	ldr	r3, [pc, #40]	; (800717c <network_configure_activations+0x154>)
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	3314      	adds	r3, #20
 8007156:	4a17      	ldr	r2, [pc, #92]	; (80071b4 <network_configure_activations+0x18c>)
 8007158:	6093      	str	r3, [r2, #8]
    number_output_output_array.data_start = AI_PTR(g_network_activations_map[0] + 20);
 800715a:	4b08      	ldr	r3, [pc, #32]	; (800717c <network_configure_activations+0x154>)
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	3314      	adds	r3, #20
 8007160:	4a14      	ldr	r2, [pc, #80]	; (80071b4 <network_configure_activations+0x18c>)
 8007162:	60d3      	str	r3, [r2, #12]
    
    return true;
 8007164:	2301      	movs	r3, #1
 8007166:	e005      	b.n	8007174 <network_configure_activations+0x14c>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 8007168:	2213      	movs	r2, #19
 800716a:	2130      	movs	r1, #48	; 0x30
 800716c:	6878      	ldr	r0, [r7, #4]
 800716e:	f000 fc9d 	bl	8007aac <ai_platform_network_set_error>
  return false;
 8007172:	2300      	movs	r3, #0
}
 8007174:	4618      	mov	r0, r3
 8007176:	3708      	adds	r7, #8
 8007178:	46bd      	mov	sp, r7
 800717a:	bd80      	pop	{r7, pc}
 800717c:	2001ad8c 	.word	0x2001ad8c
 8007180:	200000b4 	.word	0x200000b4
 8007184:	200000c4 	.word	0x200000c4
 8007188:	200000d4 	.word	0x200000d4
 800718c:	200000e4 	.word	0x200000e4
 8007190:	200000f4 	.word	0x200000f4
 8007194:	20000104 	.word	0x20000104
 8007198:	20000114 	.word	0x20000114
 800719c:	20000124 	.word	0x20000124
 80071a0:	20000134 	.word	0x20000134
 80071a4:	20000144 	.word	0x20000144
 80071a8:	20000154 	.word	0x20000154
 80071ac:	20000164 	.word	0x20000164
 80071b0:	20000174 	.word	0x20000174
 80071b4:	20000184 	.word	0x20000184

080071b8 <network_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool network_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b082      	sub	sp, #8
 80071bc:	af00      	add	r7, sp, #0
 80071be:	6078      	str	r0, [r7, #4]
 80071c0:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_network_weights_map, 1, params)) {
 80071c2:	683a      	ldr	r2, [r7, #0]
 80071c4:	2101      	movs	r1, #1
 80071c6:	4879      	ldr	r0, [pc, #484]	; (80073ac <network_configure_weights+0x1f4>)
 80071c8:	f000 fa9a 	bl	8007700 <ai_platform_get_weights_map>
 80071cc:	4603      	mov	r3, r0
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	f000 80e2 	beq.w	8007398 <network_configure_weights+0x1e0>
    /* Updating weights (byte) offsets */
    
    conv2d_1_conv2d_weights_array.format |= AI_FMT_FLAG_CONST;
 80071d4:	4b76      	ldr	r3, [pc, #472]	; (80073b0 <network_configure_weights+0x1f8>)
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80071dc:	4a74      	ldr	r2, [pc, #464]	; (80073b0 <network_configure_weights+0x1f8>)
 80071de:	6013      	str	r3, [r2, #0]
    conv2d_1_conv2d_weights_array.data = AI_PTR(g_network_weights_map[0] + 0);
 80071e0:	4b72      	ldr	r3, [pc, #456]	; (80073ac <network_configure_weights+0x1f4>)
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	4a72      	ldr	r2, [pc, #456]	; (80073b0 <network_configure_weights+0x1f8>)
 80071e6:	6093      	str	r3, [r2, #8]
    conv2d_1_conv2d_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 0);
 80071e8:	4b70      	ldr	r3, [pc, #448]	; (80073ac <network_configure_weights+0x1f4>)
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	4a70      	ldr	r2, [pc, #448]	; (80073b0 <network_configure_weights+0x1f8>)
 80071ee:	60d3      	str	r3, [r2, #12]
    
    conv2d_1_conv2d_bias_array.format |= AI_FMT_FLAG_CONST;
 80071f0:	4b70      	ldr	r3, [pc, #448]	; (80073b4 <network_configure_weights+0x1fc>)
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80071f8:	4a6e      	ldr	r2, [pc, #440]	; (80073b4 <network_configure_weights+0x1fc>)
 80071fa:	6013      	str	r3, [r2, #0]
    conv2d_1_conv2d_bias_array.data = AI_PTR(g_network_weights_map[0] + 9216);
 80071fc:	4b6b      	ldr	r3, [pc, #428]	; (80073ac <network_configure_weights+0x1f4>)
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8007204:	4a6b      	ldr	r2, [pc, #428]	; (80073b4 <network_configure_weights+0x1fc>)
 8007206:	6093      	str	r3, [r2, #8]
    conv2d_1_conv2d_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 9216);
 8007208:	4b68      	ldr	r3, [pc, #416]	; (80073ac <network_configure_weights+0x1f4>)
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8007210:	4a68      	ldr	r2, [pc, #416]	; (80073b4 <network_configure_weights+0x1fc>)
 8007212:	60d3      	str	r3, [r2, #12]
    
    conv2d_2_conv2d_weights_array.format |= AI_FMT_FLAG_CONST;
 8007214:	4b68      	ldr	r3, [pc, #416]	; (80073b8 <network_configure_weights+0x200>)
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800721c:	4a66      	ldr	r2, [pc, #408]	; (80073b8 <network_configure_weights+0x200>)
 800721e:	6013      	str	r3, [r2, #0]
    conv2d_2_conv2d_weights_array.data = AI_PTR(g_network_weights_map[0] + 9280);
 8007220:	4b62      	ldr	r3, [pc, #392]	; (80073ac <network_configure_weights+0x1f4>)
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f503 5311 	add.w	r3, r3, #9280	; 0x2440
 8007228:	4a63      	ldr	r2, [pc, #396]	; (80073b8 <network_configure_weights+0x200>)
 800722a:	6093      	str	r3, [r2, #8]
    conv2d_2_conv2d_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 9280);
 800722c:	4b5f      	ldr	r3, [pc, #380]	; (80073ac <network_configure_weights+0x1f4>)
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	f503 5311 	add.w	r3, r3, #9280	; 0x2440
 8007234:	4a60      	ldr	r2, [pc, #384]	; (80073b8 <network_configure_weights+0x200>)
 8007236:	60d3      	str	r3, [r2, #12]
    
    conv2d_2_conv2d_bias_array.format |= AI_FMT_FLAG_CONST;
 8007238:	4b60      	ldr	r3, [pc, #384]	; (80073bc <network_configure_weights+0x204>)
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007240:	4a5e      	ldr	r2, [pc, #376]	; (80073bc <network_configure_weights+0x204>)
 8007242:	6013      	str	r3, [r2, #0]
    conv2d_2_conv2d_bias_array.data = AI_PTR(g_network_weights_map[0] + 18496);
 8007244:	4b59      	ldr	r3, [pc, #356]	; (80073ac <network_configure_weights+0x1f4>)
 8007246:	681a      	ldr	r2, [r3, #0]
 8007248:	f644 0340 	movw	r3, #18496	; 0x4840
 800724c:	4413      	add	r3, r2
 800724e:	4a5b      	ldr	r2, [pc, #364]	; (80073bc <network_configure_weights+0x204>)
 8007250:	6093      	str	r3, [r2, #8]
    conv2d_2_conv2d_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 18496);
 8007252:	4b56      	ldr	r3, [pc, #344]	; (80073ac <network_configure_weights+0x1f4>)
 8007254:	681a      	ldr	r2, [r3, #0]
 8007256:	f644 0340 	movw	r3, #18496	; 0x4840
 800725a:	4413      	add	r3, r2
 800725c:	4a57      	ldr	r2, [pc, #348]	; (80073bc <network_configure_weights+0x204>)
 800725e:	60d3      	str	r3, [r2, #12]
    
    dense_dense_weights_array.format |= AI_FMT_FLAG_CONST;
 8007260:	4b57      	ldr	r3, [pc, #348]	; (80073c0 <network_configure_weights+0x208>)
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007268:	4a55      	ldr	r2, [pc, #340]	; (80073c0 <network_configure_weights+0x208>)
 800726a:	6013      	str	r3, [r2, #0]
    dense_dense_weights_array.data = AI_PTR(g_network_weights_map[0] + 18560);
 800726c:	4b4f      	ldr	r3, [pc, #316]	; (80073ac <network_configure_weights+0x1f4>)
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	f503 4391 	add.w	r3, r3, #18560	; 0x4880
 8007274:	4a52      	ldr	r2, [pc, #328]	; (80073c0 <network_configure_weights+0x208>)
 8007276:	6093      	str	r3, [r2, #8]
    dense_dense_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 18560);
 8007278:	4b4c      	ldr	r3, [pc, #304]	; (80073ac <network_configure_weights+0x1f4>)
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	f503 4391 	add.w	r3, r3, #18560	; 0x4880
 8007280:	4a4f      	ldr	r2, [pc, #316]	; (80073c0 <network_configure_weights+0x208>)
 8007282:	60d3      	str	r3, [r2, #12]
    
    dense_dense_bias_array.format |= AI_FMT_FLAG_CONST;
 8007284:	4b4f      	ldr	r3, [pc, #316]	; (80073c4 <network_configure_weights+0x20c>)
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800728c:	4a4d      	ldr	r2, [pc, #308]	; (80073c4 <network_configure_weights+0x20c>)
 800728e:	6013      	str	r3, [r2, #0]
    dense_dense_bias_array.data = AI_PTR(g_network_weights_map[0] + 26752);
 8007290:	4b46      	ldr	r3, [pc, #280]	; (80073ac <network_configure_weights+0x1f4>)
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	f503 43d1 	add.w	r3, r3, #26752	; 0x6880
 8007298:	4a4a      	ldr	r2, [pc, #296]	; (80073c4 <network_configure_weights+0x20c>)
 800729a:	6093      	str	r3, [r2, #8]
    dense_dense_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 26752);
 800729c:	4b43      	ldr	r3, [pc, #268]	; (80073ac <network_configure_weights+0x1f4>)
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f503 43d1 	add.w	r3, r3, #26752	; 0x6880
 80072a4:	4a47      	ldr	r2, [pc, #284]	; (80073c4 <network_configure_weights+0x20c>)
 80072a6:	60d3      	str	r3, [r2, #12]
    
    dense_1_dense_weights_array.format |= AI_FMT_FLAG_CONST;
 80072a8:	4b47      	ldr	r3, [pc, #284]	; (80073c8 <network_configure_weights+0x210>)
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80072b0:	4a45      	ldr	r2, [pc, #276]	; (80073c8 <network_configure_weights+0x210>)
 80072b2:	6013      	str	r3, [r2, #0]
    dense_1_dense_weights_array.data = AI_PTR(g_network_weights_map[0] + 27264);
 80072b4:	4b3d      	ldr	r3, [pc, #244]	; (80073ac <network_configure_weights+0x1f4>)
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	f503 43d5 	add.w	r3, r3, #27264	; 0x6a80
 80072bc:	4a42      	ldr	r2, [pc, #264]	; (80073c8 <network_configure_weights+0x210>)
 80072be:	6093      	str	r3, [r2, #8]
    dense_1_dense_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 27264);
 80072c0:	4b3a      	ldr	r3, [pc, #232]	; (80073ac <network_configure_weights+0x1f4>)
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	f503 43d5 	add.w	r3, r3, #27264	; 0x6a80
 80072c8:	4a3f      	ldr	r2, [pc, #252]	; (80073c8 <network_configure_weights+0x210>)
 80072ca:	60d3      	str	r3, [r2, #12]
    
    dense_1_dense_bias_array.format |= AI_FMT_FLAG_CONST;
 80072cc:	4b3f      	ldr	r3, [pc, #252]	; (80073cc <network_configure_weights+0x214>)
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80072d4:	4a3d      	ldr	r2, [pc, #244]	; (80073cc <network_configure_weights+0x214>)
 80072d6:	6013      	str	r3, [r2, #0]
    dense_1_dense_bias_array.data = AI_PTR(g_network_weights_map[0] + 60032);
 80072d8:	4b34      	ldr	r3, [pc, #208]	; (80073ac <network_configure_weights+0x1f4>)
 80072da:	681a      	ldr	r2, [r3, #0]
 80072dc:	f64e 2380 	movw	r3, #60032	; 0xea80
 80072e0:	4413      	add	r3, r2
 80072e2:	4a3a      	ldr	r2, [pc, #232]	; (80073cc <network_configure_weights+0x214>)
 80072e4:	6093      	str	r3, [r2, #8]
    dense_1_dense_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 60032);
 80072e6:	4b31      	ldr	r3, [pc, #196]	; (80073ac <network_configure_weights+0x1f4>)
 80072e8:	681a      	ldr	r2, [r3, #0]
 80072ea:	f64e 2380 	movw	r3, #60032	; 0xea80
 80072ee:	4413      	add	r3, r2
 80072f0:	4a36      	ldr	r2, [pc, #216]	; (80073cc <network_configure_weights+0x214>)
 80072f2:	60d3      	str	r3, [r2, #12]
    
    number_output_dense_weights_array.format |= AI_FMT_FLAG_CONST;
 80072f4:	4b36      	ldr	r3, [pc, #216]	; (80073d0 <network_configure_weights+0x218>)
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80072fc:	4a34      	ldr	r2, [pc, #208]	; (80073d0 <network_configure_weights+0x218>)
 80072fe:	6013      	str	r3, [r2, #0]
    number_output_dense_weights_array.data = AI_PTR(g_network_weights_map[0] + 60288);
 8007300:	4b2a      	ldr	r3, [pc, #168]	; (80073ac <network_configure_weights+0x1f4>)
 8007302:	681a      	ldr	r2, [r3, #0]
 8007304:	f64e 3380 	movw	r3, #60288	; 0xeb80
 8007308:	4413      	add	r3, r2
 800730a:	4a31      	ldr	r2, [pc, #196]	; (80073d0 <network_configure_weights+0x218>)
 800730c:	6093      	str	r3, [r2, #8]
    number_output_dense_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 60288);
 800730e:	4b27      	ldr	r3, [pc, #156]	; (80073ac <network_configure_weights+0x1f4>)
 8007310:	681a      	ldr	r2, [r3, #0]
 8007312:	f64e 3380 	movw	r3, #60288	; 0xeb80
 8007316:	4413      	add	r3, r2
 8007318:	4a2d      	ldr	r2, [pc, #180]	; (80073d0 <network_configure_weights+0x218>)
 800731a:	60d3      	str	r3, [r2, #12]
    
    number_output_dense_bias_array.format |= AI_FMT_FLAG_CONST;
 800731c:	4b2d      	ldr	r3, [pc, #180]	; (80073d4 <network_configure_weights+0x21c>)
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007324:	4a2b      	ldr	r2, [pc, #172]	; (80073d4 <network_configure_weights+0x21c>)
 8007326:	6013      	str	r3, [r2, #0]
    number_output_dense_bias_array.data = AI_PTR(g_network_weights_map[0] + 61568);
 8007328:	4b20      	ldr	r3, [pc, #128]	; (80073ac <network_configure_weights+0x1f4>)
 800732a:	681a      	ldr	r2, [r3, #0]
 800732c:	f24f 0380 	movw	r3, #61568	; 0xf080
 8007330:	4413      	add	r3, r2
 8007332:	4a28      	ldr	r2, [pc, #160]	; (80073d4 <network_configure_weights+0x21c>)
 8007334:	6093      	str	r3, [r2, #8]
    number_output_dense_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 61568);
 8007336:	4b1d      	ldr	r3, [pc, #116]	; (80073ac <network_configure_weights+0x1f4>)
 8007338:	681a      	ldr	r2, [r3, #0]
 800733a:	f24f 0380 	movw	r3, #61568	; 0xf080
 800733e:	4413      	add	r3, r2
 8007340:	4a24      	ldr	r2, [pc, #144]	; (80073d4 <network_configure_weights+0x21c>)
 8007342:	60d3      	str	r3, [r2, #12]
    
    conv2d_conv2d_weights_array.format |= AI_FMT_FLAG_CONST;
 8007344:	4b24      	ldr	r3, [pc, #144]	; (80073d8 <network_configure_weights+0x220>)
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800734c:	4a22      	ldr	r2, [pc, #136]	; (80073d8 <network_configure_weights+0x220>)
 800734e:	6013      	str	r3, [r2, #0]
    conv2d_conv2d_weights_array.data = AI_PTR(g_network_weights_map[0] + 61588);
 8007350:	4b16      	ldr	r3, [pc, #88]	; (80073ac <network_configure_weights+0x1f4>)
 8007352:	681a      	ldr	r2, [r3, #0]
 8007354:	f24f 0394 	movw	r3, #61588	; 0xf094
 8007358:	4413      	add	r3, r2
 800735a:	4a1f      	ldr	r2, [pc, #124]	; (80073d8 <network_configure_weights+0x220>)
 800735c:	6093      	str	r3, [r2, #8]
    conv2d_conv2d_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 61588);
 800735e:	4b13      	ldr	r3, [pc, #76]	; (80073ac <network_configure_weights+0x1f4>)
 8007360:	681a      	ldr	r2, [r3, #0]
 8007362:	f24f 0394 	movw	r3, #61588	; 0xf094
 8007366:	4413      	add	r3, r2
 8007368:	4a1b      	ldr	r2, [pc, #108]	; (80073d8 <network_configure_weights+0x220>)
 800736a:	60d3      	str	r3, [r2, #12]
    
    conv2d_conv2d_bias_array.format |= AI_FMT_FLAG_CONST;
 800736c:	4b1b      	ldr	r3, [pc, #108]	; (80073dc <network_configure_weights+0x224>)
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007374:	4a19      	ldr	r2, [pc, #100]	; (80073dc <network_configure_weights+0x224>)
 8007376:	6013      	str	r3, [r2, #0]
    conv2d_conv2d_bias_array.data = AI_PTR(g_network_weights_map[0] + 62164);
 8007378:	4b0c      	ldr	r3, [pc, #48]	; (80073ac <network_configure_weights+0x1f4>)
 800737a:	681a      	ldr	r2, [r3, #0]
 800737c:	f24f 23d4 	movw	r3, #62164	; 0xf2d4
 8007380:	4413      	add	r3, r2
 8007382:	4a16      	ldr	r2, [pc, #88]	; (80073dc <network_configure_weights+0x224>)
 8007384:	6093      	str	r3, [r2, #8]
    conv2d_conv2d_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 62164);
 8007386:	4b09      	ldr	r3, [pc, #36]	; (80073ac <network_configure_weights+0x1f4>)
 8007388:	681a      	ldr	r2, [r3, #0]
 800738a:	f24f 23d4 	movw	r3, #62164	; 0xf2d4
 800738e:	4413      	add	r3, r2
 8007390:	4a12      	ldr	r2, [pc, #72]	; (80073dc <network_configure_weights+0x224>)
 8007392:	60d3      	str	r3, [r2, #12]
    
    return true;
 8007394:	2301      	movs	r3, #1
 8007396:	e005      	b.n	80073a4 <network_configure_weights+0x1ec>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 8007398:	2212      	movs	r2, #18
 800739a:	2130      	movs	r1, #48	; 0x30
 800739c:	6878      	ldr	r0, [r7, #4]
 800739e:	f000 fb85 	bl	8007aac <ai_platform_network_set_error>
  return false;
 80073a2:	2300      	movs	r3, #0
}
 80073a4:	4618      	mov	r0, r3
 80073a6:	3708      	adds	r7, #8
 80073a8:	46bd      	mov	sp, r7
 80073aa:	bd80      	pop	{r7, pc}
 80073ac:	2001ad90 	.word	0x2001ad90
 80073b0:	20000014 	.word	0x20000014
 80073b4:	20000024 	.word	0x20000024
 80073b8:	20000034 	.word	0x20000034
 80073bc:	20000044 	.word	0x20000044
 80073c0:	20000054 	.word	0x20000054
 80073c4:	20000064 	.word	0x20000064
 80073c8:	20000074 	.word	0x20000074
 80073cc:	20000084 	.word	0x20000084
 80073d0:	20000094 	.word	0x20000094
 80073d4:	200000a4 	.word	0x200000a4
 80073d8:	20000194 	.word	0x20000194
 80073dc:	200001a4 	.word	0x200001a4

080073e0 <ai_network_get_error>:
  return false;
}

AI_API_ENTRY
ai_error ai_network_get_error(ai_handle network)
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b082      	sub	sp, #8
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
  return ai_platform_network_get_error(network);
 80073e8:	6878      	ldr	r0, [r7, #4]
 80073ea:	f000 fa53 	bl	8007894 <ai_platform_network_get_error>
 80073ee:	4603      	mov	r3, r0
}
 80073f0:	4618      	mov	r0, r3
 80073f2:	3708      	adds	r7, #8
 80073f4:	46bd      	mov	sp, r7
 80073f6:	bd80      	pop	{r7, pc}

080073f8 <ai_network_create>:

AI_API_ENTRY
ai_error ai_network_create(
  ai_handle* network, const ai_buffer* network_config)
{
 80073f8:	b580      	push	{r7, lr}
 80073fa:	b084      	sub	sp, #16
 80073fc:	af02      	add	r7, sp, #8
 80073fe:	6078      	str	r0, [r7, #4]
 8007400:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 8007402:	2300      	movs	r3, #0
 8007404:	9301      	str	r3, [sp, #4]
 8007406:	2305      	movs	r3, #5
 8007408:	9300      	str	r3, [sp, #0]
 800740a:	2301      	movs	r3, #1
 800740c:	4a04      	ldr	r2, [pc, #16]	; (8007420 <ai_network_create+0x28>)
 800740e:	6839      	ldr	r1, [r7, #0]
 8007410:	6878      	ldr	r0, [r7, #4]
 8007412:	f000 fe65 	bl	80080e0 <ai_platform_network_create>
 8007416:	4603      	mov	r3, r0
    network, network_config, 
    &AI_NET_OBJ_INSTANCE,
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 8007418:	4618      	mov	r0, r3
 800741a:	3708      	adds	r7, #8
 800741c:	46bd      	mov	sp, r7
 800741e:	bd80      	pop	{r7, pc}
 8007420:	20000db8 	.word	0x20000db8

08007424 <ai_network_create_and_init>:

AI_API_ENTRY
ai_error ai_network_create_and_init(
  ai_handle* network, const ai_handle activations[], const ai_handle weights[])
{
 8007424:	b580      	push	{r7, lr}
 8007426:	b096      	sub	sp, #88	; 0x58
 8007428:	af00      	add	r7, sp, #0
 800742a:	60f8      	str	r0, [r7, #12]
 800742c:	60b9      	str	r1, [r7, #8]
 800742e:	607a      	str	r2, [r7, #4]
    ai_error err;
    ai_network_params params;

    err = ai_network_create(network, AI_NETWORK_DATA_CONFIG);
 8007430:	2100      	movs	r1, #0
 8007432:	68f8      	ldr	r0, [r7, #12]
 8007434:	f7ff ffe0 	bl	80073f8 <ai_network_create>
 8007438:	4603      	mov	r3, r0
 800743a:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (err.type != AI_ERROR_NONE)
 800743c:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8007440:	2b00      	cmp	r3, #0
 8007442:	d001      	beq.n	8007448 <ai_network_create_and_init+0x24>
        return err;
 8007444:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007446:	e05d      	b.n	8007504 <ai_network_create_and_init+0xe0>
    if (ai_network_data_params_get(&params) != true) {
 8007448:	f107 0314 	add.w	r3, r7, #20
 800744c:	4618      	mov	r0, r3
 800744e:	f000 f8dd 	bl	800760c <ai_network_data_params_get>
 8007452:	4603      	mov	r3, r0
 8007454:	f083 0301 	eor.w	r3, r3, #1
 8007458:	b2db      	uxtb	r3, r3
 800745a:	2b00      	cmp	r3, #0
 800745c:	d008      	beq.n	8007470 <ai_network_create_and_init+0x4c>
        err = ai_network_get_error(*network);
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	4618      	mov	r0, r3
 8007464:	f7ff ffbc 	bl	80073e0 <ai_network_get_error>
 8007468:	4603      	mov	r3, r0
 800746a:	64fb      	str	r3, [r7, #76]	; 0x4c
        return err;
 800746c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800746e:	e049      	b.n	8007504 <ai_network_create_and_init+0xe0>
    }
#if defined(AI_NETWORK_DATA_ACTIVATIONS_COUNT)
    if (activations) {
 8007470:	68bb      	ldr	r3, [r7, #8]
 8007472:	2b00      	cmp	r3, #0
 8007474:	d016      	beq.n	80074a4 <ai_network_create_and_init+0x80>
        /* set the addresses of the activations buffers */
        for (int idx=0;idx<params.map_activations.size;idx++)
 8007476:	2300      	movs	r3, #0
 8007478:	657b      	str	r3, [r7, #84]	; 0x54
 800747a:	e00e      	b.n	800749a <ai_network_create_and_init+0x76>
            AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_activations, idx, activations[idx]);
 800747c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800747e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007480:	009b      	lsls	r3, r3, #2
 8007482:	68ba      	ldr	r2, [r7, #8]
 8007484:	4413      	add	r3, r2
 8007486:	681a      	ldr	r2, [r3, #0]
 8007488:	f107 0314 	add.w	r3, r7, #20
 800748c:	330c      	adds	r3, #12
 800748e:	4618      	mov	r0, r3
 8007490:	f000 f922 	bl	80076d8 <ai_buffer_array_item_set_address>
        for (int idx=0;idx<params.map_activations.size;idx++)
 8007494:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007496:	3301      	adds	r3, #1
 8007498:	657b      	str	r3, [r7, #84]	; 0x54
 800749a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800749c:	461a      	mov	r2, r3
 800749e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80074a0:	4293      	cmp	r3, r2
 80074a2:	dbeb      	blt.n	800747c <ai_network_create_and_init+0x58>
    }
#endif
#if defined(AI_NETWORK_DATA_WEIGHTS_COUNT)
    if (weights) {
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d016      	beq.n	80074d8 <ai_network_create_and_init+0xb4>
        /* set the addresses of the weight buffers */
        for (int idx=0;idx<params.map_weights.size;idx++)
 80074aa:	2300      	movs	r3, #0
 80074ac:	653b      	str	r3, [r7, #80]	; 0x50
 80074ae:	e00e      	b.n	80074ce <ai_network_create_and_init+0xaa>
            AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_weights, idx, weights[idx]);
 80074b0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80074b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80074b4:	009b      	lsls	r3, r3, #2
 80074b6:	687a      	ldr	r2, [r7, #4]
 80074b8:	4413      	add	r3, r2
 80074ba:	681a      	ldr	r2, [r3, #0]
 80074bc:	f107 0314 	add.w	r3, r7, #20
 80074c0:	3304      	adds	r3, #4
 80074c2:	4618      	mov	r0, r3
 80074c4:	f000 f908 	bl	80076d8 <ai_buffer_array_item_set_address>
        for (int idx=0;idx<params.map_weights.size;idx++)
 80074c8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80074ca:	3301      	adds	r3, #1
 80074cc:	653b      	str	r3, [r7, #80]	; 0x50
 80074ce:	8b7b      	ldrh	r3, [r7, #26]
 80074d0:	461a      	mov	r2, r3
 80074d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80074d4:	4293      	cmp	r3, r2
 80074d6:	dbeb      	blt.n	80074b0 <ai_network_create_and_init+0x8c>
    }
#endif
    if (ai_network_init(*network, &params) != true) {
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f107 0214 	add.w	r2, r7, #20
 80074e0:	4611      	mov	r1, r2
 80074e2:	4618      	mov	r0, r3
 80074e4:	f000 f846 	bl	8007574 <ai_network_init>
 80074e8:	4603      	mov	r3, r0
 80074ea:	f083 0301 	eor.w	r3, r3, #1
 80074ee:	b2db      	uxtb	r3, r3
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d006      	beq.n	8007502 <ai_network_create_and_init+0xde>
        err = ai_network_get_error(*network);
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	4618      	mov	r0, r3
 80074fa:	f7ff ff71 	bl	80073e0 <ai_network_get_error>
 80074fe:	4603      	mov	r3, r0
 8007500:	64fb      	str	r3, [r7, #76]	; 0x4c
    }
    return err;
 8007502:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 8007504:	4618      	mov	r0, r3
 8007506:	3758      	adds	r7, #88	; 0x58
 8007508:	46bd      	mov	sp, r7
 800750a:	bd80      	pop	{r7, pc}

0800750c <ai_network_inputs_get>:

AI_API_ENTRY
ai_buffer* ai_network_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
 800750c:	b580      	push	{r7, lr}
 800750e:	b082      	sub	sp, #8
 8007510:	af00      	add	r7, sp, #0
 8007512:	6078      	str	r0, [r7, #4]
 8007514:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	2b00      	cmp	r3, #0
 800751a:	d104      	bne.n	8007526 <ai_network_inputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 800751c:	4b06      	ldr	r3, [pc, #24]	; (8007538 <ai_network_inputs_get+0x2c>)
 800751e:	607b      	str	r3, [r7, #4]
    ((ai_network *)network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	4a06      	ldr	r2, [pc, #24]	; (800753c <ai_network_inputs_get+0x30>)
 8007524:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 8007526:	6839      	ldr	r1, [r7, #0]
 8007528:	6878      	ldr	r0, [r7, #4]
 800752a:	f000 fac5 	bl	8007ab8 <ai_platform_inputs_get>
 800752e:	4603      	mov	r3, r0
}
 8007530:	4618      	mov	r0, r3
 8007532:	3708      	adds	r7, #8
 8007534:	46bd      	mov	sp, r7
 8007536:	bd80      	pop	{r7, pc}
 8007538:	20000db8 	.word	0x20000db8
 800753c:	a1c00100 	.word	0xa1c00100

08007540 <ai_network_outputs_get>:

AI_API_ENTRY
ai_buffer* ai_network_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
 8007540:	b580      	push	{r7, lr}
 8007542:	b082      	sub	sp, #8
 8007544:	af00      	add	r7, sp, #0
 8007546:	6078      	str	r0, [r7, #4]
 8007548:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	2b00      	cmp	r3, #0
 800754e:	d104      	bne.n	800755a <ai_network_outputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 8007550:	4b06      	ldr	r3, [pc, #24]	; (800756c <ai_network_outputs_get+0x2c>)
 8007552:	607b      	str	r3, [r7, #4]
    ((ai_network *)network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	4a06      	ldr	r2, [pc, #24]	; (8007570 <ai_network_outputs_get+0x30>)
 8007558:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 800755a:	6839      	ldr	r1, [r7, #0]
 800755c:	6878      	ldr	r0, [r7, #4]
 800755e:	f000 fc37 	bl	8007dd0 <ai_platform_outputs_get>
 8007562:	4603      	mov	r3, r0
}
 8007564:	4618      	mov	r0, r3
 8007566:	3708      	adds	r7, #8
 8007568:	46bd      	mov	sp, r7
 800756a:	bd80      	pop	{r7, pc}
 800756c:	20000db8 	.word	0x20000db8
 8007570:	a1c00100 	.word	0xa1c00100

08007574 <ai_network_init>:
}

AI_API_ENTRY
ai_bool ai_network_init(
  ai_handle network, const ai_network_params* params)
{
 8007574:	b580      	push	{r7, lr}
 8007576:	b084      	sub	sp, #16
 8007578:	af00      	add	r7, sp, #0
 800757a:	6078      	str	r0, [r7, #4]
 800757c:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = ai_platform_network_init(network, params);
 800757e:	6839      	ldr	r1, [r7, #0]
 8007580:	6878      	ldr	r0, [r7, #4]
 8007582:	f000 ff87 	bl	8008494 <ai_platform_network_init>
 8007586:	60f8      	str	r0, [r7, #12]
  if (!net_ctx) return false;
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	2b00      	cmp	r3, #0
 800758c:	d101      	bne.n	8007592 <ai_network_init+0x1e>
 800758e:	2300      	movs	r3, #0
 8007590:	e028      	b.n	80075e4 <ai_network_init+0x70>

  ai_bool ok = true;
 8007592:	2301      	movs	r3, #1
 8007594:	72fb      	strb	r3, [r7, #11]
  ok &= network_configure_weights(net_ctx, params);
 8007596:	6839      	ldr	r1, [r7, #0]
 8007598:	68f8      	ldr	r0, [r7, #12]
 800759a:	f7ff fe0d 	bl	80071b8 <network_configure_weights>
 800759e:	4603      	mov	r3, r0
 80075a0:	461a      	mov	r2, r3
 80075a2:	7afb      	ldrb	r3, [r7, #11]
 80075a4:	4013      	ands	r3, r2
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	bf14      	ite	ne
 80075aa:	2301      	movne	r3, #1
 80075ac:	2300      	moveq	r3, #0
 80075ae:	72fb      	strb	r3, [r7, #11]
  ok &= network_configure_activations(net_ctx, params);
 80075b0:	6839      	ldr	r1, [r7, #0]
 80075b2:	68f8      	ldr	r0, [r7, #12]
 80075b4:	f7ff fd38 	bl	8007028 <network_configure_activations>
 80075b8:	4603      	mov	r3, r0
 80075ba:	461a      	mov	r2, r3
 80075bc:	7afb      	ldrb	r3, [r7, #11]
 80075be:	4013      	ands	r3, r2
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	bf14      	ite	ne
 80075c4:	2301      	movne	r3, #1
 80075c6:	2300      	moveq	r3, #0
 80075c8:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 80075ca:	6878      	ldr	r0, [r7, #4]
 80075cc:	f001 f8fe 	bl	80087cc <ai_platform_network_post_init>
 80075d0:	4603      	mov	r3, r0
 80075d2:	461a      	mov	r2, r3
 80075d4:	7afb      	ldrb	r3, [r7, #11]
 80075d6:	4013      	ands	r3, r2
 80075d8:	2b00      	cmp	r3, #0
 80075da:	bf14      	ite	ne
 80075dc:	2301      	movne	r3, #1
 80075de:	2300      	moveq	r3, #0
 80075e0:	72fb      	strb	r3, [r7, #11]

  return ok;
 80075e2:	7afb      	ldrb	r3, [r7, #11]
}
 80075e4:	4618      	mov	r0, r3
 80075e6:	3710      	adds	r7, #16
 80075e8:	46bd      	mov	sp, r7
 80075ea:	bd80      	pop	{r7, pc}

080075ec <ai_network_run>:


AI_API_ENTRY
ai_i32 ai_network_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 80075ec:	b580      	push	{r7, lr}
 80075ee:	b084      	sub	sp, #16
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	60f8      	str	r0, [r7, #12]
 80075f4:	60b9      	str	r1, [r7, #8]
 80075f6:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 80075f8:	687a      	ldr	r2, [r7, #4]
 80075fa:	68b9      	ldr	r1, [r7, #8]
 80075fc:	68f8      	ldr	r0, [r7, #12]
 80075fe:	f001 fa0f 	bl	8008a20 <ai_platform_network_process>
 8007602:	4603      	mov	r3, r0
}
 8007604:	4618      	mov	r0, r3
 8007606:	3710      	adds	r7, #16
 8007608:	46bd      	mov	sp, r7
 800760a:	bd80      	pop	{r7, pc}

0800760c <ai_network_data_params_get>:
 * @ingroup network_data
 * @return true if a valid configuration is present, false otherwise
 */
AI_API_ENTRY
ai_bool ai_network_data_params_get(ai_network_params* params)
{
 800760c:	b580      	push	{r7, lr}
 800760e:	b086      	sub	sp, #24
 8007610:	af00      	add	r7, sp, #0
 8007612:	6078      	str	r0, [r7, #4]
  if (!params) return false;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2b00      	cmp	r3, #0
 8007618:	d101      	bne.n	800761e <ai_network_data_params_get+0x12>
 800761a:	2300      	movs	r3, #0
 800761c:	e016      	b.n	800764c <ai_network_data_params_get+0x40>
  
  const ai_buffer_array map_activations = 
 800761e:	4a0d      	ldr	r2, [pc, #52]	; (8007654 <ai_network_data_params_get+0x48>)
 8007620:	f107 0310 	add.w	r3, r7, #16
 8007624:	e892 0003 	ldmia.w	r2, {r0, r1}
 8007628:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_NETWORK_DATA_ACTIVATIONS_COUNT, g_network_data_map_activations);
  
  const ai_buffer_array map_weights = 
 800762c:	4a0a      	ldr	r2, [pc, #40]	; (8007658 <ai_network_data_params_get+0x4c>)
 800762e:	f107 0308 	add.w	r3, r7, #8
 8007632:	e892 0003 	ldmia.w	r2, {r0, r1}
 8007636:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_NETWORK_DATA_WEIGHTS_COUNT, g_network_data_map_weights);

  return ai_platform_bind_network_params(params, &map_weights, &map_activations);
 800763a:	f107 0210 	add.w	r2, r7, #16
 800763e:	f107 0308 	add.w	r3, r7, #8
 8007642:	4619      	mov	r1, r3
 8007644:	6878      	ldr	r0, [r7, #4]
 8007646:	f000 f90b 	bl	8007860 <ai_platform_bind_network_params>
 800764a:	4603      	mov	r3, r0
}
 800764c:	4618      	mov	r0, r3
 800764e:	3718      	adds	r7, #24
 8007650:	46bd      	mov	sp, r7
 8007652:	bd80      	pop	{r7, pc}
 8007654:	0800e1a8 	.word	0x0800e1a8
 8007658:	0800e1b0 	.word	0x0800e1b0

0800765c <ai_buffer_get_size>:
 800765c:	b368      	cbz	r0, 80076ba <ai_buffer_get_size+0x5e>
 800765e:	4b17      	ldr	r3, [pc, #92]	; (80076bc <ai_buffer_get_size+0x60>)
 8007660:	4a17      	ldr	r2, [pc, #92]	; (80076c0 <ai_buffer_get_size+0x64>)
 8007662:	b410      	push	{r4}
 8007664:	6804      	ldr	r4, [r0, #0]
 8007666:	4023      	ands	r3, r4
 8007668:	4293      	cmp	r3, r2
 800766a:	d123      	bne.n	80076b4 <ai_buffer_get_size+0x58>
 800766c:	b311      	cbz	r1, 80076b4 <ai_buffer_get_size+0x58>
 800766e:	6984      	ldr	r4, [r0, #24]
 8007670:	6862      	ldr	r2, [r4, #4]
 8007672:	321f      	adds	r2, #31
 8007674:	f022 021f 	bic.w	r2, r2, #31
 8007678:	7d03      	ldrb	r3, [r0, #20]
 800767a:	6941      	ldr	r1, [r0, #20]
 800767c:	f1a3 0301 	sub.w	r3, r3, #1
 8007680:	f3c1 2017 	ubfx	r0, r1, #8, #24
 8007684:	fab3 f383 	clz	r3, r3
 8007688:	095b      	lsrs	r3, r3, #5
 800768a:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 800768e:	da0c      	bge.n	80076aa <ai_buffer_get_size+0x4e>
 8007690:	2b01      	cmp	r3, #1
 8007692:	d103      	bne.n	800769c <ai_buffer_get_size+0x40>
 8007694:	2802      	cmp	r0, #2
 8007696:	f04f 0302 	mov.w	r3, #2
 800769a:	d006      	beq.n	80076aa <ai_buffer_get_size+0x4e>
 800769c:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 80076a0:	3301      	adds	r3, #1
 80076a2:	4298      	cmp	r0, r3
 80076a4:	fb01 f202 	mul.w	r2, r1, r2
 80076a8:	d1f2      	bne.n	8007690 <ai_buffer_get_size+0x34>
 80076aa:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 80076ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 80076b2:	4770      	bx	lr
 80076b4:	6984      	ldr	r4, [r0, #24]
 80076b6:	6862      	ldr	r2, [r4, #4]
 80076b8:	e7de      	b.n	8007678 <ai_buffer_get_size+0x1c>
 80076ba:	4770      	bx	lr
 80076bc:	017fffff 	.word	0x017fffff
 80076c0:	000400c0 	.word	0x000400c0

080076c4 <ai_buffer_array_sane>:
 80076c4:	b138      	cbz	r0, 80076d6 <ai_buffer_array_sane+0x12>
 80076c6:	6843      	ldr	r3, [r0, #4]
 80076c8:	b123      	cbz	r3, 80076d4 <ai_buffer_array_sane+0x10>
 80076ca:	8840      	ldrh	r0, [r0, #2]
 80076cc:	3800      	subs	r0, #0
 80076ce:	bf18      	it	ne
 80076d0:	2001      	movne	r0, #1
 80076d2:	4770      	bx	lr
 80076d4:	4618      	mov	r0, r3
 80076d6:	4770      	bx	lr

080076d8 <ai_buffer_array_item_set_address>:
 80076d8:	b150      	cbz	r0, 80076f0 <ai_buffer_array_item_set_address+0x18>
 80076da:	6843      	ldr	r3, [r0, #4]
 80076dc:	b14b      	cbz	r3, 80076f2 <ai_buffer_array_item_set_address+0x1a>
 80076de:	8840      	ldrh	r0, [r0, #2]
 80076e0:	b900      	cbnz	r0, 80076e4 <ai_buffer_array_item_set_address+0xc>
 80076e2:	4770      	bx	lr
 80076e4:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 80076e8:	2001      	movs	r0, #1
 80076ea:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 80076ee:	604a      	str	r2, [r1, #4]
 80076f0:	4770      	bx	lr
 80076f2:	4618      	mov	r0, r3
 80076f4:	4770      	bx	lr
 80076f6:	bf00      	nop

080076f8 <_ai_platform_acquire_crc>:
 80076f8:	2001      	movs	r0, #1
 80076fa:	4770      	bx	lr

080076fc <_ai_platform_release_crc>:
 80076fc:	4770      	bx	lr
 80076fe:	bf00      	nop

08007700 <ai_platform_get_weights_map>:
 8007700:	2900      	cmp	r1, #0
 8007702:	bf18      	it	ne
 8007704:	2800      	cmpne	r0, #0
 8007706:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007708:	bf0c      	ite	eq
 800770a:	2401      	moveq	r4, #1
 800770c:	2400      	movne	r4, #0
 800770e:	2a00      	cmp	r2, #0
 8007710:	bf08      	it	eq
 8007712:	f044 0401 	orreq.w	r4, r4, #1
 8007716:	b114      	cbz	r4, 800771e <ai_platform_get_weights_map+0x1e>
 8007718:	2400      	movs	r4, #0
 800771a:	4620      	mov	r0, r4
 800771c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800771e:	4616      	mov	r6, r2
 8007720:	4b22      	ldr	r3, [pc, #136]	; (80077ac <ai_platform_get_weights_map+0xac>)
 8007722:	6812      	ldr	r2, [r2, #0]
 8007724:	4605      	mov	r5, r0
 8007726:	460f      	mov	r7, r1
 8007728:	429a      	cmp	r2, r3
 800772a:	d022      	beq.n	8007772 <ai_platform_get_weights_map+0x72>
 800772c:	6870      	ldr	r0, [r6, #4]
 800772e:	2800      	cmp	r0, #0
 8007730:	d0f2      	beq.n	8007718 <ai_platform_get_weights_map+0x18>
 8007732:	6806      	ldr	r6, [r0, #0]
 8007734:	429e      	cmp	r6, r3
 8007736:	d006      	beq.n	8007746 <ai_platform_get_weights_map+0x46>
 8007738:	f1a1 0401 	sub.w	r4, r1, #1
 800773c:	6028      	str	r0, [r5, #0]
 800773e:	fab4 f484 	clz	r4, r4
 8007742:	0964      	lsrs	r4, r4, #5
 8007744:	e7e9      	b.n	800771a <ai_platform_get_weights_map+0x1a>
 8007746:	3d04      	subs	r5, #4
 8007748:	4602      	mov	r2, r0
 800774a:	4621      	mov	r1, r4
 800774c:	e000      	b.n	8007750 <ai_platform_get_weights_map+0x50>
 800774e:	4619      	mov	r1, r3
 8007750:	f852 3f04 	ldr.w	r3, [r2, #4]!
 8007754:	42b3      	cmp	r3, r6
 8007756:	d025      	beq.n	80077a4 <ai_platform_get_weights_map+0xa4>
 8007758:	f845 3f04 	str.w	r3, [r5, #4]!
 800775c:	1c4b      	adds	r3, r1, #1
 800775e:	429f      	cmp	r7, r3
 8007760:	d8f5      	bhi.n	800774e <ai_platform_get_weights_map+0x4e>
 8007762:	d1da      	bne.n	800771a <ai_platform_get_weights_map+0x1a>
 8007764:	3102      	adds	r1, #2
 8007766:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
 800776a:	42b3      	cmp	r3, r6
 800776c:	d1d5      	bne.n	800771a <ai_platform_get_weights_map+0x1a>
 800776e:	2401      	movs	r4, #1
 8007770:	e7d3      	b.n	800771a <ai_platform_get_weights_map+0x1a>
 8007772:	1d30      	adds	r0, r6, #4
 8007774:	f7ff ffa6 	bl	80076c4 <ai_buffer_array_sane>
 8007778:	2800      	cmp	r0, #0
 800777a:	d0cd      	beq.n	8007718 <ai_platform_get_weights_map+0x18>
 800777c:	88f3      	ldrh	r3, [r6, #6]
 800777e:	429f      	cmp	r7, r3
 8007780:	d1ca      	bne.n	8007718 <ai_platform_get_weights_map+0x18>
 8007782:	3d04      	subs	r5, #4
 8007784:	4622      	mov	r2, r4
 8007786:	68b3      	ldr	r3, [r6, #8]
 8007788:	4423      	add	r3, r4
 800778a:	341c      	adds	r4, #28
 800778c:	685b      	ldr	r3, [r3, #4]
 800778e:	b123      	cbz	r3, 800779a <ai_platform_get_weights_map+0x9a>
 8007790:	3201      	adds	r2, #1
 8007792:	f845 3f04 	str.w	r3, [r5, #4]!
 8007796:	4297      	cmp	r7, r2
 8007798:	d8f5      	bhi.n	8007786 <ai_platform_get_weights_map+0x86>
 800779a:	1abc      	subs	r4, r7, r2
 800779c:	fab4 f484 	clz	r4, r4
 80077a0:	0964      	lsrs	r4, r4, #5
 80077a2:	e7ba      	b.n	800771a <ai_platform_get_weights_map+0x1a>
 80077a4:	428f      	cmp	r7, r1
 80077a6:	d1b8      	bne.n	800771a <ai_platform_get_weights_map+0x1a>
 80077a8:	e7e1      	b.n	800776e <ai_platform_get_weights_map+0x6e>
 80077aa:	bf00      	nop
 80077ac:	a1facade 	.word	0xa1facade

080077b0 <ai_platform_get_activations_map>:
 80077b0:	2900      	cmp	r1, #0
 80077b2:	bf18      	it	ne
 80077b4:	2800      	cmpne	r0, #0
 80077b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077b8:	bf0c      	ite	eq
 80077ba:	2401      	moveq	r4, #1
 80077bc:	2400      	movne	r4, #0
 80077be:	2a00      	cmp	r2, #0
 80077c0:	bf08      	it	eq
 80077c2:	f044 0401 	orreq.w	r4, r4, #1
 80077c6:	b114      	cbz	r4, 80077ce <ai_platform_get_activations_map+0x1e>
 80077c8:	2400      	movs	r4, #0
 80077ca:	4620      	mov	r0, r4
 80077cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80077ce:	4616      	mov	r6, r2
 80077d0:	4b22      	ldr	r3, [pc, #136]	; (800785c <ai_platform_get_activations_map+0xac>)
 80077d2:	6812      	ldr	r2, [r2, #0]
 80077d4:	4605      	mov	r5, r0
 80077d6:	460f      	mov	r7, r1
 80077d8:	429a      	cmp	r2, r3
 80077da:	d022      	beq.n	8007822 <ai_platform_get_activations_map+0x72>
 80077dc:	6a30      	ldr	r0, [r6, #32]
 80077de:	2800      	cmp	r0, #0
 80077e0:	d0f2      	beq.n	80077c8 <ai_platform_get_activations_map+0x18>
 80077e2:	6806      	ldr	r6, [r0, #0]
 80077e4:	429e      	cmp	r6, r3
 80077e6:	d006      	beq.n	80077f6 <ai_platform_get_activations_map+0x46>
 80077e8:	f1a1 0401 	sub.w	r4, r1, #1
 80077ec:	6028      	str	r0, [r5, #0]
 80077ee:	fab4 f484 	clz	r4, r4
 80077f2:	0964      	lsrs	r4, r4, #5
 80077f4:	e7e9      	b.n	80077ca <ai_platform_get_activations_map+0x1a>
 80077f6:	3d04      	subs	r5, #4
 80077f8:	4602      	mov	r2, r0
 80077fa:	4621      	mov	r1, r4
 80077fc:	e000      	b.n	8007800 <ai_platform_get_activations_map+0x50>
 80077fe:	4619      	mov	r1, r3
 8007800:	f852 3f04 	ldr.w	r3, [r2, #4]!
 8007804:	42b3      	cmp	r3, r6
 8007806:	d026      	beq.n	8007856 <ai_platform_get_activations_map+0xa6>
 8007808:	f845 3f04 	str.w	r3, [r5, #4]!
 800780c:	1c4b      	adds	r3, r1, #1
 800780e:	429f      	cmp	r7, r3
 8007810:	d8f5      	bhi.n	80077fe <ai_platform_get_activations_map+0x4e>
 8007812:	d1da      	bne.n	80077ca <ai_platform_get_activations_map+0x1a>
 8007814:	3102      	adds	r1, #2
 8007816:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
 800781a:	42b3      	cmp	r3, r6
 800781c:	d1d5      	bne.n	80077ca <ai_platform_get_activations_map+0x1a>
 800781e:	2401      	movs	r4, #1
 8007820:	e7d3      	b.n	80077ca <ai_platform_get_activations_map+0x1a>
 8007822:	f106 000c 	add.w	r0, r6, #12
 8007826:	f7ff ff4d 	bl	80076c4 <ai_buffer_array_sane>
 800782a:	2800      	cmp	r0, #0
 800782c:	d0cc      	beq.n	80077c8 <ai_platform_get_activations_map+0x18>
 800782e:	89f3      	ldrh	r3, [r6, #14]
 8007830:	429f      	cmp	r7, r3
 8007832:	d1c9      	bne.n	80077c8 <ai_platform_get_activations_map+0x18>
 8007834:	3d04      	subs	r5, #4
 8007836:	4622      	mov	r2, r4
 8007838:	6933      	ldr	r3, [r6, #16]
 800783a:	4423      	add	r3, r4
 800783c:	341c      	adds	r4, #28
 800783e:	685b      	ldr	r3, [r3, #4]
 8007840:	b123      	cbz	r3, 800784c <ai_platform_get_activations_map+0x9c>
 8007842:	3201      	adds	r2, #1
 8007844:	f845 3f04 	str.w	r3, [r5, #4]!
 8007848:	4297      	cmp	r7, r2
 800784a:	d8f5      	bhi.n	8007838 <ai_platform_get_activations_map+0x88>
 800784c:	1abc      	subs	r4, r7, r2
 800784e:	fab4 f484 	clz	r4, r4
 8007852:	0964      	lsrs	r4, r4, #5
 8007854:	e7b9      	b.n	80077ca <ai_platform_get_activations_map+0x1a>
 8007856:	428f      	cmp	r7, r1
 8007858:	d1b7      	bne.n	80077ca <ai_platform_get_activations_map+0x1a>
 800785a:	e7e0      	b.n	800781e <ai_platform_get_activations_map+0x6e>
 800785c:	a1facade 	.word	0xa1facade

08007860 <ai_platform_bind_network_params>:
 8007860:	2a00      	cmp	r2, #0
 8007862:	bf18      	it	ne
 8007864:	2900      	cmpne	r1, #0
 8007866:	d010      	beq.n	800788a <ai_platform_bind_network_params+0x2a>
 8007868:	b178      	cbz	r0, 800788a <ai_platform_bind_network_params+0x2a>
 800786a:	4603      	mov	r3, r0
 800786c:	4808      	ldr	r0, [pc, #32]	; (8007890 <ai_platform_bind_network_params+0x30>)
 800786e:	f103 0c0c 	add.w	ip, r3, #12
 8007872:	f843 0b04 	str.w	r0, [r3], #4
 8007876:	c903      	ldmia	r1, {r0, r1}
 8007878:	e883 0003 	stmia.w	r3, {r0, r1}
 800787c:	2301      	movs	r3, #1
 800787e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8007882:	e88c 0003 	stmia.w	ip, {r0, r1}
 8007886:	4618      	mov	r0, r3
 8007888:	4770      	bx	lr
 800788a:	2300      	movs	r3, #0
 800788c:	4618      	mov	r0, r3
 800788e:	4770      	bx	lr
 8007890:	a1facade 	.word	0xa1facade

08007894 <ai_platform_network_get_error>:
 8007894:	b510      	push	{r4, lr}
 8007896:	2800      	cmp	r0, #0
 8007898:	d03f      	beq.n	800791a <ai_platform_network_get_error+0x86>
 800789a:	4b7d      	ldr	r3, [pc, #500]	; (8007a90 <ai_platform_network_get_error+0x1fc>)
 800789c:	4604      	mov	r4, r0
 800789e:	6802      	ldr	r2, [r0, #0]
 80078a0:	429a      	cmp	r2, r3
 80078a2:	d13a      	bne.n	800791a <ai_platform_network_get_error+0x86>
 80078a4:	f7ff ff28 	bl	80076f8 <_ai_platform_acquire_crc>
 80078a8:	4b7a      	ldr	r3, [pc, #488]	; (8007a94 <ai_platform_network_get_error+0x200>)
 80078aa:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80078b4:	189a      	adds	r2, r3, r2
 80078b6:	2a01      	cmp	r2, #1
 80078b8:	f240 8086 	bls.w	80079c8 <ai_platform_network_get_error+0x134>
 80078bc:	f240 4249 	movw	r2, #1097	; 0x449
 80078c0:	4293      	cmp	r3, r2
 80078c2:	f000 8081 	beq.w	80079c8 <ai_platform_network_get_error+0x134>
 80078c6:	4a74      	ldr	r2, [pc, #464]	; (8007a98 <ai_platform_network_get_error+0x204>)
 80078c8:	6813      	ldr	r3, [r2, #0]
 80078ca:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80078ce:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 80078d2:	f000 8087 	beq.w	80079e4 <ai_platform_network_get_error+0x150>
 80078d6:	6813      	ldr	r3, [r2, #0]
 80078d8:	f240 4183 	movw	r1, #1155	; 0x483
 80078dc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80078e0:	428b      	cmp	r3, r1
 80078e2:	f000 80a9 	beq.w	8007a38 <ai_platform_network_get_error+0x1a4>
 80078e6:	6813      	ldr	r3, [r2, #0]
 80078e8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80078ec:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 80078f0:	f000 80c0 	beq.w	8007a74 <ai_platform_network_get_error+0x1e0>
 80078f4:	6813      	ldr	r3, [r2, #0]
 80078f6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	f040 8082 	bne.w	8007a04 <ai_platform_network_get_error+0x170>
 8007900:	4a66      	ldr	r2, [pc, #408]	; (8007a9c <ai_platform_network_get_error+0x208>)
 8007902:	2301      	movs	r3, #1
 8007904:	6093      	str	r3, [r2, #8]
 8007906:	6893      	ldr	r3, [r2, #8]
 8007908:	2b00      	cmp	r3, #0
 800790a:	d1fc      	bne.n	8007906 <ai_platform_network_get_error+0x72>
 800790c:	4964      	ldr	r1, [pc, #400]	; (8007aa0 <ai_platform_network_get_error+0x20c>)
 800790e:	4b65      	ldr	r3, [pc, #404]	; (8007aa4 <ai_platform_network_get_error+0x210>)
 8007910:	6011      	str	r1, [r2, #0]
 8007912:	6812      	ldr	r2, [r2, #0]
 8007914:	429a      	cmp	r2, r3
 8007916:	d075      	beq.n	8007a04 <ai_platform_network_get_error+0x170>
 8007918:	e7fe      	b.n	8007918 <ai_platform_network_get_error+0x84>
 800791a:	f7ff feed 	bl	80076f8 <_ai_platform_acquire_crc>
 800791e:	4b5d      	ldr	r3, [pc, #372]	; (8007a94 <ai_platform_network_get_error+0x200>)
 8007920:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800792a:	185a      	adds	r2, r3, r1
 800792c:	2a01      	cmp	r2, #1
 800792e:	d929      	bls.n	8007984 <ai_platform_network_get_error+0xf0>
 8007930:	f240 4249 	movw	r2, #1097	; 0x449
 8007934:	4293      	cmp	r3, r2
 8007936:	d025      	beq.n	8007984 <ai_platform_network_get_error+0xf0>
 8007938:	4a57      	ldr	r2, [pc, #348]	; (8007a98 <ai_platform_network_get_error+0x204>)
 800793a:	6813      	ldr	r3, [r2, #0]
 800793c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007940:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8007944:	d02b      	beq.n	800799e <ai_platform_network_get_error+0x10a>
 8007946:	6813      	ldr	r3, [r2, #0]
 8007948:	f240 4183 	movw	r1, #1155	; 0x483
 800794c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007950:	428b      	cmp	r3, r1
 8007952:	d060      	beq.n	8007a16 <ai_platform_network_get_error+0x182>
 8007954:	6813      	ldr	r3, [r2, #0]
 8007956:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800795a:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 800795e:	d07c      	beq.n	8007a5a <ai_platform_network_get_error+0x1c6>
 8007960:	6813      	ldr	r3, [r2, #0]
 8007962:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007966:	2b00      	cmp	r3, #0
 8007968:	d129      	bne.n	80079be <ai_platform_network_get_error+0x12a>
 800796a:	4a4c      	ldr	r2, [pc, #304]	; (8007a9c <ai_platform_network_get_error+0x208>)
 800796c:	2301      	movs	r3, #1
 800796e:	6093      	str	r3, [r2, #8]
 8007970:	6893      	ldr	r3, [r2, #8]
 8007972:	2b00      	cmp	r3, #0
 8007974:	d1fc      	bne.n	8007970 <ai_platform_network_get_error+0xdc>
 8007976:	494a      	ldr	r1, [pc, #296]	; (8007aa0 <ai_platform_network_get_error+0x20c>)
 8007978:	4b4a      	ldr	r3, [pc, #296]	; (8007aa4 <ai_platform_network_get_error+0x210>)
 800797a:	6011      	str	r1, [r2, #0]
 800797c:	6812      	ldr	r2, [r2, #0]
 800797e:	429a      	cmp	r2, r3
 8007980:	d01d      	beq.n	80079be <ai_platform_network_get_error+0x12a>
 8007982:	e7fe      	b.n	8007982 <ai_platform_network_get_error+0xee>
 8007984:	4a45      	ldr	r2, [pc, #276]	; (8007a9c <ai_platform_network_get_error+0x208>)
 8007986:	2301      	movs	r3, #1
 8007988:	6093      	str	r3, [r2, #8]
 800798a:	6893      	ldr	r3, [r2, #8]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d1fc      	bne.n	800798a <ai_platform_network_get_error+0xf6>
 8007990:	4943      	ldr	r1, [pc, #268]	; (8007aa0 <ai_platform_network_get_error+0x20c>)
 8007992:	4b44      	ldr	r3, [pc, #272]	; (8007aa4 <ai_platform_network_get_error+0x210>)
 8007994:	6011      	str	r1, [r2, #0]
 8007996:	6812      	ldr	r2, [r2, #0]
 8007998:	429a      	cmp	r2, r3
 800799a:	d010      	beq.n	80079be <ai_platform_network_get_error+0x12a>
 800799c:	e7fe      	b.n	800799c <ai_platform_network_get_error+0x108>
 800799e:	4a42      	ldr	r2, [pc, #264]	; (8007aa8 <ai_platform_network_get_error+0x214>)
 80079a0:	2301      	movs	r3, #1
 80079a2:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80079a6:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d1fb      	bne.n	80079a6 <ai_platform_network_get_error+0x112>
 80079ae:	493c      	ldr	r1, [pc, #240]	; (8007aa0 <ai_platform_network_get_error+0x20c>)
 80079b0:	4b3c      	ldr	r3, [pc, #240]	; (8007aa4 <ai_platform_network_get_error+0x210>)
 80079b2:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 80079b6:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80079ba:	429a      	cmp	r2, r3
 80079bc:	d111      	bne.n	80079e2 <ai_platform_network_get_error+0x14e>
 80079be:	f7ff fe9d 	bl	80076fc <_ai_platform_release_crc>
 80079c2:	f241 0010 	movw	r0, #4112	; 0x1010
 80079c6:	bd10      	pop	{r4, pc}
 80079c8:	4a34      	ldr	r2, [pc, #208]	; (8007a9c <ai_platform_network_get_error+0x208>)
 80079ca:	2301      	movs	r3, #1
 80079cc:	6093      	str	r3, [r2, #8]
 80079ce:	6893      	ldr	r3, [r2, #8]
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d1fc      	bne.n	80079ce <ai_platform_network_get_error+0x13a>
 80079d4:	4932      	ldr	r1, [pc, #200]	; (8007aa0 <ai_platform_network_get_error+0x20c>)
 80079d6:	4b33      	ldr	r3, [pc, #204]	; (8007aa4 <ai_platform_network_get_error+0x210>)
 80079d8:	6011      	str	r1, [r2, #0]
 80079da:	6812      	ldr	r2, [r2, #0]
 80079dc:	429a      	cmp	r2, r3
 80079de:	d011      	beq.n	8007a04 <ai_platform_network_get_error+0x170>
 80079e0:	e7fe      	b.n	80079e0 <ai_platform_network_get_error+0x14c>
 80079e2:	e7fe      	b.n	80079e2 <ai_platform_network_get_error+0x14e>
 80079e4:	4a30      	ldr	r2, [pc, #192]	; (8007aa8 <ai_platform_network_get_error+0x214>)
 80079e6:	2301      	movs	r3, #1
 80079e8:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80079ec:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d1fb      	bne.n	80079ec <ai_platform_network_get_error+0x158>
 80079f4:	492a      	ldr	r1, [pc, #168]	; (8007aa0 <ai_platform_network_get_error+0x20c>)
 80079f6:	4b2b      	ldr	r3, [pc, #172]	; (8007aa4 <ai_platform_network_get_error+0x210>)
 80079f8:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 80079fc:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8007a00:	429a      	cmp	r2, r3
 8007a02:	d107      	bne.n	8007a14 <ai_platform_network_get_error+0x180>
 8007a04:	f7ff fe7a 	bl	80076fc <_ai_platform_release_crc>
 8007a08:	f104 0010 	add.w	r0, r4, #16
 8007a0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a10:	f001 bae4 	b.w	8008fdc <core_get_error>
 8007a14:	e7fe      	b.n	8007a14 <ai_platform_network_get_error+0x180>
 8007a16:	4a24      	ldr	r2, [pc, #144]	; (8007aa8 <ai_platform_network_get_error+0x214>)
 8007a18:	2301      	movs	r3, #1
 8007a1a:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8007a1e:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d1fb      	bne.n	8007a1e <ai_platform_network_get_error+0x18a>
 8007a26:	491e      	ldr	r1, [pc, #120]	; (8007aa0 <ai_platform_network_get_error+0x20c>)
 8007a28:	4b1e      	ldr	r3, [pc, #120]	; (8007aa4 <ai_platform_network_get_error+0x210>)
 8007a2a:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8007a2e:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8007a32:	429a      	cmp	r2, r3
 8007a34:	d0c3      	beq.n	80079be <ai_platform_network_get_error+0x12a>
 8007a36:	e7fe      	b.n	8007a36 <ai_platform_network_get_error+0x1a2>
 8007a38:	4a1b      	ldr	r2, [pc, #108]	; (8007aa8 <ai_platform_network_get_error+0x214>)
 8007a3a:	2301      	movs	r3, #1
 8007a3c:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8007a40:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d1fb      	bne.n	8007a40 <ai_platform_network_get_error+0x1ac>
 8007a48:	4915      	ldr	r1, [pc, #84]	; (8007aa0 <ai_platform_network_get_error+0x20c>)
 8007a4a:	4b16      	ldr	r3, [pc, #88]	; (8007aa4 <ai_platform_network_get_error+0x210>)
 8007a4c:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8007a50:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8007a54:	429a      	cmp	r2, r3
 8007a56:	d0d5      	beq.n	8007a04 <ai_platform_network_get_error+0x170>
 8007a58:	e7fe      	b.n	8007a58 <ai_platform_network_get_error+0x1c4>
 8007a5a:	4a10      	ldr	r2, [pc, #64]	; (8007a9c <ai_platform_network_get_error+0x208>)
 8007a5c:	2301      	movs	r3, #1
 8007a5e:	6093      	str	r3, [r2, #8]
 8007a60:	6893      	ldr	r3, [r2, #8]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d1fc      	bne.n	8007a60 <ai_platform_network_get_error+0x1cc>
 8007a66:	490e      	ldr	r1, [pc, #56]	; (8007aa0 <ai_platform_network_get_error+0x20c>)
 8007a68:	4b0e      	ldr	r3, [pc, #56]	; (8007aa4 <ai_platform_network_get_error+0x210>)
 8007a6a:	6011      	str	r1, [r2, #0]
 8007a6c:	6812      	ldr	r2, [r2, #0]
 8007a6e:	429a      	cmp	r2, r3
 8007a70:	d0a5      	beq.n	80079be <ai_platform_network_get_error+0x12a>
 8007a72:	e7fe      	b.n	8007a72 <ai_platform_network_get_error+0x1de>
 8007a74:	4a09      	ldr	r2, [pc, #36]	; (8007a9c <ai_platform_network_get_error+0x208>)
 8007a76:	2301      	movs	r3, #1
 8007a78:	6093      	str	r3, [r2, #8]
 8007a7a:	6893      	ldr	r3, [r2, #8]
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d1fc      	bne.n	8007a7a <ai_platform_network_get_error+0x1e6>
 8007a80:	4907      	ldr	r1, [pc, #28]	; (8007aa0 <ai_platform_network_get_error+0x20c>)
 8007a82:	4b08      	ldr	r3, [pc, #32]	; (8007aa4 <ai_platform_network_get_error+0x210>)
 8007a84:	6011      	str	r1, [r2, #0]
 8007a86:	6812      	ldr	r2, [r2, #0]
 8007a88:	429a      	cmp	r2, r3
 8007a8a:	d0bb      	beq.n	8007a04 <ai_platform_network_get_error+0x170>
 8007a8c:	e7fe      	b.n	8007a8c <ai_platform_network_get_error+0x1f8>
 8007a8e:	bf00      	nop
 8007a90:	a1c00100 	.word	0xa1c00100
 8007a94:	e0042000 	.word	0xe0042000
 8007a98:	5c001000 	.word	0x5c001000
 8007a9c:	40023000 	.word	0x40023000
 8007aa0:	f407a5c2 	.word	0xf407a5c2
 8007aa4:	b5e8b5cd 	.word	0xb5e8b5cd
 8007aa8:	58024000 	.word	0x58024000

08007aac <ai_platform_network_set_error>:
 8007aac:	b110      	cbz	r0, 8007ab4 <ai_platform_network_set_error+0x8>
 8007aae:	3010      	adds	r0, #16
 8007ab0:	f001 ba9a 	b.w	8008fe8 <core_set_error>
 8007ab4:	4770      	bx	lr
 8007ab6:	bf00      	nop

08007ab8 <ai_platform_inputs_get>:
 8007ab8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007abc:	b085      	sub	sp, #20
 8007abe:	9102      	str	r1, [sp, #8]
 8007ac0:	2800      	cmp	r0, #0
 8007ac2:	f000 8093 	beq.w	8007bec <ai_platform_inputs_get+0x134>
 8007ac6:	4baa      	ldr	r3, [pc, #680]	; (8007d70 <ai_platform_inputs_get+0x2b8>)
 8007ac8:	4681      	mov	r9, r0
 8007aca:	6802      	ldr	r2, [r0, #0]
 8007acc:	429a      	cmp	r2, r3
 8007ace:	f040 808d 	bne.w	8007bec <ai_platform_inputs_get+0x134>
 8007ad2:	f7ff fe11 	bl	80076f8 <_ai_platform_acquire_crc>
 8007ad6:	4ba7      	ldr	r3, [pc, #668]	; (8007d74 <ai_platform_inputs_get+0x2bc>)
 8007ad8:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007ae2:	189a      	adds	r2, r3, r2
 8007ae4:	2a01      	cmp	r2, #1
 8007ae6:	f240 80da 	bls.w	8007c9e <ai_platform_inputs_get+0x1e6>
 8007aea:	f240 4249 	movw	r2, #1097	; 0x449
 8007aee:	4293      	cmp	r3, r2
 8007af0:	f000 80d5 	beq.w	8007c9e <ai_platform_inputs_get+0x1e6>
 8007af4:	4aa0      	ldr	r2, [pc, #640]	; (8007d78 <ai_platform_inputs_get+0x2c0>)
 8007af6:	6813      	ldr	r3, [r2, #0]
 8007af8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007afc:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8007b00:	f000 80dc 	beq.w	8007cbc <ai_platform_inputs_get+0x204>
 8007b04:	6813      	ldr	r3, [r2, #0]
 8007b06:	f240 4183 	movw	r1, #1155	; 0x483
 8007b0a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007b0e:	428b      	cmp	r3, r1
 8007b10:	f000 810e 	beq.w	8007d30 <ai_platform_inputs_get+0x278>
 8007b14:	6813      	ldr	r3, [r2, #0]
 8007b16:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007b1a:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8007b1e:	f000 8143 	beq.w	8007da8 <ai_platform_inputs_get+0x2f0>
 8007b22:	6813      	ldr	r3, [r2, #0]
 8007b24:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	f000 8113 	beq.w	8007d54 <ai_platform_inputs_get+0x29c>
 8007b2e:	f7ff fde5 	bl	80076fc <_ai_platform_release_crc>
 8007b32:	f8b9 302c 	ldrh.w	r3, [r9, #44]	; 0x2c
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	f000 80d2 	beq.w	8007ce0 <ai_platform_inputs_get+0x228>
 8007b3c:	f8d9 a030 	ldr.w	sl, [r9, #48]	; 0x30
 8007b40:	f1ba 0f00 	cmp.w	sl, #0
 8007b44:	f000 80cc 	beq.w	8007ce0 <ai_platform_inputs_get+0x228>
 8007b48:	2100      	movs	r1, #0
 8007b4a:	f8cd 900c 	str.w	r9, [sp, #12]
 8007b4e:	460d      	mov	r5, r1
 8007b50:	4689      	mov	r9, r1
 8007b52:	e016      	b.n	8007b82 <ai_platform_inputs_get+0xca>
 8007b54:	9a01      	ldr	r2, [sp, #4]
 8007b56:	2301      	movs	r3, #1
 8007b58:	f848 3002 	str.w	r3, [r8, r2]
 8007b5c:	69b2      	ldr	r2, [r6, #24]
 8007b5e:	f04f 0301 	mov.w	r3, #1
 8007b62:	6856      	ldr	r6, [r2, #4]
 8007b64:	3501      	adds	r5, #1
 8007b66:	f109 091c 	add.w	r9, r9, #28
 8007b6a:	7523      	strb	r3, [r4, #20]
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	6962      	ldr	r2, [r4, #20]
 8007b70:	60a7      	str	r7, [r4, #8]
 8007b72:	f36b 221f 	bfi	r2, fp, #8, #24
 8007b76:	6126      	str	r6, [r4, #16]
 8007b78:	61a1      	str	r1, [r4, #24]
 8007b7a:	60e3      	str	r3, [r4, #12]
 8007b7c:	6162      	str	r2, [r4, #20]
 8007b7e:	e9c4 0c00 	strd	r0, ip, [r4]
 8007b82:	f8ba 3000 	ldrh.w	r3, [sl]
 8007b86:	b2ac      	uxth	r4, r5
 8007b88:	42ab      	cmp	r3, r5
 8007b8a:	ea4f 03c5 	mov.w	r3, r5, lsl #3
 8007b8e:	9301      	str	r3, [sp, #4]
 8007b90:	f240 80b5 	bls.w	8007cfe <ai_platform_inputs_get+0x246>
 8007b94:	f8da 3004 	ldr.w	r3, [sl, #4]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	f000 80b0 	beq.w	8007cfe <ai_platform_inputs_get+0x246>
 8007b9e:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 8007ba2:	2e00      	cmp	r6, #0
 8007ba4:	f000 80ab 	beq.w	8007cfe <ai_platform_inputs_get+0x246>
 8007ba8:	f8da 3008 	ldr.w	r3, [sl, #8]
 8007bac:	69b2      	ldr	r2, [r6, #24]
 8007bae:	68f1      	ldr	r1, [r6, #12]
 8007bb0:	6810      	ldr	r0, [r2, #0]
 8007bb2:	9100      	str	r1, [sp, #0]
 8007bb4:	e9d3 4801 	ldrd	r4, r8, [r3, #4]
 8007bb8:	68b3      	ldr	r3, [r6, #8]
 8007bba:	eb08 07c5 	add.w	r7, r8, r5, lsl #3
 8007bbe:	444c      	add	r4, r9
 8007bc0:	f3c3 2b17 	ubfx	fp, r3, #8, #24
 8007bc4:	f002 fed8 	bl	800a978 <ai_array_to_buffer_fmt>
 8007bc8:	69b2      	ldr	r2, [r6, #24]
 8007bca:	9900      	ldr	r1, [sp, #0]
 8007bcc:	f8d2 c008 	ldr.w	ip, [r2, #8]
 8007bd0:	2f00      	cmp	r7, #0
 8007bd2:	d0c4      	beq.n	8007b5e <ai_platform_inputs_get+0xa6>
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	f848 2035 	str.w	r2, [r8, r5, lsl #3]
 8007bda:	6832      	ldr	r2, [r6, #0]
 8007bdc:	607a      	str	r2, [r7, #4]
 8007bde:	b112      	cbz	r2, 8007be6 <ai_platform_inputs_get+0x12e>
 8007be0:	8852      	ldrh	r2, [r2, #2]
 8007be2:	2a00      	cmp	r2, #0
 8007be4:	d1b6      	bne.n	8007b54 <ai_platform_inputs_get+0x9c>
 8007be6:	69b2      	ldr	r2, [r6, #24]
 8007be8:	2700      	movs	r7, #0
 8007bea:	e7b8      	b.n	8007b5e <ai_platform_inputs_get+0xa6>
 8007bec:	f7ff fd84 	bl	80076f8 <_ai_platform_acquire_crc>
 8007bf0:	4b60      	ldr	r3, [pc, #384]	; (8007d74 <ai_platform_inputs_get+0x2bc>)
 8007bf2:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007bfc:	185a      	adds	r2, r3, r1
 8007bfe:	2a01      	cmp	r2, #1
 8007c00:	d92a      	bls.n	8007c58 <ai_platform_inputs_get+0x1a0>
 8007c02:	f240 4249 	movw	r2, #1097	; 0x449
 8007c06:	4293      	cmp	r3, r2
 8007c08:	d026      	beq.n	8007c58 <ai_platform_inputs_get+0x1a0>
 8007c0a:	4a5b      	ldr	r2, [pc, #364]	; (8007d78 <ai_platform_inputs_get+0x2c0>)
 8007c0c:	6813      	ldr	r3, [r2, #0]
 8007c0e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007c12:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8007c16:	d02c      	beq.n	8007c72 <ai_platform_inputs_get+0x1ba>
 8007c18:	6813      	ldr	r3, [r2, #0]
 8007c1a:	f240 4183 	movw	r1, #1155	; 0x483
 8007c1e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007c22:	428b      	cmp	r3, r1
 8007c24:	d073      	beq.n	8007d0e <ai_platform_inputs_get+0x256>
 8007c26:	6813      	ldr	r3, [r2, #0]
 8007c28:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007c2c:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8007c30:	f000 80ac 	beq.w	8007d8c <ai_platform_inputs_get+0x2d4>
 8007c34:	6813      	ldr	r3, [r2, #0]
 8007c36:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d129      	bne.n	8007c92 <ai_platform_inputs_get+0x1da>
 8007c3e:	4a4f      	ldr	r2, [pc, #316]	; (8007d7c <ai_platform_inputs_get+0x2c4>)
 8007c40:	2301      	movs	r3, #1
 8007c42:	6093      	str	r3, [r2, #8]
 8007c44:	6893      	ldr	r3, [r2, #8]
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d1fc      	bne.n	8007c44 <ai_platform_inputs_get+0x18c>
 8007c4a:	494d      	ldr	r1, [pc, #308]	; (8007d80 <ai_platform_inputs_get+0x2c8>)
 8007c4c:	4b4d      	ldr	r3, [pc, #308]	; (8007d84 <ai_platform_inputs_get+0x2cc>)
 8007c4e:	6011      	str	r1, [r2, #0]
 8007c50:	6812      	ldr	r2, [r2, #0]
 8007c52:	429a      	cmp	r2, r3
 8007c54:	d01d      	beq.n	8007c92 <ai_platform_inputs_get+0x1da>
 8007c56:	e7fe      	b.n	8007c56 <ai_platform_inputs_get+0x19e>
 8007c58:	4a48      	ldr	r2, [pc, #288]	; (8007d7c <ai_platform_inputs_get+0x2c4>)
 8007c5a:	2301      	movs	r3, #1
 8007c5c:	6093      	str	r3, [r2, #8]
 8007c5e:	6893      	ldr	r3, [r2, #8]
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d1fc      	bne.n	8007c5e <ai_platform_inputs_get+0x1a6>
 8007c64:	4946      	ldr	r1, [pc, #280]	; (8007d80 <ai_platform_inputs_get+0x2c8>)
 8007c66:	4b47      	ldr	r3, [pc, #284]	; (8007d84 <ai_platform_inputs_get+0x2cc>)
 8007c68:	6011      	str	r1, [r2, #0]
 8007c6a:	6812      	ldr	r2, [r2, #0]
 8007c6c:	429a      	cmp	r2, r3
 8007c6e:	d010      	beq.n	8007c92 <ai_platform_inputs_get+0x1da>
 8007c70:	e7fe      	b.n	8007c70 <ai_platform_inputs_get+0x1b8>
 8007c72:	4a45      	ldr	r2, [pc, #276]	; (8007d88 <ai_platform_inputs_get+0x2d0>)
 8007c74:	2301      	movs	r3, #1
 8007c76:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8007c7a:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d1fb      	bne.n	8007c7a <ai_platform_inputs_get+0x1c2>
 8007c82:	493f      	ldr	r1, [pc, #252]	; (8007d80 <ai_platform_inputs_get+0x2c8>)
 8007c84:	4b3f      	ldr	r3, [pc, #252]	; (8007d84 <ai_platform_inputs_get+0x2cc>)
 8007c86:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8007c8a:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8007c8e:	429a      	cmp	r2, r3
 8007c90:	d113      	bne.n	8007cba <ai_platform_inputs_get+0x202>
 8007c92:	f7ff fd33 	bl	80076fc <_ai_platform_release_crc>
 8007c96:	2000      	movs	r0, #0
 8007c98:	b005      	add	sp, #20
 8007c9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c9e:	4a37      	ldr	r2, [pc, #220]	; (8007d7c <ai_platform_inputs_get+0x2c4>)
 8007ca0:	2301      	movs	r3, #1
 8007ca2:	6093      	str	r3, [r2, #8]
 8007ca4:	6893      	ldr	r3, [r2, #8]
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d1fc      	bne.n	8007ca4 <ai_platform_inputs_get+0x1ec>
 8007caa:	4b35      	ldr	r3, [pc, #212]	; (8007d80 <ai_platform_inputs_get+0x2c8>)
 8007cac:	6013      	str	r3, [r2, #0]
 8007cae:	4b35      	ldr	r3, [pc, #212]	; (8007d84 <ai_platform_inputs_get+0x2cc>)
 8007cb0:	6812      	ldr	r2, [r2, #0]
 8007cb2:	429a      	cmp	r2, r3
 8007cb4:	f43f af3b 	beq.w	8007b2e <ai_platform_inputs_get+0x76>
 8007cb8:	e7fe      	b.n	8007cb8 <ai_platform_inputs_get+0x200>
 8007cba:	e7fe      	b.n	8007cba <ai_platform_inputs_get+0x202>
 8007cbc:	4a32      	ldr	r2, [pc, #200]	; (8007d88 <ai_platform_inputs_get+0x2d0>)
 8007cbe:	2301      	movs	r3, #1
 8007cc0:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8007cc4:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d1fb      	bne.n	8007cc4 <ai_platform_inputs_get+0x20c>
 8007ccc:	4b2c      	ldr	r3, [pc, #176]	; (8007d80 <ai_platform_inputs_get+0x2c8>)
 8007cce:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8007cd2:	4b2c      	ldr	r3, [pc, #176]	; (8007d84 <ai_platform_inputs_get+0x2cc>)
 8007cd4:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8007cd8:	429a      	cmp	r2, r3
 8007cda:	f43f af28 	beq.w	8007b2e <ai_platform_inputs_get+0x76>
 8007cde:	e7fe      	b.n	8007cde <ai_platform_inputs_get+0x226>
 8007ce0:	2400      	movs	r4, #0
 8007ce2:	2218      	movs	r2, #24
 8007ce4:	2111      	movs	r1, #17
 8007ce6:	f109 0010 	add.w	r0, r9, #16
 8007cea:	f001 f97d 	bl	8008fe8 <core_set_error>
 8007cee:	4620      	mov	r0, r4
 8007cf0:	9b02      	ldr	r3, [sp, #8]
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d0d0      	beq.n	8007c98 <ai_platform_inputs_get+0x1e0>
 8007cf6:	801c      	strh	r4, [r3, #0]
 8007cf8:	b005      	add	sp, #20
 8007cfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cfe:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8007d02:	2c00      	cmp	r4, #0
 8007d04:	d0ec      	beq.n	8007ce0 <ai_platform_inputs_get+0x228>
 8007d06:	f8da 3008 	ldr.w	r3, [sl, #8]
 8007d0a:	6858      	ldr	r0, [r3, #4]
 8007d0c:	e7f0      	b.n	8007cf0 <ai_platform_inputs_get+0x238>
 8007d0e:	4a1e      	ldr	r2, [pc, #120]	; (8007d88 <ai_platform_inputs_get+0x2d0>)
 8007d10:	2301      	movs	r3, #1
 8007d12:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8007d16:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d1fb      	bne.n	8007d16 <ai_platform_inputs_get+0x25e>
 8007d1e:	4918      	ldr	r1, [pc, #96]	; (8007d80 <ai_platform_inputs_get+0x2c8>)
 8007d20:	4b18      	ldr	r3, [pc, #96]	; (8007d84 <ai_platform_inputs_get+0x2cc>)
 8007d22:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8007d26:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8007d2a:	429a      	cmp	r2, r3
 8007d2c:	d0b1      	beq.n	8007c92 <ai_platform_inputs_get+0x1da>
 8007d2e:	e7fe      	b.n	8007d2e <ai_platform_inputs_get+0x276>
 8007d30:	4a15      	ldr	r2, [pc, #84]	; (8007d88 <ai_platform_inputs_get+0x2d0>)
 8007d32:	2301      	movs	r3, #1
 8007d34:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8007d38:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d1fb      	bne.n	8007d38 <ai_platform_inputs_get+0x280>
 8007d40:	4b0f      	ldr	r3, [pc, #60]	; (8007d80 <ai_platform_inputs_get+0x2c8>)
 8007d42:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8007d46:	4b0f      	ldr	r3, [pc, #60]	; (8007d84 <ai_platform_inputs_get+0x2cc>)
 8007d48:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8007d4c:	429a      	cmp	r2, r3
 8007d4e:	f43f aeee 	beq.w	8007b2e <ai_platform_inputs_get+0x76>
 8007d52:	e7fe      	b.n	8007d52 <ai_platform_inputs_get+0x29a>
 8007d54:	4a09      	ldr	r2, [pc, #36]	; (8007d7c <ai_platform_inputs_get+0x2c4>)
 8007d56:	2301      	movs	r3, #1
 8007d58:	6093      	str	r3, [r2, #8]
 8007d5a:	6893      	ldr	r3, [r2, #8]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d1fc      	bne.n	8007d5a <ai_platform_inputs_get+0x2a2>
 8007d60:	4b07      	ldr	r3, [pc, #28]	; (8007d80 <ai_platform_inputs_get+0x2c8>)
 8007d62:	6013      	str	r3, [r2, #0]
 8007d64:	4b07      	ldr	r3, [pc, #28]	; (8007d84 <ai_platform_inputs_get+0x2cc>)
 8007d66:	6812      	ldr	r2, [r2, #0]
 8007d68:	429a      	cmp	r2, r3
 8007d6a:	f43f aee0 	beq.w	8007b2e <ai_platform_inputs_get+0x76>
 8007d6e:	e7fe      	b.n	8007d6e <ai_platform_inputs_get+0x2b6>
 8007d70:	a1c00100 	.word	0xa1c00100
 8007d74:	e0042000 	.word	0xe0042000
 8007d78:	5c001000 	.word	0x5c001000
 8007d7c:	40023000 	.word	0x40023000
 8007d80:	f407a5c2 	.word	0xf407a5c2
 8007d84:	b5e8b5cd 	.word	0xb5e8b5cd
 8007d88:	58024000 	.word	0x58024000
 8007d8c:	4a0d      	ldr	r2, [pc, #52]	; (8007dc4 <ai_platform_inputs_get+0x30c>)
 8007d8e:	2301      	movs	r3, #1
 8007d90:	6093      	str	r3, [r2, #8]
 8007d92:	6893      	ldr	r3, [r2, #8]
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d1fc      	bne.n	8007d92 <ai_platform_inputs_get+0x2da>
 8007d98:	490b      	ldr	r1, [pc, #44]	; (8007dc8 <ai_platform_inputs_get+0x310>)
 8007d9a:	4b0c      	ldr	r3, [pc, #48]	; (8007dcc <ai_platform_inputs_get+0x314>)
 8007d9c:	6011      	str	r1, [r2, #0]
 8007d9e:	6812      	ldr	r2, [r2, #0]
 8007da0:	429a      	cmp	r2, r3
 8007da2:	f43f af76 	beq.w	8007c92 <ai_platform_inputs_get+0x1da>
 8007da6:	e7fe      	b.n	8007da6 <ai_platform_inputs_get+0x2ee>
 8007da8:	4a06      	ldr	r2, [pc, #24]	; (8007dc4 <ai_platform_inputs_get+0x30c>)
 8007daa:	2301      	movs	r3, #1
 8007dac:	6093      	str	r3, [r2, #8]
 8007dae:	6893      	ldr	r3, [r2, #8]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d1fc      	bne.n	8007dae <ai_platform_inputs_get+0x2f6>
 8007db4:	4b04      	ldr	r3, [pc, #16]	; (8007dc8 <ai_platform_inputs_get+0x310>)
 8007db6:	6013      	str	r3, [r2, #0]
 8007db8:	4b04      	ldr	r3, [pc, #16]	; (8007dcc <ai_platform_inputs_get+0x314>)
 8007dba:	6812      	ldr	r2, [r2, #0]
 8007dbc:	429a      	cmp	r2, r3
 8007dbe:	f43f aeb6 	beq.w	8007b2e <ai_platform_inputs_get+0x76>
 8007dc2:	e7fe      	b.n	8007dc2 <ai_platform_inputs_get+0x30a>
 8007dc4:	40023000 	.word	0x40023000
 8007dc8:	f407a5c2 	.word	0xf407a5c2
 8007dcc:	b5e8b5cd 	.word	0xb5e8b5cd

08007dd0 <ai_platform_outputs_get>:
 8007dd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dd4:	b085      	sub	sp, #20
 8007dd6:	9102      	str	r1, [sp, #8]
 8007dd8:	2800      	cmp	r0, #0
 8007dda:	f000 808f 	beq.w	8007efc <ai_platform_outputs_get+0x12c>
 8007dde:	4ba8      	ldr	r3, [pc, #672]	; (8008080 <ai_platform_outputs_get+0x2b0>)
 8007de0:	4681      	mov	r9, r0
 8007de2:	6802      	ldr	r2, [r0, #0]
 8007de4:	429a      	cmp	r2, r3
 8007de6:	f040 8089 	bne.w	8007efc <ai_platform_outputs_get+0x12c>
 8007dea:	f7ff fc85 	bl	80076f8 <_ai_platform_acquire_crc>
 8007dee:	4ba5      	ldr	r3, [pc, #660]	; (8008084 <ai_platform_outputs_get+0x2b4>)
 8007df0:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007dfa:	189a      	adds	r2, r3, r2
 8007dfc:	2a01      	cmp	r2, #1
 8007dfe:	f240 80d6 	bls.w	8007fae <ai_platform_outputs_get+0x1de>
 8007e02:	f240 4249 	movw	r2, #1097	; 0x449
 8007e06:	4293      	cmp	r3, r2
 8007e08:	f000 80d1 	beq.w	8007fae <ai_platform_outputs_get+0x1de>
 8007e0c:	4a9e      	ldr	r2, [pc, #632]	; (8008088 <ai_platform_outputs_get+0x2b8>)
 8007e0e:	6813      	ldr	r3, [r2, #0]
 8007e10:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007e14:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8007e18:	f000 80d8 	beq.w	8007fcc <ai_platform_outputs_get+0x1fc>
 8007e1c:	6813      	ldr	r3, [r2, #0]
 8007e1e:	f240 4183 	movw	r1, #1155	; 0x483
 8007e22:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007e26:	428b      	cmp	r3, r1
 8007e28:	f000 8109 	beq.w	800803e <ai_platform_outputs_get+0x26e>
 8007e2c:	6813      	ldr	r3, [r2, #0]
 8007e2e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007e32:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8007e36:	f000 813f 	beq.w	80080b8 <ai_platform_outputs_get+0x2e8>
 8007e3a:	6813      	ldr	r3, [r2, #0]
 8007e3c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	f000 810e 	beq.w	8008062 <ai_platform_outputs_get+0x292>
 8007e46:	f7ff fc59 	bl	80076fc <_ai_platform_release_crc>
 8007e4a:	f8b9 302c 	ldrh.w	r3, [r9, #44]	; 0x2c
 8007e4e:	2b01      	cmp	r3, #1
 8007e50:	f240 80db 	bls.w	800800a <ai_platform_outputs_get+0x23a>
 8007e54:	2100      	movs	r1, #0
 8007e56:	f8d9 a030 	ldr.w	sl, [r9, #48]	; 0x30
 8007e5a:	f8cd 900c 	str.w	r9, [sp, #12]
 8007e5e:	460d      	mov	r5, r1
 8007e60:	4689      	mov	r9, r1
 8007e62:	e016      	b.n	8007e92 <ai_platform_outputs_get+0xc2>
 8007e64:	9a01      	ldr	r2, [sp, #4]
 8007e66:	2301      	movs	r3, #1
 8007e68:	f848 3002 	str.w	r3, [r8, r2]
 8007e6c:	69b2      	ldr	r2, [r6, #24]
 8007e6e:	f04f 0301 	mov.w	r3, #1
 8007e72:	6856      	ldr	r6, [r2, #4]
 8007e74:	3501      	adds	r5, #1
 8007e76:	f109 091c 	add.w	r9, r9, #28
 8007e7a:	7523      	strb	r3, [r4, #20]
 8007e7c:	2300      	movs	r3, #0
 8007e7e:	6962      	ldr	r2, [r4, #20]
 8007e80:	60a7      	str	r7, [r4, #8]
 8007e82:	f36b 221f 	bfi	r2, fp, #8, #24
 8007e86:	6126      	str	r6, [r4, #16]
 8007e88:	61a1      	str	r1, [r4, #24]
 8007e8a:	60e3      	str	r3, [r4, #12]
 8007e8c:	6162      	str	r2, [r4, #20]
 8007e8e:	e9c4 0c00 	strd	r0, ip, [r4]
 8007e92:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007e96:	b2ac      	uxth	r4, r5
 8007e98:	42ab      	cmp	r3, r5
 8007e9a:	ea4f 03c5 	mov.w	r3, r5, lsl #3
 8007e9e:	9301      	str	r3, [sp, #4]
 8007ea0:	f240 80a6 	bls.w	8007ff0 <ai_platform_outputs_get+0x220>
 8007ea4:	f8da 3010 	ldr.w	r3, [sl, #16]
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	f000 80a1 	beq.w	8007ff0 <ai_platform_outputs_get+0x220>
 8007eae:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 8007eb2:	2e00      	cmp	r6, #0
 8007eb4:	f000 809c 	beq.w	8007ff0 <ai_platform_outputs_get+0x220>
 8007eb8:	f8da 3014 	ldr.w	r3, [sl, #20]
 8007ebc:	69b2      	ldr	r2, [r6, #24]
 8007ebe:	68f1      	ldr	r1, [r6, #12]
 8007ec0:	6810      	ldr	r0, [r2, #0]
 8007ec2:	9100      	str	r1, [sp, #0]
 8007ec4:	e9d3 4801 	ldrd	r4, r8, [r3, #4]
 8007ec8:	68b3      	ldr	r3, [r6, #8]
 8007eca:	eb08 07c5 	add.w	r7, r8, r5, lsl #3
 8007ece:	444c      	add	r4, r9
 8007ed0:	f3c3 2b17 	ubfx	fp, r3, #8, #24
 8007ed4:	f002 fd50 	bl	800a978 <ai_array_to_buffer_fmt>
 8007ed8:	69b2      	ldr	r2, [r6, #24]
 8007eda:	9900      	ldr	r1, [sp, #0]
 8007edc:	f8d2 c008 	ldr.w	ip, [r2, #8]
 8007ee0:	2f00      	cmp	r7, #0
 8007ee2:	d0c4      	beq.n	8007e6e <ai_platform_outputs_get+0x9e>
 8007ee4:	2200      	movs	r2, #0
 8007ee6:	f848 2035 	str.w	r2, [r8, r5, lsl #3]
 8007eea:	6832      	ldr	r2, [r6, #0]
 8007eec:	607a      	str	r2, [r7, #4]
 8007eee:	b112      	cbz	r2, 8007ef6 <ai_platform_outputs_get+0x126>
 8007ef0:	8852      	ldrh	r2, [r2, #2]
 8007ef2:	2a00      	cmp	r2, #0
 8007ef4:	d1b6      	bne.n	8007e64 <ai_platform_outputs_get+0x94>
 8007ef6:	69b2      	ldr	r2, [r6, #24]
 8007ef8:	2700      	movs	r7, #0
 8007efa:	e7b8      	b.n	8007e6e <ai_platform_outputs_get+0x9e>
 8007efc:	f7ff fbfc 	bl	80076f8 <_ai_platform_acquire_crc>
 8007f00:	4b60      	ldr	r3, [pc, #384]	; (8008084 <ai_platform_outputs_get+0x2b4>)
 8007f02:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007f0c:	185a      	adds	r2, r3, r1
 8007f0e:	2a01      	cmp	r2, #1
 8007f10:	d92a      	bls.n	8007f68 <ai_platform_outputs_get+0x198>
 8007f12:	f240 4249 	movw	r2, #1097	; 0x449
 8007f16:	4293      	cmp	r3, r2
 8007f18:	d026      	beq.n	8007f68 <ai_platform_outputs_get+0x198>
 8007f1a:	4a5b      	ldr	r2, [pc, #364]	; (8008088 <ai_platform_outputs_get+0x2b8>)
 8007f1c:	6813      	ldr	r3, [r2, #0]
 8007f1e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007f22:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8007f26:	d02c      	beq.n	8007f82 <ai_platform_outputs_get+0x1b2>
 8007f28:	6813      	ldr	r3, [r2, #0]
 8007f2a:	f240 4183 	movw	r1, #1155	; 0x483
 8007f2e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007f32:	428b      	cmp	r3, r1
 8007f34:	d072      	beq.n	800801c <ai_platform_outputs_get+0x24c>
 8007f36:	6813      	ldr	r3, [r2, #0]
 8007f38:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007f3c:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8007f40:	f000 80ac 	beq.w	800809c <ai_platform_outputs_get+0x2cc>
 8007f44:	6813      	ldr	r3, [r2, #0]
 8007f46:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d129      	bne.n	8007fa2 <ai_platform_outputs_get+0x1d2>
 8007f4e:	4a4f      	ldr	r2, [pc, #316]	; (800808c <ai_platform_outputs_get+0x2bc>)
 8007f50:	2301      	movs	r3, #1
 8007f52:	6093      	str	r3, [r2, #8]
 8007f54:	6893      	ldr	r3, [r2, #8]
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d1fc      	bne.n	8007f54 <ai_platform_outputs_get+0x184>
 8007f5a:	494d      	ldr	r1, [pc, #308]	; (8008090 <ai_platform_outputs_get+0x2c0>)
 8007f5c:	4b4d      	ldr	r3, [pc, #308]	; (8008094 <ai_platform_outputs_get+0x2c4>)
 8007f5e:	6011      	str	r1, [r2, #0]
 8007f60:	6812      	ldr	r2, [r2, #0]
 8007f62:	429a      	cmp	r2, r3
 8007f64:	d01d      	beq.n	8007fa2 <ai_platform_outputs_get+0x1d2>
 8007f66:	e7fe      	b.n	8007f66 <ai_platform_outputs_get+0x196>
 8007f68:	4a48      	ldr	r2, [pc, #288]	; (800808c <ai_platform_outputs_get+0x2bc>)
 8007f6a:	2301      	movs	r3, #1
 8007f6c:	6093      	str	r3, [r2, #8]
 8007f6e:	6893      	ldr	r3, [r2, #8]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d1fc      	bne.n	8007f6e <ai_platform_outputs_get+0x19e>
 8007f74:	4946      	ldr	r1, [pc, #280]	; (8008090 <ai_platform_outputs_get+0x2c0>)
 8007f76:	4b47      	ldr	r3, [pc, #284]	; (8008094 <ai_platform_outputs_get+0x2c4>)
 8007f78:	6011      	str	r1, [r2, #0]
 8007f7a:	6812      	ldr	r2, [r2, #0]
 8007f7c:	429a      	cmp	r2, r3
 8007f7e:	d010      	beq.n	8007fa2 <ai_platform_outputs_get+0x1d2>
 8007f80:	e7fe      	b.n	8007f80 <ai_platform_outputs_get+0x1b0>
 8007f82:	4a45      	ldr	r2, [pc, #276]	; (8008098 <ai_platform_outputs_get+0x2c8>)
 8007f84:	2301      	movs	r3, #1
 8007f86:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8007f8a:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d1fb      	bne.n	8007f8a <ai_platform_outputs_get+0x1ba>
 8007f92:	493f      	ldr	r1, [pc, #252]	; (8008090 <ai_platform_outputs_get+0x2c0>)
 8007f94:	4b3f      	ldr	r3, [pc, #252]	; (8008094 <ai_platform_outputs_get+0x2c4>)
 8007f96:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8007f9a:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8007f9e:	429a      	cmp	r2, r3
 8007fa0:	d113      	bne.n	8007fca <ai_platform_outputs_get+0x1fa>
 8007fa2:	f7ff fbab 	bl	80076fc <_ai_platform_release_crc>
 8007fa6:	2000      	movs	r0, #0
 8007fa8:	b005      	add	sp, #20
 8007faa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fae:	4a37      	ldr	r2, [pc, #220]	; (800808c <ai_platform_outputs_get+0x2bc>)
 8007fb0:	2301      	movs	r3, #1
 8007fb2:	6093      	str	r3, [r2, #8]
 8007fb4:	6893      	ldr	r3, [r2, #8]
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d1fc      	bne.n	8007fb4 <ai_platform_outputs_get+0x1e4>
 8007fba:	4b35      	ldr	r3, [pc, #212]	; (8008090 <ai_platform_outputs_get+0x2c0>)
 8007fbc:	6013      	str	r3, [r2, #0]
 8007fbe:	4b35      	ldr	r3, [pc, #212]	; (8008094 <ai_platform_outputs_get+0x2c4>)
 8007fc0:	6812      	ldr	r2, [r2, #0]
 8007fc2:	429a      	cmp	r2, r3
 8007fc4:	f43f af3f 	beq.w	8007e46 <ai_platform_outputs_get+0x76>
 8007fc8:	e7fe      	b.n	8007fc8 <ai_platform_outputs_get+0x1f8>
 8007fca:	e7fe      	b.n	8007fca <ai_platform_outputs_get+0x1fa>
 8007fcc:	4a32      	ldr	r2, [pc, #200]	; (8008098 <ai_platform_outputs_get+0x2c8>)
 8007fce:	2301      	movs	r3, #1
 8007fd0:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8007fd4:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d1fb      	bne.n	8007fd4 <ai_platform_outputs_get+0x204>
 8007fdc:	4b2c      	ldr	r3, [pc, #176]	; (8008090 <ai_platform_outputs_get+0x2c0>)
 8007fde:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8007fe2:	4b2c      	ldr	r3, [pc, #176]	; (8008094 <ai_platform_outputs_get+0x2c4>)
 8007fe4:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8007fe8:	429a      	cmp	r2, r3
 8007fea:	f43f af2c 	beq.w	8007e46 <ai_platform_outputs_get+0x76>
 8007fee:	e7fe      	b.n	8007fee <ai_platform_outputs_get+0x21e>
 8007ff0:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8007ff4:	b14c      	cbz	r4, 800800a <ai_platform_outputs_get+0x23a>
 8007ff6:	f8da 3014 	ldr.w	r3, [sl, #20]
 8007ffa:	6858      	ldr	r0, [r3, #4]
 8007ffc:	9b02      	ldr	r3, [sp, #8]
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d0d2      	beq.n	8007fa8 <ai_platform_outputs_get+0x1d8>
 8008002:	801c      	strh	r4, [r3, #0]
 8008004:	b005      	add	sp, #20
 8008006:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800800a:	2400      	movs	r4, #0
 800800c:	2218      	movs	r2, #24
 800800e:	2111      	movs	r1, #17
 8008010:	f109 0010 	add.w	r0, r9, #16
 8008014:	f000 ffe8 	bl	8008fe8 <core_set_error>
 8008018:	4620      	mov	r0, r4
 800801a:	e7ef      	b.n	8007ffc <ai_platform_outputs_get+0x22c>
 800801c:	4a1e      	ldr	r2, [pc, #120]	; (8008098 <ai_platform_outputs_get+0x2c8>)
 800801e:	2301      	movs	r3, #1
 8008020:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8008024:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8008028:	2b00      	cmp	r3, #0
 800802a:	d1fb      	bne.n	8008024 <ai_platform_outputs_get+0x254>
 800802c:	4918      	ldr	r1, [pc, #96]	; (8008090 <ai_platform_outputs_get+0x2c0>)
 800802e:	4b19      	ldr	r3, [pc, #100]	; (8008094 <ai_platform_outputs_get+0x2c4>)
 8008030:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8008034:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8008038:	429a      	cmp	r2, r3
 800803a:	d0b2      	beq.n	8007fa2 <ai_platform_outputs_get+0x1d2>
 800803c:	e7fe      	b.n	800803c <ai_platform_outputs_get+0x26c>
 800803e:	4a16      	ldr	r2, [pc, #88]	; (8008098 <ai_platform_outputs_get+0x2c8>)
 8008040:	2301      	movs	r3, #1
 8008042:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8008046:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800804a:	2b00      	cmp	r3, #0
 800804c:	d1fb      	bne.n	8008046 <ai_platform_outputs_get+0x276>
 800804e:	4b10      	ldr	r3, [pc, #64]	; (8008090 <ai_platform_outputs_get+0x2c0>)
 8008050:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8008054:	4b0f      	ldr	r3, [pc, #60]	; (8008094 <ai_platform_outputs_get+0x2c4>)
 8008056:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800805a:	429a      	cmp	r2, r3
 800805c:	f43f aef3 	beq.w	8007e46 <ai_platform_outputs_get+0x76>
 8008060:	e7fe      	b.n	8008060 <ai_platform_outputs_get+0x290>
 8008062:	4a0a      	ldr	r2, [pc, #40]	; (800808c <ai_platform_outputs_get+0x2bc>)
 8008064:	2301      	movs	r3, #1
 8008066:	6093      	str	r3, [r2, #8]
 8008068:	6893      	ldr	r3, [r2, #8]
 800806a:	2b00      	cmp	r3, #0
 800806c:	d1fc      	bne.n	8008068 <ai_platform_outputs_get+0x298>
 800806e:	4b08      	ldr	r3, [pc, #32]	; (8008090 <ai_platform_outputs_get+0x2c0>)
 8008070:	6013      	str	r3, [r2, #0]
 8008072:	4b08      	ldr	r3, [pc, #32]	; (8008094 <ai_platform_outputs_get+0x2c4>)
 8008074:	6812      	ldr	r2, [r2, #0]
 8008076:	429a      	cmp	r2, r3
 8008078:	f43f aee5 	beq.w	8007e46 <ai_platform_outputs_get+0x76>
 800807c:	e7fe      	b.n	800807c <ai_platform_outputs_get+0x2ac>
 800807e:	bf00      	nop
 8008080:	a1c00100 	.word	0xa1c00100
 8008084:	e0042000 	.word	0xe0042000
 8008088:	5c001000 	.word	0x5c001000
 800808c:	40023000 	.word	0x40023000
 8008090:	f407a5c2 	.word	0xf407a5c2
 8008094:	b5e8b5cd 	.word	0xb5e8b5cd
 8008098:	58024000 	.word	0x58024000
 800809c:	4a0d      	ldr	r2, [pc, #52]	; (80080d4 <ai_platform_outputs_get+0x304>)
 800809e:	2301      	movs	r3, #1
 80080a0:	6093      	str	r3, [r2, #8]
 80080a2:	6893      	ldr	r3, [r2, #8]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d1fc      	bne.n	80080a2 <ai_platform_outputs_get+0x2d2>
 80080a8:	490b      	ldr	r1, [pc, #44]	; (80080d8 <ai_platform_outputs_get+0x308>)
 80080aa:	4b0c      	ldr	r3, [pc, #48]	; (80080dc <ai_platform_outputs_get+0x30c>)
 80080ac:	6011      	str	r1, [r2, #0]
 80080ae:	6812      	ldr	r2, [r2, #0]
 80080b0:	429a      	cmp	r2, r3
 80080b2:	f43f af76 	beq.w	8007fa2 <ai_platform_outputs_get+0x1d2>
 80080b6:	e7fe      	b.n	80080b6 <ai_platform_outputs_get+0x2e6>
 80080b8:	4a06      	ldr	r2, [pc, #24]	; (80080d4 <ai_platform_outputs_get+0x304>)
 80080ba:	2301      	movs	r3, #1
 80080bc:	6093      	str	r3, [r2, #8]
 80080be:	6893      	ldr	r3, [r2, #8]
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d1fc      	bne.n	80080be <ai_platform_outputs_get+0x2ee>
 80080c4:	4b04      	ldr	r3, [pc, #16]	; (80080d8 <ai_platform_outputs_get+0x308>)
 80080c6:	6013      	str	r3, [r2, #0]
 80080c8:	4b04      	ldr	r3, [pc, #16]	; (80080dc <ai_platform_outputs_get+0x30c>)
 80080ca:	6812      	ldr	r2, [r2, #0]
 80080cc:	429a      	cmp	r2, r3
 80080ce:	f43f aeba 	beq.w	8007e46 <ai_platform_outputs_get+0x76>
 80080d2:	e7fe      	b.n	80080d2 <ai_platform_outputs_get+0x302>
 80080d4:	40023000 	.word	0x40023000
 80080d8:	f407a5c2 	.word	0xf407a5c2
 80080dc:	b5e8b5cd 	.word	0xb5e8b5cd

080080e0 <ai_platform_network_create>:
 80080e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80080e4:	b083      	sub	sp, #12
 80080e6:	4604      	mov	r4, r0
 80080e8:	4615      	mov	r5, r2
 80080ea:	461e      	mov	r6, r3
 80080ec:	f89d 7028 	ldrb.w	r7, [sp, #40]	; 0x28
 80080f0:	f89d 802c 	ldrb.w	r8, [sp, #44]	; 0x2c
 80080f4:	f7ff fb00 	bl	80076f8 <_ai_platform_acquire_crc>
 80080f8:	2800      	cmp	r0, #0
 80080fa:	f000 80bd 	beq.w	8008278 <ai_platform_network_create+0x198>
 80080fe:	4ba5      	ldr	r3, [pc, #660]	; (8008394 <ai_platform_network_create+0x2b4>)
 8008100:	f46f 6c8a 	mvn.w	ip, #1104	; 0x450
 8008104:	4601      	mov	r1, r0
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800810c:	eb03 020c 	add.w	r2, r3, ip
 8008110:	2a01      	cmp	r2, #1
 8008112:	f240 80a8 	bls.w	8008266 <ai_platform_network_create+0x186>
 8008116:	f240 4249 	movw	r2, #1097	; 0x449
 800811a:	4293      	cmp	r3, r2
 800811c:	f000 80a3 	beq.w	8008266 <ai_platform_network_create+0x186>
 8008120:	4a9d      	ldr	r2, [pc, #628]	; (8008398 <ai_platform_network_create+0x2b8>)
 8008122:	6813      	ldr	r3, [r2, #0]
 8008124:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008128:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800812c:	f000 80b9 	beq.w	80082a2 <ai_platform_network_create+0x1c2>
 8008130:	6813      	ldr	r3, [r2, #0]
 8008132:	f240 4c83 	movw	ip, #1155	; 0x483
 8008136:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800813a:	4563      	cmp	r3, ip
 800813c:	f000 80a1 	beq.w	8008282 <ai_platform_network_create+0x1a2>
 8008140:	6813      	ldr	r3, [r2, #0]
 8008142:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008146:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 800814a:	f000 8153 	beq.w	80083f4 <ai_platform_network_create+0x314>
 800814e:	6813      	ldr	r3, [r2, #0]
 8008150:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008154:	2b00      	cmp	r3, #0
 8008156:	f040 808d 	bne.w	8008274 <ai_platform_network_create+0x194>
 800815a:	4a90      	ldr	r2, [pc, #576]	; (800839c <ai_platform_network_create+0x2bc>)
 800815c:	2318      	movs	r3, #24
 800815e:	6093      	str	r3, [r2, #8]
 8008160:	6893      	ldr	r3, [r2, #8]
 8008162:	2b18      	cmp	r3, #24
 8008164:	f040 8086 	bne.w	8008274 <ai_platform_network_create+0x194>
 8008168:	2301      	movs	r3, #1
 800816a:	6093      	str	r3, [r2, #8]
 800816c:	6893      	ldr	r3, [r2, #8]
 800816e:	2b00      	cmp	r3, #0
 8008170:	d1fc      	bne.n	800816c <ai_platform_network_create+0x8c>
 8008172:	4608      	mov	r0, r1
 8008174:	f7ff fac2 	bl	80076fc <_ai_platform_release_crc>
 8008178:	f7ff fabe 	bl	80076f8 <_ai_platform_acquire_crc>
 800817c:	4b85      	ldr	r3, [pc, #532]	; (8008394 <ai_platform_network_create+0x2b4>)
 800817e:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008188:	189a      	adds	r2, r3, r2
 800818a:	2a01      	cmp	r2, #1
 800818c:	f240 809f 	bls.w	80082ce <ai_platform_network_create+0x1ee>
 8008190:	f240 4249 	movw	r2, #1097	; 0x449
 8008194:	4293      	cmp	r3, r2
 8008196:	f000 809a 	beq.w	80082ce <ai_platform_network_create+0x1ee>
 800819a:	4a7f      	ldr	r2, [pc, #508]	; (8008398 <ai_platform_network_create+0x2b8>)
 800819c:	6813      	ldr	r3, [r2, #0]
 800819e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80081a2:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 80081a6:	f000 80a0 	beq.w	80082ea <ai_platform_network_create+0x20a>
 80081aa:	6813      	ldr	r3, [r2, #0]
 80081ac:	f240 4183 	movw	r1, #1155	; 0x483
 80081b0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80081b4:	428b      	cmp	r3, r1
 80081b6:	f000 80bf 	beq.w	8008338 <ai_platform_network_create+0x258>
 80081ba:	6813      	ldr	r3, [r2, #0]
 80081bc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80081c0:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 80081c4:	f000 8123 	beq.w	800840e <ai_platform_network_create+0x32e>
 80081c8:	6813      	ldr	r3, [r2, #0]
 80081ca:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	f000 80c4 	beq.w	800835c <ai_platform_network_create+0x27c>
 80081d4:	f7ff fa92 	bl	80076fc <_ai_platform_release_crc>
 80081d8:	2c00      	cmp	r4, #0
 80081da:	f000 80aa 	beq.w	8008332 <ai_platform_network_create+0x252>
 80081de:	4b70      	ldr	r3, [pc, #448]	; (80083a0 <ai_platform_network_create+0x2c0>)
 80081e0:	602b      	str	r3, [r5, #0]
 80081e2:	6025      	str	r5, [r4, #0]
 80081e4:	f000 fef8 	bl	8008fd8 <core_init>
 80081e8:	2800      	cmp	r0, #0
 80081ea:	f000 8090 	beq.w	800830e <ai_platform_network_create+0x22e>
 80081ee:	f7ff fa83 	bl	80076f8 <_ai_platform_acquire_crc>
 80081f2:	4b68      	ldr	r3, [pc, #416]	; (8008394 <ai_platform_network_create+0x2b4>)
 80081f4:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80081fe:	185a      	adds	r2, r3, r1
 8008200:	2a01      	cmp	r2, #1
 8008202:	f240 80b9 	bls.w	8008378 <ai_platform_network_create+0x298>
 8008206:	f240 4249 	movw	r2, #1097	; 0x449
 800820a:	4293      	cmp	r3, r2
 800820c:	f000 80b4 	beq.w	8008378 <ai_platform_network_create+0x298>
 8008210:	4a61      	ldr	r2, [pc, #388]	; (8008398 <ai_platform_network_create+0x2b8>)
 8008212:	6813      	ldr	r3, [r2, #0]
 8008214:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008218:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800821c:	f000 80c8 	beq.w	80083b0 <ai_platform_network_create+0x2d0>
 8008220:	6813      	ldr	r3, [r2, #0]
 8008222:	f240 4183 	movw	r1, #1155	; 0x483
 8008226:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800822a:	428b      	cmp	r3, r1
 800822c:	f000 8107 	beq.w	800843e <ai_platform_network_create+0x35e>
 8008230:	6813      	ldr	r3, [r2, #0]
 8008232:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008236:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 800823a:	f000 8111 	beq.w	8008460 <ai_platform_network_create+0x380>
 800823e:	6813      	ldr	r3, [r2, #0]
 8008240:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008244:	2b00      	cmp	r3, #0
 8008246:	f040 80c3 	bne.w	80083d0 <ai_platform_network_create+0x2f0>
 800824a:	4b54      	ldr	r3, [pc, #336]	; (800839c <ai_platform_network_create+0x2bc>)
 800824c:	2201      	movs	r2, #1
 800824e:	609a      	str	r2, [r3, #8]
 8008250:	689a      	ldr	r2, [r3, #8]
 8008252:	2a00      	cmp	r2, #0
 8008254:	d1fc      	bne.n	8008250 <ai_platform_network_create+0x170>
 8008256:	4a53      	ldr	r2, [pc, #332]	; (80083a4 <ai_platform_network_create+0x2c4>)
 8008258:	601a      	str	r2, [r3, #0]
 800825a:	681a      	ldr	r2, [r3, #0]
 800825c:	4b52      	ldr	r3, [pc, #328]	; (80083a8 <ai_platform_network_create+0x2c8>)
 800825e:	429a      	cmp	r2, r3
 8008260:	f000 80b6 	beq.w	80083d0 <ai_platform_network_create+0x2f0>
 8008264:	e7fe      	b.n	8008264 <ai_platform_network_create+0x184>
 8008266:	4b4d      	ldr	r3, [pc, #308]	; (800839c <ai_platform_network_create+0x2bc>)
 8008268:	2218      	movs	r2, #24
 800826a:	609a      	str	r2, [r3, #8]
 800826c:	689a      	ldr	r2, [r3, #8]
 800826e:	2a18      	cmp	r2, #24
 8008270:	d027      	beq.n	80082c2 <ai_platform_network_create+0x1e2>
 8008272:	4608      	mov	r0, r1
 8008274:	f7ff fa42 	bl	80076fc <_ai_platform_release_crc>
 8008278:	f244 1033 	movw	r0, #16691	; 0x4133
 800827c:	b003      	add	sp, #12
 800827e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008282:	4a4a      	ldr	r2, [pc, #296]	; (80083ac <ai_platform_network_create+0x2cc>)
 8008284:	2318      	movs	r3, #24
 8008286:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800828a:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800828e:	2b18      	cmp	r3, #24
 8008290:	d1f0      	bne.n	8008274 <ai_platform_network_create+0x194>
 8008292:	2301      	movs	r3, #1
 8008294:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8008298:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800829c:	2b00      	cmp	r3, #0
 800829e:	d1fb      	bne.n	8008298 <ai_platform_network_create+0x1b8>
 80082a0:	e767      	b.n	8008172 <ai_platform_network_create+0x92>
 80082a2:	4a42      	ldr	r2, [pc, #264]	; (80083ac <ai_platform_network_create+0x2cc>)
 80082a4:	2318      	movs	r3, #24
 80082a6:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80082aa:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80082ae:	2b18      	cmp	r3, #24
 80082b0:	d1e0      	bne.n	8008274 <ai_platform_network_create+0x194>
 80082b2:	2301      	movs	r3, #1
 80082b4:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80082b8:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d1fb      	bne.n	80082b8 <ai_platform_network_create+0x1d8>
 80082c0:	e757      	b.n	8008172 <ai_platform_network_create+0x92>
 80082c2:	2201      	movs	r2, #1
 80082c4:	609a      	str	r2, [r3, #8]
 80082c6:	689a      	ldr	r2, [r3, #8]
 80082c8:	2a00      	cmp	r2, #0
 80082ca:	d1fc      	bne.n	80082c6 <ai_platform_network_create+0x1e6>
 80082cc:	e751      	b.n	8008172 <ai_platform_network_create+0x92>
 80082ce:	4a33      	ldr	r2, [pc, #204]	; (800839c <ai_platform_network_create+0x2bc>)
 80082d0:	2301      	movs	r3, #1
 80082d2:	6093      	str	r3, [r2, #8]
 80082d4:	6891      	ldr	r1, [r2, #8]
 80082d6:	2900      	cmp	r1, #0
 80082d8:	d1fc      	bne.n	80082d4 <ai_platform_network_create+0x1f4>
 80082da:	4b32      	ldr	r3, [pc, #200]	; (80083a4 <ai_platform_network_create+0x2c4>)
 80082dc:	6013      	str	r3, [r2, #0]
 80082de:	4b32      	ldr	r3, [pc, #200]	; (80083a8 <ai_platform_network_create+0x2c8>)
 80082e0:	6812      	ldr	r2, [r2, #0]
 80082e2:	429a      	cmp	r2, r3
 80082e4:	f43f af76 	beq.w	80081d4 <ai_platform_network_create+0xf4>
 80082e8:	e7fe      	b.n	80082e8 <ai_platform_network_create+0x208>
 80082ea:	4a30      	ldr	r2, [pc, #192]	; (80083ac <ai_platform_network_create+0x2cc>)
 80082ec:	2301      	movs	r3, #1
 80082ee:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80082f2:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d1fb      	bne.n	80082f2 <ai_platform_network_create+0x212>
 80082fa:	4b2a      	ldr	r3, [pc, #168]	; (80083a4 <ai_platform_network_create+0x2c4>)
 80082fc:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8008300:	4b29      	ldr	r3, [pc, #164]	; (80083a8 <ai_platform_network_create+0x2c8>)
 8008302:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8008306:	429a      	cmp	r2, r3
 8008308:	f43f af64 	beq.w	80081d4 <ai_platform_network_create+0xf4>
 800830c:	e7fe      	b.n	800830c <ai_platform_network_create+0x22c>
 800830e:	f04f 0930 	mov.w	r9, #48	; 0x30
 8008312:	2300      	movs	r3, #0
 8008314:	6023      	str	r3, [r4, #0]
 8008316:	2410      	movs	r4, #16
 8008318:	4642      	mov	r2, r8
 800831a:	4639      	mov	r1, r7
 800831c:	4630      	mov	r0, r6
 800831e:	f002 fbcf 	bl	800aac0 <ai_version_get>
 8008322:	4603      	mov	r3, r0
 8008324:	2000      	movs	r0, #0
 8008326:	64ab      	str	r3, [r5, #72]	; 0x48
 8008328:	f369 0007 	bfi	r0, r9, #0, #8
 800832c:	f364 201f 	bfi	r0, r4, #8, #24
 8008330:	e7a4      	b.n	800827c <ai_platform_network_create+0x19c>
 8008332:	f241 0010 	movw	r0, #4112	; 0x1010
 8008336:	e7a1      	b.n	800827c <ai_platform_network_create+0x19c>
 8008338:	4a1c      	ldr	r2, [pc, #112]	; (80083ac <ai_platform_network_create+0x2cc>)
 800833a:	2301      	movs	r3, #1
 800833c:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8008340:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8008344:	2b00      	cmp	r3, #0
 8008346:	d1fb      	bne.n	8008340 <ai_platform_network_create+0x260>
 8008348:	4b16      	ldr	r3, [pc, #88]	; (80083a4 <ai_platform_network_create+0x2c4>)
 800834a:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800834e:	4b16      	ldr	r3, [pc, #88]	; (80083a8 <ai_platform_network_create+0x2c8>)
 8008350:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8008354:	429a      	cmp	r2, r3
 8008356:	f43f af3d 	beq.w	80081d4 <ai_platform_network_create+0xf4>
 800835a:	e7fe      	b.n	800835a <ai_platform_network_create+0x27a>
 800835c:	4a0f      	ldr	r2, [pc, #60]	; (800839c <ai_platform_network_create+0x2bc>)
 800835e:	2301      	movs	r3, #1
 8008360:	6093      	str	r3, [r2, #8]
 8008362:	6893      	ldr	r3, [r2, #8]
 8008364:	2b00      	cmp	r3, #0
 8008366:	d1fc      	bne.n	8008362 <ai_platform_network_create+0x282>
 8008368:	4b0e      	ldr	r3, [pc, #56]	; (80083a4 <ai_platform_network_create+0x2c4>)
 800836a:	6013      	str	r3, [r2, #0]
 800836c:	4b0e      	ldr	r3, [pc, #56]	; (80083a8 <ai_platform_network_create+0x2c8>)
 800836e:	6812      	ldr	r2, [r2, #0]
 8008370:	429a      	cmp	r2, r3
 8008372:	f43f af2f 	beq.w	80081d4 <ai_platform_network_create+0xf4>
 8008376:	e7fe      	b.n	8008376 <ai_platform_network_create+0x296>
 8008378:	4a08      	ldr	r2, [pc, #32]	; (800839c <ai_platform_network_create+0x2bc>)
 800837a:	2301      	movs	r3, #1
 800837c:	6093      	str	r3, [r2, #8]
 800837e:	6893      	ldr	r3, [r2, #8]
 8008380:	2b00      	cmp	r3, #0
 8008382:	d1fc      	bne.n	800837e <ai_platform_network_create+0x29e>
 8008384:	4b07      	ldr	r3, [pc, #28]	; (80083a4 <ai_platform_network_create+0x2c4>)
 8008386:	6013      	str	r3, [r2, #0]
 8008388:	4b07      	ldr	r3, [pc, #28]	; (80083a8 <ai_platform_network_create+0x2c8>)
 800838a:	6812      	ldr	r2, [r2, #0]
 800838c:	429a      	cmp	r2, r3
 800838e:	d01f      	beq.n	80083d0 <ai_platform_network_create+0x2f0>
 8008390:	e7fe      	b.n	8008390 <ai_platform_network_create+0x2b0>
 8008392:	bf00      	nop
 8008394:	e0042000 	.word	0xe0042000
 8008398:	5c001000 	.word	0x5c001000
 800839c:	40023000 	.word	0x40023000
 80083a0:	a1c00100 	.word	0xa1c00100
 80083a4:	f407a5c2 	.word	0xf407a5c2
 80083a8:	b5e8b5cd 	.word	0xb5e8b5cd
 80083ac:	58024000 	.word	0x58024000
 80083b0:	4a33      	ldr	r2, [pc, #204]	; (8008480 <ai_platform_network_create+0x3a0>)
 80083b2:	2301      	movs	r3, #1
 80083b4:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80083b8:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d1fb      	bne.n	80083b8 <ai_platform_network_create+0x2d8>
 80083c0:	4b30      	ldr	r3, [pc, #192]	; (8008484 <ai_platform_network_create+0x3a4>)
 80083c2:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 80083c6:	4b30      	ldr	r3, [pc, #192]	; (8008488 <ai_platform_network_create+0x3a8>)
 80083c8:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80083cc:	429a      	cmp	r2, r3
 80083ce:	d12c      	bne.n	800842a <ai_platform_network_create+0x34a>
 80083d0:	f7ff f994 	bl	80076fc <_ai_platform_release_crc>
 80083d4:	2200      	movs	r2, #0
 80083d6:	4639      	mov	r1, r7
 80083d8:	4630      	mov	r0, r6
 80083da:	f002 fb71 	bl	800aac0 <ai_version_get>
 80083de:	4681      	mov	r9, r0
 80083e0:	2200      	movs	r2, #0
 80083e2:	2105      	movs	r1, #5
 80083e4:	2001      	movs	r0, #1
 80083e6:	f002 fb6b 	bl	800aac0 <ai_version_get>
 80083ea:	4581      	cmp	r9, r0
 80083ec:	d01e      	beq.n	800842c <ai_platform_network_create+0x34c>
 80083ee:	f04f 0901 	mov.w	r9, #1
 80083f2:	e78e      	b.n	8008312 <ai_platform_network_create+0x232>
 80083f4:	4b25      	ldr	r3, [pc, #148]	; (800848c <ai_platform_network_create+0x3ac>)
 80083f6:	2218      	movs	r2, #24
 80083f8:	609a      	str	r2, [r3, #8]
 80083fa:	689a      	ldr	r2, [r3, #8]
 80083fc:	2a18      	cmp	r2, #24
 80083fe:	f47f af39 	bne.w	8008274 <ai_platform_network_create+0x194>
 8008402:	2201      	movs	r2, #1
 8008404:	609a      	str	r2, [r3, #8]
 8008406:	689a      	ldr	r2, [r3, #8]
 8008408:	2a00      	cmp	r2, #0
 800840a:	d1fc      	bne.n	8008406 <ai_platform_network_create+0x326>
 800840c:	e6b1      	b.n	8008172 <ai_platform_network_create+0x92>
 800840e:	4a1f      	ldr	r2, [pc, #124]	; (800848c <ai_platform_network_create+0x3ac>)
 8008410:	2301      	movs	r3, #1
 8008412:	6093      	str	r3, [r2, #8]
 8008414:	6893      	ldr	r3, [r2, #8]
 8008416:	2b00      	cmp	r3, #0
 8008418:	d1fc      	bne.n	8008414 <ai_platform_network_create+0x334>
 800841a:	4b1a      	ldr	r3, [pc, #104]	; (8008484 <ai_platform_network_create+0x3a4>)
 800841c:	6013      	str	r3, [r2, #0]
 800841e:	4b1a      	ldr	r3, [pc, #104]	; (8008488 <ai_platform_network_create+0x3a8>)
 8008420:	6812      	ldr	r2, [r2, #0]
 8008422:	429a      	cmp	r2, r3
 8008424:	f43f aed6 	beq.w	80081d4 <ai_platform_network_create+0xf4>
 8008428:	e7fe      	b.n	8008428 <ai_platform_network_create+0x348>
 800842a:	e7fe      	b.n	800842a <ai_platform_network_create+0x34a>
 800842c:	4b18      	ldr	r3, [pc, #96]	; (8008490 <ai_platform_network_create+0x3b0>)
 800842e:	a801      	add	r0, sp, #4
 8008430:	9301      	str	r3, [sp, #4]
 8008432:	f000 fde5 	bl	8009000 <ai_check_custom_types>
 8008436:	b300      	cbz	r0, 800847a <ai_platform_network_create+0x39a>
 8008438:	2400      	movs	r4, #0
 800843a:	46a1      	mov	r9, r4
 800843c:	e76c      	b.n	8008318 <ai_platform_network_create+0x238>
 800843e:	4b10      	ldr	r3, [pc, #64]	; (8008480 <ai_platform_network_create+0x3a0>)
 8008440:	2201      	movs	r2, #1
 8008442:	f8c3 2c08 	str.w	r2, [r3, #3080]	; 0xc08
 8008446:	f8d3 2c08 	ldr.w	r2, [r3, #3080]	; 0xc08
 800844a:	2a00      	cmp	r2, #0
 800844c:	d1fb      	bne.n	8008446 <ai_platform_network_create+0x366>
 800844e:	4a0d      	ldr	r2, [pc, #52]	; (8008484 <ai_platform_network_create+0x3a4>)
 8008450:	f8c3 2c00 	str.w	r2, [r3, #3072]	; 0xc00
 8008454:	f8d3 2c00 	ldr.w	r2, [r3, #3072]	; 0xc00
 8008458:	4b0b      	ldr	r3, [pc, #44]	; (8008488 <ai_platform_network_create+0x3a8>)
 800845a:	429a      	cmp	r2, r3
 800845c:	d0b8      	beq.n	80083d0 <ai_platform_network_create+0x2f0>
 800845e:	e7fe      	b.n	800845e <ai_platform_network_create+0x37e>
 8008460:	4b0a      	ldr	r3, [pc, #40]	; (800848c <ai_platform_network_create+0x3ac>)
 8008462:	2201      	movs	r2, #1
 8008464:	609a      	str	r2, [r3, #8]
 8008466:	689a      	ldr	r2, [r3, #8]
 8008468:	2a00      	cmp	r2, #0
 800846a:	d1fc      	bne.n	8008466 <ai_platform_network_create+0x386>
 800846c:	4a05      	ldr	r2, [pc, #20]	; (8008484 <ai_platform_network_create+0x3a4>)
 800846e:	601a      	str	r2, [r3, #0]
 8008470:	681a      	ldr	r2, [r3, #0]
 8008472:	4b05      	ldr	r3, [pc, #20]	; (8008488 <ai_platform_network_create+0x3a8>)
 8008474:	429a      	cmp	r2, r3
 8008476:	d0ab      	beq.n	80083d0 <ai_platform_network_create+0x2f0>
 8008478:	e7fe      	b.n	8008478 <ai_platform_network_create+0x398>
 800847a:	f04f 0902 	mov.w	r9, #2
 800847e:	e748      	b.n	8008312 <ai_platform_network_create+0x232>
 8008480:	58024000 	.word	0x58024000
 8008484:	f407a5c2 	.word	0xf407a5c2
 8008488:	b5e8b5cd 	.word	0xb5e8b5cd
 800848c:	40023000 	.word	0x40023000
 8008490:	84048403 	.word	0x84048403

08008494 <ai_platform_network_init>:
 8008494:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008498:	2800      	cmp	r0, #0
 800849a:	d052      	beq.n	8008542 <ai_platform_network_init+0xae>
 800849c:	4bab      	ldr	r3, [pc, #684]	; (800874c <ai_platform_network_init+0x2b8>)
 800849e:	4604      	mov	r4, r0
 80084a0:	6802      	ldr	r2, [r0, #0]
 80084a2:	429a      	cmp	r2, r3
 80084a4:	d14d      	bne.n	8008542 <ai_platform_network_init+0xae>
 80084a6:	460d      	mov	r5, r1
 80084a8:	f7ff f926 	bl	80076f8 <_ai_platform_acquire_crc>
 80084ac:	4ba8      	ldr	r3, [pc, #672]	; (8008750 <ai_platform_network_init+0x2bc>)
 80084ae:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80084b8:	189a      	adds	r2, r3, r2
 80084ba:	2a01      	cmp	r2, #1
 80084bc:	f240 809b 	bls.w	80085f6 <ai_platform_network_init+0x162>
 80084c0:	f240 4249 	movw	r2, #1097	; 0x449
 80084c4:	4293      	cmp	r3, r2
 80084c6:	f000 8096 	beq.w	80085f6 <ai_platform_network_init+0x162>
 80084ca:	4aa2      	ldr	r2, [pc, #648]	; (8008754 <ai_platform_network_init+0x2c0>)
 80084cc:	6813      	ldr	r3, [r2, #0]
 80084ce:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80084d2:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 80084d6:	f000 809d 	beq.w	8008614 <ai_platform_network_init+0x180>
 80084da:	6813      	ldr	r3, [r2, #0]
 80084dc:	f240 4183 	movw	r1, #1155	; 0x483
 80084e0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80084e4:	428b      	cmp	r3, r1
 80084e6:	f000 80e4 	beq.w	80086b2 <ai_platform_network_init+0x21e>
 80084ea:	6813      	ldr	r3, [r2, #0]
 80084ec:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80084f0:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 80084f4:	f000 811b 	beq.w	800872e <ai_platform_network_init+0x29a>
 80084f8:	6813      	ldr	r3, [r2, #0]
 80084fa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80084fe:	2b00      	cmp	r3, #0
 8008500:	f000 80f9 	beq.w	80086f6 <ai_platform_network_init+0x262>
 8008504:	f7ff f8fa 	bl	80076fc <_ai_platform_release_crc>
 8008508:	2d00      	cmp	r5, #0
 800850a:	f000 8147 	beq.w	800879c <ai_platform_network_init+0x308>
 800850e:	4b92      	ldr	r3, [pc, #584]	; (8008758 <ai_platform_network_init+0x2c4>)
 8008510:	682a      	ldr	r2, [r5, #0]
 8008512:	429a      	cmp	r2, r3
 8008514:	f040 8090 	bne.w	8008638 <ai_platform_network_init+0x1a4>
 8008518:	692b      	ldr	r3, [r5, #16]
 800851a:	89ae      	ldrh	r6, [r5, #12]
 800851c:	f8b5 c00e 	ldrh.w	ip, [r5, #14]
 8008520:	e9d5 1201 	ldrd	r1, r2, [r5, #4]
 8008524:	62a3      	str	r3, [r4, #40]	; 0x28
 8008526:	e9c4 1207 	strd	r1, r2, [r4, #28]
 800852a:	2303      	movs	r3, #3
 800852c:	84a6      	strh	r6, [r4, #36]	; 0x24
 800852e:	4626      	mov	r6, r4
 8008530:	4620      	mov	r0, r4
 8008532:	f8a4 c026 	strh.w	ip, [r4, #38]	; 0x26
 8008536:	60e3      	str	r3, [r4, #12]
 8008538:	f000 fd8a 	bl	8009050 <ai_layers_init_all>
 800853c:	4630      	mov	r0, r6
 800853e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008542:	f7ff f8d9 	bl	80076f8 <_ai_platform_acquire_crc>
 8008546:	4b82      	ldr	r3, [pc, #520]	; (8008750 <ai_platform_network_init+0x2bc>)
 8008548:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008552:	185a      	adds	r2, r3, r1
 8008554:	2a01      	cmp	r2, #1
 8008556:	d92b      	bls.n	80085b0 <ai_platform_network_init+0x11c>
 8008558:	f240 4249 	movw	r2, #1097	; 0x449
 800855c:	4293      	cmp	r3, r2
 800855e:	d027      	beq.n	80085b0 <ai_platform_network_init+0x11c>
 8008560:	4a7c      	ldr	r2, [pc, #496]	; (8008754 <ai_platform_network_init+0x2c0>)
 8008562:	6813      	ldr	r3, [r2, #0]
 8008564:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008568:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800856c:	d02d      	beq.n	80085ca <ai_platform_network_init+0x136>
 800856e:	6813      	ldr	r3, [r2, #0]
 8008570:	f240 4183 	movw	r1, #1155	; 0x483
 8008574:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008578:	428b      	cmp	r3, r1
 800857a:	f000 8089 	beq.w	8008690 <ai_platform_network_init+0x1fc>
 800857e:	6813      	ldr	r3, [r2, #0]
 8008580:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008584:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8008588:	f000 80c3 	beq.w	8008712 <ai_platform_network_init+0x27e>
 800858c:	6813      	ldr	r3, [r2, #0]
 800858e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008592:	2b00      	cmp	r3, #0
 8008594:	d129      	bne.n	80085ea <ai_platform_network_init+0x156>
 8008596:	4a71      	ldr	r2, [pc, #452]	; (800875c <ai_platform_network_init+0x2c8>)
 8008598:	2301      	movs	r3, #1
 800859a:	6093      	str	r3, [r2, #8]
 800859c:	6893      	ldr	r3, [r2, #8]
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d1fc      	bne.n	800859c <ai_platform_network_init+0x108>
 80085a2:	496f      	ldr	r1, [pc, #444]	; (8008760 <ai_platform_network_init+0x2cc>)
 80085a4:	4b6f      	ldr	r3, [pc, #444]	; (8008764 <ai_platform_network_init+0x2d0>)
 80085a6:	6011      	str	r1, [r2, #0]
 80085a8:	6812      	ldr	r2, [r2, #0]
 80085aa:	429a      	cmp	r2, r3
 80085ac:	d01d      	beq.n	80085ea <ai_platform_network_init+0x156>
 80085ae:	e7fe      	b.n	80085ae <ai_platform_network_init+0x11a>
 80085b0:	4a6a      	ldr	r2, [pc, #424]	; (800875c <ai_platform_network_init+0x2c8>)
 80085b2:	2301      	movs	r3, #1
 80085b4:	6093      	str	r3, [r2, #8]
 80085b6:	6893      	ldr	r3, [r2, #8]
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d1fc      	bne.n	80085b6 <ai_platform_network_init+0x122>
 80085bc:	4968      	ldr	r1, [pc, #416]	; (8008760 <ai_platform_network_init+0x2cc>)
 80085be:	4b69      	ldr	r3, [pc, #420]	; (8008764 <ai_platform_network_init+0x2d0>)
 80085c0:	6011      	str	r1, [r2, #0]
 80085c2:	6812      	ldr	r2, [r2, #0]
 80085c4:	429a      	cmp	r2, r3
 80085c6:	d010      	beq.n	80085ea <ai_platform_network_init+0x156>
 80085c8:	e7fe      	b.n	80085c8 <ai_platform_network_init+0x134>
 80085ca:	4a67      	ldr	r2, [pc, #412]	; (8008768 <ai_platform_network_init+0x2d4>)
 80085cc:	2301      	movs	r3, #1
 80085ce:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80085d2:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d1fb      	bne.n	80085d2 <ai_platform_network_init+0x13e>
 80085da:	4961      	ldr	r1, [pc, #388]	; (8008760 <ai_platform_network_init+0x2cc>)
 80085dc:	4b61      	ldr	r3, [pc, #388]	; (8008764 <ai_platform_network_init+0x2d0>)
 80085de:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 80085e2:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80085e6:	429a      	cmp	r2, r3
 80085e8:	d113      	bne.n	8008612 <ai_platform_network_init+0x17e>
 80085ea:	2600      	movs	r6, #0
 80085ec:	f7ff f886 	bl	80076fc <_ai_platform_release_crc>
 80085f0:	4630      	mov	r0, r6
 80085f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80085f6:	4a59      	ldr	r2, [pc, #356]	; (800875c <ai_platform_network_init+0x2c8>)
 80085f8:	2301      	movs	r3, #1
 80085fa:	6093      	str	r3, [r2, #8]
 80085fc:	6893      	ldr	r3, [r2, #8]
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d1fc      	bne.n	80085fc <ai_platform_network_init+0x168>
 8008602:	4b57      	ldr	r3, [pc, #348]	; (8008760 <ai_platform_network_init+0x2cc>)
 8008604:	6013      	str	r3, [r2, #0]
 8008606:	4b57      	ldr	r3, [pc, #348]	; (8008764 <ai_platform_network_init+0x2d0>)
 8008608:	6812      	ldr	r2, [r2, #0]
 800860a:	429a      	cmp	r2, r3
 800860c:	f43f af7a 	beq.w	8008504 <ai_platform_network_init+0x70>
 8008610:	e7fe      	b.n	8008610 <ai_platform_network_init+0x17c>
 8008612:	e7fe      	b.n	8008612 <ai_platform_network_init+0x17e>
 8008614:	4a54      	ldr	r2, [pc, #336]	; (8008768 <ai_platform_network_init+0x2d4>)
 8008616:	2301      	movs	r3, #1
 8008618:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800861c:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8008620:	2b00      	cmp	r3, #0
 8008622:	d1fb      	bne.n	800861c <ai_platform_network_init+0x188>
 8008624:	4b4e      	ldr	r3, [pc, #312]	; (8008760 <ai_platform_network_init+0x2cc>)
 8008626:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800862a:	4b4e      	ldr	r3, [pc, #312]	; (8008764 <ai_platform_network_init+0x2d0>)
 800862c:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8008630:	429a      	cmp	r2, r3
 8008632:	f43f af67 	beq.w	8008504 <ai_platform_network_init+0x70>
 8008636:	e7fe      	b.n	8008636 <ai_platform_network_init+0x1a2>
 8008638:	2101      	movs	r1, #1
 800863a:	4628      	mov	r0, r5
 800863c:	f105 081c 	add.w	r8, r5, #28
 8008640:	686e      	ldr	r6, [r5, #4]
 8008642:	f7ff f80b 	bl	800765c <ai_buffer_get_size>
 8008646:	4607      	mov	r7, r0
 8008648:	2101      	movs	r1, #1
 800864a:	4640      	mov	r0, r8
 800864c:	f8d5 9020 	ldr.w	r9, [r5, #32]
 8008650:	f7ff f804 	bl	800765c <ai_buffer_get_size>
 8008654:	2f00      	cmp	r7, #0
 8008656:	d13e      	bne.n	80086d6 <ai_platform_network_init+0x242>
 8008658:	2800      	cmp	r0, #0
 800865a:	f000 808e 	beq.w	800877a <ai_platform_network_init+0x2e6>
 800865e:	f1b9 0f00 	cmp.w	r9, #0
 8008662:	f000 8094 	beq.w	800878e <ai_platform_network_init+0x2fa>
 8008666:	f04f 0c01 	mov.w	ip, #1
 800866a:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 800866c:	2600      	movs	r6, #0
 800866e:	83e7      	strh	r7, [r4, #30]
 8008670:	4563      	cmp	r3, ip
 8008672:	83a6      	strh	r6, [r4, #28]
 8008674:	d37a      	bcc.n	800876c <ai_platform_network_init+0x2d8>
 8008676:	f1bc 0f00 	cmp.w	ip, #0
 800867a:	f000 809c 	beq.w	80087b6 <ai_platform_network_init+0x322>
 800867e:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8008680:	e8b8 000f 	ldmia.w	r8!, {r0, r1, r2, r3}
 8008684:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008686:	e898 0007 	ldmia.w	r8, {r0, r1, r2}
 800868a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800868e:	e74c      	b.n	800852a <ai_platform_network_init+0x96>
 8008690:	4a35      	ldr	r2, [pc, #212]	; (8008768 <ai_platform_network_init+0x2d4>)
 8008692:	2301      	movs	r3, #1
 8008694:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8008698:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800869c:	2b00      	cmp	r3, #0
 800869e:	d1fb      	bne.n	8008698 <ai_platform_network_init+0x204>
 80086a0:	492f      	ldr	r1, [pc, #188]	; (8008760 <ai_platform_network_init+0x2cc>)
 80086a2:	4b30      	ldr	r3, [pc, #192]	; (8008764 <ai_platform_network_init+0x2d0>)
 80086a4:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 80086a8:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80086ac:	429a      	cmp	r2, r3
 80086ae:	d09c      	beq.n	80085ea <ai_platform_network_init+0x156>
 80086b0:	e7fe      	b.n	80086b0 <ai_platform_network_init+0x21c>
 80086b2:	4a2d      	ldr	r2, [pc, #180]	; (8008768 <ai_platform_network_init+0x2d4>)
 80086b4:	2301      	movs	r3, #1
 80086b6:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80086ba:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d1fb      	bne.n	80086ba <ai_platform_network_init+0x226>
 80086c2:	4b27      	ldr	r3, [pc, #156]	; (8008760 <ai_platform_network_init+0x2cc>)
 80086c4:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 80086c8:	4b26      	ldr	r3, [pc, #152]	; (8008764 <ai_platform_network_init+0x2d0>)
 80086ca:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80086ce:	429a      	cmp	r2, r3
 80086d0:	f43f af18 	beq.w	8008504 <ai_platform_network_init+0x70>
 80086d4:	e7fe      	b.n	80086d4 <ai_platform_network_init+0x240>
 80086d6:	2800      	cmp	r0, #0
 80086d8:	d153      	bne.n	8008782 <ai_platform_network_init+0x2ee>
 80086da:	4680      	mov	r8, r0
 80086dc:	4684      	mov	ip, r0
 80086de:	2e00      	cmp	r6, #0
 80086e0:	d063      	beq.n	80087aa <ai_platform_network_init+0x316>
 80086e2:	8be6      	ldrh	r6, [r4, #30]
 80086e4:	2e00      	cmp	r6, #0
 80086e6:	d168      	bne.n	80087ba <ai_platform_network_init+0x326>
 80086e8:	2212      	movs	r2, #18
 80086ea:	2116      	movs	r1, #22
 80086ec:	f104 0010 	add.w	r0, r4, #16
 80086f0:	f000 fc7a 	bl	8008fe8 <core_set_error>
 80086f4:	e77c      	b.n	80085f0 <ai_platform_network_init+0x15c>
 80086f6:	4a19      	ldr	r2, [pc, #100]	; (800875c <ai_platform_network_init+0x2c8>)
 80086f8:	2301      	movs	r3, #1
 80086fa:	6093      	str	r3, [r2, #8]
 80086fc:	6893      	ldr	r3, [r2, #8]
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d1fc      	bne.n	80086fc <ai_platform_network_init+0x268>
 8008702:	4b17      	ldr	r3, [pc, #92]	; (8008760 <ai_platform_network_init+0x2cc>)
 8008704:	6013      	str	r3, [r2, #0]
 8008706:	4b17      	ldr	r3, [pc, #92]	; (8008764 <ai_platform_network_init+0x2d0>)
 8008708:	6812      	ldr	r2, [r2, #0]
 800870a:	429a      	cmp	r2, r3
 800870c:	f43f aefa 	beq.w	8008504 <ai_platform_network_init+0x70>
 8008710:	e7fe      	b.n	8008710 <ai_platform_network_init+0x27c>
 8008712:	4a12      	ldr	r2, [pc, #72]	; (800875c <ai_platform_network_init+0x2c8>)
 8008714:	2301      	movs	r3, #1
 8008716:	6093      	str	r3, [r2, #8]
 8008718:	6893      	ldr	r3, [r2, #8]
 800871a:	2b00      	cmp	r3, #0
 800871c:	d1fc      	bne.n	8008718 <ai_platform_network_init+0x284>
 800871e:	4910      	ldr	r1, [pc, #64]	; (8008760 <ai_platform_network_init+0x2cc>)
 8008720:	4b10      	ldr	r3, [pc, #64]	; (8008764 <ai_platform_network_init+0x2d0>)
 8008722:	6011      	str	r1, [r2, #0]
 8008724:	6812      	ldr	r2, [r2, #0]
 8008726:	429a      	cmp	r2, r3
 8008728:	f43f af5f 	beq.w	80085ea <ai_platform_network_init+0x156>
 800872c:	e7fe      	b.n	800872c <ai_platform_network_init+0x298>
 800872e:	4a0b      	ldr	r2, [pc, #44]	; (800875c <ai_platform_network_init+0x2c8>)
 8008730:	2301      	movs	r3, #1
 8008732:	6093      	str	r3, [r2, #8]
 8008734:	6893      	ldr	r3, [r2, #8]
 8008736:	2b00      	cmp	r3, #0
 8008738:	d1fc      	bne.n	8008734 <ai_platform_network_init+0x2a0>
 800873a:	4b09      	ldr	r3, [pc, #36]	; (8008760 <ai_platform_network_init+0x2cc>)
 800873c:	6013      	str	r3, [r2, #0]
 800873e:	4b09      	ldr	r3, [pc, #36]	; (8008764 <ai_platform_network_init+0x2d0>)
 8008740:	6812      	ldr	r2, [r2, #0]
 8008742:	429a      	cmp	r2, r3
 8008744:	f43f aede 	beq.w	8008504 <ai_platform_network_init+0x70>
 8008748:	e7fe      	b.n	8008748 <ai_platform_network_init+0x2b4>
 800874a:	bf00      	nop
 800874c:	a1c00100 	.word	0xa1c00100
 8008750:	e0042000 	.word	0xe0042000
 8008754:	5c001000 	.word	0x5c001000
 8008758:	a1facade 	.word	0xa1facade
 800875c:	40023000 	.word	0x40023000
 8008760:	f407a5c2 	.word	0xf407a5c2
 8008764:	b5e8b5cd 	.word	0xb5e8b5cd
 8008768:	58024000 	.word	0x58024000
 800876c:	2213      	movs	r2, #19
 800876e:	2116      	movs	r1, #22
 8008770:	f104 0010 	add.w	r0, r4, #16
 8008774:	f000 fc38 	bl	8008fe8 <core_set_error>
 8008778:	e73a      	b.n	80085f0 <ai_platform_network_init+0x15c>
 800877a:	4607      	mov	r7, r0
 800877c:	4680      	mov	r8, r0
 800877e:	4684      	mov	ip, r0
 8008780:	e773      	b.n	800866a <ai_platform_network_init+0x1d6>
 8008782:	f1b9 0f00 	cmp.w	r9, #0
 8008786:	d002      	beq.n	800878e <ai_platform_network_init+0x2fa>
 8008788:	f04f 0c01 	mov.w	ip, #1
 800878c:	e7a7      	b.n	80086de <ai_platform_network_init+0x24a>
 800878e:	2110      	movs	r1, #16
 8008790:	2213      	movs	r2, #19
 8008792:	2600      	movs	r6, #0
 8008794:	1860      	adds	r0, r4, r1
 8008796:	f000 fc27 	bl	8008fe8 <core_set_error>
 800879a:	e729      	b.n	80085f0 <ai_platform_network_init+0x15c>
 800879c:	2110      	movs	r1, #16
 800879e:	2211      	movs	r2, #17
 80087a0:	462e      	mov	r6, r5
 80087a2:	1860      	adds	r0, r4, r1
 80087a4:	f000 fc20 	bl	8008fe8 <core_set_error>
 80087a8:	e722      	b.n	80085f0 <ai_platform_network_init+0x15c>
 80087aa:	2110      	movs	r1, #16
 80087ac:	2212      	movs	r2, #18
 80087ae:	1860      	adds	r0, r4, r1
 80087b0:	f000 fc1a 	bl	8008fe8 <core_set_error>
 80087b4:	e71c      	b.n	80085f0 <ai_platform_network_init+0x15c>
 80087b6:	4666      	mov	r6, ip
 80087b8:	e6b7      	b.n	800852a <ai_platform_network_init+0x96>
 80087ba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80087bc:	6a26      	ldr	r6, [r4, #32]
 80087be:	2701      	movs	r7, #1
 80087c0:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80087c2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80087c6:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 80087ca:	e74e      	b.n	800866a <ai_platform_network_init+0x1d6>

080087cc <ai_platform_network_post_init>:
 80087cc:	b538      	push	{r3, r4, r5, lr}
 80087ce:	2800      	cmp	r0, #0
 80087d0:	d04e      	beq.n	8008870 <ai_platform_network_post_init+0xa4>
 80087d2:	4b8c      	ldr	r3, [pc, #560]	; (8008a04 <ai_platform_network_post_init+0x238>)
 80087d4:	4604      	mov	r4, r0
 80087d6:	6802      	ldr	r2, [r0, #0]
 80087d8:	429a      	cmp	r2, r3
 80087da:	d149      	bne.n	8008870 <ai_platform_network_post_init+0xa4>
 80087dc:	f7fe ff8c 	bl	80076f8 <_ai_platform_acquire_crc>
 80087e0:	4b89      	ldr	r3, [pc, #548]	; (8008a08 <ai_platform_network_post_init+0x23c>)
 80087e2:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80087ec:	189a      	adds	r2, r3, r2
 80087ee:	2a01      	cmp	r2, #1
 80087f0:	f240 8095 	bls.w	800891e <ai_platform_network_post_init+0x152>
 80087f4:	f240 4249 	movw	r2, #1097	; 0x449
 80087f8:	4293      	cmp	r3, r2
 80087fa:	f000 8090 	beq.w	800891e <ai_platform_network_post_init+0x152>
 80087fe:	4a83      	ldr	r2, [pc, #524]	; (8008a0c <ai_platform_network_post_init+0x240>)
 8008800:	6813      	ldr	r3, [r2, #0]
 8008802:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008806:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800880a:	f000 8096 	beq.w	800893a <ai_platform_network_post_init+0x16e>
 800880e:	6813      	ldr	r3, [r2, #0]
 8008810:	f240 4183 	movw	r1, #1155	; 0x483
 8008814:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008818:	428b      	cmp	r3, r1
 800881a:	f000 80b8 	beq.w	800898e <ai_platform_network_post_init+0x1c2>
 800881e:	6813      	ldr	r3, [r2, #0]
 8008820:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008824:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8008828:	f000 80de 	beq.w	80089e8 <ai_platform_network_post_init+0x21c>
 800882c:	6813      	ldr	r3, [r2, #0]
 800882e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008832:	2b00      	cmp	r3, #0
 8008834:	f000 80bd 	beq.w	80089b2 <ai_platform_network_post_init+0x1e6>
 8008838:	f7fe ff60 	bl	80076fc <_ai_platform_release_crc>
 800883c:	68e3      	ldr	r3, [r4, #12]
 800883e:	f013 0502 	ands.w	r5, r3, #2
 8008842:	f000 808c 	beq.w	800895e <ai_platform_network_post_init+0x192>
 8008846:	4620      	mov	r0, r4
 8008848:	f000 fc10 	bl	800906c <ai_layers_post_init_all>
 800884c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800884e:	b16b      	cbz	r3, 800886c <ai_platform_network_post_init+0xa0>
 8008850:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8008852:	e007      	b.n	8008864 <ai_platform_network_post_init+0x98>
 8008854:	e9d4 320f 	ldrd	r3, r2, [r4, #60]	; 0x3c
 8008858:	4798      	blx	r3
 800885a:	692b      	ldr	r3, [r5, #16]
 800885c:	b133      	cbz	r3, 800886c <ai_platform_network_post_init+0xa0>
 800885e:	42ab      	cmp	r3, r5
 8008860:	461d      	mov	r5, r3
 8008862:	d003      	beq.n	800886c <ai_platform_network_post_init+0xa0>
 8008864:	4629      	mov	r1, r5
 8008866:	2000      	movs	r0, #0
 8008868:	2d00      	cmp	r5, #0
 800886a:	d1f3      	bne.n	8008854 <ai_platform_network_post_init+0x88>
 800886c:	2001      	movs	r0, #1
 800886e:	bd38      	pop	{r3, r4, r5, pc}
 8008870:	f7fe ff42 	bl	80076f8 <_ai_platform_acquire_crc>
 8008874:	4b64      	ldr	r3, [pc, #400]	; (8008a08 <ai_platform_network_post_init+0x23c>)
 8008876:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008880:	185a      	adds	r2, r3, r1
 8008882:	2a01      	cmp	r2, #1
 8008884:	d92a      	bls.n	80088dc <ai_platform_network_post_init+0x110>
 8008886:	f240 4249 	movw	r2, #1097	; 0x449
 800888a:	4293      	cmp	r3, r2
 800888c:	d026      	beq.n	80088dc <ai_platform_network_post_init+0x110>
 800888e:	4a5f      	ldr	r2, [pc, #380]	; (8008a0c <ai_platform_network_post_init+0x240>)
 8008890:	6813      	ldr	r3, [r2, #0]
 8008892:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008896:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800889a:	d02c      	beq.n	80088f6 <ai_platform_network_post_init+0x12a>
 800889c:	6813      	ldr	r3, [r2, #0]
 800889e:	f240 4183 	movw	r1, #1155	; 0x483
 80088a2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80088a6:	428b      	cmp	r3, r1
 80088a8:	d060      	beq.n	800896c <ai_platform_network_post_init+0x1a0>
 80088aa:	6813      	ldr	r3, [r2, #0]
 80088ac:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80088b0:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 80088b4:	f000 808b 	beq.w	80089ce <ai_platform_network_post_init+0x202>
 80088b8:	6813      	ldr	r3, [r2, #0]
 80088ba:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d129      	bne.n	8008916 <ai_platform_network_post_init+0x14a>
 80088c2:	4a53      	ldr	r2, [pc, #332]	; (8008a10 <ai_platform_network_post_init+0x244>)
 80088c4:	2301      	movs	r3, #1
 80088c6:	6093      	str	r3, [r2, #8]
 80088c8:	6893      	ldr	r3, [r2, #8]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d1fc      	bne.n	80088c8 <ai_platform_network_post_init+0xfc>
 80088ce:	4951      	ldr	r1, [pc, #324]	; (8008a14 <ai_platform_network_post_init+0x248>)
 80088d0:	4b51      	ldr	r3, [pc, #324]	; (8008a18 <ai_platform_network_post_init+0x24c>)
 80088d2:	6011      	str	r1, [r2, #0]
 80088d4:	6812      	ldr	r2, [r2, #0]
 80088d6:	429a      	cmp	r2, r3
 80088d8:	d01d      	beq.n	8008916 <ai_platform_network_post_init+0x14a>
 80088da:	e7fe      	b.n	80088da <ai_platform_network_post_init+0x10e>
 80088dc:	4a4c      	ldr	r2, [pc, #304]	; (8008a10 <ai_platform_network_post_init+0x244>)
 80088de:	2301      	movs	r3, #1
 80088e0:	6093      	str	r3, [r2, #8]
 80088e2:	6893      	ldr	r3, [r2, #8]
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d1fc      	bne.n	80088e2 <ai_platform_network_post_init+0x116>
 80088e8:	494a      	ldr	r1, [pc, #296]	; (8008a14 <ai_platform_network_post_init+0x248>)
 80088ea:	4b4b      	ldr	r3, [pc, #300]	; (8008a18 <ai_platform_network_post_init+0x24c>)
 80088ec:	6011      	str	r1, [r2, #0]
 80088ee:	6812      	ldr	r2, [r2, #0]
 80088f0:	429a      	cmp	r2, r3
 80088f2:	d010      	beq.n	8008916 <ai_platform_network_post_init+0x14a>
 80088f4:	e7fe      	b.n	80088f4 <ai_platform_network_post_init+0x128>
 80088f6:	4a49      	ldr	r2, [pc, #292]	; (8008a1c <ai_platform_network_post_init+0x250>)
 80088f8:	2301      	movs	r3, #1
 80088fa:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80088fe:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8008902:	2b00      	cmp	r3, #0
 8008904:	d1fb      	bne.n	80088fe <ai_platform_network_post_init+0x132>
 8008906:	4943      	ldr	r1, [pc, #268]	; (8008a14 <ai_platform_network_post_init+0x248>)
 8008908:	4b43      	ldr	r3, [pc, #268]	; (8008a18 <ai_platform_network_post_init+0x24c>)
 800890a:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 800890e:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8008912:	429a      	cmp	r2, r3
 8008914:	d110      	bne.n	8008938 <ai_platform_network_post_init+0x16c>
 8008916:	f7fe fef1 	bl	80076fc <_ai_platform_release_crc>
 800891a:	2000      	movs	r0, #0
 800891c:	bd38      	pop	{r3, r4, r5, pc}
 800891e:	4a3c      	ldr	r2, [pc, #240]	; (8008a10 <ai_platform_network_post_init+0x244>)
 8008920:	2301      	movs	r3, #1
 8008922:	6093      	str	r3, [r2, #8]
 8008924:	6893      	ldr	r3, [r2, #8]
 8008926:	2b00      	cmp	r3, #0
 8008928:	d1fc      	bne.n	8008924 <ai_platform_network_post_init+0x158>
 800892a:	493a      	ldr	r1, [pc, #232]	; (8008a14 <ai_platform_network_post_init+0x248>)
 800892c:	4b3a      	ldr	r3, [pc, #232]	; (8008a18 <ai_platform_network_post_init+0x24c>)
 800892e:	6011      	str	r1, [r2, #0]
 8008930:	6812      	ldr	r2, [r2, #0]
 8008932:	429a      	cmp	r2, r3
 8008934:	d080      	beq.n	8008838 <ai_platform_network_post_init+0x6c>
 8008936:	e7fe      	b.n	8008936 <ai_platform_network_post_init+0x16a>
 8008938:	e7fe      	b.n	8008938 <ai_platform_network_post_init+0x16c>
 800893a:	4a38      	ldr	r2, [pc, #224]	; (8008a1c <ai_platform_network_post_init+0x250>)
 800893c:	2301      	movs	r3, #1
 800893e:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8008942:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8008946:	2b00      	cmp	r3, #0
 8008948:	d1fb      	bne.n	8008942 <ai_platform_network_post_init+0x176>
 800894a:	4932      	ldr	r1, [pc, #200]	; (8008a14 <ai_platform_network_post_init+0x248>)
 800894c:	4b32      	ldr	r3, [pc, #200]	; (8008a18 <ai_platform_network_post_init+0x24c>)
 800894e:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8008952:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8008956:	429a      	cmp	r2, r3
 8008958:	f43f af6e 	beq.w	8008838 <ai_platform_network_post_init+0x6c>
 800895c:	e7fe      	b.n	800895c <ai_platform_network_post_init+0x190>
 800895e:	2210      	movs	r2, #16
 8008960:	2111      	movs	r1, #17
 8008962:	18a0      	adds	r0, r4, r2
 8008964:	f000 fb40 	bl	8008fe8 <core_set_error>
 8008968:	4628      	mov	r0, r5
 800896a:	bd38      	pop	{r3, r4, r5, pc}
 800896c:	4a2b      	ldr	r2, [pc, #172]	; (8008a1c <ai_platform_network_post_init+0x250>)
 800896e:	2301      	movs	r3, #1
 8008970:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8008974:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8008978:	2b00      	cmp	r3, #0
 800897a:	d1fb      	bne.n	8008974 <ai_platform_network_post_init+0x1a8>
 800897c:	4925      	ldr	r1, [pc, #148]	; (8008a14 <ai_platform_network_post_init+0x248>)
 800897e:	4b26      	ldr	r3, [pc, #152]	; (8008a18 <ai_platform_network_post_init+0x24c>)
 8008980:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8008984:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8008988:	429a      	cmp	r2, r3
 800898a:	d0c4      	beq.n	8008916 <ai_platform_network_post_init+0x14a>
 800898c:	e7fe      	b.n	800898c <ai_platform_network_post_init+0x1c0>
 800898e:	4a23      	ldr	r2, [pc, #140]	; (8008a1c <ai_platform_network_post_init+0x250>)
 8008990:	2301      	movs	r3, #1
 8008992:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8008996:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800899a:	2b00      	cmp	r3, #0
 800899c:	d1fb      	bne.n	8008996 <ai_platform_network_post_init+0x1ca>
 800899e:	491d      	ldr	r1, [pc, #116]	; (8008a14 <ai_platform_network_post_init+0x248>)
 80089a0:	4b1d      	ldr	r3, [pc, #116]	; (8008a18 <ai_platform_network_post_init+0x24c>)
 80089a2:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 80089a6:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80089aa:	429a      	cmp	r2, r3
 80089ac:	f43f af44 	beq.w	8008838 <ai_platform_network_post_init+0x6c>
 80089b0:	e7fe      	b.n	80089b0 <ai_platform_network_post_init+0x1e4>
 80089b2:	4a17      	ldr	r2, [pc, #92]	; (8008a10 <ai_platform_network_post_init+0x244>)
 80089b4:	2301      	movs	r3, #1
 80089b6:	6093      	str	r3, [r2, #8]
 80089b8:	6893      	ldr	r3, [r2, #8]
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d1fc      	bne.n	80089b8 <ai_platform_network_post_init+0x1ec>
 80089be:	4915      	ldr	r1, [pc, #84]	; (8008a14 <ai_platform_network_post_init+0x248>)
 80089c0:	4b15      	ldr	r3, [pc, #84]	; (8008a18 <ai_platform_network_post_init+0x24c>)
 80089c2:	6011      	str	r1, [r2, #0]
 80089c4:	6812      	ldr	r2, [r2, #0]
 80089c6:	429a      	cmp	r2, r3
 80089c8:	f43f af36 	beq.w	8008838 <ai_platform_network_post_init+0x6c>
 80089cc:	e7fe      	b.n	80089cc <ai_platform_network_post_init+0x200>
 80089ce:	4a10      	ldr	r2, [pc, #64]	; (8008a10 <ai_platform_network_post_init+0x244>)
 80089d0:	2301      	movs	r3, #1
 80089d2:	6093      	str	r3, [r2, #8]
 80089d4:	6893      	ldr	r3, [r2, #8]
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d1fc      	bne.n	80089d4 <ai_platform_network_post_init+0x208>
 80089da:	490e      	ldr	r1, [pc, #56]	; (8008a14 <ai_platform_network_post_init+0x248>)
 80089dc:	4b0e      	ldr	r3, [pc, #56]	; (8008a18 <ai_platform_network_post_init+0x24c>)
 80089de:	6011      	str	r1, [r2, #0]
 80089e0:	6812      	ldr	r2, [r2, #0]
 80089e2:	429a      	cmp	r2, r3
 80089e4:	d097      	beq.n	8008916 <ai_platform_network_post_init+0x14a>
 80089e6:	e7fe      	b.n	80089e6 <ai_platform_network_post_init+0x21a>
 80089e8:	4a09      	ldr	r2, [pc, #36]	; (8008a10 <ai_platform_network_post_init+0x244>)
 80089ea:	2301      	movs	r3, #1
 80089ec:	6093      	str	r3, [r2, #8]
 80089ee:	6893      	ldr	r3, [r2, #8]
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d1fc      	bne.n	80089ee <ai_platform_network_post_init+0x222>
 80089f4:	4907      	ldr	r1, [pc, #28]	; (8008a14 <ai_platform_network_post_init+0x248>)
 80089f6:	4b08      	ldr	r3, [pc, #32]	; (8008a18 <ai_platform_network_post_init+0x24c>)
 80089f8:	6011      	str	r1, [r2, #0]
 80089fa:	6812      	ldr	r2, [r2, #0]
 80089fc:	429a      	cmp	r2, r3
 80089fe:	f43f af1b 	beq.w	8008838 <ai_platform_network_post_init+0x6c>
 8008a02:	e7fe      	b.n	8008a02 <ai_platform_network_post_init+0x236>
 8008a04:	a1c00100 	.word	0xa1c00100
 8008a08:	e0042000 	.word	0xe0042000
 8008a0c:	5c001000 	.word	0x5c001000
 8008a10:	40023000 	.word	0x40023000
 8008a14:	f407a5c2 	.word	0xf407a5c2
 8008a18:	b5e8b5cd 	.word	0xb5e8b5cd
 8008a1c:	58024000 	.word	0x58024000

08008a20 <ai_platform_network_process>:
 8008a20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a24:	b085      	sub	sp, #20
 8008a26:	460e      	mov	r6, r1
 8008a28:	4605      	mov	r5, r0
 8008a2a:	9201      	str	r2, [sp, #4]
 8008a2c:	b120      	cbz	r0, 8008a38 <ai_platform_network_process+0x18>
 8008a2e:	4b24      	ldr	r3, [pc, #144]	; (8008ac0 <ai_platform_network_process+0xa0>)
 8008a30:	6802      	ldr	r2, [r0, #0]
 8008a32:	429a      	cmp	r2, r3
 8008a34:	bf18      	it	ne
 8008a36:	2500      	movne	r5, #0
 8008a38:	f7fe fe5e 	bl	80076f8 <_ai_platform_acquire_crc>
 8008a3c:	4b21      	ldr	r3, [pc, #132]	; (8008ac4 <ai_platform_network_process+0xa4>)
 8008a3e:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008a48:	185a      	adds	r2, r3, r1
 8008a4a:	2a01      	cmp	r2, #1
 8008a4c:	d92b      	bls.n	8008aa6 <ai_platform_network_process+0x86>
 8008a4e:	f240 4249 	movw	r2, #1097	; 0x449
 8008a52:	4293      	cmp	r3, r2
 8008a54:	d027      	beq.n	8008aa6 <ai_platform_network_process+0x86>
 8008a56:	4a1c      	ldr	r2, [pc, #112]	; (8008ac8 <ai_platform_network_process+0xa8>)
 8008a58:	6813      	ldr	r3, [r2, #0]
 8008a5a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008a5e:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8008a62:	d039      	beq.n	8008ad8 <ai_platform_network_process+0xb8>
 8008a64:	6813      	ldr	r3, [r2, #0]
 8008a66:	f240 4183 	movw	r1, #1155	; 0x483
 8008a6a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008a6e:	428b      	cmp	r3, r1
 8008a70:	f000 819c 	beq.w	8008dac <ai_platform_network_process+0x38c>
 8008a74:	6813      	ldr	r3, [r2, #0]
 8008a76:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008a7a:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8008a7e:	f000 8179 	beq.w	8008d74 <ai_platform_network_process+0x354>
 8008a82:	6813      	ldr	r3, [r2, #0]
 8008a84:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d136      	bne.n	8008afa <ai_platform_network_process+0xda>
 8008a8c:	4a0f      	ldr	r2, [pc, #60]	; (8008acc <ai_platform_network_process+0xac>)
 8008a8e:	2301      	movs	r3, #1
 8008a90:	6093      	str	r3, [r2, #8]
 8008a92:	6893      	ldr	r3, [r2, #8]
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d1fc      	bne.n	8008a92 <ai_platform_network_process+0x72>
 8008a98:	4b0d      	ldr	r3, [pc, #52]	; (8008ad0 <ai_platform_network_process+0xb0>)
 8008a9a:	6013      	str	r3, [r2, #0]
 8008a9c:	4b0d      	ldr	r3, [pc, #52]	; (8008ad4 <ai_platform_network_process+0xb4>)
 8008a9e:	6812      	ldr	r2, [r2, #0]
 8008aa0:	429a      	cmp	r2, r3
 8008aa2:	d02a      	beq.n	8008afa <ai_platform_network_process+0xda>
 8008aa4:	e7fe      	b.n	8008aa4 <ai_platform_network_process+0x84>
 8008aa6:	4a09      	ldr	r2, [pc, #36]	; (8008acc <ai_platform_network_process+0xac>)
 8008aa8:	2301      	movs	r3, #1
 8008aaa:	6093      	str	r3, [r2, #8]
 8008aac:	6893      	ldr	r3, [r2, #8]
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d1fc      	bne.n	8008aac <ai_platform_network_process+0x8c>
 8008ab2:	4b07      	ldr	r3, [pc, #28]	; (8008ad0 <ai_platform_network_process+0xb0>)
 8008ab4:	6013      	str	r3, [r2, #0]
 8008ab6:	4b07      	ldr	r3, [pc, #28]	; (8008ad4 <ai_platform_network_process+0xb4>)
 8008ab8:	6812      	ldr	r2, [r2, #0]
 8008aba:	429a      	cmp	r2, r3
 8008abc:	d01d      	beq.n	8008afa <ai_platform_network_process+0xda>
 8008abe:	e7fe      	b.n	8008abe <ai_platform_network_process+0x9e>
 8008ac0:	a1c00100 	.word	0xa1c00100
 8008ac4:	e0042000 	.word	0xe0042000
 8008ac8:	5c001000 	.word	0x5c001000
 8008acc:	40023000 	.word	0x40023000
 8008ad0:	f407a5c2 	.word	0xf407a5c2
 8008ad4:	b5e8b5cd 	.word	0xb5e8b5cd
 8008ad8:	4ab0      	ldr	r2, [pc, #704]	; (8008d9c <ai_platform_network_process+0x37c>)
 8008ada:	2301      	movs	r3, #1
 8008adc:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8008ae0:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d1fb      	bne.n	8008ae0 <ai_platform_network_process+0xc0>
 8008ae8:	4bad      	ldr	r3, [pc, #692]	; (8008da0 <ai_platform_network_process+0x380>)
 8008aea:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8008aee:	4bad      	ldr	r3, [pc, #692]	; (8008da4 <ai_platform_network_process+0x384>)
 8008af0:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8008af4:	429a      	cmp	r2, r3
 8008af6:	f040 812b 	bne.w	8008d50 <ai_platform_network_process+0x330>
 8008afa:	f7fe fdff 	bl	80076fc <_ai_platform_release_crc>
 8008afe:	2d00      	cmp	r5, #0
 8008b00:	f000 8172 	beq.w	8008de8 <ai_platform_network_process+0x3c8>
 8008b04:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	f000 8123 	beq.w	8008d52 <ai_platform_network_process+0x332>
 8008b0c:	68eb      	ldr	r3, [r5, #12]
 8008b0e:	2200      	movs	r2, #0
 8008b10:	f8d5 8030 	ldr.w	r8, [r5, #48]	; 0x30
 8008b14:	f003 0303 	and.w	r3, r3, #3
 8008b18:	616a      	str	r2, [r5, #20]
 8008b1a:	2b03      	cmp	r3, #3
 8008b1c:	f040 811f 	bne.w	8008d5e <ai_platform_network_process+0x33e>
 8008b20:	2e00      	cmp	r6, #0
 8008b22:	f000 8156 	beq.w	8008dd2 <ai_platform_network_process+0x3b2>
 8008b26:	fab8 f788 	clz	r7, r8
 8008b2a:	097f      	lsrs	r7, r7, #5
 8008b2c:	f1b8 0f00 	cmp.w	r8, #0
 8008b30:	f000 814f 	beq.w	8008dd2 <ai_platform_network_process+0x3b2>
 8008b34:	f8b8 3000 	ldrh.w	r3, [r8]
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	f000 814a 	beq.w	8008dd2 <ai_platform_network_process+0x3b2>
 8008b3e:	69b3      	ldr	r3, [r6, #24]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	e9cd 3502 	strd	r3, r5, [sp, #8]
 8008b46:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d072      	beq.n	8008c34 <ai_platform_network_process+0x214>
 8008b4e:	f853 4027 	ldr.w	r4, [r3, r7, lsl #2]
 8008b52:	2c00      	cmp	r4, #0
 8008b54:	d06e      	beq.n	8008c34 <ai_platform_network_process+0x214>
 8008b56:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008b5a:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 8008b5e:	f8d3 a000 	ldr.w	sl, [r3]
 8008b62:	eb1a 1907 	adds.w	r9, sl, r7, lsl #4
 8008b66:	f000 8133 	beq.w	8008dd0 <ai_platform_network_process+0x3b0>
 8008b6a:	69a3      	ldr	r3, [r4, #24]
 8008b6c:	2101      	movs	r1, #1
 8008b6e:	4630      	mov	r0, r6
 8008b70:	685d      	ldr	r5, [r3, #4]
 8008b72:	f7fe fd73 	bl	800765c <ai_buffer_get_size>
 8008b76:	4285      	cmp	r5, r0
 8008b78:	f0c0 8138 	bcc.w	8008dec <ai_platform_network_process+0x3cc>
 8008b7c:	68e0      	ldr	r0, [r4, #12]
 8008b7e:	69b1      	ldr	r1, [r6, #24]
 8008b80:	68c2      	ldr	r2, [r0, #12]
 8008b82:	68cb      	ldr	r3, [r1, #12]
 8008b84:	429a      	cmp	r2, r3
 8008b86:	f040 8131 	bne.w	8008dec <ai_platform_network_process+0x3cc>
 8008b8a:	6882      	ldr	r2, [r0, #8]
 8008b8c:	688b      	ldr	r3, [r1, #8]
 8008b8e:	429a      	cmp	r2, r3
 8008b90:	f040 812c 	bne.w	8008dec <ai_platform_network_process+0x3cc>
 8008b94:	6842      	ldr	r2, [r0, #4]
 8008b96:	684b      	ldr	r3, [r1, #4]
 8008b98:	429a      	cmp	r2, r3
 8008b9a:	f040 8127 	bne.w	8008dec <ai_platform_network_process+0x3cc>
 8008b9e:	69a3      	ldr	r3, [r4, #24]
 8008ba0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8008ba4:	f001 ff7c 	bl	800aaa0 <ai_array_get_data_byte_size>
 8008ba8:	4605      	mov	r5, r0
 8008baa:	4620      	mov	r0, r4
 8008bac:	f001 ff8e 	bl	800aacc <get_tensor_byte_size>
 8008bb0:	4285      	cmp	r5, r0
 8008bb2:	f0c0 811b 	bcc.w	8008dec <ai_platform_network_process+0x3cc>
 8008bb6:	69a3      	ldr	r3, [r4, #24]
 8008bb8:	6818      	ldr	r0, [r3, #0]
 8008bba:	f001 fedd 	bl	800a978 <ai_array_to_buffer_fmt>
 8008bbe:	6833      	ldr	r3, [r6, #0]
 8008bc0:	4058      	eors	r0, r3
 8008bc2:	f030 407e 	bics.w	r0, r0, #4261412864	; 0xfe000000
 8008bc6:	f040 81c8 	bne.w	8008f5a <ai_platform_network_process+0x53a>
 8008bca:	6873      	ldr	r3, [r6, #4]
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	f000 81bb 	beq.w	8008f48 <ai_platform_network_process+0x528>
 8008bd2:	69b3      	ldr	r3, [r6, #24]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	f000 81c8 	beq.w	8008f6c <ai_platform_network_process+0x54c>
 8008bdc:	9a02      	ldr	r2, [sp, #8]
 8008bde:	4620      	mov	r0, r4
 8008be0:	3701      	adds	r7, #1
 8008be2:	361c      	adds	r6, #28
 8008be4:	429a      	cmp	r2, r3
 8008be6:	bf38      	it	cc
 8008be8:	461a      	movcc	r2, r3
 8008bea:	9202      	str	r2, [sp, #8]
 8008bec:	f001 ff6e 	bl	800aacc <get_tensor_byte_size>
 8008bf0:	f8c9 0008 	str.w	r0, [r9, #8]
 8008bf4:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	fb00 f303 	mul.w	r3, r0, r3
 8008bfe:	f8c9 300c 	str.w	r3, [r9, #12]
 8008c02:	f856 1c18 	ldr.w	r1, [r6, #-24]
 8008c06:	440b      	add	r3, r1
 8008c08:	f8c9 1004 	str.w	r1, [r9, #4]
 8008c0c:	f84a 300b 	str.w	r3, [sl, fp]
 8008c10:	69a0      	ldr	r0, [r4, #24]
 8008c12:	6803      	ldr	r3, [r0, #0]
 8008c14:	009a      	lsls	r2, r3, #2
 8008c16:	f100 80bb 	bmi.w	8008d90 <ai_platform_network_process+0x370>
 8008c1a:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8008c1e:	1a9b      	subs	r3, r3, r2
 8008c20:	4419      	add	r1, r3
 8008c22:	6081      	str	r1, [r0, #8]
 8008c24:	69a3      	ldr	r3, [r4, #24]
 8008c26:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8008c2a:	60da      	str	r2, [r3, #12]
 8008c2c:	f8b8 3000 	ldrh.w	r3, [r8]
 8008c30:	42bb      	cmp	r3, r7
 8008c32:	d888      	bhi.n	8008b46 <ai_platform_network_process+0x126>
 8008c34:	9d03      	ldr	r5, [sp, #12]
 8008c36:	9b01      	ldr	r3, [sp, #4]
 8008c38:	8daa      	ldrh	r2, [r5, #44]	; 0x2c
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	f000 819f 	beq.w	8008f7e <ai_platform_network_process+0x55e>
 8008c40:	2a01      	cmp	r2, #1
 8008c42:	f240 8179 	bls.w	8008f38 <ai_platform_network_process+0x518>
 8008c46:	f8d5 9030 	ldr.w	r9, [r5, #48]	; 0x30
 8008c4a:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	f000 8172 	beq.w	8008f38 <ai_platform_network_process+0x518>
 8008c54:	9e01      	ldr	r6, [sp, #4]
 8008c56:	2700      	movs	r7, #0
 8008c58:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	f000 80d3 	beq.w	8008e08 <ai_platform_network_process+0x3e8>
 8008c62:	f853 4027 	ldr.w	r4, [r3, r7, lsl #2]
 8008c66:	2c00      	cmp	r4, #0
 8008c68:	f000 80ce 	beq.w	8008e08 <ai_platform_network_process+0x3e8>
 8008c6c:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8008c70:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 8008c74:	f8d3 8000 	ldr.w	r8, [r3]
 8008c78:	eb18 1a07 	adds.w	sl, r8, r7, lsl #4
 8008c7c:	f000 819d 	beq.w	8008fba <ai_platform_network_process+0x59a>
 8008c80:	69a3      	ldr	r3, [r4, #24]
 8008c82:	2101      	movs	r1, #1
 8008c84:	4630      	mov	r0, r6
 8008c86:	685b      	ldr	r3, [r3, #4]
 8008c88:	9301      	str	r3, [sp, #4]
 8008c8a:	f7fe fce7 	bl	800765c <ai_buffer_get_size>
 8008c8e:	9b01      	ldr	r3, [sp, #4]
 8008c90:	4283      	cmp	r3, r0
 8008c92:	f0c0 8151 	bcc.w	8008f38 <ai_platform_network_process+0x518>
 8008c96:	68e0      	ldr	r0, [r4, #12]
 8008c98:	69b1      	ldr	r1, [r6, #24]
 8008c9a:	68c2      	ldr	r2, [r0, #12]
 8008c9c:	68cb      	ldr	r3, [r1, #12]
 8008c9e:	429a      	cmp	r2, r3
 8008ca0:	f040 814a 	bne.w	8008f38 <ai_platform_network_process+0x518>
 8008ca4:	6882      	ldr	r2, [r0, #8]
 8008ca6:	688b      	ldr	r3, [r1, #8]
 8008ca8:	429a      	cmp	r2, r3
 8008caa:	f040 8145 	bne.w	8008f38 <ai_platform_network_process+0x518>
 8008cae:	6842      	ldr	r2, [r0, #4]
 8008cb0:	684b      	ldr	r3, [r1, #4]
 8008cb2:	429a      	cmp	r2, r3
 8008cb4:	f040 8140 	bne.w	8008f38 <ai_platform_network_process+0x518>
 8008cb8:	69a3      	ldr	r3, [r4, #24]
 8008cba:	e9d3 0100 	ldrd	r0, r1, [r3]
 8008cbe:	f001 feef 	bl	800aaa0 <ai_array_get_data_byte_size>
 8008cc2:	9001      	str	r0, [sp, #4]
 8008cc4:	4620      	mov	r0, r4
 8008cc6:	f001 ff01 	bl	800aacc <get_tensor_byte_size>
 8008cca:	9b01      	ldr	r3, [sp, #4]
 8008ccc:	4283      	cmp	r3, r0
 8008cce:	f0c0 8133 	bcc.w	8008f38 <ai_platform_network_process+0x518>
 8008cd2:	69a3      	ldr	r3, [r4, #24]
 8008cd4:	6818      	ldr	r0, [r3, #0]
 8008cd6:	f001 fe4f 	bl	800a978 <ai_array_to_buffer_fmt>
 8008cda:	6833      	ldr	r3, [r6, #0]
 8008cdc:	4058      	eors	r0, r3
 8008cde:	f030 407e 	bics.w	r0, r0, #4261412864	; 0xfe000000
 8008ce2:	f040 815a 	bne.w	8008f9a <ai_platform_network_process+0x57a>
 8008ce6:	6873      	ldr	r3, [r6, #4]
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	f000 814e 	beq.w	8008f8a <ai_platform_network_process+0x56a>
 8008cee:	69b3      	ldr	r3, [r6, #24]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	f000 8159 	beq.w	8008faa <ai_platform_network_process+0x58a>
 8008cf8:	9a02      	ldr	r2, [sp, #8]
 8008cfa:	4620      	mov	r0, r4
 8008cfc:	3701      	adds	r7, #1
 8008cfe:	361c      	adds	r6, #28
 8008d00:	429a      	cmp	r2, r3
 8008d02:	bf38      	it	cc
 8008d04:	461a      	movcc	r2, r3
 8008d06:	9202      	str	r2, [sp, #8]
 8008d08:	f001 fee0 	bl	800aacc <get_tensor_byte_size>
 8008d0c:	f8ca 0008 	str.w	r0, [sl, #8]
 8008d10:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	fb00 f303 	mul.w	r3, r0, r3
 8008d1a:	f8ca 300c 	str.w	r3, [sl, #12]
 8008d1e:	f856 1c18 	ldr.w	r1, [r6, #-24]
 8008d22:	440b      	add	r3, r1
 8008d24:	f8ca 1004 	str.w	r1, [sl, #4]
 8008d28:	f848 300b 	str.w	r3, [r8, fp]
 8008d2c:	69a0      	ldr	r0, [r4, #24]
 8008d2e:	6803      	ldr	r3, [r0, #0]
 8008d30:	009b      	lsls	r3, r3, #2
 8008d32:	d464      	bmi.n	8008dfe <ai_platform_network_process+0x3de>
 8008d34:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8008d38:	1a9b      	subs	r3, r3, r2
 8008d3a:	4419      	add	r1, r3
 8008d3c:	6081      	str	r1, [r0, #8]
 8008d3e:	69a3      	ldr	r3, [r4, #24]
 8008d40:	f8da 2004 	ldr.w	r2, [sl, #4]
 8008d44:	60da      	str	r2, [r3, #12]
 8008d46:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8008d4a:	429f      	cmp	r7, r3
 8008d4c:	d384      	bcc.n	8008c58 <ai_platform_network_process+0x238>
 8008d4e:	e05b      	b.n	8008e08 <ai_platform_network_process+0x3e8>
 8008d50:	e7fe      	b.n	8008d50 <ai_platform_network_process+0x330>
 8008d52:	68ea      	ldr	r2, [r5, #12]
 8008d54:	616b      	str	r3, [r5, #20]
 8008d56:	f002 0203 	and.w	r2, r2, #3
 8008d5a:	2a03      	cmp	r2, #3
 8008d5c:	d039      	beq.n	8008dd2 <ai_platform_network_process+0x3b2>
 8008d5e:	2230      	movs	r2, #48	; 0x30
 8008d60:	2111      	movs	r1, #17
 8008d62:	f105 0010 	add.w	r0, r5, #16
 8008d66:	2400      	movs	r4, #0
 8008d68:	f000 f93e 	bl	8008fe8 <core_set_error>
 8008d6c:	4620      	mov	r0, r4
 8008d6e:	b005      	add	sp, #20
 8008d70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d74:	4a0c      	ldr	r2, [pc, #48]	; (8008da8 <ai_platform_network_process+0x388>)
 8008d76:	2301      	movs	r3, #1
 8008d78:	6093      	str	r3, [r2, #8]
 8008d7a:	6893      	ldr	r3, [r2, #8]
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d1fc      	bne.n	8008d7a <ai_platform_network_process+0x35a>
 8008d80:	4b07      	ldr	r3, [pc, #28]	; (8008da0 <ai_platform_network_process+0x380>)
 8008d82:	6013      	str	r3, [r2, #0]
 8008d84:	4b07      	ldr	r3, [pc, #28]	; (8008da4 <ai_platform_network_process+0x384>)
 8008d86:	6812      	ldr	r2, [r2, #0]
 8008d88:	429a      	cmp	r2, r3
 8008d8a:	f43f aeb6 	beq.w	8008afa <ai_platform_network_process+0xda>
 8008d8e:	e7fe      	b.n	8008d8e <ai_platform_network_process+0x36e>
 8008d90:	f8b8 3000 	ldrh.w	r3, [r8]
 8008d94:	429f      	cmp	r7, r3
 8008d96:	f4ff aed6 	bcc.w	8008b46 <ai_platform_network_process+0x126>
 8008d9a:	e74b      	b.n	8008c34 <ai_platform_network_process+0x214>
 8008d9c:	58024000 	.word	0x58024000
 8008da0:	f407a5c2 	.word	0xf407a5c2
 8008da4:	b5e8b5cd 	.word	0xb5e8b5cd
 8008da8:	40023000 	.word	0x40023000
 8008dac:	4a87      	ldr	r2, [pc, #540]	; (8008fcc <ai_platform_network_process+0x5ac>)
 8008dae:	2301      	movs	r3, #1
 8008db0:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8008db4:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d1fb      	bne.n	8008db4 <ai_platform_network_process+0x394>
 8008dbc:	4b84      	ldr	r3, [pc, #528]	; (8008fd0 <ai_platform_network_process+0x5b0>)
 8008dbe:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8008dc2:	4b84      	ldr	r3, [pc, #528]	; (8008fd4 <ai_platform_network_process+0x5b4>)
 8008dc4:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8008dc8:	429a      	cmp	r2, r3
 8008dca:	f43f ae96 	beq.w	8008afa <ai_platform_network_process+0xda>
 8008dce:	e7fe      	b.n	8008dce <ai_platform_network_process+0x3ae>
 8008dd0:	9d03      	ldr	r5, [sp, #12]
 8008dd2:	2400      	movs	r4, #0
 8008dd4:	2217      	movs	r2, #23
 8008dd6:	2112      	movs	r1, #18
 8008dd8:	f105 0010 	add.w	r0, r5, #16
 8008ddc:	f000 f904 	bl	8008fe8 <core_set_error>
 8008de0:	4620      	mov	r0, r4
 8008de2:	b005      	add	sp, #20
 8008de4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008de8:	462c      	mov	r4, r5
 8008dea:	e7bf      	b.n	8008d6c <ai_platform_network_process+0x34c>
 8008dec:	9d03      	ldr	r5, [sp, #12]
 8008dee:	2218      	movs	r2, #24
 8008df0:	2112      	movs	r1, #18
 8008df2:	2400      	movs	r4, #0
 8008df4:	f105 0010 	add.w	r0, r5, #16
 8008df8:	f000 f8f6 	bl	8008fe8 <core_set_error>
 8008dfc:	e7b6      	b.n	8008d6c <ai_platform_network_process+0x34c>
 8008dfe:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8008e02:	429f      	cmp	r7, r3
 8008e04:	f4ff af28 	bcc.w	8008c58 <ai_platform_network_process+0x238>
 8008e08:	f8bd 3008 	ldrh.w	r3, [sp, #8]
 8008e0c:	8daa      	ldrh	r2, [r5, #44]	; 0x2c
 8008e0e:	82ab      	strh	r3, [r5, #20]
 8008e10:	2a00      	cmp	r2, #0
 8008e12:	f040 808b 	bne.w	8008f2c <ai_platform_network_process+0x50c>
 8008e16:	4616      	mov	r6, r2
 8008e18:	4617      	mov	r7, r2
 8008e1a:	8aec      	ldrh	r4, [r5, #22]
 8008e1c:	429c      	cmp	r4, r3
 8008e1e:	d2a5      	bcs.n	8008d6c <ai_platform_network_process+0x34c>
 8008e20:	46ab      	mov	fp, r5
 8008e22:	2e00      	cmp	r6, #0
 8008e24:	d030      	beq.n	8008e88 <ai_platform_network_process+0x468>
 8008e26:	f04f 0800 	mov.w	r8, #0
 8008e2a:	e014      	b.n	8008e56 <ai_platform_network_process+0x436>
 8008e2c:	6882      	ldr	r2, [r0, #8]
 8008e2e:	68c5      	ldr	r5, [r0, #12]
 8008e30:	6863      	ldr	r3, [r4, #4]
 8008e32:	1b52      	subs	r2, r2, r5
 8008e34:	4413      	add	r3, r2
 8008e36:	6083      	str	r3, [r0, #8]
 8008e38:	698b      	ldr	r3, [r1, #24]
 8008e3a:	6862      	ldr	r2, [r4, #4]
 8008e3c:	60da      	str	r2, [r3, #12]
 8008e3e:	f859 200a 	ldr.w	r2, [r9, sl]
 8008e42:	f108 0801 	add.w	r8, r8, #1
 8008e46:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
 8008e4a:	440b      	add	r3, r1
 8008e4c:	4293      	cmp	r3, r2
 8008e4e:	d301      	bcc.n	8008e54 <ai_platform_network_process+0x434>
 8008e50:	68e3      	ldr	r3, [r4, #12]
 8008e52:	1ad3      	subs	r3, r2, r3
 8008e54:	6063      	str	r3, [r4, #4]
 8008e56:	8833      	ldrh	r3, [r6, #0]
 8008e58:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 8008e5c:	4543      	cmp	r3, r8
 8008e5e:	d913      	bls.n	8008e88 <ai_platform_network_process+0x468>
 8008e60:	6873      	ldr	r3, [r6, #4]
 8008e62:	b18b      	cbz	r3, 8008e88 <ai_platform_network_process+0x468>
 8008e64:	f853 1028 	ldr.w	r1, [r3, r8, lsl #2]
 8008e68:	b171      	cbz	r1, 8008e88 <ai_platform_network_process+0x468>
 8008e6a:	6988      	ldr	r0, [r1, #24]
 8008e6c:	68b2      	ldr	r2, [r6, #8]
 8008e6e:	6803      	ldr	r3, [r0, #0]
 8008e70:	f8d2 9000 	ldr.w	r9, [r2]
 8008e74:	009d      	lsls	r5, r3, #2
 8008e76:	eb09 1408 	add.w	r4, r9, r8, lsl #4
 8008e7a:	d5d7      	bpl.n	8008e2c <ai_platform_network_process+0x40c>
 8008e7c:	6881      	ldr	r1, [r0, #8]
 8008e7e:	68a2      	ldr	r2, [r4, #8]
 8008e80:	6860      	ldr	r0, [r4, #4]
 8008e82:	f001 fcf1 	bl	800a868 <st_int8_copy>
 8008e86:	e7da      	b.n	8008e3e <ai_platform_network_process+0x41e>
 8008e88:	4658      	mov	r0, fp
 8008e8a:	f000 f903 	bl	8009094 <ai_layers_forward_all>
 8008e8e:	2f00      	cmp	r7, #0
 8008e90:	d03d      	beq.n	8008f0e <ai_platform_network_process+0x4ee>
 8008e92:	2400      	movs	r4, #0
 8008e94:	e016      	b.n	8008ec4 <ai_platform_network_process+0x4a4>
 8008e96:	e9d8 3201 	ldrd	r3, r2, [r8, #4]
 8008e9a:	f859 100a 	ldr.w	r1, [r9, sl]
 8008e9e:	4413      	add	r3, r2
 8008ea0:	428b      	cmp	r3, r1
 8008ea2:	d302      	bcc.n	8008eaa <ai_platform_network_process+0x48a>
 8008ea4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008ea8:	1acb      	subs	r3, r1, r3
 8008eaa:	f8c8 3004 	str.w	r3, [r8, #4]
 8008eae:	6981      	ldr	r1, [r0, #24]
 8008eb0:	e9d1 2502 	ldrd	r2, r5, [r1, #8]
 8008eb4:	1b52      	subs	r2, r2, r5
 8008eb6:	4413      	add	r3, r2
 8008eb8:	608b      	str	r3, [r1, #8]
 8008eba:	6983      	ldr	r3, [r0, #24]
 8008ebc:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8008ec0:	60da      	str	r2, [r3, #12]
 8008ec2:	3401      	adds	r4, #1
 8008ec4:	883b      	ldrh	r3, [r7, #0]
 8008ec6:	42a3      	cmp	r3, r4
 8008ec8:	d921      	bls.n	8008f0e <ai_platform_network_process+0x4ee>
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	b1fb      	cbz	r3, 8008f0e <ai_platform_network_process+0x4ee>
 8008ece:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8008ed2:	b1e0      	cbz	r0, 8008f0e <ai_platform_network_process+0x4ee>
 8008ed4:	68ba      	ldr	r2, [r7, #8]
 8008ed6:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 8008eda:	6983      	ldr	r3, [r0, #24]
 8008edc:	f8d2 9000 	ldr.w	r9, [r2]
 8008ee0:	681a      	ldr	r2, [r3, #0]
 8008ee2:	eb09 1804 	add.w	r8, r9, r4, lsl #4
 8008ee6:	0092      	lsls	r2, r2, #2
 8008ee8:	d5d5      	bpl.n	8008e96 <ai_platform_network_process+0x476>
 8008eea:	6898      	ldr	r0, [r3, #8]
 8008eec:	e9d8 1201 	ldrd	r1, r2, [r8, #4]
 8008ef0:	f001 fcba 	bl	800a868 <st_int8_copy>
 8008ef4:	f859 200a 	ldr.w	r2, [r9, sl]
 8008ef8:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 8008efc:	440b      	add	r3, r1
 8008efe:	4293      	cmp	r3, r2
 8008f00:	d302      	bcc.n	8008f08 <ai_platform_network_process+0x4e8>
 8008f02:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008f06:	1ad3      	subs	r3, r2, r3
 8008f08:	f8c8 3004 	str.w	r3, [r8, #4]
 8008f0c:	e7d9      	b.n	8008ec2 <ai_platform_network_process+0x4a2>
 8008f0e:	f8bb 4016 	ldrh.w	r4, [fp, #22]
 8008f12:	f8bb 3014 	ldrh.w	r3, [fp, #20]
 8008f16:	3401      	adds	r4, #1
 8008f18:	b2a4      	uxth	r4, r4
 8008f1a:	42a3      	cmp	r3, r4
 8008f1c:	f8ab 4016 	strh.w	r4, [fp, #22]
 8008f20:	f63f af7f 	bhi.w	8008e22 <ai_platform_network_process+0x402>
 8008f24:	4620      	mov	r0, r4
 8008f26:	b005      	add	sp, #20
 8008f28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f2c:	2a01      	cmp	r2, #1
 8008f2e:	6b2e      	ldr	r6, [r5, #48]	; 0x30
 8008f30:	d029      	beq.n	8008f86 <ai_platform_network_process+0x566>
 8008f32:	f106 070c 	add.w	r7, r6, #12
 8008f36:	e770      	b.n	8008e1a <ai_platform_network_process+0x3fa>
 8008f38:	2218      	movs	r2, #24
 8008f3a:	2113      	movs	r1, #19
 8008f3c:	f105 0010 	add.w	r0, r5, #16
 8008f40:	2400      	movs	r4, #0
 8008f42:	f000 f851 	bl	8008fe8 <core_set_error>
 8008f46:	e711      	b.n	8008d6c <ai_platform_network_process+0x34c>
 8008f48:	9d03      	ldr	r5, [sp, #12]
 8008f4a:	4604      	mov	r4, r0
 8008f4c:	2217      	movs	r2, #23
 8008f4e:	2112      	movs	r1, #18
 8008f50:	f105 0010 	add.w	r0, r5, #16
 8008f54:	f000 f848 	bl	8008fe8 <core_set_error>
 8008f58:	e708      	b.n	8008d6c <ai_platform_network_process+0x34c>
 8008f5a:	9d03      	ldr	r5, [sp, #12]
 8008f5c:	2219      	movs	r2, #25
 8008f5e:	2112      	movs	r1, #18
 8008f60:	2400      	movs	r4, #0
 8008f62:	f105 0010 	add.w	r0, r5, #16
 8008f66:	f000 f83f 	bl	8008fe8 <core_set_error>
 8008f6a:	e6ff      	b.n	8008d6c <ai_platform_network_process+0x34c>
 8008f6c:	9d03      	ldr	r5, [sp, #12]
 8008f6e:	4604      	mov	r4, r0
 8008f70:	2221      	movs	r2, #33	; 0x21
 8008f72:	2112      	movs	r1, #18
 8008f74:	f105 0010 	add.w	r0, r5, #16
 8008f78:	f000 f836 	bl	8008fe8 <core_set_error>
 8008f7c:	e6f6      	b.n	8008d6c <ai_platform_network_process+0x34c>
 8008f7e:	f8bd 3008 	ldrh.w	r3, [sp, #8]
 8008f82:	82ab      	strh	r3, [r5, #20]
 8008f84:	e744      	b.n	8008e10 <ai_platform_network_process+0x3f0>
 8008f86:	2700      	movs	r7, #0
 8008f88:	e747      	b.n	8008e1a <ai_platform_network_process+0x3fa>
 8008f8a:	4604      	mov	r4, r0
 8008f8c:	2217      	movs	r2, #23
 8008f8e:	2113      	movs	r1, #19
 8008f90:	f105 0010 	add.w	r0, r5, #16
 8008f94:	f000 f828 	bl	8008fe8 <core_set_error>
 8008f98:	e6e8      	b.n	8008d6c <ai_platform_network_process+0x34c>
 8008f9a:	2219      	movs	r2, #25
 8008f9c:	2113      	movs	r1, #19
 8008f9e:	f105 0010 	add.w	r0, r5, #16
 8008fa2:	2400      	movs	r4, #0
 8008fa4:	f000 f820 	bl	8008fe8 <core_set_error>
 8008fa8:	e6e0      	b.n	8008d6c <ai_platform_network_process+0x34c>
 8008faa:	4604      	mov	r4, r0
 8008fac:	2221      	movs	r2, #33	; 0x21
 8008fae:	2113      	movs	r1, #19
 8008fb0:	f105 0010 	add.w	r0, r5, #16
 8008fb4:	f000 f818 	bl	8008fe8 <core_set_error>
 8008fb8:	e6d8      	b.n	8008d6c <ai_platform_network_process+0x34c>
 8008fba:	2217      	movs	r2, #23
 8008fbc:	2113      	movs	r1, #19
 8008fbe:	f105 0010 	add.w	r0, r5, #16
 8008fc2:	4654      	mov	r4, sl
 8008fc4:	f000 f810 	bl	8008fe8 <core_set_error>
 8008fc8:	e6d0      	b.n	8008d6c <ai_platform_network_process+0x34c>
 8008fca:	bf00      	nop
 8008fcc:	58024000 	.word	0x58024000
 8008fd0:	f407a5c2 	.word	0xf407a5c2
 8008fd4:	b5e8b5cd 	.word	0xb5e8b5cd

08008fd8 <core_init>:
 8008fd8:	2001      	movs	r0, #1
 8008fda:	4770      	bx	lr

08008fdc <core_get_error>:
 8008fdc:	4603      	mov	r3, r0
 8008fde:	2200      	movs	r2, #0
 8008fe0:	6800      	ldr	r0, [r0, #0]
 8008fe2:	601a      	str	r2, [r3, #0]
 8008fe4:	4770      	bx	lr
 8008fe6:	bf00      	nop

08008fe8 <core_set_error>:
 8008fe8:	4603      	mov	r3, r0
 8008fea:	7800      	ldrb	r0, [r0, #0]
 8008fec:	b108      	cbz	r0, 8008ff2 <core_set_error+0xa>
 8008fee:	2000      	movs	r0, #0
 8008ff0:	4770      	bx	lr
 8008ff2:	7019      	strb	r1, [r3, #0]
 8008ff4:	2001      	movs	r0, #1
 8008ff6:	6819      	ldr	r1, [r3, #0]
 8008ff8:	f362 211f 	bfi	r1, r2, #8, #24
 8008ffc:	6019      	str	r1, [r3, #0]
 8008ffe:	4770      	bx	lr

08009000 <ai_check_custom_types>:
 8009000:	b082      	sub	sp, #8
 8009002:	4b12      	ldr	r3, [pc, #72]	; (800904c <ai_check_custom_types+0x4c>)
 8009004:	9301      	str	r3, [sp, #4]
 8009006:	b118      	cbz	r0, 8009010 <ai_check_custom_types+0x10>
 8009008:	7803      	ldrb	r3, [r0, #0]
 800900a:	2b03      	cmp	r3, #3
 800900c:	d002      	beq.n	8009014 <ai_check_custom_types+0x14>
 800900e:	2000      	movs	r0, #0
 8009010:	b002      	add	sp, #8
 8009012:	4770      	bx	lr
 8009014:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8009018:	4293      	cmp	r3, r2
 800901a:	d004      	beq.n	8009026 <ai_check_custom_types+0x26>
 800901c:	2001      	movs	r0, #1
 800901e:	f080 0001 	eor.w	r0, r0, #1
 8009022:	b002      	add	sp, #8
 8009024:	4770      	bx	lr
 8009026:	7842      	ldrb	r2, [r0, #1]
 8009028:	3001      	adds	r0, #1
 800902a:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800902e:	429a      	cmp	r2, r3
 8009030:	d1f4      	bne.n	800901c <ai_check_custom_types+0x1c>
 8009032:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 8009036:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800903a:	429a      	cmp	r2, r3
 800903c:	d1ee      	bne.n	800901c <ai_check_custom_types+0x1c>
 800903e:	7842      	ldrb	r2, [r0, #1]
 8009040:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8009044:	429a      	cmp	r2, r3
 8009046:	d1e9      	bne.n	800901c <ai_check_custom_types+0x1c>
 8009048:	2000      	movs	r0, #0
 800904a:	e7e8      	b.n	800901e <ai_check_custom_types+0x1e>
 800904c:	84048403 	.word	0x84048403

08009050 <ai_layers_init_all>:
 8009050:	2100      	movs	r1, #0
 8009052:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8009054:	b13b      	cbz	r3, 8009066 <ai_layers_init_all+0x16>
 8009056:	691a      	ldr	r2, [r3, #16]
 8009058:	3101      	adds	r1, #1
 800905a:	60d8      	str	r0, [r3, #12]
 800905c:	429a      	cmp	r2, r3
 800905e:	4613      	mov	r3, r2
 8009060:	d001      	beq.n	8009066 <ai_layers_init_all+0x16>
 8009062:	2a00      	cmp	r2, #0
 8009064:	d1f6      	bne.n	8009054 <ai_layers_init_all+0x4>
 8009066:	4608      	mov	r0, r1
 8009068:	4770      	bx	lr
 800906a:	bf00      	nop

0800906c <ai_layers_post_init_all>:
 800906c:	b538      	push	{r3, r4, r5, lr}
 800906e:	2500      	movs	r5, #0
 8009070:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8009072:	b16c      	cbz	r4, 8009090 <ai_layers_post_init_all+0x24>
 8009074:	6863      	ldr	r3, [r4, #4]
 8009076:	07db      	lsls	r3, r3, #31
 8009078:	d504      	bpl.n	8009084 <ai_layers_post_init_all+0x18>
 800907a:	6a23      	ldr	r3, [r4, #32]
 800907c:	4620      	mov	r0, r4
 800907e:	b10b      	cbz	r3, 8009084 <ai_layers_post_init_all+0x18>
 8009080:	3501      	adds	r5, #1
 8009082:	4798      	blx	r3
 8009084:	6923      	ldr	r3, [r4, #16]
 8009086:	42a3      	cmp	r3, r4
 8009088:	461c      	mov	r4, r3
 800908a:	d001      	beq.n	8009090 <ai_layers_post_init_all+0x24>
 800908c:	2b00      	cmp	r3, #0
 800908e:	d1f0      	bne.n	8009072 <ai_layers_post_init_all+0x6>
 8009090:	4628      	mov	r0, r5
 8009092:	bd38      	pop	{r3, r4, r5, pc}

08009094 <ai_layers_forward_all>:
 8009094:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009098:	f8d0 803c 	ldr.w	r8, [r0, #60]	; 0x3c
 800909c:	4604      	mov	r4, r0
 800909e:	f1b8 0f00 	cmp.w	r8, #0
 80090a2:	d02a      	beq.n	80090fa <ai_layers_forward_all+0x66>
 80090a4:	6b41      	ldr	r1, [r0, #52]	; 0x34
 80090a6:	6381      	str	r1, [r0, #56]	; 0x38
 80090a8:	b319      	cbz	r1, 80090f2 <ai_layers_forward_all+0x5e>
 80090aa:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80090ac:	2001      	movs	r0, #1
 80090ae:	47c0      	blx	r8
 80090b0:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 80090b2:	b1f6      	cbz	r6, 80090f2 <ai_layers_forward_all+0x5e>
 80090b4:	2700      	movs	r7, #0
 80090b6:	4631      	mov	r1, r6
 80090b8:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80090ba:	2002      	movs	r0, #2
 80090bc:	47c0      	blx	r8
 80090be:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 80090c0:	4628      	mov	r0, r5
 80090c2:	696b      	ldr	r3, [r5, #20]
 80090c4:	4798      	blx	r3
 80090c6:	692e      	ldr	r6, [r5, #16]
 80090c8:	2003      	movs	r0, #3
 80090ca:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80090cc:	42b5      	cmp	r5, r6
 80090ce:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80090d0:	d007      	beq.n	80090e2 <ai_layers_forward_all+0x4e>
 80090d2:	47c0      	blx	r8
 80090d4:	3701      	adds	r7, #1
 80090d6:	63a6      	str	r6, [r4, #56]	; 0x38
 80090d8:	2e00      	cmp	r6, #0
 80090da:	d1ec      	bne.n	80090b6 <ai_layers_forward_all+0x22>
 80090dc:	4638      	mov	r0, r7
 80090de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80090e2:	2003      	movs	r0, #3
 80090e4:	3701      	adds	r7, #1
 80090e6:	47c0      	blx	r8
 80090e8:	2300      	movs	r3, #0
 80090ea:	4638      	mov	r0, r7
 80090ec:	63a3      	str	r3, [r4, #56]	; 0x38
 80090ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80090f2:	2700      	movs	r7, #0
 80090f4:	4638      	mov	r0, r7
 80090f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80090fa:	6b45      	ldr	r5, [r0, #52]	; 0x34
 80090fc:	6385      	str	r5, [r0, #56]	; 0x38
 80090fe:	2d00      	cmp	r5, #0
 8009100:	d0f7      	beq.n	80090f2 <ai_layers_forward_all+0x5e>
 8009102:	4647      	mov	r7, r8
 8009104:	696b      	ldr	r3, [r5, #20]
 8009106:	4628      	mov	r0, r5
 8009108:	4798      	blx	r3
 800910a:	462b      	mov	r3, r5
 800910c:	692d      	ldr	r5, [r5, #16]
 800910e:	429d      	cmp	r5, r3
 8009110:	d004      	beq.n	800911c <ai_layers_forward_all+0x88>
 8009112:	3701      	adds	r7, #1
 8009114:	63a5      	str	r5, [r4, #56]	; 0x38
 8009116:	2d00      	cmp	r5, #0
 8009118:	d1f4      	bne.n	8009104 <ai_layers_forward_all+0x70>
 800911a:	e7df      	b.n	80090dc <ai_layers_forward_all+0x48>
 800911c:	2300      	movs	r3, #0
 800911e:	3701      	adds	r7, #1
 8009120:	63a3      	str	r3, [r4, #56]	; 0x38
 8009122:	e7db      	b.n	80090dc <ai_layers_forward_all+0x48>

08009124 <ai_dict_decompress_f32>:
 8009124:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009128:	9d08      	ldr	r5, [sp, #32]
 800912a:	2b04      	cmp	r3, #4
 800912c:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 8009130:	d00e      	beq.n	8009150 <ai_dict_decompress_f32+0x2c>
 8009132:	2b08      	cmp	r3, #8
 8009134:	d10a      	bne.n	800914c <ai_dict_decompress_f32+0x28>
 8009136:	42a8      	cmp	r0, r5
 8009138:	d208      	bcs.n	800914c <ai_dict_decompress_f32+0x28>
 800913a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800913e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	f840 3b04 	str.w	r3, [r0], #4
 8009148:	4285      	cmp	r5, r0
 800914a:	d8f6      	bhi.n	800913a <ai_dict_decompress_f32+0x16>
 800914c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009150:	9b07      	ldr	r3, [sp, #28]
 8009152:	085e      	lsrs	r6, r3, #1
 8009154:	f003 0701 	and.w	r7, r3, #1
 8009158:	ea4f 09c6 	mov.w	r9, r6, lsl #3
 800915c:	f106 38ff 	add.w	r8, r6, #4294967295
 8009160:	42a8      	cmp	r0, r5
 8009162:	d2f3      	bcs.n	800914c <ai_dict_decompress_f32+0x28>
 8009164:	b33e      	cbz	r6, 80091b6 <ai_dict_decompress_f32+0x92>
 8009166:	f100 0e08 	add.w	lr, r0, #8
 800916a:	f101 3cff 	add.w	ip, r1, #4294967295
 800916e:	eb01 0408 	add.w	r4, r1, r8
 8009172:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 8009176:	f10e 0e08 	add.w	lr, lr, #8
 800917a:	091b      	lsrs	r3, r3, #4
 800917c:	4564      	cmp	r4, ip
 800917e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	f84e 3c10 	str.w	r3, [lr, #-16]
 8009188:	f89c 3000 	ldrb.w	r3, [ip]
 800918c:	f003 030f 	and.w	r3, r3, #15
 8009190:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	f84e 3c0c 	str.w	r3, [lr, #-12]
 800919a:	d1ea      	bne.n	8009172 <ai_dict_decompress_f32+0x4e>
 800919c:	4431      	add	r1, r6
 800919e:	4448      	add	r0, r9
 80091a0:	2f00      	cmp	r7, #0
 80091a2:	d0dd      	beq.n	8009160 <ai_dict_decompress_f32+0x3c>
 80091a4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80091a8:	091b      	lsrs	r3, r3, #4
 80091aa:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	f840 3b04 	str.w	r3, [r0], #4
 80091b4:	e7d4      	b.n	8009160 <ai_dict_decompress_f32+0x3c>
 80091b6:	2f00      	cmp	r7, #0
 80091b8:	d1f4      	bne.n	80091a4 <ai_dict_decompress_f32+0x80>
 80091ba:	42a8      	cmp	r0, r5
 80091bc:	d3fd      	bcc.n	80091ba <ai_dict_decompress_f32+0x96>
 80091be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80091c2:	bf00      	nop

080091c4 <forward_conv2d_if32of32wf32>:
 80091c4:	6982      	ldr	r2, [r0, #24]
 80091c6:	8813      	ldrh	r3, [r2, #0]
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	f000 8092 	beq.w	80092f2 <forward_conv2d_if32of32wf32+0x12e>
 80091ce:	f8d2 c004 	ldr.w	ip, [r2, #4]
 80091d2:	f8dc 2004 	ldr.w	r2, [ip, #4]
 80091d6:	b102      	cbz	r2, 80091da <forward_conv2d_if32of32wf32+0x16>
 80091d8:	6812      	ldr	r2, [r2, #0]
 80091da:	2b01      	cmp	r3, #1
 80091dc:	f000 80b3 	beq.w	8009346 <forward_conv2d_if32of32wf32+0x182>
 80091e0:	f8dc 1010 	ldr.w	r1, [ip, #16]
 80091e4:	b101      	cbz	r1, 80091e8 <forward_conv2d_if32of32wf32+0x24>
 80091e6:	6809      	ldr	r1, [r1, #0]
 80091e8:	2b02      	cmp	r3, #2
 80091ea:	f000 8084 	beq.w	80092f6 <forward_conv2d_if32of32wf32+0x132>
 80091ee:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091f2:	f8dc 601c 	ldr.w	r6, [ip, #28]
 80091f6:	b0a1      	sub	sp, #132	; 0x84
 80091f8:	2e00      	cmp	r6, #0
 80091fa:	f000 809d 	beq.w	8009338 <forward_conv2d_if32of32wf32+0x174>
 80091fe:	f8bc 5018 	ldrh.w	r5, [ip, #24]
 8009202:	6834      	ldr	r4, [r6, #0]
 8009204:	2d01      	cmp	r5, #1
 8009206:	f240 8099 	bls.w	800933c <forward_conv2d_if32of32wf32+0x178>
 800920a:	6876      	ldr	r6, [r6, #4]
 800920c:	f8d2 800c 	ldr.w	r8, [r2, #12]
 8009210:	f8d1 900c 	ldr.w	r9, [r1, #12]
 8009214:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8009218:	6992      	ldr	r2, [r2, #24]
 800921a:	9713      	str	r7, [sp, #76]	; 0x4c
 800921c:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8009220:	f8d0 e03c 	ldr.w	lr, [r0, #60]	; 0x3c
 8009224:	9714      	str	r7, [sp, #80]	; 0x50
 8009226:	f8d9 700c 	ldr.w	r7, [r9, #12]
 800922a:	f8d4 a00c 	ldr.w	sl, [r4, #12]
 800922e:	9715      	str	r7, [sp, #84]	; 0x54
 8009230:	f8d9 7008 	ldr.w	r7, [r9, #8]
 8009234:	f8d2 b008 	ldr.w	fp, [r2, #8]
 8009238:	9716      	str	r7, [sp, #88]	; 0x58
 800923a:	f8d8 700c 	ldr.w	r7, [r8, #12]
 800923e:	69a2      	ldr	r2, [r4, #24]
 8009240:	9717      	str	r7, [sp, #92]	; 0x5c
 8009242:	f8d8 7008 	ldr.w	r7, [r8, #8]
 8009246:	9718      	str	r7, [sp, #96]	; 0x60
 8009248:	8d07      	ldrh	r7, [r0, #40]	; 0x28
 800924a:	e9d0 540c 	ldrd	r5, r4, [r0, #48]	; 0x30
 800924e:	9719      	str	r7, [sp, #100]	; 0x64
 8009250:	8d87      	ldrh	r7, [r0, #44]	; 0x2c
 8009252:	69c0      	ldr	r0, [r0, #28]
 8009254:	971a      	str	r7, [sp, #104]	; 0x68
 8009256:	901f      	str	r0, [sp, #124]	; 0x7c
 8009258:	f8be 0000 	ldrh.w	r0, [lr]
 800925c:	901b      	str	r0, [sp, #108]	; 0x6c
 800925e:	f8be 0004 	ldrh.w	r0, [lr, #4]
 8009262:	901c      	str	r0, [sp, #112]	; 0x70
 8009264:	b2a8      	uxth	r0, r5
 8009266:	901d      	str	r0, [sp, #116]	; 0x74
 8009268:	b2a0      	uxth	r0, r4
 800926a:	901e      	str	r0, [sp, #120]	; 0x78
 800926c:	f8d2 9008 	ldr.w	r9, [r2, #8]
 8009270:	e9da 7801 	ldrd	r7, r8, [sl, #4]
 8009274:	b10e      	cbz	r6, 800927a <forward_conv2d_if32of32wf32+0xb6>
 8009276:	69b0      	ldr	r0, [r6, #24]
 8009278:	6886      	ldr	r6, [r0, #8]
 800927a:	b2a4      	uxth	r4, r4
 800927c:	6989      	ldr	r1, [r1, #24]
 800927e:	f108 30ff 	add.w	r0, r8, #4294967295
 8009282:	b2ad      	uxth	r5, r5
 8009284:	3c01      	subs	r4, #1
 8009286:	f8d1 a008 	ldr.w	sl, [r1, #8]
 800928a:	3d01      	subs	r5, #1
 800928c:	6811      	ldr	r1, [r2, #0]
 800928e:	fb00 8404 	mla	r4, r0, r4, r8
 8009292:	1e78      	subs	r0, r7, #1
 8009294:	fb00 7505 	mla	r5, r0, r5, r7
 8009298:	f3c1 4043 	ubfx	r0, r1, #17, #4
 800929c:	2804      	cmp	r0, #4
 800929e:	d02d      	beq.n	80092fc <forward_conv2d_if32of32wf32+0x138>
 80092a0:	2808      	cmp	r0, #8
 80092a2:	d02b      	beq.n	80092fc <forward_conv2d_if32of32wf32+0x138>
 80092a4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80092a6:	464a      	mov	r2, r9
 80092a8:	940c      	str	r4, [sp, #48]	; 0x30
 80092aa:	4651      	mov	r1, sl
 80092ac:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 80092ae:	4658      	mov	r0, fp
 80092b0:	9706      	str	r7, [sp, #24]
 80092b2:	940f      	str	r4, [sp, #60]	; 0x3c
 80092b4:	e9cd 530d 	strd	r5, r3, [sp, #52]	; 0x34
 80092b8:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80092ba:	930b      	str	r3, [sp, #44]	; 0x2c
 80092bc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80092be:	930a      	str	r3, [sp, #40]	; 0x28
 80092c0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80092c2:	9309      	str	r3, [sp, #36]	; 0x24
 80092c4:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80092c6:	e9cd 8307 	strd	r8, r3, [sp, #28]
 80092ca:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80092cc:	9305      	str	r3, [sp, #20]
 80092ce:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80092d0:	9304      	str	r3, [sp, #16]
 80092d2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80092d4:	9303      	str	r3, [sp, #12]
 80092d6:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80092d8:	9302      	str	r3, [sp, #8]
 80092da:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80092dc:	9301      	str	r3, [sp, #4]
 80092de:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80092e0:	9300      	str	r3, [sp, #0]
 80092e2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80092e4:	9310      	str	r3, [sp, #64]	; 0x40
 80092e6:	4633      	mov	r3, r6
 80092e8:	f001 f836 	bl	800a358 <forward_lite_conv2d_if32of32wf32>
 80092ec:	b021      	add	sp, #132	; 0x84
 80092ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092f2:	685b      	ldr	r3, [r3, #4]
 80092f4:	deff      	udf	#255	; 0xff
 80092f6:	2300      	movs	r3, #0
 80092f8:	685b      	ldr	r3, [r3, #4]
 80092fa:	deff      	udf	#255	; 0xff
 80092fc:	68d2      	ldr	r2, [r2, #12]
 80092fe:	2a00      	cmp	r2, #0
 8009300:	d0d0      	beq.n	80092a4 <forward_conv2d_if32of32wf32+0xe0>
 8009302:	2b03      	cmp	r3, #3
 8009304:	d022      	beq.n	800934c <forward_conv2d_if32of32wf32+0x188>
 8009306:	f8dc 3028 	ldr.w	r3, [ip, #40]	; 0x28
 800930a:	b1cb      	cbz	r3, 8009340 <forward_conv2d_if32of32wf32+0x17c>
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	b1bb      	cbz	r3, 8009340 <forward_conv2d_if32of32wf32+0x17c>
 8009310:	f8d3 c018 	ldr.w	ip, [r3, #24]
 8009314:	f3c1 13c6 	ubfx	r3, r1, #7, #7
 8009318:	f3c1 5141 	ubfx	r1, r1, #21, #2
 800931c:	410b      	asrs	r3, r1
 800931e:	e9dc 1001 	ldrd	r1, r0, [ip, #4]
 8009322:	b29b      	uxth	r3, r3
 8009324:	9101      	str	r1, [sp, #4]
 8009326:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8009328:	9100      	str	r1, [sp, #0]
 800932a:	4649      	mov	r1, r9
 800932c:	2800      	cmp	r0, #0
 800932e:	bf18      	it	ne
 8009330:	4681      	movne	r9, r0
 8009332:	f7ff fef7 	bl	8009124 <ai_dict_decompress_f32>
 8009336:	e7b5      	b.n	80092a4 <forward_conv2d_if32of32wf32+0xe0>
 8009338:	4634      	mov	r4, r6
 800933a:	e767      	b.n	800920c <forward_conv2d_if32of32wf32+0x48>
 800933c:	2600      	movs	r6, #0
 800933e:	e765      	b.n	800920c <forward_conv2d_if32of32wf32+0x48>
 8009340:	2300      	movs	r3, #0
 8009342:	699b      	ldr	r3, [r3, #24]
 8009344:	deff      	udf	#255	; 0xff
 8009346:	2300      	movs	r3, #0
 8009348:	685b      	ldr	r3, [r3, #4]
 800934a:	deff      	udf	#255	; 0xff
 800934c:	2300      	movs	r3, #0
 800934e:	685b      	ldr	r3, [r3, #4]
 8009350:	deff      	udf	#255	; 0xff
 8009352:	bf00      	nop

08009354 <forward_dense>:
 8009354:	6983      	ldr	r3, [r0, #24]
 8009356:	881a      	ldrh	r2, [r3, #0]
 8009358:	2a00      	cmp	r2, #0
 800935a:	f000 80f0 	beq.w	800953e <forward_dense+0x1ea>
 800935e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009362:	ed2d 8b02 	vpush	{d8}
 8009366:	6858      	ldr	r0, [r3, #4]
 8009368:	b09b      	sub	sp, #108	; 0x6c
 800936a:	6845      	ldr	r5, [r0, #4]
 800936c:	b105      	cbz	r5, 8009370 <forward_dense+0x1c>
 800936e:	682d      	ldr	r5, [r5, #0]
 8009370:	2a01      	cmp	r2, #1
 8009372:	f000 840a 	beq.w	8009b8a <forward_dense+0x836>
 8009376:	6906      	ldr	r6, [r0, #16]
 8009378:	b106      	cbz	r6, 800937c <forward_dense+0x28>
 800937a:	6836      	ldr	r6, [r6, #0]
 800937c:	2a02      	cmp	r2, #2
 800937e:	f000 80e0 	beq.w	8009542 <forward_dense+0x1ee>
 8009382:	69c3      	ldr	r3, [r0, #28]
 8009384:	930d      	str	r3, [sp, #52]	; 0x34
 8009386:	2b00      	cmp	r3, #0
 8009388:	f000 83f1 	beq.w	8009b6e <forward_dense+0x81a>
 800938c:	4619      	mov	r1, r3
 800938e:	8b03      	ldrh	r3, [r0, #24]
 8009390:	6809      	ldr	r1, [r1, #0]
 8009392:	2b01      	cmp	r3, #1
 8009394:	910f      	str	r1, [sp, #60]	; 0x3c
 8009396:	f240 83ec 	bls.w	8009b72 <forward_dense+0x81e>
 800939a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800939c:	685b      	ldr	r3, [r3, #4]
 800939e:	930d      	str	r3, [sp, #52]	; 0x34
 80093a0:	460b      	mov	r3, r1
 80093a2:	f8d3 8018 	ldr.w	r8, [r3, #24]
 80093a6:	2a03      	cmp	r2, #3
 80093a8:	68eb      	ldr	r3, [r5, #12]
 80093aa:	68f7      	ldr	r7, [r6, #12]
 80093ac:	685b      	ldr	r3, [r3, #4]
 80093ae:	687c      	ldr	r4, [r7, #4]
 80093b0:	9317      	str	r3, [sp, #92]	; 0x5c
 80093b2:	f8d8 3000 	ldr.w	r3, [r8]
 80093b6:	4621      	mov	r1, r4
 80093b8:	9419      	str	r4, [sp, #100]	; 0x64
 80093ba:	f3c3 1ec6 	ubfx	lr, r3, #7, #7
 80093be:	f3c3 5c41 	ubfx	ip, r3, #21, #2
 80093c2:	e9d7 4702 	ldrd	r4, r7, [r7, #8]
 80093c6:	fb01 f404 	mul.w	r4, r1, r4
 80093ca:	fa4e f10c 	asr.w	r1, lr, ip
 80093ce:	9116      	str	r1, [sp, #88]	; 0x58
 80093d0:	f000 83d8 	beq.w	8009b84 <forward_dense+0x830>
 80093d4:	6a82      	ldr	r2, [r0, #40]	; 0x28
 80093d6:	f3c3 4343 	ubfx	r3, r3, #17, #4
 80093da:	2a00      	cmp	r2, #0
 80093dc:	f000 83c2 	beq.w	8009b64 <forward_dense+0x810>
 80093e0:	6812      	ldr	r2, [r2, #0]
 80093e2:	2a00      	cmp	r2, #0
 80093e4:	f000 83be 	beq.w	8009b64 <forward_dense+0x810>
 80093e8:	2b04      	cmp	r3, #4
 80093ea:	f8d2 9018 	ldr.w	r9, [r2, #24]
 80093ee:	f000 83a8 	beq.w	8009b42 <forward_dense+0x7ee>
 80093f2:	2b08      	cmp	r3, #8
 80093f4:	f000 83a5 	beq.w	8009b42 <forward_dense+0x7ee>
 80093f8:	f04f 0a00 	mov.w	sl, #0
 80093fc:	69ab      	ldr	r3, [r5, #24]
 80093fe:	fb07 f404 	mul.w	r4, r7, r4
 8009402:	69b2      	ldr	r2, [r6, #24]
 8009404:	f8d3 9008 	ldr.w	r9, [r3, #8]
 8009408:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800940a:	6892      	ldr	r2, [r2, #8]
 800940c:	695b      	ldr	r3, [r3, #20]
 800940e:	eb02 0184 	add.w	r1, r2, r4, lsl #2
 8009412:	9206      	str	r2, [sp, #24]
 8009414:	685b      	ldr	r3, [r3, #4]
 8009416:	428a      	cmp	r2, r1
 8009418:	9110      	str	r1, [sp, #64]	; 0x40
 800941a:	9304      	str	r3, [sp, #16]
 800941c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800941e:	ea4f 0083 	mov.w	r0, r3, lsl #2
 8009422:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009426:	900e      	str	r0, [sp, #56]	; 0x38
 8009428:	9303      	str	r3, [sp, #12]
 800942a:	f080 8380 	bcs.w	8009b2e <forward_dense+0x7da>
 800942e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009430:	4654      	mov	r4, sl
 8009432:	4bb9      	ldr	r3, [pc, #740]	; (8009718 <forward_dense+0x3c4>)
 8009434:	46ca      	mov	sl, r9
 8009436:	08d0      	lsrs	r0, r2, #3
 8009438:	ed9f 8ab8 	vldr	s16, [pc, #736]	; 800971c <forward_dense+0x3c8>
 800943c:	4413      	add	r3, r2
 800943e:	9009      	str	r0, [sp, #36]	; 0x24
 8009440:	0099      	lsls	r1, r3, #2
 8009442:	f022 0301 	bic.w	r3, r2, #1
 8009446:	f002 0201 	and.w	r2, r2, #1
 800944a:	eb09 0383 	add.w	r3, r9, r3, lsl #2
 800944e:	9118      	str	r1, [sp, #96]	; 0x60
 8009450:	920a      	str	r2, [sp, #40]	; 0x28
 8009452:	eb09 1240 	add.w	r2, r9, r0, lsl #5
 8009456:	9305      	str	r3, [sp, #20]
 8009458:	f101 0320 	add.w	r3, r1, #32
 800945c:	9207      	str	r2, [sp, #28]
 800945e:	9311      	str	r3, [sp, #68]	; 0x44
 8009460:	444b      	add	r3, r9
 8009462:	469b      	mov	fp, r3
 8009464:	930b      	str	r3, [sp, #44]	; 0x2c
 8009466:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009468:	699b      	ldr	r3, [r3, #24]
 800946a:	689a      	ldr	r2, [r3, #8]
 800946c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800946e:	b10b      	cbz	r3, 8009474 <forward_dense+0x120>
 8009470:	699b      	ldr	r3, [r3, #24]
 8009472:	689b      	ldr	r3, [r3, #8]
 8009474:	2c00      	cmp	r4, #0
 8009476:	f000 834b 	beq.w	8009b10 <forward_dense+0x7bc>
 800947a:	9916      	ldr	r1, [sp, #88]	; 0x58
 800947c:	2904      	cmp	r1, #4
 800947e:	f000 826a 	beq.w	8009956 <forward_dense+0x602>
 8009482:	9903      	ldr	r1, [sp, #12]
 8009484:	9806      	ldr	r0, [sp, #24]
 8009486:	4281      	cmp	r1, r0
 8009488:	f240 8356 	bls.w	8009b38 <forward_dense+0x7e4>
 800948c:	4686      	mov	lr, r0
 800948e:	9818      	ldr	r0, [sp, #96]	; 0x60
 8009490:	eb00 090a 	add.w	r9, r0, sl
 8009494:	0941      	lsrs	r1, r0, #5
 8009496:	f10a 0004 	add.w	r0, sl, #4
 800949a:	f8cd 9020 	str.w	r9, [sp, #32]
 800949e:	9012      	str	r0, [sp, #72]	; 0x48
 80094a0:	1c48      	adds	r0, r1, #1
 80094a2:	00c9      	lsls	r1, r1, #3
 80094a4:	3110      	adds	r1, #16
 80094a6:	9115      	str	r1, [sp, #84]	; 0x54
 80094a8:	00c1      	lsls	r1, r0, #3
 80094aa:	9113      	str	r1, [sp, #76]	; 0x4c
 80094ac:	eb0a 1140 	add.w	r1, sl, r0, lsl #5
 80094b0:	9114      	str	r1, [sp, #80]	; 0x50
 80094b2:	f1a9 0104 	sub.w	r1, r9, #4
 80094b6:	f8dd 905c 	ldr.w	r9, [sp, #92]	; 0x5c
 80094ba:	910c      	str	r1, [sp, #48]	; 0x30
 80094bc:	2b00      	cmp	r3, #0
 80094be:	f000 8128 	beq.w	8009712 <forward_dense+0x3be>
 80094c2:	ecb3 5a01 	vldmia	r3!, {s10}
 80094c6:	f1b9 0f07 	cmp.w	r9, #7
 80094ca:	d83d      	bhi.n	8009548 <forward_dense+0x1f4>
 80094cc:	45da      	cmp	sl, fp
 80094ce:	d211      	bcs.n	80094f4 <forward_dense+0x1a0>
 80094d0:	eddf 7a92 	vldr	s15, [pc, #584]	; 800971c <forward_dense+0x3c8>
 80094d4:	4650      	mov	r0, sl
 80094d6:	4615      	mov	r5, r2
 80094d8:	f815 1b01 	ldrb.w	r1, [r5], #1
 80094dc:	ecb0 7a01 	vldmia	r0!, {s14}
 80094e0:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 80094e4:	4558      	cmp	r0, fp
 80094e6:	edd1 6a00 	vldr	s13, [r1]
 80094ea:	eee6 7a87 	vfma.f32	s15, s13, s14
 80094ee:	d3f3      	bcc.n	80094d8 <forward_dense+0x184>
 80094f0:	ee35 5a27 	vadd.f32	s10, s10, s15
 80094f4:	9904      	ldr	r1, [sp, #16]
 80094f6:	ecae 5a01 	vstmia	lr!, {s10}
 80094fa:	440a      	add	r2, r1
 80094fc:	9903      	ldr	r1, [sp, #12]
 80094fe:	458e      	cmp	lr, r1
 8009500:	d3dc      	bcc.n	80094bc <forward_dense+0x168>
 8009502:	9a06      	ldr	r2, [sp, #24]
 8009504:	1a8b      	subs	r3, r1, r2
 8009506:	3b01      	subs	r3, #1
 8009508:	f023 0303 	bic.w	r3, r3, #3
 800950c:	3304      	adds	r3, #4
 800950e:	18d3      	adds	r3, r2, r3
 8009510:	4619      	mov	r1, r3
 8009512:	9306      	str	r3, [sp, #24]
 8009514:	9b03      	ldr	r3, [sp, #12]
 8009516:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009518:	9810      	ldr	r0, [sp, #64]	; 0x40
 800951a:	4413      	add	r3, r2
 800951c:	9a07      	ldr	r2, [sp, #28]
 800951e:	4281      	cmp	r1, r0
 8009520:	9303      	str	r3, [sp, #12]
 8009522:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009524:	441a      	add	r2, r3
 8009526:	449b      	add	fp, r3
 8009528:	9207      	str	r2, [sp, #28]
 800952a:	9a05      	ldr	r2, [sp, #20]
 800952c:	441a      	add	r2, r3
 800952e:	9205      	str	r2, [sp, #20]
 8009530:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009532:	4692      	mov	sl, r2
 8009534:	f080 82fb 	bcs.w	8009b2e <forward_dense+0x7da>
 8009538:	441a      	add	r2, r3
 800953a:	920b      	str	r2, [sp, #44]	; 0x2c
 800953c:	e793      	b.n	8009466 <forward_dense+0x112>
 800953e:	6853      	ldr	r3, [r2, #4]
 8009540:	deff      	udf	#255	; 0xff
 8009542:	2300      	movs	r3, #0
 8009544:	685b      	ldr	r3, [r3, #4]
 8009546:	deff      	udf	#255	; 0xff
 8009548:	f002 0103 	and.w	r1, r2, #3
 800954c:	2902      	cmp	r1, #2
 800954e:	f000 81e6 	beq.w	800991e <forward_dense+0x5ca>
 8009552:	2903      	cmp	r1, #3
 8009554:	f000 80e4 	beq.w	8009720 <forward_dense+0x3cc>
 8009558:	2901      	cmp	r1, #1
 800955a:	f000 81ef 	beq.w	800993c <forward_dense+0x5e8>
 800955e:	9908      	ldr	r1, [sp, #32]
 8009560:	ed9f 7a6e 	vldr	s14, [pc, #440]	; 800971c <forward_dense+0x3c8>
 8009564:	458a      	cmp	sl, r1
 8009566:	f200 82e9 	bhi.w	8009b3c <forward_dense+0x7e8>
 800956a:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800956c:	f102 0108 	add.w	r1, r2, #8
 8009570:	f10a 0020 	add.w	r0, sl, #32
 8009574:	18ae      	adds	r6, r5, r2
 8009576:	f811 5c07 	ldrb.w	r5, [r1, #-7]
 800957a:	3108      	adds	r1, #8
 800957c:	ed50 2a07 	vldr	s5, [r0, #-28]	; 0xffffffe4
 8009580:	3020      	adds	r0, #32
 8009582:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8009586:	ed10 3a10 	vldr	s6, [r0, #-64]	; 0xffffffc0
 800958a:	ed50 3a0e 	vldr	s7, [r0, #-56]	; 0xffffffc8
 800958e:	edd5 7a00 	vldr	s15, [r5]
 8009592:	f811 5c10 	ldrb.w	r5, [r1, #-16]
 8009596:	ee67 7aa2 	vmul.f32	s15, s15, s5
 800959a:	ed10 4a0d 	vldr	s8, [r0, #-52]	; 0xffffffcc
 800959e:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80095a2:	ed50 4a0c 	vldr	s9, [r0, #-48]	; 0xffffffd0
 80095a6:	ed50 5a0b 	vldr	s11, [r0, #-44]	; 0xffffffd4
 80095aa:	edd5 2a00 	vldr	s5, [r5]
 80095ae:	f811 5c0e 	ldrb.w	r5, [r1, #-14]
 80095b2:	eee2 7a83 	vfma.f32	s15, s5, s6
 80095b6:	ed10 6a0a 	vldr	s12, [r0, #-40]	; 0xffffffd8
 80095ba:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80095be:	ed50 6a09 	vldr	s13, [r0, #-36]	; 0xffffffdc
 80095c2:	ed95 3a00 	vldr	s6, [r5]
 80095c6:	f811 5c0d 	ldrb.w	r5, [r1, #-13]
 80095ca:	eee3 7a23 	vfma.f32	s15, s6, s7
 80095ce:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80095d2:	edd5 3a00 	vldr	s7, [r5]
 80095d6:	f811 5c0c 	ldrb.w	r5, [r1, #-12]
 80095da:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80095de:	eee3 7a84 	vfma.f32	s15, s7, s8
 80095e2:	ed95 4a00 	vldr	s8, [r5]
 80095e6:	f811 5c0b 	ldrb.w	r5, [r1, #-11]
 80095ea:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80095ee:	eee4 7a24 	vfma.f32	s15, s8, s9
 80095f2:	edd5 4a00 	vldr	s9, [r5]
 80095f6:	f811 5c0a 	ldrb.w	r5, [r1, #-10]
 80095fa:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80095fe:	eee4 7aa5 	vfma.f32	s15, s9, s11
 8009602:	edd5 5a00 	vldr	s11, [r5]
 8009606:	f811 5c09 	ldrb.w	r5, [r1, #-9]
 800960a:	428e      	cmp	r6, r1
 800960c:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8009610:	eee5 7a86 	vfma.f32	s15, s11, s12
 8009614:	ed95 6a00 	vldr	s12, [r5]
 8009618:	eee6 7a26 	vfma.f32	s15, s12, s13
 800961c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009620:	d1a9      	bne.n	8009576 <forward_dense+0x222>
 8009622:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8009624:	1850      	adds	r0, r2, r1
 8009626:	9914      	ldr	r1, [sp, #80]	; 0x50
 8009628:	4559      	cmp	r1, fp
 800962a:	d26f      	bcs.n	800970c <forward_dense+0x3b8>
 800962c:	7805      	ldrb	r5, [r0, #0]
 800962e:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8009632:	edd5 7a00 	vldr	s15, [r5]
 8009636:	460d      	mov	r5, r1
 8009638:	ecf5 6a01 	vldmia	r5!, {s13}
 800963c:	45ab      	cmp	fp, r5
 800963e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8009642:	d963      	bls.n	800970c <forward_dense+0x3b8>
 8009644:	7845      	ldrb	r5, [r0, #1]
 8009646:	edd1 6a01 	vldr	s13, [r1, #4]
 800964a:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800964e:	edd5 7a00 	vldr	s15, [r5]
 8009652:	f101 0508 	add.w	r5, r1, #8
 8009656:	45ab      	cmp	fp, r5
 8009658:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800965c:	d956      	bls.n	800970c <forward_dense+0x3b8>
 800965e:	7885      	ldrb	r5, [r0, #2]
 8009660:	edd1 6a02 	vldr	s13, [r1, #8]
 8009664:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8009668:	edd5 7a00 	vldr	s15, [r5]
 800966c:	f101 050c 	add.w	r5, r1, #12
 8009670:	45ab      	cmp	fp, r5
 8009672:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8009676:	d949      	bls.n	800970c <forward_dense+0x3b8>
 8009678:	78c5      	ldrb	r5, [r0, #3]
 800967a:	edd1 6a03 	vldr	s13, [r1, #12]
 800967e:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8009682:	edd5 7a00 	vldr	s15, [r5]
 8009686:	f101 0510 	add.w	r5, r1, #16
 800968a:	45ab      	cmp	fp, r5
 800968c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8009690:	d93c      	bls.n	800970c <forward_dense+0x3b8>
 8009692:	7905      	ldrb	r5, [r0, #4]
 8009694:	edd1 6a04 	vldr	s13, [r1, #16]
 8009698:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800969c:	edd5 7a00 	vldr	s15, [r5]
 80096a0:	f101 0514 	add.w	r5, r1, #20
 80096a4:	45ab      	cmp	fp, r5
 80096a6:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80096aa:	d92f      	bls.n	800970c <forward_dense+0x3b8>
 80096ac:	7945      	ldrb	r5, [r0, #5]
 80096ae:	edd1 6a05 	vldr	s13, [r1, #20]
 80096b2:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80096b6:	edd5 7a00 	vldr	s15, [r5]
 80096ba:	f101 0518 	add.w	r5, r1, #24
 80096be:	45ab      	cmp	fp, r5
 80096c0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80096c4:	d922      	bls.n	800970c <forward_dense+0x3b8>
 80096c6:	7985      	ldrb	r5, [r0, #6]
 80096c8:	edd1 6a06 	vldr	s13, [r1, #24]
 80096cc:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80096d0:	edd5 7a00 	vldr	s15, [r5]
 80096d4:	f101 051c 	add.w	r5, r1, #28
 80096d8:	45ab      	cmp	fp, r5
 80096da:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80096de:	d915      	bls.n	800970c <forward_dense+0x3b8>
 80096e0:	79c5      	ldrb	r5, [r0, #7]
 80096e2:	edd1 6a07 	vldr	s13, [r1, #28]
 80096e6:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80096ea:	edd5 7a00 	vldr	s15, [r5]
 80096ee:	f101 0520 	add.w	r5, r1, #32
 80096f2:	45ab      	cmp	fp, r5
 80096f4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80096f8:	d908      	bls.n	800970c <forward_dense+0x3b8>
 80096fa:	edd1 7a08 	vldr	s15, [r1, #32]
 80096fe:	7a01      	ldrb	r1, [r0, #8]
 8009700:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8009704:	edd1 6a00 	vldr	s13, [r1]
 8009708:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800970c:	ee35 5a07 	vadd.f32	s10, s10, s14
 8009710:	e6f0      	b.n	80094f4 <forward_dense+0x1a0>
 8009712:	ed9f 5a02 	vldr	s10, [pc, #8]	; 800971c <forward_dense+0x3c8>
 8009716:	e6d6      	b.n	80094c6 <forward_dense+0x172>
 8009718:	3ffffff8 	.word	0x3ffffff8
 800971c:	00000000 	.word	0x00000000
 8009720:	eeb0 7a48 	vmov.f32	s14, s16
 8009724:	4650      	mov	r0, sl
 8009726:	4611      	mov	r1, r2
 8009728:	468c      	mov	ip, r1
 800972a:	4606      	mov	r6, r0
 800972c:	f81c 5b01 	ldrb.w	r5, [ip], #1
 8009730:	ecf6 7a01 	vldmia	r6!, {s15}
 8009734:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8009738:	edd5 6a00 	vldr	s13, [r5]
 800973c:	9d08      	ldr	r5, [sp, #32]
 800973e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8009742:	42ae      	cmp	r6, r5
 8009744:	d866      	bhi.n	8009814 <forward_dense+0x4c0>
 8009746:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009748:	f101 0711 	add.w	r7, r1, #17
 800974c:	3109      	adds	r1, #9
 800974e:	eba5 0800 	sub.w	r8, r5, r0
 8009752:	3024      	adds	r0, #36	; 0x24
 8009754:	ea4f 1858 	mov.w	r8, r8, lsr #5
 8009758:	eb07 07c8 	add.w	r7, r7, r8, lsl #3
 800975c:	f811 5c07 	ldrb.w	r5, [r1, #-7]
 8009760:	3108      	adds	r1, #8
 8009762:	ed50 2a07 	vldr	s5, [r0, #-28]	; 0xffffffe4
 8009766:	3020      	adds	r0, #32
 8009768:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800976c:	ed10 3a10 	vldr	s6, [r0, #-64]	; 0xffffffc0
 8009770:	ed50 3a0e 	vldr	s7, [r0, #-56]	; 0xffffffc8
 8009774:	edd5 7a00 	vldr	s15, [r5]
 8009778:	f811 5c10 	ldrb.w	r5, [r1, #-16]
 800977c:	ee67 7aa2 	vmul.f32	s15, s15, s5
 8009780:	ed10 4a0d 	vldr	s8, [r0, #-52]	; 0xffffffcc
 8009784:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8009788:	ed50 4a0c 	vldr	s9, [r0, #-48]	; 0xffffffd0
 800978c:	ed50 5a0b 	vldr	s11, [r0, #-44]	; 0xffffffd4
 8009790:	edd5 2a00 	vldr	s5, [r5]
 8009794:	f811 5c0e 	ldrb.w	r5, [r1, #-14]
 8009798:	eee2 7a83 	vfma.f32	s15, s5, s6
 800979c:	ed10 6a0a 	vldr	s12, [r0, #-40]	; 0xffffffd8
 80097a0:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80097a4:	ed50 6a09 	vldr	s13, [r0, #-36]	; 0xffffffdc
 80097a8:	ed95 3a00 	vldr	s6, [r5]
 80097ac:	f811 5c0d 	ldrb.w	r5, [r1, #-13]
 80097b0:	eee3 7a23 	vfma.f32	s15, s6, s7
 80097b4:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80097b8:	edd5 3a00 	vldr	s7, [r5]
 80097bc:	f811 5c0c 	ldrb.w	r5, [r1, #-12]
 80097c0:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80097c4:	eee3 7a84 	vfma.f32	s15, s7, s8
 80097c8:	ed95 4a00 	vldr	s8, [r5]
 80097cc:	f811 5c0b 	ldrb.w	r5, [r1, #-11]
 80097d0:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80097d4:	eee4 7a24 	vfma.f32	s15, s8, s9
 80097d8:	edd5 4a00 	vldr	s9, [r5]
 80097dc:	f811 5c0a 	ldrb.w	r5, [r1, #-10]
 80097e0:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80097e4:	eee4 7aa5 	vfma.f32	s15, s9, s11
 80097e8:	edd5 5a00 	vldr	s11, [r5]
 80097ec:	f811 5c09 	ldrb.w	r5, [r1, #-9]
 80097f0:	428f      	cmp	r7, r1
 80097f2:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80097f6:	eee5 7a86 	vfma.f32	s15, s11, s12
 80097fa:	ed95 6a00 	vldr	s12, [r5]
 80097fe:	eee6 7a26 	vfma.f32	s15, s12, s13
 8009802:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009806:	d1a9      	bne.n	800975c <forward_dense+0x408>
 8009808:	f108 0801 	add.w	r8, r8, #1
 800980c:	eb0c 0cc8 	add.w	ip, ip, r8, lsl #3
 8009810:	eb06 1648 	add.w	r6, r6, r8, lsl #5
 8009814:	455e      	cmp	r6, fp
 8009816:	f4bf af79 	bcs.w	800970c <forward_dense+0x3b8>
 800981a:	f89c 1000 	ldrb.w	r1, [ip]
 800981e:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8009822:	edd1 7a00 	vldr	s15, [r1]
 8009826:	4631      	mov	r1, r6
 8009828:	ecf1 6a01 	vldmia	r1!, {s13}
 800982c:	458b      	cmp	fp, r1
 800982e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8009832:	f67f af6b 	bls.w	800970c <forward_dense+0x3b8>
 8009836:	f89c 1001 	ldrb.w	r1, [ip, #1]
 800983a:	edd6 6a01 	vldr	s13, [r6, #4]
 800983e:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8009842:	edd1 7a00 	vldr	s15, [r1]
 8009846:	f106 0108 	add.w	r1, r6, #8
 800984a:	458b      	cmp	fp, r1
 800984c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8009850:	f67f af5c 	bls.w	800970c <forward_dense+0x3b8>
 8009854:	f89c 1002 	ldrb.w	r1, [ip, #2]
 8009858:	edd6 6a02 	vldr	s13, [r6, #8]
 800985c:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8009860:	edd1 7a00 	vldr	s15, [r1]
 8009864:	f106 010c 	add.w	r1, r6, #12
 8009868:	458b      	cmp	fp, r1
 800986a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800986e:	f67f af4d 	bls.w	800970c <forward_dense+0x3b8>
 8009872:	f89c 1003 	ldrb.w	r1, [ip, #3]
 8009876:	edd6 6a03 	vldr	s13, [r6, #12]
 800987a:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 800987e:	edd1 7a00 	vldr	s15, [r1]
 8009882:	f106 0110 	add.w	r1, r6, #16
 8009886:	458b      	cmp	fp, r1
 8009888:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800988c:	f67f af3e 	bls.w	800970c <forward_dense+0x3b8>
 8009890:	f89c 1004 	ldrb.w	r1, [ip, #4]
 8009894:	edd6 6a04 	vldr	s13, [r6, #16]
 8009898:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 800989c:	edd1 7a00 	vldr	s15, [r1]
 80098a0:	f106 0114 	add.w	r1, r6, #20
 80098a4:	458b      	cmp	fp, r1
 80098a6:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80098aa:	f67f af2f 	bls.w	800970c <forward_dense+0x3b8>
 80098ae:	f89c 1005 	ldrb.w	r1, [ip, #5]
 80098b2:	edd6 6a05 	vldr	s13, [r6, #20]
 80098b6:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 80098ba:	edd1 7a00 	vldr	s15, [r1]
 80098be:	f106 0118 	add.w	r1, r6, #24
 80098c2:	458b      	cmp	fp, r1
 80098c4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80098c8:	f67f af20 	bls.w	800970c <forward_dense+0x3b8>
 80098cc:	f89c 1006 	ldrb.w	r1, [ip, #6]
 80098d0:	edd6 6a06 	vldr	s13, [r6, #24]
 80098d4:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 80098d8:	edd1 7a00 	vldr	s15, [r1]
 80098dc:	f106 011c 	add.w	r1, r6, #28
 80098e0:	458b      	cmp	fp, r1
 80098e2:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80098e6:	f67f af11 	bls.w	800970c <forward_dense+0x3b8>
 80098ea:	f89c 1007 	ldrb.w	r1, [ip, #7]
 80098ee:	edd6 6a07 	vldr	s13, [r6, #28]
 80098f2:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 80098f6:	edd1 7a00 	vldr	s15, [r1]
 80098fa:	f106 0120 	add.w	r1, r6, #32
 80098fe:	458b      	cmp	fp, r1
 8009900:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8009904:	f67f af02 	bls.w	800970c <forward_dense+0x3b8>
 8009908:	f89c 1008 	ldrb.w	r1, [ip, #8]
 800990c:	edd6 7a08 	vldr	s15, [r6, #32]
 8009910:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8009914:	edd1 6a00 	vldr	s13, [r1]
 8009918:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800991c:	e6f6      	b.n	800970c <forward_dense+0x3b8>
 800991e:	eeb0 7a48 	vmov.f32	s14, s16
 8009922:	4650      	mov	r0, sl
 8009924:	4611      	mov	r1, r2
 8009926:	f811 5b01 	ldrb.w	r5, [r1], #1
 800992a:	ecf0 7a01 	vldmia	r0!, {s15}
 800992e:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8009932:	edd5 6a00 	vldr	s13, [r5]
 8009936:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800993a:	e6f5      	b.n	8009728 <forward_dense+0x3d4>
 800993c:	4611      	mov	r1, r2
 800993e:	edda 7a00 	vldr	s15, [sl]
 8009942:	9812      	ldr	r0, [sp, #72]	; 0x48
 8009944:	f811 5b01 	ldrb.w	r5, [r1], #1
 8009948:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800994c:	ed95 7a00 	vldr	s14, [r5]
 8009950:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009954:	e7e7      	b.n	8009926 <forward_dense+0x5d2>
 8009956:	9803      	ldr	r0, [sp, #12]
 8009958:	9906      	ldr	r1, [sp, #24]
 800995a:	4288      	cmp	r0, r1
 800995c:	f67f adda 	bls.w	8009514 <forward_dense+0x1c0>
 8009960:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009962:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 8009966:	468b      	mov	fp, r1
 8009968:	f100 0c01 	add.w	ip, r0, #1
 800996c:	9805      	ldr	r0, [sp, #20]
 800996e:	eb02 0c8c 	add.w	ip, r2, ip, lsl #2
 8009972:	3801      	subs	r0, #1
 8009974:	9008      	str	r0, [sp, #32]
 8009976:	2b00      	cmp	r3, #0
 8009978:	f000 80bf 	beq.w	8009afa <forward_dense+0x7a6>
 800997c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800997e:	ecf3 2a01 	vldmia	r3!, {s5}
 8009982:	ed1f 7a9a 	vldr	s14, [pc, #-616]	; 800971c <forward_dense+0x3c8>
 8009986:	2900      	cmp	r1, #0
 8009988:	f000 80bf 	beq.w	8009b0a <forward_dense+0x7b6>
 800998c:	1d10      	adds	r0, r2, #4
 800998e:	f10a 0120 	add.w	r1, sl, #32
 8009992:	f810 7c04 	ldrb.w	r7, [r0, #-4]
 8009996:	3004      	adds	r0, #4
 8009998:	ed11 2a07 	vldr	s4, [r1, #-28]	; 0xffffffe4
 800999c:	3120      	adds	r1, #32
 800999e:	f007 0e0f 	and.w	lr, r7, #15
 80099a2:	093f      	lsrs	r7, r7, #4
 80099a4:	f810 6c07 	ldrb.w	r6, [r0, #-7]
 80099a8:	eb04 0e8e 	add.w	lr, r4, lr, lsl #2
 80099ac:	ed11 4a10 	vldr	s8, [r1, #-64]	; 0xffffffc0
 80099b0:	eb04 0787 	add.w	r7, r4, r7, lsl #2
 80099b4:	ed51 3a0e 	vldr	s7, [r1, #-56]	; 0xffffffc8
 80099b8:	edde 7a00 	vldr	s15, [lr]
 80099bc:	ed97 3a00 	vldr	s6, [r7]
 80099c0:	0937      	lsrs	r7, r6, #4
 80099c2:	ee67 7a82 	vmul.f32	s15, s15, s4
 80099c6:	f006 060f 	and.w	r6, r6, #15
 80099ca:	eb04 0787 	add.w	r7, r4, r7, lsl #2
 80099ce:	f810 5c06 	ldrb.w	r5, [r0, #-6]
 80099d2:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 80099d6:	ed11 5a0d 	vldr	s10, [r1, #-52]	; 0xffffffcc
 80099da:	eee3 7a04 	vfma.f32	s15, s6, s8
 80099de:	ed97 3a00 	vldr	s6, [r7]
 80099e2:	ed96 4a00 	vldr	s8, [r6]
 80099e6:	092e      	lsrs	r6, r5, #4
 80099e8:	ed51 4a0c 	vldr	s9, [r1, #-48]	; 0xffffffd0
 80099ec:	f005 050f 	and.w	r5, r5, #15
 80099f0:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 80099f4:	ed11 6a0b 	vldr	s12, [r1, #-44]	; 0xffffffd4
 80099f8:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80099fc:	ed51 5a0a 	vldr	s11, [r1, #-40]	; 0xffffffd8
 8009a00:	ed51 6a09 	vldr	s13, [r1, #-36]	; 0xffffffdc
 8009a04:	eee3 7a23 	vfma.f32	s15, s6, s7
 8009a08:	eee4 7a05 	vfma.f32	s15, s8, s10
 8009a0c:	ed96 4a00 	vldr	s8, [r6]
 8009a10:	ed95 5a00 	vldr	s10, [r5]
 8009a14:	f810 5c05 	ldrb.w	r5, [r0, #-5]
 8009a18:	4560      	cmp	r0, ip
 8009a1a:	ea4f 1615 	mov.w	r6, r5, lsr #4
 8009a1e:	f005 050f 	and.w	r5, r5, #15
 8009a22:	eee4 7a24 	vfma.f32	s15, s8, s9
 8009a26:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8009a2a:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8009a2e:	eee5 7a06 	vfma.f32	s15, s10, s12
 8009a32:	ed96 5a00 	vldr	s10, [r6]
 8009a36:	ed95 6a00 	vldr	s12, [r5]
 8009a3a:	eee5 7a25 	vfma.f32	s15, s10, s11
 8009a3e:	eee6 7a26 	vfma.f32	s15, s12, s13
 8009a42:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009a46:	d1a4      	bne.n	8009992 <forward_dense+0x63e>
 8009a48:	f1ac 0804 	sub.w	r8, ip, #4
 8009a4c:	f8dd e01c 	ldr.w	lr, [sp, #28]
 8009a50:	9905      	ldr	r1, [sp, #20]
 8009a52:	458e      	cmp	lr, r1
 8009a54:	d229      	bcs.n	8009aaa <forward_dense+0x756>
 8009a56:	9908      	ldr	r1, [sp, #32]
 8009a58:	f10e 0008 	add.w	r0, lr, #8
 8009a5c:	f108 36ff 	add.w	r6, r8, #4294967295
 8009a60:	eba1 070e 	sub.w	r7, r1, lr
 8009a64:	ea4f 09d7 	mov.w	r9, r7, lsr #3
 8009a68:	eb08 07d7 	add.w	r7, r8, r7, lsr #3
 8009a6c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009a70:	3008      	adds	r0, #8
 8009a72:	ed50 5a03 	vldr	s11, [r0, #-12]
 8009a76:	f001 050f 	and.w	r5, r1, #15
 8009a7a:	0909      	lsrs	r1, r1, #4
 8009a7c:	ed50 6a04 	vldr	s13, [r0, #-16]
 8009a80:	42b7      	cmp	r7, r6
 8009a82:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8009a86:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8009a8a:	edd5 7a00 	vldr	s15, [r5]
 8009a8e:	ed91 6a00 	vldr	s12, [r1]
 8009a92:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8009a96:	eee6 7a26 	vfma.f32	s15, s12, s13
 8009a9a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009a9e:	d1e5      	bne.n	8009a6c <forward_dense+0x718>
 8009aa0:	f109 0901 	add.w	r9, r9, #1
 8009aa4:	44c8      	add	r8, r9
 8009aa6:	eb0e 0ec9 	add.w	lr, lr, r9, lsl #3
 8009aaa:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009aac:	b1c1      	cbz	r1, 8009ae0 <forward_dense+0x78c>
 8009aae:	f898 1000 	ldrb.w	r1, [r8]
 8009ab2:	edde 7a00 	vldr	s15, [lr]
 8009ab6:	0909      	lsrs	r1, r1, #4
 8009ab8:	9804      	ldr	r0, [sp, #16]
 8009aba:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8009abe:	4402      	add	r2, r0
 8009ac0:	4484      	add	ip, r0
 8009ac2:	edd1 6a00 	vldr	s13, [r1]
 8009ac6:	9903      	ldr	r1, [sp, #12]
 8009ac8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8009acc:	ee72 2a87 	vadd.f32	s5, s5, s14
 8009ad0:	eceb 2a01 	vstmia	fp!, {s5}
 8009ad4:	4559      	cmp	r1, fp
 8009ad6:	f63f af4e 	bhi.w	8009976 <forward_dense+0x622>
 8009ada:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 8009ade:	e510      	b.n	8009502 <forward_dense+0x1ae>
 8009ae0:	9904      	ldr	r1, [sp, #16]
 8009ae2:	ee32 7a87 	vadd.f32	s14, s5, s14
 8009ae6:	440a      	add	r2, r1
 8009ae8:	448c      	add	ip, r1
 8009aea:	9903      	ldr	r1, [sp, #12]
 8009aec:	ecab 7a01 	vstmia	fp!, {s14}
 8009af0:	458b      	cmp	fp, r1
 8009af2:	d2f2      	bcs.n	8009ada <forward_dense+0x786>
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	f47f af41 	bne.w	800997c <forward_dense+0x628>
 8009afa:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009afc:	eef0 2a48 	vmov.f32	s5, s16
 8009b00:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8009b90 <forward_dense+0x83c>
 8009b04:	2900      	cmp	r1, #0
 8009b06:	f47f af41 	bne.w	800998c <forward_dense+0x638>
 8009b0a:	46d6      	mov	lr, sl
 8009b0c:	4690      	mov	r8, r2
 8009b0e:	e79f      	b.n	8009a50 <forward_dense+0x6fc>
 8009b10:	9819      	ldr	r0, [sp, #100]	; 0x64
 8009b12:	4651      	mov	r1, sl
 8009b14:	9d06      	ldr	r5, [sp, #24]
 8009b16:	9001      	str	r0, [sp, #4]
 8009b18:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009b1a:	9000      	str	r0, [sp, #0]
 8009b1c:	4628      	mov	r0, r5
 8009b1e:	f000 fd7b 	bl	800a618 <forward_lite_dense_if32of32wf32>
 8009b22:	462b      	mov	r3, r5
 8009b24:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009b26:	4413      	add	r3, r2
 8009b28:	4619      	mov	r1, r3
 8009b2a:	9306      	str	r3, [sp, #24]
 8009b2c:	e4f2      	b.n	8009514 <forward_dense+0x1c0>
 8009b2e:	b01b      	add	sp, #108	; 0x6c
 8009b30:	ecbd 8b02 	vpop	{d8}
 8009b34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b38:	4601      	mov	r1, r0
 8009b3a:	e4eb      	b.n	8009514 <forward_dense+0x1c0>
 8009b3c:	4651      	mov	r1, sl
 8009b3e:	4610      	mov	r0, r2
 8009b40:	e572      	b.n	8009628 <forward_dense+0x2d4>
 8009b42:	f8d8 800c 	ldr.w	r8, [r8, #12]
 8009b46:	f1b9 0f00 	cmp.w	r9, #0
 8009b4a:	d016      	beq.n	8009b7a <forward_dense+0x826>
 8009b4c:	e9d9 0100 	ldrd	r0, r1, [r9]
 8009b50:	f000 ff7e 	bl	800aa50 <ai_array_get_byte_size>
 8009b54:	f8d9 a00c 	ldr.w	sl, [r9, #12]
 8009b58:	4602      	mov	r2, r0
 8009b5a:	4640      	mov	r0, r8
 8009b5c:	4651      	mov	r1, sl
 8009b5e:	f000 fe83 	bl	800a868 <st_int8_copy>
 8009b62:	e44b      	b.n	80093fc <forward_dense+0xa8>
 8009b64:	2b04      	cmp	r3, #4
 8009b66:	d00a      	beq.n	8009b7e <forward_dense+0x82a>
 8009b68:	f04f 0900 	mov.w	r9, #0
 8009b6c:	e441      	b.n	80093f2 <forward_dense+0x9e>
 8009b6e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009b70:	e417      	b.n	80093a2 <forward_dense+0x4e>
 8009b72:	2300      	movs	r3, #0
 8009b74:	930d      	str	r3, [sp, #52]	; 0x34
 8009b76:	460b      	mov	r3, r1
 8009b78:	e413      	b.n	80093a2 <forward_dense+0x4e>
 8009b7a:	46c2      	mov	sl, r8
 8009b7c:	e43e      	b.n	80093fc <forward_dense+0xa8>
 8009b7e:	f8d8 a00c 	ldr.w	sl, [r8, #12]
 8009b82:	e43b      	b.n	80093fc <forward_dense+0xa8>
 8009b84:	2300      	movs	r3, #0
 8009b86:	685b      	ldr	r3, [r3, #4]
 8009b88:	deff      	udf	#255	; 0xff
 8009b8a:	2300      	movs	r3, #0
 8009b8c:	685b      	ldr	r3, [r3, #4]
 8009b8e:	deff      	udf	#255	; 0xff
 8009b90:	00000000 	.word	0x00000000

08009b94 <forward_relu>:
 8009b94:	6982      	ldr	r2, [r0, #24]
 8009b96:	8813      	ldrh	r3, [r2, #0]
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d05b      	beq.n	8009c54 <forward_relu+0xc0>
 8009b9c:	6851      	ldr	r1, [r2, #4]
 8009b9e:	684a      	ldr	r2, [r1, #4]
 8009ba0:	b102      	cbz	r2, 8009ba4 <forward_relu+0x10>
 8009ba2:	6812      	ldr	r2, [r2, #0]
 8009ba4:	2b01      	cmp	r3, #1
 8009ba6:	f000 8123 	beq.w	8009df0 <forward_relu+0x25c>
 8009baa:	b470      	push	{r4, r5, r6}
 8009bac:	690b      	ldr	r3, [r1, #16]
 8009bae:	b103      	cbz	r3, 8009bb2 <forward_relu+0x1e>
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	69c6      	ldr	r6, [r0, #28]
 8009bb4:	2e00      	cmp	r6, #0
 8009bb6:	f000 809e 	beq.w	8009cf6 <forward_relu+0x162>
 8009bba:	6871      	ldr	r1, [r6, #4]
 8009bbc:	6998      	ldr	r0, [r3, #24]
 8009bbe:	2901      	cmp	r1, #1
 8009bc0:	f000 80c3 	beq.w	8009d4a <forward_relu+0x1b6>
 8009bc4:	6893      	ldr	r3, [r2, #8]
 8009bc6:	6991      	ldr	r1, [r2, #24]
 8009bc8:	0a1b      	lsrs	r3, r3, #8
 8009bca:	6880      	ldr	r0, [r0, #8]
 8009bcc:	688d      	ldr	r5, [r1, #8]
 8009bce:	f000 80f2 	beq.w	8009db6 <forward_relu+0x222>
 8009bd2:	68d4      	ldr	r4, [r2, #12]
 8009bd4:	2201      	movs	r2, #1
 8009bd6:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009bda:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009bde:	42a3      	cmp	r3, r4
 8009be0:	fb01 f202 	mul.w	r2, r1, r2
 8009be4:	d1f9      	bne.n	8009bda <forward_relu+0x46>
 8009be6:	68b3      	ldr	r3, [r6, #8]
 8009be8:	ed93 7a02 	vldr	s14, [r3, #8]
 8009bec:	edd3 6a00 	vldr	s13, [r3]
 8009bf0:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8009bf4:	ed93 6a01 	vldr	s12, [r3, #4]
 8009bf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009bfc:	d42c      	bmi.n	8009c58 <forward_relu+0xc4>
 8009bfe:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8009c02:	4413      	add	r3, r2
 8009c04:	eb05 0283 	add.w	r2, r5, r3, lsl #2
 8009c08:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8009c0c:	4295      	cmp	r5, r2
 8009c0e:	d81f      	bhi.n	8009c50 <forward_relu+0xbc>
 8009c10:	3204      	adds	r2, #4
 8009c12:	1d01      	adds	r1, r0, #4
 8009c14:	e00d      	b.n	8009c32 <forward_relu+0x9e>
 8009c16:	eef4 6ae7 	vcmpe.f32	s13, s15
 8009c1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c1e:	db03      	blt.n	8009c28 <forward_relu+0x94>
 8009c20:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009c24:	ee67 7a86 	vmul.f32	s15, s15, s12
 8009c28:	3b08      	subs	r3, #8
 8009c2a:	ed61 7a01 	vstmdb	r1!, {s15}
 8009c2e:	429d      	cmp	r5, r3
 8009c30:	d80e      	bhi.n	8009c50 <forward_relu+0xbc>
 8009c32:	4613      	mov	r3, r2
 8009c34:	ed72 7a01 	vldmdb	r2!, {s15}
 8009c38:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009c3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c40:	d9e9      	bls.n	8009c16 <forward_relu+0x82>
 8009c42:	3b08      	subs	r3, #8
 8009c44:	eef0 7a47 	vmov.f32	s15, s14
 8009c48:	429d      	cmp	r5, r3
 8009c4a:	ed61 7a01 	vstmdb	r1!, {s15}
 8009c4e:	d9f0      	bls.n	8009c32 <forward_relu+0x9e>
 8009c50:	bc70      	pop	{r4, r5, r6}
 8009c52:	4770      	bx	lr
 8009c54:	685b      	ldr	r3, [r3, #4]
 8009c56:	deff      	udf	#255	; 0xff
 8009c58:	eeb5 6a40 	vcmp.f32	s12, #0.0
 8009c5c:	f06f 4140 	mvn.w	r1, #3221225472	; 0xc0000000
 8009c60:	4411      	add	r1, r2
 8009c62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c66:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 8009c6a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 8009c6e:	d11f      	bne.n	8009cb0 <forward_relu+0x11c>
 8009c70:	429d      	cmp	r5, r3
 8009c72:	d8ed      	bhi.n	8009c50 <forward_relu+0xbc>
 8009c74:	1b5d      	subs	r5, r3, r5
 8009c76:	1d1a      	adds	r2, r3, #4
 8009c78:	1d01      	adds	r1, r0, #4
 8009c7a:	2000      	movs	r0, #0
 8009c7c:	f025 0503 	bic.w	r5, r5, #3
 8009c80:	1b5b      	subs	r3, r3, r5
 8009c82:	ed72 7a01 	vldmdb	r2!, {s15}
 8009c86:	eef4 7ae6 	vcmpe.f32	s15, s13
 8009c8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c8e:	dc0a      	bgt.n	8009ca6 <forward_relu+0x112>
 8009c90:	429a      	cmp	r2, r3
 8009c92:	f841 0d04 	str.w	r0, [r1, #-4]!
 8009c96:	d0db      	beq.n	8009c50 <forward_relu+0xbc>
 8009c98:	ed72 7a01 	vldmdb	r2!, {s15}
 8009c9c:	eef4 7ae6 	vcmpe.f32	s15, s13
 8009ca0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ca4:	ddf4      	ble.n	8009c90 <forward_relu+0xfc>
 8009ca6:	429a      	cmp	r2, r3
 8009ca8:	ed61 7a01 	vstmdb	r1!, {s15}
 8009cac:	d1e9      	bne.n	8009c82 <forward_relu+0xee>
 8009cae:	e7cf      	b.n	8009c50 <forward_relu+0xbc>
 8009cb0:	429d      	cmp	r5, r3
 8009cb2:	d8cd      	bhi.n	8009c50 <forward_relu+0xbc>
 8009cb4:	1b5d      	subs	r5, r3, r5
 8009cb6:	1d1a      	adds	r2, r3, #4
 8009cb8:	1d01      	adds	r1, r0, #4
 8009cba:	f025 0503 	bic.w	r5, r5, #3
 8009cbe:	1b5b      	subs	r3, r3, r5
 8009cc0:	ed72 7a01 	vldmdb	r2!, {s15}
 8009cc4:	eef4 6ae7 	vcmpe.f32	s13, s15
 8009cc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ccc:	db0e      	blt.n	8009cec <forward_relu+0x158>
 8009cce:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009cd2:	4293      	cmp	r3, r2
 8009cd4:	ee67 7a86 	vmul.f32	s15, s15, s12
 8009cd8:	ed61 7a01 	vstmdb	r1!, {s15}
 8009cdc:	d0b8      	beq.n	8009c50 <forward_relu+0xbc>
 8009cde:	ed72 7a01 	vldmdb	r2!, {s15}
 8009ce2:	eef4 6ae7 	vcmpe.f32	s13, s15
 8009ce6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009cea:	daf0      	bge.n	8009cce <forward_relu+0x13a>
 8009cec:	4293      	cmp	r3, r2
 8009cee:	ed61 7a01 	vstmdb	r1!, {s15}
 8009cf2:	d1e5      	bne.n	8009cc0 <forward_relu+0x12c>
 8009cf4:	e7ac      	b.n	8009c50 <forward_relu+0xbc>
 8009cf6:	6999      	ldr	r1, [r3, #24]
 8009cf8:	6893      	ldr	r3, [r2, #8]
 8009cfa:	6990      	ldr	r0, [r2, #24]
 8009cfc:	0a1b      	lsrs	r3, r3, #8
 8009cfe:	6889      	ldr	r1, [r1, #8]
 8009d00:	6884      	ldr	r4, [r0, #8]
 8009d02:	d06e      	beq.n	8009de2 <forward_relu+0x24e>
 8009d04:	68d5      	ldr	r5, [r2, #12]
 8009d06:	2201      	movs	r2, #1
 8009d08:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8009d0c:	f853 0d04 	ldr.w	r0, [r3, #-4]!
 8009d10:	429d      	cmp	r5, r3
 8009d12:	fb00 f202 	mul.w	r2, r0, r2
 8009d16:	d1f9      	bne.n	8009d0c <forward_relu+0x178>
 8009d18:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8009d1c:	4413      	add	r3, r2
 8009d1e:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8009d22:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8009d26:	4294      	cmp	r4, r2
 8009d28:	d892      	bhi.n	8009c50 <forward_relu+0xbc>
 8009d2a:	3204      	adds	r2, #4
 8009d2c:	3104      	adds	r1, #4
 8009d2e:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8009df8 <forward_relu+0x264>
 8009d32:	4613      	mov	r3, r2
 8009d34:	ed72 7a01 	vldmdb	r2!, {s15}
 8009d38:	3b08      	subs	r3, #8
 8009d3a:	fec7 7a87 	vmaxnm.f32	s15, s15, s14
 8009d3e:	ed61 7a01 	vstmdb	r1!, {s15}
 8009d42:	429c      	cmp	r4, r3
 8009d44:	d9f5      	bls.n	8009d32 <forward_relu+0x19e>
 8009d46:	bc70      	pop	{r4, r5, r6}
 8009d48:	4770      	bx	lr
 8009d4a:	6993      	ldr	r3, [r2, #24]
 8009d4c:	6880      	ldr	r0, [r0, #8]
 8009d4e:	689c      	ldr	r4, [r3, #8]
 8009d50:	6893      	ldr	r3, [r2, #8]
 8009d52:	0a1b      	lsrs	r3, r3, #8
 8009d54:	d047      	beq.n	8009de6 <forward_relu+0x252>
 8009d56:	68d5      	ldr	r5, [r2, #12]
 8009d58:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8009d5c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8009d60:	42ab      	cmp	r3, r5
 8009d62:	fb02 f101 	mul.w	r1, r2, r1
 8009d66:	d1f9      	bne.n	8009d5c <forward_relu+0x1c8>
 8009d68:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8009d6c:	68b3      	ldr	r3, [r6, #8]
 8009d6e:	440a      	add	r2, r1
 8009d70:	ed93 7a00 	vldr	s14, [r3]
 8009d74:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009d78:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8009d7c:	429c      	cmp	r4, r3
 8009d7e:	f63f af67 	bhi.w	8009c50 <forward_relu+0xbc>
 8009d82:	1d02      	adds	r2, r0, #4
 8009d84:	3304      	adds	r3, #4
 8009d86:	2000      	movs	r0, #0
 8009d88:	ed53 7a01 	vldr	s15, [r3, #-4]
 8009d8c:	1f19      	subs	r1, r3, #4
 8009d8e:	3b08      	subs	r3, #8
 8009d90:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009d94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d98:	d406      	bmi.n	8009da8 <forward_relu+0x214>
 8009d9a:	429c      	cmp	r4, r3
 8009d9c:	f842 0d04 	str.w	r0, [r2, #-4]!
 8009da0:	f63f af56 	bhi.w	8009c50 <forward_relu+0xbc>
 8009da4:	460b      	mov	r3, r1
 8009da6:	e7ef      	b.n	8009d88 <forward_relu+0x1f4>
 8009da8:	429c      	cmp	r4, r3
 8009daa:	ed62 7a01 	vstmdb	r2!, {s15}
 8009dae:	f63f af4f 	bhi.w	8009c50 <forward_relu+0xbc>
 8009db2:	460b      	mov	r3, r1
 8009db4:	e7e8      	b.n	8009d88 <forward_relu+0x1f4>
 8009db6:	68b3      	ldr	r3, [r6, #8]
 8009db8:	ed93 7a02 	vldr	s14, [r3, #8]
 8009dbc:	edd3 6a00 	vldr	s13, [r3]
 8009dc0:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8009dc4:	ed93 6a01 	vldr	s12, [r3, #4]
 8009dc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009dcc:	d401      	bmi.n	8009dd2 <forward_relu+0x23e>
 8009dce:	462a      	mov	r2, r5
 8009dd0:	e71e      	b.n	8009c10 <forward_relu+0x7c>
 8009dd2:	eeb5 6a40 	vcmp.f32	s12, #0.0
 8009dd6:	462b      	mov	r3, r5
 8009dd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ddc:	f47f af6a 	bne.w	8009cb4 <forward_relu+0x120>
 8009de0:	e748      	b.n	8009c74 <forward_relu+0xe0>
 8009de2:	4622      	mov	r2, r4
 8009de4:	e7a1      	b.n	8009d2a <forward_relu+0x196>
 8009de6:	68b2      	ldr	r2, [r6, #8]
 8009de8:	4623      	mov	r3, r4
 8009dea:	ed92 7a00 	vldr	s14, [r2]
 8009dee:	e7c8      	b.n	8009d82 <forward_relu+0x1ee>
 8009df0:	2300      	movs	r3, #0
 8009df2:	685b      	ldr	r3, [r3, #4]
 8009df4:	deff      	udf	#255	; 0xff
 8009df6:	bf00      	nop
 8009df8:	00000000 	.word	0x00000000

08009dfc <forward_sm>:
 8009dfc:	6982      	ldr	r2, [r0, #24]
 8009dfe:	8813      	ldrh	r3, [r2, #0]
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d078      	beq.n	8009ef6 <forward_sm+0xfa>
 8009e04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e08:	ed2d 8b04 	vpush	{d8-d9}
 8009e0c:	6852      	ldr	r2, [r2, #4]
 8009e0e:	b085      	sub	sp, #20
 8009e10:	6854      	ldr	r4, [r2, #4]
 8009e12:	b104      	cbz	r4, 8009e16 <forward_sm+0x1a>
 8009e14:	6824      	ldr	r4, [r4, #0]
 8009e16:	2b01      	cmp	r3, #1
 8009e18:	d072      	beq.n	8009f00 <forward_sm+0x104>
 8009e1a:	6913      	ldr	r3, [r2, #16]
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d072      	beq.n	8009f06 <forward_sm+0x10a>
 8009e20:	681e      	ldr	r6, [r3, #0]
 8009e22:	68a3      	ldr	r3, [r4, #8]
 8009e24:	68e0      	ldr	r0, [r4, #12]
 8009e26:	68f2      	ldr	r2, [r6, #12]
 8009e28:	0a1b      	lsrs	r3, r3, #8
 8009e2a:	6845      	ldr	r5, [r0, #4]
 8009e2c:	6857      	ldr	r7, [r2, #4]
 8009e2e:	d064      	beq.n	8009efa <forward_sm+0xfe>
 8009e30:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8009e34:	2201      	movs	r2, #1
 8009e36:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009e3a:	4298      	cmp	r0, r3
 8009e3c:	fb01 f202 	mul.w	r2, r1, r2
 8009e40:	d1f9      	bne.n	8009e36 <forward_sm+0x3a>
 8009e42:	ea4f 0982 	mov.w	r9, r2, lsl #2
 8009e46:	69a2      	ldr	r2, [r4, #24]
 8009e48:	69b3      	ldr	r3, [r6, #24]
 8009e4a:	6892      	ldr	r2, [r2, #8]
 8009e4c:	f8d3 8008 	ldr.w	r8, [r3, #8]
 8009e50:	eb02 0309 	add.w	r3, r2, r9
 8009e54:	429a      	cmp	r2, r3
 8009e56:	9301      	str	r3, [sp, #4]
 8009e58:	d248      	bcs.n	8009eec <forward_sm+0xf0>
 8009e5a:	00bb      	lsls	r3, r7, #2
 8009e5c:	2d01      	cmp	r5, #1
 8009e5e:	eb02 0785 	add.w	r7, r2, r5, lsl #2
 8009e62:	eeb7 9a00 	vmov.f32	s18, #112	; 0x3f800000  1.0
 8009e66:	9303      	str	r3, [sp, #12]
 8009e68:	ea4f 0385 	mov.w	r3, r5, lsl #2
 8009e6c:	463e      	mov	r6, r7
 8009e6e:	ed92 8a00 	vldr	s16, [r2]
 8009e72:	9302      	str	r3, [sp, #8]
 8009e74:	d937      	bls.n	8009ee6 <forward_sm+0xea>
 8009e76:	1d13      	adds	r3, r2, #4
 8009e78:	ecf3 7a01 	vldmia	r3!, {s15}
 8009e7c:	429e      	cmp	r6, r3
 8009e7e:	fe88 8a27 	vmaxnm.f32	s16, s16, s15
 8009e82:	d1f9      	bne.n	8009e78 <forward_sm+0x7c>
 8009e84:	4692      	mov	sl, r2
 8009e86:	46c3      	mov	fp, r8
 8009e88:	46c1      	mov	r9, r8
 8009e8a:	eddf 8a20 	vldr	s17, [pc, #128]	; 8009f0c <forward_sm+0x110>
 8009e8e:	2400      	movs	r4, #0
 8009e90:	ecba 0a01 	vldmia	sl!, {s0}
 8009e94:	3401      	adds	r4, #1
 8009e96:	ee30 0a48 	vsub.f32	s0, s0, s16
 8009e9a:	f003 ffb9 	bl	800de10 <expf>
 8009e9e:	42a5      	cmp	r5, r4
 8009ea0:	ee78 8a80 	vadd.f32	s17, s17, s0
 8009ea4:	eca9 0a01 	vstmia	r9!, {s0}
 8009ea8:	d8f2      	bhi.n	8009e90 <forward_sm+0x94>
 8009eaa:	eef5 8a40 	vcmp.f32	s17, #0.0
 8009eae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009eb2:	d00b      	beq.n	8009ecc <forward_sm+0xd0>
 8009eb4:	ee89 7a28 	vdiv.f32	s14, s18, s17
 8009eb8:	2300      	movs	r3, #0
 8009eba:	eddb 7a00 	vldr	s15, [fp]
 8009ebe:	3301      	adds	r3, #1
 8009ec0:	429d      	cmp	r5, r3
 8009ec2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009ec6:	eceb 7a01 	vstmia	fp!, {s15}
 8009eca:	d8f6      	bhi.n	8009eba <forward_sm+0xbe>
 8009ecc:	9b03      	ldr	r3, [sp, #12]
 8009ece:	463a      	mov	r2, r7
 8009ed0:	9901      	ldr	r1, [sp, #4]
 8009ed2:	4498      	add	r8, r3
 8009ed4:	9b02      	ldr	r3, [sp, #8]
 8009ed6:	42b9      	cmp	r1, r7
 8009ed8:	441e      	add	r6, r3
 8009eda:	d907      	bls.n	8009eec <forward_sm+0xf0>
 8009edc:	2d01      	cmp	r5, #1
 8009ede:	441f      	add	r7, r3
 8009ee0:	ed92 8a00 	vldr	s16, [r2]
 8009ee4:	d8c7      	bhi.n	8009e76 <forward_sm+0x7a>
 8009ee6:	2d00      	cmp	r5, #0
 8009ee8:	d0f0      	beq.n	8009ecc <forward_sm+0xd0>
 8009eea:	e7cb      	b.n	8009e84 <forward_sm+0x88>
 8009eec:	b005      	add	sp, #20
 8009eee:	ecbd 8b04 	vpop	{d8-d9}
 8009ef2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ef6:	685b      	ldr	r3, [r3, #4]
 8009ef8:	deff      	udf	#255	; 0xff
 8009efa:	f04f 0904 	mov.w	r9, #4
 8009efe:	e7a2      	b.n	8009e46 <forward_sm+0x4a>
 8009f00:	2300      	movs	r3, #0
 8009f02:	685b      	ldr	r3, [r3, #4]
 8009f04:	deff      	udf	#255	; 0xff
 8009f06:	68db      	ldr	r3, [r3, #12]
 8009f08:	deff      	udf	#255	; 0xff
 8009f0a:	bf00      	nop
 8009f0c:	00000000 	.word	0x00000000

08009f10 <forward_ap>:
 8009f10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f14:	6983      	ldr	r3, [r0, #24]
 8009f16:	b09b      	sub	sp, #108	; 0x6c
 8009f18:	881a      	ldrh	r2, [r3, #0]
 8009f1a:	900f      	str	r0, [sp, #60]	; 0x3c
 8009f1c:	2a00      	cmp	r2, #0
 8009f1e:	f000 80f4 	beq.w	800a10a <forward_ap+0x1fa>
 8009f22:	6859      	ldr	r1, [r3, #4]
 8009f24:	684b      	ldr	r3, [r1, #4]
 8009f26:	b103      	cbz	r3, 8009f2a <forward_ap+0x1a>
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	2a01      	cmp	r2, #1
 8009f2c:	f000 80f8 	beq.w	800a120 <forward_ap+0x210>
 8009f30:	690a      	ldr	r2, [r1, #16]
 8009f32:	2a00      	cmp	r2, #0
 8009f34:	f000 80f7 	beq.w	800a126 <forward_ap+0x216>
 8009f38:	6811      	ldr	r1, [r2, #0]
 8009f3a:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8009f3c:	68ca      	ldr	r2, [r1, #12]
 8009f3e:	6989      	ldr	r1, [r1, #24]
 8009f40:	68d4      	ldr	r4, [r2, #12]
 8009f42:	6895      	ldr	r5, [r2, #8]
 8009f44:	688a      	ldr	r2, [r1, #8]
 8009f46:	68d9      	ldr	r1, [r3, #12]
 8009f48:	699b      	ldr	r3, [r3, #24]
 8009f4a:	9205      	str	r2, [sp, #20]
 8009f4c:	689b      	ldr	r3, [r3, #8]
 8009f4e:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8009f50:	9315      	str	r3, [sp, #84]	; 0x54
 8009f52:	9410      	str	r4, [sp, #64]	; 0x40
 8009f54:	9509      	str	r5, [sp, #36]	; 0x24
 8009f56:	e9d2 3600 	ldrd	r3, r6, [r2]
 8009f5a:	e9d1 7c02 	ldrd	r7, ip, [r1, #8]
 8009f5e:	6a02      	ldr	r2, [r0, #32]
 8009f60:	970a      	str	r7, [sp, #40]	; 0x28
 8009f62:	920b      	str	r2, [sp, #44]	; 0x2c
 8009f64:	684f      	ldr	r7, [r1, #4]
 8009f66:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8009f68:	69c1      	ldr	r1, [r0, #28]
 8009f6a:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8009f6c:	9614      	str	r6, [sp, #80]	; 0x50
 8009f6e:	9013      	str	r0, [sp, #76]	; 0x4c
 8009f70:	4258      	negs	r0, r3
 8009f72:	9111      	str	r1, [sp, #68]	; 0x44
 8009f74:	9212      	str	r2, [sp, #72]	; 0x48
 8009f76:	9003      	str	r0, [sp, #12]
 8009f78:	2c00      	cmp	r4, #0
 8009f7a:	f000 80c3 	beq.w	800a104 <forward_ap+0x1f4>
 8009f7e:	eb0c 0003 	add.w	r0, ip, r3
 8009f82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f84:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009f86:	ea4f 0a87 	mov.w	sl, r7, lsl #2
 8009f8a:	fb07 f303 	mul.w	r3, r7, r3
 8009f8e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009f92:	9004      	str	r0, [sp, #16]
 8009f94:	ea4f 0983 	mov.w	r9, r3, lsl #2
 8009f98:	fb02 f301 	mul.w	r3, r2, r1
 8009f9c:	9316      	str	r3, [sp, #88]	; 0x58
 8009f9e:	4273      	negs	r3, r6
 8009fa0:	9317      	str	r3, [sp, #92]	; 0x5c
 8009fa2:	fb05 f30a 	mul.w	r3, r5, sl
 8009fa6:	463d      	mov	r5, r7
 8009fa8:	9319      	str	r3, [sp, #100]	; 0x64
 8009faa:	2300      	movs	r3, #0
 8009fac:	930c      	str	r3, [sp, #48]	; 0x30
 8009fae:	9b03      	ldr	r3, [sp, #12]
 8009fb0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009fb2:	9804      	ldr	r0, [sp, #16]
 8009fb4:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
 8009fb8:	4281      	cmp	r1, r0
 8009fba:	bf94      	ite	ls
 8009fbc:	185b      	addls	r3, r3, r1
 8009fbe:	181b      	addhi	r3, r3, r0
 8009fc0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009fc2:	920e      	str	r2, [sp, #56]	; 0x38
 8009fc4:	9301      	str	r3, [sp, #4]
 8009fc6:	2900      	cmp	r1, #0
 8009fc8:	f000 808e 	beq.w	800a0e8 <forward_ap+0x1d8>
 8009fcc:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009fce:	1ad3      	subs	r3, r2, r3
 8009fd0:	fb00 f102 	mul.w	r1, r0, r2
 8009fd4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009fd6:	9318      	str	r3, [sp, #96]	; 0x60
 8009fd8:	1882      	adds	r2, r0, r2
 8009fda:	9b05      	ldr	r3, [sp, #20]
 8009fdc:	9108      	str	r1, [sp, #32]
 8009fde:	4698      	mov	r8, r3
 8009fe0:	eb03 010a 	add.w	r1, r3, sl
 8009fe4:	9207      	str	r2, [sp, #28]
 8009fe6:	2300      	movs	r3, #0
 8009fe8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009fea:	930d      	str	r3, [sp, #52]	; 0x34
 8009fec:	2a00      	cmp	r2, #0
 8009fee:	9206      	str	r2, [sp, #24]
 8009ff0:	f2c0 8093 	blt.w	800a11a <forward_ap+0x20a>
 8009ff4:	9b08      	ldr	r3, [sp, #32]
 8009ff6:	189c      	adds	r4, r3, r2
 8009ff8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009ffa:	9806      	ldr	r0, [sp, #24]
 8009ffc:	fb04 340a 	mla	r4, r4, sl, r3
 800a000:	9e07      	ldr	r6, [sp, #28]
 800a002:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a004:	42b3      	cmp	r3, r6
 800a006:	bf94      	ite	ls
 800a008:	18c0      	addls	r0, r0, r3
 800a00a:	1980      	addhi	r0, r0, r6
 800a00c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a00e:	eba2 0e00 	sub.w	lr, r2, r0
 800a012:	1a82      	subs	r2, r0, r2
 800a014:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800a018:	9200      	str	r2, [sp, #0]
 800a01a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a01c:	fb02 fe0e 	mul.w	lr, r2, lr
 800a020:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a022:	2b00      	cmp	r3, #0
 800a024:	bf08      	it	eq
 800a026:	4672      	moveq	r2, lr
 800a028:	9b01      	ldr	r3, [sp, #4]
 800a02a:	9202      	str	r2, [sp, #8]
 800a02c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a02e:	4293      	cmp	r3, r2
 800a030:	dd48      	ble.n	800a0c4 <forward_ap+0x1b4>
 800a032:	9b00      	ldr	r3, [sp, #0]
 800a034:	4694      	mov	ip, r2
 800a036:	2700      	movs	r7, #0
 800a038:	2201      	movs	r2, #1
 800a03a:	fb0a 4003 	mla	r0, sl, r3, r4
 800a03e:	9b00      	ldr	r3, [sp, #0]
 800a040:	441f      	add	r7, r3
 800a042:	45be      	cmp	lr, r7
 800a044:	d063      	beq.n	800a10e <forward_ap+0x1fe>
 800a046:	42a0      	cmp	r0, r4
 800a048:	d933      	bls.n	800a0b2 <forward_ap+0x1a2>
 800a04a:	2600      	movs	r6, #0
 800a04c:	4623      	mov	r3, r4
 800a04e:	eb0a 0b04 	add.w	fp, sl, r4
 800a052:	b145      	cbz	r5, 800a066 <forward_ap+0x156>
 800a054:	2a00      	cmp	r2, #0
 800a056:	d05e      	beq.n	800a116 <forward_ap+0x206>
 800a058:	4642      	mov	r2, r8
 800a05a:	ecf3 7a01 	vldmia	r3!, {s15}
 800a05e:	459b      	cmp	fp, r3
 800a060:	ece2 7a01 	vstmia	r2!, {s15}
 800a064:	d1f9      	bne.n	800a05a <forward_ap+0x14a>
 800a066:	46a3      	mov	fp, r4
 800a068:	44d3      	add	fp, sl
 800a06a:	4558      	cmp	r0, fp
 800a06c:	d910      	bls.n	800a090 <forward_ap+0x180>
 800a06e:	2d00      	cmp	r5, #0
 800a070:	d0fa      	beq.n	800a068 <forward_ap+0x158>
 800a072:	4643      	mov	r3, r8
 800a074:	465a      	mov	r2, fp
 800a076:	ed93 7a00 	vldr	s14, [r3]
 800a07a:	ecf2 7a01 	vldmia	r2!, {s15}
 800a07e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a082:	ece3 7a01 	vstmia	r3!, {s15}
 800a086:	428b      	cmp	r3, r1
 800a088:	d1f5      	bne.n	800a076 <forward_ap+0x166>
 800a08a:	44d3      	add	fp, sl
 800a08c:	4558      	cmp	r0, fp
 800a08e:	d8ee      	bhi.n	800a06e <forward_ap+0x15e>
 800a090:	b17e      	cbz	r6, 800a0b2 <forward_ap+0x1a2>
 800a092:	ee07 6a90 	vmov	s15, r6
 800a096:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a09a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a09e:	b145      	cbz	r5, 800a0b2 <forward_ap+0x1a2>
 800a0a0:	4643      	mov	r3, r8
 800a0a2:	edd3 7a00 	vldr	s15, [r3]
 800a0a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a0aa:	ece3 7a01 	vstmia	r3!, {s15}
 800a0ae:	4299      	cmp	r1, r3
 800a0b0:	d1f7      	bne.n	800a0a2 <forward_ap+0x192>
 800a0b2:	f10c 0c01 	add.w	ip, ip, #1
 800a0b6:	9b01      	ldr	r3, [sp, #4]
 800a0b8:	444c      	add	r4, r9
 800a0ba:	4448      	add	r0, r9
 800a0bc:	4563      	cmp	r3, ip
 800a0be:	f04f 0200 	mov.w	r2, #0
 800a0c2:	d1bc      	bne.n	800a03e <forward_ap+0x12e>
 800a0c4:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a0c6:	44d0      	add	r8, sl
 800a0c8:	9c07      	ldr	r4, [sp, #28]
 800a0ca:	4451      	add	r1, sl
 800a0cc:	9a06      	ldr	r2, [sp, #24]
 800a0ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a0d0:	4402      	add	r2, r0
 800a0d2:	1a20      	subs	r0, r4, r0
 800a0d4:	3301      	adds	r3, #1
 800a0d6:	9007      	str	r0, [sp, #28]
 800a0d8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a0da:	930d      	str	r3, [sp, #52]	; 0x34
 800a0dc:	4298      	cmp	r0, r3
 800a0de:	d185      	bne.n	8009fec <forward_ap+0xdc>
 800a0e0:	9b05      	ldr	r3, [sp, #20]
 800a0e2:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a0e4:	4413      	add	r3, r2
 800a0e6:	9305      	str	r3, [sp, #20]
 800a0e8:	9a03      	ldr	r2, [sp, #12]
 800a0ea:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a0ec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a0ee:	440a      	add	r2, r1
 800a0f0:	3301      	adds	r3, #1
 800a0f2:	9203      	str	r2, [sp, #12]
 800a0f4:	9a04      	ldr	r2, [sp, #16]
 800a0f6:	930c      	str	r3, [sp, #48]	; 0x30
 800a0f8:	1a52      	subs	r2, r2, r1
 800a0fa:	9204      	str	r2, [sp, #16]
 800a0fc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a0fe:	429a      	cmp	r2, r3
 800a100:	f47f af55 	bne.w	8009fae <forward_ap+0x9e>
 800a104:	b01b      	add	sp, #108	; 0x6c
 800a106:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a10a:	6853      	ldr	r3, [r2, #4]
 800a10c:	deff      	udf	#255	; 0xff
 800a10e:	42a0      	cmp	r0, r4
 800a110:	9e02      	ldr	r6, [sp, #8]
 800a112:	d89b      	bhi.n	800a04c <forward_ap+0x13c>
 800a114:	e7bc      	b.n	800a090 <forward_ap+0x180>
 800a116:	46a3      	mov	fp, r4
 800a118:	e7ab      	b.n	800a072 <forward_ap+0x162>
 800a11a:	9c08      	ldr	r4, [sp, #32]
 800a11c:	2200      	movs	r2, #0
 800a11e:	e76b      	b.n	8009ff8 <forward_ap+0xe8>
 800a120:	2300      	movs	r3, #0
 800a122:	685b      	ldr	r3, [r3, #4]
 800a124:	deff      	udf	#255	; 0xff
 800a126:	68d3      	ldr	r3, [r2, #12]
 800a128:	deff      	udf	#255	; 0xff
 800a12a:	bf00      	nop

0800a12c <ai_conv2d_kernel_simple_opt_f32.constprop.0>:
 800a12c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a130:	ed2d 8b0c 	vpush	{d8-d13}
 800a134:	b08d      	sub	sp, #52	; 0x34
 800a136:	461d      	mov	r5, r3
 800a138:	9003      	str	r0, [sp, #12]
 800a13a:	9207      	str	r2, [sp, #28]
 800a13c:	9c24      	ldr	r4, [sp, #144]	; 0x90
 800a13e:	9308      	str	r3, [sp, #32]
 800a140:	f8dd b09c 	ldr.w	fp, [sp, #156]	; 0x9c
 800a144:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a146:	910b      	str	r1, [sp, #44]	; 0x2c
 800a148:	e9dd 0225 	ldrd	r0, r2, [sp, #148]	; 0x94
 800a14c:	fb00 f002 	mul.w	r0, r0, r2
 800a150:	9004      	str	r0, [sp, #16]
 800a152:	f8bd 00a4 	ldrh.w	r0, [sp, #164]	; 0xa4
 800a156:	9009      	str	r0, [sp, #36]	; 0x24
 800a158:	2c00      	cmp	r4, #0
 800a15a:	f000 80ed 	beq.w	800a338 <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x20c>
 800a15e:	009c      	lsls	r4, r3, #2
 800a160:	fb00 f305 	mul.w	r3, r0, r5
 800a164:	009b      	lsls	r3, r3, #2
 800a166:	9405      	str	r4, [sp, #20]
 800a168:	9306      	str	r3, [sp, #24]
 800a16a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a16c:	fb03 f305 	mul.w	r3, r3, r5
 800a170:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800a174:	9301      	str	r3, [sp, #4]
 800a176:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a178:	425b      	negs	r3, r3
 800a17a:	9300      	str	r3, [sp, #0]
 800a17c:	2300      	movs	r3, #0
 800a17e:	9302      	str	r3, [sp, #8]
 800a180:	00ab      	lsls	r3, r5, #2
 800a182:	930a      	str	r3, [sp, #40]	; 0x28
 800a184:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a186:	2b00      	cmp	r3, #0
 800a188:	f2c0 80dd 	blt.w	800a346 <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x21a>
 800a18c:	9e01      	ldr	r6, [sp, #4]
 800a18e:	2000      	movs	r0, #0
 800a190:	9d04      	ldr	r5, [sp, #16]
 800a192:	9b07      	ldr	r3, [sp, #28]
 800a194:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a196:	9900      	ldr	r1, [sp, #0]
 800a198:	fb05 3502 	mla	r5, r5, r2, r3
 800a19c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a19e:	440b      	add	r3, r1
 800a1a0:	9925      	ldr	r1, [sp, #148]	; 0x94
 800a1a2:	428b      	cmp	r3, r1
 800a1a4:	bf94      	ite	ls
 800a1a6:	ebc0 0003 	rsbls	r0, r0, r3
 800a1aa:	ebc0 0001 	rsbhi	r0, r0, r1
 800a1ae:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a1b0:	f1bb 0f00 	cmp.w	fp, #0
 800a1b4:	eba3 0a00 	sub.w	sl, r3, r0
 800a1b8:	9b08      	ldr	r3, [sp, #32]
 800a1ba:	eba1 0900 	sub.w	r9, r1, r0
 800a1be:	fb03 f000 	mul.w	r0, r3, r0
 800a1c2:	f340 80c6 	ble.w	800a352 <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x226>
 800a1c6:	f020 040f 	bic.w	r4, r0, #15
 800a1ca:	eeb0 7a40 	vmov.f32	s14, s0
 800a1ce:	fb02 fa0a 	mul.w	sl, r2, sl
 800a1d2:	f04f 0c00 	mov.w	ip, #0
 800a1d6:	f104 38ff 	add.w	r8, r4, #4294967295
 800a1da:	fb02 f909 	mul.w	r9, r2, r9
 800a1de:	ea4f 1818 	mov.w	r8, r8, lsr #4
 800a1e2:	f108 0801 	add.w	r8, r8, #1
 800a1e6:	ea4f 1e88 	mov.w	lr, r8, lsl #6
 800a1ea:	ea4f 1808 	mov.w	r8, r8, lsl #4
 800a1ee:	2c00      	cmp	r4, #0
 800a1f0:	f340 80a7 	ble.w	800a342 <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x216>
 800a1f4:	f106 0240 	add.w	r2, r6, #64	; 0x40
 800a1f8:	f105 0340 	add.w	r3, r5, #64	; 0x40
 800a1fc:	2100      	movs	r1, #0
 800a1fe:	ed53 6a0f 	vldr	s13, [r3, #-60]	; 0xffffffc4
 800a202:	3110      	adds	r1, #16
 800a204:	ed52 7a0f 	vldr	s15, [r2, #-60]	; 0xffffffc4
 800a208:	3340      	adds	r3, #64	; 0x40
 800a20a:	ed52 4a10 	vldr	s9, [r2, #-64]	; 0xffffffc0
 800a20e:	42a1      	cmp	r1, r4
 800a210:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800a214:	ed13 5a20 	vldr	s10, [r3, #-128]	; 0xffffff80
 800a218:	ed52 5a0e 	vldr	s11, [r2, #-56]	; 0xffffffc8
 800a21c:	f102 0240 	add.w	r2, r2, #64	; 0x40
 800a220:	ed13 6a1e 	vldr	s12, [r3, #-120]	; 0xffffff88
 800a224:	eee4 7a85 	vfma.f32	s15, s9, s10
 800a228:	ed53 6a1d 	vldr	s13, [r3, #-116]	; 0xffffff8c
 800a22c:	ed52 da1d 	vldr	s27, [r2, #-116]	; 0xffffff8c
 800a230:	ed12 da1c 	vldr	s26, [r2, #-112]	; 0xffffff90
 800a234:	ed53 ca1c 	vldr	s25, [r3, #-112]	; 0xffffff90
 800a238:	ed12 ca1b 	vldr	s24, [r2, #-108]	; 0xffffff94
 800a23c:	ed53 ba1b 	vldr	s23, [r3, #-108]	; 0xffffff94
 800a240:	eee5 7a86 	vfma.f32	s15, s11, s12
 800a244:	ed12 ba1a 	vldr	s22, [r2, #-104]	; 0xffffff98
 800a248:	ed53 aa1a 	vldr	s21, [r3, #-104]	; 0xffffff98
 800a24c:	ed12 aa19 	vldr	s20, [r2, #-100]	; 0xffffff9c
 800a250:	ed53 9a19 	vldr	s19, [r3, #-100]	; 0xffffff9c
 800a254:	ed12 9a18 	vldr	s18, [r2, #-96]	; 0xffffffa0
 800a258:	ed53 8a18 	vldr	s17, [r3, #-96]	; 0xffffffa0
 800a25c:	eeed 7aa6 	vfma.f32	s15, s27, s13
 800a260:	ed12 8a17 	vldr	s16, [r2, #-92]	; 0xffffffa4
 800a264:	ed53 0a17 	vldr	s1, [r3, #-92]	; 0xffffffa4
 800a268:	ed12 1a16 	vldr	s2, [r2, #-88]	; 0xffffffa8
 800a26c:	ed53 1a16 	vldr	s3, [r3, #-88]	; 0xffffffa8
 800a270:	ed12 2a15 	vldr	s4, [r2, #-84]	; 0xffffffac
 800a274:	ed53 2a15 	vldr	s5, [r3, #-84]	; 0xffffffac
 800a278:	eeed 7a2c 	vfma.f32	s15, s26, s25
 800a27c:	ed12 3a14 	vldr	s6, [r2, #-80]	; 0xffffffb0
 800a280:	ed53 3a14 	vldr	s7, [r3, #-80]	; 0xffffffb0
 800a284:	ed12 4a13 	vldr	s8, [r2, #-76]	; 0xffffffb4
 800a288:	ed53 4a13 	vldr	s9, [r3, #-76]	; 0xffffffb4
 800a28c:	ed12 5a12 	vldr	s10, [r2, #-72]	; 0xffffffb8
 800a290:	ed53 5a12 	vldr	s11, [r3, #-72]	; 0xffffffb8
 800a294:	eeec 7a2b 	vfma.f32	s15, s24, s23
 800a298:	ed12 6a11 	vldr	s12, [r2, #-68]	; 0xffffffbc
 800a29c:	ed53 6a11 	vldr	s13, [r3, #-68]	; 0xffffffbc
 800a2a0:	eeeb 7a2a 	vfma.f32	s15, s22, s21
 800a2a4:	eeea 7a29 	vfma.f32	s15, s20, s19
 800a2a8:	eee9 7a28 	vfma.f32	s15, s18, s17
 800a2ac:	eee8 7a20 	vfma.f32	s15, s16, s1
 800a2b0:	eee1 7a21 	vfma.f32	s15, s2, s3
 800a2b4:	eee2 7a22 	vfma.f32	s15, s4, s5
 800a2b8:	eee3 7a23 	vfma.f32	s15, s6, s7
 800a2bc:	eee4 7a24 	vfma.f32	s15, s8, s9
 800a2c0:	eee5 7a25 	vfma.f32	s15, s10, s11
 800a2c4:	eee6 7a26 	vfma.f32	s15, s12, s13
 800a2c8:	ee37 7a27 	vadd.f32	s14, s14, s15
 800a2cc:	db97      	blt.n	800a1fe <ai_conv2d_kernel_simple_opt_f32.constprop.0+0xd2>
 800a2ce:	4476      	add	r6, lr
 800a2d0:	4475      	add	r5, lr
 800a2d2:	4647      	mov	r7, r8
 800a2d4:	42b8      	cmp	r0, r7
 800a2d6:	dd10      	ble.n	800a2fa <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x1ce>
 800a2d8:	463b      	mov	r3, r7
 800a2da:	4631      	mov	r1, r6
 800a2dc:	462a      	mov	r2, r5
 800a2de:	3301      	adds	r3, #1
 800a2e0:	ecf2 6a01 	vldmia	r2!, {s13}
 800a2e4:	ecf1 7a01 	vldmia	r1!, {s15}
 800a2e8:	4298      	cmp	r0, r3
 800a2ea:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a2ee:	d1f6      	bne.n	800a2de <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x1b2>
 800a2f0:	1bc7      	subs	r7, r0, r7
 800a2f2:	eb05 0587 	add.w	r5, r5, r7, lsl #2
 800a2f6:	eb06 0687 	add.w	r6, r6, r7, lsl #2
 800a2fa:	f10c 0c01 	add.w	ip, ip, #1
 800a2fe:	4456      	add	r6, sl
 800a300:	444d      	add	r5, r9
 800a302:	45dc      	cmp	ip, fp
 800a304:	f47f af73 	bne.w	800a1ee <ai_conv2d_kernel_simple_opt_f32.constprop.0+0xc2>
 800a308:	9928      	ldr	r1, [sp, #160]	; 0xa0
 800a30a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a30c:	9a03      	ldr	r2, [sp, #12]
 800a30e:	4401      	add	r1, r0
 800a310:	9b02      	ldr	r3, [sp, #8]
 800a312:	ed82 7a00 	vstr	s14, [r2]
 800a316:	9128      	str	r1, [sp, #160]	; 0xa0
 800a318:	3301      	adds	r3, #1
 800a31a:	9905      	ldr	r1, [sp, #20]
 800a31c:	9302      	str	r3, [sp, #8]
 800a31e:	440a      	add	r2, r1
 800a320:	9906      	ldr	r1, [sp, #24]
 800a322:	9203      	str	r2, [sp, #12]
 800a324:	9a00      	ldr	r2, [sp, #0]
 800a326:	1a12      	subs	r2, r2, r0
 800a328:	9200      	str	r2, [sp, #0]
 800a32a:	9a01      	ldr	r2, [sp, #4]
 800a32c:	440a      	add	r2, r1
 800a32e:	9201      	str	r2, [sp, #4]
 800a330:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a332:	4293      	cmp	r3, r2
 800a334:	f47f af26 	bne.w	800a184 <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x58>
 800a338:	b00d      	add	sp, #52	; 0x34
 800a33a:	ecbd 8b0c 	vpop	{d8-d13}
 800a33e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a342:	2700      	movs	r7, #0
 800a344:	e7c6      	b.n	800a2d4 <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x1a8>
 800a346:	9a00      	ldr	r2, [sp, #0]
 800a348:	9b04      	ldr	r3, [sp, #16]
 800a34a:	4610      	mov	r0, r2
 800a34c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800a34e:	189d      	adds	r5, r3, r2
 800a350:	e71f      	b.n	800a192 <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x66>
 800a352:	eeb0 7a40 	vmov.f32	s14, s0
 800a356:	e7d7      	b.n	800a308 <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x1dc>

0800a358 <forward_lite_conv2d_if32of32wf32>:
 800a358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a35c:	ed2d 8b02 	vpush	{d8}
 800a360:	b09f      	sub	sp, #124	; 0x7c
 800a362:	4686      	mov	lr, r0
 800a364:	4694      	mov	ip, r2
 800a366:	af08      	add	r7, sp, #32
 800a368:	f8b7 40b0 	ldrh.w	r4, [r7, #176]	; 0xb0
 800a36c:	62f9      	str	r1, [r7, #44]	; 0x2c
 800a36e:	f8b7 10ac 	ldrh.w	r1, [r7, #172]	; 0xac
 800a372:	f8b7 50b4 	ldrh.w	r5, [r7, #180]	; 0xb4
 800a376:	424e      	negs	r6, r1
 800a378:	64fc      	str	r4, [r7, #76]	; 0x4c
 800a37a:	f8d7 409c 	ldr.w	r4, [r7, #156]	; 0x9c
 800a37e:	6078      	str	r0, [r7, #4]
 800a380:	613a      	str	r2, [r7, #16]
 800a382:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a384:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800a388:	f8b7 00a8 	ldrh.w	r0, [r7, #168]	; 0xa8
 800a38c:	617d      	str	r5, [r7, #20]
 800a38e:	633e      	str	r6, [r7, #48]	; 0x30
 800a390:	e9d7 3a22 	ldrd	r3, sl, [r7, #136]	; 0x88
 800a394:	2c00      	cmp	r4, #0
 800a396:	f000 8092 	beq.w	800a4be <forward_lite_conv2d_if32of32wf32+0x166>
 800a39a:	f8d7 40a0 	ldr.w	r4, [r7, #160]	; 0xa0
 800a39e:	6379      	str	r1, [r7, #52]	; 0x34
 800a3a0:	fb04 f202 	mul.w	r2, r4, r2
 800a3a4:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800a3a8:	4244      	negs	r4, r0
 800a3aa:	ed9f 8a9a 	vldr	s16, [pc, #616]	; 800a614 <forward_lite_conv2d_if32of32wf32+0x2bc>
 800a3ae:	653c      	str	r4, [r7, #80]	; 0x50
 800a3b0:	fb03 f402 	mul.w	r4, r3, r2
 800a3b4:	fb03 f201 	mul.w	r2, r3, r1
 800a3b8:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 800a3bc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a3c0:	63bc      	str	r4, [r7, #56]	; 0x38
 800a3c2:	fb01 f10a 	mul.w	r1, r1, sl
 800a3c6:	0089      	lsls	r1, r1, #2
 800a3c8:	61b9      	str	r1, [r7, #24]
 800a3ca:	fb05 f102 	mul.w	r1, r5, r2
 800a3ce:	4655      	mov	r5, sl
 800a3d0:	fb06 f202 	mul.w	r2, r6, r2
 800a3d4:	46da      	mov	sl, fp
 800a3d6:	0089      	lsls	r1, r1, #2
 800a3d8:	61f9      	str	r1, [r7, #28]
 800a3da:	eb0e 0182 	add.w	r1, lr, r2, lsl #2
 800a3de:	f10b 0207 	add.w	r2, fp, #7
 800a3e2:	62b9      	str	r1, [r7, #40]	; 0x28
 800a3e4:	f022 0107 	bic.w	r1, r2, #7
 800a3e8:	eb0c 0284 	add.w	r2, ip, r4, lsl #2
 800a3ec:	60f9      	str	r1, [r7, #12]
 800a3ee:	f10c 4178 	add.w	r1, ip, #4160749568	; 0xf8000000
 800a3f2:	60ba      	str	r2, [r7, #8]
 800a3f4:	2200      	movs	r2, #0
 800a3f6:	6239      	str	r1, [r7, #32]
 800a3f8:	627a      	str	r2, [r7, #36]	; 0x24
 800a3fa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a3fc:	2a00      	cmp	r2, #0
 800a3fe:	f2c0 80d5 	blt.w	800a5ac <forward_lite_conv2d_if32of32wf32+0x254>
 800a402:	2200      	movs	r2, #0
 800a404:	f8d7 b028 	ldr.w	fp, [r7, #40]	; 0x28
 800a408:	657a      	str	r2, [r7, #84]	; 0x54
 800a40a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800a40c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800a410:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 800a414:	440a      	add	r2, r1
 800a416:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a418:	4282      	cmp	r2, r0
 800a41a:	bf94      	ite	ls
 800a41c:	ebc1 0102 	rsbls	r1, r1, r2
 800a420:	ebc1 0100 	rsbhi	r1, r1, r0
 800a424:	6a3a      	ldr	r2, [r7, #32]
 800a426:	f1b2 7f80 	cmp.w	r2, #16777216	; 0x1000000
 800a42a:	6439      	str	r1, [r7, #64]	; 0x40
 800a42c:	d24d      	bcs.n	800a4ca <forward_lite_conv2d_if32of32wf32+0x172>
 800a42e:	b385      	cbz	r5, 800a492 <forward_lite_conv2d_if32of32wf32+0x13a>
 800a430:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a432:	2a00      	cmp	r2, #0
 800a434:	f000 80bf 	beq.w	800a5b6 <forward_lite_conv2d_if32of32wf32+0x25e>
 800a438:	4659      	mov	r1, fp
 800a43a:	4691      	mov	r9, r2
 800a43c:	46d3      	mov	fp, sl
 800a43e:	f8d7 802c 	ldr.w	r8, [r7, #44]	; 0x2c
 800a442:	693e      	ldr	r6, [r7, #16]
 800a444:	2400      	movs	r4, #0
 800a446:	f8d7 a040 	ldr.w	sl, [r7, #64]	; 0x40
 800a44a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a44c:	3401      	adds	r4, #1
 800a44e:	ecb9 0a01 	vldmia	r9!, {s0}
 800a452:	4640      	mov	r0, r8
 800a454:	9207      	str	r2, [sp, #28]
 800a456:	f108 0804 	add.w	r8, r8, #4
 800a45a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a45c:	e9cd a205 	strd	sl, r2, [sp, #20]
 800a460:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a462:	9204      	str	r2, [sp, #16]
 800a464:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 800a468:	9203      	str	r2, [sp, #12]
 800a46a:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800a46e:	9202      	str	r2, [sp, #8]
 800a470:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800a474:	e9cd 5200 	strd	r5, r2, [sp]
 800a478:	4632      	mov	r2, r6
 800a47a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800a47e:	64b9      	str	r1, [r7, #72]	; 0x48
 800a480:	445e      	add	r6, fp
 800a482:	f7ff fe53 	bl	800a12c <ai_conv2d_kernel_simple_opt_f32.constprop.0>
 800a486:	42a5      	cmp	r5, r4
 800a488:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800a48a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a48e:	d1dc      	bne.n	800a44a <forward_lite_conv2d_if32of32wf32+0xf2>
 800a490:	46da      	mov	sl, fp
 800a492:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a494:	69b8      	ldr	r0, [r7, #24]
 800a496:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a498:	4401      	add	r1, r0
 800a49a:	6978      	ldr	r0, [r7, #20]
 800a49c:	3201      	adds	r2, #1
 800a49e:	62f9      	str	r1, [r7, #44]	; 0x2c
 800a4a0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a4a2:	627a      	str	r2, [r7, #36]	; 0x24
 800a4a4:	4401      	add	r1, r0
 800a4a6:	6339      	str	r1, [r7, #48]	; 0x30
 800a4a8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800a4aa:	1a09      	subs	r1, r1, r0
 800a4ac:	69f8      	ldr	r0, [r7, #28]
 800a4ae:	6379      	str	r1, [r7, #52]	; 0x34
 800a4b0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a4b2:	4401      	add	r1, r0
 800a4b4:	62b9      	str	r1, [r7, #40]	; 0x28
 800a4b6:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
 800a4ba:	4291      	cmp	r1, r2
 800a4bc:	d19d      	bne.n	800a3fa <forward_lite_conv2d_if32of32wf32+0xa2>
 800a4be:	375c      	adds	r7, #92	; 0x5c
 800a4c0:	46bd      	mov	sp, r7
 800a4c2:	ecbd 8b02 	vpop	{d8}
 800a4c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4ca:	466a      	mov	r2, sp
 800a4cc:	ee08 2a90 	vmov	s17, r2
 800a4d0:	68fa      	ldr	r2, [r7, #12]
 800a4d2:	ebad 0d02 	sub.w	sp, sp, r2
 800a4d6:	aa08      	add	r2, sp, #32
 800a4d8:	2d00      	cmp	r5, #0
 800a4da:	d03d      	beq.n	800a558 <forward_lite_conv2d_if32of32wf32+0x200>
 800a4dc:	6938      	ldr	r0, [r7, #16]
 800a4de:	4659      	mov	r1, fp
 800a4e0:	68bc      	ldr	r4, [r7, #8]
 800a4e2:	46ab      	mov	fp, r5
 800a4e4:	f8d7 902c 	ldr.w	r9, [r7, #44]	; 0x2c
 800a4e8:	f04f 0800 	mov.w	r8, #0
 800a4ec:	6bfe      	ldr	r6, [r7, #60]	; 0x3c
 800a4ee:	4605      	mov	r5, r0
 800a4f0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a4f2:	b138      	cbz	r0, 800a504 <forward_lite_conv2d_if32of32wf32+0x1ac>
 800a4f4:	4628      	mov	r0, r5
 800a4f6:	4694      	mov	ip, r2
 800a4f8:	f850 eb04 	ldr.w	lr, [r0], #4
 800a4fc:	42a0      	cmp	r0, r4
 800a4fe:	f84c eb04 	str.w	lr, [ip], #4
 800a502:	d1f9      	bne.n	800a4f8 <forward_lite_conv2d_if32of32wf32+0x1a0>
 800a504:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800a506:	f108 0801 	add.w	r8, r8, #1
 800a50a:	b348      	cbz	r0, 800a560 <forward_lite_conv2d_if32of32wf32+0x208>
 800a50c:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800a50e:	4455      	add	r5, sl
 800a510:	ecb6 0a01 	vldmia	r6!, {s0}
 800a514:	4454      	add	r4, sl
 800a516:	9007      	str	r0, [sp, #28]
 800a518:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800a51a:	9006      	str	r0, [sp, #24]
 800a51c:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800a51e:	9005      	str	r0, [sp, #20]
 800a520:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800a522:	9004      	str	r0, [sp, #16]
 800a524:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
 800a528:	9003      	str	r0, [sp, #12]
 800a52a:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 800a52e:	9002      	str	r0, [sp, #8]
 800a530:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 800a534:	e9cd b000 	strd	fp, r0, [sp]
 800a538:	4648      	mov	r0, r9
 800a53a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800a53e:	f109 0904 	add.w	r9, r9, #4
 800a542:	e9c7 2111 	strd	r2, r1, [r7, #68]	; 0x44
 800a546:	f7ff fdf1 	bl	800a12c <ai_conv2d_kernel_simple_opt_f32.constprop.0>
 800a54a:	45d8      	cmp	r8, fp
 800a54c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a550:	e9d7 2111 	ldrd	r2, r1, [r7, #68]	; 0x44
 800a554:	d1cc      	bne.n	800a4f0 <forward_lite_conv2d_if32of32wf32+0x198>
 800a556:	465d      	mov	r5, fp
 800a558:	ee18 2a90 	vmov	r2, s17
 800a55c:	4695      	mov	sp, r2
 800a55e:	e798      	b.n	800a492 <forward_lite_conv2d_if32of32wf32+0x13a>
 800a560:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800a562:	eeb0 0a48 	vmov.f32	s0, s16
 800a566:	4455      	add	r5, sl
 800a568:	4454      	add	r4, sl
 800a56a:	9007      	str	r0, [sp, #28]
 800a56c:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800a56e:	9006      	str	r0, [sp, #24]
 800a570:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800a572:	9005      	str	r0, [sp, #20]
 800a574:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800a576:	9004      	str	r0, [sp, #16]
 800a578:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
 800a57c:	9003      	str	r0, [sp, #12]
 800a57e:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 800a582:	9002      	str	r0, [sp, #8]
 800a584:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 800a588:	e9cd b000 	strd	fp, r0, [sp]
 800a58c:	4648      	mov	r0, r9
 800a58e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800a592:	f109 0904 	add.w	r9, r9, #4
 800a596:	e9c7 2111 	strd	r2, r1, [r7, #68]	; 0x44
 800a59a:	f7ff fdc7 	bl	800a12c <ai_conv2d_kernel_simple_opt_f32.constprop.0>
 800a59e:	45c3      	cmp	fp, r8
 800a5a0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a5a4:	e9d7 2111 	ldrd	r2, r1, [r7, #68]	; 0x44
 800a5a8:	d1a2      	bne.n	800a4f0 <forward_lite_conv2d_if32of32wf32+0x198>
 800a5aa:	e7d4      	b.n	800a556 <forward_lite_conv2d_if32of32wf32+0x1fe>
 800a5ac:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a5ae:	f8d7 b004 	ldr.w	fp, [r7, #4]
 800a5b2:	657a      	str	r2, [r7, #84]	; 0x54
 800a5b4:	e729      	b.n	800a40a <forward_lite_conv2d_if32of32wf32+0xb2>
 800a5b6:	4659      	mov	r1, fp
 800a5b8:	f8d7 802c 	ldr.w	r8, [r7, #44]	; 0x2c
 800a5bc:	46d3      	mov	fp, sl
 800a5be:	693e      	ldr	r6, [r7, #16]
 800a5c0:	4614      	mov	r4, r2
 800a5c2:	f8d7 9054 	ldr.w	r9, [r7, #84]	; 0x54
 800a5c6:	f8d7 a040 	ldr.w	sl, [r7, #64]	; 0x40
 800a5ca:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a5cc:	3401      	adds	r4, #1
 800a5ce:	4640      	mov	r0, r8
 800a5d0:	eeb0 0a48 	vmov.f32	s0, s16
 800a5d4:	9207      	str	r2, [sp, #28]
 800a5d6:	f108 0804 	add.w	r8, r8, #4
 800a5da:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a5dc:	f8cd 9010 	str.w	r9, [sp, #16]
 800a5e0:	e9cd a205 	strd	sl, r2, [sp, #20]
 800a5e4:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 800a5e8:	9203      	str	r2, [sp, #12]
 800a5ea:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800a5ee:	9202      	str	r2, [sp, #8]
 800a5f0:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800a5f4:	e9cd 5200 	strd	r5, r2, [sp]
 800a5f8:	4632      	mov	r2, r6
 800a5fa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800a5fe:	6579      	str	r1, [r7, #84]	; 0x54
 800a600:	445e      	add	r6, fp
 800a602:	f7ff fd93 	bl	800a12c <ai_conv2d_kernel_simple_opt_f32.constprop.0>
 800a606:	42a5      	cmp	r5, r4
 800a608:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a60a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a60e:	d1dc      	bne.n	800a5ca <forward_lite_conv2d_if32of32wf32+0x272>
 800a610:	e73e      	b.n	800a490 <forward_lite_conv2d_if32of32wf32+0x138>
 800a612:	bf00      	nop
 800a614:	00000000 	.word	0x00000000

0800a618 <forward_lite_dense_if32of32wf32>:
 800a618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a61c:	ed2d 8b0c 	vpush	{d8-d13}
 800a620:	e9dd 6415 	ldrd	r6, r4, [sp, #84]	; 0x54
 800a624:	eb00 0784 	add.w	r7, r0, r4, lsl #2
 800a628:	4287      	cmp	r7, r0
 800a62a:	f240 8105 	bls.w	800a838 <forward_lite_dense_if32of32wf32+0x220>
 800a62e:	f1a6 0810 	sub.w	r8, r6, #16
 800a632:	ea4f 0986 	mov.w	r9, r6, lsl #2
 800a636:	4605      	mov	r5, r0
 800a638:	f006 0b0f 	and.w	fp, r6, #15
 800a63c:	ea4f 1818 	mov.w	r8, r8, lsr #4
 800a640:	f108 0801 	add.w	r8, r8, #1
 800a644:	ea4f 1a88 	mov.w	sl, r8, lsl #6
 800a648:	eb01 1888 	add.w	r8, r1, r8, lsl #6
 800a64c:	2e0f      	cmp	r6, #15
 800a64e:	ed9f 7a85 	vldr	s14, [pc, #532]	; 800a864 <forward_lite_dense_if32of32wf32+0x24c>
 800a652:	f240 8102 	bls.w	800a85a <forward_lite_dense_if32of32wf32+0x242>
 800a656:	f101 0c40 	add.w	ip, r1, #64	; 0x40
 800a65a:	f102 0440 	add.w	r4, r2, #64	; 0x40
 800a65e:	46b6      	mov	lr, r6
 800a660:	ed54 6a0f 	vldr	s13, [r4, #-60]	; 0xffffffc4
 800a664:	f1ae 0e10 	sub.w	lr, lr, #16
 800a668:	ed5c 7a0f 	vldr	s15, [ip, #-60]	; 0xffffffc4
 800a66c:	3440      	adds	r4, #64	; 0x40
 800a66e:	ed5c 4a10 	vldr	s9, [ip, #-64]	; 0xffffffc0
 800a672:	f1be 0f0f 	cmp.w	lr, #15
 800a676:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800a67a:	ed14 5a20 	vldr	s10, [r4, #-128]	; 0xffffff80
 800a67e:	ed5c 5a0e 	vldr	s11, [ip, #-56]	; 0xffffffc8
 800a682:	f10c 0c40 	add.w	ip, ip, #64	; 0x40
 800a686:	ed14 6a1e 	vldr	s12, [r4, #-120]	; 0xffffff88
 800a68a:	eee4 7a85 	vfma.f32	s15, s9, s10
 800a68e:	ed54 6a1d 	vldr	s13, [r4, #-116]	; 0xffffff8c
 800a692:	ed1c da1d 	vldr	s26, [ip, #-116]	; 0xffffff8c
 800a696:	ed5c ca1c 	vldr	s25, [ip, #-112]	; 0xffffff90
 800a69a:	ed14 ca1c 	vldr	s24, [r4, #-112]	; 0xffffff90
 800a69e:	ed5c ba1b 	vldr	s23, [ip, #-108]	; 0xffffff94
 800a6a2:	ed14 ba1b 	vldr	s22, [r4, #-108]	; 0xffffff94
 800a6a6:	eee5 7a86 	vfma.f32	s15, s11, s12
 800a6aa:	ed5c aa1a 	vldr	s21, [ip, #-104]	; 0xffffff98
 800a6ae:	ed14 aa1a 	vldr	s20, [r4, #-104]	; 0xffffff98
 800a6b2:	ed5c 9a19 	vldr	s19, [ip, #-100]	; 0xffffff9c
 800a6b6:	ed14 9a19 	vldr	s18, [r4, #-100]	; 0xffffff9c
 800a6ba:	ed5c 8a18 	vldr	s17, [ip, #-96]	; 0xffffffa0
 800a6be:	ed14 8a18 	vldr	s16, [r4, #-96]	; 0xffffffa0
 800a6c2:	eeed 7a26 	vfma.f32	s15, s26, s13
 800a6c6:	ed1c 0a17 	vldr	s0, [ip, #-92]	; 0xffffffa4
 800a6ca:	ed54 0a17 	vldr	s1, [r4, #-92]	; 0xffffffa4
 800a6ce:	ed1c 1a16 	vldr	s2, [ip, #-88]	; 0xffffffa8
 800a6d2:	ed54 1a16 	vldr	s3, [r4, #-88]	; 0xffffffa8
 800a6d6:	ed1c 2a15 	vldr	s4, [ip, #-84]	; 0xffffffac
 800a6da:	ed54 2a15 	vldr	s5, [r4, #-84]	; 0xffffffac
 800a6de:	eeec 7a8c 	vfma.f32	s15, s25, s24
 800a6e2:	ed1c 3a14 	vldr	s6, [ip, #-80]	; 0xffffffb0
 800a6e6:	ed54 3a14 	vldr	s7, [r4, #-80]	; 0xffffffb0
 800a6ea:	ed1c 4a13 	vldr	s8, [ip, #-76]	; 0xffffffb4
 800a6ee:	ed54 4a13 	vldr	s9, [r4, #-76]	; 0xffffffb4
 800a6f2:	ed1c 5a12 	vldr	s10, [ip, #-72]	; 0xffffffb8
 800a6f6:	ed54 5a12 	vldr	s11, [r4, #-72]	; 0xffffffb8
 800a6fa:	eeeb 7a8b 	vfma.f32	s15, s23, s22
 800a6fe:	ed1c 6a11 	vldr	s12, [ip, #-68]	; 0xffffffbc
 800a702:	ed54 6a11 	vldr	s13, [r4, #-68]	; 0xffffffbc
 800a706:	eeea 7a8a 	vfma.f32	s15, s21, s20
 800a70a:	eee9 7a89 	vfma.f32	s15, s19, s18
 800a70e:	eee8 7a88 	vfma.f32	s15, s17, s16
 800a712:	eee0 7a20 	vfma.f32	s15, s0, s1
 800a716:	eee1 7a21 	vfma.f32	s15, s2, s3
 800a71a:	eee2 7a22 	vfma.f32	s15, s4, s5
 800a71e:	eee3 7a23 	vfma.f32	s15, s6, s7
 800a722:	eee4 7a24 	vfma.f32	s15, s8, s9
 800a726:	eee5 7a25 	vfma.f32	s15, s10, s11
 800a72a:	eee6 7a26 	vfma.f32	s15, s12, s13
 800a72e:	ee37 7a27 	vadd.f32	s14, s14, s15
 800a732:	d895      	bhi.n	800a660 <forward_lite_dense_if32of32wf32+0x48>
 800a734:	eb02 0e0a 	add.w	lr, r2, sl
 800a738:	465c      	mov	r4, fp
 800a73a:	46c4      	mov	ip, r8
 800a73c:	2c00      	cmp	r4, #0
 800a73e:	d075      	beq.n	800a82c <forward_lite_dense_if32of32wf32+0x214>
 800a740:	eddc 6a00 	vldr	s13, [ip]
 800a744:	2c01      	cmp	r4, #1
 800a746:	edde 7a00 	vldr	s15, [lr]
 800a74a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a74e:	d06d      	beq.n	800a82c <forward_lite_dense_if32of32wf32+0x214>
 800a750:	eddc 6a01 	vldr	s13, [ip, #4]
 800a754:	2c02      	cmp	r4, #2
 800a756:	edde 7a01 	vldr	s15, [lr, #4]
 800a75a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a75e:	d065      	beq.n	800a82c <forward_lite_dense_if32of32wf32+0x214>
 800a760:	eddc 6a02 	vldr	s13, [ip, #8]
 800a764:	2c03      	cmp	r4, #3
 800a766:	edde 7a02 	vldr	s15, [lr, #8]
 800a76a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a76e:	d05d      	beq.n	800a82c <forward_lite_dense_if32of32wf32+0x214>
 800a770:	eddc 6a03 	vldr	s13, [ip, #12]
 800a774:	2c04      	cmp	r4, #4
 800a776:	edde 7a03 	vldr	s15, [lr, #12]
 800a77a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a77e:	d055      	beq.n	800a82c <forward_lite_dense_if32of32wf32+0x214>
 800a780:	eddc 6a04 	vldr	s13, [ip, #16]
 800a784:	2c05      	cmp	r4, #5
 800a786:	edde 7a04 	vldr	s15, [lr, #16]
 800a78a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a78e:	d04d      	beq.n	800a82c <forward_lite_dense_if32of32wf32+0x214>
 800a790:	eddc 6a05 	vldr	s13, [ip, #20]
 800a794:	2c06      	cmp	r4, #6
 800a796:	edde 7a05 	vldr	s15, [lr, #20]
 800a79a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a79e:	d045      	beq.n	800a82c <forward_lite_dense_if32of32wf32+0x214>
 800a7a0:	eddc 6a06 	vldr	s13, [ip, #24]
 800a7a4:	2c07      	cmp	r4, #7
 800a7a6:	edde 7a06 	vldr	s15, [lr, #24]
 800a7aa:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a7ae:	d03d      	beq.n	800a82c <forward_lite_dense_if32of32wf32+0x214>
 800a7b0:	eddc 6a07 	vldr	s13, [ip, #28]
 800a7b4:	2c08      	cmp	r4, #8
 800a7b6:	edde 7a07 	vldr	s15, [lr, #28]
 800a7ba:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a7be:	d035      	beq.n	800a82c <forward_lite_dense_if32of32wf32+0x214>
 800a7c0:	eddc 6a08 	vldr	s13, [ip, #32]
 800a7c4:	2c09      	cmp	r4, #9
 800a7c6:	edde 7a08 	vldr	s15, [lr, #32]
 800a7ca:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a7ce:	d02d      	beq.n	800a82c <forward_lite_dense_if32of32wf32+0x214>
 800a7d0:	eddc 6a09 	vldr	s13, [ip, #36]	; 0x24
 800a7d4:	2c0a      	cmp	r4, #10
 800a7d6:	edde 7a09 	vldr	s15, [lr, #36]	; 0x24
 800a7da:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a7de:	d025      	beq.n	800a82c <forward_lite_dense_if32of32wf32+0x214>
 800a7e0:	eddc 6a0a 	vldr	s13, [ip, #40]	; 0x28
 800a7e4:	2c0b      	cmp	r4, #11
 800a7e6:	edde 7a0a 	vldr	s15, [lr, #40]	; 0x28
 800a7ea:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a7ee:	d01d      	beq.n	800a82c <forward_lite_dense_if32of32wf32+0x214>
 800a7f0:	eddc 6a0b 	vldr	s13, [ip, #44]	; 0x2c
 800a7f4:	2c0c      	cmp	r4, #12
 800a7f6:	edde 7a0b 	vldr	s15, [lr, #44]	; 0x2c
 800a7fa:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a7fe:	d015      	beq.n	800a82c <forward_lite_dense_if32of32wf32+0x214>
 800a800:	eddc 6a0c 	vldr	s13, [ip, #48]	; 0x30
 800a804:	3c0d      	subs	r4, #13
 800a806:	edde 7a0c 	vldr	s15, [lr, #48]	; 0x30
 800a80a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a80e:	d00d      	beq.n	800a82c <forward_lite_dense_if32of32wf32+0x214>
 800a810:	eddc 6a0d 	vldr	s13, [ip, #52]	; 0x34
 800a814:	2c01      	cmp	r4, #1
 800a816:	edde 7a0d 	vldr	s15, [lr, #52]	; 0x34
 800a81a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a81e:	d005      	beq.n	800a82c <forward_lite_dense_if32of32wf32+0x214>
 800a820:	edde 6a0e 	vldr	s13, [lr, #56]	; 0x38
 800a824:	eddc 7a0e 	vldr	s15, [ip, #56]	; 0x38
 800a828:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a82c:	eca5 7a01 	vstmia	r5!, {s14}
 800a830:	42af      	cmp	r7, r5
 800a832:	444a      	add	r2, r9
 800a834:	f63f af0a 	bhi.w	800a64c <forward_lite_dense_if32of32wf32+0x34>
 800a838:	b15b      	cbz	r3, 800a852 <forward_lite_dense_if32of32wf32+0x23a>
 800a83a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a83c:	b14a      	cbz	r2, 800a852 <forward_lite_dense_if32of32wf32+0x23a>
 800a83e:	edd0 7a00 	vldr	s15, [r0]
 800a842:	ecb3 7a01 	vldmia	r3!, {s14}
 800a846:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a84a:	ece0 7a01 	vstmia	r0!, {s15}
 800a84e:	4287      	cmp	r7, r0
 800a850:	d1f5      	bne.n	800a83e <forward_lite_dense_if32of32wf32+0x226>
 800a852:	ecbd 8b0c 	vpop	{d8-d13}
 800a856:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a85a:	4634      	mov	r4, r6
 800a85c:	4696      	mov	lr, r2
 800a85e:	468c      	mov	ip, r1
 800a860:	e76c      	b.n	800a73c <forward_lite_dense_if32of32wf32+0x124>
 800a862:	bf00      	nop
 800a864:	00000000 	.word	0x00000000

0800a868 <st_int8_copy>:
 800a868:	4288      	cmp	r0, r1
 800a86a:	d010      	beq.n	800a88e <st_int8_copy+0x26>
 800a86c:	b17a      	cbz	r2, 800a88e <st_int8_copy+0x26>
 800a86e:	4288      	cmp	r0, r1
 800a870:	eb00 0302 	add.w	r3, r0, r2
 800a874:	d20c      	bcs.n	800a890 <st_int8_copy+0x28>
 800a876:	428b      	cmp	r3, r1
 800a878:	d90a      	bls.n	800a890 <st_int8_copy+0x28>
 800a87a:	4283      	cmp	r3, r0
 800a87c:	440a      	add	r2, r1
 800a87e:	d906      	bls.n	800a88e <st_int8_copy+0x26>
 800a880:	f913 1d01 	ldrsb.w	r1, [r3, #-1]!
 800a884:	4283      	cmp	r3, r0
 800a886:	f802 1d01 	strb.w	r1, [r2, #-1]!
 800a88a:	d1f9      	bne.n	800a880 <st_int8_copy+0x18>
 800a88c:	4770      	bx	lr
 800a88e:	4770      	bx	lr
 800a890:	078b      	lsls	r3, r1, #30
 800a892:	d102      	bne.n	800a89a <st_int8_copy+0x32>
 800a894:	e008      	b.n	800a8a8 <st_int8_copy+0x40>
 800a896:	2a00      	cmp	r2, #0
 800a898:	d04d      	beq.n	800a936 <st_int8_copy+0xce>
 800a89a:	f910 3b01 	ldrsb.w	r3, [r0], #1
 800a89e:	3a01      	subs	r2, #1
 800a8a0:	f801 3b01 	strb.w	r3, [r1], #1
 800a8a4:	078b      	lsls	r3, r1, #30
 800a8a6:	d1f6      	bne.n	800a896 <st_int8_copy+0x2e>
 800a8a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a8ac:	ea5f 1e12 	movs.w	lr, r2, lsr #4
 800a8b0:	d05e      	beq.n	800a970 <st_int8_copy+0x108>
 800a8b2:	ea40 0301 	orr.w	r3, r0, r1
 800a8b6:	075b      	lsls	r3, r3, #29
 800a8b8:	d13e      	bne.n	800a938 <st_int8_copy+0xd0>
 800a8ba:	f10e 33ff 	add.w	r3, lr, #4294967295
 800a8be:	2b01      	cmp	r3, #1
 800a8c0:	d93a      	bls.n	800a938 <st_int8_copy+0xd0>
 800a8c2:	f100 0310 	add.w	r3, r0, #16
 800a8c6:	ea4f 140e 	mov.w	r4, lr, lsl #4
 800a8ca:	f101 0c10 	add.w	ip, r1, #16
 800a8ce:	eb03 1e0e 	add.w	lr, r3, lr, lsl #4
 800a8d2:	3310      	adds	r3, #16
 800a8d4:	f10c 0c10 	add.w	ip, ip, #16
 800a8d8:	ed13 6b08 	vldr	d6, [r3, #-32]	; 0xffffffe0
 800a8dc:	ed13 7b06 	vldr	d7, [r3, #-24]	; 0xffffffe8
 800a8e0:	4573      	cmp	r3, lr
 800a8e2:	ed0c 6b08 	vstr	d6, [ip, #-32]	; 0xffffffe0
 800a8e6:	ed0c 7b06 	vstr	d7, [ip, #-24]	; 0xffffffe8
 800a8ea:	d1f2      	bne.n	800a8d2 <st_int8_copy+0x6a>
 800a8ec:	f3c2 0381 	ubfx	r3, r2, #2, #2
 800a8f0:	4421      	add	r1, r4
 800a8f2:	4420      	add	r0, r4
 800a8f4:	f002 0203 	and.w	r2, r2, #3
 800a8f8:	b16b      	cbz	r3, 800a916 <st_int8_copy+0xae>
 800a8fa:	6804      	ldr	r4, [r0, #0]
 800a8fc:	600c      	str	r4, [r1, #0]
 800a8fe:	1e5c      	subs	r4, r3, #1
 800a900:	d005      	beq.n	800a90e <st_int8_copy+0xa6>
 800a902:	6845      	ldr	r5, [r0, #4]
 800a904:	2c01      	cmp	r4, #1
 800a906:	604d      	str	r5, [r1, #4]
 800a908:	d001      	beq.n	800a90e <st_int8_copy+0xa6>
 800a90a:	6884      	ldr	r4, [r0, #8]
 800a90c:	608c      	str	r4, [r1, #8]
 800a90e:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 800a912:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 800a916:	b162      	cbz	r2, 800a932 <st_int8_copy+0xca>
 800a918:	f990 3000 	ldrsb.w	r3, [r0]
 800a91c:	3a01      	subs	r2, #1
 800a91e:	700b      	strb	r3, [r1, #0]
 800a920:	d007      	beq.n	800a932 <st_int8_copy+0xca>
 800a922:	f990 3001 	ldrsb.w	r3, [r0, #1]
 800a926:	2a01      	cmp	r2, #1
 800a928:	704b      	strb	r3, [r1, #1]
 800a92a:	d002      	beq.n	800a932 <st_int8_copy+0xca>
 800a92c:	f990 3002 	ldrsb.w	r3, [r0, #2]
 800a930:	708b      	strb	r3, [r1, #2]
 800a932:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a936:	4770      	bx	lr
 800a938:	ea4f 140e 	mov.w	r4, lr, lsl #4
 800a93c:	460b      	mov	r3, r1
 800a93e:	eb01 1e0e 	add.w	lr, r1, lr, lsl #4
 800a942:	4684      	mov	ip, r0
 800a944:	f8dc 8000 	ldr.w	r8, [ip]
 800a948:	3310      	adds	r3, #16
 800a94a:	f8dc 7004 	ldr.w	r7, [ip, #4]
 800a94e:	f10c 0c10 	add.w	ip, ip, #16
 800a952:	f85c 6c08 	ldr.w	r6, [ip, #-8]
 800a956:	f85c 5c04 	ldr.w	r5, [ip, #-4]
 800a95a:	f843 8c10 	str.w	r8, [r3, #-16]
 800a95e:	f843 7c0c 	str.w	r7, [r3, #-12]
 800a962:	f843 6c08 	str.w	r6, [r3, #-8]
 800a966:	f843 5c04 	str.w	r5, [r3, #-4]
 800a96a:	459e      	cmp	lr, r3
 800a96c:	d1ea      	bne.n	800a944 <st_int8_copy+0xdc>
 800a96e:	e7bd      	b.n	800a8ec <st_int8_copy+0x84>
 800a970:	0893      	lsrs	r3, r2, #2
 800a972:	f002 0203 	and.w	r2, r2, #3
 800a976:	e7bf      	b.n	800a8f8 <st_int8_copy+0x90>

0800a978 <ai_array_to_buffer_fmt>:
 800a978:	f3c0 4343 	ubfx	r3, r0, #17, #4
 800a97c:	2b02      	cmp	r3, #2
 800a97e:	d050      	beq.n	800aa22 <ai_array_to_buffer_fmt+0xaa>
 800a980:	f020 427e 	bic.w	r2, r0, #4261412864	; 0xfe000000
 800a984:	4b29      	ldr	r3, [pc, #164]	; (800aa2c <ai_array_to_buffer_fmt+0xb4>)
 800a986:	429a      	cmp	r2, r3
 800a988:	d00b      	beq.n	800a9a2 <ai_array_to_buffer_fmt+0x2a>
 800a98a:	dc1c      	bgt.n	800a9c6 <ai_array_to_buffer_fmt+0x4e>
 800a98c:	4b28      	ldr	r3, [pc, #160]	; (800aa30 <ai_array_to_buffer_fmt+0xb8>)
 800a98e:	429a      	cmp	r2, r3
 800a990:	d007      	beq.n	800a9a2 <ai_array_to_buffer_fmt+0x2a>
 800a992:	dd0b      	ble.n	800a9ac <ai_array_to_buffer_fmt+0x34>
 800a994:	4b27      	ldr	r3, [pc, #156]	; (800aa34 <ai_array_to_buffer_fmt+0xbc>)
 800a996:	429a      	cmp	r2, r3
 800a998:	d003      	beq.n	800a9a2 <ai_array_to_buffer_fmt+0x2a>
 800a99a:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 800a99e:	429a      	cmp	r2, r3
 800a9a0:	d131      	bne.n	800aa06 <ai_array_to_buffer_fmt+0x8e>
 800a9a2:	4613      	mov	r3, r2
 800a9a4:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 800a9a8:	4318      	orrs	r0, r3
 800a9aa:	4770      	bx	lr
 800a9ac:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800a9b0:	429a      	cmp	r2, r3
 800a9b2:	d0f6      	beq.n	800a9a2 <ai_array_to_buffer_fmt+0x2a>
 800a9b4:	dd2c      	ble.n	800aa10 <ai_array_to_buffer_fmt+0x98>
 800a9b6:	4b20      	ldr	r3, [pc, #128]	; (800aa38 <ai_array_to_buffer_fmt+0xc0>)
 800a9b8:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 800a9bc:	429a      	cmp	r2, r3
 800a9be:	bf18      	it	ne
 800a9c0:	2340      	movne	r3, #64	; 0x40
 800a9c2:	4318      	orrs	r0, r3
 800a9c4:	4770      	bx	lr
 800a9c6:	4b1d      	ldr	r3, [pc, #116]	; (800aa3c <ai_array_to_buffer_fmt+0xc4>)
 800a9c8:	429a      	cmp	r2, r3
 800a9ca:	d0ea      	beq.n	800a9a2 <ai_array_to_buffer_fmt+0x2a>
 800a9cc:	dd0e      	ble.n	800a9ec <ai_array_to_buffer_fmt+0x74>
 800a9ce:	4b1c      	ldr	r3, [pc, #112]	; (800aa40 <ai_array_to_buffer_fmt+0xc8>)
 800a9d0:	429a      	cmp	r2, r3
 800a9d2:	d0e6      	beq.n	800a9a2 <ai_array_to_buffer_fmt+0x2a>
 800a9d4:	f503 037e 	add.w	r3, r3, #16646144	; 0xfe0000
 800a9d8:	429a      	cmp	r2, r3
 800a9da:	d0e2      	beq.n	800a9a2 <ai_array_to_buffer_fmt+0x2a>
 800a9dc:	4b19      	ldr	r3, [pc, #100]	; (800aa44 <ai_array_to_buffer_fmt+0xcc>)
 800a9de:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 800a9e2:	429a      	cmp	r2, r3
 800a9e4:	bf18      	it	ne
 800a9e6:	2340      	movne	r3, #64	; 0x40
 800a9e8:	4318      	orrs	r0, r3
 800a9ea:	4770      	bx	lr
 800a9ec:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800a9f0:	429a      	cmp	r2, r3
 800a9f2:	d0d6      	beq.n	800a9a2 <ai_array_to_buffer_fmt+0x2a>
 800a9f4:	3307      	adds	r3, #7
 800a9f6:	429a      	cmp	r2, r3
 800a9f8:	d0d3      	beq.n	800a9a2 <ai_array_to_buffer_fmt+0x2a>
 800a9fa:	f2a3 3387 	subw	r3, r3, #903	; 0x387
 800a9fe:	429a      	cmp	r2, r3
 800aa00:	bf18      	it	ne
 800aa02:	2340      	movne	r3, #64	; 0x40
 800aa04:	e7ce      	b.n	800a9a4 <ai_array_to_buffer_fmt+0x2c>
 800aa06:	4b10      	ldr	r3, [pc, #64]	; (800aa48 <ai_array_to_buffer_fmt+0xd0>)
 800aa08:	429a      	cmp	r2, r3
 800aa0a:	bf18      	it	ne
 800aa0c:	2340      	movne	r3, #64	; 0x40
 800aa0e:	e7c9      	b.n	800a9a4 <ai_array_to_buffer_fmt+0x2c>
 800aa10:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800aa14:	429a      	cmp	r2, r3
 800aa16:	d0c4      	beq.n	800a9a2 <ai_array_to_buffer_fmt+0x2a>
 800aa18:	3380      	adds	r3, #128	; 0x80
 800aa1a:	429a      	cmp	r2, r3
 800aa1c:	bf18      	it	ne
 800aa1e:	2340      	movne	r3, #64	; 0x40
 800aa20:	e7c0      	b.n	800a9a4 <ai_array_to_buffer_fmt+0x2c>
 800aa22:	4b0a      	ldr	r3, [pc, #40]	; (800aa4c <ai_array_to_buffer_fmt+0xd4>)
 800aa24:	4003      	ands	r3, r0
 800aa26:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800aa2a:	e7bb      	b.n	800a9a4 <ai_array_to_buffer_fmt+0x2c>
 800aa2c:	00840040 	.word	0x00840040
 800aa30:	00040840 	.word	0x00040840
 800aa34:	00041040 	.word	0x00041040
 800aa38:	00040447 	.word	0x00040447
 800aa3c:	00840840 	.word	0x00840840
 800aa40:	00841040 	.word	0x00841040
 800aa44:	0084084f 	.word	0x0084084f
 800aa48:	0004084f 	.word	0x0004084f
 800aa4c:	00803fff 	.word	0x00803fff

0800aa50 <ai_array_get_byte_size>:
 800aa50:	b319      	cbz	r1, 800aa9a <ai_array_get_byte_size+0x4a>
 800aa52:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 800aa56:	f3c0 4243 	ubfx	r2, r0, #17, #4
 800aa5a:	f3c0 5c41 	ubfx	ip, r0, #21, #2
 800aa5e:	11c0      	asrs	r0, r0, #7
 800aa60:	fb03 f101 	mul.w	r1, r3, r1
 800aa64:	2a04      	cmp	r2, #4
 800aa66:	f101 0107 	add.w	r1, r1, #7
 800aa6a:	f021 0107 	bic.w	r1, r1, #7
 800aa6e:	fa21 f10c 	lsr.w	r1, r1, ip
 800aa72:	d00b      	beq.n	800aa8c <ai_array_get_byte_size+0x3c>
 800aa74:	2a08      	cmp	r2, #8
 800aa76:	d002      	beq.n	800aa7e <ai_array_get_byte_size+0x2e>
 800aa78:	3107      	adds	r1, #7
 800aa7a:	08c8      	lsrs	r0, r1, #3
 800aa7c:	4770      	bx	lr
 800aa7e:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800aa82:	eb01 2100 	add.w	r1, r1, r0, lsl #8
 800aa86:	3107      	adds	r1, #7
 800aa88:	08c8      	lsrs	r0, r1, #3
 800aa8a:	4770      	bx	lr
 800aa8c:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800aa90:	eb01 1100 	add.w	r1, r1, r0, lsl #4
 800aa94:	3107      	adds	r1, #7
 800aa96:	08c8      	lsrs	r0, r1, #3
 800aa98:	4770      	bx	lr
 800aa9a:	4608      	mov	r0, r1
 800aa9c:	4770      	bx	lr
 800aa9e:	bf00      	nop

0800aaa0 <ai_array_get_data_byte_size>:
 800aaa0:	b161      	cbz	r1, 800aabc <ai_array_get_data_byte_size+0x1c>
 800aaa2:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 800aaa6:	f3c0 5241 	ubfx	r2, r0, #21, #2
 800aaaa:	fb03 f101 	mul.w	r1, r3, r1
 800aaae:	1dc8      	adds	r0, r1, #7
 800aab0:	f020 0007 	bic.w	r0, r0, #7
 800aab4:	40d0      	lsrs	r0, r2
 800aab6:	3007      	adds	r0, #7
 800aab8:	08c0      	lsrs	r0, r0, #3
 800aaba:	4770      	bx	lr
 800aabc:	4608      	mov	r0, r1
 800aabe:	4770      	bx	lr

0800aac0 <ai_version_get>:
 800aac0:	0212      	lsls	r2, r2, #8
 800aac2:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800aac6:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 800aaca:	4770      	bx	lr

0800aacc <get_tensor_byte_size>:
 800aacc:	b430      	push	{r4, r5}
 800aace:	6985      	ldr	r5, [r0, #24]
 800aad0:	68c4      	ldr	r4, [r0, #12]
 800aad2:	6941      	ldr	r1, [r0, #20]
 800aad4:	4b06      	ldr	r3, [pc, #24]	; (800aaf0 <get_tensor_byte_size+0x24>)
 800aad6:	6828      	ldr	r0, [r5, #0]
 800aad8:	4a06      	ldr	r2, [pc, #24]	; (800aaf4 <get_tensor_byte_size+0x28>)
 800aada:	4003      	ands	r3, r0
 800aadc:	68c9      	ldr	r1, [r1, #12]
 800aade:	68e0      	ldr	r0, [r4, #12]
 800aae0:	4293      	cmp	r3, r2
 800aae2:	fb01 f000 	mul.w	r0, r1, r0
 800aae6:	d101      	bne.n	800aaec <get_tensor_byte_size+0x20>
 800aae8:	3007      	adds	r0, #7
 800aaea:	08c0      	lsrs	r0, r0, #3
 800aaec:	bc30      	pop	{r4, r5}
 800aaee:	4770      	bx	lr
 800aaf0:	017fffff 	.word	0x017fffff
 800aaf4:	000400c0 	.word	0x000400c0

0800aaf8 <malloc>:
 800aaf8:	4b02      	ldr	r3, [pc, #8]	; (800ab04 <malloc+0xc>)
 800aafa:	4601      	mov	r1, r0
 800aafc:	6818      	ldr	r0, [r3, #0]
 800aafe:	f000 b823 	b.w	800ab48 <_malloc_r>
 800ab02:	bf00      	nop
 800ab04:	20000eb4 	.word	0x20000eb4

0800ab08 <sbrk_aligned>:
 800ab08:	b570      	push	{r4, r5, r6, lr}
 800ab0a:	4e0e      	ldr	r6, [pc, #56]	; (800ab44 <sbrk_aligned+0x3c>)
 800ab0c:	460c      	mov	r4, r1
 800ab0e:	6831      	ldr	r1, [r6, #0]
 800ab10:	4605      	mov	r5, r0
 800ab12:	b911      	cbnz	r1, 800ab1a <sbrk_aligned+0x12>
 800ab14:	f000 ffaa 	bl	800ba6c <_sbrk_r>
 800ab18:	6030      	str	r0, [r6, #0]
 800ab1a:	4621      	mov	r1, r4
 800ab1c:	4628      	mov	r0, r5
 800ab1e:	f000 ffa5 	bl	800ba6c <_sbrk_r>
 800ab22:	1c43      	adds	r3, r0, #1
 800ab24:	d00a      	beq.n	800ab3c <sbrk_aligned+0x34>
 800ab26:	1cc4      	adds	r4, r0, #3
 800ab28:	f024 0403 	bic.w	r4, r4, #3
 800ab2c:	42a0      	cmp	r0, r4
 800ab2e:	d007      	beq.n	800ab40 <sbrk_aligned+0x38>
 800ab30:	1a21      	subs	r1, r4, r0
 800ab32:	4628      	mov	r0, r5
 800ab34:	f000 ff9a 	bl	800ba6c <_sbrk_r>
 800ab38:	3001      	adds	r0, #1
 800ab3a:	d101      	bne.n	800ab40 <sbrk_aligned+0x38>
 800ab3c:	f04f 34ff 	mov.w	r4, #4294967295
 800ab40:	4620      	mov	r0, r4
 800ab42:	bd70      	pop	{r4, r5, r6, pc}
 800ab44:	2001ae60 	.word	0x2001ae60

0800ab48 <_malloc_r>:
 800ab48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab4c:	1ccd      	adds	r5, r1, #3
 800ab4e:	f025 0503 	bic.w	r5, r5, #3
 800ab52:	3508      	adds	r5, #8
 800ab54:	2d0c      	cmp	r5, #12
 800ab56:	bf38      	it	cc
 800ab58:	250c      	movcc	r5, #12
 800ab5a:	2d00      	cmp	r5, #0
 800ab5c:	4607      	mov	r7, r0
 800ab5e:	db01      	blt.n	800ab64 <_malloc_r+0x1c>
 800ab60:	42a9      	cmp	r1, r5
 800ab62:	d905      	bls.n	800ab70 <_malloc_r+0x28>
 800ab64:	230c      	movs	r3, #12
 800ab66:	603b      	str	r3, [r7, #0]
 800ab68:	2600      	movs	r6, #0
 800ab6a:	4630      	mov	r0, r6
 800ab6c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab70:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800ac44 <_malloc_r+0xfc>
 800ab74:	f000 f868 	bl	800ac48 <__malloc_lock>
 800ab78:	f8d8 3000 	ldr.w	r3, [r8]
 800ab7c:	461c      	mov	r4, r3
 800ab7e:	bb5c      	cbnz	r4, 800abd8 <_malloc_r+0x90>
 800ab80:	4629      	mov	r1, r5
 800ab82:	4638      	mov	r0, r7
 800ab84:	f7ff ffc0 	bl	800ab08 <sbrk_aligned>
 800ab88:	1c43      	adds	r3, r0, #1
 800ab8a:	4604      	mov	r4, r0
 800ab8c:	d155      	bne.n	800ac3a <_malloc_r+0xf2>
 800ab8e:	f8d8 4000 	ldr.w	r4, [r8]
 800ab92:	4626      	mov	r6, r4
 800ab94:	2e00      	cmp	r6, #0
 800ab96:	d145      	bne.n	800ac24 <_malloc_r+0xdc>
 800ab98:	2c00      	cmp	r4, #0
 800ab9a:	d048      	beq.n	800ac2e <_malloc_r+0xe6>
 800ab9c:	6823      	ldr	r3, [r4, #0]
 800ab9e:	4631      	mov	r1, r6
 800aba0:	4638      	mov	r0, r7
 800aba2:	eb04 0903 	add.w	r9, r4, r3
 800aba6:	f000 ff61 	bl	800ba6c <_sbrk_r>
 800abaa:	4581      	cmp	r9, r0
 800abac:	d13f      	bne.n	800ac2e <_malloc_r+0xe6>
 800abae:	6821      	ldr	r1, [r4, #0]
 800abb0:	1a6d      	subs	r5, r5, r1
 800abb2:	4629      	mov	r1, r5
 800abb4:	4638      	mov	r0, r7
 800abb6:	f7ff ffa7 	bl	800ab08 <sbrk_aligned>
 800abba:	3001      	adds	r0, #1
 800abbc:	d037      	beq.n	800ac2e <_malloc_r+0xe6>
 800abbe:	6823      	ldr	r3, [r4, #0]
 800abc0:	442b      	add	r3, r5
 800abc2:	6023      	str	r3, [r4, #0]
 800abc4:	f8d8 3000 	ldr.w	r3, [r8]
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d038      	beq.n	800ac3e <_malloc_r+0xf6>
 800abcc:	685a      	ldr	r2, [r3, #4]
 800abce:	42a2      	cmp	r2, r4
 800abd0:	d12b      	bne.n	800ac2a <_malloc_r+0xe2>
 800abd2:	2200      	movs	r2, #0
 800abd4:	605a      	str	r2, [r3, #4]
 800abd6:	e00f      	b.n	800abf8 <_malloc_r+0xb0>
 800abd8:	6822      	ldr	r2, [r4, #0]
 800abda:	1b52      	subs	r2, r2, r5
 800abdc:	d41f      	bmi.n	800ac1e <_malloc_r+0xd6>
 800abde:	2a0b      	cmp	r2, #11
 800abe0:	d917      	bls.n	800ac12 <_malloc_r+0xca>
 800abe2:	1961      	adds	r1, r4, r5
 800abe4:	42a3      	cmp	r3, r4
 800abe6:	6025      	str	r5, [r4, #0]
 800abe8:	bf18      	it	ne
 800abea:	6059      	strne	r1, [r3, #4]
 800abec:	6863      	ldr	r3, [r4, #4]
 800abee:	bf08      	it	eq
 800abf0:	f8c8 1000 	streq.w	r1, [r8]
 800abf4:	5162      	str	r2, [r4, r5]
 800abf6:	604b      	str	r3, [r1, #4]
 800abf8:	4638      	mov	r0, r7
 800abfa:	f104 060b 	add.w	r6, r4, #11
 800abfe:	f000 f829 	bl	800ac54 <__malloc_unlock>
 800ac02:	f026 0607 	bic.w	r6, r6, #7
 800ac06:	1d23      	adds	r3, r4, #4
 800ac08:	1af2      	subs	r2, r6, r3
 800ac0a:	d0ae      	beq.n	800ab6a <_malloc_r+0x22>
 800ac0c:	1b9b      	subs	r3, r3, r6
 800ac0e:	50a3      	str	r3, [r4, r2]
 800ac10:	e7ab      	b.n	800ab6a <_malloc_r+0x22>
 800ac12:	42a3      	cmp	r3, r4
 800ac14:	6862      	ldr	r2, [r4, #4]
 800ac16:	d1dd      	bne.n	800abd4 <_malloc_r+0x8c>
 800ac18:	f8c8 2000 	str.w	r2, [r8]
 800ac1c:	e7ec      	b.n	800abf8 <_malloc_r+0xb0>
 800ac1e:	4623      	mov	r3, r4
 800ac20:	6864      	ldr	r4, [r4, #4]
 800ac22:	e7ac      	b.n	800ab7e <_malloc_r+0x36>
 800ac24:	4634      	mov	r4, r6
 800ac26:	6876      	ldr	r6, [r6, #4]
 800ac28:	e7b4      	b.n	800ab94 <_malloc_r+0x4c>
 800ac2a:	4613      	mov	r3, r2
 800ac2c:	e7cc      	b.n	800abc8 <_malloc_r+0x80>
 800ac2e:	230c      	movs	r3, #12
 800ac30:	603b      	str	r3, [r7, #0]
 800ac32:	4638      	mov	r0, r7
 800ac34:	f000 f80e 	bl	800ac54 <__malloc_unlock>
 800ac38:	e797      	b.n	800ab6a <_malloc_r+0x22>
 800ac3a:	6025      	str	r5, [r4, #0]
 800ac3c:	e7dc      	b.n	800abf8 <_malloc_r+0xb0>
 800ac3e:	605b      	str	r3, [r3, #4]
 800ac40:	deff      	udf	#255	; 0xff
 800ac42:	bf00      	nop
 800ac44:	2001ae5c 	.word	0x2001ae5c

0800ac48 <__malloc_lock>:
 800ac48:	4801      	ldr	r0, [pc, #4]	; (800ac50 <__malloc_lock+0x8>)
 800ac4a:	f000 bf5c 	b.w	800bb06 <__retarget_lock_acquire_recursive>
 800ac4e:	bf00      	nop
 800ac50:	2001afa4 	.word	0x2001afa4

0800ac54 <__malloc_unlock>:
 800ac54:	4801      	ldr	r0, [pc, #4]	; (800ac5c <__malloc_unlock+0x8>)
 800ac56:	f000 bf57 	b.w	800bb08 <__retarget_lock_release_recursive>
 800ac5a:	bf00      	nop
 800ac5c:	2001afa4 	.word	0x2001afa4

0800ac60 <_realloc_r>:
 800ac60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac64:	4680      	mov	r8, r0
 800ac66:	4614      	mov	r4, r2
 800ac68:	460e      	mov	r6, r1
 800ac6a:	b921      	cbnz	r1, 800ac76 <_realloc_r+0x16>
 800ac6c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ac70:	4611      	mov	r1, r2
 800ac72:	f7ff bf69 	b.w	800ab48 <_malloc_r>
 800ac76:	b92a      	cbnz	r2, 800ac84 <_realloc_r+0x24>
 800ac78:	f001 fd4a 	bl	800c710 <_free_r>
 800ac7c:	4625      	mov	r5, r4
 800ac7e:	4628      	mov	r0, r5
 800ac80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac84:	f002 f90c 	bl	800cea0 <_malloc_usable_size_r>
 800ac88:	4284      	cmp	r4, r0
 800ac8a:	4607      	mov	r7, r0
 800ac8c:	d802      	bhi.n	800ac94 <_realloc_r+0x34>
 800ac8e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ac92:	d812      	bhi.n	800acba <_realloc_r+0x5a>
 800ac94:	4621      	mov	r1, r4
 800ac96:	4640      	mov	r0, r8
 800ac98:	f7ff ff56 	bl	800ab48 <_malloc_r>
 800ac9c:	4605      	mov	r5, r0
 800ac9e:	2800      	cmp	r0, #0
 800aca0:	d0ed      	beq.n	800ac7e <_realloc_r+0x1e>
 800aca2:	42bc      	cmp	r4, r7
 800aca4:	4622      	mov	r2, r4
 800aca6:	4631      	mov	r1, r6
 800aca8:	bf28      	it	cs
 800acaa:	463a      	movcs	r2, r7
 800acac:	f000 ff2d 	bl	800bb0a <memcpy>
 800acb0:	4631      	mov	r1, r6
 800acb2:	4640      	mov	r0, r8
 800acb4:	f001 fd2c 	bl	800c710 <_free_r>
 800acb8:	e7e1      	b.n	800ac7e <_realloc_r+0x1e>
 800acba:	4635      	mov	r5, r6
 800acbc:	e7df      	b.n	800ac7e <_realloc_r+0x1e>

0800acbe <__cvt>:
 800acbe:	b5f0      	push	{r4, r5, r6, r7, lr}
 800acc0:	ed2d 8b02 	vpush	{d8}
 800acc4:	eeb0 8b40 	vmov.f64	d8, d0
 800acc8:	b085      	sub	sp, #20
 800acca:	4617      	mov	r7, r2
 800accc:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800acce:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800acd0:	ee18 2a90 	vmov	r2, s17
 800acd4:	f025 0520 	bic.w	r5, r5, #32
 800acd8:	2a00      	cmp	r2, #0
 800acda:	bfb6      	itet	lt
 800acdc:	222d      	movlt	r2, #45	; 0x2d
 800acde:	2200      	movge	r2, #0
 800ace0:	eeb1 8b40 	vneglt.f64	d8, d0
 800ace4:	2d46      	cmp	r5, #70	; 0x46
 800ace6:	460c      	mov	r4, r1
 800ace8:	701a      	strb	r2, [r3, #0]
 800acea:	d004      	beq.n	800acf6 <__cvt+0x38>
 800acec:	2d45      	cmp	r5, #69	; 0x45
 800acee:	d100      	bne.n	800acf2 <__cvt+0x34>
 800acf0:	3401      	adds	r4, #1
 800acf2:	2102      	movs	r1, #2
 800acf4:	e000      	b.n	800acf8 <__cvt+0x3a>
 800acf6:	2103      	movs	r1, #3
 800acf8:	ab03      	add	r3, sp, #12
 800acfa:	9301      	str	r3, [sp, #4]
 800acfc:	ab02      	add	r3, sp, #8
 800acfe:	9300      	str	r3, [sp, #0]
 800ad00:	4622      	mov	r2, r4
 800ad02:	4633      	mov	r3, r6
 800ad04:	eeb0 0b48 	vmov.f64	d0, d8
 800ad08:	f000 ff96 	bl	800bc38 <_dtoa_r>
 800ad0c:	2d47      	cmp	r5, #71	; 0x47
 800ad0e:	d101      	bne.n	800ad14 <__cvt+0x56>
 800ad10:	07fb      	lsls	r3, r7, #31
 800ad12:	d51a      	bpl.n	800ad4a <__cvt+0x8c>
 800ad14:	2d46      	cmp	r5, #70	; 0x46
 800ad16:	eb00 0204 	add.w	r2, r0, r4
 800ad1a:	d10c      	bne.n	800ad36 <__cvt+0x78>
 800ad1c:	7803      	ldrb	r3, [r0, #0]
 800ad1e:	2b30      	cmp	r3, #48	; 0x30
 800ad20:	d107      	bne.n	800ad32 <__cvt+0x74>
 800ad22:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800ad26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad2a:	bf1c      	itt	ne
 800ad2c:	f1c4 0401 	rsbne	r4, r4, #1
 800ad30:	6034      	strne	r4, [r6, #0]
 800ad32:	6833      	ldr	r3, [r6, #0]
 800ad34:	441a      	add	r2, r3
 800ad36:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800ad3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad3e:	bf08      	it	eq
 800ad40:	9203      	streq	r2, [sp, #12]
 800ad42:	2130      	movs	r1, #48	; 0x30
 800ad44:	9b03      	ldr	r3, [sp, #12]
 800ad46:	4293      	cmp	r3, r2
 800ad48:	d307      	bcc.n	800ad5a <__cvt+0x9c>
 800ad4a:	9b03      	ldr	r3, [sp, #12]
 800ad4c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ad4e:	1a1b      	subs	r3, r3, r0
 800ad50:	6013      	str	r3, [r2, #0]
 800ad52:	b005      	add	sp, #20
 800ad54:	ecbd 8b02 	vpop	{d8}
 800ad58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad5a:	1c5c      	adds	r4, r3, #1
 800ad5c:	9403      	str	r4, [sp, #12]
 800ad5e:	7019      	strb	r1, [r3, #0]
 800ad60:	e7f0      	b.n	800ad44 <__cvt+0x86>

0800ad62 <__exponent>:
 800ad62:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ad64:	4603      	mov	r3, r0
 800ad66:	2900      	cmp	r1, #0
 800ad68:	bfb8      	it	lt
 800ad6a:	4249      	neglt	r1, r1
 800ad6c:	f803 2b02 	strb.w	r2, [r3], #2
 800ad70:	bfb4      	ite	lt
 800ad72:	222d      	movlt	r2, #45	; 0x2d
 800ad74:	222b      	movge	r2, #43	; 0x2b
 800ad76:	2909      	cmp	r1, #9
 800ad78:	7042      	strb	r2, [r0, #1]
 800ad7a:	dd2a      	ble.n	800add2 <__exponent+0x70>
 800ad7c:	f10d 0207 	add.w	r2, sp, #7
 800ad80:	4617      	mov	r7, r2
 800ad82:	260a      	movs	r6, #10
 800ad84:	4694      	mov	ip, r2
 800ad86:	fb91 f5f6 	sdiv	r5, r1, r6
 800ad8a:	fb06 1415 	mls	r4, r6, r5, r1
 800ad8e:	3430      	adds	r4, #48	; 0x30
 800ad90:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800ad94:	460c      	mov	r4, r1
 800ad96:	2c63      	cmp	r4, #99	; 0x63
 800ad98:	f102 32ff 	add.w	r2, r2, #4294967295
 800ad9c:	4629      	mov	r1, r5
 800ad9e:	dcf1      	bgt.n	800ad84 <__exponent+0x22>
 800ada0:	3130      	adds	r1, #48	; 0x30
 800ada2:	f1ac 0402 	sub.w	r4, ip, #2
 800ada6:	f802 1c01 	strb.w	r1, [r2, #-1]
 800adaa:	1c41      	adds	r1, r0, #1
 800adac:	4622      	mov	r2, r4
 800adae:	42ba      	cmp	r2, r7
 800adb0:	d30a      	bcc.n	800adc8 <__exponent+0x66>
 800adb2:	f10d 0209 	add.w	r2, sp, #9
 800adb6:	eba2 020c 	sub.w	r2, r2, ip
 800adba:	42bc      	cmp	r4, r7
 800adbc:	bf88      	it	hi
 800adbe:	2200      	movhi	r2, #0
 800adc0:	4413      	add	r3, r2
 800adc2:	1a18      	subs	r0, r3, r0
 800adc4:	b003      	add	sp, #12
 800adc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800adc8:	f812 5b01 	ldrb.w	r5, [r2], #1
 800adcc:	f801 5f01 	strb.w	r5, [r1, #1]!
 800add0:	e7ed      	b.n	800adae <__exponent+0x4c>
 800add2:	2330      	movs	r3, #48	; 0x30
 800add4:	3130      	adds	r1, #48	; 0x30
 800add6:	7083      	strb	r3, [r0, #2]
 800add8:	70c1      	strb	r1, [r0, #3]
 800adda:	1d03      	adds	r3, r0, #4
 800addc:	e7f1      	b.n	800adc2 <__exponent+0x60>
	...

0800ade0 <_printf_float>:
 800ade0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ade4:	b08b      	sub	sp, #44	; 0x2c
 800ade6:	460c      	mov	r4, r1
 800ade8:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800adec:	4616      	mov	r6, r2
 800adee:	461f      	mov	r7, r3
 800adf0:	4605      	mov	r5, r0
 800adf2:	f000 fe03 	bl	800b9fc <_localeconv_r>
 800adf6:	f8d0 b000 	ldr.w	fp, [r0]
 800adfa:	4658      	mov	r0, fp
 800adfc:	f7f5 fa70 	bl	80002e0 <strlen>
 800ae00:	2300      	movs	r3, #0
 800ae02:	9308      	str	r3, [sp, #32]
 800ae04:	f8d8 3000 	ldr.w	r3, [r8]
 800ae08:	f894 9018 	ldrb.w	r9, [r4, #24]
 800ae0c:	6822      	ldr	r2, [r4, #0]
 800ae0e:	3307      	adds	r3, #7
 800ae10:	f023 0307 	bic.w	r3, r3, #7
 800ae14:	f103 0108 	add.w	r1, r3, #8
 800ae18:	f8c8 1000 	str.w	r1, [r8]
 800ae1c:	ed93 0b00 	vldr	d0, [r3]
 800ae20:	ed9f 6b97 	vldr	d6, [pc, #604]	; 800b080 <_printf_float+0x2a0>
 800ae24:	eeb0 7bc0 	vabs.f64	d7, d0
 800ae28:	eeb4 7b46 	vcmp.f64	d7, d6
 800ae2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae30:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 800ae34:	4682      	mov	sl, r0
 800ae36:	dd24      	ble.n	800ae82 <_printf_float+0xa2>
 800ae38:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800ae3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae40:	d502      	bpl.n	800ae48 <_printf_float+0x68>
 800ae42:	232d      	movs	r3, #45	; 0x2d
 800ae44:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ae48:	498f      	ldr	r1, [pc, #572]	; (800b088 <_printf_float+0x2a8>)
 800ae4a:	4b90      	ldr	r3, [pc, #576]	; (800b08c <_printf_float+0x2ac>)
 800ae4c:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800ae50:	bf94      	ite	ls
 800ae52:	4688      	movls	r8, r1
 800ae54:	4698      	movhi	r8, r3
 800ae56:	2303      	movs	r3, #3
 800ae58:	6123      	str	r3, [r4, #16]
 800ae5a:	f022 0204 	bic.w	r2, r2, #4
 800ae5e:	2300      	movs	r3, #0
 800ae60:	6022      	str	r2, [r4, #0]
 800ae62:	9304      	str	r3, [sp, #16]
 800ae64:	9700      	str	r7, [sp, #0]
 800ae66:	4633      	mov	r3, r6
 800ae68:	aa09      	add	r2, sp, #36	; 0x24
 800ae6a:	4621      	mov	r1, r4
 800ae6c:	4628      	mov	r0, r5
 800ae6e:	f000 f9d1 	bl	800b214 <_printf_common>
 800ae72:	3001      	adds	r0, #1
 800ae74:	f040 808a 	bne.w	800af8c <_printf_float+0x1ac>
 800ae78:	f04f 30ff 	mov.w	r0, #4294967295
 800ae7c:	b00b      	add	sp, #44	; 0x2c
 800ae7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae82:	eeb4 0b40 	vcmp.f64	d0, d0
 800ae86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae8a:	d709      	bvc.n	800aea0 <_printf_float+0xc0>
 800ae8c:	ee10 3a90 	vmov	r3, s1
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	bfbc      	itt	lt
 800ae94:	232d      	movlt	r3, #45	; 0x2d
 800ae96:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800ae9a:	497d      	ldr	r1, [pc, #500]	; (800b090 <_printf_float+0x2b0>)
 800ae9c:	4b7d      	ldr	r3, [pc, #500]	; (800b094 <_printf_float+0x2b4>)
 800ae9e:	e7d5      	b.n	800ae4c <_printf_float+0x6c>
 800aea0:	6863      	ldr	r3, [r4, #4]
 800aea2:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800aea6:	9104      	str	r1, [sp, #16]
 800aea8:	1c59      	adds	r1, r3, #1
 800aeaa:	d13c      	bne.n	800af26 <_printf_float+0x146>
 800aeac:	2306      	movs	r3, #6
 800aeae:	6063      	str	r3, [r4, #4]
 800aeb0:	2300      	movs	r3, #0
 800aeb2:	9303      	str	r3, [sp, #12]
 800aeb4:	ab08      	add	r3, sp, #32
 800aeb6:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800aeba:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800aebe:	ab07      	add	r3, sp, #28
 800aec0:	6861      	ldr	r1, [r4, #4]
 800aec2:	9300      	str	r3, [sp, #0]
 800aec4:	6022      	str	r2, [r4, #0]
 800aec6:	f10d 031b 	add.w	r3, sp, #27
 800aeca:	4628      	mov	r0, r5
 800aecc:	f7ff fef7 	bl	800acbe <__cvt>
 800aed0:	9b04      	ldr	r3, [sp, #16]
 800aed2:	9907      	ldr	r1, [sp, #28]
 800aed4:	2b47      	cmp	r3, #71	; 0x47
 800aed6:	4680      	mov	r8, r0
 800aed8:	d108      	bne.n	800aeec <_printf_float+0x10c>
 800aeda:	1cc8      	adds	r0, r1, #3
 800aedc:	db02      	blt.n	800aee4 <_printf_float+0x104>
 800aede:	6863      	ldr	r3, [r4, #4]
 800aee0:	4299      	cmp	r1, r3
 800aee2:	dd41      	ble.n	800af68 <_printf_float+0x188>
 800aee4:	f1a9 0902 	sub.w	r9, r9, #2
 800aee8:	fa5f f989 	uxtb.w	r9, r9
 800aeec:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800aef0:	d820      	bhi.n	800af34 <_printf_float+0x154>
 800aef2:	3901      	subs	r1, #1
 800aef4:	464a      	mov	r2, r9
 800aef6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800aefa:	9107      	str	r1, [sp, #28]
 800aefc:	f7ff ff31 	bl	800ad62 <__exponent>
 800af00:	9a08      	ldr	r2, [sp, #32]
 800af02:	9004      	str	r0, [sp, #16]
 800af04:	1813      	adds	r3, r2, r0
 800af06:	2a01      	cmp	r2, #1
 800af08:	6123      	str	r3, [r4, #16]
 800af0a:	dc02      	bgt.n	800af12 <_printf_float+0x132>
 800af0c:	6822      	ldr	r2, [r4, #0]
 800af0e:	07d2      	lsls	r2, r2, #31
 800af10:	d501      	bpl.n	800af16 <_printf_float+0x136>
 800af12:	3301      	adds	r3, #1
 800af14:	6123      	str	r3, [r4, #16]
 800af16:	f89d 301b 	ldrb.w	r3, [sp, #27]
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d0a2      	beq.n	800ae64 <_printf_float+0x84>
 800af1e:	232d      	movs	r3, #45	; 0x2d
 800af20:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800af24:	e79e      	b.n	800ae64 <_printf_float+0x84>
 800af26:	9904      	ldr	r1, [sp, #16]
 800af28:	2947      	cmp	r1, #71	; 0x47
 800af2a:	d1c1      	bne.n	800aeb0 <_printf_float+0xd0>
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d1bf      	bne.n	800aeb0 <_printf_float+0xd0>
 800af30:	2301      	movs	r3, #1
 800af32:	e7bc      	b.n	800aeae <_printf_float+0xce>
 800af34:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800af38:	d118      	bne.n	800af6c <_printf_float+0x18c>
 800af3a:	2900      	cmp	r1, #0
 800af3c:	6863      	ldr	r3, [r4, #4]
 800af3e:	dd0b      	ble.n	800af58 <_printf_float+0x178>
 800af40:	6121      	str	r1, [r4, #16]
 800af42:	b913      	cbnz	r3, 800af4a <_printf_float+0x16a>
 800af44:	6822      	ldr	r2, [r4, #0]
 800af46:	07d0      	lsls	r0, r2, #31
 800af48:	d502      	bpl.n	800af50 <_printf_float+0x170>
 800af4a:	3301      	adds	r3, #1
 800af4c:	440b      	add	r3, r1
 800af4e:	6123      	str	r3, [r4, #16]
 800af50:	2300      	movs	r3, #0
 800af52:	65a1      	str	r1, [r4, #88]	; 0x58
 800af54:	9304      	str	r3, [sp, #16]
 800af56:	e7de      	b.n	800af16 <_printf_float+0x136>
 800af58:	b913      	cbnz	r3, 800af60 <_printf_float+0x180>
 800af5a:	6822      	ldr	r2, [r4, #0]
 800af5c:	07d2      	lsls	r2, r2, #31
 800af5e:	d501      	bpl.n	800af64 <_printf_float+0x184>
 800af60:	3302      	adds	r3, #2
 800af62:	e7f4      	b.n	800af4e <_printf_float+0x16e>
 800af64:	2301      	movs	r3, #1
 800af66:	e7f2      	b.n	800af4e <_printf_float+0x16e>
 800af68:	f04f 0967 	mov.w	r9, #103	; 0x67
 800af6c:	9b08      	ldr	r3, [sp, #32]
 800af6e:	4299      	cmp	r1, r3
 800af70:	db05      	blt.n	800af7e <_printf_float+0x19e>
 800af72:	6823      	ldr	r3, [r4, #0]
 800af74:	6121      	str	r1, [r4, #16]
 800af76:	07d8      	lsls	r0, r3, #31
 800af78:	d5ea      	bpl.n	800af50 <_printf_float+0x170>
 800af7a:	1c4b      	adds	r3, r1, #1
 800af7c:	e7e7      	b.n	800af4e <_printf_float+0x16e>
 800af7e:	2900      	cmp	r1, #0
 800af80:	bfd4      	ite	le
 800af82:	f1c1 0202 	rsble	r2, r1, #2
 800af86:	2201      	movgt	r2, #1
 800af88:	4413      	add	r3, r2
 800af8a:	e7e0      	b.n	800af4e <_printf_float+0x16e>
 800af8c:	6823      	ldr	r3, [r4, #0]
 800af8e:	055a      	lsls	r2, r3, #21
 800af90:	d407      	bmi.n	800afa2 <_printf_float+0x1c2>
 800af92:	6923      	ldr	r3, [r4, #16]
 800af94:	4642      	mov	r2, r8
 800af96:	4631      	mov	r1, r6
 800af98:	4628      	mov	r0, r5
 800af9a:	47b8      	blx	r7
 800af9c:	3001      	adds	r0, #1
 800af9e:	d12a      	bne.n	800aff6 <_printf_float+0x216>
 800afa0:	e76a      	b.n	800ae78 <_printf_float+0x98>
 800afa2:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800afa6:	f240 80e0 	bls.w	800b16a <_printf_float+0x38a>
 800afaa:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800afae:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800afb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800afb6:	d133      	bne.n	800b020 <_printf_float+0x240>
 800afb8:	4a37      	ldr	r2, [pc, #220]	; (800b098 <_printf_float+0x2b8>)
 800afba:	2301      	movs	r3, #1
 800afbc:	4631      	mov	r1, r6
 800afbe:	4628      	mov	r0, r5
 800afc0:	47b8      	blx	r7
 800afc2:	3001      	adds	r0, #1
 800afc4:	f43f af58 	beq.w	800ae78 <_printf_float+0x98>
 800afc8:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800afcc:	429a      	cmp	r2, r3
 800afce:	db02      	blt.n	800afd6 <_printf_float+0x1f6>
 800afd0:	6823      	ldr	r3, [r4, #0]
 800afd2:	07d8      	lsls	r0, r3, #31
 800afd4:	d50f      	bpl.n	800aff6 <_printf_float+0x216>
 800afd6:	4653      	mov	r3, sl
 800afd8:	465a      	mov	r2, fp
 800afda:	4631      	mov	r1, r6
 800afdc:	4628      	mov	r0, r5
 800afde:	47b8      	blx	r7
 800afe0:	3001      	adds	r0, #1
 800afe2:	f43f af49 	beq.w	800ae78 <_printf_float+0x98>
 800afe6:	f04f 0800 	mov.w	r8, #0
 800afea:	f104 091a 	add.w	r9, r4, #26
 800afee:	9b08      	ldr	r3, [sp, #32]
 800aff0:	3b01      	subs	r3, #1
 800aff2:	4543      	cmp	r3, r8
 800aff4:	dc09      	bgt.n	800b00a <_printf_float+0x22a>
 800aff6:	6823      	ldr	r3, [r4, #0]
 800aff8:	079b      	lsls	r3, r3, #30
 800affa:	f100 8106 	bmi.w	800b20a <_printf_float+0x42a>
 800affe:	68e0      	ldr	r0, [r4, #12]
 800b000:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b002:	4298      	cmp	r0, r3
 800b004:	bfb8      	it	lt
 800b006:	4618      	movlt	r0, r3
 800b008:	e738      	b.n	800ae7c <_printf_float+0x9c>
 800b00a:	2301      	movs	r3, #1
 800b00c:	464a      	mov	r2, r9
 800b00e:	4631      	mov	r1, r6
 800b010:	4628      	mov	r0, r5
 800b012:	47b8      	blx	r7
 800b014:	3001      	adds	r0, #1
 800b016:	f43f af2f 	beq.w	800ae78 <_printf_float+0x98>
 800b01a:	f108 0801 	add.w	r8, r8, #1
 800b01e:	e7e6      	b.n	800afee <_printf_float+0x20e>
 800b020:	9b07      	ldr	r3, [sp, #28]
 800b022:	2b00      	cmp	r3, #0
 800b024:	dc3a      	bgt.n	800b09c <_printf_float+0x2bc>
 800b026:	4a1c      	ldr	r2, [pc, #112]	; (800b098 <_printf_float+0x2b8>)
 800b028:	2301      	movs	r3, #1
 800b02a:	4631      	mov	r1, r6
 800b02c:	4628      	mov	r0, r5
 800b02e:	47b8      	blx	r7
 800b030:	3001      	adds	r0, #1
 800b032:	f43f af21 	beq.w	800ae78 <_printf_float+0x98>
 800b036:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 800b03a:	4313      	orrs	r3, r2
 800b03c:	d102      	bne.n	800b044 <_printf_float+0x264>
 800b03e:	6823      	ldr	r3, [r4, #0]
 800b040:	07d9      	lsls	r1, r3, #31
 800b042:	d5d8      	bpl.n	800aff6 <_printf_float+0x216>
 800b044:	4653      	mov	r3, sl
 800b046:	465a      	mov	r2, fp
 800b048:	4631      	mov	r1, r6
 800b04a:	4628      	mov	r0, r5
 800b04c:	47b8      	blx	r7
 800b04e:	3001      	adds	r0, #1
 800b050:	f43f af12 	beq.w	800ae78 <_printf_float+0x98>
 800b054:	f04f 0900 	mov.w	r9, #0
 800b058:	f104 0a1a 	add.w	sl, r4, #26
 800b05c:	9b07      	ldr	r3, [sp, #28]
 800b05e:	425b      	negs	r3, r3
 800b060:	454b      	cmp	r3, r9
 800b062:	dc01      	bgt.n	800b068 <_printf_float+0x288>
 800b064:	9b08      	ldr	r3, [sp, #32]
 800b066:	e795      	b.n	800af94 <_printf_float+0x1b4>
 800b068:	2301      	movs	r3, #1
 800b06a:	4652      	mov	r2, sl
 800b06c:	4631      	mov	r1, r6
 800b06e:	4628      	mov	r0, r5
 800b070:	47b8      	blx	r7
 800b072:	3001      	adds	r0, #1
 800b074:	f43f af00 	beq.w	800ae78 <_printf_float+0x98>
 800b078:	f109 0901 	add.w	r9, r9, #1
 800b07c:	e7ee      	b.n	800b05c <_printf_float+0x27c>
 800b07e:	bf00      	nop
 800b080:	ffffffff 	.word	0xffffffff
 800b084:	7fefffff 	.word	0x7fefffff
 800b088:	0801d558 	.word	0x0801d558
 800b08c:	0801d55c 	.word	0x0801d55c
 800b090:	0801d560 	.word	0x0801d560
 800b094:	0801d564 	.word	0x0801d564
 800b098:	0801d568 	.word	0x0801d568
 800b09c:	9a08      	ldr	r2, [sp, #32]
 800b09e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b0a0:	429a      	cmp	r2, r3
 800b0a2:	bfa8      	it	ge
 800b0a4:	461a      	movge	r2, r3
 800b0a6:	2a00      	cmp	r2, #0
 800b0a8:	4691      	mov	r9, r2
 800b0aa:	dc38      	bgt.n	800b11e <_printf_float+0x33e>
 800b0ac:	2300      	movs	r3, #0
 800b0ae:	9305      	str	r3, [sp, #20]
 800b0b0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b0b4:	f104 021a 	add.w	r2, r4, #26
 800b0b8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b0ba:	9905      	ldr	r1, [sp, #20]
 800b0bc:	9304      	str	r3, [sp, #16]
 800b0be:	eba3 0309 	sub.w	r3, r3, r9
 800b0c2:	428b      	cmp	r3, r1
 800b0c4:	dc33      	bgt.n	800b12e <_printf_float+0x34e>
 800b0c6:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800b0ca:	429a      	cmp	r2, r3
 800b0cc:	db3c      	blt.n	800b148 <_printf_float+0x368>
 800b0ce:	6823      	ldr	r3, [r4, #0]
 800b0d0:	07da      	lsls	r2, r3, #31
 800b0d2:	d439      	bmi.n	800b148 <_printf_float+0x368>
 800b0d4:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 800b0d8:	eba2 0903 	sub.w	r9, r2, r3
 800b0dc:	9b04      	ldr	r3, [sp, #16]
 800b0de:	1ad2      	subs	r2, r2, r3
 800b0e0:	4591      	cmp	r9, r2
 800b0e2:	bfa8      	it	ge
 800b0e4:	4691      	movge	r9, r2
 800b0e6:	f1b9 0f00 	cmp.w	r9, #0
 800b0ea:	dc35      	bgt.n	800b158 <_printf_float+0x378>
 800b0ec:	f04f 0800 	mov.w	r8, #0
 800b0f0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b0f4:	f104 0a1a 	add.w	sl, r4, #26
 800b0f8:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800b0fc:	1a9b      	subs	r3, r3, r2
 800b0fe:	eba3 0309 	sub.w	r3, r3, r9
 800b102:	4543      	cmp	r3, r8
 800b104:	f77f af77 	ble.w	800aff6 <_printf_float+0x216>
 800b108:	2301      	movs	r3, #1
 800b10a:	4652      	mov	r2, sl
 800b10c:	4631      	mov	r1, r6
 800b10e:	4628      	mov	r0, r5
 800b110:	47b8      	blx	r7
 800b112:	3001      	adds	r0, #1
 800b114:	f43f aeb0 	beq.w	800ae78 <_printf_float+0x98>
 800b118:	f108 0801 	add.w	r8, r8, #1
 800b11c:	e7ec      	b.n	800b0f8 <_printf_float+0x318>
 800b11e:	4613      	mov	r3, r2
 800b120:	4631      	mov	r1, r6
 800b122:	4642      	mov	r2, r8
 800b124:	4628      	mov	r0, r5
 800b126:	47b8      	blx	r7
 800b128:	3001      	adds	r0, #1
 800b12a:	d1bf      	bne.n	800b0ac <_printf_float+0x2cc>
 800b12c:	e6a4      	b.n	800ae78 <_printf_float+0x98>
 800b12e:	2301      	movs	r3, #1
 800b130:	4631      	mov	r1, r6
 800b132:	4628      	mov	r0, r5
 800b134:	9204      	str	r2, [sp, #16]
 800b136:	47b8      	blx	r7
 800b138:	3001      	adds	r0, #1
 800b13a:	f43f ae9d 	beq.w	800ae78 <_printf_float+0x98>
 800b13e:	9b05      	ldr	r3, [sp, #20]
 800b140:	9a04      	ldr	r2, [sp, #16]
 800b142:	3301      	adds	r3, #1
 800b144:	9305      	str	r3, [sp, #20]
 800b146:	e7b7      	b.n	800b0b8 <_printf_float+0x2d8>
 800b148:	4653      	mov	r3, sl
 800b14a:	465a      	mov	r2, fp
 800b14c:	4631      	mov	r1, r6
 800b14e:	4628      	mov	r0, r5
 800b150:	47b8      	blx	r7
 800b152:	3001      	adds	r0, #1
 800b154:	d1be      	bne.n	800b0d4 <_printf_float+0x2f4>
 800b156:	e68f      	b.n	800ae78 <_printf_float+0x98>
 800b158:	9a04      	ldr	r2, [sp, #16]
 800b15a:	464b      	mov	r3, r9
 800b15c:	4442      	add	r2, r8
 800b15e:	4631      	mov	r1, r6
 800b160:	4628      	mov	r0, r5
 800b162:	47b8      	blx	r7
 800b164:	3001      	adds	r0, #1
 800b166:	d1c1      	bne.n	800b0ec <_printf_float+0x30c>
 800b168:	e686      	b.n	800ae78 <_printf_float+0x98>
 800b16a:	9a08      	ldr	r2, [sp, #32]
 800b16c:	2a01      	cmp	r2, #1
 800b16e:	dc01      	bgt.n	800b174 <_printf_float+0x394>
 800b170:	07db      	lsls	r3, r3, #31
 800b172:	d537      	bpl.n	800b1e4 <_printf_float+0x404>
 800b174:	2301      	movs	r3, #1
 800b176:	4642      	mov	r2, r8
 800b178:	4631      	mov	r1, r6
 800b17a:	4628      	mov	r0, r5
 800b17c:	47b8      	blx	r7
 800b17e:	3001      	adds	r0, #1
 800b180:	f43f ae7a 	beq.w	800ae78 <_printf_float+0x98>
 800b184:	4653      	mov	r3, sl
 800b186:	465a      	mov	r2, fp
 800b188:	4631      	mov	r1, r6
 800b18a:	4628      	mov	r0, r5
 800b18c:	47b8      	blx	r7
 800b18e:	3001      	adds	r0, #1
 800b190:	f43f ae72 	beq.w	800ae78 <_printf_float+0x98>
 800b194:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800b198:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800b19c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b1a0:	9b08      	ldr	r3, [sp, #32]
 800b1a2:	d01a      	beq.n	800b1da <_printf_float+0x3fa>
 800b1a4:	3b01      	subs	r3, #1
 800b1a6:	f108 0201 	add.w	r2, r8, #1
 800b1aa:	4631      	mov	r1, r6
 800b1ac:	4628      	mov	r0, r5
 800b1ae:	47b8      	blx	r7
 800b1b0:	3001      	adds	r0, #1
 800b1b2:	d10e      	bne.n	800b1d2 <_printf_float+0x3f2>
 800b1b4:	e660      	b.n	800ae78 <_printf_float+0x98>
 800b1b6:	2301      	movs	r3, #1
 800b1b8:	464a      	mov	r2, r9
 800b1ba:	4631      	mov	r1, r6
 800b1bc:	4628      	mov	r0, r5
 800b1be:	47b8      	blx	r7
 800b1c0:	3001      	adds	r0, #1
 800b1c2:	f43f ae59 	beq.w	800ae78 <_printf_float+0x98>
 800b1c6:	f108 0801 	add.w	r8, r8, #1
 800b1ca:	9b08      	ldr	r3, [sp, #32]
 800b1cc:	3b01      	subs	r3, #1
 800b1ce:	4543      	cmp	r3, r8
 800b1d0:	dcf1      	bgt.n	800b1b6 <_printf_float+0x3d6>
 800b1d2:	9b04      	ldr	r3, [sp, #16]
 800b1d4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b1d8:	e6dd      	b.n	800af96 <_printf_float+0x1b6>
 800b1da:	f04f 0800 	mov.w	r8, #0
 800b1de:	f104 091a 	add.w	r9, r4, #26
 800b1e2:	e7f2      	b.n	800b1ca <_printf_float+0x3ea>
 800b1e4:	2301      	movs	r3, #1
 800b1e6:	4642      	mov	r2, r8
 800b1e8:	e7df      	b.n	800b1aa <_printf_float+0x3ca>
 800b1ea:	2301      	movs	r3, #1
 800b1ec:	464a      	mov	r2, r9
 800b1ee:	4631      	mov	r1, r6
 800b1f0:	4628      	mov	r0, r5
 800b1f2:	47b8      	blx	r7
 800b1f4:	3001      	adds	r0, #1
 800b1f6:	f43f ae3f 	beq.w	800ae78 <_printf_float+0x98>
 800b1fa:	f108 0801 	add.w	r8, r8, #1
 800b1fe:	68e3      	ldr	r3, [r4, #12]
 800b200:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b202:	1a5b      	subs	r3, r3, r1
 800b204:	4543      	cmp	r3, r8
 800b206:	dcf0      	bgt.n	800b1ea <_printf_float+0x40a>
 800b208:	e6f9      	b.n	800affe <_printf_float+0x21e>
 800b20a:	f04f 0800 	mov.w	r8, #0
 800b20e:	f104 0919 	add.w	r9, r4, #25
 800b212:	e7f4      	b.n	800b1fe <_printf_float+0x41e>

0800b214 <_printf_common>:
 800b214:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b218:	4616      	mov	r6, r2
 800b21a:	4699      	mov	r9, r3
 800b21c:	688a      	ldr	r2, [r1, #8]
 800b21e:	690b      	ldr	r3, [r1, #16]
 800b220:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b224:	4293      	cmp	r3, r2
 800b226:	bfb8      	it	lt
 800b228:	4613      	movlt	r3, r2
 800b22a:	6033      	str	r3, [r6, #0]
 800b22c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b230:	4607      	mov	r7, r0
 800b232:	460c      	mov	r4, r1
 800b234:	b10a      	cbz	r2, 800b23a <_printf_common+0x26>
 800b236:	3301      	adds	r3, #1
 800b238:	6033      	str	r3, [r6, #0]
 800b23a:	6823      	ldr	r3, [r4, #0]
 800b23c:	0699      	lsls	r1, r3, #26
 800b23e:	bf42      	ittt	mi
 800b240:	6833      	ldrmi	r3, [r6, #0]
 800b242:	3302      	addmi	r3, #2
 800b244:	6033      	strmi	r3, [r6, #0]
 800b246:	6825      	ldr	r5, [r4, #0]
 800b248:	f015 0506 	ands.w	r5, r5, #6
 800b24c:	d106      	bne.n	800b25c <_printf_common+0x48>
 800b24e:	f104 0a19 	add.w	sl, r4, #25
 800b252:	68e3      	ldr	r3, [r4, #12]
 800b254:	6832      	ldr	r2, [r6, #0]
 800b256:	1a9b      	subs	r3, r3, r2
 800b258:	42ab      	cmp	r3, r5
 800b25a:	dc26      	bgt.n	800b2aa <_printf_common+0x96>
 800b25c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b260:	1e13      	subs	r3, r2, #0
 800b262:	6822      	ldr	r2, [r4, #0]
 800b264:	bf18      	it	ne
 800b266:	2301      	movne	r3, #1
 800b268:	0692      	lsls	r2, r2, #26
 800b26a:	d42b      	bmi.n	800b2c4 <_printf_common+0xb0>
 800b26c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b270:	4649      	mov	r1, r9
 800b272:	4638      	mov	r0, r7
 800b274:	47c0      	blx	r8
 800b276:	3001      	adds	r0, #1
 800b278:	d01e      	beq.n	800b2b8 <_printf_common+0xa4>
 800b27a:	6823      	ldr	r3, [r4, #0]
 800b27c:	6922      	ldr	r2, [r4, #16]
 800b27e:	f003 0306 	and.w	r3, r3, #6
 800b282:	2b04      	cmp	r3, #4
 800b284:	bf02      	ittt	eq
 800b286:	68e5      	ldreq	r5, [r4, #12]
 800b288:	6833      	ldreq	r3, [r6, #0]
 800b28a:	1aed      	subeq	r5, r5, r3
 800b28c:	68a3      	ldr	r3, [r4, #8]
 800b28e:	bf0c      	ite	eq
 800b290:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b294:	2500      	movne	r5, #0
 800b296:	4293      	cmp	r3, r2
 800b298:	bfc4      	itt	gt
 800b29a:	1a9b      	subgt	r3, r3, r2
 800b29c:	18ed      	addgt	r5, r5, r3
 800b29e:	2600      	movs	r6, #0
 800b2a0:	341a      	adds	r4, #26
 800b2a2:	42b5      	cmp	r5, r6
 800b2a4:	d11a      	bne.n	800b2dc <_printf_common+0xc8>
 800b2a6:	2000      	movs	r0, #0
 800b2a8:	e008      	b.n	800b2bc <_printf_common+0xa8>
 800b2aa:	2301      	movs	r3, #1
 800b2ac:	4652      	mov	r2, sl
 800b2ae:	4649      	mov	r1, r9
 800b2b0:	4638      	mov	r0, r7
 800b2b2:	47c0      	blx	r8
 800b2b4:	3001      	adds	r0, #1
 800b2b6:	d103      	bne.n	800b2c0 <_printf_common+0xac>
 800b2b8:	f04f 30ff 	mov.w	r0, #4294967295
 800b2bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2c0:	3501      	adds	r5, #1
 800b2c2:	e7c6      	b.n	800b252 <_printf_common+0x3e>
 800b2c4:	18e1      	adds	r1, r4, r3
 800b2c6:	1c5a      	adds	r2, r3, #1
 800b2c8:	2030      	movs	r0, #48	; 0x30
 800b2ca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b2ce:	4422      	add	r2, r4
 800b2d0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b2d4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b2d8:	3302      	adds	r3, #2
 800b2da:	e7c7      	b.n	800b26c <_printf_common+0x58>
 800b2dc:	2301      	movs	r3, #1
 800b2de:	4622      	mov	r2, r4
 800b2e0:	4649      	mov	r1, r9
 800b2e2:	4638      	mov	r0, r7
 800b2e4:	47c0      	blx	r8
 800b2e6:	3001      	adds	r0, #1
 800b2e8:	d0e6      	beq.n	800b2b8 <_printf_common+0xa4>
 800b2ea:	3601      	adds	r6, #1
 800b2ec:	e7d9      	b.n	800b2a2 <_printf_common+0x8e>
	...

0800b2f0 <_printf_i>:
 800b2f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b2f4:	7e0f      	ldrb	r7, [r1, #24]
 800b2f6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b2f8:	2f78      	cmp	r7, #120	; 0x78
 800b2fa:	4691      	mov	r9, r2
 800b2fc:	4680      	mov	r8, r0
 800b2fe:	460c      	mov	r4, r1
 800b300:	469a      	mov	sl, r3
 800b302:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b306:	d807      	bhi.n	800b318 <_printf_i+0x28>
 800b308:	2f62      	cmp	r7, #98	; 0x62
 800b30a:	d80a      	bhi.n	800b322 <_printf_i+0x32>
 800b30c:	2f00      	cmp	r7, #0
 800b30e:	f000 80d4 	beq.w	800b4ba <_printf_i+0x1ca>
 800b312:	2f58      	cmp	r7, #88	; 0x58
 800b314:	f000 80c0 	beq.w	800b498 <_printf_i+0x1a8>
 800b318:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b31c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b320:	e03a      	b.n	800b398 <_printf_i+0xa8>
 800b322:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b326:	2b15      	cmp	r3, #21
 800b328:	d8f6      	bhi.n	800b318 <_printf_i+0x28>
 800b32a:	a101      	add	r1, pc, #4	; (adr r1, 800b330 <_printf_i+0x40>)
 800b32c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b330:	0800b389 	.word	0x0800b389
 800b334:	0800b39d 	.word	0x0800b39d
 800b338:	0800b319 	.word	0x0800b319
 800b33c:	0800b319 	.word	0x0800b319
 800b340:	0800b319 	.word	0x0800b319
 800b344:	0800b319 	.word	0x0800b319
 800b348:	0800b39d 	.word	0x0800b39d
 800b34c:	0800b319 	.word	0x0800b319
 800b350:	0800b319 	.word	0x0800b319
 800b354:	0800b319 	.word	0x0800b319
 800b358:	0800b319 	.word	0x0800b319
 800b35c:	0800b4a1 	.word	0x0800b4a1
 800b360:	0800b3c9 	.word	0x0800b3c9
 800b364:	0800b45b 	.word	0x0800b45b
 800b368:	0800b319 	.word	0x0800b319
 800b36c:	0800b319 	.word	0x0800b319
 800b370:	0800b4c3 	.word	0x0800b4c3
 800b374:	0800b319 	.word	0x0800b319
 800b378:	0800b3c9 	.word	0x0800b3c9
 800b37c:	0800b319 	.word	0x0800b319
 800b380:	0800b319 	.word	0x0800b319
 800b384:	0800b463 	.word	0x0800b463
 800b388:	682b      	ldr	r3, [r5, #0]
 800b38a:	1d1a      	adds	r2, r3, #4
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	602a      	str	r2, [r5, #0]
 800b390:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b394:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b398:	2301      	movs	r3, #1
 800b39a:	e09f      	b.n	800b4dc <_printf_i+0x1ec>
 800b39c:	6820      	ldr	r0, [r4, #0]
 800b39e:	682b      	ldr	r3, [r5, #0]
 800b3a0:	0607      	lsls	r7, r0, #24
 800b3a2:	f103 0104 	add.w	r1, r3, #4
 800b3a6:	6029      	str	r1, [r5, #0]
 800b3a8:	d501      	bpl.n	800b3ae <_printf_i+0xbe>
 800b3aa:	681e      	ldr	r6, [r3, #0]
 800b3ac:	e003      	b.n	800b3b6 <_printf_i+0xc6>
 800b3ae:	0646      	lsls	r6, r0, #25
 800b3b0:	d5fb      	bpl.n	800b3aa <_printf_i+0xba>
 800b3b2:	f9b3 6000 	ldrsh.w	r6, [r3]
 800b3b6:	2e00      	cmp	r6, #0
 800b3b8:	da03      	bge.n	800b3c2 <_printf_i+0xd2>
 800b3ba:	232d      	movs	r3, #45	; 0x2d
 800b3bc:	4276      	negs	r6, r6
 800b3be:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b3c2:	485a      	ldr	r0, [pc, #360]	; (800b52c <_printf_i+0x23c>)
 800b3c4:	230a      	movs	r3, #10
 800b3c6:	e012      	b.n	800b3ee <_printf_i+0xfe>
 800b3c8:	682b      	ldr	r3, [r5, #0]
 800b3ca:	6820      	ldr	r0, [r4, #0]
 800b3cc:	1d19      	adds	r1, r3, #4
 800b3ce:	6029      	str	r1, [r5, #0]
 800b3d0:	0605      	lsls	r5, r0, #24
 800b3d2:	d501      	bpl.n	800b3d8 <_printf_i+0xe8>
 800b3d4:	681e      	ldr	r6, [r3, #0]
 800b3d6:	e002      	b.n	800b3de <_printf_i+0xee>
 800b3d8:	0641      	lsls	r1, r0, #25
 800b3da:	d5fb      	bpl.n	800b3d4 <_printf_i+0xe4>
 800b3dc:	881e      	ldrh	r6, [r3, #0]
 800b3de:	4853      	ldr	r0, [pc, #332]	; (800b52c <_printf_i+0x23c>)
 800b3e0:	2f6f      	cmp	r7, #111	; 0x6f
 800b3e2:	bf0c      	ite	eq
 800b3e4:	2308      	moveq	r3, #8
 800b3e6:	230a      	movne	r3, #10
 800b3e8:	2100      	movs	r1, #0
 800b3ea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b3ee:	6865      	ldr	r5, [r4, #4]
 800b3f0:	60a5      	str	r5, [r4, #8]
 800b3f2:	2d00      	cmp	r5, #0
 800b3f4:	bfa2      	ittt	ge
 800b3f6:	6821      	ldrge	r1, [r4, #0]
 800b3f8:	f021 0104 	bicge.w	r1, r1, #4
 800b3fc:	6021      	strge	r1, [r4, #0]
 800b3fe:	b90e      	cbnz	r6, 800b404 <_printf_i+0x114>
 800b400:	2d00      	cmp	r5, #0
 800b402:	d04b      	beq.n	800b49c <_printf_i+0x1ac>
 800b404:	4615      	mov	r5, r2
 800b406:	fbb6 f1f3 	udiv	r1, r6, r3
 800b40a:	fb03 6711 	mls	r7, r3, r1, r6
 800b40e:	5dc7      	ldrb	r7, [r0, r7]
 800b410:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b414:	4637      	mov	r7, r6
 800b416:	42bb      	cmp	r3, r7
 800b418:	460e      	mov	r6, r1
 800b41a:	d9f4      	bls.n	800b406 <_printf_i+0x116>
 800b41c:	2b08      	cmp	r3, #8
 800b41e:	d10b      	bne.n	800b438 <_printf_i+0x148>
 800b420:	6823      	ldr	r3, [r4, #0]
 800b422:	07de      	lsls	r6, r3, #31
 800b424:	d508      	bpl.n	800b438 <_printf_i+0x148>
 800b426:	6923      	ldr	r3, [r4, #16]
 800b428:	6861      	ldr	r1, [r4, #4]
 800b42a:	4299      	cmp	r1, r3
 800b42c:	bfde      	ittt	le
 800b42e:	2330      	movle	r3, #48	; 0x30
 800b430:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b434:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b438:	1b52      	subs	r2, r2, r5
 800b43a:	6122      	str	r2, [r4, #16]
 800b43c:	f8cd a000 	str.w	sl, [sp]
 800b440:	464b      	mov	r3, r9
 800b442:	aa03      	add	r2, sp, #12
 800b444:	4621      	mov	r1, r4
 800b446:	4640      	mov	r0, r8
 800b448:	f7ff fee4 	bl	800b214 <_printf_common>
 800b44c:	3001      	adds	r0, #1
 800b44e:	d14a      	bne.n	800b4e6 <_printf_i+0x1f6>
 800b450:	f04f 30ff 	mov.w	r0, #4294967295
 800b454:	b004      	add	sp, #16
 800b456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b45a:	6823      	ldr	r3, [r4, #0]
 800b45c:	f043 0320 	orr.w	r3, r3, #32
 800b460:	6023      	str	r3, [r4, #0]
 800b462:	4833      	ldr	r0, [pc, #204]	; (800b530 <_printf_i+0x240>)
 800b464:	2778      	movs	r7, #120	; 0x78
 800b466:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b46a:	6823      	ldr	r3, [r4, #0]
 800b46c:	6829      	ldr	r1, [r5, #0]
 800b46e:	061f      	lsls	r7, r3, #24
 800b470:	f851 6b04 	ldr.w	r6, [r1], #4
 800b474:	d402      	bmi.n	800b47c <_printf_i+0x18c>
 800b476:	065f      	lsls	r7, r3, #25
 800b478:	bf48      	it	mi
 800b47a:	b2b6      	uxthmi	r6, r6
 800b47c:	07df      	lsls	r7, r3, #31
 800b47e:	bf48      	it	mi
 800b480:	f043 0320 	orrmi.w	r3, r3, #32
 800b484:	6029      	str	r1, [r5, #0]
 800b486:	bf48      	it	mi
 800b488:	6023      	strmi	r3, [r4, #0]
 800b48a:	b91e      	cbnz	r6, 800b494 <_printf_i+0x1a4>
 800b48c:	6823      	ldr	r3, [r4, #0]
 800b48e:	f023 0320 	bic.w	r3, r3, #32
 800b492:	6023      	str	r3, [r4, #0]
 800b494:	2310      	movs	r3, #16
 800b496:	e7a7      	b.n	800b3e8 <_printf_i+0xf8>
 800b498:	4824      	ldr	r0, [pc, #144]	; (800b52c <_printf_i+0x23c>)
 800b49a:	e7e4      	b.n	800b466 <_printf_i+0x176>
 800b49c:	4615      	mov	r5, r2
 800b49e:	e7bd      	b.n	800b41c <_printf_i+0x12c>
 800b4a0:	682b      	ldr	r3, [r5, #0]
 800b4a2:	6826      	ldr	r6, [r4, #0]
 800b4a4:	6961      	ldr	r1, [r4, #20]
 800b4a6:	1d18      	adds	r0, r3, #4
 800b4a8:	6028      	str	r0, [r5, #0]
 800b4aa:	0635      	lsls	r5, r6, #24
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	d501      	bpl.n	800b4b4 <_printf_i+0x1c4>
 800b4b0:	6019      	str	r1, [r3, #0]
 800b4b2:	e002      	b.n	800b4ba <_printf_i+0x1ca>
 800b4b4:	0670      	lsls	r0, r6, #25
 800b4b6:	d5fb      	bpl.n	800b4b0 <_printf_i+0x1c0>
 800b4b8:	8019      	strh	r1, [r3, #0]
 800b4ba:	2300      	movs	r3, #0
 800b4bc:	6123      	str	r3, [r4, #16]
 800b4be:	4615      	mov	r5, r2
 800b4c0:	e7bc      	b.n	800b43c <_printf_i+0x14c>
 800b4c2:	682b      	ldr	r3, [r5, #0]
 800b4c4:	1d1a      	adds	r2, r3, #4
 800b4c6:	602a      	str	r2, [r5, #0]
 800b4c8:	681d      	ldr	r5, [r3, #0]
 800b4ca:	6862      	ldr	r2, [r4, #4]
 800b4cc:	2100      	movs	r1, #0
 800b4ce:	4628      	mov	r0, r5
 800b4d0:	f7f4 feb6 	bl	8000240 <memchr>
 800b4d4:	b108      	cbz	r0, 800b4da <_printf_i+0x1ea>
 800b4d6:	1b40      	subs	r0, r0, r5
 800b4d8:	6060      	str	r0, [r4, #4]
 800b4da:	6863      	ldr	r3, [r4, #4]
 800b4dc:	6123      	str	r3, [r4, #16]
 800b4de:	2300      	movs	r3, #0
 800b4e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b4e4:	e7aa      	b.n	800b43c <_printf_i+0x14c>
 800b4e6:	6923      	ldr	r3, [r4, #16]
 800b4e8:	462a      	mov	r2, r5
 800b4ea:	4649      	mov	r1, r9
 800b4ec:	4640      	mov	r0, r8
 800b4ee:	47d0      	blx	sl
 800b4f0:	3001      	adds	r0, #1
 800b4f2:	d0ad      	beq.n	800b450 <_printf_i+0x160>
 800b4f4:	6823      	ldr	r3, [r4, #0]
 800b4f6:	079b      	lsls	r3, r3, #30
 800b4f8:	d413      	bmi.n	800b522 <_printf_i+0x232>
 800b4fa:	68e0      	ldr	r0, [r4, #12]
 800b4fc:	9b03      	ldr	r3, [sp, #12]
 800b4fe:	4298      	cmp	r0, r3
 800b500:	bfb8      	it	lt
 800b502:	4618      	movlt	r0, r3
 800b504:	e7a6      	b.n	800b454 <_printf_i+0x164>
 800b506:	2301      	movs	r3, #1
 800b508:	4632      	mov	r2, r6
 800b50a:	4649      	mov	r1, r9
 800b50c:	4640      	mov	r0, r8
 800b50e:	47d0      	blx	sl
 800b510:	3001      	adds	r0, #1
 800b512:	d09d      	beq.n	800b450 <_printf_i+0x160>
 800b514:	3501      	adds	r5, #1
 800b516:	68e3      	ldr	r3, [r4, #12]
 800b518:	9903      	ldr	r1, [sp, #12]
 800b51a:	1a5b      	subs	r3, r3, r1
 800b51c:	42ab      	cmp	r3, r5
 800b51e:	dcf2      	bgt.n	800b506 <_printf_i+0x216>
 800b520:	e7eb      	b.n	800b4fa <_printf_i+0x20a>
 800b522:	2500      	movs	r5, #0
 800b524:	f104 0619 	add.w	r6, r4, #25
 800b528:	e7f5      	b.n	800b516 <_printf_i+0x226>
 800b52a:	bf00      	nop
 800b52c:	0801d56a 	.word	0x0801d56a
 800b530:	0801d57b 	.word	0x0801d57b

0800b534 <std>:
 800b534:	2300      	movs	r3, #0
 800b536:	b510      	push	{r4, lr}
 800b538:	4604      	mov	r4, r0
 800b53a:	e9c0 3300 	strd	r3, r3, [r0]
 800b53e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b542:	6083      	str	r3, [r0, #8]
 800b544:	8181      	strh	r1, [r0, #12]
 800b546:	6643      	str	r3, [r0, #100]	; 0x64
 800b548:	81c2      	strh	r2, [r0, #14]
 800b54a:	6183      	str	r3, [r0, #24]
 800b54c:	4619      	mov	r1, r3
 800b54e:	2208      	movs	r2, #8
 800b550:	305c      	adds	r0, #92	; 0x5c
 800b552:	f000 fa4b 	bl	800b9ec <memset>
 800b556:	4b0d      	ldr	r3, [pc, #52]	; (800b58c <std+0x58>)
 800b558:	6263      	str	r3, [r4, #36]	; 0x24
 800b55a:	4b0d      	ldr	r3, [pc, #52]	; (800b590 <std+0x5c>)
 800b55c:	62a3      	str	r3, [r4, #40]	; 0x28
 800b55e:	4b0d      	ldr	r3, [pc, #52]	; (800b594 <std+0x60>)
 800b560:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b562:	4b0d      	ldr	r3, [pc, #52]	; (800b598 <std+0x64>)
 800b564:	6323      	str	r3, [r4, #48]	; 0x30
 800b566:	4b0d      	ldr	r3, [pc, #52]	; (800b59c <std+0x68>)
 800b568:	6224      	str	r4, [r4, #32]
 800b56a:	429c      	cmp	r4, r3
 800b56c:	d006      	beq.n	800b57c <std+0x48>
 800b56e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800b572:	4294      	cmp	r4, r2
 800b574:	d002      	beq.n	800b57c <std+0x48>
 800b576:	33d0      	adds	r3, #208	; 0xd0
 800b578:	429c      	cmp	r4, r3
 800b57a:	d105      	bne.n	800b588 <std+0x54>
 800b57c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b580:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b584:	f000 babe 	b.w	800bb04 <__retarget_lock_init_recursive>
 800b588:	bd10      	pop	{r4, pc}
 800b58a:	bf00      	nop
 800b58c:	0800b83d 	.word	0x0800b83d
 800b590:	0800b85f 	.word	0x0800b85f
 800b594:	0800b897 	.word	0x0800b897
 800b598:	0800b8bb 	.word	0x0800b8bb
 800b59c:	2001ae64 	.word	0x2001ae64

0800b5a0 <stdio_exit_handler>:
 800b5a0:	4a02      	ldr	r2, [pc, #8]	; (800b5ac <stdio_exit_handler+0xc>)
 800b5a2:	4903      	ldr	r1, [pc, #12]	; (800b5b0 <stdio_exit_handler+0x10>)
 800b5a4:	4803      	ldr	r0, [pc, #12]	; (800b5b4 <stdio_exit_handler+0x14>)
 800b5a6:	f000 b869 	b.w	800b67c <_fwalk_sglue>
 800b5aa:	bf00      	nop
 800b5ac:	20000e5c 	.word	0x20000e5c
 800b5b0:	0800d4f5 	.word	0x0800d4f5
 800b5b4:	20000e68 	.word	0x20000e68

0800b5b8 <cleanup_stdio>:
 800b5b8:	6841      	ldr	r1, [r0, #4]
 800b5ba:	4b0c      	ldr	r3, [pc, #48]	; (800b5ec <cleanup_stdio+0x34>)
 800b5bc:	4299      	cmp	r1, r3
 800b5be:	b510      	push	{r4, lr}
 800b5c0:	4604      	mov	r4, r0
 800b5c2:	d001      	beq.n	800b5c8 <cleanup_stdio+0x10>
 800b5c4:	f001 ff96 	bl	800d4f4 <_fflush_r>
 800b5c8:	68a1      	ldr	r1, [r4, #8]
 800b5ca:	4b09      	ldr	r3, [pc, #36]	; (800b5f0 <cleanup_stdio+0x38>)
 800b5cc:	4299      	cmp	r1, r3
 800b5ce:	d002      	beq.n	800b5d6 <cleanup_stdio+0x1e>
 800b5d0:	4620      	mov	r0, r4
 800b5d2:	f001 ff8f 	bl	800d4f4 <_fflush_r>
 800b5d6:	68e1      	ldr	r1, [r4, #12]
 800b5d8:	4b06      	ldr	r3, [pc, #24]	; (800b5f4 <cleanup_stdio+0x3c>)
 800b5da:	4299      	cmp	r1, r3
 800b5dc:	d004      	beq.n	800b5e8 <cleanup_stdio+0x30>
 800b5de:	4620      	mov	r0, r4
 800b5e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b5e4:	f001 bf86 	b.w	800d4f4 <_fflush_r>
 800b5e8:	bd10      	pop	{r4, pc}
 800b5ea:	bf00      	nop
 800b5ec:	2001ae64 	.word	0x2001ae64
 800b5f0:	2001aecc 	.word	0x2001aecc
 800b5f4:	2001af34 	.word	0x2001af34

0800b5f8 <global_stdio_init.part.0>:
 800b5f8:	b510      	push	{r4, lr}
 800b5fa:	4b0b      	ldr	r3, [pc, #44]	; (800b628 <global_stdio_init.part.0+0x30>)
 800b5fc:	4c0b      	ldr	r4, [pc, #44]	; (800b62c <global_stdio_init.part.0+0x34>)
 800b5fe:	4a0c      	ldr	r2, [pc, #48]	; (800b630 <global_stdio_init.part.0+0x38>)
 800b600:	601a      	str	r2, [r3, #0]
 800b602:	4620      	mov	r0, r4
 800b604:	2200      	movs	r2, #0
 800b606:	2104      	movs	r1, #4
 800b608:	f7ff ff94 	bl	800b534 <std>
 800b60c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800b610:	2201      	movs	r2, #1
 800b612:	2109      	movs	r1, #9
 800b614:	f7ff ff8e 	bl	800b534 <std>
 800b618:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800b61c:	2202      	movs	r2, #2
 800b61e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b622:	2112      	movs	r1, #18
 800b624:	f7ff bf86 	b.w	800b534 <std>
 800b628:	2001af9c 	.word	0x2001af9c
 800b62c:	2001ae64 	.word	0x2001ae64
 800b630:	0800b5a1 	.word	0x0800b5a1

0800b634 <__sfp_lock_acquire>:
 800b634:	4801      	ldr	r0, [pc, #4]	; (800b63c <__sfp_lock_acquire+0x8>)
 800b636:	f000 ba66 	b.w	800bb06 <__retarget_lock_acquire_recursive>
 800b63a:	bf00      	nop
 800b63c:	2001afa5 	.word	0x2001afa5

0800b640 <__sfp_lock_release>:
 800b640:	4801      	ldr	r0, [pc, #4]	; (800b648 <__sfp_lock_release+0x8>)
 800b642:	f000 ba61 	b.w	800bb08 <__retarget_lock_release_recursive>
 800b646:	bf00      	nop
 800b648:	2001afa5 	.word	0x2001afa5

0800b64c <__sinit>:
 800b64c:	b510      	push	{r4, lr}
 800b64e:	4604      	mov	r4, r0
 800b650:	f7ff fff0 	bl	800b634 <__sfp_lock_acquire>
 800b654:	6a23      	ldr	r3, [r4, #32]
 800b656:	b11b      	cbz	r3, 800b660 <__sinit+0x14>
 800b658:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b65c:	f7ff bff0 	b.w	800b640 <__sfp_lock_release>
 800b660:	4b04      	ldr	r3, [pc, #16]	; (800b674 <__sinit+0x28>)
 800b662:	6223      	str	r3, [r4, #32]
 800b664:	4b04      	ldr	r3, [pc, #16]	; (800b678 <__sinit+0x2c>)
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	2b00      	cmp	r3, #0
 800b66a:	d1f5      	bne.n	800b658 <__sinit+0xc>
 800b66c:	f7ff ffc4 	bl	800b5f8 <global_stdio_init.part.0>
 800b670:	e7f2      	b.n	800b658 <__sinit+0xc>
 800b672:	bf00      	nop
 800b674:	0800b5b9 	.word	0x0800b5b9
 800b678:	2001af9c 	.word	0x2001af9c

0800b67c <_fwalk_sglue>:
 800b67c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b680:	4607      	mov	r7, r0
 800b682:	4688      	mov	r8, r1
 800b684:	4614      	mov	r4, r2
 800b686:	2600      	movs	r6, #0
 800b688:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b68c:	f1b9 0901 	subs.w	r9, r9, #1
 800b690:	d505      	bpl.n	800b69e <_fwalk_sglue+0x22>
 800b692:	6824      	ldr	r4, [r4, #0]
 800b694:	2c00      	cmp	r4, #0
 800b696:	d1f7      	bne.n	800b688 <_fwalk_sglue+0xc>
 800b698:	4630      	mov	r0, r6
 800b69a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b69e:	89ab      	ldrh	r3, [r5, #12]
 800b6a0:	2b01      	cmp	r3, #1
 800b6a2:	d907      	bls.n	800b6b4 <_fwalk_sglue+0x38>
 800b6a4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b6a8:	3301      	adds	r3, #1
 800b6aa:	d003      	beq.n	800b6b4 <_fwalk_sglue+0x38>
 800b6ac:	4629      	mov	r1, r5
 800b6ae:	4638      	mov	r0, r7
 800b6b0:	47c0      	blx	r8
 800b6b2:	4306      	orrs	r6, r0
 800b6b4:	3568      	adds	r5, #104	; 0x68
 800b6b6:	e7e9      	b.n	800b68c <_fwalk_sglue+0x10>

0800b6b8 <iprintf>:
 800b6b8:	b40f      	push	{r0, r1, r2, r3}
 800b6ba:	b507      	push	{r0, r1, r2, lr}
 800b6bc:	4906      	ldr	r1, [pc, #24]	; (800b6d8 <iprintf+0x20>)
 800b6be:	ab04      	add	r3, sp, #16
 800b6c0:	6808      	ldr	r0, [r1, #0]
 800b6c2:	f853 2b04 	ldr.w	r2, [r3], #4
 800b6c6:	6881      	ldr	r1, [r0, #8]
 800b6c8:	9301      	str	r3, [sp, #4]
 800b6ca:	f001 fd73 	bl	800d1b4 <_vfiprintf_r>
 800b6ce:	b003      	add	sp, #12
 800b6d0:	f85d eb04 	ldr.w	lr, [sp], #4
 800b6d4:	b004      	add	sp, #16
 800b6d6:	4770      	bx	lr
 800b6d8:	20000eb4 	.word	0x20000eb4

0800b6dc <_puts_r>:
 800b6dc:	6a03      	ldr	r3, [r0, #32]
 800b6de:	b570      	push	{r4, r5, r6, lr}
 800b6e0:	6884      	ldr	r4, [r0, #8]
 800b6e2:	4605      	mov	r5, r0
 800b6e4:	460e      	mov	r6, r1
 800b6e6:	b90b      	cbnz	r3, 800b6ec <_puts_r+0x10>
 800b6e8:	f7ff ffb0 	bl	800b64c <__sinit>
 800b6ec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b6ee:	07db      	lsls	r3, r3, #31
 800b6f0:	d405      	bmi.n	800b6fe <_puts_r+0x22>
 800b6f2:	89a3      	ldrh	r3, [r4, #12]
 800b6f4:	0598      	lsls	r0, r3, #22
 800b6f6:	d402      	bmi.n	800b6fe <_puts_r+0x22>
 800b6f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b6fa:	f000 fa04 	bl	800bb06 <__retarget_lock_acquire_recursive>
 800b6fe:	89a3      	ldrh	r3, [r4, #12]
 800b700:	0719      	lsls	r1, r3, #28
 800b702:	d513      	bpl.n	800b72c <_puts_r+0x50>
 800b704:	6923      	ldr	r3, [r4, #16]
 800b706:	b18b      	cbz	r3, 800b72c <_puts_r+0x50>
 800b708:	3e01      	subs	r6, #1
 800b70a:	68a3      	ldr	r3, [r4, #8]
 800b70c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b710:	3b01      	subs	r3, #1
 800b712:	60a3      	str	r3, [r4, #8]
 800b714:	b9e9      	cbnz	r1, 800b752 <_puts_r+0x76>
 800b716:	2b00      	cmp	r3, #0
 800b718:	da2e      	bge.n	800b778 <_puts_r+0x9c>
 800b71a:	4622      	mov	r2, r4
 800b71c:	210a      	movs	r1, #10
 800b71e:	4628      	mov	r0, r5
 800b720:	f000 f8cf 	bl	800b8c2 <__swbuf_r>
 800b724:	3001      	adds	r0, #1
 800b726:	d007      	beq.n	800b738 <_puts_r+0x5c>
 800b728:	250a      	movs	r5, #10
 800b72a:	e007      	b.n	800b73c <_puts_r+0x60>
 800b72c:	4621      	mov	r1, r4
 800b72e:	4628      	mov	r0, r5
 800b730:	f000 f904 	bl	800b93c <__swsetup_r>
 800b734:	2800      	cmp	r0, #0
 800b736:	d0e7      	beq.n	800b708 <_puts_r+0x2c>
 800b738:	f04f 35ff 	mov.w	r5, #4294967295
 800b73c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b73e:	07da      	lsls	r2, r3, #31
 800b740:	d405      	bmi.n	800b74e <_puts_r+0x72>
 800b742:	89a3      	ldrh	r3, [r4, #12]
 800b744:	059b      	lsls	r3, r3, #22
 800b746:	d402      	bmi.n	800b74e <_puts_r+0x72>
 800b748:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b74a:	f000 f9dd 	bl	800bb08 <__retarget_lock_release_recursive>
 800b74e:	4628      	mov	r0, r5
 800b750:	bd70      	pop	{r4, r5, r6, pc}
 800b752:	2b00      	cmp	r3, #0
 800b754:	da04      	bge.n	800b760 <_puts_r+0x84>
 800b756:	69a2      	ldr	r2, [r4, #24]
 800b758:	429a      	cmp	r2, r3
 800b75a:	dc06      	bgt.n	800b76a <_puts_r+0x8e>
 800b75c:	290a      	cmp	r1, #10
 800b75e:	d004      	beq.n	800b76a <_puts_r+0x8e>
 800b760:	6823      	ldr	r3, [r4, #0]
 800b762:	1c5a      	adds	r2, r3, #1
 800b764:	6022      	str	r2, [r4, #0]
 800b766:	7019      	strb	r1, [r3, #0]
 800b768:	e7cf      	b.n	800b70a <_puts_r+0x2e>
 800b76a:	4622      	mov	r2, r4
 800b76c:	4628      	mov	r0, r5
 800b76e:	f000 f8a8 	bl	800b8c2 <__swbuf_r>
 800b772:	3001      	adds	r0, #1
 800b774:	d1c9      	bne.n	800b70a <_puts_r+0x2e>
 800b776:	e7df      	b.n	800b738 <_puts_r+0x5c>
 800b778:	6823      	ldr	r3, [r4, #0]
 800b77a:	250a      	movs	r5, #10
 800b77c:	1c5a      	adds	r2, r3, #1
 800b77e:	6022      	str	r2, [r4, #0]
 800b780:	701d      	strb	r5, [r3, #0]
 800b782:	e7db      	b.n	800b73c <_puts_r+0x60>

0800b784 <puts>:
 800b784:	4b02      	ldr	r3, [pc, #8]	; (800b790 <puts+0xc>)
 800b786:	4601      	mov	r1, r0
 800b788:	6818      	ldr	r0, [r3, #0]
 800b78a:	f7ff bfa7 	b.w	800b6dc <_puts_r>
 800b78e:	bf00      	nop
 800b790:	20000eb4 	.word	0x20000eb4

0800b794 <sniprintf>:
 800b794:	b40c      	push	{r2, r3}
 800b796:	b530      	push	{r4, r5, lr}
 800b798:	4b17      	ldr	r3, [pc, #92]	; (800b7f8 <sniprintf+0x64>)
 800b79a:	1e0c      	subs	r4, r1, #0
 800b79c:	681d      	ldr	r5, [r3, #0]
 800b79e:	b09d      	sub	sp, #116	; 0x74
 800b7a0:	da08      	bge.n	800b7b4 <sniprintf+0x20>
 800b7a2:	238b      	movs	r3, #139	; 0x8b
 800b7a4:	602b      	str	r3, [r5, #0]
 800b7a6:	f04f 30ff 	mov.w	r0, #4294967295
 800b7aa:	b01d      	add	sp, #116	; 0x74
 800b7ac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b7b0:	b002      	add	sp, #8
 800b7b2:	4770      	bx	lr
 800b7b4:	f44f 7302 	mov.w	r3, #520	; 0x208
 800b7b8:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b7bc:	bf14      	ite	ne
 800b7be:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b7c2:	4623      	moveq	r3, r4
 800b7c4:	9304      	str	r3, [sp, #16]
 800b7c6:	9307      	str	r3, [sp, #28]
 800b7c8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b7cc:	9002      	str	r0, [sp, #8]
 800b7ce:	9006      	str	r0, [sp, #24]
 800b7d0:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b7d4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800b7d6:	ab21      	add	r3, sp, #132	; 0x84
 800b7d8:	a902      	add	r1, sp, #8
 800b7da:	4628      	mov	r0, r5
 800b7dc:	9301      	str	r3, [sp, #4]
 800b7de:	f001 fbc1 	bl	800cf64 <_svfiprintf_r>
 800b7e2:	1c43      	adds	r3, r0, #1
 800b7e4:	bfbc      	itt	lt
 800b7e6:	238b      	movlt	r3, #139	; 0x8b
 800b7e8:	602b      	strlt	r3, [r5, #0]
 800b7ea:	2c00      	cmp	r4, #0
 800b7ec:	d0dd      	beq.n	800b7aa <sniprintf+0x16>
 800b7ee:	9b02      	ldr	r3, [sp, #8]
 800b7f0:	2200      	movs	r2, #0
 800b7f2:	701a      	strb	r2, [r3, #0]
 800b7f4:	e7d9      	b.n	800b7aa <sniprintf+0x16>
 800b7f6:	bf00      	nop
 800b7f8:	20000eb4 	.word	0x20000eb4

0800b7fc <siprintf>:
 800b7fc:	b40e      	push	{r1, r2, r3}
 800b7fe:	b500      	push	{lr}
 800b800:	b09c      	sub	sp, #112	; 0x70
 800b802:	ab1d      	add	r3, sp, #116	; 0x74
 800b804:	9002      	str	r0, [sp, #8]
 800b806:	9006      	str	r0, [sp, #24]
 800b808:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b80c:	4809      	ldr	r0, [pc, #36]	; (800b834 <siprintf+0x38>)
 800b80e:	9107      	str	r1, [sp, #28]
 800b810:	9104      	str	r1, [sp, #16]
 800b812:	4909      	ldr	r1, [pc, #36]	; (800b838 <siprintf+0x3c>)
 800b814:	f853 2b04 	ldr.w	r2, [r3], #4
 800b818:	9105      	str	r1, [sp, #20]
 800b81a:	6800      	ldr	r0, [r0, #0]
 800b81c:	9301      	str	r3, [sp, #4]
 800b81e:	a902      	add	r1, sp, #8
 800b820:	f001 fba0 	bl	800cf64 <_svfiprintf_r>
 800b824:	9b02      	ldr	r3, [sp, #8]
 800b826:	2200      	movs	r2, #0
 800b828:	701a      	strb	r2, [r3, #0]
 800b82a:	b01c      	add	sp, #112	; 0x70
 800b82c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b830:	b003      	add	sp, #12
 800b832:	4770      	bx	lr
 800b834:	20000eb4 	.word	0x20000eb4
 800b838:	ffff0208 	.word	0xffff0208

0800b83c <__sread>:
 800b83c:	b510      	push	{r4, lr}
 800b83e:	460c      	mov	r4, r1
 800b840:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b844:	f000 f900 	bl	800ba48 <_read_r>
 800b848:	2800      	cmp	r0, #0
 800b84a:	bfab      	itete	ge
 800b84c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b84e:	89a3      	ldrhlt	r3, [r4, #12]
 800b850:	181b      	addge	r3, r3, r0
 800b852:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b856:	bfac      	ite	ge
 800b858:	6563      	strge	r3, [r4, #84]	; 0x54
 800b85a:	81a3      	strhlt	r3, [r4, #12]
 800b85c:	bd10      	pop	{r4, pc}

0800b85e <__swrite>:
 800b85e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b862:	461f      	mov	r7, r3
 800b864:	898b      	ldrh	r3, [r1, #12]
 800b866:	05db      	lsls	r3, r3, #23
 800b868:	4605      	mov	r5, r0
 800b86a:	460c      	mov	r4, r1
 800b86c:	4616      	mov	r6, r2
 800b86e:	d505      	bpl.n	800b87c <__swrite+0x1e>
 800b870:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b874:	2302      	movs	r3, #2
 800b876:	2200      	movs	r2, #0
 800b878:	f000 f8d4 	bl	800ba24 <_lseek_r>
 800b87c:	89a3      	ldrh	r3, [r4, #12]
 800b87e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b882:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b886:	81a3      	strh	r3, [r4, #12]
 800b888:	4632      	mov	r2, r6
 800b88a:	463b      	mov	r3, r7
 800b88c:	4628      	mov	r0, r5
 800b88e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b892:	f000 b8fb 	b.w	800ba8c <_write_r>

0800b896 <__sseek>:
 800b896:	b510      	push	{r4, lr}
 800b898:	460c      	mov	r4, r1
 800b89a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b89e:	f000 f8c1 	bl	800ba24 <_lseek_r>
 800b8a2:	1c43      	adds	r3, r0, #1
 800b8a4:	89a3      	ldrh	r3, [r4, #12]
 800b8a6:	bf15      	itete	ne
 800b8a8:	6560      	strne	r0, [r4, #84]	; 0x54
 800b8aa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b8ae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b8b2:	81a3      	strheq	r3, [r4, #12]
 800b8b4:	bf18      	it	ne
 800b8b6:	81a3      	strhne	r3, [r4, #12]
 800b8b8:	bd10      	pop	{r4, pc}

0800b8ba <__sclose>:
 800b8ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b8be:	f000 b8a1 	b.w	800ba04 <_close_r>

0800b8c2 <__swbuf_r>:
 800b8c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8c4:	460e      	mov	r6, r1
 800b8c6:	4614      	mov	r4, r2
 800b8c8:	4605      	mov	r5, r0
 800b8ca:	b118      	cbz	r0, 800b8d4 <__swbuf_r+0x12>
 800b8cc:	6a03      	ldr	r3, [r0, #32]
 800b8ce:	b90b      	cbnz	r3, 800b8d4 <__swbuf_r+0x12>
 800b8d0:	f7ff febc 	bl	800b64c <__sinit>
 800b8d4:	69a3      	ldr	r3, [r4, #24]
 800b8d6:	60a3      	str	r3, [r4, #8]
 800b8d8:	89a3      	ldrh	r3, [r4, #12]
 800b8da:	071a      	lsls	r2, r3, #28
 800b8dc:	d525      	bpl.n	800b92a <__swbuf_r+0x68>
 800b8de:	6923      	ldr	r3, [r4, #16]
 800b8e0:	b31b      	cbz	r3, 800b92a <__swbuf_r+0x68>
 800b8e2:	6823      	ldr	r3, [r4, #0]
 800b8e4:	6922      	ldr	r2, [r4, #16]
 800b8e6:	1a98      	subs	r0, r3, r2
 800b8e8:	6963      	ldr	r3, [r4, #20]
 800b8ea:	b2f6      	uxtb	r6, r6
 800b8ec:	4283      	cmp	r3, r0
 800b8ee:	4637      	mov	r7, r6
 800b8f0:	dc04      	bgt.n	800b8fc <__swbuf_r+0x3a>
 800b8f2:	4621      	mov	r1, r4
 800b8f4:	4628      	mov	r0, r5
 800b8f6:	f001 fdfd 	bl	800d4f4 <_fflush_r>
 800b8fa:	b9e0      	cbnz	r0, 800b936 <__swbuf_r+0x74>
 800b8fc:	68a3      	ldr	r3, [r4, #8]
 800b8fe:	3b01      	subs	r3, #1
 800b900:	60a3      	str	r3, [r4, #8]
 800b902:	6823      	ldr	r3, [r4, #0]
 800b904:	1c5a      	adds	r2, r3, #1
 800b906:	6022      	str	r2, [r4, #0]
 800b908:	701e      	strb	r6, [r3, #0]
 800b90a:	6962      	ldr	r2, [r4, #20]
 800b90c:	1c43      	adds	r3, r0, #1
 800b90e:	429a      	cmp	r2, r3
 800b910:	d004      	beq.n	800b91c <__swbuf_r+0x5a>
 800b912:	89a3      	ldrh	r3, [r4, #12]
 800b914:	07db      	lsls	r3, r3, #31
 800b916:	d506      	bpl.n	800b926 <__swbuf_r+0x64>
 800b918:	2e0a      	cmp	r6, #10
 800b91a:	d104      	bne.n	800b926 <__swbuf_r+0x64>
 800b91c:	4621      	mov	r1, r4
 800b91e:	4628      	mov	r0, r5
 800b920:	f001 fde8 	bl	800d4f4 <_fflush_r>
 800b924:	b938      	cbnz	r0, 800b936 <__swbuf_r+0x74>
 800b926:	4638      	mov	r0, r7
 800b928:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b92a:	4621      	mov	r1, r4
 800b92c:	4628      	mov	r0, r5
 800b92e:	f000 f805 	bl	800b93c <__swsetup_r>
 800b932:	2800      	cmp	r0, #0
 800b934:	d0d5      	beq.n	800b8e2 <__swbuf_r+0x20>
 800b936:	f04f 37ff 	mov.w	r7, #4294967295
 800b93a:	e7f4      	b.n	800b926 <__swbuf_r+0x64>

0800b93c <__swsetup_r>:
 800b93c:	b538      	push	{r3, r4, r5, lr}
 800b93e:	4b2a      	ldr	r3, [pc, #168]	; (800b9e8 <__swsetup_r+0xac>)
 800b940:	4605      	mov	r5, r0
 800b942:	6818      	ldr	r0, [r3, #0]
 800b944:	460c      	mov	r4, r1
 800b946:	b118      	cbz	r0, 800b950 <__swsetup_r+0x14>
 800b948:	6a03      	ldr	r3, [r0, #32]
 800b94a:	b90b      	cbnz	r3, 800b950 <__swsetup_r+0x14>
 800b94c:	f7ff fe7e 	bl	800b64c <__sinit>
 800b950:	89a3      	ldrh	r3, [r4, #12]
 800b952:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b956:	0718      	lsls	r0, r3, #28
 800b958:	d422      	bmi.n	800b9a0 <__swsetup_r+0x64>
 800b95a:	06d9      	lsls	r1, r3, #27
 800b95c:	d407      	bmi.n	800b96e <__swsetup_r+0x32>
 800b95e:	2309      	movs	r3, #9
 800b960:	602b      	str	r3, [r5, #0]
 800b962:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b966:	81a3      	strh	r3, [r4, #12]
 800b968:	f04f 30ff 	mov.w	r0, #4294967295
 800b96c:	e034      	b.n	800b9d8 <__swsetup_r+0x9c>
 800b96e:	0758      	lsls	r0, r3, #29
 800b970:	d512      	bpl.n	800b998 <__swsetup_r+0x5c>
 800b972:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b974:	b141      	cbz	r1, 800b988 <__swsetup_r+0x4c>
 800b976:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b97a:	4299      	cmp	r1, r3
 800b97c:	d002      	beq.n	800b984 <__swsetup_r+0x48>
 800b97e:	4628      	mov	r0, r5
 800b980:	f000 fec6 	bl	800c710 <_free_r>
 800b984:	2300      	movs	r3, #0
 800b986:	6363      	str	r3, [r4, #52]	; 0x34
 800b988:	89a3      	ldrh	r3, [r4, #12]
 800b98a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b98e:	81a3      	strh	r3, [r4, #12]
 800b990:	2300      	movs	r3, #0
 800b992:	6063      	str	r3, [r4, #4]
 800b994:	6923      	ldr	r3, [r4, #16]
 800b996:	6023      	str	r3, [r4, #0]
 800b998:	89a3      	ldrh	r3, [r4, #12]
 800b99a:	f043 0308 	orr.w	r3, r3, #8
 800b99e:	81a3      	strh	r3, [r4, #12]
 800b9a0:	6923      	ldr	r3, [r4, #16]
 800b9a2:	b94b      	cbnz	r3, 800b9b8 <__swsetup_r+0x7c>
 800b9a4:	89a3      	ldrh	r3, [r4, #12]
 800b9a6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b9aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b9ae:	d003      	beq.n	800b9b8 <__swsetup_r+0x7c>
 800b9b0:	4621      	mov	r1, r4
 800b9b2:	4628      	mov	r0, r5
 800b9b4:	f001 fdec 	bl	800d590 <__smakebuf_r>
 800b9b8:	89a0      	ldrh	r0, [r4, #12]
 800b9ba:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b9be:	f010 0301 	ands.w	r3, r0, #1
 800b9c2:	d00a      	beq.n	800b9da <__swsetup_r+0x9e>
 800b9c4:	2300      	movs	r3, #0
 800b9c6:	60a3      	str	r3, [r4, #8]
 800b9c8:	6963      	ldr	r3, [r4, #20]
 800b9ca:	425b      	negs	r3, r3
 800b9cc:	61a3      	str	r3, [r4, #24]
 800b9ce:	6923      	ldr	r3, [r4, #16]
 800b9d0:	b943      	cbnz	r3, 800b9e4 <__swsetup_r+0xa8>
 800b9d2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b9d6:	d1c4      	bne.n	800b962 <__swsetup_r+0x26>
 800b9d8:	bd38      	pop	{r3, r4, r5, pc}
 800b9da:	0781      	lsls	r1, r0, #30
 800b9dc:	bf58      	it	pl
 800b9de:	6963      	ldrpl	r3, [r4, #20]
 800b9e0:	60a3      	str	r3, [r4, #8]
 800b9e2:	e7f4      	b.n	800b9ce <__swsetup_r+0x92>
 800b9e4:	2000      	movs	r0, #0
 800b9e6:	e7f7      	b.n	800b9d8 <__swsetup_r+0x9c>
 800b9e8:	20000eb4 	.word	0x20000eb4

0800b9ec <memset>:
 800b9ec:	4402      	add	r2, r0
 800b9ee:	4603      	mov	r3, r0
 800b9f0:	4293      	cmp	r3, r2
 800b9f2:	d100      	bne.n	800b9f6 <memset+0xa>
 800b9f4:	4770      	bx	lr
 800b9f6:	f803 1b01 	strb.w	r1, [r3], #1
 800b9fa:	e7f9      	b.n	800b9f0 <memset+0x4>

0800b9fc <_localeconv_r>:
 800b9fc:	4800      	ldr	r0, [pc, #0]	; (800ba00 <_localeconv_r+0x4>)
 800b9fe:	4770      	bx	lr
 800ba00:	20000fa8 	.word	0x20000fa8

0800ba04 <_close_r>:
 800ba04:	b538      	push	{r3, r4, r5, lr}
 800ba06:	4d06      	ldr	r5, [pc, #24]	; (800ba20 <_close_r+0x1c>)
 800ba08:	2300      	movs	r3, #0
 800ba0a:	4604      	mov	r4, r0
 800ba0c:	4608      	mov	r0, r1
 800ba0e:	602b      	str	r3, [r5, #0]
 800ba10:	f002 fa9e 	bl	800df50 <_close>
 800ba14:	1c43      	adds	r3, r0, #1
 800ba16:	d102      	bne.n	800ba1e <_close_r+0x1a>
 800ba18:	682b      	ldr	r3, [r5, #0]
 800ba1a:	b103      	cbz	r3, 800ba1e <_close_r+0x1a>
 800ba1c:	6023      	str	r3, [r4, #0]
 800ba1e:	bd38      	pop	{r3, r4, r5, pc}
 800ba20:	2001afa0 	.word	0x2001afa0

0800ba24 <_lseek_r>:
 800ba24:	b538      	push	{r3, r4, r5, lr}
 800ba26:	4d07      	ldr	r5, [pc, #28]	; (800ba44 <_lseek_r+0x20>)
 800ba28:	4604      	mov	r4, r0
 800ba2a:	4608      	mov	r0, r1
 800ba2c:	4611      	mov	r1, r2
 800ba2e:	2200      	movs	r2, #0
 800ba30:	602a      	str	r2, [r5, #0]
 800ba32:	461a      	mov	r2, r3
 800ba34:	f002 fab4 	bl	800dfa0 <_lseek>
 800ba38:	1c43      	adds	r3, r0, #1
 800ba3a:	d102      	bne.n	800ba42 <_lseek_r+0x1e>
 800ba3c:	682b      	ldr	r3, [r5, #0]
 800ba3e:	b103      	cbz	r3, 800ba42 <_lseek_r+0x1e>
 800ba40:	6023      	str	r3, [r4, #0]
 800ba42:	bd38      	pop	{r3, r4, r5, pc}
 800ba44:	2001afa0 	.word	0x2001afa0

0800ba48 <_read_r>:
 800ba48:	b538      	push	{r3, r4, r5, lr}
 800ba4a:	4d07      	ldr	r5, [pc, #28]	; (800ba68 <_read_r+0x20>)
 800ba4c:	4604      	mov	r4, r0
 800ba4e:	4608      	mov	r0, r1
 800ba50:	4611      	mov	r1, r2
 800ba52:	2200      	movs	r2, #0
 800ba54:	602a      	str	r2, [r5, #0]
 800ba56:	461a      	mov	r2, r3
 800ba58:	f002 faaa 	bl	800dfb0 <_read>
 800ba5c:	1c43      	adds	r3, r0, #1
 800ba5e:	d102      	bne.n	800ba66 <_read_r+0x1e>
 800ba60:	682b      	ldr	r3, [r5, #0]
 800ba62:	b103      	cbz	r3, 800ba66 <_read_r+0x1e>
 800ba64:	6023      	str	r3, [r4, #0]
 800ba66:	bd38      	pop	{r3, r4, r5, pc}
 800ba68:	2001afa0 	.word	0x2001afa0

0800ba6c <_sbrk_r>:
 800ba6c:	b538      	push	{r3, r4, r5, lr}
 800ba6e:	4d06      	ldr	r5, [pc, #24]	; (800ba88 <_sbrk_r+0x1c>)
 800ba70:	2300      	movs	r3, #0
 800ba72:	4604      	mov	r4, r0
 800ba74:	4608      	mov	r0, r1
 800ba76:	602b      	str	r3, [r5, #0]
 800ba78:	f7f8 f84c 	bl	8003b14 <_sbrk>
 800ba7c:	1c43      	adds	r3, r0, #1
 800ba7e:	d102      	bne.n	800ba86 <_sbrk_r+0x1a>
 800ba80:	682b      	ldr	r3, [r5, #0]
 800ba82:	b103      	cbz	r3, 800ba86 <_sbrk_r+0x1a>
 800ba84:	6023      	str	r3, [r4, #0]
 800ba86:	bd38      	pop	{r3, r4, r5, pc}
 800ba88:	2001afa0 	.word	0x2001afa0

0800ba8c <_write_r>:
 800ba8c:	b538      	push	{r3, r4, r5, lr}
 800ba8e:	4d07      	ldr	r5, [pc, #28]	; (800baac <_write_r+0x20>)
 800ba90:	4604      	mov	r4, r0
 800ba92:	4608      	mov	r0, r1
 800ba94:	4611      	mov	r1, r2
 800ba96:	2200      	movs	r2, #0
 800ba98:	602a      	str	r2, [r5, #0]
 800ba9a:	461a      	mov	r2, r3
 800ba9c:	f002 fa90 	bl	800dfc0 <_write>
 800baa0:	1c43      	adds	r3, r0, #1
 800baa2:	d102      	bne.n	800baaa <_write_r+0x1e>
 800baa4:	682b      	ldr	r3, [r5, #0]
 800baa6:	b103      	cbz	r3, 800baaa <_write_r+0x1e>
 800baa8:	6023      	str	r3, [r4, #0]
 800baaa:	bd38      	pop	{r3, r4, r5, pc}
 800baac:	2001afa0 	.word	0x2001afa0

0800bab0 <__errno>:
 800bab0:	4b01      	ldr	r3, [pc, #4]	; (800bab8 <__errno+0x8>)
 800bab2:	6818      	ldr	r0, [r3, #0]
 800bab4:	4770      	bx	lr
 800bab6:	bf00      	nop
 800bab8:	20000eb4 	.word	0x20000eb4

0800babc <__libc_init_array>:
 800babc:	b570      	push	{r4, r5, r6, lr}
 800babe:	4d0d      	ldr	r5, [pc, #52]	; (800baf4 <__libc_init_array+0x38>)
 800bac0:	4c0d      	ldr	r4, [pc, #52]	; (800baf8 <__libc_init_array+0x3c>)
 800bac2:	1b64      	subs	r4, r4, r5
 800bac4:	10a4      	asrs	r4, r4, #2
 800bac6:	2600      	movs	r6, #0
 800bac8:	42a6      	cmp	r6, r4
 800baca:	d109      	bne.n	800bae0 <__libc_init_array+0x24>
 800bacc:	4d0b      	ldr	r5, [pc, #44]	; (800bafc <__libc_init_array+0x40>)
 800bace:	4c0c      	ldr	r4, [pc, #48]	; (800bb00 <__libc_init_array+0x44>)
 800bad0:	f002 fa80 	bl	800dfd4 <_init>
 800bad4:	1b64      	subs	r4, r4, r5
 800bad6:	10a4      	asrs	r4, r4, #2
 800bad8:	2600      	movs	r6, #0
 800bada:	42a6      	cmp	r6, r4
 800badc:	d105      	bne.n	800baea <__libc_init_array+0x2e>
 800bade:	bd70      	pop	{r4, r5, r6, pc}
 800bae0:	f855 3b04 	ldr.w	r3, [r5], #4
 800bae4:	4798      	blx	r3
 800bae6:	3601      	adds	r6, #1
 800bae8:	e7ee      	b.n	800bac8 <__libc_init_array+0xc>
 800baea:	f855 3b04 	ldr.w	r3, [r5], #4
 800baee:	4798      	blx	r3
 800baf0:	3601      	adds	r6, #1
 800baf2:	e7f2      	b.n	800bada <__libc_init_array+0x1e>
 800baf4:	0801f2d8 	.word	0x0801f2d8
 800baf8:	0801f2d8 	.word	0x0801f2d8
 800bafc:	0801f2d8 	.word	0x0801f2d8
 800bb00:	0801f2dc 	.word	0x0801f2dc

0800bb04 <__retarget_lock_init_recursive>:
 800bb04:	4770      	bx	lr

0800bb06 <__retarget_lock_acquire_recursive>:
 800bb06:	4770      	bx	lr

0800bb08 <__retarget_lock_release_recursive>:
 800bb08:	4770      	bx	lr

0800bb0a <memcpy>:
 800bb0a:	440a      	add	r2, r1
 800bb0c:	4291      	cmp	r1, r2
 800bb0e:	f100 33ff 	add.w	r3, r0, #4294967295
 800bb12:	d100      	bne.n	800bb16 <memcpy+0xc>
 800bb14:	4770      	bx	lr
 800bb16:	b510      	push	{r4, lr}
 800bb18:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bb1c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bb20:	4291      	cmp	r1, r2
 800bb22:	d1f9      	bne.n	800bb18 <memcpy+0xe>
 800bb24:	bd10      	pop	{r4, pc}

0800bb26 <quorem>:
 800bb26:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb2a:	6903      	ldr	r3, [r0, #16]
 800bb2c:	690c      	ldr	r4, [r1, #16]
 800bb2e:	42a3      	cmp	r3, r4
 800bb30:	4607      	mov	r7, r0
 800bb32:	db7e      	blt.n	800bc32 <quorem+0x10c>
 800bb34:	3c01      	subs	r4, #1
 800bb36:	f101 0814 	add.w	r8, r1, #20
 800bb3a:	f100 0514 	add.w	r5, r0, #20
 800bb3e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bb42:	9301      	str	r3, [sp, #4]
 800bb44:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bb48:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bb4c:	3301      	adds	r3, #1
 800bb4e:	429a      	cmp	r2, r3
 800bb50:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800bb54:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bb58:	fbb2 f6f3 	udiv	r6, r2, r3
 800bb5c:	d331      	bcc.n	800bbc2 <quorem+0x9c>
 800bb5e:	f04f 0e00 	mov.w	lr, #0
 800bb62:	4640      	mov	r0, r8
 800bb64:	46ac      	mov	ip, r5
 800bb66:	46f2      	mov	sl, lr
 800bb68:	f850 2b04 	ldr.w	r2, [r0], #4
 800bb6c:	b293      	uxth	r3, r2
 800bb6e:	fb06 e303 	mla	r3, r6, r3, lr
 800bb72:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800bb76:	0c1a      	lsrs	r2, r3, #16
 800bb78:	b29b      	uxth	r3, r3
 800bb7a:	ebaa 0303 	sub.w	r3, sl, r3
 800bb7e:	f8dc a000 	ldr.w	sl, [ip]
 800bb82:	fa13 f38a 	uxtah	r3, r3, sl
 800bb86:	fb06 220e 	mla	r2, r6, lr, r2
 800bb8a:	9300      	str	r3, [sp, #0]
 800bb8c:	9b00      	ldr	r3, [sp, #0]
 800bb8e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800bb92:	b292      	uxth	r2, r2
 800bb94:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800bb98:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bb9c:	f8bd 3000 	ldrh.w	r3, [sp]
 800bba0:	4581      	cmp	r9, r0
 800bba2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bba6:	f84c 3b04 	str.w	r3, [ip], #4
 800bbaa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800bbae:	d2db      	bcs.n	800bb68 <quorem+0x42>
 800bbb0:	f855 300b 	ldr.w	r3, [r5, fp]
 800bbb4:	b92b      	cbnz	r3, 800bbc2 <quorem+0x9c>
 800bbb6:	9b01      	ldr	r3, [sp, #4]
 800bbb8:	3b04      	subs	r3, #4
 800bbba:	429d      	cmp	r5, r3
 800bbbc:	461a      	mov	r2, r3
 800bbbe:	d32c      	bcc.n	800bc1a <quorem+0xf4>
 800bbc0:	613c      	str	r4, [r7, #16]
 800bbc2:	4638      	mov	r0, r7
 800bbc4:	f001 f86c 	bl	800cca0 <__mcmp>
 800bbc8:	2800      	cmp	r0, #0
 800bbca:	db22      	blt.n	800bc12 <quorem+0xec>
 800bbcc:	3601      	adds	r6, #1
 800bbce:	4629      	mov	r1, r5
 800bbd0:	2000      	movs	r0, #0
 800bbd2:	f858 2b04 	ldr.w	r2, [r8], #4
 800bbd6:	f8d1 c000 	ldr.w	ip, [r1]
 800bbda:	b293      	uxth	r3, r2
 800bbdc:	1ac3      	subs	r3, r0, r3
 800bbde:	0c12      	lsrs	r2, r2, #16
 800bbe0:	fa13 f38c 	uxtah	r3, r3, ip
 800bbe4:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800bbe8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bbec:	b29b      	uxth	r3, r3
 800bbee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bbf2:	45c1      	cmp	r9, r8
 800bbf4:	f841 3b04 	str.w	r3, [r1], #4
 800bbf8:	ea4f 4022 	mov.w	r0, r2, asr #16
 800bbfc:	d2e9      	bcs.n	800bbd2 <quorem+0xac>
 800bbfe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bc02:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bc06:	b922      	cbnz	r2, 800bc12 <quorem+0xec>
 800bc08:	3b04      	subs	r3, #4
 800bc0a:	429d      	cmp	r5, r3
 800bc0c:	461a      	mov	r2, r3
 800bc0e:	d30a      	bcc.n	800bc26 <quorem+0x100>
 800bc10:	613c      	str	r4, [r7, #16]
 800bc12:	4630      	mov	r0, r6
 800bc14:	b003      	add	sp, #12
 800bc16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc1a:	6812      	ldr	r2, [r2, #0]
 800bc1c:	3b04      	subs	r3, #4
 800bc1e:	2a00      	cmp	r2, #0
 800bc20:	d1ce      	bne.n	800bbc0 <quorem+0x9a>
 800bc22:	3c01      	subs	r4, #1
 800bc24:	e7c9      	b.n	800bbba <quorem+0x94>
 800bc26:	6812      	ldr	r2, [r2, #0]
 800bc28:	3b04      	subs	r3, #4
 800bc2a:	2a00      	cmp	r2, #0
 800bc2c:	d1f0      	bne.n	800bc10 <quorem+0xea>
 800bc2e:	3c01      	subs	r4, #1
 800bc30:	e7eb      	b.n	800bc0a <quorem+0xe4>
 800bc32:	2000      	movs	r0, #0
 800bc34:	e7ee      	b.n	800bc14 <quorem+0xee>
	...

0800bc38 <_dtoa_r>:
 800bc38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc3c:	ed2d 8b02 	vpush	{d8}
 800bc40:	69c5      	ldr	r5, [r0, #28]
 800bc42:	b091      	sub	sp, #68	; 0x44
 800bc44:	ed8d 0b02 	vstr	d0, [sp, #8]
 800bc48:	ec59 8b10 	vmov	r8, r9, d0
 800bc4c:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 800bc4e:	9106      	str	r1, [sp, #24]
 800bc50:	4606      	mov	r6, r0
 800bc52:	9208      	str	r2, [sp, #32]
 800bc54:	930c      	str	r3, [sp, #48]	; 0x30
 800bc56:	b975      	cbnz	r5, 800bc76 <_dtoa_r+0x3e>
 800bc58:	2010      	movs	r0, #16
 800bc5a:	f7fe ff4d 	bl	800aaf8 <malloc>
 800bc5e:	4602      	mov	r2, r0
 800bc60:	61f0      	str	r0, [r6, #28]
 800bc62:	b920      	cbnz	r0, 800bc6e <_dtoa_r+0x36>
 800bc64:	4ba6      	ldr	r3, [pc, #664]	; (800bf00 <_dtoa_r+0x2c8>)
 800bc66:	21ef      	movs	r1, #239	; 0xef
 800bc68:	48a6      	ldr	r0, [pc, #664]	; (800bf04 <_dtoa_r+0x2cc>)
 800bc6a:	f001 fd09 	bl	800d680 <__assert_func>
 800bc6e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800bc72:	6005      	str	r5, [r0, #0]
 800bc74:	60c5      	str	r5, [r0, #12]
 800bc76:	69f3      	ldr	r3, [r6, #28]
 800bc78:	6819      	ldr	r1, [r3, #0]
 800bc7a:	b151      	cbz	r1, 800bc92 <_dtoa_r+0x5a>
 800bc7c:	685a      	ldr	r2, [r3, #4]
 800bc7e:	604a      	str	r2, [r1, #4]
 800bc80:	2301      	movs	r3, #1
 800bc82:	4093      	lsls	r3, r2
 800bc84:	608b      	str	r3, [r1, #8]
 800bc86:	4630      	mov	r0, r6
 800bc88:	f000 fdce 	bl	800c828 <_Bfree>
 800bc8c:	69f3      	ldr	r3, [r6, #28]
 800bc8e:	2200      	movs	r2, #0
 800bc90:	601a      	str	r2, [r3, #0]
 800bc92:	f1b9 0300 	subs.w	r3, r9, #0
 800bc96:	bfbb      	ittet	lt
 800bc98:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800bc9c:	9303      	strlt	r3, [sp, #12]
 800bc9e:	2300      	movge	r3, #0
 800bca0:	2201      	movlt	r2, #1
 800bca2:	bfac      	ite	ge
 800bca4:	6023      	strge	r3, [r4, #0]
 800bca6:	6022      	strlt	r2, [r4, #0]
 800bca8:	4b97      	ldr	r3, [pc, #604]	; (800bf08 <_dtoa_r+0x2d0>)
 800bcaa:	9c03      	ldr	r4, [sp, #12]
 800bcac:	43a3      	bics	r3, r4
 800bcae:	d11c      	bne.n	800bcea <_dtoa_r+0xb2>
 800bcb0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bcb2:	f242 730f 	movw	r3, #9999	; 0x270f
 800bcb6:	6013      	str	r3, [r2, #0]
 800bcb8:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800bcbc:	ea53 0308 	orrs.w	r3, r3, r8
 800bcc0:	f000 84fb 	beq.w	800c6ba <_dtoa_r+0xa82>
 800bcc4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800bcc6:	b963      	cbnz	r3, 800bce2 <_dtoa_r+0xaa>
 800bcc8:	4b90      	ldr	r3, [pc, #576]	; (800bf0c <_dtoa_r+0x2d4>)
 800bcca:	e020      	b.n	800bd0e <_dtoa_r+0xd6>
 800bccc:	4b90      	ldr	r3, [pc, #576]	; (800bf10 <_dtoa_r+0x2d8>)
 800bcce:	9301      	str	r3, [sp, #4]
 800bcd0:	3308      	adds	r3, #8
 800bcd2:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800bcd4:	6013      	str	r3, [r2, #0]
 800bcd6:	9801      	ldr	r0, [sp, #4]
 800bcd8:	b011      	add	sp, #68	; 0x44
 800bcda:	ecbd 8b02 	vpop	{d8}
 800bcde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bce2:	4b8a      	ldr	r3, [pc, #552]	; (800bf0c <_dtoa_r+0x2d4>)
 800bce4:	9301      	str	r3, [sp, #4]
 800bce6:	3303      	adds	r3, #3
 800bce8:	e7f3      	b.n	800bcd2 <_dtoa_r+0x9a>
 800bcea:	ed9d 8b02 	vldr	d8, [sp, #8]
 800bcee:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800bcf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bcf6:	d10c      	bne.n	800bd12 <_dtoa_r+0xda>
 800bcf8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bcfa:	2301      	movs	r3, #1
 800bcfc:	6013      	str	r3, [r2, #0]
 800bcfe:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800bd00:	2b00      	cmp	r3, #0
 800bd02:	f000 84d7 	beq.w	800c6b4 <_dtoa_r+0xa7c>
 800bd06:	4b83      	ldr	r3, [pc, #524]	; (800bf14 <_dtoa_r+0x2dc>)
 800bd08:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800bd0a:	6013      	str	r3, [r2, #0]
 800bd0c:	3b01      	subs	r3, #1
 800bd0e:	9301      	str	r3, [sp, #4]
 800bd10:	e7e1      	b.n	800bcd6 <_dtoa_r+0x9e>
 800bd12:	aa0e      	add	r2, sp, #56	; 0x38
 800bd14:	a90f      	add	r1, sp, #60	; 0x3c
 800bd16:	4630      	mov	r0, r6
 800bd18:	eeb0 0b48 	vmov.f64	d0, d8
 800bd1c:	f001 f866 	bl	800cdec <__d2b>
 800bd20:	f3c4 530a 	ubfx	r3, r4, #20, #11
 800bd24:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bd26:	4605      	mov	r5, r0
 800bd28:	2b00      	cmp	r3, #0
 800bd2a:	d046      	beq.n	800bdba <_dtoa_r+0x182>
 800bd2c:	eeb0 7b48 	vmov.f64	d7, d8
 800bd30:	ee18 1a90 	vmov	r1, s17
 800bd34:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800bd38:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 800bd3c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800bd40:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800bd44:	2000      	movs	r0, #0
 800bd46:	ee07 1a90 	vmov	s15, r1
 800bd4a:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 800bd4e:	ed9f 5b66 	vldr	d5, [pc, #408]	; 800bee8 <_dtoa_r+0x2b0>
 800bd52:	ee37 7b46 	vsub.f64	d7, d7, d6
 800bd56:	ed9f 6b66 	vldr	d6, [pc, #408]	; 800bef0 <_dtoa_r+0x2b8>
 800bd5a:	eea7 6b05 	vfma.f64	d6, d7, d5
 800bd5e:	ed9f 5b66 	vldr	d5, [pc, #408]	; 800bef8 <_dtoa_r+0x2c0>
 800bd62:	ee07 3a90 	vmov	s15, r3
 800bd66:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800bd6a:	eeb0 7b46 	vmov.f64	d7, d6
 800bd6e:	eea4 7b05 	vfma.f64	d7, d4, d5
 800bd72:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800bd76:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800bd7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd7e:	ee16 ba90 	vmov	fp, s13
 800bd82:	9009      	str	r0, [sp, #36]	; 0x24
 800bd84:	d508      	bpl.n	800bd98 <_dtoa_r+0x160>
 800bd86:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800bd8a:	eeb4 6b47 	vcmp.f64	d6, d7
 800bd8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd92:	bf18      	it	ne
 800bd94:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800bd98:	f1bb 0f16 	cmp.w	fp, #22
 800bd9c:	d82b      	bhi.n	800bdf6 <_dtoa_r+0x1be>
 800bd9e:	495e      	ldr	r1, [pc, #376]	; (800bf18 <_dtoa_r+0x2e0>)
 800bda0:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 800bda4:	ed91 7b00 	vldr	d7, [r1]
 800bda8:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800bdac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bdb0:	d501      	bpl.n	800bdb6 <_dtoa_r+0x17e>
 800bdb2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800bdb6:	2100      	movs	r1, #0
 800bdb8:	e01e      	b.n	800bdf8 <_dtoa_r+0x1c0>
 800bdba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bdbc:	4413      	add	r3, r2
 800bdbe:	f203 4132 	addw	r1, r3, #1074	; 0x432
 800bdc2:	2920      	cmp	r1, #32
 800bdc4:	bfc1      	itttt	gt
 800bdc6:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 800bdca:	408c      	lslgt	r4, r1
 800bdcc:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 800bdd0:	fa28 f101 	lsrgt.w	r1, r8, r1
 800bdd4:	bfd6      	itet	le
 800bdd6:	f1c1 0120 	rsble	r1, r1, #32
 800bdda:	4321      	orrgt	r1, r4
 800bddc:	fa08 f101 	lslle.w	r1, r8, r1
 800bde0:	ee07 1a90 	vmov	s15, r1
 800bde4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800bde8:	3b01      	subs	r3, #1
 800bdea:	ee17 1a90 	vmov	r1, s15
 800bdee:	2001      	movs	r0, #1
 800bdf0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800bdf4:	e7a7      	b.n	800bd46 <_dtoa_r+0x10e>
 800bdf6:	2101      	movs	r1, #1
 800bdf8:	1ad2      	subs	r2, r2, r3
 800bdfa:	1e53      	subs	r3, r2, #1
 800bdfc:	9305      	str	r3, [sp, #20]
 800bdfe:	bf45      	ittet	mi
 800be00:	f1c2 0301 	rsbmi	r3, r2, #1
 800be04:	9304      	strmi	r3, [sp, #16]
 800be06:	2300      	movpl	r3, #0
 800be08:	2300      	movmi	r3, #0
 800be0a:	bf4c      	ite	mi
 800be0c:	9305      	strmi	r3, [sp, #20]
 800be0e:	9304      	strpl	r3, [sp, #16]
 800be10:	f1bb 0f00 	cmp.w	fp, #0
 800be14:	910b      	str	r1, [sp, #44]	; 0x2c
 800be16:	db18      	blt.n	800be4a <_dtoa_r+0x212>
 800be18:	9b05      	ldr	r3, [sp, #20]
 800be1a:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800be1e:	445b      	add	r3, fp
 800be20:	9305      	str	r3, [sp, #20]
 800be22:	2300      	movs	r3, #0
 800be24:	9a06      	ldr	r2, [sp, #24]
 800be26:	2a09      	cmp	r2, #9
 800be28:	d848      	bhi.n	800bebc <_dtoa_r+0x284>
 800be2a:	2a05      	cmp	r2, #5
 800be2c:	bfc4      	itt	gt
 800be2e:	3a04      	subgt	r2, #4
 800be30:	9206      	strgt	r2, [sp, #24]
 800be32:	9a06      	ldr	r2, [sp, #24]
 800be34:	f1a2 0202 	sub.w	r2, r2, #2
 800be38:	bfcc      	ite	gt
 800be3a:	2400      	movgt	r4, #0
 800be3c:	2401      	movle	r4, #1
 800be3e:	2a03      	cmp	r2, #3
 800be40:	d847      	bhi.n	800bed2 <_dtoa_r+0x29a>
 800be42:	e8df f002 	tbb	[pc, r2]
 800be46:	2d0b      	.short	0x2d0b
 800be48:	392b      	.short	0x392b
 800be4a:	9b04      	ldr	r3, [sp, #16]
 800be4c:	2200      	movs	r2, #0
 800be4e:	eba3 030b 	sub.w	r3, r3, fp
 800be52:	9304      	str	r3, [sp, #16]
 800be54:	920a      	str	r2, [sp, #40]	; 0x28
 800be56:	f1cb 0300 	rsb	r3, fp, #0
 800be5a:	e7e3      	b.n	800be24 <_dtoa_r+0x1ec>
 800be5c:	2200      	movs	r2, #0
 800be5e:	9207      	str	r2, [sp, #28]
 800be60:	9a08      	ldr	r2, [sp, #32]
 800be62:	2a00      	cmp	r2, #0
 800be64:	dc38      	bgt.n	800bed8 <_dtoa_r+0x2a0>
 800be66:	f04f 0a01 	mov.w	sl, #1
 800be6a:	46d1      	mov	r9, sl
 800be6c:	4652      	mov	r2, sl
 800be6e:	f8cd a020 	str.w	sl, [sp, #32]
 800be72:	69f7      	ldr	r7, [r6, #28]
 800be74:	2100      	movs	r1, #0
 800be76:	2004      	movs	r0, #4
 800be78:	f100 0c14 	add.w	ip, r0, #20
 800be7c:	4594      	cmp	ip, r2
 800be7e:	d930      	bls.n	800bee2 <_dtoa_r+0x2aa>
 800be80:	6079      	str	r1, [r7, #4]
 800be82:	4630      	mov	r0, r6
 800be84:	930d      	str	r3, [sp, #52]	; 0x34
 800be86:	f000 fc8f 	bl	800c7a8 <_Balloc>
 800be8a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800be8c:	9001      	str	r0, [sp, #4]
 800be8e:	4602      	mov	r2, r0
 800be90:	2800      	cmp	r0, #0
 800be92:	d145      	bne.n	800bf20 <_dtoa_r+0x2e8>
 800be94:	4b21      	ldr	r3, [pc, #132]	; (800bf1c <_dtoa_r+0x2e4>)
 800be96:	f240 11af 	movw	r1, #431	; 0x1af
 800be9a:	e6e5      	b.n	800bc68 <_dtoa_r+0x30>
 800be9c:	2201      	movs	r2, #1
 800be9e:	e7de      	b.n	800be5e <_dtoa_r+0x226>
 800bea0:	2200      	movs	r2, #0
 800bea2:	9207      	str	r2, [sp, #28]
 800bea4:	9a08      	ldr	r2, [sp, #32]
 800bea6:	eb0b 0a02 	add.w	sl, fp, r2
 800beaa:	f10a 0901 	add.w	r9, sl, #1
 800beae:	464a      	mov	r2, r9
 800beb0:	2a01      	cmp	r2, #1
 800beb2:	bfb8      	it	lt
 800beb4:	2201      	movlt	r2, #1
 800beb6:	e7dc      	b.n	800be72 <_dtoa_r+0x23a>
 800beb8:	2201      	movs	r2, #1
 800beba:	e7f2      	b.n	800bea2 <_dtoa_r+0x26a>
 800bebc:	2401      	movs	r4, #1
 800bebe:	2200      	movs	r2, #0
 800bec0:	e9cd 2406 	strd	r2, r4, [sp, #24]
 800bec4:	f04f 3aff 	mov.w	sl, #4294967295
 800bec8:	2100      	movs	r1, #0
 800beca:	46d1      	mov	r9, sl
 800becc:	2212      	movs	r2, #18
 800bece:	9108      	str	r1, [sp, #32]
 800bed0:	e7cf      	b.n	800be72 <_dtoa_r+0x23a>
 800bed2:	2201      	movs	r2, #1
 800bed4:	9207      	str	r2, [sp, #28]
 800bed6:	e7f5      	b.n	800bec4 <_dtoa_r+0x28c>
 800bed8:	f8dd a020 	ldr.w	sl, [sp, #32]
 800bedc:	46d1      	mov	r9, sl
 800bede:	4652      	mov	r2, sl
 800bee0:	e7c7      	b.n	800be72 <_dtoa_r+0x23a>
 800bee2:	3101      	adds	r1, #1
 800bee4:	0040      	lsls	r0, r0, #1
 800bee6:	e7c7      	b.n	800be78 <_dtoa_r+0x240>
 800bee8:	636f4361 	.word	0x636f4361
 800beec:	3fd287a7 	.word	0x3fd287a7
 800bef0:	8b60c8b3 	.word	0x8b60c8b3
 800bef4:	3fc68a28 	.word	0x3fc68a28
 800bef8:	509f79fb 	.word	0x509f79fb
 800befc:	3fd34413 	.word	0x3fd34413
 800bf00:	0801d599 	.word	0x0801d599
 800bf04:	0801d5b0 	.word	0x0801d5b0
 800bf08:	7ff00000 	.word	0x7ff00000
 800bf0c:	0801d595 	.word	0x0801d595
 800bf10:	0801d58c 	.word	0x0801d58c
 800bf14:	0801d569 	.word	0x0801d569
 800bf18:	0801d6a0 	.word	0x0801d6a0
 800bf1c:	0801d608 	.word	0x0801d608
 800bf20:	69f2      	ldr	r2, [r6, #28]
 800bf22:	9901      	ldr	r1, [sp, #4]
 800bf24:	6011      	str	r1, [r2, #0]
 800bf26:	f1b9 0f0e 	cmp.w	r9, #14
 800bf2a:	d86c      	bhi.n	800c006 <_dtoa_r+0x3ce>
 800bf2c:	2c00      	cmp	r4, #0
 800bf2e:	d06a      	beq.n	800c006 <_dtoa_r+0x3ce>
 800bf30:	f1bb 0f00 	cmp.w	fp, #0
 800bf34:	f340 80a0 	ble.w	800c078 <_dtoa_r+0x440>
 800bf38:	4ac1      	ldr	r2, [pc, #772]	; (800c240 <_dtoa_r+0x608>)
 800bf3a:	f00b 010f 	and.w	r1, fp, #15
 800bf3e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800bf42:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800bf46:	ed92 7b00 	vldr	d7, [r2]
 800bf4a:	ea4f 122b 	mov.w	r2, fp, asr #4
 800bf4e:	f000 8087 	beq.w	800c060 <_dtoa_r+0x428>
 800bf52:	49bc      	ldr	r1, [pc, #752]	; (800c244 <_dtoa_r+0x60c>)
 800bf54:	ed91 6b08 	vldr	d6, [r1, #32]
 800bf58:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800bf5c:	ed8d 6b02 	vstr	d6, [sp, #8]
 800bf60:	f002 020f 	and.w	r2, r2, #15
 800bf64:	2103      	movs	r1, #3
 800bf66:	48b7      	ldr	r0, [pc, #732]	; (800c244 <_dtoa_r+0x60c>)
 800bf68:	2a00      	cmp	r2, #0
 800bf6a:	d17b      	bne.n	800c064 <_dtoa_r+0x42c>
 800bf6c:	ed9d 6b02 	vldr	d6, [sp, #8]
 800bf70:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800bf74:	ed8d 7b02 	vstr	d7, [sp, #8]
 800bf78:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800bf7a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800bf7e:	2a00      	cmp	r2, #0
 800bf80:	f000 80a0 	beq.w	800c0c4 <_dtoa_r+0x48c>
 800bf84:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800bf88:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800bf8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf90:	f140 8098 	bpl.w	800c0c4 <_dtoa_r+0x48c>
 800bf94:	f1b9 0f00 	cmp.w	r9, #0
 800bf98:	f000 8094 	beq.w	800c0c4 <_dtoa_r+0x48c>
 800bf9c:	f1ba 0f00 	cmp.w	sl, #0
 800bfa0:	dd2f      	ble.n	800c002 <_dtoa_r+0x3ca>
 800bfa2:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800bfa6:	ee27 7b06 	vmul.f64	d7, d7, d6
 800bfaa:	ed8d 7b02 	vstr	d7, [sp, #8]
 800bfae:	f10b 32ff 	add.w	r2, fp, #4294967295
 800bfb2:	3101      	adds	r1, #1
 800bfb4:	4654      	mov	r4, sl
 800bfb6:	ed9d 6b02 	vldr	d6, [sp, #8]
 800bfba:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800bfbe:	ee07 1a90 	vmov	s15, r1
 800bfc2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800bfc6:	eea7 5b06 	vfma.f64	d5, d7, d6
 800bfca:	ee15 7a90 	vmov	r7, s11
 800bfce:	ec51 0b15 	vmov	r0, r1, d5
 800bfd2:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 800bfd6:	2c00      	cmp	r4, #0
 800bfd8:	d177      	bne.n	800c0ca <_dtoa_r+0x492>
 800bfda:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800bfde:	ee36 6b47 	vsub.f64	d6, d6, d7
 800bfe2:	ec41 0b17 	vmov	d7, r0, r1
 800bfe6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800bfea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bfee:	f300 826a 	bgt.w	800c4c6 <_dtoa_r+0x88e>
 800bff2:	eeb1 7b47 	vneg.f64	d7, d7
 800bff6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800bffa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bffe:	f100 8260 	bmi.w	800c4c2 <_dtoa_r+0x88a>
 800c002:	ed8d 8b02 	vstr	d8, [sp, #8]
 800c006:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c008:	2a00      	cmp	r2, #0
 800c00a:	f2c0 811d 	blt.w	800c248 <_dtoa_r+0x610>
 800c00e:	f1bb 0f0e 	cmp.w	fp, #14
 800c012:	f300 8119 	bgt.w	800c248 <_dtoa_r+0x610>
 800c016:	4b8a      	ldr	r3, [pc, #552]	; (800c240 <_dtoa_r+0x608>)
 800c018:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c01c:	ed93 6b00 	vldr	d6, [r3]
 800c020:	9b08      	ldr	r3, [sp, #32]
 800c022:	2b00      	cmp	r3, #0
 800c024:	f280 80b7 	bge.w	800c196 <_dtoa_r+0x55e>
 800c028:	f1b9 0f00 	cmp.w	r9, #0
 800c02c:	f300 80b3 	bgt.w	800c196 <_dtoa_r+0x55e>
 800c030:	f040 8246 	bne.w	800c4c0 <_dtoa_r+0x888>
 800c034:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800c038:	ee26 6b07 	vmul.f64	d6, d6, d7
 800c03c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c040:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c044:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c048:	464c      	mov	r4, r9
 800c04a:	464f      	mov	r7, r9
 800c04c:	f280 821c 	bge.w	800c488 <_dtoa_r+0x850>
 800c050:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800c054:	2331      	movs	r3, #49	; 0x31
 800c056:	f808 3b01 	strb.w	r3, [r8], #1
 800c05a:	f10b 0b01 	add.w	fp, fp, #1
 800c05e:	e218      	b.n	800c492 <_dtoa_r+0x85a>
 800c060:	2102      	movs	r1, #2
 800c062:	e780      	b.n	800bf66 <_dtoa_r+0x32e>
 800c064:	07d4      	lsls	r4, r2, #31
 800c066:	d504      	bpl.n	800c072 <_dtoa_r+0x43a>
 800c068:	ed90 6b00 	vldr	d6, [r0]
 800c06c:	3101      	adds	r1, #1
 800c06e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c072:	1052      	asrs	r2, r2, #1
 800c074:	3008      	adds	r0, #8
 800c076:	e777      	b.n	800bf68 <_dtoa_r+0x330>
 800c078:	d022      	beq.n	800c0c0 <_dtoa_r+0x488>
 800c07a:	f1cb 0200 	rsb	r2, fp, #0
 800c07e:	4970      	ldr	r1, [pc, #448]	; (800c240 <_dtoa_r+0x608>)
 800c080:	f002 000f 	and.w	r0, r2, #15
 800c084:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800c088:	ed91 7b00 	vldr	d7, [r1]
 800c08c:	ee28 7b07 	vmul.f64	d7, d8, d7
 800c090:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c094:	486b      	ldr	r0, [pc, #428]	; (800c244 <_dtoa_r+0x60c>)
 800c096:	1112      	asrs	r2, r2, #4
 800c098:	2400      	movs	r4, #0
 800c09a:	2102      	movs	r1, #2
 800c09c:	b92a      	cbnz	r2, 800c0aa <_dtoa_r+0x472>
 800c09e:	2c00      	cmp	r4, #0
 800c0a0:	f43f af6a 	beq.w	800bf78 <_dtoa_r+0x340>
 800c0a4:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c0a8:	e766      	b.n	800bf78 <_dtoa_r+0x340>
 800c0aa:	07d7      	lsls	r7, r2, #31
 800c0ac:	d505      	bpl.n	800c0ba <_dtoa_r+0x482>
 800c0ae:	ed90 6b00 	vldr	d6, [r0]
 800c0b2:	3101      	adds	r1, #1
 800c0b4:	2401      	movs	r4, #1
 800c0b6:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c0ba:	1052      	asrs	r2, r2, #1
 800c0bc:	3008      	adds	r0, #8
 800c0be:	e7ed      	b.n	800c09c <_dtoa_r+0x464>
 800c0c0:	2102      	movs	r1, #2
 800c0c2:	e759      	b.n	800bf78 <_dtoa_r+0x340>
 800c0c4:	465a      	mov	r2, fp
 800c0c6:	464c      	mov	r4, r9
 800c0c8:	e775      	b.n	800bfb6 <_dtoa_r+0x37e>
 800c0ca:	ec41 0b17 	vmov	d7, r0, r1
 800c0ce:	495c      	ldr	r1, [pc, #368]	; (800c240 <_dtoa_r+0x608>)
 800c0d0:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 800c0d4:	ed11 4b02 	vldr	d4, [r1, #-8]
 800c0d8:	9901      	ldr	r1, [sp, #4]
 800c0da:	440c      	add	r4, r1
 800c0dc:	9907      	ldr	r1, [sp, #28]
 800c0de:	b351      	cbz	r1, 800c136 <_dtoa_r+0x4fe>
 800c0e0:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800c0e4:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800c0e8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800c0ec:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800c0f0:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800c0f4:	ee35 7b47 	vsub.f64	d7, d5, d7
 800c0f8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800c0fc:	ee14 1a90 	vmov	r1, s9
 800c100:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800c104:	3130      	adds	r1, #48	; 0x30
 800c106:	ee36 6b45 	vsub.f64	d6, d6, d5
 800c10a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c10e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c112:	f808 1b01 	strb.w	r1, [r8], #1
 800c116:	d439      	bmi.n	800c18c <_dtoa_r+0x554>
 800c118:	ee32 5b46 	vsub.f64	d5, d2, d6
 800c11c:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800c120:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c124:	d472      	bmi.n	800c20c <_dtoa_r+0x5d4>
 800c126:	45a0      	cmp	r8, r4
 800c128:	f43f af6b 	beq.w	800c002 <_dtoa_r+0x3ca>
 800c12c:	ee27 7b03 	vmul.f64	d7, d7, d3
 800c130:	ee26 6b03 	vmul.f64	d6, d6, d3
 800c134:	e7e0      	b.n	800c0f8 <_dtoa_r+0x4c0>
 800c136:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800c13a:	ee27 7b04 	vmul.f64	d7, d7, d4
 800c13e:	4620      	mov	r0, r4
 800c140:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800c144:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800c148:	ee14 1a90 	vmov	r1, s9
 800c14c:	3130      	adds	r1, #48	; 0x30
 800c14e:	f808 1b01 	strb.w	r1, [r8], #1
 800c152:	45a0      	cmp	r8, r4
 800c154:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800c158:	ee36 6b45 	vsub.f64	d6, d6, d5
 800c15c:	d118      	bne.n	800c190 <_dtoa_r+0x558>
 800c15e:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800c162:	ee37 4b05 	vadd.f64	d4, d7, d5
 800c166:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800c16a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c16e:	dc4d      	bgt.n	800c20c <_dtoa_r+0x5d4>
 800c170:	ee35 5b47 	vsub.f64	d5, d5, d7
 800c174:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800c178:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c17c:	f57f af41 	bpl.w	800c002 <_dtoa_r+0x3ca>
 800c180:	4680      	mov	r8, r0
 800c182:	3801      	subs	r0, #1
 800c184:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800c188:	2b30      	cmp	r3, #48	; 0x30
 800c18a:	d0f9      	beq.n	800c180 <_dtoa_r+0x548>
 800c18c:	4693      	mov	fp, r2
 800c18e:	e02a      	b.n	800c1e6 <_dtoa_r+0x5ae>
 800c190:	ee26 6b03 	vmul.f64	d6, d6, d3
 800c194:	e7d6      	b.n	800c144 <_dtoa_r+0x50c>
 800c196:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c19a:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800c19e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800c1a2:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800c1a6:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800c1aa:	ee15 3a10 	vmov	r3, s10
 800c1ae:	3330      	adds	r3, #48	; 0x30
 800c1b0:	f808 3b01 	strb.w	r3, [r8], #1
 800c1b4:	9b01      	ldr	r3, [sp, #4]
 800c1b6:	eba8 0303 	sub.w	r3, r8, r3
 800c1ba:	4599      	cmp	r9, r3
 800c1bc:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800c1c0:	eea3 7b46 	vfms.f64	d7, d3, d6
 800c1c4:	d133      	bne.n	800c22e <_dtoa_r+0x5f6>
 800c1c6:	ee37 7b07 	vadd.f64	d7, d7, d7
 800c1ca:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800c1ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c1d2:	dc1a      	bgt.n	800c20a <_dtoa_r+0x5d2>
 800c1d4:	eeb4 7b46 	vcmp.f64	d7, d6
 800c1d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c1dc:	d103      	bne.n	800c1e6 <_dtoa_r+0x5ae>
 800c1de:	ee15 3a10 	vmov	r3, s10
 800c1e2:	07d9      	lsls	r1, r3, #31
 800c1e4:	d411      	bmi.n	800c20a <_dtoa_r+0x5d2>
 800c1e6:	4629      	mov	r1, r5
 800c1e8:	4630      	mov	r0, r6
 800c1ea:	f000 fb1d 	bl	800c828 <_Bfree>
 800c1ee:	2300      	movs	r3, #0
 800c1f0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c1f2:	f888 3000 	strb.w	r3, [r8]
 800c1f6:	f10b 0301 	add.w	r3, fp, #1
 800c1fa:	6013      	str	r3, [r2, #0]
 800c1fc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800c1fe:	2b00      	cmp	r3, #0
 800c200:	f43f ad69 	beq.w	800bcd6 <_dtoa_r+0x9e>
 800c204:	f8c3 8000 	str.w	r8, [r3]
 800c208:	e565      	b.n	800bcd6 <_dtoa_r+0x9e>
 800c20a:	465a      	mov	r2, fp
 800c20c:	4643      	mov	r3, r8
 800c20e:	4698      	mov	r8, r3
 800c210:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 800c214:	2939      	cmp	r1, #57	; 0x39
 800c216:	d106      	bne.n	800c226 <_dtoa_r+0x5ee>
 800c218:	9901      	ldr	r1, [sp, #4]
 800c21a:	4299      	cmp	r1, r3
 800c21c:	d1f7      	bne.n	800c20e <_dtoa_r+0x5d6>
 800c21e:	9801      	ldr	r0, [sp, #4]
 800c220:	2130      	movs	r1, #48	; 0x30
 800c222:	3201      	adds	r2, #1
 800c224:	7001      	strb	r1, [r0, #0]
 800c226:	7819      	ldrb	r1, [r3, #0]
 800c228:	3101      	adds	r1, #1
 800c22a:	7019      	strb	r1, [r3, #0]
 800c22c:	e7ae      	b.n	800c18c <_dtoa_r+0x554>
 800c22e:	ee27 7b04 	vmul.f64	d7, d7, d4
 800c232:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800c236:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c23a:	d1b2      	bne.n	800c1a2 <_dtoa_r+0x56a>
 800c23c:	e7d3      	b.n	800c1e6 <_dtoa_r+0x5ae>
 800c23e:	bf00      	nop
 800c240:	0801d6a0 	.word	0x0801d6a0
 800c244:	0801d678 	.word	0x0801d678
 800c248:	9907      	ldr	r1, [sp, #28]
 800c24a:	2900      	cmp	r1, #0
 800c24c:	f000 80d0 	beq.w	800c3f0 <_dtoa_r+0x7b8>
 800c250:	9906      	ldr	r1, [sp, #24]
 800c252:	2901      	cmp	r1, #1
 800c254:	f300 80b4 	bgt.w	800c3c0 <_dtoa_r+0x788>
 800c258:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c25a:	2900      	cmp	r1, #0
 800c25c:	f000 80ac 	beq.w	800c3b8 <_dtoa_r+0x780>
 800c260:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800c264:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800c268:	461c      	mov	r4, r3
 800c26a:	9309      	str	r3, [sp, #36]	; 0x24
 800c26c:	9b04      	ldr	r3, [sp, #16]
 800c26e:	4413      	add	r3, r2
 800c270:	9304      	str	r3, [sp, #16]
 800c272:	9b05      	ldr	r3, [sp, #20]
 800c274:	2101      	movs	r1, #1
 800c276:	4413      	add	r3, r2
 800c278:	4630      	mov	r0, r6
 800c27a:	9305      	str	r3, [sp, #20]
 800c27c:	f000 fb8a 	bl	800c994 <__i2b>
 800c280:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c282:	4607      	mov	r7, r0
 800c284:	f1b8 0f00 	cmp.w	r8, #0
 800c288:	d00d      	beq.n	800c2a6 <_dtoa_r+0x66e>
 800c28a:	9a05      	ldr	r2, [sp, #20]
 800c28c:	2a00      	cmp	r2, #0
 800c28e:	dd0a      	ble.n	800c2a6 <_dtoa_r+0x66e>
 800c290:	4542      	cmp	r2, r8
 800c292:	9904      	ldr	r1, [sp, #16]
 800c294:	bfa8      	it	ge
 800c296:	4642      	movge	r2, r8
 800c298:	1a89      	subs	r1, r1, r2
 800c29a:	9104      	str	r1, [sp, #16]
 800c29c:	9905      	ldr	r1, [sp, #20]
 800c29e:	eba8 0802 	sub.w	r8, r8, r2
 800c2a2:	1a8a      	subs	r2, r1, r2
 800c2a4:	9205      	str	r2, [sp, #20]
 800c2a6:	b303      	cbz	r3, 800c2ea <_dtoa_r+0x6b2>
 800c2a8:	9a07      	ldr	r2, [sp, #28]
 800c2aa:	2a00      	cmp	r2, #0
 800c2ac:	f000 80a5 	beq.w	800c3fa <_dtoa_r+0x7c2>
 800c2b0:	2c00      	cmp	r4, #0
 800c2b2:	dd13      	ble.n	800c2dc <_dtoa_r+0x6a4>
 800c2b4:	4639      	mov	r1, r7
 800c2b6:	4622      	mov	r2, r4
 800c2b8:	4630      	mov	r0, r6
 800c2ba:	930d      	str	r3, [sp, #52]	; 0x34
 800c2bc:	f000 fc2a 	bl	800cb14 <__pow5mult>
 800c2c0:	462a      	mov	r2, r5
 800c2c2:	4601      	mov	r1, r0
 800c2c4:	4607      	mov	r7, r0
 800c2c6:	4630      	mov	r0, r6
 800c2c8:	f000 fb7a 	bl	800c9c0 <__multiply>
 800c2cc:	4629      	mov	r1, r5
 800c2ce:	9009      	str	r0, [sp, #36]	; 0x24
 800c2d0:	4630      	mov	r0, r6
 800c2d2:	f000 faa9 	bl	800c828 <_Bfree>
 800c2d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c2d8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c2da:	4615      	mov	r5, r2
 800c2dc:	1b1a      	subs	r2, r3, r4
 800c2de:	d004      	beq.n	800c2ea <_dtoa_r+0x6b2>
 800c2e0:	4629      	mov	r1, r5
 800c2e2:	4630      	mov	r0, r6
 800c2e4:	f000 fc16 	bl	800cb14 <__pow5mult>
 800c2e8:	4605      	mov	r5, r0
 800c2ea:	2101      	movs	r1, #1
 800c2ec:	4630      	mov	r0, r6
 800c2ee:	f000 fb51 	bl	800c994 <__i2b>
 800c2f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	4604      	mov	r4, r0
 800c2f8:	f340 8081 	ble.w	800c3fe <_dtoa_r+0x7c6>
 800c2fc:	461a      	mov	r2, r3
 800c2fe:	4601      	mov	r1, r0
 800c300:	4630      	mov	r0, r6
 800c302:	f000 fc07 	bl	800cb14 <__pow5mult>
 800c306:	9b06      	ldr	r3, [sp, #24]
 800c308:	2b01      	cmp	r3, #1
 800c30a:	4604      	mov	r4, r0
 800c30c:	dd7a      	ble.n	800c404 <_dtoa_r+0x7cc>
 800c30e:	2300      	movs	r3, #0
 800c310:	9309      	str	r3, [sp, #36]	; 0x24
 800c312:	6922      	ldr	r2, [r4, #16]
 800c314:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800c318:	6910      	ldr	r0, [r2, #16]
 800c31a:	f000 faed 	bl	800c8f8 <__hi0bits>
 800c31e:	f1c0 0020 	rsb	r0, r0, #32
 800c322:	9b05      	ldr	r3, [sp, #20]
 800c324:	4418      	add	r0, r3
 800c326:	f010 001f 	ands.w	r0, r0, #31
 800c32a:	f000 8093 	beq.w	800c454 <_dtoa_r+0x81c>
 800c32e:	f1c0 0220 	rsb	r2, r0, #32
 800c332:	2a04      	cmp	r2, #4
 800c334:	f340 8085 	ble.w	800c442 <_dtoa_r+0x80a>
 800c338:	9b04      	ldr	r3, [sp, #16]
 800c33a:	f1c0 001c 	rsb	r0, r0, #28
 800c33e:	4403      	add	r3, r0
 800c340:	9304      	str	r3, [sp, #16]
 800c342:	9b05      	ldr	r3, [sp, #20]
 800c344:	4480      	add	r8, r0
 800c346:	4403      	add	r3, r0
 800c348:	9305      	str	r3, [sp, #20]
 800c34a:	9b04      	ldr	r3, [sp, #16]
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	dd05      	ble.n	800c35c <_dtoa_r+0x724>
 800c350:	4629      	mov	r1, r5
 800c352:	461a      	mov	r2, r3
 800c354:	4630      	mov	r0, r6
 800c356:	f000 fc37 	bl	800cbc8 <__lshift>
 800c35a:	4605      	mov	r5, r0
 800c35c:	9b05      	ldr	r3, [sp, #20]
 800c35e:	2b00      	cmp	r3, #0
 800c360:	dd05      	ble.n	800c36e <_dtoa_r+0x736>
 800c362:	4621      	mov	r1, r4
 800c364:	461a      	mov	r2, r3
 800c366:	4630      	mov	r0, r6
 800c368:	f000 fc2e 	bl	800cbc8 <__lshift>
 800c36c:	4604      	mov	r4, r0
 800c36e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c370:	2b00      	cmp	r3, #0
 800c372:	d071      	beq.n	800c458 <_dtoa_r+0x820>
 800c374:	4621      	mov	r1, r4
 800c376:	4628      	mov	r0, r5
 800c378:	f000 fc92 	bl	800cca0 <__mcmp>
 800c37c:	2800      	cmp	r0, #0
 800c37e:	da6b      	bge.n	800c458 <_dtoa_r+0x820>
 800c380:	2300      	movs	r3, #0
 800c382:	4629      	mov	r1, r5
 800c384:	220a      	movs	r2, #10
 800c386:	4630      	mov	r0, r6
 800c388:	f000 fa70 	bl	800c86c <__multadd>
 800c38c:	9b07      	ldr	r3, [sp, #28]
 800c38e:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c392:	4605      	mov	r5, r0
 800c394:	2b00      	cmp	r3, #0
 800c396:	f000 8197 	beq.w	800c6c8 <_dtoa_r+0xa90>
 800c39a:	4639      	mov	r1, r7
 800c39c:	2300      	movs	r3, #0
 800c39e:	220a      	movs	r2, #10
 800c3a0:	4630      	mov	r0, r6
 800c3a2:	f000 fa63 	bl	800c86c <__multadd>
 800c3a6:	f1ba 0f00 	cmp.w	sl, #0
 800c3aa:	4607      	mov	r7, r0
 800c3ac:	f300 8093 	bgt.w	800c4d6 <_dtoa_r+0x89e>
 800c3b0:	9b06      	ldr	r3, [sp, #24]
 800c3b2:	2b02      	cmp	r3, #2
 800c3b4:	dc57      	bgt.n	800c466 <_dtoa_r+0x82e>
 800c3b6:	e08e      	b.n	800c4d6 <_dtoa_r+0x89e>
 800c3b8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c3ba:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800c3be:	e751      	b.n	800c264 <_dtoa_r+0x62c>
 800c3c0:	f109 34ff 	add.w	r4, r9, #4294967295
 800c3c4:	42a3      	cmp	r3, r4
 800c3c6:	bfbf      	itttt	lt
 800c3c8:	1ae2      	sublt	r2, r4, r3
 800c3ca:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800c3cc:	189b      	addlt	r3, r3, r2
 800c3ce:	930a      	strlt	r3, [sp, #40]	; 0x28
 800c3d0:	bfae      	itee	ge
 800c3d2:	1b1c      	subge	r4, r3, r4
 800c3d4:	4623      	movlt	r3, r4
 800c3d6:	2400      	movlt	r4, #0
 800c3d8:	f1b9 0f00 	cmp.w	r9, #0
 800c3dc:	bfb5      	itete	lt
 800c3de:	9a04      	ldrlt	r2, [sp, #16]
 800c3e0:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 800c3e4:	eba2 0809 	sublt.w	r8, r2, r9
 800c3e8:	464a      	movge	r2, r9
 800c3ea:	bfb8      	it	lt
 800c3ec:	2200      	movlt	r2, #0
 800c3ee:	e73c      	b.n	800c26a <_dtoa_r+0x632>
 800c3f0:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800c3f4:	9f07      	ldr	r7, [sp, #28]
 800c3f6:	461c      	mov	r4, r3
 800c3f8:	e744      	b.n	800c284 <_dtoa_r+0x64c>
 800c3fa:	461a      	mov	r2, r3
 800c3fc:	e770      	b.n	800c2e0 <_dtoa_r+0x6a8>
 800c3fe:	9b06      	ldr	r3, [sp, #24]
 800c400:	2b01      	cmp	r3, #1
 800c402:	dc18      	bgt.n	800c436 <_dtoa_r+0x7fe>
 800c404:	9b02      	ldr	r3, [sp, #8]
 800c406:	b9b3      	cbnz	r3, 800c436 <_dtoa_r+0x7fe>
 800c408:	9b03      	ldr	r3, [sp, #12]
 800c40a:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800c40e:	b9a2      	cbnz	r2, 800c43a <_dtoa_r+0x802>
 800c410:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800c414:	0d12      	lsrs	r2, r2, #20
 800c416:	0512      	lsls	r2, r2, #20
 800c418:	b18a      	cbz	r2, 800c43e <_dtoa_r+0x806>
 800c41a:	9b04      	ldr	r3, [sp, #16]
 800c41c:	3301      	adds	r3, #1
 800c41e:	9304      	str	r3, [sp, #16]
 800c420:	9b05      	ldr	r3, [sp, #20]
 800c422:	3301      	adds	r3, #1
 800c424:	9305      	str	r3, [sp, #20]
 800c426:	2301      	movs	r3, #1
 800c428:	9309      	str	r3, [sp, #36]	; 0x24
 800c42a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	f47f af70 	bne.w	800c312 <_dtoa_r+0x6da>
 800c432:	2001      	movs	r0, #1
 800c434:	e775      	b.n	800c322 <_dtoa_r+0x6ea>
 800c436:	2300      	movs	r3, #0
 800c438:	e7f6      	b.n	800c428 <_dtoa_r+0x7f0>
 800c43a:	9b02      	ldr	r3, [sp, #8]
 800c43c:	e7f4      	b.n	800c428 <_dtoa_r+0x7f0>
 800c43e:	9209      	str	r2, [sp, #36]	; 0x24
 800c440:	e7f3      	b.n	800c42a <_dtoa_r+0x7f2>
 800c442:	d082      	beq.n	800c34a <_dtoa_r+0x712>
 800c444:	9b04      	ldr	r3, [sp, #16]
 800c446:	321c      	adds	r2, #28
 800c448:	4413      	add	r3, r2
 800c44a:	9304      	str	r3, [sp, #16]
 800c44c:	9b05      	ldr	r3, [sp, #20]
 800c44e:	4490      	add	r8, r2
 800c450:	4413      	add	r3, r2
 800c452:	e779      	b.n	800c348 <_dtoa_r+0x710>
 800c454:	4602      	mov	r2, r0
 800c456:	e7f5      	b.n	800c444 <_dtoa_r+0x80c>
 800c458:	f1b9 0f00 	cmp.w	r9, #0
 800c45c:	dc36      	bgt.n	800c4cc <_dtoa_r+0x894>
 800c45e:	9b06      	ldr	r3, [sp, #24]
 800c460:	2b02      	cmp	r3, #2
 800c462:	dd33      	ble.n	800c4cc <_dtoa_r+0x894>
 800c464:	46ca      	mov	sl, r9
 800c466:	f1ba 0f00 	cmp.w	sl, #0
 800c46a:	d10d      	bne.n	800c488 <_dtoa_r+0x850>
 800c46c:	4621      	mov	r1, r4
 800c46e:	4653      	mov	r3, sl
 800c470:	2205      	movs	r2, #5
 800c472:	4630      	mov	r0, r6
 800c474:	f000 f9fa 	bl	800c86c <__multadd>
 800c478:	4601      	mov	r1, r0
 800c47a:	4604      	mov	r4, r0
 800c47c:	4628      	mov	r0, r5
 800c47e:	f000 fc0f 	bl	800cca0 <__mcmp>
 800c482:	2800      	cmp	r0, #0
 800c484:	f73f ade4 	bgt.w	800c050 <_dtoa_r+0x418>
 800c488:	9b08      	ldr	r3, [sp, #32]
 800c48a:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800c48e:	ea6f 0b03 	mvn.w	fp, r3
 800c492:	f04f 0900 	mov.w	r9, #0
 800c496:	4621      	mov	r1, r4
 800c498:	4630      	mov	r0, r6
 800c49a:	f000 f9c5 	bl	800c828 <_Bfree>
 800c49e:	2f00      	cmp	r7, #0
 800c4a0:	f43f aea1 	beq.w	800c1e6 <_dtoa_r+0x5ae>
 800c4a4:	f1b9 0f00 	cmp.w	r9, #0
 800c4a8:	d005      	beq.n	800c4b6 <_dtoa_r+0x87e>
 800c4aa:	45b9      	cmp	r9, r7
 800c4ac:	d003      	beq.n	800c4b6 <_dtoa_r+0x87e>
 800c4ae:	4649      	mov	r1, r9
 800c4b0:	4630      	mov	r0, r6
 800c4b2:	f000 f9b9 	bl	800c828 <_Bfree>
 800c4b6:	4639      	mov	r1, r7
 800c4b8:	4630      	mov	r0, r6
 800c4ba:	f000 f9b5 	bl	800c828 <_Bfree>
 800c4be:	e692      	b.n	800c1e6 <_dtoa_r+0x5ae>
 800c4c0:	2400      	movs	r4, #0
 800c4c2:	4627      	mov	r7, r4
 800c4c4:	e7e0      	b.n	800c488 <_dtoa_r+0x850>
 800c4c6:	4693      	mov	fp, r2
 800c4c8:	4627      	mov	r7, r4
 800c4ca:	e5c1      	b.n	800c050 <_dtoa_r+0x418>
 800c4cc:	9b07      	ldr	r3, [sp, #28]
 800c4ce:	46ca      	mov	sl, r9
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	f000 8100 	beq.w	800c6d6 <_dtoa_r+0xa9e>
 800c4d6:	f1b8 0f00 	cmp.w	r8, #0
 800c4da:	dd05      	ble.n	800c4e8 <_dtoa_r+0x8b0>
 800c4dc:	4639      	mov	r1, r7
 800c4de:	4642      	mov	r2, r8
 800c4e0:	4630      	mov	r0, r6
 800c4e2:	f000 fb71 	bl	800cbc8 <__lshift>
 800c4e6:	4607      	mov	r7, r0
 800c4e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	d05d      	beq.n	800c5aa <_dtoa_r+0x972>
 800c4ee:	6879      	ldr	r1, [r7, #4]
 800c4f0:	4630      	mov	r0, r6
 800c4f2:	f000 f959 	bl	800c7a8 <_Balloc>
 800c4f6:	4680      	mov	r8, r0
 800c4f8:	b928      	cbnz	r0, 800c506 <_dtoa_r+0x8ce>
 800c4fa:	4b82      	ldr	r3, [pc, #520]	; (800c704 <_dtoa_r+0xacc>)
 800c4fc:	4602      	mov	r2, r0
 800c4fe:	f240 21ef 	movw	r1, #751	; 0x2ef
 800c502:	f7ff bbb1 	b.w	800bc68 <_dtoa_r+0x30>
 800c506:	693a      	ldr	r2, [r7, #16]
 800c508:	3202      	adds	r2, #2
 800c50a:	0092      	lsls	r2, r2, #2
 800c50c:	f107 010c 	add.w	r1, r7, #12
 800c510:	300c      	adds	r0, #12
 800c512:	f7ff fafa 	bl	800bb0a <memcpy>
 800c516:	2201      	movs	r2, #1
 800c518:	4641      	mov	r1, r8
 800c51a:	4630      	mov	r0, r6
 800c51c:	f000 fb54 	bl	800cbc8 <__lshift>
 800c520:	9b01      	ldr	r3, [sp, #4]
 800c522:	3301      	adds	r3, #1
 800c524:	9304      	str	r3, [sp, #16]
 800c526:	9b01      	ldr	r3, [sp, #4]
 800c528:	4453      	add	r3, sl
 800c52a:	9308      	str	r3, [sp, #32]
 800c52c:	9b02      	ldr	r3, [sp, #8]
 800c52e:	f003 0301 	and.w	r3, r3, #1
 800c532:	46b9      	mov	r9, r7
 800c534:	9307      	str	r3, [sp, #28]
 800c536:	4607      	mov	r7, r0
 800c538:	9b04      	ldr	r3, [sp, #16]
 800c53a:	4621      	mov	r1, r4
 800c53c:	3b01      	subs	r3, #1
 800c53e:	4628      	mov	r0, r5
 800c540:	9302      	str	r3, [sp, #8]
 800c542:	f7ff faf0 	bl	800bb26 <quorem>
 800c546:	4603      	mov	r3, r0
 800c548:	3330      	adds	r3, #48	; 0x30
 800c54a:	9005      	str	r0, [sp, #20]
 800c54c:	4649      	mov	r1, r9
 800c54e:	4628      	mov	r0, r5
 800c550:	9309      	str	r3, [sp, #36]	; 0x24
 800c552:	f000 fba5 	bl	800cca0 <__mcmp>
 800c556:	463a      	mov	r2, r7
 800c558:	4682      	mov	sl, r0
 800c55a:	4621      	mov	r1, r4
 800c55c:	4630      	mov	r0, r6
 800c55e:	f000 fbbb 	bl	800ccd8 <__mdiff>
 800c562:	68c2      	ldr	r2, [r0, #12]
 800c564:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c566:	4680      	mov	r8, r0
 800c568:	bb0a      	cbnz	r2, 800c5ae <_dtoa_r+0x976>
 800c56a:	4601      	mov	r1, r0
 800c56c:	4628      	mov	r0, r5
 800c56e:	f000 fb97 	bl	800cca0 <__mcmp>
 800c572:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c574:	4602      	mov	r2, r0
 800c576:	4641      	mov	r1, r8
 800c578:	4630      	mov	r0, r6
 800c57a:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 800c57e:	f000 f953 	bl	800c828 <_Bfree>
 800c582:	9b06      	ldr	r3, [sp, #24]
 800c584:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c586:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800c58a:	ea43 0102 	orr.w	r1, r3, r2
 800c58e:	9b07      	ldr	r3, [sp, #28]
 800c590:	4319      	orrs	r1, r3
 800c592:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c594:	d10d      	bne.n	800c5b2 <_dtoa_r+0x97a>
 800c596:	2b39      	cmp	r3, #57	; 0x39
 800c598:	d029      	beq.n	800c5ee <_dtoa_r+0x9b6>
 800c59a:	f1ba 0f00 	cmp.w	sl, #0
 800c59e:	dd01      	ble.n	800c5a4 <_dtoa_r+0x96c>
 800c5a0:	9b05      	ldr	r3, [sp, #20]
 800c5a2:	3331      	adds	r3, #49	; 0x31
 800c5a4:	9a02      	ldr	r2, [sp, #8]
 800c5a6:	7013      	strb	r3, [r2, #0]
 800c5a8:	e775      	b.n	800c496 <_dtoa_r+0x85e>
 800c5aa:	4638      	mov	r0, r7
 800c5ac:	e7b8      	b.n	800c520 <_dtoa_r+0x8e8>
 800c5ae:	2201      	movs	r2, #1
 800c5b0:	e7e1      	b.n	800c576 <_dtoa_r+0x93e>
 800c5b2:	f1ba 0f00 	cmp.w	sl, #0
 800c5b6:	db06      	blt.n	800c5c6 <_dtoa_r+0x98e>
 800c5b8:	9906      	ldr	r1, [sp, #24]
 800c5ba:	ea41 0a0a 	orr.w	sl, r1, sl
 800c5be:	9907      	ldr	r1, [sp, #28]
 800c5c0:	ea5a 0a01 	orrs.w	sl, sl, r1
 800c5c4:	d120      	bne.n	800c608 <_dtoa_r+0x9d0>
 800c5c6:	2a00      	cmp	r2, #0
 800c5c8:	ddec      	ble.n	800c5a4 <_dtoa_r+0x96c>
 800c5ca:	4629      	mov	r1, r5
 800c5cc:	2201      	movs	r2, #1
 800c5ce:	4630      	mov	r0, r6
 800c5d0:	9304      	str	r3, [sp, #16]
 800c5d2:	f000 faf9 	bl	800cbc8 <__lshift>
 800c5d6:	4621      	mov	r1, r4
 800c5d8:	4605      	mov	r5, r0
 800c5da:	f000 fb61 	bl	800cca0 <__mcmp>
 800c5de:	2800      	cmp	r0, #0
 800c5e0:	9b04      	ldr	r3, [sp, #16]
 800c5e2:	dc02      	bgt.n	800c5ea <_dtoa_r+0x9b2>
 800c5e4:	d1de      	bne.n	800c5a4 <_dtoa_r+0x96c>
 800c5e6:	07da      	lsls	r2, r3, #31
 800c5e8:	d5dc      	bpl.n	800c5a4 <_dtoa_r+0x96c>
 800c5ea:	2b39      	cmp	r3, #57	; 0x39
 800c5ec:	d1d8      	bne.n	800c5a0 <_dtoa_r+0x968>
 800c5ee:	9a02      	ldr	r2, [sp, #8]
 800c5f0:	2339      	movs	r3, #57	; 0x39
 800c5f2:	7013      	strb	r3, [r2, #0]
 800c5f4:	4643      	mov	r3, r8
 800c5f6:	4698      	mov	r8, r3
 800c5f8:	3b01      	subs	r3, #1
 800c5fa:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800c5fe:	2a39      	cmp	r2, #57	; 0x39
 800c600:	d051      	beq.n	800c6a6 <_dtoa_r+0xa6e>
 800c602:	3201      	adds	r2, #1
 800c604:	701a      	strb	r2, [r3, #0]
 800c606:	e746      	b.n	800c496 <_dtoa_r+0x85e>
 800c608:	2a00      	cmp	r2, #0
 800c60a:	dd03      	ble.n	800c614 <_dtoa_r+0x9dc>
 800c60c:	2b39      	cmp	r3, #57	; 0x39
 800c60e:	d0ee      	beq.n	800c5ee <_dtoa_r+0x9b6>
 800c610:	3301      	adds	r3, #1
 800c612:	e7c7      	b.n	800c5a4 <_dtoa_r+0x96c>
 800c614:	9a04      	ldr	r2, [sp, #16]
 800c616:	9908      	ldr	r1, [sp, #32]
 800c618:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c61c:	428a      	cmp	r2, r1
 800c61e:	d02b      	beq.n	800c678 <_dtoa_r+0xa40>
 800c620:	4629      	mov	r1, r5
 800c622:	2300      	movs	r3, #0
 800c624:	220a      	movs	r2, #10
 800c626:	4630      	mov	r0, r6
 800c628:	f000 f920 	bl	800c86c <__multadd>
 800c62c:	45b9      	cmp	r9, r7
 800c62e:	4605      	mov	r5, r0
 800c630:	f04f 0300 	mov.w	r3, #0
 800c634:	f04f 020a 	mov.w	r2, #10
 800c638:	4649      	mov	r1, r9
 800c63a:	4630      	mov	r0, r6
 800c63c:	d107      	bne.n	800c64e <_dtoa_r+0xa16>
 800c63e:	f000 f915 	bl	800c86c <__multadd>
 800c642:	4681      	mov	r9, r0
 800c644:	4607      	mov	r7, r0
 800c646:	9b04      	ldr	r3, [sp, #16]
 800c648:	3301      	adds	r3, #1
 800c64a:	9304      	str	r3, [sp, #16]
 800c64c:	e774      	b.n	800c538 <_dtoa_r+0x900>
 800c64e:	f000 f90d 	bl	800c86c <__multadd>
 800c652:	4639      	mov	r1, r7
 800c654:	4681      	mov	r9, r0
 800c656:	2300      	movs	r3, #0
 800c658:	220a      	movs	r2, #10
 800c65a:	4630      	mov	r0, r6
 800c65c:	f000 f906 	bl	800c86c <__multadd>
 800c660:	4607      	mov	r7, r0
 800c662:	e7f0      	b.n	800c646 <_dtoa_r+0xa0e>
 800c664:	f1ba 0f00 	cmp.w	sl, #0
 800c668:	9a01      	ldr	r2, [sp, #4]
 800c66a:	bfcc      	ite	gt
 800c66c:	46d0      	movgt	r8, sl
 800c66e:	f04f 0801 	movle.w	r8, #1
 800c672:	4490      	add	r8, r2
 800c674:	f04f 0900 	mov.w	r9, #0
 800c678:	4629      	mov	r1, r5
 800c67a:	2201      	movs	r2, #1
 800c67c:	4630      	mov	r0, r6
 800c67e:	9302      	str	r3, [sp, #8]
 800c680:	f000 faa2 	bl	800cbc8 <__lshift>
 800c684:	4621      	mov	r1, r4
 800c686:	4605      	mov	r5, r0
 800c688:	f000 fb0a 	bl	800cca0 <__mcmp>
 800c68c:	2800      	cmp	r0, #0
 800c68e:	dcb1      	bgt.n	800c5f4 <_dtoa_r+0x9bc>
 800c690:	d102      	bne.n	800c698 <_dtoa_r+0xa60>
 800c692:	9b02      	ldr	r3, [sp, #8]
 800c694:	07db      	lsls	r3, r3, #31
 800c696:	d4ad      	bmi.n	800c5f4 <_dtoa_r+0x9bc>
 800c698:	4643      	mov	r3, r8
 800c69a:	4698      	mov	r8, r3
 800c69c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c6a0:	2a30      	cmp	r2, #48	; 0x30
 800c6a2:	d0fa      	beq.n	800c69a <_dtoa_r+0xa62>
 800c6a4:	e6f7      	b.n	800c496 <_dtoa_r+0x85e>
 800c6a6:	9a01      	ldr	r2, [sp, #4]
 800c6a8:	429a      	cmp	r2, r3
 800c6aa:	d1a4      	bne.n	800c5f6 <_dtoa_r+0x9be>
 800c6ac:	f10b 0b01 	add.w	fp, fp, #1
 800c6b0:	2331      	movs	r3, #49	; 0x31
 800c6b2:	e778      	b.n	800c5a6 <_dtoa_r+0x96e>
 800c6b4:	4b14      	ldr	r3, [pc, #80]	; (800c708 <_dtoa_r+0xad0>)
 800c6b6:	f7ff bb2a 	b.w	800bd0e <_dtoa_r+0xd6>
 800c6ba:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800c6bc:	2b00      	cmp	r3, #0
 800c6be:	f47f ab05 	bne.w	800bccc <_dtoa_r+0x94>
 800c6c2:	4b12      	ldr	r3, [pc, #72]	; (800c70c <_dtoa_r+0xad4>)
 800c6c4:	f7ff bb23 	b.w	800bd0e <_dtoa_r+0xd6>
 800c6c8:	f1ba 0f00 	cmp.w	sl, #0
 800c6cc:	dc03      	bgt.n	800c6d6 <_dtoa_r+0xa9e>
 800c6ce:	9b06      	ldr	r3, [sp, #24]
 800c6d0:	2b02      	cmp	r3, #2
 800c6d2:	f73f aec8 	bgt.w	800c466 <_dtoa_r+0x82e>
 800c6d6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800c6da:	4621      	mov	r1, r4
 800c6dc:	4628      	mov	r0, r5
 800c6de:	f7ff fa22 	bl	800bb26 <quorem>
 800c6e2:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800c6e6:	f808 3b01 	strb.w	r3, [r8], #1
 800c6ea:	9a01      	ldr	r2, [sp, #4]
 800c6ec:	eba8 0202 	sub.w	r2, r8, r2
 800c6f0:	4592      	cmp	sl, r2
 800c6f2:	ddb7      	ble.n	800c664 <_dtoa_r+0xa2c>
 800c6f4:	4629      	mov	r1, r5
 800c6f6:	2300      	movs	r3, #0
 800c6f8:	220a      	movs	r2, #10
 800c6fa:	4630      	mov	r0, r6
 800c6fc:	f000 f8b6 	bl	800c86c <__multadd>
 800c700:	4605      	mov	r5, r0
 800c702:	e7ea      	b.n	800c6da <_dtoa_r+0xaa2>
 800c704:	0801d608 	.word	0x0801d608
 800c708:	0801d568 	.word	0x0801d568
 800c70c:	0801d58c 	.word	0x0801d58c

0800c710 <_free_r>:
 800c710:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c712:	2900      	cmp	r1, #0
 800c714:	d044      	beq.n	800c7a0 <_free_r+0x90>
 800c716:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c71a:	9001      	str	r0, [sp, #4]
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	f1a1 0404 	sub.w	r4, r1, #4
 800c722:	bfb8      	it	lt
 800c724:	18e4      	addlt	r4, r4, r3
 800c726:	f7fe fa8f 	bl	800ac48 <__malloc_lock>
 800c72a:	4a1e      	ldr	r2, [pc, #120]	; (800c7a4 <_free_r+0x94>)
 800c72c:	9801      	ldr	r0, [sp, #4]
 800c72e:	6813      	ldr	r3, [r2, #0]
 800c730:	b933      	cbnz	r3, 800c740 <_free_r+0x30>
 800c732:	6063      	str	r3, [r4, #4]
 800c734:	6014      	str	r4, [r2, #0]
 800c736:	b003      	add	sp, #12
 800c738:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c73c:	f7fe ba8a 	b.w	800ac54 <__malloc_unlock>
 800c740:	42a3      	cmp	r3, r4
 800c742:	d908      	bls.n	800c756 <_free_r+0x46>
 800c744:	6825      	ldr	r5, [r4, #0]
 800c746:	1961      	adds	r1, r4, r5
 800c748:	428b      	cmp	r3, r1
 800c74a:	bf01      	itttt	eq
 800c74c:	6819      	ldreq	r1, [r3, #0]
 800c74e:	685b      	ldreq	r3, [r3, #4]
 800c750:	1949      	addeq	r1, r1, r5
 800c752:	6021      	streq	r1, [r4, #0]
 800c754:	e7ed      	b.n	800c732 <_free_r+0x22>
 800c756:	461a      	mov	r2, r3
 800c758:	685b      	ldr	r3, [r3, #4]
 800c75a:	b10b      	cbz	r3, 800c760 <_free_r+0x50>
 800c75c:	42a3      	cmp	r3, r4
 800c75e:	d9fa      	bls.n	800c756 <_free_r+0x46>
 800c760:	6811      	ldr	r1, [r2, #0]
 800c762:	1855      	adds	r5, r2, r1
 800c764:	42a5      	cmp	r5, r4
 800c766:	d10b      	bne.n	800c780 <_free_r+0x70>
 800c768:	6824      	ldr	r4, [r4, #0]
 800c76a:	4421      	add	r1, r4
 800c76c:	1854      	adds	r4, r2, r1
 800c76e:	42a3      	cmp	r3, r4
 800c770:	6011      	str	r1, [r2, #0]
 800c772:	d1e0      	bne.n	800c736 <_free_r+0x26>
 800c774:	681c      	ldr	r4, [r3, #0]
 800c776:	685b      	ldr	r3, [r3, #4]
 800c778:	6053      	str	r3, [r2, #4]
 800c77a:	440c      	add	r4, r1
 800c77c:	6014      	str	r4, [r2, #0]
 800c77e:	e7da      	b.n	800c736 <_free_r+0x26>
 800c780:	d902      	bls.n	800c788 <_free_r+0x78>
 800c782:	230c      	movs	r3, #12
 800c784:	6003      	str	r3, [r0, #0]
 800c786:	e7d6      	b.n	800c736 <_free_r+0x26>
 800c788:	6825      	ldr	r5, [r4, #0]
 800c78a:	1961      	adds	r1, r4, r5
 800c78c:	428b      	cmp	r3, r1
 800c78e:	bf04      	itt	eq
 800c790:	6819      	ldreq	r1, [r3, #0]
 800c792:	685b      	ldreq	r3, [r3, #4]
 800c794:	6063      	str	r3, [r4, #4]
 800c796:	bf04      	itt	eq
 800c798:	1949      	addeq	r1, r1, r5
 800c79a:	6021      	streq	r1, [r4, #0]
 800c79c:	6054      	str	r4, [r2, #4]
 800c79e:	e7ca      	b.n	800c736 <_free_r+0x26>
 800c7a0:	b003      	add	sp, #12
 800c7a2:	bd30      	pop	{r4, r5, pc}
 800c7a4:	2001ae5c 	.word	0x2001ae5c

0800c7a8 <_Balloc>:
 800c7a8:	b570      	push	{r4, r5, r6, lr}
 800c7aa:	69c6      	ldr	r6, [r0, #28]
 800c7ac:	4604      	mov	r4, r0
 800c7ae:	460d      	mov	r5, r1
 800c7b0:	b976      	cbnz	r6, 800c7d0 <_Balloc+0x28>
 800c7b2:	2010      	movs	r0, #16
 800c7b4:	f7fe f9a0 	bl	800aaf8 <malloc>
 800c7b8:	4602      	mov	r2, r0
 800c7ba:	61e0      	str	r0, [r4, #28]
 800c7bc:	b920      	cbnz	r0, 800c7c8 <_Balloc+0x20>
 800c7be:	4b18      	ldr	r3, [pc, #96]	; (800c820 <_Balloc+0x78>)
 800c7c0:	4818      	ldr	r0, [pc, #96]	; (800c824 <_Balloc+0x7c>)
 800c7c2:	216b      	movs	r1, #107	; 0x6b
 800c7c4:	f000 ff5c 	bl	800d680 <__assert_func>
 800c7c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c7cc:	6006      	str	r6, [r0, #0]
 800c7ce:	60c6      	str	r6, [r0, #12]
 800c7d0:	69e6      	ldr	r6, [r4, #28]
 800c7d2:	68f3      	ldr	r3, [r6, #12]
 800c7d4:	b183      	cbz	r3, 800c7f8 <_Balloc+0x50>
 800c7d6:	69e3      	ldr	r3, [r4, #28]
 800c7d8:	68db      	ldr	r3, [r3, #12]
 800c7da:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c7de:	b9b8      	cbnz	r0, 800c810 <_Balloc+0x68>
 800c7e0:	2101      	movs	r1, #1
 800c7e2:	fa01 f605 	lsl.w	r6, r1, r5
 800c7e6:	1d72      	adds	r2, r6, #5
 800c7e8:	0092      	lsls	r2, r2, #2
 800c7ea:	4620      	mov	r0, r4
 800c7ec:	f000 ff66 	bl	800d6bc <_calloc_r>
 800c7f0:	b160      	cbz	r0, 800c80c <_Balloc+0x64>
 800c7f2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c7f6:	e00e      	b.n	800c816 <_Balloc+0x6e>
 800c7f8:	2221      	movs	r2, #33	; 0x21
 800c7fa:	2104      	movs	r1, #4
 800c7fc:	4620      	mov	r0, r4
 800c7fe:	f000 ff5d 	bl	800d6bc <_calloc_r>
 800c802:	69e3      	ldr	r3, [r4, #28]
 800c804:	60f0      	str	r0, [r6, #12]
 800c806:	68db      	ldr	r3, [r3, #12]
 800c808:	2b00      	cmp	r3, #0
 800c80a:	d1e4      	bne.n	800c7d6 <_Balloc+0x2e>
 800c80c:	2000      	movs	r0, #0
 800c80e:	bd70      	pop	{r4, r5, r6, pc}
 800c810:	6802      	ldr	r2, [r0, #0]
 800c812:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c816:	2300      	movs	r3, #0
 800c818:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c81c:	e7f7      	b.n	800c80e <_Balloc+0x66>
 800c81e:	bf00      	nop
 800c820:	0801d599 	.word	0x0801d599
 800c824:	0801d619 	.word	0x0801d619

0800c828 <_Bfree>:
 800c828:	b570      	push	{r4, r5, r6, lr}
 800c82a:	69c6      	ldr	r6, [r0, #28]
 800c82c:	4605      	mov	r5, r0
 800c82e:	460c      	mov	r4, r1
 800c830:	b976      	cbnz	r6, 800c850 <_Bfree+0x28>
 800c832:	2010      	movs	r0, #16
 800c834:	f7fe f960 	bl	800aaf8 <malloc>
 800c838:	4602      	mov	r2, r0
 800c83a:	61e8      	str	r0, [r5, #28]
 800c83c:	b920      	cbnz	r0, 800c848 <_Bfree+0x20>
 800c83e:	4b09      	ldr	r3, [pc, #36]	; (800c864 <_Bfree+0x3c>)
 800c840:	4809      	ldr	r0, [pc, #36]	; (800c868 <_Bfree+0x40>)
 800c842:	218f      	movs	r1, #143	; 0x8f
 800c844:	f000 ff1c 	bl	800d680 <__assert_func>
 800c848:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c84c:	6006      	str	r6, [r0, #0]
 800c84e:	60c6      	str	r6, [r0, #12]
 800c850:	b13c      	cbz	r4, 800c862 <_Bfree+0x3a>
 800c852:	69eb      	ldr	r3, [r5, #28]
 800c854:	6862      	ldr	r2, [r4, #4]
 800c856:	68db      	ldr	r3, [r3, #12]
 800c858:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c85c:	6021      	str	r1, [r4, #0]
 800c85e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c862:	bd70      	pop	{r4, r5, r6, pc}
 800c864:	0801d599 	.word	0x0801d599
 800c868:	0801d619 	.word	0x0801d619

0800c86c <__multadd>:
 800c86c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c870:	690d      	ldr	r5, [r1, #16]
 800c872:	4607      	mov	r7, r0
 800c874:	460c      	mov	r4, r1
 800c876:	461e      	mov	r6, r3
 800c878:	f101 0c14 	add.w	ip, r1, #20
 800c87c:	2000      	movs	r0, #0
 800c87e:	f8dc 3000 	ldr.w	r3, [ip]
 800c882:	b299      	uxth	r1, r3
 800c884:	fb02 6101 	mla	r1, r2, r1, r6
 800c888:	0c1e      	lsrs	r6, r3, #16
 800c88a:	0c0b      	lsrs	r3, r1, #16
 800c88c:	fb02 3306 	mla	r3, r2, r6, r3
 800c890:	b289      	uxth	r1, r1
 800c892:	3001      	adds	r0, #1
 800c894:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c898:	4285      	cmp	r5, r0
 800c89a:	f84c 1b04 	str.w	r1, [ip], #4
 800c89e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c8a2:	dcec      	bgt.n	800c87e <__multadd+0x12>
 800c8a4:	b30e      	cbz	r6, 800c8ea <__multadd+0x7e>
 800c8a6:	68a3      	ldr	r3, [r4, #8]
 800c8a8:	42ab      	cmp	r3, r5
 800c8aa:	dc19      	bgt.n	800c8e0 <__multadd+0x74>
 800c8ac:	6861      	ldr	r1, [r4, #4]
 800c8ae:	4638      	mov	r0, r7
 800c8b0:	3101      	adds	r1, #1
 800c8b2:	f7ff ff79 	bl	800c7a8 <_Balloc>
 800c8b6:	4680      	mov	r8, r0
 800c8b8:	b928      	cbnz	r0, 800c8c6 <__multadd+0x5a>
 800c8ba:	4602      	mov	r2, r0
 800c8bc:	4b0c      	ldr	r3, [pc, #48]	; (800c8f0 <__multadd+0x84>)
 800c8be:	480d      	ldr	r0, [pc, #52]	; (800c8f4 <__multadd+0x88>)
 800c8c0:	21ba      	movs	r1, #186	; 0xba
 800c8c2:	f000 fedd 	bl	800d680 <__assert_func>
 800c8c6:	6922      	ldr	r2, [r4, #16]
 800c8c8:	3202      	adds	r2, #2
 800c8ca:	f104 010c 	add.w	r1, r4, #12
 800c8ce:	0092      	lsls	r2, r2, #2
 800c8d0:	300c      	adds	r0, #12
 800c8d2:	f7ff f91a 	bl	800bb0a <memcpy>
 800c8d6:	4621      	mov	r1, r4
 800c8d8:	4638      	mov	r0, r7
 800c8da:	f7ff ffa5 	bl	800c828 <_Bfree>
 800c8de:	4644      	mov	r4, r8
 800c8e0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c8e4:	3501      	adds	r5, #1
 800c8e6:	615e      	str	r6, [r3, #20]
 800c8e8:	6125      	str	r5, [r4, #16]
 800c8ea:	4620      	mov	r0, r4
 800c8ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c8f0:	0801d608 	.word	0x0801d608
 800c8f4:	0801d619 	.word	0x0801d619

0800c8f8 <__hi0bits>:
 800c8f8:	0c03      	lsrs	r3, r0, #16
 800c8fa:	041b      	lsls	r3, r3, #16
 800c8fc:	b9d3      	cbnz	r3, 800c934 <__hi0bits+0x3c>
 800c8fe:	0400      	lsls	r0, r0, #16
 800c900:	2310      	movs	r3, #16
 800c902:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c906:	bf04      	itt	eq
 800c908:	0200      	lsleq	r0, r0, #8
 800c90a:	3308      	addeq	r3, #8
 800c90c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c910:	bf04      	itt	eq
 800c912:	0100      	lsleq	r0, r0, #4
 800c914:	3304      	addeq	r3, #4
 800c916:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c91a:	bf04      	itt	eq
 800c91c:	0080      	lsleq	r0, r0, #2
 800c91e:	3302      	addeq	r3, #2
 800c920:	2800      	cmp	r0, #0
 800c922:	db05      	blt.n	800c930 <__hi0bits+0x38>
 800c924:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c928:	f103 0301 	add.w	r3, r3, #1
 800c92c:	bf08      	it	eq
 800c92e:	2320      	moveq	r3, #32
 800c930:	4618      	mov	r0, r3
 800c932:	4770      	bx	lr
 800c934:	2300      	movs	r3, #0
 800c936:	e7e4      	b.n	800c902 <__hi0bits+0xa>

0800c938 <__lo0bits>:
 800c938:	6803      	ldr	r3, [r0, #0]
 800c93a:	f013 0207 	ands.w	r2, r3, #7
 800c93e:	d00c      	beq.n	800c95a <__lo0bits+0x22>
 800c940:	07d9      	lsls	r1, r3, #31
 800c942:	d422      	bmi.n	800c98a <__lo0bits+0x52>
 800c944:	079a      	lsls	r2, r3, #30
 800c946:	bf49      	itett	mi
 800c948:	085b      	lsrmi	r3, r3, #1
 800c94a:	089b      	lsrpl	r3, r3, #2
 800c94c:	6003      	strmi	r3, [r0, #0]
 800c94e:	2201      	movmi	r2, #1
 800c950:	bf5c      	itt	pl
 800c952:	6003      	strpl	r3, [r0, #0]
 800c954:	2202      	movpl	r2, #2
 800c956:	4610      	mov	r0, r2
 800c958:	4770      	bx	lr
 800c95a:	b299      	uxth	r1, r3
 800c95c:	b909      	cbnz	r1, 800c962 <__lo0bits+0x2a>
 800c95e:	0c1b      	lsrs	r3, r3, #16
 800c960:	2210      	movs	r2, #16
 800c962:	b2d9      	uxtb	r1, r3
 800c964:	b909      	cbnz	r1, 800c96a <__lo0bits+0x32>
 800c966:	3208      	adds	r2, #8
 800c968:	0a1b      	lsrs	r3, r3, #8
 800c96a:	0719      	lsls	r1, r3, #28
 800c96c:	bf04      	itt	eq
 800c96e:	091b      	lsreq	r3, r3, #4
 800c970:	3204      	addeq	r2, #4
 800c972:	0799      	lsls	r1, r3, #30
 800c974:	bf04      	itt	eq
 800c976:	089b      	lsreq	r3, r3, #2
 800c978:	3202      	addeq	r2, #2
 800c97a:	07d9      	lsls	r1, r3, #31
 800c97c:	d403      	bmi.n	800c986 <__lo0bits+0x4e>
 800c97e:	085b      	lsrs	r3, r3, #1
 800c980:	f102 0201 	add.w	r2, r2, #1
 800c984:	d003      	beq.n	800c98e <__lo0bits+0x56>
 800c986:	6003      	str	r3, [r0, #0]
 800c988:	e7e5      	b.n	800c956 <__lo0bits+0x1e>
 800c98a:	2200      	movs	r2, #0
 800c98c:	e7e3      	b.n	800c956 <__lo0bits+0x1e>
 800c98e:	2220      	movs	r2, #32
 800c990:	e7e1      	b.n	800c956 <__lo0bits+0x1e>
	...

0800c994 <__i2b>:
 800c994:	b510      	push	{r4, lr}
 800c996:	460c      	mov	r4, r1
 800c998:	2101      	movs	r1, #1
 800c99a:	f7ff ff05 	bl	800c7a8 <_Balloc>
 800c99e:	4602      	mov	r2, r0
 800c9a0:	b928      	cbnz	r0, 800c9ae <__i2b+0x1a>
 800c9a2:	4b05      	ldr	r3, [pc, #20]	; (800c9b8 <__i2b+0x24>)
 800c9a4:	4805      	ldr	r0, [pc, #20]	; (800c9bc <__i2b+0x28>)
 800c9a6:	f240 1145 	movw	r1, #325	; 0x145
 800c9aa:	f000 fe69 	bl	800d680 <__assert_func>
 800c9ae:	2301      	movs	r3, #1
 800c9b0:	6144      	str	r4, [r0, #20]
 800c9b2:	6103      	str	r3, [r0, #16]
 800c9b4:	bd10      	pop	{r4, pc}
 800c9b6:	bf00      	nop
 800c9b8:	0801d608 	.word	0x0801d608
 800c9bc:	0801d619 	.word	0x0801d619

0800c9c0 <__multiply>:
 800c9c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9c4:	4691      	mov	r9, r2
 800c9c6:	690a      	ldr	r2, [r1, #16]
 800c9c8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c9cc:	429a      	cmp	r2, r3
 800c9ce:	bfb8      	it	lt
 800c9d0:	460b      	movlt	r3, r1
 800c9d2:	460c      	mov	r4, r1
 800c9d4:	bfbc      	itt	lt
 800c9d6:	464c      	movlt	r4, r9
 800c9d8:	4699      	movlt	r9, r3
 800c9da:	6927      	ldr	r7, [r4, #16]
 800c9dc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c9e0:	68a3      	ldr	r3, [r4, #8]
 800c9e2:	6861      	ldr	r1, [r4, #4]
 800c9e4:	eb07 060a 	add.w	r6, r7, sl
 800c9e8:	42b3      	cmp	r3, r6
 800c9ea:	b085      	sub	sp, #20
 800c9ec:	bfb8      	it	lt
 800c9ee:	3101      	addlt	r1, #1
 800c9f0:	f7ff feda 	bl	800c7a8 <_Balloc>
 800c9f4:	b930      	cbnz	r0, 800ca04 <__multiply+0x44>
 800c9f6:	4602      	mov	r2, r0
 800c9f8:	4b44      	ldr	r3, [pc, #272]	; (800cb0c <__multiply+0x14c>)
 800c9fa:	4845      	ldr	r0, [pc, #276]	; (800cb10 <__multiply+0x150>)
 800c9fc:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800ca00:	f000 fe3e 	bl	800d680 <__assert_func>
 800ca04:	f100 0514 	add.w	r5, r0, #20
 800ca08:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ca0c:	462b      	mov	r3, r5
 800ca0e:	2200      	movs	r2, #0
 800ca10:	4543      	cmp	r3, r8
 800ca12:	d321      	bcc.n	800ca58 <__multiply+0x98>
 800ca14:	f104 0314 	add.w	r3, r4, #20
 800ca18:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800ca1c:	f109 0314 	add.w	r3, r9, #20
 800ca20:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800ca24:	9202      	str	r2, [sp, #8]
 800ca26:	1b3a      	subs	r2, r7, r4
 800ca28:	3a15      	subs	r2, #21
 800ca2a:	f022 0203 	bic.w	r2, r2, #3
 800ca2e:	3204      	adds	r2, #4
 800ca30:	f104 0115 	add.w	r1, r4, #21
 800ca34:	428f      	cmp	r7, r1
 800ca36:	bf38      	it	cc
 800ca38:	2204      	movcc	r2, #4
 800ca3a:	9201      	str	r2, [sp, #4]
 800ca3c:	9a02      	ldr	r2, [sp, #8]
 800ca3e:	9303      	str	r3, [sp, #12]
 800ca40:	429a      	cmp	r2, r3
 800ca42:	d80c      	bhi.n	800ca5e <__multiply+0x9e>
 800ca44:	2e00      	cmp	r6, #0
 800ca46:	dd03      	ble.n	800ca50 <__multiply+0x90>
 800ca48:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ca4c:	2b00      	cmp	r3, #0
 800ca4e:	d05b      	beq.n	800cb08 <__multiply+0x148>
 800ca50:	6106      	str	r6, [r0, #16]
 800ca52:	b005      	add	sp, #20
 800ca54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca58:	f843 2b04 	str.w	r2, [r3], #4
 800ca5c:	e7d8      	b.n	800ca10 <__multiply+0x50>
 800ca5e:	f8b3 a000 	ldrh.w	sl, [r3]
 800ca62:	f1ba 0f00 	cmp.w	sl, #0
 800ca66:	d024      	beq.n	800cab2 <__multiply+0xf2>
 800ca68:	f104 0e14 	add.w	lr, r4, #20
 800ca6c:	46a9      	mov	r9, r5
 800ca6e:	f04f 0c00 	mov.w	ip, #0
 800ca72:	f85e 2b04 	ldr.w	r2, [lr], #4
 800ca76:	f8d9 1000 	ldr.w	r1, [r9]
 800ca7a:	fa1f fb82 	uxth.w	fp, r2
 800ca7e:	b289      	uxth	r1, r1
 800ca80:	fb0a 110b 	mla	r1, sl, fp, r1
 800ca84:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800ca88:	f8d9 2000 	ldr.w	r2, [r9]
 800ca8c:	4461      	add	r1, ip
 800ca8e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ca92:	fb0a c20b 	mla	r2, sl, fp, ip
 800ca96:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ca9a:	b289      	uxth	r1, r1
 800ca9c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800caa0:	4577      	cmp	r7, lr
 800caa2:	f849 1b04 	str.w	r1, [r9], #4
 800caa6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800caaa:	d8e2      	bhi.n	800ca72 <__multiply+0xb2>
 800caac:	9a01      	ldr	r2, [sp, #4]
 800caae:	f845 c002 	str.w	ip, [r5, r2]
 800cab2:	9a03      	ldr	r2, [sp, #12]
 800cab4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800cab8:	3304      	adds	r3, #4
 800caba:	f1b9 0f00 	cmp.w	r9, #0
 800cabe:	d021      	beq.n	800cb04 <__multiply+0x144>
 800cac0:	6829      	ldr	r1, [r5, #0]
 800cac2:	f104 0c14 	add.w	ip, r4, #20
 800cac6:	46ae      	mov	lr, r5
 800cac8:	f04f 0a00 	mov.w	sl, #0
 800cacc:	f8bc b000 	ldrh.w	fp, [ip]
 800cad0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800cad4:	fb09 220b 	mla	r2, r9, fp, r2
 800cad8:	4452      	add	r2, sl
 800cada:	b289      	uxth	r1, r1
 800cadc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800cae0:	f84e 1b04 	str.w	r1, [lr], #4
 800cae4:	f85c 1b04 	ldr.w	r1, [ip], #4
 800cae8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800caec:	f8be 1000 	ldrh.w	r1, [lr]
 800caf0:	fb09 110a 	mla	r1, r9, sl, r1
 800caf4:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800caf8:	4567      	cmp	r7, ip
 800cafa:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800cafe:	d8e5      	bhi.n	800cacc <__multiply+0x10c>
 800cb00:	9a01      	ldr	r2, [sp, #4]
 800cb02:	50a9      	str	r1, [r5, r2]
 800cb04:	3504      	adds	r5, #4
 800cb06:	e799      	b.n	800ca3c <__multiply+0x7c>
 800cb08:	3e01      	subs	r6, #1
 800cb0a:	e79b      	b.n	800ca44 <__multiply+0x84>
 800cb0c:	0801d608 	.word	0x0801d608
 800cb10:	0801d619 	.word	0x0801d619

0800cb14 <__pow5mult>:
 800cb14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cb18:	4615      	mov	r5, r2
 800cb1a:	f012 0203 	ands.w	r2, r2, #3
 800cb1e:	4606      	mov	r6, r0
 800cb20:	460f      	mov	r7, r1
 800cb22:	d007      	beq.n	800cb34 <__pow5mult+0x20>
 800cb24:	4c25      	ldr	r4, [pc, #148]	; (800cbbc <__pow5mult+0xa8>)
 800cb26:	3a01      	subs	r2, #1
 800cb28:	2300      	movs	r3, #0
 800cb2a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cb2e:	f7ff fe9d 	bl	800c86c <__multadd>
 800cb32:	4607      	mov	r7, r0
 800cb34:	10ad      	asrs	r5, r5, #2
 800cb36:	d03d      	beq.n	800cbb4 <__pow5mult+0xa0>
 800cb38:	69f4      	ldr	r4, [r6, #28]
 800cb3a:	b97c      	cbnz	r4, 800cb5c <__pow5mult+0x48>
 800cb3c:	2010      	movs	r0, #16
 800cb3e:	f7fd ffdb 	bl	800aaf8 <malloc>
 800cb42:	4602      	mov	r2, r0
 800cb44:	61f0      	str	r0, [r6, #28]
 800cb46:	b928      	cbnz	r0, 800cb54 <__pow5mult+0x40>
 800cb48:	4b1d      	ldr	r3, [pc, #116]	; (800cbc0 <__pow5mult+0xac>)
 800cb4a:	481e      	ldr	r0, [pc, #120]	; (800cbc4 <__pow5mult+0xb0>)
 800cb4c:	f240 11b3 	movw	r1, #435	; 0x1b3
 800cb50:	f000 fd96 	bl	800d680 <__assert_func>
 800cb54:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cb58:	6004      	str	r4, [r0, #0]
 800cb5a:	60c4      	str	r4, [r0, #12]
 800cb5c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800cb60:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800cb64:	b94c      	cbnz	r4, 800cb7a <__pow5mult+0x66>
 800cb66:	f240 2171 	movw	r1, #625	; 0x271
 800cb6a:	4630      	mov	r0, r6
 800cb6c:	f7ff ff12 	bl	800c994 <__i2b>
 800cb70:	2300      	movs	r3, #0
 800cb72:	f8c8 0008 	str.w	r0, [r8, #8]
 800cb76:	4604      	mov	r4, r0
 800cb78:	6003      	str	r3, [r0, #0]
 800cb7a:	f04f 0900 	mov.w	r9, #0
 800cb7e:	07eb      	lsls	r3, r5, #31
 800cb80:	d50a      	bpl.n	800cb98 <__pow5mult+0x84>
 800cb82:	4639      	mov	r1, r7
 800cb84:	4622      	mov	r2, r4
 800cb86:	4630      	mov	r0, r6
 800cb88:	f7ff ff1a 	bl	800c9c0 <__multiply>
 800cb8c:	4639      	mov	r1, r7
 800cb8e:	4680      	mov	r8, r0
 800cb90:	4630      	mov	r0, r6
 800cb92:	f7ff fe49 	bl	800c828 <_Bfree>
 800cb96:	4647      	mov	r7, r8
 800cb98:	106d      	asrs	r5, r5, #1
 800cb9a:	d00b      	beq.n	800cbb4 <__pow5mult+0xa0>
 800cb9c:	6820      	ldr	r0, [r4, #0]
 800cb9e:	b938      	cbnz	r0, 800cbb0 <__pow5mult+0x9c>
 800cba0:	4622      	mov	r2, r4
 800cba2:	4621      	mov	r1, r4
 800cba4:	4630      	mov	r0, r6
 800cba6:	f7ff ff0b 	bl	800c9c0 <__multiply>
 800cbaa:	6020      	str	r0, [r4, #0]
 800cbac:	f8c0 9000 	str.w	r9, [r0]
 800cbb0:	4604      	mov	r4, r0
 800cbb2:	e7e4      	b.n	800cb7e <__pow5mult+0x6a>
 800cbb4:	4638      	mov	r0, r7
 800cbb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cbba:	bf00      	nop
 800cbbc:	0801d768 	.word	0x0801d768
 800cbc0:	0801d599 	.word	0x0801d599
 800cbc4:	0801d619 	.word	0x0801d619

0800cbc8 <__lshift>:
 800cbc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cbcc:	460c      	mov	r4, r1
 800cbce:	6849      	ldr	r1, [r1, #4]
 800cbd0:	6923      	ldr	r3, [r4, #16]
 800cbd2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800cbd6:	68a3      	ldr	r3, [r4, #8]
 800cbd8:	4607      	mov	r7, r0
 800cbda:	4691      	mov	r9, r2
 800cbdc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cbe0:	f108 0601 	add.w	r6, r8, #1
 800cbe4:	42b3      	cmp	r3, r6
 800cbe6:	db0b      	blt.n	800cc00 <__lshift+0x38>
 800cbe8:	4638      	mov	r0, r7
 800cbea:	f7ff fddd 	bl	800c7a8 <_Balloc>
 800cbee:	4605      	mov	r5, r0
 800cbf0:	b948      	cbnz	r0, 800cc06 <__lshift+0x3e>
 800cbf2:	4602      	mov	r2, r0
 800cbf4:	4b28      	ldr	r3, [pc, #160]	; (800cc98 <__lshift+0xd0>)
 800cbf6:	4829      	ldr	r0, [pc, #164]	; (800cc9c <__lshift+0xd4>)
 800cbf8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800cbfc:	f000 fd40 	bl	800d680 <__assert_func>
 800cc00:	3101      	adds	r1, #1
 800cc02:	005b      	lsls	r3, r3, #1
 800cc04:	e7ee      	b.n	800cbe4 <__lshift+0x1c>
 800cc06:	2300      	movs	r3, #0
 800cc08:	f100 0114 	add.w	r1, r0, #20
 800cc0c:	f100 0210 	add.w	r2, r0, #16
 800cc10:	4618      	mov	r0, r3
 800cc12:	4553      	cmp	r3, sl
 800cc14:	db33      	blt.n	800cc7e <__lshift+0xb6>
 800cc16:	6920      	ldr	r0, [r4, #16]
 800cc18:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cc1c:	f104 0314 	add.w	r3, r4, #20
 800cc20:	f019 091f 	ands.w	r9, r9, #31
 800cc24:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cc28:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800cc2c:	d02b      	beq.n	800cc86 <__lshift+0xbe>
 800cc2e:	f1c9 0e20 	rsb	lr, r9, #32
 800cc32:	468a      	mov	sl, r1
 800cc34:	2200      	movs	r2, #0
 800cc36:	6818      	ldr	r0, [r3, #0]
 800cc38:	fa00 f009 	lsl.w	r0, r0, r9
 800cc3c:	4310      	orrs	r0, r2
 800cc3e:	f84a 0b04 	str.w	r0, [sl], #4
 800cc42:	f853 2b04 	ldr.w	r2, [r3], #4
 800cc46:	459c      	cmp	ip, r3
 800cc48:	fa22 f20e 	lsr.w	r2, r2, lr
 800cc4c:	d8f3      	bhi.n	800cc36 <__lshift+0x6e>
 800cc4e:	ebac 0304 	sub.w	r3, ip, r4
 800cc52:	3b15      	subs	r3, #21
 800cc54:	f023 0303 	bic.w	r3, r3, #3
 800cc58:	3304      	adds	r3, #4
 800cc5a:	f104 0015 	add.w	r0, r4, #21
 800cc5e:	4584      	cmp	ip, r0
 800cc60:	bf38      	it	cc
 800cc62:	2304      	movcc	r3, #4
 800cc64:	50ca      	str	r2, [r1, r3]
 800cc66:	b10a      	cbz	r2, 800cc6c <__lshift+0xa4>
 800cc68:	f108 0602 	add.w	r6, r8, #2
 800cc6c:	3e01      	subs	r6, #1
 800cc6e:	4638      	mov	r0, r7
 800cc70:	612e      	str	r6, [r5, #16]
 800cc72:	4621      	mov	r1, r4
 800cc74:	f7ff fdd8 	bl	800c828 <_Bfree>
 800cc78:	4628      	mov	r0, r5
 800cc7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc7e:	f842 0f04 	str.w	r0, [r2, #4]!
 800cc82:	3301      	adds	r3, #1
 800cc84:	e7c5      	b.n	800cc12 <__lshift+0x4a>
 800cc86:	3904      	subs	r1, #4
 800cc88:	f853 2b04 	ldr.w	r2, [r3], #4
 800cc8c:	f841 2f04 	str.w	r2, [r1, #4]!
 800cc90:	459c      	cmp	ip, r3
 800cc92:	d8f9      	bhi.n	800cc88 <__lshift+0xc0>
 800cc94:	e7ea      	b.n	800cc6c <__lshift+0xa4>
 800cc96:	bf00      	nop
 800cc98:	0801d608 	.word	0x0801d608
 800cc9c:	0801d619 	.word	0x0801d619

0800cca0 <__mcmp>:
 800cca0:	b530      	push	{r4, r5, lr}
 800cca2:	6902      	ldr	r2, [r0, #16]
 800cca4:	690c      	ldr	r4, [r1, #16]
 800cca6:	1b12      	subs	r2, r2, r4
 800cca8:	d10e      	bne.n	800ccc8 <__mcmp+0x28>
 800ccaa:	f100 0314 	add.w	r3, r0, #20
 800ccae:	3114      	adds	r1, #20
 800ccb0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800ccb4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800ccb8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800ccbc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800ccc0:	42a5      	cmp	r5, r4
 800ccc2:	d003      	beq.n	800cccc <__mcmp+0x2c>
 800ccc4:	d305      	bcc.n	800ccd2 <__mcmp+0x32>
 800ccc6:	2201      	movs	r2, #1
 800ccc8:	4610      	mov	r0, r2
 800ccca:	bd30      	pop	{r4, r5, pc}
 800cccc:	4283      	cmp	r3, r0
 800ccce:	d3f3      	bcc.n	800ccb8 <__mcmp+0x18>
 800ccd0:	e7fa      	b.n	800ccc8 <__mcmp+0x28>
 800ccd2:	f04f 32ff 	mov.w	r2, #4294967295
 800ccd6:	e7f7      	b.n	800ccc8 <__mcmp+0x28>

0800ccd8 <__mdiff>:
 800ccd8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ccdc:	460c      	mov	r4, r1
 800ccde:	4606      	mov	r6, r0
 800cce0:	4611      	mov	r1, r2
 800cce2:	4620      	mov	r0, r4
 800cce4:	4690      	mov	r8, r2
 800cce6:	f7ff ffdb 	bl	800cca0 <__mcmp>
 800ccea:	1e05      	subs	r5, r0, #0
 800ccec:	d110      	bne.n	800cd10 <__mdiff+0x38>
 800ccee:	4629      	mov	r1, r5
 800ccf0:	4630      	mov	r0, r6
 800ccf2:	f7ff fd59 	bl	800c7a8 <_Balloc>
 800ccf6:	b930      	cbnz	r0, 800cd06 <__mdiff+0x2e>
 800ccf8:	4b3a      	ldr	r3, [pc, #232]	; (800cde4 <__mdiff+0x10c>)
 800ccfa:	4602      	mov	r2, r0
 800ccfc:	f240 2137 	movw	r1, #567	; 0x237
 800cd00:	4839      	ldr	r0, [pc, #228]	; (800cde8 <__mdiff+0x110>)
 800cd02:	f000 fcbd 	bl	800d680 <__assert_func>
 800cd06:	2301      	movs	r3, #1
 800cd08:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cd0c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd10:	bfa4      	itt	ge
 800cd12:	4643      	movge	r3, r8
 800cd14:	46a0      	movge	r8, r4
 800cd16:	4630      	mov	r0, r6
 800cd18:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800cd1c:	bfa6      	itte	ge
 800cd1e:	461c      	movge	r4, r3
 800cd20:	2500      	movge	r5, #0
 800cd22:	2501      	movlt	r5, #1
 800cd24:	f7ff fd40 	bl	800c7a8 <_Balloc>
 800cd28:	b920      	cbnz	r0, 800cd34 <__mdiff+0x5c>
 800cd2a:	4b2e      	ldr	r3, [pc, #184]	; (800cde4 <__mdiff+0x10c>)
 800cd2c:	4602      	mov	r2, r0
 800cd2e:	f240 2145 	movw	r1, #581	; 0x245
 800cd32:	e7e5      	b.n	800cd00 <__mdiff+0x28>
 800cd34:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800cd38:	6926      	ldr	r6, [r4, #16]
 800cd3a:	60c5      	str	r5, [r0, #12]
 800cd3c:	f104 0914 	add.w	r9, r4, #20
 800cd40:	f108 0514 	add.w	r5, r8, #20
 800cd44:	f100 0e14 	add.w	lr, r0, #20
 800cd48:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800cd4c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800cd50:	f108 0210 	add.w	r2, r8, #16
 800cd54:	46f2      	mov	sl, lr
 800cd56:	2100      	movs	r1, #0
 800cd58:	f859 3b04 	ldr.w	r3, [r9], #4
 800cd5c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800cd60:	fa11 f88b 	uxtah	r8, r1, fp
 800cd64:	b299      	uxth	r1, r3
 800cd66:	0c1b      	lsrs	r3, r3, #16
 800cd68:	eba8 0801 	sub.w	r8, r8, r1
 800cd6c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800cd70:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800cd74:	fa1f f888 	uxth.w	r8, r8
 800cd78:	1419      	asrs	r1, r3, #16
 800cd7a:	454e      	cmp	r6, r9
 800cd7c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800cd80:	f84a 3b04 	str.w	r3, [sl], #4
 800cd84:	d8e8      	bhi.n	800cd58 <__mdiff+0x80>
 800cd86:	1b33      	subs	r3, r6, r4
 800cd88:	3b15      	subs	r3, #21
 800cd8a:	f023 0303 	bic.w	r3, r3, #3
 800cd8e:	3304      	adds	r3, #4
 800cd90:	3415      	adds	r4, #21
 800cd92:	42a6      	cmp	r6, r4
 800cd94:	bf38      	it	cc
 800cd96:	2304      	movcc	r3, #4
 800cd98:	441d      	add	r5, r3
 800cd9a:	4473      	add	r3, lr
 800cd9c:	469e      	mov	lr, r3
 800cd9e:	462e      	mov	r6, r5
 800cda0:	4566      	cmp	r6, ip
 800cda2:	d30e      	bcc.n	800cdc2 <__mdiff+0xea>
 800cda4:	f10c 0203 	add.w	r2, ip, #3
 800cda8:	1b52      	subs	r2, r2, r5
 800cdaa:	f022 0203 	bic.w	r2, r2, #3
 800cdae:	3d03      	subs	r5, #3
 800cdb0:	45ac      	cmp	ip, r5
 800cdb2:	bf38      	it	cc
 800cdb4:	2200      	movcc	r2, #0
 800cdb6:	4413      	add	r3, r2
 800cdb8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800cdbc:	b17a      	cbz	r2, 800cdde <__mdiff+0x106>
 800cdbe:	6107      	str	r7, [r0, #16]
 800cdc0:	e7a4      	b.n	800cd0c <__mdiff+0x34>
 800cdc2:	f856 8b04 	ldr.w	r8, [r6], #4
 800cdc6:	fa11 f288 	uxtah	r2, r1, r8
 800cdca:	1414      	asrs	r4, r2, #16
 800cdcc:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800cdd0:	b292      	uxth	r2, r2
 800cdd2:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800cdd6:	f84e 2b04 	str.w	r2, [lr], #4
 800cdda:	1421      	asrs	r1, r4, #16
 800cddc:	e7e0      	b.n	800cda0 <__mdiff+0xc8>
 800cdde:	3f01      	subs	r7, #1
 800cde0:	e7ea      	b.n	800cdb8 <__mdiff+0xe0>
 800cde2:	bf00      	nop
 800cde4:	0801d608 	.word	0x0801d608
 800cde8:	0801d619 	.word	0x0801d619

0800cdec <__d2b>:
 800cdec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cdf0:	460f      	mov	r7, r1
 800cdf2:	2101      	movs	r1, #1
 800cdf4:	ec59 8b10 	vmov	r8, r9, d0
 800cdf8:	4616      	mov	r6, r2
 800cdfa:	f7ff fcd5 	bl	800c7a8 <_Balloc>
 800cdfe:	4604      	mov	r4, r0
 800ce00:	b930      	cbnz	r0, 800ce10 <__d2b+0x24>
 800ce02:	4602      	mov	r2, r0
 800ce04:	4b24      	ldr	r3, [pc, #144]	; (800ce98 <__d2b+0xac>)
 800ce06:	4825      	ldr	r0, [pc, #148]	; (800ce9c <__d2b+0xb0>)
 800ce08:	f240 310f 	movw	r1, #783	; 0x30f
 800ce0c:	f000 fc38 	bl	800d680 <__assert_func>
 800ce10:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ce14:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ce18:	bb2d      	cbnz	r5, 800ce66 <__d2b+0x7a>
 800ce1a:	9301      	str	r3, [sp, #4]
 800ce1c:	f1b8 0300 	subs.w	r3, r8, #0
 800ce20:	d026      	beq.n	800ce70 <__d2b+0x84>
 800ce22:	4668      	mov	r0, sp
 800ce24:	9300      	str	r3, [sp, #0]
 800ce26:	f7ff fd87 	bl	800c938 <__lo0bits>
 800ce2a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ce2e:	b1e8      	cbz	r0, 800ce6c <__d2b+0x80>
 800ce30:	f1c0 0320 	rsb	r3, r0, #32
 800ce34:	fa02 f303 	lsl.w	r3, r2, r3
 800ce38:	430b      	orrs	r3, r1
 800ce3a:	40c2      	lsrs	r2, r0
 800ce3c:	6163      	str	r3, [r4, #20]
 800ce3e:	9201      	str	r2, [sp, #4]
 800ce40:	9b01      	ldr	r3, [sp, #4]
 800ce42:	61a3      	str	r3, [r4, #24]
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	bf14      	ite	ne
 800ce48:	2202      	movne	r2, #2
 800ce4a:	2201      	moveq	r2, #1
 800ce4c:	6122      	str	r2, [r4, #16]
 800ce4e:	b1bd      	cbz	r5, 800ce80 <__d2b+0x94>
 800ce50:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ce54:	4405      	add	r5, r0
 800ce56:	603d      	str	r5, [r7, #0]
 800ce58:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ce5c:	6030      	str	r0, [r6, #0]
 800ce5e:	4620      	mov	r0, r4
 800ce60:	b003      	add	sp, #12
 800ce62:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ce66:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ce6a:	e7d6      	b.n	800ce1a <__d2b+0x2e>
 800ce6c:	6161      	str	r1, [r4, #20]
 800ce6e:	e7e7      	b.n	800ce40 <__d2b+0x54>
 800ce70:	a801      	add	r0, sp, #4
 800ce72:	f7ff fd61 	bl	800c938 <__lo0bits>
 800ce76:	9b01      	ldr	r3, [sp, #4]
 800ce78:	6163      	str	r3, [r4, #20]
 800ce7a:	3020      	adds	r0, #32
 800ce7c:	2201      	movs	r2, #1
 800ce7e:	e7e5      	b.n	800ce4c <__d2b+0x60>
 800ce80:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ce84:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ce88:	6038      	str	r0, [r7, #0]
 800ce8a:	6918      	ldr	r0, [r3, #16]
 800ce8c:	f7ff fd34 	bl	800c8f8 <__hi0bits>
 800ce90:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ce94:	e7e2      	b.n	800ce5c <__d2b+0x70>
 800ce96:	bf00      	nop
 800ce98:	0801d608 	.word	0x0801d608
 800ce9c:	0801d619 	.word	0x0801d619

0800cea0 <_malloc_usable_size_r>:
 800cea0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cea4:	1f18      	subs	r0, r3, #4
 800cea6:	2b00      	cmp	r3, #0
 800cea8:	bfbc      	itt	lt
 800ceaa:	580b      	ldrlt	r3, [r1, r0]
 800ceac:	18c0      	addlt	r0, r0, r3
 800ceae:	4770      	bx	lr

0800ceb0 <__ssputs_r>:
 800ceb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ceb4:	688e      	ldr	r6, [r1, #8]
 800ceb6:	461f      	mov	r7, r3
 800ceb8:	42be      	cmp	r6, r7
 800ceba:	680b      	ldr	r3, [r1, #0]
 800cebc:	4682      	mov	sl, r0
 800cebe:	460c      	mov	r4, r1
 800cec0:	4690      	mov	r8, r2
 800cec2:	d82c      	bhi.n	800cf1e <__ssputs_r+0x6e>
 800cec4:	898a      	ldrh	r2, [r1, #12]
 800cec6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ceca:	d026      	beq.n	800cf1a <__ssputs_r+0x6a>
 800cecc:	6965      	ldr	r5, [r4, #20]
 800cece:	6909      	ldr	r1, [r1, #16]
 800ced0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ced4:	eba3 0901 	sub.w	r9, r3, r1
 800ced8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cedc:	1c7b      	adds	r3, r7, #1
 800cede:	444b      	add	r3, r9
 800cee0:	106d      	asrs	r5, r5, #1
 800cee2:	429d      	cmp	r5, r3
 800cee4:	bf38      	it	cc
 800cee6:	461d      	movcc	r5, r3
 800cee8:	0553      	lsls	r3, r2, #21
 800ceea:	d527      	bpl.n	800cf3c <__ssputs_r+0x8c>
 800ceec:	4629      	mov	r1, r5
 800ceee:	f7fd fe2b 	bl	800ab48 <_malloc_r>
 800cef2:	4606      	mov	r6, r0
 800cef4:	b360      	cbz	r0, 800cf50 <__ssputs_r+0xa0>
 800cef6:	6921      	ldr	r1, [r4, #16]
 800cef8:	464a      	mov	r2, r9
 800cefa:	f7fe fe06 	bl	800bb0a <memcpy>
 800cefe:	89a3      	ldrh	r3, [r4, #12]
 800cf00:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800cf04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cf08:	81a3      	strh	r3, [r4, #12]
 800cf0a:	6126      	str	r6, [r4, #16]
 800cf0c:	6165      	str	r5, [r4, #20]
 800cf0e:	444e      	add	r6, r9
 800cf10:	eba5 0509 	sub.w	r5, r5, r9
 800cf14:	6026      	str	r6, [r4, #0]
 800cf16:	60a5      	str	r5, [r4, #8]
 800cf18:	463e      	mov	r6, r7
 800cf1a:	42be      	cmp	r6, r7
 800cf1c:	d900      	bls.n	800cf20 <__ssputs_r+0x70>
 800cf1e:	463e      	mov	r6, r7
 800cf20:	6820      	ldr	r0, [r4, #0]
 800cf22:	4632      	mov	r2, r6
 800cf24:	4641      	mov	r1, r8
 800cf26:	f000 fb6f 	bl	800d608 <memmove>
 800cf2a:	68a3      	ldr	r3, [r4, #8]
 800cf2c:	1b9b      	subs	r3, r3, r6
 800cf2e:	60a3      	str	r3, [r4, #8]
 800cf30:	6823      	ldr	r3, [r4, #0]
 800cf32:	4433      	add	r3, r6
 800cf34:	6023      	str	r3, [r4, #0]
 800cf36:	2000      	movs	r0, #0
 800cf38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cf3c:	462a      	mov	r2, r5
 800cf3e:	f7fd fe8f 	bl	800ac60 <_realloc_r>
 800cf42:	4606      	mov	r6, r0
 800cf44:	2800      	cmp	r0, #0
 800cf46:	d1e0      	bne.n	800cf0a <__ssputs_r+0x5a>
 800cf48:	6921      	ldr	r1, [r4, #16]
 800cf4a:	4650      	mov	r0, sl
 800cf4c:	f7ff fbe0 	bl	800c710 <_free_r>
 800cf50:	230c      	movs	r3, #12
 800cf52:	f8ca 3000 	str.w	r3, [sl]
 800cf56:	89a3      	ldrh	r3, [r4, #12]
 800cf58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cf5c:	81a3      	strh	r3, [r4, #12]
 800cf5e:	f04f 30ff 	mov.w	r0, #4294967295
 800cf62:	e7e9      	b.n	800cf38 <__ssputs_r+0x88>

0800cf64 <_svfiprintf_r>:
 800cf64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf68:	4698      	mov	r8, r3
 800cf6a:	898b      	ldrh	r3, [r1, #12]
 800cf6c:	061b      	lsls	r3, r3, #24
 800cf6e:	b09d      	sub	sp, #116	; 0x74
 800cf70:	4607      	mov	r7, r0
 800cf72:	460d      	mov	r5, r1
 800cf74:	4614      	mov	r4, r2
 800cf76:	d50e      	bpl.n	800cf96 <_svfiprintf_r+0x32>
 800cf78:	690b      	ldr	r3, [r1, #16]
 800cf7a:	b963      	cbnz	r3, 800cf96 <_svfiprintf_r+0x32>
 800cf7c:	2140      	movs	r1, #64	; 0x40
 800cf7e:	f7fd fde3 	bl	800ab48 <_malloc_r>
 800cf82:	6028      	str	r0, [r5, #0]
 800cf84:	6128      	str	r0, [r5, #16]
 800cf86:	b920      	cbnz	r0, 800cf92 <_svfiprintf_r+0x2e>
 800cf88:	230c      	movs	r3, #12
 800cf8a:	603b      	str	r3, [r7, #0]
 800cf8c:	f04f 30ff 	mov.w	r0, #4294967295
 800cf90:	e0d0      	b.n	800d134 <_svfiprintf_r+0x1d0>
 800cf92:	2340      	movs	r3, #64	; 0x40
 800cf94:	616b      	str	r3, [r5, #20]
 800cf96:	2300      	movs	r3, #0
 800cf98:	9309      	str	r3, [sp, #36]	; 0x24
 800cf9a:	2320      	movs	r3, #32
 800cf9c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cfa0:	f8cd 800c 	str.w	r8, [sp, #12]
 800cfa4:	2330      	movs	r3, #48	; 0x30
 800cfa6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800d14c <_svfiprintf_r+0x1e8>
 800cfaa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cfae:	f04f 0901 	mov.w	r9, #1
 800cfb2:	4623      	mov	r3, r4
 800cfb4:	469a      	mov	sl, r3
 800cfb6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cfba:	b10a      	cbz	r2, 800cfc0 <_svfiprintf_r+0x5c>
 800cfbc:	2a25      	cmp	r2, #37	; 0x25
 800cfbe:	d1f9      	bne.n	800cfb4 <_svfiprintf_r+0x50>
 800cfc0:	ebba 0b04 	subs.w	fp, sl, r4
 800cfc4:	d00b      	beq.n	800cfde <_svfiprintf_r+0x7a>
 800cfc6:	465b      	mov	r3, fp
 800cfc8:	4622      	mov	r2, r4
 800cfca:	4629      	mov	r1, r5
 800cfcc:	4638      	mov	r0, r7
 800cfce:	f7ff ff6f 	bl	800ceb0 <__ssputs_r>
 800cfd2:	3001      	adds	r0, #1
 800cfd4:	f000 80a9 	beq.w	800d12a <_svfiprintf_r+0x1c6>
 800cfd8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cfda:	445a      	add	r2, fp
 800cfdc:	9209      	str	r2, [sp, #36]	; 0x24
 800cfde:	f89a 3000 	ldrb.w	r3, [sl]
 800cfe2:	2b00      	cmp	r3, #0
 800cfe4:	f000 80a1 	beq.w	800d12a <_svfiprintf_r+0x1c6>
 800cfe8:	2300      	movs	r3, #0
 800cfea:	f04f 32ff 	mov.w	r2, #4294967295
 800cfee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cff2:	f10a 0a01 	add.w	sl, sl, #1
 800cff6:	9304      	str	r3, [sp, #16]
 800cff8:	9307      	str	r3, [sp, #28]
 800cffa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cffe:	931a      	str	r3, [sp, #104]	; 0x68
 800d000:	4654      	mov	r4, sl
 800d002:	2205      	movs	r2, #5
 800d004:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d008:	4850      	ldr	r0, [pc, #320]	; (800d14c <_svfiprintf_r+0x1e8>)
 800d00a:	f7f3 f919 	bl	8000240 <memchr>
 800d00e:	9a04      	ldr	r2, [sp, #16]
 800d010:	b9d8      	cbnz	r0, 800d04a <_svfiprintf_r+0xe6>
 800d012:	06d0      	lsls	r0, r2, #27
 800d014:	bf44      	itt	mi
 800d016:	2320      	movmi	r3, #32
 800d018:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d01c:	0711      	lsls	r1, r2, #28
 800d01e:	bf44      	itt	mi
 800d020:	232b      	movmi	r3, #43	; 0x2b
 800d022:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d026:	f89a 3000 	ldrb.w	r3, [sl]
 800d02a:	2b2a      	cmp	r3, #42	; 0x2a
 800d02c:	d015      	beq.n	800d05a <_svfiprintf_r+0xf6>
 800d02e:	9a07      	ldr	r2, [sp, #28]
 800d030:	4654      	mov	r4, sl
 800d032:	2000      	movs	r0, #0
 800d034:	f04f 0c0a 	mov.w	ip, #10
 800d038:	4621      	mov	r1, r4
 800d03a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d03e:	3b30      	subs	r3, #48	; 0x30
 800d040:	2b09      	cmp	r3, #9
 800d042:	d94d      	bls.n	800d0e0 <_svfiprintf_r+0x17c>
 800d044:	b1b0      	cbz	r0, 800d074 <_svfiprintf_r+0x110>
 800d046:	9207      	str	r2, [sp, #28]
 800d048:	e014      	b.n	800d074 <_svfiprintf_r+0x110>
 800d04a:	eba0 0308 	sub.w	r3, r0, r8
 800d04e:	fa09 f303 	lsl.w	r3, r9, r3
 800d052:	4313      	orrs	r3, r2
 800d054:	9304      	str	r3, [sp, #16]
 800d056:	46a2      	mov	sl, r4
 800d058:	e7d2      	b.n	800d000 <_svfiprintf_r+0x9c>
 800d05a:	9b03      	ldr	r3, [sp, #12]
 800d05c:	1d19      	adds	r1, r3, #4
 800d05e:	681b      	ldr	r3, [r3, #0]
 800d060:	9103      	str	r1, [sp, #12]
 800d062:	2b00      	cmp	r3, #0
 800d064:	bfbb      	ittet	lt
 800d066:	425b      	neglt	r3, r3
 800d068:	f042 0202 	orrlt.w	r2, r2, #2
 800d06c:	9307      	strge	r3, [sp, #28]
 800d06e:	9307      	strlt	r3, [sp, #28]
 800d070:	bfb8      	it	lt
 800d072:	9204      	strlt	r2, [sp, #16]
 800d074:	7823      	ldrb	r3, [r4, #0]
 800d076:	2b2e      	cmp	r3, #46	; 0x2e
 800d078:	d10c      	bne.n	800d094 <_svfiprintf_r+0x130>
 800d07a:	7863      	ldrb	r3, [r4, #1]
 800d07c:	2b2a      	cmp	r3, #42	; 0x2a
 800d07e:	d134      	bne.n	800d0ea <_svfiprintf_r+0x186>
 800d080:	9b03      	ldr	r3, [sp, #12]
 800d082:	1d1a      	adds	r2, r3, #4
 800d084:	681b      	ldr	r3, [r3, #0]
 800d086:	9203      	str	r2, [sp, #12]
 800d088:	2b00      	cmp	r3, #0
 800d08a:	bfb8      	it	lt
 800d08c:	f04f 33ff 	movlt.w	r3, #4294967295
 800d090:	3402      	adds	r4, #2
 800d092:	9305      	str	r3, [sp, #20]
 800d094:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800d15c <_svfiprintf_r+0x1f8>
 800d098:	7821      	ldrb	r1, [r4, #0]
 800d09a:	2203      	movs	r2, #3
 800d09c:	4650      	mov	r0, sl
 800d09e:	f7f3 f8cf 	bl	8000240 <memchr>
 800d0a2:	b138      	cbz	r0, 800d0b4 <_svfiprintf_r+0x150>
 800d0a4:	9b04      	ldr	r3, [sp, #16]
 800d0a6:	eba0 000a 	sub.w	r0, r0, sl
 800d0aa:	2240      	movs	r2, #64	; 0x40
 800d0ac:	4082      	lsls	r2, r0
 800d0ae:	4313      	orrs	r3, r2
 800d0b0:	3401      	adds	r4, #1
 800d0b2:	9304      	str	r3, [sp, #16]
 800d0b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d0b8:	4825      	ldr	r0, [pc, #148]	; (800d150 <_svfiprintf_r+0x1ec>)
 800d0ba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d0be:	2206      	movs	r2, #6
 800d0c0:	f7f3 f8be 	bl	8000240 <memchr>
 800d0c4:	2800      	cmp	r0, #0
 800d0c6:	d038      	beq.n	800d13a <_svfiprintf_r+0x1d6>
 800d0c8:	4b22      	ldr	r3, [pc, #136]	; (800d154 <_svfiprintf_r+0x1f0>)
 800d0ca:	bb1b      	cbnz	r3, 800d114 <_svfiprintf_r+0x1b0>
 800d0cc:	9b03      	ldr	r3, [sp, #12]
 800d0ce:	3307      	adds	r3, #7
 800d0d0:	f023 0307 	bic.w	r3, r3, #7
 800d0d4:	3308      	adds	r3, #8
 800d0d6:	9303      	str	r3, [sp, #12]
 800d0d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d0da:	4433      	add	r3, r6
 800d0dc:	9309      	str	r3, [sp, #36]	; 0x24
 800d0de:	e768      	b.n	800cfb2 <_svfiprintf_r+0x4e>
 800d0e0:	fb0c 3202 	mla	r2, ip, r2, r3
 800d0e4:	460c      	mov	r4, r1
 800d0e6:	2001      	movs	r0, #1
 800d0e8:	e7a6      	b.n	800d038 <_svfiprintf_r+0xd4>
 800d0ea:	2300      	movs	r3, #0
 800d0ec:	3401      	adds	r4, #1
 800d0ee:	9305      	str	r3, [sp, #20]
 800d0f0:	4619      	mov	r1, r3
 800d0f2:	f04f 0c0a 	mov.w	ip, #10
 800d0f6:	4620      	mov	r0, r4
 800d0f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d0fc:	3a30      	subs	r2, #48	; 0x30
 800d0fe:	2a09      	cmp	r2, #9
 800d100:	d903      	bls.n	800d10a <_svfiprintf_r+0x1a6>
 800d102:	2b00      	cmp	r3, #0
 800d104:	d0c6      	beq.n	800d094 <_svfiprintf_r+0x130>
 800d106:	9105      	str	r1, [sp, #20]
 800d108:	e7c4      	b.n	800d094 <_svfiprintf_r+0x130>
 800d10a:	fb0c 2101 	mla	r1, ip, r1, r2
 800d10e:	4604      	mov	r4, r0
 800d110:	2301      	movs	r3, #1
 800d112:	e7f0      	b.n	800d0f6 <_svfiprintf_r+0x192>
 800d114:	ab03      	add	r3, sp, #12
 800d116:	9300      	str	r3, [sp, #0]
 800d118:	462a      	mov	r2, r5
 800d11a:	4b0f      	ldr	r3, [pc, #60]	; (800d158 <_svfiprintf_r+0x1f4>)
 800d11c:	a904      	add	r1, sp, #16
 800d11e:	4638      	mov	r0, r7
 800d120:	f7fd fe5e 	bl	800ade0 <_printf_float>
 800d124:	1c42      	adds	r2, r0, #1
 800d126:	4606      	mov	r6, r0
 800d128:	d1d6      	bne.n	800d0d8 <_svfiprintf_r+0x174>
 800d12a:	89ab      	ldrh	r3, [r5, #12]
 800d12c:	065b      	lsls	r3, r3, #25
 800d12e:	f53f af2d 	bmi.w	800cf8c <_svfiprintf_r+0x28>
 800d132:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d134:	b01d      	add	sp, #116	; 0x74
 800d136:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d13a:	ab03      	add	r3, sp, #12
 800d13c:	9300      	str	r3, [sp, #0]
 800d13e:	462a      	mov	r2, r5
 800d140:	4b05      	ldr	r3, [pc, #20]	; (800d158 <_svfiprintf_r+0x1f4>)
 800d142:	a904      	add	r1, sp, #16
 800d144:	4638      	mov	r0, r7
 800d146:	f7fe f8d3 	bl	800b2f0 <_printf_i>
 800d14a:	e7eb      	b.n	800d124 <_svfiprintf_r+0x1c0>
 800d14c:	0801d774 	.word	0x0801d774
 800d150:	0801d77e 	.word	0x0801d77e
 800d154:	0800ade1 	.word	0x0800ade1
 800d158:	0800ceb1 	.word	0x0800ceb1
 800d15c:	0801d77a 	.word	0x0801d77a

0800d160 <__sfputc_r>:
 800d160:	6893      	ldr	r3, [r2, #8]
 800d162:	3b01      	subs	r3, #1
 800d164:	2b00      	cmp	r3, #0
 800d166:	b410      	push	{r4}
 800d168:	6093      	str	r3, [r2, #8]
 800d16a:	da08      	bge.n	800d17e <__sfputc_r+0x1e>
 800d16c:	6994      	ldr	r4, [r2, #24]
 800d16e:	42a3      	cmp	r3, r4
 800d170:	db01      	blt.n	800d176 <__sfputc_r+0x16>
 800d172:	290a      	cmp	r1, #10
 800d174:	d103      	bne.n	800d17e <__sfputc_r+0x1e>
 800d176:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d17a:	f7fe bba2 	b.w	800b8c2 <__swbuf_r>
 800d17e:	6813      	ldr	r3, [r2, #0]
 800d180:	1c58      	adds	r0, r3, #1
 800d182:	6010      	str	r0, [r2, #0]
 800d184:	7019      	strb	r1, [r3, #0]
 800d186:	4608      	mov	r0, r1
 800d188:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d18c:	4770      	bx	lr

0800d18e <__sfputs_r>:
 800d18e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d190:	4606      	mov	r6, r0
 800d192:	460f      	mov	r7, r1
 800d194:	4614      	mov	r4, r2
 800d196:	18d5      	adds	r5, r2, r3
 800d198:	42ac      	cmp	r4, r5
 800d19a:	d101      	bne.n	800d1a0 <__sfputs_r+0x12>
 800d19c:	2000      	movs	r0, #0
 800d19e:	e007      	b.n	800d1b0 <__sfputs_r+0x22>
 800d1a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d1a4:	463a      	mov	r2, r7
 800d1a6:	4630      	mov	r0, r6
 800d1a8:	f7ff ffda 	bl	800d160 <__sfputc_r>
 800d1ac:	1c43      	adds	r3, r0, #1
 800d1ae:	d1f3      	bne.n	800d198 <__sfputs_r+0xa>
 800d1b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d1b4 <_vfiprintf_r>:
 800d1b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d1b8:	460d      	mov	r5, r1
 800d1ba:	b09d      	sub	sp, #116	; 0x74
 800d1bc:	4614      	mov	r4, r2
 800d1be:	4698      	mov	r8, r3
 800d1c0:	4606      	mov	r6, r0
 800d1c2:	b118      	cbz	r0, 800d1cc <_vfiprintf_r+0x18>
 800d1c4:	6a03      	ldr	r3, [r0, #32]
 800d1c6:	b90b      	cbnz	r3, 800d1cc <_vfiprintf_r+0x18>
 800d1c8:	f7fe fa40 	bl	800b64c <__sinit>
 800d1cc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d1ce:	07d9      	lsls	r1, r3, #31
 800d1d0:	d405      	bmi.n	800d1de <_vfiprintf_r+0x2a>
 800d1d2:	89ab      	ldrh	r3, [r5, #12]
 800d1d4:	059a      	lsls	r2, r3, #22
 800d1d6:	d402      	bmi.n	800d1de <_vfiprintf_r+0x2a>
 800d1d8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d1da:	f7fe fc94 	bl	800bb06 <__retarget_lock_acquire_recursive>
 800d1de:	89ab      	ldrh	r3, [r5, #12]
 800d1e0:	071b      	lsls	r3, r3, #28
 800d1e2:	d501      	bpl.n	800d1e8 <_vfiprintf_r+0x34>
 800d1e4:	692b      	ldr	r3, [r5, #16]
 800d1e6:	b99b      	cbnz	r3, 800d210 <_vfiprintf_r+0x5c>
 800d1e8:	4629      	mov	r1, r5
 800d1ea:	4630      	mov	r0, r6
 800d1ec:	f7fe fba6 	bl	800b93c <__swsetup_r>
 800d1f0:	b170      	cbz	r0, 800d210 <_vfiprintf_r+0x5c>
 800d1f2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d1f4:	07dc      	lsls	r4, r3, #31
 800d1f6:	d504      	bpl.n	800d202 <_vfiprintf_r+0x4e>
 800d1f8:	f04f 30ff 	mov.w	r0, #4294967295
 800d1fc:	b01d      	add	sp, #116	; 0x74
 800d1fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d202:	89ab      	ldrh	r3, [r5, #12]
 800d204:	0598      	lsls	r0, r3, #22
 800d206:	d4f7      	bmi.n	800d1f8 <_vfiprintf_r+0x44>
 800d208:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d20a:	f7fe fc7d 	bl	800bb08 <__retarget_lock_release_recursive>
 800d20e:	e7f3      	b.n	800d1f8 <_vfiprintf_r+0x44>
 800d210:	2300      	movs	r3, #0
 800d212:	9309      	str	r3, [sp, #36]	; 0x24
 800d214:	2320      	movs	r3, #32
 800d216:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d21a:	f8cd 800c 	str.w	r8, [sp, #12]
 800d21e:	2330      	movs	r3, #48	; 0x30
 800d220:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800d3d4 <_vfiprintf_r+0x220>
 800d224:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d228:	f04f 0901 	mov.w	r9, #1
 800d22c:	4623      	mov	r3, r4
 800d22e:	469a      	mov	sl, r3
 800d230:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d234:	b10a      	cbz	r2, 800d23a <_vfiprintf_r+0x86>
 800d236:	2a25      	cmp	r2, #37	; 0x25
 800d238:	d1f9      	bne.n	800d22e <_vfiprintf_r+0x7a>
 800d23a:	ebba 0b04 	subs.w	fp, sl, r4
 800d23e:	d00b      	beq.n	800d258 <_vfiprintf_r+0xa4>
 800d240:	465b      	mov	r3, fp
 800d242:	4622      	mov	r2, r4
 800d244:	4629      	mov	r1, r5
 800d246:	4630      	mov	r0, r6
 800d248:	f7ff ffa1 	bl	800d18e <__sfputs_r>
 800d24c:	3001      	adds	r0, #1
 800d24e:	f000 80a9 	beq.w	800d3a4 <_vfiprintf_r+0x1f0>
 800d252:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d254:	445a      	add	r2, fp
 800d256:	9209      	str	r2, [sp, #36]	; 0x24
 800d258:	f89a 3000 	ldrb.w	r3, [sl]
 800d25c:	2b00      	cmp	r3, #0
 800d25e:	f000 80a1 	beq.w	800d3a4 <_vfiprintf_r+0x1f0>
 800d262:	2300      	movs	r3, #0
 800d264:	f04f 32ff 	mov.w	r2, #4294967295
 800d268:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d26c:	f10a 0a01 	add.w	sl, sl, #1
 800d270:	9304      	str	r3, [sp, #16]
 800d272:	9307      	str	r3, [sp, #28]
 800d274:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d278:	931a      	str	r3, [sp, #104]	; 0x68
 800d27a:	4654      	mov	r4, sl
 800d27c:	2205      	movs	r2, #5
 800d27e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d282:	4854      	ldr	r0, [pc, #336]	; (800d3d4 <_vfiprintf_r+0x220>)
 800d284:	f7f2 ffdc 	bl	8000240 <memchr>
 800d288:	9a04      	ldr	r2, [sp, #16]
 800d28a:	b9d8      	cbnz	r0, 800d2c4 <_vfiprintf_r+0x110>
 800d28c:	06d1      	lsls	r1, r2, #27
 800d28e:	bf44      	itt	mi
 800d290:	2320      	movmi	r3, #32
 800d292:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d296:	0713      	lsls	r3, r2, #28
 800d298:	bf44      	itt	mi
 800d29a:	232b      	movmi	r3, #43	; 0x2b
 800d29c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d2a0:	f89a 3000 	ldrb.w	r3, [sl]
 800d2a4:	2b2a      	cmp	r3, #42	; 0x2a
 800d2a6:	d015      	beq.n	800d2d4 <_vfiprintf_r+0x120>
 800d2a8:	9a07      	ldr	r2, [sp, #28]
 800d2aa:	4654      	mov	r4, sl
 800d2ac:	2000      	movs	r0, #0
 800d2ae:	f04f 0c0a 	mov.w	ip, #10
 800d2b2:	4621      	mov	r1, r4
 800d2b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d2b8:	3b30      	subs	r3, #48	; 0x30
 800d2ba:	2b09      	cmp	r3, #9
 800d2bc:	d94d      	bls.n	800d35a <_vfiprintf_r+0x1a6>
 800d2be:	b1b0      	cbz	r0, 800d2ee <_vfiprintf_r+0x13a>
 800d2c0:	9207      	str	r2, [sp, #28]
 800d2c2:	e014      	b.n	800d2ee <_vfiprintf_r+0x13a>
 800d2c4:	eba0 0308 	sub.w	r3, r0, r8
 800d2c8:	fa09 f303 	lsl.w	r3, r9, r3
 800d2cc:	4313      	orrs	r3, r2
 800d2ce:	9304      	str	r3, [sp, #16]
 800d2d0:	46a2      	mov	sl, r4
 800d2d2:	e7d2      	b.n	800d27a <_vfiprintf_r+0xc6>
 800d2d4:	9b03      	ldr	r3, [sp, #12]
 800d2d6:	1d19      	adds	r1, r3, #4
 800d2d8:	681b      	ldr	r3, [r3, #0]
 800d2da:	9103      	str	r1, [sp, #12]
 800d2dc:	2b00      	cmp	r3, #0
 800d2de:	bfbb      	ittet	lt
 800d2e0:	425b      	neglt	r3, r3
 800d2e2:	f042 0202 	orrlt.w	r2, r2, #2
 800d2e6:	9307      	strge	r3, [sp, #28]
 800d2e8:	9307      	strlt	r3, [sp, #28]
 800d2ea:	bfb8      	it	lt
 800d2ec:	9204      	strlt	r2, [sp, #16]
 800d2ee:	7823      	ldrb	r3, [r4, #0]
 800d2f0:	2b2e      	cmp	r3, #46	; 0x2e
 800d2f2:	d10c      	bne.n	800d30e <_vfiprintf_r+0x15a>
 800d2f4:	7863      	ldrb	r3, [r4, #1]
 800d2f6:	2b2a      	cmp	r3, #42	; 0x2a
 800d2f8:	d134      	bne.n	800d364 <_vfiprintf_r+0x1b0>
 800d2fa:	9b03      	ldr	r3, [sp, #12]
 800d2fc:	1d1a      	adds	r2, r3, #4
 800d2fe:	681b      	ldr	r3, [r3, #0]
 800d300:	9203      	str	r2, [sp, #12]
 800d302:	2b00      	cmp	r3, #0
 800d304:	bfb8      	it	lt
 800d306:	f04f 33ff 	movlt.w	r3, #4294967295
 800d30a:	3402      	adds	r4, #2
 800d30c:	9305      	str	r3, [sp, #20]
 800d30e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800d3e4 <_vfiprintf_r+0x230>
 800d312:	7821      	ldrb	r1, [r4, #0]
 800d314:	2203      	movs	r2, #3
 800d316:	4650      	mov	r0, sl
 800d318:	f7f2 ff92 	bl	8000240 <memchr>
 800d31c:	b138      	cbz	r0, 800d32e <_vfiprintf_r+0x17a>
 800d31e:	9b04      	ldr	r3, [sp, #16]
 800d320:	eba0 000a 	sub.w	r0, r0, sl
 800d324:	2240      	movs	r2, #64	; 0x40
 800d326:	4082      	lsls	r2, r0
 800d328:	4313      	orrs	r3, r2
 800d32a:	3401      	adds	r4, #1
 800d32c:	9304      	str	r3, [sp, #16]
 800d32e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d332:	4829      	ldr	r0, [pc, #164]	; (800d3d8 <_vfiprintf_r+0x224>)
 800d334:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d338:	2206      	movs	r2, #6
 800d33a:	f7f2 ff81 	bl	8000240 <memchr>
 800d33e:	2800      	cmp	r0, #0
 800d340:	d03f      	beq.n	800d3c2 <_vfiprintf_r+0x20e>
 800d342:	4b26      	ldr	r3, [pc, #152]	; (800d3dc <_vfiprintf_r+0x228>)
 800d344:	bb1b      	cbnz	r3, 800d38e <_vfiprintf_r+0x1da>
 800d346:	9b03      	ldr	r3, [sp, #12]
 800d348:	3307      	adds	r3, #7
 800d34a:	f023 0307 	bic.w	r3, r3, #7
 800d34e:	3308      	adds	r3, #8
 800d350:	9303      	str	r3, [sp, #12]
 800d352:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d354:	443b      	add	r3, r7
 800d356:	9309      	str	r3, [sp, #36]	; 0x24
 800d358:	e768      	b.n	800d22c <_vfiprintf_r+0x78>
 800d35a:	fb0c 3202 	mla	r2, ip, r2, r3
 800d35e:	460c      	mov	r4, r1
 800d360:	2001      	movs	r0, #1
 800d362:	e7a6      	b.n	800d2b2 <_vfiprintf_r+0xfe>
 800d364:	2300      	movs	r3, #0
 800d366:	3401      	adds	r4, #1
 800d368:	9305      	str	r3, [sp, #20]
 800d36a:	4619      	mov	r1, r3
 800d36c:	f04f 0c0a 	mov.w	ip, #10
 800d370:	4620      	mov	r0, r4
 800d372:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d376:	3a30      	subs	r2, #48	; 0x30
 800d378:	2a09      	cmp	r2, #9
 800d37a:	d903      	bls.n	800d384 <_vfiprintf_r+0x1d0>
 800d37c:	2b00      	cmp	r3, #0
 800d37e:	d0c6      	beq.n	800d30e <_vfiprintf_r+0x15a>
 800d380:	9105      	str	r1, [sp, #20]
 800d382:	e7c4      	b.n	800d30e <_vfiprintf_r+0x15a>
 800d384:	fb0c 2101 	mla	r1, ip, r1, r2
 800d388:	4604      	mov	r4, r0
 800d38a:	2301      	movs	r3, #1
 800d38c:	e7f0      	b.n	800d370 <_vfiprintf_r+0x1bc>
 800d38e:	ab03      	add	r3, sp, #12
 800d390:	9300      	str	r3, [sp, #0]
 800d392:	462a      	mov	r2, r5
 800d394:	4b12      	ldr	r3, [pc, #72]	; (800d3e0 <_vfiprintf_r+0x22c>)
 800d396:	a904      	add	r1, sp, #16
 800d398:	4630      	mov	r0, r6
 800d39a:	f7fd fd21 	bl	800ade0 <_printf_float>
 800d39e:	4607      	mov	r7, r0
 800d3a0:	1c78      	adds	r0, r7, #1
 800d3a2:	d1d6      	bne.n	800d352 <_vfiprintf_r+0x19e>
 800d3a4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d3a6:	07d9      	lsls	r1, r3, #31
 800d3a8:	d405      	bmi.n	800d3b6 <_vfiprintf_r+0x202>
 800d3aa:	89ab      	ldrh	r3, [r5, #12]
 800d3ac:	059a      	lsls	r2, r3, #22
 800d3ae:	d402      	bmi.n	800d3b6 <_vfiprintf_r+0x202>
 800d3b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d3b2:	f7fe fba9 	bl	800bb08 <__retarget_lock_release_recursive>
 800d3b6:	89ab      	ldrh	r3, [r5, #12]
 800d3b8:	065b      	lsls	r3, r3, #25
 800d3ba:	f53f af1d 	bmi.w	800d1f8 <_vfiprintf_r+0x44>
 800d3be:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d3c0:	e71c      	b.n	800d1fc <_vfiprintf_r+0x48>
 800d3c2:	ab03      	add	r3, sp, #12
 800d3c4:	9300      	str	r3, [sp, #0]
 800d3c6:	462a      	mov	r2, r5
 800d3c8:	4b05      	ldr	r3, [pc, #20]	; (800d3e0 <_vfiprintf_r+0x22c>)
 800d3ca:	a904      	add	r1, sp, #16
 800d3cc:	4630      	mov	r0, r6
 800d3ce:	f7fd ff8f 	bl	800b2f0 <_printf_i>
 800d3d2:	e7e4      	b.n	800d39e <_vfiprintf_r+0x1ea>
 800d3d4:	0801d774 	.word	0x0801d774
 800d3d8:	0801d77e 	.word	0x0801d77e
 800d3dc:	0800ade1 	.word	0x0800ade1
 800d3e0:	0800d18f 	.word	0x0800d18f
 800d3e4:	0801d77a 	.word	0x0801d77a

0800d3e8 <__sflush_r>:
 800d3e8:	898a      	ldrh	r2, [r1, #12]
 800d3ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d3ee:	4605      	mov	r5, r0
 800d3f0:	0710      	lsls	r0, r2, #28
 800d3f2:	460c      	mov	r4, r1
 800d3f4:	d458      	bmi.n	800d4a8 <__sflush_r+0xc0>
 800d3f6:	684b      	ldr	r3, [r1, #4]
 800d3f8:	2b00      	cmp	r3, #0
 800d3fa:	dc05      	bgt.n	800d408 <__sflush_r+0x20>
 800d3fc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d3fe:	2b00      	cmp	r3, #0
 800d400:	dc02      	bgt.n	800d408 <__sflush_r+0x20>
 800d402:	2000      	movs	r0, #0
 800d404:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d408:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d40a:	2e00      	cmp	r6, #0
 800d40c:	d0f9      	beq.n	800d402 <__sflush_r+0x1a>
 800d40e:	2300      	movs	r3, #0
 800d410:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d414:	682f      	ldr	r7, [r5, #0]
 800d416:	6a21      	ldr	r1, [r4, #32]
 800d418:	602b      	str	r3, [r5, #0]
 800d41a:	d032      	beq.n	800d482 <__sflush_r+0x9a>
 800d41c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d41e:	89a3      	ldrh	r3, [r4, #12]
 800d420:	075a      	lsls	r2, r3, #29
 800d422:	d505      	bpl.n	800d430 <__sflush_r+0x48>
 800d424:	6863      	ldr	r3, [r4, #4]
 800d426:	1ac0      	subs	r0, r0, r3
 800d428:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d42a:	b10b      	cbz	r3, 800d430 <__sflush_r+0x48>
 800d42c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d42e:	1ac0      	subs	r0, r0, r3
 800d430:	2300      	movs	r3, #0
 800d432:	4602      	mov	r2, r0
 800d434:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d436:	6a21      	ldr	r1, [r4, #32]
 800d438:	4628      	mov	r0, r5
 800d43a:	47b0      	blx	r6
 800d43c:	1c43      	adds	r3, r0, #1
 800d43e:	89a3      	ldrh	r3, [r4, #12]
 800d440:	d106      	bne.n	800d450 <__sflush_r+0x68>
 800d442:	6829      	ldr	r1, [r5, #0]
 800d444:	291d      	cmp	r1, #29
 800d446:	d82b      	bhi.n	800d4a0 <__sflush_r+0xb8>
 800d448:	4a29      	ldr	r2, [pc, #164]	; (800d4f0 <__sflush_r+0x108>)
 800d44a:	410a      	asrs	r2, r1
 800d44c:	07d6      	lsls	r6, r2, #31
 800d44e:	d427      	bmi.n	800d4a0 <__sflush_r+0xb8>
 800d450:	2200      	movs	r2, #0
 800d452:	6062      	str	r2, [r4, #4]
 800d454:	04d9      	lsls	r1, r3, #19
 800d456:	6922      	ldr	r2, [r4, #16]
 800d458:	6022      	str	r2, [r4, #0]
 800d45a:	d504      	bpl.n	800d466 <__sflush_r+0x7e>
 800d45c:	1c42      	adds	r2, r0, #1
 800d45e:	d101      	bne.n	800d464 <__sflush_r+0x7c>
 800d460:	682b      	ldr	r3, [r5, #0]
 800d462:	b903      	cbnz	r3, 800d466 <__sflush_r+0x7e>
 800d464:	6560      	str	r0, [r4, #84]	; 0x54
 800d466:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d468:	602f      	str	r7, [r5, #0]
 800d46a:	2900      	cmp	r1, #0
 800d46c:	d0c9      	beq.n	800d402 <__sflush_r+0x1a>
 800d46e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d472:	4299      	cmp	r1, r3
 800d474:	d002      	beq.n	800d47c <__sflush_r+0x94>
 800d476:	4628      	mov	r0, r5
 800d478:	f7ff f94a 	bl	800c710 <_free_r>
 800d47c:	2000      	movs	r0, #0
 800d47e:	6360      	str	r0, [r4, #52]	; 0x34
 800d480:	e7c0      	b.n	800d404 <__sflush_r+0x1c>
 800d482:	2301      	movs	r3, #1
 800d484:	4628      	mov	r0, r5
 800d486:	47b0      	blx	r6
 800d488:	1c41      	adds	r1, r0, #1
 800d48a:	d1c8      	bne.n	800d41e <__sflush_r+0x36>
 800d48c:	682b      	ldr	r3, [r5, #0]
 800d48e:	2b00      	cmp	r3, #0
 800d490:	d0c5      	beq.n	800d41e <__sflush_r+0x36>
 800d492:	2b1d      	cmp	r3, #29
 800d494:	d001      	beq.n	800d49a <__sflush_r+0xb2>
 800d496:	2b16      	cmp	r3, #22
 800d498:	d101      	bne.n	800d49e <__sflush_r+0xb6>
 800d49a:	602f      	str	r7, [r5, #0]
 800d49c:	e7b1      	b.n	800d402 <__sflush_r+0x1a>
 800d49e:	89a3      	ldrh	r3, [r4, #12]
 800d4a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d4a4:	81a3      	strh	r3, [r4, #12]
 800d4a6:	e7ad      	b.n	800d404 <__sflush_r+0x1c>
 800d4a8:	690f      	ldr	r7, [r1, #16]
 800d4aa:	2f00      	cmp	r7, #0
 800d4ac:	d0a9      	beq.n	800d402 <__sflush_r+0x1a>
 800d4ae:	0793      	lsls	r3, r2, #30
 800d4b0:	680e      	ldr	r6, [r1, #0]
 800d4b2:	bf08      	it	eq
 800d4b4:	694b      	ldreq	r3, [r1, #20]
 800d4b6:	600f      	str	r7, [r1, #0]
 800d4b8:	bf18      	it	ne
 800d4ba:	2300      	movne	r3, #0
 800d4bc:	eba6 0807 	sub.w	r8, r6, r7
 800d4c0:	608b      	str	r3, [r1, #8]
 800d4c2:	f1b8 0f00 	cmp.w	r8, #0
 800d4c6:	dd9c      	ble.n	800d402 <__sflush_r+0x1a>
 800d4c8:	6a21      	ldr	r1, [r4, #32]
 800d4ca:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d4cc:	4643      	mov	r3, r8
 800d4ce:	463a      	mov	r2, r7
 800d4d0:	4628      	mov	r0, r5
 800d4d2:	47b0      	blx	r6
 800d4d4:	2800      	cmp	r0, #0
 800d4d6:	dc06      	bgt.n	800d4e6 <__sflush_r+0xfe>
 800d4d8:	89a3      	ldrh	r3, [r4, #12]
 800d4da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d4de:	81a3      	strh	r3, [r4, #12]
 800d4e0:	f04f 30ff 	mov.w	r0, #4294967295
 800d4e4:	e78e      	b.n	800d404 <__sflush_r+0x1c>
 800d4e6:	4407      	add	r7, r0
 800d4e8:	eba8 0800 	sub.w	r8, r8, r0
 800d4ec:	e7e9      	b.n	800d4c2 <__sflush_r+0xda>
 800d4ee:	bf00      	nop
 800d4f0:	dfbffffe 	.word	0xdfbffffe

0800d4f4 <_fflush_r>:
 800d4f4:	b538      	push	{r3, r4, r5, lr}
 800d4f6:	690b      	ldr	r3, [r1, #16]
 800d4f8:	4605      	mov	r5, r0
 800d4fa:	460c      	mov	r4, r1
 800d4fc:	b913      	cbnz	r3, 800d504 <_fflush_r+0x10>
 800d4fe:	2500      	movs	r5, #0
 800d500:	4628      	mov	r0, r5
 800d502:	bd38      	pop	{r3, r4, r5, pc}
 800d504:	b118      	cbz	r0, 800d50e <_fflush_r+0x1a>
 800d506:	6a03      	ldr	r3, [r0, #32]
 800d508:	b90b      	cbnz	r3, 800d50e <_fflush_r+0x1a>
 800d50a:	f7fe f89f 	bl	800b64c <__sinit>
 800d50e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d512:	2b00      	cmp	r3, #0
 800d514:	d0f3      	beq.n	800d4fe <_fflush_r+0xa>
 800d516:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d518:	07d0      	lsls	r0, r2, #31
 800d51a:	d404      	bmi.n	800d526 <_fflush_r+0x32>
 800d51c:	0599      	lsls	r1, r3, #22
 800d51e:	d402      	bmi.n	800d526 <_fflush_r+0x32>
 800d520:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d522:	f7fe faf0 	bl	800bb06 <__retarget_lock_acquire_recursive>
 800d526:	4628      	mov	r0, r5
 800d528:	4621      	mov	r1, r4
 800d52a:	f7ff ff5d 	bl	800d3e8 <__sflush_r>
 800d52e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d530:	07da      	lsls	r2, r3, #31
 800d532:	4605      	mov	r5, r0
 800d534:	d4e4      	bmi.n	800d500 <_fflush_r+0xc>
 800d536:	89a3      	ldrh	r3, [r4, #12]
 800d538:	059b      	lsls	r3, r3, #22
 800d53a:	d4e1      	bmi.n	800d500 <_fflush_r+0xc>
 800d53c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d53e:	f7fe fae3 	bl	800bb08 <__retarget_lock_release_recursive>
 800d542:	e7dd      	b.n	800d500 <_fflush_r+0xc>

0800d544 <__swhatbuf_r>:
 800d544:	b570      	push	{r4, r5, r6, lr}
 800d546:	460c      	mov	r4, r1
 800d548:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d54c:	2900      	cmp	r1, #0
 800d54e:	b096      	sub	sp, #88	; 0x58
 800d550:	4615      	mov	r5, r2
 800d552:	461e      	mov	r6, r3
 800d554:	da0d      	bge.n	800d572 <__swhatbuf_r+0x2e>
 800d556:	89a3      	ldrh	r3, [r4, #12]
 800d558:	f013 0f80 	tst.w	r3, #128	; 0x80
 800d55c:	f04f 0100 	mov.w	r1, #0
 800d560:	bf0c      	ite	eq
 800d562:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800d566:	2340      	movne	r3, #64	; 0x40
 800d568:	2000      	movs	r0, #0
 800d56a:	6031      	str	r1, [r6, #0]
 800d56c:	602b      	str	r3, [r5, #0]
 800d56e:	b016      	add	sp, #88	; 0x58
 800d570:	bd70      	pop	{r4, r5, r6, pc}
 800d572:	466a      	mov	r2, sp
 800d574:	f000 f862 	bl	800d63c <_fstat_r>
 800d578:	2800      	cmp	r0, #0
 800d57a:	dbec      	blt.n	800d556 <__swhatbuf_r+0x12>
 800d57c:	9901      	ldr	r1, [sp, #4]
 800d57e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800d582:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800d586:	4259      	negs	r1, r3
 800d588:	4159      	adcs	r1, r3
 800d58a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d58e:	e7eb      	b.n	800d568 <__swhatbuf_r+0x24>

0800d590 <__smakebuf_r>:
 800d590:	898b      	ldrh	r3, [r1, #12]
 800d592:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d594:	079d      	lsls	r5, r3, #30
 800d596:	4606      	mov	r6, r0
 800d598:	460c      	mov	r4, r1
 800d59a:	d507      	bpl.n	800d5ac <__smakebuf_r+0x1c>
 800d59c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d5a0:	6023      	str	r3, [r4, #0]
 800d5a2:	6123      	str	r3, [r4, #16]
 800d5a4:	2301      	movs	r3, #1
 800d5a6:	6163      	str	r3, [r4, #20]
 800d5a8:	b002      	add	sp, #8
 800d5aa:	bd70      	pop	{r4, r5, r6, pc}
 800d5ac:	ab01      	add	r3, sp, #4
 800d5ae:	466a      	mov	r2, sp
 800d5b0:	f7ff ffc8 	bl	800d544 <__swhatbuf_r>
 800d5b4:	9900      	ldr	r1, [sp, #0]
 800d5b6:	4605      	mov	r5, r0
 800d5b8:	4630      	mov	r0, r6
 800d5ba:	f7fd fac5 	bl	800ab48 <_malloc_r>
 800d5be:	b948      	cbnz	r0, 800d5d4 <__smakebuf_r+0x44>
 800d5c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d5c4:	059a      	lsls	r2, r3, #22
 800d5c6:	d4ef      	bmi.n	800d5a8 <__smakebuf_r+0x18>
 800d5c8:	f023 0303 	bic.w	r3, r3, #3
 800d5cc:	f043 0302 	orr.w	r3, r3, #2
 800d5d0:	81a3      	strh	r3, [r4, #12]
 800d5d2:	e7e3      	b.n	800d59c <__smakebuf_r+0xc>
 800d5d4:	89a3      	ldrh	r3, [r4, #12]
 800d5d6:	6020      	str	r0, [r4, #0]
 800d5d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d5dc:	81a3      	strh	r3, [r4, #12]
 800d5de:	9b00      	ldr	r3, [sp, #0]
 800d5e0:	6163      	str	r3, [r4, #20]
 800d5e2:	9b01      	ldr	r3, [sp, #4]
 800d5e4:	6120      	str	r0, [r4, #16]
 800d5e6:	b15b      	cbz	r3, 800d600 <__smakebuf_r+0x70>
 800d5e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d5ec:	4630      	mov	r0, r6
 800d5ee:	f000 f837 	bl	800d660 <_isatty_r>
 800d5f2:	b128      	cbz	r0, 800d600 <__smakebuf_r+0x70>
 800d5f4:	89a3      	ldrh	r3, [r4, #12]
 800d5f6:	f023 0303 	bic.w	r3, r3, #3
 800d5fa:	f043 0301 	orr.w	r3, r3, #1
 800d5fe:	81a3      	strh	r3, [r4, #12]
 800d600:	89a3      	ldrh	r3, [r4, #12]
 800d602:	431d      	orrs	r5, r3
 800d604:	81a5      	strh	r5, [r4, #12]
 800d606:	e7cf      	b.n	800d5a8 <__smakebuf_r+0x18>

0800d608 <memmove>:
 800d608:	4288      	cmp	r0, r1
 800d60a:	b510      	push	{r4, lr}
 800d60c:	eb01 0402 	add.w	r4, r1, r2
 800d610:	d902      	bls.n	800d618 <memmove+0x10>
 800d612:	4284      	cmp	r4, r0
 800d614:	4623      	mov	r3, r4
 800d616:	d807      	bhi.n	800d628 <memmove+0x20>
 800d618:	1e43      	subs	r3, r0, #1
 800d61a:	42a1      	cmp	r1, r4
 800d61c:	d008      	beq.n	800d630 <memmove+0x28>
 800d61e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d622:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d626:	e7f8      	b.n	800d61a <memmove+0x12>
 800d628:	4402      	add	r2, r0
 800d62a:	4601      	mov	r1, r0
 800d62c:	428a      	cmp	r2, r1
 800d62e:	d100      	bne.n	800d632 <memmove+0x2a>
 800d630:	bd10      	pop	{r4, pc}
 800d632:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d636:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d63a:	e7f7      	b.n	800d62c <memmove+0x24>

0800d63c <_fstat_r>:
 800d63c:	b538      	push	{r3, r4, r5, lr}
 800d63e:	4d07      	ldr	r5, [pc, #28]	; (800d65c <_fstat_r+0x20>)
 800d640:	2300      	movs	r3, #0
 800d642:	4604      	mov	r4, r0
 800d644:	4608      	mov	r0, r1
 800d646:	4611      	mov	r1, r2
 800d648:	602b      	str	r3, [r5, #0]
 800d64a:	f000 fc89 	bl	800df60 <_fstat>
 800d64e:	1c43      	adds	r3, r0, #1
 800d650:	d102      	bne.n	800d658 <_fstat_r+0x1c>
 800d652:	682b      	ldr	r3, [r5, #0]
 800d654:	b103      	cbz	r3, 800d658 <_fstat_r+0x1c>
 800d656:	6023      	str	r3, [r4, #0]
 800d658:	bd38      	pop	{r3, r4, r5, pc}
 800d65a:	bf00      	nop
 800d65c:	2001afa0 	.word	0x2001afa0

0800d660 <_isatty_r>:
 800d660:	b538      	push	{r3, r4, r5, lr}
 800d662:	4d06      	ldr	r5, [pc, #24]	; (800d67c <_isatty_r+0x1c>)
 800d664:	2300      	movs	r3, #0
 800d666:	4604      	mov	r4, r0
 800d668:	4608      	mov	r0, r1
 800d66a:	602b      	str	r3, [r5, #0]
 800d66c:	f000 fc88 	bl	800df80 <_isatty>
 800d670:	1c43      	adds	r3, r0, #1
 800d672:	d102      	bne.n	800d67a <_isatty_r+0x1a>
 800d674:	682b      	ldr	r3, [r5, #0]
 800d676:	b103      	cbz	r3, 800d67a <_isatty_r+0x1a>
 800d678:	6023      	str	r3, [r4, #0]
 800d67a:	bd38      	pop	{r3, r4, r5, pc}
 800d67c:	2001afa0 	.word	0x2001afa0

0800d680 <__assert_func>:
 800d680:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d682:	4614      	mov	r4, r2
 800d684:	461a      	mov	r2, r3
 800d686:	4b09      	ldr	r3, [pc, #36]	; (800d6ac <__assert_func+0x2c>)
 800d688:	681b      	ldr	r3, [r3, #0]
 800d68a:	4605      	mov	r5, r0
 800d68c:	68d8      	ldr	r0, [r3, #12]
 800d68e:	b14c      	cbz	r4, 800d6a4 <__assert_func+0x24>
 800d690:	4b07      	ldr	r3, [pc, #28]	; (800d6b0 <__assert_func+0x30>)
 800d692:	9100      	str	r1, [sp, #0]
 800d694:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d698:	4906      	ldr	r1, [pc, #24]	; (800d6b4 <__assert_func+0x34>)
 800d69a:	462b      	mov	r3, r5
 800d69c:	f000 f844 	bl	800d728 <fiprintf>
 800d6a0:	f000 f854 	bl	800d74c <abort>
 800d6a4:	4b04      	ldr	r3, [pc, #16]	; (800d6b8 <__assert_func+0x38>)
 800d6a6:	461c      	mov	r4, r3
 800d6a8:	e7f3      	b.n	800d692 <__assert_func+0x12>
 800d6aa:	bf00      	nop
 800d6ac:	20000eb4 	.word	0x20000eb4
 800d6b0:	0801d78f 	.word	0x0801d78f
 800d6b4:	0801d79c 	.word	0x0801d79c
 800d6b8:	0801d7ca 	.word	0x0801d7ca

0800d6bc <_calloc_r>:
 800d6bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d6be:	fba1 2402 	umull	r2, r4, r1, r2
 800d6c2:	b94c      	cbnz	r4, 800d6d8 <_calloc_r+0x1c>
 800d6c4:	4611      	mov	r1, r2
 800d6c6:	9201      	str	r2, [sp, #4]
 800d6c8:	f7fd fa3e 	bl	800ab48 <_malloc_r>
 800d6cc:	9a01      	ldr	r2, [sp, #4]
 800d6ce:	4605      	mov	r5, r0
 800d6d0:	b930      	cbnz	r0, 800d6e0 <_calloc_r+0x24>
 800d6d2:	4628      	mov	r0, r5
 800d6d4:	b003      	add	sp, #12
 800d6d6:	bd30      	pop	{r4, r5, pc}
 800d6d8:	220c      	movs	r2, #12
 800d6da:	6002      	str	r2, [r0, #0]
 800d6dc:	2500      	movs	r5, #0
 800d6de:	e7f8      	b.n	800d6d2 <_calloc_r+0x16>
 800d6e0:	4621      	mov	r1, r4
 800d6e2:	f7fe f983 	bl	800b9ec <memset>
 800d6e6:	e7f4      	b.n	800d6d2 <_calloc_r+0x16>

0800d6e8 <__ascii_mbtowc>:
 800d6e8:	b082      	sub	sp, #8
 800d6ea:	b901      	cbnz	r1, 800d6ee <__ascii_mbtowc+0x6>
 800d6ec:	a901      	add	r1, sp, #4
 800d6ee:	b142      	cbz	r2, 800d702 <__ascii_mbtowc+0x1a>
 800d6f0:	b14b      	cbz	r3, 800d706 <__ascii_mbtowc+0x1e>
 800d6f2:	7813      	ldrb	r3, [r2, #0]
 800d6f4:	600b      	str	r3, [r1, #0]
 800d6f6:	7812      	ldrb	r2, [r2, #0]
 800d6f8:	1e10      	subs	r0, r2, #0
 800d6fa:	bf18      	it	ne
 800d6fc:	2001      	movne	r0, #1
 800d6fe:	b002      	add	sp, #8
 800d700:	4770      	bx	lr
 800d702:	4610      	mov	r0, r2
 800d704:	e7fb      	b.n	800d6fe <__ascii_mbtowc+0x16>
 800d706:	f06f 0001 	mvn.w	r0, #1
 800d70a:	e7f8      	b.n	800d6fe <__ascii_mbtowc+0x16>

0800d70c <__ascii_wctomb>:
 800d70c:	b149      	cbz	r1, 800d722 <__ascii_wctomb+0x16>
 800d70e:	2aff      	cmp	r2, #255	; 0xff
 800d710:	bf85      	ittet	hi
 800d712:	238a      	movhi	r3, #138	; 0x8a
 800d714:	6003      	strhi	r3, [r0, #0]
 800d716:	700a      	strbls	r2, [r1, #0]
 800d718:	f04f 30ff 	movhi.w	r0, #4294967295
 800d71c:	bf98      	it	ls
 800d71e:	2001      	movls	r0, #1
 800d720:	4770      	bx	lr
 800d722:	4608      	mov	r0, r1
 800d724:	4770      	bx	lr
	...

0800d728 <fiprintf>:
 800d728:	b40e      	push	{r1, r2, r3}
 800d72a:	b503      	push	{r0, r1, lr}
 800d72c:	4601      	mov	r1, r0
 800d72e:	ab03      	add	r3, sp, #12
 800d730:	4805      	ldr	r0, [pc, #20]	; (800d748 <fiprintf+0x20>)
 800d732:	f853 2b04 	ldr.w	r2, [r3], #4
 800d736:	6800      	ldr	r0, [r0, #0]
 800d738:	9301      	str	r3, [sp, #4]
 800d73a:	f7ff fd3b 	bl	800d1b4 <_vfiprintf_r>
 800d73e:	b002      	add	sp, #8
 800d740:	f85d eb04 	ldr.w	lr, [sp], #4
 800d744:	b003      	add	sp, #12
 800d746:	4770      	bx	lr
 800d748:	20000eb4 	.word	0x20000eb4

0800d74c <abort>:
 800d74c:	b508      	push	{r3, lr}
 800d74e:	2006      	movs	r0, #6
 800d750:	f000 f82c 	bl	800d7ac <raise>
 800d754:	2001      	movs	r0, #1
 800d756:	f000 fc3b 	bl	800dfd0 <_exit>

0800d75a <_raise_r>:
 800d75a:	291f      	cmp	r1, #31
 800d75c:	b538      	push	{r3, r4, r5, lr}
 800d75e:	4604      	mov	r4, r0
 800d760:	460d      	mov	r5, r1
 800d762:	d904      	bls.n	800d76e <_raise_r+0x14>
 800d764:	2316      	movs	r3, #22
 800d766:	6003      	str	r3, [r0, #0]
 800d768:	f04f 30ff 	mov.w	r0, #4294967295
 800d76c:	bd38      	pop	{r3, r4, r5, pc}
 800d76e:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800d770:	b112      	cbz	r2, 800d778 <_raise_r+0x1e>
 800d772:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d776:	b94b      	cbnz	r3, 800d78c <_raise_r+0x32>
 800d778:	4620      	mov	r0, r4
 800d77a:	f000 f831 	bl	800d7e0 <_getpid_r>
 800d77e:	462a      	mov	r2, r5
 800d780:	4601      	mov	r1, r0
 800d782:	4620      	mov	r0, r4
 800d784:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d788:	f000 b818 	b.w	800d7bc <_kill_r>
 800d78c:	2b01      	cmp	r3, #1
 800d78e:	d00a      	beq.n	800d7a6 <_raise_r+0x4c>
 800d790:	1c59      	adds	r1, r3, #1
 800d792:	d103      	bne.n	800d79c <_raise_r+0x42>
 800d794:	2316      	movs	r3, #22
 800d796:	6003      	str	r3, [r0, #0]
 800d798:	2001      	movs	r0, #1
 800d79a:	e7e7      	b.n	800d76c <_raise_r+0x12>
 800d79c:	2400      	movs	r4, #0
 800d79e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d7a2:	4628      	mov	r0, r5
 800d7a4:	4798      	blx	r3
 800d7a6:	2000      	movs	r0, #0
 800d7a8:	e7e0      	b.n	800d76c <_raise_r+0x12>
	...

0800d7ac <raise>:
 800d7ac:	4b02      	ldr	r3, [pc, #8]	; (800d7b8 <raise+0xc>)
 800d7ae:	4601      	mov	r1, r0
 800d7b0:	6818      	ldr	r0, [r3, #0]
 800d7b2:	f7ff bfd2 	b.w	800d75a <_raise_r>
 800d7b6:	bf00      	nop
 800d7b8:	20000eb4 	.word	0x20000eb4

0800d7bc <_kill_r>:
 800d7bc:	b538      	push	{r3, r4, r5, lr}
 800d7be:	4d07      	ldr	r5, [pc, #28]	; (800d7dc <_kill_r+0x20>)
 800d7c0:	2300      	movs	r3, #0
 800d7c2:	4604      	mov	r4, r0
 800d7c4:	4608      	mov	r0, r1
 800d7c6:	4611      	mov	r1, r2
 800d7c8:	602b      	str	r3, [r5, #0]
 800d7ca:	f000 fbe1 	bl	800df90 <_kill>
 800d7ce:	1c43      	adds	r3, r0, #1
 800d7d0:	d102      	bne.n	800d7d8 <_kill_r+0x1c>
 800d7d2:	682b      	ldr	r3, [r5, #0]
 800d7d4:	b103      	cbz	r3, 800d7d8 <_kill_r+0x1c>
 800d7d6:	6023      	str	r3, [r4, #0]
 800d7d8:	bd38      	pop	{r3, r4, r5, pc}
 800d7da:	bf00      	nop
 800d7dc:	2001afa0 	.word	0x2001afa0

0800d7e0 <_getpid_r>:
 800d7e0:	f000 bbc6 	b.w	800df70 <_getpid>
 800d7e4:	0000      	movs	r0, r0
	...

0800d7e8 <sqrt>:
 800d7e8:	b508      	push	{r3, lr}
 800d7ea:	ed2d 8b04 	vpush	{d8-d9}
 800d7ee:	eeb0 8b40 	vmov.f64	d8, d0
 800d7f2:	f000 fba9 	bl	800df48 <__ieee754_sqrt>
 800d7f6:	eeb4 8b48 	vcmp.f64	d8, d8
 800d7fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7fe:	d60c      	bvs.n	800d81a <sqrt+0x32>
 800d800:	ed9f 9b07 	vldr	d9, [pc, #28]	; 800d820 <sqrt+0x38>
 800d804:	eeb4 8bc9 	vcmpe.f64	d8, d9
 800d808:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d80c:	d505      	bpl.n	800d81a <sqrt+0x32>
 800d80e:	f7fe f94f 	bl	800bab0 <__errno>
 800d812:	ee89 0b09 	vdiv.f64	d0, d9, d9
 800d816:	2321      	movs	r3, #33	; 0x21
 800d818:	6003      	str	r3, [r0, #0]
 800d81a:	ecbd 8b04 	vpop	{d8-d9}
 800d81e:	bd08      	pop	{r3, pc}
	...

0800d828 <with_errno>:
 800d828:	b513      	push	{r0, r1, r4, lr}
 800d82a:	4604      	mov	r4, r0
 800d82c:	ed8d 0b00 	vstr	d0, [sp]
 800d830:	f7fe f93e 	bl	800bab0 <__errno>
 800d834:	ed9d 0b00 	vldr	d0, [sp]
 800d838:	6004      	str	r4, [r0, #0]
 800d83a:	b002      	add	sp, #8
 800d83c:	bd10      	pop	{r4, pc}

0800d83e <xflow>:
 800d83e:	b082      	sub	sp, #8
 800d840:	b158      	cbz	r0, 800d85a <xflow+0x1c>
 800d842:	eeb1 7b40 	vneg.f64	d7, d0
 800d846:	ed8d 7b00 	vstr	d7, [sp]
 800d84a:	ed9d 7b00 	vldr	d7, [sp]
 800d84e:	2022      	movs	r0, #34	; 0x22
 800d850:	ee20 0b07 	vmul.f64	d0, d0, d7
 800d854:	b002      	add	sp, #8
 800d856:	f7ff bfe7 	b.w	800d828 <with_errno>
 800d85a:	eeb0 7b40 	vmov.f64	d7, d0
 800d85e:	e7f2      	b.n	800d846 <xflow+0x8>

0800d860 <__math_uflow>:
 800d860:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800d868 <__math_uflow+0x8>
 800d864:	f7ff bfeb 	b.w	800d83e <xflow>
 800d868:	00000000 	.word	0x00000000
 800d86c:	10000000 	.word	0x10000000

0800d870 <__math_oflow>:
 800d870:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800d878 <__math_oflow+0x8>
 800d874:	f7ff bfe3 	b.w	800d83e <xflow>
 800d878:	00000000 	.word	0x00000000
 800d87c:	70000000 	.word	0x70000000

0800d880 <__math_divzero>:
 800d880:	b082      	sub	sp, #8
 800d882:	2800      	cmp	r0, #0
 800d884:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800d888:	eebf 7b00 	vmov.f64	d7, #240	; 0xbf800000 -1.0
 800d88c:	fe06 7b07 	vseleq.f64	d7, d6, d7
 800d890:	ed8d 7b00 	vstr	d7, [sp]
 800d894:	ed9d 0b00 	vldr	d0, [sp]
 800d898:	ed9f 7b03 	vldr	d7, [pc, #12]	; 800d8a8 <__math_divzero+0x28>
 800d89c:	2022      	movs	r0, #34	; 0x22
 800d89e:	ee80 0b07 	vdiv.f64	d0, d0, d7
 800d8a2:	b002      	add	sp, #8
 800d8a4:	f7ff bfc0 	b.w	800d828 <with_errno>
	...

0800d8b0 <__math_invalid>:
 800d8b0:	eeb0 7b40 	vmov.f64	d7, d0
 800d8b4:	eeb4 7b47 	vcmp.f64	d7, d7
 800d8b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8bc:	ee30 6b40 	vsub.f64	d6, d0, d0
 800d8c0:	ee86 0b06 	vdiv.f64	d0, d6, d6
 800d8c4:	d602      	bvs.n	800d8cc <__math_invalid+0x1c>
 800d8c6:	2021      	movs	r0, #33	; 0x21
 800d8c8:	f7ff bfae 	b.w	800d828 <with_errno>
 800d8cc:	4770      	bx	lr

0800d8ce <__math_check_uflow>:
 800d8ce:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800d8d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8d6:	d102      	bne.n	800d8de <__math_check_uflow+0x10>
 800d8d8:	2022      	movs	r0, #34	; 0x22
 800d8da:	f7ff bfa5 	b.w	800d828 <with_errno>
 800d8de:	4770      	bx	lr

0800d8e0 <__math_check_oflow>:
 800d8e0:	ed9f 6b07 	vldr	d6, [pc, #28]	; 800d900 <__math_check_oflow+0x20>
 800d8e4:	eeb0 7bc0 	vabs.f64	d7, d0
 800d8e8:	eeb4 7b46 	vcmp.f64	d7, d6
 800d8ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8f0:	dd02      	ble.n	800d8f8 <__math_check_oflow+0x18>
 800d8f2:	2022      	movs	r0, #34	; 0x22
 800d8f4:	f7ff bf98 	b.w	800d828 <with_errno>
 800d8f8:	4770      	bx	lr
 800d8fa:	bf00      	nop
 800d8fc:	f3af 8000 	nop.w
 800d900:	ffffffff 	.word	0xffffffff
 800d904:	7fefffff 	.word	0x7fefffff

0800d908 <checkint>:
 800d908:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800d90c:	f240 33fe 	movw	r3, #1022	; 0x3fe
 800d910:	429a      	cmp	r2, r3
 800d912:	b570      	push	{r4, r5, r6, lr}
 800d914:	dd2a      	ble.n	800d96c <checkint+0x64>
 800d916:	f240 4333 	movw	r3, #1075	; 0x433
 800d91a:	429a      	cmp	r2, r3
 800d91c:	dc24      	bgt.n	800d968 <checkint+0x60>
 800d91e:	1a9b      	subs	r3, r3, r2
 800d920:	f1a3 0620 	sub.w	r6, r3, #32
 800d924:	f04f 32ff 	mov.w	r2, #4294967295
 800d928:	fa02 f403 	lsl.w	r4, r2, r3
 800d92c:	fa02 f606 	lsl.w	r6, r2, r6
 800d930:	f1c3 0520 	rsb	r5, r3, #32
 800d934:	fa22 f505 	lsr.w	r5, r2, r5
 800d938:	4334      	orrs	r4, r6
 800d93a:	432c      	orrs	r4, r5
 800d93c:	409a      	lsls	r2, r3
 800d93e:	ea20 0202 	bic.w	r2, r0, r2
 800d942:	ea21 0404 	bic.w	r4, r1, r4
 800d946:	4322      	orrs	r2, r4
 800d948:	f1a3 0420 	sub.w	r4, r3, #32
 800d94c:	f1c3 0220 	rsb	r2, r3, #32
 800d950:	d10c      	bne.n	800d96c <checkint+0x64>
 800d952:	40d8      	lsrs	r0, r3
 800d954:	fa01 f302 	lsl.w	r3, r1, r2
 800d958:	4318      	orrs	r0, r3
 800d95a:	40e1      	lsrs	r1, r4
 800d95c:	4308      	orrs	r0, r1
 800d95e:	f000 0001 	and.w	r0, r0, #1
 800d962:	f1d0 0002 	rsbs	r0, r0, #2
 800d966:	bd70      	pop	{r4, r5, r6, pc}
 800d968:	2002      	movs	r0, #2
 800d96a:	e7fc      	b.n	800d966 <checkint+0x5e>
 800d96c:	2000      	movs	r0, #0
 800d96e:	e7fa      	b.n	800d966 <checkint+0x5e>

0800d970 <pow>:
 800d970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d974:	ee10 4a90 	vmov	r4, s1
 800d978:	ed2d 8b0a 	vpush	{d8-d12}
 800d97c:	ea4f 5814 	mov.w	r8, r4, lsr #20
 800d980:	ee11 aa90 	vmov	sl, s3
 800d984:	f108 32ff 	add.w	r2, r8, #4294967295
 800d988:	f240 73fd 	movw	r3, #2045	; 0x7fd
 800d98c:	429a      	cmp	r2, r3
 800d98e:	ee10 5a10 	vmov	r5, s0
 800d992:	ee11 0a10 	vmov	r0, s2
 800d996:	b087      	sub	sp, #28
 800d998:	46c4      	mov	ip, r8
 800d99a:	ea4f 561a 	mov.w	r6, sl, lsr #20
 800d99e:	d806      	bhi.n	800d9ae <pow+0x3e>
 800d9a0:	f3c6 030a 	ubfx	r3, r6, #0, #11
 800d9a4:	f2a3 33be 	subw	r3, r3, #958	; 0x3be
 800d9a8:	2b7f      	cmp	r3, #127	; 0x7f
 800d9aa:	f240 8156 	bls.w	800dc5a <pow+0x2ea>
 800d9ae:	1802      	adds	r2, r0, r0
 800d9b0:	eb4a 010a 	adc.w	r1, sl, sl
 800d9b4:	f06f 0b01 	mvn.w	fp, #1
 800d9b8:	1e57      	subs	r7, r2, #1
 800d9ba:	f141 33ff 	adc.w	r3, r1, #4294967295
 800d9be:	f46f 1e00 	mvn.w	lr, #2097152	; 0x200000
 800d9c2:	45bb      	cmp	fp, r7
 800d9c4:	eb7e 0303 	sbcs.w	r3, lr, r3
 800d9c8:	d242      	bcs.n	800da50 <pow+0xe0>
 800d9ca:	ea52 0301 	orrs.w	r3, r2, r1
 800d9ce:	f04f 0300 	mov.w	r3, #0
 800d9d2:	d10c      	bne.n	800d9ee <pow+0x7e>
 800d9d4:	196d      	adds	r5, r5, r5
 800d9d6:	f484 2400 	eor.w	r4, r4, #524288	; 0x80000
 800d9da:	4164      	adcs	r4, r4
 800d9dc:	42ab      	cmp	r3, r5
 800d9de:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800d9e2:	41a3      	sbcs	r3, r4
 800d9e4:	f0c0 808f 	bcc.w	800db06 <pow+0x196>
 800d9e8:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800d9ec:	e02b      	b.n	800da46 <pow+0xd6>
 800d9ee:	4ed4      	ldr	r6, [pc, #848]	; (800dd40 <pow+0x3d0>)
 800d9f0:	42b4      	cmp	r4, r6
 800d9f2:	bf08      	it	eq
 800d9f4:	429d      	cmpeq	r5, r3
 800d9f6:	d109      	bne.n	800da0c <pow+0x9c>
 800d9f8:	1800      	adds	r0, r0, r0
 800d9fa:	f48a 2a00 	eor.w	sl, sl, #524288	; 0x80000
 800d9fe:	eb4a 0a0a 	adc.w	sl, sl, sl
 800da02:	4283      	cmp	r3, r0
 800da04:	4bcf      	ldr	r3, [pc, #828]	; (800dd44 <pow+0x3d4>)
 800da06:	eb73 030a 	sbcs.w	r3, r3, sl
 800da0a:	e7eb      	b.n	800d9e4 <pow+0x74>
 800da0c:	196d      	adds	r5, r5, r5
 800da0e:	48ce      	ldr	r0, [pc, #824]	; (800dd48 <pow+0x3d8>)
 800da10:	4164      	adcs	r4, r4
 800da12:	42ab      	cmp	r3, r5
 800da14:	eb70 0604 	sbcs.w	r6, r0, r4
 800da18:	d375      	bcc.n	800db06 <pow+0x196>
 800da1a:	4281      	cmp	r1, r0
 800da1c:	bf08      	it	eq
 800da1e:	429a      	cmpeq	r2, r3
 800da20:	d171      	bne.n	800db06 <pow+0x196>
 800da22:	4aca      	ldr	r2, [pc, #808]	; (800dd4c <pow+0x3dc>)
 800da24:	4294      	cmp	r4, r2
 800da26:	bf08      	it	eq
 800da28:	429d      	cmpeq	r5, r3
 800da2a:	d0dd      	beq.n	800d9e8 <pow+0x78>
 800da2c:	4294      	cmp	r4, r2
 800da2e:	ea6f 0a0a 	mvn.w	sl, sl
 800da32:	bf34      	ite	cc
 800da34:	2400      	movcc	r4, #0
 800da36:	2401      	movcs	r4, #1
 800da38:	ea4f 7ada 	mov.w	sl, sl, lsr #31
 800da3c:	4554      	cmp	r4, sl
 800da3e:	f040 81dc 	bne.w	800ddfa <pow+0x48a>
 800da42:	ee21 0b01 	vmul.f64	d0, d1, d1
 800da46:	b007      	add	sp, #28
 800da48:	ecbd 8b0a 	vpop	{d8-d12}
 800da4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da50:	196f      	adds	r7, r5, r5
 800da52:	eb44 0904 	adc.w	r9, r4, r4
 800da56:	1e7a      	subs	r2, r7, #1
 800da58:	f169 0300 	sbc.w	r3, r9, #0
 800da5c:	4593      	cmp	fp, r2
 800da5e:	eb7e 0303 	sbcs.w	r3, lr, r3
 800da62:	d225      	bcs.n	800dab0 <pow+0x140>
 800da64:	ee20 0b00 	vmul.f64	d0, d0, d0
 800da68:	2c00      	cmp	r4, #0
 800da6a:	da13      	bge.n	800da94 <pow+0x124>
 800da6c:	4651      	mov	r1, sl
 800da6e:	f7ff ff4b 	bl	800d908 <checkint>
 800da72:	2801      	cmp	r0, #1
 800da74:	d10e      	bne.n	800da94 <pow+0x124>
 800da76:	eeb1 0b40 	vneg.f64	d0, d0
 800da7a:	ea57 0909 	orrs.w	r9, r7, r9
 800da7e:	d10b      	bne.n	800da98 <pow+0x128>
 800da80:	f1ba 0f00 	cmp.w	sl, #0
 800da84:	dadf      	bge.n	800da46 <pow+0xd6>
 800da86:	b007      	add	sp, #28
 800da88:	ecbd 8b0a 	vpop	{d8-d12}
 800da8c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da90:	f7ff bef6 	b.w	800d880 <__math_divzero>
 800da94:	2000      	movs	r0, #0
 800da96:	e7f0      	b.n	800da7a <pow+0x10a>
 800da98:	f1ba 0f00 	cmp.w	sl, #0
 800da9c:	dad3      	bge.n	800da46 <pow+0xd6>
 800da9e:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800daa2:	ee86 7b00 	vdiv.f64	d7, d6, d0
 800daa6:	ed8d 7b00 	vstr	d7, [sp]
 800daaa:	ed9d 0b00 	vldr	d0, [sp]
 800daae:	e7ca      	b.n	800da46 <pow+0xd6>
 800dab0:	2c00      	cmp	r4, #0
 800dab2:	da2b      	bge.n	800db0c <pow+0x19c>
 800dab4:	4651      	mov	r1, sl
 800dab6:	f7ff ff27 	bl	800d908 <checkint>
 800daba:	b930      	cbnz	r0, 800daca <pow+0x15a>
 800dabc:	b007      	add	sp, #28
 800dabe:	ecbd 8b0a 	vpop	{d8-d12}
 800dac2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dac6:	f7ff bef3 	b.w	800d8b0 <__math_invalid>
 800daca:	1e41      	subs	r1, r0, #1
 800dacc:	4248      	negs	r0, r1
 800dace:	4148      	adcs	r0, r1
 800dad0:	0480      	lsls	r0, r0, #18
 800dad2:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800dad6:	f3c8 0c0a 	ubfx	ip, r8, #0, #11
 800dada:	f3c6 020a 	ubfx	r2, r6, #0, #11
 800dade:	f2a2 33be 	subw	r3, r2, #958	; 0x3be
 800dae2:	2b7f      	cmp	r3, #127	; 0x7f
 800dae4:	d92d      	bls.n	800db42 <pow+0x1d2>
 800dae6:	4b96      	ldr	r3, [pc, #600]	; (800dd40 <pow+0x3d0>)
 800dae8:	2000      	movs	r0, #0
 800daea:	429c      	cmp	r4, r3
 800daec:	bf08      	it	eq
 800daee:	4285      	cmpeq	r5, r0
 800daf0:	f43f af7a 	beq.w	800d9e8 <pow+0x78>
 800daf4:	f240 31bd 	movw	r1, #957	; 0x3bd
 800daf8:	428a      	cmp	r2, r1
 800dafa:	d80c      	bhi.n	800db16 <pow+0x1a6>
 800dafc:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800db00:	42a8      	cmp	r0, r5
 800db02:	41a3      	sbcs	r3, r4
 800db04:	d204      	bcs.n	800db10 <pow+0x1a0>
 800db06:	ee31 0b00 	vadd.f64	d0, d1, d0
 800db0a:	e79c      	b.n	800da46 <pow+0xd6>
 800db0c:	2000      	movs	r0, #0
 800db0e:	e7e4      	b.n	800dada <pow+0x16a>
 800db10:	ee30 0b41 	vsub.f64	d0, d0, d1
 800db14:	e797      	b.n	800da46 <pow+0xd6>
 800db16:	2d01      	cmp	r5, #1
 800db18:	eb74 0303 	sbcs.w	r3, r4, r3
 800db1c:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800db20:	bf34      	ite	cc
 800db22:	2301      	movcc	r3, #1
 800db24:	2300      	movcs	r3, #0
 800db26:	4296      	cmp	r6, r2
 800db28:	bf8c      	ite	hi
 800db2a:	2600      	movhi	r6, #0
 800db2c:	2601      	movls	r6, #1
 800db2e:	42b3      	cmp	r3, r6
 800db30:	f000 809b 	beq.w	800dc6a <pow+0x2fa>
 800db34:	b007      	add	sp, #28
 800db36:	ecbd 8b0a 	vpop	{d8-d12}
 800db3a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db3e:	f7ff be97 	b.w	800d870 <__math_oflow>
 800db42:	f1bc 0f00 	cmp.w	ip, #0
 800db46:	d10b      	bne.n	800db60 <pow+0x1f0>
 800db48:	ed9f 7b79 	vldr	d7, [pc, #484]	; 800dd30 <pow+0x3c0>
 800db4c:	ee20 7b07 	vmul.f64	d7, d0, d7
 800db50:	ec53 2b17 	vmov	r2, r3, d7
 800db54:	ee17 5a10 	vmov	r5, s14
 800db58:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 800db5c:	f1a4 7450 	sub.w	r4, r4, #54525952	; 0x3400000
 800db60:	4b7b      	ldr	r3, [pc, #492]	; (800dd50 <pow+0x3e0>)
 800db62:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 800db66:	4423      	add	r3, r4
 800db68:	f3c3 3246 	ubfx	r2, r3, #13, #7
 800db6c:	1519      	asrs	r1, r3, #20
 800db6e:	0d1b      	lsrs	r3, r3, #20
 800db70:	051b      	lsls	r3, r3, #20
 800db72:	1ae7      	subs	r7, r4, r3
 800db74:	4b77      	ldr	r3, [pc, #476]	; (800dd54 <pow+0x3e4>)
 800db76:	ee03 1a10 	vmov	s6, r1
 800db7a:	eb03 1142 	add.w	r1, r3, r2, lsl #5
 800db7e:	1e2e      	subs	r6, r5, #0
 800db80:	ed91 7b12 	vldr	d7, [r1, #72]	; 0x48
 800db84:	ec47 6b15 	vmov	d5, r6, r7
 800db88:	ed91 2b16 	vldr	d2, [r1, #88]	; 0x58
 800db8c:	eea5 6b07 	vfma.f64	d6, d5, d7
 800db90:	ed93 7b00 	vldr	d7, [r3]
 800db94:	ed93 5b02 	vldr	d5, [r3, #8]
 800db98:	eeb8 3bc3 	vcvt.f64.s32	d3, s6
 800db9c:	eea3 2b07 	vfma.f64	d2, d3, d7
 800dba0:	ed91 7b18 	vldr	d7, [r1, #96]	; 0x60
 800dba4:	ee36 4b02 	vadd.f64	d4, d6, d2
 800dba8:	ee32 2b44 	vsub.f64	d2, d2, d4
 800dbac:	eea3 7b05 	vfma.f64	d7, d3, d5
 800dbb0:	ed93 5b04 	vldr	d5, [r3, #16]
 800dbb4:	ee32 2b06 	vadd.f64	d2, d2, d6
 800dbb8:	ee37 7b02 	vadd.f64	d7, d7, d2
 800dbbc:	ee26 5b05 	vmul.f64	d5, d6, d5
 800dbc0:	ee26 0b05 	vmul.f64	d0, d6, d5
 800dbc4:	ee34 8b00 	vadd.f64	d8, d4, d0
 800dbc8:	eeb0 9b40 	vmov.f64	d9, d0
 800dbcc:	ee34 4b48 	vsub.f64	d4, d4, d8
 800dbd0:	ee95 9b06 	vfnms.f64	d9, d5, d6
 800dbd4:	ee34 ab00 	vadd.f64	d10, d4, d0
 800dbd8:	ed93 5b06 	vldr	d5, [r3, #24]
 800dbdc:	ee26 bb00 	vmul.f64	d11, d6, d0
 800dbe0:	ee37 7b09 	vadd.f64	d7, d7, d9
 800dbe4:	ed93 4b08 	vldr	d4, [r3, #32]
 800dbe8:	ee37 7b0a 	vadd.f64	d7, d7, d10
 800dbec:	ed93 3b0c 	vldr	d3, [r3, #48]	; 0x30
 800dbf0:	eea6 5b04 	vfma.f64	d5, d6, d4
 800dbf4:	ed93 4b0a 	vldr	d4, [r3, #40]	; 0x28
 800dbf8:	ed93 cb10 	vldr	d12, [r3, #64]	; 0x40
 800dbfc:	eea6 4b03 	vfma.f64	d4, d6, d3
 800dc00:	ed93 3b0e 	vldr	d3, [r3, #56]	; 0x38
 800dc04:	eea6 3b0c 	vfma.f64	d3, d6, d12
 800dc08:	eea0 4b03 	vfma.f64	d4, d0, d3
 800dc0c:	eea0 5b04 	vfma.f64	d5, d0, d4
 800dc10:	eeab 7b05 	vfma.f64	d7, d11, d5
 800dc14:	ee38 4b07 	vadd.f64	d4, d8, d7
 800dc18:	ee21 6b04 	vmul.f64	d6, d1, d4
 800dc1c:	ee16 3a90 	vmov	r3, s13
 800dc20:	eeb0 5b46 	vmov.f64	d5, d6
 800dc24:	f3c3 560a 	ubfx	r6, r3, #20, #11
 800dc28:	f46f 7272 	mvn.w	r2, #968	; 0x3c8
 800dc2c:	18b2      	adds	r2, r6, r2
 800dc2e:	2a3e      	cmp	r2, #62	; 0x3e
 800dc30:	ee91 5b04 	vfnms.f64	d5, d1, d4
 800dc34:	ee38 8b44 	vsub.f64	d8, d8, d4
 800dc38:	ee38 8b07 	vadd.f64	d8, d8, d7
 800dc3c:	eea1 5b08 	vfma.f64	d5, d1, d8
 800dc40:	d91b      	bls.n	800dc7a <pow+0x30a>
 800dc42:	2a00      	cmp	r2, #0
 800dc44:	da0b      	bge.n	800dc5e <pow+0x2ee>
 800dc46:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800dc4a:	ee36 0b00 	vadd.f64	d0, d6, d0
 800dc4e:	2800      	cmp	r0, #0
 800dc50:	f43f aef9 	beq.w	800da46 <pow+0xd6>
 800dc54:	eeb1 0b40 	vneg.f64	d0, d0
 800dc58:	e6f5      	b.n	800da46 <pow+0xd6>
 800dc5a:	2000      	movs	r0, #0
 800dc5c:	e780      	b.n	800db60 <pow+0x1f0>
 800dc5e:	f5b6 6f81 	cmp.w	r6, #1032	; 0x408
 800dc62:	d909      	bls.n	800dc78 <pow+0x308>
 800dc64:	2b00      	cmp	r3, #0
 800dc66:	f6bf af65 	bge.w	800db34 <pow+0x1c4>
 800dc6a:	b007      	add	sp, #28
 800dc6c:	ecbd 8b0a 	vpop	{d8-d12}
 800dc70:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc74:	f7ff bdf4 	b.w	800d860 <__math_uflow>
 800dc78:	2600      	movs	r6, #0
 800dc7a:	4937      	ldr	r1, [pc, #220]	; (800dd58 <pow+0x3e8>)
 800dc7c:	ed91 4b02 	vldr	d4, [r1, #8]
 800dc80:	ed91 3b00 	vldr	d3, [r1]
 800dc84:	eeb0 7b44 	vmov.f64	d7, d4
 800dc88:	eea6 7b03 	vfma.f64	d7, d6, d3
 800dc8c:	ee17 5a10 	vmov	r5, s14
 800dc90:	ee37 7b44 	vsub.f64	d7, d7, d4
 800dc94:	ed91 4b04 	vldr	d4, [r1, #16]
 800dc98:	f005 037f 	and.w	r3, r5, #127	; 0x7f
 800dc9c:	eea7 6b04 	vfma.f64	d6, d7, d4
 800dca0:	ed91 4b06 	vldr	d4, [r1, #24]
 800dca4:	18dc      	adds	r4, r3, r3
 800dca6:	f104 030f 	add.w	r3, r4, #15
 800dcaa:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 800dcae:	eea7 6b04 	vfma.f64	d6, d7, d4
 800dcb2:	ed91 3b0a 	vldr	d3, [r1, #40]	; 0x28
 800dcb6:	ee35 5b06 	vadd.f64	d5, d5, d6
 800dcba:	ee25 6b05 	vmul.f64	d6, d5, d5
 800dcbe:	ed94 7b1c 	vldr	d7, [r4, #112]	; 0x70
 800dcc2:	ed91 4b08 	vldr	d4, [r1, #32]
 800dcc6:	ee35 7b07 	vadd.f64	d7, d5, d7
 800dcca:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
 800dcce:	eea5 4b03 	vfma.f64	d4, d5, d3
 800dcd2:	ed91 3b0e 	vldr	d3, [r1, #56]	; 0x38
 800dcd6:	eea6 7b04 	vfma.f64	d7, d6, d4
 800dcda:	ee26 6b06 	vmul.f64	d6, d6, d6
 800dcde:	ed91 4b0c 	vldr	d4, [r1, #48]	; 0x30
 800dce2:	f851 c033 	ldr.w	ip, [r1, r3, lsl #3]
 800dce6:	f8d2 e004 	ldr.w	lr, [r2, #4]
 800dcea:	eea5 4b03 	vfma.f64	d4, d5, d3
 800dcee:	1940      	adds	r0, r0, r5
 800dcf0:	2700      	movs	r7, #0
 800dcf2:	eb17 020c 	adds.w	r2, r7, ip
 800dcf6:	eb0e 3340 	add.w	r3, lr, r0, lsl #13
 800dcfa:	eea6 7b04 	vfma.f64	d7, d6, d4
 800dcfe:	2e00      	cmp	r6, #0
 800dd00:	d176      	bne.n	800ddf0 <pow+0x480>
 800dd02:	42bd      	cmp	r5, r7
 800dd04:	db2a      	blt.n	800dd5c <pow+0x3ec>
 800dd06:	f103 4140 	add.w	r1, r3, #3221225472	; 0xc0000000
 800dd0a:	f501 0170 	add.w	r1, r1, #15728640	; 0xf00000
 800dd0e:	4610      	mov	r0, r2
 800dd10:	ec41 0b10 	vmov	d0, r0, r1
 800dd14:	eea7 0b00 	vfma.f64	d0, d7, d0
 800dd18:	ed9f 7b07 	vldr	d7, [pc, #28]	; 800dd38 <pow+0x3c8>
 800dd1c:	ee20 0b07 	vmul.f64	d0, d0, d7
 800dd20:	b007      	add	sp, #28
 800dd22:	ecbd 8b0a 	vpop	{d8-d12}
 800dd26:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd2a:	f7ff bdd9 	b.w	800d8e0 <__math_check_oflow>
 800dd2e:	bf00      	nop
 800dd30:	00000000 	.word	0x00000000
 800dd34:	43300000 	.word	0x43300000
 800dd38:	00000000 	.word	0x00000000
 800dd3c:	7f000000 	.word	0x7f000000
 800dd40:	3ff00000 	.word	0x3ff00000
 800dd44:	fff00000 	.word	0xfff00000
 800dd48:	ffe00000 	.word	0xffe00000
 800dd4c:	7fe00000 	.word	0x7fe00000
 800dd50:	c0196aab 	.word	0xc0196aab
 800dd54:	0801d8d0 	.word	0x0801d8d0
 800dd58:	0801ea60 	.word	0x0801ea60
 800dd5c:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 800dd60:	f501 1100 	add.w	r1, r1, #2097152	; 0x200000
 800dd64:	4610      	mov	r0, r2
 800dd66:	ec41 0b15 	vmov	d5, r0, r1
 800dd6a:	eeb7 3b00 	vmov.f64	d3, #112	; 0x3f800000  1.0
 800dd6e:	ee27 6b05 	vmul.f64	d6, d7, d5
 800dd72:	ee35 7b06 	vadd.f64	d7, d5, d6
 800dd76:	eeb0 4bc7 	vabs.f64	d4, d7
 800dd7a:	eeb4 4bc3 	vcmpe.f64	d4, d3
 800dd7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd82:	ed9f 0b1f 	vldr	d0, [pc, #124]	; 800de00 <pow+0x490>
 800dd86:	d52a      	bpl.n	800ddde <pow+0x46e>
 800dd88:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800dd8c:	ee35 5b47 	vsub.f64	d5, d5, d7
 800dd90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd94:	ee35 5b06 	vadd.f64	d5, d5, d6
 800dd98:	eebf 4b00 	vmov.f64	d4, #240	; 0xbf800000 -1.0
 800dd9c:	bf58      	it	pl
 800dd9e:	eeb0 4b43 	vmovpl.f64	d4, d3
 800dda2:	ee37 3b04 	vadd.f64	d3, d7, d4
 800dda6:	ee34 6b43 	vsub.f64	d6, d4, d3
 800ddaa:	ee36 6b07 	vadd.f64	d6, d6, d7
 800ddae:	ee36 6b05 	vadd.f64	d6, d6, d5
 800ddb2:	ee36 6b03 	vadd.f64	d6, d6, d3
 800ddb6:	ee36 7b44 	vsub.f64	d7, d6, d4
 800ddba:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800ddbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ddc2:	d104      	bne.n	800ddce <pow+0x45e>
 800ddc4:	4632      	mov	r2, r6
 800ddc6:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800ddca:	ec43 2b17 	vmov	d7, r2, r3
 800ddce:	ed8d 0b02 	vstr	d0, [sp, #8]
 800ddd2:	ed9d 6b02 	vldr	d6, [sp, #8]
 800ddd6:	ee26 6b00 	vmul.f64	d6, d6, d0
 800ddda:	ed8d 6b04 	vstr	d6, [sp, #16]
 800ddde:	ee27 0b00 	vmul.f64	d0, d7, d0
 800dde2:	b007      	add	sp, #28
 800dde4:	ecbd 8b0a 	vpop	{d8-d12}
 800dde8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ddec:	f7ff bd6f 	b.w	800d8ce <__math_check_uflow>
 800ddf0:	ec43 2b10 	vmov	d0, r2, r3
 800ddf4:	eea7 0b00 	vfma.f64	d0, d7, d0
 800ddf8:	e625      	b.n	800da46 <pow+0xd6>
 800ddfa:	ed9f 0b03 	vldr	d0, [pc, #12]	; 800de08 <pow+0x498>
 800ddfe:	e622      	b.n	800da46 <pow+0xd6>
 800de00:	00000000 	.word	0x00000000
 800de04:	00100000 	.word	0x00100000
	...

0800de10 <expf>:
 800de10:	ee10 2a10 	vmov	r2, s0
 800de14:	f240 412a 	movw	r1, #1066	; 0x42a
 800de18:	f3c2 530a 	ubfx	r3, r2, #20, #11
 800de1c:	428b      	cmp	r3, r1
 800de1e:	b430      	push	{r4, r5}
 800de20:	eeb7 6ac0 	vcvt.f64.f32	d6, s0
 800de24:	d92a      	bls.n	800de7c <expf+0x6c>
 800de26:	f512 0f00 	cmn.w	r2, #8388608	; 0x800000
 800de2a:	d058      	beq.n	800dede <expf+0xce>
 800de2c:	f5b3 6fff 	cmp.w	r3, #2040	; 0x7f8
 800de30:	d303      	bcc.n	800de3a <expf+0x2a>
 800de32:	ee30 0a00 	vadd.f32	s0, s0, s0
 800de36:	bc30      	pop	{r4, r5}
 800de38:	4770      	bx	lr
 800de3a:	eddf 7a2a 	vldr	s15, [pc, #168]	; 800dee4 <expf+0xd4>
 800de3e:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800de42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de46:	dd03      	ble.n	800de50 <expf+0x40>
 800de48:	bc30      	pop	{r4, r5}
 800de4a:	2000      	movs	r0, #0
 800de4c:	f000 b876 	b.w	800df3c <__math_oflowf>
 800de50:	eddf 7a25 	vldr	s15, [pc, #148]	; 800dee8 <expf+0xd8>
 800de54:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800de58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de5c:	d503      	bpl.n	800de66 <expf+0x56>
 800de5e:	bc30      	pop	{r4, r5}
 800de60:	2000      	movs	r0, #0
 800de62:	f000 b85f 	b.w	800df24 <__math_uflowf>
 800de66:	eddf 7a21 	vldr	s15, [pc, #132]	; 800deec <expf+0xdc>
 800de6a:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800de6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de72:	d503      	bpl.n	800de7c <expf+0x6c>
 800de74:	bc30      	pop	{r4, r5}
 800de76:	2000      	movs	r0, #0
 800de78:	f000 b85a 	b.w	800df30 <__math_may_uflowf>
 800de7c:	4b1c      	ldr	r3, [pc, #112]	; (800def0 <expf+0xe0>)
 800de7e:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800de82:	ed93 5b4a 	vldr	d5, [r3, #296]	; 0x128
 800de86:	ed93 4b48 	vldr	d4, [r3, #288]	; 0x120
 800de8a:	eeb0 7b44 	vmov.f64	d7, d4
 800de8e:	eea5 7b06 	vfma.f64	d7, d5, d6
 800de92:	ee17 0a10 	vmov	r0, s14
 800de96:	ee37 7b44 	vsub.f64	d7, d7, d4
 800de9a:	f000 021f 	and.w	r2, r0, #31
 800de9e:	ee95 7b06 	vfnms.f64	d7, d5, d6
 800dea2:	ed93 5b4c 	vldr	d5, [r3, #304]	; 0x130
 800dea6:	ee27 4b07 	vmul.f64	d4, d7, d7
 800deaa:	ed93 6b4e 	vldr	d6, [r3, #312]	; 0x138
 800deae:	eb03 01c2 	add.w	r1, r3, r2, lsl #3
 800deb2:	eea5 6b07 	vfma.f64	d6, d5, d7
 800deb6:	f853 4032 	ldr.w	r4, [r3, r2, lsl #3]
 800deba:	684d      	ldr	r5, [r1, #4]
 800debc:	ed93 5b50 	vldr	d5, [r3, #320]	; 0x140
 800dec0:	2100      	movs	r1, #0
 800dec2:	190a      	adds	r2, r1, r4
 800dec4:	eb05 33c0 	add.w	r3, r5, r0, lsl #15
 800dec8:	eea5 0b07 	vfma.f64	d0, d5, d7
 800decc:	ec43 2b17 	vmov	d7, r2, r3
 800ded0:	eea6 0b04 	vfma.f64	d0, d6, d4
 800ded4:	ee20 0b07 	vmul.f64	d0, d0, d7
 800ded8:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800dedc:	e7ab      	b.n	800de36 <expf+0x26>
 800dede:	ed9f 0a05 	vldr	s0, [pc, #20]	; 800def4 <expf+0xe4>
 800dee2:	e7a8      	b.n	800de36 <expf+0x26>
 800dee4:	42b17217 	.word	0x42b17217
 800dee8:	c2cff1b4 	.word	0xc2cff1b4
 800deec:	c2ce8ecf 	.word	0xc2ce8ecf
 800def0:	0801e918 	.word	0x0801e918
 800def4:	00000000 	.word	0x00000000

0800def8 <with_errnof>:
 800def8:	b513      	push	{r0, r1, r4, lr}
 800defa:	4604      	mov	r4, r0
 800defc:	ed8d 0a01 	vstr	s0, [sp, #4]
 800df00:	f7fd fdd6 	bl	800bab0 <__errno>
 800df04:	ed9d 0a01 	vldr	s0, [sp, #4]
 800df08:	6004      	str	r4, [r0, #0]
 800df0a:	b002      	add	sp, #8
 800df0c:	bd10      	pop	{r4, pc}

0800df0e <xflowf>:
 800df0e:	b130      	cbz	r0, 800df1e <xflowf+0x10>
 800df10:	eef1 7a40 	vneg.f32	s15, s0
 800df14:	ee27 0a80 	vmul.f32	s0, s15, s0
 800df18:	2022      	movs	r0, #34	; 0x22
 800df1a:	f7ff bfed 	b.w	800def8 <with_errnof>
 800df1e:	eef0 7a40 	vmov.f32	s15, s0
 800df22:	e7f7      	b.n	800df14 <xflowf+0x6>

0800df24 <__math_uflowf>:
 800df24:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800df2c <__math_uflowf+0x8>
 800df28:	f7ff bff1 	b.w	800df0e <xflowf>
 800df2c:	10000000 	.word	0x10000000

0800df30 <__math_may_uflowf>:
 800df30:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800df38 <__math_may_uflowf+0x8>
 800df34:	f7ff bfeb 	b.w	800df0e <xflowf>
 800df38:	1a200000 	.word	0x1a200000

0800df3c <__math_oflowf>:
 800df3c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800df44 <__math_oflowf+0x8>
 800df40:	f7ff bfe5 	b.w	800df0e <xflowf>
 800df44:	70000000 	.word	0x70000000

0800df48 <__ieee754_sqrt>:
 800df48:	eeb1 0bc0 	vsqrt.f64	d0, d0
 800df4c:	4770      	bx	lr
	...

0800df50 <_close>:
 800df50:	4b02      	ldr	r3, [pc, #8]	; (800df5c <_close+0xc>)
 800df52:	2258      	movs	r2, #88	; 0x58
 800df54:	601a      	str	r2, [r3, #0]
 800df56:	f04f 30ff 	mov.w	r0, #4294967295
 800df5a:	4770      	bx	lr
 800df5c:	2001afa0 	.word	0x2001afa0

0800df60 <_fstat>:
 800df60:	4b02      	ldr	r3, [pc, #8]	; (800df6c <_fstat+0xc>)
 800df62:	2258      	movs	r2, #88	; 0x58
 800df64:	601a      	str	r2, [r3, #0]
 800df66:	f04f 30ff 	mov.w	r0, #4294967295
 800df6a:	4770      	bx	lr
 800df6c:	2001afa0 	.word	0x2001afa0

0800df70 <_getpid>:
 800df70:	4b02      	ldr	r3, [pc, #8]	; (800df7c <_getpid+0xc>)
 800df72:	2258      	movs	r2, #88	; 0x58
 800df74:	601a      	str	r2, [r3, #0]
 800df76:	f04f 30ff 	mov.w	r0, #4294967295
 800df7a:	4770      	bx	lr
 800df7c:	2001afa0 	.word	0x2001afa0

0800df80 <_isatty>:
 800df80:	4b02      	ldr	r3, [pc, #8]	; (800df8c <_isatty+0xc>)
 800df82:	2258      	movs	r2, #88	; 0x58
 800df84:	601a      	str	r2, [r3, #0]
 800df86:	2000      	movs	r0, #0
 800df88:	4770      	bx	lr
 800df8a:	bf00      	nop
 800df8c:	2001afa0 	.word	0x2001afa0

0800df90 <_kill>:
 800df90:	4b02      	ldr	r3, [pc, #8]	; (800df9c <_kill+0xc>)
 800df92:	2258      	movs	r2, #88	; 0x58
 800df94:	601a      	str	r2, [r3, #0]
 800df96:	f04f 30ff 	mov.w	r0, #4294967295
 800df9a:	4770      	bx	lr
 800df9c:	2001afa0 	.word	0x2001afa0

0800dfa0 <_lseek>:
 800dfa0:	4b02      	ldr	r3, [pc, #8]	; (800dfac <_lseek+0xc>)
 800dfa2:	2258      	movs	r2, #88	; 0x58
 800dfa4:	601a      	str	r2, [r3, #0]
 800dfa6:	f04f 30ff 	mov.w	r0, #4294967295
 800dfaa:	4770      	bx	lr
 800dfac:	2001afa0 	.word	0x2001afa0

0800dfb0 <_read>:
 800dfb0:	4b02      	ldr	r3, [pc, #8]	; (800dfbc <_read+0xc>)
 800dfb2:	2258      	movs	r2, #88	; 0x58
 800dfb4:	601a      	str	r2, [r3, #0]
 800dfb6:	f04f 30ff 	mov.w	r0, #4294967295
 800dfba:	4770      	bx	lr
 800dfbc:	2001afa0 	.word	0x2001afa0

0800dfc0 <_write>:
 800dfc0:	4b02      	ldr	r3, [pc, #8]	; (800dfcc <_write+0xc>)
 800dfc2:	2258      	movs	r2, #88	; 0x58
 800dfc4:	601a      	str	r2, [r3, #0]
 800dfc6:	f04f 30ff 	mov.w	r0, #4294967295
 800dfca:	4770      	bx	lr
 800dfcc:	2001afa0 	.word	0x2001afa0

0800dfd0 <_exit>:
 800dfd0:	e7fe      	b.n	800dfd0 <_exit>
	...

0800dfd4 <_init>:
 800dfd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dfd6:	bf00      	nop
 800dfd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dfda:	bc08      	pop	{r3}
 800dfdc:	469e      	mov	lr, r3
 800dfde:	4770      	bx	lr

0800dfe0 <_fini>:
 800dfe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dfe2:	bf00      	nop
 800dfe4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dfe6:	bc08      	pop	{r3}
 800dfe8:	469e      	mov	lr, r3
 800dfea:	4770      	bx	lr
