#ifndef _RXANA_SLICER_OFFSET_MSG_H_
#define _RXANA_SLICER_OFFSET_MSG_H_

// ******************************************************************************
// ------------------------------------------------------------------------------
//                               INTEL CONFIDENTIAL
// ------------------------------------------------------------------------------
//    Copyright (c) 2018 - 2024 Intel Corporation
//
//    This software and the related documents are Intel copyrighted materials,
//    and your use of them is governed by the express license under which they
//    were provided to you ("License").
//    Unless the License provides otherwise, you may not use, modify, copy, publish,
//    distribute, disclose or transmit this software or the related documents
//    without Intel's prior written permission.
//
//    This software and the related documents are provided as is, with no express or
//    implied warranties, other than those that are expressly stated in the License.
// ------------------------------------------------------------------------------
//
//    DO NOT EDIT THIS FILE !!!
//
//    This file has been automatically generated by OneSource
//
// ******************************************************************************

#ifndef __KERNEL__
#include <stdint.h>
#endif // __KERNEL__
// ******************************************* Base address macros

#define DLNK_JESD0_PHY_PMA0_RXANA_SLICER_OFFSET_GLOBAL_BASE  ( 0x06027d40 )
#define DLNK_JESD0_PHY_PMA0_RXANA_SLICER_OFFSET_Q0_BASE      ( 0x0602bd40 )
#define DLNK_JESD0_PHY_PMA0_RXANA_SLICER_OFFSET_Q1_BASE      ( 0x0602fd40 )
#define DLNK_JESD0_PHY_PMA0_RXANA_SLICER_OFFSET_Q2_BASE      ( 0x06033d40 )
#define DLNK_JESD0_PHY_PMA0_RXANA_SLICER_OFFSET_Q3_BASE      ( 0x06037d40 )
#define DLNK_JESD1_PHY_PMA0_RXANA_SLICER_OFFSET_GLOBAL_BASE  ( 0x06827d40 )
#define DLNK_JESD1_PHY_PMA0_RXANA_SLICER_OFFSET_Q0_BASE      ( 0x0682bd40 )
#define DLNK_JESD1_PHY_PMA0_RXANA_SLICER_OFFSET_Q1_BASE      ( 0x0682fd40 )
#define DLNK_JESD1_PHY_PMA0_RXANA_SLICER_OFFSET_Q2_BASE      ( 0x06833d40 )
#define DLNK_JESD1_PHY_PMA0_RXANA_SLICER_OFFSET_Q3_BASE      ( 0x06837d40 )
#define DLNK_JESD2_PHY_PMA0_RXANA_SLICER_OFFSET_GLOBAL_BASE  ( 0x07027d40 )
#define DLNK_JESD2_PHY_PMA0_RXANA_SLICER_OFFSET_Q0_BASE      ( 0x0702bd40 )
#define DLNK_JESD2_PHY_PMA0_RXANA_SLICER_OFFSET_Q1_BASE      ( 0x0702fd40 )
#define DLNK_JESD2_PHY_PMA0_RXANA_SLICER_OFFSET_Q2_BASE      ( 0x07033d40 )
#define DLNK_JESD2_PHY_PMA0_RXANA_SLICER_OFFSET_Q3_BASE      ( 0x07037d40 )
#define DLNK_JESD3_PHY_PMA0_RXANA_SLICER_OFFSET_GLOBAL_BASE  ( 0x07827d40 )
#define DLNK_JESD3_PHY_PMA0_RXANA_SLICER_OFFSET_Q0_BASE      ( 0x0782bd40 )
#define DLNK_JESD3_PHY_PMA0_RXANA_SLICER_OFFSET_Q1_BASE      ( 0x0782fd40 )
#define DLNK_JESD3_PHY_PMA0_RXANA_SLICER_OFFSET_Q2_BASE      ( 0x07833d40 )
#define DLNK_JESD3_PHY_PMA0_RXANA_SLICER_OFFSET_Q3_BASE      ( 0x07837d40 )

// ******************************************* /Base address macros


// ******************************************* Register offset macros

#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR0_0_OFFSET ( 0x00000000U )
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR0_1_OFFSET ( 0x00000004U )
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR1_0_OFFSET ( 0x00000008U )
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR1_1_OFFSET ( 0x0000000cU )
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR2_0_OFFSET ( 0x00000010U )
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR2_1_OFFSET ( 0x00000014U )
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR3_0_OFFSET ( 0x00000018U )
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR3_1_OFFSET ( 0x0000001cU )
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR0_0_OFFSET ( 0x00000020U )
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR0_1_OFFSET ( 0x00000024U )
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR1_0_OFFSET ( 0x00000028U )
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR1_1_OFFSET ( 0x0000002cU )
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR2_0_OFFSET ( 0x00000030U )
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR2_1_OFFSET ( 0x00000034U )
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR3_0_OFFSET ( 0x00000038U )
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR3_1_OFFSET ( 0x0000003cU )
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR0_0_OFFSET ( 0x00000040U )
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR0_1_OFFSET ( 0x00000044U )
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR1_0_OFFSET ( 0x00000048U )
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR1_1_OFFSET ( 0x0000004cU )
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR2_0_OFFSET ( 0x00000050U )
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR2_1_OFFSET ( 0x00000054U )
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR3_0_OFFSET ( 0x00000058U )
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR3_1_OFFSET ( 0x0000005cU )
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR0_0_OFFSET ( 0x00000060U )
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR0_1_OFFSET ( 0x00000064U )
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR1_0_OFFSET ( 0x00000068U )
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR1_1_OFFSET ( 0x0000006cU )
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR2_0_OFFSET ( 0x00000070U )
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR2_1_OFFSET ( 0x00000074U )
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR3_0_OFFSET ( 0x00000078U )
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR3_1_OFFSET ( 0x0000007cU )
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR0_0_OFFSET ( 0x00000080U )
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR0_1_OFFSET ( 0x00000084U )
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR1_0_OFFSET ( 0x00000088U )
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR1_1_OFFSET ( 0x0000008cU )
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR2_0_OFFSET ( 0x00000090U )
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR2_1_OFFSET ( 0x00000094U )
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR3_0_OFFSET ( 0x00000098U )
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR3_1_OFFSET ( 0x0000009cU )
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR0_0_OFFSET ( 0x000000a0U )
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR0_1_OFFSET ( 0x000000a4U )
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR1_0_OFFSET ( 0x000000a8U )
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR1_1_OFFSET ( 0x000000acU )
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR2_0_OFFSET ( 0x000000b0U )
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR2_1_OFFSET ( 0x000000b4U )
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR3_0_OFFSET ( 0x000000b8U )
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR3_1_OFFSET ( 0x000000bcU )
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR0_0_OFFSET ( 0x000000c0U )
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR0_1_OFFSET ( 0x000000c4U )
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR1_0_OFFSET ( 0x000000c8U )
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR1_1_OFFSET ( 0x000000ccU )
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR2_0_OFFSET ( 0x000000d0U )
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR2_1_OFFSET ( 0x000000d4U )
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR3_0_OFFSET ( 0x000000d8U )
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR3_1_OFFSET ( 0x000000dcU )
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR0_0_OFFSET ( 0x000000e0U )
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR0_1_OFFSET ( 0x000000e4U )
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR1_0_OFFSET ( 0x000000e8U )
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR1_1_OFFSET ( 0x000000ecU )
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR2_0_OFFSET ( 0x000000f0U )
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR2_1_OFFSET ( 0x000000f4U )
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR3_0_OFFSET ( 0x000000f8U )
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR3_1_OFFSET ( 0x000000fcU )
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR0_0_OFFSET ( 0x00000100U )
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR0_1_OFFSET ( 0x00000104U )
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR1_0_OFFSET ( 0x00000108U )
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR1_1_OFFSET ( 0x0000010cU )
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR2_0_OFFSET ( 0x00000110U )
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR2_1_OFFSET ( 0x00000114U )
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR3_0_OFFSET ( 0x00000118U )
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR3_1_OFFSET ( 0x0000011cU )
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR0_0_OFFSET ( 0x00000120U )
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR0_1_OFFSET ( 0x00000124U )
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR1_0_OFFSET ( 0x00000128U )
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR1_1_OFFSET ( 0x0000012cU )
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR2_0_OFFSET ( 0x00000130U )
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR2_1_OFFSET ( 0x00000134U )
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR3_0_OFFSET ( 0x00000138U )
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR3_1_OFFSET ( 0x0000013cU )
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR0_0_OFFSET ( 0x00000140U )
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR0_1_OFFSET ( 0x00000144U )
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR1_0_OFFSET ( 0x00000148U )
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR1_1_OFFSET ( 0x0000014cU )
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR2_0_OFFSET ( 0x00000150U )
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR2_1_OFFSET ( 0x00000154U )
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR3_0_OFFSET ( 0x00000158U )
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR3_1_OFFSET ( 0x0000015cU )
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR0_0_OFFSET ( 0x00000160U )
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR0_1_OFFSET ( 0x00000164U )
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR1_0_OFFSET ( 0x00000168U )
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR1_1_OFFSET ( 0x0000016cU )
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR2_0_OFFSET ( 0x00000170U )
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR2_1_OFFSET ( 0x00000174U )
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR3_0_OFFSET ( 0x00000178U )
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR3_1_OFFSET ( 0x0000017cU )
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR0_0_OFFSET ( 0x00000180U )
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR0_1_OFFSET ( 0x00000184U )
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR1_0_OFFSET ( 0x00000188U )
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR1_1_OFFSET ( 0x0000018cU )
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR2_0_OFFSET ( 0x00000190U )
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR2_1_OFFSET ( 0x00000194U )
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR3_0_OFFSET ( 0x00000198U )
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR3_1_OFFSET ( 0x0000019cU )
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR0_0_OFFSET ( 0x000001a0U )
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR0_1_OFFSET ( 0x000001a4U )
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR1_0_OFFSET ( 0x000001a8U )
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR1_1_OFFSET ( 0x000001acU )
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR2_0_OFFSET ( 0x000001b0U )
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR2_1_OFFSET ( 0x000001b4U )
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR3_0_OFFSET ( 0x000001b8U )
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR3_1_OFFSET ( 0x000001bcU )
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR0_0_OFFSET ( 0x000001c0U )
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR0_1_OFFSET ( 0x000001c4U )
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR1_0_OFFSET ( 0x000001c8U )
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR1_1_OFFSET ( 0x000001ccU )
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR2_0_OFFSET ( 0x000001d0U )
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR2_1_OFFSET ( 0x000001d4U )
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR3_0_OFFSET ( 0x000001d8U )
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR3_1_OFFSET ( 0x000001dcU )
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR0_0_OFFSET ( 0x000001e0U )
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR0_1_OFFSET ( 0x000001e4U )
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR1_0_OFFSET ( 0x000001e8U )
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR1_1_OFFSET ( 0x000001ecU )
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR2_0_OFFSET ( 0x000001f0U )
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR2_1_OFFSET ( 0x000001f4U )
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR3_0_OFFSET ( 0x000001f8U )
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR3_1_OFFSET ( 0x000001fcU )
#define RXANA_SLICER_OFFSET_MSG_CTRL_OFFSET ( 0x00000200U )

// ******************************************* /Register offset macros


// ******************************************* AddressSpace macros
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR0_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR0_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR0_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR0_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR1_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR1_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR1_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR1_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR2_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR2_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR2_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR2_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR3_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR3_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR3_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR3_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR0_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR0_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR0_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR0_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR1_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR1_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR1_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR1_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR2_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR2_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR2_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR2_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR3_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR3_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR3_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR3_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR0_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR0_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR0_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR0_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR1_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR1_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR1_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR1_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR2_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR2_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR2_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR2_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR3_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR3_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR3_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR3_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR0_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR0_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR0_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR0_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR1_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR1_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR1_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR1_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR2_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR2_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR2_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR2_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR3_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR3_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR3_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR3_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR0_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR0_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR0_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR0_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR1_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR1_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR1_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR1_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR2_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR2_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR2_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR2_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR3_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR3_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR3_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR3_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR0_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR0_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR0_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR0_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR1_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR1_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR1_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR1_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR2_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR2_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR2_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR2_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR3_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR3_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR3_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR3_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR0_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR0_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR0_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR0_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR1_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR1_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR1_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR1_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR2_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR2_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR2_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR2_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR3_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR3_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR3_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR3_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR0_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR0_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR0_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR0_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR1_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR1_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR1_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR1_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR2_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR2_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR2_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR2_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR3_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR3_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR3_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR3_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR0_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR0_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR0_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR0_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR1_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR1_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR1_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR1_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR2_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR2_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR2_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR2_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR3_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR3_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR3_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR3_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR0_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR0_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR0_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR0_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR1_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR1_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR1_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR1_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR2_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR2_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR2_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR2_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR3_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR3_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR3_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR3_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR0_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR0_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR0_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR0_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR1_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR1_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR1_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR1_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR2_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR2_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR2_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR2_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR3_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR3_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR3_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR3_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR0_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR0_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR0_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR0_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR1_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR1_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR1_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR1_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR2_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR2_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR2_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR2_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR3_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR3_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR3_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR3_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR0_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR0_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR0_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR0_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR1_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR1_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR1_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR1_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR2_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR2_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR2_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR2_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR3_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR3_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR3_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR3_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR0_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR0_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR0_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR0_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR1_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR1_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR1_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR1_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR2_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR2_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR2_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR2_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR3_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR3_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR3_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR3_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR0_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR0_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR0_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR0_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR1_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR1_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR1_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR1_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR2_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR2_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR2_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR2_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR3_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR3_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR3_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR3_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR0_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR0_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR0_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR0_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR1_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR1_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR1_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR1_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR2_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR2_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR2_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR2_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR3_0_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR3_0_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR3_1_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR3_1_OFFSET ) ))
#define RXANA_SLICER_OFFSET_MSG_CTRL_ADR(_BASE) (( ( _BASE ) + ( RXANA_SLICER_OFFSET_MSG_CTRL_OFFSET ) ))

// ******************************************* /Address Space

//************************************************ RegisterStructs


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q0_QRT0_SAR0_0 register description at address offset 0x0
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q0_qrt0_sar0_0
  * rxslicer_ofc_q0_qrt0_sar0_0
  */

typedef union {
  struct {
    uint32_t OFC_Q0_QRT0_SAR0_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q0_QRT0_SAR0_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q0_QRT0_SAR0_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q0_qrt0_sar0_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR0_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR0_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR0_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR0_0_OFC_Q0_QRT0_SAR0_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR0_0_OFC_Q0_QRT0_SAR0_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR0_0_OFC_Q0_QRT0_SAR0_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR0_0_OFC_Q0_QRT0_SAR0_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR0_0_OFC_Q0_QRT0_SAR0_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR0_0_OFC_Q0_QRT0_SAR0_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR0_0_OFC_Q0_QRT0_SAR0_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR0_0_OFC_Q0_QRT0_SAR0_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR0_0_OFC_Q0_QRT0_SAR0_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR0_0_OFC_Q0_QRT0_SAR0_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR0_0_OFC_Q0_QRT0_SAR0_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR0_0_OFC_Q0_QRT0_SAR0_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q0_QRT0_SAR0_1 register description at address offset 0x4
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q0_qrt0_sar0_1
  * rxslicer_ofc_q0_qrt0_sar0_1
  */

typedef union {
  struct {
    uint32_t OFC_Q0_QRT0_SAR0_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q0_QRT0_SAR0_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q0_QRT0_SAR0_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q0_qrt0_sar0_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR0_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR0_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR0_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR0_1_OFC_Q0_QRT0_SAR0_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR0_1_OFC_Q0_QRT0_SAR0_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR0_1_OFC_Q0_QRT0_SAR0_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR0_1_OFC_Q0_QRT0_SAR0_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR0_1_OFC_Q0_QRT0_SAR0_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR0_1_OFC_Q0_QRT0_SAR0_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR0_1_OFC_Q0_QRT0_SAR0_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR0_1_OFC_Q0_QRT0_SAR0_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR0_1_OFC_Q0_QRT0_SAR0_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR0_1_OFC_Q0_QRT0_SAR0_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR0_1_OFC_Q0_QRT0_SAR0_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR0_1_OFC_Q0_QRT0_SAR0_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q0_QRT0_SAR1_0 register description at address offset 0x8
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q0_qrt0_sar1_0
  * rxslicer_ofc_q0_qrt0_sar1_0
  */

typedef union {
  struct {
    uint32_t OFC_Q0_QRT0_SAR1_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q0_QRT0_SAR1_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q0_QRT0_SAR1_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q0_qrt0_sar1_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR1_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR1_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR1_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR1_0_OFC_Q0_QRT0_SAR1_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR1_0_OFC_Q0_QRT0_SAR1_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR1_0_OFC_Q0_QRT0_SAR1_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR1_0_OFC_Q0_QRT0_SAR1_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR1_0_OFC_Q0_QRT0_SAR1_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR1_0_OFC_Q0_QRT0_SAR1_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR1_0_OFC_Q0_QRT0_SAR1_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR1_0_OFC_Q0_QRT0_SAR1_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR1_0_OFC_Q0_QRT0_SAR1_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR1_0_OFC_Q0_QRT0_SAR1_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR1_0_OFC_Q0_QRT0_SAR1_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR1_0_OFC_Q0_QRT0_SAR1_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q0_QRT0_SAR1_1 register description at address offset 0xc
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q0_qrt0_sar1_1
  * rxslicer_ofc_q0_qrt0_sar1_1
  */

typedef union {
  struct {
    uint32_t OFC_Q0_QRT0_SAR1_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q0_QRT0_SAR1_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q0_QRT0_SAR1_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q0_qrt0_sar1_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR1_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR1_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR1_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR1_1_OFC_Q0_QRT0_SAR1_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR1_1_OFC_Q0_QRT0_SAR1_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR1_1_OFC_Q0_QRT0_SAR1_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR1_1_OFC_Q0_QRT0_SAR1_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR1_1_OFC_Q0_QRT0_SAR1_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR1_1_OFC_Q0_QRT0_SAR1_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR1_1_OFC_Q0_QRT0_SAR1_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR1_1_OFC_Q0_QRT0_SAR1_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR1_1_OFC_Q0_QRT0_SAR1_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR1_1_OFC_Q0_QRT0_SAR1_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR1_1_OFC_Q0_QRT0_SAR1_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR1_1_OFC_Q0_QRT0_SAR1_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q0_QRT0_SAR2_0 register description at address offset 0x10
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q0_qrt0_sar2_0
  * rxslicer_ofc_q0_qrt0_sar2_0
  */

typedef union {
  struct {
    uint32_t OFC_Q0_QRT0_SAR2_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q0_QRT0_SAR2_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q0_QRT0_SAR2_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q0_qrt0_sar2_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR2_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR2_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR2_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR2_0_OFC_Q0_QRT0_SAR2_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR2_0_OFC_Q0_QRT0_SAR2_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR2_0_OFC_Q0_QRT0_SAR2_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR2_0_OFC_Q0_QRT0_SAR2_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR2_0_OFC_Q0_QRT0_SAR2_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR2_0_OFC_Q0_QRT0_SAR2_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR2_0_OFC_Q0_QRT0_SAR2_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR2_0_OFC_Q0_QRT0_SAR2_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR2_0_OFC_Q0_QRT0_SAR2_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR2_0_OFC_Q0_QRT0_SAR2_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR2_0_OFC_Q0_QRT0_SAR2_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR2_0_OFC_Q0_QRT0_SAR2_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q0_QRT0_SAR2_1 register description at address offset 0x14
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q0_qrt0_sar2_1
  * rxslicer_ofc_q0_qrt0_sar2_1
  */

typedef union {
  struct {
    uint32_t OFC_Q0_QRT0_SAR2_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q0_QRT0_SAR2_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q0_QRT0_SAR2_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q0_qrt0_sar2_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR2_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR2_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR2_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR2_1_OFC_Q0_QRT0_SAR2_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR2_1_OFC_Q0_QRT0_SAR2_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR2_1_OFC_Q0_QRT0_SAR2_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR2_1_OFC_Q0_QRT0_SAR2_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR2_1_OFC_Q0_QRT0_SAR2_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR2_1_OFC_Q0_QRT0_SAR2_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR2_1_OFC_Q0_QRT0_SAR2_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR2_1_OFC_Q0_QRT0_SAR2_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR2_1_OFC_Q0_QRT0_SAR2_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR2_1_OFC_Q0_QRT0_SAR2_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR2_1_OFC_Q0_QRT0_SAR2_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR2_1_OFC_Q0_QRT0_SAR2_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q0_QRT0_SAR3_0 register description at address offset 0x18
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q0_qrt0_sar3_0
  * rxslicer_ofc_q0_qrt0_sar3_0
  */

typedef union {
  struct {
    uint32_t OFC_Q0_QRT0_SAR3_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q0_QRT0_SAR3_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q0_QRT0_SAR3_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q0_qrt0_sar3_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR3_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR3_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR3_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR3_0_OFC_Q0_QRT0_SAR3_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR3_0_OFC_Q0_QRT0_SAR3_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR3_0_OFC_Q0_QRT0_SAR3_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR3_0_OFC_Q0_QRT0_SAR3_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR3_0_OFC_Q0_QRT0_SAR3_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR3_0_OFC_Q0_QRT0_SAR3_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR3_0_OFC_Q0_QRT0_SAR3_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR3_0_OFC_Q0_QRT0_SAR3_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR3_0_OFC_Q0_QRT0_SAR3_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR3_0_OFC_Q0_QRT0_SAR3_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR3_0_OFC_Q0_QRT0_SAR3_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR3_0_OFC_Q0_QRT0_SAR3_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q0_QRT0_SAR3_1 register description at address offset 0x1c
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q0_qrt0_sar3_1
  * rxslicer_ofc_q0_qrt0_sar3_1
  */

typedef union {
  struct {
    uint32_t OFC_Q0_QRT0_SAR3_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q0_QRT0_SAR3_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q0_QRT0_SAR3_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q0_qrt0_sar3_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR3_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR3_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR3_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR3_1_OFC_Q0_QRT0_SAR3_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR3_1_OFC_Q0_QRT0_SAR3_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR3_1_OFC_Q0_QRT0_SAR3_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR3_1_OFC_Q0_QRT0_SAR3_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR3_1_OFC_Q0_QRT0_SAR3_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR3_1_OFC_Q0_QRT0_SAR3_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR3_1_OFC_Q0_QRT0_SAR3_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR3_1_OFC_Q0_QRT0_SAR3_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR3_1_OFC_Q0_QRT0_SAR3_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR3_1_OFC_Q0_QRT0_SAR3_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR3_1_OFC_Q0_QRT0_SAR3_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR3_1_OFC_Q0_QRT0_SAR3_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q0_QRT1_SAR0_0 register description at address offset 0x20
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q0_qrt1_sar0_0
  * rxslicer_ofc_q0_qrt1_sar0_0
  */

typedef union {
  struct {
    uint32_t OFC_Q0_QRT1_SAR0_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q0_QRT1_SAR0_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q0_QRT1_SAR0_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q0_qrt1_sar0_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR0_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR0_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR0_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR0_0_OFC_Q0_QRT1_SAR0_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR0_0_OFC_Q0_QRT1_SAR0_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR0_0_OFC_Q0_QRT1_SAR0_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR0_0_OFC_Q0_QRT1_SAR0_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR0_0_OFC_Q0_QRT1_SAR0_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR0_0_OFC_Q0_QRT1_SAR0_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR0_0_OFC_Q0_QRT1_SAR0_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR0_0_OFC_Q0_QRT1_SAR0_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR0_0_OFC_Q0_QRT1_SAR0_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR0_0_OFC_Q0_QRT1_SAR0_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR0_0_OFC_Q0_QRT1_SAR0_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR0_0_OFC_Q0_QRT1_SAR0_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q0_QRT1_SAR0_1 register description at address offset 0x24
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q0_qrt1_sar0_1
  * rxslicer_ofc_q0_qrt1_sar0_1
  */

typedef union {
  struct {
    uint32_t OFC_Q0_QRT1_SAR0_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q0_QRT1_SAR0_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q0_QRT1_SAR0_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q0_qrt1_sar0_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR0_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR0_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR0_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR0_1_OFC_Q0_QRT1_SAR0_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR0_1_OFC_Q0_QRT1_SAR0_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR0_1_OFC_Q0_QRT1_SAR0_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR0_1_OFC_Q0_QRT1_SAR0_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR0_1_OFC_Q0_QRT1_SAR0_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR0_1_OFC_Q0_QRT1_SAR0_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR0_1_OFC_Q0_QRT1_SAR0_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR0_1_OFC_Q0_QRT1_SAR0_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR0_1_OFC_Q0_QRT1_SAR0_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR0_1_OFC_Q0_QRT1_SAR0_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR0_1_OFC_Q0_QRT1_SAR0_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR0_1_OFC_Q0_QRT1_SAR0_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q0_QRT1_SAR1_0 register description at address offset 0x28
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q0_qrt1_sar1_0
  * rxslicer_ofc_q0_qrt1_sar1_0
  */

typedef union {
  struct {
    uint32_t OFC_Q0_QRT1_SAR1_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q0_QRT1_SAR1_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q0_QRT1_SAR1_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q0_qrt1_sar1_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR1_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR1_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR1_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR1_0_OFC_Q0_QRT1_SAR1_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR1_0_OFC_Q0_QRT1_SAR1_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR1_0_OFC_Q0_QRT1_SAR1_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR1_0_OFC_Q0_QRT1_SAR1_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR1_0_OFC_Q0_QRT1_SAR1_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR1_0_OFC_Q0_QRT1_SAR1_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR1_0_OFC_Q0_QRT1_SAR1_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR1_0_OFC_Q0_QRT1_SAR1_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR1_0_OFC_Q0_QRT1_SAR1_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR1_0_OFC_Q0_QRT1_SAR1_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR1_0_OFC_Q0_QRT1_SAR1_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR1_0_OFC_Q0_QRT1_SAR1_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q0_QRT1_SAR1_1 register description at address offset 0x2c
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q0_qrt1_sar1_1
  * rxslicer_ofc_q0_qrt1_sar1_1
  */

typedef union {
  struct {
    uint32_t OFC_Q0_QRT1_SAR1_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q0_QRT1_SAR1_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q0_QRT1_SAR1_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q0_qrt1_sar1_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR1_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR1_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR1_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR1_1_OFC_Q0_QRT1_SAR1_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR1_1_OFC_Q0_QRT1_SAR1_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR1_1_OFC_Q0_QRT1_SAR1_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR1_1_OFC_Q0_QRT1_SAR1_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR1_1_OFC_Q0_QRT1_SAR1_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR1_1_OFC_Q0_QRT1_SAR1_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR1_1_OFC_Q0_QRT1_SAR1_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR1_1_OFC_Q0_QRT1_SAR1_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR1_1_OFC_Q0_QRT1_SAR1_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR1_1_OFC_Q0_QRT1_SAR1_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR1_1_OFC_Q0_QRT1_SAR1_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR1_1_OFC_Q0_QRT1_SAR1_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q0_QRT1_SAR2_0 register description at address offset 0x30
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q0_qrt1_sar2_0
  * rxslicer_ofc_q0_qrt1_sar2_0
  */

typedef union {
  struct {
    uint32_t OFC_Q0_QRT1_SAR2_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q0_QRT1_SAR2_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q0_QRT1_SAR2_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q0_qrt1_sar2_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR2_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR2_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR2_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR2_0_OFC_Q0_QRT1_SAR2_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR2_0_OFC_Q0_QRT1_SAR2_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR2_0_OFC_Q0_QRT1_SAR2_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR2_0_OFC_Q0_QRT1_SAR2_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR2_0_OFC_Q0_QRT1_SAR2_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR2_0_OFC_Q0_QRT1_SAR2_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR2_0_OFC_Q0_QRT1_SAR2_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR2_0_OFC_Q0_QRT1_SAR2_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR2_0_OFC_Q0_QRT1_SAR2_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR2_0_OFC_Q0_QRT1_SAR2_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR2_0_OFC_Q0_QRT1_SAR2_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR2_0_OFC_Q0_QRT1_SAR2_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q0_QRT1_SAR2_1 register description at address offset 0x34
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q0_qrt1_sar2_1
  * rxslicer_ofc_q0_qrt1_sar2_1
  */

typedef union {
  struct {
    uint32_t OFC_Q0_QRT1_SAR2_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q0_QRT1_SAR2_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q0_QRT1_SAR2_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q0_qrt1_sar2_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR2_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR2_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR2_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR2_1_OFC_Q0_QRT1_SAR2_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR2_1_OFC_Q0_QRT1_SAR2_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR2_1_OFC_Q0_QRT1_SAR2_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR2_1_OFC_Q0_QRT1_SAR2_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR2_1_OFC_Q0_QRT1_SAR2_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR2_1_OFC_Q0_QRT1_SAR2_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR2_1_OFC_Q0_QRT1_SAR2_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR2_1_OFC_Q0_QRT1_SAR2_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR2_1_OFC_Q0_QRT1_SAR2_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR2_1_OFC_Q0_QRT1_SAR2_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR2_1_OFC_Q0_QRT1_SAR2_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR2_1_OFC_Q0_QRT1_SAR2_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q0_QRT1_SAR3_0 register description at address offset 0x38
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q0_qrt1_sar3_0
  * rxslicer_ofc_q0_qrt1_sar3_0
  */

typedef union {
  struct {
    uint32_t OFC_Q0_QRT1_SAR3_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q0_QRT1_SAR3_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q0_QRT1_SAR3_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q0_qrt1_sar3_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR3_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR3_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR3_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR3_0_OFC_Q0_QRT1_SAR3_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR3_0_OFC_Q0_QRT1_SAR3_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR3_0_OFC_Q0_QRT1_SAR3_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR3_0_OFC_Q0_QRT1_SAR3_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR3_0_OFC_Q0_QRT1_SAR3_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR3_0_OFC_Q0_QRT1_SAR3_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR3_0_OFC_Q0_QRT1_SAR3_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR3_0_OFC_Q0_QRT1_SAR3_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR3_0_OFC_Q0_QRT1_SAR3_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR3_0_OFC_Q0_QRT1_SAR3_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR3_0_OFC_Q0_QRT1_SAR3_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR3_0_OFC_Q0_QRT1_SAR3_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q0_QRT1_SAR3_1 register description at address offset 0x3c
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q0_qrt1_sar3_1
  * rxslicer_ofc_q0_qrt1_sar3_1
  */

typedef union {
  struct {
    uint32_t OFC_Q0_QRT1_SAR3_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q0_QRT1_SAR3_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q0_QRT1_SAR3_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q0_qrt1_sar3_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR3_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR3_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR3_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR3_1_OFC_Q0_QRT1_SAR3_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR3_1_OFC_Q0_QRT1_SAR3_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR3_1_OFC_Q0_QRT1_SAR3_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR3_1_OFC_Q0_QRT1_SAR3_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR3_1_OFC_Q0_QRT1_SAR3_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR3_1_OFC_Q0_QRT1_SAR3_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR3_1_OFC_Q0_QRT1_SAR3_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR3_1_OFC_Q0_QRT1_SAR3_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR3_1_OFC_Q0_QRT1_SAR3_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR3_1_OFC_Q0_QRT1_SAR3_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR3_1_OFC_Q0_QRT1_SAR3_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR3_1_OFC_Q0_QRT1_SAR3_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q0_QRT2_SAR0_0 register description at address offset 0x40
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q0_qrt2_sar0_0
  * rxslicer_ofc_q0_qrt2_sar0_0
  */

typedef union {
  struct {
    uint32_t OFC_Q0_QRT2_SAR0_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q0_QRT2_SAR0_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q0_QRT2_SAR0_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q0_qrt2_sar0_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR0_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR0_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR0_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR0_0_OFC_Q0_QRT2_SAR0_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR0_0_OFC_Q0_QRT2_SAR0_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR0_0_OFC_Q0_QRT2_SAR0_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR0_0_OFC_Q0_QRT2_SAR0_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR0_0_OFC_Q0_QRT2_SAR0_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR0_0_OFC_Q0_QRT2_SAR0_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR0_0_OFC_Q0_QRT2_SAR0_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR0_0_OFC_Q0_QRT2_SAR0_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR0_0_OFC_Q0_QRT2_SAR0_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR0_0_OFC_Q0_QRT2_SAR0_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR0_0_OFC_Q0_QRT2_SAR0_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR0_0_OFC_Q0_QRT2_SAR0_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q0_QRT2_SAR0_1 register description at address offset 0x44
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q0_qrt2_sar0_1
  * rxslicer_ofc_q0_qrt2_sar0_1
  */

typedef union {
  struct {
    uint32_t OFC_Q0_QRT2_SAR0_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q0_QRT2_SAR0_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q0_QRT2_SAR0_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q0_qrt2_sar0_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR0_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR0_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR0_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR0_1_OFC_Q0_QRT2_SAR0_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR0_1_OFC_Q0_QRT2_SAR0_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR0_1_OFC_Q0_QRT2_SAR0_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR0_1_OFC_Q0_QRT2_SAR0_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR0_1_OFC_Q0_QRT2_SAR0_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR0_1_OFC_Q0_QRT2_SAR0_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR0_1_OFC_Q0_QRT2_SAR0_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR0_1_OFC_Q0_QRT2_SAR0_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR0_1_OFC_Q0_QRT2_SAR0_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR0_1_OFC_Q0_QRT2_SAR0_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR0_1_OFC_Q0_QRT2_SAR0_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR0_1_OFC_Q0_QRT2_SAR0_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q0_QRT2_SAR1_0 register description at address offset 0x48
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q0_qrt2_sar1_0
  * rxslicer_ofc_q0_qrt2_sar1_0
  */

typedef union {
  struct {
    uint32_t OFC_Q0_QRT2_SAR1_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q0_QRT2_SAR1_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q0_QRT2_SAR1_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q0_qrt2_sar1_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR1_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR1_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR1_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR1_0_OFC_Q0_QRT2_SAR1_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR1_0_OFC_Q0_QRT2_SAR1_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR1_0_OFC_Q0_QRT2_SAR1_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR1_0_OFC_Q0_QRT2_SAR1_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR1_0_OFC_Q0_QRT2_SAR1_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR1_0_OFC_Q0_QRT2_SAR1_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR1_0_OFC_Q0_QRT2_SAR1_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR1_0_OFC_Q0_QRT2_SAR1_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR1_0_OFC_Q0_QRT2_SAR1_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR1_0_OFC_Q0_QRT2_SAR1_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR1_0_OFC_Q0_QRT2_SAR1_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR1_0_OFC_Q0_QRT2_SAR1_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q0_QRT2_SAR1_1 register description at address offset 0x4c
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q0_qrt2_sar1_1
  * rxslicer_ofc_q0_qrt2_sar1_1
  */

typedef union {
  struct {
    uint32_t OFC_Q0_QRT2_SAR1_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q0_QRT2_SAR1_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q0_QRT2_SAR1_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q0_qrt2_sar1_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR1_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR1_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR1_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR1_1_OFC_Q0_QRT2_SAR1_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR1_1_OFC_Q0_QRT2_SAR1_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR1_1_OFC_Q0_QRT2_SAR1_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR1_1_OFC_Q0_QRT2_SAR1_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR1_1_OFC_Q0_QRT2_SAR1_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR1_1_OFC_Q0_QRT2_SAR1_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR1_1_OFC_Q0_QRT2_SAR1_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR1_1_OFC_Q0_QRT2_SAR1_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR1_1_OFC_Q0_QRT2_SAR1_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR1_1_OFC_Q0_QRT2_SAR1_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR1_1_OFC_Q0_QRT2_SAR1_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR1_1_OFC_Q0_QRT2_SAR1_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q0_QRT2_SAR2_0 register description at address offset 0x50
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q0_qrt2_sar2_0
  * rxslicer_ofc_q0_qrt2_sar2_0
  */

typedef union {
  struct {
    uint32_t OFC_Q0_QRT2_SAR2_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q0_QRT2_SAR2_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q0_QRT2_SAR2_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q0_qrt2_sar2_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR2_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR2_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR2_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR2_0_OFC_Q0_QRT2_SAR2_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR2_0_OFC_Q0_QRT2_SAR2_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR2_0_OFC_Q0_QRT2_SAR2_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR2_0_OFC_Q0_QRT2_SAR2_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR2_0_OFC_Q0_QRT2_SAR2_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR2_0_OFC_Q0_QRT2_SAR2_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR2_0_OFC_Q0_QRT2_SAR2_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR2_0_OFC_Q0_QRT2_SAR2_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR2_0_OFC_Q0_QRT2_SAR2_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR2_0_OFC_Q0_QRT2_SAR2_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR2_0_OFC_Q0_QRT2_SAR2_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR2_0_OFC_Q0_QRT2_SAR2_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q0_QRT2_SAR2_1 register description at address offset 0x54
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q0_qrt2_sar2_1
  * rxslicer_ofc_q0_qrt2_sar2_1
  */

typedef union {
  struct {
    uint32_t OFC_Q0_QRT2_SAR2_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q0_QRT2_SAR2_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q0_QRT2_SAR2_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q0_qrt2_sar2_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR2_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR2_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR2_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR2_1_OFC_Q0_QRT2_SAR2_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR2_1_OFC_Q0_QRT2_SAR2_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR2_1_OFC_Q0_QRT2_SAR2_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR2_1_OFC_Q0_QRT2_SAR2_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR2_1_OFC_Q0_QRT2_SAR2_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR2_1_OFC_Q0_QRT2_SAR2_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR2_1_OFC_Q0_QRT2_SAR2_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR2_1_OFC_Q0_QRT2_SAR2_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR2_1_OFC_Q0_QRT2_SAR2_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR2_1_OFC_Q0_QRT2_SAR2_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR2_1_OFC_Q0_QRT2_SAR2_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR2_1_OFC_Q0_QRT2_SAR2_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q0_QRT2_SAR3_0 register description at address offset 0x58
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q0_qrt2_sar3_0
  * rxslicer_ofc_q0_qrt2_sar3_0
  */

typedef union {
  struct {
    uint32_t OFC_Q0_QRT2_SAR3_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q0_QRT2_SAR3_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q0_QRT2_SAR3_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q0_qrt2_sar3_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR3_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR3_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR3_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR3_0_OFC_Q0_QRT2_SAR3_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR3_0_OFC_Q0_QRT2_SAR3_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR3_0_OFC_Q0_QRT2_SAR3_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR3_0_OFC_Q0_QRT2_SAR3_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR3_0_OFC_Q0_QRT2_SAR3_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR3_0_OFC_Q0_QRT2_SAR3_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR3_0_OFC_Q0_QRT2_SAR3_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR3_0_OFC_Q0_QRT2_SAR3_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR3_0_OFC_Q0_QRT2_SAR3_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR3_0_OFC_Q0_QRT2_SAR3_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR3_0_OFC_Q0_QRT2_SAR3_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR3_0_OFC_Q0_QRT2_SAR3_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q0_QRT2_SAR3_1 register description at address offset 0x5c
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q0_qrt2_sar3_1
  * rxslicer_ofc_q0_qrt2_sar3_1
  */

typedef union {
  struct {
    uint32_t OFC_Q0_QRT2_SAR3_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q0_QRT2_SAR3_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q0_QRT2_SAR3_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q0_qrt2_sar3_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR3_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR3_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR3_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR3_1_OFC_Q0_QRT2_SAR3_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR3_1_OFC_Q0_QRT2_SAR3_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR3_1_OFC_Q0_QRT2_SAR3_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR3_1_OFC_Q0_QRT2_SAR3_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR3_1_OFC_Q0_QRT2_SAR3_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR3_1_OFC_Q0_QRT2_SAR3_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR3_1_OFC_Q0_QRT2_SAR3_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR3_1_OFC_Q0_QRT2_SAR3_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR3_1_OFC_Q0_QRT2_SAR3_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR3_1_OFC_Q0_QRT2_SAR3_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR3_1_OFC_Q0_QRT2_SAR3_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR3_1_OFC_Q0_QRT2_SAR3_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q0_QRT3_SAR0_0 register description at address offset 0x60
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q0_qrt3_sar0_0
  * rxslicer_ofc_q0_qrt3_sar0_0
  */

typedef union {
  struct {
    uint32_t OFC_Q0_QRT3_SAR0_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q0_QRT3_SAR0_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q0_QRT3_SAR0_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q0_qrt3_sar0_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR0_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR0_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR0_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR0_0_OFC_Q0_QRT3_SAR0_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR0_0_OFC_Q0_QRT3_SAR0_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR0_0_OFC_Q0_QRT3_SAR0_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR0_0_OFC_Q0_QRT3_SAR0_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR0_0_OFC_Q0_QRT3_SAR0_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR0_0_OFC_Q0_QRT3_SAR0_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR0_0_OFC_Q0_QRT3_SAR0_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR0_0_OFC_Q0_QRT3_SAR0_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR0_0_OFC_Q0_QRT3_SAR0_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR0_0_OFC_Q0_QRT3_SAR0_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR0_0_OFC_Q0_QRT3_SAR0_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR0_0_OFC_Q0_QRT3_SAR0_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q0_QRT3_SAR0_1 register description at address offset 0x64
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q0_qrt3_sar0_1
  * rxslicer_ofc_q0_qrt3_sar0_1
  */

typedef union {
  struct {
    uint32_t OFC_Q0_QRT3_SAR0_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q0_QRT3_SAR0_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q0_QRT3_SAR0_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q0_qrt3_sar0_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR0_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR0_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR0_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR0_1_OFC_Q0_QRT3_SAR0_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR0_1_OFC_Q0_QRT3_SAR0_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR0_1_OFC_Q0_QRT3_SAR0_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR0_1_OFC_Q0_QRT3_SAR0_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR0_1_OFC_Q0_QRT3_SAR0_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR0_1_OFC_Q0_QRT3_SAR0_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR0_1_OFC_Q0_QRT3_SAR0_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR0_1_OFC_Q0_QRT3_SAR0_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR0_1_OFC_Q0_QRT3_SAR0_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR0_1_OFC_Q0_QRT3_SAR0_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR0_1_OFC_Q0_QRT3_SAR0_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR0_1_OFC_Q0_QRT3_SAR0_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q0_QRT3_SAR1_0 register description at address offset 0x68
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q0_qrt3_sar1_0
  * rxslicer_ofc_q0_qrt3_sar1_0
  */

typedef union {
  struct {
    uint32_t OFC_Q0_QRT3_SAR1_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q0_QRT3_SAR1_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q0_QRT3_SAR1_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q0_qrt3_sar1_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR1_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR1_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR1_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR1_0_OFC_Q0_QRT3_SAR1_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR1_0_OFC_Q0_QRT3_SAR1_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR1_0_OFC_Q0_QRT3_SAR1_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR1_0_OFC_Q0_QRT3_SAR1_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR1_0_OFC_Q0_QRT3_SAR1_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR1_0_OFC_Q0_QRT3_SAR1_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR1_0_OFC_Q0_QRT3_SAR1_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR1_0_OFC_Q0_QRT3_SAR1_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR1_0_OFC_Q0_QRT3_SAR1_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR1_0_OFC_Q0_QRT3_SAR1_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR1_0_OFC_Q0_QRT3_SAR1_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR1_0_OFC_Q0_QRT3_SAR1_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q0_QRT3_SAR1_1 register description at address offset 0x6c
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q0_qrt3_sar1_1
  * rxslicer_ofc_q0_qrt3_sar1_1
  */

typedef union {
  struct {
    uint32_t OFC_Q0_QRT3_SAR1_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q0_QRT3_SAR1_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q0_QRT3_SAR1_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q0_qrt3_sar1_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR1_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR1_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR1_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR1_1_OFC_Q0_QRT3_SAR1_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR1_1_OFC_Q0_QRT3_SAR1_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR1_1_OFC_Q0_QRT3_SAR1_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR1_1_OFC_Q0_QRT3_SAR1_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR1_1_OFC_Q0_QRT3_SAR1_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR1_1_OFC_Q0_QRT3_SAR1_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR1_1_OFC_Q0_QRT3_SAR1_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR1_1_OFC_Q0_QRT3_SAR1_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR1_1_OFC_Q0_QRT3_SAR1_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR1_1_OFC_Q0_QRT3_SAR1_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR1_1_OFC_Q0_QRT3_SAR1_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR1_1_OFC_Q0_QRT3_SAR1_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q0_QRT3_SAR2_0 register description at address offset 0x70
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q0_qrt3_sar2_0
  * rxslicer_ofc_q0_qrt3_sar2_0
  */

typedef union {
  struct {
    uint32_t OFC_Q0_QRT3_SAR2_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q0_QRT3_SAR2_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q0_QRT3_SAR2_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q0_qrt3_sar2_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR2_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR2_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR2_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR2_0_OFC_Q0_QRT3_SAR2_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR2_0_OFC_Q0_QRT3_SAR2_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR2_0_OFC_Q0_QRT3_SAR2_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR2_0_OFC_Q0_QRT3_SAR2_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR2_0_OFC_Q0_QRT3_SAR2_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR2_0_OFC_Q0_QRT3_SAR2_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR2_0_OFC_Q0_QRT3_SAR2_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR2_0_OFC_Q0_QRT3_SAR2_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR2_0_OFC_Q0_QRT3_SAR2_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR2_0_OFC_Q0_QRT3_SAR2_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR2_0_OFC_Q0_QRT3_SAR2_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR2_0_OFC_Q0_QRT3_SAR2_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q0_QRT3_SAR2_1 register description at address offset 0x74
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q0_qrt3_sar2_1
  * rxslicer_ofc_q0_qrt3_sar2_1
  */

typedef union {
  struct {
    uint32_t OFC_Q0_QRT3_SAR2_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q0_QRT3_SAR2_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q0_QRT3_SAR2_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q0_qrt3_sar2_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR2_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR2_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR2_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR2_1_OFC_Q0_QRT3_SAR2_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR2_1_OFC_Q0_QRT3_SAR2_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR2_1_OFC_Q0_QRT3_SAR2_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR2_1_OFC_Q0_QRT3_SAR2_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR2_1_OFC_Q0_QRT3_SAR2_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR2_1_OFC_Q0_QRT3_SAR2_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR2_1_OFC_Q0_QRT3_SAR2_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR2_1_OFC_Q0_QRT3_SAR2_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR2_1_OFC_Q0_QRT3_SAR2_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR2_1_OFC_Q0_QRT3_SAR2_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR2_1_OFC_Q0_QRT3_SAR2_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR2_1_OFC_Q0_QRT3_SAR2_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q0_QRT3_SAR3_0 register description at address offset 0x78
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q0_qrt3_sar3_0
  * rxslicer_ofc_q0_qrt3_sar3_0
  */

typedef union {
  struct {
    uint32_t OFC_Q0_QRT3_SAR3_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q0_QRT3_SAR3_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q0_QRT3_SAR3_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q0_qrt3_sar3_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR3_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR3_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR3_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR3_0_OFC_Q0_QRT3_SAR3_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR3_0_OFC_Q0_QRT3_SAR3_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR3_0_OFC_Q0_QRT3_SAR3_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR3_0_OFC_Q0_QRT3_SAR3_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR3_0_OFC_Q0_QRT3_SAR3_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR3_0_OFC_Q0_QRT3_SAR3_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR3_0_OFC_Q0_QRT3_SAR3_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR3_0_OFC_Q0_QRT3_SAR3_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR3_0_OFC_Q0_QRT3_SAR3_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR3_0_OFC_Q0_QRT3_SAR3_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR3_0_OFC_Q0_QRT3_SAR3_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR3_0_OFC_Q0_QRT3_SAR3_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q0_QRT3_SAR3_1 register description at address offset 0x7c
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q0_qrt3_sar3_1
  * rxslicer_ofc_q0_qrt3_sar3_1
  */

typedef union {
  struct {
    uint32_t OFC_Q0_QRT3_SAR3_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q0_QRT3_SAR3_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q0_QRT3_SAR3_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q0_qrt3_sar3_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR3_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR3_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR3_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR3_1_OFC_Q0_QRT3_SAR3_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR3_1_OFC_Q0_QRT3_SAR3_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR3_1_OFC_Q0_QRT3_SAR3_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR3_1_OFC_Q0_QRT3_SAR3_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR3_1_OFC_Q0_QRT3_SAR3_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR3_1_OFC_Q0_QRT3_SAR3_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR3_1_OFC_Q0_QRT3_SAR3_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR3_1_OFC_Q0_QRT3_SAR3_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR3_1_OFC_Q0_QRT3_SAR3_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR3_1_OFC_Q0_QRT3_SAR3_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR3_1_OFC_Q0_QRT3_SAR3_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR3_1_OFC_Q0_QRT3_SAR3_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q1_QRT0_SAR0_0 register description at address offset 0x80
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q1_qrt0_sar0_0
  * rxslicer_ofc_q1_qrt0_sar0_0
  */

typedef union {
  struct {
    uint32_t OFC_Q1_QRT0_SAR0_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q1_QRT0_SAR0_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q1_QRT0_SAR0_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q1_qrt0_sar0_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR0_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR0_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR0_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR0_0_OFC_Q1_QRT0_SAR0_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR0_0_OFC_Q1_QRT0_SAR0_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR0_0_OFC_Q1_QRT0_SAR0_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR0_0_OFC_Q1_QRT0_SAR0_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR0_0_OFC_Q1_QRT0_SAR0_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR0_0_OFC_Q1_QRT0_SAR0_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR0_0_OFC_Q1_QRT0_SAR0_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR0_0_OFC_Q1_QRT0_SAR0_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR0_0_OFC_Q1_QRT0_SAR0_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR0_0_OFC_Q1_QRT0_SAR0_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR0_0_OFC_Q1_QRT0_SAR0_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR0_0_OFC_Q1_QRT0_SAR0_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q1_QRT0_SAR0_1 register description at address offset 0x84
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q1_qrt0_sar0_1
  * rxslicer_ofc_q1_qrt0_sar0_1
  */

typedef union {
  struct {
    uint32_t OFC_Q1_QRT0_SAR0_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q1_QRT0_SAR0_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q1_QRT0_SAR0_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q1_qrt0_sar0_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR0_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR0_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR0_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR0_1_OFC_Q1_QRT0_SAR0_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR0_1_OFC_Q1_QRT0_SAR0_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR0_1_OFC_Q1_QRT0_SAR0_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR0_1_OFC_Q1_QRT0_SAR0_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR0_1_OFC_Q1_QRT0_SAR0_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR0_1_OFC_Q1_QRT0_SAR0_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR0_1_OFC_Q1_QRT0_SAR0_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR0_1_OFC_Q1_QRT0_SAR0_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR0_1_OFC_Q1_QRT0_SAR0_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR0_1_OFC_Q1_QRT0_SAR0_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR0_1_OFC_Q1_QRT0_SAR0_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR0_1_OFC_Q1_QRT0_SAR0_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q1_QRT0_SAR1_0 register description at address offset 0x88
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q1_qrt0_sar1_0
  * rxslicer_ofc_q1_qrt0_sar1_0
  */

typedef union {
  struct {
    uint32_t OFC_Q1_QRT0_SAR1_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q1_QRT0_SAR1_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q1_QRT0_SAR1_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q1_qrt0_sar1_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR1_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR1_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR1_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR1_0_OFC_Q1_QRT0_SAR1_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR1_0_OFC_Q1_QRT0_SAR1_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR1_0_OFC_Q1_QRT0_SAR1_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR1_0_OFC_Q1_QRT0_SAR1_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR1_0_OFC_Q1_QRT0_SAR1_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR1_0_OFC_Q1_QRT0_SAR1_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR1_0_OFC_Q1_QRT0_SAR1_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR1_0_OFC_Q1_QRT0_SAR1_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR1_0_OFC_Q1_QRT0_SAR1_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR1_0_OFC_Q1_QRT0_SAR1_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR1_0_OFC_Q1_QRT0_SAR1_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR1_0_OFC_Q1_QRT0_SAR1_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q1_QRT0_SAR1_1 register description at address offset 0x8c
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q1_qrt0_sar1_1
  * rxslicer_ofc_q1_qrt0_sar1_1
  */

typedef union {
  struct {
    uint32_t OFC_Q1_QRT0_SAR1_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q1_QRT0_SAR1_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q1_QRT0_SAR1_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q1_qrt0_sar1_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR1_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR1_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR1_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR1_1_OFC_Q1_QRT0_SAR1_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR1_1_OFC_Q1_QRT0_SAR1_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR1_1_OFC_Q1_QRT0_SAR1_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR1_1_OFC_Q1_QRT0_SAR1_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR1_1_OFC_Q1_QRT0_SAR1_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR1_1_OFC_Q1_QRT0_SAR1_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR1_1_OFC_Q1_QRT0_SAR1_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR1_1_OFC_Q1_QRT0_SAR1_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR1_1_OFC_Q1_QRT0_SAR1_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR1_1_OFC_Q1_QRT0_SAR1_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR1_1_OFC_Q1_QRT0_SAR1_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR1_1_OFC_Q1_QRT0_SAR1_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q1_QRT0_SAR2_0 register description at address offset 0x90
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q1_qrt0_sar2_0
  * rxslicer_ofc_q1_qrt0_sar2_0
  */

typedef union {
  struct {
    uint32_t OFC_Q1_QRT0_SAR2_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q1_QRT0_SAR2_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q1_QRT0_SAR2_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q1_qrt0_sar2_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR2_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR2_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR2_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR2_0_OFC_Q1_QRT0_SAR2_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR2_0_OFC_Q1_QRT0_SAR2_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR2_0_OFC_Q1_QRT0_SAR2_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR2_0_OFC_Q1_QRT0_SAR2_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR2_0_OFC_Q1_QRT0_SAR2_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR2_0_OFC_Q1_QRT0_SAR2_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR2_0_OFC_Q1_QRT0_SAR2_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR2_0_OFC_Q1_QRT0_SAR2_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR2_0_OFC_Q1_QRT0_SAR2_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR2_0_OFC_Q1_QRT0_SAR2_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR2_0_OFC_Q1_QRT0_SAR2_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR2_0_OFC_Q1_QRT0_SAR2_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q1_QRT0_SAR2_1 register description at address offset 0x94
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q1_qrt0_sar2_1
  * rxslicer_ofc_q1_qrt0_sar2_1
  */

typedef union {
  struct {
    uint32_t OFC_Q1_QRT0_SAR2_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q1_QRT0_SAR2_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q1_QRT0_SAR2_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q1_qrt0_sar2_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR2_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR2_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR2_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR2_1_OFC_Q1_QRT0_SAR2_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR2_1_OFC_Q1_QRT0_SAR2_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR2_1_OFC_Q1_QRT0_SAR2_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR2_1_OFC_Q1_QRT0_SAR2_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR2_1_OFC_Q1_QRT0_SAR2_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR2_1_OFC_Q1_QRT0_SAR2_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR2_1_OFC_Q1_QRT0_SAR2_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR2_1_OFC_Q1_QRT0_SAR2_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR2_1_OFC_Q1_QRT0_SAR2_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR2_1_OFC_Q1_QRT0_SAR2_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR2_1_OFC_Q1_QRT0_SAR2_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR2_1_OFC_Q1_QRT0_SAR2_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q1_QRT0_SAR3_0 register description at address offset 0x98
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q1_qrt0_sar3_0
  * rxslicer_ofc_q1_qrt0_sar3_0
  */

typedef union {
  struct {
    uint32_t OFC_Q1_QRT0_SAR3_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q1_QRT0_SAR3_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q1_QRT0_SAR3_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q1_qrt0_sar3_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR3_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR3_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR3_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR3_0_OFC_Q1_QRT0_SAR3_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR3_0_OFC_Q1_QRT0_SAR3_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR3_0_OFC_Q1_QRT0_SAR3_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR3_0_OFC_Q1_QRT0_SAR3_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR3_0_OFC_Q1_QRT0_SAR3_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR3_0_OFC_Q1_QRT0_SAR3_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR3_0_OFC_Q1_QRT0_SAR3_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR3_0_OFC_Q1_QRT0_SAR3_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR3_0_OFC_Q1_QRT0_SAR3_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR3_0_OFC_Q1_QRT0_SAR3_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR3_0_OFC_Q1_QRT0_SAR3_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR3_0_OFC_Q1_QRT0_SAR3_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q1_QRT0_SAR3_1 register description at address offset 0x9c
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q1_qrt0_sar3_1
  * rxslicer_ofc_q1_qrt0_sar3_1
  */

typedef union {
  struct {
    uint32_t OFC_Q1_QRT0_SAR3_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q1_QRT0_SAR3_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q1_QRT0_SAR3_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q1_qrt0_sar3_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR3_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR3_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR3_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR3_1_OFC_Q1_QRT0_SAR3_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR3_1_OFC_Q1_QRT0_SAR3_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR3_1_OFC_Q1_QRT0_SAR3_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR3_1_OFC_Q1_QRT0_SAR3_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR3_1_OFC_Q1_QRT0_SAR3_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR3_1_OFC_Q1_QRT0_SAR3_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR3_1_OFC_Q1_QRT0_SAR3_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR3_1_OFC_Q1_QRT0_SAR3_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR3_1_OFC_Q1_QRT0_SAR3_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR3_1_OFC_Q1_QRT0_SAR3_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR3_1_OFC_Q1_QRT0_SAR3_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR3_1_OFC_Q1_QRT0_SAR3_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q1_QRT1_SAR0_0 register description at address offset 0xa0
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q1_qrt1_sar0_0
  * rxslicer_ofc_q1_qrt1_sar0_0
  */

typedef union {
  struct {
    uint32_t OFC_Q1_QRT1_SAR0_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q1_QRT1_SAR0_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q1_QRT1_SAR0_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q1_qrt1_sar0_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR0_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR0_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR0_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR0_0_OFC_Q1_QRT1_SAR0_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR0_0_OFC_Q1_QRT1_SAR0_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR0_0_OFC_Q1_QRT1_SAR0_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR0_0_OFC_Q1_QRT1_SAR0_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR0_0_OFC_Q1_QRT1_SAR0_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR0_0_OFC_Q1_QRT1_SAR0_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR0_0_OFC_Q1_QRT1_SAR0_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR0_0_OFC_Q1_QRT1_SAR0_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR0_0_OFC_Q1_QRT1_SAR0_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR0_0_OFC_Q1_QRT1_SAR0_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR0_0_OFC_Q1_QRT1_SAR0_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR0_0_OFC_Q1_QRT1_SAR0_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q1_QRT1_SAR0_1 register description at address offset 0xa4
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q1_qrt1_sar0_1
  * rxslicer_ofc_q1_qrt1_sar0_1
  */

typedef union {
  struct {
    uint32_t OFC_Q1_QRT1_SAR0_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q1_QRT1_SAR0_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q1_QRT1_SAR0_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q1_qrt1_sar0_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR0_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR0_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR0_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR0_1_OFC_Q1_QRT1_SAR0_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR0_1_OFC_Q1_QRT1_SAR0_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR0_1_OFC_Q1_QRT1_SAR0_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR0_1_OFC_Q1_QRT1_SAR0_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR0_1_OFC_Q1_QRT1_SAR0_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR0_1_OFC_Q1_QRT1_SAR0_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR0_1_OFC_Q1_QRT1_SAR0_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR0_1_OFC_Q1_QRT1_SAR0_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR0_1_OFC_Q1_QRT1_SAR0_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR0_1_OFC_Q1_QRT1_SAR0_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR0_1_OFC_Q1_QRT1_SAR0_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR0_1_OFC_Q1_QRT1_SAR0_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q1_QRT1_SAR1_0 register description at address offset 0xa8
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q1_qrt1_sar1_0
  * rxslicer_ofc_q1_qrt1_sar1_0
  */

typedef union {
  struct {
    uint32_t OFC_Q1_QRT1_SAR1_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q1_QRT1_SAR1_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q1_QRT1_SAR1_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q1_qrt1_sar1_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR1_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR1_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR1_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR1_0_OFC_Q1_QRT1_SAR1_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR1_0_OFC_Q1_QRT1_SAR1_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR1_0_OFC_Q1_QRT1_SAR1_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR1_0_OFC_Q1_QRT1_SAR1_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR1_0_OFC_Q1_QRT1_SAR1_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR1_0_OFC_Q1_QRT1_SAR1_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR1_0_OFC_Q1_QRT1_SAR1_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR1_0_OFC_Q1_QRT1_SAR1_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR1_0_OFC_Q1_QRT1_SAR1_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR1_0_OFC_Q1_QRT1_SAR1_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR1_0_OFC_Q1_QRT1_SAR1_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR1_0_OFC_Q1_QRT1_SAR1_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q1_QRT1_SAR1_1 register description at address offset 0xac
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q1_qrt1_sar1_1
  * rxslicer_ofc_q1_qrt1_sar1_1
  */

typedef union {
  struct {
    uint32_t OFC_Q1_QRT1_SAR1_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q1_QRT1_SAR1_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q1_QRT1_SAR1_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q1_qrt1_sar1_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR1_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR1_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR1_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR1_1_OFC_Q1_QRT1_SAR1_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR1_1_OFC_Q1_QRT1_SAR1_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR1_1_OFC_Q1_QRT1_SAR1_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR1_1_OFC_Q1_QRT1_SAR1_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR1_1_OFC_Q1_QRT1_SAR1_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR1_1_OFC_Q1_QRT1_SAR1_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR1_1_OFC_Q1_QRT1_SAR1_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR1_1_OFC_Q1_QRT1_SAR1_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR1_1_OFC_Q1_QRT1_SAR1_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR1_1_OFC_Q1_QRT1_SAR1_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR1_1_OFC_Q1_QRT1_SAR1_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR1_1_OFC_Q1_QRT1_SAR1_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q1_QRT1_SAR2_0 register description at address offset 0xb0
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q1_qrt1_sar2_0
  * rxslicer_ofc_q1_qrt1_sar2_0
  */

typedef union {
  struct {
    uint32_t OFC_Q1_QRT1_SAR2_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q1_QRT1_SAR2_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q1_QRT1_SAR2_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q1_qrt1_sar2_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR2_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR2_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR2_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR2_0_OFC_Q1_QRT1_SAR2_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR2_0_OFC_Q1_QRT1_SAR2_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR2_0_OFC_Q1_QRT1_SAR2_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR2_0_OFC_Q1_QRT1_SAR2_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR2_0_OFC_Q1_QRT1_SAR2_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR2_0_OFC_Q1_QRT1_SAR2_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR2_0_OFC_Q1_QRT1_SAR2_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR2_0_OFC_Q1_QRT1_SAR2_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR2_0_OFC_Q1_QRT1_SAR2_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR2_0_OFC_Q1_QRT1_SAR2_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR2_0_OFC_Q1_QRT1_SAR2_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR2_0_OFC_Q1_QRT1_SAR2_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q1_QRT1_SAR2_1 register description at address offset 0xb4
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q1_qrt1_sar2_1
  * rxslicer_ofc_q1_qrt1_sar2_1
  */

typedef union {
  struct {
    uint32_t OFC_Q1_QRT1_SAR2_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q1_QRT1_SAR2_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q1_QRT1_SAR2_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q1_qrt1_sar2_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR2_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR2_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR2_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR2_1_OFC_Q1_QRT1_SAR2_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR2_1_OFC_Q1_QRT1_SAR2_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR2_1_OFC_Q1_QRT1_SAR2_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR2_1_OFC_Q1_QRT1_SAR2_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR2_1_OFC_Q1_QRT1_SAR2_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR2_1_OFC_Q1_QRT1_SAR2_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR2_1_OFC_Q1_QRT1_SAR2_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR2_1_OFC_Q1_QRT1_SAR2_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR2_1_OFC_Q1_QRT1_SAR2_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR2_1_OFC_Q1_QRT1_SAR2_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR2_1_OFC_Q1_QRT1_SAR2_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR2_1_OFC_Q1_QRT1_SAR2_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q1_QRT1_SAR3_0 register description at address offset 0xb8
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q1_qrt1_sar3_0
  * rxslicer_ofc_q1_qrt1_sar3_0
  */

typedef union {
  struct {
    uint32_t OFC_Q1_QRT1_SAR3_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q1_QRT1_SAR3_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q1_QRT1_SAR3_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q1_qrt1_sar3_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR3_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR3_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR3_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR3_0_OFC_Q1_QRT1_SAR3_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR3_0_OFC_Q1_QRT1_SAR3_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR3_0_OFC_Q1_QRT1_SAR3_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR3_0_OFC_Q1_QRT1_SAR3_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR3_0_OFC_Q1_QRT1_SAR3_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR3_0_OFC_Q1_QRT1_SAR3_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR3_0_OFC_Q1_QRT1_SAR3_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR3_0_OFC_Q1_QRT1_SAR3_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR3_0_OFC_Q1_QRT1_SAR3_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR3_0_OFC_Q1_QRT1_SAR3_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR3_0_OFC_Q1_QRT1_SAR3_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR3_0_OFC_Q1_QRT1_SAR3_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q1_QRT1_SAR3_1 register description at address offset 0xbc
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q1_qrt1_sar3_1
  * rxslicer_ofc_q1_qrt1_sar3_1
  */

typedef union {
  struct {
    uint32_t OFC_Q1_QRT1_SAR3_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q1_QRT1_SAR3_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q1_QRT1_SAR3_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q1_qrt1_sar3_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR3_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR3_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR3_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR3_1_OFC_Q1_QRT1_SAR3_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR3_1_OFC_Q1_QRT1_SAR3_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR3_1_OFC_Q1_QRT1_SAR3_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR3_1_OFC_Q1_QRT1_SAR3_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR3_1_OFC_Q1_QRT1_SAR3_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR3_1_OFC_Q1_QRT1_SAR3_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR3_1_OFC_Q1_QRT1_SAR3_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR3_1_OFC_Q1_QRT1_SAR3_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR3_1_OFC_Q1_QRT1_SAR3_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR3_1_OFC_Q1_QRT1_SAR3_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR3_1_OFC_Q1_QRT1_SAR3_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR3_1_OFC_Q1_QRT1_SAR3_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q1_QRT2_SAR0_0 register description at address offset 0xc0
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q1_qrt2_sar0_0
  * rxslicer_ofc_q1_qrt2_sar0_0
  */

typedef union {
  struct {
    uint32_t OFC_Q1_QRT2_SAR0_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q1_QRT2_SAR0_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q1_QRT2_SAR0_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q1_qrt2_sar0_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR0_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR0_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR0_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR0_0_OFC_Q1_QRT2_SAR0_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR0_0_OFC_Q1_QRT2_SAR0_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR0_0_OFC_Q1_QRT2_SAR0_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR0_0_OFC_Q1_QRT2_SAR0_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR0_0_OFC_Q1_QRT2_SAR0_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR0_0_OFC_Q1_QRT2_SAR0_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR0_0_OFC_Q1_QRT2_SAR0_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR0_0_OFC_Q1_QRT2_SAR0_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR0_0_OFC_Q1_QRT2_SAR0_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR0_0_OFC_Q1_QRT2_SAR0_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR0_0_OFC_Q1_QRT2_SAR0_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR0_0_OFC_Q1_QRT2_SAR0_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q1_QRT2_SAR0_1 register description at address offset 0xc4
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q1_qrt2_sar0_1
  * rxslicer_ofc_q1_qrt2_sar0_1
  */

typedef union {
  struct {
    uint32_t OFC_Q1_QRT2_SAR0_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q1_QRT2_SAR0_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q1_QRT2_SAR0_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q1_qrt2_sar0_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR0_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR0_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR0_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR0_1_OFC_Q1_QRT2_SAR0_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR0_1_OFC_Q1_QRT2_SAR0_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR0_1_OFC_Q1_QRT2_SAR0_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR0_1_OFC_Q1_QRT2_SAR0_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR0_1_OFC_Q1_QRT2_SAR0_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR0_1_OFC_Q1_QRT2_SAR0_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR0_1_OFC_Q1_QRT2_SAR0_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR0_1_OFC_Q1_QRT2_SAR0_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR0_1_OFC_Q1_QRT2_SAR0_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR0_1_OFC_Q1_QRT2_SAR0_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR0_1_OFC_Q1_QRT2_SAR0_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR0_1_OFC_Q1_QRT2_SAR0_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q1_QRT2_SAR1_0 register description at address offset 0xc8
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q1_qrt2_sar1_0
  * rxslicer_ofc_q1_qrt2_sar1_0
  */

typedef union {
  struct {
    uint32_t OFC_Q1_QRT2_SAR1_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q1_QRT2_SAR1_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q1_QRT2_SAR1_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q1_qrt2_sar1_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR1_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR1_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR1_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR1_0_OFC_Q1_QRT2_SAR1_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR1_0_OFC_Q1_QRT2_SAR1_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR1_0_OFC_Q1_QRT2_SAR1_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR1_0_OFC_Q1_QRT2_SAR1_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR1_0_OFC_Q1_QRT2_SAR1_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR1_0_OFC_Q1_QRT2_SAR1_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR1_0_OFC_Q1_QRT2_SAR1_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR1_0_OFC_Q1_QRT2_SAR1_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR1_0_OFC_Q1_QRT2_SAR1_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR1_0_OFC_Q1_QRT2_SAR1_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR1_0_OFC_Q1_QRT2_SAR1_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR1_0_OFC_Q1_QRT2_SAR1_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q1_QRT2_SAR1_1 register description at address offset 0xcc
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q1_qrt2_sar1_1
  * rxslicer_ofc_q1_qrt2_sar1_1
  */

typedef union {
  struct {
    uint32_t OFC_Q1_QRT2_SAR1_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q1_QRT2_SAR1_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q1_QRT2_SAR1_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q1_qrt2_sar1_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR1_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR1_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR1_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR1_1_OFC_Q1_QRT2_SAR1_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR1_1_OFC_Q1_QRT2_SAR1_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR1_1_OFC_Q1_QRT2_SAR1_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR1_1_OFC_Q1_QRT2_SAR1_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR1_1_OFC_Q1_QRT2_SAR1_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR1_1_OFC_Q1_QRT2_SAR1_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR1_1_OFC_Q1_QRT2_SAR1_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR1_1_OFC_Q1_QRT2_SAR1_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR1_1_OFC_Q1_QRT2_SAR1_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR1_1_OFC_Q1_QRT2_SAR1_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR1_1_OFC_Q1_QRT2_SAR1_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR1_1_OFC_Q1_QRT2_SAR1_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q1_QRT2_SAR2_0 register description at address offset 0xd0
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q1_qrt2_sar2_0
  * rxslicer_ofc_q1_qrt2_sar2_0
  */

typedef union {
  struct {
    uint32_t OFC_Q1_QRT2_SAR2_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q1_QRT2_SAR2_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q1_QRT2_SAR2_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q1_qrt2_sar2_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR2_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR2_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR2_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR2_0_OFC_Q1_QRT2_SAR2_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR2_0_OFC_Q1_QRT2_SAR2_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR2_0_OFC_Q1_QRT2_SAR2_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR2_0_OFC_Q1_QRT2_SAR2_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR2_0_OFC_Q1_QRT2_SAR2_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR2_0_OFC_Q1_QRT2_SAR2_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR2_0_OFC_Q1_QRT2_SAR2_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR2_0_OFC_Q1_QRT2_SAR2_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR2_0_OFC_Q1_QRT2_SAR2_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR2_0_OFC_Q1_QRT2_SAR2_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR2_0_OFC_Q1_QRT2_SAR2_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR2_0_OFC_Q1_QRT2_SAR2_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q1_QRT2_SAR2_1 register description at address offset 0xd4
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q1_qrt2_sar2_1
  * rxslicer_ofc_q1_qrt2_sar2_1
  */

typedef union {
  struct {
    uint32_t OFC_Q1_QRT2_SAR2_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q1_QRT2_SAR2_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q1_QRT2_SAR2_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q1_qrt2_sar2_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR2_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR2_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR2_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR2_1_OFC_Q1_QRT2_SAR2_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR2_1_OFC_Q1_QRT2_SAR2_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR2_1_OFC_Q1_QRT2_SAR2_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR2_1_OFC_Q1_QRT2_SAR2_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR2_1_OFC_Q1_QRT2_SAR2_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR2_1_OFC_Q1_QRT2_SAR2_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR2_1_OFC_Q1_QRT2_SAR2_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR2_1_OFC_Q1_QRT2_SAR2_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR2_1_OFC_Q1_QRT2_SAR2_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR2_1_OFC_Q1_QRT2_SAR2_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR2_1_OFC_Q1_QRT2_SAR2_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR2_1_OFC_Q1_QRT2_SAR2_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q1_QRT2_SAR3_0 register description at address offset 0xd8
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q1_qrt2_sar3_0
  * rxslicer_ofc_q1_qrt2_sar3_0
  */

typedef union {
  struct {
    uint32_t OFC_Q1_QRT2_SAR3_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q1_QRT2_SAR3_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q1_QRT2_SAR3_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q1_qrt2_sar3_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR3_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR3_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR3_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR3_0_OFC_Q1_QRT2_SAR3_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR3_0_OFC_Q1_QRT2_SAR3_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR3_0_OFC_Q1_QRT2_SAR3_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR3_0_OFC_Q1_QRT2_SAR3_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR3_0_OFC_Q1_QRT2_SAR3_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR3_0_OFC_Q1_QRT2_SAR3_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR3_0_OFC_Q1_QRT2_SAR3_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR3_0_OFC_Q1_QRT2_SAR3_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR3_0_OFC_Q1_QRT2_SAR3_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR3_0_OFC_Q1_QRT2_SAR3_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR3_0_OFC_Q1_QRT2_SAR3_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR3_0_OFC_Q1_QRT2_SAR3_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q1_QRT2_SAR3_1 register description at address offset 0xdc
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q1_qrt2_sar3_1
  * rxslicer_ofc_q1_qrt2_sar3_1
  */

typedef union {
  struct {
    uint32_t OFC_Q1_QRT2_SAR3_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q1_QRT2_SAR3_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q1_QRT2_SAR3_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q1_qrt2_sar3_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR3_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR3_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR3_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR3_1_OFC_Q1_QRT2_SAR3_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR3_1_OFC_Q1_QRT2_SAR3_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR3_1_OFC_Q1_QRT2_SAR3_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR3_1_OFC_Q1_QRT2_SAR3_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR3_1_OFC_Q1_QRT2_SAR3_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR3_1_OFC_Q1_QRT2_SAR3_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR3_1_OFC_Q1_QRT2_SAR3_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR3_1_OFC_Q1_QRT2_SAR3_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR3_1_OFC_Q1_QRT2_SAR3_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR3_1_OFC_Q1_QRT2_SAR3_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR3_1_OFC_Q1_QRT2_SAR3_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR3_1_OFC_Q1_QRT2_SAR3_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q1_QRT3_SAR0_0 register description at address offset 0xe0
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q1_qrt3_sar0_0
  * rxslicer_ofc_q1_qrt3_sar0_0
  */

typedef union {
  struct {
    uint32_t OFC_Q1_QRT3_SAR0_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q1_QRT3_SAR0_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q1_QRT3_SAR0_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q1_qrt3_sar0_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR0_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR0_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR0_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR0_0_OFC_Q1_QRT3_SAR0_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR0_0_OFC_Q1_QRT3_SAR0_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR0_0_OFC_Q1_QRT3_SAR0_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR0_0_OFC_Q1_QRT3_SAR0_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR0_0_OFC_Q1_QRT3_SAR0_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR0_0_OFC_Q1_QRT3_SAR0_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR0_0_OFC_Q1_QRT3_SAR0_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR0_0_OFC_Q1_QRT3_SAR0_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR0_0_OFC_Q1_QRT3_SAR0_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR0_0_OFC_Q1_QRT3_SAR0_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR0_0_OFC_Q1_QRT3_SAR0_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR0_0_OFC_Q1_QRT3_SAR0_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q1_QRT3_SAR0_1 register description at address offset 0xe4
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q1_qrt3_sar0_1
  * rxslicer_ofc_q1_qrt3_sar0_1
  */

typedef union {
  struct {
    uint32_t OFC_Q1_QRT3_SAR0_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q1_QRT3_SAR0_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q1_QRT3_SAR0_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q1_qrt3_sar0_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR0_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR0_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR0_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR0_1_OFC_Q1_QRT3_SAR0_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR0_1_OFC_Q1_QRT3_SAR0_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR0_1_OFC_Q1_QRT3_SAR0_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR0_1_OFC_Q1_QRT3_SAR0_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR0_1_OFC_Q1_QRT3_SAR0_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR0_1_OFC_Q1_QRT3_SAR0_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR0_1_OFC_Q1_QRT3_SAR0_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR0_1_OFC_Q1_QRT3_SAR0_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR0_1_OFC_Q1_QRT3_SAR0_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR0_1_OFC_Q1_QRT3_SAR0_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR0_1_OFC_Q1_QRT3_SAR0_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR0_1_OFC_Q1_QRT3_SAR0_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q1_QRT3_SAR1_0 register description at address offset 0xe8
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q1_qrt3_sar1_0
  * rxslicer_ofc_q1_qrt3_sar1_0
  */

typedef union {
  struct {
    uint32_t OFC_Q1_QRT3_SAR1_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q1_QRT3_SAR1_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q1_QRT3_SAR1_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q1_qrt3_sar1_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR1_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR1_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR1_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR1_0_OFC_Q1_QRT3_SAR1_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR1_0_OFC_Q1_QRT3_SAR1_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR1_0_OFC_Q1_QRT3_SAR1_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR1_0_OFC_Q1_QRT3_SAR1_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR1_0_OFC_Q1_QRT3_SAR1_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR1_0_OFC_Q1_QRT3_SAR1_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR1_0_OFC_Q1_QRT3_SAR1_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR1_0_OFC_Q1_QRT3_SAR1_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR1_0_OFC_Q1_QRT3_SAR1_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR1_0_OFC_Q1_QRT3_SAR1_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR1_0_OFC_Q1_QRT3_SAR1_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR1_0_OFC_Q1_QRT3_SAR1_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q1_QRT3_SAR1_1 register description at address offset 0xec
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q1_qrt3_sar1_1
  * rxslicer_ofc_q1_qrt3_sar1_1
  */

typedef union {
  struct {
    uint32_t OFC_Q1_QRT3_SAR1_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q1_QRT3_SAR1_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q1_QRT3_SAR1_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q1_qrt3_sar1_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR1_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR1_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR1_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR1_1_OFC_Q1_QRT3_SAR1_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR1_1_OFC_Q1_QRT3_SAR1_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR1_1_OFC_Q1_QRT3_SAR1_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR1_1_OFC_Q1_QRT3_SAR1_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR1_1_OFC_Q1_QRT3_SAR1_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR1_1_OFC_Q1_QRT3_SAR1_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR1_1_OFC_Q1_QRT3_SAR1_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR1_1_OFC_Q1_QRT3_SAR1_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR1_1_OFC_Q1_QRT3_SAR1_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR1_1_OFC_Q1_QRT3_SAR1_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR1_1_OFC_Q1_QRT3_SAR1_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR1_1_OFC_Q1_QRT3_SAR1_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q1_QRT3_SAR2_0 register description at address offset 0xf0
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q1_qrt3_sar2_0
  * rxslicer_ofc_q1_qrt3_sar2_0
  */

typedef union {
  struct {
    uint32_t OFC_Q1_QRT3_SAR2_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q1_QRT3_SAR2_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q1_QRT3_SAR2_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q1_qrt3_sar2_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR2_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR2_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR2_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR2_0_OFC_Q1_QRT3_SAR2_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR2_0_OFC_Q1_QRT3_SAR2_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR2_0_OFC_Q1_QRT3_SAR2_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR2_0_OFC_Q1_QRT3_SAR2_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR2_0_OFC_Q1_QRT3_SAR2_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR2_0_OFC_Q1_QRT3_SAR2_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR2_0_OFC_Q1_QRT3_SAR2_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR2_0_OFC_Q1_QRT3_SAR2_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR2_0_OFC_Q1_QRT3_SAR2_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR2_0_OFC_Q1_QRT3_SAR2_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR2_0_OFC_Q1_QRT3_SAR2_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR2_0_OFC_Q1_QRT3_SAR2_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q1_QRT3_SAR2_1 register description at address offset 0xf4
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q1_qrt3_sar2_1
  * rxslicer_ofc_q1_qrt3_sar2_1
  */

typedef union {
  struct {
    uint32_t OFC_Q1_QRT3_SAR2_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q1_QRT3_SAR2_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q1_QRT3_SAR2_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q1_qrt3_sar2_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR2_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR2_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR2_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR2_1_OFC_Q1_QRT3_SAR2_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR2_1_OFC_Q1_QRT3_SAR2_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR2_1_OFC_Q1_QRT3_SAR2_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR2_1_OFC_Q1_QRT3_SAR2_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR2_1_OFC_Q1_QRT3_SAR2_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR2_1_OFC_Q1_QRT3_SAR2_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR2_1_OFC_Q1_QRT3_SAR2_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR2_1_OFC_Q1_QRT3_SAR2_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR2_1_OFC_Q1_QRT3_SAR2_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR2_1_OFC_Q1_QRT3_SAR2_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR2_1_OFC_Q1_QRT3_SAR2_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR2_1_OFC_Q1_QRT3_SAR2_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q1_QRT3_SAR3_0 register description at address offset 0xf8
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q1_qrt3_sar3_0
  * rxslicer_ofc_q1_qrt3_sar3_0
  */

typedef union {
  struct {
    uint32_t OFC_Q1_QRT3_SAR3_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q1_QRT3_SAR3_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q1_QRT3_SAR3_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q1_qrt3_sar3_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR3_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR3_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR3_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR3_0_OFC_Q1_QRT3_SAR3_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR3_0_OFC_Q1_QRT3_SAR3_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR3_0_OFC_Q1_QRT3_SAR3_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR3_0_OFC_Q1_QRT3_SAR3_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR3_0_OFC_Q1_QRT3_SAR3_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR3_0_OFC_Q1_QRT3_SAR3_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR3_0_OFC_Q1_QRT3_SAR3_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR3_0_OFC_Q1_QRT3_SAR3_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR3_0_OFC_Q1_QRT3_SAR3_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR3_0_OFC_Q1_QRT3_SAR3_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR3_0_OFC_Q1_QRT3_SAR3_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR3_0_OFC_Q1_QRT3_SAR3_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q1_QRT3_SAR3_1 register description at address offset 0xfc
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q1_qrt3_sar3_1
  * rxslicer_ofc_q1_qrt3_sar3_1
  */

typedef union {
  struct {
    uint32_t OFC_Q1_QRT3_SAR3_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q1_QRT3_SAR3_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q1_QRT3_SAR3_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q1_qrt3_sar3_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR3_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR3_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR3_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR3_1_OFC_Q1_QRT3_SAR3_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR3_1_OFC_Q1_QRT3_SAR3_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR3_1_OFC_Q1_QRT3_SAR3_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR3_1_OFC_Q1_QRT3_SAR3_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR3_1_OFC_Q1_QRT3_SAR3_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR3_1_OFC_Q1_QRT3_SAR3_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR3_1_OFC_Q1_QRT3_SAR3_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR3_1_OFC_Q1_QRT3_SAR3_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR3_1_OFC_Q1_QRT3_SAR3_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR3_1_OFC_Q1_QRT3_SAR3_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR3_1_OFC_Q1_QRT3_SAR3_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR3_1_OFC_Q1_QRT3_SAR3_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q2_QRT0_SAR0_0 register description at address offset 0x100
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q2_qrt0_sar0_0
  * rxslicer_ofc_q2_qrt0_sar0_0
  */

typedef union {
  struct {
    uint32_t OFC_Q2_QRT0_SAR0_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q2_QRT0_SAR0_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q2_QRT0_SAR0_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q2_qrt0_sar0_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR0_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR0_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR0_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR0_0_OFC_Q2_QRT0_SAR0_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR0_0_OFC_Q2_QRT0_SAR0_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR0_0_OFC_Q2_QRT0_SAR0_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR0_0_OFC_Q2_QRT0_SAR0_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR0_0_OFC_Q2_QRT0_SAR0_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR0_0_OFC_Q2_QRT0_SAR0_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR0_0_OFC_Q2_QRT0_SAR0_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR0_0_OFC_Q2_QRT0_SAR0_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR0_0_OFC_Q2_QRT0_SAR0_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR0_0_OFC_Q2_QRT0_SAR0_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR0_0_OFC_Q2_QRT0_SAR0_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR0_0_OFC_Q2_QRT0_SAR0_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q2_QRT0_SAR0_1 register description at address offset 0x104
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q2_qrt0_sar0_1
  * rxslicer_ofc_q2_qrt0_sar0_1
  */

typedef union {
  struct {
    uint32_t OFC_Q2_QRT0_SAR0_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q2_QRT0_SAR0_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q2_QRT0_SAR0_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q2_qrt0_sar0_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR0_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR0_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR0_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR0_1_OFC_Q2_QRT0_SAR0_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR0_1_OFC_Q2_QRT0_SAR0_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR0_1_OFC_Q2_QRT0_SAR0_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR0_1_OFC_Q2_QRT0_SAR0_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR0_1_OFC_Q2_QRT0_SAR0_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR0_1_OFC_Q2_QRT0_SAR0_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR0_1_OFC_Q2_QRT0_SAR0_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR0_1_OFC_Q2_QRT0_SAR0_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR0_1_OFC_Q2_QRT0_SAR0_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR0_1_OFC_Q2_QRT0_SAR0_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR0_1_OFC_Q2_QRT0_SAR0_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR0_1_OFC_Q2_QRT0_SAR0_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q2_QRT0_SAR1_0 register description at address offset 0x108
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q2_qrt0_sar1_0
  * rxslicer_ofc_q2_qrt0_sar1_0
  */

typedef union {
  struct {
    uint32_t OFC_Q2_QRT0_SAR1_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q2_QRT0_SAR1_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q2_QRT0_SAR1_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q2_qrt0_sar1_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR1_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR1_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR1_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR1_0_OFC_Q2_QRT0_SAR1_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR1_0_OFC_Q2_QRT0_SAR1_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR1_0_OFC_Q2_QRT0_SAR1_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR1_0_OFC_Q2_QRT0_SAR1_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR1_0_OFC_Q2_QRT0_SAR1_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR1_0_OFC_Q2_QRT0_SAR1_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR1_0_OFC_Q2_QRT0_SAR1_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR1_0_OFC_Q2_QRT0_SAR1_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR1_0_OFC_Q2_QRT0_SAR1_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR1_0_OFC_Q2_QRT0_SAR1_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR1_0_OFC_Q2_QRT0_SAR1_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR1_0_OFC_Q2_QRT0_SAR1_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q2_QRT0_SAR1_1 register description at address offset 0x10c
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q2_qrt0_sar1_1
  * rxslicer_ofc_q2_qrt0_sar1_1
  */

typedef union {
  struct {
    uint32_t OFC_Q2_QRT0_SAR1_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q2_QRT0_SAR1_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q2_QRT0_SAR1_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q2_qrt0_sar1_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR1_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR1_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR1_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR1_1_OFC_Q2_QRT0_SAR1_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR1_1_OFC_Q2_QRT0_SAR1_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR1_1_OFC_Q2_QRT0_SAR1_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR1_1_OFC_Q2_QRT0_SAR1_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR1_1_OFC_Q2_QRT0_SAR1_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR1_1_OFC_Q2_QRT0_SAR1_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR1_1_OFC_Q2_QRT0_SAR1_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR1_1_OFC_Q2_QRT0_SAR1_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR1_1_OFC_Q2_QRT0_SAR1_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR1_1_OFC_Q2_QRT0_SAR1_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR1_1_OFC_Q2_QRT0_SAR1_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR1_1_OFC_Q2_QRT0_SAR1_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q2_QRT0_SAR2_0 register description at address offset 0x110
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q2_qrt0_sar2_0
  * rxslicer_ofc_q2_qrt0_sar2_0
  */

typedef union {
  struct {
    uint32_t OFC_Q2_QRT0_SAR2_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q2_QRT0_SAR2_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q2_QRT0_SAR2_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q2_qrt0_sar2_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR2_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR2_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR2_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR2_0_OFC_Q2_QRT0_SAR2_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR2_0_OFC_Q2_QRT0_SAR2_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR2_0_OFC_Q2_QRT0_SAR2_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR2_0_OFC_Q2_QRT0_SAR2_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR2_0_OFC_Q2_QRT0_SAR2_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR2_0_OFC_Q2_QRT0_SAR2_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR2_0_OFC_Q2_QRT0_SAR2_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR2_0_OFC_Q2_QRT0_SAR2_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR2_0_OFC_Q2_QRT0_SAR2_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR2_0_OFC_Q2_QRT0_SAR2_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR2_0_OFC_Q2_QRT0_SAR2_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR2_0_OFC_Q2_QRT0_SAR2_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q2_QRT0_SAR2_1 register description at address offset 0x114
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q2_qrt0_sar2_1
  * rxslicer_ofc_q2_qrt0_sar2_1
  */

typedef union {
  struct {
    uint32_t OFC_Q2_QRT0_SAR2_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q2_QRT0_SAR2_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q2_QRT0_SAR2_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q2_qrt0_sar2_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR2_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR2_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR2_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR2_1_OFC_Q2_QRT0_SAR2_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR2_1_OFC_Q2_QRT0_SAR2_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR2_1_OFC_Q2_QRT0_SAR2_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR2_1_OFC_Q2_QRT0_SAR2_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR2_1_OFC_Q2_QRT0_SAR2_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR2_1_OFC_Q2_QRT0_SAR2_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR2_1_OFC_Q2_QRT0_SAR2_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR2_1_OFC_Q2_QRT0_SAR2_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR2_1_OFC_Q2_QRT0_SAR2_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR2_1_OFC_Q2_QRT0_SAR2_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR2_1_OFC_Q2_QRT0_SAR2_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR2_1_OFC_Q2_QRT0_SAR2_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q2_QRT0_SAR3_0 register description at address offset 0x118
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q2_qrt0_sar3_0
  * rxslicer_ofc_q2_qrt0_sar3_0
  */

typedef union {
  struct {
    uint32_t OFC_Q2_QRT0_SAR3_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q2_QRT0_SAR3_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q2_QRT0_SAR3_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q2_qrt0_sar3_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR3_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR3_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR3_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR3_0_OFC_Q2_QRT0_SAR3_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR3_0_OFC_Q2_QRT0_SAR3_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR3_0_OFC_Q2_QRT0_SAR3_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR3_0_OFC_Q2_QRT0_SAR3_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR3_0_OFC_Q2_QRT0_SAR3_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR3_0_OFC_Q2_QRT0_SAR3_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR3_0_OFC_Q2_QRT0_SAR3_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR3_0_OFC_Q2_QRT0_SAR3_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR3_0_OFC_Q2_QRT0_SAR3_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR3_0_OFC_Q2_QRT0_SAR3_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR3_0_OFC_Q2_QRT0_SAR3_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR3_0_OFC_Q2_QRT0_SAR3_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q2_QRT0_SAR3_1 register description at address offset 0x11c
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q2_qrt0_sar3_1
  * rxslicer_ofc_q2_qrt0_sar3_1
  */

typedef union {
  struct {
    uint32_t OFC_Q2_QRT0_SAR3_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q2_QRT0_SAR3_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q2_QRT0_SAR3_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q2_qrt0_sar3_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR3_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR3_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR3_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR3_1_OFC_Q2_QRT0_SAR3_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR3_1_OFC_Q2_QRT0_SAR3_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR3_1_OFC_Q2_QRT0_SAR3_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR3_1_OFC_Q2_QRT0_SAR3_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR3_1_OFC_Q2_QRT0_SAR3_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR3_1_OFC_Q2_QRT0_SAR3_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR3_1_OFC_Q2_QRT0_SAR3_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR3_1_OFC_Q2_QRT0_SAR3_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR3_1_OFC_Q2_QRT0_SAR3_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR3_1_OFC_Q2_QRT0_SAR3_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR3_1_OFC_Q2_QRT0_SAR3_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR3_1_OFC_Q2_QRT0_SAR3_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q2_QRT1_SAR0_0 register description at address offset 0x120
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q2_qrt1_sar0_0
  * rxslicer_ofc_q2_qrt1_sar0_0
  */

typedef union {
  struct {
    uint32_t OFC_Q2_QRT1_SAR0_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q2_QRT1_SAR0_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q2_QRT1_SAR0_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q2_qrt1_sar0_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR0_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR0_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR0_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR0_0_OFC_Q2_QRT1_SAR0_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR0_0_OFC_Q2_QRT1_SAR0_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR0_0_OFC_Q2_QRT1_SAR0_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR0_0_OFC_Q2_QRT1_SAR0_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR0_0_OFC_Q2_QRT1_SAR0_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR0_0_OFC_Q2_QRT1_SAR0_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR0_0_OFC_Q2_QRT1_SAR0_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR0_0_OFC_Q2_QRT1_SAR0_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR0_0_OFC_Q2_QRT1_SAR0_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR0_0_OFC_Q2_QRT1_SAR0_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR0_0_OFC_Q2_QRT1_SAR0_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR0_0_OFC_Q2_QRT1_SAR0_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q2_QRT1_SAR0_1 register description at address offset 0x124
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q2_qrt1_sar0_1
  * rxslicer_ofc_q2_qrt1_sar0_1
  */

typedef union {
  struct {
    uint32_t OFC_Q2_QRT1_SAR0_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q2_QRT1_SAR0_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q2_QRT1_SAR0_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q2_qrt1_sar0_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR0_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR0_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR0_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR0_1_OFC_Q2_QRT1_SAR0_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR0_1_OFC_Q2_QRT1_SAR0_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR0_1_OFC_Q2_QRT1_SAR0_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR0_1_OFC_Q2_QRT1_SAR0_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR0_1_OFC_Q2_QRT1_SAR0_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR0_1_OFC_Q2_QRT1_SAR0_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR0_1_OFC_Q2_QRT1_SAR0_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR0_1_OFC_Q2_QRT1_SAR0_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR0_1_OFC_Q2_QRT1_SAR0_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR0_1_OFC_Q2_QRT1_SAR0_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR0_1_OFC_Q2_QRT1_SAR0_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR0_1_OFC_Q2_QRT1_SAR0_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q2_QRT1_SAR1_0 register description at address offset 0x128
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q2_qrt1_sar1_0
  * rxslicer_ofc_q2_qrt1_sar1_0
  */

typedef union {
  struct {
    uint32_t OFC_Q2_QRT1_SAR1_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q2_QRT1_SAR1_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q2_QRT1_SAR1_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q2_qrt1_sar1_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR1_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR1_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR1_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR1_0_OFC_Q2_QRT1_SAR1_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR1_0_OFC_Q2_QRT1_SAR1_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR1_0_OFC_Q2_QRT1_SAR1_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR1_0_OFC_Q2_QRT1_SAR1_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR1_0_OFC_Q2_QRT1_SAR1_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR1_0_OFC_Q2_QRT1_SAR1_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR1_0_OFC_Q2_QRT1_SAR1_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR1_0_OFC_Q2_QRT1_SAR1_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR1_0_OFC_Q2_QRT1_SAR1_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR1_0_OFC_Q2_QRT1_SAR1_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR1_0_OFC_Q2_QRT1_SAR1_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR1_0_OFC_Q2_QRT1_SAR1_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q2_QRT1_SAR1_1 register description at address offset 0x12c
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q2_qrt1_sar1_1
  * rxslicer_ofc_q2_qrt1_sar1_1
  */

typedef union {
  struct {
    uint32_t OFC_Q2_QRT1_SAR1_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q2_QRT1_SAR1_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q2_QRT1_SAR1_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q2_qrt1_sar1_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR1_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR1_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR1_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR1_1_OFC_Q2_QRT1_SAR1_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR1_1_OFC_Q2_QRT1_SAR1_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR1_1_OFC_Q2_QRT1_SAR1_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR1_1_OFC_Q2_QRT1_SAR1_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR1_1_OFC_Q2_QRT1_SAR1_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR1_1_OFC_Q2_QRT1_SAR1_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR1_1_OFC_Q2_QRT1_SAR1_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR1_1_OFC_Q2_QRT1_SAR1_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR1_1_OFC_Q2_QRT1_SAR1_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR1_1_OFC_Q2_QRT1_SAR1_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR1_1_OFC_Q2_QRT1_SAR1_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR1_1_OFC_Q2_QRT1_SAR1_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q2_QRT1_SAR2_0 register description at address offset 0x130
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q2_qrt1_sar2_0
  * rxslicer_ofc_q2_qrt1_sar2_0
  */

typedef union {
  struct {
    uint32_t OFC_Q2_QRT1_SAR2_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q2_QRT1_SAR2_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q2_QRT1_SAR2_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q2_qrt1_sar2_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR2_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR2_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR2_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR2_0_OFC_Q2_QRT1_SAR2_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR2_0_OFC_Q2_QRT1_SAR2_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR2_0_OFC_Q2_QRT1_SAR2_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR2_0_OFC_Q2_QRT1_SAR2_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR2_0_OFC_Q2_QRT1_SAR2_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR2_0_OFC_Q2_QRT1_SAR2_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR2_0_OFC_Q2_QRT1_SAR2_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR2_0_OFC_Q2_QRT1_SAR2_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR2_0_OFC_Q2_QRT1_SAR2_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR2_0_OFC_Q2_QRT1_SAR2_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR2_0_OFC_Q2_QRT1_SAR2_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR2_0_OFC_Q2_QRT1_SAR2_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q2_QRT1_SAR2_1 register description at address offset 0x134
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q2_qrt1_sar2_1
  * rxslicer_ofc_q2_qrt1_sar2_1
  */

typedef union {
  struct {
    uint32_t OFC_Q2_QRT1_SAR2_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q2_QRT1_SAR2_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q2_QRT1_SAR2_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q2_qrt1_sar2_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR2_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR2_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR2_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR2_1_OFC_Q2_QRT1_SAR2_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR2_1_OFC_Q2_QRT1_SAR2_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR2_1_OFC_Q2_QRT1_SAR2_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR2_1_OFC_Q2_QRT1_SAR2_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR2_1_OFC_Q2_QRT1_SAR2_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR2_1_OFC_Q2_QRT1_SAR2_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR2_1_OFC_Q2_QRT1_SAR2_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR2_1_OFC_Q2_QRT1_SAR2_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR2_1_OFC_Q2_QRT1_SAR2_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR2_1_OFC_Q2_QRT1_SAR2_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR2_1_OFC_Q2_QRT1_SAR2_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR2_1_OFC_Q2_QRT1_SAR2_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q2_QRT1_SAR3_0 register description at address offset 0x138
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q2_qrt1_sar3_0
  * rxslicer_ofc_q2_qrt1_sar3_0
  */

typedef union {
  struct {
    uint32_t OFC_Q2_QRT1_SAR3_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q2_QRT1_SAR3_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q2_QRT1_SAR3_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q2_qrt1_sar3_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR3_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR3_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR3_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR3_0_OFC_Q2_QRT1_SAR3_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR3_0_OFC_Q2_QRT1_SAR3_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR3_0_OFC_Q2_QRT1_SAR3_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR3_0_OFC_Q2_QRT1_SAR3_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR3_0_OFC_Q2_QRT1_SAR3_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR3_0_OFC_Q2_QRT1_SAR3_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR3_0_OFC_Q2_QRT1_SAR3_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR3_0_OFC_Q2_QRT1_SAR3_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR3_0_OFC_Q2_QRT1_SAR3_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR3_0_OFC_Q2_QRT1_SAR3_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR3_0_OFC_Q2_QRT1_SAR3_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR3_0_OFC_Q2_QRT1_SAR3_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q2_QRT1_SAR3_1 register description at address offset 0x13c
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q2_qrt1_sar3_1
  * rxslicer_ofc_q2_qrt1_sar3_1
  */

typedef union {
  struct {
    uint32_t OFC_Q2_QRT1_SAR3_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q2_QRT1_SAR3_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q2_QRT1_SAR3_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q2_qrt1_sar3_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR3_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR3_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR3_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR3_1_OFC_Q2_QRT1_SAR3_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR3_1_OFC_Q2_QRT1_SAR3_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR3_1_OFC_Q2_QRT1_SAR3_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR3_1_OFC_Q2_QRT1_SAR3_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR3_1_OFC_Q2_QRT1_SAR3_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR3_1_OFC_Q2_QRT1_SAR3_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR3_1_OFC_Q2_QRT1_SAR3_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR3_1_OFC_Q2_QRT1_SAR3_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR3_1_OFC_Q2_QRT1_SAR3_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR3_1_OFC_Q2_QRT1_SAR3_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR3_1_OFC_Q2_QRT1_SAR3_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR3_1_OFC_Q2_QRT1_SAR3_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q2_QRT2_SAR0_0 register description at address offset 0x140
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q2_qrt2_sar0_0
  * rxslicer_ofc_q2_qrt2_sar0_0
  */

typedef union {
  struct {
    uint32_t OFC_Q2_QRT2_SAR0_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q2_QRT2_SAR0_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q2_QRT2_SAR0_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q2_qrt2_sar0_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR0_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR0_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR0_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR0_0_OFC_Q2_QRT2_SAR0_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR0_0_OFC_Q2_QRT2_SAR0_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR0_0_OFC_Q2_QRT2_SAR0_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR0_0_OFC_Q2_QRT2_SAR0_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR0_0_OFC_Q2_QRT2_SAR0_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR0_0_OFC_Q2_QRT2_SAR0_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR0_0_OFC_Q2_QRT2_SAR0_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR0_0_OFC_Q2_QRT2_SAR0_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR0_0_OFC_Q2_QRT2_SAR0_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR0_0_OFC_Q2_QRT2_SAR0_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR0_0_OFC_Q2_QRT2_SAR0_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR0_0_OFC_Q2_QRT2_SAR0_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q2_QRT2_SAR0_1 register description at address offset 0x144
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q2_qrt2_sar0_1
  * rxslicer_ofc_q2_qrt2_sar0_1
  */

typedef union {
  struct {
    uint32_t OFC_Q2_QRT2_SAR0_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q2_QRT2_SAR0_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q2_QRT2_SAR0_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q2_qrt2_sar0_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR0_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR0_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR0_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR0_1_OFC_Q2_QRT2_SAR0_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR0_1_OFC_Q2_QRT2_SAR0_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR0_1_OFC_Q2_QRT2_SAR0_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR0_1_OFC_Q2_QRT2_SAR0_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR0_1_OFC_Q2_QRT2_SAR0_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR0_1_OFC_Q2_QRT2_SAR0_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR0_1_OFC_Q2_QRT2_SAR0_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR0_1_OFC_Q2_QRT2_SAR0_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR0_1_OFC_Q2_QRT2_SAR0_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR0_1_OFC_Q2_QRT2_SAR0_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR0_1_OFC_Q2_QRT2_SAR0_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR0_1_OFC_Q2_QRT2_SAR0_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q2_QRT2_SAR1_0 register description at address offset 0x148
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q2_qrt2_sar1_0
  * rxslicer_ofc_q2_qrt2_sar1_0
  */

typedef union {
  struct {
    uint32_t OFC_Q2_QRT2_SAR1_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q2_QRT2_SAR1_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q2_QRT2_SAR1_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q2_qrt2_sar1_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR1_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR1_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR1_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR1_0_OFC_Q2_QRT2_SAR1_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR1_0_OFC_Q2_QRT2_SAR1_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR1_0_OFC_Q2_QRT2_SAR1_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR1_0_OFC_Q2_QRT2_SAR1_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR1_0_OFC_Q2_QRT2_SAR1_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR1_0_OFC_Q2_QRT2_SAR1_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR1_0_OFC_Q2_QRT2_SAR1_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR1_0_OFC_Q2_QRT2_SAR1_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR1_0_OFC_Q2_QRT2_SAR1_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR1_0_OFC_Q2_QRT2_SAR1_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR1_0_OFC_Q2_QRT2_SAR1_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR1_0_OFC_Q2_QRT2_SAR1_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q2_QRT2_SAR1_1 register description at address offset 0x14c
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q2_qrt2_sar1_1
  * rxslicer_ofc_q2_qrt2_sar1_1
  */

typedef union {
  struct {
    uint32_t OFC_Q2_QRT2_SAR1_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q2_QRT2_SAR1_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q2_QRT2_SAR1_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q2_qrt2_sar1_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR1_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR1_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR1_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR1_1_OFC_Q2_QRT2_SAR1_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR1_1_OFC_Q2_QRT2_SAR1_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR1_1_OFC_Q2_QRT2_SAR1_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR1_1_OFC_Q2_QRT2_SAR1_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR1_1_OFC_Q2_QRT2_SAR1_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR1_1_OFC_Q2_QRT2_SAR1_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR1_1_OFC_Q2_QRT2_SAR1_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR1_1_OFC_Q2_QRT2_SAR1_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR1_1_OFC_Q2_QRT2_SAR1_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR1_1_OFC_Q2_QRT2_SAR1_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR1_1_OFC_Q2_QRT2_SAR1_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR1_1_OFC_Q2_QRT2_SAR1_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q2_QRT2_SAR2_0 register description at address offset 0x150
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q2_qrt2_sar2_0
  * rxslicer_ofc_q2_qrt2_sar2_0
  */

typedef union {
  struct {
    uint32_t OFC_Q2_QRT2_SAR2_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q2_QRT2_SAR2_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q2_QRT2_SAR2_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q2_qrt2_sar2_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR2_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR2_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR2_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR2_0_OFC_Q2_QRT2_SAR2_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR2_0_OFC_Q2_QRT2_SAR2_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR2_0_OFC_Q2_QRT2_SAR2_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR2_0_OFC_Q2_QRT2_SAR2_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR2_0_OFC_Q2_QRT2_SAR2_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR2_0_OFC_Q2_QRT2_SAR2_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR2_0_OFC_Q2_QRT2_SAR2_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR2_0_OFC_Q2_QRT2_SAR2_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR2_0_OFC_Q2_QRT2_SAR2_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR2_0_OFC_Q2_QRT2_SAR2_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR2_0_OFC_Q2_QRT2_SAR2_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR2_0_OFC_Q2_QRT2_SAR2_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q2_QRT2_SAR2_1 register description at address offset 0x154
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q2_qrt2_sar2_1
  * rxslicer_ofc_q2_qrt2_sar2_1
  */

typedef union {
  struct {
    uint32_t OFC_Q2_QRT2_SAR2_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q2_QRT2_SAR2_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q2_QRT2_SAR2_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q2_qrt2_sar2_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR2_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR2_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR2_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR2_1_OFC_Q2_QRT2_SAR2_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR2_1_OFC_Q2_QRT2_SAR2_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR2_1_OFC_Q2_QRT2_SAR2_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR2_1_OFC_Q2_QRT2_SAR2_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR2_1_OFC_Q2_QRT2_SAR2_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR2_1_OFC_Q2_QRT2_SAR2_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR2_1_OFC_Q2_QRT2_SAR2_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR2_1_OFC_Q2_QRT2_SAR2_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR2_1_OFC_Q2_QRT2_SAR2_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR2_1_OFC_Q2_QRT2_SAR2_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR2_1_OFC_Q2_QRT2_SAR2_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR2_1_OFC_Q2_QRT2_SAR2_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q2_QRT2_SAR3_0 register description at address offset 0x158
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q2_qrt2_sar3_0
  * rxslicer_ofc_q2_qrt2_sar3_0
  */

typedef union {
  struct {
    uint32_t OFC_Q2_QRT2_SAR3_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q2_QRT2_SAR3_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q2_QRT2_SAR3_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q2_qrt2_sar3_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR3_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR3_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR3_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR3_0_OFC_Q2_QRT2_SAR3_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR3_0_OFC_Q2_QRT2_SAR3_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR3_0_OFC_Q2_QRT2_SAR3_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR3_0_OFC_Q2_QRT2_SAR3_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR3_0_OFC_Q2_QRT2_SAR3_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR3_0_OFC_Q2_QRT2_SAR3_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR3_0_OFC_Q2_QRT2_SAR3_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR3_0_OFC_Q2_QRT2_SAR3_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR3_0_OFC_Q2_QRT2_SAR3_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR3_0_OFC_Q2_QRT2_SAR3_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR3_0_OFC_Q2_QRT2_SAR3_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR3_0_OFC_Q2_QRT2_SAR3_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q2_QRT2_SAR3_1 register description at address offset 0x15c
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q2_qrt2_sar3_1
  * rxslicer_ofc_q2_qrt2_sar3_1
  */

typedef union {
  struct {
    uint32_t OFC_Q2_QRT2_SAR3_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q2_QRT2_SAR3_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q2_QRT2_SAR3_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q2_qrt2_sar3_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR3_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR3_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR3_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR3_1_OFC_Q2_QRT2_SAR3_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR3_1_OFC_Q2_QRT2_SAR3_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR3_1_OFC_Q2_QRT2_SAR3_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR3_1_OFC_Q2_QRT2_SAR3_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR3_1_OFC_Q2_QRT2_SAR3_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR3_1_OFC_Q2_QRT2_SAR3_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR3_1_OFC_Q2_QRT2_SAR3_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR3_1_OFC_Q2_QRT2_SAR3_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR3_1_OFC_Q2_QRT2_SAR3_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR3_1_OFC_Q2_QRT2_SAR3_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR3_1_OFC_Q2_QRT2_SAR3_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR3_1_OFC_Q2_QRT2_SAR3_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q2_QRT3_SAR0_0 register description at address offset 0x160
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q2_qrt3_sar0_0
  * rxslicer_ofc_q2_qrt3_sar0_0
  */

typedef union {
  struct {
    uint32_t OFC_Q2_QRT3_SAR0_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q2_QRT3_SAR0_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q2_QRT3_SAR0_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q2_qrt3_sar0_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR0_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR0_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR0_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR0_0_OFC_Q2_QRT3_SAR0_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR0_0_OFC_Q2_QRT3_SAR0_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR0_0_OFC_Q2_QRT3_SAR0_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR0_0_OFC_Q2_QRT3_SAR0_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR0_0_OFC_Q2_QRT3_SAR0_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR0_0_OFC_Q2_QRT3_SAR0_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR0_0_OFC_Q2_QRT3_SAR0_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR0_0_OFC_Q2_QRT3_SAR0_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR0_0_OFC_Q2_QRT3_SAR0_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR0_0_OFC_Q2_QRT3_SAR0_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR0_0_OFC_Q2_QRT3_SAR0_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR0_0_OFC_Q2_QRT3_SAR0_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q2_QRT3_SAR0_1 register description at address offset 0x164
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q2_qrt3_sar0_1
  * rxslicer_ofc_q2_qrt3_sar0_1
  */

typedef union {
  struct {
    uint32_t OFC_Q2_QRT3_SAR0_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q2_QRT3_SAR0_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q2_QRT3_SAR0_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q2_qrt3_sar0_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR0_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR0_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR0_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR0_1_OFC_Q2_QRT3_SAR0_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR0_1_OFC_Q2_QRT3_SAR0_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR0_1_OFC_Q2_QRT3_SAR0_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR0_1_OFC_Q2_QRT3_SAR0_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR0_1_OFC_Q2_QRT3_SAR0_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR0_1_OFC_Q2_QRT3_SAR0_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR0_1_OFC_Q2_QRT3_SAR0_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR0_1_OFC_Q2_QRT3_SAR0_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR0_1_OFC_Q2_QRT3_SAR0_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR0_1_OFC_Q2_QRT3_SAR0_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR0_1_OFC_Q2_QRT3_SAR0_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR0_1_OFC_Q2_QRT3_SAR0_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q2_QRT3_SAR1_0 register description at address offset 0x168
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q2_qrt3_sar1_0
  * rxslicer_ofc_q2_qrt3_sar1_0
  */

typedef union {
  struct {
    uint32_t OFC_Q2_QRT3_SAR1_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q2_QRT3_SAR1_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q2_QRT3_SAR1_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q2_qrt3_sar1_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR1_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR1_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR1_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR1_0_OFC_Q2_QRT3_SAR1_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR1_0_OFC_Q2_QRT3_SAR1_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR1_0_OFC_Q2_QRT3_SAR1_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR1_0_OFC_Q2_QRT3_SAR1_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR1_0_OFC_Q2_QRT3_SAR1_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR1_0_OFC_Q2_QRT3_SAR1_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR1_0_OFC_Q2_QRT3_SAR1_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR1_0_OFC_Q2_QRT3_SAR1_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR1_0_OFC_Q2_QRT3_SAR1_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR1_0_OFC_Q2_QRT3_SAR1_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR1_0_OFC_Q2_QRT3_SAR1_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR1_0_OFC_Q2_QRT3_SAR1_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q2_QRT3_SAR1_1 register description at address offset 0x16c
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q2_qrt3_sar1_1
  * rxslicer_ofc_q2_qrt3_sar1_1
  */

typedef union {
  struct {
    uint32_t OFC_Q2_QRT3_SAR1_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q2_QRT3_SAR1_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q2_QRT3_SAR1_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q2_qrt3_sar1_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR1_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR1_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR1_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR1_1_OFC_Q2_QRT3_SAR1_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR1_1_OFC_Q2_QRT3_SAR1_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR1_1_OFC_Q2_QRT3_SAR1_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR1_1_OFC_Q2_QRT3_SAR1_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR1_1_OFC_Q2_QRT3_SAR1_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR1_1_OFC_Q2_QRT3_SAR1_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR1_1_OFC_Q2_QRT3_SAR1_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR1_1_OFC_Q2_QRT3_SAR1_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR1_1_OFC_Q2_QRT3_SAR1_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR1_1_OFC_Q2_QRT3_SAR1_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR1_1_OFC_Q2_QRT3_SAR1_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR1_1_OFC_Q2_QRT3_SAR1_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q2_QRT3_SAR2_0 register description at address offset 0x170
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q2_qrt3_sar2_0
  * rxslicer_ofc_q2_qrt3_sar2_0
  */

typedef union {
  struct {
    uint32_t OFC_Q2_QRT3_SAR2_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q2_QRT3_SAR2_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q2_QRT3_SAR2_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q2_qrt3_sar2_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR2_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR2_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR2_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR2_0_OFC_Q2_QRT3_SAR2_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR2_0_OFC_Q2_QRT3_SAR2_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR2_0_OFC_Q2_QRT3_SAR2_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR2_0_OFC_Q2_QRT3_SAR2_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR2_0_OFC_Q2_QRT3_SAR2_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR2_0_OFC_Q2_QRT3_SAR2_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR2_0_OFC_Q2_QRT3_SAR2_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR2_0_OFC_Q2_QRT3_SAR2_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR2_0_OFC_Q2_QRT3_SAR2_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR2_0_OFC_Q2_QRT3_SAR2_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR2_0_OFC_Q2_QRT3_SAR2_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR2_0_OFC_Q2_QRT3_SAR2_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q2_QRT3_SAR2_1 register description at address offset 0x174
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q2_qrt3_sar2_1
  * rxslicer_ofc_q2_qrt3_sar2_1
  */

typedef union {
  struct {
    uint32_t OFC_Q2_QRT3_SAR2_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q2_QRT3_SAR2_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q2_QRT3_SAR2_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q2_qrt3_sar2_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR2_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR2_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR2_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR2_1_OFC_Q2_QRT3_SAR2_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR2_1_OFC_Q2_QRT3_SAR2_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR2_1_OFC_Q2_QRT3_SAR2_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR2_1_OFC_Q2_QRT3_SAR2_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR2_1_OFC_Q2_QRT3_SAR2_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR2_1_OFC_Q2_QRT3_SAR2_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR2_1_OFC_Q2_QRT3_SAR2_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR2_1_OFC_Q2_QRT3_SAR2_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR2_1_OFC_Q2_QRT3_SAR2_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR2_1_OFC_Q2_QRT3_SAR2_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR2_1_OFC_Q2_QRT3_SAR2_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR2_1_OFC_Q2_QRT3_SAR2_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q2_QRT3_SAR3_0 register description at address offset 0x178
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q2_qrt3_sar3_0
  * rxslicer_ofc_q2_qrt3_sar3_0
  */

typedef union {
  struct {
    uint32_t OFC_Q2_QRT3_SAR3_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q2_QRT3_SAR3_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q2_QRT3_SAR3_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q2_qrt3_sar3_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR3_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR3_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR3_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR3_0_OFC_Q2_QRT3_SAR3_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR3_0_OFC_Q2_QRT3_SAR3_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR3_0_OFC_Q2_QRT3_SAR3_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR3_0_OFC_Q2_QRT3_SAR3_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR3_0_OFC_Q2_QRT3_SAR3_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR3_0_OFC_Q2_QRT3_SAR3_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR3_0_OFC_Q2_QRT3_SAR3_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR3_0_OFC_Q2_QRT3_SAR3_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR3_0_OFC_Q2_QRT3_SAR3_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR3_0_OFC_Q2_QRT3_SAR3_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR3_0_OFC_Q2_QRT3_SAR3_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR3_0_OFC_Q2_QRT3_SAR3_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q2_QRT3_SAR3_1 register description at address offset 0x17c
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q2_qrt3_sar3_1
  * rxslicer_ofc_q2_qrt3_sar3_1
  */

typedef union {
  struct {
    uint32_t OFC_Q2_QRT3_SAR3_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q2_QRT3_SAR3_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q2_QRT3_SAR3_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q2_qrt3_sar3_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR3_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR3_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR3_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR3_1_OFC_Q2_QRT3_SAR3_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR3_1_OFC_Q2_QRT3_SAR3_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR3_1_OFC_Q2_QRT3_SAR3_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR3_1_OFC_Q2_QRT3_SAR3_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR3_1_OFC_Q2_QRT3_SAR3_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR3_1_OFC_Q2_QRT3_SAR3_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR3_1_OFC_Q2_QRT3_SAR3_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR3_1_OFC_Q2_QRT3_SAR3_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR3_1_OFC_Q2_QRT3_SAR3_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR3_1_OFC_Q2_QRT3_SAR3_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR3_1_OFC_Q2_QRT3_SAR3_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR3_1_OFC_Q2_QRT3_SAR3_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q3_QRT0_SAR0_0 register description at address offset 0x180
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q3_qrt0_sar0_0
  * rxslicer_ofc_q3_qrt0_sar0_0
  */

typedef union {
  struct {
    uint32_t OFC_Q3_QRT0_SAR0_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q3_QRT0_SAR0_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q3_QRT0_SAR0_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q3_qrt0_sar0_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR0_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR0_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR0_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR0_0_OFC_Q3_QRT0_SAR0_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR0_0_OFC_Q3_QRT0_SAR0_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR0_0_OFC_Q3_QRT0_SAR0_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR0_0_OFC_Q3_QRT0_SAR0_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR0_0_OFC_Q3_QRT0_SAR0_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR0_0_OFC_Q3_QRT0_SAR0_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR0_0_OFC_Q3_QRT0_SAR0_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR0_0_OFC_Q3_QRT0_SAR0_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR0_0_OFC_Q3_QRT0_SAR0_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR0_0_OFC_Q3_QRT0_SAR0_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR0_0_OFC_Q3_QRT0_SAR0_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR0_0_OFC_Q3_QRT0_SAR0_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q3_QRT0_SAR0_1 register description at address offset 0x184
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q3_qrt0_sar0_1
  * rxslicer_ofc_q3_qrt0_sar0_1
  */

typedef union {
  struct {
    uint32_t OFC_Q3_QRT0_SAR0_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q3_QRT0_SAR0_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q3_QRT0_SAR0_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q3_qrt0_sar0_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR0_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR0_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR0_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR0_1_OFC_Q3_QRT0_SAR0_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR0_1_OFC_Q3_QRT0_SAR0_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR0_1_OFC_Q3_QRT0_SAR0_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR0_1_OFC_Q3_QRT0_SAR0_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR0_1_OFC_Q3_QRT0_SAR0_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR0_1_OFC_Q3_QRT0_SAR0_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR0_1_OFC_Q3_QRT0_SAR0_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR0_1_OFC_Q3_QRT0_SAR0_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR0_1_OFC_Q3_QRT0_SAR0_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR0_1_OFC_Q3_QRT0_SAR0_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR0_1_OFC_Q3_QRT0_SAR0_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR0_1_OFC_Q3_QRT0_SAR0_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q3_QRT0_SAR1_0 register description at address offset 0x188
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q3_qrt0_sar1_0
  * rxslicer_ofc_q3_qrt0_sar1_0
  */

typedef union {
  struct {
    uint32_t OFC_Q3_QRT0_SAR1_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q3_QRT0_SAR1_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q3_QRT0_SAR1_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q3_qrt0_sar1_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR1_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR1_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR1_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR1_0_OFC_Q3_QRT0_SAR1_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR1_0_OFC_Q3_QRT0_SAR1_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR1_0_OFC_Q3_QRT0_SAR1_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR1_0_OFC_Q3_QRT0_SAR1_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR1_0_OFC_Q3_QRT0_SAR1_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR1_0_OFC_Q3_QRT0_SAR1_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR1_0_OFC_Q3_QRT0_SAR1_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR1_0_OFC_Q3_QRT0_SAR1_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR1_0_OFC_Q3_QRT0_SAR1_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR1_0_OFC_Q3_QRT0_SAR1_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR1_0_OFC_Q3_QRT0_SAR1_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR1_0_OFC_Q3_QRT0_SAR1_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q3_QRT0_SAR1_1 register description at address offset 0x18c
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q3_qrt0_sar1_1
  * rxslicer_ofc_q3_qrt0_sar1_1
  */

typedef union {
  struct {
    uint32_t OFC_Q3_QRT0_SAR1_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q3_QRT0_SAR1_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q3_QRT0_SAR1_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q3_qrt0_sar1_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR1_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR1_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR1_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR1_1_OFC_Q3_QRT0_SAR1_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR1_1_OFC_Q3_QRT0_SAR1_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR1_1_OFC_Q3_QRT0_SAR1_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR1_1_OFC_Q3_QRT0_SAR1_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR1_1_OFC_Q3_QRT0_SAR1_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR1_1_OFC_Q3_QRT0_SAR1_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR1_1_OFC_Q3_QRT0_SAR1_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR1_1_OFC_Q3_QRT0_SAR1_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR1_1_OFC_Q3_QRT0_SAR1_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR1_1_OFC_Q3_QRT0_SAR1_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR1_1_OFC_Q3_QRT0_SAR1_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR1_1_OFC_Q3_QRT0_SAR1_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q3_QRT0_SAR2_0 register description at address offset 0x190
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q3_qrt0_sar2_0
  * rxslicer_ofc_q3_qrt0_sar2_0
  */

typedef union {
  struct {
    uint32_t OFC_Q3_QRT0_SAR2_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q3_QRT0_SAR2_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q3_QRT0_SAR2_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q3_qrt0_sar2_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR2_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR2_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR2_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR2_0_OFC_Q3_QRT0_SAR2_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR2_0_OFC_Q3_QRT0_SAR2_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR2_0_OFC_Q3_QRT0_SAR2_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR2_0_OFC_Q3_QRT0_SAR2_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR2_0_OFC_Q3_QRT0_SAR2_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR2_0_OFC_Q3_QRT0_SAR2_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR2_0_OFC_Q3_QRT0_SAR2_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR2_0_OFC_Q3_QRT0_SAR2_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR2_0_OFC_Q3_QRT0_SAR2_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR2_0_OFC_Q3_QRT0_SAR2_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR2_0_OFC_Q3_QRT0_SAR2_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR2_0_OFC_Q3_QRT0_SAR2_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q3_QRT0_SAR2_1 register description at address offset 0x194
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q3_qrt0_sar2_1
  * rxslicer_ofc_q3_qrt0_sar2_1
  */

typedef union {
  struct {
    uint32_t OFC_Q3_QRT0_SAR2_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q3_QRT0_SAR2_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q3_QRT0_SAR2_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q3_qrt0_sar2_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR2_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR2_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR2_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR2_1_OFC_Q3_QRT0_SAR2_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR2_1_OFC_Q3_QRT0_SAR2_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR2_1_OFC_Q3_QRT0_SAR2_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR2_1_OFC_Q3_QRT0_SAR2_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR2_1_OFC_Q3_QRT0_SAR2_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR2_1_OFC_Q3_QRT0_SAR2_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR2_1_OFC_Q3_QRT0_SAR2_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR2_1_OFC_Q3_QRT0_SAR2_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR2_1_OFC_Q3_QRT0_SAR2_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR2_1_OFC_Q3_QRT0_SAR2_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR2_1_OFC_Q3_QRT0_SAR2_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR2_1_OFC_Q3_QRT0_SAR2_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q3_QRT0_SAR3_0 register description at address offset 0x198
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q3_qrt0_sar3_0
  * rxslicer_ofc_q3_qrt0_sar3_0
  */

typedef union {
  struct {
    uint32_t OFC_Q3_QRT0_SAR3_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q3_QRT0_SAR3_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q3_QRT0_SAR3_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q3_qrt0_sar3_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR3_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR3_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR3_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR3_0_OFC_Q3_QRT0_SAR3_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR3_0_OFC_Q3_QRT0_SAR3_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR3_0_OFC_Q3_QRT0_SAR3_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR3_0_OFC_Q3_QRT0_SAR3_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR3_0_OFC_Q3_QRT0_SAR3_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR3_0_OFC_Q3_QRT0_SAR3_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR3_0_OFC_Q3_QRT0_SAR3_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR3_0_OFC_Q3_QRT0_SAR3_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR3_0_OFC_Q3_QRT0_SAR3_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR3_0_OFC_Q3_QRT0_SAR3_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR3_0_OFC_Q3_QRT0_SAR3_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR3_0_OFC_Q3_QRT0_SAR3_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q3_QRT0_SAR3_1 register description at address offset 0x19c
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q3_qrt0_sar3_1
  * rxslicer_ofc_q3_qrt0_sar3_1
  */

typedef union {
  struct {
    uint32_t OFC_Q3_QRT0_SAR3_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q3_QRT0_SAR3_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q3_QRT0_SAR3_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q3_qrt0_sar3_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR3_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR3_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR3_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR3_1_OFC_Q3_QRT0_SAR3_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR3_1_OFC_Q3_QRT0_SAR3_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR3_1_OFC_Q3_QRT0_SAR3_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR3_1_OFC_Q3_QRT0_SAR3_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR3_1_OFC_Q3_QRT0_SAR3_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR3_1_OFC_Q3_QRT0_SAR3_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR3_1_OFC_Q3_QRT0_SAR3_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR3_1_OFC_Q3_QRT0_SAR3_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR3_1_OFC_Q3_QRT0_SAR3_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR3_1_OFC_Q3_QRT0_SAR3_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR3_1_OFC_Q3_QRT0_SAR3_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR3_1_OFC_Q3_QRT0_SAR3_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q3_QRT1_SAR0_0 register description at address offset 0x1a0
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q3_qrt1_sar0_0
  * rxslicer_ofc_q3_qrt1_sar0_0
  */

typedef union {
  struct {
    uint32_t OFC_Q3_QRT1_SAR0_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q3_QRT1_SAR0_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q3_QRT1_SAR0_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q3_qrt1_sar0_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR0_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR0_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR0_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR0_0_OFC_Q3_QRT1_SAR0_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR0_0_OFC_Q3_QRT1_SAR0_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR0_0_OFC_Q3_QRT1_SAR0_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR0_0_OFC_Q3_QRT1_SAR0_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR0_0_OFC_Q3_QRT1_SAR0_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR0_0_OFC_Q3_QRT1_SAR0_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR0_0_OFC_Q3_QRT1_SAR0_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR0_0_OFC_Q3_QRT1_SAR0_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR0_0_OFC_Q3_QRT1_SAR0_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR0_0_OFC_Q3_QRT1_SAR0_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR0_0_OFC_Q3_QRT1_SAR0_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR0_0_OFC_Q3_QRT1_SAR0_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q3_QRT1_SAR0_1 register description at address offset 0x1a4
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q3_qrt1_sar0_1
  * rxslicer_ofc_q3_qrt1_sar0_1
  */

typedef union {
  struct {
    uint32_t OFC_Q3_QRT1_SAR0_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q3_QRT1_SAR0_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q3_QRT1_SAR0_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q3_qrt1_sar0_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR0_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR0_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR0_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR0_1_OFC_Q3_QRT1_SAR0_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR0_1_OFC_Q3_QRT1_SAR0_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR0_1_OFC_Q3_QRT1_SAR0_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR0_1_OFC_Q3_QRT1_SAR0_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR0_1_OFC_Q3_QRT1_SAR0_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR0_1_OFC_Q3_QRT1_SAR0_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR0_1_OFC_Q3_QRT1_SAR0_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR0_1_OFC_Q3_QRT1_SAR0_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR0_1_OFC_Q3_QRT1_SAR0_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR0_1_OFC_Q3_QRT1_SAR0_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR0_1_OFC_Q3_QRT1_SAR0_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR0_1_OFC_Q3_QRT1_SAR0_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q3_QRT1_SAR1_0 register description at address offset 0x1a8
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q3_qrt1_sar1_0
  * rxslicer_ofc_q3_qrt1_sar1_0
  */

typedef union {
  struct {
    uint32_t OFC_Q3_QRT1_SAR1_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q3_QRT1_SAR1_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q3_QRT1_SAR1_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q3_qrt1_sar1_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR1_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR1_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR1_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR1_0_OFC_Q3_QRT1_SAR1_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR1_0_OFC_Q3_QRT1_SAR1_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR1_0_OFC_Q3_QRT1_SAR1_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR1_0_OFC_Q3_QRT1_SAR1_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR1_0_OFC_Q3_QRT1_SAR1_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR1_0_OFC_Q3_QRT1_SAR1_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR1_0_OFC_Q3_QRT1_SAR1_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR1_0_OFC_Q3_QRT1_SAR1_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR1_0_OFC_Q3_QRT1_SAR1_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR1_0_OFC_Q3_QRT1_SAR1_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR1_0_OFC_Q3_QRT1_SAR1_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR1_0_OFC_Q3_QRT1_SAR1_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q3_QRT1_SAR1_1 register description at address offset 0x1ac
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q3_qrt1_sar1_1
  * rxslicer_ofc_q3_qrt1_sar1_1
  */

typedef union {
  struct {
    uint32_t OFC_Q3_QRT1_SAR1_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q3_QRT1_SAR1_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q3_QRT1_SAR1_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q3_qrt1_sar1_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR1_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR1_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR1_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR1_1_OFC_Q3_QRT1_SAR1_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR1_1_OFC_Q3_QRT1_SAR1_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR1_1_OFC_Q3_QRT1_SAR1_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR1_1_OFC_Q3_QRT1_SAR1_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR1_1_OFC_Q3_QRT1_SAR1_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR1_1_OFC_Q3_QRT1_SAR1_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR1_1_OFC_Q3_QRT1_SAR1_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR1_1_OFC_Q3_QRT1_SAR1_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR1_1_OFC_Q3_QRT1_SAR1_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR1_1_OFC_Q3_QRT1_SAR1_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR1_1_OFC_Q3_QRT1_SAR1_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR1_1_OFC_Q3_QRT1_SAR1_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q3_QRT1_SAR2_0 register description at address offset 0x1b0
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q3_qrt1_sar2_0
  * rxslicer_ofc_q3_qrt1_sar2_0
  */

typedef union {
  struct {
    uint32_t OFC_Q3_QRT1_SAR2_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q3_QRT1_SAR2_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q3_QRT1_SAR2_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q3_qrt1_sar2_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR2_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR2_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR2_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR2_0_OFC_Q3_QRT1_SAR2_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR2_0_OFC_Q3_QRT1_SAR2_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR2_0_OFC_Q3_QRT1_SAR2_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR2_0_OFC_Q3_QRT1_SAR2_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR2_0_OFC_Q3_QRT1_SAR2_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR2_0_OFC_Q3_QRT1_SAR2_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR2_0_OFC_Q3_QRT1_SAR2_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR2_0_OFC_Q3_QRT1_SAR2_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR2_0_OFC_Q3_QRT1_SAR2_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR2_0_OFC_Q3_QRT1_SAR2_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR2_0_OFC_Q3_QRT1_SAR2_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR2_0_OFC_Q3_QRT1_SAR2_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q3_QRT1_SAR2_1 register description at address offset 0x1b4
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q3_qrt1_sar2_1
  * rxslicer_ofc_q3_qrt1_sar2_1
  */

typedef union {
  struct {
    uint32_t OFC_Q3_QRT1_SAR2_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q3_QRT1_SAR2_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q3_QRT1_SAR2_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q3_qrt1_sar2_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR2_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR2_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR2_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR2_1_OFC_Q3_QRT1_SAR2_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR2_1_OFC_Q3_QRT1_SAR2_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR2_1_OFC_Q3_QRT1_SAR2_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR2_1_OFC_Q3_QRT1_SAR2_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR2_1_OFC_Q3_QRT1_SAR2_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR2_1_OFC_Q3_QRT1_SAR2_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR2_1_OFC_Q3_QRT1_SAR2_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR2_1_OFC_Q3_QRT1_SAR2_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR2_1_OFC_Q3_QRT1_SAR2_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR2_1_OFC_Q3_QRT1_SAR2_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR2_1_OFC_Q3_QRT1_SAR2_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR2_1_OFC_Q3_QRT1_SAR2_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q3_QRT1_SAR3_0 register description at address offset 0x1b8
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q3_qrt1_sar3_0
  * rxslicer_ofc_q3_qrt1_sar3_0
  */

typedef union {
  struct {
    uint32_t OFC_Q3_QRT1_SAR3_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q3_QRT1_SAR3_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q3_QRT1_SAR3_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q3_qrt1_sar3_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR3_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR3_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR3_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR3_0_OFC_Q3_QRT1_SAR3_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR3_0_OFC_Q3_QRT1_SAR3_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR3_0_OFC_Q3_QRT1_SAR3_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR3_0_OFC_Q3_QRT1_SAR3_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR3_0_OFC_Q3_QRT1_SAR3_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR3_0_OFC_Q3_QRT1_SAR3_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR3_0_OFC_Q3_QRT1_SAR3_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR3_0_OFC_Q3_QRT1_SAR3_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR3_0_OFC_Q3_QRT1_SAR3_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR3_0_OFC_Q3_QRT1_SAR3_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR3_0_OFC_Q3_QRT1_SAR3_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR3_0_OFC_Q3_QRT1_SAR3_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q3_QRT1_SAR3_1 register description at address offset 0x1bc
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q3_qrt1_sar3_1
  * rxslicer_ofc_q3_qrt1_sar3_1
  */

typedef union {
  struct {
    uint32_t OFC_Q3_QRT1_SAR3_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q3_QRT1_SAR3_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q3_QRT1_SAR3_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q3_qrt1_sar3_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR3_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR3_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR3_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR3_1_OFC_Q3_QRT1_SAR3_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR3_1_OFC_Q3_QRT1_SAR3_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR3_1_OFC_Q3_QRT1_SAR3_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR3_1_OFC_Q3_QRT1_SAR3_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR3_1_OFC_Q3_QRT1_SAR3_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR3_1_OFC_Q3_QRT1_SAR3_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR3_1_OFC_Q3_QRT1_SAR3_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR3_1_OFC_Q3_QRT1_SAR3_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR3_1_OFC_Q3_QRT1_SAR3_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR3_1_OFC_Q3_QRT1_SAR3_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR3_1_OFC_Q3_QRT1_SAR3_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR3_1_OFC_Q3_QRT1_SAR3_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q3_QRT2_SAR0_0 register description at address offset 0x1c0
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q3_qrt2_sar0_0
  * rxslicer_ofc_q3_qrt2_sar0_0
  */

typedef union {
  struct {
    uint32_t OFC_Q3_QRT2_SAR0_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q3_QRT2_SAR0_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q3_QRT2_SAR0_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q3_qrt2_sar0_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR0_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR0_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR0_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR0_0_OFC_Q3_QRT2_SAR0_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR0_0_OFC_Q3_QRT2_SAR0_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR0_0_OFC_Q3_QRT2_SAR0_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR0_0_OFC_Q3_QRT2_SAR0_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR0_0_OFC_Q3_QRT2_SAR0_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR0_0_OFC_Q3_QRT2_SAR0_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR0_0_OFC_Q3_QRT2_SAR0_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR0_0_OFC_Q3_QRT2_SAR0_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR0_0_OFC_Q3_QRT2_SAR0_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR0_0_OFC_Q3_QRT2_SAR0_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR0_0_OFC_Q3_QRT2_SAR0_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR0_0_OFC_Q3_QRT2_SAR0_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q3_QRT2_SAR0_1 register description at address offset 0x1c4
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q3_qrt2_sar0_1
  * rxslicer_ofc_q3_qrt2_sar0_1
  */

typedef union {
  struct {
    uint32_t OFC_Q3_QRT2_SAR0_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q3_QRT2_SAR0_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q3_QRT2_SAR0_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q3_qrt2_sar0_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR0_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR0_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR0_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR0_1_OFC_Q3_QRT2_SAR0_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR0_1_OFC_Q3_QRT2_SAR0_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR0_1_OFC_Q3_QRT2_SAR0_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR0_1_OFC_Q3_QRT2_SAR0_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR0_1_OFC_Q3_QRT2_SAR0_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR0_1_OFC_Q3_QRT2_SAR0_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR0_1_OFC_Q3_QRT2_SAR0_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR0_1_OFC_Q3_QRT2_SAR0_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR0_1_OFC_Q3_QRT2_SAR0_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR0_1_OFC_Q3_QRT2_SAR0_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR0_1_OFC_Q3_QRT2_SAR0_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR0_1_OFC_Q3_QRT2_SAR0_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q3_QRT2_SAR1_0 register description at address offset 0x1c8
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q3_qrt2_sar1_0
  * rxslicer_ofc_q3_qrt2_sar1_0
  */

typedef union {
  struct {
    uint32_t OFC_Q3_QRT2_SAR1_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q3_QRT2_SAR1_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q3_QRT2_SAR1_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q3_qrt2_sar1_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR1_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR1_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR1_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR1_0_OFC_Q3_QRT2_SAR1_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR1_0_OFC_Q3_QRT2_SAR1_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR1_0_OFC_Q3_QRT2_SAR1_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR1_0_OFC_Q3_QRT2_SAR1_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR1_0_OFC_Q3_QRT2_SAR1_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR1_0_OFC_Q3_QRT2_SAR1_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR1_0_OFC_Q3_QRT2_SAR1_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR1_0_OFC_Q3_QRT2_SAR1_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR1_0_OFC_Q3_QRT2_SAR1_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR1_0_OFC_Q3_QRT2_SAR1_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR1_0_OFC_Q3_QRT2_SAR1_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR1_0_OFC_Q3_QRT2_SAR1_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q3_QRT2_SAR1_1 register description at address offset 0x1cc
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q3_qrt2_sar1_1
  * rxslicer_ofc_q3_qrt2_sar1_1
  */

typedef union {
  struct {
    uint32_t OFC_Q3_QRT2_SAR1_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q3_QRT2_SAR1_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q3_QRT2_SAR1_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q3_qrt2_sar1_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR1_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR1_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR1_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR1_1_OFC_Q3_QRT2_SAR1_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR1_1_OFC_Q3_QRT2_SAR1_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR1_1_OFC_Q3_QRT2_SAR1_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR1_1_OFC_Q3_QRT2_SAR1_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR1_1_OFC_Q3_QRT2_SAR1_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR1_1_OFC_Q3_QRT2_SAR1_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR1_1_OFC_Q3_QRT2_SAR1_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR1_1_OFC_Q3_QRT2_SAR1_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR1_1_OFC_Q3_QRT2_SAR1_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR1_1_OFC_Q3_QRT2_SAR1_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR1_1_OFC_Q3_QRT2_SAR1_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR1_1_OFC_Q3_QRT2_SAR1_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q3_QRT2_SAR2_0 register description at address offset 0x1d0
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q3_qrt2_sar2_0
  * rxslicer_ofc_q3_qrt2_sar2_0
  */

typedef union {
  struct {
    uint32_t OFC_Q3_QRT2_SAR2_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q3_QRT2_SAR2_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q3_QRT2_SAR2_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q3_qrt2_sar2_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR2_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR2_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR2_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR2_0_OFC_Q3_QRT2_SAR2_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR2_0_OFC_Q3_QRT2_SAR2_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR2_0_OFC_Q3_QRT2_SAR2_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR2_0_OFC_Q3_QRT2_SAR2_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR2_0_OFC_Q3_QRT2_SAR2_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR2_0_OFC_Q3_QRT2_SAR2_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR2_0_OFC_Q3_QRT2_SAR2_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR2_0_OFC_Q3_QRT2_SAR2_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR2_0_OFC_Q3_QRT2_SAR2_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR2_0_OFC_Q3_QRT2_SAR2_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR2_0_OFC_Q3_QRT2_SAR2_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR2_0_OFC_Q3_QRT2_SAR2_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q3_QRT2_SAR2_1 register description at address offset 0x1d4
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q3_qrt2_sar2_1
  * rxslicer_ofc_q3_qrt2_sar2_1
  */

typedef union {
  struct {
    uint32_t OFC_Q3_QRT2_SAR2_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q3_QRT2_SAR2_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q3_QRT2_SAR2_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q3_qrt2_sar2_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR2_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR2_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR2_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR2_1_OFC_Q3_QRT2_SAR2_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR2_1_OFC_Q3_QRT2_SAR2_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR2_1_OFC_Q3_QRT2_SAR2_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR2_1_OFC_Q3_QRT2_SAR2_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR2_1_OFC_Q3_QRT2_SAR2_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR2_1_OFC_Q3_QRT2_SAR2_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR2_1_OFC_Q3_QRT2_SAR2_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR2_1_OFC_Q3_QRT2_SAR2_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR2_1_OFC_Q3_QRT2_SAR2_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR2_1_OFC_Q3_QRT2_SAR2_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR2_1_OFC_Q3_QRT2_SAR2_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR2_1_OFC_Q3_QRT2_SAR2_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q3_QRT2_SAR3_0 register description at address offset 0x1d8
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q3_qrt2_sar3_0
  * rxslicer_ofc_q3_qrt2_sar3_0
  */

typedef union {
  struct {
    uint32_t OFC_Q3_QRT2_SAR3_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q3_QRT2_SAR3_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q3_QRT2_SAR3_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q3_qrt2_sar3_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR3_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR3_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR3_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR3_0_OFC_Q3_QRT2_SAR3_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR3_0_OFC_Q3_QRT2_SAR3_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR3_0_OFC_Q3_QRT2_SAR3_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR3_0_OFC_Q3_QRT2_SAR3_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR3_0_OFC_Q3_QRT2_SAR3_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR3_0_OFC_Q3_QRT2_SAR3_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR3_0_OFC_Q3_QRT2_SAR3_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR3_0_OFC_Q3_QRT2_SAR3_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR3_0_OFC_Q3_QRT2_SAR3_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR3_0_OFC_Q3_QRT2_SAR3_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR3_0_OFC_Q3_QRT2_SAR3_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR3_0_OFC_Q3_QRT2_SAR3_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q3_QRT2_SAR3_1 register description at address offset 0x1dc
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q3_qrt2_sar3_1
  * rxslicer_ofc_q3_qrt2_sar3_1
  */

typedef union {
  struct {
    uint32_t OFC_Q3_QRT2_SAR3_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q3_QRT2_SAR3_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q3_QRT2_SAR3_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q3_qrt2_sar3_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR3_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR3_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR3_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR3_1_OFC_Q3_QRT2_SAR3_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR3_1_OFC_Q3_QRT2_SAR3_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR3_1_OFC_Q3_QRT2_SAR3_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR3_1_OFC_Q3_QRT2_SAR3_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR3_1_OFC_Q3_QRT2_SAR3_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR3_1_OFC_Q3_QRT2_SAR3_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR3_1_OFC_Q3_QRT2_SAR3_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR3_1_OFC_Q3_QRT2_SAR3_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR3_1_OFC_Q3_QRT2_SAR3_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR3_1_OFC_Q3_QRT2_SAR3_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR3_1_OFC_Q3_QRT2_SAR3_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR3_1_OFC_Q3_QRT2_SAR3_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q3_QRT3_SAR0_0 register description at address offset 0x1e0
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q3_qrt3_sar0_0
  * rxslicer_ofc_q3_qrt3_sar0_0
  */

typedef union {
  struct {
    uint32_t OFC_Q3_QRT3_SAR0_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q3_QRT3_SAR0_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q3_QRT3_SAR0_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q3_qrt3_sar0_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR0_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR0_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR0_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR0_0_OFC_Q3_QRT3_SAR0_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR0_0_OFC_Q3_QRT3_SAR0_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR0_0_OFC_Q3_QRT3_SAR0_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR0_0_OFC_Q3_QRT3_SAR0_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR0_0_OFC_Q3_QRT3_SAR0_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR0_0_OFC_Q3_QRT3_SAR0_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR0_0_OFC_Q3_QRT3_SAR0_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR0_0_OFC_Q3_QRT3_SAR0_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR0_0_OFC_Q3_QRT3_SAR0_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR0_0_OFC_Q3_QRT3_SAR0_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR0_0_OFC_Q3_QRT3_SAR0_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR0_0_OFC_Q3_QRT3_SAR0_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q3_QRT3_SAR0_1 register description at address offset 0x1e4
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q3_qrt3_sar0_1
  * rxslicer_ofc_q3_qrt3_sar0_1
  */

typedef union {
  struct {
    uint32_t OFC_Q3_QRT3_SAR0_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q3_QRT3_SAR0_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q3_QRT3_SAR0_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q3_qrt3_sar0_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR0_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR0_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR0_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR0_1_OFC_Q3_QRT3_SAR0_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR0_1_OFC_Q3_QRT3_SAR0_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR0_1_OFC_Q3_QRT3_SAR0_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR0_1_OFC_Q3_QRT3_SAR0_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR0_1_OFC_Q3_QRT3_SAR0_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR0_1_OFC_Q3_QRT3_SAR0_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR0_1_OFC_Q3_QRT3_SAR0_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR0_1_OFC_Q3_QRT3_SAR0_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR0_1_OFC_Q3_QRT3_SAR0_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR0_1_OFC_Q3_QRT3_SAR0_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR0_1_OFC_Q3_QRT3_SAR0_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR0_1_OFC_Q3_QRT3_SAR0_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q3_QRT3_SAR1_0 register description at address offset 0x1e8
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q3_qrt3_sar1_0
  * rxslicer_ofc_q3_qrt3_sar1_0
  */

typedef union {
  struct {
    uint32_t OFC_Q3_QRT3_SAR1_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q3_QRT3_SAR1_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q3_QRT3_SAR1_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q3_qrt3_sar1_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR1_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR1_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR1_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR1_0_OFC_Q3_QRT3_SAR1_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR1_0_OFC_Q3_QRT3_SAR1_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR1_0_OFC_Q3_QRT3_SAR1_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR1_0_OFC_Q3_QRT3_SAR1_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR1_0_OFC_Q3_QRT3_SAR1_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR1_0_OFC_Q3_QRT3_SAR1_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR1_0_OFC_Q3_QRT3_SAR1_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR1_0_OFC_Q3_QRT3_SAR1_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR1_0_OFC_Q3_QRT3_SAR1_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR1_0_OFC_Q3_QRT3_SAR1_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR1_0_OFC_Q3_QRT3_SAR1_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR1_0_OFC_Q3_QRT3_SAR1_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q3_QRT3_SAR1_1 register description at address offset 0x1ec
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q3_qrt3_sar1_1
  * rxslicer_ofc_q3_qrt3_sar1_1
  */

typedef union {
  struct {
    uint32_t OFC_Q3_QRT3_SAR1_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q3_QRT3_SAR1_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q3_QRT3_SAR1_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q3_qrt3_sar1_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR1_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR1_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR1_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR1_1_OFC_Q3_QRT3_SAR1_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR1_1_OFC_Q3_QRT3_SAR1_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR1_1_OFC_Q3_QRT3_SAR1_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR1_1_OFC_Q3_QRT3_SAR1_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR1_1_OFC_Q3_QRT3_SAR1_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR1_1_OFC_Q3_QRT3_SAR1_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR1_1_OFC_Q3_QRT3_SAR1_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR1_1_OFC_Q3_QRT3_SAR1_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR1_1_OFC_Q3_QRT3_SAR1_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR1_1_OFC_Q3_QRT3_SAR1_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR1_1_OFC_Q3_QRT3_SAR1_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR1_1_OFC_Q3_QRT3_SAR1_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q3_QRT3_SAR2_0 register description at address offset 0x1f0
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q3_qrt3_sar2_0
  * rxslicer_ofc_q3_qrt3_sar2_0
  */

typedef union {
  struct {
    uint32_t OFC_Q3_QRT3_SAR2_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q3_QRT3_SAR2_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q3_QRT3_SAR2_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q3_qrt3_sar2_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR2_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR2_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR2_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR2_0_OFC_Q3_QRT3_SAR2_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR2_0_OFC_Q3_QRT3_SAR2_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR2_0_OFC_Q3_QRT3_SAR2_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR2_0_OFC_Q3_QRT3_SAR2_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR2_0_OFC_Q3_QRT3_SAR2_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR2_0_OFC_Q3_QRT3_SAR2_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR2_0_OFC_Q3_QRT3_SAR2_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR2_0_OFC_Q3_QRT3_SAR2_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR2_0_OFC_Q3_QRT3_SAR2_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR2_0_OFC_Q3_QRT3_SAR2_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR2_0_OFC_Q3_QRT3_SAR2_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR2_0_OFC_Q3_QRT3_SAR2_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q3_QRT3_SAR2_1 register description at address offset 0x1f4
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q3_qrt3_sar2_1
  * rxslicer_ofc_q3_qrt3_sar2_1
  */

typedef union {
  struct {
    uint32_t OFC_Q3_QRT3_SAR2_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q3_QRT3_SAR2_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q3_QRT3_SAR2_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q3_qrt3_sar2_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR2_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR2_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR2_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR2_1_OFC_Q3_QRT3_SAR2_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR2_1_OFC_Q3_QRT3_SAR2_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR2_1_OFC_Q3_QRT3_SAR2_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR2_1_OFC_Q3_QRT3_SAR2_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR2_1_OFC_Q3_QRT3_SAR2_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR2_1_OFC_Q3_QRT3_SAR2_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR2_1_OFC_Q3_QRT3_SAR2_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR2_1_OFC_Q3_QRT3_SAR2_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR2_1_OFC_Q3_QRT3_SAR2_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR2_1_OFC_Q3_QRT3_SAR2_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR2_1_OFC_Q3_QRT3_SAR2_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR2_1_OFC_Q3_QRT3_SAR2_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q3_QRT3_SAR3_0 register description at address offset 0x1f8
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q3_qrt3_sar3_0
  * rxslicer_ofc_q3_qrt3_sar3_0
  */

typedef union {
  struct {
    uint32_t OFC_Q3_QRT3_SAR3_SLC0_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q3_QRT3_SAR3_SLC1_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q3_QRT3_SAR3_SLC2_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q3_qrt3_sar3_0_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR3_0_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR3_0_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR3_0_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR3_0_OFC_Q3_QRT3_SAR3_SLC0_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR3_0_OFC_Q3_QRT3_SAR3_SLC0_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR3_0_OFC_Q3_QRT3_SAR3_SLC0_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR3_0_OFC_Q3_QRT3_SAR3_SLC0_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR3_0_OFC_Q3_QRT3_SAR3_SLC1_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR3_0_OFC_Q3_QRT3_SAR3_SLC1_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR3_0_OFC_Q3_QRT3_SAR3_SLC1_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR3_0_OFC_Q3_QRT3_SAR3_SLC1_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR3_0_OFC_Q3_QRT3_SAR3_SLC2_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR3_0_OFC_Q3_QRT3_SAR3_SLC2_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR3_0_OFC_Q3_QRT3_SAR3_SLC2_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR3_0_OFC_Q3_QRT3_SAR3_SLC2_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_Q3_QRT3_SAR3_1 register description at address offset 0x1fc
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_q3_qrt3_sar3_1
  * rxslicer_ofc_q3_qrt3_sar3_1
  */

typedef union {
  struct {
    uint32_t OFC_Q3_QRT3_SAR3_SLC3_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="0" ResetValue="0x0"
    uint32_t OFC_Q3_QRT3_SAR3_SLC4_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="8" ResetValue="0x0"
    uint32_t OFC_Q3_QRT3_SAR3_SLC5_SIGN_GRAYALT : 8;
    ///< individual SAR slicer OFC control code
    ///< AccessType="RW/V" BitOffset="16" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_q3_qrt3_sar3_1_reg_t;

#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR3_1_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR3_1_RD_MASK (0x00ffffffU)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR3_1_WR_MASK (0x00ffffffU)


///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR3_1_OFC_Q3_QRT3_SAR3_SLC3_SIGN_GRAYALT_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR3_1_OFC_Q3_QRT3_SAR3_SLC3_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR3_1_OFC_Q3_QRT3_SAR3_SLC3_SIGN_GRAYALT_BF_MSK (0x000000FF)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR3_1_OFC_Q3_QRT3_SAR3_SLC3_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR3_1_OFC_Q3_QRT3_SAR3_SLC4_SIGN_GRAYALT_BF_OFF ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR3_1_OFC_Q3_QRT3_SAR3_SLC4_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR3_1_OFC_Q3_QRT3_SAR3_SLC4_SIGN_GRAYALT_BF_MSK (0x0000FF00)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR3_1_OFC_Q3_QRT3_SAR3_SLC4_SIGN_GRAYALT_BF_DEF (0x00000000)

///< individual SAR slicer OFC control code
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR3_1_OFC_Q3_QRT3_SAR3_SLC5_SIGN_GRAYALT_BF_OFF (16)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR3_1_OFC_Q3_QRT3_SAR3_SLC5_SIGN_GRAYALT_BF_WID ( 8)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR3_1_OFC_Q3_QRT3_SAR3_SLC5_SIGN_GRAYALT_BF_MSK (0x00FF0000)
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR3_1_OFC_Q3_QRT3_SAR3_SLC5_SIGN_GRAYALT_BF_DEF (0x00000000)


/** @brief RXANA_SLICER_OFFSET_REGS_MSG_RXANA_SLICER_OFFSET_REGS_RXSLICER_OFC_CTRL register description at address offset 0x200
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_SLICER_OFFSET_regs_MSG/RXANA_SLICER_OFFSET_regs/rxslicer_ofc_ctrl
  * rxslicer_ofc_ctrl
  */

typedef union {
  struct {
    uint32_t OFC_LMS_WR_DISABLE : 1;
    ///< Disable Writes from LMS Engine. 1 to disable.
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t  : 31;
    ///< Reserved
    ///< AccessType="RO" BitOffset="1" ResetValue="None"
  } ;
  uint32_t value;
} rxana_slicer_offset_msg_ctrl_reg_t;

#define RXANA_SLICER_OFFSET_MSG_CTRL_DEFAULT (0x00000000U)
#define RXANA_SLICER_OFFSET_MSG_CTRL_RD_MASK (0x00000001U)
#define RXANA_SLICER_OFFSET_MSG_CTRL_WR_MASK (0x00000001U)


///< Disable Writes from LMS Engine. 1 to disable.
#define RXANA_SLICER_OFFSET_MSG_CTRL_OFC_LMS_WR_DIS_BF_OFF ( 0)
#define RXANA_SLICER_OFFSET_MSG_CTRL_OFC_LMS_WR_DIS_BF_WID ( 1)
#define RXANA_SLICER_OFFSET_MSG_CTRL_OFC_LMS_WR_DIS_BF_MSK (0x00000001)
#define RXANA_SLICER_OFFSET_MSG_CTRL_OFC_LMS_WR_DIS_BF_DEF (0x00000000)

//************************************************ /RegisterStructs


// ******************************************* Register pointer macros

#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR0_0_REG(_BASE) ((rxana_slicer_offset_msg_q0_qrt0_sar0_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR0_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR0_1_REG(_BASE) ((rxana_slicer_offset_msg_q0_qrt0_sar0_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR0_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR1_0_REG(_BASE) ((rxana_slicer_offset_msg_q0_qrt0_sar1_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR1_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR1_1_REG(_BASE) ((rxana_slicer_offset_msg_q0_qrt0_sar1_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR1_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR2_0_REG(_BASE) ((rxana_slicer_offset_msg_q0_qrt0_sar2_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR2_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR2_1_REG(_BASE) ((rxana_slicer_offset_msg_q0_qrt0_sar2_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR2_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR3_0_REG(_BASE) ((rxana_slicer_offset_msg_q0_qrt0_sar3_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR3_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR3_1_REG(_BASE) ((rxana_slicer_offset_msg_q0_qrt0_sar3_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q0_QRT0_SAR3_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR0_0_REG(_BASE) ((rxana_slicer_offset_msg_q0_qrt1_sar0_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR0_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR0_1_REG(_BASE) ((rxana_slicer_offset_msg_q0_qrt1_sar0_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR0_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR1_0_REG(_BASE) ((rxana_slicer_offset_msg_q0_qrt1_sar1_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR1_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR1_1_REG(_BASE) ((rxana_slicer_offset_msg_q0_qrt1_sar1_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR1_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR2_0_REG(_BASE) ((rxana_slicer_offset_msg_q0_qrt1_sar2_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR2_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR2_1_REG(_BASE) ((rxana_slicer_offset_msg_q0_qrt1_sar2_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR2_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR3_0_REG(_BASE) ((rxana_slicer_offset_msg_q0_qrt1_sar3_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR3_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR3_1_REG(_BASE) ((rxana_slicer_offset_msg_q0_qrt1_sar3_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q0_QRT1_SAR3_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR0_0_REG(_BASE) ((rxana_slicer_offset_msg_q0_qrt2_sar0_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR0_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR0_1_REG(_BASE) ((rxana_slicer_offset_msg_q0_qrt2_sar0_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR0_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR1_0_REG(_BASE) ((rxana_slicer_offset_msg_q0_qrt2_sar1_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR1_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR1_1_REG(_BASE) ((rxana_slicer_offset_msg_q0_qrt2_sar1_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR1_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR2_0_REG(_BASE) ((rxana_slicer_offset_msg_q0_qrt2_sar2_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR2_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR2_1_REG(_BASE) ((rxana_slicer_offset_msg_q0_qrt2_sar2_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR2_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR3_0_REG(_BASE) ((rxana_slicer_offset_msg_q0_qrt2_sar3_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR3_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR3_1_REG(_BASE) ((rxana_slicer_offset_msg_q0_qrt2_sar3_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q0_QRT2_SAR3_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR0_0_REG(_BASE) ((rxana_slicer_offset_msg_q0_qrt3_sar0_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR0_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR0_1_REG(_BASE) ((rxana_slicer_offset_msg_q0_qrt3_sar0_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR0_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR1_0_REG(_BASE) ((rxana_slicer_offset_msg_q0_qrt3_sar1_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR1_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR1_1_REG(_BASE) ((rxana_slicer_offset_msg_q0_qrt3_sar1_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR1_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR2_0_REG(_BASE) ((rxana_slicer_offset_msg_q0_qrt3_sar2_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR2_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR2_1_REG(_BASE) ((rxana_slicer_offset_msg_q0_qrt3_sar2_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR2_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR3_0_REG(_BASE) ((rxana_slicer_offset_msg_q0_qrt3_sar3_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR3_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR3_1_REG(_BASE) ((rxana_slicer_offset_msg_q0_qrt3_sar3_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q0_QRT3_SAR3_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR0_0_REG(_BASE) ((rxana_slicer_offset_msg_q1_qrt0_sar0_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR0_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR0_1_REG(_BASE) ((rxana_slicer_offset_msg_q1_qrt0_sar0_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR0_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR1_0_REG(_BASE) ((rxana_slicer_offset_msg_q1_qrt0_sar1_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR1_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR1_1_REG(_BASE) ((rxana_slicer_offset_msg_q1_qrt0_sar1_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR1_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR2_0_REG(_BASE) ((rxana_slicer_offset_msg_q1_qrt0_sar2_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR2_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR2_1_REG(_BASE) ((rxana_slicer_offset_msg_q1_qrt0_sar2_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR2_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR3_0_REG(_BASE) ((rxana_slicer_offset_msg_q1_qrt0_sar3_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR3_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR3_1_REG(_BASE) ((rxana_slicer_offset_msg_q1_qrt0_sar3_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q1_QRT0_SAR3_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR0_0_REG(_BASE) ((rxana_slicer_offset_msg_q1_qrt1_sar0_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR0_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR0_1_REG(_BASE) ((rxana_slicer_offset_msg_q1_qrt1_sar0_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR0_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR1_0_REG(_BASE) ((rxana_slicer_offset_msg_q1_qrt1_sar1_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR1_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR1_1_REG(_BASE) ((rxana_slicer_offset_msg_q1_qrt1_sar1_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR1_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR2_0_REG(_BASE) ((rxana_slicer_offset_msg_q1_qrt1_sar2_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR2_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR2_1_REG(_BASE) ((rxana_slicer_offset_msg_q1_qrt1_sar2_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR2_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR3_0_REG(_BASE) ((rxana_slicer_offset_msg_q1_qrt1_sar3_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR3_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR3_1_REG(_BASE) ((rxana_slicer_offset_msg_q1_qrt1_sar3_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q1_QRT1_SAR3_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR0_0_REG(_BASE) ((rxana_slicer_offset_msg_q1_qrt2_sar0_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR0_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR0_1_REG(_BASE) ((rxana_slicer_offset_msg_q1_qrt2_sar0_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR0_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR1_0_REG(_BASE) ((rxana_slicer_offset_msg_q1_qrt2_sar1_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR1_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR1_1_REG(_BASE) ((rxana_slicer_offset_msg_q1_qrt2_sar1_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR1_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR2_0_REG(_BASE) ((rxana_slicer_offset_msg_q1_qrt2_sar2_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR2_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR2_1_REG(_BASE) ((rxana_slicer_offset_msg_q1_qrt2_sar2_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR2_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR3_0_REG(_BASE) ((rxana_slicer_offset_msg_q1_qrt2_sar3_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR3_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR3_1_REG(_BASE) ((rxana_slicer_offset_msg_q1_qrt2_sar3_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q1_QRT2_SAR3_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR0_0_REG(_BASE) ((rxana_slicer_offset_msg_q1_qrt3_sar0_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR0_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR0_1_REG(_BASE) ((rxana_slicer_offset_msg_q1_qrt3_sar0_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR0_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR1_0_REG(_BASE) ((rxana_slicer_offset_msg_q1_qrt3_sar1_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR1_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR1_1_REG(_BASE) ((rxana_slicer_offset_msg_q1_qrt3_sar1_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR1_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR2_0_REG(_BASE) ((rxana_slicer_offset_msg_q1_qrt3_sar2_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR2_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR2_1_REG(_BASE) ((rxana_slicer_offset_msg_q1_qrt3_sar2_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR2_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR3_0_REG(_BASE) ((rxana_slicer_offset_msg_q1_qrt3_sar3_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR3_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR3_1_REG(_BASE) ((rxana_slicer_offset_msg_q1_qrt3_sar3_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q1_QRT3_SAR3_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR0_0_REG(_BASE) ((rxana_slicer_offset_msg_q2_qrt0_sar0_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR0_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR0_1_REG(_BASE) ((rxana_slicer_offset_msg_q2_qrt0_sar0_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR0_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR1_0_REG(_BASE) ((rxana_slicer_offset_msg_q2_qrt0_sar1_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR1_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR1_1_REG(_BASE) ((rxana_slicer_offset_msg_q2_qrt0_sar1_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR1_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR2_0_REG(_BASE) ((rxana_slicer_offset_msg_q2_qrt0_sar2_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR2_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR2_1_REG(_BASE) ((rxana_slicer_offset_msg_q2_qrt0_sar2_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR2_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR3_0_REG(_BASE) ((rxana_slicer_offset_msg_q2_qrt0_sar3_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR3_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR3_1_REG(_BASE) ((rxana_slicer_offset_msg_q2_qrt0_sar3_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q2_QRT0_SAR3_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR0_0_REG(_BASE) ((rxana_slicer_offset_msg_q2_qrt1_sar0_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR0_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR0_1_REG(_BASE) ((rxana_slicer_offset_msg_q2_qrt1_sar0_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR0_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR1_0_REG(_BASE) ((rxana_slicer_offset_msg_q2_qrt1_sar1_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR1_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR1_1_REG(_BASE) ((rxana_slicer_offset_msg_q2_qrt1_sar1_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR1_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR2_0_REG(_BASE) ((rxana_slicer_offset_msg_q2_qrt1_sar2_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR2_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR2_1_REG(_BASE) ((rxana_slicer_offset_msg_q2_qrt1_sar2_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR2_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR3_0_REG(_BASE) ((rxana_slicer_offset_msg_q2_qrt1_sar3_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR3_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR3_1_REG(_BASE) ((rxana_slicer_offset_msg_q2_qrt1_sar3_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q2_QRT1_SAR3_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR0_0_REG(_BASE) ((rxana_slicer_offset_msg_q2_qrt2_sar0_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR0_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR0_1_REG(_BASE) ((rxana_slicer_offset_msg_q2_qrt2_sar0_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR0_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR1_0_REG(_BASE) ((rxana_slicer_offset_msg_q2_qrt2_sar1_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR1_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR1_1_REG(_BASE) ((rxana_slicer_offset_msg_q2_qrt2_sar1_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR1_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR2_0_REG(_BASE) ((rxana_slicer_offset_msg_q2_qrt2_sar2_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR2_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR2_1_REG(_BASE) ((rxana_slicer_offset_msg_q2_qrt2_sar2_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR2_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR3_0_REG(_BASE) ((rxana_slicer_offset_msg_q2_qrt2_sar3_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR3_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR3_1_REG(_BASE) ((rxana_slicer_offset_msg_q2_qrt2_sar3_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q2_QRT2_SAR3_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR0_0_REG(_BASE) ((rxana_slicer_offset_msg_q2_qrt3_sar0_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR0_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR0_1_REG(_BASE) ((rxana_slicer_offset_msg_q2_qrt3_sar0_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR0_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR1_0_REG(_BASE) ((rxana_slicer_offset_msg_q2_qrt3_sar1_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR1_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR1_1_REG(_BASE) ((rxana_slicer_offset_msg_q2_qrt3_sar1_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR1_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR2_0_REG(_BASE) ((rxana_slicer_offset_msg_q2_qrt3_sar2_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR2_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR2_1_REG(_BASE) ((rxana_slicer_offset_msg_q2_qrt3_sar2_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR2_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR3_0_REG(_BASE) ((rxana_slicer_offset_msg_q2_qrt3_sar3_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR3_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR3_1_REG(_BASE) ((rxana_slicer_offset_msg_q2_qrt3_sar3_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q2_QRT3_SAR3_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR0_0_REG(_BASE) ((rxana_slicer_offset_msg_q3_qrt0_sar0_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR0_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR0_1_REG(_BASE) ((rxana_slicer_offset_msg_q3_qrt0_sar0_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR0_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR1_0_REG(_BASE) ((rxana_slicer_offset_msg_q3_qrt0_sar1_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR1_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR1_1_REG(_BASE) ((rxana_slicer_offset_msg_q3_qrt0_sar1_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR1_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR2_0_REG(_BASE) ((rxana_slicer_offset_msg_q3_qrt0_sar2_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR2_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR2_1_REG(_BASE) ((rxana_slicer_offset_msg_q3_qrt0_sar2_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR2_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR3_0_REG(_BASE) ((rxana_slicer_offset_msg_q3_qrt0_sar3_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR3_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR3_1_REG(_BASE) ((rxana_slicer_offset_msg_q3_qrt0_sar3_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q3_QRT0_SAR3_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR0_0_REG(_BASE) ((rxana_slicer_offset_msg_q3_qrt1_sar0_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR0_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR0_1_REG(_BASE) ((rxana_slicer_offset_msg_q3_qrt1_sar0_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR0_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR1_0_REG(_BASE) ((rxana_slicer_offset_msg_q3_qrt1_sar1_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR1_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR1_1_REG(_BASE) ((rxana_slicer_offset_msg_q3_qrt1_sar1_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR1_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR2_0_REG(_BASE) ((rxana_slicer_offset_msg_q3_qrt1_sar2_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR2_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR2_1_REG(_BASE) ((rxana_slicer_offset_msg_q3_qrt1_sar2_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR2_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR3_0_REG(_BASE) ((rxana_slicer_offset_msg_q3_qrt1_sar3_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR3_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR3_1_REG(_BASE) ((rxana_slicer_offset_msg_q3_qrt1_sar3_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q3_QRT1_SAR3_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR0_0_REG(_BASE) ((rxana_slicer_offset_msg_q3_qrt2_sar0_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR0_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR0_1_REG(_BASE) ((rxana_slicer_offset_msg_q3_qrt2_sar0_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR0_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR1_0_REG(_BASE) ((rxana_slicer_offset_msg_q3_qrt2_sar1_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR1_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR1_1_REG(_BASE) ((rxana_slicer_offset_msg_q3_qrt2_sar1_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR1_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR2_0_REG(_BASE) ((rxana_slicer_offset_msg_q3_qrt2_sar2_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR2_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR2_1_REG(_BASE) ((rxana_slicer_offset_msg_q3_qrt2_sar2_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR2_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR3_0_REG(_BASE) ((rxana_slicer_offset_msg_q3_qrt2_sar3_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR3_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR3_1_REG(_BASE) ((rxana_slicer_offset_msg_q3_qrt2_sar3_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q3_QRT2_SAR3_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR0_0_REG(_BASE) ((rxana_slicer_offset_msg_q3_qrt3_sar0_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR0_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR0_1_REG(_BASE) ((rxana_slicer_offset_msg_q3_qrt3_sar0_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR0_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR1_0_REG(_BASE) ((rxana_slicer_offset_msg_q3_qrt3_sar1_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR1_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR1_1_REG(_BASE) ((rxana_slicer_offset_msg_q3_qrt3_sar1_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR1_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR2_0_REG(_BASE) ((rxana_slicer_offset_msg_q3_qrt3_sar2_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR2_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR2_1_REG(_BASE) ((rxana_slicer_offset_msg_q3_qrt3_sar2_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR2_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR3_0_REG(_BASE) ((rxana_slicer_offset_msg_q3_qrt3_sar3_0_reg_t*) RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR3_0_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR3_1_REG(_BASE) ((rxana_slicer_offset_msg_q3_qrt3_sar3_1_reg_t*) RXANA_SLICER_OFFSET_MSG_Q3_QRT3_SAR3_1_ADR(_BASE))
#define RXANA_SLICER_OFFSET_MSG_CTRL_REG(_BASE) ((rxana_slicer_offset_msg_ctrl_reg_t*) RXANA_SLICER_OFFSET_MSG_CTRL_ADR(_BASE))

// ******************************************* /Register pointer macros


// ******************************************* AddressSpace struct
typedef struct
{
    rxana_slicer_offset_msg_q0_qrt0_sar0_0_reg_t Q0_QRT0_SAR0_0; /*< Address offset = 0x0 */
    rxana_slicer_offset_msg_q0_qrt0_sar0_1_reg_t Q0_QRT0_SAR0_1; /*< Address offset = 0x4 */
    rxana_slicer_offset_msg_q0_qrt0_sar1_0_reg_t Q0_QRT0_SAR1_0; /*< Address offset = 0x8 */
    rxana_slicer_offset_msg_q0_qrt0_sar1_1_reg_t Q0_QRT0_SAR1_1; /*< Address offset = 0xc */
    rxana_slicer_offset_msg_q0_qrt0_sar2_0_reg_t Q0_QRT0_SAR2_0; /*< Address offset = 0x10 */
    rxana_slicer_offset_msg_q0_qrt0_sar2_1_reg_t Q0_QRT0_SAR2_1; /*< Address offset = 0x14 */
    rxana_slicer_offset_msg_q0_qrt0_sar3_0_reg_t Q0_QRT0_SAR3_0; /*< Address offset = 0x18 */
    rxana_slicer_offset_msg_q0_qrt0_sar3_1_reg_t Q0_QRT0_SAR3_1; /*< Address offset = 0x1c */
    rxana_slicer_offset_msg_q0_qrt1_sar0_0_reg_t Q0_QRT1_SAR0_0; /*< Address offset = 0x20 */
    rxana_slicer_offset_msg_q0_qrt1_sar0_1_reg_t Q0_QRT1_SAR0_1; /*< Address offset = 0x24 */
    rxana_slicer_offset_msg_q0_qrt1_sar1_0_reg_t Q0_QRT1_SAR1_0; /*< Address offset = 0x28 */
    rxana_slicer_offset_msg_q0_qrt1_sar1_1_reg_t Q0_QRT1_SAR1_1; /*< Address offset = 0x2c */
    rxana_slicer_offset_msg_q0_qrt1_sar2_0_reg_t Q0_QRT1_SAR2_0; /*< Address offset = 0x30 */
    rxana_slicer_offset_msg_q0_qrt1_sar2_1_reg_t Q0_QRT1_SAR2_1; /*< Address offset = 0x34 */
    rxana_slicer_offset_msg_q0_qrt1_sar3_0_reg_t Q0_QRT1_SAR3_0; /*< Address offset = 0x38 */
    rxana_slicer_offset_msg_q0_qrt1_sar3_1_reg_t Q0_QRT1_SAR3_1; /*< Address offset = 0x3c */
    rxana_slicer_offset_msg_q0_qrt2_sar0_0_reg_t Q0_QRT2_SAR0_0; /*< Address offset = 0x40 */
    rxana_slicer_offset_msg_q0_qrt2_sar0_1_reg_t Q0_QRT2_SAR0_1; /*< Address offset = 0x44 */
    rxana_slicer_offset_msg_q0_qrt2_sar1_0_reg_t Q0_QRT2_SAR1_0; /*< Address offset = 0x48 */
    rxana_slicer_offset_msg_q0_qrt2_sar1_1_reg_t Q0_QRT2_SAR1_1; /*< Address offset = 0x4c */
    rxana_slicer_offset_msg_q0_qrt2_sar2_0_reg_t Q0_QRT2_SAR2_0; /*< Address offset = 0x50 */
    rxana_slicer_offset_msg_q0_qrt2_sar2_1_reg_t Q0_QRT2_SAR2_1; /*< Address offset = 0x54 */
    rxana_slicer_offset_msg_q0_qrt2_sar3_0_reg_t Q0_QRT2_SAR3_0; /*< Address offset = 0x58 */
    rxana_slicer_offset_msg_q0_qrt2_sar3_1_reg_t Q0_QRT2_SAR3_1; /*< Address offset = 0x5c */
    rxana_slicer_offset_msg_q0_qrt3_sar0_0_reg_t Q0_QRT3_SAR0_0; /*< Address offset = 0x60 */
    rxana_slicer_offset_msg_q0_qrt3_sar0_1_reg_t Q0_QRT3_SAR0_1; /*< Address offset = 0x64 */
    rxana_slicer_offset_msg_q0_qrt3_sar1_0_reg_t Q0_QRT3_SAR1_0; /*< Address offset = 0x68 */
    rxana_slicer_offset_msg_q0_qrt3_sar1_1_reg_t Q0_QRT3_SAR1_1; /*< Address offset = 0x6c */
    rxana_slicer_offset_msg_q0_qrt3_sar2_0_reg_t Q0_QRT3_SAR2_0; /*< Address offset = 0x70 */
    rxana_slicer_offset_msg_q0_qrt3_sar2_1_reg_t Q0_QRT3_SAR2_1; /*< Address offset = 0x74 */
    rxana_slicer_offset_msg_q0_qrt3_sar3_0_reg_t Q0_QRT3_SAR3_0; /*< Address offset = 0x78 */
    rxana_slicer_offset_msg_q0_qrt3_sar3_1_reg_t Q0_QRT3_SAR3_1; /*< Address offset = 0x7c */
    rxana_slicer_offset_msg_q1_qrt0_sar0_0_reg_t Q1_QRT0_SAR0_0; /*< Address offset = 0x80 */
    rxana_slicer_offset_msg_q1_qrt0_sar0_1_reg_t Q1_QRT0_SAR0_1; /*< Address offset = 0x84 */
    rxana_slicer_offset_msg_q1_qrt0_sar1_0_reg_t Q1_QRT0_SAR1_0; /*< Address offset = 0x88 */
    rxana_slicer_offset_msg_q1_qrt0_sar1_1_reg_t Q1_QRT0_SAR1_1; /*< Address offset = 0x8c */
    rxana_slicer_offset_msg_q1_qrt0_sar2_0_reg_t Q1_QRT0_SAR2_0; /*< Address offset = 0x90 */
    rxana_slicer_offset_msg_q1_qrt0_sar2_1_reg_t Q1_QRT0_SAR2_1; /*< Address offset = 0x94 */
    rxana_slicer_offset_msg_q1_qrt0_sar3_0_reg_t Q1_QRT0_SAR3_0; /*< Address offset = 0x98 */
    rxana_slicer_offset_msg_q1_qrt0_sar3_1_reg_t Q1_QRT0_SAR3_1; /*< Address offset = 0x9c */
    rxana_slicer_offset_msg_q1_qrt1_sar0_0_reg_t Q1_QRT1_SAR0_0; /*< Address offset = 0xa0 */
    rxana_slicer_offset_msg_q1_qrt1_sar0_1_reg_t Q1_QRT1_SAR0_1; /*< Address offset = 0xa4 */
    rxana_slicer_offset_msg_q1_qrt1_sar1_0_reg_t Q1_QRT1_SAR1_0; /*< Address offset = 0xa8 */
    rxana_slicer_offset_msg_q1_qrt1_sar1_1_reg_t Q1_QRT1_SAR1_1; /*< Address offset = 0xac */
    rxana_slicer_offset_msg_q1_qrt1_sar2_0_reg_t Q1_QRT1_SAR2_0; /*< Address offset = 0xb0 */
    rxana_slicer_offset_msg_q1_qrt1_sar2_1_reg_t Q1_QRT1_SAR2_1; /*< Address offset = 0xb4 */
    rxana_slicer_offset_msg_q1_qrt1_sar3_0_reg_t Q1_QRT1_SAR3_0; /*< Address offset = 0xb8 */
    rxana_slicer_offset_msg_q1_qrt1_sar3_1_reg_t Q1_QRT1_SAR3_1; /*< Address offset = 0xbc */
    rxana_slicer_offset_msg_q1_qrt2_sar0_0_reg_t Q1_QRT2_SAR0_0; /*< Address offset = 0xc0 */
    rxana_slicer_offset_msg_q1_qrt2_sar0_1_reg_t Q1_QRT2_SAR0_1; /*< Address offset = 0xc4 */
    rxana_slicer_offset_msg_q1_qrt2_sar1_0_reg_t Q1_QRT2_SAR1_0; /*< Address offset = 0xc8 */
    rxana_slicer_offset_msg_q1_qrt2_sar1_1_reg_t Q1_QRT2_SAR1_1; /*< Address offset = 0xcc */
    rxana_slicer_offset_msg_q1_qrt2_sar2_0_reg_t Q1_QRT2_SAR2_0; /*< Address offset = 0xd0 */
    rxana_slicer_offset_msg_q1_qrt2_sar2_1_reg_t Q1_QRT2_SAR2_1; /*< Address offset = 0xd4 */
    rxana_slicer_offset_msg_q1_qrt2_sar3_0_reg_t Q1_QRT2_SAR3_0; /*< Address offset = 0xd8 */
    rxana_slicer_offset_msg_q1_qrt2_sar3_1_reg_t Q1_QRT2_SAR3_1; /*< Address offset = 0xdc */
    rxana_slicer_offset_msg_q1_qrt3_sar0_0_reg_t Q1_QRT3_SAR0_0; /*< Address offset = 0xe0 */
    rxana_slicer_offset_msg_q1_qrt3_sar0_1_reg_t Q1_QRT3_SAR0_1; /*< Address offset = 0xe4 */
    rxana_slicer_offset_msg_q1_qrt3_sar1_0_reg_t Q1_QRT3_SAR1_0; /*< Address offset = 0xe8 */
    rxana_slicer_offset_msg_q1_qrt3_sar1_1_reg_t Q1_QRT3_SAR1_1; /*< Address offset = 0xec */
    rxana_slicer_offset_msg_q1_qrt3_sar2_0_reg_t Q1_QRT3_SAR2_0; /*< Address offset = 0xf0 */
    rxana_slicer_offset_msg_q1_qrt3_sar2_1_reg_t Q1_QRT3_SAR2_1; /*< Address offset = 0xf4 */
    rxana_slicer_offset_msg_q1_qrt3_sar3_0_reg_t Q1_QRT3_SAR3_0; /*< Address offset = 0xf8 */
    rxana_slicer_offset_msg_q1_qrt3_sar3_1_reg_t Q1_QRT3_SAR3_1; /*< Address offset = 0xfc */
    rxana_slicer_offset_msg_q2_qrt0_sar0_0_reg_t Q2_QRT0_SAR0_0; /*< Address offset = 0x100 */
    rxana_slicer_offset_msg_q2_qrt0_sar0_1_reg_t Q2_QRT0_SAR0_1; /*< Address offset = 0x104 */
    rxana_slicer_offset_msg_q2_qrt0_sar1_0_reg_t Q2_QRT0_SAR1_0; /*< Address offset = 0x108 */
    rxana_slicer_offset_msg_q2_qrt0_sar1_1_reg_t Q2_QRT0_SAR1_1; /*< Address offset = 0x10c */
    rxana_slicer_offset_msg_q2_qrt0_sar2_0_reg_t Q2_QRT0_SAR2_0; /*< Address offset = 0x110 */
    rxana_slicer_offset_msg_q2_qrt0_sar2_1_reg_t Q2_QRT0_SAR2_1; /*< Address offset = 0x114 */
    rxana_slicer_offset_msg_q2_qrt0_sar3_0_reg_t Q2_QRT0_SAR3_0; /*< Address offset = 0x118 */
    rxana_slicer_offset_msg_q2_qrt0_sar3_1_reg_t Q2_QRT0_SAR3_1; /*< Address offset = 0x11c */
    rxana_slicer_offset_msg_q2_qrt1_sar0_0_reg_t Q2_QRT1_SAR0_0; /*< Address offset = 0x120 */
    rxana_slicer_offset_msg_q2_qrt1_sar0_1_reg_t Q2_QRT1_SAR0_1; /*< Address offset = 0x124 */
    rxana_slicer_offset_msg_q2_qrt1_sar1_0_reg_t Q2_QRT1_SAR1_0; /*< Address offset = 0x128 */
    rxana_slicer_offset_msg_q2_qrt1_sar1_1_reg_t Q2_QRT1_SAR1_1; /*< Address offset = 0x12c */
    rxana_slicer_offset_msg_q2_qrt1_sar2_0_reg_t Q2_QRT1_SAR2_0; /*< Address offset = 0x130 */
    rxana_slicer_offset_msg_q2_qrt1_sar2_1_reg_t Q2_QRT1_SAR2_1; /*< Address offset = 0x134 */
    rxana_slicer_offset_msg_q2_qrt1_sar3_0_reg_t Q2_QRT1_SAR3_0; /*< Address offset = 0x138 */
    rxana_slicer_offset_msg_q2_qrt1_sar3_1_reg_t Q2_QRT1_SAR3_1; /*< Address offset = 0x13c */
    rxana_slicer_offset_msg_q2_qrt2_sar0_0_reg_t Q2_QRT2_SAR0_0; /*< Address offset = 0x140 */
    rxana_slicer_offset_msg_q2_qrt2_sar0_1_reg_t Q2_QRT2_SAR0_1; /*< Address offset = 0x144 */
    rxana_slicer_offset_msg_q2_qrt2_sar1_0_reg_t Q2_QRT2_SAR1_0; /*< Address offset = 0x148 */
    rxana_slicer_offset_msg_q2_qrt2_sar1_1_reg_t Q2_QRT2_SAR1_1; /*< Address offset = 0x14c */
    rxana_slicer_offset_msg_q2_qrt2_sar2_0_reg_t Q2_QRT2_SAR2_0; /*< Address offset = 0x150 */
    rxana_slicer_offset_msg_q2_qrt2_sar2_1_reg_t Q2_QRT2_SAR2_1; /*< Address offset = 0x154 */
    rxana_slicer_offset_msg_q2_qrt2_sar3_0_reg_t Q2_QRT2_SAR3_0; /*< Address offset = 0x158 */
    rxana_slicer_offset_msg_q2_qrt2_sar3_1_reg_t Q2_QRT2_SAR3_1; /*< Address offset = 0x15c */
    rxana_slicer_offset_msg_q2_qrt3_sar0_0_reg_t Q2_QRT3_SAR0_0; /*< Address offset = 0x160 */
    rxana_slicer_offset_msg_q2_qrt3_sar0_1_reg_t Q2_QRT3_SAR0_1; /*< Address offset = 0x164 */
    rxana_slicer_offset_msg_q2_qrt3_sar1_0_reg_t Q2_QRT3_SAR1_0; /*< Address offset = 0x168 */
    rxana_slicer_offset_msg_q2_qrt3_sar1_1_reg_t Q2_QRT3_SAR1_1; /*< Address offset = 0x16c */
    rxana_slicer_offset_msg_q2_qrt3_sar2_0_reg_t Q2_QRT3_SAR2_0; /*< Address offset = 0x170 */
    rxana_slicer_offset_msg_q2_qrt3_sar2_1_reg_t Q2_QRT3_SAR2_1; /*< Address offset = 0x174 */
    rxana_slicer_offset_msg_q2_qrt3_sar3_0_reg_t Q2_QRT3_SAR3_0; /*< Address offset = 0x178 */
    rxana_slicer_offset_msg_q2_qrt3_sar3_1_reg_t Q2_QRT3_SAR3_1; /*< Address offset = 0x17c */
    rxana_slicer_offset_msg_q3_qrt0_sar0_0_reg_t Q3_QRT0_SAR0_0; /*< Address offset = 0x180 */
    rxana_slicer_offset_msg_q3_qrt0_sar0_1_reg_t Q3_QRT0_SAR0_1; /*< Address offset = 0x184 */
    rxana_slicer_offset_msg_q3_qrt0_sar1_0_reg_t Q3_QRT0_SAR1_0; /*< Address offset = 0x188 */
    rxana_slicer_offset_msg_q3_qrt0_sar1_1_reg_t Q3_QRT0_SAR1_1; /*< Address offset = 0x18c */
    rxana_slicer_offset_msg_q3_qrt0_sar2_0_reg_t Q3_QRT0_SAR2_0; /*< Address offset = 0x190 */
    rxana_slicer_offset_msg_q3_qrt0_sar2_1_reg_t Q3_QRT0_SAR2_1; /*< Address offset = 0x194 */
    rxana_slicer_offset_msg_q3_qrt0_sar3_0_reg_t Q3_QRT0_SAR3_0; /*< Address offset = 0x198 */
    rxana_slicer_offset_msg_q3_qrt0_sar3_1_reg_t Q3_QRT0_SAR3_1; /*< Address offset = 0x19c */
    rxana_slicer_offset_msg_q3_qrt1_sar0_0_reg_t Q3_QRT1_SAR0_0; /*< Address offset = 0x1a0 */
    rxana_slicer_offset_msg_q3_qrt1_sar0_1_reg_t Q3_QRT1_SAR0_1; /*< Address offset = 0x1a4 */
    rxana_slicer_offset_msg_q3_qrt1_sar1_0_reg_t Q3_QRT1_SAR1_0; /*< Address offset = 0x1a8 */
    rxana_slicer_offset_msg_q3_qrt1_sar1_1_reg_t Q3_QRT1_SAR1_1; /*< Address offset = 0x1ac */
    rxana_slicer_offset_msg_q3_qrt1_sar2_0_reg_t Q3_QRT1_SAR2_0; /*< Address offset = 0x1b0 */
    rxana_slicer_offset_msg_q3_qrt1_sar2_1_reg_t Q3_QRT1_SAR2_1; /*< Address offset = 0x1b4 */
    rxana_slicer_offset_msg_q3_qrt1_sar3_0_reg_t Q3_QRT1_SAR3_0; /*< Address offset = 0x1b8 */
    rxana_slicer_offset_msg_q3_qrt1_sar3_1_reg_t Q3_QRT1_SAR3_1; /*< Address offset = 0x1bc */
    rxana_slicer_offset_msg_q3_qrt2_sar0_0_reg_t Q3_QRT2_SAR0_0; /*< Address offset = 0x1c0 */
    rxana_slicer_offset_msg_q3_qrt2_sar0_1_reg_t Q3_QRT2_SAR0_1; /*< Address offset = 0x1c4 */
    rxana_slicer_offset_msg_q3_qrt2_sar1_0_reg_t Q3_QRT2_SAR1_0; /*< Address offset = 0x1c8 */
    rxana_slicer_offset_msg_q3_qrt2_sar1_1_reg_t Q3_QRT2_SAR1_1; /*< Address offset = 0x1cc */
    rxana_slicer_offset_msg_q3_qrt2_sar2_0_reg_t Q3_QRT2_SAR2_0; /*< Address offset = 0x1d0 */
    rxana_slicer_offset_msg_q3_qrt2_sar2_1_reg_t Q3_QRT2_SAR2_1; /*< Address offset = 0x1d4 */
    rxana_slicer_offset_msg_q3_qrt2_sar3_0_reg_t Q3_QRT2_SAR3_0; /*< Address offset = 0x1d8 */
    rxana_slicer_offset_msg_q3_qrt2_sar3_1_reg_t Q3_QRT2_SAR3_1; /*< Address offset = 0x1dc */
    rxana_slicer_offset_msg_q3_qrt3_sar0_0_reg_t Q3_QRT3_SAR0_0; /*< Address offset = 0x1e0 */
    rxana_slicer_offset_msg_q3_qrt3_sar0_1_reg_t Q3_QRT3_SAR0_1; /*< Address offset = 0x1e4 */
    rxana_slicer_offset_msg_q3_qrt3_sar1_0_reg_t Q3_QRT3_SAR1_0; /*< Address offset = 0x1e8 */
    rxana_slicer_offset_msg_q3_qrt3_sar1_1_reg_t Q3_QRT3_SAR1_1; /*< Address offset = 0x1ec */
    rxana_slicer_offset_msg_q3_qrt3_sar2_0_reg_t Q3_QRT3_SAR2_0; /*< Address offset = 0x1f0 */
    rxana_slicer_offset_msg_q3_qrt3_sar2_1_reg_t Q3_QRT3_SAR2_1; /*< Address offset = 0x1f4 */
    rxana_slicer_offset_msg_q3_qrt3_sar3_0_reg_t Q3_QRT3_SAR3_0; /*< Address offset = 0x1f8 */
    rxana_slicer_offset_msg_q3_qrt3_sar3_1_reg_t Q3_QRT3_SAR3_1; /*< Address offset = 0x1fc */
    rxana_slicer_offset_msg_ctrl_reg_t CTRL; /*< Address offset = 0x200 */
} rxana_slicer_offset_msg_t;     // size: 0x0204

// AddressSpace struct pointer
//
#define DLNK_JESD0_PHY_PMA0_RXANA_SLICER_OFFSET_GLOBAL  ((rxana_slicer_offset_msg_t*) DLNK_JESD0_PHY_PMA0_RXANA_SLICER_OFFSET_GLOBAL_BASE)
#define DLNK_JESD0_PHY_PMA0_RXANA_SLICER_OFFSET_Q0      ((rxana_slicer_offset_msg_t*) DLNK_JESD0_PHY_PMA0_RXANA_SLICER_OFFSET_Q0_BASE)
#define DLNK_JESD0_PHY_PMA0_RXANA_SLICER_OFFSET_Q1      ((rxana_slicer_offset_msg_t*) DLNK_JESD0_PHY_PMA0_RXANA_SLICER_OFFSET_Q1_BASE)
#define DLNK_JESD0_PHY_PMA0_RXANA_SLICER_OFFSET_Q2      ((rxana_slicer_offset_msg_t*) DLNK_JESD0_PHY_PMA0_RXANA_SLICER_OFFSET_Q2_BASE)
#define DLNK_JESD0_PHY_PMA0_RXANA_SLICER_OFFSET_Q3      ((rxana_slicer_offset_msg_t*) DLNK_JESD0_PHY_PMA0_RXANA_SLICER_OFFSET_Q3_BASE)
#define DLNK_JESD1_PHY_PMA0_RXANA_SLICER_OFFSET_GLOBAL  ((rxana_slicer_offset_msg_t*) DLNK_JESD1_PHY_PMA0_RXANA_SLICER_OFFSET_GLOBAL_BASE)
#define DLNK_JESD1_PHY_PMA0_RXANA_SLICER_OFFSET_Q0      ((rxana_slicer_offset_msg_t*) DLNK_JESD1_PHY_PMA0_RXANA_SLICER_OFFSET_Q0_BASE)
#define DLNK_JESD1_PHY_PMA0_RXANA_SLICER_OFFSET_Q1      ((rxana_slicer_offset_msg_t*) DLNK_JESD1_PHY_PMA0_RXANA_SLICER_OFFSET_Q1_BASE)
#define DLNK_JESD1_PHY_PMA0_RXANA_SLICER_OFFSET_Q2      ((rxana_slicer_offset_msg_t*) DLNK_JESD1_PHY_PMA0_RXANA_SLICER_OFFSET_Q2_BASE)
#define DLNK_JESD1_PHY_PMA0_RXANA_SLICER_OFFSET_Q3      ((rxana_slicer_offset_msg_t*) DLNK_JESD1_PHY_PMA0_RXANA_SLICER_OFFSET_Q3_BASE)
#define DLNK_JESD2_PHY_PMA0_RXANA_SLICER_OFFSET_GLOBAL  ((rxana_slicer_offset_msg_t*) DLNK_JESD2_PHY_PMA0_RXANA_SLICER_OFFSET_GLOBAL_BASE)
#define DLNK_JESD2_PHY_PMA0_RXANA_SLICER_OFFSET_Q0      ((rxana_slicer_offset_msg_t*) DLNK_JESD2_PHY_PMA0_RXANA_SLICER_OFFSET_Q0_BASE)
#define DLNK_JESD2_PHY_PMA0_RXANA_SLICER_OFFSET_Q1      ((rxana_slicer_offset_msg_t*) DLNK_JESD2_PHY_PMA0_RXANA_SLICER_OFFSET_Q1_BASE)
#define DLNK_JESD2_PHY_PMA0_RXANA_SLICER_OFFSET_Q2      ((rxana_slicer_offset_msg_t*) DLNK_JESD2_PHY_PMA0_RXANA_SLICER_OFFSET_Q2_BASE)
#define DLNK_JESD2_PHY_PMA0_RXANA_SLICER_OFFSET_Q3      ((rxana_slicer_offset_msg_t*) DLNK_JESD2_PHY_PMA0_RXANA_SLICER_OFFSET_Q3_BASE)
#define DLNK_JESD3_PHY_PMA0_RXANA_SLICER_OFFSET_GLOBAL  ((rxana_slicer_offset_msg_t*) DLNK_JESD3_PHY_PMA0_RXANA_SLICER_OFFSET_GLOBAL_BASE)
#define DLNK_JESD3_PHY_PMA0_RXANA_SLICER_OFFSET_Q0      ((rxana_slicer_offset_msg_t*) DLNK_JESD3_PHY_PMA0_RXANA_SLICER_OFFSET_Q0_BASE)
#define DLNK_JESD3_PHY_PMA0_RXANA_SLICER_OFFSET_Q1      ((rxana_slicer_offset_msg_t*) DLNK_JESD3_PHY_PMA0_RXANA_SLICER_OFFSET_Q1_BASE)
#define DLNK_JESD3_PHY_PMA0_RXANA_SLICER_OFFSET_Q2      ((rxana_slicer_offset_msg_t*) DLNK_JESD3_PHY_PMA0_RXANA_SLICER_OFFSET_Q2_BASE)
#define DLNK_JESD3_PHY_PMA0_RXANA_SLICER_OFFSET_Q3      ((rxana_slicer_offset_msg_t*) DLNK_JESD3_PHY_PMA0_RXANA_SLICER_OFFSET_Q3_BASE)

// ******************************************* /Address Space

#endif      // _RXANA_SLICER_OFFSET_MSG_H_

