
*** Running vivado
    with args -log UART_RX_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART_RX_wrapper.tcl



****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:14:06 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source UART_RX_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1146.086 ; gain = 0.000
Command: synth_design -top UART_RX_wrapper -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11712
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1206.562 ; gain = 60.477
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'UART_RX_wrapper' [D:/Vivado/TTCS2/RX_UART/RX_UART.gen/sources_1/bd/UART_RX/hdl/UART_RX_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'UART_RX' [d:/Vivado/TTCS2/RX_UART/RX_UART.gen/sources_1/bd/UART_RX/synth/UART_RX.v:13]
INFO: [Synth 8-6157] synthesizing module 'UART_RX_RX_UART_0_0' [D:/Vivado/TTCS2/RX_UART/RX_UART.runs/synth_1/.Xil/Vivado-18924-Admin-PC/realtime/UART_RX_RX_UART_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'UART_RX_RX_UART_0_0' (1#1) [D:/Vivado/TTCS2/RX_UART/RX_UART.runs/synth_1/.Xil/Vivado-18924-Admin-PC/realtime/UART_RX_RX_UART_0_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Vivado/TTCS2/RX_UART/RX_UART.gen/sources_1/bd/UART_RX/synth/UART_RX.v:39]
INFO: [Synth 8-6157] synthesizing module 'UART_RX_ila_0_0' [D:/Vivado/TTCS2/RX_UART/RX_UART.runs/synth_1/.Xil/Vivado-18924-Admin-PC/realtime/UART_RX_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'UART_RX_ila_0_0' (2#1) [D:/Vivado/TTCS2/RX_UART/RX_UART.runs/synth_1/.Xil/Vivado-18924-Admin-PC/realtime/UART_RX_ila_0_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RX_UART_0'. This will prevent further optimization [d:/Vivado/TTCS2/RX_UART/RX_UART.gen/sources_1/bd/UART_RX/synth/UART_RX.v:33]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [d:/Vivado/TTCS2/RX_UART/RX_UART.gen/sources_1/bd/UART_RX/synth/UART_RX.v:39]
INFO: [Synth 8-6155] done synthesizing module 'UART_RX' (3#1) [d:/Vivado/TTCS2/RX_UART/RX_UART.gen/sources_1/bd/UART_RX/synth/UART_RX.v:13]
INFO: [Synth 8-6155] done synthesizing module 'UART_RX_wrapper' (4#1) [D:/Vivado/TTCS2/RX_UART/RX_UART.gen/sources_1/bd/UART_RX/hdl/UART_RX_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1260.090 ; gain = 114.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1260.090 ; gain = 114.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1260.090 ; gain = 114.004
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1260.090 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Vivado/TTCS2/RX_UART/RX_UART.gen/sources_1/bd/UART_RX/ip/UART_RX_ila_0_0/UART_RX_ila_0_0/UART_RX_ila_0_0_in_context.xdc] for cell 'UART_RX_i/ila_0'
Finished Parsing XDC File [d:/Vivado/TTCS2/RX_UART/RX_UART.gen/sources_1/bd/UART_RX/ip/UART_RX_ila_0_0/UART_RX_ila_0_0/UART_RX_ila_0_0_in_context.xdc] for cell 'UART_RX_i/ila_0'
Parsing XDC File [d:/Vivado/TTCS2/RX_UART/RX_UART.gen/sources_1/bd/UART_RX/ip/UART_RX_RX_UART_0_0/UART_RX_RX_UART_0_0/UART_RX_RX_UART_0_0_in_context.xdc] for cell 'UART_RX_i/RX_UART_0'
Finished Parsing XDC File [d:/Vivado/TTCS2/RX_UART/RX_UART.gen/sources_1/bd/UART_RX/ip/UART_RX_RX_UART_0_0/UART_RX_RX_UART_0_0/UART_RX_RX_UART_0_0_in_context.xdc] for cell 'UART_RX_i/RX_UART_0'
Parsing XDC File [D:/Vivado/TTCS2/RX_UART/RX_UART.srcs/constrs_1/new/XDC.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk100M_0'. [D:/Vivado/TTCS2/RX_UART/RX_UART.srcs/constrs_1/new/XDC.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'clk100M_0'. [D:/Vivado/TTCS2/RX_UART/RX_UART.srcs/constrs_1/new/XDC.xdc:20]
Finished Parsing XDC File [D:/Vivado/TTCS2/RX_UART/RX_UART.srcs/constrs_1/new/XDC.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Vivado/TTCS2/RX_UART/RX_UART.srcs/constrs_1/new/XDC.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/UART_RX_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado/TTCS2/RX_UART/RX_UART.srcs/constrs_1/new/XDC.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/UART_RX_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/UART_RX_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Vivado/TTCS2/RX_UART/RX_UART.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Vivado/TTCS2/RX_UART/RX_UART.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1274.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1274.891 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1274.891 ; gain = 128.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1274.891 ; gain = 128.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for UART_RX_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for UART_RX_i/ila_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for UART_RX_i/RX_UART_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1274.891 ; gain = 128.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1274.891 ; gain = 128.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1274.891 ; gain = 128.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1338.996 ; gain = 192.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1338.996 ; gain = 192.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1358.109 ; gain = 212.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1363.949 ; gain = 217.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1363.949 ; gain = 217.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1363.949 ; gain = 217.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1363.949 ; gain = 217.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1363.949 ; gain = 217.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1363.949 ; gain = 217.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |UART_RX_RX_UART_0_0 |         1|
|2     |UART_RX_ila_0_0     |         1|
+------+--------------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |UART_RX_RX_UART_0 |     1|
|2     |UART_RX_ila_0     |     1|
|3     |IBUF              |     3|
|4     |OBUF              |     8|
+------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1363.949 ; gain = 217.863
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1363.949 ; gain = 203.062
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1363.949 ; gain = 217.863
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1375.988 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1383.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1383.254 ; gain = 237.168
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/TTCS2/RX_UART/RX_UART.runs/synth_1/UART_RX_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UART_RX_wrapper_utilization_synth.rpt -pb UART_RX_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 13 23:43:07 2025...
