{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 05 12:52:43 2018 " "Info: Processing started: Mon Nov 05 12:52:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off project1 -c project1 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off project1 -c project1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "project1.bdf" "" { Schematic "D:/Quartus9.1/mycode/test/project1.bdf" { { 384 416 584 400 "CLK" "" } } } } { "d:/quartus9.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus9.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register inst3 inst3 304.04 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 304.04 MHz between source register \"inst3\" and destination register \"inst3\"" { { "Info" "ITDB_CLOCK_RATE" "clock 3.289 ns " "Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.085 ns + Longest register register " "Info: + Longest register to register delay is 2.085 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst3 1 REG LC_X2_Y4_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y4_N4; Fanout = 2; REG Node = 'inst3'" {  } { { "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } } { "project1.bdf" "" { Schematic "D:/Quartus9.1/mycode/test/project1.bdf" { { 64 704 768 144 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(1.183 ns) 2.085 ns inst3 2 REG LC_X2_Y4_N4 2 " "Info: 2: + IC(0.902 ns) + CELL(1.183 ns) = 2.085 ns; Loc. = LC_X2_Y4_N4; Fanout = 2; REG Node = 'inst3'" {  } { { "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" "2.085 ns" { inst3 inst3 } "NODE_NAME" } } { "project1.bdf" "" { Schematic "D:/Quartus9.1/mycode/test/project1.bdf" { { 64 704 768 144 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.183 ns ( 56.74 % ) " "Info: Total cell delay = 1.183 ns ( 56.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.902 ns ( 43.26 % ) " "Info: Total interconnect delay = 0.902 ns ( 43.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" "2.085 ns" { inst3 inst3 } "NODE_NAME" } } { "d:/quartus9.1/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9.1/quartus/bin64/Technology_Viewer.qrui" "2.085 ns" { inst3 {} inst3 {} } { 0.000ns 0.902ns } { 0.000ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.348 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_14 3 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "project1.bdf" "" { Schematic "D:/Quartus9.1/mycode/test/project1.bdf" { { 384 416 584 400 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns inst3 2 REG LC_X2_Y4_N4 2 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X2_Y4_N4; Fanout = 2; REG Node = 'inst3'" {  } { { "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" "2.185 ns" { CLK inst3 } "NODE_NAME" } } { "project1.bdf" "" { Schematic "D:/Quartus9.1/mycode/test/project1.bdf" { { 64 704 768 144 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK inst3 } "NODE_NAME" } } { "d:/quartus9.1/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9.1/quartus/bin64/Technology_Viewer.qrui" "3.348 ns" { CLK {} CLK~combout {} inst3 {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.348 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_14 3 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "project1.bdf" "" { Schematic "D:/Quartus9.1/mycode/test/project1.bdf" { { 384 416 584 400 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns inst3 2 REG LC_X2_Y4_N4 2 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X2_Y4_N4; Fanout = 2; REG Node = 'inst3'" {  } { { "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" "2.185 ns" { CLK inst3 } "NODE_NAME" } } { "project1.bdf" "" { Schematic "D:/Quartus9.1/mycode/test/project1.bdf" { { 64 704 768 144 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK inst3 } "NODE_NAME" } } { "d:/quartus9.1/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9.1/quartus/bin64/Technology_Viewer.qrui" "3.348 ns" { CLK {} CLK~combout {} inst3 {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK inst3 } "NODE_NAME" } } { "d:/quartus9.1/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9.1/quartus/bin64/Technology_Viewer.qrui" "3.348 ns" { CLK {} CLK~combout {} inst3 {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "project1.bdf" "" { Schematic "D:/Quartus9.1/mycode/test/project1.bdf" { { 64 704 768 144 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "project1.bdf" "" { Schematic "D:/Quartus9.1/mycode/test/project1.bdf" { { 64 704 768 144 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" "2.085 ns" { inst3 inst3 } "NODE_NAME" } } { "d:/quartus9.1/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9.1/quartus/bin64/Technology_Viewer.qrui" "2.085 ns" { inst3 {} inst3 {} } { 0.000ns 0.902ns } { 0.000ns 1.183ns } "" } } { "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK inst3 } "NODE_NAME" } } { "d:/quartus9.1/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9.1/quartus/bin64/Technology_Viewer.qrui" "3.348 ns" { CLK {} CLK~combout {} inst3 {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } } { "d:/quartus9.1/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9.1/quartus/bin64/Technology_Viewer.qrui" "" { inst3 {} } {  } {  } "" } } { "project1.bdf" "" { Schematic "D:/Quartus9.1/mycode/test/project1.bdf" { { 64 704 768 144 "inst3" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Q1 inst1 8.280 ns register " "Info: tco from clock \"CLK\" to destination pin \"Q1\" through register \"inst1\" is 8.280 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.348 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_14 3 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "project1.bdf" "" { Schematic "D:/Quartus9.1/mycode/test/project1.bdf" { { 384 416 584 400 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns inst1 2 REG LC_X2_Y4_N6 4 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X2_Y4_N6; Fanout = 4; REG Node = 'inst1'" {  } { { "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" "2.185 ns" { CLK inst1 } "NODE_NAME" } } { "project1.bdf" "" { Schematic "D:/Quartus9.1/mycode/test/project1.bdf" { { 352 704 768 432 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK inst1 } "NODE_NAME" } } { "d:/quartus9.1/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9.1/quartus/bin64/Technology_Viewer.qrui" "3.348 ns" { CLK {} CLK~combout {} inst1 {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "project1.bdf" "" { Schematic "D:/Quartus9.1/mycode/test/project1.bdf" { { 352 704 768 432 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.556 ns + Longest register pin " "Info: + Longest register to pin delay is 4.556 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst1 1 REG LC_X2_Y4_N6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y4_N6; Fanout = 4; REG Node = 'inst1'" {  } { { "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst1 } "NODE_NAME" } } { "project1.bdf" "" { Schematic "D:/Quartus9.1/mycode/test/project1.bdf" { { 352 704 768 432 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.234 ns) + CELL(2.322 ns) 4.556 ns Q1 2 PIN PIN_8 0 " "Info: 2: + IC(2.234 ns) + CELL(2.322 ns) = 4.556 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'Q1'" {  } { { "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" "4.556 ns" { inst1 Q1 } "NODE_NAME" } } { "project1.bdf" "" { Schematic "D:/Quartus9.1/mycode/test/project1.bdf" { { 368 928 1104 384 "Q1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 50.97 % ) " "Info: Total cell delay = 2.322 ns ( 50.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.234 ns ( 49.03 % ) " "Info: Total interconnect delay = 2.234 ns ( 49.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" "4.556 ns" { inst1 Q1 } "NODE_NAME" } } { "d:/quartus9.1/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9.1/quartus/bin64/Technology_Viewer.qrui" "4.556 ns" { inst1 {} Q1 {} } { 0.000ns 2.234ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK inst1 } "NODE_NAME" } } { "d:/quartus9.1/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9.1/quartus/bin64/Technology_Viewer.qrui" "3.348 ns" { CLK {} CLK~combout {} inst1 {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus9.1/quartus/bin64/TimingClosureFloorplan.fld" "" "4.556 ns" { inst1 Q1 } "NODE_NAME" } } { "d:/quartus9.1/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus9.1/quartus/bin64/Technology_Viewer.qrui" "4.556 ns" { inst1 {} Q1 {} } { 0.000ns 2.234ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4383 " "Info: Peak virtual memory: 4383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 05 12:52:43 2018 " "Info: Processing ended: Mon Nov 05 12:52:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
