// Seed: 4118314294
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout supply1 id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = 1;
  parameter id_4 = -1 == -1'b0;
  logic id_5;
  assign id_1 = 1'd0 ? id_4 : {-1{-1}} != -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd84
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  inout tri0 id_6;
  input logic [7:0] id_5;
  inout wor id_4;
  inout wire id_3;
  input wire _id_2;
  input wire id_1;
  assign id_6 = 1 ? id_5[id_2 : 1'b0] : 1 ? id_4 : -1;
  module_0 modCall_1 (
      id_6,
      id_3,
      id_6
  );
  assign id_4 = 1 - -1;
  assign id_4 = -1;
endmodule
