# RV Day 4 - Basic RISC-V CPU micro-architecture

## RV-D4SK1 - Introduction to Simple RISC-V Micro-architecture

### RV_D4SK1_L1_Micro-architecture of Single Cycle RISC-V CPU

- Block diagram of RISC-V
![image](images/Screenshot%202025-05-09%20163114.png)

___

## RV-D4SK2 - Fetch and decode

### RV_D4SK2_L1_Implementation Plan and Lab for PC

![image](images/Screenshot%202025-05-09%20170532.png)

___

### RV_D4SK2_L2_Lab For Instruction Fetch Logic

![image](images/Screenshot%202025-05-09%20170831.png)

___

### RV_D4SK2_L3_Lab For RV Instruction Types IRSBJU Decode Logic

![image](images/Screenshot%202025-05-09%20172840.png)

___

### RV_D4SK2_L4_Lab For Instruction Immediate Decode Logic For RV-ISBUJ

![image](images/Screenshot%202025-05-09%20172840.png)

___

### RV_D4SK2_L5_Lab To Decode other Fields of Instructions For RV-ISBUJ

![image](images/Screenshot%202025-05-09%20173837.png)

___

### RV_D4SK2_L6_Lab To Decode Instruction Field Based on Instr Type RV-ISBUJ

![image](images/Screenshot%202025-05-09%20175819.png)

___

### RV_D4SK2_L7_Lab To Decode Individual Instruction

![image](images/Screenshot%202025-05-09%20180633.png)

___

## RV-D4SK3 - RISC-V control logic

### RV_D4SK3_L1_Lab For Register File Read Part1 & RV_D4SK3_L2_Lab For Register File Read Part-2

![image](images/Screenshot%202025-05-09%20220521.png)

___

### RV_D4SK3_L3_Lab For ALU Operations For add/addi

![image](images/Screenshot%202025-05-09%20221104.png)

___

### RV_D4SK3_L4_Lab For Register File Write

![image](images/Screenshot%202025-05-09%20221104.png)

___

### RV_D4SK3_L5_Concept of Array And Register File Details

![image](images/Screenshot%202025-05-09%20221104.png)

___

### RV_D4SK3_L6_Lab For Implementing Branch Instructions & RV_D4SK3_L7_Lab For Completing Branch Instruction Implementation

![image](images/Screenshot%202025-05-09%20222925.png)

___

### RV_D4SK3_L8_Lab To Create Simple Testbench

![image](images/Screenshot%202025-05-09%20222925.png)

___

#### [`ðŸ”—FINAL CODE`](codes/Day4_final.tlv)

___

