
MiniOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003e98  00400000  00400000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00403e98  00403e98  00013e98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000884  20000000  00403ea0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000003d4  20000884  00404724  00020884  2**2
                  ALLOC
  4 .stack        00003000  20000c58  00404af8  00020884  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  00020884  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000208ae  2**0
                  CONTENTS, READONLY
  7 .debug_info   0002b457  00000000  00000000  00020907  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00005c69  00000000  00000000  0004bd5e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00010ea2  00000000  00000000  000519c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000012e0  00000000  00000000  00062870  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00001518  00000000  00000000  00063b50  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001b707  00000000  00000000  00065068  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00018aaf  00000000  00000000  0008076f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0005e68a  00000000  00000000  0009921e  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00003194  00000000  00000000  000f78a8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	58 3c 00 20 7d 2c 40 00 79 2c 40 00 79 2c 40 00     X<. },@.y,@.y,@.
  400010:	79 2c 40 00 79 2c 40 00 79 2c 40 00 00 00 00 00     y,@.y,@.y,@.....
	...
  40002c:	0d 02 40 00 79 2c 40 00 00 00 00 00 79 2c 40 00     ..@.y,@.....y,@.
  40003c:	c1 01 40 00 79 2c 40 00 79 2c 40 00 79 2c 40 00     ..@.y,@.y,@.y,@.
  40004c:	01 04 40 00 79 2c 40 00 79 2c 40 00 79 2c 40 00     ..@.y,@.y,@.y,@.
  40005c:	79 2c 40 00 79 2c 40 00 35 0a 40 00 00 00 00 00     y,@.y,@.5.@.....
  40006c:	81 23 40 00 95 23 40 00 a9 23 40 00 79 2c 40 00     .#@..#@..#@.y,@.
  40007c:	71 0a 40 00 00 00 00 00 00 00 00 00 79 2c 40 00     q.@.........y,@.
  40008c:	79 2c 40 00 79 2c 40 00 79 2c 40 00 79 2c 40 00     y,@.y,@.y,@.y,@.
  40009c:	79 2c 40 00 79 2c 40 00 79 2c 40 00 79 2c 40 00     y,@.y,@.y,@.y,@.
  4000ac:	79 2c 40 00 79 2c 40 00 79 2c 40 00 79 2c 40 00     y,@.y,@.y,@.y,@.
  4000bc:	79 2c 40 00 79 2c 40 00 79 2c 40 00 79 2c 40 00     y,@.y,@.y,@.y,@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	20000884 	.word	0x20000884
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00403ea0 	.word	0x00403ea0

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	490d      	ldr	r1, [pc, #52]	; (40012c <frame_dummy+0x3c>)
  4000f8:	b510      	push	{r4, lr}
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	00403ea0 	.word	0x00403ea0
  40012c:	20000888 	.word	0x20000888
  400130:	00403ea0 	.word	0x00403ea0
  400134:	00000000 	.word	0x00000000

00400138 <rtt_init>:
  400138:	4b03      	ldr	r3, [pc, #12]	; (400148 <rtt_init+0x10>)
  40013a:	681b      	ldr	r3, [r3, #0]
  40013c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
  400140:	4319      	orrs	r1, r3
  400142:	6001      	str	r1, [r0, #0]
  400144:	2000      	movs	r0, #0
  400146:	4770      	bx	lr
  400148:	200008a0 	.word	0x200008a0

0040014c <rtt_sel_source>:
  40014c:	b941      	cbnz	r1, 400160 <rtt_sel_source+0x14>
  40014e:	4a09      	ldr	r2, [pc, #36]	; (400174 <rtt_sel_source+0x28>)
  400150:	6813      	ldr	r3, [r2, #0]
  400152:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  400156:	6013      	str	r3, [r2, #0]
  400158:	6802      	ldr	r2, [r0, #0]
  40015a:	4313      	orrs	r3, r2
  40015c:	6003      	str	r3, [r0, #0]
  40015e:	4770      	bx	lr
  400160:	4a04      	ldr	r2, [pc, #16]	; (400174 <rtt_sel_source+0x28>)
  400162:	6813      	ldr	r3, [r2, #0]
  400164:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  400168:	6013      	str	r3, [r2, #0]
  40016a:	6802      	ldr	r2, [r0, #0]
  40016c:	4313      	orrs	r3, r2
  40016e:	6003      	str	r3, [r0, #0]
  400170:	4770      	bx	lr
  400172:	bf00      	nop
  400174:	200008a0 	.word	0x200008a0

00400178 <rtt_disable_interrupt>:
  400178:	6803      	ldr	r3, [r0, #0]
  40017a:	ea23 0101 	bic.w	r1, r3, r1
  40017e:	4b02      	ldr	r3, [pc, #8]	; (400188 <rtt_disable_interrupt+0x10>)
  400180:	681b      	ldr	r3, [r3, #0]
  400182:	4319      	orrs	r1, r3
  400184:	6001      	str	r1, [r0, #0]
  400186:	4770      	bx	lr
  400188:	200008a0 	.word	0x200008a0

0040018c <rtt_read_timer_value>:
  40018c:	6882      	ldr	r2, [r0, #8]
  40018e:	6883      	ldr	r3, [r0, #8]
  400190:	429a      	cmp	r2, r3
  400192:	d003      	beq.n	40019c <rtt_read_timer_value+0x10>
  400194:	6882      	ldr	r2, [r0, #8]
  400196:	6883      	ldr	r3, [r0, #8]
  400198:	4293      	cmp	r3, r2
  40019a:	d1fb      	bne.n	400194 <rtt_read_timer_value+0x8>
  40019c:	4618      	mov	r0, r3
  40019e:	4770      	bx	lr

004001a0 <rtt_get_status>:
  4001a0:	68c0      	ldr	r0, [r0, #12]
  4001a2:	4770      	bx	lr

004001a4 <console_init>:
  4001a4:	4770      	bx	lr
	...

004001a8 <hal_cpu_init>:
*
*	Initializes the CPU. This function must be called before 
*	HAL IO Init. That is: hal_cpu_init(); hal_io_init(); 
*
*/
void hal_cpu_init(void){	
  4001a8:	b508      	push	{r3, lr}
	sysclk_init();  //initialize clocks
  4001aa:	4b01      	ldr	r3, [pc, #4]	; (4001b0 <hal_cpu_init+0x8>)
  4001ac:	4798      	blx	r3
  4001ae:	bd08      	pop	{r3, pc}
  4001b0:	00401b45 	.word	0x00401b45

004001b4 <hal_svc_start>:
*	execution of an SVC instruction
*
*	@param callback the function that gets called on supervisor calls
*/
void hal_svc_start( void(*callback)(void) ){
	svc_callback = callback; //SVC Handler definition is in hal_cpu_asm.s
  4001b4:	4b01      	ldr	r3, [pc, #4]	; (4001bc <hal_svc_start+0x8>)
  4001b6:	6018      	str	r0, [r3, #0]
  4001b8:	4770      	bx	lr
  4001ba:	bf00      	nop
  4001bc:	20000ba0 	.word	0x20000ba0

004001c0 <SysTick_Handler>:
	SysTick_Config( ms_to_ticks(tick_freq_in_ms) );
}

//The actual handler in the vector table entry
//(careful with the capital T in SysTick)
void SysTick_Handler(void){
  4001c0:	b508      	push	{r3, lr}
	(*systick_callback)();
  4001c2:	4b02      	ldr	r3, [pc, #8]	; (4001cc <SysTick_Handler+0xc>)
  4001c4:	681b      	ldr	r3, [r3, #0]
  4001c6:	4798      	blx	r3
  4001c8:	bd08      	pop	{r3, pc}
  4001ca:	bf00      	nop
  4001cc:	20000b9c 	.word	0x20000b9c

004001d0 <hal_delay>:
*
*	Busy-waiting delay
*
*	@param delay_in_ms delay in milliseconds
*/
void hal_delay(uint32_t delay_in_ms){
  4001d0:	b538      	push	{r3, r4, r5, lr}
	delay_ms(delay_in_ms);
  4001d2:	b918      	cbnz	r0, 4001dc <hal_delay+0xc>
  4001d4:	2009      	movs	r0, #9
  4001d6:	4b0a      	ldr	r3, [pc, #40]	; (400200 <hal_delay+0x30>)
  4001d8:	4798      	blx	r3
  4001da:	bd38      	pop	{r3, r4, r5, pc}
  4001dc:	4601      	mov	r1, r0
  4001de:	f243 62b0 	movw	r2, #14000	; 0x36b0
  4001e2:	2300      	movs	r3, #0
  4001e4:	f243 64af 	movw	r4, #13999	; 0x36af
  4001e8:	2500      	movs	r5, #0
  4001ea:	4806      	ldr	r0, [pc, #24]	; (400204 <hal_delay+0x34>)
  4001ec:	fbe0 4501 	umlal	r4, r5, r0, r1
  4001f0:	4620      	mov	r0, r4
  4001f2:	4629      	mov	r1, r5
  4001f4:	4c04      	ldr	r4, [pc, #16]	; (400208 <hal_delay+0x38>)
  4001f6:	47a0      	blx	r4
  4001f8:	4b01      	ldr	r3, [pc, #4]	; (400200 <hal_delay+0x30>)
  4001fa:	4798      	blx	r3
  4001fc:	bd38      	pop	{r3, r4, r5, pc}
  4001fe:	bf00      	nop
  400200:	20000001 	.word	0x20000001
  400204:	07270e00 	.word	0x07270e00
  400208:	004038a1 	.word	0x004038a1

0040020c <SVC_Handler>:
  40020c:	4b0d      	ldr	r3, [pc, #52]	; (400244 <hal_cpu_set_psp+0x8>)
  40020e:	681b      	ldr	r3, [r3, #0]
  400210:	4718      	bx	r3

00400212 <hal_cpu_get_psp>:
  400212:	f3ef 8009 	mrs	r0, PSP
  400216:	4770      	bx	lr

00400218 <hal_cpu_set_unprivileged>:
  400218:	f3ef 8314 	mrs	r3, CONTROL
  40021c:	f043 0301 	orr.w	r3, r3, #1
  400220:	f383 8814 	msr	CONTROL, r3
  400224:	f3bf 8f6f 	isb	sy
  400228:	4770      	bx	lr

0040022a <hal_cpu_set_psp_active>:
  40022a:	f3ef 8314 	mrs	r3, CONTROL
  40022e:	f043 0302 	orr.w	r3, r3, #2
  400232:	f383 8814 	msr	CONTROL, r3
  400236:	f3bf 8f6f 	isb	sy
  40023a:	4770      	bx	lr

0040023c <hal_cpu_set_psp>:
  40023c:	f380 8809 	msr	PSP, r0
  400240:	4770      	bx	lr
  400242:	0000      	.short	0x0000
  400244:	20000ba0 	.word	0x20000ba0

00400248 <button_handler>:
	pio_handler_set_priority(PIN_PUSHBUTTON_3_PIO, (IRQn_Type) PIN_PUSHBUTTON_3_ID, buttons_irq_priority);
	pio_enable_interrupt(PIN_PUSHBUTTON_3_PIO, PIN_PUSHBUTTON_3_MASK);
}

//The Button interrupt service routine (ISR)
static void button_handler(uint32_t id, uint32_t mask){
  400248:	b508      	push	{r3, lr}
	
	if((PIN_PUSHBUTTON_0_ID == id) && (PIN_PUSHBUTTON_0_MASK == mask)){
  40024a:	280b      	cmp	r0, #11
  40024c:	d002      	beq.n	400254 <button_handler+0xc>
	}
	else if ((PIN_PUSHBUTTON_1_ID == id) && (PIN_PUSHBUTTON_1_MASK == mask)){
		//Button 1 was pressed
		(*button_callback)(1);
	}
	else if((PIN_PUSHBUTTON_2_ID == id) && (PIN_PUSHBUTTON_2_MASK == mask)){
  40024e:	280d      	cmp	r0, #13
  400250:	d00e      	beq.n	400270 <button_handler+0x28>
  400252:	bd08      	pop	{r3, pc}
	if((PIN_PUSHBUTTON_0_ID == id) && (PIN_PUSHBUTTON_0_MASK == mask)){
  400254:	2904      	cmp	r1, #4
  400256:	d006      	beq.n	400266 <button_handler+0x1e>
	else if ((PIN_PUSHBUTTON_1_ID == id) && (PIN_PUSHBUTTON_1_MASK == mask)){
  400258:	2901      	cmp	r1, #1
  40025a:	d1fa      	bne.n	400252 <button_handler+0xa>
		(*button_callback)(1);
  40025c:	4b0c      	ldr	r3, [pc, #48]	; (400290 <button_handler+0x48>)
  40025e:	681b      	ldr	r3, [r3, #0]
  400260:	2001      	movs	r0, #1
  400262:	4798      	blx	r3
  400264:	bd08      	pop	{r3, pc}
		(*button_callback)(0);	
  400266:	4b0a      	ldr	r3, [pc, #40]	; (400290 <button_handler+0x48>)
  400268:	681b      	ldr	r3, [r3, #0]
  40026a:	2000      	movs	r0, #0
  40026c:	4798      	blx	r3
  40026e:	bd08      	pop	{r3, pc}
	else if((PIN_PUSHBUTTON_2_ID == id) && (PIN_PUSHBUTTON_2_MASK == mask)){
  400270:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400274:	d007      	beq.n	400286 <button_handler+0x3e>
		//Button 2 was pressed
		(*button_callback)(2);
	}
	else if((PIN_PUSHBUTTON_3_ID == id) && (PIN_PUSHBUTTON_3_MASK == mask)){
  400276:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
  40027a:	d1ea      	bne.n	400252 <button_handler+0xa>
		//Button 3 was pressed
		(*button_callback)(3);
  40027c:	4b04      	ldr	r3, [pc, #16]	; (400290 <button_handler+0x48>)
  40027e:	681b      	ldr	r3, [r3, #0]
  400280:	2003      	movs	r0, #3
  400282:	4798      	blx	r3
	}
	else{
		//Error
	}
}
  400284:	e7e5      	b.n	400252 <button_handler+0xa>
		(*button_callback)(2);
  400286:	4b02      	ldr	r3, [pc, #8]	; (400290 <button_handler+0x48>)
  400288:	681b      	ldr	r3, [r3, #0]
  40028a:	2002      	movs	r0, #2
  40028c:	4798      	blx	r3
  40028e:	bd08      	pop	{r3, pc}
  400290:	200008a4 	.word	0x200008a4

00400294 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
static void ssd1306_write_command(uint8_t command)
{
  400294:	b570      	push	{r4, r5, r6, lr}
  400296:	b082      	sub	sp, #8
  400298:	4606      	mov	r6, r0
	usart_spi_select_device(SSD1306_USART_SPI, &device);
	ssd1306_sel_cmd();
	usart_spi_transmit(SSD1306_USART_SPI, command);
	usart_spi_deselect_device(SSD1306_USART_SPI, &device);
#elif defined(SSD1306_SPI_INTERFACE)
	struct spi_device device = {.id = SSD1306_CS_PIN};
  40029a:	ac02      	add	r4, sp, #8
  40029c:	2302      	movs	r3, #2
  40029e:	f844 3d04 	str.w	r3, [r4, #-4]!
	spi_select_device(SSD1306_SPI, &device);
  4002a2:	4d09      	ldr	r5, [pc, #36]	; (4002c8 <ssd1306_write_command+0x34>)
  4002a4:	4621      	mov	r1, r4
  4002a6:	4628      	mov	r0, r5
  4002a8:	4b08      	ldr	r3, [pc, #32]	; (4002cc <ssd1306_write_command+0x38>)
  4002aa:	4798      	blx	r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4002ac:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4002b0:	4b07      	ldr	r3, [pc, #28]	; (4002d0 <ssd1306_write_command+0x3c>)
  4002b2:	635a      	str	r2, [r3, #52]	; 0x34
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(Spi *p_spi, uint16_t data)
{
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  4002b4:	60ee      	str	r6, [r5, #12]
	ssd1306_sel_cmd();
	spi_write_single(SSD1306_SPI, command);
	delay_us(SSD1306_LATENCY); // At least 3us
  4002b6:	2056      	movs	r0, #86	; 0x56
  4002b8:	4b06      	ldr	r3, [pc, #24]	; (4002d4 <ssd1306_write_command+0x40>)
  4002ba:	4798      	blx	r3
	spi_deselect_device(SSD1306_SPI, &device);
  4002bc:	4621      	mov	r1, r4
  4002be:	4628      	mov	r0, r5
  4002c0:	4b05      	ldr	r3, [pc, #20]	; (4002d8 <ssd1306_write_command+0x44>)
  4002c2:	4798      	blx	r3
#endif
}
  4002c4:	b002      	add	sp, #8
  4002c6:	bd70      	pop	{r4, r5, r6, pc}
  4002c8:	40008000 	.word	0x40008000
  4002cc:	00401c7d 	.word	0x00401c7d
  4002d0:	400e1200 	.word	0x400e1200
  4002d4:	20000001 	.word	0x20000001
  4002d8:	00401cad 	.word	0x00401cad

004002dc <configure_uart1>:
	usart_enable_interrupt(USART_SERIAL, US_IER_RXRDY);
	NVIC_EnableIRQ(USART1_IRQn);
}


void configure_uart1(uint32_t baudrate){
  4002dc:	b530      	push	{r4, r5, lr}
  4002de:	b085      	sub	sp, #20
  4002e0:	4604      	mov	r4, r0
	pio_configure(PINS_UART1_PIO, PINS_UART1_TYPE, PINS_UART1_MASK, PINS_UART1_ATTR);
  4002e2:	2300      	movs	r3, #0
  4002e4:	220c      	movs	r2, #12
  4002e6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4002ea:	480c      	ldr	r0, [pc, #48]	; (40031c <configure_uart1+0x40>)
  4002ec:	4d0c      	ldr	r5, [pc, #48]	; (400320 <configure_uart1+0x44>)
  4002ee:	47a8      	blx	r5
	pmc_enable_periph_clk(ID_UART1);
  4002f0:	2009      	movs	r0, #9
  4002f2:	4b0c      	ldr	r3, [pc, #48]	; (400324 <configure_uart1+0x48>)
  4002f4:	4798      	blx	r3
	
	const sam_uart_opt_t uart1_sett = { sysclk_get_cpu_hz(), baudrate, UART_SERIAL_MODE };
  4002f6:	4b0c      	ldr	r3, [pc, #48]	; (400328 <configure_uart1+0x4c>)
  4002f8:	9301      	str	r3, [sp, #4]
  4002fa:	9402      	str	r4, [sp, #8]
  4002fc:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400300:	9303      	str	r3, [sp, #12]
	uart_init(UART1,&uart1_sett);
  400302:	4c0a      	ldr	r4, [pc, #40]	; (40032c <configure_uart1+0x50>)
  400304:	a901      	add	r1, sp, #4
  400306:	4620      	mov	r0, r4
  400308:	4b09      	ldr	r3, [pc, #36]	; (400330 <configure_uart1+0x54>)
  40030a:	4798      	blx	r3
	uart_enable_tx(UART1);
  40030c:	4620      	mov	r0, r4
  40030e:	4b09      	ldr	r3, [pc, #36]	; (400334 <configure_uart1+0x58>)
  400310:	4798      	blx	r3
	uart_enable_rx(UART1);
  400312:	4620      	mov	r0, r4
  400314:	4b08      	ldr	r3, [pc, #32]	; (400338 <configure_uart1+0x5c>)
  400316:	4798      	blx	r3
}
  400318:	b005      	add	sp, #20
  40031a:	bd30      	pop	{r4, r5, pc}
  40031c:	400e1000 	.word	0x400e1000
  400320:	00401fc9 	.word	0x00401fc9
  400324:	00402569 	.word	0x00402569
  400328:	07270e00 	.word	0x07270e00
  40032c:	400e0800 	.word	0x400e0800
  400330:	00402af1 	.word	0x00402af1
  400334:	00402b27 	.word	0x00402b27
  400338:	00402b2d 	.word	0x00402b2d

0040033c <configure_usart1>:

void configure_usart1(uint32_t baudrate){
  40033c:	b530      	push	{r4, r5, lr}
  40033e:	b087      	sub	sp, #28
  400340:	4605      	mov	r5, r0
	pio_configure(PINS_USART1_PIO, PINS_USART1_TYPE, PINS_USART1_MASK, PINS_USART1_ATTR);
  400342:	2300      	movs	r3, #0
  400344:	f44f 02c0 	mov.w	r2, #6291456	; 0x600000
  400348:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40034c:	480f      	ldr	r0, [pc, #60]	; (40038c <configure_usart1+0x50>)
  40034e:	4c10      	ldr	r4, [pc, #64]	; (400390 <configure_usart1+0x54>)
  400350:	47a0      	blx	r4
	pmc_enable_periph_clk(ID_USART1);
  400352:	200f      	movs	r0, #15
  400354:	4c0f      	ldr	r4, [pc, #60]	; (400394 <configure_usart1+0x58>)
  400356:	47a0      	blx	r4

	const sam_usart_opt_t usart_console_settings = {
  400358:	2300      	movs	r3, #0
  40035a:	9303      	str	r3, [sp, #12]
  40035c:	9304      	str	r3, [sp, #16]
  40035e:	9305      	str	r3, [sp, #20]
  400360:	9500      	str	r5, [sp, #0]
  400362:	23c0      	movs	r3, #192	; 0xc0
  400364:	9301      	str	r3, [sp, #4]
  400366:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40036a:	9302      	str	r3, [sp, #8]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  40036c:	200f      	movs	r0, #15
  40036e:	47a0      	blx	r4
		USART_SERIAL_STOP_BIT,
		US_MR_CHMODE_NORMAL
	};

	sysclk_enable_peripheral_clock(USART_SERIAL_ID);
	usart_init_rs232(USART_SERIAL, &usart_console_settings, sysclk_get_peripheral_hz());
  400370:	4c09      	ldr	r4, [pc, #36]	; (400398 <configure_usart1+0x5c>)
  400372:	4a0a      	ldr	r2, [pc, #40]	; (40039c <configure_usart1+0x60>)
  400374:	4669      	mov	r1, sp
  400376:	4620      	mov	r0, r4
  400378:	4b09      	ldr	r3, [pc, #36]	; (4003a0 <configure_usart1+0x64>)
  40037a:	4798      	blx	r3
	usart_enable_tx(USART_SERIAL);
  40037c:	4620      	mov	r0, r4
  40037e:	4b09      	ldr	r3, [pc, #36]	; (4003a4 <configure_usart1+0x68>)
  400380:	4798      	blx	r3
	usart_enable_rx(USART_SERIAL);
  400382:	4620      	mov	r0, r4
  400384:	4b08      	ldr	r3, [pc, #32]	; (4003a8 <configure_usart1+0x6c>)
  400386:	4798      	blx	r3
}
  400388:	b007      	add	sp, #28
  40038a:	bd30      	pop	{r4, r5, pc}
  40038c:	400e0e00 	.word	0x400e0e00
  400390:	00401fc9 	.word	0x00401fc9
  400394:	00402569 	.word	0x00402569
  400398:	40028000 	.word	0x40028000
  40039c:	07270e00 	.word	0x07270e00
  4003a0:	00402be1 	.word	0x00402be1
  4003a4:	00402c35 	.word	0x00402c35
  4003a8:	00402c3b 	.word	0x00402c3b

004003ac <hal_io_init>:
void hal_io_init(void){
  4003ac:	b510      	push	{r4, lr}
	board_init();		//initialize board pins
  4003ae:	4b05      	ldr	r3, [pc, #20]	; (4003c4 <hal_io_init+0x18>)
  4003b0:	4798      	blx	r3
  4003b2:	200b      	movs	r0, #11
  4003b4:	4c04      	ldr	r4, [pc, #16]	; (4003c8 <hal_io_init+0x1c>)
  4003b6:	47a0      	blx	r4
  4003b8:	200c      	movs	r0, #12
  4003ba:	47a0      	blx	r4
  4003bc:	200d      	movs	r0, #13
  4003be:	47a0      	blx	r4
  4003c0:	bd10      	pop	{r4, pc}
  4003c2:	bf00      	nop
  4003c4:	00401d55 	.word	0x00401d55
  4003c8:	00402569 	.word	0x00402569

004003cc <hal_mtimer_start>:
void hal_mtimer_start( uint32_t ms_steps ){
  4003cc:	b538      	push	{r3, r4, r5, lr}
  4003ce:	4604      	mov	r4, r0
	rtt_sel_source(RTT, false);
  4003d0:	4d08      	ldr	r5, [pc, #32]	; (4003f4 <hal_mtimer_start+0x28>)
  4003d2:	2100      	movs	r1, #0
  4003d4:	4628      	mov	r0, r5
  4003d6:	4b08      	ldr	r3, [pc, #32]	; (4003f8 <hal_mtimer_start+0x2c>)
  4003d8:	4798      	blx	r3
	uint32_t steps = ms_steps*33 > RTT_MAX_VAL ? RTT_MAX_VAL : ms_steps*33; 
  4003da:	eb04 1444 	add.w	r4, r4, r4, lsl #5
  4003de:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
  4003e2:	bf28      	it	cs
  4003e4:	f44f 4400 	movcs.w	r4, #32768	; 0x8000
	rtt_init(RTT, steps ); 
  4003e8:	b2a1      	uxth	r1, r4
  4003ea:	4628      	mov	r0, r5
  4003ec:	4b03      	ldr	r3, [pc, #12]	; (4003fc <hal_mtimer_start+0x30>)
  4003ee:	4798      	blx	r3
  4003f0:	bd38      	pop	{r3, r4, r5, pc}
  4003f2:	bf00      	nop
  4003f4:	400e1430 	.word	0x400e1430
  4003f8:	0040014d 	.word	0x0040014d
  4003fc:	00400139 	.word	0x00400139

00400400 <RTT_Handler>:
void RTT_Handler(void){
  400400:	b508      	push	{r3, lr}
	uint32_t ul_status = rtt_get_status(RTT);
  400402:	4805      	ldr	r0, [pc, #20]	; (400418 <RTT_Handler+0x18>)
  400404:	4b05      	ldr	r3, [pc, #20]	; (40041c <RTT_Handler+0x1c>)
  400406:	4798      	blx	r3
	if ((ul_status & RTT_SR_RTTINC) == RTT_SR_RTTINC)
  400408:	f010 0f02 	tst.w	r0, #2
  40040c:	d100      	bne.n	400410 <RTT_Handler+0x10>
  40040e:	bd08      	pop	{r3, pc}
		(*timer_callback)(); //call registered callback
  400410:	4b03      	ldr	r3, [pc, #12]	; (400420 <RTT_Handler+0x20>)
  400412:	681b      	ldr	r3, [r3, #0]
  400414:	4798      	blx	r3
}
  400416:	e7fa      	b.n	40040e <RTT_Handler+0xe>
  400418:	400e1430 	.word	0x400e1430
  40041c:	004001a1 	.word	0x004001a1
  400420:	200008a8 	.word	0x200008a8

00400424 <hal_mtimer_stop>:
void hal_mtimer_stop(void){
  400424:	b508      	push	{r3, lr}

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  400426:	4b06      	ldr	r3, [pc, #24]	; (400440 <hal_mtimer_stop+0x1c>)
  400428:	2208      	movs	r2, #8
  40042a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40042e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
	rtt_disable_interrupt(RTT, RTT_MR_RTTINCIEN);
  400432:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  400436:	4803      	ldr	r0, [pc, #12]	; (400444 <hal_mtimer_stop+0x20>)
  400438:	4b03      	ldr	r3, [pc, #12]	; (400448 <hal_mtimer_stop+0x24>)
  40043a:	4798      	blx	r3
  40043c:	bd08      	pop	{r3, pc}
  40043e:	bf00      	nop
  400440:	e000e100 	.word	0xe000e100
  400444:	400e1430 	.word	0x400e1430
  400448:	00400179 	.word	0x00400179

0040044c <hal_mtimer_read>:
uint32_t hal_mtimer_read( void ){
  40044c:	b508      	push	{r3, lr}
	return rtt_read_timer_value (RTT);
  40044e:	4802      	ldr	r0, [pc, #8]	; (400458 <hal_mtimer_read+0xc>)
  400450:	4b02      	ldr	r3, [pc, #8]	; (40045c <hal_mtimer_read+0x10>)
  400452:	4798      	blx	r3
}
  400454:	bd08      	pop	{r3, pc}
  400456:	bf00      	nop
  400458:	400e1430 	.word	0x400e1430
  40045c:	0040018d 	.word	0x0040018d

00400460 <hal_led_start>:
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400460:	4b0f      	ldr	r3, [pc, #60]	; (4004a0 <hal_led_start+0x40>)
  400462:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  400466:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400468:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40046c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  400470:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400472:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400476:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
  40047a:	f5a2 32f9 	sub.w	r2, r2, #127488	; 0x1f200
  40047e:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  400482:	6111      	str	r1, [r2, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400484:	f8c2 10a0 	str.w	r1, [r2, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400488:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  40048c:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40048e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400492:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400496:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400498:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  40049c:	4770      	bx	lr
  40049e:	bf00      	nop
  4004a0:	400e1200 	.word	0x400e1200

004004a4 <hal_led_write>:
	switch(lednum){
  4004a4:	2804      	cmp	r0, #4
  4004a6:	d81b      	bhi.n	4004e0 <hal_led_write+0x3c>
  4004a8:	e8df f000 	tbb	[pc, r0]
  4004ac:	16141203 	.word	0x16141203
  4004b0:	18          	.byte	0x18
  4004b1:	00          	.byte	0x00
		case Led0: IOLine = IOPORT_CREATE_PIN(PIOC, 23); break;
  4004b2:	2257      	movs	r2, #87	; 0x57
	return pin >> 5;
  4004b4:	0953      	lsrs	r3, r2, #5
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4004b6:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4004ba:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4004be:	025b      	lsls	r3, r3, #9
	if (level) {
  4004c0:	b181      	cbz	r1, 4004e4 <hal_led_write+0x40>
	return 1U << (pin & 0x1F);
  4004c2:	f002 021f 	and.w	r2, r2, #31
  4004c6:	2101      	movs	r1, #1
  4004c8:	fa01 f202 	lsl.w	r2, r1, r2
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4004cc:	635a      	str	r2, [r3, #52]	; 0x34
  4004ce:	4770      	bx	lr
		case Led1: IOLine = IOPORT_CREATE_PIN(PIOC, 20); break;
  4004d0:	2254      	movs	r2, #84	; 0x54
  4004d2:	e7ef      	b.n	4004b4 <hal_led_write+0x10>
		case Led2: IOLine = IOPORT_CREATE_PIN(PIOA, 16); break;
  4004d4:	2210      	movs	r2, #16
  4004d6:	e7ed      	b.n	4004b4 <hal_led_write+0x10>
		case Led3: IOLine = IOPORT_CREATE_PIN(PIOC, 22); break;
  4004d8:	2256      	movs	r2, #86	; 0x56
  4004da:	e7eb      	b.n	4004b4 <hal_led_write+0x10>
		case Led4: IOLine = IOPORT_CREATE_PIN(PIOC, 19); break;
  4004dc:	2253      	movs	r2, #83	; 0x53
  4004de:	e7e9      	b.n	4004b4 <hal_led_write+0x10>
	uint32_t IOLine = 0;
  4004e0:	2200      	movs	r2, #0
  4004e2:	e7e7      	b.n	4004b4 <hal_led_write+0x10>
	return 1U << (pin & 0x1F);
  4004e4:	f002 021f 	and.w	r2, r2, #31
  4004e8:	2101      	movs	r1, #1
  4004ea:	fa01 f202 	lsl.w	r2, r1, r2
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4004ee:	631a      	str	r2, [r3, #48]	; 0x30
  4004f0:	4770      	bx	lr

004004f2 <hal_led_read>:
	switch(lednum){
  4004f2:	2804      	cmp	r0, #4
  4004f4:	d81e      	bhi.n	400534 <hal_led_read+0x42>
  4004f6:	e8df f000 	tbb	[pc, r0]
  4004fa:	1503      	.short	0x1503
  4004fc:	1917      	.short	0x1917
  4004fe:	1b          	.byte	0x1b
  4004ff:	00          	.byte	0x00
		case Led0: IOLine = IOPORT_CREATE_PIN(PIOC, 23); break;
  400500:	2257      	movs	r2, #87	; 0x57
	return pin >> 5;
  400502:	0953      	lsrs	r3, r2, #5
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400504:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400508:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40050c:	025b      	lsls	r3, r3, #9
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  40050e:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
	return 1U << (pin & 0x1F);
  400510:	f002 021f 	and.w	r2, r2, #31
  400514:	2301      	movs	r3, #1
  400516:	fa03 f202 	lsl.w	r2, r3, r2
	return !ioport_get_pin_level(IOLine); //negated since pin levels and LEDs state are opposite
  40051a:	420a      	tst	r2, r1
}
  40051c:	bf0c      	ite	eq
  40051e:	4618      	moveq	r0, r3
  400520:	2000      	movne	r0, #0
  400522:	4770      	bx	lr
		case Led1: IOLine = IOPORT_CREATE_PIN(PIOC, 20); break;
  400524:	2254      	movs	r2, #84	; 0x54
  400526:	e7ec      	b.n	400502 <hal_led_read+0x10>
		case Led2: IOLine = IOPORT_CREATE_PIN(PIOA, 16); break;
  400528:	2210      	movs	r2, #16
  40052a:	e7ea      	b.n	400502 <hal_led_read+0x10>
		case Led3: IOLine = IOPORT_CREATE_PIN(PIOC, 22); break;
  40052c:	2256      	movs	r2, #86	; 0x56
  40052e:	e7e8      	b.n	400502 <hal_led_read+0x10>
		case Led4: IOLine = IOPORT_CREATE_PIN(PIOC, 19); break;
  400530:	2253      	movs	r2, #83	; 0x53
  400532:	e7e6      	b.n	400502 <hal_led_read+0x10>
	uint32_t IOLine = 0;
  400534:	2200      	movs	r2, #0
  400536:	e7e4      	b.n	400502 <hal_led_read+0x10>

00400538 <hal_clock_start>:
void hal_clock_start( void ){
  400538:	b510      	push	{r4, lr}
	pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  40053a:	2000      	movs	r0, #0
  40053c:	4b05      	ldr	r3, [pc, #20]	; (400554 <hal_clock_start+0x1c>)
  40053e:	4798      	blx	r3
	while (!pmc_osc_is_ready_32kxtal());
  400540:	4c05      	ldr	r4, [pc, #20]	; (400558 <hal_clock_start+0x20>)
  400542:	47a0      	blx	r4
  400544:	2800      	cmp	r0, #0
  400546:	d0fc      	beq.n	400542 <hal_clock_start+0xa>
	rtc_set_hour_mode(RTC, 0); //24-hrs mode by default
  400548:	2100      	movs	r1, #0
  40054a:	4804      	ldr	r0, [pc, #16]	; (40055c <hal_clock_start+0x24>)
  40054c:	4b04      	ldr	r3, [pc, #16]	; (400560 <hal_clock_start+0x28>)
  40054e:	4798      	blx	r3
  400550:	bd10      	pop	{r4, pc}
  400552:	bf00      	nop
  400554:	004024a1 	.word	0x004024a1
  400558:	004024c5 	.word	0x004024c5
  40055c:	400e1460 	.word	0x400e1460
  400560:	004025bd 	.word	0x004025bd

00400564 <hal_clock_write>:
void hal_clock_write( tTime* t ){
  400564:	b570      	push	{r4, r5, r6, lr}
  400566:	b082      	sub	sp, #8
  400568:	4604      	mov	r4, r0
	rtc_set_date( RTC, t->year, t->month, t->day, 1 );	//not too sure how week works, but if week is
  40056a:	4d08      	ldr	r5, [pc, #32]	; (40058c <hal_clock_write+0x28>)
  40056c:	2301      	movs	r3, #1
  40056e:	9300      	str	r3, [sp, #0]
  400570:	68c3      	ldr	r3, [r0, #12]
  400572:	6902      	ldr	r2, [r0, #16]
  400574:	6941      	ldr	r1, [r0, #20]
  400576:	4628      	mov	r0, r5
  400578:	4e05      	ldr	r6, [pc, #20]	; (400590 <hal_clock_write+0x2c>)
  40057a:	47b0      	blx	r6
	rtc_set_time( RTC, t->hours, t->minutes, t->seconds );
  40057c:	6823      	ldr	r3, [r4, #0]
  40057e:	6862      	ldr	r2, [r4, #4]
  400580:	68a1      	ldr	r1, [r4, #8]
  400582:	4628      	mov	r0, r5
  400584:	4c03      	ldr	r4, [pc, #12]	; (400594 <hal_clock_write+0x30>)
  400586:	47a0      	blx	r4
}
  400588:	b002      	add	sp, #8
  40058a:	bd70      	pop	{r4, r5, r6, pc}
  40058c:	400e1460 	.word	0x400e1460
  400590:	00402735 	.word	0x00402735
  400594:	0040262d 	.word	0x0040262d

00400598 <hal_clock_read>:
void hal_clock_read( tTime* t ){
  400598:	b5f0      	push	{r4, r5, r6, r7, lr}
  40059a:	b085      	sub	sp, #20
  40059c:	4604      	mov	r4, r0
	uint32_t dummy_week = 0;
  40059e:	ad04      	add	r5, sp, #16
  4005a0:	2300      	movs	r3, #0
  4005a2:	f845 3d04 	str.w	r3, [r5, #-4]!
	rtc_get_time(RTC, &(t->hours), &(t->minutes), &(t->seconds));
  4005a6:	4e0a      	ldr	r6, [pc, #40]	; (4005d0 <hal_clock_read+0x38>)
  4005a8:	4603      	mov	r3, r0
  4005aa:	1d02      	adds	r2, r0, #4
  4005ac:	f100 0108 	add.w	r1, r0, #8
  4005b0:	4630      	mov	r0, r6
  4005b2:	4f08      	ldr	r7, [pc, #32]	; (4005d4 <hal_clock_read+0x3c>)
  4005b4:	47b8      	blx	r7
	rtc_get_date(RTC, &(t->year), &(t->month), &(t->day), &dummy_week);
  4005b6:	9500      	str	r5, [sp, #0]
  4005b8:	f104 030c 	add.w	r3, r4, #12
  4005bc:	f104 0210 	add.w	r2, r4, #16
  4005c0:	f104 0114 	add.w	r1, r4, #20
  4005c4:	4630      	mov	r0, r6
  4005c6:	4c04      	ldr	r4, [pc, #16]	; (4005d8 <hal_clock_read+0x40>)
  4005c8:	47a0      	blx	r4
}
  4005ca:	b005      	add	sp, #20
  4005cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4005ce:	bf00      	nop
  4005d0:	400e1460 	.word	0x400e1460
  4005d4:	004025d3 	.word	0x004025d3
  4005d8:	004026c1 	.word	0x004026c1

004005dc <hal_display_start>:
void hal_display_start(void){
  4005dc:	b508      	push	{r3, lr}
	ssd1306_init();	//on-board OLED
  4005de:	4b01      	ldr	r3, [pc, #4]	; (4005e4 <hal_display_start+0x8>)
  4005e0:	4798      	blx	r3
  4005e2:	bd08      	pop	{r3, pc}
  4005e4:	00400e99 	.word	0x00400e99

004005e8 <hal_display_putc>:
void hal_display_putc( uint8_t character ){
  4005e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4005ec:	b082      	sub	sp, #8
	char_ptr = font_table[character - 32];
  4005ee:	3820      	subs	r0, #32
  4005f0:	4b1f      	ldr	r3, [pc, #124]	; (400670 <hal_display_putc+0x88>)
  4005f2:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
	for (i = 1; i <= char_ptr[0]; i++) {
  4005f6:	783b      	ldrb	r3, [r7, #0]
  4005f8:	b303      	cbz	r3, 40063c <hal_display_putc+0x54>
  4005fa:	2401      	movs	r4, #1
	usart_spi_transmit(SSD1306_USART_SPI, data);
	ssd1306_sel_cmd();
	usart_spi_deselect_device(SSD1306_USART_SPI, &device);
#elif defined(SSD1306_SPI_INTERFACE)
	struct spi_device device = {.id = SSD1306_CS_PIN};
	spi_select_device(SSD1306_SPI, &device);
  4005fc:	4e1d      	ldr	r6, [pc, #116]	; (400674 <hal_display_putc+0x8c>)
  4005fe:	f8df 9080 	ldr.w	r9, [pc, #128]	; 400680 <hal_display_putc+0x98>
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400602:	f8df 8080 	ldr.w	r8, [pc, #128]	; 400684 <hal_display_putc+0x9c>
		ssd1306_write_data(char_ptr[i]);
  400606:	f817 a004 	ldrb.w	sl, [r7, r4]
	struct spi_device device = {.id = SSD1306_CS_PIN};
  40060a:	ad02      	add	r5, sp, #8
  40060c:	2302      	movs	r3, #2
  40060e:	f845 3d04 	str.w	r3, [r5, #-4]!
	spi_select_device(SSD1306_SPI, &device);
  400612:	4629      	mov	r1, r5
  400614:	4630      	mov	r0, r6
  400616:	47c8      	blx	r9
  400618:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
  40061c:	f8c8 3030 	str.w	r3, [r8, #48]	; 0x30
  400620:	f8c6 a00c 	str.w	sl, [r6, #12]
	ssd1306_sel_data();
	spi_write_single(SSD1306_SPI, data);
	delay_us(SSD1306_LATENCY); // At least 3us
  400624:	2056      	movs	r0, #86	; 0x56
  400626:	4b14      	ldr	r3, [pc, #80]	; (400678 <hal_display_putc+0x90>)
  400628:	4798      	blx	r3
	spi_deselect_device(SSD1306_SPI, &device);
  40062a:	4629      	mov	r1, r5
  40062c:	4630      	mov	r0, r6
  40062e:	4b13      	ldr	r3, [pc, #76]	; (40067c <hal_display_putc+0x94>)
  400630:	4798      	blx	r3
	for (i = 1; i <= char_ptr[0]; i++) {
  400632:	3401      	adds	r4, #1
  400634:	b2e4      	uxtb	r4, r4
  400636:	783b      	ldrb	r3, [r7, #0]
  400638:	42a3      	cmp	r3, r4
  40063a:	d2e4      	bcs.n	400606 <hal_display_putc+0x1e>
	struct spi_device device = {.id = SSD1306_CS_PIN};
  40063c:	ac02      	add	r4, sp, #8
  40063e:	2302      	movs	r3, #2
  400640:	f844 3d04 	str.w	r3, [r4, #-4]!
	spi_select_device(SSD1306_SPI, &device);
  400644:	4d0b      	ldr	r5, [pc, #44]	; (400674 <hal_display_putc+0x8c>)
  400646:	4621      	mov	r1, r4
  400648:	4628      	mov	r0, r5
  40064a:	4b0d      	ldr	r3, [pc, #52]	; (400680 <hal_display_putc+0x98>)
  40064c:	4798      	blx	r3
  40064e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400652:	4b0c      	ldr	r3, [pc, #48]	; (400684 <hal_display_putc+0x9c>)
  400654:	631a      	str	r2, [r3, #48]	; 0x30
  400656:	2300      	movs	r3, #0
  400658:	60eb      	str	r3, [r5, #12]
	delay_us(SSD1306_LATENCY); // At least 3us
  40065a:	2056      	movs	r0, #86	; 0x56
  40065c:	4b06      	ldr	r3, [pc, #24]	; (400678 <hal_display_putc+0x90>)
  40065e:	4798      	blx	r3
	spi_deselect_device(SSD1306_SPI, &device);
  400660:	4621      	mov	r1, r4
  400662:	4628      	mov	r0, r5
  400664:	4b05      	ldr	r3, [pc, #20]	; (40067c <hal_display_putc+0x94>)
  400666:	4798      	blx	r3
}
  400668:	b002      	add	sp, #8
  40066a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40066e:	bf00      	nop
  400670:	200002ac 	.word	0x200002ac
  400674:	40008000 	.word	0x40008000
  400678:	20000001 	.word	0x20000001
  40067c:	00401cad 	.word	0x00401cad
  400680:	00401c7d 	.word	0x00401c7d
  400684:	400e1200 	.word	0x400e1200

00400688 <hal_display_cls>:
void hal_display_cls(void){
  400688:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40068c:	b083      	sub	sp, #12
  40068e:	f04f 0a00 	mov.w	sl, #0
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  400692:	f8df b078 	ldr.w	fp, [pc, #120]	; 40070c <hal_display_cls+0x84>
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_SET_HIGH_COL(address >> 4));
	ssd1306_write_command(SSD1306_CMD_SET_LOW_COL(address & 0x0F));
  400696:	4657      	mov	r7, sl
  400698:	f8df 9074 	ldr.w	r9, [pc, #116]	; 400710 <hal_display_cls+0x88>
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  40069c:	f00a 0007 	and.w	r0, sl, #7
  4006a0:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  4006a4:	47d8      	blx	fp
	ssd1306_write_command(SSD1306_CMD_SET_HIGH_COL(address >> 4));
  4006a6:	2010      	movs	r0, #16
  4006a8:	47d8      	blx	fp
	ssd1306_write_command(SSD1306_CMD_SET_LOW_COL(address & 0x0F));
  4006aa:	4638      	mov	r0, r7
  4006ac:	47d8      	blx	fp
  4006ae:	2680      	movs	r6, #128	; 0x80
	spi_select_device(SSD1306_SPI, &device);
  4006b0:	4d13      	ldr	r5, [pc, #76]	; (400700 <hal_display_cls+0x78>)
  4006b2:	f8df 8060 	ldr.w	r8, [pc, #96]	; 400714 <hal_display_cls+0x8c>
	struct spi_device device = {.id = SSD1306_CS_PIN};
  4006b6:	ac02      	add	r4, sp, #8
  4006b8:	2302      	movs	r3, #2
  4006ba:	f844 3d04 	str.w	r3, [r4, #-4]!
	spi_select_device(SSD1306_SPI, &device);
  4006be:	4621      	mov	r1, r4
  4006c0:	4628      	mov	r0, r5
  4006c2:	47c0      	blx	r8
  4006c4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
  4006c8:	f8c9 3030 	str.w	r3, [r9, #48]	; 0x30
  4006cc:	60ef      	str	r7, [r5, #12]
	delay_us(SSD1306_LATENCY); // At least 3us
  4006ce:	2056      	movs	r0, #86	; 0x56
  4006d0:	4b0c      	ldr	r3, [pc, #48]	; (400704 <hal_display_cls+0x7c>)
  4006d2:	4798      	blx	r3
	spi_deselect_device(SSD1306_SPI, &device);
  4006d4:	4621      	mov	r1, r4
  4006d6:	4628      	mov	r0, r5
  4006d8:	4b0b      	ldr	r3, [pc, #44]	; (400708 <hal_display_cls+0x80>)
  4006da:	4798      	blx	r3

	for (page = 0; page < 4; ++page)
	{
		ssd1306_set_page_address(page);
		ssd1306_set_column_address(0);
		for (col = 0; col < 128; ++col)
  4006dc:	3e01      	subs	r6, #1
  4006de:	d1ea      	bne.n	4006b6 <hal_display_cls+0x2e>
  4006e0:	f10a 0a01 	add.w	sl, sl, #1
	for (page = 0; page < 4; ++page)
  4006e4:	f1ba 0f04 	cmp.w	sl, #4
  4006e8:	d1d8      	bne.n	40069c <hal_display_cls+0x14>
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  4006ea:	20b0      	movs	r0, #176	; 0xb0
  4006ec:	4c07      	ldr	r4, [pc, #28]	; (40070c <hal_display_cls+0x84>)
  4006ee:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_HIGH_COL(address >> 4));
  4006f0:	2010      	movs	r0, #16
  4006f2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_LOW_COL(address & 0x0F));
  4006f4:	2000      	movs	r0, #0
  4006f6:	47a0      	blx	r4
}
  4006f8:	b003      	add	sp, #12
  4006fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4006fe:	bf00      	nop
  400700:	40008000 	.word	0x40008000
  400704:	20000001 	.word	0x20000001
  400708:	00401cad 	.word	0x00401cad
  40070c:	00400295 	.word	0x00400295
  400710:	400e1200 	.word	0x400e1200
  400714:	00401c7d 	.word	0x00401c7d

00400718 <hal_display_gotoxy>:
void hal_display_gotoxy( uint32_t x, uint32_t y ){
  400718:	b570      	push	{r4, r5, r6, lr}
  40071a:	460d      	mov	r5, r1
	ssd1306_set_column_address(x);
  40071c:	b2c6      	uxtb	r6, r0
	ssd1306_write_command(SSD1306_CMD_SET_HIGH_COL(address >> 4));
  40071e:	f3c6 1002 	ubfx	r0, r6, #4, #3
  400722:	f040 0010 	orr.w	r0, r0, #16
  400726:	4c05      	ldr	r4, [pc, #20]	; (40073c <hal_display_gotoxy+0x24>)
  400728:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_LOW_COL(address & 0x0F));
  40072a:	f006 000f 	and.w	r0, r6, #15
  40072e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  400730:	f005 0007 	and.w	r0, r5, #7
  400734:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  400738:	47a0      	blx	r4
  40073a:	bd70      	pop	{r4, r5, r6, pc}
  40073c:	00400295 	.word	0x00400295

00400740 <hal_display_numlines>:
}
  400740:	2004      	movs	r0, #4
  400742:	4770      	bx	lr

00400744 <hal_sensor_start>:
void hal_sensor_start( tSensorId sensor_id ){
  400744:	b538      	push	{r3, r4, r5, lr}
	switch( sensor_id ){
  400746:	b110      	cbz	r0, 40074e <hal_sensor_start+0xa>
  400748:	2801      	cmp	r0, #1
  40074a:	d01c      	beq.n	400786 <hal_sensor_start+0x42>
  40074c:	bd38      	pop	{r3, r4, r5, pc}
	gpio_configure_pin(LIGHT_SENSOR_GPIO, LIGHT_SENSOR_FLAGS);
  40074e:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  400752:	2020      	movs	r0, #32
  400754:	4b0d      	ldr	r3, [pc, #52]	; (40078c <hal_sensor_start+0x48>)
  400756:	4798      	blx	r3
	pmc_enable_periph_clk(ID_ADC);
  400758:	201d      	movs	r0, #29
  40075a:	4b0d      	ldr	r3, [pc, #52]	; (400790 <hal_sensor_start+0x4c>)
  40075c:	4798      	blx	r3
	adc_init(ADC, sysclk_get_cpu_hz(), 1000000, ADC_MR_STARTUP_SUT0);
  40075e:	4c0d      	ldr	r4, [pc, #52]	; (400794 <hal_sensor_start+0x50>)
  400760:	2300      	movs	r3, #0
  400762:	4a0d      	ldr	r2, [pc, #52]	; (400798 <hal_sensor_start+0x54>)
  400764:	490d      	ldr	r1, [pc, #52]	; (40079c <hal_sensor_start+0x58>)
  400766:	4620      	mov	r0, r4
  400768:	4d0d      	ldr	r5, [pc, #52]	; (4007a0 <hal_sensor_start+0x5c>)
  40076a:	47a8      	blx	r5
	adc_enable_channel(ADC, ADC_CHANNEL_4);		//ADC channel 4
  40076c:	2104      	movs	r1, #4
  40076e:	4620      	mov	r0, r4
  400770:	4b0c      	ldr	r3, [pc, #48]	; (4007a4 <hal_sensor_start+0x60>)
  400772:	4798      	blx	r3
	adc_configure_trigger(ADC, ADC_TRIG_SW, 1);	
  400774:	2201      	movs	r2, #1
  400776:	2100      	movs	r1, #0
  400778:	4620      	mov	r0, r4
  40077a:	4b0b      	ldr	r3, [pc, #44]	; (4007a8 <hal_sensor_start+0x64>)
  40077c:	4798      	blx	r3
	adc_start(ADC);		
  40077e:	4620      	mov	r0, r4
  400780:	4b0a      	ldr	r3, [pc, #40]	; (4007ac <hal_sensor_start+0x68>)
  400782:	4798      	blx	r3
  400784:	bd38      	pop	{r3, r4, r5, pc}
	at30tse_init();	
  400786:	4b0a      	ldr	r3, [pc, #40]	; (4007b0 <hal_sensor_start+0x6c>)
  400788:	4798      	blx	r3
  40078a:	bd38      	pop	{r3, r4, r5, pc}
  40078c:	004020b1 	.word	0x004020b1
  400790:	00402569 	.word	0x00402569
  400794:	40038000 	.word	0x40038000
  400798:	000f4240 	.word	0x000f4240
  40079c:	07270e00 	.word	0x07270e00
  4007a0:	00401e65 	.word	0x00401e65
  4007a4:	00401ead 	.word	0x00401ead
  4007a8:	00401e99 	.word	0x00401e99
  4007ac:	00401ea7 	.word	0x00401ea7
  4007b0:	00400f51 	.word	0x00400f51
  4007b4:	00000000 	.word	0x00000000

004007b8 <hal_sensor_read>:
uint32_t hal_sensor_read( tSensorId sensor_id ){
  4007b8:	b510      	push	{r4, lr}
  4007ba:	b084      	sub	sp, #16
	switch( sensor_id ){
  4007bc:	b118      	cbz	r0, 4007c6 <hal_sensor_read+0xe>
  4007be:	2801      	cmp	r0, #1
  4007c0:	d01a      	beq.n	4007f8 <hal_sensor_read+0x40>
	uint32_t val = 0;
  4007c2:	2000      	movs	r0, #0
	return val;
  4007c4:	e016      	b.n	4007f4 <hal_sensor_read+0x3c>
	return adc_get_channel_value(ADC, ADC_CHANNEL_4);
  4007c6:	2104      	movs	r1, #4
  4007c8:	481b      	ldr	r0, [pc, #108]	; (400838 <hal_sensor_read+0x80>)
  4007ca:	4b1c      	ldr	r3, [pc, #112]	; (40083c <hal_sensor_read+0x84>)
  4007cc:	4798      	blx	r3
			val = 100 - ( val/4095.0 * 100 ); //normalize to 100, 0 being darkest
  4007ce:	4b1c      	ldr	r3, [pc, #112]	; (400840 <hal_sensor_read+0x88>)
  4007d0:	4798      	blx	r3
  4007d2:	a317      	add	r3, pc, #92	; (adr r3, 400830 <hal_sensor_read+0x78>)
  4007d4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4007d8:	4c1a      	ldr	r4, [pc, #104]	; (400844 <hal_sensor_read+0x8c>)
  4007da:	47a0      	blx	r4
  4007dc:	2200      	movs	r2, #0
  4007de:	4b1a      	ldr	r3, [pc, #104]	; (400848 <hal_sensor_read+0x90>)
  4007e0:	4c1a      	ldr	r4, [pc, #104]	; (40084c <hal_sensor_read+0x94>)
  4007e2:	47a0      	blx	r4
  4007e4:	4602      	mov	r2, r0
  4007e6:	460b      	mov	r3, r1
  4007e8:	2000      	movs	r0, #0
  4007ea:	4917      	ldr	r1, [pc, #92]	; (400848 <hal_sensor_read+0x90>)
  4007ec:	4c18      	ldr	r4, [pc, #96]	; (400850 <hal_sensor_read+0x98>)
  4007ee:	47a0      	blx	r4
  4007f0:	4b18      	ldr	r3, [pc, #96]	; (400854 <hal_sensor_read+0x9c>)
  4007f2:	4798      	blx	r3
}
  4007f4:	b004      	add	sp, #16
  4007f6:	bd10      	pop	{r4, pc}
	volatile double ret_val = 0;
  4007f8:	2200      	movs	r2, #0
  4007fa:	2300      	movs	r3, #0
  4007fc:	e9cd 2300 	strd	r2, r3, [sp]
	volatile uint64_t tries = 3;
  400800:	2203      	movs	r2, #3
  400802:	2300      	movs	r3, #0
  400804:	e9cd 2302 	strd	r2, r3, [sp, #8]
	while( at30tse_read_temperature(&ret_val) != TWI_SUCCESS && tries++ <= 3);
  400808:	4c13      	ldr	r4, [pc, #76]	; (400858 <hal_sensor_read+0xa0>)
  40080a:	4668      	mov	r0, sp
  40080c:	47a0      	blx	r4
  40080e:	b150      	cbz	r0, 400826 <hal_sensor_read+0x6e>
  400810:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  400814:	1c50      	adds	r0, r2, #1
  400816:	f143 0100 	adc.w	r1, r3, #0
  40081a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40081e:	2b00      	cmp	r3, #0
  400820:	bf08      	it	eq
  400822:	2a04      	cmpeq	r2, #4
  400824:	d3f1      	bcc.n	40080a <hal_sensor_read+0x52>
	return (uint32_t)ret_val; //return truncated temperature
  400826:	e9dd 0100 	ldrd	r0, r1, [sp]
  40082a:	4b0a      	ldr	r3, [pc, #40]	; (400854 <hal_sensor_read+0x9c>)
  40082c:	4798      	blx	r3
			break;
  40082e:	e7e1      	b.n	4007f4 <hal_sensor_read+0x3c>
  400830:	00000000 	.word	0x00000000
  400834:	40affe00 	.word	0x40affe00
  400838:	40038000 	.word	0x40038000
  40083c:	00401eb7 	.word	0x00401eb7
  400840:	00403351 	.word	0x00403351
  400844:	00403691 	.word	0x00403691
  400848:	40590000 	.word	0x40590000
  40084c:	0040343d 	.word	0x0040343d
  400850:	004030d5 	.word	0x004030d5
  400854:	00403861 	.word	0x00403861
  400858:	00400fbd 	.word	0x00400fbd

0040085c <hal_button_start_int>:
void hal_button_start_int( void (*callback) (tButtonNum) ){
  40085c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400860:	b083      	sub	sp, #12
	button_callback = callback; 
  400862:	4b38      	ldr	r3, [pc, #224]	; (400944 <hal_button_start_int+0xe8>)
  400864:	6018      	str	r0, [r3, #0]
	pmc_enable_periph_clk(PIN_PUSHBUTTON_0_ID);
  400866:	200b      	movs	r0, #11
  400868:	f8df a0f4 	ldr.w	sl, [pc, #244]	; 400960 <hal_button_start_int+0x104>
  40086c:	47d0      	blx	sl
	pio_set_debounce_filter(PIN_PUSHBUTTON_0_PIO, PIN_PUSHBUTTON_0_MASK, 10);
  40086e:	220a      	movs	r2, #10
  400870:	2104      	movs	r1, #4
  400872:	4835      	ldr	r0, [pc, #212]	; (400948 <hal_button_start_int+0xec>)
  400874:	f8df 90ec 	ldr.w	r9, [pc, #236]	; 400964 <hal_button_start_int+0x108>
  400878:	47c8      	blx	r9
	pio_handler_set(PIN_PUSHBUTTON_0_PIO, PIN_PUSHBUTTON_0_ID,
  40087a:	f8df 80ec 	ldr.w	r8, [pc, #236]	; 400968 <hal_button_start_int+0x10c>
  40087e:	f8cd 8000 	str.w	r8, [sp]
  400882:	2379      	movs	r3, #121	; 0x79
  400884:	2204      	movs	r2, #4
  400886:	210b      	movs	r1, #11
  400888:	482f      	ldr	r0, [pc, #188]	; (400948 <hal_button_start_int+0xec>)
  40088a:	4f30      	ldr	r7, [pc, #192]	; (40094c <hal_button_start_int+0xf0>)
  40088c:	47b8      	blx	r7
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40088e:	4e30      	ldr	r6, [pc, #192]	; (400950 <hal_button_start_int+0xf4>)
  400890:	f44f 6b00 	mov.w	fp, #2048	; 0x800
  400894:	f8c6 b000 	str.w	fp, [r6]
	pio_handler_set_priority(PIN_PUSHBUTTON_0_PIO, (IRQn_Type) PIN_PUSHBUTTON_0_ID, buttons_irq_priority);
  400898:	2205      	movs	r2, #5
  40089a:	210b      	movs	r1, #11
  40089c:	482a      	ldr	r0, [pc, #168]	; (400948 <hal_button_start_int+0xec>)
  40089e:	4d2d      	ldr	r5, [pc, #180]	; (400954 <hal_button_start_int+0xf8>)
  4008a0:	47a8      	blx	r5
	pio_enable_interrupt(PIN_PUSHBUTTON_0_PIO, PIN_PUSHBUTTON_0_MASK);
  4008a2:	2104      	movs	r1, #4
  4008a4:	4828      	ldr	r0, [pc, #160]	; (400948 <hal_button_start_int+0xec>)
  4008a6:	4c2c      	ldr	r4, [pc, #176]	; (400958 <hal_button_start_int+0xfc>)
  4008a8:	47a0      	blx	r4
	pmc_enable_periph_clk(PIN_PUSHBUTTON_1_ID);
  4008aa:	200b      	movs	r0, #11
  4008ac:	47d0      	blx	sl
	pio_set_debounce_filter(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK, 10);
  4008ae:	220a      	movs	r2, #10
  4008b0:	2101      	movs	r1, #1
  4008b2:	4825      	ldr	r0, [pc, #148]	; (400948 <hal_button_start_int+0xec>)
  4008b4:	47c8      	blx	r9
	pio_handler_set(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_ID,
  4008b6:	f8cd 8000 	str.w	r8, [sp]
  4008ba:	2379      	movs	r3, #121	; 0x79
  4008bc:	2201      	movs	r2, #1
  4008be:	210b      	movs	r1, #11
  4008c0:	4821      	ldr	r0, [pc, #132]	; (400948 <hal_button_start_int+0xec>)
  4008c2:	47b8      	blx	r7
  4008c4:	f8c6 b000 	str.w	fp, [r6]
	pio_handler_set_priority(PIN_PUSHBUTTON_1_PIO, (IRQn_Type) PIN_PUSHBUTTON_1_ID, buttons_irq_priority);
  4008c8:	2205      	movs	r2, #5
  4008ca:	210b      	movs	r1, #11
  4008cc:	481e      	ldr	r0, [pc, #120]	; (400948 <hal_button_start_int+0xec>)
  4008ce:	47a8      	blx	r5
	pio_enable_interrupt(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK);
  4008d0:	2101      	movs	r1, #1
  4008d2:	481d      	ldr	r0, [pc, #116]	; (400948 <hal_button_start_int+0xec>)
  4008d4:	47a0      	blx	r4
	pmc_enable_periph_clk(PIN_PUSHBUTTON_2_ID);
  4008d6:	200d      	movs	r0, #13
  4008d8:	47d0      	blx	sl
	pio_set_debounce_filter(PIN_PUSHBUTTON_2_PIO, PIN_PUSHBUTTON_2_MASK, 10);
  4008da:	220a      	movs	r2, #10
  4008dc:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4008e0:	481e      	ldr	r0, [pc, #120]	; (40095c <hal_button_start_int+0x100>)
  4008e2:	47c8      	blx	r9
	pio_handler_set(PIN_PUSHBUTTON_2_PIO, PIN_PUSHBUTTON_2_ID,
  4008e4:	f8cd 8000 	str.w	r8, [sp]
  4008e8:	2379      	movs	r3, #121	; 0x79
  4008ea:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4008ee:	210d      	movs	r1, #13
  4008f0:	481a      	ldr	r0, [pc, #104]	; (40095c <hal_button_start_int+0x100>)
  4008f2:	47b8      	blx	r7
  4008f4:	f44f 5b00 	mov.w	fp, #8192	; 0x2000
  4008f8:	f8c6 b000 	str.w	fp, [r6]
	pio_handler_set_priority(PIN_PUSHBUTTON_2_PIO, (IRQn_Type) PIN_PUSHBUTTON_2_ID, buttons_irq_priority);
  4008fc:	2205      	movs	r2, #5
  4008fe:	210d      	movs	r1, #13
  400900:	4816      	ldr	r0, [pc, #88]	; (40095c <hal_button_start_int+0x100>)
  400902:	47a8      	blx	r5
	pio_enable_interrupt(PIN_PUSHBUTTON_2_PIO, PIN_PUSHBUTTON_2_MASK);
  400904:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400908:	4814      	ldr	r0, [pc, #80]	; (40095c <hal_button_start_int+0x100>)
  40090a:	47a0      	blx	r4
	pmc_enable_periph_clk(PIN_PUSHBUTTON_3_ID);
  40090c:	200d      	movs	r0, #13
  40090e:	47d0      	blx	sl
	pio_set_debounce_filter(PIN_PUSHBUTTON_3_PIO, PIN_PUSHBUTTON_3_MASK, 10);
  400910:	220a      	movs	r2, #10
  400912:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  400916:	4811      	ldr	r0, [pc, #68]	; (40095c <hal_button_start_int+0x100>)
  400918:	47c8      	blx	r9
	pio_handler_set(PIN_PUSHBUTTON_3_PIO, PIN_PUSHBUTTON_3_ID,
  40091a:	f8cd 8000 	str.w	r8, [sp]
  40091e:	2379      	movs	r3, #121	; 0x79
  400920:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  400924:	210d      	movs	r1, #13
  400926:	480d      	ldr	r0, [pc, #52]	; (40095c <hal_button_start_int+0x100>)
  400928:	47b8      	blx	r7
  40092a:	f8c6 b000 	str.w	fp, [r6]
	pio_handler_set_priority(PIN_PUSHBUTTON_3_PIO, (IRQn_Type) PIN_PUSHBUTTON_3_ID, buttons_irq_priority);
  40092e:	2205      	movs	r2, #5
  400930:	210d      	movs	r1, #13
  400932:	480a      	ldr	r0, [pc, #40]	; (40095c <hal_button_start_int+0x100>)
  400934:	47a8      	blx	r5
	pio_enable_interrupt(PIN_PUSHBUTTON_3_PIO, PIN_PUSHBUTTON_3_MASK);
  400936:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  40093a:	4808      	ldr	r0, [pc, #32]	; (40095c <hal_button_start_int+0x100>)
  40093c:	47a0      	blx	r4
}
  40093e:	b003      	add	sp, #12
  400940:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400944:	200008a4 	.word	0x200008a4
  400948:	400e0e00 	.word	0x400e0e00
  40094c:	00402311 	.word	0x00402311
  400950:	e000e100 	.word	0xe000e100
  400954:	004023bd 	.word	0x004023bd
  400958:	00402083 	.word	0x00402083
  40095c:	400e1200 	.word	0x400e1200
  400960:	00402569 	.word	0x00402569
  400964:	00401ec5 	.word	0x00401ec5
  400968:	00400249 	.word	0x00400249

0040096c <hal_serial_start>:
void hal_serial_start( tSerialId serial_id, uint32_t baudrate ){
  40096c:	b508      	push	{r3, lr}
	switch( serial_id ){
  40096e:	b110      	cbz	r0, 400976 <hal_serial_start+0xa>
  400970:	2801      	cmp	r0, #1
  400972:	d004      	beq.n	40097e <hal_serial_start+0x12>
  400974:	bd08      	pop	{r3, pc}
		case SerialA:	configure_uart1(baudrate);	break;	//SerialA is UART1
  400976:	4608      	mov	r0, r1
  400978:	4b03      	ldr	r3, [pc, #12]	; (400988 <hal_serial_start+0x1c>)
  40097a:	4798      	blx	r3
  40097c:	bd08      	pop	{r3, pc}
		case SerialB:	configure_usart1(baudrate);	break;	//SerialB is USART1
  40097e:	4608      	mov	r0, r1
  400980:	4b02      	ldr	r3, [pc, #8]	; (40098c <hal_serial_start+0x20>)
  400982:	4798      	blx	r3
  400984:	bd08      	pop	{r3, pc}
  400986:	bf00      	nop
  400988:	004002dd 	.word	0x004002dd
  40098c:	0040033d 	.word	0x0040033d

00400990 <hal_serial_putc>:
void hal_serial_putc( tSerialId serial_id, uint8_t c ){
  400990:	b508      	push	{r3, lr}
	switch( serial_id ){
  400992:	b110      	cbz	r0, 40099a <hal_serial_putc+0xa>
  400994:	2801      	cmp	r0, #1
  400996:	d009      	beq.n	4009ac <hal_serial_putc+0x1c>
  400998:	bd08      	pop	{r3, pc}

static void uart1_putc( uint8_t c ){
	while ( !(UART1->UART_SR & UART_SR_TXRDY) ); //wait for Tx to be available
  40099a:	4a09      	ldr	r2, [pc, #36]	; (4009c0 <hal_serial_putc+0x30>)
  40099c:	6953      	ldr	r3, [r2, #20]
  40099e:	f013 0f02 	tst.w	r3, #2
  4009a2:	d0fb      	beq.n	40099c <hal_serial_putc+0xc>
	uart_write( UART1, c );						 //transmit
  4009a4:	4806      	ldr	r0, [pc, #24]	; (4009c0 <hal_serial_putc+0x30>)
  4009a6:	4b07      	ldr	r3, [pc, #28]	; (4009c4 <hal_serial_putc+0x34>)
  4009a8:	4798      	blx	r3
  4009aa:	bd08      	pop	{r3, pc}
}

static void usart1_putc( uint8_t c ){
	while( !(USART_SERIAL->US_CSR & US_CSR_TXRDY) ); //wait until TX is ready
  4009ac:	4a06      	ldr	r2, [pc, #24]	; (4009c8 <hal_serial_putc+0x38>)
  4009ae:	6953      	ldr	r3, [r2, #20]
  4009b0:	f013 0f02 	tst.w	r3, #2
  4009b4:	d0fb      	beq.n	4009ae <hal_serial_putc+0x1e>
	usart_write( USART_SERIAL, c );					 //write
  4009b6:	4804      	ldr	r0, [pc, #16]	; (4009c8 <hal_serial_putc+0x38>)
  4009b8:	4b04      	ldr	r3, [pc, #16]	; (4009cc <hal_serial_putc+0x3c>)
  4009ba:	4798      	blx	r3
  4009bc:	bd08      	pop	{r3, pc}
  4009be:	bf00      	nop
  4009c0:	400e0800 	.word	0x400e0800
  4009c4:	00402b37 	.word	0x00402b37
  4009c8:	40028000 	.word	0x40028000
  4009cc:	00402c45 	.word	0x00402c45

004009d0 <hal_serial_getc>:
uint8_t hal_serial_getc( tSerialId serial_id ){
  4009d0:	b530      	push	{r4, r5, lr}
  4009d2:	b083      	sub	sp, #12
	uint8_t buf = 0;
  4009d4:	2300      	movs	r3, #0
  4009d6:	f88d 3007 	strb.w	r3, [sp, #7]
	switch( serial_id ){
  4009da:	b128      	cbz	r0, 4009e8 <hal_serial_getc+0x18>
  4009dc:	2801      	cmp	r0, #1
  4009de:	d010      	beq.n	400a02 <hal_serial_getc+0x32>
}
  4009e0:	f89d 0007 	ldrb.w	r0, [sp, #7]
  4009e4:	b003      	add	sp, #12
  4009e6:	bd30      	pop	{r4, r5, pc}
}

static void uart1_getc( uint8_t* buf ){
	while( !(uart_get_status(UART1) & UART_SR_RXRDY) ); //wait until a character is ready
  4009e8:	4d0c      	ldr	r5, [pc, #48]	; (400a1c <hal_serial_getc+0x4c>)
  4009ea:	4c0d      	ldr	r4, [pc, #52]	; (400a20 <hal_serial_getc+0x50>)
  4009ec:	4628      	mov	r0, r5
  4009ee:	47a0      	blx	r4
  4009f0:	f010 0f01 	tst.w	r0, #1
  4009f4:	d0fa      	beq.n	4009ec <hal_serial_getc+0x1c>
	uart_read( UART1, buf );							//read
  4009f6:	f10d 0107 	add.w	r1, sp, #7
  4009fa:	4808      	ldr	r0, [pc, #32]	; (400a1c <hal_serial_getc+0x4c>)
  4009fc:	4b09      	ldr	r3, [pc, #36]	; (400a24 <hal_serial_getc+0x54>)
  4009fe:	4798      	blx	r3
  400a00:	e7ee      	b.n	4009e0 <hal_serial_getc+0x10>
}

static void usart1_getc( uint8_t* buf ){
	while( !(usart_get_status(USART1) & US_CSR_RXRDY) ); //wait until a character is available
  400a02:	4d09      	ldr	r5, [pc, #36]	; (400a28 <hal_serial_getc+0x58>)
  400a04:	4c09      	ldr	r4, [pc, #36]	; (400a2c <hal_serial_getc+0x5c>)
  400a06:	4628      	mov	r0, r5
  400a08:	47a0      	blx	r4
  400a0a:	f010 0f01 	tst.w	r0, #1
  400a0e:	d0fa      	beq.n	400a06 <hal_serial_getc+0x36>
	usart_read(USART1, buf);							 //read
  400a10:	f10d 0107 	add.w	r1, sp, #7
  400a14:	4804      	ldr	r0, [pc, #16]	; (400a28 <hal_serial_getc+0x58>)
  400a16:	4b06      	ldr	r3, [pc, #24]	; (400a30 <hal_serial_getc+0x60>)
  400a18:	4798      	blx	r3
  400a1a:	e7e1      	b.n	4009e0 <hal_serial_getc+0x10>
  400a1c:	400e0800 	.word	0x400e0800
  400a20:	00402b33 	.word	0x00402b33
  400a24:	00402b47 	.word	0x00402b47
  400a28:	40028000 	.word	0x40028000
  400a2c:	00402c41 	.word	0x00402c41
  400a30:	00402c59 	.word	0x00402c59

00400a34 <UART1_Handler>:
}


//UART1 ISR
void UART1_Handler(){
  400a34:	b500      	push	{lr}
  400a36:	b083      	sub	sp, #12
	uint8_t rx_data;
	uint32_t status = uart_get_status(UART1);
  400a38:	4809      	ldr	r0, [pc, #36]	; (400a60 <UART1_Handler+0x2c>)
  400a3a:	4b0a      	ldr	r3, [pc, #40]	; (400a64 <UART1_Handler+0x30>)
  400a3c:	4798      	blx	r3
	
	if(status & UART_SR_RXRDY){
  400a3e:	f010 0f01 	tst.w	r0, #1
  400a42:	d102      	bne.n	400a4a <UART1_Handler+0x16>
		uart_read(UART1, &rx_data);
		
		//pass to upper layer
		uart1_callback(rx_data);
	}
}
  400a44:	b003      	add	sp, #12
  400a46:	f85d fb04 	ldr.w	pc, [sp], #4
		uart_read(UART1, &rx_data);
  400a4a:	f10d 0107 	add.w	r1, sp, #7
  400a4e:	4804      	ldr	r0, [pc, #16]	; (400a60 <UART1_Handler+0x2c>)
  400a50:	4b05      	ldr	r3, [pc, #20]	; (400a68 <UART1_Handler+0x34>)
  400a52:	4798      	blx	r3
		uart1_callback(rx_data);
  400a54:	4b05      	ldr	r3, [pc, #20]	; (400a6c <UART1_Handler+0x38>)
  400a56:	681b      	ldr	r3, [r3, #0]
  400a58:	f89d 0007 	ldrb.w	r0, [sp, #7]
  400a5c:	4798      	blx	r3
}
  400a5e:	e7f1      	b.n	400a44 <UART1_Handler+0x10>
  400a60:	400e0800 	.word	0x400e0800
  400a64:	00402b33 	.word	0x00402b33
  400a68:	00402b47 	.word	0x00402b47
  400a6c:	200008ac 	.word	0x200008ac

00400a70 <USART1_Handler>:

//USART1 ISR
void USART1_Handler(){
  400a70:	b500      	push	{lr}
  400a72:	b083      	sub	sp, #12
	uint8_t received_byte;
	uint32_t dw_status = usart_get_status(USART1);
  400a74:	4809      	ldr	r0, [pc, #36]	; (400a9c <USART1_Handler+0x2c>)
  400a76:	4b0a      	ldr	r3, [pc, #40]	; (400aa0 <USART1_Handler+0x30>)
  400a78:	4798      	blx	r3
	
	if (dw_status & US_CSR_RXRDY) {
  400a7a:	f010 0f01 	tst.w	r0, #1
  400a7e:	d102      	bne.n	400a86 <USART1_Handler+0x16>
		usart_read(USART1, &received_byte);
		
		//pass to upper layer
		usart1_callback(received_byte);
	}
}
  400a80:	b003      	add	sp, #12
  400a82:	f85d fb04 	ldr.w	pc, [sp], #4
		usart_read(USART1, &received_byte);
  400a86:	f10d 0107 	add.w	r1, sp, #7
  400a8a:	4804      	ldr	r0, [pc, #16]	; (400a9c <USART1_Handler+0x2c>)
  400a8c:	4b05      	ldr	r3, [pc, #20]	; (400aa4 <USART1_Handler+0x34>)
  400a8e:	4798      	blx	r3
		usart1_callback(received_byte);
  400a90:	4b05      	ldr	r3, [pc, #20]	; (400aa8 <USART1_Handler+0x38>)
  400a92:	681b      	ldr	r3, [r3, #0]
  400a94:	f89d 0007 	ldrb.w	r0, [sp, #7]
  400a98:	4798      	blx	r3
}
  400a9a:	e7f1      	b.n	400a80 <USART1_Handler+0x10>
  400a9c:	40028000 	.word	0x40028000
  400aa0:	00402c41 	.word	0x00402c41
  400aa4:	00402c59 	.word	0x00402c59
  400aa8:	200008b0 	.word	0x200008b0

00400aac <hal_memreg_init>:
  400aac:	4770      	bx	lr

00400aae <hal_nvmem_init>:
*
*	Initializes Non-volatile memory. This function must be called after
*	HAL CPU Init. That is: hal_cpu_init(); hal_nvmem_init();...
*
*/
void hal_nvmem_init(void){
  400aae:	4770      	bx	lr

00400ab0 <hal_nvmem_start>:
*	@param mem_id id of the memory to be initialized
*
*	@return true if the memory was initialized correctly, false otherwise.
*/
bool hal_nvmem_start( tNVMemId mem_id ){
	switch(mem_id){
  400ab0:	2801      	cmp	r0, #1
  400ab2:	d117      	bne.n	400ae4 <hal_nvmem_start+0x34>
bool hal_nvmem_start( tNVMemId mem_id ){
  400ab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		case NVMemSDCardFAT:				//SD Card + FAT
			sdcard_fat_init = true;
  400ab6:	2201      	movs	r2, #1
  400ab8:	4b13      	ldr	r3, [pc, #76]	; (400b08 <hal_nvmem_start+0x58>)
  400aba:	701a      	strb	r2, [r3, #0]
	return f_mount(LUN_ID_SD_MMC_0_MEM, &fs) == FR_OK;
}

static bool sdcard_init( uint32_t num_attempts ){
	//check for SD Card to be inserted
	if( !gpio_pin_is_low(SD_MMC_0_CD_GPIO) ){
  400abc:	204c      	movs	r0, #76	; 0x4c
  400abe:	4b13      	ldr	r3, [pc, #76]	; (400b0c <hal_nvmem_start+0x5c>)
  400ac0:	4798      	blx	r3
  400ac2:	b108      	cbz	r0, 400ac8 <hal_nvmem_start+0x18>
			return sdcard_init(10) && fs_mount();	
  400ac4:	2000      	movs	r0, #0
}
  400ac6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return false;
	}
	
	//Init SD/MMC Stack
	sd_mmc_init();
  400ac8:	4b11      	ldr	r3, [pc, #68]	; (400b10 <hal_nvmem_start+0x60>)
  400aca:	4798      	blx	r3
  400acc:	240b      	movs	r4, #11
	
	//Initializes Card
	while (	sd_mmc_check(0) != SD_MMC_OK ){
  400ace:	4d11      	ldr	r5, [pc, #68]	; (400b14 <hal_nvmem_start+0x64>)
		if( num_attempts-- <= 0 ) return false;
		delay_ms(200);
  400ad0:	4f11      	ldr	r7, [pc, #68]	; (400b18 <hal_nvmem_start+0x68>)
  400ad2:	4e12      	ldr	r6, [pc, #72]	; (400b1c <hal_nvmem_start+0x6c>)
	while (	sd_mmc_check(0) != SD_MMC_OK ){
  400ad4:	2000      	movs	r0, #0
  400ad6:	47a8      	blx	r5
  400ad8:	b130      	cbz	r0, 400ae8 <hal_nvmem_start+0x38>
		if( num_attempts-- <= 0 ) return false;
  400ada:	3c01      	subs	r4, #1
  400adc:	d0f2      	beq.n	400ac4 <hal_nvmem_start+0x14>
		delay_ms(200);
  400ade:	4638      	mov	r0, r7
  400ae0:	47b0      	blx	r6
  400ae2:	e7f7      	b.n	400ad4 <hal_nvmem_start+0x24>
		case NVMemSDCard:		return false;							//unimplemented (raw access to sd card)
  400ae4:	2000      	movs	r0, #0
  400ae6:	4770      	bx	lr
	memset(&fs, 0, sizeof(FATFS));
  400ae8:	4c0d      	ldr	r4, [pc, #52]	; (400b20 <hal_nvmem_start+0x70>)
  400aea:	f44f 720c 	mov.w	r2, #560	; 0x230
  400aee:	2100      	movs	r1, #0
  400af0:	4620      	mov	r0, r4
  400af2:	4b0c      	ldr	r3, [pc, #48]	; (400b24 <hal_nvmem_start+0x74>)
  400af4:	4798      	blx	r3
	return f_mount(LUN_ID_SD_MMC_0_MEM, &fs) == FR_OK;
  400af6:	4621      	mov	r1, r4
  400af8:	2000      	movs	r0, #0
  400afa:	4b0b      	ldr	r3, [pc, #44]	; (400b28 <hal_nvmem_start+0x78>)
  400afc:	4798      	blx	r3
			return sdcard_init(10) && fs_mount();	
  400afe:	fab0 f080 	clz	r0, r0
  400b02:	0940      	lsrs	r0, r0, #5
  400b04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400b06:	bf00      	nop
  400b08:	20000ae4 	.word	0x20000ae4
  400b0c:	00402093 	.word	0x00402093
  400b10:	00401259 	.word	0x00401259
  400b14:	00401285 	.word	0x00401285
  400b18:	001a286e 	.word	0x001a286e
  400b1c:	20000001 	.word	0x20000001
  400b20:	200008b4 	.word	0x200008b4
  400b24:	00403c01 	.word	0x00403c01
  400b28:	00402ecd 	.word	0x00402ecd

00400b2c <syscalls_entry_point>:
*	   2. Based on that extract the right SP (PSP or MSP)
*	   3. The rest is the same...
*
*	There' no reason to make a syscall from the kernel though, so it's all good.
*/
void syscalls_entry_point(void){
  400b2c:	b538      	push	{r3, r4, r5, lr}
	
	uint32_t sp = hal_cpu_get_psp();
  400b2e:	4b2c      	ldr	r3, [pc, #176]	; (400be0 <syscalls_entry_point+0xb4>)
  400b30:	4798      	blx	r3
	
	//extract the number from the read instruction
	svc_number &= 0x00FF;
	
	//get arguments
	void* arg0 = ((uint32_t*)sp)[0];
  400b32:	6804      	ldr	r4, [r0, #0]
	void* arg1 = ((uint32_t*)sp)[1];
  400b34:	6845      	ldr	r5, [r0, #4]
	uint32_t svc_number = ((uint16_t*) ((uint32_t*)sp)[6])[-1];
  400b36:	6983      	ldr	r3, [r0, #24]
	void* arg2 = ((uint32_t*)sp)[2];
	void* arg3 = ((uint32_t*)sp)[3];
	
	//attend syscall
	switch(svc_number){
  400b38:	f813 3c02 	ldrb.w	r3, [r3, #-2]
  400b3c:	2b10      	cmp	r3, #16
  400b3e:	d84e      	bhi.n	400bde <syscalls_entry_point+0xb2>
  400b40:	e8df f003 	tbb	[pc, r3]
  400b44:	19151009 	.word	0x19151009
  400b48:	2a26211d 	.word	0x2a26211d
  400b4c:	3a36332e 	.word	0x3a36332e
  400b50:	474d433f 	.word	0x474d433f
  400b54:	4a          	.byte	0x4a
  400b55:	00          	.byte	0x00
		//LED
		case SVCLedWrite:
			hal_led_write( (tLedNum)arg0, (tLedState)arg1 );
  400b56:	1c29      	adds	r1, r5, #0
  400b58:	bf18      	it	ne
  400b5a:	2101      	movne	r1, #1
  400b5c:	4620      	mov	r0, r4
  400b5e:	4b21      	ldr	r3, [pc, #132]	; (400be4 <syscalls_entry_point+0xb8>)
  400b60:	4798      	blx	r3
			break;
  400b62:	bd38      	pop	{r3, r4, r5, pc}
		case SVCLedRead:
			*((tLedState*)arg1) = hal_led_read((tLedNum)arg0);
  400b64:	4620      	mov	r0, r4
  400b66:	4b20      	ldr	r3, [pc, #128]	; (400be8 <syscalls_entry_point+0xbc>)
  400b68:	4798      	blx	r3
  400b6a:	7028      	strb	r0, [r5, #0]
			break;
  400b6c:	bd38      	pop	{r3, r4, r5, pc}
		//Button
		case SVCButtonStartEv:
			hal_button_start_int((void(*)(tButtonNum)) arg0);
  400b6e:	4620      	mov	r0, r4
  400b70:	4b1e      	ldr	r3, [pc, #120]	; (400bec <syscalls_entry_point+0xc0>)
  400b72:	4798      	blx	r3
			break;
  400b74:	bd38      	pop	{r3, r4, r5, pc}
		//Clock
		case SVCClockRead:
			hal_clock_read((tTime*)arg0);
  400b76:	4620      	mov	r0, r4
  400b78:	4b1d      	ldr	r3, [pc, #116]	; (400bf0 <syscalls_entry_point+0xc4>)
  400b7a:	4798      	blx	r3
			break;
  400b7c:	bd38      	pop	{r3, r4, r5, pc}
		case SVCClockWrite:
			hal_clock_write((tTime*)arg0);
  400b7e:	4620      	mov	r0, r4
  400b80:	4b1c      	ldr	r3, [pc, #112]	; (400bf4 <syscalls_entry_point+0xc8>)
  400b82:	4798      	blx	r3
			break;
  400b84:	bd38      	pop	{r3, r4, r5, pc}
		//Serial
		case SVCSerialPutc:
			hal_serial_putc((tSerialId)arg0, (uint8_t)arg1);
  400b86:	b2e9      	uxtb	r1, r5
  400b88:	4620      	mov	r0, r4
  400b8a:	4b1b      	ldr	r3, [pc, #108]	; (400bf8 <syscalls_entry_point+0xcc>)
  400b8c:	4798      	blx	r3
			break;
  400b8e:	bd38      	pop	{r3, r4, r5, pc}
		case SVCSerialGetc:
			hal_serial_getc((tSerialId)arg0);
  400b90:	4620      	mov	r0, r4
  400b92:	4b1a      	ldr	r3, [pc, #104]	; (400bfc <syscalls_entry_point+0xd0>)
  400b94:	4798      	blx	r3
			break;
  400b96:	bd38      	pop	{r3, r4, r5, pc}
		//Sensor
		case SVCSensorStartEv:
			hal_sensor_start((tSensorId)arg0);
  400b98:	4620      	mov	r0, r4
  400b9a:	4b19      	ldr	r3, [pc, #100]	; (400c00 <syscalls_entry_point+0xd4>)
  400b9c:	4798      	blx	r3
			break;
  400b9e:	bd38      	pop	{r3, r4, r5, pc}
		case SVCSensorRead:
			*((uint32_t*)arg1) = hal_sensor_read((tSensorId)arg0);
  400ba0:	4620      	mov	r0, r4
  400ba2:	4b18      	ldr	r3, [pc, #96]	; (400c04 <syscalls_entry_point+0xd8>)
  400ba4:	4798      	blx	r3
  400ba6:	6028      	str	r0, [r5, #0]
			break;
  400ba8:	bd38      	pop	{r3, r4, r5, pc}
		//Display
		case SVCDisplayCls:
			hal_display_cls();
  400baa:	4b17      	ldr	r3, [pc, #92]	; (400c08 <syscalls_entry_point+0xdc>)
  400bac:	4798      	blx	r3
			break;
  400bae:	bd38      	pop	{r3, r4, r5, pc}
		case SVCDisplayPutc:
			hal_display_putc((uint8_t)arg0);
  400bb0:	b2e0      	uxtb	r0, r4
  400bb2:	4b16      	ldr	r3, [pc, #88]	; (400c0c <syscalls_entry_point+0xe0>)
  400bb4:	4798      	blx	r3
			break;
  400bb6:	bd38      	pop	{r3, r4, r5, pc}
		case SVCDisplayGotoxy:
			hal_display_gotoxy((uint32_t)arg0, (uint32_t)arg1);
  400bb8:	4629      	mov	r1, r5
  400bba:	4620      	mov	r0, r4
  400bbc:	4b14      	ldr	r3, [pc, #80]	; (400c10 <syscalls_entry_point+0xe4>)
  400bbe:	4798      	blx	r3
			break;
  400bc0:	bd38      	pop	{r3, r4, r5, pc}
		case SVCDisplayNumLines:
			*((uint32_t*)arg0) = hal_display_numlines();
  400bc2:	4b14      	ldr	r3, [pc, #80]	; (400c14 <syscalls_entry_point+0xe8>)
  400bc4:	4798      	blx	r3
  400bc6:	6020      	str	r0, [r4, #0]
			break;
  400bc8:	bd38      	pop	{r3, r4, r5, pc}
		//Millisecond Timer
		case SVCMtimerStartEv:
			hal_mtimer_start((uint32_t)arg0);
  400bca:	4620      	mov	r0, r4
  400bcc:	4b12      	ldr	r3, [pc, #72]	; (400c18 <syscalls_entry_point+0xec>)
  400bce:	4798      	blx	r3
			break;
  400bd0:	bd38      	pop	{r3, r4, r5, pc}
		//case SVCMtimerStartPoll:
		//	hal_mtimer_start_int((uint32_t)arg0, ((void)*(void))arg1);
		//	break;
		case SVCMtimerStop:
			hal_mtimer_stop();
  400bd2:	4b12      	ldr	r3, [pc, #72]	; (400c1c <syscalls_entry_point+0xf0>)
  400bd4:	4798      	blx	r3
			break;
  400bd6:	bd38      	pop	{r3, r4, r5, pc}
		case SVCMtimerRead:
			*((uint32_t*)arg0) = hal_mtimer_read();
  400bd8:	4b11      	ldr	r3, [pc, #68]	; (400c20 <syscalls_entry_point+0xf4>)
  400bda:	4798      	blx	r3
  400bdc:	6020      	str	r0, [r4, #0]
  400bde:	bd38      	pop	{r3, r4, r5, pc}
  400be0:	00400213 	.word	0x00400213
  400be4:	004004a5 	.word	0x004004a5
  400be8:	004004f3 	.word	0x004004f3
  400bec:	0040085d 	.word	0x0040085d
  400bf0:	00400599 	.word	0x00400599
  400bf4:	00400565 	.word	0x00400565
  400bf8:	00400991 	.word	0x00400991
  400bfc:	004009d1 	.word	0x004009d1
  400c00:	00400745 	.word	0x00400745
  400c04:	004007b9 	.word	0x004007b9
  400c08:	00400689 	.word	0x00400689
  400c0c:	004005e9 	.word	0x004005e9
  400c10:	00400719 	.word	0x00400719
  400c14:	00400741 	.word	0x00400741
  400c18:	004003cd 	.word	0x004003cd
  400c1c:	00400425 	.word	0x00400425
  400c20:	0040044d 	.word	0x0040044d

00400c24 <syscalls_init>:
void syscalls_init(void){
  400c24:	b508      	push	{r3, lr}
	hal_svc_start( syscalls_entry_point );
  400c26:	4802      	ldr	r0, [pc, #8]	; (400c30 <syscalls_init+0xc>)
  400c28:	4b02      	ldr	r3, [pc, #8]	; (400c34 <syscalls_init+0x10>)
  400c2a:	4798      	blx	r3
  400c2c:	bd08      	pop	{r3, pc}
  400c2e:	bf00      	nop
  400c30:	00400b2d 	.word	0x00400b2d
  400c34:	004001b5 	.word	0x004001b5

00400c38 <init_sequence>:
  400c38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400c3c:	2101      	movs	r1, #1
  400c3e:	2000      	movs	r0, #0
  400c40:	4c1a      	ldr	r4, [pc, #104]	; (400cac <init_sequence+0x74>)
  400c42:	47a0      	blx	r4
  400c44:	2101      	movs	r1, #1
  400c46:	4608      	mov	r0, r1
  400c48:	47a0      	blx	r4
  400c4a:	2101      	movs	r1, #1
  400c4c:	2002      	movs	r0, #2
  400c4e:	47a0      	blx	r4
  400c50:	2101      	movs	r1, #1
  400c52:	2003      	movs	r0, #3
  400c54:	47a0      	blx	r4
  400c56:	2101      	movs	r1, #1
  400c58:	2004      	movs	r0, #4
  400c5a:	47a0      	blx	r4
  400c5c:	2700      	movs	r7, #0
  400c5e:	46b9      	mov	r9, r7
  400c60:	f8df 8058 	ldr.w	r8, [pc, #88]	; 400cbc <init_sequence+0x84>
  400c64:	4e12      	ldr	r6, [pc, #72]	; (400cb0 <init_sequence+0x78>)
  400c66:	4639      	mov	r1, r7
  400c68:	4648      	mov	r0, r9
  400c6a:	47c0      	blx	r8
  400c6c:	245f      	movs	r4, #95	; 0x5f
  400c6e:	257c      	movs	r5, #124	; 0x7c
  400c70:	4628      	mov	r0, r5
  400c72:	47b0      	blx	r6
  400c74:	3c01      	subs	r4, #1
  400c76:	d1fb      	bne.n	400c70 <init_sequence+0x38>
  400c78:	3701      	adds	r7, #1
  400c7a:	2f04      	cmp	r7, #4
  400c7c:	d1f3      	bne.n	400c66 <init_sequence+0x2e>
  400c7e:	20c8      	movs	r0, #200	; 0xc8
  400c80:	4b0c      	ldr	r3, [pc, #48]	; (400cb4 <init_sequence+0x7c>)
  400c82:	4798      	blx	r3
  400c84:	2100      	movs	r1, #0
  400c86:	4608      	mov	r0, r1
  400c88:	4c08      	ldr	r4, [pc, #32]	; (400cac <init_sequence+0x74>)
  400c8a:	47a0      	blx	r4
  400c8c:	2100      	movs	r1, #0
  400c8e:	2001      	movs	r0, #1
  400c90:	47a0      	blx	r4
  400c92:	2100      	movs	r1, #0
  400c94:	2002      	movs	r0, #2
  400c96:	47a0      	blx	r4
  400c98:	2100      	movs	r1, #0
  400c9a:	2003      	movs	r0, #3
  400c9c:	47a0      	blx	r4
  400c9e:	2100      	movs	r1, #0
  400ca0:	2004      	movs	r0, #4
  400ca2:	47a0      	blx	r4
  400ca4:	4b04      	ldr	r3, [pc, #16]	; (400cb8 <init_sequence+0x80>)
  400ca6:	4798      	blx	r3
  400ca8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400cac:	004004a5 	.word	0x004004a5
  400cb0:	004005e9 	.word	0x004005e9
  400cb4:	004001d1 	.word	0x004001d1
  400cb8:	00400689 	.word	0x00400689
  400cbc:	00400719 	.word	0x00400719

00400cc0 <io_init>:
  400cc0:	b530      	push	{r4, r5, lr}
  400cc2:	b087      	sub	sp, #28
  400cc4:	2000      	movs	r0, #0
  400cc6:	4c12      	ldr	r4, [pc, #72]	; (400d10 <io_init+0x50>)
  400cc8:	47a0      	blx	r4
  400cca:	2001      	movs	r0, #1
  400ccc:	47a0      	blx	r4
  400cce:	4b11      	ldr	r3, [pc, #68]	; (400d14 <io_init+0x54>)
  400cd0:	4798      	blx	r3
  400cd2:	4b11      	ldr	r3, [pc, #68]	; (400d18 <io_init+0x58>)
  400cd4:	4798      	blx	r3
  400cd6:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
  400cda:	2000      	movs	r0, #0
  400cdc:	4c0f      	ldr	r4, [pc, #60]	; (400d1c <io_init+0x5c>)
  400cde:	47a0      	blx	r4
  400ce0:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
  400ce4:	2001      	movs	r0, #1
  400ce6:	47a0      	blx	r4
  400ce8:	4b0d      	ldr	r3, [pc, #52]	; (400d20 <io_init+0x60>)
  400cea:	4798      	blx	r3
  400cec:	2001      	movs	r0, #1
  400cee:	4b0d      	ldr	r3, [pc, #52]	; (400d24 <io_init+0x64>)
  400cf0:	4798      	blx	r3
  400cf2:	466c      	mov	r4, sp
  400cf4:	4d0c      	ldr	r5, [pc, #48]	; (400d28 <io_init+0x68>)
  400cf6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  400cf8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  400cfa:	e895 0003 	ldmia.w	r5, {r0, r1}
  400cfe:	e884 0003 	stmia.w	r4, {r0, r1}
  400d02:	4668      	mov	r0, sp
  400d04:	4b09      	ldr	r3, [pc, #36]	; (400d2c <io_init+0x6c>)
  400d06:	4798      	blx	r3
  400d08:	4b09      	ldr	r3, [pc, #36]	; (400d30 <io_init+0x70>)
  400d0a:	4798      	blx	r3
  400d0c:	b007      	add	sp, #28
  400d0e:	bd30      	pop	{r4, r5, pc}
  400d10:	00400745 	.word	0x00400745
  400d14:	00400539 	.word	0x00400539
  400d18:	004005dd 	.word	0x004005dd
  400d1c:	0040096d 	.word	0x0040096d
  400d20:	00400461 	.word	0x00400461
  400d24:	00400ab1 	.word	0x00400ab1
  400d28:	00403dbc 	.word	0x00403dbc
  400d2c:	00400565 	.word	0x00400565
  400d30:	00400c39 	.word	0x00400c39

00400d34 <system_init>:
  400d34:	b508      	push	{r3, lr}
  400d36:	4b07      	ldr	r3, [pc, #28]	; (400d54 <system_init+0x20>)
  400d38:	4798      	blx	r3
  400d3a:	4b07      	ldr	r3, [pc, #28]	; (400d58 <system_init+0x24>)
  400d3c:	4798      	blx	r3
  400d3e:	4b07      	ldr	r3, [pc, #28]	; (400d5c <system_init+0x28>)
  400d40:	4798      	blx	r3
  400d42:	4b07      	ldr	r3, [pc, #28]	; (400d60 <system_init+0x2c>)
  400d44:	4798      	blx	r3
  400d46:	4b07      	ldr	r3, [pc, #28]	; (400d64 <system_init+0x30>)
  400d48:	4798      	blx	r3
  400d4a:	4b07      	ldr	r3, [pc, #28]	; (400d68 <system_init+0x34>)
  400d4c:	4798      	blx	r3
  400d4e:	4b07      	ldr	r3, [pc, #28]	; (400d6c <system_init+0x38>)
  400d50:	4798      	blx	r3
  400d52:	bd08      	pop	{r3, pc}
  400d54:	004001a9 	.word	0x004001a9
  400d58:	004003ad 	.word	0x004003ad
  400d5c:	00400aaf 	.word	0x00400aaf
  400d60:	00400aad 	.word	0x00400aad
  400d64:	00400cc1 	.word	0x00400cc1
  400d68:	004001a5 	.word	0x004001a5
  400d6c:	00400c25 	.word	0x00400c25

00400d70 <ssd1306_write_command>:
{
  400d70:	b570      	push	{r4, r5, r6, lr}
  400d72:	b082      	sub	sp, #8
  400d74:	4606      	mov	r6, r0
	struct spi_device device = {.id = SSD1306_CS_PIN};
  400d76:	ac02      	add	r4, sp, #8
  400d78:	2302      	movs	r3, #2
  400d7a:	f844 3d04 	str.w	r3, [r4, #-4]!
	spi_select_device(SSD1306_SPI, &device);
  400d7e:	4d09      	ldr	r5, [pc, #36]	; (400da4 <ssd1306_write_command+0x34>)
  400d80:	4621      	mov	r1, r4
  400d82:	4628      	mov	r0, r5
  400d84:	4b08      	ldr	r3, [pc, #32]	; (400da8 <ssd1306_write_command+0x38>)
  400d86:	4798      	blx	r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400d88:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400d8c:	4b07      	ldr	r3, [pc, #28]	; (400dac <ssd1306_write_command+0x3c>)
  400d8e:	635a      	str	r2, [r3, #52]	; 0x34
  400d90:	60ee      	str	r6, [r5, #12]
	delay_us(SSD1306_LATENCY); // At least 3us
  400d92:	2056      	movs	r0, #86	; 0x56
  400d94:	4b06      	ldr	r3, [pc, #24]	; (400db0 <ssd1306_write_command+0x40>)
  400d96:	4798      	blx	r3
	spi_deselect_device(SSD1306_SPI, &device);
  400d98:	4621      	mov	r1, r4
  400d9a:	4628      	mov	r0, r5
  400d9c:	4b05      	ldr	r3, [pc, #20]	; (400db4 <ssd1306_write_command+0x44>)
  400d9e:	4798      	blx	r3
}
  400da0:	b002      	add	sp, #8
  400da2:	bd70      	pop	{r4, r5, r6, pc}
  400da4:	40008000 	.word	0x40008000
  400da8:	00401c7d 	.word	0x00401c7d
  400dac:	400e1200 	.word	0x400e1200
  400db0:	20000001 	.word	0x20000001
  400db4:	00401cad 	.word	0x00401cad

00400db8 <make_shape>:
// test: try making shape
Shape make_shape(gfx_shape shp, uint16_t x, uint16_t y) {	
	Shape chshape;
	chshape.x = x;
	chshape.y = y;
	switch (shp) {
  400db8:	2901      	cmp	r1, #1
  400dba:	d00c      	beq.n	400dd6 <make_shape+0x1e>
  400dbc:	b149      	cbz	r1, 400dd2 <make_shape+0x1a>
		break;
		case ship:
		chshape.body = '!';
		break;
		case bullet:
		chshape.body = '$';
  400dbe:	2902      	cmp	r1, #2
  400dc0:	bf0c      	ite	eq
  400dc2:	2124      	moveq	r1, #36	; 0x24
  400dc4:	2100      	movne	r1, #0
		break;
		default:
		break;
	}
	chshape.exists = true;
	return chshape;
  400dc6:	7001      	strb	r1, [r0, #0]
  400dc8:	8042      	strh	r2, [r0, #2]
  400dca:	8083      	strh	r3, [r0, #4]
  400dcc:	2301      	movs	r3, #1
  400dce:	7183      	strb	r3, [r0, #6]
}
  400dd0:	4770      	bx	lr
		chshape.body = '"';
  400dd2:	2122      	movs	r1, #34	; 0x22
  400dd4:	e7f7      	b.n	400dc6 <make_shape+0xe>
		chshape.body = '!';
  400dd6:	2121      	movs	r1, #33	; 0x21
		break;
  400dd8:	e7f5      	b.n	400dc6 <make_shape+0xe>
	...

00400ddc <draw_shape>:
void draw_shape(Shape shp) {
  400ddc:	b530      	push	{r4, r5, lr}
  400dde:	b083      	sub	sp, #12
  400de0:	ab02      	add	r3, sp, #8
  400de2:	e903 0003 	stmdb	r3, {r0, r1}
	if (shp.exists)
  400de6:	f89d 3006 	ldrb.w	r3, [sp, #6]
  400dea:	b90b      	cbnz	r3, 400df0 <draw_shape+0x14>
	{
		ssd1306_set_page_address(shp.y);
		ssd1306_set_column_address(shp.x * 8);
		hal_display_putc(shp.body);
	}
}
  400dec:	b003      	add	sp, #12
  400dee:	bd30      	pop	{r4, r5, pc}
	address &= 0x0F;
  400df0:	f89d 0004 	ldrb.w	r0, [sp, #4]
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  400df4:	f000 0007 	and.w	r0, r0, #7
  400df8:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  400dfc:	4d09      	ldr	r5, [pc, #36]	; (400e24 <draw_shape+0x48>)
  400dfe:	47a8      	blx	r5
		ssd1306_set_column_address(shp.x * 8);
  400e00:	f89d 4002 	ldrb.w	r4, [sp, #2]
  400e04:	00e4      	lsls	r4, r4, #3
  400e06:	b2e4      	uxtb	r4, r4
	ssd1306_write_command(SSD1306_CMD_SET_HIGH_COL(address >> 4));
  400e08:	f3c4 1002 	ubfx	r0, r4, #4, #3
  400e0c:	f040 0010 	orr.w	r0, r0, #16
  400e10:	47a8      	blx	r5
	ssd1306_write_command(SSD1306_CMD_SET_LOW_COL(address & 0x0F));
  400e12:	f004 0008 	and.w	r0, r4, #8
  400e16:	47a8      	blx	r5
		hal_display_putc(shp.body);
  400e18:	f89d 0000 	ldrb.w	r0, [sp]
  400e1c:	4b02      	ldr	r3, [pc, #8]	; (400e28 <draw_shape+0x4c>)
  400e1e:	4798      	blx	r3
}
  400e20:	e7e4      	b.n	400dec <draw_shape+0x10>
  400e22:	bf00      	nop
  400e24:	00400d71 	.word	0x00400d71
  400e28:	004005e9 	.word	0x004005e9

00400e2c <move_shape_up>:

void move_shape_up(Shape shp) {
  400e2c:	b082      	sub	sp, #8
  400e2e:	ab02      	add	r3, sp, #8
  400e30:	e903 0003 	stmdb	r3, {r0, r1}
	// add one to the y axis
	y ++;
	// check if it is still in bounds
	if (y <= 3) 
		shp.y = y;
}
  400e34:	b002      	add	sp, #8
  400e36:	4770      	bx	lr

00400e38 <move_shape_down>:

void move_shape_down(Shape shp) {
  400e38:	b082      	sub	sp, #8
  400e3a:	ab02      	add	r3, sp, #8
  400e3c:	e903 0003 	stmdb	r3, {r0, r1}
	// subtract one to the y axis
	y --;
	// check if it is still in bounds
	if (y >= 0) 
		shp.y = y;
}
  400e40:	b002      	add	sp, #8
  400e42:	4770      	bx	lr

00400e44 <move_shape_right>:
	if (x >= 0) 
		shp.x = x;
}

void move_shape_right(Shape shp)
{
  400e44:	b082      	sub	sp, #8
  400e46:	ab02      	add	r3, sp, #8
  400e48:	e903 0003 	stmdb	r3, {r0, r1}
	// add one to the x axis
	x ++;
	// check if it is still in bounds
	if (x <= 15) 
		shp.x = x;
  400e4c:	b002      	add	sp, #8
  400e4e:	4770      	bx	lr

00400e50 <ssd1306_write_command>:
{
  400e50:	b570      	push	{r4, r5, r6, lr}
  400e52:	b082      	sub	sp, #8
  400e54:	4606      	mov	r6, r0
	struct spi_device device = {.id = SSD1306_CS_PIN};
  400e56:	ac02      	add	r4, sp, #8
  400e58:	2302      	movs	r3, #2
  400e5a:	f844 3d04 	str.w	r3, [r4, #-4]!
	spi_select_device(SSD1306_SPI, &device);
  400e5e:	4d09      	ldr	r5, [pc, #36]	; (400e84 <ssd1306_write_command+0x34>)
  400e60:	4621      	mov	r1, r4
  400e62:	4628      	mov	r0, r5
  400e64:	4b08      	ldr	r3, [pc, #32]	; (400e88 <ssd1306_write_command+0x38>)
  400e66:	4798      	blx	r3
  400e68:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400e6c:	4b07      	ldr	r3, [pc, #28]	; (400e8c <ssd1306_write_command+0x3c>)
  400e6e:	635a      	str	r2, [r3, #52]	; 0x34
  400e70:	60ee      	str	r6, [r5, #12]
	delay_us(SSD1306_LATENCY); // At least 3us
  400e72:	2056      	movs	r0, #86	; 0x56
  400e74:	4b06      	ldr	r3, [pc, #24]	; (400e90 <ssd1306_write_command+0x40>)
  400e76:	4798      	blx	r3
	spi_deselect_device(SSD1306_SPI, &device);
  400e78:	4621      	mov	r1, r4
  400e7a:	4628      	mov	r0, r5
  400e7c:	4b05      	ldr	r3, [pc, #20]	; (400e94 <ssd1306_write_command+0x44>)
  400e7e:	4798      	blx	r3
}
  400e80:	b002      	add	sp, #8
  400e82:	bd70      	pop	{r4, r5, r6, pc}
  400e84:	40008000 	.word	0x40008000
  400e88:	00401c7d 	.word	0x00401c7d
  400e8c:	400e1200 	.word	0x400e1200
  400e90:	20000001 	.word	0x20000001
  400e94:	00401cad 	.word	0x00401cad

00400e98 <ssd1306_init>:
 * Call this function to initialize the hardware interface and the OLED
 * controller. When initialization is done the display is turned on and ready
 * to receive data.
 */
void ssd1306_init(void)
{
  400e98:	b5f0      	push	{r4, r5, r6, r7, lr}
  400e9a:	b085      	sub	sp, #20
  400e9c:	4d25      	ldr	r5, [pc, #148]	; (400f34 <ssd1306_init+0x9c>)
  400e9e:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
  400ea2:	636e      	str	r6, [r5, #52]	; 0x34
	delay_us(SSD1306_LATENCY); // At least 3us
  400ea4:	2056      	movs	r0, #86	; 0x56
  400ea6:	4c24      	ldr	r4, [pc, #144]	; (400f38 <ssd1306_init+0xa0>)
  400ea8:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400eaa:	632e      	str	r6, [r5, #48]	; 0x30
	delay_us(SSD1306_LATENCY); // At least 3us
  400eac:	2056      	movs	r0, #86	; 0x56
  400eae:	47a0      	blx	r4
	struct spi_device device = {
  400eb0:	2702      	movs	r7, #2
  400eb2:	ae04      	add	r6, sp, #16
  400eb4:	f846 7d04 	str.w	r7, [r6, #-4]!
	spi_master_init(SSD1306_SPI);
  400eb8:	4c20      	ldr	r4, [pc, #128]	; (400f3c <ssd1306_init+0xa4>)
  400eba:	4620      	mov	r0, r4
  400ebc:	4b20      	ldr	r3, [pc, #128]	; (400f40 <ssd1306_init+0xa8>)
  400ebe:	4798      	blx	r3
	spi_master_setup_device(SSD1306_SPI, &device, spi_flags,
  400ec0:	2500      	movs	r5, #0
  400ec2:	9500      	str	r5, [sp, #0]
  400ec4:	4b1f      	ldr	r3, [pc, #124]	; (400f44 <ssd1306_init+0xac>)
  400ec6:	462a      	mov	r2, r5
  400ec8:	4631      	mov	r1, r6
  400eca:	4620      	mov	r0, r4
  400ecc:	4e1e      	ldr	r6, [pc, #120]	; (400f48 <ssd1306_init+0xb0>)
  400ece:	47b0      	blx	r6
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400ed0:	2301      	movs	r3, #1
  400ed2:	6023      	str	r3, [r4, #0]

	// Initialize the interface
	ssd1306_interface_init();

	// 1/32 Duty (0x0F~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  400ed4:	20a8      	movs	r0, #168	; 0xa8
  400ed6:	4c1d      	ldr	r4, [pc, #116]	; (400f4c <ssd1306_init+0xb4>)
  400ed8:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  400eda:	201f      	movs	r0, #31
  400edc:	47a0      	blx	r4

	// Shift Mapping RAM Counter (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  400ede:	20d3      	movs	r0, #211	; 0xd3
  400ee0:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  400ee2:	4628      	mov	r0, r5
  400ee4:	47a0      	blx	r4

	// Set Mapping RAM Display Start Line (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_START_LINE(0x00));
  400ee6:	2040      	movs	r0, #64	; 0x40
  400ee8:	47a0      	blx	r4

	// Set Column Address 0 Mapped to SEG0
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  400eea:	20a1      	movs	r0, #161	; 0xa1
  400eec:	47a0      	blx	r4

	// Set COM/Row Scan Scan from COM63 to 0
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  400eee:	20c8      	movs	r0, #200	; 0xc8
  400ef0:	47a0      	blx	r4

	// Set COM Pins hardware configuration
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  400ef2:	20da      	movs	r0, #218	; 0xda
  400ef4:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  400ef6:	4638      	mov	r0, r7
  400ef8:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  400efa:	2081      	movs	r0, #129	; 0x81
  400efc:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  400efe:	208f      	movs	r0, #143	; 0x8f
  400f00:	47a0      	blx	r4

	ssd1306_set_contrast(0x8F);

	// Disable Entire display On
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  400f02:	20a4      	movs	r0, #164	; 0xa4
  400f04:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  400f06:	20a6      	movs	r0, #166	; 0xa6
  400f08:	47a0      	blx	r4

	ssd1306_display_invert_disable();

	// Set Display Clock Divide Ratio / Oscillator Frequency (Default => 0x80)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  400f0a:	20d5      	movs	r0, #213	; 0xd5
  400f0c:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  400f0e:	2080      	movs	r0, #128	; 0x80
  400f10:	47a0      	blx	r4

	// Enable charge pump regulator
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  400f12:	208d      	movs	r0, #141	; 0x8d
  400f14:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  400f16:	2014      	movs	r0, #20
  400f18:	47a0      	blx	r4

	// Set VCOMH Deselect Level
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  400f1a:	20db      	movs	r0, #219	; 0xdb
  400f1c:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  400f1e:	2040      	movs	r0, #64	; 0x40
  400f20:	47a0      	blx	r4

	// Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  400f22:	20d9      	movs	r0, #217	; 0xd9
  400f24:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  400f26:	20f1      	movs	r0, #241	; 0xf1
  400f28:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  400f2a:	20af      	movs	r0, #175	; 0xaf
  400f2c:	47a0      	blx	r4

	ssd1306_display_on();
}
  400f2e:	b005      	add	sp, #20
  400f30:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400f32:	bf00      	nop
  400f34:	400e1200 	.word	0x400e1200
  400f38:	20000001 	.word	0x20000001
  400f3c:	40008000 	.word	0x40008000
  400f40:	00401ba9 	.word	0x00401ba9
  400f44:	004c4b40 	.word	0x004c4b40
  400f48:	00401bfd 	.word	0x00401bfd
  400f4c:	00400e51 	.word	0x00400e51

00400f50 <at30tse_init>:

/**
 * \brief Initialize the TWI instance used for AT30TSE75x.
 */
void at30tse_init(void)
{
  400f50:	b500      	push	{lr}
  400f52:	b085      	sub	sp, #20
	twi_options_t opts = {
  400f54:	2300      	movs	r3, #0
  400f56:	9303      	str	r3, [sp, #12]
  400f58:	4b07      	ldr	r3, [pc, #28]	; (400f78 <at30tse_init+0x28>)
  400f5a:	9301      	str	r3, [sp, #4]
  400f5c:	f242 7310 	movw	r3, #10000	; 0x2710
  400f60:	9302      	str	r3, [sp, #8]
  400f62:	2013      	movs	r0, #19
  400f64:	4b05      	ldr	r3, [pc, #20]	; (400f7c <at30tse_init+0x2c>)
  400f66:	4798      	blx	r3
	flexcom_enable(BOARD_FLEXCOM_TWI);
	flexcom_set_opmode(BOARD_FLEXCOM_TWI, FLEXCOM_TWI);
#else
	sysclk_enable_peripheral_clock(BOARD_AT30TSE_TWI_ID);
#endif
	twi_master_init(BOARD_AT30TSE_TWI, &opts);
  400f68:	a901      	add	r1, sp, #4
  400f6a:	4805      	ldr	r0, [pc, #20]	; (400f80 <at30tse_init+0x30>)
  400f6c:	4b05      	ldr	r3, [pc, #20]	; (400f84 <at30tse_init+0x34>)
  400f6e:	4798      	blx	r3

}
  400f70:	b005      	add	sp, #20
  400f72:	f85d fb04 	ldr.w	pc, [sp], #4
  400f76:	bf00      	nop
  400f78:	07270e00 	.word	0x07270e00
  400f7c:	00402569 	.word	0x00402569
  400f80:	40018000 	.word	0x40018000
  400f84:	004029cd 	.word	0x004029cd

00400f88 <at30tse_read_register>:
 *
 * \return TWI_SUCCESS if success, otherwise false
 */
uint8_t at30tse_read_register(uint8_t reg, uint8_t reg_type,
		uint8_t reg_size, uint8_t* buffer)
{
  400f88:	b510      	push	{r4, lr}
  400f8a:	b086      	sub	sp, #24
	twi_packet_t packet = {
  400f8c:	2400      	movs	r4, #0
  400f8e:	9401      	str	r4, [sp, #4]
  400f90:	9405      	str	r4, [sp, #20]
  400f92:	4301      	orrs	r1, r0
  400f94:	f88d 1004 	strb.w	r1, [sp, #4]
  400f98:	2101      	movs	r1, #1
  400f9a:	9102      	str	r1, [sp, #8]
  400f9c:	9303      	str	r3, [sp, #12]
  400f9e:	9204      	str	r2, [sp, #16]
  400fa0:	234f      	movs	r3, #79	; 0x4f
  400fa2:	f88d 3014 	strb.w	r3, [sp, #20]
		.length = reg_size,
		/* Chip addr */
		.chip = AT30TSE_TEMPERATURE_TWI_ADDR
	};

	return twi_master_read(BOARD_AT30TSE_TWI, &packet);
  400fa6:	a901      	add	r1, sp, #4
  400fa8:	4802      	ldr	r0, [pc, #8]	; (400fb4 <at30tse_read_register+0x2c>)
  400faa:	4b03      	ldr	r3, [pc, #12]	; (400fb8 <at30tse_read_register+0x30>)
  400fac:	4798      	blx	r3
}
  400fae:	b2c0      	uxtb	r0, r0
  400fb0:	b006      	add	sp, #24
  400fb2:	bd10      	pop	{r4, pc}
  400fb4:	40018000 	.word	0x40018000
  400fb8:	00402a31 	.word	0x00402a31

00400fbc <at30tse_read_temperature>:
 * stored
 *
 * \return TWI_SUCCESS if success, otherwise false
 */
uint8_t at30tse_read_temperature(double *temperature)
{
  400fbc:	b570      	push	{r4, r5, r6, lr}
  400fbe:	b082      	sub	sp, #8
  400fc0:	4604      	mov	r4, r0
	/* Placeholder buffer to put temperature data in. */
	uint8_t buffer[2];
	uint8_t error_code = 0;
	buffer[0] = 0;
  400fc2:	2000      	movs	r0, #0
  400fc4:	f88d 0004 	strb.w	r0, [sp, #4]
	buffer[1] = 0;
  400fc8:	f88d 0005 	strb.w	r0, [sp, #5]

	/* Read the 16-bit temperature register. */
	error_code = at30tse_read_register(AT30TSE_TEMPERATURE_REG,
  400fcc:	ab01      	add	r3, sp, #4
  400fce:	2202      	movs	r2, #2
  400fd0:	4601      	mov	r1, r0
  400fd2:	4d27      	ldr	r5, [pc, #156]	; (401070 <at30tse_read_temperature+0xb4>)
  400fd4:	47a8      	blx	r5
			AT30TSE_NON_VOLATILE_REG, AT30TSE_TEMPERATURE_REG_SIZE, buffer);

	/* Only convert temperature data if read success. */
	if (error_code == TWI_SUCCESS) {
  400fd6:	4605      	mov	r5, r0
  400fd8:	bb10      	cbnz	r0, 401020 <at30tse_read_temperature+0x64>
		uint16_t data = (buffer[0] << 8) | buffer[1];
  400fda:	f89d 2004 	ldrb.w	r2, [sp, #4]
  400fde:	f89d 3005 	ldrb.w	r3, [sp, #5]
  400fe2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  400fe6:	b21b      	sxth	r3, r3
  400fe8:	b29a      	uxth	r2, r3
		int8_t sign = 1;

		/* Check if negative and clear sign bit. */
		if (data & (1 << 15)) {
  400fea:	2b00      	cmp	r3, #0
			sign *= -1;
			data &= ~(1 << 15);
  400fec:	bfba      	itte	lt
  400fee:	f3c2 020e 	ubfxlt	r2, r2, #0, #15
			sign *= -1;
  400ff2:	f04f 30ff 	movlt.w	r0, #4294967295
		int8_t sign = 1;
  400ff6:	2001      	movge	r0, #1
		}

		/* Convert to temperature. */
		switch (resolution) {
  400ff8:	4b1e      	ldr	r3, [pc, #120]	; (401074 <at30tse_read_temperature+0xb8>)
  400ffa:	781b      	ldrb	r3, [r3, #0]
  400ffc:	b2db      	uxtb	r3, r3
  400ffe:	2b03      	cmp	r3, #3
  401000:	d80e      	bhi.n	401020 <at30tse_read_temperature+0x64>
  401002:	e8df f003 	tbb	[pc, r3]
  401006:	1002      	.short	0x1002
  401008:	291c      	.short	0x291c
		case AT30TSE_CONFIG_RES_9_bit:
			data = (data >> 7);
			*(temperature) = data * sign * 0.5;
  40100a:	09d2      	lsrs	r2, r2, #7
  40100c:	fb00 f002 	mul.w	r0, r0, r2
  401010:	4b19      	ldr	r3, [pc, #100]	; (401078 <at30tse_read_temperature+0xbc>)
  401012:	4798      	blx	r3
  401014:	2200      	movs	r2, #0
  401016:	4b19      	ldr	r3, [pc, #100]	; (40107c <at30tse_read_temperature+0xc0>)
  401018:	4e19      	ldr	r6, [pc, #100]	; (401080 <at30tse_read_temperature+0xc4>)
  40101a:	47b0      	blx	r6
  40101c:	e9c4 0100 	strd	r0, r1, [r4]
			break;
		}
	}

	return error_code;
}
  401020:	4628      	mov	r0, r5
  401022:	b002      	add	sp, #8
  401024:	bd70      	pop	{r4, r5, r6, pc}
			*(temperature) = data * sign * 0.25;
  401026:	0992      	lsrs	r2, r2, #6
  401028:	fb00 f002 	mul.w	r0, r0, r2
  40102c:	4b12      	ldr	r3, [pc, #72]	; (401078 <at30tse_read_temperature+0xbc>)
  40102e:	4798      	blx	r3
  401030:	2200      	movs	r2, #0
  401032:	4b14      	ldr	r3, [pc, #80]	; (401084 <at30tse_read_temperature+0xc8>)
  401034:	4e12      	ldr	r6, [pc, #72]	; (401080 <at30tse_read_temperature+0xc4>)
  401036:	47b0      	blx	r6
  401038:	e9c4 0100 	strd	r0, r1, [r4]
			break;
  40103c:	e7f0      	b.n	401020 <at30tse_read_temperature+0x64>
			*(temperature) = data * sign * 0.125;
  40103e:	0952      	lsrs	r2, r2, #5
  401040:	fb00 f002 	mul.w	r0, r0, r2
  401044:	4b0c      	ldr	r3, [pc, #48]	; (401078 <at30tse_read_temperature+0xbc>)
  401046:	4798      	blx	r3
  401048:	2200      	movs	r2, #0
  40104a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
  40104e:	4e0c      	ldr	r6, [pc, #48]	; (401080 <at30tse_read_temperature+0xc4>)
  401050:	47b0      	blx	r6
  401052:	e9c4 0100 	strd	r0, r1, [r4]
			break;
  401056:	e7e3      	b.n	401020 <at30tse_read_temperature+0x64>
			*(temperature) = data * sign * 0.0625;
  401058:	0912      	lsrs	r2, r2, #4
  40105a:	fb00 f002 	mul.w	r0, r0, r2
  40105e:	4b06      	ldr	r3, [pc, #24]	; (401078 <at30tse_read_temperature+0xbc>)
  401060:	4798      	blx	r3
  401062:	2200      	movs	r2, #0
  401064:	4b08      	ldr	r3, [pc, #32]	; (401088 <at30tse_read_temperature+0xcc>)
  401066:	4e06      	ldr	r6, [pc, #24]	; (401080 <at30tse_read_temperature+0xc4>)
  401068:	47b0      	blx	r6
  40106a:	e9c4 0100 	strd	r0, r1, [r4]
			break;
  40106e:	e7d7      	b.n	401020 <at30tse_read_temperature+0x64>
  401070:	00400f89 	.word	0x00400f89
  401074:	20000ae5 	.word	0x20000ae5
  401078:	00403371 	.word	0x00403371
  40107c:	3fe00000 	.word	0x3fe00000
  401080:	0040343d 	.word	0x0040343d
  401084:	3fd00000 	.word	0x3fd00000
  401088:	3fb00000 	.word	0x3fb00000

0040108c <sd_mmc_configure_slot>:
  40108c:	b510      	push	{r4, lr}
  40108e:	4b07      	ldr	r3, [pc, #28]	; (4010ac <sd_mmc_configure_slot+0x20>)
  401090:	6819      	ldr	r1, [r3, #0]
  401092:	f891 3022 	ldrb.w	r3, [r1, #34]	; 0x22
  401096:	3300      	adds	r3, #0
  401098:	bf18      	it	ne
  40109a:	2301      	movne	r3, #1
  40109c:	7c4a      	ldrb	r2, [r1, #17]
  40109e:	6809      	ldr	r1, [r1, #0]
  4010a0:	4803      	ldr	r0, [pc, #12]	; (4010b0 <sd_mmc_configure_slot+0x24>)
  4010a2:	7800      	ldrb	r0, [r0, #0]
  4010a4:	4c03      	ldr	r4, [pc, #12]	; (4010b4 <sd_mmc_configure_slot+0x28>)
  4010a6:	47a0      	blx	r4
  4010a8:	bd10      	pop	{r4, pc}
  4010aa:	bf00      	nop
  4010ac:	20000ae8 	.word	0x20000ae8
  4010b0:	20000aed 	.word	0x20000aed
  4010b4:	00401805 	.word	0x00401805

004010b8 <sd_mmc_select_slot>:
  4010b8:	b108      	cbz	r0, 4010be <sd_mmc_select_slot+0x6>
  4010ba:	2004      	movs	r0, #4
  4010bc:	4770      	bx	lr
  4010be:	4b33      	ldr	r3, [pc, #204]	; (40118c <sd_mmc_select_slot+0xd4>)
  4010c0:	689a      	ldr	r2, [r3, #8]
  4010c2:	0953      	lsrs	r3, r2, #5
  4010c4:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4010c8:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4010cc:	025b      	lsls	r3, r3, #9
  4010ce:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
  4010d0:	f002 021f 	and.w	r2, r2, #31
  4010d4:	2301      	movs	r3, #1
  4010d6:	fa03 f202 	lsl.w	r2, r3, r2
  4010da:	420a      	tst	r2, r1
  4010dc:	d010      	beq.n	401100 <sd_mmc_select_slot+0x48>
  4010de:	4b2b      	ldr	r3, [pc, #172]	; (40118c <sd_mmc_select_slot+0xd4>)
  4010e0:	7b9b      	ldrb	r3, [r3, #14]
  4010e2:	2b01      	cmp	r3, #1
  4010e4:	d004      	beq.n	4010f0 <sd_mmc_select_slot+0x38>
  4010e6:	2204      	movs	r2, #4
  4010e8:	4b28      	ldr	r3, [pc, #160]	; (40118c <sd_mmc_select_slot+0xd4>)
  4010ea:	739a      	strb	r2, [r3, #14]
  4010ec:	2002      	movs	r0, #2
  4010ee:	4770      	bx	lr
  4010f0:	4b27      	ldr	r3, [pc, #156]	; (401190 <sd_mmc_select_slot+0xd8>)
  4010f2:	781b      	ldrb	r3, [r3, #0]
  4010f4:	2b00      	cmp	r3, #0
  4010f6:	d0f6      	beq.n	4010e6 <sd_mmc_select_slot+0x2e>
  4010f8:	2200      	movs	r2, #0
  4010fa:	4b26      	ldr	r3, [pc, #152]	; (401194 <sd_mmc_select_slot+0xdc>)
  4010fc:	601a      	str	r2, [r3, #0]
  4010fe:	e7f2      	b.n	4010e6 <sd_mmc_select_slot+0x2e>
  401100:	b510      	push	{r4, lr}
  401102:	4b22      	ldr	r3, [pc, #136]	; (40118c <sd_mmc_select_slot+0xd4>)
  401104:	7b9b      	ldrb	r3, [r3, #14]
  401106:	2b04      	cmp	r3, #4
  401108:	d005      	beq.n	401116 <sd_mmc_select_slot+0x5e>
  40110a:	2b01      	cmp	r3, #1
  40110c:	d019      	beq.n	401142 <sd_mmc_select_slot+0x8a>
  40110e:	2b03      	cmp	r3, #3
  401110:	d12c      	bne.n	40116c <sd_mmc_select_slot+0xb4>
  401112:	2003      	movs	r0, #3
  401114:	bd10      	pop	{r4, pc}
  401116:	2201      	movs	r2, #1
  401118:	4b1c      	ldr	r3, [pc, #112]	; (40118c <sd_mmc_select_slot+0xd4>)
  40111a:	739a      	strb	r2, [r3, #14]
  40111c:	4b1d      	ldr	r3, [pc, #116]	; (401194 <sd_mmc_select_slot+0xdc>)
  40111e:	681b      	ldr	r3, [r3, #0]
  401120:	b93b      	cbnz	r3, 401132 <sd_mmc_select_slot+0x7a>
  401122:	4b1b      	ldr	r3, [pc, #108]	; (401190 <sd_mmc_select_slot+0xd8>)
  401124:	701a      	strb	r2, [r3, #0]
  401126:	4b1b      	ldr	r3, [pc, #108]	; (401194 <sd_mmc_select_slot+0xdc>)
  401128:	491b      	ldr	r1, [pc, #108]	; (401198 <sd_mmc_select_slot+0xe0>)
  40112a:	6059      	str	r1, [r3, #4]
  40112c:	601a      	str	r2, [r3, #0]
  40112e:	2002      	movs	r0, #2
  401130:	bd10      	pop	{r4, pc}
  401132:	2200      	movs	r2, #0
  401134:	4b16      	ldr	r3, [pc, #88]	; (401190 <sd_mmc_select_slot+0xd8>)
  401136:	701a      	strb	r2, [r3, #0]
  401138:	4818      	ldr	r0, [pc, #96]	; (40119c <sd_mmc_select_slot+0xe4>)
  40113a:	4b19      	ldr	r3, [pc, #100]	; (4011a0 <sd_mmc_select_slot+0xe8>)
  40113c:	4798      	blx	r3
  40113e:	2002      	movs	r0, #2
  401140:	bd10      	pop	{r4, pc}
  401142:	4b13      	ldr	r3, [pc, #76]	; (401190 <sd_mmc_select_slot+0xd8>)
  401144:	781b      	ldrb	r3, [r3, #0]
  401146:	b13b      	cbz	r3, 401158 <sd_mmc_select_slot+0xa0>
  401148:	4b12      	ldr	r3, [pc, #72]	; (401194 <sd_mmc_select_slot+0xdc>)
  40114a:	681b      	ldr	r3, [r3, #0]
  40114c:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  401150:	d01a      	beq.n	401188 <sd_mmc_select_slot+0xd0>
  401152:	2200      	movs	r2, #0
  401154:	4b0f      	ldr	r3, [pc, #60]	; (401194 <sd_mmc_select_slot+0xdc>)
  401156:	601a      	str	r2, [r3, #0]
  401158:	4b0c      	ldr	r3, [pc, #48]	; (40118c <sd_mmc_select_slot+0xd4>)
  40115a:	2202      	movs	r2, #2
  40115c:	739a      	strb	r2, [r3, #14]
  40115e:	4a11      	ldr	r2, [pc, #68]	; (4011a4 <sd_mmc_select_slot+0xec>)
  401160:	601a      	str	r2, [r3, #0]
  401162:	2201      	movs	r2, #1
  401164:	745a      	strb	r2, [r3, #17]
  401166:	2200      	movs	r2, #0
  401168:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
  40116c:	2200      	movs	r2, #0
  40116e:	4b0e      	ldr	r3, [pc, #56]	; (4011a8 <sd_mmc_select_slot+0xf0>)
  401170:	701a      	strb	r2, [r3, #0]
  401172:	4c06      	ldr	r4, [pc, #24]	; (40118c <sd_mmc_select_slot+0xd4>)
  401174:	4b0d      	ldr	r3, [pc, #52]	; (4011ac <sd_mmc_select_slot+0xf4>)
  401176:	601c      	str	r4, [r3, #0]
  401178:	4b0d      	ldr	r3, [pc, #52]	; (4011b0 <sd_mmc_select_slot+0xf8>)
  40117a:	4798      	blx	r3
  40117c:	7ba0      	ldrb	r0, [r4, #14]
  40117e:	2802      	cmp	r0, #2
  401180:	bf14      	ite	ne
  401182:	2000      	movne	r0, #0
  401184:	2001      	moveq	r0, #1
  401186:	bd10      	pop	{r4, pc}
  401188:	2002      	movs	r0, #2
  40118a:	bd10      	pop	{r4, pc}
  40118c:	20000428 	.word	0x20000428
  401190:	20000aec 	.word	0x20000aec
  401194:	e000e010 	.word	0xe000e010
  401198:	00e4e1c0 	.word	0x00e4e1c0
  40119c:	0082ca25 	.word	0x0082ca25
  4011a0:	20000001 	.word	0x20000001
  4011a4:	00061a80 	.word	0x00061a80
  4011a8:	20000aed 	.word	0x20000aed
  4011ac:	20000ae8 	.word	0x20000ae8
  4011b0:	0040108d 	.word	0x0040108d

004011b4 <sd_mmc_cmd13>:
  4011b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4011b8:	4c09      	ldr	r4, [pc, #36]	; (4011e0 <sd_mmc_cmd13+0x2c>)
  4011ba:	2700      	movs	r7, #0
  4011bc:	4e09      	ldr	r6, [pc, #36]	; (4011e4 <sd_mmc_cmd13+0x30>)
  4011be:	4d0a      	ldr	r5, [pc, #40]	; (4011e8 <sd_mmc_cmd13+0x34>)
  4011c0:	4639      	mov	r1, r7
  4011c2:	f641 300d 	movw	r0, #6925	; 0x1b0d
  4011c6:	47b0      	blx	r6
  4011c8:	4680      	mov	r8, r0
  4011ca:	b130      	cbz	r0, 4011da <sd_mmc_cmd13+0x26>
  4011cc:	47a8      	blx	r5
  4011ce:	b2c0      	uxtb	r0, r0
  4011d0:	b118      	cbz	r0, 4011da <sd_mmc_cmd13+0x26>
  4011d2:	3c01      	subs	r4, #1
  4011d4:	d1f4      	bne.n	4011c0 <sd_mmc_cmd13+0xc>
  4011d6:	f04f 0800 	mov.w	r8, #0
  4011da:	4640      	mov	r0, r8
  4011dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4011e0:	00030d41 	.word	0x00030d41
  4011e4:	00401a2d 	.word	0x00401a2d
  4011e8:	00401a45 	.word	0x00401a45

004011ec <sd_mmc_cmd9_spi>:
  4011ec:	b510      	push	{r4, lr}
  4011ee:	b082      	sub	sp, #8
  4011f0:	4b0d      	ldr	r3, [pc, #52]	; (401228 <sd_mmc_cmd9_spi+0x3c>)
  4011f2:	681b      	ldr	r3, [r3, #0]
  4011f4:	8999      	ldrh	r1, [r3, #12]
  4011f6:	2301      	movs	r3, #1
  4011f8:	9300      	str	r3, [sp, #0]
  4011fa:	2210      	movs	r2, #16
  4011fc:	4091      	lsls	r1, r2
  4011fe:	480b      	ldr	r0, [pc, #44]	; (40122c <sd_mmc_cmd9_spi+0x40>)
  401200:	4c0b      	ldr	r4, [pc, #44]	; (401230 <sd_mmc_cmd9_spi+0x44>)
  401202:	47a0      	blx	r4
  401204:	4603      	mov	r3, r0
  401206:	b910      	cbnz	r0, 40120e <sd_mmc_cmd9_spi+0x22>
  401208:	4618      	mov	r0, r3
  40120a:	b002      	add	sp, #8
  40120c:	bd10      	pop	{r4, pc}
  40120e:	4b06      	ldr	r3, [pc, #24]	; (401228 <sd_mmc_cmd9_spi+0x3c>)
  401210:	6818      	ldr	r0, [r3, #0]
  401212:	2101      	movs	r1, #1
  401214:	3012      	adds	r0, #18
  401216:	4b07      	ldr	r3, [pc, #28]	; (401234 <sd_mmc_cmd9_spi+0x48>)
  401218:	4798      	blx	r3
  40121a:	4603      	mov	r3, r0
  40121c:	2800      	cmp	r0, #0
  40121e:	d0f3      	beq.n	401208 <sd_mmc_cmd9_spi+0x1c>
  401220:	4b05      	ldr	r3, [pc, #20]	; (401238 <sd_mmc_cmd9_spi+0x4c>)
  401222:	4798      	blx	r3
  401224:	4603      	mov	r3, r0
  401226:	e7ef      	b.n	401208 <sd_mmc_cmd9_spi+0x1c>
  401228:	20000ae8 	.word	0x20000ae8
  40122c:	00081109 	.word	0x00081109
  401230:	004018a5 	.word	0x004018a5
  401234:	00401ac5 	.word	0x00401ac5
  401238:	00401b41 	.word	0x00401b41

0040123c <sd_mmc_deselect_slot>:
  40123c:	b508      	push	{r3, lr}
  40123e:	4b04      	ldr	r3, [pc, #16]	; (401250 <sd_mmc_deselect_slot+0x14>)
  401240:	781b      	ldrb	r3, [r3, #0]
  401242:	b103      	cbz	r3, 401246 <sd_mmc_deselect_slot+0xa>
  401244:	bd08      	pop	{r3, pc}
  401246:	2000      	movs	r0, #0
  401248:	4b02      	ldr	r3, [pc, #8]	; (401254 <sd_mmc_deselect_slot+0x18>)
  40124a:	4798      	blx	r3
  40124c:	e7fa      	b.n	401244 <sd_mmc_deselect_slot+0x8>
  40124e:	bf00      	nop
  401250:	20000aed 	.word	0x20000aed
  401254:	00401845 	.word	0x00401845

00401258 <sd_mmc_init>:
  401258:	b508      	push	{r3, lr}
  40125a:	200d      	movs	r0, #13
  40125c:	4b05      	ldr	r3, [pc, #20]	; (401274 <sd_mmc_init+0x1c>)
  40125e:	4798      	blx	r3
  401260:	2204      	movs	r2, #4
  401262:	4b05      	ldr	r3, [pc, #20]	; (401278 <sd_mmc_init+0x20>)
  401264:	739a      	strb	r2, [r3, #14]
  401266:	22ff      	movs	r2, #255	; 0xff
  401268:	4b04      	ldr	r3, [pc, #16]	; (40127c <sd_mmc_init+0x24>)
  40126a:	701a      	strb	r2, [r3, #0]
  40126c:	4b04      	ldr	r3, [pc, #16]	; (401280 <sd_mmc_init+0x28>)
  40126e:	4798      	blx	r3
  401270:	bd08      	pop	{r3, pc}
  401272:	bf00      	nop
  401274:	00402569 	.word	0x00402569
  401278:	20000428 	.word	0x20000428
  40127c:	20000aed 	.word	0x20000aed
  401280:	004017d5 	.word	0x004017d5

00401284 <sd_mmc_check>:
  401284:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401288:	b087      	sub	sp, #28
  40128a:	4b9a      	ldr	r3, [pc, #616]	; (4014f4 <sd_mmc_check+0x270>)
  40128c:	4798      	blx	r3
  40128e:	4604      	mov	r4, r0
  401290:	2801      	cmp	r0, #1
  401292:	d005      	beq.n	4012a0 <sd_mmc_check+0x1c>
  401294:	4b98      	ldr	r3, [pc, #608]	; (4014f8 <sd_mmc_check+0x274>)
  401296:	4798      	blx	r3
  401298:	4620      	mov	r0, r4
  40129a:	b007      	add	sp, #28
  40129c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4012a0:	4b96      	ldr	r3, [pc, #600]	; (4014fc <sd_mmc_check+0x278>)
  4012a2:	681b      	ldr	r3, [r3, #0]
  4012a4:	2201      	movs	r2, #1
  4012a6:	73da      	strb	r2, [r3, #15]
  4012a8:	2500      	movs	r5, #0
  4012aa:	741d      	strb	r5, [r3, #16]
  4012ac:	819d      	strh	r5, [r3, #12]
  4012ae:	4b94      	ldr	r3, [pc, #592]	; (401500 <sd_mmc_check+0x27c>)
  4012b0:	4798      	blx	r3
  4012b2:	4629      	mov	r1, r5
  4012b4:	f44f 5088 	mov.w	r0, #4352	; 0x1100
  4012b8:	4b92      	ldr	r3, [pc, #584]	; (401504 <sd_mmc_check+0x280>)
  4012ba:	4798      	blx	r3
  4012bc:	b930      	cbnz	r0, 4012cc <sd_mmc_check+0x48>
  4012be:	4b8f      	ldr	r3, [pc, #572]	; (4014fc <sd_mmc_check+0x278>)
  4012c0:	681b      	ldr	r3, [r3, #0]
  4012c2:	2403      	movs	r4, #3
  4012c4:	739c      	strb	r4, [r3, #14]
  4012c6:	4b8c      	ldr	r3, [pc, #560]	; (4014f8 <sd_mmc_check+0x274>)
  4012c8:	4798      	blx	r3
  4012ca:	e7e5      	b.n	401298 <sd_mmc_check+0x14>
  4012cc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
  4012d0:	f245 5008 	movw	r0, #21768	; 0x5508
  4012d4:	4b8b      	ldr	r3, [pc, #556]	; (401504 <sd_mmc_check+0x280>)
  4012d6:	4798      	blx	r3
  4012d8:	2800      	cmp	r0, #0
  4012da:	d129      	bne.n	401330 <sd_mmc_check+0xac>
  4012dc:	2700      	movs	r7, #0
  4012de:	4b87      	ldr	r3, [pc, #540]	; (4014fc <sd_mmc_check+0x278>)
  4012e0:	681b      	ldr	r3, [r3, #0]
  4012e2:	7bdb      	ldrb	r3, [r3, #15]
  4012e4:	f013 0f01 	tst.w	r3, #1
  4012e8:	f040 81df 	bne.w	4016aa <sd_mmc_check+0x426>
  4012ec:	4b83      	ldr	r3, [pc, #524]	; (4014fc <sd_mmc_check+0x278>)
  4012ee:	681b      	ldr	r3, [r3, #0]
  4012f0:	7bdb      	ldrb	r3, [r3, #15]
  4012f2:	f003 0309 	and.w	r3, r3, #9
  4012f6:	2b01      	cmp	r3, #1
  4012f8:	d111      	bne.n	40131e <sd_mmc_check+0x9a>
  4012fa:	f44f 7100 	mov.w	r1, #512	; 0x200
  4012fe:	f241 1010 	movw	r0, #4368	; 0x1110
  401302:	4b80      	ldr	r3, [pc, #512]	; (401504 <sd_mmc_check+0x280>)
  401304:	4798      	blx	r3
  401306:	2800      	cmp	r0, #0
  401308:	d0d9      	beq.n	4012be <sd_mmc_check+0x3a>
  40130a:	4b7c      	ldr	r3, [pc, #496]	; (4014fc <sd_mmc_check+0x278>)
  40130c:	681b      	ldr	r3, [r3, #0]
  40130e:	7bdb      	ldrb	r3, [r3, #15]
  401310:	f013 0f01 	tst.w	r3, #1
  401314:	d003      	beq.n	40131e <sd_mmc_check+0x9a>
  401316:	4b7c      	ldr	r3, [pc, #496]	; (401508 <sd_mmc_check+0x284>)
  401318:	4798      	blx	r3
  40131a:	2800      	cmp	r0, #0
  40131c:	d0cf      	beq.n	4012be <sd_mmc_check+0x3a>
  40131e:	4b7b      	ldr	r3, [pc, #492]	; (40150c <sd_mmc_check+0x288>)
  401320:	4798      	blx	r3
  401322:	4b76      	ldr	r3, [pc, #472]	; (4014fc <sd_mmc_check+0x278>)
  401324:	681b      	ldr	r3, [r3, #0]
  401326:	2200      	movs	r2, #0
  401328:	739a      	strb	r2, [r3, #14]
  40132a:	4b73      	ldr	r3, [pc, #460]	; (4014f8 <sd_mmc_check+0x274>)
  40132c:	4798      	blx	r3
  40132e:	e7b3      	b.n	401298 <sd_mmc_check+0x14>
  401330:	4b77      	ldr	r3, [pc, #476]	; (401510 <sd_mmc_check+0x28c>)
  401332:	4798      	blx	r3
  401334:	f1b0 3fff 	cmp.w	r0, #4294967295
  401338:	f000 81b5 	beq.w	4016a6 <sd_mmc_check+0x422>
  40133c:	f3c0 000b 	ubfx	r0, r0, #0, #12
  401340:	f5b0 7fd5 	cmp.w	r0, #426	; 0x1aa
  401344:	d1bb      	bne.n	4012be <sd_mmc_check+0x3a>
  401346:	2701      	movs	r7, #1
  401348:	e7c9      	b.n	4012de <sd_mmc_check+0x5a>
  40134a:	2100      	movs	r1, #0
  40134c:	f240 503a 	movw	r0, #1338	; 0x53a
  401350:	4b6c      	ldr	r3, [pc, #432]	; (401504 <sd_mmc_check+0x280>)
  401352:	4798      	blx	r3
  401354:	b9f0      	cbnz	r0, 401394 <sd_mmc_check+0x110>
  401356:	4b69      	ldr	r3, [pc, #420]	; (4014fc <sd_mmc_check+0x278>)
  401358:	681b      	ldr	r3, [r3, #0]
  40135a:	2202      	movs	r2, #2
  40135c:	73da      	strb	r2, [r3, #15]
  40135e:	2100      	movs	r1, #0
  401360:	f44f 5088 	mov.w	r0, #4352	; 0x1100
  401364:	4b67      	ldr	r3, [pc, #412]	; (401504 <sd_mmc_check+0x280>)
  401366:	4798      	blx	r3
  401368:	2800      	cmp	r0, #0
  40136a:	d0a8      	beq.n	4012be <sd_mmc_check+0x3a>
  40136c:	f641 35ef 	movw	r5, #7151	; 0x1bef
  401370:	f04f 0800 	mov.w	r8, #0
  401374:	4e63      	ldr	r6, [pc, #396]	; (401504 <sd_mmc_check+0x280>)
  401376:	4f66      	ldr	r7, [pc, #408]	; (401510 <sd_mmc_check+0x28c>)
  401378:	4641      	mov	r1, r8
  40137a:	f241 1001 	movw	r0, #4353	; 0x1101
  40137e:	47b0      	blx	r6
  401380:	2800      	cmp	r0, #0
  401382:	d09c      	beq.n	4012be <sd_mmc_check+0x3a>
  401384:	47b8      	blx	r7
  401386:	f010 0f01 	tst.w	r0, #1
  40138a:	f000 8084 	beq.w	401496 <sd_mmc_check+0x212>
  40138e:	3d01      	subs	r5, #1
  401390:	d1f2      	bne.n	401378 <sd_mmc_check+0xf4>
  401392:	e794      	b.n	4012be <sd_mmc_check+0x3a>
  401394:	4b5e      	ldr	r3, [pc, #376]	; (401510 <sd_mmc_check+0x28c>)
  401396:	4798      	blx	r3
  401398:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
  40139c:	d005      	beq.n	4013aa <sd_mmc_check+0x126>
  40139e:	4b57      	ldr	r3, [pc, #348]	; (4014fc <sd_mmc_check+0x278>)
  4013a0:	681a      	ldr	r2, [r3, #0]
  4013a2:	7bd3      	ldrb	r3, [r2, #15]
  4013a4:	f043 0308 	orr.w	r3, r3, #8
  4013a8:	73d3      	strb	r3, [r2, #15]
  4013aa:	2100      	movs	r1, #0
  4013ac:	f241 103b 	movw	r0, #4411	; 0x113b
  4013b0:	4b54      	ldr	r3, [pc, #336]	; (401504 <sd_mmc_check+0x280>)
  4013b2:	4798      	blx	r3
  4013b4:	2800      	cmp	r0, #0
  4013b6:	d082      	beq.n	4012be <sd_mmc_check+0x3a>
  4013b8:	4b50      	ldr	r3, [pc, #320]	; (4014fc <sd_mmc_check+0x278>)
  4013ba:	681b      	ldr	r3, [r3, #0]
  4013bc:	7bdb      	ldrb	r3, [r3, #15]
  4013be:	f013 0f01 	tst.w	r3, #1
  4013c2:	f000 8190 	beq.w	4016e6 <sd_mmc_check+0x462>
  4013c6:	4b53      	ldr	r3, [pc, #332]	; (401514 <sd_mmc_check+0x290>)
  4013c8:	4798      	blx	r3
  4013ca:	2800      	cmp	r0, #0
  4013cc:	f43f af77 	beq.w	4012be <sd_mmc_check+0x3a>
  4013d0:	4b4a      	ldr	r3, [pc, #296]	; (4014fc <sd_mmc_check+0x278>)
  4013d2:	681b      	ldr	r3, [r3, #0]
  4013d4:	7d5a      	ldrb	r2, [r3, #21]
  4013d6:	f002 0007 	and.w	r0, r2, #7
  4013da:	494f      	ldr	r1, [pc, #316]	; (401518 <sd_mmc_check+0x294>)
  4013dc:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
  4013e0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
  4013e4:	fb01 f100 	mul.w	r1, r1, r0
  4013e8:	f3c2 02c3 	ubfx	r2, r2, #3, #4
  4013ec:	484b      	ldr	r0, [pc, #300]	; (40151c <sd_mmc_check+0x298>)
  4013ee:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
  4013f2:	fb02 f201 	mul.w	r2, r2, r1
  4013f6:	601a      	str	r2, [r3, #0]
  4013f8:	7c9a      	ldrb	r2, [r3, #18]
  4013fa:	0992      	lsrs	r2, r2, #6
  4013fc:	f040 812a 	bne.w	401654 <sd_mmc_check+0x3d0>
  401400:	7e99      	ldrb	r1, [r3, #26]
  401402:	7e58      	ldrb	r0, [r3, #25]
  401404:	7e1a      	ldrb	r2, [r3, #24]
  401406:	0292      	lsls	r2, r2, #10
  401408:	ea42 0280 	orr.w	r2, r2, r0, lsl #2
  40140c:	ea42 12a1 	orr.w	r2, r2, r1, asr #6
  401410:	7f18      	ldrb	r0, [r3, #28]
  401412:	7ed9      	ldrb	r1, [r3, #27]
  401414:	0049      	lsls	r1, r1, #1
  401416:	ea41 11e0 	orr.w	r1, r1, r0, asr #7
  40141a:	f3c2 020b 	ubfx	r2, r2, #0, #12
  40141e:	3201      	adds	r2, #1
  401420:	f001 0107 	and.w	r1, r1, #7
  401424:	3102      	adds	r1, #2
  401426:	408a      	lsls	r2, r1
  401428:	7dd9      	ldrb	r1, [r3, #23]
  40142a:	f001 010f 	and.w	r1, r1, #15
  40142e:	408a      	lsls	r2, r1
  401430:	0a92      	lsrs	r2, r2, #10
  401432:	605a      	str	r2, [r3, #4]
  401434:	8999      	ldrh	r1, [r3, #12]
  401436:	0409      	lsls	r1, r1, #16
  401438:	f241 1037 	movw	r0, #4407	; 0x1137
  40143c:	4b31      	ldr	r3, [pc, #196]	; (401504 <sd_mmc_check+0x280>)
  40143e:	4798      	blx	r3
  401440:	2800      	cmp	r0, #0
  401442:	f43f af3c 	beq.w	4012be <sd_mmc_check+0x3a>
  401446:	2301      	movs	r3, #1
  401448:	9300      	str	r3, [sp, #0]
  40144a:	2208      	movs	r2, #8
  40144c:	2100      	movs	r1, #0
  40144e:	4834      	ldr	r0, [pc, #208]	; (401520 <sd_mmc_check+0x29c>)
  401450:	4d34      	ldr	r5, [pc, #208]	; (401524 <sd_mmc_check+0x2a0>)
  401452:	47a8      	blx	r5
  401454:	2800      	cmp	r0, #0
  401456:	f43f af32 	beq.w	4012be <sd_mmc_check+0x3a>
  40145a:	2101      	movs	r1, #1
  40145c:	a804      	add	r0, sp, #16
  40145e:	4b32      	ldr	r3, [pc, #200]	; (401528 <sd_mmc_check+0x2a4>)
  401460:	4798      	blx	r3
  401462:	2800      	cmp	r0, #0
  401464:	f43f af2b 	beq.w	4012be <sd_mmc_check+0x3a>
  401468:	4b30      	ldr	r3, [pc, #192]	; (40152c <sd_mmc_check+0x2a8>)
  40146a:	4798      	blx	r3
  40146c:	2800      	cmp	r0, #0
  40146e:	f43f af26 	beq.w	4012be <sd_mmc_check+0x3a>
  401472:	f89d 3010 	ldrb.w	r3, [sp, #16]
  401476:	f003 030f 	and.w	r3, r3, #15
  40147a:	2b01      	cmp	r3, #1
  40147c:	f000 8104 	beq.w	401688 <sd_mmc_check+0x404>
  401480:	2b00      	cmp	r3, #0
  401482:	f000 80f4 	beq.w	40166e <sd_mmc_check+0x3ea>
  401486:	2b02      	cmp	r3, #2
  401488:	f000 8103 	beq.w	401692 <sd_mmc_check+0x40e>
  40148c:	4b1b      	ldr	r3, [pc, #108]	; (4014fc <sd_mmc_check+0x278>)
  40148e:	681b      	ldr	r3, [r3, #0]
  401490:	2210      	movs	r2, #16
  401492:	741a      	strb	r2, [r3, #16]
  401494:	e0ef      	b.n	401676 <sd_mmc_check+0x3f2>
  401496:	2100      	movs	r1, #0
  401498:	f240 503a 	movw	r0, #1338	; 0x53a
  40149c:	4b19      	ldr	r3, [pc, #100]	; (401504 <sd_mmc_check+0x280>)
  40149e:	4798      	blx	r3
  4014a0:	2800      	cmp	r0, #0
  4014a2:	f43f af0c 	beq.w	4012be <sd_mmc_check+0x3a>
  4014a6:	4b1a      	ldr	r3, [pc, #104]	; (401510 <sd_mmc_check+0x28c>)
  4014a8:	4798      	blx	r3
  4014aa:	f000 40c0 	and.w	r0, r0, #1610612736	; 0x60000000
  4014ae:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  4014b2:	d105      	bne.n	4014c0 <sd_mmc_check+0x23c>
  4014b4:	4b11      	ldr	r3, [pc, #68]	; (4014fc <sd_mmc_check+0x278>)
  4014b6:	681a      	ldr	r2, [r3, #0]
  4014b8:	7bd3      	ldrb	r3, [r2, #15]
  4014ba:	f043 0308 	orr.w	r3, r3, #8
  4014be:	73d3      	strb	r3, [r2, #15]
  4014c0:	2100      	movs	r1, #0
  4014c2:	f241 103b 	movw	r0, #4411	; 0x113b
  4014c6:	4b0f      	ldr	r3, [pc, #60]	; (401504 <sd_mmc_check+0x280>)
  4014c8:	4798      	blx	r3
  4014ca:	2800      	cmp	r0, #0
  4014cc:	f43f aef7 	beq.w	4012be <sd_mmc_check+0x3a>
  4014d0:	4b10      	ldr	r3, [pc, #64]	; (401514 <sd_mmc_check+0x290>)
  4014d2:	4798      	blx	r3
  4014d4:	2800      	cmp	r0, #0
  4014d6:	f43f aef2 	beq.w	4012be <sd_mmc_check+0x3a>
  4014da:	4b08      	ldr	r3, [pc, #32]	; (4014fc <sd_mmc_check+0x278>)
  4014dc:	681a      	ldr	r2, [r3, #0]
  4014de:	7c93      	ldrb	r3, [r2, #18]
  4014e0:	f3c3 0383 	ubfx	r3, r3, #2, #4
  4014e4:	3b01      	subs	r3, #1
  4014e6:	2b03      	cmp	r3, #3
  4014e8:	d822      	bhi.n	401530 <sd_mmc_check+0x2ac>
  4014ea:	e8df f003 	tbb	[pc, r3]
  4014ee:	908d      	.short	0x908d
  4014f0:	9693      	.short	0x9693
  4014f2:	bf00      	nop
  4014f4:	004010b9 	.word	0x004010b9
  4014f8:	0040123d 	.word	0x0040123d
  4014fc:	20000ae8 	.word	0x20000ae8
  401500:	0040186d 	.word	0x0040186d
  401504:	00401a2d 	.word	0x00401a2d
  401508:	004011b5 	.word	0x004011b5
  40150c:	0040108d 	.word	0x0040108d
  401510:	00401a45 	.word	0x00401a45
  401514:	004011ed 	.word	0x004011ed
  401518:	00403e14 	.word	0x00403e14
  40151c:	00403e30 	.word	0x00403e30
  401520:	00081133 	.word	0x00081133
  401524:	004018a5 	.word	0x004018a5
  401528:	00401ac5 	.word	0x00401ac5
  40152c:	00401b41 	.word	0x00401b41
  401530:	2312      	movs	r3, #18
  401532:	7413      	strb	r3, [r2, #16]
  401534:	7d53      	ldrb	r3, [r2, #21]
  401536:	f3c3 00c3 	ubfx	r0, r3, #3, #4
  40153a:	f003 0307 	and.w	r3, r3, #7
  40153e:	496d      	ldr	r1, [pc, #436]	; (4016f4 <sd_mmc_check+0x470>)
  401540:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
  401544:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  401548:	fb03 f301 	mul.w	r3, r3, r1
  40154c:	496a      	ldr	r1, [pc, #424]	; (4016f8 <sd_mmc_check+0x474>)
  40154e:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
  401552:	fb03 f301 	mul.w	r3, r3, r1
  401556:	6013      	str	r3, [r2, #0]
  401558:	7e91      	ldrb	r1, [r2, #26]
  40155a:	7e50      	ldrb	r0, [r2, #25]
  40155c:	7e13      	ldrb	r3, [r2, #24]
  40155e:	029b      	lsls	r3, r3, #10
  401560:	ea43 0380 	orr.w	r3, r3, r0, lsl #2
  401564:	ea43 13a1 	orr.w	r3, r3, r1, asr #6
  401568:	f3c3 030b 	ubfx	r3, r3, #0, #12
  40156c:	f640 71ff 	movw	r1, #4095	; 0xfff
  401570:	428b      	cmp	r3, r1
  401572:	d00f      	beq.n	401594 <sd_mmc_check+0x310>
  401574:	7f10      	ldrb	r0, [r2, #28]
  401576:	7ed1      	ldrb	r1, [r2, #27]
  401578:	0049      	lsls	r1, r1, #1
  40157a:	ea41 11e0 	orr.w	r1, r1, r0, asr #7
  40157e:	3301      	adds	r3, #1
  401580:	f001 0107 	and.w	r1, r1, #7
  401584:	3102      	adds	r1, #2
  401586:	408b      	lsls	r3, r1
  401588:	7dd1      	ldrb	r1, [r2, #23]
  40158a:	f001 010f 	and.w	r1, r1, #15
  40158e:	408b      	lsls	r3, r1
  401590:	0a9b      	lsrs	r3, r3, #10
  401592:	6053      	str	r3, [r2, #4]
  401594:	7c13      	ldrb	r3, [r2, #16]
  401596:	2b3f      	cmp	r3, #63	; 0x3f
  401598:	d94b      	bls.n	401632 <sd_mmc_check+0x3ae>
  40159a:	2100      	movs	r1, #0
  40159c:	9100      	str	r1, [sp, #0]
  40159e:	2301      	movs	r3, #1
  4015a0:	f44f 7200 	mov.w	r2, #512	; 0x200
  4015a4:	4855      	ldr	r0, [pc, #340]	; (4016fc <sd_mmc_check+0x478>)
  4015a6:	4d56      	ldr	r5, [pc, #344]	; (401700 <sd_mmc_check+0x47c>)
  4015a8:	47a8      	blx	r5
  4015aa:	2800      	cmp	r0, #0
  4015ac:	f43f ae87 	beq.w	4012be <sd_mmc_check+0x3a>
  4015b0:	2500      	movs	r5, #0
  4015b2:	4e54      	ldr	r6, [pc, #336]	; (401704 <sd_mmc_check+0x480>)
  4015b4:	a803      	add	r0, sp, #12
  4015b6:	47b0      	blx	r6
  4015b8:	2800      	cmp	r0, #0
  4015ba:	f43f ae80 	beq.w	4012be <sd_mmc_check+0x3a>
  4015be:	3501      	adds	r5, #1
  4015c0:	b2ad      	uxth	r5, r5
  4015c2:	2d32      	cmp	r5, #50	; 0x32
  4015c4:	d1f6      	bne.n	4015b4 <sd_mmc_check+0x330>
  4015c6:	4b50      	ldr	r3, [pc, #320]	; (401708 <sd_mmc_check+0x484>)
  4015c8:	681b      	ldr	r3, [r3, #0]
  4015ca:	7e9a      	ldrb	r2, [r3, #26]
  4015cc:	7e59      	ldrb	r1, [r3, #25]
  4015ce:	7e1b      	ldrb	r3, [r3, #24]
  4015d0:	029b      	lsls	r3, r3, #10
  4015d2:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
  4015d6:	ea43 13a2 	orr.w	r3, r3, r2, asr #6
  4015da:	f3c3 030b 	ubfx	r3, r3, #0, #12
  4015de:	f640 72ff 	movw	r2, #4095	; 0xfff
  4015e2:	4293      	cmp	r3, r2
  4015e4:	d10e      	bne.n	401604 <sd_mmc_check+0x380>
  4015e6:	4e47      	ldr	r6, [pc, #284]	; (401704 <sd_mmc_check+0x480>)
  4015e8:	a804      	add	r0, sp, #16
  4015ea:	47b0      	blx	r6
  4015ec:	2800      	cmp	r0, #0
  4015ee:	f43f ae66 	beq.w	4012be <sd_mmc_check+0x3a>
  4015f2:	3501      	adds	r5, #1
  4015f4:	b2ad      	uxth	r5, r5
  4015f6:	2d35      	cmp	r5, #53	; 0x35
  4015f8:	d9f6      	bls.n	4015e8 <sd_mmc_check+0x364>
  4015fa:	4b43      	ldr	r3, [pc, #268]	; (401708 <sd_mmc_check+0x484>)
  4015fc:	681a      	ldr	r2, [r3, #0]
  4015fe:	9b04      	ldr	r3, [sp, #16]
  401600:	085b      	lsrs	r3, r3, #1
  401602:	6053      	str	r3, [r2, #4]
  401604:	4e3f      	ldr	r6, [pc, #252]	; (401704 <sd_mmc_check+0x480>)
  401606:	e012      	b.n	40162e <sd_mmc_check+0x3aa>
  401608:	2314      	movs	r3, #20
  40160a:	7413      	strb	r3, [r2, #16]
  40160c:	e792      	b.n	401534 <sd_mmc_check+0x2b0>
  40160e:	2322      	movs	r3, #34	; 0x22
  401610:	7413      	strb	r3, [r2, #16]
  401612:	e78f      	b.n	401534 <sd_mmc_check+0x2b0>
  401614:	2330      	movs	r3, #48	; 0x30
  401616:	7413      	strb	r3, [r2, #16]
  401618:	e78c      	b.n	401534 <sd_mmc_check+0x2b0>
  40161a:	2340      	movs	r3, #64	; 0x40
  40161c:	7413      	strb	r3, [r2, #16]
  40161e:	e789      	b.n	401534 <sd_mmc_check+0x2b0>
  401620:	a804      	add	r0, sp, #16
  401622:	47b0      	blx	r6
  401624:	2800      	cmp	r0, #0
  401626:	f43f ae4a 	beq.w	4012be <sd_mmc_check+0x3a>
  40162a:	3501      	adds	r5, #1
  40162c:	b2ad      	uxth	r5, r5
  40162e:	2d7f      	cmp	r5, #127	; 0x7f
  401630:	d9f6      	bls.n	401620 <sd_mmc_check+0x39c>
  401632:	f44f 7100 	mov.w	r1, #512	; 0x200
  401636:	f241 1010 	movw	r0, #4368	; 0x1110
  40163a:	4b34      	ldr	r3, [pc, #208]	; (40170c <sd_mmc_check+0x488>)
  40163c:	4798      	blx	r3
  40163e:	2800      	cmp	r0, #0
  401640:	f43f ae3d 	beq.w	4012be <sd_mmc_check+0x3a>
  401644:	4b32      	ldr	r3, [pc, #200]	; (401710 <sd_mmc_check+0x48c>)
  401646:	4798      	blx	r3
  401648:	2800      	cmp	r0, #0
  40164a:	f43f ae38 	beq.w	4012be <sd_mmc_check+0x3a>
  40164e:	4b31      	ldr	r3, [pc, #196]	; (401714 <sd_mmc_check+0x490>)
  401650:	4798      	blx	r3
  401652:	e666      	b.n	401322 <sd_mmc_check+0x9e>
  401654:	7ed9      	ldrb	r1, [r3, #27]
  401656:	7e98      	ldrb	r0, [r3, #26]
  401658:	7e5a      	ldrb	r2, [r3, #25]
  40165a:	0412      	lsls	r2, r2, #16
  40165c:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
  401660:	430a      	orrs	r2, r1
  401662:	f3c2 0215 	ubfx	r2, r2, #0, #22
  401666:	3201      	adds	r2, #1
  401668:	0252      	lsls	r2, r2, #9
  40166a:	605a      	str	r2, [r3, #4]
  40166c:	e6e2      	b.n	401434 <sd_mmc_check+0x1b0>
  40166e:	4b26      	ldr	r3, [pc, #152]	; (401708 <sd_mmc_check+0x484>)
  401670:	681b      	ldr	r3, [r3, #0]
  401672:	2210      	movs	r2, #16
  401674:	741a      	strb	r2, [r3, #16]
  401676:	4b24      	ldr	r3, [pc, #144]	; (401708 <sd_mmc_check+0x484>)
  401678:	681b      	ldr	r3, [r3, #0]
  40167a:	7bdb      	ldrb	r3, [r3, #15]
  40167c:	f003 0309 	and.w	r3, r3, #9
  401680:	2b01      	cmp	r3, #1
  401682:	f47f ae42 	bne.w	40130a <sd_mmc_check+0x86>
  401686:	e638      	b.n	4012fa <sd_mmc_check+0x76>
  401688:	4b1f      	ldr	r3, [pc, #124]	; (401708 <sd_mmc_check+0x484>)
  40168a:	681b      	ldr	r3, [r3, #0]
  40168c:	221a      	movs	r2, #26
  40168e:	741a      	strb	r2, [r3, #16]
  401690:	e7f1      	b.n	401676 <sd_mmc_check+0x3f2>
  401692:	f89d 3012 	ldrb.w	r3, [sp, #18]
  401696:	09db      	lsrs	r3, r3, #7
  401698:	4b1b      	ldr	r3, [pc, #108]	; (401708 <sd_mmc_check+0x484>)
  40169a:	681b      	ldr	r3, [r3, #0]
  40169c:	bf14      	ite	ne
  40169e:	2230      	movne	r2, #48	; 0x30
  4016a0:	2220      	moveq	r2, #32
  4016a2:	741a      	strb	r2, [r3, #16]
  4016a4:	e7e7      	b.n	401676 <sd_mmc_check+0x3f2>
  4016a6:	2700      	movs	r7, #0
  4016a8:	e619      	b.n	4012de <sd_mmc_check+0x5a>
  4016aa:	07bf      	lsls	r7, r7, #30
  4016ac:	f641 35ef 	movw	r5, #7151	; 0x1bef
  4016b0:	f04f 0800 	mov.w	r8, #0
  4016b4:	4e15      	ldr	r6, [pc, #84]	; (40170c <sd_mmc_check+0x488>)
  4016b6:	f8df 9060 	ldr.w	r9, [pc, #96]	; 401718 <sd_mmc_check+0x494>
  4016ba:	4641      	mov	r1, r8
  4016bc:	f241 1037 	movw	r0, #4407	; 0x1137
  4016c0:	47b0      	blx	r6
  4016c2:	2800      	cmp	r0, #0
  4016c4:	f43f ae47 	beq.w	401356 <sd_mmc_check+0xd2>
  4016c8:	4639      	mov	r1, r7
  4016ca:	f241 1029 	movw	r0, #4393	; 0x1129
  4016ce:	47b0      	blx	r6
  4016d0:	2800      	cmp	r0, #0
  4016d2:	f43f ae40 	beq.w	401356 <sd_mmc_check+0xd2>
  4016d6:	47c8      	blx	r9
  4016d8:	f010 0f01 	tst.w	r0, #1
  4016dc:	f43f ae35 	beq.w	40134a <sd_mmc_check+0xc6>
  4016e0:	3d01      	subs	r5, #1
  4016e2:	d1ea      	bne.n	4016ba <sd_mmc_check+0x436>
  4016e4:	e637      	b.n	401356 <sd_mmc_check+0xd2>
  4016e6:	f003 0309 	and.w	r3, r3, #9
  4016ea:	2b01      	cmp	r3, #1
  4016ec:	f47f ae17 	bne.w	40131e <sd_mmc_check+0x9a>
  4016f0:	e603      	b.n	4012fa <sd_mmc_check+0x76>
  4016f2:	bf00      	nop
  4016f4:	00403e14 	.word	0x00403e14
  4016f8:	00403dd4 	.word	0x00403dd4
  4016fc:	00081108 	.word	0x00081108
  401700:	004018a5 	.word	0x004018a5
  401704:	00401a51 	.word	0x00401a51
  401708:	20000ae8 	.word	0x20000ae8
  40170c:	00401a2d 	.word	0x00401a2d
  401710:	004011b5 	.word	0x004011b5
  401714:	0040108d 	.word	0x0040108d
  401718:	00401a45 	.word	0x00401a45

0040171c <sd_mmc_spi_wait_busy>:
  40171c:	b570      	push	{r4, r5, r6, lr}
  40171e:	b082      	sub	sp, #8
  401720:	ac02      	add	r4, sp, #8
  401722:	23ff      	movs	r3, #255	; 0xff
  401724:	f804 3d01 	strb.w	r3, [r4, #-1]!
  401728:	4e0f      	ldr	r6, [pc, #60]	; (401768 <sd_mmc_spi_wait_busy+0x4c>)
  40172a:	2201      	movs	r2, #1
  40172c:	4621      	mov	r1, r4
  40172e:	4630      	mov	r0, r6
  401730:	4d0e      	ldr	r5, [pc, #56]	; (40176c <sd_mmc_spi_wait_busy+0x50>)
  401732:	47a8      	blx	r5
  401734:	2201      	movs	r2, #1
  401736:	4621      	mov	r1, r4
  401738:	4630      	mov	r0, r6
  40173a:	47a8      	blx	r5
  40173c:	2201      	movs	r2, #1
  40173e:	4621      	mov	r1, r4
  401740:	4630      	mov	r0, r6
  401742:	47a8      	blx	r5
  401744:	4c0a      	ldr	r4, [pc, #40]	; (401770 <sd_mmc_spi_wait_busy+0x54>)
  401746:	f89d 3007 	ldrb.w	r3, [sp, #7]
  40174a:	2bff      	cmp	r3, #255	; 0xff
  40174c:	d008      	beq.n	401760 <sd_mmc_spi_wait_busy+0x44>
  40174e:	2201      	movs	r2, #1
  401750:	f10d 0107 	add.w	r1, sp, #7
  401754:	4630      	mov	r0, r6
  401756:	47a8      	blx	r5
  401758:	3c01      	subs	r4, #1
  40175a:	d1f4      	bne.n	401746 <sd_mmc_spi_wait_busy+0x2a>
  40175c:	2000      	movs	r0, #0
  40175e:	e000      	b.n	401762 <sd_mmc_spi_wait_busy+0x46>
  401760:	2001      	movs	r0, #1
  401762:	b002      	add	sp, #8
  401764:	bd70      	pop	{r4, r5, r6, pc}
  401766:	bf00      	nop
  401768:	40008000 	.word	0x40008000
  40176c:	00401d01 	.word	0x00401d01
  401770:	00030d40 	.word	0x00030d40

00401774 <sd_mmc_spi_start_read_block>:
  401774:	b5f0      	push	{r4, r5, r6, r7, lr}
  401776:	b083      	sub	sp, #12
  401778:	ad02      	add	r5, sp, #8
  40177a:	2300      	movs	r3, #0
  40177c:	f805 3d01 	strb.w	r3, [r5, #-1]!
  401780:	4c10      	ldr	r4, [pc, #64]	; (4017c4 <sd_mmc_spi_start_read_block+0x50>)
  401782:	4f11      	ldr	r7, [pc, #68]	; (4017c8 <sd_mmc_spi_start_read_block+0x54>)
  401784:	4e11      	ldr	r6, [pc, #68]	; (4017cc <sd_mmc_spi_start_read_block+0x58>)
  401786:	2201      	movs	r2, #1
  401788:	4629      	mov	r1, r5
  40178a:	4638      	mov	r0, r7
  40178c:	47b0      	blx	r6
  40178e:	f89d 3007 	ldrb.w	r3, [sp, #7]
  401792:	f013 0ff0 	tst.w	r3, #240	; 0xf0
  401796:	d008      	beq.n	4017aa <sd_mmc_spi_start_read_block+0x36>
  401798:	2bfe      	cmp	r3, #254	; 0xfe
  40179a:	d010      	beq.n	4017be <sd_mmc_spi_start_read_block+0x4a>
  40179c:	3c01      	subs	r4, #1
  40179e:	d1f2      	bne.n	401786 <sd_mmc_spi_start_read_block+0x12>
  4017a0:	2204      	movs	r2, #4
  4017a2:	4b0b      	ldr	r3, [pc, #44]	; (4017d0 <sd_mmc_spi_start_read_block+0x5c>)
  4017a4:	701a      	strb	r2, [r3, #0]
  4017a6:	2000      	movs	r0, #0
  4017a8:	e007      	b.n	4017ba <sd_mmc_spi_start_read_block+0x46>
  4017aa:	f013 0f07 	tst.w	r3, #7
  4017ae:	bf14      	ite	ne
  4017b0:	2207      	movne	r2, #7
  4017b2:	220b      	moveq	r2, #11
  4017b4:	4b06      	ldr	r3, [pc, #24]	; (4017d0 <sd_mmc_spi_start_read_block+0x5c>)
  4017b6:	701a      	strb	r2, [r3, #0]
  4017b8:	2000      	movs	r0, #0
  4017ba:	b003      	add	sp, #12
  4017bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4017be:	2001      	movs	r0, #1
  4017c0:	e7fb      	b.n	4017ba <sd_mmc_spi_start_read_block+0x46>
  4017c2:	bf00      	nop
  4017c4:	0007a120 	.word	0x0007a120
  4017c8:	40008000 	.word	0x40008000
  4017cc:	00401d01 	.word	0x00401d01
  4017d0:	20000af0 	.word	0x20000af0

004017d4 <sd_mmc_spi_init>:
  4017d4:	2200      	movs	r2, #0
  4017d6:	4b08      	ldr	r3, [pc, #32]	; (4017f8 <sd_mmc_spi_init+0x24>)
  4017d8:	701a      	strb	r2, [r3, #0]
  4017da:	4b08      	ldr	r3, [pc, #32]	; (4017fc <sd_mmc_spi_init+0x28>)
  4017dc:	691b      	ldr	r3, [r3, #16]
  4017de:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  4017e2:	d000      	beq.n	4017e6 <sd_mmc_spi_init+0x12>
  4017e4:	4770      	bx	lr
  4017e6:	b510      	push	{r4, lr}
  4017e8:	4c04      	ldr	r4, [pc, #16]	; (4017fc <sd_mmc_spi_init+0x28>)
  4017ea:	4620      	mov	r0, r4
  4017ec:	4b04      	ldr	r3, [pc, #16]	; (401800 <sd_mmc_spi_init+0x2c>)
  4017ee:	4798      	blx	r3
  4017f0:	2301      	movs	r3, #1
  4017f2:	6023      	str	r3, [r4, #0]
  4017f4:	bd10      	pop	{r4, pc}
  4017f6:	bf00      	nop
  4017f8:	20000af0 	.word	0x20000af0
  4017fc:	40008000 	.word	0x40008000
  401800:	00401ba9 	.word	0x00401ba9

00401804 <sd_mmc_spi_select_device>:
  401804:	b570      	push	{r4, r5, r6, lr}
  401806:	b082      	sub	sp, #8
  401808:	2200      	movs	r2, #0
  40180a:	4b09      	ldr	r3, [pc, #36]	; (401830 <sd_mmc_spi_select_device+0x2c>)
  40180c:	701a      	strb	r2, [r3, #0]
  40180e:	4c09      	ldr	r4, [pc, #36]	; (401834 <sd_mmc_spi_select_device+0x30>)
  401810:	eb04 0480 	add.w	r4, r4, r0, lsl #2
  401814:	4d08      	ldr	r5, [pc, #32]	; (401838 <sd_mmc_spi_select_device+0x34>)
  401816:	9200      	str	r2, [sp, #0]
  401818:	460b      	mov	r3, r1
  40181a:	4621      	mov	r1, r4
  40181c:	4628      	mov	r0, r5
  40181e:	4e07      	ldr	r6, [pc, #28]	; (40183c <sd_mmc_spi_select_device+0x38>)
  401820:	47b0      	blx	r6
  401822:	4621      	mov	r1, r4
  401824:	4628      	mov	r0, r5
  401826:	4b06      	ldr	r3, [pc, #24]	; (401840 <sd_mmc_spi_select_device+0x3c>)
  401828:	4798      	blx	r3
  40182a:	b002      	add	sp, #8
  40182c:	bd70      	pop	{r4, r5, r6, pc}
  40182e:	bf00      	nop
  401830:	20000af0 	.word	0x20000af0
  401834:	2000044c 	.word	0x2000044c
  401838:	40008000 	.word	0x40008000
  40183c:	00401bfd 	.word	0x00401bfd
  401840:	00401c7d 	.word	0x00401c7d

00401844 <sd_mmc_spi_deselect_device>:
  401844:	b508      	push	{r3, lr}
  401846:	2200      	movs	r2, #0
  401848:	4b04      	ldr	r3, [pc, #16]	; (40185c <sd_mmc_spi_deselect_device+0x18>)
  40184a:	701a      	strb	r2, [r3, #0]
  40184c:	4904      	ldr	r1, [pc, #16]	; (401860 <sd_mmc_spi_deselect_device+0x1c>)
  40184e:	eb01 0180 	add.w	r1, r1, r0, lsl #2
  401852:	4804      	ldr	r0, [pc, #16]	; (401864 <sd_mmc_spi_deselect_device+0x20>)
  401854:	4b04      	ldr	r3, [pc, #16]	; (401868 <sd_mmc_spi_deselect_device+0x24>)
  401856:	4798      	blx	r3
  401858:	bd08      	pop	{r3, pc}
  40185a:	bf00      	nop
  40185c:	20000af0 	.word	0x20000af0
  401860:	2000044c 	.word	0x2000044c
  401864:	40008000 	.word	0x40008000
  401868:	00401cad 	.word	0x00401cad

0040186c <sd_mmc_spi_send_clock>:
  40186c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40186e:	b083      	sub	sp, #12
  401870:	ad02      	add	r5, sp, #8
  401872:	23ff      	movs	r3, #255	; 0xff
  401874:	f805 3d01 	strb.w	r3, [r5, #-1]!
  401878:	2200      	movs	r2, #0
  40187a:	4b07      	ldr	r3, [pc, #28]	; (401898 <sd_mmc_spi_send_clock+0x2c>)
  40187c:	701a      	strb	r2, [r3, #0]
  40187e:	240a      	movs	r4, #10
  401880:	4f06      	ldr	r7, [pc, #24]	; (40189c <sd_mmc_spi_send_clock+0x30>)
  401882:	4e07      	ldr	r6, [pc, #28]	; (4018a0 <sd_mmc_spi_send_clock+0x34>)
  401884:	2201      	movs	r2, #1
  401886:	4629      	mov	r1, r5
  401888:	4638      	mov	r0, r7
  40188a:	47b0      	blx	r6
  40188c:	1e63      	subs	r3, r4, #1
  40188e:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
  401892:	d1f7      	bne.n	401884 <sd_mmc_spi_send_clock+0x18>
  401894:	b003      	add	sp, #12
  401896:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401898:	20000af0 	.word	0x20000af0
  40189c:	40008000 	.word	0x40008000
  4018a0:	00401ccd 	.word	0x00401ccd

004018a4 <sd_mmc_spi_adtc_start>:
  4018a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4018a8:	b085      	sub	sp, #20
  4018aa:	4604      	mov	r4, r0
  4018ac:	4691      	mov	r9, r2
  4018ae:	4698      	mov	r8, r3
  4018b0:	23ff      	movs	r3, #255	; 0xff
  4018b2:	f88d 300f 	strb.w	r3, [sp, #15]
  4018b6:	2300      	movs	r3, #0
  4018b8:	4a53      	ldr	r2, [pc, #332]	; (401a08 <sd_mmc_spi_adtc_start+0x164>)
  4018ba:	7013      	strb	r3, [r2, #0]
  4018bc:	f000 023f 	and.w	r2, r0, #63	; 0x3f
  4018c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4018c4:	f88d 2008 	strb.w	r2, [sp, #8]
  4018c8:	0e0a      	lsrs	r2, r1, #24
  4018ca:	f88d 2009 	strb.w	r2, [sp, #9]
  4018ce:	0c0a      	lsrs	r2, r1, #16
  4018d0:	f88d 200a 	strb.w	r2, [sp, #10]
  4018d4:	0a0a      	lsrs	r2, r1, #8
  4018d6:	f88d 200b 	strb.w	r2, [sp, #11]
  4018da:	f88d 100c 	strb.w	r1, [sp, #12]
  4018de:	af02      	add	r7, sp, #8
  4018e0:	f04f 0c08 	mov.w	ip, #8
  4018e4:	f10d 0e0d 	add.w	lr, sp, #13
  4018e8:	e001      	b.n	4018ee <sd_mmc_spi_adtc_start+0x4a>
  4018ea:	4577      	cmp	r7, lr
  4018ec:	d012      	beq.n	401914 <sd_mmc_spi_adtc_start+0x70>
  4018ee:	f817 1b01 	ldrb.w	r1, [r7], #1
  4018f2:	4662      	mov	r2, ip
  4018f4:	005b      	lsls	r3, r3, #1
  4018f6:	b2db      	uxtb	r3, r3
  4018f8:	ea83 0001 	eor.w	r0, r3, r1
  4018fc:	f010 0f80 	tst.w	r0, #128	; 0x80
  401900:	bf18      	it	ne
  401902:	f083 0309 	eorne.w	r3, r3, #9
  401906:	0049      	lsls	r1, r1, #1
  401908:	b2c9      	uxtb	r1, r1
  40190a:	3a01      	subs	r2, #1
  40190c:	f012 02ff 	ands.w	r2, r2, #255	; 0xff
  401910:	d1f0      	bne.n	4018f4 <sd_mmc_spi_adtc_start+0x50>
  401912:	e7ea      	b.n	4018ea <sd_mmc_spi_adtc_start+0x46>
  401914:	005b      	lsls	r3, r3, #1
  401916:	f043 0301 	orr.w	r3, r3, #1
  40191a:	f88d 300d 	strb.w	r3, [sp, #13]
  40191e:	4f3b      	ldr	r7, [pc, #236]	; (401a0c <sd_mmc_spi_adtc_start+0x168>)
  401920:	2201      	movs	r2, #1
  401922:	f10d 010f 	add.w	r1, sp, #15
  401926:	4638      	mov	r0, r7
  401928:	4d39      	ldr	r5, [pc, #228]	; (401a10 <sd_mmc_spi_adtc_start+0x16c>)
  40192a:	47a8      	blx	r5
  40192c:	2206      	movs	r2, #6
  40192e:	a902      	add	r1, sp, #8
  401930:	4638      	mov	r0, r7
  401932:	47a8      	blx	r5
  401934:	a904      	add	r1, sp, #16
  401936:	23ff      	movs	r3, #255	; 0xff
  401938:	f801 3d09 	strb.w	r3, [r1, #-9]!
  40193c:	2201      	movs	r2, #1
  40193e:	4638      	mov	r0, r7
  401940:	4b34      	ldr	r3, [pc, #208]	; (401a14 <sd_mmc_spi_adtc_start+0x170>)
  401942:	4798      	blx	r3
  401944:	2707      	movs	r7, #7
  401946:	4e31      	ldr	r6, [pc, #196]	; (401a0c <sd_mmc_spi_adtc_start+0x168>)
  401948:	4d32      	ldr	r5, [pc, #200]	; (401a14 <sd_mmc_spi_adtc_start+0x170>)
  40194a:	2201      	movs	r2, #1
  40194c:	f10d 0107 	add.w	r1, sp, #7
  401950:	4630      	mov	r0, r6
  401952:	47a8      	blx	r5
  401954:	f89d 3007 	ldrb.w	r3, [sp, #7]
  401958:	f013 0f80 	tst.w	r3, #128	; 0x80
  40195c:	d00b      	beq.n	401976 <sd_mmc_spi_adtc_start+0xd2>
  40195e:	1e7b      	subs	r3, r7, #1
  401960:	f013 07ff 	ands.w	r7, r3, #255	; 0xff
  401964:	d1f1      	bne.n	40194a <sd_mmc_spi_adtc_start+0xa6>
  401966:	2202      	movs	r2, #2
  401968:	4b27      	ldr	r3, [pc, #156]	; (401a08 <sd_mmc_spi_adtc_start+0x164>)
  40196a:	701a      	strb	r2, [r3, #0]
  40196c:	2300      	movs	r3, #0
  40196e:	4618      	mov	r0, r3
  401970:	b005      	add	sp, #20
  401972:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401976:	4a28      	ldr	r2, [pc, #160]	; (401a18 <sd_mmc_spi_adtc_start+0x174>)
  401978:	6013      	str	r3, [r2, #0]
  40197a:	f013 0f08 	tst.w	r3, #8
  40197e:	d119      	bne.n	4019b4 <sd_mmc_spi_adtc_start+0x110>
  401980:	f013 0f04 	tst.w	r3, #4
  401984:	d11b      	bne.n	4019be <sd_mmc_spi_adtc_start+0x11a>
  401986:	f033 0301 	bics.w	r3, r3, #1
  40198a:	d11d      	bne.n	4019c8 <sd_mmc_spi_adtc_start+0x124>
  40198c:	f414 5f00 	tst.w	r4, #8192	; 0x2000
  401990:	d11f      	bne.n	4019d2 <sd_mmc_spi_adtc_start+0x12e>
  401992:	f414 7f00 	tst.w	r4, #512	; 0x200
  401996:	d125      	bne.n	4019e4 <sd_mmc_spi_adtc_start+0x140>
  401998:	f414 6f80 	tst.w	r4, #1024	; 0x400
  40199c:	d12a      	bne.n	4019f4 <sd_mmc_spi_adtc_start+0x150>
  40199e:	4b1f      	ldr	r3, [pc, #124]	; (401a1c <sd_mmc_spi_adtc_start+0x178>)
  4019a0:	f8a3 9000 	strh.w	r9, [r3]
  4019a4:	4b1e      	ldr	r3, [pc, #120]	; (401a20 <sd_mmc_spi_adtc_start+0x17c>)
  4019a6:	f8a3 8000 	strh.w	r8, [r3]
  4019aa:	2200      	movs	r2, #0
  4019ac:	4b1d      	ldr	r3, [pc, #116]	; (401a24 <sd_mmc_spi_adtc_start+0x180>)
  4019ae:	601a      	str	r2, [r3, #0]
  4019b0:	2301      	movs	r3, #1
  4019b2:	e7dc      	b.n	40196e <sd_mmc_spi_adtc_start+0xca>
  4019b4:	2206      	movs	r2, #6
  4019b6:	4b14      	ldr	r3, [pc, #80]	; (401a08 <sd_mmc_spi_adtc_start+0x164>)
  4019b8:	701a      	strb	r2, [r3, #0]
  4019ba:	2300      	movs	r3, #0
  4019bc:	e7d7      	b.n	40196e <sd_mmc_spi_adtc_start+0xca>
  4019be:	2209      	movs	r2, #9
  4019c0:	4b11      	ldr	r3, [pc, #68]	; (401a08 <sd_mmc_spi_adtc_start+0x164>)
  4019c2:	701a      	strb	r2, [r3, #0]
  4019c4:	2300      	movs	r3, #0
  4019c6:	e7d2      	b.n	40196e <sd_mmc_spi_adtc_start+0xca>
  4019c8:	2201      	movs	r2, #1
  4019ca:	4b0f      	ldr	r3, [pc, #60]	; (401a08 <sd_mmc_spi_adtc_start+0x164>)
  4019cc:	701a      	strb	r2, [r3, #0]
  4019ce:	2300      	movs	r3, #0
  4019d0:	e7cd      	b.n	40196e <sd_mmc_spi_adtc_start+0xca>
  4019d2:	4b15      	ldr	r3, [pc, #84]	; (401a28 <sd_mmc_spi_adtc_start+0x184>)
  4019d4:	4798      	blx	r3
  4019d6:	4603      	mov	r3, r0
  4019d8:	2800      	cmp	r0, #0
  4019da:	d1da      	bne.n	401992 <sd_mmc_spi_adtc_start+0xee>
  4019dc:	2103      	movs	r1, #3
  4019de:	4a0a      	ldr	r2, [pc, #40]	; (401a08 <sd_mmc_spi_adtc_start+0x164>)
  4019e0:	7011      	strb	r1, [r2, #0]
  4019e2:	e7c4      	b.n	40196e <sd_mmc_spi_adtc_start+0xca>
  4019e4:	490c      	ldr	r1, [pc, #48]	; (401a18 <sd_mmc_spi_adtc_start+0x174>)
  4019e6:	2300      	movs	r3, #0
  4019e8:	600b      	str	r3, [r1, #0]
  4019ea:	2201      	movs	r2, #1
  4019ec:	4807      	ldr	r0, [pc, #28]	; (401a0c <sd_mmc_spi_adtc_start+0x168>)
  4019ee:	4b09      	ldr	r3, [pc, #36]	; (401a14 <sd_mmc_spi_adtc_start+0x170>)
  4019f0:	4798      	blx	r3
  4019f2:	e7d1      	b.n	401998 <sd_mmc_spi_adtc_start+0xf4>
  4019f4:	4c08      	ldr	r4, [pc, #32]	; (401a18 <sd_mmc_spi_adtc_start+0x174>)
  4019f6:	2204      	movs	r2, #4
  4019f8:	4621      	mov	r1, r4
  4019fa:	4804      	ldr	r0, [pc, #16]	; (401a0c <sd_mmc_spi_adtc_start+0x168>)
  4019fc:	4b05      	ldr	r3, [pc, #20]	; (401a14 <sd_mmc_spi_adtc_start+0x170>)
  4019fe:	4798      	blx	r3
  401a00:	6823      	ldr	r3, [r4, #0]
  401a02:	ba1b      	rev	r3, r3
  401a04:	6023      	str	r3, [r4, #0]
  401a06:	e7ca      	b.n	40199e <sd_mmc_spi_adtc_start+0xfa>
  401a08:	20000af0 	.word	0x20000af0
  401a0c:	40008000 	.word	0x40008000
  401a10:	00401ccd 	.word	0x00401ccd
  401a14:	00401d01 	.word	0x00401d01
  401a18:	20000af4 	.word	0x20000af4
  401a1c:	20000aee 	.word	0x20000aee
  401a20:	20000af2 	.word	0x20000af2
  401a24:	20000af8 	.word	0x20000af8
  401a28:	0040171d 	.word	0x0040171d

00401a2c <sd_mmc_spi_send_cmd>:
  401a2c:	b510      	push	{r4, lr}
  401a2e:	b082      	sub	sp, #8
  401a30:	2200      	movs	r2, #0
  401a32:	9200      	str	r2, [sp, #0]
  401a34:	4613      	mov	r3, r2
  401a36:	4c02      	ldr	r4, [pc, #8]	; (401a40 <sd_mmc_spi_send_cmd+0x14>)
  401a38:	47a0      	blx	r4
  401a3a:	b002      	add	sp, #8
  401a3c:	bd10      	pop	{r4, pc}
  401a3e:	bf00      	nop
  401a40:	004018a5 	.word	0x004018a5

00401a44 <sd_mmc_spi_get_response>:
  401a44:	4b01      	ldr	r3, [pc, #4]	; (401a4c <sd_mmc_spi_get_response+0x8>)
  401a46:	6818      	ldr	r0, [r3, #0]
  401a48:	4770      	bx	lr
  401a4a:	bf00      	nop
  401a4c:	20000af4 	.word	0x20000af4

00401a50 <sd_mmc_spi_read_word>:
  401a50:	b510      	push	{r4, lr}
  401a52:	b082      	sub	sp, #8
  401a54:	4604      	mov	r4, r0
  401a56:	2200      	movs	r2, #0
  401a58:	4b14      	ldr	r3, [pc, #80]	; (401aac <sd_mmc_spi_read_word+0x5c>)
  401a5a:	701a      	strb	r2, [r3, #0]
  401a5c:	4b14      	ldr	r3, [pc, #80]	; (401ab0 <sd_mmc_spi_read_word+0x60>)
  401a5e:	881a      	ldrh	r2, [r3, #0]
  401a60:	4b14      	ldr	r3, [pc, #80]	; (401ab4 <sd_mmc_spi_read_word+0x64>)
  401a62:	6819      	ldr	r1, [r3, #0]
  401a64:	fbb1 f3f2 	udiv	r3, r1, r2
  401a68:	fb02 1313 	mls	r3, r2, r3, r1
  401a6c:	b91b      	cbnz	r3, 401a76 <sd_mmc_spi_read_word+0x26>
  401a6e:	4b12      	ldr	r3, [pc, #72]	; (401ab8 <sd_mmc_spi_read_word+0x68>)
  401a70:	4798      	blx	r3
  401a72:	4603      	mov	r3, r0
  401a74:	b180      	cbz	r0, 401a98 <sd_mmc_spi_read_word+0x48>
  401a76:	2204      	movs	r2, #4
  401a78:	4621      	mov	r1, r4
  401a7a:	4810      	ldr	r0, [pc, #64]	; (401abc <sd_mmc_spi_read_word+0x6c>)
  401a7c:	4b10      	ldr	r3, [pc, #64]	; (401ac0 <sd_mmc_spi_read_word+0x70>)
  401a7e:	4798      	blx	r3
  401a80:	4a0c      	ldr	r2, [pc, #48]	; (401ab4 <sd_mmc_spi_read_word+0x64>)
  401a82:	6813      	ldr	r3, [r2, #0]
  401a84:	3304      	adds	r3, #4
  401a86:	6013      	str	r3, [r2, #0]
  401a88:	4a09      	ldr	r2, [pc, #36]	; (401ab0 <sd_mmc_spi_read_word+0x60>)
  401a8a:	8811      	ldrh	r1, [r2, #0]
  401a8c:	fbb3 f2f1 	udiv	r2, r3, r1
  401a90:	fb01 3312 	mls	r3, r1, r2, r3
  401a94:	b11b      	cbz	r3, 401a9e <sd_mmc_spi_read_word+0x4e>
  401a96:	2301      	movs	r3, #1
  401a98:	4618      	mov	r0, r3
  401a9a:	b002      	add	sp, #8
  401a9c:	bd10      	pop	{r4, pc}
  401a9e:	2202      	movs	r2, #2
  401aa0:	a901      	add	r1, sp, #4
  401aa2:	4806      	ldr	r0, [pc, #24]	; (401abc <sd_mmc_spi_read_word+0x6c>)
  401aa4:	4b06      	ldr	r3, [pc, #24]	; (401ac0 <sd_mmc_spi_read_word+0x70>)
  401aa6:	4798      	blx	r3
  401aa8:	2301      	movs	r3, #1
  401aaa:	e7f5      	b.n	401a98 <sd_mmc_spi_read_word+0x48>
  401aac:	20000af0 	.word	0x20000af0
  401ab0:	20000aee 	.word	0x20000aee
  401ab4:	20000af8 	.word	0x20000af8
  401ab8:	00401775 	.word	0x00401775
  401abc:	40008000 	.word	0x40008000
  401ac0:	00401d01 	.word	0x00401d01

00401ac4 <sd_mmc_spi_start_read_blocks>:
  401ac4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401ac8:	b083      	sub	sp, #12
  401aca:	2200      	movs	r2, #0
  401acc:	4b16      	ldr	r3, [pc, #88]	; (401b28 <sd_mmc_spi_start_read_blocks+0x64>)
  401ace:	701a      	strb	r2, [r3, #0]
  401ad0:	b339      	cbz	r1, 401b22 <sd_mmc_spi_start_read_blocks+0x5e>
  401ad2:	1e4c      	subs	r4, r1, #1
  401ad4:	b2a4      	uxth	r4, r4
  401ad6:	4681      	mov	r9, r0
  401ad8:	4615      	mov	r5, r2
  401ada:	f8df b05c 	ldr.w	fp, [pc, #92]	; 401b38 <sd_mmc_spi_start_read_blocks+0x74>
  401ade:	f8df 805c 	ldr.w	r8, [pc, #92]	; 401b3c <sd_mmc_spi_start_read_blocks+0x78>
  401ae2:	4f12      	ldr	r7, [pc, #72]	; (401b2c <sd_mmc_spi_start_read_blocks+0x68>)
  401ae4:	47d8      	blx	fp
  401ae6:	4682      	mov	sl, r0
  401ae8:	b1b8      	cbz	r0, 401b1a <sd_mmc_spi_start_read_blocks+0x56>
  401aea:	f8b8 2000 	ldrh.w	r2, [r8]
  401aee:	eb09 0105 	add.w	r1, r9, r5
  401af2:	4638      	mov	r0, r7
  401af4:	4e0e      	ldr	r6, [pc, #56]	; (401b30 <sd_mmc_spi_start_read_blocks+0x6c>)
  401af6:	47b0      	blx	r6
  401af8:	f8b8 1000 	ldrh.w	r1, [r8]
  401afc:	440d      	add	r5, r1
  401afe:	4a0d      	ldr	r2, [pc, #52]	; (401b34 <sd_mmc_spi_start_read_blocks+0x70>)
  401b00:	6813      	ldr	r3, [r2, #0]
  401b02:	440b      	add	r3, r1
  401b04:	6013      	str	r3, [r2, #0]
  401b06:	2202      	movs	r2, #2
  401b08:	a901      	add	r1, sp, #4
  401b0a:	4638      	mov	r0, r7
  401b0c:	47b0      	blx	r6
  401b0e:	3c01      	subs	r4, #1
  401b10:	b2a4      	uxth	r4, r4
  401b12:	f64f 73ff 	movw	r3, #65535	; 0xffff
  401b16:	429c      	cmp	r4, r3
  401b18:	d1e4      	bne.n	401ae4 <sd_mmc_spi_start_read_blocks+0x20>
  401b1a:	4650      	mov	r0, sl
  401b1c:	b003      	add	sp, #12
  401b1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401b22:	f04f 0a01 	mov.w	sl, #1
  401b26:	e7f8      	b.n	401b1a <sd_mmc_spi_start_read_blocks+0x56>
  401b28:	20000af0 	.word	0x20000af0
  401b2c:	40008000 	.word	0x40008000
  401b30:	00401d01 	.word	0x00401d01
  401b34:	20000af8 	.word	0x20000af8
  401b38:	00401775 	.word	0x00401775
  401b3c:	20000aee 	.word	0x20000aee

00401b40 <sd_mmc_spi_wait_end_of_read_blocks>:
  401b40:	2001      	movs	r0, #1
  401b42:	4770      	bx	lr

00401b44 <sysclk_init>:
  401b44:	b510      	push	{r4, lr}
  401b46:	480e      	ldr	r0, [pc, #56]	; (401b80 <sysclk_init+0x3c>)
  401b48:	4b0e      	ldr	r3, [pc, #56]	; (401b84 <sysclk_init+0x40>)
  401b4a:	4798      	blx	r3
  401b4c:	213e      	movs	r1, #62	; 0x3e
  401b4e:	2000      	movs	r0, #0
  401b50:	4b0d      	ldr	r3, [pc, #52]	; (401b88 <sysclk_init+0x44>)
  401b52:	4798      	blx	r3
  401b54:	4c0d      	ldr	r4, [pc, #52]	; (401b8c <sysclk_init+0x48>)
  401b56:	47a0      	blx	r4
  401b58:	2800      	cmp	r0, #0
  401b5a:	d0fc      	beq.n	401b56 <sysclk_init+0x12>
  401b5c:	4b0c      	ldr	r3, [pc, #48]	; (401b90 <sysclk_init+0x4c>)
  401b5e:	4798      	blx	r3
  401b60:	4a0c      	ldr	r2, [pc, #48]	; (401b94 <sysclk_init+0x50>)
  401b62:	4b0d      	ldr	r3, [pc, #52]	; (401b98 <sysclk_init+0x54>)
  401b64:	629a      	str	r2, [r3, #40]	; 0x28
  401b66:	4c0d      	ldr	r4, [pc, #52]	; (401b9c <sysclk_init+0x58>)
  401b68:	47a0      	blx	r4
  401b6a:	2800      	cmp	r0, #0
  401b6c:	d0fc      	beq.n	401b68 <sysclk_init+0x24>
  401b6e:	2010      	movs	r0, #16
  401b70:	4b0b      	ldr	r3, [pc, #44]	; (401ba0 <sysclk_init+0x5c>)
  401b72:	4798      	blx	r3
  401b74:	4b0b      	ldr	r3, [pc, #44]	; (401ba4 <sysclk_init+0x60>)
  401b76:	4798      	blx	r3
  401b78:	4801      	ldr	r0, [pc, #4]	; (401b80 <sysclk_init+0x3c>)
  401b7a:	4b02      	ldr	r3, [pc, #8]	; (401b84 <sysclk_init+0x40>)
  401b7c:	4798      	blx	r3
  401b7e:	bd10      	pop	{r4, pc}
  401b80:	07270e00 	.word	0x07270e00
  401b84:	00402e39 	.word	0x00402e39
  401b88:	004024e5 	.word	0x004024e5
  401b8c:	00402539 	.word	0x00402539
  401b90:	00402549 	.word	0x00402549
  401b94:	20133f01 	.word	0x20133f01
  401b98:	400e0400 	.word	0x400e0400
  401b9c:	00402559 	.word	0x00402559
  401ba0:	0040243d 	.word	0x0040243d
  401ba4:	00402d29 	.word	0x00402d29

00401ba8 <spi_master_init>:
  401ba8:	b510      	push	{r4, lr}
  401baa:	4604      	mov	r4, r0
  401bac:	4b10      	ldr	r3, [pc, #64]	; (401bf0 <spi_master_init+0x48>)
  401bae:	4798      	blx	r3
  401bb0:	2380      	movs	r3, #128	; 0x80
  401bb2:	6023      	str	r3, [r4, #0]
  401bb4:	6863      	ldr	r3, [r4, #4]
  401bb6:	f043 0301 	orr.w	r3, r3, #1
  401bba:	6063      	str	r3, [r4, #4]
  401bbc:	6863      	ldr	r3, [r4, #4]
  401bbe:	f043 0310 	orr.w	r3, r3, #16
  401bc2:	6063      	str	r3, [r4, #4]
  401bc4:	6863      	ldr	r3, [r4, #4]
  401bc6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  401bca:	6063      	str	r3, [r4, #4]
  401bcc:	2100      	movs	r1, #0
  401bce:	4620      	mov	r0, r4
  401bd0:	4b08      	ldr	r3, [pc, #32]	; (401bf4 <spi_master_init+0x4c>)
  401bd2:	4798      	blx	r3
  401bd4:	6863      	ldr	r3, [r4, #4]
  401bd6:	f023 0302 	bic.w	r3, r3, #2
  401bda:	6063      	str	r3, [r4, #4]
  401bdc:	6863      	ldr	r3, [r4, #4]
  401bde:	f023 0304 	bic.w	r3, r3, #4
  401be2:	6063      	str	r3, [r4, #4]
  401be4:	2100      	movs	r1, #0
  401be6:	4620      	mov	r0, r4
  401be8:	4b03      	ldr	r3, [pc, #12]	; (401bf8 <spi_master_init+0x50>)
  401bea:	4798      	blx	r3
  401bec:	bd10      	pop	{r4, pc}
  401bee:	bf00      	nop
  401bf0:	004027ed 	.word	0x004027ed
  401bf4:	004027fd 	.word	0x004027fd
  401bf8:	00402813 	.word	0x00402813

00401bfc <spi_master_setup_device>:
  401bfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401c00:	4604      	mov	r4, r0
  401c02:	460d      	mov	r5, r1
  401c04:	4616      	mov	r6, r2
  401c06:	4915      	ldr	r1, [pc, #84]	; (401c5c <spi_master_setup_device+0x60>)
  401c08:	4618      	mov	r0, r3
  401c0a:	4b15      	ldr	r3, [pc, #84]	; (401c60 <spi_master_setup_device+0x64>)
  401c0c:	4798      	blx	r3
  401c0e:	4607      	mov	r7, r0
  401c10:	2300      	movs	r3, #0
  401c12:	461a      	mov	r2, r3
  401c14:	6829      	ldr	r1, [r5, #0]
  401c16:	4620      	mov	r0, r4
  401c18:	f8df 805c 	ldr.w	r8, [pc, #92]	; 401c78 <spi_master_setup_device+0x7c>
  401c1c:	47c0      	blx	r8
  401c1e:	2208      	movs	r2, #8
  401c20:	6829      	ldr	r1, [r5, #0]
  401c22:	4620      	mov	r0, r4
  401c24:	4b0f      	ldr	r3, [pc, #60]	; (401c64 <spi_master_setup_device+0x68>)
  401c26:	4798      	blx	r3
  401c28:	b2fa      	uxtb	r2, r7
  401c2a:	6829      	ldr	r1, [r5, #0]
  401c2c:	4620      	mov	r0, r4
  401c2e:	4b0e      	ldr	r3, [pc, #56]	; (401c68 <spi_master_setup_device+0x6c>)
  401c30:	4798      	blx	r3
  401c32:	2208      	movs	r2, #8
  401c34:	6829      	ldr	r1, [r5, #0]
  401c36:	4620      	mov	r0, r4
  401c38:	4b0c      	ldr	r3, [pc, #48]	; (401c6c <spi_master_setup_device+0x70>)
  401c3a:	4798      	blx	r3
  401c3c:	0872      	lsrs	r2, r6, #1
  401c3e:	6829      	ldr	r1, [r5, #0]
  401c40:	4620      	mov	r0, r4
  401c42:	4b0b      	ldr	r3, [pc, #44]	; (401c70 <spi_master_setup_device+0x74>)
  401c44:	4798      	blx	r3
  401c46:	f086 0201 	eor.w	r2, r6, #1
  401c4a:	f002 0201 	and.w	r2, r2, #1
  401c4e:	6829      	ldr	r1, [r5, #0]
  401c50:	4620      	mov	r0, r4
  401c52:	4b08      	ldr	r3, [pc, #32]	; (401c74 <spi_master_setup_device+0x78>)
  401c54:	4798      	blx	r3
  401c56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401c5a:	bf00      	nop
  401c5c:	07270e00 	.word	0x07270e00
  401c60:	004028bb 	.word	0x004028bb
  401c64:	004028a7 	.word	0x004028a7
  401c68:	004028d1 	.word	0x004028d1
  401c6c:	00402861 	.word	0x00402861
  401c70:	00402825 	.word	0x00402825
  401c74:	00402843 	.word	0x00402843
  401c78:	004028f7 	.word	0x004028f7

00401c7c <spi_select_device>:
  401c7c:	b508      	push	{r3, lr}
  401c7e:	6843      	ldr	r3, [r0, #4]
  401c80:	f013 0f04 	tst.w	r3, #4
  401c84:	d006      	beq.n	401c94 <spi_select_device+0x18>
  401c86:	6809      	ldr	r1, [r1, #0]
  401c88:	290f      	cmp	r1, #15
  401c8a:	d900      	bls.n	401c8e <spi_select_device+0x12>
  401c8c:	bd08      	pop	{r3, pc}
  401c8e:	4b06      	ldr	r3, [pc, #24]	; (401ca8 <spi_select_device+0x2c>)
  401c90:	4798      	blx	r3
  401c92:	bd08      	pop	{r3, pc}
  401c94:	6809      	ldr	r1, [r1, #0]
  401c96:	2903      	cmp	r1, #3
  401c98:	d8f8      	bhi.n	401c8c <spi_select_device+0x10>
  401c9a:	2301      	movs	r3, #1
  401c9c:	fa03 f101 	lsl.w	r1, r3, r1
  401ca0:	43c9      	mvns	r1, r1
  401ca2:	4b01      	ldr	r3, [pc, #4]	; (401ca8 <spi_select_device+0x2c>)
  401ca4:	4798      	blx	r3
  401ca6:	e7f1      	b.n	401c8c <spi_select_device+0x10>
  401ca8:	004027fd 	.word	0x004027fd

00401cac <spi_deselect_device>:
  401cac:	b510      	push	{r4, lr}
  401cae:	4604      	mov	r4, r0
  401cb0:	6923      	ldr	r3, [r4, #16]
  401cb2:	f413 7f00 	tst.w	r3, #512	; 0x200
  401cb6:	d0fb      	beq.n	401cb0 <spi_deselect_device+0x4>
  401cb8:	210f      	movs	r1, #15
  401cba:	4620      	mov	r0, r4
  401cbc:	4b02      	ldr	r3, [pc, #8]	; (401cc8 <spi_deselect_device+0x1c>)
  401cbe:	4798      	blx	r3
  401cc0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  401cc4:	6023      	str	r3, [r4, #0]
  401cc6:	bd10      	pop	{r4, pc}
  401cc8:	004027fd 	.word	0x004027fd

00401ccc <spi_write_packet>:
  401ccc:	b11a      	cbz	r2, 401cd6 <spi_write_packet+0xa>
  401cce:	b410      	push	{r4}
  401cd0:	460c      	mov	r4, r1
  401cd2:	4411      	add	r1, r2
  401cd4:	e006      	b.n	401ce4 <spi_write_packet+0x18>
  401cd6:	2000      	movs	r0, #0
  401cd8:	4770      	bx	lr
  401cda:	f814 3b01 	ldrb.w	r3, [r4], #1
  401cde:	60c3      	str	r3, [r0, #12]
  401ce0:	42a1      	cmp	r1, r4
  401ce2:	d00b      	beq.n	401cfc <spi_write_packet+0x30>
  401ce4:	f643 2399 	movw	r3, #15001	; 0x3a99
  401ce8:	6902      	ldr	r2, [r0, #16]
  401cea:	f012 0f02 	tst.w	r2, #2
  401cee:	d1f4      	bne.n	401cda <spi_write_packet+0xe>
  401cf0:	3b01      	subs	r3, #1
  401cf2:	d1f9      	bne.n	401ce8 <spi_write_packet+0x1c>
  401cf4:	f06f 0002 	mvn.w	r0, #2
  401cf8:	bc10      	pop	{r4}
  401cfa:	4770      	bx	lr
  401cfc:	2000      	movs	r0, #0
  401cfe:	e7fb      	b.n	401cf8 <spi_write_packet+0x2c>

00401d00 <spi_read_packet>:
  401d00:	b13a      	cbz	r2, 401d12 <spi_read_packet+0x12>
  401d02:	b470      	push	{r4, r5, r6}
  401d04:	4615      	mov	r5, r2
  401d06:	460c      	mov	r4, r1
  401d08:	440d      	add	r5, r1
  401d0a:	26ff      	movs	r6, #255	; 0xff
  401d0c:	f240 2101 	movw	r1, #513	; 0x201
  401d10:	e012      	b.n	401d38 <spi_read_packet+0x38>
  401d12:	2000      	movs	r0, #0
  401d14:	4770      	bx	lr
  401d16:	60c6      	str	r6, [r0, #12]
  401d18:	f643 2399 	movw	r3, #15001	; 0x3a99
  401d1c:	6902      	ldr	r2, [r0, #16]
  401d1e:	ea31 0202 	bics.w	r2, r1, r2
  401d22:	d004      	beq.n	401d2e <spi_read_packet+0x2e>
  401d24:	3b01      	subs	r3, #1
  401d26:	d1f9      	bne.n	401d1c <spi_read_packet+0x1c>
  401d28:	f06f 0002 	mvn.w	r0, #2
  401d2c:	e00e      	b.n	401d4c <spi_read_packet+0x4c>
  401d2e:	6883      	ldr	r3, [r0, #8]
  401d30:	f804 3b01 	strb.w	r3, [r4], #1
  401d34:	42a5      	cmp	r5, r4
  401d36:	d00b      	beq.n	401d50 <spi_read_packet+0x50>
  401d38:	f643 2399 	movw	r3, #15001	; 0x3a99
  401d3c:	6902      	ldr	r2, [r0, #16]
  401d3e:	f012 0f02 	tst.w	r2, #2
  401d42:	d1e8      	bne.n	401d16 <spi_read_packet+0x16>
  401d44:	3b01      	subs	r3, #1
  401d46:	d1f9      	bne.n	401d3c <spi_read_packet+0x3c>
  401d48:	f06f 0002 	mvn.w	r0, #2
  401d4c:	bc70      	pop	{r4, r5, r6}
  401d4e:	4770      	bx	lr
  401d50:	2000      	movs	r0, #0
  401d52:	e7fb      	b.n	401d4c <spi_read_packet+0x4c>

00401d54 <board_init>:
  401d54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401d56:	4838      	ldr	r0, [pc, #224]	; (401e38 <board_init+0xe4>)
  401d58:	4b38      	ldr	r3, [pc, #224]	; (401e3c <board_init+0xe8>)
  401d5a:	4798      	blx	r3
  401d5c:	200b      	movs	r0, #11
  401d5e:	4c38      	ldr	r4, [pc, #224]	; (401e40 <board_init+0xec>)
  401d60:	47a0      	blx	r4
  401d62:	200c      	movs	r0, #12
  401d64:	47a0      	blx	r4
  401d66:	200d      	movs	r0, #13
  401d68:	47a0      	blx	r4
  401d6a:	4b36      	ldr	r3, [pc, #216]	; (401e44 <board_init+0xf0>)
  401d6c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  401d70:	631a      	str	r2, [r3, #48]	; 0x30
  401d72:	611a      	str	r2, [r3, #16]
  401d74:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  401d78:	4c33      	ldr	r4, [pc, #204]	; (401e48 <board_init+0xf4>)
  401d7a:	2504      	movs	r5, #4
  401d7c:	6165      	str	r5, [r4, #20]
  401d7e:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
  401d82:	6665      	str	r5, [r4, #100]	; 0x64
  401d84:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
  401d88:	6565      	str	r5, [r4, #84]	; 0x54
  401d8a:	6265      	str	r5, [r4, #36]	; 0x24
  401d8c:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
  401d90:	6f22      	ldr	r2, [r4, #112]	; 0x70
  401d92:	f022 0204 	bic.w	r2, r2, #4
  401d96:	6722      	str	r2, [r4, #112]	; 0x70
  401d98:	6f62      	ldr	r2, [r4, #116]	; 0x74
  401d9a:	f022 0204 	bic.w	r2, r2, #4
  401d9e:	6762      	str	r2, [r4, #116]	; 0x74
  401da0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  401da4:	631a      	str	r2, [r3, #48]	; 0x30
  401da6:	611a      	str	r2, [r3, #16]
  401da8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  401dac:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  401db0:	6322      	str	r2, [r4, #48]	; 0x30
  401db2:	6122      	str	r2, [r4, #16]
  401db4:	f8c4 20a0 	str.w	r2, [r4, #160]	; 0xa0
  401db8:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  401dbc:	631a      	str	r2, [r3, #48]	; 0x30
  401dbe:	611a      	str	r2, [r3, #16]
  401dc0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  401dc4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  401dc8:	210c      	movs	r1, #12
  401dca:	4820      	ldr	r0, [pc, #128]	; (401e4c <board_init+0xf8>)
  401dcc:	4b20      	ldr	r3, [pc, #128]	; (401e50 <board_init+0xfc>)
  401dce:	4798      	blx	r3
  401dd0:	4f20      	ldr	r7, [pc, #128]	; (401e54 <board_init+0x100>)
  401dd2:	4639      	mov	r1, r7
  401dd4:	2003      	movs	r0, #3
  401dd6:	4e20      	ldr	r6, [pc, #128]	; (401e58 <board_init+0x104>)
  401dd8:	47b0      	blx	r6
  401dda:	4639      	mov	r1, r7
  401ddc:	4628      	mov	r0, r5
  401dde:	47b0      	blx	r6
  401de0:	4639      	mov	r1, r7
  401de2:	200c      	movs	r0, #12
  401de4:	47b0      	blx	r6
  401de6:	4639      	mov	r1, r7
  401de8:	200d      	movs	r0, #13
  401dea:	47b0      	blx	r6
  401dec:	4639      	mov	r1, r7
  401dee:	200e      	movs	r0, #14
  401df0:	47b0      	blx	r6
  401df2:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401df6:	2009      	movs	r0, #9
  401df8:	47b0      	blx	r6
  401dfa:	4918      	ldr	r1, [pc, #96]	; (401e5c <board_init+0x108>)
  401dfc:	200a      	movs	r0, #10
  401dfe:	47b0      	blx	r6
  401e00:	f107 5740 	add.w	r7, r7, #805306368	; 0x30000000
  401e04:	4639      	mov	r1, r7
  401e06:	2055      	movs	r0, #85	; 0x55
  401e08:	47b0      	blx	r6
  401e0a:	4639      	mov	r1, r7
  401e0c:	205f      	movs	r0, #95	; 0x5f
  401e0e:	47b0      	blx	r6
  401e10:	4913      	ldr	r1, [pc, #76]	; (401e60 <board_init+0x10c>)
  401e12:	204c      	movs	r0, #76	; 0x4c
  401e14:	47b0      	blx	r6
  401e16:	6665      	str	r5, [r4, #100]	; 0x64
  401e18:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
  401e1c:	6565      	str	r5, [r4, #84]	; 0x54
  401e1e:	6265      	str	r5, [r4, #36]	; 0x24
  401e20:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
  401e24:	6f23      	ldr	r3, [r4, #112]	; 0x70
  401e26:	f023 0304 	bic.w	r3, r3, #4
  401e2a:	6723      	str	r3, [r4, #112]	; 0x70
  401e2c:	6f63      	ldr	r3, [r4, #116]	; 0x74
  401e2e:	f023 0304 	bic.w	r3, r3, #4
  401e32:	6763      	str	r3, [r4, #116]	; 0x74
  401e34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401e36:	bf00      	nop
  401e38:	400e1450 	.word	0x400e1450
  401e3c:	00402c71 	.word	0x00402c71
  401e40:	00402569 	.word	0x00402569
  401e44:	400e1200 	.word	0x400e1200
  401e48:	400e0e00 	.word	0x400e0e00
  401e4c:	400e1000 	.word	0x400e1000
  401e50:	004021d1 	.word	0x004021d1
  401e54:	08000001 	.word	0x08000001
  401e58:	004020b1 	.word	0x004020b1
  401e5c:	10000001 	.word	0x10000001
  401e60:	28000001 	.word	0x28000001

00401e64 <adc_init>:
  401e64:	b430      	push	{r4, r5}
  401e66:	2401      	movs	r4, #1
  401e68:	6004      	str	r4, [r0, #0]
  401e6a:	2400      	movs	r4, #0
  401e6c:	6044      	str	r4, [r0, #4]
  401e6e:	f240 2502 	movw	r5, #514	; 0x202
  401e72:	f8c0 5120 	str.w	r5, [r0, #288]	; 0x120
  401e76:	f8c0 4104 	str.w	r4, [r0, #260]	; 0x104
  401e7a:	f8c0 4114 	str.w	r4, [r0, #276]	; 0x114
  401e7e:	6845      	ldr	r5, [r0, #4]
  401e80:	0052      	lsls	r2, r2, #1
  401e82:	fbb1 f2f2 	udiv	r2, r1, r2
  401e86:	3a01      	subs	r2, #1
  401e88:	0212      	lsls	r2, r2, #8
  401e8a:	b292      	uxth	r2, r2
  401e8c:	432b      	orrs	r3, r5
  401e8e:	431a      	orrs	r2, r3
  401e90:	6042      	str	r2, [r0, #4]
  401e92:	4620      	mov	r0, r4
  401e94:	bc30      	pop	{r4, r5}
  401e96:	4770      	bx	lr

00401e98 <adc_configure_trigger>:
  401e98:	6843      	ldr	r3, [r0, #4]
  401e9a:	01d2      	lsls	r2, r2, #7
  401e9c:	b2d2      	uxtb	r2, r2
  401e9e:	4319      	orrs	r1, r3
  401ea0:	430a      	orrs	r2, r1
  401ea2:	6042      	str	r2, [r0, #4]
  401ea4:	4770      	bx	lr

00401ea6 <adc_start>:
  401ea6:	2302      	movs	r3, #2
  401ea8:	6003      	str	r3, [r0, #0]
  401eaa:	4770      	bx	lr

00401eac <adc_enable_channel>:
  401eac:	2301      	movs	r3, #1
  401eae:	fa03 f101 	lsl.w	r1, r3, r1
  401eb2:	6101      	str	r1, [r0, #16]
  401eb4:	4770      	bx	lr

00401eb6 <adc_get_channel_value>:
  401eb6:	290f      	cmp	r1, #15
  401eb8:	bf9a      	itte	ls
  401eba:	3050      	addls	r0, #80	; 0x50
  401ebc:	f850 0021 	ldrls.w	r0, [r0, r1, lsl #2]
  401ec0:	2000      	movhi	r0, #0
  401ec2:	4770      	bx	lr

00401ec4 <pio_set_debounce_filter>:
  401ec4:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  401ec8:	0053      	lsls	r3, r2, #1
  401eca:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401ece:	fbb2 f2f3 	udiv	r2, r2, r3
  401ed2:	3a01      	subs	r2, #1
  401ed4:	f3c2 020d 	ubfx	r2, r2, #0, #14
  401ed8:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  401edc:	4770      	bx	lr

00401ede <pio_set_peripheral>:
  401ede:	6442      	str	r2, [r0, #68]	; 0x44
  401ee0:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  401ee4:	d039      	beq.n	401f5a <pio_set_peripheral+0x7c>
  401ee6:	d813      	bhi.n	401f10 <pio_set_peripheral+0x32>
  401ee8:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  401eec:	d025      	beq.n	401f3a <pio_set_peripheral+0x5c>
  401eee:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  401ef2:	d10a      	bne.n	401f0a <pio_set_peripheral+0x2c>
  401ef4:	6f03      	ldr	r3, [r0, #112]	; 0x70
  401ef6:	4313      	orrs	r3, r2
  401ef8:	6703      	str	r3, [r0, #112]	; 0x70
  401efa:	6f43      	ldr	r3, [r0, #116]	; 0x74
  401efc:	6f41      	ldr	r1, [r0, #116]	; 0x74
  401efe:	400b      	ands	r3, r1
  401f00:	ea23 0302 	bic.w	r3, r3, r2
  401f04:	6743      	str	r3, [r0, #116]	; 0x74
  401f06:	6042      	str	r2, [r0, #4]
  401f08:	4770      	bx	lr
  401f0a:	2900      	cmp	r1, #0
  401f0c:	d1fb      	bne.n	401f06 <pio_set_peripheral+0x28>
  401f0e:	4770      	bx	lr
  401f10:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  401f14:	d020      	beq.n	401f58 <pio_set_peripheral+0x7a>
  401f16:	d809      	bhi.n	401f2c <pio_set_peripheral+0x4e>
  401f18:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  401f1c:	d1f3      	bne.n	401f06 <pio_set_peripheral+0x28>
  401f1e:	6f03      	ldr	r3, [r0, #112]	; 0x70
  401f20:	4313      	orrs	r3, r2
  401f22:	6703      	str	r3, [r0, #112]	; 0x70
  401f24:	6f43      	ldr	r3, [r0, #116]	; 0x74
  401f26:	4313      	orrs	r3, r2
  401f28:	6743      	str	r3, [r0, #116]	; 0x74
  401f2a:	e7ec      	b.n	401f06 <pio_set_peripheral+0x28>
  401f2c:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  401f30:	d012      	beq.n	401f58 <pio_set_peripheral+0x7a>
  401f32:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401f36:	d00f      	beq.n	401f58 <pio_set_peripheral+0x7a>
  401f38:	e7e5      	b.n	401f06 <pio_set_peripheral+0x28>
  401f3a:	b410      	push	{r4}
  401f3c:	6f01      	ldr	r1, [r0, #112]	; 0x70
  401f3e:	6f04      	ldr	r4, [r0, #112]	; 0x70
  401f40:	43d3      	mvns	r3, r2
  401f42:	4021      	ands	r1, r4
  401f44:	461c      	mov	r4, r3
  401f46:	4019      	ands	r1, r3
  401f48:	6701      	str	r1, [r0, #112]	; 0x70
  401f4a:	6f43      	ldr	r3, [r0, #116]	; 0x74
  401f4c:	6f41      	ldr	r1, [r0, #116]	; 0x74
  401f4e:	400b      	ands	r3, r1
  401f50:	4023      	ands	r3, r4
  401f52:	6743      	str	r3, [r0, #116]	; 0x74
  401f54:	6042      	str	r2, [r0, #4]
  401f56:	bc10      	pop	{r4}
  401f58:	4770      	bx	lr
  401f5a:	6f03      	ldr	r3, [r0, #112]	; 0x70
  401f5c:	6f01      	ldr	r1, [r0, #112]	; 0x70
  401f5e:	400b      	ands	r3, r1
  401f60:	ea23 0302 	bic.w	r3, r3, r2
  401f64:	6703      	str	r3, [r0, #112]	; 0x70
  401f66:	6f43      	ldr	r3, [r0, #116]	; 0x74
  401f68:	4313      	orrs	r3, r2
  401f6a:	6743      	str	r3, [r0, #116]	; 0x74
  401f6c:	e7cb      	b.n	401f06 <pio_set_peripheral+0x28>

00401f6e <pio_set_input>:
  401f6e:	6441      	str	r1, [r0, #68]	; 0x44
  401f70:	f012 0f01 	tst.w	r2, #1
  401f74:	bf14      	ite	ne
  401f76:	6641      	strne	r1, [r0, #100]	; 0x64
  401f78:	6601      	streq	r1, [r0, #96]	; 0x60
  401f7a:	f012 0f0a 	tst.w	r2, #10
  401f7e:	bf14      	ite	ne
  401f80:	6201      	strne	r1, [r0, #32]
  401f82:	6241      	streq	r1, [r0, #36]	; 0x24
  401f84:	f012 0f02 	tst.w	r2, #2
  401f88:	d107      	bne.n	401f9a <pio_set_input+0x2c>
  401f8a:	f012 0f08 	tst.w	r2, #8
  401f8e:	bf18      	it	ne
  401f90:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
  401f94:	6141      	str	r1, [r0, #20]
  401f96:	6001      	str	r1, [r0, #0]
  401f98:	4770      	bx	lr
  401f9a:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  401f9e:	e7f9      	b.n	401f94 <pio_set_input+0x26>

00401fa0 <pio_set_output>:
  401fa0:	b410      	push	{r4}
  401fa2:	9c01      	ldr	r4, [sp, #4]
  401fa4:	6441      	str	r1, [r0, #68]	; 0x44
  401fa6:	b944      	cbnz	r4, 401fba <pio_set_output+0x1a>
  401fa8:	6601      	str	r1, [r0, #96]	; 0x60
  401faa:	b143      	cbz	r3, 401fbe <pio_set_output+0x1e>
  401fac:	6501      	str	r1, [r0, #80]	; 0x50
  401fae:	b942      	cbnz	r2, 401fc2 <pio_set_output+0x22>
  401fb0:	6341      	str	r1, [r0, #52]	; 0x34
  401fb2:	6101      	str	r1, [r0, #16]
  401fb4:	6001      	str	r1, [r0, #0]
  401fb6:	bc10      	pop	{r4}
  401fb8:	4770      	bx	lr
  401fba:	6641      	str	r1, [r0, #100]	; 0x64
  401fbc:	e7f5      	b.n	401faa <pio_set_output+0xa>
  401fbe:	6541      	str	r1, [r0, #84]	; 0x54
  401fc0:	e7f5      	b.n	401fae <pio_set_output+0xe>
  401fc2:	6301      	str	r1, [r0, #48]	; 0x30
  401fc4:	e7f5      	b.n	401fb2 <pio_set_output+0x12>
	...

00401fc8 <pio_configure>:
  401fc8:	b570      	push	{r4, r5, r6, lr}
  401fca:	b082      	sub	sp, #8
  401fcc:	4605      	mov	r5, r0
  401fce:	4616      	mov	r6, r2
  401fd0:	461c      	mov	r4, r3
  401fd2:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  401fd6:	d014      	beq.n	402002 <pio_configure+0x3a>
  401fd8:	d90a      	bls.n	401ff0 <pio_configure+0x28>
  401fda:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  401fde:	d022      	beq.n	402026 <pio_configure+0x5e>
  401fe0:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401fe4:	d01f      	beq.n	402026 <pio_configure+0x5e>
  401fe6:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  401fea:	d016      	beq.n	40201a <pio_configure+0x52>
  401fec:	2000      	movs	r0, #0
  401fee:	e012      	b.n	402016 <pio_configure+0x4e>
  401ff0:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  401ff4:	d005      	beq.n	402002 <pio_configure+0x3a>
  401ff6:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  401ffa:	d002      	beq.n	402002 <pio_configure+0x3a>
  401ffc:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  402000:	d1f4      	bne.n	401fec <pio_configure+0x24>
  402002:	4632      	mov	r2, r6
  402004:	4628      	mov	r0, r5
  402006:	4b10      	ldr	r3, [pc, #64]	; (402048 <pio_configure+0x80>)
  402008:	4798      	blx	r3
  40200a:	f014 0f01 	tst.w	r4, #1
  40200e:	bf14      	ite	ne
  402010:	666e      	strne	r6, [r5, #100]	; 0x64
  402012:	662e      	streq	r6, [r5, #96]	; 0x60
  402014:	2001      	movs	r0, #1
  402016:	b002      	add	sp, #8
  402018:	bd70      	pop	{r4, r5, r6, pc}
  40201a:	461a      	mov	r2, r3
  40201c:	4631      	mov	r1, r6
  40201e:	4b0b      	ldr	r3, [pc, #44]	; (40204c <pio_configure+0x84>)
  402020:	4798      	blx	r3
  402022:	2001      	movs	r0, #1
  402024:	e7f7      	b.n	402016 <pio_configure+0x4e>
  402026:	f004 0301 	and.w	r3, r4, #1
  40202a:	9300      	str	r3, [sp, #0]
  40202c:	f3c4 0380 	ubfx	r3, r4, #2, #1
  402030:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  402034:	bf14      	ite	ne
  402036:	2200      	movne	r2, #0
  402038:	2201      	moveq	r2, #1
  40203a:	4631      	mov	r1, r6
  40203c:	4628      	mov	r0, r5
  40203e:	4c04      	ldr	r4, [pc, #16]	; (402050 <pio_configure+0x88>)
  402040:	47a0      	blx	r4
  402042:	2001      	movs	r0, #1
  402044:	e7e7      	b.n	402016 <pio_configure+0x4e>
  402046:	bf00      	nop
  402048:	00401edf 	.word	0x00401edf
  40204c:	00401f6f 	.word	0x00401f6f
  402050:	00401fa1 	.word	0x00401fa1

00402054 <pio_configure_interrupt>:
  402054:	f012 0f10 	tst.w	r2, #16
  402058:	d010      	beq.n	40207c <pio_configure_interrupt+0x28>
  40205a:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
  40205e:	f012 0f20 	tst.w	r2, #32
  402062:	bf14      	ite	ne
  402064:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
  402068:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
  40206c:	f012 0f40 	tst.w	r2, #64	; 0x40
  402070:	bf14      	ite	ne
  402072:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
  402076:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
  40207a:	4770      	bx	lr
  40207c:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  402080:	4770      	bx	lr

00402082 <pio_enable_interrupt>:
  402082:	6401      	str	r1, [r0, #64]	; 0x40
  402084:	4770      	bx	lr

00402086 <pio_disable_interrupt>:
  402086:	6441      	str	r1, [r0, #68]	; 0x44
  402088:	4770      	bx	lr

0040208a <pio_get_interrupt_status>:
  40208a:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
  40208c:	4770      	bx	lr

0040208e <pio_get_interrupt_mask>:
  40208e:	6c80      	ldr	r0, [r0, #72]	; 0x48
  402090:	4770      	bx	lr

00402092 <pio_get_pin_value>:
  402092:	0943      	lsrs	r3, r0, #5
  402094:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  402098:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40209c:	025b      	lsls	r3, r3, #9
  40209e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  4020a0:	f000 001f 	and.w	r0, r0, #31
  4020a4:	fa23 f000 	lsr.w	r0, r3, r0
  4020a8:	f000 0001 	and.w	r0, r0, #1
  4020ac:	4770      	bx	lr
	...

004020b0 <pio_configure_pin>:
  4020b0:	b570      	push	{r4, r5, r6, lr}
  4020b2:	b082      	sub	sp, #8
  4020b4:	460d      	mov	r5, r1
  4020b6:	0943      	lsrs	r3, r0, #5
  4020b8:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4020bc:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4020c0:	025c      	lsls	r4, r3, #9
  4020c2:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  4020c6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4020ca:	d053      	beq.n	402174 <pio_configure_pin+0xc4>
  4020cc:	d80a      	bhi.n	4020e4 <pio_configure_pin+0x34>
  4020ce:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4020d2:	d02d      	beq.n	402130 <pio_configure_pin+0x80>
  4020d4:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4020d8:	d03b      	beq.n	402152 <pio_configure_pin+0xa2>
  4020da:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4020de:	d015      	beq.n	40210c <pio_configure_pin+0x5c>
  4020e0:	2000      	movs	r0, #0
  4020e2:	e023      	b.n	40212c <pio_configure_pin+0x7c>
  4020e4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4020e8:	d055      	beq.n	402196 <pio_configure_pin+0xe6>
  4020ea:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4020ee:	d052      	beq.n	402196 <pio_configure_pin+0xe6>
  4020f0:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4020f4:	d1f4      	bne.n	4020e0 <pio_configure_pin+0x30>
  4020f6:	f000 011f 	and.w	r1, r0, #31
  4020fa:	2601      	movs	r6, #1
  4020fc:	462a      	mov	r2, r5
  4020fe:	fa06 f101 	lsl.w	r1, r6, r1
  402102:	4620      	mov	r0, r4
  402104:	4b2f      	ldr	r3, [pc, #188]	; (4021c4 <pio_configure_pin+0x114>)
  402106:	4798      	blx	r3
  402108:	4630      	mov	r0, r6
  40210a:	e00f      	b.n	40212c <pio_configure_pin+0x7c>
  40210c:	f000 001f 	and.w	r0, r0, #31
  402110:	2601      	movs	r6, #1
  402112:	4086      	lsls	r6, r0
  402114:	4632      	mov	r2, r6
  402116:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40211a:	4620      	mov	r0, r4
  40211c:	4b2a      	ldr	r3, [pc, #168]	; (4021c8 <pio_configure_pin+0x118>)
  40211e:	4798      	blx	r3
  402120:	f015 0f01 	tst.w	r5, #1
  402124:	bf14      	ite	ne
  402126:	6666      	strne	r6, [r4, #100]	; 0x64
  402128:	6626      	streq	r6, [r4, #96]	; 0x60
  40212a:	2001      	movs	r0, #1
  40212c:	b002      	add	sp, #8
  40212e:	bd70      	pop	{r4, r5, r6, pc}
  402130:	f000 001f 	and.w	r0, r0, #31
  402134:	2601      	movs	r6, #1
  402136:	4086      	lsls	r6, r0
  402138:	4632      	mov	r2, r6
  40213a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40213e:	4620      	mov	r0, r4
  402140:	4b21      	ldr	r3, [pc, #132]	; (4021c8 <pio_configure_pin+0x118>)
  402142:	4798      	blx	r3
  402144:	f015 0f01 	tst.w	r5, #1
  402148:	bf14      	ite	ne
  40214a:	6666      	strne	r6, [r4, #100]	; 0x64
  40214c:	6626      	streq	r6, [r4, #96]	; 0x60
  40214e:	2001      	movs	r0, #1
  402150:	e7ec      	b.n	40212c <pio_configure_pin+0x7c>
  402152:	f000 001f 	and.w	r0, r0, #31
  402156:	2601      	movs	r6, #1
  402158:	4086      	lsls	r6, r0
  40215a:	4632      	mov	r2, r6
  40215c:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  402160:	4620      	mov	r0, r4
  402162:	4b19      	ldr	r3, [pc, #100]	; (4021c8 <pio_configure_pin+0x118>)
  402164:	4798      	blx	r3
  402166:	f015 0f01 	tst.w	r5, #1
  40216a:	bf14      	ite	ne
  40216c:	6666      	strne	r6, [r4, #100]	; 0x64
  40216e:	6626      	streq	r6, [r4, #96]	; 0x60
  402170:	2001      	movs	r0, #1
  402172:	e7db      	b.n	40212c <pio_configure_pin+0x7c>
  402174:	f000 001f 	and.w	r0, r0, #31
  402178:	2601      	movs	r6, #1
  40217a:	4086      	lsls	r6, r0
  40217c:	4632      	mov	r2, r6
  40217e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  402182:	4620      	mov	r0, r4
  402184:	4b10      	ldr	r3, [pc, #64]	; (4021c8 <pio_configure_pin+0x118>)
  402186:	4798      	blx	r3
  402188:	f015 0f01 	tst.w	r5, #1
  40218c:	bf14      	ite	ne
  40218e:	6666      	strne	r6, [r4, #100]	; 0x64
  402190:	6626      	streq	r6, [r4, #96]	; 0x60
  402192:	2001      	movs	r0, #1
  402194:	e7ca      	b.n	40212c <pio_configure_pin+0x7c>
  402196:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
  40219a:	f000 011f 	and.w	r1, r0, #31
  40219e:	2601      	movs	r6, #1
  4021a0:	ea05 0306 	and.w	r3, r5, r6
  4021a4:	9300      	str	r3, [sp, #0]
  4021a6:	f3c5 0380 	ubfx	r3, r5, #2, #1
  4021aa:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  4021ae:	bf14      	ite	ne
  4021b0:	2200      	movne	r2, #0
  4021b2:	2201      	moveq	r2, #1
  4021b4:	fa06 f101 	lsl.w	r1, r6, r1
  4021b8:	4620      	mov	r0, r4
  4021ba:	4c04      	ldr	r4, [pc, #16]	; (4021cc <pio_configure_pin+0x11c>)
  4021bc:	47a0      	blx	r4
  4021be:	4630      	mov	r0, r6
  4021c0:	e7b4      	b.n	40212c <pio_configure_pin+0x7c>
  4021c2:	bf00      	nop
  4021c4:	00401f6f 	.word	0x00401f6f
  4021c8:	00401edf 	.word	0x00401edf
  4021cc:	00401fa1 	.word	0x00401fa1

004021d0 <pio_configure_pin_group>:
  4021d0:	b570      	push	{r4, r5, r6, lr}
  4021d2:	b082      	sub	sp, #8
  4021d4:	4605      	mov	r5, r0
  4021d6:	460e      	mov	r6, r1
  4021d8:	4614      	mov	r4, r2
  4021da:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  4021de:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4021e2:	d03d      	beq.n	402260 <pio_configure_pin_group+0x90>
  4021e4:	d80a      	bhi.n	4021fc <pio_configure_pin_group+0x2c>
  4021e6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4021ea:	d021      	beq.n	402230 <pio_configure_pin_group+0x60>
  4021ec:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4021f0:	d02a      	beq.n	402248 <pio_configure_pin_group+0x78>
  4021f2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4021f6:	d00e      	beq.n	402216 <pio_configure_pin_group+0x46>
  4021f8:	2000      	movs	r0, #0
  4021fa:	e017      	b.n	40222c <pio_configure_pin_group+0x5c>
  4021fc:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  402200:	d03a      	beq.n	402278 <pio_configure_pin_group+0xa8>
  402202:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  402206:	d037      	beq.n	402278 <pio_configure_pin_group+0xa8>
  402208:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  40220c:	d1f4      	bne.n	4021f8 <pio_configure_pin_group+0x28>
  40220e:	4b23      	ldr	r3, [pc, #140]	; (40229c <pio_configure_pin_group+0xcc>)
  402210:	4798      	blx	r3
  402212:	2001      	movs	r0, #1
  402214:	e00a      	b.n	40222c <pio_configure_pin_group+0x5c>
  402216:	460a      	mov	r2, r1
  402218:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40221c:	4b20      	ldr	r3, [pc, #128]	; (4022a0 <pio_configure_pin_group+0xd0>)
  40221e:	4798      	blx	r3
  402220:	f014 0f01 	tst.w	r4, #1
  402224:	bf14      	ite	ne
  402226:	666e      	strne	r6, [r5, #100]	; 0x64
  402228:	662e      	streq	r6, [r5, #96]	; 0x60
  40222a:	2001      	movs	r0, #1
  40222c:	b002      	add	sp, #8
  40222e:	bd70      	pop	{r4, r5, r6, pc}
  402230:	460a      	mov	r2, r1
  402232:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  402236:	4b1a      	ldr	r3, [pc, #104]	; (4022a0 <pio_configure_pin_group+0xd0>)
  402238:	4798      	blx	r3
  40223a:	f014 0f01 	tst.w	r4, #1
  40223e:	bf14      	ite	ne
  402240:	666e      	strne	r6, [r5, #100]	; 0x64
  402242:	662e      	streq	r6, [r5, #96]	; 0x60
  402244:	2001      	movs	r0, #1
  402246:	e7f1      	b.n	40222c <pio_configure_pin_group+0x5c>
  402248:	460a      	mov	r2, r1
  40224a:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40224e:	4b14      	ldr	r3, [pc, #80]	; (4022a0 <pio_configure_pin_group+0xd0>)
  402250:	4798      	blx	r3
  402252:	f014 0f01 	tst.w	r4, #1
  402256:	bf14      	ite	ne
  402258:	666e      	strne	r6, [r5, #100]	; 0x64
  40225a:	662e      	streq	r6, [r5, #96]	; 0x60
  40225c:	2001      	movs	r0, #1
  40225e:	e7e5      	b.n	40222c <pio_configure_pin_group+0x5c>
  402260:	460a      	mov	r2, r1
  402262:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  402266:	4b0e      	ldr	r3, [pc, #56]	; (4022a0 <pio_configure_pin_group+0xd0>)
  402268:	4798      	blx	r3
  40226a:	f014 0f01 	tst.w	r4, #1
  40226e:	bf14      	ite	ne
  402270:	666e      	strne	r6, [r5, #100]	; 0x64
  402272:	662e      	streq	r6, [r5, #96]	; 0x60
  402274:	2001      	movs	r0, #1
  402276:	e7d9      	b.n	40222c <pio_configure_pin_group+0x5c>
  402278:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
  40227c:	f004 0301 	and.w	r3, r4, #1
  402280:	9300      	str	r3, [sp, #0]
  402282:	f3c4 0380 	ubfx	r3, r4, #2, #1
  402286:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  40228a:	bf14      	ite	ne
  40228c:	2200      	movne	r2, #0
  40228e:	2201      	moveq	r2, #1
  402290:	4631      	mov	r1, r6
  402292:	4628      	mov	r0, r5
  402294:	4c03      	ldr	r4, [pc, #12]	; (4022a4 <pio_configure_pin_group+0xd4>)
  402296:	47a0      	blx	r4
  402298:	2001      	movs	r0, #1
  40229a:	e7c7      	b.n	40222c <pio_configure_pin_group+0x5c>
  40229c:	00401f6f 	.word	0x00401f6f
  4022a0:	00401edf 	.word	0x00401edf
  4022a4:	00401fa1 	.word	0x00401fa1

004022a8 <pio_handler_process>:
  4022a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4022ac:	4681      	mov	r9, r0
  4022ae:	460f      	mov	r7, r1
  4022b0:	4b12      	ldr	r3, [pc, #72]	; (4022fc <pio_handler_process+0x54>)
  4022b2:	4798      	blx	r3
  4022b4:	4605      	mov	r5, r0
  4022b6:	4648      	mov	r0, r9
  4022b8:	4b11      	ldr	r3, [pc, #68]	; (402300 <pio_handler_process+0x58>)
  4022ba:	4798      	blx	r3
  4022bc:	4005      	ands	r5, r0
  4022be:	d013      	beq.n	4022e8 <pio_handler_process+0x40>
  4022c0:	4c10      	ldr	r4, [pc, #64]	; (402304 <pio_handler_process+0x5c>)
  4022c2:	f104 0660 	add.w	r6, r4, #96	; 0x60
  4022c6:	e003      	b.n	4022d0 <pio_handler_process+0x28>
  4022c8:	42b4      	cmp	r4, r6
  4022ca:	d00d      	beq.n	4022e8 <pio_handler_process+0x40>
  4022cc:	3410      	adds	r4, #16
  4022ce:	b15d      	cbz	r5, 4022e8 <pio_handler_process+0x40>
  4022d0:	6820      	ldr	r0, [r4, #0]
  4022d2:	42b8      	cmp	r0, r7
  4022d4:	d1f8      	bne.n	4022c8 <pio_handler_process+0x20>
  4022d6:	6861      	ldr	r1, [r4, #4]
  4022d8:	4229      	tst	r1, r5
  4022da:	d0f5      	beq.n	4022c8 <pio_handler_process+0x20>
  4022dc:	68e3      	ldr	r3, [r4, #12]
  4022de:	4798      	blx	r3
  4022e0:	6863      	ldr	r3, [r4, #4]
  4022e2:	ea25 0503 	bic.w	r5, r5, r3
  4022e6:	e7ef      	b.n	4022c8 <pio_handler_process+0x20>
  4022e8:	4b07      	ldr	r3, [pc, #28]	; (402308 <pio_handler_process+0x60>)
  4022ea:	681b      	ldr	r3, [r3, #0]
  4022ec:	b123      	cbz	r3, 4022f8 <pio_handler_process+0x50>
  4022ee:	4b07      	ldr	r3, [pc, #28]	; (40230c <pio_handler_process+0x64>)
  4022f0:	681b      	ldr	r3, [r3, #0]
  4022f2:	b10b      	cbz	r3, 4022f8 <pio_handler_process+0x50>
  4022f4:	4648      	mov	r0, r9
  4022f6:	4798      	blx	r3
  4022f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4022fc:	0040208b 	.word	0x0040208b
  402300:	0040208f 	.word	0x0040208f
  402304:	20000afc 	.word	0x20000afc
  402308:	20000ba4 	.word	0x20000ba4
  40230c:	20000b70 	.word	0x20000b70

00402310 <pio_handler_set>:
  402310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402312:	4c18      	ldr	r4, [pc, #96]	; (402374 <pio_handler_set+0x64>)
  402314:	6826      	ldr	r6, [r4, #0]
  402316:	2e06      	cmp	r6, #6
  402318:	d829      	bhi.n	40236e <pio_handler_set+0x5e>
  40231a:	f04f 0c00 	mov.w	ip, #0
  40231e:	4664      	mov	r4, ip
  402320:	4f15      	ldr	r7, [pc, #84]	; (402378 <pio_handler_set+0x68>)
  402322:	e004      	b.n	40232e <pio_handler_set+0x1e>
  402324:	3401      	adds	r4, #1
  402326:	b2e4      	uxtb	r4, r4
  402328:	46a4      	mov	ip, r4
  40232a:	42a6      	cmp	r6, r4
  40232c:	d309      	bcc.n	402342 <pio_handler_set+0x32>
  40232e:	46a6      	mov	lr, r4
  402330:	0125      	lsls	r5, r4, #4
  402332:	597d      	ldr	r5, [r7, r5]
  402334:	428d      	cmp	r5, r1
  402336:	d1f5      	bne.n	402324 <pio_handler_set+0x14>
  402338:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  40233c:	686d      	ldr	r5, [r5, #4]
  40233e:	4295      	cmp	r5, r2
  402340:	d1f0      	bne.n	402324 <pio_handler_set+0x14>
  402342:	4d0d      	ldr	r5, [pc, #52]	; (402378 <pio_handler_set+0x68>)
  402344:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  402348:	eb05 040e 	add.w	r4, r5, lr
  40234c:	f845 100e 	str.w	r1, [r5, lr]
  402350:	6062      	str	r2, [r4, #4]
  402352:	60a3      	str	r3, [r4, #8]
  402354:	9906      	ldr	r1, [sp, #24]
  402356:	60e1      	str	r1, [r4, #12]
  402358:	3601      	adds	r6, #1
  40235a:	4566      	cmp	r6, ip
  40235c:	bf04      	itt	eq
  40235e:	4905      	ldreq	r1, [pc, #20]	; (402374 <pio_handler_set+0x64>)
  402360:	600e      	streq	r6, [r1, #0]
  402362:	4611      	mov	r1, r2
  402364:	461a      	mov	r2, r3
  402366:	4b05      	ldr	r3, [pc, #20]	; (40237c <pio_handler_set+0x6c>)
  402368:	4798      	blx	r3
  40236a:	2000      	movs	r0, #0
  40236c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40236e:	2001      	movs	r0, #1
  402370:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402372:	bf00      	nop
  402374:	20000b6c 	.word	0x20000b6c
  402378:	20000afc 	.word	0x20000afc
  40237c:	00402055 	.word	0x00402055

00402380 <PIOA_Handler>:
  402380:	b508      	push	{r3, lr}
  402382:	210b      	movs	r1, #11
  402384:	4801      	ldr	r0, [pc, #4]	; (40238c <PIOA_Handler+0xc>)
  402386:	4b02      	ldr	r3, [pc, #8]	; (402390 <PIOA_Handler+0x10>)
  402388:	4798      	blx	r3
  40238a:	bd08      	pop	{r3, pc}
  40238c:	400e0e00 	.word	0x400e0e00
  402390:	004022a9 	.word	0x004022a9

00402394 <PIOB_Handler>:
  402394:	b508      	push	{r3, lr}
  402396:	210c      	movs	r1, #12
  402398:	4801      	ldr	r0, [pc, #4]	; (4023a0 <PIOB_Handler+0xc>)
  40239a:	4b02      	ldr	r3, [pc, #8]	; (4023a4 <PIOB_Handler+0x10>)
  40239c:	4798      	blx	r3
  40239e:	bd08      	pop	{r3, pc}
  4023a0:	400e1000 	.word	0x400e1000
  4023a4:	004022a9 	.word	0x004022a9

004023a8 <PIOC_Handler>:
  4023a8:	b508      	push	{r3, lr}
  4023aa:	210d      	movs	r1, #13
  4023ac:	4801      	ldr	r0, [pc, #4]	; (4023b4 <PIOC_Handler+0xc>)
  4023ae:	4b02      	ldr	r3, [pc, #8]	; (4023b8 <PIOC_Handler+0x10>)
  4023b0:	4798      	blx	r3
  4023b2:	bd08      	pop	{r3, pc}
  4023b4:	400e1200 	.word	0x400e1200
  4023b8:	004022a9 	.word	0x004022a9

004023bc <pio_handler_set_priority>:
  4023bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4023be:	4605      	mov	r5, r0
  4023c0:	460c      	mov	r4, r1
  4023c2:	4617      	mov	r7, r2
  4023c4:	4b18      	ldr	r3, [pc, #96]	; (402428 <pio_handler_set_priority+0x6c>)
  4023c6:	4798      	blx	r3
  4023c8:	4606      	mov	r6, r0
  4023ca:	f04f 31ff 	mov.w	r1, #4294967295
  4023ce:	4628      	mov	r0, r5
  4023d0:	4b16      	ldr	r3, [pc, #88]	; (40242c <pio_handler_set_priority+0x70>)
  4023d2:	4798      	blx	r3
  4023d4:	4628      	mov	r0, r5
  4023d6:	4b16      	ldr	r3, [pc, #88]	; (402430 <pio_handler_set_priority+0x74>)
  4023d8:	4798      	blx	r3
  4023da:	b2e2      	uxtb	r2, r4
  4023dc:	f002 031f 	and.w	r3, r2, #31
  4023e0:	2101      	movs	r1, #1
  4023e2:	4099      	lsls	r1, r3
  4023e4:	0963      	lsrs	r3, r4, #5
  4023e6:	009b      	lsls	r3, r3, #2
  4023e8:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
  4023ec:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
  4023f0:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
  4023f4:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
  4023f8:	2c00      	cmp	r4, #0
  4023fa:	db0d      	blt.n	402418 <pio_handler_set_priority+0x5c>
  4023fc:	013f      	lsls	r7, r7, #4
  4023fe:	b2ff      	uxtb	r7, r7
  402400:	f104 4460 	add.w	r4, r4, #3758096384	; 0xe0000000
  402404:	f504 4461 	add.w	r4, r4, #57600	; 0xe100
  402408:	f884 7300 	strb.w	r7, [r4, #768]	; 0x300
  40240c:	6019      	str	r1, [r3, #0]
  40240e:	4631      	mov	r1, r6
  402410:	4628      	mov	r0, r5
  402412:	4b08      	ldr	r3, [pc, #32]	; (402434 <pio_handler_set_priority+0x78>)
  402414:	4798      	blx	r3
  402416:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402418:	f002 020f 	and.w	r2, r2, #15
  40241c:	013f      	lsls	r7, r7, #4
  40241e:	b2ff      	uxtb	r7, r7
  402420:	4805      	ldr	r0, [pc, #20]	; (402438 <pio_handler_set_priority+0x7c>)
  402422:	5487      	strb	r7, [r0, r2]
  402424:	e7f2      	b.n	40240c <pio_handler_set_priority+0x50>
  402426:	bf00      	nop
  402428:	0040208f 	.word	0x0040208f
  40242c:	00402087 	.word	0x00402087
  402430:	0040208b 	.word	0x0040208b
  402434:	00402083 	.word	0x00402083
  402438:	e000ed14 	.word	0xe000ed14

0040243c <pmc_switch_mck_to_pllack>:
  40243c:	4a17      	ldr	r2, [pc, #92]	; (40249c <pmc_switch_mck_to_pllack+0x60>)
  40243e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  402440:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  402444:	4318      	orrs	r0, r3
  402446:	6310      	str	r0, [r2, #48]	; 0x30
  402448:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40244a:	f013 0f08 	tst.w	r3, #8
  40244e:	d10a      	bne.n	402466 <pmc_switch_mck_to_pllack+0x2a>
  402450:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402454:	4911      	ldr	r1, [pc, #68]	; (40249c <pmc_switch_mck_to_pllack+0x60>)
  402456:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  402458:	f012 0f08 	tst.w	r2, #8
  40245c:	d103      	bne.n	402466 <pmc_switch_mck_to_pllack+0x2a>
  40245e:	3b01      	subs	r3, #1
  402460:	d1f9      	bne.n	402456 <pmc_switch_mck_to_pllack+0x1a>
  402462:	2001      	movs	r0, #1
  402464:	4770      	bx	lr
  402466:	4a0d      	ldr	r2, [pc, #52]	; (40249c <pmc_switch_mck_to_pllack+0x60>)
  402468:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40246a:	f023 0303 	bic.w	r3, r3, #3
  40246e:	f043 0302 	orr.w	r3, r3, #2
  402472:	6313      	str	r3, [r2, #48]	; 0x30
  402474:	6e93      	ldr	r3, [r2, #104]	; 0x68
  402476:	f013 0f08 	tst.w	r3, #8
  40247a:	d10a      	bne.n	402492 <pmc_switch_mck_to_pllack+0x56>
  40247c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402480:	4906      	ldr	r1, [pc, #24]	; (40249c <pmc_switch_mck_to_pllack+0x60>)
  402482:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  402484:	f012 0f08 	tst.w	r2, #8
  402488:	d105      	bne.n	402496 <pmc_switch_mck_to_pllack+0x5a>
  40248a:	3b01      	subs	r3, #1
  40248c:	d1f9      	bne.n	402482 <pmc_switch_mck_to_pllack+0x46>
  40248e:	2001      	movs	r0, #1
  402490:	4770      	bx	lr
  402492:	2000      	movs	r0, #0
  402494:	4770      	bx	lr
  402496:	2000      	movs	r0, #0
  402498:	4770      	bx	lr
  40249a:	bf00      	nop
  40249c:	400e0400 	.word	0x400e0400

004024a0 <pmc_switch_sclk_to_32kxtal>:
  4024a0:	2801      	cmp	r0, #1
  4024a2:	d003      	beq.n	4024ac <pmc_switch_sclk_to_32kxtal+0xc>
  4024a4:	4a05      	ldr	r2, [pc, #20]	; (4024bc <pmc_switch_sclk_to_32kxtal+0x1c>)
  4024a6:	4b06      	ldr	r3, [pc, #24]	; (4024c0 <pmc_switch_sclk_to_32kxtal+0x20>)
  4024a8:	601a      	str	r2, [r3, #0]
  4024aa:	4770      	bx	lr
  4024ac:	4a04      	ldr	r2, [pc, #16]	; (4024c0 <pmc_switch_sclk_to_32kxtal+0x20>)
  4024ae:	6893      	ldr	r3, [r2, #8]
  4024b0:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  4024b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4024b8:	6093      	str	r3, [r2, #8]
  4024ba:	e7f3      	b.n	4024a4 <pmc_switch_sclk_to_32kxtal+0x4>
  4024bc:	a5000008 	.word	0xa5000008
  4024c0:	400e1410 	.word	0x400e1410

004024c4 <pmc_osc_is_ready_32kxtal>:
  4024c4:	4b05      	ldr	r3, [pc, #20]	; (4024dc <pmc_osc_is_ready_32kxtal+0x18>)
  4024c6:	695b      	ldr	r3, [r3, #20]
  4024c8:	f013 0f80 	tst.w	r3, #128	; 0x80
  4024cc:	bf1d      	ittte	ne
  4024ce:	4b04      	ldrne	r3, [pc, #16]	; (4024e0 <pmc_osc_is_ready_32kxtal+0x1c>)
  4024d0:	6e98      	ldrne	r0, [r3, #104]	; 0x68
  4024d2:	f3c0 10c0 	ubfxne	r0, r0, #7, #1
  4024d6:	2000      	moveq	r0, #0
  4024d8:	4770      	bx	lr
  4024da:	bf00      	nop
  4024dc:	400e1410 	.word	0x400e1410
  4024e0:	400e0400 	.word	0x400e0400

004024e4 <pmc_switch_mainck_to_xtal>:
  4024e4:	b9c8      	cbnz	r0, 40251a <pmc_switch_mainck_to_xtal+0x36>
  4024e6:	4a11      	ldr	r2, [pc, #68]	; (40252c <pmc_switch_mainck_to_xtal+0x48>)
  4024e8:	6a13      	ldr	r3, [r2, #32]
  4024ea:	0209      	lsls	r1, r1, #8
  4024ec:	b289      	uxth	r1, r1
  4024ee:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4024f2:	f023 0303 	bic.w	r3, r3, #3
  4024f6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4024fa:	f043 0301 	orr.w	r3, r3, #1
  4024fe:	430b      	orrs	r3, r1
  402500:	6213      	str	r3, [r2, #32]
  402502:	6e93      	ldr	r3, [r2, #104]	; 0x68
  402504:	f013 0f01 	tst.w	r3, #1
  402508:	d0fb      	beq.n	402502 <pmc_switch_mainck_to_xtal+0x1e>
  40250a:	4a08      	ldr	r2, [pc, #32]	; (40252c <pmc_switch_mainck_to_xtal+0x48>)
  40250c:	6a13      	ldr	r3, [r2, #32]
  40250e:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  402512:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  402516:	6213      	str	r3, [r2, #32]
  402518:	4770      	bx	lr
  40251a:	4904      	ldr	r1, [pc, #16]	; (40252c <pmc_switch_mainck_to_xtal+0x48>)
  40251c:	6a0b      	ldr	r3, [r1, #32]
  40251e:	4a04      	ldr	r2, [pc, #16]	; (402530 <pmc_switch_mainck_to_xtal+0x4c>)
  402520:	401a      	ands	r2, r3
  402522:	4b04      	ldr	r3, [pc, #16]	; (402534 <pmc_switch_mainck_to_xtal+0x50>)
  402524:	4313      	orrs	r3, r2
  402526:	620b      	str	r3, [r1, #32]
  402528:	4770      	bx	lr
  40252a:	bf00      	nop
  40252c:	400e0400 	.word	0x400e0400
  402530:	fec8fffc 	.word	0xfec8fffc
  402534:	01370002 	.word	0x01370002

00402538 <pmc_osc_is_ready_mainck>:
  402538:	4b02      	ldr	r3, [pc, #8]	; (402544 <pmc_osc_is_ready_mainck+0xc>)
  40253a:	6e98      	ldr	r0, [r3, #104]	; 0x68
  40253c:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  402540:	4770      	bx	lr
  402542:	bf00      	nop
  402544:	400e0400 	.word	0x400e0400

00402548 <pmc_disable_pllack>:
  402548:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40254c:	4b01      	ldr	r3, [pc, #4]	; (402554 <pmc_disable_pllack+0xc>)
  40254e:	629a      	str	r2, [r3, #40]	; 0x28
  402550:	4770      	bx	lr
  402552:	bf00      	nop
  402554:	400e0400 	.word	0x400e0400

00402558 <pmc_is_locked_pllack>:
  402558:	4b02      	ldr	r3, [pc, #8]	; (402564 <pmc_is_locked_pllack+0xc>)
  40255a:	6e98      	ldr	r0, [r3, #104]	; 0x68
  40255c:	f000 0002 	and.w	r0, r0, #2
  402560:	4770      	bx	lr
  402562:	bf00      	nop
  402564:	400e0400 	.word	0x400e0400

00402568 <pmc_enable_periph_clk>:
  402568:	2822      	cmp	r0, #34	; 0x22
  40256a:	d81e      	bhi.n	4025aa <pmc_enable_periph_clk+0x42>
  40256c:	281f      	cmp	r0, #31
  40256e:	d80c      	bhi.n	40258a <pmc_enable_periph_clk+0x22>
  402570:	4b11      	ldr	r3, [pc, #68]	; (4025b8 <pmc_enable_periph_clk+0x50>)
  402572:	699a      	ldr	r2, [r3, #24]
  402574:	2301      	movs	r3, #1
  402576:	4083      	lsls	r3, r0
  402578:	4393      	bics	r3, r2
  40257a:	d018      	beq.n	4025ae <pmc_enable_periph_clk+0x46>
  40257c:	2301      	movs	r3, #1
  40257e:	fa03 f000 	lsl.w	r0, r3, r0
  402582:	4b0d      	ldr	r3, [pc, #52]	; (4025b8 <pmc_enable_periph_clk+0x50>)
  402584:	6118      	str	r0, [r3, #16]
  402586:	2000      	movs	r0, #0
  402588:	4770      	bx	lr
  40258a:	3820      	subs	r0, #32
  40258c:	4b0a      	ldr	r3, [pc, #40]	; (4025b8 <pmc_enable_periph_clk+0x50>)
  40258e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  402592:	2301      	movs	r3, #1
  402594:	4083      	lsls	r3, r0
  402596:	4393      	bics	r3, r2
  402598:	d00b      	beq.n	4025b2 <pmc_enable_periph_clk+0x4a>
  40259a:	2301      	movs	r3, #1
  40259c:	fa03 f000 	lsl.w	r0, r3, r0
  4025a0:	4b05      	ldr	r3, [pc, #20]	; (4025b8 <pmc_enable_periph_clk+0x50>)
  4025a2:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
  4025a6:	2000      	movs	r0, #0
  4025a8:	4770      	bx	lr
  4025aa:	2001      	movs	r0, #1
  4025ac:	4770      	bx	lr
  4025ae:	2000      	movs	r0, #0
  4025b0:	4770      	bx	lr
  4025b2:	2000      	movs	r0, #0
  4025b4:	4770      	bx	lr
  4025b6:	bf00      	nop
  4025b8:	400e0400 	.word	0x400e0400

004025bc <rtc_set_hour_mode>:
  4025bc:	b921      	cbnz	r1, 4025c8 <rtc_set_hour_mode+0xc>
  4025be:	6843      	ldr	r3, [r0, #4]
  4025c0:	f023 0301 	bic.w	r3, r3, #1
  4025c4:	6043      	str	r3, [r0, #4]
  4025c6:	4770      	bx	lr
  4025c8:	6843      	ldr	r3, [r0, #4]
  4025ca:	f043 0301 	orr.w	r3, r3, #1
  4025ce:	6043      	str	r3, [r0, #4]
  4025d0:	4770      	bx	lr

004025d2 <rtc_get_time>:
  4025d2:	b430      	push	{r4, r5}
  4025d4:	6885      	ldr	r5, [r0, #8]
  4025d6:	6884      	ldr	r4, [r0, #8]
  4025d8:	42a5      	cmp	r5, r4
  4025da:	d003      	beq.n	4025e4 <rtc_get_time+0x12>
  4025dc:	6885      	ldr	r5, [r0, #8]
  4025de:	6884      	ldr	r4, [r0, #8]
  4025e0:	42ac      	cmp	r4, r5
  4025e2:	d1fb      	bne.n	4025dc <rtc_get_time+0xa>
  4025e4:	b161      	cbz	r1, 402600 <rtc_get_time+0x2e>
  4025e6:	f3c4 5001 	ubfx	r0, r4, #20, #2
  4025ea:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  4025ee:	f3c4 4003 	ubfx	r0, r4, #16, #4
  4025f2:	eb00 0045 	add.w	r0, r0, r5, lsl #1
  4025f6:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
  4025fa:	bf18      	it	ne
  4025fc:	300c      	addne	r0, #12
  4025fe:	6008      	str	r0, [r1, #0]
  402600:	b142      	cbz	r2, 402614 <rtc_get_time+0x42>
  402602:	f3c4 3102 	ubfx	r1, r4, #12, #3
  402606:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  40260a:	f3c4 2003 	ubfx	r0, r4, #8, #4
  40260e:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  402612:	6011      	str	r1, [r2, #0]
  402614:	b143      	cbz	r3, 402628 <rtc_get_time+0x56>
  402616:	f3c4 1202 	ubfx	r2, r4, #4, #3
  40261a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  40261e:	f004 040f 	and.w	r4, r4, #15
  402622:	eb04 0442 	add.w	r4, r4, r2, lsl #1
  402626:	601c      	str	r4, [r3, #0]
  402628:	bc30      	pop	{r4, r5}
  40262a:	4770      	bx	lr

0040262c <rtc_set_time>:
  40262c:	b4f0      	push	{r4, r5, r6, r7}
  40262e:	6844      	ldr	r4, [r0, #4]
  402630:	f014 0f01 	tst.w	r4, #1
  402634:	d005      	beq.n	402642 <rtc_set_time+0x16>
  402636:	290c      	cmp	r1, #12
  402638:	d93d      	bls.n	4026b6 <rtc_set_time+0x8a>
  40263a:	390c      	subs	r1, #12
  40263c:	f44f 0780 	mov.w	r7, #4194304	; 0x400000
  402640:	e000      	b.n	402644 <rtc_set_time+0x18>
  402642:	2700      	movs	r7, #0
  402644:	4c1d      	ldr	r4, [pc, #116]	; (4026bc <rtc_set_time+0x90>)
  402646:	fba4 5603 	umull	r5, r6, r4, r3
  40264a:	08f6      	lsrs	r6, r6, #3
  40264c:	eb06 0586 	add.w	r5, r6, r6, lsl #2
  402650:	eba3 0345 	sub.w	r3, r3, r5, lsl #1
  402654:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  402658:	fba4 6502 	umull	r6, r5, r4, r2
  40265c:	08ed      	lsrs	r5, r5, #3
  40265e:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  402662:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  402666:	eba2 0545 	sub.w	r5, r2, r5, lsl #1
  40266a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  40266e:	433b      	orrs	r3, r7
  402670:	fba4 4201 	umull	r4, r2, r4, r1
  402674:	08d2      	lsrs	r2, r2, #3
  402676:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
  40267a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  40267e:	eba1 0142 	sub.w	r1, r1, r2, lsl #1
  402682:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  402686:	6983      	ldr	r3, [r0, #24]
  402688:	f013 0f04 	tst.w	r3, #4
  40268c:	d0fb      	beq.n	402686 <rtc_set_time+0x5a>
  40268e:	6803      	ldr	r3, [r0, #0]
  402690:	f043 0301 	orr.w	r3, r3, #1
  402694:	6003      	str	r3, [r0, #0]
  402696:	6983      	ldr	r3, [r0, #24]
  402698:	f013 0f01 	tst.w	r3, #1
  40269c:	d0fb      	beq.n	402696 <rtc_set_time+0x6a>
  40269e:	2301      	movs	r3, #1
  4026a0:	61c3      	str	r3, [r0, #28]
  4026a2:	6081      	str	r1, [r0, #8]
  4026a4:	6803      	ldr	r3, [r0, #0]
  4026a6:	f023 0301 	bic.w	r3, r3, #1
  4026aa:	6003      	str	r3, [r0, #0]
  4026ac:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  4026ae:	f000 0001 	and.w	r0, r0, #1
  4026b2:	bcf0      	pop	{r4, r5, r6, r7}
  4026b4:	4770      	bx	lr
  4026b6:	2700      	movs	r7, #0
  4026b8:	e7c4      	b.n	402644 <rtc_set_time+0x18>
  4026ba:	bf00      	nop
  4026bc:	cccccccd 	.word	0xcccccccd

004026c0 <rtc_get_date>:
  4026c0:	b4f0      	push	{r4, r5, r6, r7}
  4026c2:	9e04      	ldr	r6, [sp, #16]
  4026c4:	68c5      	ldr	r5, [r0, #12]
  4026c6:	68c4      	ldr	r4, [r0, #12]
  4026c8:	42a5      	cmp	r5, r4
  4026ca:	d003      	beq.n	4026d4 <rtc_get_date+0x14>
  4026cc:	68c5      	ldr	r5, [r0, #12]
  4026ce:	68c4      	ldr	r4, [r0, #12]
  4026d0:	42ac      	cmp	r4, r5
  4026d2:	d1fb      	bne.n	4026cc <rtc_get_date+0xc>
  4026d4:	b199      	cbz	r1, 4026fe <rtc_get_date+0x3e>
  4026d6:	f3c4 3003 	ubfx	r0, r4, #12, #4
  4026da:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4026de:	f3c4 2703 	ubfx	r7, r4, #8, #4
  4026e2:	eb07 0740 	add.w	r7, r7, r0, lsl #1
  4026e6:	f3c4 1002 	ubfx	r0, r4, #4, #3
  4026ea:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  4026ee:	f004 000f 	and.w	r0, r4, #15
  4026f2:	eb00 0045 	add.w	r0, r0, r5, lsl #1
  4026f6:	2564      	movs	r5, #100	; 0x64
  4026f8:	fb05 7000 	mla	r0, r5, r0, r7
  4026fc:	6008      	str	r0, [r1, #0]
  4026fe:	b142      	cbz	r2, 402712 <rtc_get_date+0x52>
  402700:	f3c4 5000 	ubfx	r0, r4, #20, #1
  402704:	0081      	lsls	r1, r0, #2
  402706:	4408      	add	r0, r1
  402708:	f3c4 4103 	ubfx	r1, r4, #16, #4
  40270c:	eb01 0140 	add.w	r1, r1, r0, lsl #1
  402710:	6011      	str	r1, [r2, #0]
  402712:	b143      	cbz	r3, 402726 <rtc_get_date+0x66>
  402714:	f3c4 7201 	ubfx	r2, r4, #28, #2
  402718:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  40271c:	f3c4 6103 	ubfx	r1, r4, #24, #4
  402720:	eb01 0242 	add.w	r2, r1, r2, lsl #1
  402724:	601a      	str	r2, [r3, #0]
  402726:	b116      	cbz	r6, 40272e <rtc_get_date+0x6e>
  402728:	f3c4 5442 	ubfx	r4, r4, #21, #3
  40272c:	6034      	str	r4, [r6, #0]
  40272e:	bcf0      	pop	{r4, r5, r6, r7}
  402730:	4770      	bx	lr
	...

00402734 <rtc_set_date>:
  402734:	b470      	push	{r4, r5, r6}
  402736:	4d2a      	ldr	r5, [pc, #168]	; (4027e0 <rtc_set_date+0xac>)
  402738:	fba5 4603 	umull	r4, r6, r5, r3
  40273c:	08f6      	lsrs	r6, r6, #3
  40273e:	9c03      	ldr	r4, [sp, #12]
  402740:	0564      	lsls	r4, r4, #21
  402742:	ea44 7406 	orr.w	r4, r4, r6, lsl #28
  402746:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  40274a:	eba3 0346 	sub.w	r3, r3, r6, lsl #1
  40274e:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
  402752:	fba5 6402 	umull	r6, r4, r5, r2
  402756:	08e4      	lsrs	r4, r4, #3
  402758:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
  40275c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402760:	eba2 0244 	sub.w	r2, r2, r4, lsl #1
  402764:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  402768:	4b1e      	ldr	r3, [pc, #120]	; (4027e4 <rtc_set_date+0xb0>)
  40276a:	fba3 4301 	umull	r4, r3, r3, r1
  40276e:	099b      	lsrs	r3, r3, #6
  402770:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
  402774:	4b1c      	ldr	r3, [pc, #112]	; (4027e8 <rtc_set_date+0xb4>)
  402776:	fba3 4301 	umull	r4, r3, r3, r1
  40277a:	095b      	lsrs	r3, r3, #5
  40277c:	fba5 6403 	umull	r6, r4, r5, r3
  402780:	08e4      	lsrs	r4, r4, #3
  402782:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402786:	eba3 0344 	sub.w	r3, r3, r4, lsl #1
  40278a:	431a      	orrs	r2, r3
  40278c:	fba5 4301 	umull	r4, r3, r5, r1
  402790:	08db      	lsrs	r3, r3, #3
  402792:	eb03 0483 	add.w	r4, r3, r3, lsl #2
  402796:	eba1 0144 	sub.w	r1, r1, r4, lsl #1
  40279a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
  40279e:	fba5 1503 	umull	r1, r5, r5, r3
  4027a2:	08ed      	lsrs	r5, r5, #3
  4027a4:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  4027a8:	eba3 0545 	sub.w	r5, r3, r5, lsl #1
  4027ac:	ea42 3205 	orr.w	r2, r2, r5, lsl #12
  4027b0:	6983      	ldr	r3, [r0, #24]
  4027b2:	f013 0f04 	tst.w	r3, #4
  4027b6:	d0fb      	beq.n	4027b0 <rtc_set_date+0x7c>
  4027b8:	6803      	ldr	r3, [r0, #0]
  4027ba:	f043 0302 	orr.w	r3, r3, #2
  4027be:	6003      	str	r3, [r0, #0]
  4027c0:	6983      	ldr	r3, [r0, #24]
  4027c2:	f013 0f01 	tst.w	r3, #1
  4027c6:	d0fb      	beq.n	4027c0 <rtc_set_date+0x8c>
  4027c8:	2301      	movs	r3, #1
  4027ca:	61c3      	str	r3, [r0, #28]
  4027cc:	60c2      	str	r2, [r0, #12]
  4027ce:	6803      	ldr	r3, [r0, #0]
  4027d0:	f023 0302 	bic.w	r3, r3, #2
  4027d4:	6003      	str	r3, [r0, #0]
  4027d6:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  4027d8:	f000 0002 	and.w	r0, r0, #2
  4027dc:	bc70      	pop	{r4, r5, r6}
  4027de:	4770      	bx	lr
  4027e0:	cccccccd 	.word	0xcccccccd
  4027e4:	10624dd3 	.word	0x10624dd3
  4027e8:	51eb851f 	.word	0x51eb851f

004027ec <spi_enable_clock>:
  4027ec:	b508      	push	{r3, lr}
  4027ee:	2015      	movs	r0, #21
  4027f0:	4b01      	ldr	r3, [pc, #4]	; (4027f8 <spi_enable_clock+0xc>)
  4027f2:	4798      	blx	r3
  4027f4:	bd08      	pop	{r3, pc}
  4027f6:	bf00      	nop
  4027f8:	00402569 	.word	0x00402569

004027fc <spi_set_peripheral_chip_select_value>:
  4027fc:	6843      	ldr	r3, [r0, #4]
  4027fe:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  402802:	6043      	str	r3, [r0, #4]
  402804:	6843      	ldr	r3, [r0, #4]
  402806:	0409      	lsls	r1, r1, #16
  402808:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  40280c:	4319      	orrs	r1, r3
  40280e:	6041      	str	r1, [r0, #4]
  402810:	4770      	bx	lr

00402812 <spi_set_delay_between_chip_select>:
  402812:	6843      	ldr	r3, [r0, #4]
  402814:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  402818:	6043      	str	r3, [r0, #4]
  40281a:	6843      	ldr	r3, [r0, #4]
  40281c:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
  402820:	6041      	str	r1, [r0, #4]
  402822:	4770      	bx	lr

00402824 <spi_set_clock_polarity>:
  402824:	b932      	cbnz	r2, 402834 <spi_set_clock_polarity+0x10>
  402826:	eb00 0081 	add.w	r0, r0, r1, lsl #2
  40282a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40282c:	f023 0301 	bic.w	r3, r3, #1
  402830:	6303      	str	r3, [r0, #48]	; 0x30
  402832:	4770      	bx	lr
  402834:	eb00 0081 	add.w	r0, r0, r1, lsl #2
  402838:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40283a:	f043 0301 	orr.w	r3, r3, #1
  40283e:	6303      	str	r3, [r0, #48]	; 0x30
  402840:	4770      	bx	lr

00402842 <spi_set_clock_phase>:
  402842:	b932      	cbnz	r2, 402852 <spi_set_clock_phase+0x10>
  402844:	eb00 0081 	add.w	r0, r0, r1, lsl #2
  402848:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40284a:	f023 0302 	bic.w	r3, r3, #2
  40284e:	6303      	str	r3, [r0, #48]	; 0x30
  402850:	4770      	bx	lr
  402852:	eb00 0081 	add.w	r0, r0, r1, lsl #2
  402856:	6b03      	ldr	r3, [r0, #48]	; 0x30
  402858:	f043 0302 	orr.w	r3, r3, #2
  40285c:	6303      	str	r3, [r0, #48]	; 0x30
  40285e:	4770      	bx	lr

00402860 <spi_configure_cs_behavior>:
  402860:	2a04      	cmp	r2, #4
  402862:	d003      	beq.n	40286c <spi_configure_cs_behavior+0xc>
  402864:	b16a      	cbz	r2, 402882 <spi_configure_cs_behavior+0x22>
  402866:	2a08      	cmp	r2, #8
  402868:	d016      	beq.n	402898 <spi_configure_cs_behavior+0x38>
  40286a:	4770      	bx	lr
  40286c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
  402870:	6b03      	ldr	r3, [r0, #48]	; 0x30
  402872:	f023 0308 	bic.w	r3, r3, #8
  402876:	6303      	str	r3, [r0, #48]	; 0x30
  402878:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40287a:	f043 0304 	orr.w	r3, r3, #4
  40287e:	6303      	str	r3, [r0, #48]	; 0x30
  402880:	4770      	bx	lr
  402882:	eb00 0081 	add.w	r0, r0, r1, lsl #2
  402886:	6b03      	ldr	r3, [r0, #48]	; 0x30
  402888:	f023 0308 	bic.w	r3, r3, #8
  40288c:	6303      	str	r3, [r0, #48]	; 0x30
  40288e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  402890:	f023 0304 	bic.w	r3, r3, #4
  402894:	6303      	str	r3, [r0, #48]	; 0x30
  402896:	4770      	bx	lr
  402898:	eb00 0081 	add.w	r0, r0, r1, lsl #2
  40289c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40289e:	f043 0308 	orr.w	r3, r3, #8
  4028a2:	6303      	str	r3, [r0, #48]	; 0x30
  4028a4:	e7e1      	b.n	40286a <spi_configure_cs_behavior+0xa>

004028a6 <spi_set_bits_per_transfer>:
  4028a6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
  4028aa:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4028ac:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  4028b0:	630b      	str	r3, [r1, #48]	; 0x30
  4028b2:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4028b4:	431a      	orrs	r2, r3
  4028b6:	630a      	str	r2, [r1, #48]	; 0x30
  4028b8:	4770      	bx	lr

004028ba <spi_calc_baudrate_div>:
  4028ba:	1e43      	subs	r3, r0, #1
  4028bc:	4419      	add	r1, r3
  4028be:	fbb1 f0f0 	udiv	r0, r1, r0
  4028c2:	1e43      	subs	r3, r0, #1
  4028c4:	2bfe      	cmp	r3, #254	; 0xfe
  4028c6:	bf94      	ite	ls
  4028c8:	b200      	sxthls	r0, r0
  4028ca:	f04f 30ff 	movhi.w	r0, #4294967295
  4028ce:	4770      	bx	lr

004028d0 <spi_set_baudrate_div>:
  4028d0:	b172      	cbz	r2, 4028f0 <spi_set_baudrate_div+0x20>
  4028d2:	b410      	push	{r4}
  4028d4:	4614      	mov	r4, r2
  4028d6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
  4028da:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4028dc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4028e0:	630b      	str	r3, [r1, #48]	; 0x30
  4028e2:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4028e4:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  4028e8:	630a      	str	r2, [r1, #48]	; 0x30
  4028ea:	2000      	movs	r0, #0
  4028ec:	bc10      	pop	{r4}
  4028ee:	4770      	bx	lr
  4028f0:	f04f 30ff 	mov.w	r0, #4294967295
  4028f4:	4770      	bx	lr

004028f6 <spi_set_transfer_delay>:
  4028f6:	b410      	push	{r4}
  4028f8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
  4028fc:	6b08      	ldr	r0, [r1, #48]	; 0x30
  4028fe:	b280      	uxth	r0, r0
  402900:	6308      	str	r0, [r1, #48]	; 0x30
  402902:	6b0c      	ldr	r4, [r1, #48]	; 0x30
  402904:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
  402908:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40290c:	630b      	str	r3, [r1, #48]	; 0x30
  40290e:	bc10      	pop	{r4}
  402910:	4770      	bx	lr
	...

00402914 <twi_set_speed>:
  402914:	4b2a      	ldr	r3, [pc, #168]	; (4029c0 <twi_set_speed+0xac>)
  402916:	4299      	cmp	r1, r3
  402918:	d849      	bhi.n	4029ae <twi_set_speed+0x9a>
  40291a:	f5a3 537a 	sub.w	r3, r3, #16000	; 0x3e80
  40291e:	4299      	cmp	r1, r3
  402920:	d92b      	bls.n	40297a <twi_set_speed+0x66>
  402922:	b410      	push	{r4}
  402924:	4c27      	ldr	r4, [pc, #156]	; (4029c4 <twi_set_speed+0xb0>)
  402926:	fba4 3402 	umull	r3, r4, r4, r2
  40292a:	0ba4      	lsrs	r4, r4, #14
  40292c:	3c04      	subs	r4, #4
  40292e:	4b26      	ldr	r3, [pc, #152]	; (4029c8 <twi_set_speed+0xb4>)
  402930:	440b      	add	r3, r1
  402932:	009b      	lsls	r3, r3, #2
  402934:	fbb2 f2f3 	udiv	r2, r2, r3
  402938:	3a04      	subs	r2, #4
  40293a:	2cff      	cmp	r4, #255	; 0xff
  40293c:	d939      	bls.n	4029b2 <twi_set_speed+0x9e>
  40293e:	2100      	movs	r1, #0
  402940:	3101      	adds	r1, #1
  402942:	0864      	lsrs	r4, r4, #1
  402944:	2cff      	cmp	r4, #255	; 0xff
  402946:	d90d      	bls.n	402964 <twi_set_speed+0x50>
  402948:	2907      	cmp	r1, #7
  40294a:	d1f9      	bne.n	402940 <twi_set_speed+0x2c>
  40294c:	0213      	lsls	r3, r2, #8
  40294e:	b29b      	uxth	r3, r3
  402950:	0409      	lsls	r1, r1, #16
  402952:	f401 21e0 	and.w	r1, r1, #458752	; 0x70000
  402956:	430b      	orrs	r3, r1
  402958:	b2e4      	uxtb	r4, r4
  40295a:	4323      	orrs	r3, r4
  40295c:	6103      	str	r3, [r0, #16]
  40295e:	2000      	movs	r0, #0
  402960:	bc10      	pop	{r4}
  402962:	4770      	bx	lr
  402964:	2aff      	cmp	r2, #255	; 0xff
  402966:	d9f1      	bls.n	40294c <twi_set_speed+0x38>
  402968:	2906      	cmp	r1, #6
  40296a:	d8ef      	bhi.n	40294c <twi_set_speed+0x38>
  40296c:	3101      	adds	r1, #1
  40296e:	0852      	lsrs	r2, r2, #1
  402970:	2aff      	cmp	r2, #255	; 0xff
  402972:	d9eb      	bls.n	40294c <twi_set_speed+0x38>
  402974:	2906      	cmp	r1, #6
  402976:	d9f9      	bls.n	40296c <twi_set_speed+0x58>
  402978:	e7e8      	b.n	40294c <twi_set_speed+0x38>
  40297a:	0049      	lsls	r1, r1, #1
  40297c:	fbb2 f2f1 	udiv	r2, r2, r1
  402980:	3a04      	subs	r2, #4
  402982:	2aff      	cmp	r2, #255	; 0xff
  402984:	d911      	bls.n	4029aa <twi_set_speed+0x96>
  402986:	2300      	movs	r3, #0
  402988:	3301      	adds	r3, #1
  40298a:	0852      	lsrs	r2, r2, #1
  40298c:	2aff      	cmp	r2, #255	; 0xff
  40298e:	d901      	bls.n	402994 <twi_set_speed+0x80>
  402990:	2b07      	cmp	r3, #7
  402992:	d1f9      	bne.n	402988 <twi_set_speed+0x74>
  402994:	0211      	lsls	r1, r2, #8
  402996:	b289      	uxth	r1, r1
  402998:	041b      	lsls	r3, r3, #16
  40299a:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
  40299e:	430b      	orrs	r3, r1
  4029a0:	b2d2      	uxtb	r2, r2
  4029a2:	431a      	orrs	r2, r3
  4029a4:	6102      	str	r2, [r0, #16]
  4029a6:	2000      	movs	r0, #0
  4029a8:	4770      	bx	lr
  4029aa:	2300      	movs	r3, #0
  4029ac:	e7f2      	b.n	402994 <twi_set_speed+0x80>
  4029ae:	2001      	movs	r0, #1
  4029b0:	4770      	bx	lr
  4029b2:	2aff      	cmp	r2, #255	; 0xff
  4029b4:	bf88      	it	hi
  4029b6:	2100      	movhi	r1, #0
  4029b8:	d8d8      	bhi.n	40296c <twi_set_speed+0x58>
  4029ba:	2100      	movs	r1, #0
  4029bc:	e7c6      	b.n	40294c <twi_set_speed+0x38>
  4029be:	bf00      	nop
  4029c0:	00061a80 	.word	0x00061a80
  4029c4:	057619f1 	.word	0x057619f1
  4029c8:	3ffd1200 	.word	0x3ffd1200

004029cc <twi_master_init>:
  4029cc:	b538      	push	{r3, r4, r5, lr}
  4029ce:	4604      	mov	r4, r0
  4029d0:	460d      	mov	r5, r1
  4029d2:	f04f 33ff 	mov.w	r3, #4294967295
  4029d6:	6283      	str	r3, [r0, #40]	; 0x28
  4029d8:	6a03      	ldr	r3, [r0, #32]
  4029da:	2380      	movs	r3, #128	; 0x80
  4029dc:	6003      	str	r3, [r0, #0]
  4029de:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4029e0:	2308      	movs	r3, #8
  4029e2:	6003      	str	r3, [r0, #0]
  4029e4:	2320      	movs	r3, #32
  4029e6:	6003      	str	r3, [r0, #0]
  4029e8:	2304      	movs	r3, #4
  4029ea:	6003      	str	r3, [r0, #0]
  4029ec:	680a      	ldr	r2, [r1, #0]
  4029ee:	6849      	ldr	r1, [r1, #4]
  4029f0:	4b05      	ldr	r3, [pc, #20]	; (402a08 <twi_master_init+0x3c>)
  4029f2:	4798      	blx	r3
  4029f4:	2801      	cmp	r0, #1
  4029f6:	bf14      	ite	ne
  4029f8:	2000      	movne	r0, #0
  4029fa:	2001      	moveq	r0, #1
  4029fc:	7a6b      	ldrb	r3, [r5, #9]
  4029fe:	2b01      	cmp	r3, #1
  402a00:	bf04      	itt	eq
  402a02:	2340      	moveq	r3, #64	; 0x40
  402a04:	6023      	streq	r3, [r4, #0]
  402a06:	bd38      	pop	{r3, r4, r5, pc}
  402a08:	00402915 	.word	0x00402915

00402a0c <twi_mk_addr>:
  402a0c:	460a      	mov	r2, r1
  402a0e:	b159      	cbz	r1, 402a28 <twi_mk_addr+0x1c>
  402a10:	7803      	ldrb	r3, [r0, #0]
  402a12:	2901      	cmp	r1, #1
  402a14:	bfc4      	itt	gt
  402a16:	7841      	ldrbgt	r1, [r0, #1]
  402a18:	ea41 2303 	orrgt.w	r3, r1, r3, lsl #8
  402a1c:	2a02      	cmp	r2, #2
  402a1e:	dd04      	ble.n	402a2a <twi_mk_addr+0x1e>
  402a20:	7882      	ldrb	r2, [r0, #2]
  402a22:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
  402a26:	e000      	b.n	402a2a <twi_mk_addr+0x1e>
  402a28:	2300      	movs	r3, #0
  402a2a:	4618      	mov	r0, r3
  402a2c:	4770      	bx	lr
	...

00402a30 <twi_master_read>:
  402a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402a32:	68cc      	ldr	r4, [r1, #12]
  402a34:	2c00      	cmp	r4, #0
  402a36:	d04f      	beq.n	402ad8 <twi_master_read+0xa8>
  402a38:	460b      	mov	r3, r1
  402a3a:	4605      	mov	r5, r0
  402a3c:	688e      	ldr	r6, [r1, #8]
  402a3e:	2000      	movs	r0, #0
  402a40:	6068      	str	r0, [r5, #4]
  402a42:	684a      	ldr	r2, [r1, #4]
  402a44:	0212      	lsls	r2, r2, #8
  402a46:	f402 7240 	and.w	r2, r2, #768	; 0x300
  402a4a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
  402a4e:	7c09      	ldrb	r1, [r1, #16]
  402a50:	0409      	lsls	r1, r1, #16
  402a52:	f401 01fe 	and.w	r1, r1, #8323072	; 0x7f0000
  402a56:	430a      	orrs	r2, r1
  402a58:	606a      	str	r2, [r5, #4]
  402a5a:	60e8      	str	r0, [r5, #12]
  402a5c:	6859      	ldr	r1, [r3, #4]
  402a5e:	4618      	mov	r0, r3
  402a60:	4b22      	ldr	r3, [pc, #136]	; (402aec <twi_master_read+0xbc>)
  402a62:	4798      	blx	r3
  402a64:	60e8      	str	r0, [r5, #12]
  402a66:	2c01      	cmp	r4, #1
  402a68:	d00f      	beq.n	402a8a <twi_master_read+0x5a>
  402a6a:	2301      	movs	r3, #1
  402a6c:	602b      	str	r3, [r5, #0]
  402a6e:	2000      	movs	r0, #0
  402a70:	6a2b      	ldr	r3, [r5, #32]
  402a72:	f413 7f80 	tst.w	r3, #256	; 0x100
  402a76:	d136      	bne.n	402ae6 <twi_master_read+0xb6>
  402a78:	f247 512f 	movw	r1, #29999	; 0x752f
  402a7c:	f247 5730 	movw	r7, #30000	; 0x7530
  402a80:	f04f 0e01 	mov.w	lr, #1
  402a84:	f04f 0c02 	mov.w	ip, #2
  402a88:	e019      	b.n	402abe <twi_master_read+0x8e>
  402a8a:	2303      	movs	r3, #3
  402a8c:	602b      	str	r3, [r5, #0]
  402a8e:	2001      	movs	r0, #1
  402a90:	e7ee      	b.n	402a70 <twi_master_read+0x40>
  402a92:	460a      	mov	r2, r1
  402a94:	4670      	mov	r0, lr
  402a96:	e00c      	b.n	402ab2 <twi_master_read+0x82>
  402a98:	b908      	cbnz	r0, 402a9e <twi_master_read+0x6e>
  402a9a:	f8c5 c000 	str.w	ip, [r5]
  402a9e:	f013 0f02 	tst.w	r3, #2
  402aa2:	d0f6      	beq.n	402a92 <twi_master_read+0x62>
  402aa4:	4670      	mov	r0, lr
  402aa6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  402aa8:	7033      	strb	r3, [r6, #0]
  402aaa:	3c01      	subs	r4, #1
  402aac:	3601      	adds	r6, #1
  402aae:	463a      	mov	r2, r7
  402ab0:	b164      	cbz	r4, 402acc <twi_master_read+0x9c>
  402ab2:	6a2b      	ldr	r3, [r5, #32]
  402ab4:	f413 7f80 	tst.w	r3, #256	; 0x100
  402ab8:	d111      	bne.n	402ade <twi_master_read+0xae>
  402aba:	1e51      	subs	r1, r2, #1
  402abc:	b18a      	cbz	r2, 402ae2 <twi_master_read+0xb2>
  402abe:	2c01      	cmp	r4, #1
  402ac0:	d0ea      	beq.n	402a98 <twi_master_read+0x68>
  402ac2:	f013 0f02 	tst.w	r3, #2
  402ac6:	d1ee      	bne.n	402aa6 <twi_master_read+0x76>
  402ac8:	460a      	mov	r2, r1
  402aca:	e7f1      	b.n	402ab0 <twi_master_read+0x80>
  402acc:	6a2b      	ldr	r3, [r5, #32]
  402ace:	f013 0f01 	tst.w	r3, #1
  402ad2:	d0fb      	beq.n	402acc <twi_master_read+0x9c>
  402ad4:	6a2b      	ldr	r3, [r5, #32]
  402ad6:	e000      	b.n	402ada <twi_master_read+0xaa>
  402ad8:	2401      	movs	r4, #1
  402ada:	4620      	mov	r0, r4
  402adc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402ade:	2405      	movs	r4, #5
  402ae0:	e7fb      	b.n	402ada <twi_master_read+0xaa>
  402ae2:	2409      	movs	r4, #9
  402ae4:	e7f9      	b.n	402ada <twi_master_read+0xaa>
  402ae6:	2405      	movs	r4, #5
  402ae8:	e7f7      	b.n	402ada <twi_master_read+0xaa>
  402aea:	bf00      	nop
  402aec:	00402a0d 	.word	0x00402a0d

00402af0 <uart_init>:
  402af0:	b410      	push	{r4}
  402af2:	23ac      	movs	r3, #172	; 0xac
  402af4:	6003      	str	r3, [r0, #0]
  402af6:	680b      	ldr	r3, [r1, #0]
  402af8:	684a      	ldr	r2, [r1, #4]
  402afa:	fbb3 f3f2 	udiv	r3, r3, r2
  402afe:	091b      	lsrs	r3, r3, #4
  402b00:	1e5c      	subs	r4, r3, #1
  402b02:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  402b06:	4294      	cmp	r4, r2
  402b08:	d80b      	bhi.n	402b22 <uart_init+0x32>
  402b0a:	6203      	str	r3, [r0, #32]
  402b0c:	688b      	ldr	r3, [r1, #8]
  402b0e:	6043      	str	r3, [r0, #4]
  402b10:	f240 2302 	movw	r3, #514	; 0x202
  402b14:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
  402b18:	2350      	movs	r3, #80	; 0x50
  402b1a:	6003      	str	r3, [r0, #0]
  402b1c:	2000      	movs	r0, #0
  402b1e:	bc10      	pop	{r4}
  402b20:	4770      	bx	lr
  402b22:	2001      	movs	r0, #1
  402b24:	e7fb      	b.n	402b1e <uart_init+0x2e>

00402b26 <uart_enable_tx>:
  402b26:	2340      	movs	r3, #64	; 0x40
  402b28:	6003      	str	r3, [r0, #0]
  402b2a:	4770      	bx	lr

00402b2c <uart_enable_rx>:
  402b2c:	2310      	movs	r3, #16
  402b2e:	6003      	str	r3, [r0, #0]
  402b30:	4770      	bx	lr

00402b32 <uart_get_status>:
  402b32:	6940      	ldr	r0, [r0, #20]
  402b34:	4770      	bx	lr

00402b36 <uart_write>:
  402b36:	6943      	ldr	r3, [r0, #20]
  402b38:	f013 0f02 	tst.w	r3, #2
  402b3c:	bf1a      	itte	ne
  402b3e:	61c1      	strne	r1, [r0, #28]
  402b40:	2000      	movne	r0, #0
  402b42:	2001      	moveq	r0, #1
  402b44:	4770      	bx	lr

00402b46 <uart_read>:
  402b46:	6943      	ldr	r3, [r0, #20]
  402b48:	f013 0f01 	tst.w	r3, #1
  402b4c:	bf1d      	ittte	ne
  402b4e:	6983      	ldrne	r3, [r0, #24]
  402b50:	700b      	strbne	r3, [r1, #0]
  402b52:	2000      	movne	r0, #0
  402b54:	2001      	moveq	r0, #1
  402b56:	4770      	bx	lr

00402b58 <usart_set_async_baudrate>:
  402b58:	b410      	push	{r4}
  402b5a:	010b      	lsls	r3, r1, #4
  402b5c:	4293      	cmp	r3, r2
  402b5e:	d914      	bls.n	402b8a <usart_set_async_baudrate+0x32>
  402b60:	00c9      	lsls	r1, r1, #3
  402b62:	084b      	lsrs	r3, r1, #1
  402b64:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  402b68:	fbb2 f2f1 	udiv	r2, r2, r1
  402b6c:	08d3      	lsrs	r3, r2, #3
  402b6e:	1e5c      	subs	r4, r3, #1
  402b70:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  402b74:	428c      	cmp	r4, r1
  402b76:	d901      	bls.n	402b7c <usart_set_async_baudrate+0x24>
  402b78:	2001      	movs	r0, #1
  402b7a:	e017      	b.n	402bac <usart_set_async_baudrate+0x54>
  402b7c:	6841      	ldr	r1, [r0, #4]
  402b7e:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  402b82:	6041      	str	r1, [r0, #4]
  402b84:	e00c      	b.n	402ba0 <usart_set_async_baudrate+0x48>
  402b86:	2001      	movs	r0, #1
  402b88:	e010      	b.n	402bac <usart_set_async_baudrate+0x54>
  402b8a:	0859      	lsrs	r1, r3, #1
  402b8c:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  402b90:	fbb2 f2f3 	udiv	r2, r2, r3
  402b94:	08d3      	lsrs	r3, r2, #3
  402b96:	1e5c      	subs	r4, r3, #1
  402b98:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  402b9c:	428c      	cmp	r4, r1
  402b9e:	d8f2      	bhi.n	402b86 <usart_set_async_baudrate+0x2e>
  402ba0:	0412      	lsls	r2, r2, #16
  402ba2:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  402ba6:	431a      	orrs	r2, r3
  402ba8:	6202      	str	r2, [r0, #32]
  402baa:	2000      	movs	r0, #0
  402bac:	bc10      	pop	{r4}
  402bae:	4770      	bx	lr

00402bb0 <usart_reset>:
  402bb0:	4b0a      	ldr	r3, [pc, #40]	; (402bdc <usart_reset+0x2c>)
  402bb2:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
  402bb6:	2300      	movs	r3, #0
  402bb8:	6043      	str	r3, [r0, #4]
  402bba:	6243      	str	r3, [r0, #36]	; 0x24
  402bbc:	6283      	str	r3, [r0, #40]	; 0x28
  402bbe:	2388      	movs	r3, #136	; 0x88
  402bc0:	6003      	str	r3, [r0, #0]
  402bc2:	2324      	movs	r3, #36	; 0x24
  402bc4:	6003      	str	r3, [r0, #0]
  402bc6:	f44f 7380 	mov.w	r3, #256	; 0x100
  402bca:	6003      	str	r3, [r0, #0]
  402bcc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  402bd0:	6003      	str	r3, [r0, #0]
  402bd2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  402bd6:	6003      	str	r3, [r0, #0]
  402bd8:	4770      	bx	lr
  402bda:	bf00      	nop
  402bdc:	55534100 	.word	0x55534100

00402be0 <usart_init_rs232>:
  402be0:	b570      	push	{r4, r5, r6, lr}
  402be2:	4605      	mov	r5, r0
  402be4:	460c      	mov	r4, r1
  402be6:	4616      	mov	r6, r2
  402be8:	4b0f      	ldr	r3, [pc, #60]	; (402c28 <usart_init_rs232+0x48>)
  402bea:	4798      	blx	r3
  402bec:	2200      	movs	r2, #0
  402bee:	4b0f      	ldr	r3, [pc, #60]	; (402c2c <usart_init_rs232+0x4c>)
  402bf0:	601a      	str	r2, [r3, #0]
  402bf2:	b1a4      	cbz	r4, 402c1e <usart_init_rs232+0x3e>
  402bf4:	4632      	mov	r2, r6
  402bf6:	6821      	ldr	r1, [r4, #0]
  402bf8:	4628      	mov	r0, r5
  402bfa:	4b0d      	ldr	r3, [pc, #52]	; (402c30 <usart_init_rs232+0x50>)
  402bfc:	4798      	blx	r3
  402bfe:	4602      	mov	r2, r0
  402c00:	b978      	cbnz	r0, 402c22 <usart_init_rs232+0x42>
  402c02:	6863      	ldr	r3, [r4, #4]
  402c04:	68a1      	ldr	r1, [r4, #8]
  402c06:	430b      	orrs	r3, r1
  402c08:	6921      	ldr	r1, [r4, #16]
  402c0a:	430b      	orrs	r3, r1
  402c0c:	68e1      	ldr	r1, [r4, #12]
  402c0e:	430b      	orrs	r3, r1
  402c10:	4906      	ldr	r1, [pc, #24]	; (402c2c <usart_init_rs232+0x4c>)
  402c12:	600b      	str	r3, [r1, #0]
  402c14:	6869      	ldr	r1, [r5, #4]
  402c16:	430b      	orrs	r3, r1
  402c18:	606b      	str	r3, [r5, #4]
  402c1a:	4610      	mov	r0, r2
  402c1c:	bd70      	pop	{r4, r5, r6, pc}
  402c1e:	2201      	movs	r2, #1
  402c20:	e7fb      	b.n	402c1a <usart_init_rs232+0x3a>
  402c22:	2201      	movs	r2, #1
  402c24:	e7f9      	b.n	402c1a <usart_init_rs232+0x3a>
  402c26:	bf00      	nop
  402c28:	00402bb1 	.word	0x00402bb1
  402c2c:	20000b74 	.word	0x20000b74
  402c30:	00402b59 	.word	0x00402b59

00402c34 <usart_enable_tx>:
  402c34:	2340      	movs	r3, #64	; 0x40
  402c36:	6003      	str	r3, [r0, #0]
  402c38:	4770      	bx	lr

00402c3a <usart_enable_rx>:
  402c3a:	2310      	movs	r3, #16
  402c3c:	6003      	str	r3, [r0, #0]
  402c3e:	4770      	bx	lr

00402c40 <usart_get_status>:
  402c40:	6940      	ldr	r0, [r0, #20]
  402c42:	4770      	bx	lr

00402c44 <usart_write>:
  402c44:	6943      	ldr	r3, [r0, #20]
  402c46:	f013 0f02 	tst.w	r3, #2
  402c4a:	bf1d      	ittte	ne
  402c4c:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  402c50:	61c1      	strne	r1, [r0, #28]
  402c52:	2000      	movne	r0, #0
  402c54:	2001      	moveq	r0, #1
  402c56:	4770      	bx	lr

00402c58 <usart_read>:
  402c58:	6943      	ldr	r3, [r0, #20]
  402c5a:	f013 0f01 	tst.w	r3, #1
  402c5e:	d005      	beq.n	402c6c <usart_read+0x14>
  402c60:	6983      	ldr	r3, [r0, #24]
  402c62:	f3c3 0308 	ubfx	r3, r3, #0, #9
  402c66:	600b      	str	r3, [r1, #0]
  402c68:	2000      	movs	r0, #0
  402c6a:	4770      	bx	lr
  402c6c:	2001      	movs	r0, #1
  402c6e:	4770      	bx	lr

00402c70 <wdt_disable>:
  402c70:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402c74:	6043      	str	r3, [r0, #4]
  402c76:	4770      	bx	lr

00402c78 <Dummy_Handler>:
  402c78:	e7fe      	b.n	402c78 <Dummy_Handler>
	...

00402c7c <Reset_Handler>:
  402c7c:	b508      	push	{r3, lr}
  402c7e:	4b21      	ldr	r3, [pc, #132]	; (402d04 <Reset_Handler+0x88>)
  402c80:	4a21      	ldr	r2, [pc, #132]	; (402d08 <Reset_Handler+0x8c>)
  402c82:	429a      	cmp	r2, r3
  402c84:	d928      	bls.n	402cd8 <Reset_Handler+0x5c>
  402c86:	4b21      	ldr	r3, [pc, #132]	; (402d0c <Reset_Handler+0x90>)
  402c88:	4a1e      	ldr	r2, [pc, #120]	; (402d04 <Reset_Handler+0x88>)
  402c8a:	429a      	cmp	r2, r3
  402c8c:	d20c      	bcs.n	402ca8 <Reset_Handler+0x2c>
  402c8e:	3b01      	subs	r3, #1
  402c90:	1a9b      	subs	r3, r3, r2
  402c92:	f023 0303 	bic.w	r3, r3, #3
  402c96:	3304      	adds	r3, #4
  402c98:	4413      	add	r3, r2
  402c9a:	491b      	ldr	r1, [pc, #108]	; (402d08 <Reset_Handler+0x8c>)
  402c9c:	f851 0b04 	ldr.w	r0, [r1], #4
  402ca0:	f842 0b04 	str.w	r0, [r2], #4
  402ca4:	429a      	cmp	r2, r3
  402ca6:	d1f9      	bne.n	402c9c <Reset_Handler+0x20>
  402ca8:	bf00      	nop
  402caa:	4b19      	ldr	r3, [pc, #100]	; (402d10 <Reset_Handler+0x94>)
  402cac:	4a19      	ldr	r2, [pc, #100]	; (402d14 <Reset_Handler+0x98>)
  402cae:	429a      	cmp	r2, r3
  402cb0:	d20a      	bcs.n	402cc8 <Reset_Handler+0x4c>
  402cb2:	3b01      	subs	r3, #1
  402cb4:	1a9b      	subs	r3, r3, r2
  402cb6:	f023 0303 	bic.w	r3, r3, #3
  402cba:	3304      	adds	r3, #4
  402cbc:	4413      	add	r3, r2
  402cbe:	2100      	movs	r1, #0
  402cc0:	f842 1b04 	str.w	r1, [r2], #4
  402cc4:	429a      	cmp	r2, r3
  402cc6:	d1fb      	bne.n	402cc0 <Reset_Handler+0x44>
  402cc8:	4b13      	ldr	r3, [pc, #76]	; (402d18 <Reset_Handler+0x9c>)
  402cca:	4a14      	ldr	r2, [pc, #80]	; (402d1c <Reset_Handler+0xa0>)
  402ccc:	609a      	str	r2, [r3, #8]
  402cce:	4b14      	ldr	r3, [pc, #80]	; (402d20 <Reset_Handler+0xa4>)
  402cd0:	4798      	blx	r3
  402cd2:	4b14      	ldr	r3, [pc, #80]	; (402d24 <Reset_Handler+0xa8>)
  402cd4:	4798      	blx	r3
  402cd6:	e7fe      	b.n	402cd6 <Reset_Handler+0x5a>
  402cd8:	4b0a      	ldr	r3, [pc, #40]	; (402d04 <Reset_Handler+0x88>)
  402cda:	4a0b      	ldr	r2, [pc, #44]	; (402d08 <Reset_Handler+0x8c>)
  402cdc:	429a      	cmp	r2, r3
  402cde:	d2e3      	bcs.n	402ca8 <Reset_Handler+0x2c>
  402ce0:	4b0a      	ldr	r3, [pc, #40]	; (402d0c <Reset_Handler+0x90>)
  402ce2:	4808      	ldr	r0, [pc, #32]	; (402d04 <Reset_Handler+0x88>)
  402ce4:	1a18      	subs	r0, r3, r0
  402ce6:	4611      	mov	r1, r2
  402ce8:	3a04      	subs	r2, #4
  402cea:	4402      	add	r2, r0
  402cec:	2800      	cmp	r0, #0
  402cee:	d0db      	beq.n	402ca8 <Reset_Handler+0x2c>
  402cf0:	f1c1 0104 	rsb	r1, r1, #4
  402cf4:	f852 0904 	ldr.w	r0, [r2], #-4
  402cf8:	f843 0d04 	str.w	r0, [r3, #-4]!
  402cfc:	42ca      	cmn	r2, r1
  402cfe:	d1f9      	bne.n	402cf4 <Reset_Handler+0x78>
  402d00:	e7d2      	b.n	402ca8 <Reset_Handler+0x2c>
  402d02:	bf00      	nop
  402d04:	20000000 	.word	0x20000000
  402d08:	00403ea0 	.word	0x00403ea0
  402d0c:	20000884 	.word	0x20000884
  402d10:	20000c58 	.word	0x20000c58
  402d14:	20000884 	.word	0x20000884
  402d18:	e000ed00 	.word	0xe000ed00
  402d1c:	00400000 	.word	0x00400000
  402d20:	00403bb1 	.word	0x00403bb1
  402d24:	00402f09 	.word	0x00402f09

00402d28 <SystemCoreClockUpdate>:
  402d28:	4b3c      	ldr	r3, [pc, #240]	; (402e1c <SystemCoreClockUpdate+0xf4>)
  402d2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402d2c:	f003 0303 	and.w	r3, r3, #3
  402d30:	2b03      	cmp	r3, #3
  402d32:	d80e      	bhi.n	402d52 <SystemCoreClockUpdate+0x2a>
  402d34:	e8df f003 	tbb	[pc, r3]
  402d38:	38381c02 	.word	0x38381c02
  402d3c:	4b38      	ldr	r3, [pc, #224]	; (402e20 <SystemCoreClockUpdate+0xf8>)
  402d3e:	695b      	ldr	r3, [r3, #20]
  402d40:	f013 0f80 	tst.w	r3, #128	; 0x80
  402d44:	bf14      	ite	ne
  402d46:	f44f 4200 	movne.w	r2, #32768	; 0x8000
  402d4a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  402d4e:	4b35      	ldr	r3, [pc, #212]	; (402e24 <SystemCoreClockUpdate+0xfc>)
  402d50:	601a      	str	r2, [r3, #0]
  402d52:	4b32      	ldr	r3, [pc, #200]	; (402e1c <SystemCoreClockUpdate+0xf4>)
  402d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402d56:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402d5a:	2b70      	cmp	r3, #112	; 0x70
  402d5c:	d055      	beq.n	402e0a <SystemCoreClockUpdate+0xe2>
  402d5e:	4b2f      	ldr	r3, [pc, #188]	; (402e1c <SystemCoreClockUpdate+0xf4>)
  402d60:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402d62:	4930      	ldr	r1, [pc, #192]	; (402e24 <SystemCoreClockUpdate+0xfc>)
  402d64:	f3c2 1202 	ubfx	r2, r2, #4, #3
  402d68:	680b      	ldr	r3, [r1, #0]
  402d6a:	40d3      	lsrs	r3, r2
  402d6c:	600b      	str	r3, [r1, #0]
  402d6e:	4770      	bx	lr
  402d70:	4b2a      	ldr	r3, [pc, #168]	; (402e1c <SystemCoreClockUpdate+0xf4>)
  402d72:	6a1b      	ldr	r3, [r3, #32]
  402d74:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  402d78:	d003      	beq.n	402d82 <SystemCoreClockUpdate+0x5a>
  402d7a:	4a2b      	ldr	r2, [pc, #172]	; (402e28 <SystemCoreClockUpdate+0x100>)
  402d7c:	4b29      	ldr	r3, [pc, #164]	; (402e24 <SystemCoreClockUpdate+0xfc>)
  402d7e:	601a      	str	r2, [r3, #0]
  402d80:	e7e7      	b.n	402d52 <SystemCoreClockUpdate+0x2a>
  402d82:	4a2a      	ldr	r2, [pc, #168]	; (402e2c <SystemCoreClockUpdate+0x104>)
  402d84:	4b27      	ldr	r3, [pc, #156]	; (402e24 <SystemCoreClockUpdate+0xfc>)
  402d86:	601a      	str	r2, [r3, #0]
  402d88:	4b24      	ldr	r3, [pc, #144]	; (402e1c <SystemCoreClockUpdate+0xf4>)
  402d8a:	6a1b      	ldr	r3, [r3, #32]
  402d8c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402d90:	2b10      	cmp	r3, #16
  402d92:	d005      	beq.n	402da0 <SystemCoreClockUpdate+0x78>
  402d94:	2b20      	cmp	r3, #32
  402d96:	d1dc      	bne.n	402d52 <SystemCoreClockUpdate+0x2a>
  402d98:	4a23      	ldr	r2, [pc, #140]	; (402e28 <SystemCoreClockUpdate+0x100>)
  402d9a:	4b22      	ldr	r3, [pc, #136]	; (402e24 <SystemCoreClockUpdate+0xfc>)
  402d9c:	601a      	str	r2, [r3, #0]
  402d9e:	e7d8      	b.n	402d52 <SystemCoreClockUpdate+0x2a>
  402da0:	4a23      	ldr	r2, [pc, #140]	; (402e30 <SystemCoreClockUpdate+0x108>)
  402da2:	4b20      	ldr	r3, [pc, #128]	; (402e24 <SystemCoreClockUpdate+0xfc>)
  402da4:	601a      	str	r2, [r3, #0]
  402da6:	e7d4      	b.n	402d52 <SystemCoreClockUpdate+0x2a>
  402da8:	4b1c      	ldr	r3, [pc, #112]	; (402e1c <SystemCoreClockUpdate+0xf4>)
  402daa:	6a1b      	ldr	r3, [r3, #32]
  402dac:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  402db0:	d018      	beq.n	402de4 <SystemCoreClockUpdate+0xbc>
  402db2:	4a1d      	ldr	r2, [pc, #116]	; (402e28 <SystemCoreClockUpdate+0x100>)
  402db4:	4b1b      	ldr	r3, [pc, #108]	; (402e24 <SystemCoreClockUpdate+0xfc>)
  402db6:	601a      	str	r2, [r3, #0]
  402db8:	4b18      	ldr	r3, [pc, #96]	; (402e1c <SystemCoreClockUpdate+0xf4>)
  402dba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402dbc:	f003 0303 	and.w	r3, r3, #3
  402dc0:	2b02      	cmp	r3, #2
  402dc2:	4a16      	ldr	r2, [pc, #88]	; (402e1c <SystemCoreClockUpdate+0xf4>)
  402dc4:	bf07      	ittee	eq
  402dc6:	6a91      	ldreq	r1, [r2, #40]	; 0x28
  402dc8:	6a92      	ldreq	r2, [r2, #40]	; 0x28
  402dca:	6ad1      	ldrne	r1, [r2, #44]	; 0x2c
  402dcc:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  402dce:	4815      	ldr	r0, [pc, #84]	; (402e24 <SystemCoreClockUpdate+0xfc>)
  402dd0:	f3c1 410a 	ubfx	r1, r1, #16, #11
  402dd4:	6803      	ldr	r3, [r0, #0]
  402dd6:	fb01 3303 	mla	r3, r1, r3, r3
  402dda:	b2d2      	uxtb	r2, r2
  402ddc:	fbb3 f3f2 	udiv	r3, r3, r2
  402de0:	6003      	str	r3, [r0, #0]
  402de2:	e7b6      	b.n	402d52 <SystemCoreClockUpdate+0x2a>
  402de4:	4a11      	ldr	r2, [pc, #68]	; (402e2c <SystemCoreClockUpdate+0x104>)
  402de6:	4b0f      	ldr	r3, [pc, #60]	; (402e24 <SystemCoreClockUpdate+0xfc>)
  402de8:	601a      	str	r2, [r3, #0]
  402dea:	4b0c      	ldr	r3, [pc, #48]	; (402e1c <SystemCoreClockUpdate+0xf4>)
  402dec:	6a1b      	ldr	r3, [r3, #32]
  402dee:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402df2:	2b10      	cmp	r3, #16
  402df4:	d005      	beq.n	402e02 <SystemCoreClockUpdate+0xda>
  402df6:	2b20      	cmp	r3, #32
  402df8:	d1de      	bne.n	402db8 <SystemCoreClockUpdate+0x90>
  402dfa:	4a0b      	ldr	r2, [pc, #44]	; (402e28 <SystemCoreClockUpdate+0x100>)
  402dfc:	4b09      	ldr	r3, [pc, #36]	; (402e24 <SystemCoreClockUpdate+0xfc>)
  402dfe:	601a      	str	r2, [r3, #0]
  402e00:	e7da      	b.n	402db8 <SystemCoreClockUpdate+0x90>
  402e02:	4a0b      	ldr	r2, [pc, #44]	; (402e30 <SystemCoreClockUpdate+0x108>)
  402e04:	4b07      	ldr	r3, [pc, #28]	; (402e24 <SystemCoreClockUpdate+0xfc>)
  402e06:	601a      	str	r2, [r3, #0]
  402e08:	e7d6      	b.n	402db8 <SystemCoreClockUpdate+0x90>
  402e0a:	4a06      	ldr	r2, [pc, #24]	; (402e24 <SystemCoreClockUpdate+0xfc>)
  402e0c:	6813      	ldr	r3, [r2, #0]
  402e0e:	4909      	ldr	r1, [pc, #36]	; (402e34 <SystemCoreClockUpdate+0x10c>)
  402e10:	fba1 1303 	umull	r1, r3, r1, r3
  402e14:	085b      	lsrs	r3, r3, #1
  402e16:	6013      	str	r3, [r2, #0]
  402e18:	4770      	bx	lr
  402e1a:	bf00      	nop
  402e1c:	400e0400 	.word	0x400e0400
  402e20:	400e1410 	.word	0x400e1410
  402e24:	20000450 	.word	0x20000450
  402e28:	00b71b00 	.word	0x00b71b00
  402e2c:	003d0900 	.word	0x003d0900
  402e30:	007a1200 	.word	0x007a1200
  402e34:	aaaaaaab 	.word	0xaaaaaaab

00402e38 <system_init_flash>:
  402e38:	4b1a      	ldr	r3, [pc, #104]	; (402ea4 <system_init_flash+0x6c>)
  402e3a:	4298      	cmp	r0, r3
  402e3c:	d914      	bls.n	402e68 <system_init_flash+0x30>
  402e3e:	4b1a      	ldr	r3, [pc, #104]	; (402ea8 <system_init_flash+0x70>)
  402e40:	4298      	cmp	r0, r3
  402e42:	d919      	bls.n	402e78 <system_init_flash+0x40>
  402e44:	4b19      	ldr	r3, [pc, #100]	; (402eac <system_init_flash+0x74>)
  402e46:	4298      	cmp	r0, r3
  402e48:	d91d      	bls.n	402e86 <system_init_flash+0x4e>
  402e4a:	4b19      	ldr	r3, [pc, #100]	; (402eb0 <system_init_flash+0x78>)
  402e4c:	4298      	cmp	r0, r3
  402e4e:	d921      	bls.n	402e94 <system_init_flash+0x5c>
  402e50:	4b18      	ldr	r3, [pc, #96]	; (402eb4 <system_init_flash+0x7c>)
  402e52:	4298      	cmp	r0, r3
  402e54:	bf94      	ite	ls
  402e56:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
  402e5a:	4b17      	ldrhi	r3, [pc, #92]	; (402eb8 <system_init_flash+0x80>)
  402e5c:	4a17      	ldr	r2, [pc, #92]	; (402ebc <system_init_flash+0x84>)
  402e5e:	6013      	str	r3, [r2, #0]
  402e60:	f502 7200 	add.w	r2, r2, #512	; 0x200
  402e64:	6013      	str	r3, [r2, #0]
  402e66:	4770      	bx	lr
  402e68:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  402e6c:	4a13      	ldr	r2, [pc, #76]	; (402ebc <system_init_flash+0x84>)
  402e6e:	6013      	str	r3, [r2, #0]
  402e70:	f502 7200 	add.w	r2, r2, #512	; 0x200
  402e74:	6013      	str	r3, [r2, #0]
  402e76:	4770      	bx	lr
  402e78:	4b11      	ldr	r3, [pc, #68]	; (402ec0 <system_init_flash+0x88>)
  402e7a:	4a10      	ldr	r2, [pc, #64]	; (402ebc <system_init_flash+0x84>)
  402e7c:	6013      	str	r3, [r2, #0]
  402e7e:	f502 7200 	add.w	r2, r2, #512	; 0x200
  402e82:	6013      	str	r3, [r2, #0]
  402e84:	4770      	bx	lr
  402e86:	4b0f      	ldr	r3, [pc, #60]	; (402ec4 <system_init_flash+0x8c>)
  402e88:	4a0c      	ldr	r2, [pc, #48]	; (402ebc <system_init_flash+0x84>)
  402e8a:	6013      	str	r3, [r2, #0]
  402e8c:	f502 7200 	add.w	r2, r2, #512	; 0x200
  402e90:	6013      	str	r3, [r2, #0]
  402e92:	4770      	bx	lr
  402e94:	4b0c      	ldr	r3, [pc, #48]	; (402ec8 <system_init_flash+0x90>)
  402e96:	4a09      	ldr	r2, [pc, #36]	; (402ebc <system_init_flash+0x84>)
  402e98:	6013      	str	r3, [r2, #0]
  402e9a:	f502 7200 	add.w	r2, r2, #512	; 0x200
  402e9e:	6013      	str	r3, [r2, #0]
  402ea0:	4770      	bx	lr
  402ea2:	bf00      	nop
  402ea4:	01312cff 	.word	0x01312cff
  402ea8:	026259ff 	.word	0x026259ff
  402eac:	039386ff 	.word	0x039386ff
  402eb0:	04c4b3ff 	.word	0x04c4b3ff
  402eb4:	05f5e0ff 	.word	0x05f5e0ff
  402eb8:	04000500 	.word	0x04000500
  402ebc:	400e0a00 	.word	0x400e0a00
  402ec0:	04000100 	.word	0x04000100
  402ec4:	04000200 	.word	0x04000200
  402ec8:	04000300 	.word	0x04000300

00402ecc <f_mount>:
  402ecc:	2807      	cmp	r0, #7
  402ece:	d901      	bls.n	402ed4 <f_mount+0x8>
  402ed0:	200b      	movs	r0, #11
  402ed2:	4770      	bx	lr
  402ed4:	4b06      	ldr	r3, [pc, #24]	; (402ef0 <f_mount+0x24>)
  402ed6:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
  402eda:	b10b      	cbz	r3, 402ee0 <f_mount+0x14>
  402edc:	2200      	movs	r2, #0
  402ede:	701a      	strb	r2, [r3, #0]
  402ee0:	b109      	cbz	r1, 402ee6 <f_mount+0x1a>
  402ee2:	2300      	movs	r3, #0
  402ee4:	700b      	strb	r3, [r1, #0]
  402ee6:	4b02      	ldr	r3, [pc, #8]	; (402ef0 <f_mount+0x24>)
  402ee8:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
  402eec:	2000      	movs	r0, #0
  402eee:	4770      	bx	lr
  402ef0:	20000b78 	.word	0x20000b78

00402ef4 <button_callback>:
	}
}

void button_callback (tButtonNum b)
{
	button_pressed = true;
  402ef4:	2201      	movs	r2, #1
  402ef6:	4b02      	ldr	r3, [pc, #8]	; (402f00 <button_callback+0xc>)
  402ef8:	701a      	strb	r2, [r3, #0]
	seleced_button = b;
  402efa:	4b02      	ldr	r3, [pc, #8]	; (402f04 <button_callback+0x10>)
  402efc:	6018      	str	r0, [r3, #0]
  402efe:	4770      	bx	lr
  402f00:	20000b98 	.word	0x20000b98
  402f04:	20000bb0 	.word	0x20000bb0

00402f08 <main>:
{
  402f08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402f0c:	b082      	sub	sp, #8
	system_init();		
  402f0e:	4b5f      	ldr	r3, [pc, #380]	; (40308c <main+0x184>)
  402f10:	4798      	blx	r3
	hal_button_start_int(button_callback);
  402f12:	485f      	ldr	r0, [pc, #380]	; (403090 <main+0x188>)
  402f14:	4b5f      	ldr	r3, [pc, #380]	; (403094 <main+0x18c>)
  402f16:	4798      	blx	r3
			aliens[i] = make_shape(alien, (x + 10), i % 3);
  402f18:	4e5f      	ldr	r6, [pc, #380]	; (403098 <main+0x190>)
			draw_shape(aliens[i]);
  402f1a:	4f60      	ldr	r7, [pc, #384]	; (40309c <main+0x194>)
			aliens[i] = make_shape(alien, (x + 10), i % 3);
  402f1c:	2300      	movs	r3, #0
  402f1e:	220a      	movs	r2, #10
  402f20:	4619      	mov	r1, r3
  402f22:	4668      	mov	r0, sp
  402f24:	4c5e      	ldr	r4, [pc, #376]	; (4030a0 <main+0x198>)
  402f26:	47a0      	blx	r4
  402f28:	9a00      	ldr	r2, [sp, #0]
  402f2a:	9b01      	ldr	r3, [sp, #4]
  402f2c:	6032      	str	r2, [r6, #0]
  402f2e:	6073      	str	r3, [r6, #4]
  402f30:	2401      	movs	r4, #1
		uint16_t x = 0;
  402f32:	2500      	movs	r5, #0
			aliens[i] = make_shape(alien, (x + 10), i % 3);
  402f34:	f8df 9188 	ldr.w	r9, [pc, #392]	; 4030c0 <main+0x1b8>
  402f38:	f8df 8164 	ldr.w	r8, [pc, #356]	; 4030a0 <main+0x198>
		for (uint16_t i = 0; i < ALIEN_NUM; i++)
  402f3c:	b2a2      	uxth	r2, r4
  402f3e:	2c0f      	cmp	r4, #15
  402f40:	d01c      	beq.n	402f7c <main+0x74>
			aliens[i] = make_shape(alien, (x + 10), i % 3);
  402f42:	fba9 1302 	umull	r1, r3, r9, r2
  402f46:	085b      	lsrs	r3, r3, #1
  402f48:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  402f4c:	1ad3      	subs	r3, r2, r3
  402f4e:	fa1f fa83 	uxth.w	sl, r3
  402f52:	f105 020a 	add.w	r2, r5, #10
  402f56:	4653      	mov	r3, sl
  402f58:	b292      	uxth	r2, r2
  402f5a:	2100      	movs	r1, #0
  402f5c:	4668      	mov	r0, sp
  402f5e:	47c0      	blx	r8
  402f60:	eb06 03c4 	add.w	r3, r6, r4, lsl #3
  402f64:	9900      	ldr	r1, [sp, #0]
  402f66:	9a01      	ldr	r2, [sp, #4]
  402f68:	f846 1034 	str.w	r1, [r6, r4, lsl #3]
  402f6c:	605a      	str	r2, [r3, #4]
			x = ((i % 3) == 2) ? x+1 : x;
  402f6e:	f1ba 0f02 	cmp.w	sl, #2
  402f72:	bf04      	itt	eq
  402f74:	3501      	addeq	r5, #1
  402f76:	b2ad      	uxtheq	r5, r5
  402f78:	3401      	adds	r4, #1
  402f7a:	e7df      	b.n	402f3c <main+0x34>
		spaceship = make_shape(ship, 0, 2);
  402f7c:	4d49      	ldr	r5, [pc, #292]	; (4030a4 <main+0x19c>)
  402f7e:	2302      	movs	r3, #2
  402f80:	2200      	movs	r2, #0
  402f82:	2101      	movs	r1, #1
  402f84:	4668      	mov	r0, sp
  402f86:	4c46      	ldr	r4, [pc, #280]	; (4030a0 <main+0x198>)
  402f88:	47a0      	blx	r4
  402f8a:	9a00      	ldr	r2, [sp, #0]
  402f8c:	9b01      	ldr	r3, [sp, #4]
  402f8e:	602a      	str	r2, [r5, #0]
  402f90:	606b      	str	r3, [r5, #4]
		bullets = make_shape(bullet, 0, 0);
  402f92:	4d45      	ldr	r5, [pc, #276]	; (4030a8 <main+0x1a0>)
  402f94:	2300      	movs	r3, #0
  402f96:	461a      	mov	r2, r3
  402f98:	2102      	movs	r1, #2
  402f9a:	4668      	mov	r0, sp
  402f9c:	47a0      	blx	r4
  402f9e:	9a00      	ldr	r2, [sp, #0]
  402fa0:	9b01      	ldr	r3, [sp, #4]
  402fa2:	602a      	str	r2, [r5, #0]
  402fa4:	606b      	str	r3, [r5, #4]
		bullets.exists = false;
  402fa6:	2400      	movs	r4, #0
  402fa8:	71ac      	strb	r4, [r5, #6]
			draw_shape(aliens[i]);
  402faa:	eb06 03c4 	add.w	r3, r6, r4, lsl #3
  402fae:	f856 0034 	ldr.w	r0, [r6, r4, lsl #3]
  402fb2:	6859      	ldr	r1, [r3, #4]
  402fb4:	47b8      	blx	r7
  402fb6:	3401      	adds	r4, #1
		for (uint16_t i = 0; i < ALIEN_NUM; i++)
  402fb8:	2c0f      	cmp	r4, #15
  402fba:	d1f6      	bne.n	402faa <main+0xa2>
		draw_shape(spaceship);
  402fbc:	4b39      	ldr	r3, [pc, #228]	; (4030a4 <main+0x19c>)
  402fbe:	6818      	ldr	r0, [r3, #0]
  402fc0:	6859      	ldr	r1, [r3, #4]
  402fc2:	47b8      	blx	r7
		while (!gameover)
  402fc4:	f8df 80fc 	ldr.w	r8, [pc, #252]	; 4030c4 <main+0x1bc>
			hal_delay(2000);
  402fc8:	f8df 90fc 	ldr.w	r9, [pc, #252]	; 4030c8 <main+0x1c0>
		while (!gameover)
  402fcc:	e03b      	b.n	403046 <main+0x13e>
						move_shape_up(spaceship);
  402fce:	4b35      	ldr	r3, [pc, #212]	; (4030a4 <main+0x19c>)
  402fd0:	6818      	ldr	r0, [r3, #0]
  402fd2:	6859      	ldr	r1, [r3, #4]
  402fd4:	4b35      	ldr	r3, [pc, #212]	; (4030ac <main+0x1a4>)
  402fd6:	4798      	blx	r3
						break;
  402fd8:	e048      	b.n	40306c <main+0x164>
						if (!bullets.exists)
  402fda:	4b33      	ldr	r3, [pc, #204]	; (4030a8 <main+0x1a0>)
  402fdc:	799b      	ldrb	r3, [r3, #6]
  402fde:	2b00      	cmp	r3, #0
  402fe0:	d144      	bne.n	40306c <main+0x164>
							bullets = make_shape(bullet, (spaceship.x + 1), spaceship.y);
  402fe2:	4c31      	ldr	r4, [pc, #196]	; (4030a8 <main+0x1a0>)
  402fe4:	4b2f      	ldr	r3, [pc, #188]	; (4030a4 <main+0x19c>)
  402fe6:	885a      	ldrh	r2, [r3, #2]
  402fe8:	3201      	adds	r2, #1
  402fea:	889b      	ldrh	r3, [r3, #4]
  402fec:	b292      	uxth	r2, r2
  402fee:	2102      	movs	r1, #2
  402ff0:	4668      	mov	r0, sp
  402ff2:	4d2b      	ldr	r5, [pc, #172]	; (4030a0 <main+0x198>)
  402ff4:	47a8      	blx	r5
  402ff6:	9a00      	ldr	r2, [sp, #0]
  402ff8:	9b01      	ldr	r3, [sp, #4]
  402ffa:	6022      	str	r2, [r4, #0]
  402ffc:	6063      	str	r3, [r4, #4]
							bullets.exists = true;
  402ffe:	2301      	movs	r3, #1
  403000:	71a3      	strb	r3, [r4, #6]
  403002:	e033      	b.n	40306c <main+0x164>
						move_shape_down(spaceship);
  403004:	4b27      	ldr	r3, [pc, #156]	; (4030a4 <main+0x19c>)
  403006:	6818      	ldr	r0, [r3, #0]
  403008:	6859      	ldr	r1, [r3, #4]
  40300a:	4b29      	ldr	r3, [pc, #164]	; (4030b0 <main+0x1a8>)
  40300c:	4798      	blx	r3
						break;
  40300e:	e02d      	b.n	40306c <main+0x164>
				move_shape_right(bullets);
  403010:	4b25      	ldr	r3, [pc, #148]	; (4030a8 <main+0x1a0>)
  403012:	6818      	ldr	r0, [r3, #0]
  403014:	6859      	ldr	r1, [r3, #4]
  403016:	4b27      	ldr	r3, [pc, #156]	; (4030b4 <main+0x1ac>)
  403018:	4798      	blx	r3
  40301a:	e02e      	b.n	40307a <main+0x172>
  40301c:	3401      	adds	r4, #1
  40301e:	3508      	adds	r5, #8
			for (uint16_t i = 0; i < 15; i++)
  403020:	2c0f      	cmp	r4, #15
  403022:	d009      	beq.n	403038 <main+0x130>
				if (aliens[i].exists)
  403024:	79ab      	ldrb	r3, [r5, #6]
  403026:	2b00      	cmp	r3, #0
  403028:	d0f8      	beq.n	40301c <main+0x114>
					draw_shape(aliens[i]);
  40302a:	eb06 03c4 	add.w	r3, r6, r4, lsl #3
  40302e:	f856 0034 	ldr.w	r0, [r6, r4, lsl #3]
  403032:	6859      	ldr	r1, [r3, #4]
  403034:	47b8      	blx	r7
  403036:	e7f1      	b.n	40301c <main+0x114>
			draw_shape(spaceship);
  403038:	4b1a      	ldr	r3, [pc, #104]	; (4030a4 <main+0x19c>)
  40303a:	6818      	ldr	r0, [r3, #0]
  40303c:	6859      	ldr	r1, [r3, #4]
  40303e:	47b8      	blx	r7
			if (bullets.exists)
  403040:	4b19      	ldr	r3, [pc, #100]	; (4030a8 <main+0x1a0>)
  403042:	799b      	ldrb	r3, [r3, #6]
  403044:	b9e3      	cbnz	r3, 403080 <main+0x178>
		while (!gameover)
  403046:	f898 3000 	ldrb.w	r3, [r8]
  40304a:	2b00      	cmp	r3, #0
  40304c:	f47f af66 	bne.w	402f1c <main+0x14>
			hal_delay(2000);
  403050:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
  403054:	47c8      	blx	r9
			if (button_pressed)
  403056:	4b18      	ldr	r3, [pc, #96]	; (4030b8 <main+0x1b0>)
  403058:	781b      	ldrb	r3, [r3, #0]
  40305a:	b153      	cbz	r3, 403072 <main+0x16a>
				switch(seleced_button)
  40305c:	4b17      	ldr	r3, [pc, #92]	; (4030bc <main+0x1b4>)
  40305e:	681b      	ldr	r3, [r3, #0]
  403060:	2b02      	cmp	r3, #2
  403062:	d0ba      	beq.n	402fda <main+0xd2>
  403064:	2b03      	cmp	r3, #3
  403066:	d0cd      	beq.n	403004 <main+0xfc>
  403068:	2b01      	cmp	r3, #1
  40306a:	d0b0      	beq.n	402fce <main+0xc6>
				button_pressed = false;
  40306c:	2200      	movs	r2, #0
  40306e:	4b12      	ldr	r3, [pc, #72]	; (4030b8 <main+0x1b0>)
  403070:	701a      	strb	r2, [r3, #0]
			if (bullets.exists)
  403072:	4b0d      	ldr	r3, [pc, #52]	; (4030a8 <main+0x1a0>)
  403074:	799b      	ldrb	r3, [r3, #6]
  403076:	2b00      	cmp	r3, #0
  403078:	d1ca      	bne.n	403010 <main+0x108>
  40307a:	4d07      	ldr	r5, [pc, #28]	; (403098 <main+0x190>)
		bullets.exists = false;
  40307c:	2400      	movs	r4, #0
  40307e:	e7d1      	b.n	403024 <main+0x11c>
				draw_shape(bullets);
  403080:	4b09      	ldr	r3, [pc, #36]	; (4030a8 <main+0x1a0>)
  403082:	6818      	ldr	r0, [r3, #0]
  403084:	6859      	ldr	r1, [r3, #4]
  403086:	47b8      	blx	r7
  403088:	e7dd      	b.n	403046 <main+0x13e>
  40308a:	bf00      	nop
  40308c:	00400d35 	.word	0x00400d35
  403090:	00402ef5 	.word	0x00402ef5
  403094:	0040085d 	.word	0x0040085d
  403098:	20000bb4 	.word	0x20000bb4
  40309c:	00400ddd 	.word	0x00400ddd
  4030a0:	00400db9 	.word	0x00400db9
  4030a4:	20000c2c 	.word	0x20000c2c
  4030a8:	20000ba8 	.word	0x20000ba8
  4030ac:	00400e2d 	.word	0x00400e2d
  4030b0:	00400e39 	.word	0x00400e39
  4030b4:	00400e45 	.word	0x00400e45
  4030b8:	20000b98 	.word	0x20000b98
  4030bc:	20000bb0 	.word	0x20000bb0
  4030c0:	aaaaaaab 	.word	0xaaaaaaab
  4030c4:	20000b99 	.word	0x20000b99
  4030c8:	004001d1 	.word	0x004001d1

004030cc <__aeabi_drsub>:
  4030cc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  4030d0:	e002      	b.n	4030d8 <__adddf3>
  4030d2:	bf00      	nop

004030d4 <__aeabi_dsub>:
  4030d4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

004030d8 <__adddf3>:
  4030d8:	b530      	push	{r4, r5, lr}
  4030da:	ea4f 0441 	mov.w	r4, r1, lsl #1
  4030de:	ea4f 0543 	mov.w	r5, r3, lsl #1
  4030e2:	ea94 0f05 	teq	r4, r5
  4030e6:	bf08      	it	eq
  4030e8:	ea90 0f02 	teqeq	r0, r2
  4030ec:	bf1f      	itttt	ne
  4030ee:	ea54 0c00 	orrsne.w	ip, r4, r0
  4030f2:	ea55 0c02 	orrsne.w	ip, r5, r2
  4030f6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4030fa:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4030fe:	f000 80e2 	beq.w	4032c6 <__adddf3+0x1ee>
  403102:	ea4f 5454 	mov.w	r4, r4, lsr #21
  403106:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  40310a:	bfb8      	it	lt
  40310c:	426d      	neglt	r5, r5
  40310e:	dd0c      	ble.n	40312a <__adddf3+0x52>
  403110:	442c      	add	r4, r5
  403112:	ea80 0202 	eor.w	r2, r0, r2
  403116:	ea81 0303 	eor.w	r3, r1, r3
  40311a:	ea82 0000 	eor.w	r0, r2, r0
  40311e:	ea83 0101 	eor.w	r1, r3, r1
  403122:	ea80 0202 	eor.w	r2, r0, r2
  403126:	ea81 0303 	eor.w	r3, r1, r3
  40312a:	2d36      	cmp	r5, #54	; 0x36
  40312c:	bf88      	it	hi
  40312e:	bd30      	pophi	{r4, r5, pc}
  403130:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  403134:	ea4f 3101 	mov.w	r1, r1, lsl #12
  403138:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  40313c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  403140:	d002      	beq.n	403148 <__adddf3+0x70>
  403142:	4240      	negs	r0, r0
  403144:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  403148:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  40314c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  403150:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  403154:	d002      	beq.n	40315c <__adddf3+0x84>
  403156:	4252      	negs	r2, r2
  403158:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40315c:	ea94 0f05 	teq	r4, r5
  403160:	f000 80a7 	beq.w	4032b2 <__adddf3+0x1da>
  403164:	f1a4 0401 	sub.w	r4, r4, #1
  403168:	f1d5 0e20 	rsbs	lr, r5, #32
  40316c:	db0d      	blt.n	40318a <__adddf3+0xb2>
  40316e:	fa02 fc0e 	lsl.w	ip, r2, lr
  403172:	fa22 f205 	lsr.w	r2, r2, r5
  403176:	1880      	adds	r0, r0, r2
  403178:	f141 0100 	adc.w	r1, r1, #0
  40317c:	fa03 f20e 	lsl.w	r2, r3, lr
  403180:	1880      	adds	r0, r0, r2
  403182:	fa43 f305 	asr.w	r3, r3, r5
  403186:	4159      	adcs	r1, r3
  403188:	e00e      	b.n	4031a8 <__adddf3+0xd0>
  40318a:	f1a5 0520 	sub.w	r5, r5, #32
  40318e:	f10e 0e20 	add.w	lr, lr, #32
  403192:	2a01      	cmp	r2, #1
  403194:	fa03 fc0e 	lsl.w	ip, r3, lr
  403198:	bf28      	it	cs
  40319a:	f04c 0c02 	orrcs.w	ip, ip, #2
  40319e:	fa43 f305 	asr.w	r3, r3, r5
  4031a2:	18c0      	adds	r0, r0, r3
  4031a4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  4031a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4031ac:	d507      	bpl.n	4031be <__adddf3+0xe6>
  4031ae:	f04f 0e00 	mov.w	lr, #0
  4031b2:	f1dc 0c00 	rsbs	ip, ip, #0
  4031b6:	eb7e 0000 	sbcs.w	r0, lr, r0
  4031ba:	eb6e 0101 	sbc.w	r1, lr, r1
  4031be:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4031c2:	d31b      	bcc.n	4031fc <__adddf3+0x124>
  4031c4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4031c8:	d30c      	bcc.n	4031e4 <__adddf3+0x10c>
  4031ca:	0849      	lsrs	r1, r1, #1
  4031cc:	ea5f 0030 	movs.w	r0, r0, rrx
  4031d0:	ea4f 0c3c 	mov.w	ip, ip, rrx
  4031d4:	f104 0401 	add.w	r4, r4, #1
  4031d8:	ea4f 5244 	mov.w	r2, r4, lsl #21
  4031dc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  4031e0:	f080 809a 	bcs.w	403318 <__adddf3+0x240>
  4031e4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4031e8:	bf08      	it	eq
  4031ea:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4031ee:	f150 0000 	adcs.w	r0, r0, #0
  4031f2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4031f6:	ea41 0105 	orr.w	r1, r1, r5
  4031fa:	bd30      	pop	{r4, r5, pc}
  4031fc:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  403200:	4140      	adcs	r0, r0
  403202:	eb41 0101 	adc.w	r1, r1, r1
  403206:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40320a:	f1a4 0401 	sub.w	r4, r4, #1
  40320e:	d1e9      	bne.n	4031e4 <__adddf3+0x10c>
  403210:	f091 0f00 	teq	r1, #0
  403214:	bf04      	itt	eq
  403216:	4601      	moveq	r1, r0
  403218:	2000      	moveq	r0, #0
  40321a:	fab1 f381 	clz	r3, r1
  40321e:	bf08      	it	eq
  403220:	3320      	addeq	r3, #32
  403222:	f1a3 030b 	sub.w	r3, r3, #11
  403226:	f1b3 0220 	subs.w	r2, r3, #32
  40322a:	da0c      	bge.n	403246 <__adddf3+0x16e>
  40322c:	320c      	adds	r2, #12
  40322e:	dd08      	ble.n	403242 <__adddf3+0x16a>
  403230:	f102 0c14 	add.w	ip, r2, #20
  403234:	f1c2 020c 	rsb	r2, r2, #12
  403238:	fa01 f00c 	lsl.w	r0, r1, ip
  40323c:	fa21 f102 	lsr.w	r1, r1, r2
  403240:	e00c      	b.n	40325c <__adddf3+0x184>
  403242:	f102 0214 	add.w	r2, r2, #20
  403246:	bfd8      	it	le
  403248:	f1c2 0c20 	rsble	ip, r2, #32
  40324c:	fa01 f102 	lsl.w	r1, r1, r2
  403250:	fa20 fc0c 	lsr.w	ip, r0, ip
  403254:	bfdc      	itt	le
  403256:	ea41 010c 	orrle.w	r1, r1, ip
  40325a:	4090      	lslle	r0, r2
  40325c:	1ae4      	subs	r4, r4, r3
  40325e:	bfa2      	ittt	ge
  403260:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  403264:	4329      	orrge	r1, r5
  403266:	bd30      	popge	{r4, r5, pc}
  403268:	ea6f 0404 	mvn.w	r4, r4
  40326c:	3c1f      	subs	r4, #31
  40326e:	da1c      	bge.n	4032aa <__adddf3+0x1d2>
  403270:	340c      	adds	r4, #12
  403272:	dc0e      	bgt.n	403292 <__adddf3+0x1ba>
  403274:	f104 0414 	add.w	r4, r4, #20
  403278:	f1c4 0220 	rsb	r2, r4, #32
  40327c:	fa20 f004 	lsr.w	r0, r0, r4
  403280:	fa01 f302 	lsl.w	r3, r1, r2
  403284:	ea40 0003 	orr.w	r0, r0, r3
  403288:	fa21 f304 	lsr.w	r3, r1, r4
  40328c:	ea45 0103 	orr.w	r1, r5, r3
  403290:	bd30      	pop	{r4, r5, pc}
  403292:	f1c4 040c 	rsb	r4, r4, #12
  403296:	f1c4 0220 	rsb	r2, r4, #32
  40329a:	fa20 f002 	lsr.w	r0, r0, r2
  40329e:	fa01 f304 	lsl.w	r3, r1, r4
  4032a2:	ea40 0003 	orr.w	r0, r0, r3
  4032a6:	4629      	mov	r1, r5
  4032a8:	bd30      	pop	{r4, r5, pc}
  4032aa:	fa21 f004 	lsr.w	r0, r1, r4
  4032ae:	4629      	mov	r1, r5
  4032b0:	bd30      	pop	{r4, r5, pc}
  4032b2:	f094 0f00 	teq	r4, #0
  4032b6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  4032ba:	bf06      	itte	eq
  4032bc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  4032c0:	3401      	addeq	r4, #1
  4032c2:	3d01      	subne	r5, #1
  4032c4:	e74e      	b.n	403164 <__adddf3+0x8c>
  4032c6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4032ca:	bf18      	it	ne
  4032cc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4032d0:	d029      	beq.n	403326 <__adddf3+0x24e>
  4032d2:	ea94 0f05 	teq	r4, r5
  4032d6:	bf08      	it	eq
  4032d8:	ea90 0f02 	teqeq	r0, r2
  4032dc:	d005      	beq.n	4032ea <__adddf3+0x212>
  4032de:	ea54 0c00 	orrs.w	ip, r4, r0
  4032e2:	bf04      	itt	eq
  4032e4:	4619      	moveq	r1, r3
  4032e6:	4610      	moveq	r0, r2
  4032e8:	bd30      	pop	{r4, r5, pc}
  4032ea:	ea91 0f03 	teq	r1, r3
  4032ee:	bf1e      	ittt	ne
  4032f0:	2100      	movne	r1, #0
  4032f2:	2000      	movne	r0, #0
  4032f4:	bd30      	popne	{r4, r5, pc}
  4032f6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4032fa:	d105      	bne.n	403308 <__adddf3+0x230>
  4032fc:	0040      	lsls	r0, r0, #1
  4032fe:	4149      	adcs	r1, r1
  403300:	bf28      	it	cs
  403302:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  403306:	bd30      	pop	{r4, r5, pc}
  403308:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  40330c:	bf3c      	itt	cc
  40330e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  403312:	bd30      	popcc	{r4, r5, pc}
  403314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  403318:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  40331c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  403320:	f04f 0000 	mov.w	r0, #0
  403324:	bd30      	pop	{r4, r5, pc}
  403326:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40332a:	bf1a      	itte	ne
  40332c:	4619      	movne	r1, r3
  40332e:	4610      	movne	r0, r2
  403330:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  403334:	bf1c      	itt	ne
  403336:	460b      	movne	r3, r1
  403338:	4602      	movne	r2, r0
  40333a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40333e:	bf06      	itte	eq
  403340:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  403344:	ea91 0f03 	teqeq	r1, r3
  403348:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  40334c:	bd30      	pop	{r4, r5, pc}
  40334e:	bf00      	nop

00403350 <__aeabi_ui2d>:
  403350:	f090 0f00 	teq	r0, #0
  403354:	bf04      	itt	eq
  403356:	2100      	moveq	r1, #0
  403358:	4770      	bxeq	lr
  40335a:	b530      	push	{r4, r5, lr}
  40335c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  403360:	f104 0432 	add.w	r4, r4, #50	; 0x32
  403364:	f04f 0500 	mov.w	r5, #0
  403368:	f04f 0100 	mov.w	r1, #0
  40336c:	e750      	b.n	403210 <__adddf3+0x138>
  40336e:	bf00      	nop

00403370 <__aeabi_i2d>:
  403370:	f090 0f00 	teq	r0, #0
  403374:	bf04      	itt	eq
  403376:	2100      	moveq	r1, #0
  403378:	4770      	bxeq	lr
  40337a:	b530      	push	{r4, r5, lr}
  40337c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  403380:	f104 0432 	add.w	r4, r4, #50	; 0x32
  403384:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  403388:	bf48      	it	mi
  40338a:	4240      	negmi	r0, r0
  40338c:	f04f 0100 	mov.w	r1, #0
  403390:	e73e      	b.n	403210 <__adddf3+0x138>
  403392:	bf00      	nop

00403394 <__aeabi_f2d>:
  403394:	0042      	lsls	r2, r0, #1
  403396:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40339a:	ea4f 0131 	mov.w	r1, r1, rrx
  40339e:	ea4f 7002 	mov.w	r0, r2, lsl #28
  4033a2:	bf1f      	itttt	ne
  4033a4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  4033a8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4033ac:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  4033b0:	4770      	bxne	lr
  4033b2:	f092 0f00 	teq	r2, #0
  4033b6:	bf14      	ite	ne
  4033b8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4033bc:	4770      	bxeq	lr
  4033be:	b530      	push	{r4, r5, lr}
  4033c0:	f44f 7460 	mov.w	r4, #896	; 0x380
  4033c4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4033c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4033cc:	e720      	b.n	403210 <__adddf3+0x138>
  4033ce:	bf00      	nop

004033d0 <__aeabi_ul2d>:
  4033d0:	ea50 0201 	orrs.w	r2, r0, r1
  4033d4:	bf08      	it	eq
  4033d6:	4770      	bxeq	lr
  4033d8:	b530      	push	{r4, r5, lr}
  4033da:	f04f 0500 	mov.w	r5, #0
  4033de:	e00a      	b.n	4033f6 <__aeabi_l2d+0x16>

004033e0 <__aeabi_l2d>:
  4033e0:	ea50 0201 	orrs.w	r2, r0, r1
  4033e4:	bf08      	it	eq
  4033e6:	4770      	bxeq	lr
  4033e8:	b530      	push	{r4, r5, lr}
  4033ea:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4033ee:	d502      	bpl.n	4033f6 <__aeabi_l2d+0x16>
  4033f0:	4240      	negs	r0, r0
  4033f2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4033f6:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4033fa:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4033fe:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  403402:	f43f aedc 	beq.w	4031be <__adddf3+0xe6>
  403406:	f04f 0203 	mov.w	r2, #3
  40340a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40340e:	bf18      	it	ne
  403410:	3203      	addne	r2, #3
  403412:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  403416:	bf18      	it	ne
  403418:	3203      	addne	r2, #3
  40341a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40341e:	f1c2 0320 	rsb	r3, r2, #32
  403422:	fa00 fc03 	lsl.w	ip, r0, r3
  403426:	fa20 f002 	lsr.w	r0, r0, r2
  40342a:	fa01 fe03 	lsl.w	lr, r1, r3
  40342e:	ea40 000e 	orr.w	r0, r0, lr
  403432:	fa21 f102 	lsr.w	r1, r1, r2
  403436:	4414      	add	r4, r2
  403438:	e6c1      	b.n	4031be <__adddf3+0xe6>
  40343a:	bf00      	nop

0040343c <__aeabi_dmul>:
  40343c:	b570      	push	{r4, r5, r6, lr}
  40343e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  403442:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  403446:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40344a:	bf1d      	ittte	ne
  40344c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  403450:	ea94 0f0c 	teqne	r4, ip
  403454:	ea95 0f0c 	teqne	r5, ip
  403458:	f000 f8de 	bleq	403618 <__aeabi_dmul+0x1dc>
  40345c:	442c      	add	r4, r5
  40345e:	ea81 0603 	eor.w	r6, r1, r3
  403462:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  403466:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40346a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40346e:	bf18      	it	ne
  403470:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  403474:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  403478:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40347c:	d038      	beq.n	4034f0 <__aeabi_dmul+0xb4>
  40347e:	fba0 ce02 	umull	ip, lr, r0, r2
  403482:	f04f 0500 	mov.w	r5, #0
  403486:	fbe1 e502 	umlal	lr, r5, r1, r2
  40348a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40348e:	fbe0 e503 	umlal	lr, r5, r0, r3
  403492:	f04f 0600 	mov.w	r6, #0
  403496:	fbe1 5603 	umlal	r5, r6, r1, r3
  40349a:	f09c 0f00 	teq	ip, #0
  40349e:	bf18      	it	ne
  4034a0:	f04e 0e01 	orrne.w	lr, lr, #1
  4034a4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  4034a8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  4034ac:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  4034b0:	d204      	bcs.n	4034bc <__aeabi_dmul+0x80>
  4034b2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4034b6:	416d      	adcs	r5, r5
  4034b8:	eb46 0606 	adc.w	r6, r6, r6
  4034bc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4034c0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4034c4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  4034c8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  4034cc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  4034d0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4034d4:	bf88      	it	hi
  4034d6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4034da:	d81e      	bhi.n	40351a <__aeabi_dmul+0xde>
  4034dc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  4034e0:	bf08      	it	eq
  4034e2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  4034e6:	f150 0000 	adcs.w	r0, r0, #0
  4034ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4034ee:	bd70      	pop	{r4, r5, r6, pc}
  4034f0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4034f4:	ea46 0101 	orr.w	r1, r6, r1
  4034f8:	ea40 0002 	orr.w	r0, r0, r2
  4034fc:	ea81 0103 	eor.w	r1, r1, r3
  403500:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  403504:	bfc2      	ittt	gt
  403506:	ebd4 050c 	rsbsgt	r5, r4, ip
  40350a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40350e:	bd70      	popgt	{r4, r5, r6, pc}
  403510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  403514:	f04f 0e00 	mov.w	lr, #0
  403518:	3c01      	subs	r4, #1
  40351a:	f300 80ab 	bgt.w	403674 <__aeabi_dmul+0x238>
  40351e:	f114 0f36 	cmn.w	r4, #54	; 0x36
  403522:	bfde      	ittt	le
  403524:	2000      	movle	r0, #0
  403526:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40352a:	bd70      	pople	{r4, r5, r6, pc}
  40352c:	f1c4 0400 	rsb	r4, r4, #0
  403530:	3c20      	subs	r4, #32
  403532:	da35      	bge.n	4035a0 <__aeabi_dmul+0x164>
  403534:	340c      	adds	r4, #12
  403536:	dc1b      	bgt.n	403570 <__aeabi_dmul+0x134>
  403538:	f104 0414 	add.w	r4, r4, #20
  40353c:	f1c4 0520 	rsb	r5, r4, #32
  403540:	fa00 f305 	lsl.w	r3, r0, r5
  403544:	fa20 f004 	lsr.w	r0, r0, r4
  403548:	fa01 f205 	lsl.w	r2, r1, r5
  40354c:	ea40 0002 	orr.w	r0, r0, r2
  403550:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  403554:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  403558:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40355c:	fa21 f604 	lsr.w	r6, r1, r4
  403560:	eb42 0106 	adc.w	r1, r2, r6
  403564:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  403568:	bf08      	it	eq
  40356a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40356e:	bd70      	pop	{r4, r5, r6, pc}
  403570:	f1c4 040c 	rsb	r4, r4, #12
  403574:	f1c4 0520 	rsb	r5, r4, #32
  403578:	fa00 f304 	lsl.w	r3, r0, r4
  40357c:	fa20 f005 	lsr.w	r0, r0, r5
  403580:	fa01 f204 	lsl.w	r2, r1, r4
  403584:	ea40 0002 	orr.w	r0, r0, r2
  403588:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40358c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  403590:	f141 0100 	adc.w	r1, r1, #0
  403594:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  403598:	bf08      	it	eq
  40359a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40359e:	bd70      	pop	{r4, r5, r6, pc}
  4035a0:	f1c4 0520 	rsb	r5, r4, #32
  4035a4:	fa00 f205 	lsl.w	r2, r0, r5
  4035a8:	ea4e 0e02 	orr.w	lr, lr, r2
  4035ac:	fa20 f304 	lsr.w	r3, r0, r4
  4035b0:	fa01 f205 	lsl.w	r2, r1, r5
  4035b4:	ea43 0302 	orr.w	r3, r3, r2
  4035b8:	fa21 f004 	lsr.w	r0, r1, r4
  4035bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4035c0:	fa21 f204 	lsr.w	r2, r1, r4
  4035c4:	ea20 0002 	bic.w	r0, r0, r2
  4035c8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  4035cc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4035d0:	bf08      	it	eq
  4035d2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4035d6:	bd70      	pop	{r4, r5, r6, pc}
  4035d8:	f094 0f00 	teq	r4, #0
  4035dc:	d10f      	bne.n	4035fe <__aeabi_dmul+0x1c2>
  4035de:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  4035e2:	0040      	lsls	r0, r0, #1
  4035e4:	eb41 0101 	adc.w	r1, r1, r1
  4035e8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4035ec:	bf08      	it	eq
  4035ee:	3c01      	subeq	r4, #1
  4035f0:	d0f7      	beq.n	4035e2 <__aeabi_dmul+0x1a6>
  4035f2:	ea41 0106 	orr.w	r1, r1, r6
  4035f6:	f095 0f00 	teq	r5, #0
  4035fa:	bf18      	it	ne
  4035fc:	4770      	bxne	lr
  4035fe:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  403602:	0052      	lsls	r2, r2, #1
  403604:	eb43 0303 	adc.w	r3, r3, r3
  403608:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  40360c:	bf08      	it	eq
  40360e:	3d01      	subeq	r5, #1
  403610:	d0f7      	beq.n	403602 <__aeabi_dmul+0x1c6>
  403612:	ea43 0306 	orr.w	r3, r3, r6
  403616:	4770      	bx	lr
  403618:	ea94 0f0c 	teq	r4, ip
  40361c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  403620:	bf18      	it	ne
  403622:	ea95 0f0c 	teqne	r5, ip
  403626:	d00c      	beq.n	403642 <__aeabi_dmul+0x206>
  403628:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40362c:	bf18      	it	ne
  40362e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  403632:	d1d1      	bne.n	4035d8 <__aeabi_dmul+0x19c>
  403634:	ea81 0103 	eor.w	r1, r1, r3
  403638:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40363c:	f04f 0000 	mov.w	r0, #0
  403640:	bd70      	pop	{r4, r5, r6, pc}
  403642:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  403646:	bf06      	itte	eq
  403648:	4610      	moveq	r0, r2
  40364a:	4619      	moveq	r1, r3
  40364c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  403650:	d019      	beq.n	403686 <__aeabi_dmul+0x24a>
  403652:	ea94 0f0c 	teq	r4, ip
  403656:	d102      	bne.n	40365e <__aeabi_dmul+0x222>
  403658:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  40365c:	d113      	bne.n	403686 <__aeabi_dmul+0x24a>
  40365e:	ea95 0f0c 	teq	r5, ip
  403662:	d105      	bne.n	403670 <__aeabi_dmul+0x234>
  403664:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  403668:	bf1c      	itt	ne
  40366a:	4610      	movne	r0, r2
  40366c:	4619      	movne	r1, r3
  40366e:	d10a      	bne.n	403686 <__aeabi_dmul+0x24a>
  403670:	ea81 0103 	eor.w	r1, r1, r3
  403674:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  403678:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40367c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  403680:	f04f 0000 	mov.w	r0, #0
  403684:	bd70      	pop	{r4, r5, r6, pc}
  403686:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40368a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40368e:	bd70      	pop	{r4, r5, r6, pc}

00403690 <__aeabi_ddiv>:
  403690:	b570      	push	{r4, r5, r6, lr}
  403692:	f04f 0cff 	mov.w	ip, #255	; 0xff
  403696:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40369a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40369e:	bf1d      	ittte	ne
  4036a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4036a4:	ea94 0f0c 	teqne	r4, ip
  4036a8:	ea95 0f0c 	teqne	r5, ip
  4036ac:	f000 f8a7 	bleq	4037fe <__aeabi_ddiv+0x16e>
  4036b0:	eba4 0405 	sub.w	r4, r4, r5
  4036b4:	ea81 0e03 	eor.w	lr, r1, r3
  4036b8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4036bc:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4036c0:	f000 8088 	beq.w	4037d4 <__aeabi_ddiv+0x144>
  4036c4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4036c8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  4036cc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  4036d0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  4036d4:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4036d8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4036dc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4036e0:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4036e4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4036e8:	429d      	cmp	r5, r3
  4036ea:	bf08      	it	eq
  4036ec:	4296      	cmpeq	r6, r2
  4036ee:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4036f2:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4036f6:	d202      	bcs.n	4036fe <__aeabi_ddiv+0x6e>
  4036f8:	085b      	lsrs	r3, r3, #1
  4036fa:	ea4f 0232 	mov.w	r2, r2, rrx
  4036fe:	1ab6      	subs	r6, r6, r2
  403700:	eb65 0503 	sbc.w	r5, r5, r3
  403704:	085b      	lsrs	r3, r3, #1
  403706:	ea4f 0232 	mov.w	r2, r2, rrx
  40370a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40370e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  403712:	ebb6 0e02 	subs.w	lr, r6, r2
  403716:	eb75 0e03 	sbcs.w	lr, r5, r3
  40371a:	bf22      	ittt	cs
  40371c:	1ab6      	subcs	r6, r6, r2
  40371e:	4675      	movcs	r5, lr
  403720:	ea40 000c 	orrcs.w	r0, r0, ip
  403724:	085b      	lsrs	r3, r3, #1
  403726:	ea4f 0232 	mov.w	r2, r2, rrx
  40372a:	ebb6 0e02 	subs.w	lr, r6, r2
  40372e:	eb75 0e03 	sbcs.w	lr, r5, r3
  403732:	bf22      	ittt	cs
  403734:	1ab6      	subcs	r6, r6, r2
  403736:	4675      	movcs	r5, lr
  403738:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  40373c:	085b      	lsrs	r3, r3, #1
  40373e:	ea4f 0232 	mov.w	r2, r2, rrx
  403742:	ebb6 0e02 	subs.w	lr, r6, r2
  403746:	eb75 0e03 	sbcs.w	lr, r5, r3
  40374a:	bf22      	ittt	cs
  40374c:	1ab6      	subcs	r6, r6, r2
  40374e:	4675      	movcs	r5, lr
  403750:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  403754:	085b      	lsrs	r3, r3, #1
  403756:	ea4f 0232 	mov.w	r2, r2, rrx
  40375a:	ebb6 0e02 	subs.w	lr, r6, r2
  40375e:	eb75 0e03 	sbcs.w	lr, r5, r3
  403762:	bf22      	ittt	cs
  403764:	1ab6      	subcs	r6, r6, r2
  403766:	4675      	movcs	r5, lr
  403768:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40376c:	ea55 0e06 	orrs.w	lr, r5, r6
  403770:	d018      	beq.n	4037a4 <__aeabi_ddiv+0x114>
  403772:	ea4f 1505 	mov.w	r5, r5, lsl #4
  403776:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40377a:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40377e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  403782:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  403786:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40378a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40378e:	d1c0      	bne.n	403712 <__aeabi_ddiv+0x82>
  403790:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  403794:	d10b      	bne.n	4037ae <__aeabi_ddiv+0x11e>
  403796:	ea41 0100 	orr.w	r1, r1, r0
  40379a:	f04f 0000 	mov.w	r0, #0
  40379e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  4037a2:	e7b6      	b.n	403712 <__aeabi_ddiv+0x82>
  4037a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4037a8:	bf04      	itt	eq
  4037aa:	4301      	orreq	r1, r0
  4037ac:	2000      	moveq	r0, #0
  4037ae:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4037b2:	bf88      	it	hi
  4037b4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4037b8:	f63f aeaf 	bhi.w	40351a <__aeabi_dmul+0xde>
  4037bc:	ebb5 0c03 	subs.w	ip, r5, r3
  4037c0:	bf04      	itt	eq
  4037c2:	ebb6 0c02 	subseq.w	ip, r6, r2
  4037c6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4037ca:	f150 0000 	adcs.w	r0, r0, #0
  4037ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4037d2:	bd70      	pop	{r4, r5, r6, pc}
  4037d4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4037d8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4037dc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4037e0:	bfc2      	ittt	gt
  4037e2:	ebd4 050c 	rsbsgt	r5, r4, ip
  4037e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4037ea:	bd70      	popgt	{r4, r5, r6, pc}
  4037ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4037f0:	f04f 0e00 	mov.w	lr, #0
  4037f4:	3c01      	subs	r4, #1
  4037f6:	e690      	b.n	40351a <__aeabi_dmul+0xde>
  4037f8:	ea45 0e06 	orr.w	lr, r5, r6
  4037fc:	e68d      	b.n	40351a <__aeabi_dmul+0xde>
  4037fe:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  403802:	ea94 0f0c 	teq	r4, ip
  403806:	bf08      	it	eq
  403808:	ea95 0f0c 	teqeq	r5, ip
  40380c:	f43f af3b 	beq.w	403686 <__aeabi_dmul+0x24a>
  403810:	ea94 0f0c 	teq	r4, ip
  403814:	d10a      	bne.n	40382c <__aeabi_ddiv+0x19c>
  403816:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40381a:	f47f af34 	bne.w	403686 <__aeabi_dmul+0x24a>
  40381e:	ea95 0f0c 	teq	r5, ip
  403822:	f47f af25 	bne.w	403670 <__aeabi_dmul+0x234>
  403826:	4610      	mov	r0, r2
  403828:	4619      	mov	r1, r3
  40382a:	e72c      	b.n	403686 <__aeabi_dmul+0x24a>
  40382c:	ea95 0f0c 	teq	r5, ip
  403830:	d106      	bne.n	403840 <__aeabi_ddiv+0x1b0>
  403832:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  403836:	f43f aefd 	beq.w	403634 <__aeabi_dmul+0x1f8>
  40383a:	4610      	mov	r0, r2
  40383c:	4619      	mov	r1, r3
  40383e:	e722      	b.n	403686 <__aeabi_dmul+0x24a>
  403840:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  403844:	bf18      	it	ne
  403846:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40384a:	f47f aec5 	bne.w	4035d8 <__aeabi_dmul+0x19c>
  40384e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  403852:	f47f af0d 	bne.w	403670 <__aeabi_dmul+0x234>
  403856:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40385a:	f47f aeeb 	bne.w	403634 <__aeabi_dmul+0x1f8>
  40385e:	e712      	b.n	403686 <__aeabi_dmul+0x24a>

00403860 <__aeabi_d2uiz>:
  403860:	004a      	lsls	r2, r1, #1
  403862:	d211      	bcs.n	403888 <__aeabi_d2uiz+0x28>
  403864:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  403868:	d211      	bcs.n	40388e <__aeabi_d2uiz+0x2e>
  40386a:	d50d      	bpl.n	403888 <__aeabi_d2uiz+0x28>
  40386c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  403870:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  403874:	d40e      	bmi.n	403894 <__aeabi_d2uiz+0x34>
  403876:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40387a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40387e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  403882:	fa23 f002 	lsr.w	r0, r3, r2
  403886:	4770      	bx	lr
  403888:	f04f 0000 	mov.w	r0, #0
  40388c:	4770      	bx	lr
  40388e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  403892:	d102      	bne.n	40389a <__aeabi_d2uiz+0x3a>
  403894:	f04f 30ff 	mov.w	r0, #4294967295
  403898:	4770      	bx	lr
  40389a:	f04f 0000 	mov.w	r0, #0
  40389e:	4770      	bx	lr

004038a0 <__aeabi_uldivmod>:
  4038a0:	b953      	cbnz	r3, 4038b8 <__aeabi_uldivmod+0x18>
  4038a2:	b94a      	cbnz	r2, 4038b8 <__aeabi_uldivmod+0x18>
  4038a4:	2900      	cmp	r1, #0
  4038a6:	bf08      	it	eq
  4038a8:	2800      	cmpeq	r0, #0
  4038aa:	bf1c      	itt	ne
  4038ac:	f04f 31ff 	movne.w	r1, #4294967295
  4038b0:	f04f 30ff 	movne.w	r0, #4294967295
  4038b4:	f000 b97a 	b.w	403bac <__aeabi_idiv0>
  4038b8:	f1ad 0c08 	sub.w	ip, sp, #8
  4038bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4038c0:	f000 f806 	bl	4038d0 <__udivmoddi4>
  4038c4:	f8dd e004 	ldr.w	lr, [sp, #4]
  4038c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4038cc:	b004      	add	sp, #16
  4038ce:	4770      	bx	lr

004038d0 <__udivmoddi4>:
  4038d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4038d4:	468c      	mov	ip, r1
  4038d6:	460d      	mov	r5, r1
  4038d8:	4604      	mov	r4, r0
  4038da:	9e08      	ldr	r6, [sp, #32]
  4038dc:	2b00      	cmp	r3, #0
  4038de:	d151      	bne.n	403984 <__udivmoddi4+0xb4>
  4038e0:	428a      	cmp	r2, r1
  4038e2:	4617      	mov	r7, r2
  4038e4:	d96d      	bls.n	4039c2 <__udivmoddi4+0xf2>
  4038e6:	fab2 fe82 	clz	lr, r2
  4038ea:	f1be 0f00 	cmp.w	lr, #0
  4038ee:	d00b      	beq.n	403908 <__udivmoddi4+0x38>
  4038f0:	f1ce 0c20 	rsb	ip, lr, #32
  4038f4:	fa01 f50e 	lsl.w	r5, r1, lr
  4038f8:	fa20 fc0c 	lsr.w	ip, r0, ip
  4038fc:	fa02 f70e 	lsl.w	r7, r2, lr
  403900:	ea4c 0c05 	orr.w	ip, ip, r5
  403904:	fa00 f40e 	lsl.w	r4, r0, lr
  403908:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  40390c:	0c25      	lsrs	r5, r4, #16
  40390e:	fbbc f8fa 	udiv	r8, ip, sl
  403912:	fa1f f987 	uxth.w	r9, r7
  403916:	fb0a cc18 	mls	ip, sl, r8, ip
  40391a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  40391e:	fb08 f309 	mul.w	r3, r8, r9
  403922:	42ab      	cmp	r3, r5
  403924:	d90a      	bls.n	40393c <__udivmoddi4+0x6c>
  403926:	19ed      	adds	r5, r5, r7
  403928:	f108 32ff 	add.w	r2, r8, #4294967295
  40392c:	f080 8123 	bcs.w	403b76 <__udivmoddi4+0x2a6>
  403930:	42ab      	cmp	r3, r5
  403932:	f240 8120 	bls.w	403b76 <__udivmoddi4+0x2a6>
  403936:	f1a8 0802 	sub.w	r8, r8, #2
  40393a:	443d      	add	r5, r7
  40393c:	1aed      	subs	r5, r5, r3
  40393e:	b2a4      	uxth	r4, r4
  403940:	fbb5 f0fa 	udiv	r0, r5, sl
  403944:	fb0a 5510 	mls	r5, sl, r0, r5
  403948:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  40394c:	fb00 f909 	mul.w	r9, r0, r9
  403950:	45a1      	cmp	r9, r4
  403952:	d909      	bls.n	403968 <__udivmoddi4+0x98>
  403954:	19e4      	adds	r4, r4, r7
  403956:	f100 33ff 	add.w	r3, r0, #4294967295
  40395a:	f080 810a 	bcs.w	403b72 <__udivmoddi4+0x2a2>
  40395e:	45a1      	cmp	r9, r4
  403960:	f240 8107 	bls.w	403b72 <__udivmoddi4+0x2a2>
  403964:	3802      	subs	r0, #2
  403966:	443c      	add	r4, r7
  403968:	eba4 0409 	sub.w	r4, r4, r9
  40396c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  403970:	2100      	movs	r1, #0
  403972:	2e00      	cmp	r6, #0
  403974:	d061      	beq.n	403a3a <__udivmoddi4+0x16a>
  403976:	fa24 f40e 	lsr.w	r4, r4, lr
  40397a:	2300      	movs	r3, #0
  40397c:	6034      	str	r4, [r6, #0]
  40397e:	6073      	str	r3, [r6, #4]
  403980:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403984:	428b      	cmp	r3, r1
  403986:	d907      	bls.n	403998 <__udivmoddi4+0xc8>
  403988:	2e00      	cmp	r6, #0
  40398a:	d054      	beq.n	403a36 <__udivmoddi4+0x166>
  40398c:	2100      	movs	r1, #0
  40398e:	e886 0021 	stmia.w	r6, {r0, r5}
  403992:	4608      	mov	r0, r1
  403994:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403998:	fab3 f183 	clz	r1, r3
  40399c:	2900      	cmp	r1, #0
  40399e:	f040 808e 	bne.w	403abe <__udivmoddi4+0x1ee>
  4039a2:	42ab      	cmp	r3, r5
  4039a4:	d302      	bcc.n	4039ac <__udivmoddi4+0xdc>
  4039a6:	4282      	cmp	r2, r0
  4039a8:	f200 80fa 	bhi.w	403ba0 <__udivmoddi4+0x2d0>
  4039ac:	1a84      	subs	r4, r0, r2
  4039ae:	eb65 0503 	sbc.w	r5, r5, r3
  4039b2:	2001      	movs	r0, #1
  4039b4:	46ac      	mov	ip, r5
  4039b6:	2e00      	cmp	r6, #0
  4039b8:	d03f      	beq.n	403a3a <__udivmoddi4+0x16a>
  4039ba:	e886 1010 	stmia.w	r6, {r4, ip}
  4039be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4039c2:	b912      	cbnz	r2, 4039ca <__udivmoddi4+0xfa>
  4039c4:	2701      	movs	r7, #1
  4039c6:	fbb7 f7f2 	udiv	r7, r7, r2
  4039ca:	fab7 fe87 	clz	lr, r7
  4039ce:	f1be 0f00 	cmp.w	lr, #0
  4039d2:	d134      	bne.n	403a3e <__udivmoddi4+0x16e>
  4039d4:	1beb      	subs	r3, r5, r7
  4039d6:	0c3a      	lsrs	r2, r7, #16
  4039d8:	fa1f fc87 	uxth.w	ip, r7
  4039dc:	2101      	movs	r1, #1
  4039de:	fbb3 f8f2 	udiv	r8, r3, r2
  4039e2:	0c25      	lsrs	r5, r4, #16
  4039e4:	fb02 3318 	mls	r3, r2, r8, r3
  4039e8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4039ec:	fb0c f308 	mul.w	r3, ip, r8
  4039f0:	42ab      	cmp	r3, r5
  4039f2:	d907      	bls.n	403a04 <__udivmoddi4+0x134>
  4039f4:	19ed      	adds	r5, r5, r7
  4039f6:	f108 30ff 	add.w	r0, r8, #4294967295
  4039fa:	d202      	bcs.n	403a02 <__udivmoddi4+0x132>
  4039fc:	42ab      	cmp	r3, r5
  4039fe:	f200 80d1 	bhi.w	403ba4 <__udivmoddi4+0x2d4>
  403a02:	4680      	mov	r8, r0
  403a04:	1aed      	subs	r5, r5, r3
  403a06:	b2a3      	uxth	r3, r4
  403a08:	fbb5 f0f2 	udiv	r0, r5, r2
  403a0c:	fb02 5510 	mls	r5, r2, r0, r5
  403a10:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  403a14:	fb0c fc00 	mul.w	ip, ip, r0
  403a18:	45a4      	cmp	ip, r4
  403a1a:	d907      	bls.n	403a2c <__udivmoddi4+0x15c>
  403a1c:	19e4      	adds	r4, r4, r7
  403a1e:	f100 33ff 	add.w	r3, r0, #4294967295
  403a22:	d202      	bcs.n	403a2a <__udivmoddi4+0x15a>
  403a24:	45a4      	cmp	ip, r4
  403a26:	f200 80b8 	bhi.w	403b9a <__udivmoddi4+0x2ca>
  403a2a:	4618      	mov	r0, r3
  403a2c:	eba4 040c 	sub.w	r4, r4, ip
  403a30:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  403a34:	e79d      	b.n	403972 <__udivmoddi4+0xa2>
  403a36:	4631      	mov	r1, r6
  403a38:	4630      	mov	r0, r6
  403a3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403a3e:	f1ce 0420 	rsb	r4, lr, #32
  403a42:	fa05 f30e 	lsl.w	r3, r5, lr
  403a46:	fa07 f70e 	lsl.w	r7, r7, lr
  403a4a:	fa20 f804 	lsr.w	r8, r0, r4
  403a4e:	0c3a      	lsrs	r2, r7, #16
  403a50:	fa25 f404 	lsr.w	r4, r5, r4
  403a54:	ea48 0803 	orr.w	r8, r8, r3
  403a58:	fbb4 f1f2 	udiv	r1, r4, r2
  403a5c:	ea4f 4518 	mov.w	r5, r8, lsr #16
  403a60:	fb02 4411 	mls	r4, r2, r1, r4
  403a64:	fa1f fc87 	uxth.w	ip, r7
  403a68:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  403a6c:	fb01 f30c 	mul.w	r3, r1, ip
  403a70:	42ab      	cmp	r3, r5
  403a72:	fa00 f40e 	lsl.w	r4, r0, lr
  403a76:	d909      	bls.n	403a8c <__udivmoddi4+0x1bc>
  403a78:	19ed      	adds	r5, r5, r7
  403a7a:	f101 30ff 	add.w	r0, r1, #4294967295
  403a7e:	f080 808a 	bcs.w	403b96 <__udivmoddi4+0x2c6>
  403a82:	42ab      	cmp	r3, r5
  403a84:	f240 8087 	bls.w	403b96 <__udivmoddi4+0x2c6>
  403a88:	3902      	subs	r1, #2
  403a8a:	443d      	add	r5, r7
  403a8c:	1aeb      	subs	r3, r5, r3
  403a8e:	fa1f f588 	uxth.w	r5, r8
  403a92:	fbb3 f0f2 	udiv	r0, r3, r2
  403a96:	fb02 3310 	mls	r3, r2, r0, r3
  403a9a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  403a9e:	fb00 f30c 	mul.w	r3, r0, ip
  403aa2:	42ab      	cmp	r3, r5
  403aa4:	d907      	bls.n	403ab6 <__udivmoddi4+0x1e6>
  403aa6:	19ed      	adds	r5, r5, r7
  403aa8:	f100 38ff 	add.w	r8, r0, #4294967295
  403aac:	d26f      	bcs.n	403b8e <__udivmoddi4+0x2be>
  403aae:	42ab      	cmp	r3, r5
  403ab0:	d96d      	bls.n	403b8e <__udivmoddi4+0x2be>
  403ab2:	3802      	subs	r0, #2
  403ab4:	443d      	add	r5, r7
  403ab6:	1aeb      	subs	r3, r5, r3
  403ab8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  403abc:	e78f      	b.n	4039de <__udivmoddi4+0x10e>
  403abe:	f1c1 0720 	rsb	r7, r1, #32
  403ac2:	fa22 f807 	lsr.w	r8, r2, r7
  403ac6:	408b      	lsls	r3, r1
  403ac8:	fa05 f401 	lsl.w	r4, r5, r1
  403acc:	ea48 0303 	orr.w	r3, r8, r3
  403ad0:	fa20 fe07 	lsr.w	lr, r0, r7
  403ad4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  403ad8:	40fd      	lsrs	r5, r7
  403ada:	ea4e 0e04 	orr.w	lr, lr, r4
  403ade:	fbb5 f9fc 	udiv	r9, r5, ip
  403ae2:	ea4f 441e 	mov.w	r4, lr, lsr #16
  403ae6:	fb0c 5519 	mls	r5, ip, r9, r5
  403aea:	fa1f f883 	uxth.w	r8, r3
  403aee:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  403af2:	fb09 f408 	mul.w	r4, r9, r8
  403af6:	42ac      	cmp	r4, r5
  403af8:	fa02 f201 	lsl.w	r2, r2, r1
  403afc:	fa00 fa01 	lsl.w	sl, r0, r1
  403b00:	d908      	bls.n	403b14 <__udivmoddi4+0x244>
  403b02:	18ed      	adds	r5, r5, r3
  403b04:	f109 30ff 	add.w	r0, r9, #4294967295
  403b08:	d243      	bcs.n	403b92 <__udivmoddi4+0x2c2>
  403b0a:	42ac      	cmp	r4, r5
  403b0c:	d941      	bls.n	403b92 <__udivmoddi4+0x2c2>
  403b0e:	f1a9 0902 	sub.w	r9, r9, #2
  403b12:	441d      	add	r5, r3
  403b14:	1b2d      	subs	r5, r5, r4
  403b16:	fa1f fe8e 	uxth.w	lr, lr
  403b1a:	fbb5 f0fc 	udiv	r0, r5, ip
  403b1e:	fb0c 5510 	mls	r5, ip, r0, r5
  403b22:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  403b26:	fb00 f808 	mul.w	r8, r0, r8
  403b2a:	45a0      	cmp	r8, r4
  403b2c:	d907      	bls.n	403b3e <__udivmoddi4+0x26e>
  403b2e:	18e4      	adds	r4, r4, r3
  403b30:	f100 35ff 	add.w	r5, r0, #4294967295
  403b34:	d229      	bcs.n	403b8a <__udivmoddi4+0x2ba>
  403b36:	45a0      	cmp	r8, r4
  403b38:	d927      	bls.n	403b8a <__udivmoddi4+0x2ba>
  403b3a:	3802      	subs	r0, #2
  403b3c:	441c      	add	r4, r3
  403b3e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  403b42:	eba4 0408 	sub.w	r4, r4, r8
  403b46:	fba0 8902 	umull	r8, r9, r0, r2
  403b4a:	454c      	cmp	r4, r9
  403b4c:	46c6      	mov	lr, r8
  403b4e:	464d      	mov	r5, r9
  403b50:	d315      	bcc.n	403b7e <__udivmoddi4+0x2ae>
  403b52:	d012      	beq.n	403b7a <__udivmoddi4+0x2aa>
  403b54:	b156      	cbz	r6, 403b6c <__udivmoddi4+0x29c>
  403b56:	ebba 030e 	subs.w	r3, sl, lr
  403b5a:	eb64 0405 	sbc.w	r4, r4, r5
  403b5e:	fa04 f707 	lsl.w	r7, r4, r7
  403b62:	40cb      	lsrs	r3, r1
  403b64:	431f      	orrs	r7, r3
  403b66:	40cc      	lsrs	r4, r1
  403b68:	6037      	str	r7, [r6, #0]
  403b6a:	6074      	str	r4, [r6, #4]
  403b6c:	2100      	movs	r1, #0
  403b6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403b72:	4618      	mov	r0, r3
  403b74:	e6f8      	b.n	403968 <__udivmoddi4+0x98>
  403b76:	4690      	mov	r8, r2
  403b78:	e6e0      	b.n	40393c <__udivmoddi4+0x6c>
  403b7a:	45c2      	cmp	sl, r8
  403b7c:	d2ea      	bcs.n	403b54 <__udivmoddi4+0x284>
  403b7e:	ebb8 0e02 	subs.w	lr, r8, r2
  403b82:	eb69 0503 	sbc.w	r5, r9, r3
  403b86:	3801      	subs	r0, #1
  403b88:	e7e4      	b.n	403b54 <__udivmoddi4+0x284>
  403b8a:	4628      	mov	r0, r5
  403b8c:	e7d7      	b.n	403b3e <__udivmoddi4+0x26e>
  403b8e:	4640      	mov	r0, r8
  403b90:	e791      	b.n	403ab6 <__udivmoddi4+0x1e6>
  403b92:	4681      	mov	r9, r0
  403b94:	e7be      	b.n	403b14 <__udivmoddi4+0x244>
  403b96:	4601      	mov	r1, r0
  403b98:	e778      	b.n	403a8c <__udivmoddi4+0x1bc>
  403b9a:	3802      	subs	r0, #2
  403b9c:	443c      	add	r4, r7
  403b9e:	e745      	b.n	403a2c <__udivmoddi4+0x15c>
  403ba0:	4608      	mov	r0, r1
  403ba2:	e708      	b.n	4039b6 <__udivmoddi4+0xe6>
  403ba4:	f1a8 0802 	sub.w	r8, r8, #2
  403ba8:	443d      	add	r5, r7
  403baa:	e72b      	b.n	403a04 <__udivmoddi4+0x134>

00403bac <__aeabi_idiv0>:
  403bac:	4770      	bx	lr
  403bae:	bf00      	nop

00403bb0 <__libc_init_array>:
  403bb0:	b570      	push	{r4, r5, r6, lr}
  403bb2:	4e0f      	ldr	r6, [pc, #60]	; (403bf0 <__libc_init_array+0x40>)
  403bb4:	4d0f      	ldr	r5, [pc, #60]	; (403bf4 <__libc_init_array+0x44>)
  403bb6:	1b76      	subs	r6, r6, r5
  403bb8:	10b6      	asrs	r6, r6, #2
  403bba:	bf18      	it	ne
  403bbc:	2400      	movne	r4, #0
  403bbe:	d005      	beq.n	403bcc <__libc_init_array+0x1c>
  403bc0:	3401      	adds	r4, #1
  403bc2:	f855 3b04 	ldr.w	r3, [r5], #4
  403bc6:	4798      	blx	r3
  403bc8:	42a6      	cmp	r6, r4
  403bca:	d1f9      	bne.n	403bc0 <__libc_init_array+0x10>
  403bcc:	4e0a      	ldr	r6, [pc, #40]	; (403bf8 <__libc_init_array+0x48>)
  403bce:	4d0b      	ldr	r5, [pc, #44]	; (403bfc <__libc_init_array+0x4c>)
  403bd0:	1b76      	subs	r6, r6, r5
  403bd2:	f000 f94f 	bl	403e74 <_init>
  403bd6:	10b6      	asrs	r6, r6, #2
  403bd8:	bf18      	it	ne
  403bda:	2400      	movne	r4, #0
  403bdc:	d006      	beq.n	403bec <__libc_init_array+0x3c>
  403bde:	3401      	adds	r4, #1
  403be0:	f855 3b04 	ldr.w	r3, [r5], #4
  403be4:	4798      	blx	r3
  403be6:	42a6      	cmp	r6, r4
  403be8:	d1f9      	bne.n	403bde <__libc_init_array+0x2e>
  403bea:	bd70      	pop	{r4, r5, r6, pc}
  403bec:	bd70      	pop	{r4, r5, r6, pc}
  403bee:	bf00      	nop
  403bf0:	00403e80 	.word	0x00403e80
  403bf4:	00403e80 	.word	0x00403e80
  403bf8:	00403e88 	.word	0x00403e88
  403bfc:	00403e80 	.word	0x00403e80

00403c00 <memset>:
  403c00:	b470      	push	{r4, r5, r6}
  403c02:	0786      	lsls	r6, r0, #30
  403c04:	d046      	beq.n	403c94 <memset+0x94>
  403c06:	1e54      	subs	r4, r2, #1
  403c08:	2a00      	cmp	r2, #0
  403c0a:	d041      	beq.n	403c90 <memset+0x90>
  403c0c:	b2ca      	uxtb	r2, r1
  403c0e:	4603      	mov	r3, r0
  403c10:	e002      	b.n	403c18 <memset+0x18>
  403c12:	f114 34ff 	adds.w	r4, r4, #4294967295
  403c16:	d33b      	bcc.n	403c90 <memset+0x90>
  403c18:	f803 2b01 	strb.w	r2, [r3], #1
  403c1c:	079d      	lsls	r5, r3, #30
  403c1e:	d1f8      	bne.n	403c12 <memset+0x12>
  403c20:	2c03      	cmp	r4, #3
  403c22:	d92e      	bls.n	403c82 <memset+0x82>
  403c24:	b2cd      	uxtb	r5, r1
  403c26:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  403c2a:	2c0f      	cmp	r4, #15
  403c2c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  403c30:	d919      	bls.n	403c66 <memset+0x66>
  403c32:	f103 0210 	add.w	r2, r3, #16
  403c36:	4626      	mov	r6, r4
  403c38:	3e10      	subs	r6, #16
  403c3a:	2e0f      	cmp	r6, #15
  403c3c:	f842 5c10 	str.w	r5, [r2, #-16]
  403c40:	f842 5c0c 	str.w	r5, [r2, #-12]
  403c44:	f842 5c08 	str.w	r5, [r2, #-8]
  403c48:	f842 5c04 	str.w	r5, [r2, #-4]
  403c4c:	f102 0210 	add.w	r2, r2, #16
  403c50:	d8f2      	bhi.n	403c38 <memset+0x38>
  403c52:	f1a4 0210 	sub.w	r2, r4, #16
  403c56:	f022 020f 	bic.w	r2, r2, #15
  403c5a:	f004 040f 	and.w	r4, r4, #15
  403c5e:	3210      	adds	r2, #16
  403c60:	2c03      	cmp	r4, #3
  403c62:	4413      	add	r3, r2
  403c64:	d90d      	bls.n	403c82 <memset+0x82>
  403c66:	461e      	mov	r6, r3
  403c68:	4622      	mov	r2, r4
  403c6a:	3a04      	subs	r2, #4
  403c6c:	2a03      	cmp	r2, #3
  403c6e:	f846 5b04 	str.w	r5, [r6], #4
  403c72:	d8fa      	bhi.n	403c6a <memset+0x6a>
  403c74:	1f22      	subs	r2, r4, #4
  403c76:	f022 0203 	bic.w	r2, r2, #3
  403c7a:	3204      	adds	r2, #4
  403c7c:	4413      	add	r3, r2
  403c7e:	f004 0403 	and.w	r4, r4, #3
  403c82:	b12c      	cbz	r4, 403c90 <memset+0x90>
  403c84:	b2c9      	uxtb	r1, r1
  403c86:	441c      	add	r4, r3
  403c88:	f803 1b01 	strb.w	r1, [r3], #1
  403c8c:	429c      	cmp	r4, r3
  403c8e:	d1fb      	bne.n	403c88 <memset+0x88>
  403c90:	bc70      	pop	{r4, r5, r6}
  403c92:	4770      	bx	lr
  403c94:	4614      	mov	r4, r2
  403c96:	4603      	mov	r3, r0
  403c98:	e7c2      	b.n	403c20 <memset+0x20>
  403c9a:	bf00      	nop

00403c9c <register_fini>:
  403c9c:	4b02      	ldr	r3, [pc, #8]	; (403ca8 <register_fini+0xc>)
  403c9e:	b113      	cbz	r3, 403ca6 <register_fini+0xa>
  403ca0:	4802      	ldr	r0, [pc, #8]	; (403cac <register_fini+0x10>)
  403ca2:	f000 b805 	b.w	403cb0 <atexit>
  403ca6:	4770      	bx	lr
  403ca8:	00000000 	.word	0x00000000
  403cac:	00403cbd 	.word	0x00403cbd

00403cb0 <atexit>:
  403cb0:	2300      	movs	r3, #0
  403cb2:	4601      	mov	r1, r0
  403cb4:	461a      	mov	r2, r3
  403cb6:	4618      	mov	r0, r3
  403cb8:	f000 b81e 	b.w	403cf8 <__register_exitproc>

00403cbc <__libc_fini_array>:
  403cbc:	b538      	push	{r3, r4, r5, lr}
  403cbe:	4c0a      	ldr	r4, [pc, #40]	; (403ce8 <__libc_fini_array+0x2c>)
  403cc0:	4d0a      	ldr	r5, [pc, #40]	; (403cec <__libc_fini_array+0x30>)
  403cc2:	1b64      	subs	r4, r4, r5
  403cc4:	10a4      	asrs	r4, r4, #2
  403cc6:	d00a      	beq.n	403cde <__libc_fini_array+0x22>
  403cc8:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  403ccc:	3b01      	subs	r3, #1
  403cce:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  403cd2:	3c01      	subs	r4, #1
  403cd4:	f855 3904 	ldr.w	r3, [r5], #-4
  403cd8:	4798      	blx	r3
  403cda:	2c00      	cmp	r4, #0
  403cdc:	d1f9      	bne.n	403cd2 <__libc_fini_array+0x16>
  403cde:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  403ce2:	f000 b8d1 	b.w	403e88 <_fini>
  403ce6:	bf00      	nop
  403ce8:	00403e98 	.word	0x00403e98
  403cec:	00403e94 	.word	0x00403e94

00403cf0 <__retarget_lock_acquire_recursive>:
  403cf0:	4770      	bx	lr
  403cf2:	bf00      	nop

00403cf4 <__retarget_lock_release_recursive>:
  403cf4:	4770      	bx	lr
  403cf6:	bf00      	nop

00403cf8 <__register_exitproc>:
  403cf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403cfc:	4d2c      	ldr	r5, [pc, #176]	; (403db0 <__register_exitproc+0xb8>)
  403cfe:	4606      	mov	r6, r0
  403d00:	6828      	ldr	r0, [r5, #0]
  403d02:	4698      	mov	r8, r3
  403d04:	460f      	mov	r7, r1
  403d06:	4691      	mov	r9, r2
  403d08:	f7ff fff2 	bl	403cf0 <__retarget_lock_acquire_recursive>
  403d0c:	4b29      	ldr	r3, [pc, #164]	; (403db4 <__register_exitproc+0xbc>)
  403d0e:	681c      	ldr	r4, [r3, #0]
  403d10:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  403d14:	2b00      	cmp	r3, #0
  403d16:	d03e      	beq.n	403d96 <__register_exitproc+0x9e>
  403d18:	685a      	ldr	r2, [r3, #4]
  403d1a:	2a1f      	cmp	r2, #31
  403d1c:	dc1c      	bgt.n	403d58 <__register_exitproc+0x60>
  403d1e:	f102 0e01 	add.w	lr, r2, #1
  403d22:	b176      	cbz	r6, 403d42 <__register_exitproc+0x4a>
  403d24:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  403d28:	2401      	movs	r4, #1
  403d2a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  403d2e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  403d32:	4094      	lsls	r4, r2
  403d34:	4320      	orrs	r0, r4
  403d36:	2e02      	cmp	r6, #2
  403d38:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  403d3c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  403d40:	d023      	beq.n	403d8a <__register_exitproc+0x92>
  403d42:	3202      	adds	r2, #2
  403d44:	f8c3 e004 	str.w	lr, [r3, #4]
  403d48:	6828      	ldr	r0, [r5, #0]
  403d4a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  403d4e:	f7ff ffd1 	bl	403cf4 <__retarget_lock_release_recursive>
  403d52:	2000      	movs	r0, #0
  403d54:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403d58:	4b17      	ldr	r3, [pc, #92]	; (403db8 <__register_exitproc+0xc0>)
  403d5a:	b30b      	cbz	r3, 403da0 <__register_exitproc+0xa8>
  403d5c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  403d60:	f3af 8000 	nop.w
  403d64:	4603      	mov	r3, r0
  403d66:	b1d8      	cbz	r0, 403da0 <__register_exitproc+0xa8>
  403d68:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  403d6c:	6002      	str	r2, [r0, #0]
  403d6e:	2100      	movs	r1, #0
  403d70:	6041      	str	r1, [r0, #4]
  403d72:	460a      	mov	r2, r1
  403d74:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  403d78:	f04f 0e01 	mov.w	lr, #1
  403d7c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  403d80:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  403d84:	2e00      	cmp	r6, #0
  403d86:	d0dc      	beq.n	403d42 <__register_exitproc+0x4a>
  403d88:	e7cc      	b.n	403d24 <__register_exitproc+0x2c>
  403d8a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  403d8e:	430c      	orrs	r4, r1
  403d90:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  403d94:	e7d5      	b.n	403d42 <__register_exitproc+0x4a>
  403d96:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  403d9a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  403d9e:	e7bb      	b.n	403d18 <__register_exitproc+0x20>
  403da0:	6828      	ldr	r0, [r5, #0]
  403da2:	f7ff ffa7 	bl	403cf4 <__retarget_lock_release_recursive>
  403da6:	f04f 30ff 	mov.w	r0, #4294967295
  403daa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403dae:	bf00      	nop
  403db0:	20000880 	.word	0x20000880
  403db4:	00403e70 	.word	0x00403e70
	...
  403dc0:	0000000d 	.word	0x0000000d
  403dc4:	00000000 	.word	0x00000000
  403dc8:	0000000e 	.word	0x0000000e
  403dcc:	00000007 	.word	0x00000007
  403dd0:	000007c7 	.word	0x000007c7

00403dd4 <mmc_trans_multipliers>:
  403dd4:	00000000 0000000a 0000000c 0000000d     ................
  403de4:	0000000f 00000014 0000001a 0000001e     ................
  403df4:	00000023 00000028 0000002d 00000034     #...(...-...4...
  403e04:	00000037 0000003c 00000046 00000050     7...<...F...P...

00403e14 <sd_mmc_trans_units>:
  403e14:	0000000a 00000064 000003e8 00002710     ....d........'..
	...

00403e30 <sd_trans_multipliers>:
  403e30:	00000000 0000000a 0000000c 0000000d     ................
  403e40:	0000000f 00000014 00000019 0000001e     ................
  403e50:	00000023 00000028 0000002d 00000032     #...(...-...2...
  403e60:	00000037 0000003c 00000046 00000050     7...<...F...P...

00403e70 <_global_impure_ptr>:
  403e70:	20000458                                X.. 

00403e74 <_init>:
  403e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403e76:	bf00      	nop
  403e78:	bcf8      	pop	{r3, r4, r5, r6, r7}
  403e7a:	bc08      	pop	{r3}
  403e7c:	469e      	mov	lr, r3
  403e7e:	4770      	bx	lr

00403e80 <__init_array_start>:
  403e80:	00403c9d 	.word	0x00403c9d

00403e84 <__frame_dummy_init_array_entry>:
  403e84:	004000f1                                ..@.

00403e88 <_fini>:
  403e88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403e8a:	bf00      	nop
  403e8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  403e8e:	bc08      	pop	{r3}
  403e90:	469e      	mov	lr, r3
  403e92:	4770      	bx	lr

00403e94 <__fini_array_start>:
  403e94:	004000cd 	.word	0x004000cd

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
	...

2000000c <Font08px_123>:
2000000c:	1003 826c                                   ..l.

20000010 <Font08px_124>:
20000010:	fe01 0000                                   ....

20000014 <Font08px_125>:
20000014:	8203 106c                                   ..l.

20000018 <Font08px_126>:
20000018:	1005 1008 1020 0000                         .... ...

20000020 <Font08px_32>:
20000020:	0008 0000 0000 0000 0000 0000               ............

2000002c <Font08px_33>:
2000002c:	9908 3c7e 2424 3c3c 0018 0000               ..~<$$<<....

20000038 <Font08px_34>:
20000038:	0408 66bd 3e3c bc65 0004 0000               ...f<>e.....

20000044 <Font08px_35>:
20000044:	1808 1818 0018 0000 0000 0000               ............

20000050 <Font08px_36>:
20000050:	0008 0000 1800 1818 0018 0000               ............

2000005c <Font08px_37>:
2000005c:	4605 1026 c4c8 0000                         .F&.....

20000064 <Font08px_38>:
20000064:	6c05 ac92 a040 0000                         .l..@...

2000006c <Font08px_39>:
2000006c:	0601 0000                                   ....

20000070 <Font08px_40>:
20000070:	3803 8244                                   .8D.

20000074 <Font08px_41>:
20000074:	8203 3844                                   ..D8

20000078 <Font08px_42>:
20000078:	2803 2810                                   .(.(

2000007c <Font08px_43>:
2000007c:	1003 1038                                   ..8.

20000080 <Font08px_44>:
20000080:	c001 0000                                   ....

20000084 <Font08px_45>:
20000084:	1003 1010                                   ....

20000088 <Font08px_46>:
20000088:	8001 0000                                   ....

2000008c <Font08px_47>:
2000008c:	c003 0638                                   ..8.

20000090 <Font08px_58>:
20000090:	4401 0000                                   .D..

20000094 <Font08px_59>:
20000094:	c401 0000                                   ....

20000098 <Font08px_60>:
20000098:	1004 4428 0082 0000                         ..(D....

200000a0 <Font08px_61>:
200000a0:	2804 2828 0028 0000                         .((((...

200000a8 <Font08px_62>:
200000a8:	8204 2844 0010 0000                         ..D(....

200000b0 <Font08px_63>:
200000b0:	0405 a202 0c12 0000                         ........

200000b8 <Font08px_64>:
200000b8:	3808 9244 aaaa 24ba 0018 0000               .8D....$....

200000c4 <Font08px_91>:
200000c4:	fe03 8282                                   ....

200000c8 <Font08px_92>:
200000c8:	0603 c038                                   ..8.

200000cc <Font08px_93>:
200000cc:	8203 fe82                                   ....

200000d0 <Font08px_94>:
200000d0:	0403 0402                                   ....

200000d4 <Font08px_95>:
200000d4:	8003 8080                                   ....

200000d8 <Font08px_96>:
200000d8:	0202 0004                                   ....

200000dc <Font08px_N0>:
200000dc:	7c05 92a2 7c8a 0000                         .|...|..

200000e4 <Font08px_N1>:
200000e4:	0005 fe84 0080 0000                         ........

200000ec <Font08px_N2>:
200000ec:	8405 a2c2 8c92 0000                         ........

200000f4 <Font08px_N3>:
200000f4:	4405 9282 6c92 0000                         .D...l..

200000fc <Font08px_N4>:
200000fc:	3005 2428 20fe 0000                         .0($. ..

20000104 <Font08px_N5>:
20000104:	5e05 8a8a 728a 0000                         .^...r..

2000010c <Font08px_N6>:
2000010c:	7c05 9292 6492 0000                         .|...d..

20000114 <Font08px_N7>:
20000114:	0205 f202 060a 0000                         ........

2000011c <Font08px_N8>:
2000011c:	6c05 9292 6c92 0000                         .l...l..

20000124 <Font08px_N9>:
20000124:	4c05 9292 7c92 0000                         .L...|..

2000012c <Font08px_UA>:
2000012c:	f805 1214 f814 0000                         ........

20000134 <Font08px_UB>:
20000134:	fe04 9292 006c 0000                         ....l...

2000013c <Font08px_UC>:
2000013c:	7c04 8282 0044 0000                         .|..D...

20000144 <Font08px_UD>:
20000144:	fe04 8282 007c 0000                         ....|...

2000014c <Font08px_UE>:
2000014c:	fe04 9292 0082 0000                         ........

20000154 <Font08px_UF>:
20000154:	fe04 1212 0002 0000                         ........

2000015c <Font08px_UG>:
2000015c:	7c05 9282 f492 0000                         .|......

20000164 <Font08px_UH>:
20000164:	fe04 1010 00fe 0000                         ........

2000016c <Font08px_UI>:
2000016c:	8203 82fe                                   ....

20000170 <Font08px_UJ>:
20000170:	4004 8080 007e 0000                         .@..~...

20000178 <Font08px_UK>:
20000178:	fe05 2810 8244 0000                         ...(D...

20000180 <Font08px_UL>:
20000180:	fe04 8080 0080 0000                         ........

20000188 <Font08px_UM>:
20000188:	fe05 0804 fe04 0000                         ........

20000190 <Font08px_UN>:
20000190:	fe05 1804 fe60 0000                         ....`...

20000198 <Font08px_UO>:
20000198:	7c04 8282 007c 0000                         .|..|...

200001a0 <Font08px_UP>:
200001a0:	fe04 1212 000c 0000                         ........

200001a8 <Font08px_UQ>:
200001a8:	7c05 a282 bc42 0000                         .|..B...

200001b0 <Font08px_UR>:
200001b0:	fe04 3212 00cc 0000                         ...2....

200001b8 <Font08px_US>:
200001b8:	4c04 9292 0064 0000                         .L..d...

200001c0 <Font08px_UT>:
200001c0:	0205 fe02 0202 0000                         ........

200001c8 <Font08px_UU>:
200001c8:	7e04 8080 007e 0000                         .~..~...

200001d0 <Font08px_UV>:
200001d0:	0e05 c030 0e30 0000                         ..0.0...

200001d8 <Font08px_UW>:
200001d8:	3e05 38c0 3ec0 0000                         .>.8.>..

200001e0 <Font08px_UX>:
200001e0:	c605 1028 c628 0000                         ..(.(...

200001e8 <Font08px_UY>:
200001e8:	0605 f008 0608 0000                         ........

200001f0 <Font08px_UZ>:
200001f0:	c205 92a2 868a 0000                         ........

200001f8 <Font08px_la>:
200001f8:	7004 8888 00f8 0000                         .p......

20000200 <Font08px_lb>:
20000200:	fe04 8888 0070 0000                         ....p...

20000208 <Font08px_lc>:
20000208:	7004 8888 0088 0000                         .p......

20000210 <Font08px_ld>:
20000210:	7004 8888 00fe 0000                         .p......

20000218 <Font08px_le>:
20000218:	7004 a8a8 0030 0000                         .p..0...

20000220 <Font08px_lf>:
20000220:	fc03 0212                                   ....

20000224 <Font08px_lg>:
20000224:	1004 a8a8 0078 0000                         ....x...

2000022c <Font08px_lh>:
2000022c:	fe04 0810 00f0 0000                         ........

20000234 <Font08px_li>:
20000234:	fa01 0000                                   ....

20000238 <Font08px_lj>:
20000238:	8002 007a                                   ..z.

2000023c <Font08px_lk>:
2000023c:	fe04 5020 0088 0000                         .. P....

20000244 <Font08px_ll>:
20000244:	fe01 0000                                   ....

20000248 <Font08px_lm>:
20000248:	f805 f008 f008 0000                         ........

20000250 <Font08px_ln>:
20000250:	f804 0810 00f0 0000                         ........

20000258 <Font08px_lo>:
20000258:	7004 8888 0070 0000                         .p..p...

20000260 <Font08px_lp>:
20000260:	f804 2828 0010 0000                         ..((....

20000268 <Font08px_lq>:
20000268:	1004 2828 00f8 0000                         ..((....

20000270 <Font08px_lr>:
20000270:	f803 0810                                   ....

20000274 <Font08px_ls>:
20000274:	9004 a8a8 0048 0000                         ....H...

2000027c <Font08px_lt>:
2000027c:	0803 887c                                   ..|.

20000280 <Font08px_lu>:
20000280:	7804 8080 00f8 0000                         .x......

20000288 <Font08px_lv>:
20000288:	1805 8060 1860 0000                         ..`.`...

20000290 <Font08px_lw>:
20000290:	3805 30c0 38c0 0000                         .8.0.8..

20000298 <Font08px_lx>:
20000298:	8805 2050 8850 0000                         ..P P...

200002a0 <Font08px_ly>:
200002a0:	1804 a0a0 0078 0000                         ....x...

200002a8 <Font08px_lz>:
200002a8:	c803 98a8                                   ....

200002ac <font_table>:
200002ac:	0020 2000 002c 2000 0038 2000 0044 2000      .. ,.. 8.. D.. 
200002bc:	0050 2000 005c 2000 0064 2000 006c 2000     P.. \.. d.. l.. 
200002cc:	0070 2000 0074 2000 0078 2000 007c 2000     p.. t.. x.. |.. 
200002dc:	0080 2000 0084 2000 0088 2000 008c 2000     ... ... ... ... 
200002ec:	00dc 2000 00e4 2000 00ec 2000 00f4 2000     ... ... ... ... 
200002fc:	00fc 2000 0104 2000 010c 2000 0114 2000     ... ... ... ... 
2000030c:	011c 2000 0124 2000 0090 2000 0094 2000     ... $.. ... ... 
2000031c:	0098 2000 00a0 2000 00a8 2000 00b0 2000     ... ... ... ... 
2000032c:	00b8 2000 012c 2000 0134 2000 013c 2000     ... ,.. 4.. <.. 
2000033c:	0144 2000 014c 2000 0154 2000 015c 2000     D.. L.. T.. \.. 
2000034c:	0164 2000 016c 2000 0170 2000 0178 2000     d.. l.. p.. x.. 
2000035c:	0180 2000 0188 2000 0190 2000 0198 2000     ... ... ... ... 
2000036c:	01a0 2000 01a8 2000 01b0 2000 01b8 2000     ... ... ... ... 
2000037c:	01c0 2000 01c8 2000 01d0 2000 01d8 2000     ... ... ... ... 
2000038c:	01e0 2000 01e8 2000 01f0 2000 00c4 2000     ... ... ... ... 
2000039c:	00c8 2000 00cc 2000 00d0 2000 00d4 2000     ... ... ... ... 
200003ac:	00d8 2000 01f8 2000 0200 2000 0208 2000     ... ... ... ... 
200003bc:	0210 2000 0218 2000 0220 2000 0224 2000     ... ...  .. $.. 
200003cc:	022c 2000 0234 2000 0238 2000 023c 2000     ,.. 4.. 8.. <.. 
200003dc:	0244 2000 0248 2000 0250 2000 0258 2000     D.. H.. P.. X.. 
200003ec:	0260 2000 0268 2000 0270 2000 0274 2000     `.. h.. p.. t.. 
200003fc:	027c 2000 0280 2000 0288 2000 0290 2000     |.. ... ... ... 
2000040c:	0298 2000 02a0 2000 02a8 2000 000c 2000     ... ... ... ... 
2000041c:	0010 2000 0014 2000 0018 2000               ... ... ... 

20000428 <sd_mmc_cards>:
	...
20000430:	004c 0000 0000 0000 0000 0000 0000 0000     L...............
	...

2000044c <sd_mmc_spi_devices>:
2000044c:	0001 0000                                   ....

20000450 <SystemCoreClock>:
20000450:	0900 003d 0000 0000                         ..=.....

20000458 <impure_data>:
20000458:	0000 0000 0744 2000 07ac 2000 0814 2000     ....D.. ... ... 
	...
20000500:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
20000510:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000880 <__atexit_recursive_mutex>:
20000880:	0c34 2000                                   4.. 
