\hypertarget{classtb___flip__flop___r___w_1_1_behavioral}{}\section{Behavioral Architecture Reference}
\label{classtb___flip__flop___r___w_1_1_behavioral}\index{Behavioral@{Behavioral}}


Architecture definition of the \hyperlink{classtb___flip__flop___r___w}{tb\+\_\+\+Flip\+\_\+flop\+\_\+\+R\+\_\+W}.  


\subsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classtb___flip__flop___r___w_1_1_behavioral_a99f3164d142507cc4972fec85ccfe73a}{clk\+\_\+signal}{\bfseries  (  )}\hypertarget{classtb___flip__flop___r___w_1_1_behavioral_a99f3164d142507cc4972fec85ccfe73a}{}\label{classtb___flip__flop___r___w_1_1_behavioral_a99f3164d142507cc4972fec85ccfe73a}

\begin{DoxyCompactList}\small\item\em process of generating a clock signal \end{DoxyCompactList}\item 
\hyperlink{classtb___flip__flop___r___w_1_1_behavioral_a7c5a4e8821909a45cb59f5d44cc12921}{i2c\+\_\+write\+\_\+signal}{\bfseries  (  )}\hypertarget{classtb___flip__flop___r___w_1_1_behavioral_a7c5a4e8821909a45cb59f5d44cc12921}{}\label{classtb___flip__flop___r___w_1_1_behavioral_a7c5a4e8821909a45cb59f5d44cc12921}

\begin{DoxyCompactList}\small\item\em process of generating a write signal by I2C \end{DoxyCompactList}\item 
\hyperlink{classtb___flip__flop___r___w_1_1_behavioral_adb281d3c5a08af1f297d1fa58248de0e}{i2c\+\_\+data\+\_\+in\+\_\+signal}{\bfseries  (  )}\hypertarget{classtb___flip__flop___r___w_1_1_behavioral_adb281d3c5a08af1f297d1fa58248de0e}{}\label{classtb___flip__flop___r___w_1_1_behavioral_adb281d3c5a08af1f297d1fa58248de0e}

\begin{DoxyCompactList}\small\item\em process of generating a data\+\_\+in signal by I2C \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Components}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classtb___flip__flop___r___w_1_1_behavioral_a09f8fa8e9617f0d431f9a9cd9c174f60}{Flip\+\_\+flop\+\_\+\+R\+\_\+W}  {\bfseries }  \hypertarget{classtb___flip__flop___r___w_1_1_behavioral_a09f8fa8e9617f0d431f9a9cd9c174f60}{}\label{classtb___flip__flop___r___w_1_1_behavioral_a09f8fa8e9617f0d431f9a9cd9c174f60}

\begin{DoxyCompactList}\small\item\em use a entity as a component \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classtb___flip__flop___r___w_1_1_behavioral_a501952bb7908b845004a8aa030542f7d}{clk} {\bfseries \textcolor{vhdlchar}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hypertarget{classtb___flip__flop___r___w_1_1_behavioral_a501952bb7908b845004a8aa030542f7d}{}\label{classtb___flip__flop___r___w_1_1_behavioral_a501952bb7908b845004a8aa030542f7d}

\begin{DoxyCompactList}\small\item\em use signals internals simulate these ports of component \end{DoxyCompactList}\item 
\hyperlink{classtb___flip__flop___r___w_1_1_behavioral_a7e333d8b89f48acd3c4ac58948c1afb8}{clk\+\_\+ena} {\bfseries \textcolor{vhdlchar}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hypertarget{classtb___flip__flop___r___w_1_1_behavioral_a7e333d8b89f48acd3c4ac58948c1afb8}{}\label{classtb___flip__flop___r___w_1_1_behavioral_a7e333d8b89f48acd3c4ac58948c1afb8}

\item 
\hyperlink{classtb___flip__flop___r___w_1_1_behavioral_a5d1d334866b850ea4519655e35c948b9}{sync\+\_\+rst} {\bfseries \textcolor{vhdlchar}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hypertarget{classtb___flip__flop___r___w_1_1_behavioral_a5d1d334866b850ea4519655e35c948b9}{}\label{classtb___flip__flop___r___w_1_1_behavioral_a5d1d334866b850ea4519655e35c948b9}

\item 
\hyperlink{classtb___flip__flop___r___w_1_1_behavioral_a69317760615591269083e63d8efc021f}{i2c\+\_\+write} {\bfseries \textcolor{vhdlchar}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hypertarget{classtb___flip__flop___r___w_1_1_behavioral_a69317760615591269083e63d8efc021f}{}\label{classtb___flip__flop___r___w_1_1_behavioral_a69317760615591269083e63d8efc021f}

\item 
\hyperlink{classtb___flip__flop___r___w_1_1_behavioral_a3f0f65f93849710f5110c606dbaefccf}{i2c\+\_\+data\+\_\+in} {\bfseries \textcolor{vhdlchar}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hypertarget{classtb___flip__flop___r___w_1_1_behavioral_a3f0f65f93849710f5110c606dbaefccf}{}\label{classtb___flip__flop___r___w_1_1_behavioral_a3f0f65f93849710f5110c606dbaefccf}

\item 
\hyperlink{classtb___flip__flop___r___w_1_1_behavioral_a190dbf29a2d9cdf803fdac336c49cf66}{uc\+\_\+read} {\bfseries \textcolor{vhdlchar}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hypertarget{classtb___flip__flop___r___w_1_1_behavioral_a190dbf29a2d9cdf803fdac336c49cf66}{}\label{classtb___flip__flop___r___w_1_1_behavioral_a190dbf29a2d9cdf803fdac336c49cf66}

\end{DoxyCompactItemize}
\subsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classtb___flip__flop___r___w_1_1_behavioral_a1619316ad715601eb5d3559db829ac05}{uut}  {\bfseries Flip\+\_\+flop\+\_\+\+R\+\_\+W}   \hypertarget{classtb___flip__flop___r___w_1_1_behavioral_a1619316ad715601eb5d3559db829ac05}{}\label{classtb___flip__flop___r___w_1_1_behavioral_a1619316ad715601eb5d3559db829ac05}

\begin{DoxyCompactList}\small\item\em an instance of component \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
Architecture definition of the \hyperlink{classtb___flip__flop___r___w}{tb\+\_\+\+Flip\+\_\+flop\+\_\+\+R\+\_\+W}. 

More details about this \hyperlink{classtb___flip__flop___r___w}{tb\+\_\+\+Flip\+\_\+flop\+\_\+\+R\+\_\+W} element. 

The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Public/\+Documents/\+Github/\+V\+H\+D\+L/\+Flip\+\_\+flop/\hyperlink{tb___flip__flop___r___w_8vhd}{tb\+\_\+\+Flip\+\_\+flop\+\_\+\+R\+\_\+\+W.\+vhd}\end{DoxyCompactItemize}
