{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1626978132463 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626978132463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 22 21:22:12 2021 " "Processing started: Thu Jul 22 21:22:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626978132463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626978132463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project_4 -c Project_4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project_4 -c Project_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626978132463 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1626978133254 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1626978133254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number.v 1 1 " "Found 1 design units, including 1 entities, in source file number.v" { { "Info" "ISGN_ENTITY_NAME" "1 number " "Found entity 1: number" {  } { { "number.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/number.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626978143072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626978143072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_4_main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project_4_main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Project_4_main " "Found entity 1: Project_4_main" {  } { { "Project_4_main.bdf" "" { Schematic "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/Project_4_main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626978143072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626978143072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count3.v 1 1 " "Found 1 design units, including 1 entities, in source file count3.v" { { "Info" "ISGN_ENTITY_NAME" "1 count3 " "Found entity 1: count3" {  } { { "count3.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/count3.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626978143072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626978143072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_4.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_4 " "Found entity 1: ROM_4" {  } { { "ROM_4.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/ROM_4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626978143087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626978143087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keep.v 1 1 " "Found 1 design units, including 1 entities, in source file keep.v" { { "Info" "ISGN_ENTITY_NAME" "1 keep " "Found entity 1: keep" {  } { { "keep.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/keep.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626978143087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626978143087 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project_4_main " "Elaborating entity \"Project_4_main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1626978143165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keep keep:inst7 " "Elaborating entity \"keep\" for hierarchy \"keep:inst7\"" {  } { { "Project_4_main.bdf" "inst7" { Schematic "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/Project_4_main.bdf" { { 152 -376 -216 296 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626978143165 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LED keep.v(17) " "Verilog HDL Always Construct warning at keep.v(17): variable \"LED\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keep.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/keep.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626978143165 "|Project_4_main|keep:inst7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LED keep.v(18) " "Verilog HDL Always Construct warning at keep.v(18): variable \"LED\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keep.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/keep.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626978143165 "|Project_4_main|keep:inst7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LED keep.v(19) " "Verilog HDL Always Construct warning at keep.v(19): variable \"LED\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keep.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/keep.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626978143165 "|Project_4_main|keep:inst7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LED keep.v(24) " "Verilog HDL Always Construct warning at keep.v(24): variable \"LED\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keep.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/keep.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626978143165 "|Project_4_main|keep:inst7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LED keep.v(25) " "Verilog HDL Always Construct warning at keep.v(25): variable \"LED\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keep.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/keep.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626978143165 "|Project_4_main|keep:inst7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LED keep.v(26) " "Verilog HDL Always Construct warning at keep.v(26): variable \"LED\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keep.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/keep.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626978143165 "|Project_4_main|keep:inst7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LED keep.v(30) " "Verilog HDL Always Construct warning at keep.v(30): variable \"LED\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keep.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/keep.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626978143165 "|Project_4_main|keep:inst7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LED keep.v(31) " "Verilog HDL Always Construct warning at keep.v(31): variable \"LED\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keep.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/keep.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626978143165 "|Project_4_main|keep:inst7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LED keep.v(32) " "Verilog HDL Always Construct warning at keep.v(32): variable \"LED\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keep.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/keep.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626978143165 "|Project_4_main|keep:inst7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LED keep.v(37) " "Verilog HDL Always Construct warning at keep.v(37): variable \"LED\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keep.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/keep.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626978143165 "|Project_4_main|keep:inst7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LED keep.v(38) " "Verilog HDL Always Construct warning at keep.v(38): variable \"LED\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keep.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/keep.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626978143165 "|Project_4_main|keep:inst7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LED keep.v(39) " "Verilog HDL Always Construct warning at keep.v(39): variable \"LED\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keep.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/keep.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1626978143165 "|Project_4_main|keep:inst7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out keep.v(12) " "Verilog HDL Always Construct warning at keep.v(12): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "keep.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/keep.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1626978143165 "|Project_4_main|keep:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] keep.v(12) " "Inferred latch for \"out\[0\]\" at keep.v(12)" {  } { { "keep.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/keep.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626978143165 "|Project_4_main|keep:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] keep.v(12) " "Inferred latch for \"out\[1\]\" at keep.v(12)" {  } { { "keep.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/keep.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626978143165 "|Project_4_main|keep:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] keep.v(12) " "Inferred latch for \"out\[2\]\" at keep.v(12)" {  } { { "keep.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/keep.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626978143165 "|Project_4_main|keep:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] keep.v(12) " "Inferred latch for \"out\[3\]\" at keep.v(12)" {  } { { "keep.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/keep.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626978143165 "|Project_4_main|keep:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] keep.v(12) " "Inferred latch for \"out\[4\]\" at keep.v(12)" {  } { { "keep.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/keep.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626978143165 "|Project_4_main|keep:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] keep.v(12) " "Inferred latch for \"out\[5\]\" at keep.v(12)" {  } { { "keep.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/keep.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626978143165 "|Project_4_main|keep:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] keep.v(12) " "Inferred latch for \"out\[6\]\" at keep.v(12)" {  } { { "keep.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/keep.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626978143165 "|Project_4_main|keep:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] keep.v(12) " "Inferred latch for \"out\[7\]\" at keep.v(12)" {  } { { "keep.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/keep.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626978143165 "|Project_4_main|keep:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] keep.v(12) " "Inferred latch for \"out\[8\]\" at keep.v(12)" {  } { { "keep.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/keep.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626978143165 "|Project_4_main|keep:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] keep.v(12) " "Inferred latch for \"out\[9\]\" at keep.v(12)" {  } { { "keep.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/keep.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626978143165 "|Project_4_main|keep:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] keep.v(12) " "Inferred latch for \"out\[10\]\" at keep.v(12)" {  } { { "keep.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/keep.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626978143165 "|Project_4_main|keep:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_4 ROM_4:inst6 " "Elaborating entity \"ROM_4\" for hierarchy \"ROM_4:inst6\"" {  } { { "Project_4_main.bdf" "inst6" { Schematic "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/Project_4_main.bdf" { { 144 360 576 272 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626978143181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_4:inst6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_4:inst6\|altsyncram:altsyncram_component\"" {  } { { "ROM_4.v" "altsyncram_component" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/ROM_4.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626978143266 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_4:inst6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_4:inst6\|altsyncram:altsyncram_component\"" {  } { { "ROM_4.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/ROM_4.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626978143267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_4:inst6\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_4:inst6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626978143267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626978143267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626978143267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../cos_for_ChT.hex " "Parameter \"init_file\" = \"../cos_for_ChT.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626978143267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626978143267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626978143267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626978143267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626978143267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626978143267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626978143267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626978143267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626978143267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626978143267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626978143267 ""}  } { { "ROM_4.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/ROM_4.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1626978143267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mv91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mv91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mv91 " "Found entity 1: altsyncram_mv91" {  } { { "db/altsyncram_mv91.tdf" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/db/altsyncram_mv91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626978143329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626978143329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mv91 ROM_4:inst6\|altsyncram:altsyncram_component\|altsyncram_mv91:auto_generated " "Elaborating entity \"altsyncram_mv91\" for hierarchy \"ROM_4:inst6\|altsyncram:altsyncram_component\|altsyncram_mv91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626978143331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count3 count3:inst " "Elaborating entity \"count3\" for hierarchy \"count3:inst\"" {  } { { "Project_4_main.bdf" "inst" { Schematic "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/Project_4_main.bdf" { { 184 168 328 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626978143350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "number number:inst3 " "Elaborating entity \"number\" for hierarchy \"number:inst3\"" {  } { { "Project_4_main.bdf" "inst3" { Schematic "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/Project_4_main.bdf" { { 200 -104 64 280 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626978143352 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "number.v(7) " "Verilog HDL Case Statement warning at number.v(7): incomplete case statement has no default case item" {  } { { "number.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/number.v" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1626978143353 "|Project_4_main|number:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m number.v(6) " "Verilog HDL Always Construct warning at number.v(6): inferring latch(es) for variable \"m\", which holds its previous value in one or more paths through the always construct" {  } { { "number.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/number.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1626978143353 "|Project_4_main|number:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[0\] number.v(6) " "Inferred latch for \"m\[0\]\" at number.v(6)" {  } { { "number.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/number.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626978143353 "|Project_4_main|number:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[1\] number.v(6) " "Inferred latch for \"m\[1\]\" at number.v(6)" {  } { { "number.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/number.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626978143353 "|Project_4_main|number:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[2\] number.v(6) " "Inferred latch for \"m\[2\]\" at number.v(6)" {  } { { "number.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/number.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626978143353 "|Project_4_main|number:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[3\] number.v(6) " "Inferred latch for \"m\[3\]\" at number.v(6)" {  } { { "number.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/number.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626978143354 "|Project_4_main|number:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[4\] number.v(6) " "Inferred latch for \"m\[4\]\" at number.v(6)" {  } { { "number.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/number.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626978143354 "|Project_4_main|number:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[5\] number.v(6) " "Inferred latch for \"m\[5\]\" at number.v(6)" {  } { { "number.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/number.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626978143354 "|Project_4_main|number:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[6\] number.v(6) " "Inferred latch for \"m\[6\]\" at number.v(6)" {  } { { "number.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/number.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626978143354 "|Project_4_main|number:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[7\] number.v(6) " "Inferred latch for \"m\[7\]\" at number.v(6)" {  } { { "number.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/number.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626978143354 "|Project_4_main|number:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[8\] number.v(6) " "Inferred latch for \"m\[8\]\" at number.v(6)" {  } { { "number.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/number.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626978143354 "|Project_4_main|number:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[9\] number.v(6) " "Inferred latch for \"m\[9\]\" at number.v(6)" {  } { { "number.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/number.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626978143354 "|Project_4_main|number:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[10\] number.v(6) " "Inferred latch for \"m\[10\]\" at number.v(6)" {  } { { "number.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/number.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626978143354 "|Project_4_main|number:inst3"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "number:inst3\|m\[4\] number:inst3\|m\[8\] " "Duplicate LATCH primitive \"number:inst3\|m\[4\]\" merged with LATCH primitive \"number:inst3\|m\[8\]\"" {  } { { "number.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/number.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1626978143898 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "number:inst3\|m\[3\] number:inst3\|m\[7\] " "Duplicate LATCH primitive \"number:inst3\|m\[3\]\" merged with LATCH primitive \"number:inst3\|m\[7\]\"" {  } { { "number.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/number.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1626978143898 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "number:inst3\|m\[0\] number:inst3\|m\[6\] " "Duplicate LATCH primitive \"number:inst3\|m\[0\]\" merged with LATCH primitive \"number:inst3\|m\[6\]\"" {  } { { "number.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/number.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1626978143898 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "keep:inst7\|out\[3\] keep:inst7\|out\[1\] " "Duplicate LATCH primitive \"keep:inst7\|out\[3\]\" merged with LATCH primitive \"keep:inst7\|out\[1\]\"" {  } { { "keep.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/keep.v" 12 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1626978143898 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1626978143898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "number:inst3\|m\[8\] " "Latch number:inst3\|m\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keep:inst7\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal keep:inst7\|out\[1\]" {  } { { "keep.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/keep.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626978143898 ""}  } { { "number.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/number.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626978143898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "number:inst3\|m\[7\] " "Latch number:inst3\|m\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keep:inst7\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal keep:inst7\|out\[1\]" {  } { { "keep.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/keep.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626978143898 ""}  } { { "number.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/number.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626978143898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "number:inst3\|m\[6\] " "Latch number:inst3\|m\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keep:inst7\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal keep:inst7\|out\[1\]" {  } { { "keep.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/keep.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626978143898 ""}  } { { "number.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/number.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626978143898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "number:inst3\|m\[5\] " "Latch number:inst3\|m\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keep:inst7\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal keep:inst7\|out\[1\]" {  } { { "keep.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/keep.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626978143898 ""}  } { { "number.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/number.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626978143898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "number:inst3\|m\[2\] " "Latch number:inst3\|m\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keep:inst7\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal keep:inst7\|out\[1\]" {  } { { "keep.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/keep.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626978143898 ""}  } { { "number.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/number.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626978143898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "number:inst3\|m\[1\] " "Latch number:inst3\|m\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keep:inst7\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal keep:inst7\|out\[1\]" {  } { { "keep.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/keep.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626978143898 ""}  } { { "number.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/number.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626978143898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "keep:inst7\|out\[1\] " "Latch keep:inst7\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a\[1\] " "Ports D and ENA on the latch are fed by the same signal a\[1\]" {  } { { "Project_4_main.bdf" "" { Schematic "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/Project_4_main.bdf" { { 176 -576 -400 192 "a\[1..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626978143898 ""}  } { { "keep.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/keep.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626978143898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "keep:inst7\|out\[0\] " "Latch keep:inst7\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a\[0\] " "Ports D and ENA on the latch are fed by the same signal a\[0\]" {  } { { "Project_4_main.bdf" "" { Schematic "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/Project_4_main.bdf" { { 176 -576 -400 192 "a\[1..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626978143899 ""}  } { { "keep.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/keep.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626978143899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "keep:inst7\|out\[2\] " "Latch keep:inst7\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a\[1\] " "Ports D and ENA on the latch are fed by the same signal a\[1\]" {  } { { "Project_4_main.bdf" "" { Schematic "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/Project_4_main.bdf" { { 176 -576 -400 192 "a\[1..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626978143899 ""}  } { { "keep.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/keep.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626978143899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "keep:inst7\|out\[4\] " "Latch keep:inst7\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a\[1\] " "Ports D and ENA on the latch are fed by the same signal a\[1\]" {  } { { "Project_4_main.bdf" "" { Schematic "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/Project_4_main.bdf" { { 176 -576 -400 192 "a\[1..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626978143899 ""}  } { { "keep.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/keep.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626978143899 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "number:inst3\|m\[1\] number:inst3\|m\[5\] " "Duplicate LATCH primitive \"number:inst3\|m\[1\]\" merged with LATCH primitive \"number:inst3\|m\[5\]\"" {  } { { "number.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/number.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1626978143906 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1626978143906 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1626978143990 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1626978144431 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626978144431 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1626978144509 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1626978144509 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1626978144509 ""} { "Info" "ICUT_CUT_TM_RAMS" "6 " "Implemented 6 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1626978144509 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1626978144509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626978144525 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 22 21:22:24 2021 " "Processing ended: Thu Jul 22 21:22:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626978144525 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626978144525 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626978144525 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1626978144525 ""}
