

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Mon Apr 10 16:46:11 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_28
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.540 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    9|    9|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |        6|        6|         4|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%acc_V = alloca i32 1"   --->   Operation 7 'alloca' 'acc_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:3]   --->   Operation 9 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i48 %y"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %c, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %c"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %x"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %x" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:3]   --->   Operation 16 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln11 = store i3 3, i3 %i" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:11]   --->   Operation 17 'store' 'store_ln11' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln11 = store i48 0, i48 %acc_V" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:11]   --->   Operation 18 'store' 'store_ln11' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln11 = br void %for.body" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:11]   --->   Operation 19 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:16]   --->   Operation 20 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %i_1, i32 2" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:11]   --->   Operation 22 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %tmp, void %for.body.split, void %for.end" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:11]   --->   Operation 24 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i_1" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:16]   --->   Operation 25 'zext' 'i_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:6]   --->   Operation 26 'specloopname' 'specloopname_ln6' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.13ns)   --->   "%icmp_ln12 = icmp_eq  i3 %i_1, i3 0" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:12]   --->   Operation 27 'icmp' 'icmp_ln12' <Predicate = (!tmp)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %if.else_ifconv, void %if.then" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:12]   --->   Operation 28 'br' 'br_ln12' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i3 %i_1" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:16]   --->   Operation 29 'trunc' 'trunc_ln16' <Predicate = (!tmp & !icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.95ns)   --->   "%switch_ln16 = switch i2 %trunc_ln16, void %if.else4, i2 1, void %branch1, i2 2, void %branch2" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:16]   --->   Operation 30 'switch' 'switch_ln16' <Predicate = (!tmp & !icmp_ln12)> <Delay = 0.95>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln13 = store i24 %x_read, i24 %shift_reg_V_0" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:13]   --->   Operation 31 'store' 'store_ln13' <Predicate = (!tmp & icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%br_ln15 = br void %if.end" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:15]   --->   Operation 32 'br' 'br_ln15' <Predicate = (!tmp & icmp_ln12)> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i24 %c, i64 0, i64 %i_cast"   --->   Operation 33 'getelementptr' 'c_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (2.32ns)   --->   "%c_load = load i2 %c_addr"   --->   Operation 34 'load' 'c_load' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 35 [1/1] (1.65ns)   --->   "%add_ln11 = add i3 %i_1, i3 7" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:11]   --->   Operation 35 'add' 'add_ln11' <Predicate = (!tmp)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln11 = store i3 %add_ln11, i3 %i" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:11]   --->   Operation 36 'store' 'store_ln11' <Predicate = (!tmp)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%shift_reg_V_2_load = load i24 %shift_reg_V_2" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:16]   --->   Operation 37 'load' 'shift_reg_V_2_load' <Predicate = (!tmp & !icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%shift_reg_V_0_load = load i24 %shift_reg_V_0" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:16]   --->   Operation 38 'load' 'shift_reg_V_0_load' <Predicate = (!tmp & !icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%shift_reg_V_1_load = load i24 %shift_reg_V_1" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:16]   --->   Operation 39 'load' 'shift_reg_V_1_load' <Predicate = (!tmp & !icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.95ns)   --->   "%icmp_ln16 = icmp_eq  i2 %trunc_ln16, i2 1" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:16]   --->   Operation 40 'icmp' 'icmp_ln16' <Predicate = (!tmp & !icmp_ln12)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node data_V)   --->   "%select_ln16 = select i1 %icmp_ln16, i24 %shift_reg_V_0_load, i24 %shift_reg_V_2_load" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:16]   --->   Operation 41 'select' 'select_ln16' <Predicate = (!tmp & !icmp_ln12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.95ns)   --->   "%icmp_ln16_1 = icmp_eq  i2 %trunc_ln16, i2 2" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:16]   --->   Operation 42 'icmp' 'icmp_ln16_1' <Predicate = (!tmp & !icmp_ln12)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.69ns) (out node of the LUT)   --->   "%data_V = select i1 %icmp_ln16_1, i24 %shift_reg_V_1_load, i24 %select_ln16" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:16]   --->   Operation 43 'select' 'data_V' <Predicate = (!tmp & !icmp_ln12)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln16 = store i24 %data_V, i24 %shift_reg_V_2" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:16]   --->   Operation 44 'store' 'store_ln16' <Predicate = (!icmp_ln12 & trunc_ln16 == 2)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln16 = br void %if.else4" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:16]   --->   Operation 45 'br' 'br_ln16' <Predicate = (!icmp_ln12 & trunc_ln16 == 2)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln16 = store i24 %data_V, i24 %shift_reg_V_1" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:16]   --->   Operation 46 'store' 'store_ln16' <Predicate = (!icmp_ln12 & trunc_ln16 == 1)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln16 = br void %if.else4" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:16]   --->   Operation 47 'br' 'br_ln16' <Predicate = (!icmp_ln12 & trunc_ln16 == 1)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 48 'br' 'br_ln0' <Predicate = (!tmp & !icmp_ln12)> <Delay = 1.58>
ST_2 : Operation 49 [1/2] (2.32ns)   --->   "%c_load = load i2 %c_addr"   --->   Operation 49 'load' 'c_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>

State 3 <SV = 2> <Delay = 6.54>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%data_V_2 = phi i24 %x_read, void %if.then, i24 %data_V, void %if.else4"   --->   Operation 50 'phi' 'data_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1271 = sext i24 %data_V_2"   --->   Operation 51 'sext' 'sext_ln1271' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i24 %c_load"   --->   Operation 52 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (6.54ns)   --->   "%r_V_1 = mul i48 %sext_ln1273, i48 %sext_ln1271"   --->   Operation 53 'mul' 'r_V_1' <Predicate = true> <Delay = 6.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%acc_V_load_1 = load i48 %acc_V" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:21]   --->   Operation 58 'load' 'acc_V_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_auto.i48P0A, i48 %y, i48 %acc_V_load_1" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:21]   --->   Operation 59 'write' 'write_ln21' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln22 = ret" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:22]   --->   Operation 60 'ret' 'ret_ln22' <Predicate = (tmp)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.69>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%acc_V_load = load i48 %acc_V"   --->   Operation 54 'load' 'acc_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (3.10ns)   --->   "%acc_V_1 = add i48 %r_V_1, i48 %acc_V_load"   --->   Operation 55 'add' 'acc_V_1' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln11 = store i48 %acc_V_1, i48 %acc_V" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:11]   --->   Operation 56 'store' 'store_ln11' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln11 = br void %for.body" [../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:11]   --->   Operation 57 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.24ns
The critical path consists of the following:
	'alloca' operation ('i') [8]  (0 ns)
	'load' operation ('i', ../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:16) on local variable 'i' [21]  (0 ns)
	'add' operation ('add_ln11', ../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:11) [61]  (1.65 ns)
	'store' operation ('store_ln11', ../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:11) of variable 'add_ln11', ../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:11 on local variable 'i' [62]  (1.59 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('c_load') on array 'c' [57]  (2.32 ns)

 <State 3>: 6.54ns
The critical path consists of the following:
	'phi' operation ('data.V') with incoming values : ('x_read', ../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:3) ('data.V', ../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:16) [53]  (0 ns)
	'mul' operation ('r.V') [59]  (6.54 ns)

 <State 4>: 4.69ns
The critical path consists of the following:
	'load' operation ('acc_V_load') on local variable 'acc.V' [54]  (0 ns)
	'add' operation ('acc.V') [60]  (3.1 ns)
	'store' operation ('store_ln11', ../../../../OneDrive/Desktop/vitis-hls/fir_fixed.cpp:11) of variable 'acc.V' on local variable 'acc.V' [63]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
