Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jun  4 14:04:34 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file gaussian_filter_control_sets_placed.rpt
| Design       : gaussian_filter
| Device       : xc7a35t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              33 |           12 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              24 |           11 |
| Yes          | No                    | Yes                    |             118 |           41 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |             Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                      |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | h_cnt[9]_i_1_n_0                     | h_sync_o_i_1_n_0 |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | line_buffer0_reg_0_63_0_2_i_1_n_0    |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | line_buffer0_reg_256_319_0_2_i_1_n_0 |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | line_buffer0_reg_128_191_0_2_i_1_n_0 |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | line_buffer0_reg_192_255_0_2_i_1_n_0 |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | line_buffer0_reg_64_127_0_2_i_1_n_0  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | line_buffer1_reg_256_319_0_2_i_1_n_0 |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | line_buffer1_reg_64_127_0_2_i_1_n_0  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | line_buffer1_reg_0_63_0_2_i_1_n_0    |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | line_buffer1_reg_192_255_0_2_i_1_n_0 |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | line_buffer1_reg_128_191_0_2_i_1_n_0 |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | rd_en                                |                  |               11 |             24 |         2.18 |
|  clk_IBUF_BUFG |                                      | h_sync_o_i_1_n_0 |               12 |             33 |         2.75 |
|  clk_IBUF_BUFG | de_i_IBUF                            | h_sync_o_i_1_n_0 |               37 |            108 |         2.92 |
+----------------+--------------------------------------+------------------+------------------+----------------+--------------+


