// Seed: 2614789636
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = id_1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29
);
  inout wire id_29;
  inout wire id_28;
  output wire id_27;
  output wire id_26;
  output wire id_25;
  output wire id_24;
  input wire id_23;
  input wire id_22;
  output wire id_21;
  output wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  tri0  id_30  =  1  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  =  1  ==  1  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ;
  wire id_52;
  assign id_25 = 1;
  xnor (
      id_25,
      id_42,
      id_44,
      id_28,
      id_35,
      id_49,
      id_13,
      id_7,
      id_40,
      id_23,
      id_19,
      id_12,
      id_45,
      id_43,
      id_22,
      id_9,
      id_16,
      id_6,
      id_32,
      id_1,
      id_38,
      id_31,
      id_39,
      id_48,
      id_37,
      id_36,
      id_2,
      id_10,
      id_46,
      id_51,
      id_11,
      id_34,
      id_41,
      id_50,
      id_4,
      id_47,
      id_8,
      id_29,
      id_52,
      id_33
  );
  module_0(
      id_40, id_42, id_29, id_30
  );
endmodule
