

================================================================
== Vitis HLS Report for 'NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3'
================================================================
* Date:           Sun Jan 26 21:43:11 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       NN (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.488 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    92261|    92261|  0.923 ms|  0.923 ms|  92257|  92257|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3  |    92259|    92259|         5|          1|          1|  92256|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     2|       -|       -|    -|
|Expression       |        -|     -|       0|     337|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     1|       0|       5|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      72|    -|
|Register         |        -|     -|     270|      96|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|     270|     510|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+---------------------+---------+----+---+----+-----+
    |          Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+---------------------+---------+----+---+----+-----+
    |mul_7ns_11ns_17_1_1_U3308  |mul_7ns_11ns_17_1_1  |        0|   1|  0|   5|    0|
    +---------------------------+---------------------+---------+----+---+----+-----+
    |Total                      |                     |        0|   1|  0|   5|    0|
    +---------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    +--------------------------------------+--------------------------------+--------------+
    |               Instance               |             Module             |  Expression  |
    +--------------------------------------+--------------------------------+--------------+
    |mac_muladd_10ns_7ns_5ns_17_4_1_U3310  |mac_muladd_10ns_7ns_5ns_17_4_1  |  i0 * i1 + i2|
    |mac_muladd_5ns_5ns_17ns_17_4_1_U3309  |mac_muladd_5ns_5ns_17ns_17_4_1  |  i0 + i1 * i2|
    +--------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln34_2_fu_148_p2     |         +|   0|  0|  24|          17|           1|
    |add_ln34_fu_346_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln35_2_fu_309_p2     |         +|   0|  0|  17|          10|           1|
    |add_ln35_fu_195_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln36_fu_303_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln41_fu_402_p2       |         +|   0|  0|  24|          17|          17|
    |add_ln45_4_fu_379_p2     |         +|   0|  0|  14|           7|           7|
    |add_ln45_fu_389_p2       |         +|   0|  0|  24|          17|          17|
    |empty_1361_fu_251_p2     |         -|   0|  0|  17|          10|          10|
    |and_ln34_fu_189_p2       |       and|   0|  0|   2|           1|           1|
    |cmp10_i_fu_257_p2        |      icmp|   0|  0|  12|           5|           4|
    |icmp_fu_237_p2           |      icmp|   0|  0|  12|           4|           1|
    |icmp_ln34_fu_142_p2      |      icmp|   0|  0|  24|          17|          17|
    |icmp_ln35_fu_163_p2      |      icmp|   0|  0|  17|          10|           7|
    |icmp_ln36_fu_183_p2      |      icmp|   0|  0|  12|           5|           2|
    |icmp_ln39_1_fu_279_p2    |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln39_fu_273_p2      |      icmp|   0|  0|  12|           4|           1|
    |empty_fu_201_p2          |        or|   0|  0|   2|           1|           1|
    |or_ln39_1_fu_297_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln39_2_fu_291_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln39_fu_285_p2        |        or|   0|  0|   2|           1|           1|
    |j_mid2_fu_207_p3         |    select|   0|  0|   5|           1|           1|
    |select_ln34_1_fu_352_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln34_fu_169_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln35_1_fu_315_p3  |    select|   0|  0|  10|           1|           1|
    |select_ln35_fu_215_p3    |    select|   0|  0|   5|           1|           5|
    |storemerge_fu_412_p3     |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln34_fu_177_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 337|         158|         117|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |c_fu_80                  |   9|          2|    7|         14|
    |i_fu_72                  |   9|          2|    5|         10|
    |indvar_flatten12_fu_84   |   9|          2|   17|         34|
    |indvar_flatten_fu_76     |   9|          2|   10|         20|
    |j_fu_68                  |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|   47|         94|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |c_fu_80                           |   7|   0|    7|          0|
    |empty_1361_reg_493                |  10|   0|   10|          0|
    |i_fu_72                           |   5|   0|    5|          0|
    |icmp_ln35_reg_477                 |   1|   0|    1|          0|
    |indvar_flatten12_fu_84            |  17|   0|   17|          0|
    |indvar_flatten_fu_76              |  10|   0|   10|          0|
    |j_fu_68                           |   5|   0|    5|          0|
    |j_mid2_reg_482                    |   5|   0|    5|          0|
    |or_ln39_1_reg_498                 |   1|   0|    1|          0|
    |zext_ln34_reg_503                 |   7|   0|   17|         10|
    |empty_1361_reg_493                |  64|  32|   10|          0|
    |j_mid2_reg_482                    |  64|  32|    5|          0|
    |or_ln39_1_reg_498                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 270|  96|  104|         10|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3|  return value|
|Pad1_out_img_address0   |  out|   17|   ap_memory|                                                 Pad1_out_img|         array|
|Pad1_out_img_ce0        |  out|    1|   ap_memory|                                                 Pad1_out_img|         array|
|Pad1_out_img_we0        |  out|    1|   ap_memory|                                                 Pad1_out_img|         array|
|Pad1_out_img_d0         |  out|   32|   ap_memory|                                                 Pad1_out_img|         array|
|Norm1_out_img_address0  |  out|   17|   ap_memory|                                                Norm1_out_img|         array|
|Norm1_out_img_ce0       |  out|    1|   ap_memory|                                                Norm1_out_img|         array|
|Norm1_out_img_q0        |   in|   32|   ap_memory|                                                Norm1_out_img|         array|
+------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

