
BOOTLOADER1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000639c  080001c8  080001c8  000011c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000924  08006564  08006564  00007564  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006e88  08006e88  0000800c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006e88  08006e88  00007e88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006e90  08006e90  0000800c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006e90  08006e90  00007e90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006e94  08006e94  00007e94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08006e98  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000ec  20000010  08006ea4  00008010  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200000fc  08006ea4  000080fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000800c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ee7f  00000000  00000000  0000803c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002cd6  00000000  00000000  00016ebb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000be8  00000000  00000000  00019b98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008fe  00000000  00000000  0001a780  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026051  00000000  00000000  0001b07e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001133f  00000000  00000000  000410cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e6e5e  00000000  00000000  0005240e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013926c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e4c  00000000  00000000  001392b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000099  00000000  00000000  0013c0fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	@ (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	@ (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000010 	.word	0x20000010
 80001e4:	00000000 	.word	0x00000000
 80001e8:	0800654c 	.word	0x0800654c

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	@ (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	@ (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	@ (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000014 	.word	0x20000014
 8000204:	0800654c 	.word	0x0800654c

08000208 <__aeabi_uldivmod>:
 8000208:	b953      	cbnz	r3, 8000220 <__aeabi_uldivmod+0x18>
 800020a:	b94a      	cbnz	r2, 8000220 <__aeabi_uldivmod+0x18>
 800020c:	2900      	cmp	r1, #0
 800020e:	bf08      	it	eq
 8000210:	2800      	cmpeq	r0, #0
 8000212:	bf1c      	itt	ne
 8000214:	f04f 31ff 	movne.w	r1, #4294967295
 8000218:	f04f 30ff 	movne.w	r0, #4294967295
 800021c:	f000 b988 	b.w	8000530 <__aeabi_idiv0>
 8000220:	f1ad 0c08 	sub.w	ip, sp, #8
 8000224:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000228:	f000 f806 	bl	8000238 <__udivmoddi4>
 800022c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000230:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000234:	b004      	add	sp, #16
 8000236:	4770      	bx	lr

08000238 <__udivmoddi4>:
 8000238:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800023c:	9d08      	ldr	r5, [sp, #32]
 800023e:	468e      	mov	lr, r1
 8000240:	4604      	mov	r4, r0
 8000242:	4688      	mov	r8, r1
 8000244:	2b00      	cmp	r3, #0
 8000246:	d14a      	bne.n	80002de <__udivmoddi4+0xa6>
 8000248:	428a      	cmp	r2, r1
 800024a:	4617      	mov	r7, r2
 800024c:	d962      	bls.n	8000314 <__udivmoddi4+0xdc>
 800024e:	fab2 f682 	clz	r6, r2
 8000252:	b14e      	cbz	r6, 8000268 <__udivmoddi4+0x30>
 8000254:	f1c6 0320 	rsb	r3, r6, #32
 8000258:	fa01 f806 	lsl.w	r8, r1, r6
 800025c:	fa20 f303 	lsr.w	r3, r0, r3
 8000260:	40b7      	lsls	r7, r6
 8000262:	ea43 0808 	orr.w	r8, r3, r8
 8000266:	40b4      	lsls	r4, r6
 8000268:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800026c:	fa1f fc87 	uxth.w	ip, r7
 8000270:	fbb8 f1fe 	udiv	r1, r8, lr
 8000274:	0c23      	lsrs	r3, r4, #16
 8000276:	fb0e 8811 	mls	r8, lr, r1, r8
 800027a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800027e:	fb01 f20c 	mul.w	r2, r1, ip
 8000282:	429a      	cmp	r2, r3
 8000284:	d909      	bls.n	800029a <__udivmoddi4+0x62>
 8000286:	18fb      	adds	r3, r7, r3
 8000288:	f101 30ff 	add.w	r0, r1, #4294967295
 800028c:	f080 80ea 	bcs.w	8000464 <__udivmoddi4+0x22c>
 8000290:	429a      	cmp	r2, r3
 8000292:	f240 80e7 	bls.w	8000464 <__udivmoddi4+0x22c>
 8000296:	3902      	subs	r1, #2
 8000298:	443b      	add	r3, r7
 800029a:	1a9a      	subs	r2, r3, r2
 800029c:	b2a3      	uxth	r3, r4
 800029e:	fbb2 f0fe 	udiv	r0, r2, lr
 80002a2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002aa:	fb00 fc0c 	mul.w	ip, r0, ip
 80002ae:	459c      	cmp	ip, r3
 80002b0:	d909      	bls.n	80002c6 <__udivmoddi4+0x8e>
 80002b2:	18fb      	adds	r3, r7, r3
 80002b4:	f100 32ff 	add.w	r2, r0, #4294967295
 80002b8:	f080 80d6 	bcs.w	8000468 <__udivmoddi4+0x230>
 80002bc:	459c      	cmp	ip, r3
 80002be:	f240 80d3 	bls.w	8000468 <__udivmoddi4+0x230>
 80002c2:	443b      	add	r3, r7
 80002c4:	3802      	subs	r0, #2
 80002c6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002ca:	eba3 030c 	sub.w	r3, r3, ip
 80002ce:	2100      	movs	r1, #0
 80002d0:	b11d      	cbz	r5, 80002da <__udivmoddi4+0xa2>
 80002d2:	40f3      	lsrs	r3, r6
 80002d4:	2200      	movs	r2, #0
 80002d6:	e9c5 3200 	strd	r3, r2, [r5]
 80002da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002de:	428b      	cmp	r3, r1
 80002e0:	d905      	bls.n	80002ee <__udivmoddi4+0xb6>
 80002e2:	b10d      	cbz	r5, 80002e8 <__udivmoddi4+0xb0>
 80002e4:	e9c5 0100 	strd	r0, r1, [r5]
 80002e8:	2100      	movs	r1, #0
 80002ea:	4608      	mov	r0, r1
 80002ec:	e7f5      	b.n	80002da <__udivmoddi4+0xa2>
 80002ee:	fab3 f183 	clz	r1, r3
 80002f2:	2900      	cmp	r1, #0
 80002f4:	d146      	bne.n	8000384 <__udivmoddi4+0x14c>
 80002f6:	4573      	cmp	r3, lr
 80002f8:	d302      	bcc.n	8000300 <__udivmoddi4+0xc8>
 80002fa:	4282      	cmp	r2, r0
 80002fc:	f200 8105 	bhi.w	800050a <__udivmoddi4+0x2d2>
 8000300:	1a84      	subs	r4, r0, r2
 8000302:	eb6e 0203 	sbc.w	r2, lr, r3
 8000306:	2001      	movs	r0, #1
 8000308:	4690      	mov	r8, r2
 800030a:	2d00      	cmp	r5, #0
 800030c:	d0e5      	beq.n	80002da <__udivmoddi4+0xa2>
 800030e:	e9c5 4800 	strd	r4, r8, [r5]
 8000312:	e7e2      	b.n	80002da <__udivmoddi4+0xa2>
 8000314:	2a00      	cmp	r2, #0
 8000316:	f000 8090 	beq.w	800043a <__udivmoddi4+0x202>
 800031a:	fab2 f682 	clz	r6, r2
 800031e:	2e00      	cmp	r6, #0
 8000320:	f040 80a4 	bne.w	800046c <__udivmoddi4+0x234>
 8000324:	1a8a      	subs	r2, r1, r2
 8000326:	0c03      	lsrs	r3, r0, #16
 8000328:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800032c:	b280      	uxth	r0, r0
 800032e:	b2bc      	uxth	r4, r7
 8000330:	2101      	movs	r1, #1
 8000332:	fbb2 fcfe 	udiv	ip, r2, lr
 8000336:	fb0e 221c 	mls	r2, lr, ip, r2
 800033a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800033e:	fb04 f20c 	mul.w	r2, r4, ip
 8000342:	429a      	cmp	r2, r3
 8000344:	d907      	bls.n	8000356 <__udivmoddi4+0x11e>
 8000346:	18fb      	adds	r3, r7, r3
 8000348:	f10c 38ff 	add.w	r8, ip, #4294967295
 800034c:	d202      	bcs.n	8000354 <__udivmoddi4+0x11c>
 800034e:	429a      	cmp	r2, r3
 8000350:	f200 80e0 	bhi.w	8000514 <__udivmoddi4+0x2dc>
 8000354:	46c4      	mov	ip, r8
 8000356:	1a9b      	subs	r3, r3, r2
 8000358:	fbb3 f2fe 	udiv	r2, r3, lr
 800035c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000360:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000364:	fb02 f404 	mul.w	r4, r2, r4
 8000368:	429c      	cmp	r4, r3
 800036a:	d907      	bls.n	800037c <__udivmoddi4+0x144>
 800036c:	18fb      	adds	r3, r7, r3
 800036e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000372:	d202      	bcs.n	800037a <__udivmoddi4+0x142>
 8000374:	429c      	cmp	r4, r3
 8000376:	f200 80ca 	bhi.w	800050e <__udivmoddi4+0x2d6>
 800037a:	4602      	mov	r2, r0
 800037c:	1b1b      	subs	r3, r3, r4
 800037e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000382:	e7a5      	b.n	80002d0 <__udivmoddi4+0x98>
 8000384:	f1c1 0620 	rsb	r6, r1, #32
 8000388:	408b      	lsls	r3, r1
 800038a:	fa22 f706 	lsr.w	r7, r2, r6
 800038e:	431f      	orrs	r7, r3
 8000390:	fa0e f401 	lsl.w	r4, lr, r1
 8000394:	fa20 f306 	lsr.w	r3, r0, r6
 8000398:	fa2e fe06 	lsr.w	lr, lr, r6
 800039c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003a0:	4323      	orrs	r3, r4
 80003a2:	fa00 f801 	lsl.w	r8, r0, r1
 80003a6:	fa1f fc87 	uxth.w	ip, r7
 80003aa:	fbbe f0f9 	udiv	r0, lr, r9
 80003ae:	0c1c      	lsrs	r4, r3, #16
 80003b0:	fb09 ee10 	mls	lr, r9, r0, lr
 80003b4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003b8:	fb00 fe0c 	mul.w	lr, r0, ip
 80003bc:	45a6      	cmp	lr, r4
 80003be:	fa02 f201 	lsl.w	r2, r2, r1
 80003c2:	d909      	bls.n	80003d8 <__udivmoddi4+0x1a0>
 80003c4:	193c      	adds	r4, r7, r4
 80003c6:	f100 3aff 	add.w	sl, r0, #4294967295
 80003ca:	f080 809c 	bcs.w	8000506 <__udivmoddi4+0x2ce>
 80003ce:	45a6      	cmp	lr, r4
 80003d0:	f240 8099 	bls.w	8000506 <__udivmoddi4+0x2ce>
 80003d4:	3802      	subs	r0, #2
 80003d6:	443c      	add	r4, r7
 80003d8:	eba4 040e 	sub.w	r4, r4, lr
 80003dc:	fa1f fe83 	uxth.w	lr, r3
 80003e0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003e4:	fb09 4413 	mls	r4, r9, r3, r4
 80003e8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ec:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f0:	45a4      	cmp	ip, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x1ce>
 80003f4:	193c      	adds	r4, r7, r4
 80003f6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003fa:	f080 8082 	bcs.w	8000502 <__udivmoddi4+0x2ca>
 80003fe:	45a4      	cmp	ip, r4
 8000400:	d97f      	bls.n	8000502 <__udivmoddi4+0x2ca>
 8000402:	3b02      	subs	r3, #2
 8000404:	443c      	add	r4, r7
 8000406:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800040a:	eba4 040c 	sub.w	r4, r4, ip
 800040e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000412:	4564      	cmp	r4, ip
 8000414:	4673      	mov	r3, lr
 8000416:	46e1      	mov	r9, ip
 8000418:	d362      	bcc.n	80004e0 <__udivmoddi4+0x2a8>
 800041a:	d05f      	beq.n	80004dc <__udivmoddi4+0x2a4>
 800041c:	b15d      	cbz	r5, 8000436 <__udivmoddi4+0x1fe>
 800041e:	ebb8 0203 	subs.w	r2, r8, r3
 8000422:	eb64 0409 	sbc.w	r4, r4, r9
 8000426:	fa04 f606 	lsl.w	r6, r4, r6
 800042a:	fa22 f301 	lsr.w	r3, r2, r1
 800042e:	431e      	orrs	r6, r3
 8000430:	40cc      	lsrs	r4, r1
 8000432:	e9c5 6400 	strd	r6, r4, [r5]
 8000436:	2100      	movs	r1, #0
 8000438:	e74f      	b.n	80002da <__udivmoddi4+0xa2>
 800043a:	fbb1 fcf2 	udiv	ip, r1, r2
 800043e:	0c01      	lsrs	r1, r0, #16
 8000440:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000444:	b280      	uxth	r0, r0
 8000446:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800044a:	463b      	mov	r3, r7
 800044c:	4638      	mov	r0, r7
 800044e:	463c      	mov	r4, r7
 8000450:	46b8      	mov	r8, r7
 8000452:	46be      	mov	lr, r7
 8000454:	2620      	movs	r6, #32
 8000456:	fbb1 f1f7 	udiv	r1, r1, r7
 800045a:	eba2 0208 	sub.w	r2, r2, r8
 800045e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000462:	e766      	b.n	8000332 <__udivmoddi4+0xfa>
 8000464:	4601      	mov	r1, r0
 8000466:	e718      	b.n	800029a <__udivmoddi4+0x62>
 8000468:	4610      	mov	r0, r2
 800046a:	e72c      	b.n	80002c6 <__udivmoddi4+0x8e>
 800046c:	f1c6 0220 	rsb	r2, r6, #32
 8000470:	fa2e f302 	lsr.w	r3, lr, r2
 8000474:	40b7      	lsls	r7, r6
 8000476:	40b1      	lsls	r1, r6
 8000478:	fa20 f202 	lsr.w	r2, r0, r2
 800047c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000480:	430a      	orrs	r2, r1
 8000482:	fbb3 f8fe 	udiv	r8, r3, lr
 8000486:	b2bc      	uxth	r4, r7
 8000488:	fb0e 3318 	mls	r3, lr, r8, r3
 800048c:	0c11      	lsrs	r1, r2, #16
 800048e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000492:	fb08 f904 	mul.w	r9, r8, r4
 8000496:	40b0      	lsls	r0, r6
 8000498:	4589      	cmp	r9, r1
 800049a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800049e:	b280      	uxth	r0, r0
 80004a0:	d93e      	bls.n	8000520 <__udivmoddi4+0x2e8>
 80004a2:	1879      	adds	r1, r7, r1
 80004a4:	f108 3cff 	add.w	ip, r8, #4294967295
 80004a8:	d201      	bcs.n	80004ae <__udivmoddi4+0x276>
 80004aa:	4589      	cmp	r9, r1
 80004ac:	d81f      	bhi.n	80004ee <__udivmoddi4+0x2b6>
 80004ae:	eba1 0109 	sub.w	r1, r1, r9
 80004b2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004b6:	fb09 f804 	mul.w	r8, r9, r4
 80004ba:	fb0e 1119 	mls	r1, lr, r9, r1
 80004be:	b292      	uxth	r2, r2
 80004c0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004c4:	4542      	cmp	r2, r8
 80004c6:	d229      	bcs.n	800051c <__udivmoddi4+0x2e4>
 80004c8:	18ba      	adds	r2, r7, r2
 80004ca:	f109 31ff 	add.w	r1, r9, #4294967295
 80004ce:	d2c4      	bcs.n	800045a <__udivmoddi4+0x222>
 80004d0:	4542      	cmp	r2, r8
 80004d2:	d2c2      	bcs.n	800045a <__udivmoddi4+0x222>
 80004d4:	f1a9 0102 	sub.w	r1, r9, #2
 80004d8:	443a      	add	r2, r7
 80004da:	e7be      	b.n	800045a <__udivmoddi4+0x222>
 80004dc:	45f0      	cmp	r8, lr
 80004de:	d29d      	bcs.n	800041c <__udivmoddi4+0x1e4>
 80004e0:	ebbe 0302 	subs.w	r3, lr, r2
 80004e4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004e8:	3801      	subs	r0, #1
 80004ea:	46e1      	mov	r9, ip
 80004ec:	e796      	b.n	800041c <__udivmoddi4+0x1e4>
 80004ee:	eba7 0909 	sub.w	r9, r7, r9
 80004f2:	4449      	add	r1, r9
 80004f4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004f8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fc:	fb09 f804 	mul.w	r8, r9, r4
 8000500:	e7db      	b.n	80004ba <__udivmoddi4+0x282>
 8000502:	4673      	mov	r3, lr
 8000504:	e77f      	b.n	8000406 <__udivmoddi4+0x1ce>
 8000506:	4650      	mov	r0, sl
 8000508:	e766      	b.n	80003d8 <__udivmoddi4+0x1a0>
 800050a:	4608      	mov	r0, r1
 800050c:	e6fd      	b.n	800030a <__udivmoddi4+0xd2>
 800050e:	443b      	add	r3, r7
 8000510:	3a02      	subs	r2, #2
 8000512:	e733      	b.n	800037c <__udivmoddi4+0x144>
 8000514:	f1ac 0c02 	sub.w	ip, ip, #2
 8000518:	443b      	add	r3, r7
 800051a:	e71c      	b.n	8000356 <__udivmoddi4+0x11e>
 800051c:	4649      	mov	r1, r9
 800051e:	e79c      	b.n	800045a <__udivmoddi4+0x222>
 8000520:	eba1 0109 	sub.w	r1, r1, r9
 8000524:	46c4      	mov	ip, r8
 8000526:	fbb1 f9fe 	udiv	r9, r1, lr
 800052a:	fb09 f804 	mul.w	r8, r9, r4
 800052e:	e7c4      	b.n	80004ba <__udivmoddi4+0x282>

08000530 <__aeabi_idiv0>:
 8000530:	4770      	bx	lr
 8000532:	bf00      	nop

08000534 <BL_ReadConfig>:
 * @param[out] cfg  Pointer to BootConfig_t structure to be filled.
 *
 * @retval 1  Configuration was empty or invalid and defaults were applied.
 * @retval 0  Configuration was valid and read successfully.
 */
uint8_t BL_ReadConfig(BootConfig_t *cfg) {
 8000534:	b580      	push	{r7, lr}
 8000536:	b084      	sub	sp, #16
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]
	uint8_t config_was_empty = 0;
 800053c:	2300      	movs	r3, #0
 800053e:	73fb      	strb	r3, [r7, #15]
    // Direct memory read
    memcpy(cfg, (void *)CONFIG_SECTOR_ADDR, sizeof(BootConfig_t));
 8000540:	2220      	movs	r2, #32
 8000542:	490f      	ldr	r1, [pc, #60]	@ (8000580 <BL_ReadConfig+0x4c>)
 8000544:	6878      	ldr	r0, [r7, #4]
 8000546:	f005 fff3 	bl	8006530 <memcpy>

    // If config is empty (0xFFFFFFFF) or invalid, set defaults
    if (cfg->magic_number != 0xDEADBEEF) {
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	4a0d      	ldr	r2, [pc, #52]	@ (8000584 <BL_ReadConfig+0x50>)
 8000550:	4293      	cmp	r3, r2
 8000552:	d010      	beq.n	8000576 <BL_ReadConfig+0x42>
        cfg->magic_number = 0xDEADBEEF;
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	4a0b      	ldr	r2, [pc, #44]	@ (8000584 <BL_ReadConfig+0x50>)
 8000558:	601a      	str	r2, [r3, #0]
        cfg->system_status = STATE_NORMAL;
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	2201      	movs	r2, #1
 800055e:	605a      	str	r2, [r3, #4]
        cfg->boot_failure_count = 0;
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	2200      	movs	r2, #0
 8000564:	609a      	str	r2, [r3, #8]
        cfg->active_slot = 1;
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	2201      	movs	r2, #1
 800056a:	60da      	str	r2, [r3, #12]
        cfg->current_version = 0;
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	2200      	movs	r2, #0
 8000570:	611a      	str	r2, [r3, #16]

        config_was_empty = 1;
 8000572:	2301      	movs	r3, #1
 8000574:	73fb      	strb	r3, [r7, #15]
    }
    return config_was_empty;
 8000576:	7bfb      	ldrb	r3, [r7, #15]
}
 8000578:	4618      	mov	r0, r3
 800057a:	3710      	adds	r7, #16
 800057c:	46bd      	mov	sp, r7
 800057e:	bd80      	pop	{r7, pc}
 8000580:	08010000 	.word	0x08010000
 8000584:	deadbeef 	.word	0xdeadbeef

08000588 <BL_WriteConfig>:
 * @param[in] cfg  Pointer to the configuration structure to be written.
 *
 * @retval 1  Configuration written successfully.
 * @retval 0  Flash erase or programming failed.
 */
uint8_t BL_WriteConfig(BootConfig_t *cfg) {
 8000588:	b5b0      	push	{r4, r5, r7, lr}
 800058a:	b08a      	sub	sp, #40	@ 0x28
 800058c:	af00      	add	r7, sp, #0
 800058e:	6078      	str	r0, [r7, #4]
    uint32_t SectorError;

    // CHANGE 1: Use 32-bit pointer and count
    uint32_t *data_ptr = (uint32_t *)cfg;
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	623b      	str	r3, [r7, #32]
    int num_words = sizeof(BootConfig_t) / 4; // 32 bytes / 4 = 8 Words
 8000594:	2308      	movs	r3, #8
 8000596:	61fb      	str	r3, [r7, #28]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000598:	b672      	cpsid	i
}
 800059a:	bf00      	nop

    // 1. Disable Interrupts (Critical Safety)
    __disable_irq();

    HAL_FLASH_Unlock();
 800059c:	f001 f8c8 	bl	8001730 <HAL_FLASH_Unlock>

    // -- Step A: Erase Sector 2 --
    FLASH_EraseInitTypeDef erase_init = {0};
 80005a0:	f107 0308 	add.w	r3, r7, #8
 80005a4:	2200      	movs	r2, #0
 80005a6:	601a      	str	r2, [r3, #0]
 80005a8:	605a      	str	r2, [r3, #4]
 80005aa:	609a      	str	r2, [r3, #8]
 80005ac:	60da      	str	r2, [r3, #12]
    erase_init.TypeErase    = FLASH_TYPEERASE_SECTORS;
 80005ae:	2300      	movs	r3, #0
 80005b0:	60bb      	str	r3, [r7, #8]
    erase_init.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 80005b2:	2302      	movs	r3, #2
 80005b4:	617b      	str	r3, [r7, #20]
    erase_init.Sector       = CONFIG_SECTOR_NUM;
 80005b6:	2302      	movs	r3, #2
 80005b8:	60fb      	str	r3, [r7, #12]
    erase_init.NbSectors    = 1;
 80005ba:	2301      	movs	r3, #1
 80005bc:	613b      	str	r3, [r7, #16]

    if (HAL_FLASHEx_Erase(&erase_init, &SectorError) != HAL_OK) {
 80005be:	f107 0218 	add.w	r2, r7, #24
 80005c2:	f107 0308 	add.w	r3, r7, #8
 80005c6:	4611      	mov	r1, r2
 80005c8:	4618      	mov	r0, r3
 80005ca:	f001 fa13 	bl	80019f4 <HAL_FLASHEx_Erase>
 80005ce:	4603      	mov	r3, r0
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d005      	beq.n	80005e0 <BL_WriteConfig+0x58>
        HAL_FLASH_Lock();
 80005d4:	f001 f8ce 	bl	8001774 <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 80005d8:	b662      	cpsie	i
}
 80005da:	bf00      	nop
        __enable_irq(); // Re-enable on failure
        return 0;
 80005dc:	2300      	movs	r3, #0
 80005de:	e029      	b.n	8000634 <BL_WriteConfig+0xac>
    }

    // -- Step B: Write New Struct (Word by Word) --
    for (int i = 0; i < num_words; i++) {
 80005e0:	2300      	movs	r3, #0
 80005e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80005e4:	e01d      	b.n	8000622 <BL_WriteConfig+0x9a>
        // CHANGE 2: Program 32-bit Word
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
                              CONFIG_SECTOR_ADDR + (i * 4), // Offset by 4 bytes
 80005e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80005e8:	4b14      	ldr	r3, [pc, #80]	@ (800063c <BL_WriteConfig+0xb4>)
 80005ea:	4413      	add	r3, r2
 80005ec:	009b      	lsls	r3, r3, #2
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 80005ee:	4619      	mov	r1, r3
                              data_ptr[i]) != HAL_OK) {
 80005f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80005f2:	009b      	lsls	r3, r3, #2
 80005f4:	6a3a      	ldr	r2, [r7, #32]
 80005f6:	4413      	add	r3, r2
 80005f8:	681b      	ldr	r3, [r3, #0]
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 80005fa:	2200      	movs	r2, #0
 80005fc:	461c      	mov	r4, r3
 80005fe:	4615      	mov	r5, r2
 8000600:	4622      	mov	r2, r4
 8000602:	462b      	mov	r3, r5
 8000604:	2002      	movs	r0, #2
 8000606:	f001 f839 	bl	800167c <HAL_FLASH_Program>
 800060a:	4603      	mov	r3, r0
 800060c:	2b00      	cmp	r3, #0
 800060e:	d005      	beq.n	800061c <BL_WriteConfig+0x94>
            HAL_FLASH_Lock();
 8000610:	f001 f8b0 	bl	8001774 <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8000614:	b662      	cpsie	i
}
 8000616:	bf00      	nop
            __enable_irq(); // Re-enable on failure
            return 0;
 8000618:	2300      	movs	r3, #0
 800061a:	e00b      	b.n	8000634 <BL_WriteConfig+0xac>
    for (int i = 0; i < num_words; i++) {
 800061c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800061e:	3301      	adds	r3, #1
 8000620:	627b      	str	r3, [r7, #36]	@ 0x24
 8000622:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000624:	69fb      	ldr	r3, [r7, #28]
 8000626:	429a      	cmp	r2, r3
 8000628:	dbdd      	blt.n	80005e6 <BL_WriteConfig+0x5e>
        }
    }

    HAL_FLASH_Lock();
 800062a:	f001 f8a3 	bl	8001774 <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 800062e:	b662      	cpsie	i
}
 8000630:	bf00      	nop

    // 2. Re-enable Interrupts
    __enable_irq();

    return 1;
 8000632:	2301      	movs	r3, #1
}
 8000634:	4618      	mov	r0, r3
 8000636:	3728      	adds	r7, #40	@ 0x28
 8000638:	46bd      	mov	sp, r7
 800063a:	bdb0      	pop	{r4, r5, r7, pc}
 800063c:	02004000 	.word	0x02004000

08000640 <BL_Encrypted_Copy>:
    // [SAFETY] Re-enable interrupts after success
    __enable_irq();
    return 1; // Success
}

static uint8_t BL_Encrypted_Copy(uint32_t src_addr, uint32_t dest_addr) {
 8000640:	e92d 4390 	stmdb	sp!, {r4, r7, r8, r9, lr}
 8000644:	b0bf      	sub	sp, #252	@ 0xfc
 8000646:	af00      	add	r7, sp, #0
 8000648:	6078      	str	r0, [r7, #4]
 800064a:	6039      	str	r1, [r7, #0]
    struct tc_aes_key_sched_struct s;
    uint8_t buffer_enc[16]; // Read buffer (Ciphertext)
    uint8_t buffer_dec[16]; // Write buffer (Plaintext)

    // 1. Initialize AES with your secret key
    if (tc_aes128_set_decrypt_key(&s, AES_SECRET_KEY) == 0) {
 800064c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000650:	4946      	ldr	r1, [pc, #280]	@ (800076c <BL_Encrypted_Copy+0x12c>)
 8000652:	4618      	mov	r0, r3
 8000654:	f003 f9fa 	bl	8003a4c <tc_aes128_set_decrypt_key>
 8000658:	4603      	mov	r3, r0
 800065a:	2b00      	cmp	r3, #0
 800065c:	d101      	bne.n	8000662 <BL_Encrypted_Copy+0x22>
        return 0; // Key init failed
 800065e:	2300      	movs	r3, #0
 8000660:	e07f      	b.n	8000762 <BL_Encrypted_Copy+0x122>
    // 2. Erase Destination Sector
    FLASH_EraseInitTypeDef erase;
    uint32_t error;
    // ... (Your existing erase logic here) ...
    // Define sector based on dest_addr (same as your old code)
    if (dest_addr == APP_ACTIVE_START_ADDR) erase.Sector = FLASH_SECTOR_5;
 8000662:	683b      	ldr	r3, [r7, #0]
 8000664:	4a42      	ldr	r2, [pc, #264]	@ (8000770 <BL_Encrypted_Copy+0x130>)
 8000666:	4293      	cmp	r3, r2
 8000668:	d102      	bne.n	8000670 <BL_Encrypted_Copy+0x30>
 800066a:	2305      	movs	r3, #5
 800066c:	617b      	str	r3, [r7, #20]
 800066e:	e008      	b.n	8000682 <BL_Encrypted_Copy+0x42>
    else if (dest_addr == APP_DOWNLOAD_START_ADDR) erase.Sector = FLASH_SECTOR_6;
 8000670:	683b      	ldr	r3, [r7, #0]
 8000672:	4a40      	ldr	r2, [pc, #256]	@ (8000774 <BL_Encrypted_Copy+0x134>)
 8000674:	4293      	cmp	r3, r2
 8000676:	d102      	bne.n	800067e <BL_Encrypted_Copy+0x3e>
 8000678:	2306      	movs	r3, #6
 800067a:	617b      	str	r3, [r7, #20]
 800067c:	e001      	b.n	8000682 <BL_Encrypted_Copy+0x42>
    else erase.Sector = FLASH_SECTOR_7;
 800067e:	2307      	movs	r3, #7
 8000680:	617b      	str	r3, [r7, #20]

    erase.TypeErase = FLASH_TYPEERASE_SECTORS;
 8000682:	2300      	movs	r3, #0
 8000684:	613b      	str	r3, [r7, #16]
    erase.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8000686:	2302      	movs	r3, #2
 8000688:	61fb      	str	r3, [r7, #28]
    erase.NbSectors = 1;
 800068a:	2301      	movs	r3, #1
 800068c:	61bb      	str	r3, [r7, #24]

    HAL_FLASH_Unlock();
 800068e:	f001 f84f 	bl	8001730 <HAL_FLASH_Unlock>
    if (HAL_FLASHEx_Erase(&erase, &error) != HAL_OK) {
 8000692:	f107 020c 	add.w	r2, r7, #12
 8000696:	f107 0310 	add.w	r3, r7, #16
 800069a:	4611      	mov	r1, r2
 800069c:	4618      	mov	r0, r3
 800069e:	f001 f9a9 	bl	80019f4 <HAL_FLASHEx_Erase>
 80006a2:	4603      	mov	r3, r0
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d003      	beq.n	80006b0 <BL_Encrypted_Copy+0x70>
        HAL_FLASH_Lock();
 80006a8:	f001 f864 	bl	8001774 <HAL_FLASH_Lock>
        return 0;
 80006ac:	2300      	movs	r3, #0
 80006ae:	e058      	b.n	8000762 <BL_Encrypted_Copy+0x122>
    }

    // 3. Copy Loop (Process 16 bytes at a time)
    for (uint32_t offset = 0; offset < SLOT_SIZE; offset += 16) {
 80006b0:	2300      	movs	r3, #0
 80006b2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80006b6:	e04c      	b.n	8000752 <BL_Encrypted_Copy+0x112>

        // A. Read 16 bytes from Source (Flash) to RAM
        memcpy(buffer_enc, (void*)(src_addr + offset), 16);
 80006b8:	687a      	ldr	r2, [r7, #4]
 80006ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80006be:	4413      	add	r3, r2
 80006c0:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 80006c4:	6818      	ldr	r0, [r3, #0]
 80006c6:	6859      	ldr	r1, [r3, #4]
 80006c8:	689a      	ldr	r2, [r3, #8]
 80006ca:	68db      	ldr	r3, [r3, #12]
 80006cc:	c40f      	stmia	r4!, {r0, r1, r2, r3}

        // B. Decrypt (AES-128 ECB for simplicity, or CBC if you track IV)
        // If simply encrypting blocks:
        if (tc_aes_decrypt(buffer_dec, buffer_enc, &s) == 0) {
 80006ce:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 80006d2:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 80006d6:	f107 0320 	add.w	r3, r7, #32
 80006da:	4618      	mov	r0, r3
 80006dc:	f003 fd35 	bl	800414a <tc_aes_decrypt>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d103      	bne.n	80006ee <BL_Encrypted_Copy+0xae>
             HAL_FLASH_Lock(); return 0; // Decrypt failed
 80006e6:	f001 f845 	bl	8001774 <HAL_FLASH_Lock>
 80006ea:	2300      	movs	r3, #0
 80006ec:	e039      	b.n	8000762 <BL_Encrypted_Copy+0x122>
        }

        // C. Write 16 decrypted bytes to Destination (Flash)
        // Flash programming is usually done word-by-word (4 bytes)
        for (int i = 0; i < 4; i++) {
 80006ee:	2300      	movs	r3, #0
 80006f0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80006f4:	e024      	b.n	8000740 <BL_Encrypted_Copy+0x100>
            uint32_t data_word;
            memcpy(&data_word, &buffer_dec[i*4], 4);
 80006f6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80006fa:	009b      	lsls	r3, r3, #2
 80006fc:	f107 0220 	add.w	r2, r7, #32
 8000700:	4413      	add	r3, r2
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	60bb      	str	r3, [r7, #8]

            if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, dest_addr + offset + (i*4), data_word) != HAL_OK) {
 8000706:	683a      	ldr	r2, [r7, #0]
 8000708:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800070c:	4413      	add	r3, r2
 800070e:	f8d7 20f0 	ldr.w	r2, [r7, #240]	@ 0xf0
 8000712:	0092      	lsls	r2, r2, #2
 8000714:	1899      	adds	r1, r3, r2
 8000716:	68bb      	ldr	r3, [r7, #8]
 8000718:	2200      	movs	r2, #0
 800071a:	4698      	mov	r8, r3
 800071c:	4691      	mov	r9, r2
 800071e:	4642      	mov	r2, r8
 8000720:	464b      	mov	r3, r9
 8000722:	2002      	movs	r0, #2
 8000724:	f000 ffaa 	bl	800167c <HAL_FLASH_Program>
 8000728:	4603      	mov	r3, r0
 800072a:	2b00      	cmp	r3, #0
 800072c:	d003      	beq.n	8000736 <BL_Encrypted_Copy+0xf6>
                HAL_FLASH_Lock();
 800072e:	f001 f821 	bl	8001774 <HAL_FLASH_Lock>
                return 0; // Write Error
 8000732:	2300      	movs	r3, #0
 8000734:	e015      	b.n	8000762 <BL_Encrypted_Copy+0x122>
        for (int i = 0; i < 4; i++) {
 8000736:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800073a:	3301      	adds	r3, #1
 800073c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8000740:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8000744:	2b03      	cmp	r3, #3
 8000746:	ddd6      	ble.n	80006f6 <BL_Encrypted_Copy+0xb6>
    for (uint32_t offset = 0; offset < SLOT_SIZE; offset += 16) {
 8000748:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800074c:	3310      	adds	r3, #16
 800074e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8000752:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000756:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800075a:	d3ad      	bcc.n	80006b8 <BL_Encrypted_Copy+0x78>
            }
        }
    }

    HAL_FLASH_Lock();
 800075c:	f001 f80a 	bl	8001774 <HAL_FLASH_Lock>
    return 1; // Success
 8000760:	2301      	movs	r3, #1
}
 8000762:	4618      	mov	r0, r3
 8000764:	37fc      	adds	r7, #252	@ 0xfc
 8000766:	46bd      	mov	sp, r7
 8000768:	e8bd 8390 	ldmia.w	sp!, {r4, r7, r8, r9, pc}
 800076c:	08006a70 	.word	0x08006a70
 8000770:	08040000 	.word	0x08040000
 8000774:	08080000 	.word	0x08080000

08000778 <BL_Swap_NoBuffer>:

// --- Main Swap Function ---
void BL_Swap_NoBuffer(void) {
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0
    HAL_FLASH_Unlock();
 800077c:	f000 ffd8 	bl	8001730 <HAL_FLASH_Unlock>
    printf("Starting Direct Swap (Zero-RAM Mode)...\r\n");
 8000780:	4817      	ldr	r0, [pc, #92]	@ (80007e0 <BL_Swap_NoBuffer+0x68>)
 8000782:	f000 fc7d 	bl	8001080 <tfp_printf>

    // 1. Copy New App (S6) -> Scratchpad (S7)
    if (!BL_Encrypted_Copy(APP_DOWNLOAD_START_ADDR, SCRATCH_ADDR)) {
 8000786:	4917      	ldr	r1, [pc, #92]	@ (80007e4 <BL_Swap_NoBuffer+0x6c>)
 8000788:	4817      	ldr	r0, [pc, #92]	@ (80007e8 <BL_Swap_NoBuffer+0x70>)
 800078a:	f7ff ff59 	bl	8000640 <BL_Encrypted_Copy>
 800078e:	4603      	mov	r3, r0
 8000790:	2b00      	cmp	r3, #0
 8000792:	d105      	bne.n	80007a0 <BL_Swap_NoBuffer+0x28>
        printf("Fail: Copy S6->S7\r\n");
 8000794:	4815      	ldr	r0, [pc, #84]	@ (80007ec <BL_Swap_NoBuffer+0x74>)
 8000796:	f000 fc73 	bl	8001080 <tfp_printf>
        HAL_FLASH_Lock(); return;
 800079a:	f000 ffeb 	bl	8001774 <HAL_FLASH_Lock>
 800079e:	e01e      	b.n	80007de <BL_Swap_NoBuffer+0x66>
    }

    // 2. Copy Old App (S5) -> Backup (S6)
    if (!BL_Encrypted_Copy(APP_ACTIVE_START_ADDR, APP_DOWNLOAD_START_ADDR)) {
 80007a0:	4911      	ldr	r1, [pc, #68]	@ (80007e8 <BL_Swap_NoBuffer+0x70>)
 80007a2:	4813      	ldr	r0, [pc, #76]	@ (80007f0 <BL_Swap_NoBuffer+0x78>)
 80007a4:	f7ff ff4c 	bl	8000640 <BL_Encrypted_Copy>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d105      	bne.n	80007ba <BL_Swap_NoBuffer+0x42>
        printf("Fail: Copy S5->S6\r\n");
 80007ae:	4811      	ldr	r0, [pc, #68]	@ (80007f4 <BL_Swap_NoBuffer+0x7c>)
 80007b0:	f000 fc66 	bl	8001080 <tfp_printf>
        HAL_FLASH_Lock(); return;
 80007b4:	f000 ffde 	bl	8001774 <HAL_FLASH_Lock>
 80007b8:	e011      	b.n	80007de <BL_Swap_NoBuffer+0x66>
    }

    // 3. Copy New App (S7) -> Active (S5)
    if (!BL_Encrypted_Copy(SCRATCH_ADDR, APP_ACTIVE_START_ADDR)) {
 80007ba:	490d      	ldr	r1, [pc, #52]	@ (80007f0 <BL_Swap_NoBuffer+0x78>)
 80007bc:	4809      	ldr	r0, [pc, #36]	@ (80007e4 <BL_Swap_NoBuffer+0x6c>)
 80007be:	f7ff ff3f 	bl	8000640 <BL_Encrypted_Copy>
 80007c2:	4603      	mov	r3, r0
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d105      	bne.n	80007d4 <BL_Swap_NoBuffer+0x5c>
        printf("Fail: Copy S7->S5\r\n");
 80007c8:	480b      	ldr	r0, [pc, #44]	@ (80007f8 <BL_Swap_NoBuffer+0x80>)
 80007ca:	f000 fc59 	bl	8001080 <tfp_printf>
        // CRITICAL: S5 is corrupted. Recovery needed on reboot.
        HAL_FLASH_Lock(); return;
 80007ce:	f000 ffd1 	bl	8001774 <HAL_FLASH_Lock>
 80007d2:	e004      	b.n	80007de <BL_Swap_NoBuffer+0x66>
    }

    HAL_FLASH_Lock();
 80007d4:	f000 ffce 	bl	8001774 <HAL_FLASH_Lock>
    printf("Swap Complete.\r\n");
 80007d8:	4808      	ldr	r0, [pc, #32]	@ (80007fc <BL_Swap_NoBuffer+0x84>)
 80007da:	f000 fc51 	bl	8001080 <tfp_printf>
}
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	08006564 	.word	0x08006564
 80007e4:	080c0000 	.word	0x080c0000
 80007e8:	08080000 	.word	0x08080000
 80007ec:	08006590 	.word	0x08006590
 80007f0:	08040000 	.word	0x08040000
 80007f4:	080065a4 	.word	0x080065a4
 80007f8:	080065b8 	.word	0x080065b8
 80007fc:	080065cc 	.word	0x080065cc

08000800 <Find_Footer_Address>:

extern const uint8_t ECDSA_public_key_xy[];

/* Scans the slot backwards to find the footer magic number */
uint32_t Find_Footer_Address(uint32_t slot_start, uint32_t slot_size)
{
 8000800:	b480      	push	{r7}
 8000802:	b089      	sub	sp, #36	@ 0x24
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
 8000808:	6039      	str	r1, [r7, #0]
    uint32_t slot_end = slot_start + slot_size;
 800080a:	687a      	ldr	r2, [r7, #4]
 800080c:	683b      	ldr	r3, [r7, #0]
 800080e:	4413      	add	r3, r2
 8000810:	61bb      	str	r3, [r7, #24]

    // Scan backwards from end of slot, 4 bytes at a time
    for (uint32_t addr = slot_end - 4; addr >= slot_start; addr -= 4)
 8000812:	69bb      	ldr	r3, [r7, #24]
 8000814:	3b04      	subs	r3, #4
 8000816:	61fb      	str	r3, [r7, #28]
 8000818:	e01c      	b.n	8000854 <Find_Footer_Address+0x54>
    {
        // Check for Magic Number
        if (*(uint32_t*)addr == FOOTER_MAGIC)
 800081a:	69fb      	ldr	r3, [r7, #28]
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	4a13      	ldr	r2, [pc, #76]	@ (800086c <Find_Footer_Address+0x6c>)
 8000820:	4293      	cmp	r3, r2
 8000822:	d114      	bne.n	800084e <Find_Footer_Address+0x4e>
            // We found the Magic at 'addr'.
            // The footer starts before the magic.
            // Struct layout: [Ver][Size][Sig][Magic]
            // Footer Start = Magic_Address - offsetof(magic)
            // But simpler: Footer Start = Magic_Address - (TotalSize - 4)
            uint32_t footer_start = addr - (sizeof(fw_footer_t) - 4);
 8000824:	69fb      	ldr	r3, [r7, #28]
 8000826:	3b48      	subs	r3, #72	@ 0x48
 8000828:	617b      	str	r3, [r7, #20]

            // Double check safety
            if (footer_start < slot_start) continue;
 800082a:	697a      	ldr	r2, [r7, #20]
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	429a      	cmp	r2, r3
 8000830:	d30c      	bcc.n	800084c <Find_Footer_Address+0x4c>

            fw_footer_t *f = (fw_footer_t *)footer_start;
 8000832:	697b      	ldr	r3, [r7, #20]
 8000834:	613b      	str	r3, [r7, #16]

            // Verify Consistency: Firmware Size + Footer Size should land us here
            uint32_t calculated_end = slot_start + f->size;
 8000836:	693b      	ldr	r3, [r7, #16]
 8000838:	685b      	ldr	r3, [r3, #4]
 800083a:	687a      	ldr	r2, [r7, #4]
 800083c:	4413      	add	r3, r2
 800083e:	60fb      	str	r3, [r7, #12]

            if (calculated_end == footer_start) {
 8000840:	68fa      	ldr	r2, [r7, #12]
 8000842:	697b      	ldr	r3, [r7, #20]
 8000844:	429a      	cmp	r2, r3
 8000846:	d102      	bne.n	800084e <Find_Footer_Address+0x4e>
                return footer_start; // Found valid footer!
 8000848:	697b      	ldr	r3, [r7, #20]
 800084a:	e008      	b.n	800085e <Find_Footer_Address+0x5e>
            if (footer_start < slot_start) continue;
 800084c:	bf00      	nop
    for (uint32_t addr = slot_end - 4; addr >= slot_start; addr -= 4)
 800084e:	69fb      	ldr	r3, [r7, #28]
 8000850:	3b04      	subs	r3, #4
 8000852:	61fb      	str	r3, [r7, #28]
 8000854:	69fa      	ldr	r2, [r7, #28]
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	429a      	cmp	r2, r3
 800085a:	d2de      	bcs.n	800081a <Find_Footer_Address+0x1a>
            }
        }
    }
    return 0; // Not found
 800085c:	2300      	movs	r3, #0
}
 800085e:	4618      	mov	r0, r3
 8000860:	3724      	adds	r7, #36	@ 0x24
 8000862:	46bd      	mov	sp, r7
 8000864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000868:	4770      	bx	lr
 800086a:	bf00      	nop
 800086c:	454e4421 	.word	0x454e4421

08000870 <Firmware_Is_Valid>:

/* Updated Validation Function */
int Firmware_Is_Valid(uint32_t start_addr, uint32_t slot_size)
{
 8000870:	b590      	push	{r4, r7, lr}
 8000872:	b0ad      	sub	sp, #180	@ 0xb4
 8000874:	af02      	add	r7, sp, #8
 8000876:	6078      	str	r0, [r7, #4]
 8000878:	6039      	str	r1, [r7, #0]
    // 1. Find the footer dynamically
    uint32_t footer_addr = Find_Footer_Address(start_addr, slot_size);
 800087a:	6839      	ldr	r1, [r7, #0]
 800087c:	6878      	ldr	r0, [r7, #4]
 800087e:	f7ff ffbf 	bl	8000800 <Find_Footer_Address>
 8000882:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4

    if (footer_addr == 0) {
 8000886:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800088a:	2b00      	cmp	r3, #0
 800088c:	d101      	bne.n	8000892 <Firmware_Is_Valid+0x22>
        return 0; // No footer found
 800088e:	2300      	movs	r3, #0
 8000890:	e02c      	b.n	80008ec <Firmware_Is_Valid+0x7c>
    }

    fw_footer_t *footer = (fw_footer_t *)footer_addr;
 8000892:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000896:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

    // 2. Hash
    struct tc_sha256_state_struct s;
    uint8_t digest[32];

    (void)tc_sha256_init(&s);
 800089a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800089e:	4618      	mov	r0, r3
 80008a0:	f005 fa92 	bl	8005dc8 <tc_sha256_init>
    (void)tc_sha256_update(&s, (const uint8_t *)start_addr, footer->size);
 80008a4:	6879      	ldr	r1, [r7, #4]
 80008a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80008aa:	685a      	ldr	r2, [r3, #4]
 80008ac:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80008b0:	4618      	mov	r0, r3
 80008b2:	f005 fac5 	bl	8005e40 <tc_sha256_update>
    (void)tc_sha256_final(digest, &s);
 80008b6:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80008ba:	f107 0308 	add.w	r3, r7, #8
 80008be:	4611      	mov	r1, r2
 80008c0:	4618      	mov	r0, r3
 80008c2:	f005 fb00 	bl	8005ec6 <tc_sha256_final>
    // 3. Verify
    int result = uECC_verify(
        ECDSA_public_key_xy,
        digest,
        32,
        footer->signature,
 80008c6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80008ca:	f103 0408 	add.w	r4, r3, #8
    int result = uECC_verify(
 80008ce:	f004 fccf 	bl	8005270 <uECC_secp256r1>
 80008d2:	4603      	mov	r3, r0
 80008d4:	f107 0108 	add.w	r1, r7, #8
 80008d8:	9300      	str	r3, [sp, #0]
 80008da:	4623      	mov	r3, r4
 80008dc:	2220      	movs	r2, #32
 80008de:	4805      	ldr	r0, [pc, #20]	@ (80008f4 <Firmware_Is_Valid+0x84>)
 80008e0:	f004 ffa0 	bl	8005824 <uECC_verify>
 80008e4:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c
        uECC_secp256r1()
    );

    return result;
 80008e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
}
 80008ec:	4618      	mov	r0, r3
 80008ee:	37ac      	adds	r7, #172	@ 0xac
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bd90      	pop	{r4, r7, pc}
 80008f4:	08006a80 	.word	0x08006a80

080008f8 <Bootloader_JumpToApp>:


#include "main.h"
#include "jump_to_app.h"
#include "mem_layout.h"
void Bootloader_JumpToApp(void) {
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b086      	sub	sp, #24
 80008fc:	af00      	add	r7, sp, #0
    uint32_t app_addr = APP_ACTIVE_START_ADDR;
 80008fe:	4b23      	ldr	r3, [pc, #140]	@ (800098c <Bootloader_JumpToApp+0x94>)
 8000900:	613b      	str	r3, [r7, #16]
    uint32_t app_stack_addr = *(volatile uint32_t*)app_addr;
 8000902:	693b      	ldr	r3, [r7, #16]
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	60fb      	str	r3, [r7, #12]
    uint32_t app_reset_handler = *(volatile uint32_t*)(app_addr + 4);
 8000908:	693b      	ldr	r3, [r7, #16]
 800090a:	3304      	adds	r3, #4
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	60bb      	str	r3, [r7, #8]

    //volatile uint32_t ctrl = __get_CONTROL();

    if ((app_stack_addr & 0x20000000) != 0x20000000) {
 8000910:	68fb      	ldr	r3, [r7, #12]
 8000912:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000916:	2b00      	cmp	r3, #0
 8000918:	d033      	beq.n	8000982 <Bootloader_JumpToApp+0x8a>
        return;
    }

    // 1. DISABLE MPU (The ONLY new thing you need)
    HAL_MPU_Disable();
 800091a:	f000 fe37 	bl	800158c <HAL_MPU_Disable>

    // 2. DISABLE SYSTICK
    SysTick->CTRL = 0;
 800091e:	4b1c      	ldr	r3, [pc, #112]	@ (8000990 <Bootloader_JumpToApp+0x98>)
 8000920:	2200      	movs	r2, #0
 8000922:	601a      	str	r2, [r3, #0]
    SysTick->LOAD = 0;
 8000924:	4b1a      	ldr	r3, [pc, #104]	@ (8000990 <Bootloader_JumpToApp+0x98>)
 8000926:	2200      	movs	r2, #0
 8000928:	605a      	str	r2, [r3, #4]
    SysTick->VAL  = 0;
 800092a:	4b19      	ldr	r3, [pc, #100]	@ (8000990 <Bootloader_JumpToApp+0x98>)
 800092c:	2200      	movs	r2, #0
 800092e:	609a      	str	r2, [r3, #8]
  __ASM volatile ("cpsid i" : : : "memory");
 8000930:	b672      	cpsid	i
}
 8000932:	bf00      	nop

    // 4. DISABLE INTERRUPTS
    __disable_irq();


    HAL_DeInit();
 8000934:	f000 fc94 	bl	8001260 <HAL_DeInit>

    // 5. CLEAR PENDING INTERRUPTS
    for (int i = 0; i < 8; i++) {
 8000938:	2300      	movs	r3, #0
 800093a:	617b      	str	r3, [r7, #20]
 800093c:	e010      	b.n	8000960 <Bootloader_JumpToApp+0x68>
        NVIC->ICER[i] = 0xFFFFFFFF;
 800093e:	4a15      	ldr	r2, [pc, #84]	@ (8000994 <Bootloader_JumpToApp+0x9c>)
 8000940:	697b      	ldr	r3, [r7, #20]
 8000942:	3320      	adds	r3, #32
 8000944:	f04f 31ff 	mov.w	r1, #4294967295
 8000948:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        NVIC->ICPR[i] = 0xFFFFFFFF;
 800094c:	4a11      	ldr	r2, [pc, #68]	@ (8000994 <Bootloader_JumpToApp+0x9c>)
 800094e:	697b      	ldr	r3, [r7, #20]
 8000950:	3360      	adds	r3, #96	@ 0x60
 8000952:	f04f 31ff 	mov.w	r1, #4294967295
 8000956:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < 8; i++) {
 800095a:	697b      	ldr	r3, [r7, #20]
 800095c:	3301      	adds	r3, #1
 800095e:	617b      	str	r3, [r7, #20]
 8000960:	697b      	ldr	r3, [r7, #20]
 8000962:	2b07      	cmp	r3, #7
 8000964:	ddeb      	ble.n	800093e <Bootloader_JumpToApp+0x46>
    }

    // 6. RELOCATE VECTOR TABLE
    SCB->VTOR = app_addr;
 8000966:	4a0c      	ldr	r2, [pc, #48]	@ (8000998 <Bootloader_JumpToApp+0xa0>)
 8000968:	693b      	ldr	r3, [r7, #16]
 800096a:	6093      	str	r3, [r2, #8]
 800096c:	68fb      	ldr	r3, [r7, #12]
 800096e:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000970:	683b      	ldr	r3, [r7, #0]
 8000972:	f383 8808 	msr	MSP, r3
}
 8000976:	bf00      	nop

    // 7. JUMP
    __set_MSP(app_stack_addr);
    void (*pJump)(void) = (void (*)(void))app_reset_handler;
 8000978:	68bb      	ldr	r3, [r7, #8]
 800097a:	607b      	str	r3, [r7, #4]
    pJump();
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	4798      	blx	r3
 8000980:	e000      	b.n	8000984 <Bootloader_JumpToApp+0x8c>
        return;
 8000982:	bf00      	nop
}
 8000984:	3718      	adds	r7, #24
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	08040000 	.word	0x08040000
 8000990:	e000e010 	.word	0xe000e010
 8000994:	e000e100 	.word	0xe000e100
 8000998:	e000ed00 	.word	0xe000ed00

0800099c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800099c:	b480      	push	{r7}
 800099e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80009a0:	f3bf 8f4f 	dsb	sy
}
 80009a4:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80009a6:	4b06      	ldr	r3, [pc, #24]	@ (80009c0 <__NVIC_SystemReset+0x24>)
 80009a8:	68db      	ldr	r3, [r3, #12]
 80009aa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80009ae:	4904      	ldr	r1, [pc, #16]	@ (80009c0 <__NVIC_SystemReset+0x24>)
 80009b0:	4b04      	ldr	r3, [pc, #16]	@ (80009c4 <__NVIC_SystemReset+0x28>)
 80009b2:	4313      	orrs	r3, r2
 80009b4:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80009b6:	f3bf 8f4f 	dsb	sy
}
 80009ba:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80009bc:	bf00      	nop
 80009be:	e7fd      	b.n	80009bc <__NVIC_SystemReset+0x20>
 80009c0:	e000ed00 	.word	0xe000ed00
 80009c4:	05fa0004 	.word	0x05fa0004

080009c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80009cc:	f000 f988 	bl	8000ce0 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009d0:	f000 fc39 	bl	8001246 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009d4:	f000 f89e 	bl	8000b14 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009d8:	f000 f934 	bl	8000c44 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80009dc:	f000 f902 	bl	8000be4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  	tfp_init(&huart1);
 80009e0:	483e      	ldr	r0, [pc, #248]	@ (8000adc <main+0x114>)
 80009e2:	f000 fab7 	bl	8000f54 <tfp_init>
	printf("\r\n========================================\r\n");
 80009e6:	483e      	ldr	r0, [pc, #248]	@ (8000ae0 <main+0x118>)
 80009e8:	f000 fb4a 	bl	8001080 <tfp_printf>
	printf("Starting Bootloader Version-(%d,%d)\r\n", 1, 6);
 80009ec:	2206      	movs	r2, #6
 80009ee:	2101      	movs	r1, #1
 80009f0:	483c      	ldr	r0, [pc, #240]	@ (8000ae4 <main+0x11c>)
 80009f2:	f000 fb45 	bl	8001080 <tfp_printf>
	printf("========================================\r\n");
 80009f6:	483c      	ldr	r0, [pc, #240]	@ (8000ae8 <main+0x120>)
 80009f8:	f000 fb42 	bl	8001080 <tfp_printf>

		// COMMIT: Save to Flash before we Reset
		BL_WriteConfig(&config);
*/
	// 1. Read Config (This loads defaults into RAM if Flash is empty)
	if (BL_ReadConfig(&config)) {
 80009fc:	483b      	ldr	r0, [pc, #236]	@ (8000aec <main+0x124>)
 80009fe:	f7ff fd99 	bl	8000534 <BL_ReadConfig>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d002      	beq.n	8000a0e <main+0x46>
	      // Config was empty/invalid.
	      // We modified RAM defaults inside the function.
	      // COMMIT: Save defaults to Flash immediately.
	      BL_WriteConfig(&config);
 8000a08:	4838      	ldr	r0, [pc, #224]	@ (8000aec <main+0x124>)
 8000a0a:	f7ff fdbd 	bl	8000588 <BL_WriteConfig>
	  }

	config.system_status = STATE_UPDATE_REQ;
 8000a0e:	4b37      	ldr	r3, [pc, #220]	@ (8000aec <main+0x124>)
 8000a10:	2202      	movs	r2, #2
 8000a12:	605a      	str	r2, [r3, #4]
	config.boot_failure_count = 0;
 8000a14:	4b35      	ldr	r3, [pc, #212]	@ (8000aec <main+0x124>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	609a      	str	r2, [r3, #8]

	// COMMIT: Save to Flash before we Reset
	BL_WriteConfig(&config);
 8000a1a:	4834      	ldr	r0, [pc, #208]	@ (8000aec <main+0x124>)
 8000a1c:	f7ff fdb4 	bl	8000588 <BL_WriteConfig>

	if (config.system_status == STATE_NORMAL) {
 8000a20:	4b32      	ldr	r3, [pc, #200]	@ (8000aec <main+0x124>)
 8000a22:	685b      	ldr	r3, [r3, #4]
 8000a24:	2b01      	cmp	r3, #1
 8000a26:	d113      	bne.n	8000a50 <main+0x88>
	    config.system_status = STATE_UPDATE_REQ;
	    config.boot_failure_count = 0;
	    // Write the Request to Flash
	    BL_WriteConfig(&config);
*/
		if (Firmware_Is_Valid(APP_ACTIVE_START_ADDR, SLOT_SIZE)){
 8000a28:	f44f 2180 	mov.w	r1, #262144	@ 0x40000
 8000a2c:	4830      	ldr	r0, [pc, #192]	@ (8000af0 <main+0x128>)
 8000a2e:	f7ff ff1f 	bl	8000870 <Firmware_Is_Valid>
 8000a32:	4603      	mov	r3, r0
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d005      	beq.n	8000a44 <main+0x7c>
			printf("[BL] Jumping to Active Application\r\n");
 8000a38:	482e      	ldr	r0, [pc, #184]	@ (8000af4 <main+0x12c>)
 8000a3a:	f000 fb21 	bl	8001080 <tfp_printf>
			Bootloader_JumpToApp();
 8000a3e:	f7ff ff5b 	bl	80008f8 <Bootloader_JumpToApp>
 8000a42:	e005      	b.n	8000a50 <main+0x88>
		}
		else{
			printf("[BL] The active application couldn't pass the cryptology test\r\n");
 8000a44:	482c      	ldr	r0, [pc, #176]	@ (8000af8 <main+0x130>)
 8000a46:	f000 fb1b 	bl	8001080 <tfp_printf>
			printf("[BL] You may try the other application or you can renew the active application\r\n");
 8000a4a:	482c      	ldr	r0, [pc, #176]	@ (8000afc <main+0x134>)
 8000a4c:	f000 fb18 	bl	8001080 <tfp_printf>
	    // RESET immediately to process the request cleanly
	    //NVIC_SystemReset();
	}

	// 2. Logic Check
	if (config.system_status == STATE_UPDATE_REQ) {
 8000a50:	4b26      	ldr	r3, [pc, #152]	@ (8000aec <main+0x124>)
 8000a52:	685b      	ldr	r3, [r3, #4]
 8000a54:	2b02      	cmp	r3, #2
 8000a56:	d111      	bne.n	8000a7c <main+0xb4>
		printf("[BL] Update Request Detected. Swapping...\r\n");
 8000a58:	4829      	ldr	r0, [pc, #164]	@ (8000b00 <main+0x138>)
 8000a5a:	f000 fb11 	bl	8001080 <tfp_printf>
		// Perform Verification & Copy/Swap (Slot 2 -> Slot 1)
		BL_Swap_NoBuffer();
 8000a5e:	f7ff fe8b 	bl	8000778 <BL_Swap_NoBuffer>

		// Mark as TESTING so next boot we watch for crashes
		config.system_status = STATE_TESTING;
 8000a62:	4b22      	ldr	r3, [pc, #136]	@ (8000aec <main+0x124>)
 8000a64:	2203      	movs	r2, #3
 8000a66:	605a      	str	r2, [r3, #4]
		config.boot_failure_count = 0;
 8000a68:	4b20      	ldr	r3, [pc, #128]	@ (8000aec <main+0x124>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	609a      	str	r2, [r3, #8]
		BL_WriteConfig(&config);
 8000a6e:	481f      	ldr	r0, [pc, #124]	@ (8000aec <main+0x124>)
 8000a70:	f7ff fd8a 	bl	8000588 <BL_WriteConfig>
		printf("[BL] Swap Done. Now time to test New App...\r\n");
 8000a74:	4823      	ldr	r0, [pc, #140]	@ (8000b04 <main+0x13c>)
 8000a76:	f000 fb03 	bl	8001080 <tfp_printf>
 8000a7a:	e02d      	b.n	8000ad8 <main+0x110>
		//NVIC_SystemReset(); // Reboot into new app
	}
	else if (config.system_status == STATE_TESTING) {
 8000a7c:	4b1b      	ldr	r3, [pc, #108]	@ (8000aec <main+0x124>)
 8000a7e:	685b      	ldr	r3, [r3, #4]
 8000a80:	2b03      	cmp	r3, #3
 8000a82:	d129      	bne.n	8000ad8 <main+0x110>
		printf("[BL] Verifying New Update (Attempt %lu)...\r\n", config.boot_failure_count);
 8000a84:	4b19      	ldr	r3, [pc, #100]	@ (8000aec <main+0x124>)
 8000a86:	689b      	ldr	r3, [r3, #8]
 8000a88:	4619      	mov	r1, r3
 8000a8a:	481f      	ldr	r0, [pc, #124]	@ (8000b08 <main+0x140>)
 8000a8c:	f000 faf8 	bl	8001080 <tfp_printf>
		// Assume we found a footer at the end of the slot
		if (Firmware_Is_Valid(APP_ACTIVE_START_ADDR,SLOT_SIZE)) {
 8000a90:	f44f 2180 	mov.w	r1, #262144	@ 0x40000
 8000a94:	4816      	ldr	r0, [pc, #88]	@ (8000af0 <main+0x128>)
 8000a96:	f7ff feeb 	bl	8000870 <Firmware_Is_Valid>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d00e      	beq.n	8000abe <main+0xf6>
			config.system_status = STATE_NORMAL;
 8000aa0:	4b12      	ldr	r3, [pc, #72]	@ (8000aec <main+0x124>)
 8000aa2:	2201      	movs	r2, #1
 8000aa4:	605a      	str	r2, [r3, #4]
			config.boot_failure_count = 0;
 8000aa6:	4b11      	ldr	r3, [pc, #68]	@ (8000aec <main+0x124>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	609a      	str	r2, [r3, #8]
			BL_WriteConfig(&config);
 8000aac:	480f      	ldr	r0, [pc, #60]	@ (8000aec <main+0x124>)
 8000aae:	f7ff fd6b 	bl	8000588 <BL_WriteConfig>
			printf("[BL] Jumping to Application...\r\n");
 8000ab2:	4816      	ldr	r0, [pc, #88]	@ (8000b0c <main+0x144>)
 8000ab4:	f000 fae4 	bl	8001080 <tfp_printf>
			Bootloader_JumpToApp();
 8000ab8:	f7ff ff1e 	bl	80008f8 <Bootloader_JumpToApp>
 8000abc:	e00c      	b.n	8000ad8 <main+0x110>

		} else {
			// Still testing. Increment crash counter.
			printf("[BL] CRASH LIMIT REACHED! Rolling Back...\r\n");
 8000abe:	4814      	ldr	r0, [pc, #80]	@ (8000b10 <main+0x148>)
 8000ac0:	f000 fade 	bl	8001080 <tfp_printf>
			BL_Swap_NoBuffer();
 8000ac4:	f7ff fe58 	bl	8000778 <BL_Swap_NoBuffer>
			config.system_status = STATE_NORMAL;
 8000ac8:	4b08      	ldr	r3, [pc, #32]	@ (8000aec <main+0x124>)
 8000aca:	2201      	movs	r2, #1
 8000acc:	605a      	str	r2, [r3, #4]
			BL_WriteConfig(&config);
 8000ace:	4807      	ldr	r0, [pc, #28]	@ (8000aec <main+0x124>)
 8000ad0:	f7ff fd5a 	bl	8000588 <BL_WriteConfig>
			NVIC_SystemReset();
 8000ad4:	f7ff ff62 	bl	800099c <__NVIC_SystemReset>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000ad8:	e7fe      	b.n	8000ad8 <main+0x110>
 8000ada:	bf00      	nop
 8000adc:	2000002c 	.word	0x2000002c
 8000ae0:	080065e0 	.word	0x080065e0
 8000ae4:	08006610 	.word	0x08006610
 8000ae8:	08006638 	.word	0x08006638
 8000aec:	200000b8 	.word	0x200000b8
 8000af0:	08040000 	.word	0x08040000
 8000af4:	08006664 	.word	0x08006664
 8000af8:	0800668c 	.word	0x0800668c
 8000afc:	080066cc 	.word	0x080066cc
 8000b00:	08006720 	.word	0x08006720
 8000b04:	0800674c 	.word	0x0800674c
 8000b08:	0800677c 	.word	0x0800677c
 8000b0c:	080067ac 	.word	0x080067ac
 8000b10:	080067d0 	.word	0x080067d0

08000b14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b094      	sub	sp, #80	@ 0x50
 8000b18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b1a:	f107 0320 	add.w	r3, r7, #32
 8000b1e:	2230      	movs	r2, #48	@ 0x30
 8000b20:	2100      	movs	r1, #0
 8000b22:	4618      	mov	r0, r3
 8000b24:	f005 fcd7 	bl	80064d6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b28:	f107 030c 	add.w	r3, r7, #12
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	601a      	str	r2, [r3, #0]
 8000b30:	605a      	str	r2, [r3, #4]
 8000b32:	609a      	str	r2, [r3, #8]
 8000b34:	60da      	str	r2, [r3, #12]
 8000b36:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b38:	4b28      	ldr	r3, [pc, #160]	@ (8000bdc <SystemClock_Config+0xc8>)
 8000b3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b3c:	4a27      	ldr	r2, [pc, #156]	@ (8000bdc <SystemClock_Config+0xc8>)
 8000b3e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b42:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b44:	4b25      	ldr	r3, [pc, #148]	@ (8000bdc <SystemClock_Config+0xc8>)
 8000b46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b48:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b4c:	60bb      	str	r3, [r7, #8]
 8000b4e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000b50:	4b23      	ldr	r3, [pc, #140]	@ (8000be0 <SystemClock_Config+0xcc>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000b58:	4a21      	ldr	r2, [pc, #132]	@ (8000be0 <SystemClock_Config+0xcc>)
 8000b5a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000b5e:	6013      	str	r3, [r2, #0]
 8000b60:	4b1f      	ldr	r3, [pc, #124]	@ (8000be0 <SystemClock_Config+0xcc>)
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000b68:	607b      	str	r3, [r7, #4]
 8000b6a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b6c:	2302      	movs	r3, #2
 8000b6e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b70:	2301      	movs	r3, #1
 8000b72:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b74:	2310      	movs	r3, #16
 8000b76:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b78:	2302      	movs	r3, #2
 8000b7a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 10;
 8000b80:	230a      	movs	r3, #10
 8000b82:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 210;
 8000b84:	23d2      	movs	r3, #210	@ 0xd2
 8000b86:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b88:	2302      	movs	r3, #2
 8000b8a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000b8c:	2302      	movs	r3, #2
 8000b8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b90:	f107 0320 	add.w	r3, r7, #32
 8000b94:	4618      	mov	r0, r3
 8000b96:	f001 f9d9 	bl	8001f4c <HAL_RCC_OscConfig>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d001      	beq.n	8000ba4 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000ba0:	f000 f8e2 	bl	8000d68 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ba4:	230f      	movs	r3, #15
 8000ba6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ba8:	2302      	movs	r3, #2
 8000baa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bac:	2300      	movs	r3, #0
 8000bae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000bb0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000bb4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000bb6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000bba:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000bbc:	f107 030c 	add.w	r3, r7, #12
 8000bc0:	2105      	movs	r1, #5
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	f001 fc66 	bl	8002494 <HAL_RCC_ClockConfig>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d001      	beq.n	8000bd2 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8000bce:	f000 f8cb 	bl	8000d68 <Error_Handler>
  }
}
 8000bd2:	bf00      	nop
 8000bd4:	3750      	adds	r7, #80	@ 0x50
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	40023800 	.word	0x40023800
 8000be0:	40007000 	.word	0x40007000

08000be4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000be8:	4b14      	ldr	r3, [pc, #80]	@ (8000c3c <MX_USART1_UART_Init+0x58>)
 8000bea:	4a15      	ldr	r2, [pc, #84]	@ (8000c40 <MX_USART1_UART_Init+0x5c>)
 8000bec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000bee:	4b13      	ldr	r3, [pc, #76]	@ (8000c3c <MX_USART1_UART_Init+0x58>)
 8000bf0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000bf4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000bf6:	4b11      	ldr	r3, [pc, #68]	@ (8000c3c <MX_USART1_UART_Init+0x58>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000bfc:	4b0f      	ldr	r3, [pc, #60]	@ (8000c3c <MX_USART1_UART_Init+0x58>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000c02:	4b0e      	ldr	r3, [pc, #56]	@ (8000c3c <MX_USART1_UART_Init+0x58>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000c08:	4b0c      	ldr	r3, [pc, #48]	@ (8000c3c <MX_USART1_UART_Init+0x58>)
 8000c0a:	220c      	movs	r2, #12
 8000c0c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c0e:	4b0b      	ldr	r3, [pc, #44]	@ (8000c3c <MX_USART1_UART_Init+0x58>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c14:	4b09      	ldr	r3, [pc, #36]	@ (8000c3c <MX_USART1_UART_Init+0x58>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c1a:	4b08      	ldr	r3, [pc, #32]	@ (8000c3c <MX_USART1_UART_Init+0x58>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c20:	4b06      	ldr	r3, [pc, #24]	@ (8000c3c <MX_USART1_UART_Init+0x58>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000c26:	4805      	ldr	r0, [pc, #20]	@ (8000c3c <MX_USART1_UART_Init+0x58>)
 8000c28:	f002 fa0a 	bl	8003040 <HAL_UART_Init>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d001      	beq.n	8000c36 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000c32:	f000 f899 	bl	8000d68 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000c36:	bf00      	nop
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	2000002c 	.word	0x2000002c
 8000c40:	40011000 	.word	0x40011000

08000c44 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b088      	sub	sp, #32
 8000c48:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c4a:	f107 030c 	add.w	r3, r7, #12
 8000c4e:	2200      	movs	r2, #0
 8000c50:	601a      	str	r2, [r3, #0]
 8000c52:	605a      	str	r2, [r3, #4]
 8000c54:	609a      	str	r2, [r3, #8]
 8000c56:	60da      	str	r2, [r3, #12]
 8000c58:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c5a:	4b1f      	ldr	r3, [pc, #124]	@ (8000cd8 <MX_GPIO_Init+0x94>)
 8000c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c5e:	4a1e      	ldr	r2, [pc, #120]	@ (8000cd8 <MX_GPIO_Init+0x94>)
 8000c60:	f043 0301 	orr.w	r3, r3, #1
 8000c64:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c66:	4b1c      	ldr	r3, [pc, #112]	@ (8000cd8 <MX_GPIO_Init+0x94>)
 8000c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c6a:	f003 0301 	and.w	r3, r3, #1
 8000c6e:	60bb      	str	r3, [r7, #8]
 8000c70:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c72:	4b19      	ldr	r3, [pc, #100]	@ (8000cd8 <MX_GPIO_Init+0x94>)
 8000c74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c76:	4a18      	ldr	r2, [pc, #96]	@ (8000cd8 <MX_GPIO_Init+0x94>)
 8000c78:	f043 0302 	orr.w	r3, r3, #2
 8000c7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c7e:	4b16      	ldr	r3, [pc, #88]	@ (8000cd8 <MX_GPIO_Init+0x94>)
 8000c80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c82:	f003 0302 	and.w	r3, r3, #2
 8000c86:	607b      	str	r3, [r7, #4]
 8000c88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000c8a:	4b13      	ldr	r3, [pc, #76]	@ (8000cd8 <MX_GPIO_Init+0x94>)
 8000c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c8e:	4a12      	ldr	r2, [pc, #72]	@ (8000cd8 <MX_GPIO_Init+0x94>)
 8000c90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c94:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c96:	4b10      	ldr	r3, [pc, #64]	@ (8000cd8 <MX_GPIO_Init+0x94>)
 8000c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000c9e:	603b      	str	r3, [r7, #0]
 8000ca0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : USER_LED_Pin */
  GPIO_InitStruct.Pin = USER_LED_Pin;
 8000ca2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000ca6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ca8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000cac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(USER_LED_GPIO_Port, &GPIO_InitStruct);
 8000cb2:	f107 030c 	add.w	r3, r7, #12
 8000cb6:	4619      	mov	r1, r3
 8000cb8:	4808      	ldr	r0, [pc, #32]	@ (8000cdc <MX_GPIO_Init+0x98>)
 8000cba:	f000 ff77 	bl	8001bac <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	2100      	movs	r1, #0
 8000cc2:	2028      	movs	r0, #40	@ 0x28
 8000cc4:	f000 fc2b 	bl	800151e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000cc8:	2028      	movs	r0, #40	@ 0x28
 8000cca:	f000 fc44 	bl	8001556 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000cce:	bf00      	nop
 8000cd0:	3720      	adds	r7, #32
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	bf00      	nop
 8000cd8:	40023800 	.word	0x40023800
 8000cdc:	40022000 	.word	0x40022000

08000ce0 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b084      	sub	sp, #16
 8000ce4:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000ce6:	463b      	mov	r3, r7
 8000ce8:	2200      	movs	r2, #0
 8000cea:	601a      	str	r2, [r3, #0]
 8000cec:	605a      	str	r2, [r3, #4]
 8000cee:	609a      	str	r2, [r3, #8]
 8000cf0:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000cf2:	f000 fc4b 	bl	800158c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x08000000;
 8000cfe:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d02:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_64KB;
 8000d04:	230f      	movs	r3, #15
 8000d06:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_PRIV_RO_URO;
 8000d10:	2306      	movs	r3, #6
 8000d12:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8000d14:	2300      	movs	r3, #0
 8000d16:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8000d1c:	2301      	movs	r3, #1
 8000d1e:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000d20:	2300      	movs	r3, #0
 8000d22:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000d24:	463b      	mov	r3, r7
 8000d26:	4618      	mov	r0, r3
 8000d28:	f000 fc68 	bl	80015fc <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 8000d2c:	2301      	movs	r3, #1
 8000d2e:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x08010000;
 8000d30:	4b0c      	ldr	r3, [pc, #48]	@ (8000d64 <MPU_Config+0x84>)
 8000d32:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_32KB;
 8000d34:	230e      	movs	r3, #14
 8000d36:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8000d38:	2303      	movs	r3, #3
 8000d3a:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000d3c:	2301      	movs	r3, #1
 8000d3e:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000d40:	2300      	movs	r3, #0
 8000d42:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000d44:	2300      	movs	r3, #0
 8000d46:	73fb      	strb	r3, [r7, #15]
    MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1; // TEX=1, C=0, B=0 -> Normal, Non-Cacheable
 8000d48:	2301      	movs	r3, #1
 8000d4a:	72bb      	strb	r3, [r7, #10]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000d4c:	463b      	mov	r3, r7
 8000d4e:	4618      	mov	r0, r3
 8000d50:	f000 fc54 	bl	80015fc <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000d54:	2004      	movs	r0, #4
 8000d56:	f000 fc31 	bl	80015bc <HAL_MPU_Enable>

}
 8000d5a:	bf00      	nop
 8000d5c:	3710      	adds	r7, #16
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	08010000 	.word	0x08010000

08000d68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000d6c:	b672      	cpsid	i
}
 8000d6e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d70:	bf00      	nop
 8000d72:	e7fd      	b.n	8000d70 <Error_Handler+0x8>

08000d74 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	b083      	sub	sp, #12
 8000d78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000d7a:	4b0f      	ldr	r3, [pc, #60]	@ (8000db8 <HAL_MspInit+0x44>)
 8000d7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d7e:	4a0e      	ldr	r2, [pc, #56]	@ (8000db8 <HAL_MspInit+0x44>)
 8000d80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d84:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d86:	4b0c      	ldr	r3, [pc, #48]	@ (8000db8 <HAL_MspInit+0x44>)
 8000d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d8e:	607b      	str	r3, [r7, #4]
 8000d90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d92:	4b09      	ldr	r3, [pc, #36]	@ (8000db8 <HAL_MspInit+0x44>)
 8000d94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d96:	4a08      	ldr	r2, [pc, #32]	@ (8000db8 <HAL_MspInit+0x44>)
 8000d98:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d9c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d9e:	4b06      	ldr	r3, [pc, #24]	@ (8000db8 <HAL_MspInit+0x44>)
 8000da0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000da2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000da6:	603b      	str	r3, [r7, #0]
 8000da8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000daa:	bf00      	nop
 8000dac:	370c      	adds	r7, #12
 8000dae:	46bd      	mov	sp, r7
 8000db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db4:	4770      	bx	lr
 8000db6:	bf00      	nop
 8000db8:	40023800 	.word	0x40023800

08000dbc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b0ac      	sub	sp, #176	@ 0xb0
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dc4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000dc8:	2200      	movs	r2, #0
 8000dca:	601a      	str	r2, [r3, #0]
 8000dcc:	605a      	str	r2, [r3, #4]
 8000dce:	609a      	str	r2, [r3, #8]
 8000dd0:	60da      	str	r2, [r3, #12]
 8000dd2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000dd4:	f107 0318 	add.w	r3, r7, #24
 8000dd8:	2284      	movs	r2, #132	@ 0x84
 8000dda:	2100      	movs	r1, #0
 8000ddc:	4618      	mov	r0, r3
 8000dde:	f005 fb7a 	bl	80064d6 <memset>
  if(huart->Instance==USART1)
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	4a32      	ldr	r2, [pc, #200]	@ (8000eb0 <HAL_UART_MspInit+0xf4>)
 8000de8:	4293      	cmp	r3, r2
 8000dea:	d15c      	bne.n	8000ea6 <HAL_UART_MspInit+0xea>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000dec:	2340      	movs	r3, #64	@ 0x40
 8000dee:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000df0:	2300      	movs	r3, #0
 8000df2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000df4:	f107 0318 	add.w	r3, r7, #24
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f001 fd31 	bl	8002860 <HAL_RCCEx_PeriphCLKConfig>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d001      	beq.n	8000e08 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000e04:	f7ff ffb0 	bl	8000d68 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000e08:	4b2a      	ldr	r3, [pc, #168]	@ (8000eb4 <HAL_UART_MspInit+0xf8>)
 8000e0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e0c:	4a29      	ldr	r2, [pc, #164]	@ (8000eb4 <HAL_UART_MspInit+0xf8>)
 8000e0e:	f043 0310 	orr.w	r3, r3, #16
 8000e12:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e14:	4b27      	ldr	r3, [pc, #156]	@ (8000eb4 <HAL_UART_MspInit+0xf8>)
 8000e16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e18:	f003 0310 	and.w	r3, r3, #16
 8000e1c:	617b      	str	r3, [r7, #20]
 8000e1e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e20:	4b24      	ldr	r3, [pc, #144]	@ (8000eb4 <HAL_UART_MspInit+0xf8>)
 8000e22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e24:	4a23      	ldr	r2, [pc, #140]	@ (8000eb4 <HAL_UART_MspInit+0xf8>)
 8000e26:	f043 0302 	orr.w	r3, r3, #2
 8000e2a:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e2c:	4b21      	ldr	r3, [pc, #132]	@ (8000eb4 <HAL_UART_MspInit+0xf8>)
 8000e2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e30:	f003 0302 	and.w	r3, r3, #2
 8000e34:	613b      	str	r3, [r7, #16]
 8000e36:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e38:	4b1e      	ldr	r3, [pc, #120]	@ (8000eb4 <HAL_UART_MspInit+0xf8>)
 8000e3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e3c:	4a1d      	ldr	r2, [pc, #116]	@ (8000eb4 <HAL_UART_MspInit+0xf8>)
 8000e3e:	f043 0301 	orr.w	r3, r3, #1
 8000e42:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e44:	4b1b      	ldr	r3, [pc, #108]	@ (8000eb4 <HAL_UART_MspInit+0xf8>)
 8000e46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e48:	f003 0301 	and.w	r3, r3, #1
 8000e4c:	60fb      	str	r3, [r7, #12]
 8000e4e:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000e50:	2380      	movs	r3, #128	@ 0x80
 8000e52:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e56:	2302      	movs	r3, #2
 8000e58:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e62:	2303      	movs	r3, #3
 8000e64:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000e68:	2307      	movs	r3, #7
 8000e6a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e6e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000e72:	4619      	mov	r1, r3
 8000e74:	4810      	ldr	r0, [pc, #64]	@ (8000eb8 <HAL_UART_MspInit+0xfc>)
 8000e76:	f000 fe99 	bl	8001bac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000e7a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000e7e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e82:	2302      	movs	r3, #2
 8000e84:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e8e:	2303      	movs	r3, #3
 8000e90:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000e94:	2307      	movs	r3, #7
 8000e96:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e9a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000e9e:	4619      	mov	r1, r3
 8000ea0:	4806      	ldr	r0, [pc, #24]	@ (8000ebc <HAL_UART_MspInit+0x100>)
 8000ea2:	f000 fe83 	bl	8001bac <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000ea6:	bf00      	nop
 8000ea8:	37b0      	adds	r7, #176	@ 0xb0
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	bf00      	nop
 8000eb0:	40011000 	.word	0x40011000
 8000eb4:	40023800 	.word	0x40023800
 8000eb8:	40020400 	.word	0x40020400
 8000ebc:	40020000 	.word	0x40020000

08000ec0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ec4:	bf00      	nop
 8000ec6:	e7fd      	b.n	8000ec4 <NMI_Handler+0x4>

08000ec8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ecc:	bf00      	nop
 8000ece:	e7fd      	b.n	8000ecc <HardFault_Handler+0x4>

08000ed0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ed4:	bf00      	nop
 8000ed6:	e7fd      	b.n	8000ed4 <MemManage_Handler+0x4>

08000ed8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000edc:	bf00      	nop
 8000ede:	e7fd      	b.n	8000edc <BusFault_Handler+0x4>

08000ee0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ee4:	bf00      	nop
 8000ee6:	e7fd      	b.n	8000ee4 <UsageFault_Handler+0x4>

08000ee8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000eec:	bf00      	nop
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr

08000ef6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ef6:	b480      	push	{r7}
 8000ef8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000efa:	bf00      	nop
 8000efc:	46bd      	mov	sp, r7
 8000efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f02:	4770      	bx	lr

08000f04 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f04:	b480      	push	{r7}
 8000f06:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f08:	bf00      	nop
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr

08000f12 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f12:	b580      	push	{r7, lr}
 8000f14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f16:	f000 fa07 	bl	8001328 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f1a:	bf00      	nop
 8000f1c:	bd80      	pop	{r7, pc}

08000f1e <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000f1e:	b580      	push	{r7, lr}
 8000f20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_LED_Pin);
 8000f22:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8000f26:	f000 ffed 	bl	8001f04 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000f2a:	bf00      	nop
 8000f2c:	bd80      	pop	{r7, pc}
	...

08000f30 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f30:	b480      	push	{r7}
 8000f32:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f34:	4b06      	ldr	r3, [pc, #24]	@ (8000f50 <SystemInit+0x20>)
 8000f36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f3a:	4a05      	ldr	r2, [pc, #20]	@ (8000f50 <SystemInit+0x20>)
 8000f3c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f40:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f44:	bf00      	nop
 8000f46:	46bd      	mov	sp, r7
 8000f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop
 8000f50:	e000ed00 	.word	0xe000ed00

08000f54 <tfp_init>:
#include "tiny_printf.h"
#include "stm32f7xx_hal.h" // Change this if using a different series

static UART_HandleTypeDef *g_uart_handle = NULL;

void tfp_init(void* handle) {
 8000f54:	b480      	push	{r7}
 8000f56:	b083      	sub	sp, #12
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
    g_uart_handle = (UART_HandleTypeDef*)handle;
 8000f5c:	4a04      	ldr	r2, [pc, #16]	@ (8000f70 <tfp_init+0x1c>)
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	6013      	str	r3, [r2, #0]
}
 8000f62:	bf00      	nop
 8000f64:	370c      	adds	r7, #12
 8000f66:	46bd      	mov	sp, r7
 8000f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6c:	4770      	bx	lr
 8000f6e:	bf00      	nop
 8000f70:	200000d8 	.word	0x200000d8

08000f74 <_tfp_putc>:

static void _tfp_putc(char c) {
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b082      	sub	sp, #8
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	71fb      	strb	r3, [r7, #7]
    if (g_uart_handle) {
 8000f7e:	4b07      	ldr	r3, [pc, #28]	@ (8000f9c <_tfp_putc+0x28>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d006      	beq.n	8000f94 <_tfp_putc+0x20>
        HAL_UART_Transmit(g_uart_handle, (uint8_t*)&c, 1, 100);
 8000f86:	4b05      	ldr	r3, [pc, #20]	@ (8000f9c <_tfp_putc+0x28>)
 8000f88:	6818      	ldr	r0, [r3, #0]
 8000f8a:	1df9      	adds	r1, r7, #7
 8000f8c:	2364      	movs	r3, #100	@ 0x64
 8000f8e:	2201      	movs	r2, #1
 8000f90:	f002 f8a4 	bl	80030dc <HAL_UART_Transmit>
    }
}
 8000f94:	bf00      	nop
 8000f96:	3708      	adds	r7, #8
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	200000d8 	.word	0x200000d8

08000fa0 <_tfp_puts>:

static void _tfp_puts(char *s) {
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b082      	sub	sp, #8
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
    while (*s) _tfp_putc(*s++);
 8000fa8:	e006      	b.n	8000fb8 <_tfp_puts+0x18>
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	1c5a      	adds	r2, r3, #1
 8000fae:	607a      	str	r2, [r7, #4]
 8000fb0:	781b      	ldrb	r3, [r3, #0]
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f7ff ffde 	bl	8000f74 <_tfp_putc>
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d1f4      	bne.n	8000faa <_tfp_puts+0xa>
}
 8000fc0:	bf00      	nop
 8000fc2:	bf00      	nop
 8000fc4:	3708      	adds	r7, #8
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
	...

08000fcc <_tfp_print_unsigned>:

static void _tfp_print_unsigned(uint32_t i, int base) {
 8000fcc:	b5b0      	push	{r4, r5, r7, lr}
 8000fce:	b090      	sub	sp, #64	@ 0x40
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
 8000fd4:	6039      	str	r1, [r7, #0]
    const char hex[] = "0123456789ABCDEF";
 8000fd6:	4b1e      	ldr	r3, [pc, #120]	@ (8001050 <_tfp_print_unsigned+0x84>)
 8000fd8:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8000fdc:	461d      	mov	r5, r3
 8000fde:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000fe0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000fe2:	682b      	ldr	r3, [r5, #0]
 8000fe4:	7023      	strb	r3, [r4, #0]
    char buf[32];
    int pos = 0;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (i == 0) {
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d11a      	bne.n	8001026 <_tfp_print_unsigned+0x5a>
        _tfp_putc('0');
 8000ff0:	2030      	movs	r0, #48	@ 0x30
 8000ff2:	f7ff ffbf 	bl	8000f74 <_tfp_putc>
 8000ff6:	e028      	b.n	800104a <_tfp_print_unsigned+0x7e>
        return;
    }
    while (i > 0) {
        buf[pos++] = hex[i % base];
 8000ff8:	683a      	ldr	r2, [r7, #0]
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	fbb3 f1f2 	udiv	r1, r3, r2
 8001000:	fb01 f202 	mul.w	r2, r1, r2
 8001004:	1a9a      	subs	r2, r3, r2
 8001006:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001008:	1c59      	adds	r1, r3, #1
 800100a:	63f9      	str	r1, [r7, #60]	@ 0x3c
 800100c:	3240      	adds	r2, #64	@ 0x40
 800100e:	443a      	add	r2, r7
 8001010:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 8001014:	3340      	adds	r3, #64	@ 0x40
 8001016:	443b      	add	r3, r7
 8001018:	f803 2c38 	strb.w	r2, [r3, #-56]
        i /= base;
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	687a      	ldr	r2, [r7, #4]
 8001020:	fbb2 f3f3 	udiv	r3, r2, r3
 8001024:	607b      	str	r3, [r7, #4]
    while (i > 0) {
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	2b00      	cmp	r3, #0
 800102a:	d1e5      	bne.n	8000ff8 <_tfp_print_unsigned+0x2c>
    }
    while (pos > 0) _tfp_putc(buf[--pos]);
 800102c:	e00a      	b.n	8001044 <_tfp_print_unsigned+0x78>
 800102e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001030:	3b01      	subs	r3, #1
 8001032:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001034:	f107 0208 	add.w	r2, r7, #8
 8001038:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800103a:	4413      	add	r3, r2
 800103c:	781b      	ldrb	r3, [r3, #0]
 800103e:	4618      	mov	r0, r3
 8001040:	f7ff ff98 	bl	8000f74 <_tfp_putc>
 8001044:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001046:	2b00      	cmp	r3, #0
 8001048:	dcf1      	bgt.n	800102e <_tfp_print_unsigned+0x62>
}
 800104a:	3740      	adds	r7, #64	@ 0x40
 800104c:	46bd      	mov	sp, r7
 800104e:	bdb0      	pop	{r4, r5, r7, pc}
 8001050:	08006a2c 	.word	0x08006a2c

08001054 <_tfp_print_signed>:

static void _tfp_print_signed(int32_t i) {
 8001054:	b580      	push	{r7, lr}
 8001056:	b082      	sub	sp, #8
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
    if (i < 0) {
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	2b00      	cmp	r3, #0
 8001060:	da05      	bge.n	800106e <_tfp_print_signed+0x1a>
        _tfp_putc('-');
 8001062:	202d      	movs	r0, #45	@ 0x2d
 8001064:	f7ff ff86 	bl	8000f74 <_tfp_putc>
        i = -i;
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	425b      	negs	r3, r3
 800106c:	607b      	str	r3, [r7, #4]
    }
    _tfp_print_unsigned((uint32_t)i, 10);
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	210a      	movs	r1, #10
 8001072:	4618      	mov	r0, r3
 8001074:	f7ff ffaa 	bl	8000fcc <_tfp_print_unsigned>
}
 8001078:	bf00      	nop
 800107a:	3708      	adds	r7, #8
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}

08001080 <tfp_printf>:

void tfp_printf(const char *fmt, ...) {
 8001080:	b40f      	push	{r0, r1, r2, r3}
 8001082:	b580      	push	{r7, lr}
 8001084:	b082      	sub	sp, #8
 8001086:	af00      	add	r7, sp, #0
    va_list va;
    va_start(va, fmt);
 8001088:	f107 0314 	add.w	r3, r7, #20
 800108c:	603b      	str	r3, [r7, #0]
    char ch;

    while ((ch = *fmt++) != 0) {
 800108e:	e09d      	b.n	80011cc <tfp_printf+0x14c>
        if (ch != '%') {
 8001090:	79fb      	ldrb	r3, [r7, #7]
 8001092:	2b25      	cmp	r3, #37	@ 0x25
 8001094:	d004      	beq.n	80010a0 <tfp_printf+0x20>
            _tfp_putc(ch);
 8001096:	79fb      	ldrb	r3, [r7, #7]
 8001098:	4618      	mov	r0, r3
 800109a:	f7ff ff6b 	bl	8000f74 <_tfp_putc>
            continue;
 800109e:	e095      	b.n	80011cc <tfp_printf+0x14c>
        }
        ch = *fmt++;
 80010a0:	693b      	ldr	r3, [r7, #16]
 80010a2:	1c5a      	adds	r2, r3, #1
 80010a4:	613a      	str	r2, [r7, #16]
 80010a6:	781b      	ldrb	r3, [r3, #0]
 80010a8:	71fb      	strb	r3, [r7, #7]
        switch (ch) {
 80010aa:	79fb      	ldrb	r3, [r7, #7]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	f000 8097 	beq.w	80011e0 <tfp_printf+0x160>
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	f2c0 8085 	blt.w	80011c2 <tfp_printf+0x142>
 80010b8:	2b78      	cmp	r3, #120	@ 0x78
 80010ba:	f300 8082 	bgt.w	80011c2 <tfp_printf+0x142>
 80010be:	2b58      	cmp	r3, #88	@ 0x58
 80010c0:	db7f      	blt.n	80011c2 <tfp_printf+0x142>
 80010c2:	3b58      	subs	r3, #88	@ 0x58
 80010c4:	2b20      	cmp	r3, #32
 80010c6:	d87c      	bhi.n	80011c2 <tfp_printf+0x142>
 80010c8:	a201      	add	r2, pc, #4	@ (adr r2, 80010d0 <tfp_printf+0x50>)
 80010ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010ce:	bf00      	nop
 80010d0:	08001199 	.word	0x08001199
 80010d4:	080011c3 	.word	0x080011c3
 80010d8:	080011c3 	.word	0x080011c3
 80010dc:	080011c3 	.word	0x080011c3
 80010e0:	080011c3 	.word	0x080011c3
 80010e4:	080011c3 	.word	0x080011c3
 80010e8:	080011c3 	.word	0x080011c3
 80010ec:	080011c3 	.word	0x080011c3
 80010f0:	080011c3 	.word	0x080011c3
 80010f4:	080011c3 	.word	0x080011c3
 80010f8:	080011c3 	.word	0x080011c3
 80010fc:	08001155 	.word	0x08001155
 8001100:	08001177 	.word	0x08001177
 8001104:	080011c3 	.word	0x080011c3
 8001108:	080011c3 	.word	0x080011c3
 800110c:	080011c3 	.word	0x080011c3
 8001110:	080011c3 	.word	0x080011c3
 8001114:	080011c3 	.word	0x080011c3
 8001118:	080011c3 	.word	0x080011c3
 800111c:	080011c3 	.word	0x080011c3
 8001120:	080011c3 	.word	0x080011c3
 8001124:	080011c3 	.word	0x080011c3
 8001128:	080011c3 	.word	0x080011c3
 800112c:	080011c3 	.word	0x080011c3
 8001130:	080011ab 	.word	0x080011ab
 8001134:	080011c3 	.word	0x080011c3
 8001138:	080011c3 	.word	0x080011c3
 800113c:	08001167 	.word	0x08001167
 8001140:	080011c3 	.word	0x080011c3
 8001144:	08001187 	.word	0x08001187
 8001148:	080011c3 	.word	0x080011c3
 800114c:	080011c3 	.word	0x080011c3
 8001150:	08001199 	.word	0x08001199
            case 0: goto end;
            case 'c': _tfp_putc((char)va_arg(va, int)); break;
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	1d1a      	adds	r2, r3, #4
 8001158:	603a      	str	r2, [r7, #0]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	b2db      	uxtb	r3, r3
 800115e:	4618      	mov	r0, r3
 8001160:	f7ff ff08 	bl	8000f74 <_tfp_putc>
 8001164:	e032      	b.n	80011cc <tfp_printf+0x14c>
            case 's': _tfp_puts(va_arg(va, char*)); break;
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	1d1a      	adds	r2, r3, #4
 800116a:	603a      	str	r2, [r7, #0]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	4618      	mov	r0, r3
 8001170:	f7ff ff16 	bl	8000fa0 <_tfp_puts>
 8001174:	e02a      	b.n	80011cc <tfp_printf+0x14c>
            case 'd': _tfp_print_signed(va_arg(va, int)); break;
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	1d1a      	adds	r2, r3, #4
 800117a:	603a      	str	r2, [r7, #0]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	4618      	mov	r0, r3
 8001180:	f7ff ff68 	bl	8001054 <_tfp_print_signed>
 8001184:	e022      	b.n	80011cc <tfp_printf+0x14c>
            case 'u': _tfp_print_unsigned(va_arg(va, uint32_t), 10); break;
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	1d1a      	adds	r2, r3, #4
 800118a:	603a      	str	r2, [r7, #0]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	210a      	movs	r1, #10
 8001190:	4618      	mov	r0, r3
 8001192:	f7ff ff1b 	bl	8000fcc <_tfp_print_unsigned>
 8001196:	e019      	b.n	80011cc <tfp_printf+0x14c>
            case 'x':
            case 'X': _tfp_print_unsigned(va_arg(va, uint32_t), 16); break;
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	1d1a      	adds	r2, r3, #4
 800119c:	603a      	str	r2, [r7, #0]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	2110      	movs	r1, #16
 80011a2:	4618      	mov	r0, r3
 80011a4:	f7ff ff12 	bl	8000fcc <_tfp_print_unsigned>
 80011a8:	e010      	b.n	80011cc <tfp_printf+0x14c>
            case 'p':
                _tfp_puts("0x");
 80011aa:	4811      	ldr	r0, [pc, #68]	@ (80011f0 <tfp_printf+0x170>)
 80011ac:	f7ff fef8 	bl	8000fa0 <_tfp_puts>
                _tfp_print_unsigned((uintptr_t)va_arg(va, void*), 16);
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	1d1a      	adds	r2, r3, #4
 80011b4:	603a      	str	r2, [r7, #0]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	2110      	movs	r1, #16
 80011ba:	4618      	mov	r0, r3
 80011bc:	f7ff ff06 	bl	8000fcc <_tfp_print_unsigned>
                break;
 80011c0:	e004      	b.n	80011cc <tfp_printf+0x14c>
            default: _tfp_putc(ch); break;
 80011c2:	79fb      	ldrb	r3, [r7, #7]
 80011c4:	4618      	mov	r0, r3
 80011c6:	f7ff fed5 	bl	8000f74 <_tfp_putc>
 80011ca:	bf00      	nop
    while ((ch = *fmt++) != 0) {
 80011cc:	693b      	ldr	r3, [r7, #16]
 80011ce:	1c5a      	adds	r2, r3, #1
 80011d0:	613a      	str	r2, [r7, #16]
 80011d2:	781b      	ldrb	r3, [r3, #0]
 80011d4:	71fb      	strb	r3, [r7, #7]
 80011d6:	79fb      	ldrb	r3, [r7, #7]
 80011d8:	2b00      	cmp	r3, #0
 80011da:	f47f af59 	bne.w	8001090 <tfp_printf+0x10>
        }
    }
end:
 80011de:	e000      	b.n	80011e2 <tfp_printf+0x162>
            case 0: goto end;
 80011e0:	bf00      	nop
    va_end(va);
}
 80011e2:	bf00      	nop
 80011e4:	3708      	adds	r7, #8
 80011e6:	46bd      	mov	sp, r7
 80011e8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80011ec:	b004      	add	sp, #16
 80011ee:	4770      	bx	lr
 80011f0:	08006a40 	.word	0x08006a40

080011f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80011f4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800122c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 80011f8:	f7ff fe9a 	bl	8000f30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80011fc:	480c      	ldr	r0, [pc, #48]	@ (8001230 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80011fe:	490d      	ldr	r1, [pc, #52]	@ (8001234 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001200:	4a0d      	ldr	r2, [pc, #52]	@ (8001238 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001202:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001204:	e002      	b.n	800120c <LoopCopyDataInit>

08001206 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001206:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001208:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800120a:	3304      	adds	r3, #4

0800120c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800120c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800120e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001210:	d3f9      	bcc.n	8001206 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001212:	4a0a      	ldr	r2, [pc, #40]	@ (800123c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001214:	4c0a      	ldr	r4, [pc, #40]	@ (8001240 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001216:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001218:	e001      	b.n	800121e <LoopFillZerobss>

0800121a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800121a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800121c:	3204      	adds	r2, #4

0800121e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800121e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001220:	d3fb      	bcc.n	800121a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001222:	f005 f961 	bl	80064e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001226:	f7ff fbcf 	bl	80009c8 <main>
  bx  lr    
 800122a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800122c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001230:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001234:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001238:	08006e98 	.word	0x08006e98
  ldr r2, =_sbss
 800123c:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001240:	200000fc 	.word	0x200000fc

08001244 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001244:	e7fe      	b.n	8001244 <ADC_IRQHandler>

08001246 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001246:	b580      	push	{r7, lr}
 8001248:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800124a:	2003      	movs	r0, #3
 800124c:	f000 f95c 	bl	8001508 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001250:	2000      	movs	r0, #0
 8001252:	f000 f839 	bl	80012c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001256:	f7ff fd8d 	bl	8000d74 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800125a:	2300      	movs	r3, #0
}
 800125c:	4618      	mov	r0, r3
 800125e:	bd80      	pop	{r7, pc}

08001260 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8001264:	4b13      	ldr	r3, [pc, #76]	@ (80012b4 <HAL_DeInit+0x54>)
 8001266:	f04f 32ff 	mov.w	r2, #4294967295
 800126a:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 800126c:	4b11      	ldr	r3, [pc, #68]	@ (80012b4 <HAL_DeInit+0x54>)
 800126e:	2200      	movs	r2, #0
 8001270:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 8001272:	4b10      	ldr	r3, [pc, #64]	@ (80012b4 <HAL_DeInit+0x54>)
 8001274:	f04f 32ff 	mov.w	r2, #4294967295
 8001278:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 800127a:	4b0e      	ldr	r3, [pc, #56]	@ (80012b4 <HAL_DeInit+0x54>)
 800127c:	2200      	movs	r2, #0
 800127e:	625a      	str	r2, [r3, #36]	@ 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 8001280:	4b0c      	ldr	r3, [pc, #48]	@ (80012b4 <HAL_DeInit+0x54>)
 8001282:	f04f 32ff 	mov.w	r2, #4294967295
 8001286:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 8001288:	4b0a      	ldr	r3, [pc, #40]	@ (80012b4 <HAL_DeInit+0x54>)
 800128a:	2200      	movs	r2, #0
 800128c:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 800128e:	4b09      	ldr	r3, [pc, #36]	@ (80012b4 <HAL_DeInit+0x54>)
 8001290:	f04f 32ff 	mov.w	r2, #4294967295
 8001294:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 8001296:	4b07      	ldr	r3, [pc, #28]	@ (80012b4 <HAL_DeInit+0x54>)
 8001298:	2200      	movs	r2, #0
 800129a:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 800129c:	4b05      	ldr	r3, [pc, #20]	@ (80012b4 <HAL_DeInit+0x54>)
 800129e:	f04f 32ff 	mov.w	r2, #4294967295
 80012a2:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 80012a4:	4b03      	ldr	r3, [pc, #12]	@ (80012b4 <HAL_DeInit+0x54>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	619a      	str	r2, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 80012aa:	f000 f805 	bl	80012b8 <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 80012ae:	2300      	movs	r3, #0
}
 80012b0:	4618      	mov	r0, r3
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	40023800 	.word	0x40023800

080012b8 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 80012b8:	b480      	push	{r7}
 80012ba:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 80012bc:	bf00      	nop
 80012be:	46bd      	mov	sp, r7
 80012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c4:	4770      	bx	lr
	...

080012c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b082      	sub	sp, #8
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012d0:	4b12      	ldr	r3, [pc, #72]	@ (800131c <HAL_InitTick+0x54>)
 80012d2:	681a      	ldr	r2, [r3, #0]
 80012d4:	4b12      	ldr	r3, [pc, #72]	@ (8001320 <HAL_InitTick+0x58>)
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	4619      	mov	r1, r3
 80012da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012de:	fbb3 f3f1 	udiv	r3, r3, r1
 80012e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80012e6:	4618      	mov	r0, r3
 80012e8:	f000 f943 	bl	8001572 <HAL_SYSTICK_Config>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d001      	beq.n	80012f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012f2:	2301      	movs	r3, #1
 80012f4:	e00e      	b.n	8001314 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	2b0f      	cmp	r3, #15
 80012fa:	d80a      	bhi.n	8001312 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012fc:	2200      	movs	r2, #0
 80012fe:	6879      	ldr	r1, [r7, #4]
 8001300:	f04f 30ff 	mov.w	r0, #4294967295
 8001304:	f000 f90b 	bl	800151e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001308:	4a06      	ldr	r2, [pc, #24]	@ (8001324 <HAL_InitTick+0x5c>)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800130e:	2300      	movs	r3, #0
 8001310:	e000      	b.n	8001314 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001312:	2301      	movs	r3, #1
}
 8001314:	4618      	mov	r0, r3
 8001316:	3708      	adds	r7, #8
 8001318:	46bd      	mov	sp, r7
 800131a:	bd80      	pop	{r7, pc}
 800131c:	20000000 	.word	0x20000000
 8001320:	20000008 	.word	0x20000008
 8001324:	20000004 	.word	0x20000004

08001328 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001328:	b480      	push	{r7}
 800132a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800132c:	4b06      	ldr	r3, [pc, #24]	@ (8001348 <HAL_IncTick+0x20>)
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	461a      	mov	r2, r3
 8001332:	4b06      	ldr	r3, [pc, #24]	@ (800134c <HAL_IncTick+0x24>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	4413      	add	r3, r2
 8001338:	4a04      	ldr	r2, [pc, #16]	@ (800134c <HAL_IncTick+0x24>)
 800133a:	6013      	str	r3, [r2, #0]
}
 800133c:	bf00      	nop
 800133e:	46bd      	mov	sp, r7
 8001340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001344:	4770      	bx	lr
 8001346:	bf00      	nop
 8001348:	20000008 	.word	0x20000008
 800134c:	200000dc 	.word	0x200000dc

08001350 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001350:	b480      	push	{r7}
 8001352:	af00      	add	r7, sp, #0
  return uwTick;
 8001354:	4b03      	ldr	r3, [pc, #12]	@ (8001364 <HAL_GetTick+0x14>)
 8001356:	681b      	ldr	r3, [r3, #0]
}
 8001358:	4618      	mov	r0, r3
 800135a:	46bd      	mov	sp, r7
 800135c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001360:	4770      	bx	lr
 8001362:	bf00      	nop
 8001364:	200000dc 	.word	0x200000dc

08001368 <__NVIC_SetPriorityGrouping>:
{
 8001368:	b480      	push	{r7}
 800136a:	b085      	sub	sp, #20
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	f003 0307 	and.w	r3, r3, #7
 8001376:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001378:	4b0b      	ldr	r3, [pc, #44]	@ (80013a8 <__NVIC_SetPriorityGrouping+0x40>)
 800137a:	68db      	ldr	r3, [r3, #12]
 800137c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800137e:	68ba      	ldr	r2, [r7, #8]
 8001380:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001384:	4013      	ands	r3, r2
 8001386:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800138c:	68bb      	ldr	r3, [r7, #8]
 800138e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001390:	4b06      	ldr	r3, [pc, #24]	@ (80013ac <__NVIC_SetPriorityGrouping+0x44>)
 8001392:	4313      	orrs	r3, r2
 8001394:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001396:	4a04      	ldr	r2, [pc, #16]	@ (80013a8 <__NVIC_SetPriorityGrouping+0x40>)
 8001398:	68bb      	ldr	r3, [r7, #8]
 800139a:	60d3      	str	r3, [r2, #12]
}
 800139c:	bf00      	nop
 800139e:	3714      	adds	r7, #20
 80013a0:	46bd      	mov	sp, r7
 80013a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a6:	4770      	bx	lr
 80013a8:	e000ed00 	.word	0xe000ed00
 80013ac:	05fa0000 	.word	0x05fa0000

080013b0 <__NVIC_GetPriorityGrouping>:
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013b4:	4b04      	ldr	r3, [pc, #16]	@ (80013c8 <__NVIC_GetPriorityGrouping+0x18>)
 80013b6:	68db      	ldr	r3, [r3, #12]
 80013b8:	0a1b      	lsrs	r3, r3, #8
 80013ba:	f003 0307 	and.w	r3, r3, #7
}
 80013be:	4618      	mov	r0, r3
 80013c0:	46bd      	mov	sp, r7
 80013c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c6:	4770      	bx	lr
 80013c8:	e000ed00 	.word	0xe000ed00

080013cc <__NVIC_EnableIRQ>:
{
 80013cc:	b480      	push	{r7}
 80013ce:	b083      	sub	sp, #12
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	4603      	mov	r3, r0
 80013d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	db0b      	blt.n	80013f6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013de:	79fb      	ldrb	r3, [r7, #7]
 80013e0:	f003 021f 	and.w	r2, r3, #31
 80013e4:	4907      	ldr	r1, [pc, #28]	@ (8001404 <__NVIC_EnableIRQ+0x38>)
 80013e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ea:	095b      	lsrs	r3, r3, #5
 80013ec:	2001      	movs	r0, #1
 80013ee:	fa00 f202 	lsl.w	r2, r0, r2
 80013f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80013f6:	bf00      	nop
 80013f8:	370c      	adds	r7, #12
 80013fa:	46bd      	mov	sp, r7
 80013fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001400:	4770      	bx	lr
 8001402:	bf00      	nop
 8001404:	e000e100 	.word	0xe000e100

08001408 <__NVIC_SetPriority>:
{
 8001408:	b480      	push	{r7}
 800140a:	b083      	sub	sp, #12
 800140c:	af00      	add	r7, sp, #0
 800140e:	4603      	mov	r3, r0
 8001410:	6039      	str	r1, [r7, #0]
 8001412:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001414:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001418:	2b00      	cmp	r3, #0
 800141a:	db0a      	blt.n	8001432 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	b2da      	uxtb	r2, r3
 8001420:	490c      	ldr	r1, [pc, #48]	@ (8001454 <__NVIC_SetPriority+0x4c>)
 8001422:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001426:	0112      	lsls	r2, r2, #4
 8001428:	b2d2      	uxtb	r2, r2
 800142a:	440b      	add	r3, r1
 800142c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001430:	e00a      	b.n	8001448 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	b2da      	uxtb	r2, r3
 8001436:	4908      	ldr	r1, [pc, #32]	@ (8001458 <__NVIC_SetPriority+0x50>)
 8001438:	79fb      	ldrb	r3, [r7, #7]
 800143a:	f003 030f 	and.w	r3, r3, #15
 800143e:	3b04      	subs	r3, #4
 8001440:	0112      	lsls	r2, r2, #4
 8001442:	b2d2      	uxtb	r2, r2
 8001444:	440b      	add	r3, r1
 8001446:	761a      	strb	r2, [r3, #24]
}
 8001448:	bf00      	nop
 800144a:	370c      	adds	r7, #12
 800144c:	46bd      	mov	sp, r7
 800144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001452:	4770      	bx	lr
 8001454:	e000e100 	.word	0xe000e100
 8001458:	e000ed00 	.word	0xe000ed00

0800145c <NVIC_EncodePriority>:
{
 800145c:	b480      	push	{r7}
 800145e:	b089      	sub	sp, #36	@ 0x24
 8001460:	af00      	add	r7, sp, #0
 8001462:	60f8      	str	r0, [r7, #12]
 8001464:	60b9      	str	r1, [r7, #8]
 8001466:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	f003 0307 	and.w	r3, r3, #7
 800146e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001470:	69fb      	ldr	r3, [r7, #28]
 8001472:	f1c3 0307 	rsb	r3, r3, #7
 8001476:	2b04      	cmp	r3, #4
 8001478:	bf28      	it	cs
 800147a:	2304      	movcs	r3, #4
 800147c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800147e:	69fb      	ldr	r3, [r7, #28]
 8001480:	3304      	adds	r3, #4
 8001482:	2b06      	cmp	r3, #6
 8001484:	d902      	bls.n	800148c <NVIC_EncodePriority+0x30>
 8001486:	69fb      	ldr	r3, [r7, #28]
 8001488:	3b03      	subs	r3, #3
 800148a:	e000      	b.n	800148e <NVIC_EncodePriority+0x32>
 800148c:	2300      	movs	r3, #0
 800148e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001490:	f04f 32ff 	mov.w	r2, #4294967295
 8001494:	69bb      	ldr	r3, [r7, #24]
 8001496:	fa02 f303 	lsl.w	r3, r2, r3
 800149a:	43da      	mvns	r2, r3
 800149c:	68bb      	ldr	r3, [r7, #8]
 800149e:	401a      	ands	r2, r3
 80014a0:	697b      	ldr	r3, [r7, #20]
 80014a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014a4:	f04f 31ff 	mov.w	r1, #4294967295
 80014a8:	697b      	ldr	r3, [r7, #20]
 80014aa:	fa01 f303 	lsl.w	r3, r1, r3
 80014ae:	43d9      	mvns	r1, r3
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014b4:	4313      	orrs	r3, r2
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	3724      	adds	r7, #36	@ 0x24
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr
	...

080014c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	3b01      	subs	r3, #1
 80014d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80014d4:	d301      	bcc.n	80014da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80014d6:	2301      	movs	r3, #1
 80014d8:	e00f      	b.n	80014fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014da:	4a0a      	ldr	r2, [pc, #40]	@ (8001504 <SysTick_Config+0x40>)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	3b01      	subs	r3, #1
 80014e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014e2:	210f      	movs	r1, #15
 80014e4:	f04f 30ff 	mov.w	r0, #4294967295
 80014e8:	f7ff ff8e 	bl	8001408 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014ec:	4b05      	ldr	r3, [pc, #20]	@ (8001504 <SysTick_Config+0x40>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014f2:	4b04      	ldr	r3, [pc, #16]	@ (8001504 <SysTick_Config+0x40>)
 80014f4:	2207      	movs	r2, #7
 80014f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014f8:	2300      	movs	r3, #0
}
 80014fa:	4618      	mov	r0, r3
 80014fc:	3708      	adds	r7, #8
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	e000e010 	.word	0xe000e010

08001508 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b082      	sub	sp, #8
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001510:	6878      	ldr	r0, [r7, #4]
 8001512:	f7ff ff29 	bl	8001368 <__NVIC_SetPriorityGrouping>
}
 8001516:	bf00      	nop
 8001518:	3708      	adds	r7, #8
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}

0800151e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800151e:	b580      	push	{r7, lr}
 8001520:	b086      	sub	sp, #24
 8001522:	af00      	add	r7, sp, #0
 8001524:	4603      	mov	r3, r0
 8001526:	60b9      	str	r1, [r7, #8]
 8001528:	607a      	str	r2, [r7, #4]
 800152a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800152c:	2300      	movs	r3, #0
 800152e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001530:	f7ff ff3e 	bl	80013b0 <__NVIC_GetPriorityGrouping>
 8001534:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001536:	687a      	ldr	r2, [r7, #4]
 8001538:	68b9      	ldr	r1, [r7, #8]
 800153a:	6978      	ldr	r0, [r7, #20]
 800153c:	f7ff ff8e 	bl	800145c <NVIC_EncodePriority>
 8001540:	4602      	mov	r2, r0
 8001542:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001546:	4611      	mov	r1, r2
 8001548:	4618      	mov	r0, r3
 800154a:	f7ff ff5d 	bl	8001408 <__NVIC_SetPriority>
}
 800154e:	bf00      	nop
 8001550:	3718      	adds	r7, #24
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}

08001556 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001556:	b580      	push	{r7, lr}
 8001558:	b082      	sub	sp, #8
 800155a:	af00      	add	r7, sp, #0
 800155c:	4603      	mov	r3, r0
 800155e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001560:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001564:	4618      	mov	r0, r3
 8001566:	f7ff ff31 	bl	80013cc <__NVIC_EnableIRQ>
}
 800156a:	bf00      	nop
 800156c:	3708      	adds	r7, #8
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}

08001572 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001572:	b580      	push	{r7, lr}
 8001574:	b082      	sub	sp, #8
 8001576:	af00      	add	r7, sp, #0
 8001578:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800157a:	6878      	ldr	r0, [r7, #4]
 800157c:	f7ff ffa2 	bl	80014c4 <SysTick_Config>
 8001580:	4603      	mov	r3, r0
}
 8001582:	4618      	mov	r0, r3
 8001584:	3708      	adds	r7, #8
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
	...

0800158c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 800158c:	b480      	push	{r7}
 800158e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001590:	f3bf 8f5f 	dmb	sy
}
 8001594:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001596:	4b07      	ldr	r3, [pc, #28]	@ (80015b4 <HAL_MPU_Disable+0x28>)
 8001598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800159a:	4a06      	ldr	r2, [pc, #24]	@ (80015b4 <HAL_MPU_Disable+0x28>)
 800159c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80015a0:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80015a2:	4b05      	ldr	r3, [pc, #20]	@ (80015b8 <HAL_MPU_Disable+0x2c>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	605a      	str	r2, [r3, #4]
}
 80015a8:	bf00      	nop
 80015aa:	46bd      	mov	sp, r7
 80015ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b0:	4770      	bx	lr
 80015b2:	bf00      	nop
 80015b4:	e000ed00 	.word	0xe000ed00
 80015b8:	e000ed90 	.word	0xe000ed90

080015bc <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80015bc:	b480      	push	{r7}
 80015be:	b083      	sub	sp, #12
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80015c4:	4a0b      	ldr	r2, [pc, #44]	@ (80015f4 <HAL_MPU_Enable+0x38>)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	f043 0301 	orr.w	r3, r3, #1
 80015cc:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80015ce:	4b0a      	ldr	r3, [pc, #40]	@ (80015f8 <HAL_MPU_Enable+0x3c>)
 80015d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015d2:	4a09      	ldr	r2, [pc, #36]	@ (80015f8 <HAL_MPU_Enable+0x3c>)
 80015d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80015d8:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80015da:	f3bf 8f4f 	dsb	sy
}
 80015de:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80015e0:	f3bf 8f6f 	isb	sy
}
 80015e4:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80015e6:	bf00      	nop
 80015e8:	370c      	adds	r7, #12
 80015ea:	46bd      	mov	sp, r7
 80015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f0:	4770      	bx	lr
 80015f2:	bf00      	nop
 80015f4:	e000ed90 	.word	0xe000ed90
 80015f8:	e000ed00 	.word	0xe000ed00

080015fc <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 80015fc:	b480      	push	{r7}
 80015fe:	b083      	sub	sp, #12
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	785a      	ldrb	r2, [r3, #1]
 8001608:	4b1b      	ldr	r3, [pc, #108]	@ (8001678 <HAL_MPU_ConfigRegion+0x7c>)
 800160a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 800160c:	4b1a      	ldr	r3, [pc, #104]	@ (8001678 <HAL_MPU_ConfigRegion+0x7c>)
 800160e:	691b      	ldr	r3, [r3, #16]
 8001610:	4a19      	ldr	r2, [pc, #100]	@ (8001678 <HAL_MPU_ConfigRegion+0x7c>)
 8001612:	f023 0301 	bic.w	r3, r3, #1
 8001616:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001618:	4a17      	ldr	r2, [pc, #92]	@ (8001678 <HAL_MPU_ConfigRegion+0x7c>)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	7b1b      	ldrb	r3, [r3, #12]
 8001624:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	7adb      	ldrb	r3, [r3, #11]
 800162a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800162c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	7a9b      	ldrb	r3, [r3, #10]
 8001632:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001634:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	7b5b      	ldrb	r3, [r3, #13]
 800163a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800163c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	7b9b      	ldrb	r3, [r3, #14]
 8001642:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001644:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	7bdb      	ldrb	r3, [r3, #15]
 800164a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800164c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	7a5b      	ldrb	r3, [r3, #9]
 8001652:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001654:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	7a1b      	ldrb	r3, [r3, #8]
 800165a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800165c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800165e:	687a      	ldr	r2, [r7, #4]
 8001660:	7812      	ldrb	r2, [r2, #0]
 8001662:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001664:	4a04      	ldr	r2, [pc, #16]	@ (8001678 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001666:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001668:	6113      	str	r3, [r2, #16]
}
 800166a:	bf00      	nop
 800166c:	370c      	adds	r7, #12
 800166e:	46bd      	mov	sp, r7
 8001670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001674:	4770      	bx	lr
 8001676:	bf00      	nop
 8001678:	e000ed90 	.word	0xe000ed90

0800167c <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b086      	sub	sp, #24
 8001680:	af00      	add	r7, sp, #0
 8001682:	60f8      	str	r0, [r7, #12]
 8001684:	60b9      	str	r1, [r7, #8]
 8001686:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800168a:	4b27      	ldr	r3, [pc, #156]	@ (8001728 <HAL_FLASH_Program+0xac>)
 800168c:	7d1b      	ldrb	r3, [r3, #20]
 800168e:	2b01      	cmp	r3, #1
 8001690:	d101      	bne.n	8001696 <HAL_FLASH_Program+0x1a>
 8001692:	2302      	movs	r3, #2
 8001694:	e043      	b.n	800171e <HAL_FLASH_Program+0xa2>
 8001696:	4b24      	ldr	r3, [pc, #144]	@ (8001728 <HAL_FLASH_Program+0xac>)
 8001698:	2201      	movs	r2, #1
 800169a:	751a      	strb	r2, [r3, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800169c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80016a0:	f000 f878 	bl	8001794 <FLASH_WaitForLastOperation>
 80016a4:	4603      	mov	r3, r0
 80016a6:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 80016a8:	7dfb      	ldrb	r3, [r7, #23]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d133      	bne.n	8001716 <HAL_FLASH_Program+0x9a>
  {
    switch(TypeProgram)
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	2b03      	cmp	r3, #3
 80016b2:	d823      	bhi.n	80016fc <HAL_FLASH_Program+0x80>
 80016b4:	a201      	add	r2, pc, #4	@ (adr r2, 80016bc <HAL_FLASH_Program+0x40>)
 80016b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016ba:	bf00      	nop
 80016bc:	080016cd 	.word	0x080016cd
 80016c0:	080016d9 	.word	0x080016d9
 80016c4:	080016e5 	.word	0x080016e5
 80016c8:	080016f1 	.word	0x080016f1
    {
      case FLASH_TYPEPROGRAM_BYTE :
      {
        /*Program byte (8-bit) at a specified address.*/
        FLASH_Program_Byte(Address, (uint8_t) Data);
 80016cc:	783b      	ldrb	r3, [r7, #0]
 80016ce:	4619      	mov	r1, r3
 80016d0:	68b8      	ldr	r0, [r7, #8]
 80016d2:	f000 f921 	bl	8001918 <FLASH_Program_Byte>
        break;
 80016d6:	e012      	b.n	80016fe <HAL_FLASH_Program+0x82>
      }
      
      case FLASH_TYPEPROGRAM_HALFWORD :
      {
        /*Program halfword (16-bit) at a specified address.*/
        FLASH_Program_HalfWord(Address, (uint16_t) Data);
 80016d8:	883b      	ldrh	r3, [r7, #0]
 80016da:	4619      	mov	r1, r3
 80016dc:	68b8      	ldr	r0, [r7, #8]
 80016de:	f000 f8f5 	bl	80018cc <FLASH_Program_HalfWord>
        break;
 80016e2:	e00c      	b.n	80016fe <HAL_FLASH_Program+0x82>
      }
      
      case FLASH_TYPEPROGRAM_WORD :
      {
        /*Program word (32-bit) at a specified address.*/
        FLASH_Program_Word(Address, (uint32_t) Data);
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	4619      	mov	r1, r3
 80016e8:	68b8      	ldr	r0, [r7, #8]
 80016ea:	f000 f8c9 	bl	8001880 <FLASH_Program_Word>
        break;
 80016ee:	e006      	b.n	80016fe <HAL_FLASH_Program+0x82>
      }
      
      case FLASH_TYPEPROGRAM_DOUBLEWORD :
      {
        /*Program double word (64-bit) at a specified address.*/
        FLASH_Program_DoubleWord(Address, Data);
 80016f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80016f4:	68b8      	ldr	r0, [r7, #8]
 80016f6:	f000 f88d 	bl	8001814 <FLASH_Program_DoubleWord>
        break;
 80016fa:	e000      	b.n	80016fe <HAL_FLASH_Program+0x82>
      }
      default :
        break;
 80016fc:	bf00      	nop
    }
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80016fe:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001702:	f000 f847 	bl	8001794 <FLASH_WaitForLastOperation>
 8001706:	4603      	mov	r3, r0
 8001708:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 800170a:	4b08      	ldr	r3, [pc, #32]	@ (800172c <HAL_FLASH_Program+0xb0>)
 800170c:	691b      	ldr	r3, [r3, #16]
 800170e:	4a07      	ldr	r2, [pc, #28]	@ (800172c <HAL_FLASH_Program+0xb0>)
 8001710:	f023 0301 	bic.w	r3, r3, #1
 8001714:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001716:	4b04      	ldr	r3, [pc, #16]	@ (8001728 <HAL_FLASH_Program+0xac>)
 8001718:	2200      	movs	r2, #0
 800171a:	751a      	strb	r2, [r3, #20]

  return status;
 800171c:	7dfb      	ldrb	r3, [r7, #23]
}
 800171e:	4618      	mov	r0, r3
 8001720:	3718      	adds	r7, #24
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	200000e0 	.word	0x200000e0
 800172c:	40023c00 	.word	0x40023c00

08001730 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001730:	b480      	push	{r7}
 8001732:	b083      	sub	sp, #12
 8001734:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001736:	2300      	movs	r3, #0
 8001738:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800173a:	4b0b      	ldr	r3, [pc, #44]	@ (8001768 <HAL_FLASH_Unlock+0x38>)
 800173c:	691b      	ldr	r3, [r3, #16]
 800173e:	2b00      	cmp	r3, #0
 8001740:	da0b      	bge.n	800175a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001742:	4b09      	ldr	r3, [pc, #36]	@ (8001768 <HAL_FLASH_Unlock+0x38>)
 8001744:	4a09      	ldr	r2, [pc, #36]	@ (800176c <HAL_FLASH_Unlock+0x3c>)
 8001746:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001748:	4b07      	ldr	r3, [pc, #28]	@ (8001768 <HAL_FLASH_Unlock+0x38>)
 800174a:	4a09      	ldr	r2, [pc, #36]	@ (8001770 <HAL_FLASH_Unlock+0x40>)
 800174c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800174e:	4b06      	ldr	r3, [pc, #24]	@ (8001768 <HAL_FLASH_Unlock+0x38>)
 8001750:	691b      	ldr	r3, [r3, #16]
 8001752:	2b00      	cmp	r3, #0
 8001754:	da01      	bge.n	800175a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8001756:	2301      	movs	r3, #1
 8001758:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800175a:	79fb      	ldrb	r3, [r7, #7]
}
 800175c:	4618      	mov	r0, r3
 800175e:	370c      	adds	r7, #12
 8001760:	46bd      	mov	sp, r7
 8001762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001766:	4770      	bx	lr
 8001768:	40023c00 	.word	0x40023c00
 800176c:	45670123 	.word	0x45670123
 8001770:	cdef89ab 	.word	0xcdef89ab

08001774 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8001778:	4b05      	ldr	r3, [pc, #20]	@ (8001790 <HAL_FLASH_Lock+0x1c>)
 800177a:	691b      	ldr	r3, [r3, #16]
 800177c:	4a04      	ldr	r2, [pc, #16]	@ (8001790 <HAL_FLASH_Lock+0x1c>)
 800177e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001782:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8001784:	2300      	movs	r3, #0
}
 8001786:	4618      	mov	r0, r3
 8001788:	46bd      	mov	sp, r7
 800178a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178e:	4770      	bx	lr
 8001790:	40023c00 	.word	0x40023c00

08001794 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8001794:	b580      	push	{r7, lr}
 8001796:	b084      	sub	sp, #16
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800179c:	2300      	movs	r3, #0
 800179e:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80017a0:	4b1a      	ldr	r3, [pc, #104]	@ (800180c <FLASH_WaitForLastOperation+0x78>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	619a      	str	r2, [r3, #24]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 80017a6:	f7ff fdd3 	bl	8001350 <HAL_GetTick>
 80017aa:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80017ac:	e010      	b.n	80017d0 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017b4:	d00c      	beq.n	80017d0 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d007      	beq.n	80017cc <FLASH_WaitForLastOperation+0x38>
 80017bc:	f7ff fdc8 	bl	8001350 <HAL_GetTick>
 80017c0:	4602      	mov	r2, r0
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	1ad3      	subs	r3, r2, r3
 80017c6:	687a      	ldr	r2, [r7, #4]
 80017c8:	429a      	cmp	r2, r3
 80017ca:	d201      	bcs.n	80017d0 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 80017cc:	2303      	movs	r3, #3
 80017ce:	e019      	b.n	8001804 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80017d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001810 <FLASH_WaitForLastOperation+0x7c>)
 80017d2:	68db      	ldr	r3, [r3, #12]
 80017d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d1e8      	bne.n	80017ae <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ALL_ERRORS) != RESET)
 80017dc:	4b0c      	ldr	r3, [pc, #48]	@ (8001810 <FLASH_WaitForLastOperation+0x7c>)
 80017de:	68db      	ldr	r3, [r3, #12]
 80017e0:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d003      	beq.n	80017f0 <FLASH_WaitForLastOperation+0x5c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80017e8:	f000 f8ba 	bl	8001960 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80017ec:	2301      	movs	r3, #1
 80017ee:	e009      	b.n	8001804 <FLASH_WaitForLastOperation+0x70>
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80017f0:	4b07      	ldr	r3, [pc, #28]	@ (8001810 <FLASH_WaitForLastOperation+0x7c>)
 80017f2:	68db      	ldr	r3, [r3, #12]
 80017f4:	f003 0301 	and.w	r3, r3, #1
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d002      	beq.n	8001802 <FLASH_WaitForLastOperation+0x6e>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80017fc:	4b04      	ldr	r3, [pc, #16]	@ (8001810 <FLASH_WaitForLastOperation+0x7c>)
 80017fe:	2201      	movs	r2, #1
 8001800:	60da      	str	r2, [r3, #12]
  }

  /* If there is an error flag set */
  return HAL_OK;
 8001802:	2300      	movs	r3, #0
  
}  
 8001804:	4618      	mov	r0, r3
 8001806:	3710      	adds	r7, #16
 8001808:	46bd      	mov	sp, r7
 800180a:	bd80      	pop	{r7, pc}
 800180c:	200000e0 	.word	0x200000e0
 8001810:	40023c00 	.word	0x40023c00

08001814 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8001814:	b480      	push	{r7}
 8001816:	b085      	sub	sp, #20
 8001818:	af00      	add	r7, sp, #0
 800181a:	60f8      	str	r0, [r7, #12]
 800181c:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8001820:	4b16      	ldr	r3, [pc, #88]	@ (800187c <FLASH_Program_DoubleWord+0x68>)
 8001822:	691b      	ldr	r3, [r3, #16]
 8001824:	4a15      	ldr	r2, [pc, #84]	@ (800187c <FLASH_Program_DoubleWord+0x68>)
 8001826:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800182a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 800182c:	4b13      	ldr	r3, [pc, #76]	@ (800187c <FLASH_Program_DoubleWord+0x68>)
 800182e:	691b      	ldr	r3, [r3, #16]
 8001830:	4a12      	ldr	r2, [pc, #72]	@ (800187c <FLASH_Program_DoubleWord+0x68>)
 8001832:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8001836:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001838:	4b10      	ldr	r3, [pc, #64]	@ (800187c <FLASH_Program_DoubleWord+0x68>)
 800183a:	691b      	ldr	r3, [r3, #16]
 800183c:	4a0f      	ldr	r2, [pc, #60]	@ (800187c <FLASH_Program_DoubleWord+0x68>)
 800183e:	f043 0301 	orr.w	r3, r3, #1
 8001842:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	683a      	ldr	r2, [r7, #0]
 8001848:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 800184a:	f3bf 8f6f 	isb	sy
}
 800184e:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8001850:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001854:	f04f 0200 	mov.w	r2, #0
 8001858:	f04f 0300 	mov.w	r3, #0
 800185c:	000a      	movs	r2, r1
 800185e:	2300      	movs	r3, #0
 8001860:	68f9      	ldr	r1, [r7, #12]
 8001862:	3104      	adds	r1, #4
 8001864:	4613      	mov	r3, r2
 8001866:	600b      	str	r3, [r1, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001868:	f3bf 8f4f 	dsb	sy
}
 800186c:	bf00      	nop

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 800186e:	bf00      	nop
 8001870:	3714      	adds	r7, #20
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr
 800187a:	bf00      	nop
 800187c:	40023c00 	.word	0x40023c00

08001880 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8001880:	b480      	push	{r7}
 8001882:	b083      	sub	sp, #12
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
 8001888:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 800188a:	4b0f      	ldr	r3, [pc, #60]	@ (80018c8 <FLASH_Program_Word+0x48>)
 800188c:	691b      	ldr	r3, [r3, #16]
 800188e:	4a0e      	ldr	r2, [pc, #56]	@ (80018c8 <FLASH_Program_Word+0x48>)
 8001890:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001894:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8001896:	4b0c      	ldr	r3, [pc, #48]	@ (80018c8 <FLASH_Program_Word+0x48>)
 8001898:	691b      	ldr	r3, [r3, #16]
 800189a:	4a0b      	ldr	r2, [pc, #44]	@ (80018c8 <FLASH_Program_Word+0x48>)
 800189c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80018a0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80018a2:	4b09      	ldr	r3, [pc, #36]	@ (80018c8 <FLASH_Program_Word+0x48>)
 80018a4:	691b      	ldr	r3, [r3, #16]
 80018a6:	4a08      	ldr	r2, [pc, #32]	@ (80018c8 <FLASH_Program_Word+0x48>)
 80018a8:	f043 0301 	orr.w	r3, r3, #1
 80018ac:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	683a      	ldr	r2, [r7, #0]
 80018b2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80018b4:	f3bf 8f4f 	dsb	sy
}
 80018b8:	bf00      	nop
  
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 80018ba:	bf00      	nop
 80018bc:	370c      	adds	r7, #12
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr
 80018c6:	bf00      	nop
 80018c8:	40023c00 	.word	0x40023c00

080018cc <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80018cc:	b480      	push	{r7}
 80018ce:	b083      	sub	sp, #12
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
 80018d4:	460b      	mov	r3, r1
 80018d6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 80018d8:	4b0e      	ldr	r3, [pc, #56]	@ (8001914 <FLASH_Program_HalfWord+0x48>)
 80018da:	691b      	ldr	r3, [r3, #16]
 80018dc:	4a0d      	ldr	r2, [pc, #52]	@ (8001914 <FLASH_Program_HalfWord+0x48>)
 80018de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80018e2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80018e4:	4b0b      	ldr	r3, [pc, #44]	@ (8001914 <FLASH_Program_HalfWord+0x48>)
 80018e6:	691b      	ldr	r3, [r3, #16]
 80018e8:	4a0a      	ldr	r2, [pc, #40]	@ (8001914 <FLASH_Program_HalfWord+0x48>)
 80018ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018ee:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80018f0:	4b08      	ldr	r3, [pc, #32]	@ (8001914 <FLASH_Program_HalfWord+0x48>)
 80018f2:	691b      	ldr	r3, [r3, #16]
 80018f4:	4a07      	ldr	r2, [pc, #28]	@ (8001914 <FLASH_Program_HalfWord+0x48>)
 80018f6:	f043 0301 	orr.w	r3, r3, #1
 80018fa:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	887a      	ldrh	r2, [r7, #2]
 8001900:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001902:	f3bf 8f4f 	dsb	sy
}
 8001906:	bf00      	nop

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
  
}
 8001908:	bf00      	nop
 800190a:	370c      	adds	r7, #12
 800190c:	46bd      	mov	sp, r7
 800190e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001912:	4770      	bx	lr
 8001914:	40023c00 	.word	0x40023c00

08001918 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8001918:	b480      	push	{r7}
 800191a:	b083      	sub	sp, #12
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
 8001920:	460b      	mov	r3, r1
 8001922:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8001924:	4b0d      	ldr	r3, [pc, #52]	@ (800195c <FLASH_Program_Byte+0x44>)
 8001926:	691b      	ldr	r3, [r3, #16]
 8001928:	4a0c      	ldr	r2, [pc, #48]	@ (800195c <FLASH_Program_Byte+0x44>)
 800192a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800192e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8001930:	4b0a      	ldr	r3, [pc, #40]	@ (800195c <FLASH_Program_Byte+0x44>)
 8001932:	4a0a      	ldr	r2, [pc, #40]	@ (800195c <FLASH_Program_Byte+0x44>)
 8001934:	691b      	ldr	r3, [r3, #16]
 8001936:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001938:	4b08      	ldr	r3, [pc, #32]	@ (800195c <FLASH_Program_Byte+0x44>)
 800193a:	691b      	ldr	r3, [r3, #16]
 800193c:	4a07      	ldr	r2, [pc, #28]	@ (800195c <FLASH_Program_Byte+0x44>)
 800193e:	f043 0301 	orr.w	r3, r3, #1
 8001942:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	78fa      	ldrb	r2, [r7, #3]
 8001948:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800194a:	f3bf 8f4f 	dsb	sy
}
 800194e:	bf00      	nop

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8001950:	bf00      	nop
 8001952:	370c      	adds	r7, #12
 8001954:	46bd      	mov	sp, r7
 8001956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195a:	4770      	bx	lr
 800195c:	40023c00 	.word	0x40023c00

08001960 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8001960:	b480      	push	{r7}
 8001962:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8001964:	4b21      	ldr	r3, [pc, #132]	@ (80019ec <FLASH_SetErrorCode+0x8c>)
 8001966:	68db      	ldr	r3, [r3, #12]
 8001968:	f003 0302 	and.w	r3, r3, #2
 800196c:	2b00      	cmp	r3, #0
 800196e:	d005      	beq.n	800197c <FLASH_SetErrorCode+0x1c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8001970:	4b1f      	ldr	r3, [pc, #124]	@ (80019f0 <FLASH_SetErrorCode+0x90>)
 8001972:	699b      	ldr	r3, [r3, #24]
 8001974:	f043 0320 	orr.w	r3, r3, #32
 8001978:	4a1d      	ldr	r2, [pc, #116]	@ (80019f0 <FLASH_SetErrorCode+0x90>)
 800197a:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 800197c:	4b1b      	ldr	r3, [pc, #108]	@ (80019ec <FLASH_SetErrorCode+0x8c>)
 800197e:	68db      	ldr	r3, [r3, #12]
 8001980:	f003 0310 	and.w	r3, r3, #16
 8001984:	2b00      	cmp	r3, #0
 8001986:	d005      	beq.n	8001994 <FLASH_SetErrorCode+0x34>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001988:	4b19      	ldr	r3, [pc, #100]	@ (80019f0 <FLASH_SetErrorCode+0x90>)
 800198a:	699b      	ldr	r3, [r3, #24]
 800198c:	f043 0310 	orr.w	r3, r3, #16
 8001990:	4a17      	ldr	r2, [pc, #92]	@ (80019f0 <FLASH_SetErrorCode+0x90>)
 8001992:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8001994:	4b15      	ldr	r3, [pc, #84]	@ (80019ec <FLASH_SetErrorCode+0x8c>)
 8001996:	68db      	ldr	r3, [r3, #12]
 8001998:	f003 0320 	and.w	r3, r3, #32
 800199c:	2b00      	cmp	r3, #0
 800199e:	d005      	beq.n	80019ac <FLASH_SetErrorCode+0x4c>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80019a0:	4b13      	ldr	r3, [pc, #76]	@ (80019f0 <FLASH_SetErrorCode+0x90>)
 80019a2:	699b      	ldr	r3, [r3, #24]
 80019a4:	f043 0308 	orr.w	r3, r3, #8
 80019a8:	4a11      	ldr	r2, [pc, #68]	@ (80019f0 <FLASH_SetErrorCode+0x90>)
 80019aa:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 80019ac:	4b0f      	ldr	r3, [pc, #60]	@ (80019ec <FLASH_SetErrorCode+0x8c>)
 80019ae:	68db      	ldr	r3, [r3, #12]
 80019b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d005      	beq.n	80019c4 <FLASH_SetErrorCode+0x64>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 80019b8:	4b0d      	ldr	r3, [pc, #52]	@ (80019f0 <FLASH_SetErrorCode+0x90>)
 80019ba:	699b      	ldr	r3, [r3, #24]
 80019bc:	f043 0304 	orr.w	r3, r3, #4
 80019c0:	4a0b      	ldr	r2, [pc, #44]	@ (80019f0 <FLASH_SetErrorCode+0x90>)
 80019c2:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ERSERR) != RESET)
 80019c4:	4b09      	ldr	r3, [pc, #36]	@ (80019ec <FLASH_SetErrorCode+0x8c>)
 80019c6:	68db      	ldr	r3, [r3, #12]
 80019c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d005      	beq.n	80019dc <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_ERS;
 80019d0:	4b07      	ldr	r3, [pc, #28]	@ (80019f0 <FLASH_SetErrorCode+0x90>)
 80019d2:	699b      	ldr	r3, [r3, #24]
 80019d4:	f043 0302 	orr.w	r3, r3, #2
 80019d8:	4a05      	ldr	r2, [pc, #20]	@ (80019f0 <FLASH_SetErrorCode+0x90>)
 80019da:	6193      	str	r3, [r2, #24]
   pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
  }  
#endif /* FLASH_OPTCR2_PCROP */
  
  /* Clear error programming flags */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 80019dc:	4b03      	ldr	r3, [pc, #12]	@ (80019ec <FLASH_SetErrorCode+0x8c>)
 80019de:	22f2      	movs	r2, #242	@ 0xf2
 80019e0:	60da      	str	r2, [r3, #12]
}
 80019e2:	bf00      	nop
 80019e4:	46bd      	mov	sp, r7
 80019e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ea:	4770      	bx	lr
 80019ec:	40023c00 	.word	0x40023c00
 80019f0:	200000e0 	.word	0x200000e0

080019f4 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b084      	sub	sp, #16
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
 80019fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0;
 80019fe:	2300      	movs	r3, #0
 8001a00:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001a02:	4b2f      	ldr	r3, [pc, #188]	@ (8001ac0 <HAL_FLASHEx_Erase+0xcc>)
 8001a04:	7d1b      	ldrb	r3, [r3, #20]
 8001a06:	2b01      	cmp	r3, #1
 8001a08:	d101      	bne.n	8001a0e <HAL_FLASHEx_Erase+0x1a>
 8001a0a:	2302      	movs	r3, #2
 8001a0c:	e053      	b.n	8001ab6 <HAL_FLASHEx_Erase+0xc2>
 8001a0e:	4b2c      	ldr	r3, [pc, #176]	@ (8001ac0 <HAL_FLASHEx_Erase+0xcc>)
 8001a10:	2201      	movs	r2, #1
 8001a12:	751a      	strb	r2, [r3, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001a14:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001a18:	f7ff febc 	bl	8001794 <FLASH_WaitForLastOperation>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8001a20:	7bfb      	ldrb	r3, [r7, #15]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d143      	bne.n	8001aae <HAL_FLASHEx_Erase+0xba>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	f04f 32ff 	mov.w	r2, #4294967295
 8001a2c:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	2b01      	cmp	r3, #1
 8001a34:	d112      	bne.n	8001a5c <HAL_FLASHEx_Erase+0x68>
    {
      /*Mass erase to be done*/
#if defined (FLASH_OPTCR_nDBANK)      
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
#else
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange);      
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	68db      	ldr	r3, [r3, #12]
 8001a3a:	b2db      	uxtb	r3, r3
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f000 f843 	bl	8001ac8 <FLASH_MassErase>
#endif /* FLASH_OPTCR_nDBANK */
                      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001a42:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001a46:	f7ff fea5 	bl	8001794 <FLASH_WaitForLastOperation>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8001a4e:	4b1d      	ldr	r3, [pc, #116]	@ (8001ac4 <HAL_FLASHEx_Erase+0xd0>)
 8001a50:	691b      	ldr	r3, [r3, #16]
 8001a52:	4a1c      	ldr	r2, [pc, #112]	@ (8001ac4 <HAL_FLASHEx_Erase+0xd0>)
 8001a54:	f023 0304 	bic.w	r3, r3, #4
 8001a58:	6113      	str	r3, [r2, #16]
 8001a5a:	e028      	b.n	8001aae <HAL_FLASHEx_Erase+0xba>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	685b      	ldr	r3, [r3, #4]
 8001a60:	60bb      	str	r3, [r7, #8]
 8001a62:	e01c      	b.n	8001a9e <HAL_FLASHEx_Erase+0xaa>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	68db      	ldr	r3, [r3, #12]
 8001a68:	b2db      	uxtb	r3, r3
 8001a6a:	4619      	mov	r1, r3
 8001a6c:	68b8      	ldr	r0, [r7, #8]
 8001a6e:	f000 f851 	bl	8001b14 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001a72:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001a76:	f7ff fe8d 	bl	8001794 <FLASH_WaitForLastOperation>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER Bit and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB)); 
 8001a7e:	4b11      	ldr	r3, [pc, #68]	@ (8001ac4 <HAL_FLASHEx_Erase+0xd0>)
 8001a80:	691b      	ldr	r3, [r3, #16]
 8001a82:	4a10      	ldr	r2, [pc, #64]	@ (8001ac4 <HAL_FLASHEx_Erase+0xd0>)
 8001a84:	f023 037a 	bic.w	r3, r3, #122	@ 0x7a
 8001a88:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8001a8a:	7bfb      	ldrb	r3, [r7, #15]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d003      	beq.n	8001a98 <HAL_FLASHEx_Erase+0xa4>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	68ba      	ldr	r2, [r7, #8]
 8001a94:	601a      	str	r2, [r3, #0]
          break;
 8001a96:	e00a      	b.n	8001aae <HAL_FLASHEx_Erase+0xba>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8001a98:	68bb      	ldr	r3, [r7, #8]
 8001a9a:	3301      	adds	r3, #1
 8001a9c:	60bb      	str	r3, [r7, #8]
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	689a      	ldr	r2, [r3, #8]
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	4413      	add	r3, r2
 8001aa8:	68ba      	ldr	r2, [r7, #8]
 8001aaa:	429a      	cmp	r2, r3
 8001aac:	d3da      	bcc.n	8001a64 <HAL_FLASHEx_Erase+0x70>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001aae:	4b04      	ldr	r3, [pc, #16]	@ (8001ac0 <HAL_FLASHEx_Erase+0xcc>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	751a      	strb	r2, [r3, #20]

  return status;
 8001ab4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	3710      	adds	r7, #16
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	200000e0 	.word	0x200000e0
 8001ac4:	40023c00 	.word	0x40023c00

08001ac8 <FLASH_MassErase>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval HAL Status
  */
static void FLASH_MassErase(uint8_t VoltageRange)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	b083      	sub	sp, #12
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	4603      	mov	r3, r0
 8001ad0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  /* if the previous operation is completed, proceed to erase all sectors */
  FLASH->CR &= CR_PSIZE_MASK;
 8001ad2:	4b0f      	ldr	r3, [pc, #60]	@ (8001b10 <FLASH_MassErase+0x48>)
 8001ad4:	691b      	ldr	r3, [r3, #16]
 8001ad6:	4a0e      	ldr	r2, [pc, #56]	@ (8001b10 <FLASH_MassErase+0x48>)
 8001ad8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001adc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8001ade:	4b0c      	ldr	r3, [pc, #48]	@ (8001b10 <FLASH_MassErase+0x48>)
 8001ae0:	691b      	ldr	r3, [r3, #16]
 8001ae2:	4a0b      	ldr	r2, [pc, #44]	@ (8001b10 <FLASH_MassErase+0x48>)
 8001ae4:	f043 0304 	orr.w	r3, r3, #4
 8001ae8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8);
 8001aea:	4b09      	ldr	r3, [pc, #36]	@ (8001b10 <FLASH_MassErase+0x48>)
 8001aec:	691a      	ldr	r2, [r3, #16]
 8001aee:	79fb      	ldrb	r3, [r7, #7]
 8001af0:	021b      	lsls	r3, r3, #8
 8001af2:	4313      	orrs	r3, r2
 8001af4:	4a06      	ldr	r2, [pc, #24]	@ (8001b10 <FLASH_MassErase+0x48>)
 8001af6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001afa:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8001afc:	f3bf 8f4f 	dsb	sy
}
 8001b00:	bf00      	nop
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8001b02:	bf00      	nop
 8001b04:	370c      	adds	r7, #12
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr
 8001b0e:	bf00      	nop
 8001b10:	40023c00 	.word	0x40023c00

08001b14 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b085      	sub	sp, #20
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
 8001b1c:	460b      	mov	r3, r1
 8001b1e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0;
 8001b20:	2300      	movs	r3, #0
 8001b22:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8001b24:	78fb      	ldrb	r3, [r7, #3]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d102      	bne.n	8001b30 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	60fb      	str	r3, [r7, #12]
 8001b2e:	e010      	b.n	8001b52 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8001b30:	78fb      	ldrb	r3, [r7, #3]
 8001b32:	2b01      	cmp	r3, #1
 8001b34:	d103      	bne.n	8001b3e <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8001b36:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001b3a:	60fb      	str	r3, [r7, #12]
 8001b3c:	e009      	b.n	8001b52 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8001b3e:	78fb      	ldrb	r3, [r7, #3]
 8001b40:	2b02      	cmp	r3, #2
 8001b42:	d103      	bne.n	8001b4c <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8001b44:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001b48:	60fb      	str	r3, [r7, #12]
 8001b4a:	e002      	b.n	8001b52 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8001b4c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001b50:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  FLASH->CR &= CR_PSIZE_MASK;
 8001b52:	4b15      	ldr	r3, [pc, #84]	@ (8001ba8 <FLASH_Erase_Sector+0x94>)
 8001b54:	691b      	ldr	r3, [r3, #16]
 8001b56:	4a14      	ldr	r2, [pc, #80]	@ (8001ba8 <FLASH_Erase_Sector+0x94>)
 8001b58:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001b5c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8001b5e:	4b12      	ldr	r3, [pc, #72]	@ (8001ba8 <FLASH_Erase_Sector+0x94>)
 8001b60:	691a      	ldr	r2, [r3, #16]
 8001b62:	4911      	ldr	r1, [pc, #68]	@ (8001ba8 <FLASH_Erase_Sector+0x94>)
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	4313      	orrs	r3, r2
 8001b68:	610b      	str	r3, [r1, #16]
  FLASH->CR &= SECTOR_MASK;
 8001b6a:	4b0f      	ldr	r3, [pc, #60]	@ (8001ba8 <FLASH_Erase_Sector+0x94>)
 8001b6c:	691b      	ldr	r3, [r3, #16]
 8001b6e:	4a0e      	ldr	r2, [pc, #56]	@ (8001ba8 <FLASH_Erase_Sector+0x94>)
 8001b70:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8001b74:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8001b76:	4b0c      	ldr	r3, [pc, #48]	@ (8001ba8 <FLASH_Erase_Sector+0x94>)
 8001b78:	691a      	ldr	r2, [r3, #16]
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	00db      	lsls	r3, r3, #3
 8001b7e:	4313      	orrs	r3, r2
 8001b80:	4a09      	ldr	r2, [pc, #36]	@ (8001ba8 <FLASH_Erase_Sector+0x94>)
 8001b82:	f043 0302 	orr.w	r3, r3, #2
 8001b86:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8001b88:	4b07      	ldr	r3, [pc, #28]	@ (8001ba8 <FLASH_Erase_Sector+0x94>)
 8001b8a:	691b      	ldr	r3, [r3, #16]
 8001b8c:	4a06      	ldr	r2, [pc, #24]	@ (8001ba8 <FLASH_Erase_Sector+0x94>)
 8001b8e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b92:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8001b94:	f3bf 8f4f 	dsb	sy
}
 8001b98:	bf00      	nop
  
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8001b9a:	bf00      	nop
 8001b9c:	3714      	adds	r7, #20
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr
 8001ba6:	bf00      	nop
 8001ba8:	40023c00 	.word	0x40023c00

08001bac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b089      	sub	sp, #36	@ 0x24
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
 8001bb4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	61fb      	str	r3, [r7, #28]
 8001bca:	e175      	b.n	8001eb8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001bcc:	2201      	movs	r2, #1
 8001bce:	69fb      	ldr	r3, [r7, #28]
 8001bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	697a      	ldr	r2, [r7, #20]
 8001bdc:	4013      	ands	r3, r2
 8001bde:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8001be0:	693a      	ldr	r2, [r7, #16]
 8001be2:	697b      	ldr	r3, [r7, #20]
 8001be4:	429a      	cmp	r2, r3
 8001be6:	f040 8164 	bne.w	8001eb2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	f003 0303 	and.w	r3, r3, #3
 8001bf2:	2b01      	cmp	r3, #1
 8001bf4:	d005      	beq.n	8001c02 <HAL_GPIO_Init+0x56>
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	f003 0303 	and.w	r3, r3, #3
 8001bfe:	2b02      	cmp	r3, #2
 8001c00:	d130      	bne.n	8001c64 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	689b      	ldr	r3, [r3, #8]
 8001c06:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001c08:	69fb      	ldr	r3, [r7, #28]
 8001c0a:	005b      	lsls	r3, r3, #1
 8001c0c:	2203      	movs	r2, #3
 8001c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c12:	43db      	mvns	r3, r3
 8001c14:	69ba      	ldr	r2, [r7, #24]
 8001c16:	4013      	ands	r3, r2
 8001c18:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	68da      	ldr	r2, [r3, #12]
 8001c1e:	69fb      	ldr	r3, [r7, #28]
 8001c20:	005b      	lsls	r3, r3, #1
 8001c22:	fa02 f303 	lsl.w	r3, r2, r3
 8001c26:	69ba      	ldr	r2, [r7, #24]
 8001c28:	4313      	orrs	r3, r2
 8001c2a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	69ba      	ldr	r2, [r7, #24]
 8001c30:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001c38:	2201      	movs	r2, #1
 8001c3a:	69fb      	ldr	r3, [r7, #28]
 8001c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c40:	43db      	mvns	r3, r3
 8001c42:	69ba      	ldr	r2, [r7, #24]
 8001c44:	4013      	ands	r3, r2
 8001c46:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	091b      	lsrs	r3, r3, #4
 8001c4e:	f003 0201 	and.w	r2, r3, #1
 8001c52:	69fb      	ldr	r3, [r7, #28]
 8001c54:	fa02 f303 	lsl.w	r3, r2, r3
 8001c58:	69ba      	ldr	r2, [r7, #24]
 8001c5a:	4313      	orrs	r3, r2
 8001c5c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	69ba      	ldr	r2, [r7, #24]
 8001c62:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	f003 0303 	and.w	r3, r3, #3
 8001c6c:	2b03      	cmp	r3, #3
 8001c6e:	d017      	beq.n	8001ca0 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	68db      	ldr	r3, [r3, #12]
 8001c74:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001c76:	69fb      	ldr	r3, [r7, #28]
 8001c78:	005b      	lsls	r3, r3, #1
 8001c7a:	2203      	movs	r2, #3
 8001c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c80:	43db      	mvns	r3, r3
 8001c82:	69ba      	ldr	r2, [r7, #24]
 8001c84:	4013      	ands	r3, r2
 8001c86:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	689a      	ldr	r2, [r3, #8]
 8001c8c:	69fb      	ldr	r3, [r7, #28]
 8001c8e:	005b      	lsls	r3, r3, #1
 8001c90:	fa02 f303 	lsl.w	r3, r2, r3
 8001c94:	69ba      	ldr	r2, [r7, #24]
 8001c96:	4313      	orrs	r3, r2
 8001c98:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	69ba      	ldr	r2, [r7, #24]
 8001c9e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	f003 0303 	and.w	r3, r3, #3
 8001ca8:	2b02      	cmp	r3, #2
 8001caa:	d123      	bne.n	8001cf4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001cac:	69fb      	ldr	r3, [r7, #28]
 8001cae:	08da      	lsrs	r2, r3, #3
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	3208      	adds	r2, #8
 8001cb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001cb8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001cba:	69fb      	ldr	r3, [r7, #28]
 8001cbc:	f003 0307 	and.w	r3, r3, #7
 8001cc0:	009b      	lsls	r3, r3, #2
 8001cc2:	220f      	movs	r2, #15
 8001cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc8:	43db      	mvns	r3, r3
 8001cca:	69ba      	ldr	r2, [r7, #24]
 8001ccc:	4013      	ands	r3, r2
 8001cce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	691a      	ldr	r2, [r3, #16]
 8001cd4:	69fb      	ldr	r3, [r7, #28]
 8001cd6:	f003 0307 	and.w	r3, r3, #7
 8001cda:	009b      	lsls	r3, r3, #2
 8001cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce0:	69ba      	ldr	r2, [r7, #24]
 8001ce2:	4313      	orrs	r3, r2
 8001ce4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001ce6:	69fb      	ldr	r3, [r7, #28]
 8001ce8:	08da      	lsrs	r2, r3, #3
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	3208      	adds	r2, #8
 8001cee:	69b9      	ldr	r1, [r7, #24]
 8001cf0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001cfa:	69fb      	ldr	r3, [r7, #28]
 8001cfc:	005b      	lsls	r3, r3, #1
 8001cfe:	2203      	movs	r2, #3
 8001d00:	fa02 f303 	lsl.w	r3, r2, r3
 8001d04:	43db      	mvns	r3, r3
 8001d06:	69ba      	ldr	r2, [r7, #24]
 8001d08:	4013      	ands	r3, r2
 8001d0a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	f003 0203 	and.w	r2, r3, #3
 8001d14:	69fb      	ldr	r3, [r7, #28]
 8001d16:	005b      	lsls	r3, r3, #1
 8001d18:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1c:	69ba      	ldr	r2, [r7, #24]
 8001d1e:	4313      	orrs	r3, r2
 8001d20:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	69ba      	ldr	r2, [r7, #24]
 8001d26:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	f000 80be 	beq.w	8001eb2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d36:	4b66      	ldr	r3, [pc, #408]	@ (8001ed0 <HAL_GPIO_Init+0x324>)
 8001d38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d3a:	4a65      	ldr	r2, [pc, #404]	@ (8001ed0 <HAL_GPIO_Init+0x324>)
 8001d3c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d40:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d42:	4b63      	ldr	r3, [pc, #396]	@ (8001ed0 <HAL_GPIO_Init+0x324>)
 8001d44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d46:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d4a:	60fb      	str	r3, [r7, #12]
 8001d4c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001d4e:	4a61      	ldr	r2, [pc, #388]	@ (8001ed4 <HAL_GPIO_Init+0x328>)
 8001d50:	69fb      	ldr	r3, [r7, #28]
 8001d52:	089b      	lsrs	r3, r3, #2
 8001d54:	3302      	adds	r3, #2
 8001d56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001d5c:	69fb      	ldr	r3, [r7, #28]
 8001d5e:	f003 0303 	and.w	r3, r3, #3
 8001d62:	009b      	lsls	r3, r3, #2
 8001d64:	220f      	movs	r2, #15
 8001d66:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6a:	43db      	mvns	r3, r3
 8001d6c:	69ba      	ldr	r2, [r7, #24]
 8001d6e:	4013      	ands	r3, r2
 8001d70:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	4a58      	ldr	r2, [pc, #352]	@ (8001ed8 <HAL_GPIO_Init+0x32c>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d037      	beq.n	8001dea <HAL_GPIO_Init+0x23e>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	4a57      	ldr	r2, [pc, #348]	@ (8001edc <HAL_GPIO_Init+0x330>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d031      	beq.n	8001de6 <HAL_GPIO_Init+0x23a>
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	4a56      	ldr	r2, [pc, #344]	@ (8001ee0 <HAL_GPIO_Init+0x334>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d02b      	beq.n	8001de2 <HAL_GPIO_Init+0x236>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	4a55      	ldr	r2, [pc, #340]	@ (8001ee4 <HAL_GPIO_Init+0x338>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d025      	beq.n	8001dde <HAL_GPIO_Init+0x232>
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	4a54      	ldr	r2, [pc, #336]	@ (8001ee8 <HAL_GPIO_Init+0x33c>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d01f      	beq.n	8001dda <HAL_GPIO_Init+0x22e>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	4a53      	ldr	r2, [pc, #332]	@ (8001eec <HAL_GPIO_Init+0x340>)
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d019      	beq.n	8001dd6 <HAL_GPIO_Init+0x22a>
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	4a52      	ldr	r2, [pc, #328]	@ (8001ef0 <HAL_GPIO_Init+0x344>)
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d013      	beq.n	8001dd2 <HAL_GPIO_Init+0x226>
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	4a51      	ldr	r2, [pc, #324]	@ (8001ef4 <HAL_GPIO_Init+0x348>)
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d00d      	beq.n	8001dce <HAL_GPIO_Init+0x222>
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	4a50      	ldr	r2, [pc, #320]	@ (8001ef8 <HAL_GPIO_Init+0x34c>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d007      	beq.n	8001dca <HAL_GPIO_Init+0x21e>
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	4a4f      	ldr	r2, [pc, #316]	@ (8001efc <HAL_GPIO_Init+0x350>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d101      	bne.n	8001dc6 <HAL_GPIO_Init+0x21a>
 8001dc2:	2309      	movs	r3, #9
 8001dc4:	e012      	b.n	8001dec <HAL_GPIO_Init+0x240>
 8001dc6:	230a      	movs	r3, #10
 8001dc8:	e010      	b.n	8001dec <HAL_GPIO_Init+0x240>
 8001dca:	2308      	movs	r3, #8
 8001dcc:	e00e      	b.n	8001dec <HAL_GPIO_Init+0x240>
 8001dce:	2307      	movs	r3, #7
 8001dd0:	e00c      	b.n	8001dec <HAL_GPIO_Init+0x240>
 8001dd2:	2306      	movs	r3, #6
 8001dd4:	e00a      	b.n	8001dec <HAL_GPIO_Init+0x240>
 8001dd6:	2305      	movs	r3, #5
 8001dd8:	e008      	b.n	8001dec <HAL_GPIO_Init+0x240>
 8001dda:	2304      	movs	r3, #4
 8001ddc:	e006      	b.n	8001dec <HAL_GPIO_Init+0x240>
 8001dde:	2303      	movs	r3, #3
 8001de0:	e004      	b.n	8001dec <HAL_GPIO_Init+0x240>
 8001de2:	2302      	movs	r3, #2
 8001de4:	e002      	b.n	8001dec <HAL_GPIO_Init+0x240>
 8001de6:	2301      	movs	r3, #1
 8001de8:	e000      	b.n	8001dec <HAL_GPIO_Init+0x240>
 8001dea:	2300      	movs	r3, #0
 8001dec:	69fa      	ldr	r2, [r7, #28]
 8001dee:	f002 0203 	and.w	r2, r2, #3
 8001df2:	0092      	lsls	r2, r2, #2
 8001df4:	4093      	lsls	r3, r2
 8001df6:	69ba      	ldr	r2, [r7, #24]
 8001df8:	4313      	orrs	r3, r2
 8001dfa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001dfc:	4935      	ldr	r1, [pc, #212]	@ (8001ed4 <HAL_GPIO_Init+0x328>)
 8001dfe:	69fb      	ldr	r3, [r7, #28]
 8001e00:	089b      	lsrs	r3, r3, #2
 8001e02:	3302      	adds	r3, #2
 8001e04:	69ba      	ldr	r2, [r7, #24]
 8001e06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001e0a:	4b3d      	ldr	r3, [pc, #244]	@ (8001f00 <HAL_GPIO_Init+0x354>)
 8001e0c:	689b      	ldr	r3, [r3, #8]
 8001e0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e10:	693b      	ldr	r3, [r7, #16]
 8001e12:	43db      	mvns	r3, r3
 8001e14:	69ba      	ldr	r2, [r7, #24]
 8001e16:	4013      	ands	r3, r2
 8001e18:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d003      	beq.n	8001e2e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001e26:	69ba      	ldr	r2, [r7, #24]
 8001e28:	693b      	ldr	r3, [r7, #16]
 8001e2a:	4313      	orrs	r3, r2
 8001e2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001e2e:	4a34      	ldr	r2, [pc, #208]	@ (8001f00 <HAL_GPIO_Init+0x354>)
 8001e30:	69bb      	ldr	r3, [r7, #24]
 8001e32:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001e34:	4b32      	ldr	r3, [pc, #200]	@ (8001f00 <HAL_GPIO_Init+0x354>)
 8001e36:	68db      	ldr	r3, [r3, #12]
 8001e38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e3a:	693b      	ldr	r3, [r7, #16]
 8001e3c:	43db      	mvns	r3, r3
 8001e3e:	69ba      	ldr	r2, [r7, #24]
 8001e40:	4013      	ands	r3, r2
 8001e42:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d003      	beq.n	8001e58 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001e50:	69ba      	ldr	r2, [r7, #24]
 8001e52:	693b      	ldr	r3, [r7, #16]
 8001e54:	4313      	orrs	r3, r2
 8001e56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001e58:	4a29      	ldr	r2, [pc, #164]	@ (8001f00 <HAL_GPIO_Init+0x354>)
 8001e5a:	69bb      	ldr	r3, [r7, #24]
 8001e5c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001e5e:	4b28      	ldr	r3, [pc, #160]	@ (8001f00 <HAL_GPIO_Init+0x354>)
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e64:	693b      	ldr	r3, [r7, #16]
 8001e66:	43db      	mvns	r3, r3
 8001e68:	69ba      	ldr	r2, [r7, #24]
 8001e6a:	4013      	ands	r3, r2
 8001e6c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d003      	beq.n	8001e82 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001e7a:	69ba      	ldr	r2, [r7, #24]
 8001e7c:	693b      	ldr	r3, [r7, #16]
 8001e7e:	4313      	orrs	r3, r2
 8001e80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001e82:	4a1f      	ldr	r2, [pc, #124]	@ (8001f00 <HAL_GPIO_Init+0x354>)
 8001e84:	69bb      	ldr	r3, [r7, #24]
 8001e86:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e88:	4b1d      	ldr	r3, [pc, #116]	@ (8001f00 <HAL_GPIO_Init+0x354>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e8e:	693b      	ldr	r3, [r7, #16]
 8001e90:	43db      	mvns	r3, r3
 8001e92:	69ba      	ldr	r2, [r7, #24]
 8001e94:	4013      	ands	r3, r2
 8001e96:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	685b      	ldr	r3, [r3, #4]
 8001e9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d003      	beq.n	8001eac <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001ea4:	69ba      	ldr	r2, [r7, #24]
 8001ea6:	693b      	ldr	r3, [r7, #16]
 8001ea8:	4313      	orrs	r3, r2
 8001eaa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001eac:	4a14      	ldr	r2, [pc, #80]	@ (8001f00 <HAL_GPIO_Init+0x354>)
 8001eae:	69bb      	ldr	r3, [r7, #24]
 8001eb0:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8001eb2:	69fb      	ldr	r3, [r7, #28]
 8001eb4:	3301      	adds	r3, #1
 8001eb6:	61fb      	str	r3, [r7, #28]
 8001eb8:	69fb      	ldr	r3, [r7, #28]
 8001eba:	2b0f      	cmp	r3, #15
 8001ebc:	f67f ae86 	bls.w	8001bcc <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001ec0:	bf00      	nop
 8001ec2:	bf00      	nop
 8001ec4:	3724      	adds	r7, #36	@ 0x24
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ecc:	4770      	bx	lr
 8001ece:	bf00      	nop
 8001ed0:	40023800 	.word	0x40023800
 8001ed4:	40013800 	.word	0x40013800
 8001ed8:	40020000 	.word	0x40020000
 8001edc:	40020400 	.word	0x40020400
 8001ee0:	40020800 	.word	0x40020800
 8001ee4:	40020c00 	.word	0x40020c00
 8001ee8:	40021000 	.word	0x40021000
 8001eec:	40021400 	.word	0x40021400
 8001ef0:	40021800 	.word	0x40021800
 8001ef4:	40021c00 	.word	0x40021c00
 8001ef8:	40022000 	.word	0x40022000
 8001efc:	40022400 	.word	0x40022400
 8001f00:	40013c00 	.word	0x40013c00

08001f04 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b082      	sub	sp, #8
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001f0e:	4b08      	ldr	r3, [pc, #32]	@ (8001f30 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001f10:	695a      	ldr	r2, [r3, #20]
 8001f12:	88fb      	ldrh	r3, [r7, #6]
 8001f14:	4013      	ands	r3, r2
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d006      	beq.n	8001f28 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001f1a:	4a05      	ldr	r2, [pc, #20]	@ (8001f30 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001f1c:	88fb      	ldrh	r3, [r7, #6]
 8001f1e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001f20:	88fb      	ldrh	r3, [r7, #6]
 8001f22:	4618      	mov	r0, r3
 8001f24:	f000 f806 	bl	8001f34 <HAL_GPIO_EXTI_Callback>
  }
}
 8001f28:	bf00      	nop
 8001f2a:	3708      	adds	r7, #8
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	40013c00 	.word	0x40013c00

08001f34 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b083      	sub	sp, #12
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001f3e:	bf00      	nop
 8001f40:	370c      	adds	r7, #12
 8001f42:	46bd      	mov	sp, r7
 8001f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f48:	4770      	bx	lr
	...

08001f4c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b086      	sub	sp, #24
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001f54:	2300      	movs	r3, #0
 8001f56:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d101      	bne.n	8001f62 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	e291      	b.n	8002486 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f003 0301 	and.w	r3, r3, #1
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	f000 8087 	beq.w	800207e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f70:	4b96      	ldr	r3, [pc, #600]	@ (80021cc <HAL_RCC_OscConfig+0x280>)
 8001f72:	689b      	ldr	r3, [r3, #8]
 8001f74:	f003 030c 	and.w	r3, r3, #12
 8001f78:	2b04      	cmp	r3, #4
 8001f7a:	d00c      	beq.n	8001f96 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f7c:	4b93      	ldr	r3, [pc, #588]	@ (80021cc <HAL_RCC_OscConfig+0x280>)
 8001f7e:	689b      	ldr	r3, [r3, #8]
 8001f80:	f003 030c 	and.w	r3, r3, #12
 8001f84:	2b08      	cmp	r3, #8
 8001f86:	d112      	bne.n	8001fae <HAL_RCC_OscConfig+0x62>
 8001f88:	4b90      	ldr	r3, [pc, #576]	@ (80021cc <HAL_RCC_OscConfig+0x280>)
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f90:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001f94:	d10b      	bne.n	8001fae <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f96:	4b8d      	ldr	r3, [pc, #564]	@ (80021cc <HAL_RCC_OscConfig+0x280>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d06c      	beq.n	800207c <HAL_RCC_OscConfig+0x130>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d168      	bne.n	800207c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001faa:	2301      	movs	r3, #1
 8001fac:	e26b      	b.n	8002486 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001fb6:	d106      	bne.n	8001fc6 <HAL_RCC_OscConfig+0x7a>
 8001fb8:	4b84      	ldr	r3, [pc, #528]	@ (80021cc <HAL_RCC_OscConfig+0x280>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4a83      	ldr	r2, [pc, #524]	@ (80021cc <HAL_RCC_OscConfig+0x280>)
 8001fbe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001fc2:	6013      	str	r3, [r2, #0]
 8001fc4:	e02e      	b.n	8002024 <HAL_RCC_OscConfig+0xd8>
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d10c      	bne.n	8001fe8 <HAL_RCC_OscConfig+0x9c>
 8001fce:	4b7f      	ldr	r3, [pc, #508]	@ (80021cc <HAL_RCC_OscConfig+0x280>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4a7e      	ldr	r2, [pc, #504]	@ (80021cc <HAL_RCC_OscConfig+0x280>)
 8001fd4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001fd8:	6013      	str	r3, [r2, #0]
 8001fda:	4b7c      	ldr	r3, [pc, #496]	@ (80021cc <HAL_RCC_OscConfig+0x280>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4a7b      	ldr	r2, [pc, #492]	@ (80021cc <HAL_RCC_OscConfig+0x280>)
 8001fe0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001fe4:	6013      	str	r3, [r2, #0]
 8001fe6:	e01d      	b.n	8002024 <HAL_RCC_OscConfig+0xd8>
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001ff0:	d10c      	bne.n	800200c <HAL_RCC_OscConfig+0xc0>
 8001ff2:	4b76      	ldr	r3, [pc, #472]	@ (80021cc <HAL_RCC_OscConfig+0x280>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4a75      	ldr	r2, [pc, #468]	@ (80021cc <HAL_RCC_OscConfig+0x280>)
 8001ff8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ffc:	6013      	str	r3, [r2, #0]
 8001ffe:	4b73      	ldr	r3, [pc, #460]	@ (80021cc <HAL_RCC_OscConfig+0x280>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4a72      	ldr	r2, [pc, #456]	@ (80021cc <HAL_RCC_OscConfig+0x280>)
 8002004:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002008:	6013      	str	r3, [r2, #0]
 800200a:	e00b      	b.n	8002024 <HAL_RCC_OscConfig+0xd8>
 800200c:	4b6f      	ldr	r3, [pc, #444]	@ (80021cc <HAL_RCC_OscConfig+0x280>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a6e      	ldr	r2, [pc, #440]	@ (80021cc <HAL_RCC_OscConfig+0x280>)
 8002012:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002016:	6013      	str	r3, [r2, #0]
 8002018:	4b6c      	ldr	r3, [pc, #432]	@ (80021cc <HAL_RCC_OscConfig+0x280>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4a6b      	ldr	r2, [pc, #428]	@ (80021cc <HAL_RCC_OscConfig+0x280>)
 800201e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002022:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d013      	beq.n	8002054 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800202c:	f7ff f990 	bl	8001350 <HAL_GetTick>
 8002030:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002032:	e008      	b.n	8002046 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002034:	f7ff f98c 	bl	8001350 <HAL_GetTick>
 8002038:	4602      	mov	r2, r0
 800203a:	693b      	ldr	r3, [r7, #16]
 800203c:	1ad3      	subs	r3, r2, r3
 800203e:	2b64      	cmp	r3, #100	@ 0x64
 8002040:	d901      	bls.n	8002046 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002042:	2303      	movs	r3, #3
 8002044:	e21f      	b.n	8002486 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002046:	4b61      	ldr	r3, [pc, #388]	@ (80021cc <HAL_RCC_OscConfig+0x280>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800204e:	2b00      	cmp	r3, #0
 8002050:	d0f0      	beq.n	8002034 <HAL_RCC_OscConfig+0xe8>
 8002052:	e014      	b.n	800207e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002054:	f7ff f97c 	bl	8001350 <HAL_GetTick>
 8002058:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800205a:	e008      	b.n	800206e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800205c:	f7ff f978 	bl	8001350 <HAL_GetTick>
 8002060:	4602      	mov	r2, r0
 8002062:	693b      	ldr	r3, [r7, #16]
 8002064:	1ad3      	subs	r3, r2, r3
 8002066:	2b64      	cmp	r3, #100	@ 0x64
 8002068:	d901      	bls.n	800206e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800206a:	2303      	movs	r3, #3
 800206c:	e20b      	b.n	8002486 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800206e:	4b57      	ldr	r3, [pc, #348]	@ (80021cc <HAL_RCC_OscConfig+0x280>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002076:	2b00      	cmp	r3, #0
 8002078:	d1f0      	bne.n	800205c <HAL_RCC_OscConfig+0x110>
 800207a:	e000      	b.n	800207e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800207c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f003 0302 	and.w	r3, r3, #2
 8002086:	2b00      	cmp	r3, #0
 8002088:	d069      	beq.n	800215e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800208a:	4b50      	ldr	r3, [pc, #320]	@ (80021cc <HAL_RCC_OscConfig+0x280>)
 800208c:	689b      	ldr	r3, [r3, #8]
 800208e:	f003 030c 	and.w	r3, r3, #12
 8002092:	2b00      	cmp	r3, #0
 8002094:	d00b      	beq.n	80020ae <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002096:	4b4d      	ldr	r3, [pc, #308]	@ (80021cc <HAL_RCC_OscConfig+0x280>)
 8002098:	689b      	ldr	r3, [r3, #8]
 800209a:	f003 030c 	and.w	r3, r3, #12
 800209e:	2b08      	cmp	r3, #8
 80020a0:	d11c      	bne.n	80020dc <HAL_RCC_OscConfig+0x190>
 80020a2:	4b4a      	ldr	r3, [pc, #296]	@ (80021cc <HAL_RCC_OscConfig+0x280>)
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d116      	bne.n	80020dc <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020ae:	4b47      	ldr	r3, [pc, #284]	@ (80021cc <HAL_RCC_OscConfig+0x280>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f003 0302 	and.w	r3, r3, #2
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d005      	beq.n	80020c6 <HAL_RCC_OscConfig+0x17a>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	68db      	ldr	r3, [r3, #12]
 80020be:	2b01      	cmp	r3, #1
 80020c0:	d001      	beq.n	80020c6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80020c2:	2301      	movs	r3, #1
 80020c4:	e1df      	b.n	8002486 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020c6:	4b41      	ldr	r3, [pc, #260]	@ (80021cc <HAL_RCC_OscConfig+0x280>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	691b      	ldr	r3, [r3, #16]
 80020d2:	00db      	lsls	r3, r3, #3
 80020d4:	493d      	ldr	r1, [pc, #244]	@ (80021cc <HAL_RCC_OscConfig+0x280>)
 80020d6:	4313      	orrs	r3, r2
 80020d8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020da:	e040      	b.n	800215e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	68db      	ldr	r3, [r3, #12]
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d023      	beq.n	800212c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80020e4:	4b39      	ldr	r3, [pc, #228]	@ (80021cc <HAL_RCC_OscConfig+0x280>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	4a38      	ldr	r2, [pc, #224]	@ (80021cc <HAL_RCC_OscConfig+0x280>)
 80020ea:	f043 0301 	orr.w	r3, r3, #1
 80020ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020f0:	f7ff f92e 	bl	8001350 <HAL_GetTick>
 80020f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020f6:	e008      	b.n	800210a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020f8:	f7ff f92a 	bl	8001350 <HAL_GetTick>
 80020fc:	4602      	mov	r2, r0
 80020fe:	693b      	ldr	r3, [r7, #16]
 8002100:	1ad3      	subs	r3, r2, r3
 8002102:	2b02      	cmp	r3, #2
 8002104:	d901      	bls.n	800210a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002106:	2303      	movs	r3, #3
 8002108:	e1bd      	b.n	8002486 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800210a:	4b30      	ldr	r3, [pc, #192]	@ (80021cc <HAL_RCC_OscConfig+0x280>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f003 0302 	and.w	r3, r3, #2
 8002112:	2b00      	cmp	r3, #0
 8002114:	d0f0      	beq.n	80020f8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002116:	4b2d      	ldr	r3, [pc, #180]	@ (80021cc <HAL_RCC_OscConfig+0x280>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	691b      	ldr	r3, [r3, #16]
 8002122:	00db      	lsls	r3, r3, #3
 8002124:	4929      	ldr	r1, [pc, #164]	@ (80021cc <HAL_RCC_OscConfig+0x280>)
 8002126:	4313      	orrs	r3, r2
 8002128:	600b      	str	r3, [r1, #0]
 800212a:	e018      	b.n	800215e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800212c:	4b27      	ldr	r3, [pc, #156]	@ (80021cc <HAL_RCC_OscConfig+0x280>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a26      	ldr	r2, [pc, #152]	@ (80021cc <HAL_RCC_OscConfig+0x280>)
 8002132:	f023 0301 	bic.w	r3, r3, #1
 8002136:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002138:	f7ff f90a 	bl	8001350 <HAL_GetTick>
 800213c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800213e:	e008      	b.n	8002152 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002140:	f7ff f906 	bl	8001350 <HAL_GetTick>
 8002144:	4602      	mov	r2, r0
 8002146:	693b      	ldr	r3, [r7, #16]
 8002148:	1ad3      	subs	r3, r2, r3
 800214a:	2b02      	cmp	r3, #2
 800214c:	d901      	bls.n	8002152 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800214e:	2303      	movs	r3, #3
 8002150:	e199      	b.n	8002486 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002152:	4b1e      	ldr	r3, [pc, #120]	@ (80021cc <HAL_RCC_OscConfig+0x280>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f003 0302 	and.w	r3, r3, #2
 800215a:	2b00      	cmp	r3, #0
 800215c:	d1f0      	bne.n	8002140 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f003 0308 	and.w	r3, r3, #8
 8002166:	2b00      	cmp	r3, #0
 8002168:	d038      	beq.n	80021dc <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	695b      	ldr	r3, [r3, #20]
 800216e:	2b00      	cmp	r3, #0
 8002170:	d019      	beq.n	80021a6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002172:	4b16      	ldr	r3, [pc, #88]	@ (80021cc <HAL_RCC_OscConfig+0x280>)
 8002174:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002176:	4a15      	ldr	r2, [pc, #84]	@ (80021cc <HAL_RCC_OscConfig+0x280>)
 8002178:	f043 0301 	orr.w	r3, r3, #1
 800217c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800217e:	f7ff f8e7 	bl	8001350 <HAL_GetTick>
 8002182:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002184:	e008      	b.n	8002198 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002186:	f7ff f8e3 	bl	8001350 <HAL_GetTick>
 800218a:	4602      	mov	r2, r0
 800218c:	693b      	ldr	r3, [r7, #16]
 800218e:	1ad3      	subs	r3, r2, r3
 8002190:	2b02      	cmp	r3, #2
 8002192:	d901      	bls.n	8002198 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002194:	2303      	movs	r3, #3
 8002196:	e176      	b.n	8002486 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002198:	4b0c      	ldr	r3, [pc, #48]	@ (80021cc <HAL_RCC_OscConfig+0x280>)
 800219a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800219c:	f003 0302 	and.w	r3, r3, #2
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d0f0      	beq.n	8002186 <HAL_RCC_OscConfig+0x23a>
 80021a4:	e01a      	b.n	80021dc <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80021a6:	4b09      	ldr	r3, [pc, #36]	@ (80021cc <HAL_RCC_OscConfig+0x280>)
 80021a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80021aa:	4a08      	ldr	r2, [pc, #32]	@ (80021cc <HAL_RCC_OscConfig+0x280>)
 80021ac:	f023 0301 	bic.w	r3, r3, #1
 80021b0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021b2:	f7ff f8cd 	bl	8001350 <HAL_GetTick>
 80021b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021b8:	e00a      	b.n	80021d0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021ba:	f7ff f8c9 	bl	8001350 <HAL_GetTick>
 80021be:	4602      	mov	r2, r0
 80021c0:	693b      	ldr	r3, [r7, #16]
 80021c2:	1ad3      	subs	r3, r2, r3
 80021c4:	2b02      	cmp	r3, #2
 80021c6:	d903      	bls.n	80021d0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80021c8:	2303      	movs	r3, #3
 80021ca:	e15c      	b.n	8002486 <HAL_RCC_OscConfig+0x53a>
 80021cc:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021d0:	4b91      	ldr	r3, [pc, #580]	@ (8002418 <HAL_RCC_OscConfig+0x4cc>)
 80021d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80021d4:	f003 0302 	and.w	r3, r3, #2
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d1ee      	bne.n	80021ba <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f003 0304 	and.w	r3, r3, #4
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	f000 80a4 	beq.w	8002332 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021ea:	4b8b      	ldr	r3, [pc, #556]	@ (8002418 <HAL_RCC_OscConfig+0x4cc>)
 80021ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d10d      	bne.n	8002212 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80021f6:	4b88      	ldr	r3, [pc, #544]	@ (8002418 <HAL_RCC_OscConfig+0x4cc>)
 80021f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021fa:	4a87      	ldr	r2, [pc, #540]	@ (8002418 <HAL_RCC_OscConfig+0x4cc>)
 80021fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002200:	6413      	str	r3, [r2, #64]	@ 0x40
 8002202:	4b85      	ldr	r3, [pc, #532]	@ (8002418 <HAL_RCC_OscConfig+0x4cc>)
 8002204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002206:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800220a:	60bb      	str	r3, [r7, #8]
 800220c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800220e:	2301      	movs	r3, #1
 8002210:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002212:	4b82      	ldr	r3, [pc, #520]	@ (800241c <HAL_RCC_OscConfig+0x4d0>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800221a:	2b00      	cmp	r3, #0
 800221c:	d118      	bne.n	8002250 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800221e:	4b7f      	ldr	r3, [pc, #508]	@ (800241c <HAL_RCC_OscConfig+0x4d0>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	4a7e      	ldr	r2, [pc, #504]	@ (800241c <HAL_RCC_OscConfig+0x4d0>)
 8002224:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002228:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800222a:	f7ff f891 	bl	8001350 <HAL_GetTick>
 800222e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002230:	e008      	b.n	8002244 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002232:	f7ff f88d 	bl	8001350 <HAL_GetTick>
 8002236:	4602      	mov	r2, r0
 8002238:	693b      	ldr	r3, [r7, #16]
 800223a:	1ad3      	subs	r3, r2, r3
 800223c:	2b64      	cmp	r3, #100	@ 0x64
 800223e:	d901      	bls.n	8002244 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002240:	2303      	movs	r3, #3
 8002242:	e120      	b.n	8002486 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002244:	4b75      	ldr	r3, [pc, #468]	@ (800241c <HAL_RCC_OscConfig+0x4d0>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800224c:	2b00      	cmp	r3, #0
 800224e:	d0f0      	beq.n	8002232 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	689b      	ldr	r3, [r3, #8]
 8002254:	2b01      	cmp	r3, #1
 8002256:	d106      	bne.n	8002266 <HAL_RCC_OscConfig+0x31a>
 8002258:	4b6f      	ldr	r3, [pc, #444]	@ (8002418 <HAL_RCC_OscConfig+0x4cc>)
 800225a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800225c:	4a6e      	ldr	r2, [pc, #440]	@ (8002418 <HAL_RCC_OscConfig+0x4cc>)
 800225e:	f043 0301 	orr.w	r3, r3, #1
 8002262:	6713      	str	r3, [r2, #112]	@ 0x70
 8002264:	e02d      	b.n	80022c2 <HAL_RCC_OscConfig+0x376>
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	689b      	ldr	r3, [r3, #8]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d10c      	bne.n	8002288 <HAL_RCC_OscConfig+0x33c>
 800226e:	4b6a      	ldr	r3, [pc, #424]	@ (8002418 <HAL_RCC_OscConfig+0x4cc>)
 8002270:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002272:	4a69      	ldr	r2, [pc, #420]	@ (8002418 <HAL_RCC_OscConfig+0x4cc>)
 8002274:	f023 0301 	bic.w	r3, r3, #1
 8002278:	6713      	str	r3, [r2, #112]	@ 0x70
 800227a:	4b67      	ldr	r3, [pc, #412]	@ (8002418 <HAL_RCC_OscConfig+0x4cc>)
 800227c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800227e:	4a66      	ldr	r2, [pc, #408]	@ (8002418 <HAL_RCC_OscConfig+0x4cc>)
 8002280:	f023 0304 	bic.w	r3, r3, #4
 8002284:	6713      	str	r3, [r2, #112]	@ 0x70
 8002286:	e01c      	b.n	80022c2 <HAL_RCC_OscConfig+0x376>
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	689b      	ldr	r3, [r3, #8]
 800228c:	2b05      	cmp	r3, #5
 800228e:	d10c      	bne.n	80022aa <HAL_RCC_OscConfig+0x35e>
 8002290:	4b61      	ldr	r3, [pc, #388]	@ (8002418 <HAL_RCC_OscConfig+0x4cc>)
 8002292:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002294:	4a60      	ldr	r2, [pc, #384]	@ (8002418 <HAL_RCC_OscConfig+0x4cc>)
 8002296:	f043 0304 	orr.w	r3, r3, #4
 800229a:	6713      	str	r3, [r2, #112]	@ 0x70
 800229c:	4b5e      	ldr	r3, [pc, #376]	@ (8002418 <HAL_RCC_OscConfig+0x4cc>)
 800229e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022a0:	4a5d      	ldr	r2, [pc, #372]	@ (8002418 <HAL_RCC_OscConfig+0x4cc>)
 80022a2:	f043 0301 	orr.w	r3, r3, #1
 80022a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80022a8:	e00b      	b.n	80022c2 <HAL_RCC_OscConfig+0x376>
 80022aa:	4b5b      	ldr	r3, [pc, #364]	@ (8002418 <HAL_RCC_OscConfig+0x4cc>)
 80022ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022ae:	4a5a      	ldr	r2, [pc, #360]	@ (8002418 <HAL_RCC_OscConfig+0x4cc>)
 80022b0:	f023 0301 	bic.w	r3, r3, #1
 80022b4:	6713      	str	r3, [r2, #112]	@ 0x70
 80022b6:	4b58      	ldr	r3, [pc, #352]	@ (8002418 <HAL_RCC_OscConfig+0x4cc>)
 80022b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022ba:	4a57      	ldr	r2, [pc, #348]	@ (8002418 <HAL_RCC_OscConfig+0x4cc>)
 80022bc:	f023 0304 	bic.w	r3, r3, #4
 80022c0:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	689b      	ldr	r3, [r3, #8]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d015      	beq.n	80022f6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022ca:	f7ff f841 	bl	8001350 <HAL_GetTick>
 80022ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022d0:	e00a      	b.n	80022e8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022d2:	f7ff f83d 	bl	8001350 <HAL_GetTick>
 80022d6:	4602      	mov	r2, r0
 80022d8:	693b      	ldr	r3, [r7, #16]
 80022da:	1ad3      	subs	r3, r2, r3
 80022dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022e0:	4293      	cmp	r3, r2
 80022e2:	d901      	bls.n	80022e8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80022e4:	2303      	movs	r3, #3
 80022e6:	e0ce      	b.n	8002486 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022e8:	4b4b      	ldr	r3, [pc, #300]	@ (8002418 <HAL_RCC_OscConfig+0x4cc>)
 80022ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022ec:	f003 0302 	and.w	r3, r3, #2
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d0ee      	beq.n	80022d2 <HAL_RCC_OscConfig+0x386>
 80022f4:	e014      	b.n	8002320 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022f6:	f7ff f82b 	bl	8001350 <HAL_GetTick>
 80022fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022fc:	e00a      	b.n	8002314 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022fe:	f7ff f827 	bl	8001350 <HAL_GetTick>
 8002302:	4602      	mov	r2, r0
 8002304:	693b      	ldr	r3, [r7, #16]
 8002306:	1ad3      	subs	r3, r2, r3
 8002308:	f241 3288 	movw	r2, #5000	@ 0x1388
 800230c:	4293      	cmp	r3, r2
 800230e:	d901      	bls.n	8002314 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002310:	2303      	movs	r3, #3
 8002312:	e0b8      	b.n	8002486 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002314:	4b40      	ldr	r3, [pc, #256]	@ (8002418 <HAL_RCC_OscConfig+0x4cc>)
 8002316:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002318:	f003 0302 	and.w	r3, r3, #2
 800231c:	2b00      	cmp	r3, #0
 800231e:	d1ee      	bne.n	80022fe <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002320:	7dfb      	ldrb	r3, [r7, #23]
 8002322:	2b01      	cmp	r3, #1
 8002324:	d105      	bne.n	8002332 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002326:	4b3c      	ldr	r3, [pc, #240]	@ (8002418 <HAL_RCC_OscConfig+0x4cc>)
 8002328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800232a:	4a3b      	ldr	r2, [pc, #236]	@ (8002418 <HAL_RCC_OscConfig+0x4cc>)
 800232c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002330:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	699b      	ldr	r3, [r3, #24]
 8002336:	2b00      	cmp	r3, #0
 8002338:	f000 80a4 	beq.w	8002484 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800233c:	4b36      	ldr	r3, [pc, #216]	@ (8002418 <HAL_RCC_OscConfig+0x4cc>)
 800233e:	689b      	ldr	r3, [r3, #8]
 8002340:	f003 030c 	and.w	r3, r3, #12
 8002344:	2b08      	cmp	r3, #8
 8002346:	d06b      	beq.n	8002420 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	699b      	ldr	r3, [r3, #24]
 800234c:	2b02      	cmp	r3, #2
 800234e:	d149      	bne.n	80023e4 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002350:	4b31      	ldr	r3, [pc, #196]	@ (8002418 <HAL_RCC_OscConfig+0x4cc>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a30      	ldr	r2, [pc, #192]	@ (8002418 <HAL_RCC_OscConfig+0x4cc>)
 8002356:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800235a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800235c:	f7fe fff8 	bl	8001350 <HAL_GetTick>
 8002360:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002362:	e008      	b.n	8002376 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002364:	f7fe fff4 	bl	8001350 <HAL_GetTick>
 8002368:	4602      	mov	r2, r0
 800236a:	693b      	ldr	r3, [r7, #16]
 800236c:	1ad3      	subs	r3, r2, r3
 800236e:	2b02      	cmp	r3, #2
 8002370:	d901      	bls.n	8002376 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002372:	2303      	movs	r3, #3
 8002374:	e087      	b.n	8002486 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002376:	4b28      	ldr	r3, [pc, #160]	@ (8002418 <HAL_RCC_OscConfig+0x4cc>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800237e:	2b00      	cmp	r3, #0
 8002380:	d1f0      	bne.n	8002364 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	69da      	ldr	r2, [r3, #28]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6a1b      	ldr	r3, [r3, #32]
 800238a:	431a      	orrs	r2, r3
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002390:	019b      	lsls	r3, r3, #6
 8002392:	431a      	orrs	r2, r3
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002398:	085b      	lsrs	r3, r3, #1
 800239a:	3b01      	subs	r3, #1
 800239c:	041b      	lsls	r3, r3, #16
 800239e:	431a      	orrs	r2, r3
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023a4:	061b      	lsls	r3, r3, #24
 80023a6:	4313      	orrs	r3, r2
 80023a8:	4a1b      	ldr	r2, [pc, #108]	@ (8002418 <HAL_RCC_OscConfig+0x4cc>)
 80023aa:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80023ae:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80023b0:	4b19      	ldr	r3, [pc, #100]	@ (8002418 <HAL_RCC_OscConfig+0x4cc>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a18      	ldr	r2, [pc, #96]	@ (8002418 <HAL_RCC_OscConfig+0x4cc>)
 80023b6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80023ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023bc:	f7fe ffc8 	bl	8001350 <HAL_GetTick>
 80023c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023c2:	e008      	b.n	80023d6 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023c4:	f7fe ffc4 	bl	8001350 <HAL_GetTick>
 80023c8:	4602      	mov	r2, r0
 80023ca:	693b      	ldr	r3, [r7, #16]
 80023cc:	1ad3      	subs	r3, r2, r3
 80023ce:	2b02      	cmp	r3, #2
 80023d0:	d901      	bls.n	80023d6 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80023d2:	2303      	movs	r3, #3
 80023d4:	e057      	b.n	8002486 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023d6:	4b10      	ldr	r3, [pc, #64]	@ (8002418 <HAL_RCC_OscConfig+0x4cc>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d0f0      	beq.n	80023c4 <HAL_RCC_OscConfig+0x478>
 80023e2:	e04f      	b.n	8002484 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023e4:	4b0c      	ldr	r3, [pc, #48]	@ (8002418 <HAL_RCC_OscConfig+0x4cc>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4a0b      	ldr	r2, [pc, #44]	@ (8002418 <HAL_RCC_OscConfig+0x4cc>)
 80023ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80023ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023f0:	f7fe ffae 	bl	8001350 <HAL_GetTick>
 80023f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023f6:	e008      	b.n	800240a <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023f8:	f7fe ffaa 	bl	8001350 <HAL_GetTick>
 80023fc:	4602      	mov	r2, r0
 80023fe:	693b      	ldr	r3, [r7, #16]
 8002400:	1ad3      	subs	r3, r2, r3
 8002402:	2b02      	cmp	r3, #2
 8002404:	d901      	bls.n	800240a <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8002406:	2303      	movs	r3, #3
 8002408:	e03d      	b.n	8002486 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800240a:	4b03      	ldr	r3, [pc, #12]	@ (8002418 <HAL_RCC_OscConfig+0x4cc>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002412:	2b00      	cmp	r3, #0
 8002414:	d1f0      	bne.n	80023f8 <HAL_RCC_OscConfig+0x4ac>
 8002416:	e035      	b.n	8002484 <HAL_RCC_OscConfig+0x538>
 8002418:	40023800 	.word	0x40023800
 800241c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002420:	4b1b      	ldr	r3, [pc, #108]	@ (8002490 <HAL_RCC_OscConfig+0x544>)
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	699b      	ldr	r3, [r3, #24]
 800242a:	2b01      	cmp	r3, #1
 800242c:	d028      	beq.n	8002480 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002438:	429a      	cmp	r2, r3
 800243a:	d121      	bne.n	8002480 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002446:	429a      	cmp	r2, r3
 8002448:	d11a      	bne.n	8002480 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800244a:	68fa      	ldr	r2, [r7, #12]
 800244c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002450:	4013      	ands	r3, r2
 8002452:	687a      	ldr	r2, [r7, #4]
 8002454:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002456:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002458:	4293      	cmp	r3, r2
 800245a:	d111      	bne.n	8002480 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002466:	085b      	lsrs	r3, r3, #1
 8002468:	3b01      	subs	r3, #1
 800246a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800246c:	429a      	cmp	r2, r3
 800246e:	d107      	bne.n	8002480 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800247a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800247c:	429a      	cmp	r2, r3
 800247e:	d001      	beq.n	8002484 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8002480:	2301      	movs	r3, #1
 8002482:	e000      	b.n	8002486 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8002484:	2300      	movs	r3, #0
}
 8002486:	4618      	mov	r0, r3
 8002488:	3718      	adds	r7, #24
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}
 800248e:	bf00      	nop
 8002490:	40023800 	.word	0x40023800

08002494 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b084      	sub	sp, #16
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
 800249c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800249e:	2300      	movs	r3, #0
 80024a0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d101      	bne.n	80024ac <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80024a8:	2301      	movs	r3, #1
 80024aa:	e0d0      	b.n	800264e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80024ac:	4b6a      	ldr	r3, [pc, #424]	@ (8002658 <HAL_RCC_ClockConfig+0x1c4>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f003 030f 	and.w	r3, r3, #15
 80024b4:	683a      	ldr	r2, [r7, #0]
 80024b6:	429a      	cmp	r2, r3
 80024b8:	d910      	bls.n	80024dc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024ba:	4b67      	ldr	r3, [pc, #412]	@ (8002658 <HAL_RCC_ClockConfig+0x1c4>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f023 020f 	bic.w	r2, r3, #15
 80024c2:	4965      	ldr	r1, [pc, #404]	@ (8002658 <HAL_RCC_ClockConfig+0x1c4>)
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	4313      	orrs	r3, r2
 80024c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024ca:	4b63      	ldr	r3, [pc, #396]	@ (8002658 <HAL_RCC_ClockConfig+0x1c4>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f003 030f 	and.w	r3, r3, #15
 80024d2:	683a      	ldr	r2, [r7, #0]
 80024d4:	429a      	cmp	r2, r3
 80024d6:	d001      	beq.n	80024dc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80024d8:	2301      	movs	r3, #1
 80024da:	e0b8      	b.n	800264e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f003 0302 	and.w	r3, r3, #2
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d020      	beq.n	800252a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f003 0304 	and.w	r3, r3, #4
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d005      	beq.n	8002500 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80024f4:	4b59      	ldr	r3, [pc, #356]	@ (800265c <HAL_RCC_ClockConfig+0x1c8>)
 80024f6:	689b      	ldr	r3, [r3, #8]
 80024f8:	4a58      	ldr	r2, [pc, #352]	@ (800265c <HAL_RCC_ClockConfig+0x1c8>)
 80024fa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80024fe:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f003 0308 	and.w	r3, r3, #8
 8002508:	2b00      	cmp	r3, #0
 800250a:	d005      	beq.n	8002518 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800250c:	4b53      	ldr	r3, [pc, #332]	@ (800265c <HAL_RCC_ClockConfig+0x1c8>)
 800250e:	689b      	ldr	r3, [r3, #8]
 8002510:	4a52      	ldr	r2, [pc, #328]	@ (800265c <HAL_RCC_ClockConfig+0x1c8>)
 8002512:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002516:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002518:	4b50      	ldr	r3, [pc, #320]	@ (800265c <HAL_RCC_ClockConfig+0x1c8>)
 800251a:	689b      	ldr	r3, [r3, #8]
 800251c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	689b      	ldr	r3, [r3, #8]
 8002524:	494d      	ldr	r1, [pc, #308]	@ (800265c <HAL_RCC_ClockConfig+0x1c8>)
 8002526:	4313      	orrs	r3, r2
 8002528:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f003 0301 	and.w	r3, r3, #1
 8002532:	2b00      	cmp	r3, #0
 8002534:	d040      	beq.n	80025b8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	2b01      	cmp	r3, #1
 800253c:	d107      	bne.n	800254e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800253e:	4b47      	ldr	r3, [pc, #284]	@ (800265c <HAL_RCC_ClockConfig+0x1c8>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002546:	2b00      	cmp	r3, #0
 8002548:	d115      	bne.n	8002576 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800254a:	2301      	movs	r3, #1
 800254c:	e07f      	b.n	800264e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	2b02      	cmp	r3, #2
 8002554:	d107      	bne.n	8002566 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002556:	4b41      	ldr	r3, [pc, #260]	@ (800265c <HAL_RCC_ClockConfig+0x1c8>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800255e:	2b00      	cmp	r3, #0
 8002560:	d109      	bne.n	8002576 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002562:	2301      	movs	r3, #1
 8002564:	e073      	b.n	800264e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002566:	4b3d      	ldr	r3, [pc, #244]	@ (800265c <HAL_RCC_ClockConfig+0x1c8>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f003 0302 	and.w	r3, r3, #2
 800256e:	2b00      	cmp	r3, #0
 8002570:	d101      	bne.n	8002576 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002572:	2301      	movs	r3, #1
 8002574:	e06b      	b.n	800264e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002576:	4b39      	ldr	r3, [pc, #228]	@ (800265c <HAL_RCC_ClockConfig+0x1c8>)
 8002578:	689b      	ldr	r3, [r3, #8]
 800257a:	f023 0203 	bic.w	r2, r3, #3
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	4936      	ldr	r1, [pc, #216]	@ (800265c <HAL_RCC_ClockConfig+0x1c8>)
 8002584:	4313      	orrs	r3, r2
 8002586:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002588:	f7fe fee2 	bl	8001350 <HAL_GetTick>
 800258c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800258e:	e00a      	b.n	80025a6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002590:	f7fe fede 	bl	8001350 <HAL_GetTick>
 8002594:	4602      	mov	r2, r0
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	1ad3      	subs	r3, r2, r3
 800259a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800259e:	4293      	cmp	r3, r2
 80025a0:	d901      	bls.n	80025a6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80025a2:	2303      	movs	r3, #3
 80025a4:	e053      	b.n	800264e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025a6:	4b2d      	ldr	r3, [pc, #180]	@ (800265c <HAL_RCC_ClockConfig+0x1c8>)
 80025a8:	689b      	ldr	r3, [r3, #8]
 80025aa:	f003 020c 	and.w	r2, r3, #12
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	009b      	lsls	r3, r3, #2
 80025b4:	429a      	cmp	r2, r3
 80025b6:	d1eb      	bne.n	8002590 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80025b8:	4b27      	ldr	r3, [pc, #156]	@ (8002658 <HAL_RCC_ClockConfig+0x1c4>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f003 030f 	and.w	r3, r3, #15
 80025c0:	683a      	ldr	r2, [r7, #0]
 80025c2:	429a      	cmp	r2, r3
 80025c4:	d210      	bcs.n	80025e8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025c6:	4b24      	ldr	r3, [pc, #144]	@ (8002658 <HAL_RCC_ClockConfig+0x1c4>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f023 020f 	bic.w	r2, r3, #15
 80025ce:	4922      	ldr	r1, [pc, #136]	@ (8002658 <HAL_RCC_ClockConfig+0x1c4>)
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	4313      	orrs	r3, r2
 80025d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025d6:	4b20      	ldr	r3, [pc, #128]	@ (8002658 <HAL_RCC_ClockConfig+0x1c4>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f003 030f 	and.w	r3, r3, #15
 80025de:	683a      	ldr	r2, [r7, #0]
 80025e0:	429a      	cmp	r2, r3
 80025e2:	d001      	beq.n	80025e8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80025e4:	2301      	movs	r3, #1
 80025e6:	e032      	b.n	800264e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f003 0304 	and.w	r3, r3, #4
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d008      	beq.n	8002606 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80025f4:	4b19      	ldr	r3, [pc, #100]	@ (800265c <HAL_RCC_ClockConfig+0x1c8>)
 80025f6:	689b      	ldr	r3, [r3, #8]
 80025f8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	68db      	ldr	r3, [r3, #12]
 8002600:	4916      	ldr	r1, [pc, #88]	@ (800265c <HAL_RCC_ClockConfig+0x1c8>)
 8002602:	4313      	orrs	r3, r2
 8002604:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f003 0308 	and.w	r3, r3, #8
 800260e:	2b00      	cmp	r3, #0
 8002610:	d009      	beq.n	8002626 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002612:	4b12      	ldr	r3, [pc, #72]	@ (800265c <HAL_RCC_ClockConfig+0x1c8>)
 8002614:	689b      	ldr	r3, [r3, #8]
 8002616:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	691b      	ldr	r3, [r3, #16]
 800261e:	00db      	lsls	r3, r3, #3
 8002620:	490e      	ldr	r1, [pc, #56]	@ (800265c <HAL_RCC_ClockConfig+0x1c8>)
 8002622:	4313      	orrs	r3, r2
 8002624:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002626:	f000 f821 	bl	800266c <HAL_RCC_GetSysClockFreq>
 800262a:	4602      	mov	r2, r0
 800262c:	4b0b      	ldr	r3, [pc, #44]	@ (800265c <HAL_RCC_ClockConfig+0x1c8>)
 800262e:	689b      	ldr	r3, [r3, #8]
 8002630:	091b      	lsrs	r3, r3, #4
 8002632:	f003 030f 	and.w	r3, r3, #15
 8002636:	490a      	ldr	r1, [pc, #40]	@ (8002660 <HAL_RCC_ClockConfig+0x1cc>)
 8002638:	5ccb      	ldrb	r3, [r1, r3]
 800263a:	fa22 f303 	lsr.w	r3, r2, r3
 800263e:	4a09      	ldr	r2, [pc, #36]	@ (8002664 <HAL_RCC_ClockConfig+0x1d0>)
 8002640:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002642:	4b09      	ldr	r3, [pc, #36]	@ (8002668 <HAL_RCC_ClockConfig+0x1d4>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4618      	mov	r0, r3
 8002648:	f7fe fe3e 	bl	80012c8 <HAL_InitTick>

  return HAL_OK;
 800264c:	2300      	movs	r3, #0
}
 800264e:	4618      	mov	r0, r3
 8002650:	3710      	adds	r7, #16
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	40023c00 	.word	0x40023c00
 800265c:	40023800 	.word	0x40023800
 8002660:	08006ac0 	.word	0x08006ac0
 8002664:	20000000 	.word	0x20000000
 8002668:	20000004 	.word	0x20000004

0800266c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800266c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002670:	b090      	sub	sp, #64	@ 0x40
 8002672:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002674:	2300      	movs	r3, #0
 8002676:	637b      	str	r3, [r7, #52]	@ 0x34
 8002678:	2300      	movs	r3, #0
 800267a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800267c:	2300      	movs	r3, #0
 800267e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8002680:	2300      	movs	r3, #0
 8002682:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002684:	4b59      	ldr	r3, [pc, #356]	@ (80027ec <HAL_RCC_GetSysClockFreq+0x180>)
 8002686:	689b      	ldr	r3, [r3, #8]
 8002688:	f003 030c 	and.w	r3, r3, #12
 800268c:	2b08      	cmp	r3, #8
 800268e:	d00d      	beq.n	80026ac <HAL_RCC_GetSysClockFreq+0x40>
 8002690:	2b08      	cmp	r3, #8
 8002692:	f200 80a1 	bhi.w	80027d8 <HAL_RCC_GetSysClockFreq+0x16c>
 8002696:	2b00      	cmp	r3, #0
 8002698:	d002      	beq.n	80026a0 <HAL_RCC_GetSysClockFreq+0x34>
 800269a:	2b04      	cmp	r3, #4
 800269c:	d003      	beq.n	80026a6 <HAL_RCC_GetSysClockFreq+0x3a>
 800269e:	e09b      	b.n	80027d8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80026a0:	4b53      	ldr	r3, [pc, #332]	@ (80027f0 <HAL_RCC_GetSysClockFreq+0x184>)
 80026a2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80026a4:	e09b      	b.n	80027de <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80026a6:	4b53      	ldr	r3, [pc, #332]	@ (80027f4 <HAL_RCC_GetSysClockFreq+0x188>)
 80026a8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80026aa:	e098      	b.n	80027de <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80026ac:	4b4f      	ldr	r3, [pc, #316]	@ (80027ec <HAL_RCC_GetSysClockFreq+0x180>)
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80026b4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80026b6:	4b4d      	ldr	r3, [pc, #308]	@ (80027ec <HAL_RCC_GetSysClockFreq+0x180>)
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d028      	beq.n	8002714 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80026c2:	4b4a      	ldr	r3, [pc, #296]	@ (80027ec <HAL_RCC_GetSysClockFreq+0x180>)
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	099b      	lsrs	r3, r3, #6
 80026c8:	2200      	movs	r2, #0
 80026ca:	623b      	str	r3, [r7, #32]
 80026cc:	627a      	str	r2, [r7, #36]	@ 0x24
 80026ce:	6a3b      	ldr	r3, [r7, #32]
 80026d0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80026d4:	2100      	movs	r1, #0
 80026d6:	4b47      	ldr	r3, [pc, #284]	@ (80027f4 <HAL_RCC_GetSysClockFreq+0x188>)
 80026d8:	fb03 f201 	mul.w	r2, r3, r1
 80026dc:	2300      	movs	r3, #0
 80026de:	fb00 f303 	mul.w	r3, r0, r3
 80026e2:	4413      	add	r3, r2
 80026e4:	4a43      	ldr	r2, [pc, #268]	@ (80027f4 <HAL_RCC_GetSysClockFreq+0x188>)
 80026e6:	fba0 1202 	umull	r1, r2, r0, r2
 80026ea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80026ec:	460a      	mov	r2, r1
 80026ee:	62ba      	str	r2, [r7, #40]	@ 0x28
 80026f0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80026f2:	4413      	add	r3, r2
 80026f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80026f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80026f8:	2200      	movs	r2, #0
 80026fa:	61bb      	str	r3, [r7, #24]
 80026fc:	61fa      	str	r2, [r7, #28]
 80026fe:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002702:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002706:	f7fd fd7f 	bl	8000208 <__aeabi_uldivmod>
 800270a:	4602      	mov	r2, r0
 800270c:	460b      	mov	r3, r1
 800270e:	4613      	mov	r3, r2
 8002710:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002712:	e053      	b.n	80027bc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002714:	4b35      	ldr	r3, [pc, #212]	@ (80027ec <HAL_RCC_GetSysClockFreq+0x180>)
 8002716:	685b      	ldr	r3, [r3, #4]
 8002718:	099b      	lsrs	r3, r3, #6
 800271a:	2200      	movs	r2, #0
 800271c:	613b      	str	r3, [r7, #16]
 800271e:	617a      	str	r2, [r7, #20]
 8002720:	693b      	ldr	r3, [r7, #16]
 8002722:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002726:	f04f 0b00 	mov.w	fp, #0
 800272a:	4652      	mov	r2, sl
 800272c:	465b      	mov	r3, fp
 800272e:	f04f 0000 	mov.w	r0, #0
 8002732:	f04f 0100 	mov.w	r1, #0
 8002736:	0159      	lsls	r1, r3, #5
 8002738:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800273c:	0150      	lsls	r0, r2, #5
 800273e:	4602      	mov	r2, r0
 8002740:	460b      	mov	r3, r1
 8002742:	ebb2 080a 	subs.w	r8, r2, sl
 8002746:	eb63 090b 	sbc.w	r9, r3, fp
 800274a:	f04f 0200 	mov.w	r2, #0
 800274e:	f04f 0300 	mov.w	r3, #0
 8002752:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002756:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800275a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800275e:	ebb2 0408 	subs.w	r4, r2, r8
 8002762:	eb63 0509 	sbc.w	r5, r3, r9
 8002766:	f04f 0200 	mov.w	r2, #0
 800276a:	f04f 0300 	mov.w	r3, #0
 800276e:	00eb      	lsls	r3, r5, #3
 8002770:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002774:	00e2      	lsls	r2, r4, #3
 8002776:	4614      	mov	r4, r2
 8002778:	461d      	mov	r5, r3
 800277a:	eb14 030a 	adds.w	r3, r4, sl
 800277e:	603b      	str	r3, [r7, #0]
 8002780:	eb45 030b 	adc.w	r3, r5, fp
 8002784:	607b      	str	r3, [r7, #4]
 8002786:	f04f 0200 	mov.w	r2, #0
 800278a:	f04f 0300 	mov.w	r3, #0
 800278e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002792:	4629      	mov	r1, r5
 8002794:	028b      	lsls	r3, r1, #10
 8002796:	4621      	mov	r1, r4
 8002798:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800279c:	4621      	mov	r1, r4
 800279e:	028a      	lsls	r2, r1, #10
 80027a0:	4610      	mov	r0, r2
 80027a2:	4619      	mov	r1, r3
 80027a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80027a6:	2200      	movs	r2, #0
 80027a8:	60bb      	str	r3, [r7, #8]
 80027aa:	60fa      	str	r2, [r7, #12]
 80027ac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80027b0:	f7fd fd2a 	bl	8000208 <__aeabi_uldivmod>
 80027b4:	4602      	mov	r2, r0
 80027b6:	460b      	mov	r3, r1
 80027b8:	4613      	mov	r3, r2
 80027ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80027bc:	4b0b      	ldr	r3, [pc, #44]	@ (80027ec <HAL_RCC_GetSysClockFreq+0x180>)
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	0c1b      	lsrs	r3, r3, #16
 80027c2:	f003 0303 	and.w	r3, r3, #3
 80027c6:	3301      	adds	r3, #1
 80027c8:	005b      	lsls	r3, r3, #1
 80027ca:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80027cc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80027ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80027d4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80027d6:	e002      	b.n	80027de <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80027d8:	4b05      	ldr	r3, [pc, #20]	@ (80027f0 <HAL_RCC_GetSysClockFreq+0x184>)
 80027da:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80027dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80027de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	3740      	adds	r7, #64	@ 0x40
 80027e4:	46bd      	mov	sp, r7
 80027e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80027ea:	bf00      	nop
 80027ec:	40023800 	.word	0x40023800
 80027f0:	00f42400 	.word	0x00f42400
 80027f4:	017d7840 	.word	0x017d7840

080027f8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80027f8:	b480      	push	{r7}
 80027fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80027fc:	4b03      	ldr	r3, [pc, #12]	@ (800280c <HAL_RCC_GetHCLKFreq+0x14>)
 80027fe:	681b      	ldr	r3, [r3, #0]
}
 8002800:	4618      	mov	r0, r3
 8002802:	46bd      	mov	sp, r7
 8002804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002808:	4770      	bx	lr
 800280a:	bf00      	nop
 800280c:	20000000 	.word	0x20000000

08002810 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002814:	f7ff fff0 	bl	80027f8 <HAL_RCC_GetHCLKFreq>
 8002818:	4602      	mov	r2, r0
 800281a:	4b05      	ldr	r3, [pc, #20]	@ (8002830 <HAL_RCC_GetPCLK1Freq+0x20>)
 800281c:	689b      	ldr	r3, [r3, #8]
 800281e:	0a9b      	lsrs	r3, r3, #10
 8002820:	f003 0307 	and.w	r3, r3, #7
 8002824:	4903      	ldr	r1, [pc, #12]	@ (8002834 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002826:	5ccb      	ldrb	r3, [r1, r3]
 8002828:	fa22 f303 	lsr.w	r3, r2, r3
}
 800282c:	4618      	mov	r0, r3
 800282e:	bd80      	pop	{r7, pc}
 8002830:	40023800 	.word	0x40023800
 8002834:	08006ad0 	.word	0x08006ad0

08002838 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800283c:	f7ff ffdc 	bl	80027f8 <HAL_RCC_GetHCLKFreq>
 8002840:	4602      	mov	r2, r0
 8002842:	4b05      	ldr	r3, [pc, #20]	@ (8002858 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002844:	689b      	ldr	r3, [r3, #8]
 8002846:	0b5b      	lsrs	r3, r3, #13
 8002848:	f003 0307 	and.w	r3, r3, #7
 800284c:	4903      	ldr	r1, [pc, #12]	@ (800285c <HAL_RCC_GetPCLK2Freq+0x24>)
 800284e:	5ccb      	ldrb	r3, [r1, r3]
 8002850:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002854:	4618      	mov	r0, r3
 8002856:	bd80      	pop	{r7, pc}
 8002858:	40023800 	.word	0x40023800
 800285c:	08006ad0 	.word	0x08006ad0

08002860 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b088      	sub	sp, #32
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002868:	2300      	movs	r3, #0
 800286a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800286c:	2300      	movs	r3, #0
 800286e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002870:	2300      	movs	r3, #0
 8002872:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002874:	2300      	movs	r3, #0
 8002876:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002878:	2300      	movs	r3, #0
 800287a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f003 0301 	and.w	r3, r3, #1
 8002884:	2b00      	cmp	r3, #0
 8002886:	d012      	beq.n	80028ae <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002888:	4b69      	ldr	r3, [pc, #420]	@ (8002a30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800288a:	689b      	ldr	r3, [r3, #8]
 800288c:	4a68      	ldr	r2, [pc, #416]	@ (8002a30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800288e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002892:	6093      	str	r3, [r2, #8]
 8002894:	4b66      	ldr	r3, [pc, #408]	@ (8002a30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002896:	689a      	ldr	r2, [r3, #8]
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800289c:	4964      	ldr	r1, [pc, #400]	@ (8002a30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800289e:	4313      	orrs	r3, r2
 80028a0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d101      	bne.n	80028ae <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80028aa:	2301      	movs	r3, #1
 80028ac:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d017      	beq.n	80028ea <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80028ba:	4b5d      	ldr	r3, [pc, #372]	@ (8002a30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80028bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80028c0:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028c8:	4959      	ldr	r1, [pc, #356]	@ (8002a30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80028ca:	4313      	orrs	r3, r2
 80028cc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028d4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80028d8:	d101      	bne.n	80028de <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80028da:	2301      	movs	r3, #1
 80028dc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d101      	bne.n	80028ea <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80028e6:	2301      	movs	r3, #1
 80028e8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d017      	beq.n	8002926 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80028f6:	4b4e      	ldr	r3, [pc, #312]	@ (8002a30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80028f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80028fc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002904:	494a      	ldr	r1, [pc, #296]	@ (8002a30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002906:	4313      	orrs	r3, r2
 8002908:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002910:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002914:	d101      	bne.n	800291a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002916:	2301      	movs	r3, #1
 8002918:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800291e:	2b00      	cmp	r3, #0
 8002920:	d101      	bne.n	8002926 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002922:	2301      	movs	r3, #1
 8002924:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800292e:	2b00      	cmp	r3, #0
 8002930:	d001      	beq.n	8002936 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002932:	2301      	movs	r3, #1
 8002934:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f003 0320 	and.w	r3, r3, #32
 800293e:	2b00      	cmp	r3, #0
 8002940:	f000 808b 	beq.w	8002a5a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002944:	4b3a      	ldr	r3, [pc, #232]	@ (8002a30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002946:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002948:	4a39      	ldr	r2, [pc, #228]	@ (8002a30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800294a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800294e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002950:	4b37      	ldr	r3, [pc, #220]	@ (8002a30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002952:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002954:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002958:	60bb      	str	r3, [r7, #8]
 800295a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800295c:	4b35      	ldr	r3, [pc, #212]	@ (8002a34 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4a34      	ldr	r2, [pc, #208]	@ (8002a34 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002962:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002966:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002968:	f7fe fcf2 	bl	8001350 <HAL_GetTick>
 800296c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800296e:	e008      	b.n	8002982 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002970:	f7fe fcee 	bl	8001350 <HAL_GetTick>
 8002974:	4602      	mov	r2, r0
 8002976:	697b      	ldr	r3, [r7, #20]
 8002978:	1ad3      	subs	r3, r2, r3
 800297a:	2b64      	cmp	r3, #100	@ 0x64
 800297c:	d901      	bls.n	8002982 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800297e:	2303      	movs	r3, #3
 8002980:	e357      	b.n	8003032 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002982:	4b2c      	ldr	r3, [pc, #176]	@ (8002a34 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800298a:	2b00      	cmp	r3, #0
 800298c:	d0f0      	beq.n	8002970 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800298e:	4b28      	ldr	r3, [pc, #160]	@ (8002a30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002990:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002992:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002996:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002998:	693b      	ldr	r3, [r7, #16]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d035      	beq.n	8002a0a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80029a6:	693a      	ldr	r2, [r7, #16]
 80029a8:	429a      	cmp	r2, r3
 80029aa:	d02e      	beq.n	8002a0a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80029ac:	4b20      	ldr	r3, [pc, #128]	@ (8002a30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80029ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80029b4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80029b6:	4b1e      	ldr	r3, [pc, #120]	@ (8002a30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80029b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029ba:	4a1d      	ldr	r2, [pc, #116]	@ (8002a30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80029bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029c0:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80029c2:	4b1b      	ldr	r3, [pc, #108]	@ (8002a30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80029c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029c6:	4a1a      	ldr	r2, [pc, #104]	@ (8002a30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80029c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80029cc:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80029ce:	4a18      	ldr	r2, [pc, #96]	@ (8002a30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80029d0:	693b      	ldr	r3, [r7, #16]
 80029d2:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80029d4:	4b16      	ldr	r3, [pc, #88]	@ (8002a30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80029d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029d8:	f003 0301 	and.w	r3, r3, #1
 80029dc:	2b01      	cmp	r3, #1
 80029de:	d114      	bne.n	8002a0a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029e0:	f7fe fcb6 	bl	8001350 <HAL_GetTick>
 80029e4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029e6:	e00a      	b.n	80029fe <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80029e8:	f7fe fcb2 	bl	8001350 <HAL_GetTick>
 80029ec:	4602      	mov	r2, r0
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	1ad3      	subs	r3, r2, r3
 80029f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d901      	bls.n	80029fe <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80029fa:	2303      	movs	r3, #3
 80029fc:	e319      	b.n	8003032 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029fe:	4b0c      	ldr	r3, [pc, #48]	@ (8002a30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a02:	f003 0302 	and.w	r3, r3, #2
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d0ee      	beq.n	80029e8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a0e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002a12:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002a16:	d111      	bne.n	8002a3c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002a18:	4b05      	ldr	r3, [pc, #20]	@ (8002a30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a1a:	689b      	ldr	r3, [r3, #8]
 8002a1c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002a24:	4b04      	ldr	r3, [pc, #16]	@ (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002a26:	400b      	ands	r3, r1
 8002a28:	4901      	ldr	r1, [pc, #4]	@ (8002a30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a2a:	4313      	orrs	r3, r2
 8002a2c:	608b      	str	r3, [r1, #8]
 8002a2e:	e00b      	b.n	8002a48 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002a30:	40023800 	.word	0x40023800
 8002a34:	40007000 	.word	0x40007000
 8002a38:	0ffffcff 	.word	0x0ffffcff
 8002a3c:	4baa      	ldr	r3, [pc, #680]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002a3e:	689b      	ldr	r3, [r3, #8]
 8002a40:	4aa9      	ldr	r2, [pc, #676]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002a42:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8002a46:	6093      	str	r3, [r2, #8]
 8002a48:	4ba7      	ldr	r3, [pc, #668]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002a4a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a54:	49a4      	ldr	r1, [pc, #656]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002a56:	4313      	orrs	r3, r2
 8002a58:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f003 0310 	and.w	r3, r3, #16
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d010      	beq.n	8002a88 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002a66:	4ba0      	ldr	r3, [pc, #640]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002a68:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002a6c:	4a9e      	ldr	r2, [pc, #632]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002a6e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002a72:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002a76:	4b9c      	ldr	r3, [pc, #624]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002a78:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a80:	4999      	ldr	r1, [pc, #612]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002a82:	4313      	orrs	r3, r2
 8002a84:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d00a      	beq.n	8002aaa <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002a94:	4b94      	ldr	r3, [pc, #592]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002a96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a9a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002aa2:	4991      	ldr	r1, [pc, #580]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d00a      	beq.n	8002acc <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002ab6:	4b8c      	ldr	r3, [pc, #560]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002ab8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002abc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002ac4:	4988      	ldr	r1, [pc, #544]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d00a      	beq.n	8002aee <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002ad8:	4b83      	ldr	r3, [pc, #524]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002ada:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ade:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002ae6:	4980      	ldr	r1, [pc, #512]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d00a      	beq.n	8002b10 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002afa:	4b7b      	ldr	r3, [pc, #492]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002afc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b00:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b08:	4977      	ldr	r1, [pc, #476]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d00a      	beq.n	8002b32 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002b1c:	4b72      	ldr	r3, [pc, #456]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002b1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b22:	f023 0203 	bic.w	r2, r3, #3
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b2a:	496f      	ldr	r1, [pc, #444]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002b2c:	4313      	orrs	r3, r2
 8002b2e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d00a      	beq.n	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002b3e:	4b6a      	ldr	r3, [pc, #424]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002b40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b44:	f023 020c 	bic.w	r2, r3, #12
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b4c:	4966      	ldr	r1, [pc, #408]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002b4e:	4313      	orrs	r3, r2
 8002b50:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d00a      	beq.n	8002b76 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002b60:	4b61      	ldr	r3, [pc, #388]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002b62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b66:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b6e:	495e      	ldr	r1, [pc, #376]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002b70:	4313      	orrs	r3, r2
 8002b72:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d00a      	beq.n	8002b98 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002b82:	4b59      	ldr	r3, [pc, #356]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002b84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b88:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b90:	4955      	ldr	r1, [pc, #340]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002b92:	4313      	orrs	r3, r2
 8002b94:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d00a      	beq.n	8002bba <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002ba4:	4b50      	ldr	r3, [pc, #320]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002ba6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002baa:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bb2:	494d      	ldr	r1, [pc, #308]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002bb4:	4313      	orrs	r3, r2
 8002bb6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d00a      	beq.n	8002bdc <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002bc6:	4b48      	ldr	r3, [pc, #288]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002bc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bcc:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bd4:	4944      	ldr	r1, [pc, #272]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002bd6:	4313      	orrs	r3, r2
 8002bd8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d00a      	beq.n	8002bfe <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002be8:	4b3f      	ldr	r3, [pc, #252]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002bea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bee:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bf6:	493c      	ldr	r1, [pc, #240]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d00a      	beq.n	8002c20 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002c0a:	4b37      	ldr	r3, [pc, #220]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c10:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c18:	4933      	ldr	r1, [pc, #204]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d00a      	beq.n	8002c42 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002c2c:	4b2e      	ldr	r3, [pc, #184]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c32:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002c3a:	492b      	ldr	r1, [pc, #172]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c3c:	4313      	orrs	r3, r2
 8002c3e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d011      	beq.n	8002c72 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002c4e:	4b26      	ldr	r3, [pc, #152]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c54:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002c5c:	4922      	ldr	r1, [pc, #136]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002c68:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002c6c:	d101      	bne.n	8002c72 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f003 0308 	and.w	r3, r3, #8
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d001      	beq.n	8002c82 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002c7e:	2301      	movs	r3, #1
 8002c80:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d00a      	beq.n	8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002c8e:	4b16      	ldr	r3, [pc, #88]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c94:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c9c:	4912      	ldr	r1, [pc, #72]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d00b      	beq.n	8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002cb0:	4b0d      	ldr	r3, [pc, #52]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002cb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cb6:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002cc0:	4909      	ldr	r1, [pc, #36]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002cc2:	4313      	orrs	r3, r2
 8002cc4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002cc8:	69fb      	ldr	r3, [r7, #28]
 8002cca:	2b01      	cmp	r3, #1
 8002ccc:	d006      	beq.n	8002cdc <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	f000 80d9 	beq.w	8002e8e <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002cdc:	4b02      	ldr	r3, [pc, #8]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a01      	ldr	r2, [pc, #4]	@ (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002ce2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002ce6:	e001      	b.n	8002cec <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8002ce8:	40023800 	.word	0x40023800
 8002cec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002cee:	f7fe fb2f 	bl	8001350 <HAL_GetTick>
 8002cf2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002cf4:	e008      	b.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002cf6:	f7fe fb2b 	bl	8001350 <HAL_GetTick>
 8002cfa:	4602      	mov	r2, r0
 8002cfc:	697b      	ldr	r3, [r7, #20]
 8002cfe:	1ad3      	subs	r3, r2, r3
 8002d00:	2b64      	cmp	r3, #100	@ 0x64
 8002d02:	d901      	bls.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002d04:	2303      	movs	r3, #3
 8002d06:	e194      	b.n	8003032 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002d08:	4b6c      	ldr	r3, [pc, #432]	@ (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d1f0      	bne.n	8002cf6 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f003 0301 	and.w	r3, r3, #1
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d021      	beq.n	8002d64 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d11d      	bne.n	8002d64 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002d28:	4b64      	ldr	r3, [pc, #400]	@ (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002d2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002d2e:	0c1b      	lsrs	r3, r3, #16
 8002d30:	f003 0303 	and.w	r3, r3, #3
 8002d34:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002d36:	4b61      	ldr	r3, [pc, #388]	@ (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002d38:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002d3c:	0e1b      	lsrs	r3, r3, #24
 8002d3e:	f003 030f 	and.w	r3, r3, #15
 8002d42:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	019a      	lsls	r2, r3, #6
 8002d4a:	693b      	ldr	r3, [r7, #16]
 8002d4c:	041b      	lsls	r3, r3, #16
 8002d4e:	431a      	orrs	r2, r3
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	061b      	lsls	r3, r3, #24
 8002d54:	431a      	orrs	r2, r3
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	689b      	ldr	r3, [r3, #8]
 8002d5a:	071b      	lsls	r3, r3, #28
 8002d5c:	4957      	ldr	r1, [pc, #348]	@ (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002d5e:	4313      	orrs	r3, r2
 8002d60:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d004      	beq.n	8002d7a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d74:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002d78:	d00a      	beq.n	8002d90 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d02e      	beq.n	8002de4 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d8a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002d8e:	d129      	bne.n	8002de4 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002d90:	4b4a      	ldr	r3, [pc, #296]	@ (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002d92:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002d96:	0c1b      	lsrs	r3, r3, #16
 8002d98:	f003 0303 	and.w	r3, r3, #3
 8002d9c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002d9e:	4b47      	ldr	r3, [pc, #284]	@ (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002da0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002da4:	0f1b      	lsrs	r3, r3, #28
 8002da6:	f003 0307 	and.w	r3, r3, #7
 8002daa:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	019a      	lsls	r2, r3, #6
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	041b      	lsls	r3, r3, #16
 8002db6:	431a      	orrs	r2, r3
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	68db      	ldr	r3, [r3, #12]
 8002dbc:	061b      	lsls	r3, r3, #24
 8002dbe:	431a      	orrs	r2, r3
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	071b      	lsls	r3, r3, #28
 8002dc4:	493d      	ldr	r1, [pc, #244]	@ (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002dcc:	4b3b      	ldr	r3, [pc, #236]	@ (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002dce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002dd2:	f023 021f 	bic.w	r2, r3, #31
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dda:	3b01      	subs	r3, #1
 8002ddc:	4937      	ldr	r1, [pc, #220]	@ (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002dde:	4313      	orrs	r3, r2
 8002de0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d01d      	beq.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002df0:	4b32      	ldr	r3, [pc, #200]	@ (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002df2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002df6:	0e1b      	lsrs	r3, r3, #24
 8002df8:	f003 030f 	and.w	r3, r3, #15
 8002dfc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002dfe:	4b2f      	ldr	r3, [pc, #188]	@ (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002e00:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002e04:	0f1b      	lsrs	r3, r3, #28
 8002e06:	f003 0307 	and.w	r3, r3, #7
 8002e0a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	019a      	lsls	r2, r3, #6
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	691b      	ldr	r3, [r3, #16]
 8002e16:	041b      	lsls	r3, r3, #16
 8002e18:	431a      	orrs	r2, r3
 8002e1a:	693b      	ldr	r3, [r7, #16]
 8002e1c:	061b      	lsls	r3, r3, #24
 8002e1e:	431a      	orrs	r2, r3
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	071b      	lsls	r3, r3, #28
 8002e24:	4925      	ldr	r1, [pc, #148]	@ (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002e26:	4313      	orrs	r3, r2
 8002e28:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d011      	beq.n	8002e5c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	019a      	lsls	r2, r3, #6
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	691b      	ldr	r3, [r3, #16]
 8002e42:	041b      	lsls	r3, r3, #16
 8002e44:	431a      	orrs	r2, r3
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	68db      	ldr	r3, [r3, #12]
 8002e4a:	061b      	lsls	r3, r3, #24
 8002e4c:	431a      	orrs	r2, r3
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	689b      	ldr	r3, [r3, #8]
 8002e52:	071b      	lsls	r3, r3, #28
 8002e54:	4919      	ldr	r1, [pc, #100]	@ (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002e56:	4313      	orrs	r3, r2
 8002e58:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002e5c:	4b17      	ldr	r3, [pc, #92]	@ (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a16      	ldr	r2, [pc, #88]	@ (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002e62:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002e66:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e68:	f7fe fa72 	bl	8001350 <HAL_GetTick>
 8002e6c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002e6e:	e008      	b.n	8002e82 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002e70:	f7fe fa6e 	bl	8001350 <HAL_GetTick>
 8002e74:	4602      	mov	r2, r0
 8002e76:	697b      	ldr	r3, [r7, #20]
 8002e78:	1ad3      	subs	r3, r2, r3
 8002e7a:	2b64      	cmp	r3, #100	@ 0x64
 8002e7c:	d901      	bls.n	8002e82 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002e7e:	2303      	movs	r3, #3
 8002e80:	e0d7      	b.n	8003032 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002e82:	4b0e      	ldr	r3, [pc, #56]	@ (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d0f0      	beq.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8002e8e:	69bb      	ldr	r3, [r7, #24]
 8002e90:	2b01      	cmp	r3, #1
 8002e92:	f040 80cd 	bne.w	8003030 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002e96:	4b09      	ldr	r3, [pc, #36]	@ (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	4a08      	ldr	r2, [pc, #32]	@ (8002ebc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002e9c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ea0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ea2:	f7fe fa55 	bl	8001350 <HAL_GetTick>
 8002ea6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002ea8:	e00a      	b.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002eaa:	f7fe fa51 	bl	8001350 <HAL_GetTick>
 8002eae:	4602      	mov	r2, r0
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	1ad3      	subs	r3, r2, r3
 8002eb4:	2b64      	cmp	r3, #100	@ 0x64
 8002eb6:	d903      	bls.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002eb8:	2303      	movs	r3, #3
 8002eba:	e0ba      	b.n	8003032 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8002ebc:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002ec0:	4b5e      	ldr	r3, [pc, #376]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002ec8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002ecc:	d0ed      	beq.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d003      	beq.n	8002ee2 <HAL_RCCEx_PeriphCLKConfig+0x682>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d009      	beq.n	8002ef6 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d02e      	beq.n	8002f4c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d12a      	bne.n	8002f4c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002ef6:	4b51      	ldr	r3, [pc, #324]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002ef8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002efc:	0c1b      	lsrs	r3, r3, #16
 8002efe:	f003 0303 	and.w	r3, r3, #3
 8002f02:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002f04:	4b4d      	ldr	r3, [pc, #308]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002f06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f0a:	0f1b      	lsrs	r3, r3, #28
 8002f0c:	f003 0307 	and.w	r3, r3, #7
 8002f10:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	695b      	ldr	r3, [r3, #20]
 8002f16:	019a      	lsls	r2, r3, #6
 8002f18:	693b      	ldr	r3, [r7, #16]
 8002f1a:	041b      	lsls	r3, r3, #16
 8002f1c:	431a      	orrs	r2, r3
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	699b      	ldr	r3, [r3, #24]
 8002f22:	061b      	lsls	r3, r3, #24
 8002f24:	431a      	orrs	r2, r3
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	071b      	lsls	r3, r3, #28
 8002f2a:	4944      	ldr	r1, [pc, #272]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002f32:	4b42      	ldr	r3, [pc, #264]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002f34:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002f38:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f40:	3b01      	subs	r3, #1
 8002f42:	021b      	lsls	r3, r3, #8
 8002f44:	493d      	ldr	r1, [pc, #244]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002f46:	4313      	orrs	r3, r2
 8002f48:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d022      	beq.n	8002f9e <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002f5c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002f60:	d11d      	bne.n	8002f9e <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002f62:	4b36      	ldr	r3, [pc, #216]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002f64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f68:	0e1b      	lsrs	r3, r3, #24
 8002f6a:	f003 030f 	and.w	r3, r3, #15
 8002f6e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002f70:	4b32      	ldr	r3, [pc, #200]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002f72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f76:	0f1b      	lsrs	r3, r3, #28
 8002f78:	f003 0307 	and.w	r3, r3, #7
 8002f7c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	695b      	ldr	r3, [r3, #20]
 8002f82:	019a      	lsls	r2, r3, #6
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6a1b      	ldr	r3, [r3, #32]
 8002f88:	041b      	lsls	r3, r3, #16
 8002f8a:	431a      	orrs	r2, r3
 8002f8c:	693b      	ldr	r3, [r7, #16]
 8002f8e:	061b      	lsls	r3, r3, #24
 8002f90:	431a      	orrs	r2, r3
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	071b      	lsls	r3, r3, #28
 8002f96:	4929      	ldr	r1, [pc, #164]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f003 0308 	and.w	r3, r3, #8
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d028      	beq.n	8002ffc <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002faa:	4b24      	ldr	r3, [pc, #144]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002fac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fb0:	0e1b      	lsrs	r3, r3, #24
 8002fb2:	f003 030f 	and.w	r3, r3, #15
 8002fb6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002fb8:	4b20      	ldr	r3, [pc, #128]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002fba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fbe:	0c1b      	lsrs	r3, r3, #16
 8002fc0:	f003 0303 	and.w	r3, r3, #3
 8002fc4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	695b      	ldr	r3, [r3, #20]
 8002fca:	019a      	lsls	r2, r3, #6
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	041b      	lsls	r3, r3, #16
 8002fd0:	431a      	orrs	r2, r3
 8002fd2:	693b      	ldr	r3, [r7, #16]
 8002fd4:	061b      	lsls	r3, r3, #24
 8002fd6:	431a      	orrs	r2, r3
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	69db      	ldr	r3, [r3, #28]
 8002fdc:	071b      	lsls	r3, r3, #28
 8002fde:	4917      	ldr	r1, [pc, #92]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002fe0:	4313      	orrs	r3, r2
 8002fe2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8002fe6:	4b15      	ldr	r3, [pc, #84]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002fe8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002fec:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ff4:	4911      	ldr	r1, [pc, #68]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002ff6:	4313      	orrs	r3, r2
 8002ff8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002ffc:	4b0f      	ldr	r3, [pc, #60]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4a0e      	ldr	r2, [pc, #56]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003002:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003006:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003008:	f7fe f9a2 	bl	8001350 <HAL_GetTick>
 800300c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800300e:	e008      	b.n	8003022 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003010:	f7fe f99e 	bl	8001350 <HAL_GetTick>
 8003014:	4602      	mov	r2, r0
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	1ad3      	subs	r3, r2, r3
 800301a:	2b64      	cmp	r3, #100	@ 0x64
 800301c:	d901      	bls.n	8003022 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800301e:	2303      	movs	r3, #3
 8003020:	e007      	b.n	8003032 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003022:	4b06      	ldr	r3, [pc, #24]	@ (800303c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800302a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800302e:	d1ef      	bne.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8003030:	2300      	movs	r3, #0
}
 8003032:	4618      	mov	r0, r3
 8003034:	3720      	adds	r7, #32
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}
 800303a:	bf00      	nop
 800303c:	40023800 	.word	0x40023800

08003040 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b082      	sub	sp, #8
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d101      	bne.n	8003052 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800304e:	2301      	movs	r3, #1
 8003050:	e040      	b.n	80030d4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003056:	2b00      	cmp	r3, #0
 8003058:	d106      	bne.n	8003068 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2200      	movs	r2, #0
 800305e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003062:	6878      	ldr	r0, [r7, #4]
 8003064:	f7fd feaa 	bl	8000dbc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2224      	movs	r2, #36	@ 0x24
 800306c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	681a      	ldr	r2, [r3, #0]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f022 0201 	bic.w	r2, r2, #1
 800307c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003082:	2b00      	cmp	r3, #0
 8003084:	d002      	beq.n	800308c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003086:	6878      	ldr	r0, [r7, #4]
 8003088:	f000 fb16 	bl	80036b8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800308c:	6878      	ldr	r0, [r7, #4]
 800308e:	f000 f8af 	bl	80031f0 <UART_SetConfig>
 8003092:	4603      	mov	r3, r0
 8003094:	2b01      	cmp	r3, #1
 8003096:	d101      	bne.n	800309c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003098:	2301      	movs	r3, #1
 800309a:	e01b      	b.n	80030d4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	685a      	ldr	r2, [r3, #4]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80030aa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	689a      	ldr	r2, [r3, #8]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80030ba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	681a      	ldr	r2, [r3, #0]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f042 0201 	orr.w	r2, r2, #1
 80030ca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80030cc:	6878      	ldr	r0, [r7, #4]
 80030ce:	f000 fb95 	bl	80037fc <UART_CheckIdleState>
 80030d2:	4603      	mov	r3, r0
}
 80030d4:	4618      	mov	r0, r3
 80030d6:	3708      	adds	r7, #8
 80030d8:	46bd      	mov	sp, r7
 80030da:	bd80      	pop	{r7, pc}

080030dc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b08a      	sub	sp, #40	@ 0x28
 80030e0:	af02      	add	r7, sp, #8
 80030e2:	60f8      	str	r0, [r7, #12]
 80030e4:	60b9      	str	r1, [r7, #8]
 80030e6:	603b      	str	r3, [r7, #0]
 80030e8:	4613      	mov	r3, r2
 80030ea:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80030f0:	2b20      	cmp	r3, #32
 80030f2:	d177      	bne.n	80031e4 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80030f4:	68bb      	ldr	r3, [r7, #8]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d002      	beq.n	8003100 <HAL_UART_Transmit+0x24>
 80030fa:	88fb      	ldrh	r3, [r7, #6]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d101      	bne.n	8003104 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003100:	2301      	movs	r3, #1
 8003102:	e070      	b.n	80031e6 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	2200      	movs	r2, #0
 8003108:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	2221      	movs	r2, #33	@ 0x21
 8003110:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003112:	f7fe f91d 	bl	8001350 <HAL_GetTick>
 8003116:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	88fa      	ldrh	r2, [r7, #6]
 800311c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	88fa      	ldrh	r2, [r7, #6]
 8003124:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	689b      	ldr	r3, [r3, #8]
 800312c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003130:	d108      	bne.n	8003144 <HAL_UART_Transmit+0x68>
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	691b      	ldr	r3, [r3, #16]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d104      	bne.n	8003144 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800313a:	2300      	movs	r3, #0
 800313c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800313e:	68bb      	ldr	r3, [r7, #8]
 8003140:	61bb      	str	r3, [r7, #24]
 8003142:	e003      	b.n	800314c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003144:	68bb      	ldr	r3, [r7, #8]
 8003146:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003148:	2300      	movs	r3, #0
 800314a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800314c:	e02f      	b.n	80031ae <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	9300      	str	r3, [sp, #0]
 8003152:	697b      	ldr	r3, [r7, #20]
 8003154:	2200      	movs	r2, #0
 8003156:	2180      	movs	r1, #128	@ 0x80
 8003158:	68f8      	ldr	r0, [r7, #12]
 800315a:	f000 fba6 	bl	80038aa <UART_WaitOnFlagUntilTimeout>
 800315e:	4603      	mov	r3, r0
 8003160:	2b00      	cmp	r3, #0
 8003162:	d004      	beq.n	800316e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	2220      	movs	r2, #32
 8003168:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800316a:	2303      	movs	r3, #3
 800316c:	e03b      	b.n	80031e6 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800316e:	69fb      	ldr	r3, [r7, #28]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d10b      	bne.n	800318c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003174:	69bb      	ldr	r3, [r7, #24]
 8003176:	881b      	ldrh	r3, [r3, #0]
 8003178:	461a      	mov	r2, r3
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003182:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003184:	69bb      	ldr	r3, [r7, #24]
 8003186:	3302      	adds	r3, #2
 8003188:	61bb      	str	r3, [r7, #24]
 800318a:	e007      	b.n	800319c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800318c:	69fb      	ldr	r3, [r7, #28]
 800318e:	781a      	ldrb	r2, [r3, #0]
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003196:	69fb      	ldr	r3, [r7, #28]
 8003198:	3301      	adds	r3, #1
 800319a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80031a2:	b29b      	uxth	r3, r3
 80031a4:	3b01      	subs	r3, #1
 80031a6:	b29a      	uxth	r2, r3
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80031b4:	b29b      	uxth	r3, r3
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d1c9      	bne.n	800314e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	9300      	str	r3, [sp, #0]
 80031be:	697b      	ldr	r3, [r7, #20]
 80031c0:	2200      	movs	r2, #0
 80031c2:	2140      	movs	r1, #64	@ 0x40
 80031c4:	68f8      	ldr	r0, [r7, #12]
 80031c6:	f000 fb70 	bl	80038aa <UART_WaitOnFlagUntilTimeout>
 80031ca:	4603      	mov	r3, r0
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d004      	beq.n	80031da <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	2220      	movs	r2, #32
 80031d4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80031d6:	2303      	movs	r3, #3
 80031d8:	e005      	b.n	80031e6 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	2220      	movs	r2, #32
 80031de:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80031e0:	2300      	movs	r3, #0
 80031e2:	e000      	b.n	80031e6 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80031e4:	2302      	movs	r3, #2
  }
}
 80031e6:	4618      	mov	r0, r3
 80031e8:	3720      	adds	r7, #32
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}
	...

080031f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b088      	sub	sp, #32
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80031f8:	2300      	movs	r3, #0
 80031fa:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	689a      	ldr	r2, [r3, #8]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	691b      	ldr	r3, [r3, #16]
 8003204:	431a      	orrs	r2, r3
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	695b      	ldr	r3, [r3, #20]
 800320a:	431a      	orrs	r2, r3
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	69db      	ldr	r3, [r3, #28]
 8003210:	4313      	orrs	r3, r2
 8003212:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	681a      	ldr	r2, [r3, #0]
 800321a:	4ba6      	ldr	r3, [pc, #664]	@ (80034b4 <UART_SetConfig+0x2c4>)
 800321c:	4013      	ands	r3, r2
 800321e:	687a      	ldr	r2, [r7, #4]
 8003220:	6812      	ldr	r2, [r2, #0]
 8003222:	6979      	ldr	r1, [r7, #20]
 8003224:	430b      	orrs	r3, r1
 8003226:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	68da      	ldr	r2, [r3, #12]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	430a      	orrs	r2, r1
 800323c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	699b      	ldr	r3, [r3, #24]
 8003242:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6a1b      	ldr	r3, [r3, #32]
 8003248:	697a      	ldr	r2, [r7, #20]
 800324a:	4313      	orrs	r3, r2
 800324c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	689b      	ldr	r3, [r3, #8]
 8003254:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	697a      	ldr	r2, [r7, #20]
 800325e:	430a      	orrs	r2, r1
 8003260:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	4a94      	ldr	r2, [pc, #592]	@ (80034b8 <UART_SetConfig+0x2c8>)
 8003268:	4293      	cmp	r3, r2
 800326a:	d120      	bne.n	80032ae <UART_SetConfig+0xbe>
 800326c:	4b93      	ldr	r3, [pc, #588]	@ (80034bc <UART_SetConfig+0x2cc>)
 800326e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003272:	f003 0303 	and.w	r3, r3, #3
 8003276:	2b03      	cmp	r3, #3
 8003278:	d816      	bhi.n	80032a8 <UART_SetConfig+0xb8>
 800327a:	a201      	add	r2, pc, #4	@ (adr r2, 8003280 <UART_SetConfig+0x90>)
 800327c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003280:	08003291 	.word	0x08003291
 8003284:	0800329d 	.word	0x0800329d
 8003288:	08003297 	.word	0x08003297
 800328c:	080032a3 	.word	0x080032a3
 8003290:	2301      	movs	r3, #1
 8003292:	77fb      	strb	r3, [r7, #31]
 8003294:	e150      	b.n	8003538 <UART_SetConfig+0x348>
 8003296:	2302      	movs	r3, #2
 8003298:	77fb      	strb	r3, [r7, #31]
 800329a:	e14d      	b.n	8003538 <UART_SetConfig+0x348>
 800329c:	2304      	movs	r3, #4
 800329e:	77fb      	strb	r3, [r7, #31]
 80032a0:	e14a      	b.n	8003538 <UART_SetConfig+0x348>
 80032a2:	2308      	movs	r3, #8
 80032a4:	77fb      	strb	r3, [r7, #31]
 80032a6:	e147      	b.n	8003538 <UART_SetConfig+0x348>
 80032a8:	2310      	movs	r3, #16
 80032aa:	77fb      	strb	r3, [r7, #31]
 80032ac:	e144      	b.n	8003538 <UART_SetConfig+0x348>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	4a83      	ldr	r2, [pc, #524]	@ (80034c0 <UART_SetConfig+0x2d0>)
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d132      	bne.n	800331e <UART_SetConfig+0x12e>
 80032b8:	4b80      	ldr	r3, [pc, #512]	@ (80034bc <UART_SetConfig+0x2cc>)
 80032ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032be:	f003 030c 	and.w	r3, r3, #12
 80032c2:	2b0c      	cmp	r3, #12
 80032c4:	d828      	bhi.n	8003318 <UART_SetConfig+0x128>
 80032c6:	a201      	add	r2, pc, #4	@ (adr r2, 80032cc <UART_SetConfig+0xdc>)
 80032c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032cc:	08003301 	.word	0x08003301
 80032d0:	08003319 	.word	0x08003319
 80032d4:	08003319 	.word	0x08003319
 80032d8:	08003319 	.word	0x08003319
 80032dc:	0800330d 	.word	0x0800330d
 80032e0:	08003319 	.word	0x08003319
 80032e4:	08003319 	.word	0x08003319
 80032e8:	08003319 	.word	0x08003319
 80032ec:	08003307 	.word	0x08003307
 80032f0:	08003319 	.word	0x08003319
 80032f4:	08003319 	.word	0x08003319
 80032f8:	08003319 	.word	0x08003319
 80032fc:	08003313 	.word	0x08003313
 8003300:	2300      	movs	r3, #0
 8003302:	77fb      	strb	r3, [r7, #31]
 8003304:	e118      	b.n	8003538 <UART_SetConfig+0x348>
 8003306:	2302      	movs	r3, #2
 8003308:	77fb      	strb	r3, [r7, #31]
 800330a:	e115      	b.n	8003538 <UART_SetConfig+0x348>
 800330c:	2304      	movs	r3, #4
 800330e:	77fb      	strb	r3, [r7, #31]
 8003310:	e112      	b.n	8003538 <UART_SetConfig+0x348>
 8003312:	2308      	movs	r3, #8
 8003314:	77fb      	strb	r3, [r7, #31]
 8003316:	e10f      	b.n	8003538 <UART_SetConfig+0x348>
 8003318:	2310      	movs	r3, #16
 800331a:	77fb      	strb	r3, [r7, #31]
 800331c:	e10c      	b.n	8003538 <UART_SetConfig+0x348>
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4a68      	ldr	r2, [pc, #416]	@ (80034c4 <UART_SetConfig+0x2d4>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d120      	bne.n	800336a <UART_SetConfig+0x17a>
 8003328:	4b64      	ldr	r3, [pc, #400]	@ (80034bc <UART_SetConfig+0x2cc>)
 800332a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800332e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003332:	2b30      	cmp	r3, #48	@ 0x30
 8003334:	d013      	beq.n	800335e <UART_SetConfig+0x16e>
 8003336:	2b30      	cmp	r3, #48	@ 0x30
 8003338:	d814      	bhi.n	8003364 <UART_SetConfig+0x174>
 800333a:	2b20      	cmp	r3, #32
 800333c:	d009      	beq.n	8003352 <UART_SetConfig+0x162>
 800333e:	2b20      	cmp	r3, #32
 8003340:	d810      	bhi.n	8003364 <UART_SetConfig+0x174>
 8003342:	2b00      	cmp	r3, #0
 8003344:	d002      	beq.n	800334c <UART_SetConfig+0x15c>
 8003346:	2b10      	cmp	r3, #16
 8003348:	d006      	beq.n	8003358 <UART_SetConfig+0x168>
 800334a:	e00b      	b.n	8003364 <UART_SetConfig+0x174>
 800334c:	2300      	movs	r3, #0
 800334e:	77fb      	strb	r3, [r7, #31]
 8003350:	e0f2      	b.n	8003538 <UART_SetConfig+0x348>
 8003352:	2302      	movs	r3, #2
 8003354:	77fb      	strb	r3, [r7, #31]
 8003356:	e0ef      	b.n	8003538 <UART_SetConfig+0x348>
 8003358:	2304      	movs	r3, #4
 800335a:	77fb      	strb	r3, [r7, #31]
 800335c:	e0ec      	b.n	8003538 <UART_SetConfig+0x348>
 800335e:	2308      	movs	r3, #8
 8003360:	77fb      	strb	r3, [r7, #31]
 8003362:	e0e9      	b.n	8003538 <UART_SetConfig+0x348>
 8003364:	2310      	movs	r3, #16
 8003366:	77fb      	strb	r3, [r7, #31]
 8003368:	e0e6      	b.n	8003538 <UART_SetConfig+0x348>
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	4a56      	ldr	r2, [pc, #344]	@ (80034c8 <UART_SetConfig+0x2d8>)
 8003370:	4293      	cmp	r3, r2
 8003372:	d120      	bne.n	80033b6 <UART_SetConfig+0x1c6>
 8003374:	4b51      	ldr	r3, [pc, #324]	@ (80034bc <UART_SetConfig+0x2cc>)
 8003376:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800337a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800337e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003380:	d013      	beq.n	80033aa <UART_SetConfig+0x1ba>
 8003382:	2bc0      	cmp	r3, #192	@ 0xc0
 8003384:	d814      	bhi.n	80033b0 <UART_SetConfig+0x1c0>
 8003386:	2b80      	cmp	r3, #128	@ 0x80
 8003388:	d009      	beq.n	800339e <UART_SetConfig+0x1ae>
 800338a:	2b80      	cmp	r3, #128	@ 0x80
 800338c:	d810      	bhi.n	80033b0 <UART_SetConfig+0x1c0>
 800338e:	2b00      	cmp	r3, #0
 8003390:	d002      	beq.n	8003398 <UART_SetConfig+0x1a8>
 8003392:	2b40      	cmp	r3, #64	@ 0x40
 8003394:	d006      	beq.n	80033a4 <UART_SetConfig+0x1b4>
 8003396:	e00b      	b.n	80033b0 <UART_SetConfig+0x1c0>
 8003398:	2300      	movs	r3, #0
 800339a:	77fb      	strb	r3, [r7, #31]
 800339c:	e0cc      	b.n	8003538 <UART_SetConfig+0x348>
 800339e:	2302      	movs	r3, #2
 80033a0:	77fb      	strb	r3, [r7, #31]
 80033a2:	e0c9      	b.n	8003538 <UART_SetConfig+0x348>
 80033a4:	2304      	movs	r3, #4
 80033a6:	77fb      	strb	r3, [r7, #31]
 80033a8:	e0c6      	b.n	8003538 <UART_SetConfig+0x348>
 80033aa:	2308      	movs	r3, #8
 80033ac:	77fb      	strb	r3, [r7, #31]
 80033ae:	e0c3      	b.n	8003538 <UART_SetConfig+0x348>
 80033b0:	2310      	movs	r3, #16
 80033b2:	77fb      	strb	r3, [r7, #31]
 80033b4:	e0c0      	b.n	8003538 <UART_SetConfig+0x348>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4a44      	ldr	r2, [pc, #272]	@ (80034cc <UART_SetConfig+0x2dc>)
 80033bc:	4293      	cmp	r3, r2
 80033be:	d125      	bne.n	800340c <UART_SetConfig+0x21c>
 80033c0:	4b3e      	ldr	r3, [pc, #248]	@ (80034bc <UART_SetConfig+0x2cc>)
 80033c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80033ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80033ce:	d017      	beq.n	8003400 <UART_SetConfig+0x210>
 80033d0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80033d4:	d817      	bhi.n	8003406 <UART_SetConfig+0x216>
 80033d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80033da:	d00b      	beq.n	80033f4 <UART_SetConfig+0x204>
 80033dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80033e0:	d811      	bhi.n	8003406 <UART_SetConfig+0x216>
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d003      	beq.n	80033ee <UART_SetConfig+0x1fe>
 80033e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80033ea:	d006      	beq.n	80033fa <UART_SetConfig+0x20a>
 80033ec:	e00b      	b.n	8003406 <UART_SetConfig+0x216>
 80033ee:	2300      	movs	r3, #0
 80033f0:	77fb      	strb	r3, [r7, #31]
 80033f2:	e0a1      	b.n	8003538 <UART_SetConfig+0x348>
 80033f4:	2302      	movs	r3, #2
 80033f6:	77fb      	strb	r3, [r7, #31]
 80033f8:	e09e      	b.n	8003538 <UART_SetConfig+0x348>
 80033fa:	2304      	movs	r3, #4
 80033fc:	77fb      	strb	r3, [r7, #31]
 80033fe:	e09b      	b.n	8003538 <UART_SetConfig+0x348>
 8003400:	2308      	movs	r3, #8
 8003402:	77fb      	strb	r3, [r7, #31]
 8003404:	e098      	b.n	8003538 <UART_SetConfig+0x348>
 8003406:	2310      	movs	r3, #16
 8003408:	77fb      	strb	r3, [r7, #31]
 800340a:	e095      	b.n	8003538 <UART_SetConfig+0x348>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a2f      	ldr	r2, [pc, #188]	@ (80034d0 <UART_SetConfig+0x2e0>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d125      	bne.n	8003462 <UART_SetConfig+0x272>
 8003416:	4b29      	ldr	r3, [pc, #164]	@ (80034bc <UART_SetConfig+0x2cc>)
 8003418:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800341c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003420:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003424:	d017      	beq.n	8003456 <UART_SetConfig+0x266>
 8003426:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800342a:	d817      	bhi.n	800345c <UART_SetConfig+0x26c>
 800342c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003430:	d00b      	beq.n	800344a <UART_SetConfig+0x25a>
 8003432:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003436:	d811      	bhi.n	800345c <UART_SetConfig+0x26c>
 8003438:	2b00      	cmp	r3, #0
 800343a:	d003      	beq.n	8003444 <UART_SetConfig+0x254>
 800343c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003440:	d006      	beq.n	8003450 <UART_SetConfig+0x260>
 8003442:	e00b      	b.n	800345c <UART_SetConfig+0x26c>
 8003444:	2301      	movs	r3, #1
 8003446:	77fb      	strb	r3, [r7, #31]
 8003448:	e076      	b.n	8003538 <UART_SetConfig+0x348>
 800344a:	2302      	movs	r3, #2
 800344c:	77fb      	strb	r3, [r7, #31]
 800344e:	e073      	b.n	8003538 <UART_SetConfig+0x348>
 8003450:	2304      	movs	r3, #4
 8003452:	77fb      	strb	r3, [r7, #31]
 8003454:	e070      	b.n	8003538 <UART_SetConfig+0x348>
 8003456:	2308      	movs	r3, #8
 8003458:	77fb      	strb	r3, [r7, #31]
 800345a:	e06d      	b.n	8003538 <UART_SetConfig+0x348>
 800345c:	2310      	movs	r3, #16
 800345e:	77fb      	strb	r3, [r7, #31]
 8003460:	e06a      	b.n	8003538 <UART_SetConfig+0x348>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4a1b      	ldr	r2, [pc, #108]	@ (80034d4 <UART_SetConfig+0x2e4>)
 8003468:	4293      	cmp	r3, r2
 800346a:	d138      	bne.n	80034de <UART_SetConfig+0x2ee>
 800346c:	4b13      	ldr	r3, [pc, #76]	@ (80034bc <UART_SetConfig+0x2cc>)
 800346e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003472:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8003476:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800347a:	d017      	beq.n	80034ac <UART_SetConfig+0x2bc>
 800347c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003480:	d82a      	bhi.n	80034d8 <UART_SetConfig+0x2e8>
 8003482:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003486:	d00b      	beq.n	80034a0 <UART_SetConfig+0x2b0>
 8003488:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800348c:	d824      	bhi.n	80034d8 <UART_SetConfig+0x2e8>
 800348e:	2b00      	cmp	r3, #0
 8003490:	d003      	beq.n	800349a <UART_SetConfig+0x2aa>
 8003492:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003496:	d006      	beq.n	80034a6 <UART_SetConfig+0x2b6>
 8003498:	e01e      	b.n	80034d8 <UART_SetConfig+0x2e8>
 800349a:	2300      	movs	r3, #0
 800349c:	77fb      	strb	r3, [r7, #31]
 800349e:	e04b      	b.n	8003538 <UART_SetConfig+0x348>
 80034a0:	2302      	movs	r3, #2
 80034a2:	77fb      	strb	r3, [r7, #31]
 80034a4:	e048      	b.n	8003538 <UART_SetConfig+0x348>
 80034a6:	2304      	movs	r3, #4
 80034a8:	77fb      	strb	r3, [r7, #31]
 80034aa:	e045      	b.n	8003538 <UART_SetConfig+0x348>
 80034ac:	2308      	movs	r3, #8
 80034ae:	77fb      	strb	r3, [r7, #31]
 80034b0:	e042      	b.n	8003538 <UART_SetConfig+0x348>
 80034b2:	bf00      	nop
 80034b4:	efff69f3 	.word	0xefff69f3
 80034b8:	40011000 	.word	0x40011000
 80034bc:	40023800 	.word	0x40023800
 80034c0:	40004400 	.word	0x40004400
 80034c4:	40004800 	.word	0x40004800
 80034c8:	40004c00 	.word	0x40004c00
 80034cc:	40005000 	.word	0x40005000
 80034d0:	40011400 	.word	0x40011400
 80034d4:	40007800 	.word	0x40007800
 80034d8:	2310      	movs	r3, #16
 80034da:	77fb      	strb	r3, [r7, #31]
 80034dc:	e02c      	b.n	8003538 <UART_SetConfig+0x348>
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a72      	ldr	r2, [pc, #456]	@ (80036ac <UART_SetConfig+0x4bc>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d125      	bne.n	8003534 <UART_SetConfig+0x344>
 80034e8:	4b71      	ldr	r3, [pc, #452]	@ (80036b0 <UART_SetConfig+0x4c0>)
 80034ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034ee:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80034f2:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80034f6:	d017      	beq.n	8003528 <UART_SetConfig+0x338>
 80034f8:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80034fc:	d817      	bhi.n	800352e <UART_SetConfig+0x33e>
 80034fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003502:	d00b      	beq.n	800351c <UART_SetConfig+0x32c>
 8003504:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003508:	d811      	bhi.n	800352e <UART_SetConfig+0x33e>
 800350a:	2b00      	cmp	r3, #0
 800350c:	d003      	beq.n	8003516 <UART_SetConfig+0x326>
 800350e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003512:	d006      	beq.n	8003522 <UART_SetConfig+0x332>
 8003514:	e00b      	b.n	800352e <UART_SetConfig+0x33e>
 8003516:	2300      	movs	r3, #0
 8003518:	77fb      	strb	r3, [r7, #31]
 800351a:	e00d      	b.n	8003538 <UART_SetConfig+0x348>
 800351c:	2302      	movs	r3, #2
 800351e:	77fb      	strb	r3, [r7, #31]
 8003520:	e00a      	b.n	8003538 <UART_SetConfig+0x348>
 8003522:	2304      	movs	r3, #4
 8003524:	77fb      	strb	r3, [r7, #31]
 8003526:	e007      	b.n	8003538 <UART_SetConfig+0x348>
 8003528:	2308      	movs	r3, #8
 800352a:	77fb      	strb	r3, [r7, #31]
 800352c:	e004      	b.n	8003538 <UART_SetConfig+0x348>
 800352e:	2310      	movs	r3, #16
 8003530:	77fb      	strb	r3, [r7, #31]
 8003532:	e001      	b.n	8003538 <UART_SetConfig+0x348>
 8003534:	2310      	movs	r3, #16
 8003536:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	69db      	ldr	r3, [r3, #28]
 800353c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003540:	d15b      	bne.n	80035fa <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8003542:	7ffb      	ldrb	r3, [r7, #31]
 8003544:	2b08      	cmp	r3, #8
 8003546:	d828      	bhi.n	800359a <UART_SetConfig+0x3aa>
 8003548:	a201      	add	r2, pc, #4	@ (adr r2, 8003550 <UART_SetConfig+0x360>)
 800354a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800354e:	bf00      	nop
 8003550:	08003575 	.word	0x08003575
 8003554:	0800357d 	.word	0x0800357d
 8003558:	08003585 	.word	0x08003585
 800355c:	0800359b 	.word	0x0800359b
 8003560:	0800358b 	.word	0x0800358b
 8003564:	0800359b 	.word	0x0800359b
 8003568:	0800359b 	.word	0x0800359b
 800356c:	0800359b 	.word	0x0800359b
 8003570:	08003593 	.word	0x08003593
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003574:	f7ff f94c 	bl	8002810 <HAL_RCC_GetPCLK1Freq>
 8003578:	61b8      	str	r0, [r7, #24]
        break;
 800357a:	e013      	b.n	80035a4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800357c:	f7ff f95c 	bl	8002838 <HAL_RCC_GetPCLK2Freq>
 8003580:	61b8      	str	r0, [r7, #24]
        break;
 8003582:	e00f      	b.n	80035a4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003584:	4b4b      	ldr	r3, [pc, #300]	@ (80036b4 <UART_SetConfig+0x4c4>)
 8003586:	61bb      	str	r3, [r7, #24]
        break;
 8003588:	e00c      	b.n	80035a4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800358a:	f7ff f86f 	bl	800266c <HAL_RCC_GetSysClockFreq>
 800358e:	61b8      	str	r0, [r7, #24]
        break;
 8003590:	e008      	b.n	80035a4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003592:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003596:	61bb      	str	r3, [r7, #24]
        break;
 8003598:	e004      	b.n	80035a4 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800359a:	2300      	movs	r3, #0
 800359c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800359e:	2301      	movs	r3, #1
 80035a0:	77bb      	strb	r3, [r7, #30]
        break;
 80035a2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80035a4:	69bb      	ldr	r3, [r7, #24]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d074      	beq.n	8003694 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80035aa:	69bb      	ldr	r3, [r7, #24]
 80035ac:	005a      	lsls	r2, r3, #1
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	085b      	lsrs	r3, r3, #1
 80035b4:	441a      	add	r2, r3
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80035be:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80035c0:	693b      	ldr	r3, [r7, #16]
 80035c2:	2b0f      	cmp	r3, #15
 80035c4:	d916      	bls.n	80035f4 <UART_SetConfig+0x404>
 80035c6:	693b      	ldr	r3, [r7, #16]
 80035c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035cc:	d212      	bcs.n	80035f4 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80035ce:	693b      	ldr	r3, [r7, #16]
 80035d0:	b29b      	uxth	r3, r3
 80035d2:	f023 030f 	bic.w	r3, r3, #15
 80035d6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80035d8:	693b      	ldr	r3, [r7, #16]
 80035da:	085b      	lsrs	r3, r3, #1
 80035dc:	b29b      	uxth	r3, r3
 80035de:	f003 0307 	and.w	r3, r3, #7
 80035e2:	b29a      	uxth	r2, r3
 80035e4:	89fb      	ldrh	r3, [r7, #14]
 80035e6:	4313      	orrs	r3, r2
 80035e8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	89fa      	ldrh	r2, [r7, #14]
 80035f0:	60da      	str	r2, [r3, #12]
 80035f2:	e04f      	b.n	8003694 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80035f4:	2301      	movs	r3, #1
 80035f6:	77bb      	strb	r3, [r7, #30]
 80035f8:	e04c      	b.n	8003694 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80035fa:	7ffb      	ldrb	r3, [r7, #31]
 80035fc:	2b08      	cmp	r3, #8
 80035fe:	d828      	bhi.n	8003652 <UART_SetConfig+0x462>
 8003600:	a201      	add	r2, pc, #4	@ (adr r2, 8003608 <UART_SetConfig+0x418>)
 8003602:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003606:	bf00      	nop
 8003608:	0800362d 	.word	0x0800362d
 800360c:	08003635 	.word	0x08003635
 8003610:	0800363d 	.word	0x0800363d
 8003614:	08003653 	.word	0x08003653
 8003618:	08003643 	.word	0x08003643
 800361c:	08003653 	.word	0x08003653
 8003620:	08003653 	.word	0x08003653
 8003624:	08003653 	.word	0x08003653
 8003628:	0800364b 	.word	0x0800364b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800362c:	f7ff f8f0 	bl	8002810 <HAL_RCC_GetPCLK1Freq>
 8003630:	61b8      	str	r0, [r7, #24]
        break;
 8003632:	e013      	b.n	800365c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003634:	f7ff f900 	bl	8002838 <HAL_RCC_GetPCLK2Freq>
 8003638:	61b8      	str	r0, [r7, #24]
        break;
 800363a:	e00f      	b.n	800365c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800363c:	4b1d      	ldr	r3, [pc, #116]	@ (80036b4 <UART_SetConfig+0x4c4>)
 800363e:	61bb      	str	r3, [r7, #24]
        break;
 8003640:	e00c      	b.n	800365c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003642:	f7ff f813 	bl	800266c <HAL_RCC_GetSysClockFreq>
 8003646:	61b8      	str	r0, [r7, #24]
        break;
 8003648:	e008      	b.n	800365c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800364a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800364e:	61bb      	str	r3, [r7, #24]
        break;
 8003650:	e004      	b.n	800365c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8003652:	2300      	movs	r3, #0
 8003654:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003656:	2301      	movs	r3, #1
 8003658:	77bb      	strb	r3, [r7, #30]
        break;
 800365a:	bf00      	nop
    }

    if (pclk != 0U)
 800365c:	69bb      	ldr	r3, [r7, #24]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d018      	beq.n	8003694 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	085a      	lsrs	r2, r3, #1
 8003668:	69bb      	ldr	r3, [r7, #24]
 800366a:	441a      	add	r2, r3
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	fbb2 f3f3 	udiv	r3, r2, r3
 8003674:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003676:	693b      	ldr	r3, [r7, #16]
 8003678:	2b0f      	cmp	r3, #15
 800367a:	d909      	bls.n	8003690 <UART_SetConfig+0x4a0>
 800367c:	693b      	ldr	r3, [r7, #16]
 800367e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003682:	d205      	bcs.n	8003690 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003684:	693b      	ldr	r3, [r7, #16]
 8003686:	b29a      	uxth	r2, r3
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	60da      	str	r2, [r3, #12]
 800368e:	e001      	b.n	8003694 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003690:	2301      	movs	r3, #1
 8003692:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2200      	movs	r2, #0
 8003698:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2200      	movs	r2, #0
 800369e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80036a0:	7fbb      	ldrb	r3, [r7, #30]
}
 80036a2:	4618      	mov	r0, r3
 80036a4:	3720      	adds	r7, #32
 80036a6:	46bd      	mov	sp, r7
 80036a8:	bd80      	pop	{r7, pc}
 80036aa:	bf00      	nop
 80036ac:	40007c00 	.word	0x40007c00
 80036b0:	40023800 	.word	0x40023800
 80036b4:	00f42400 	.word	0x00f42400

080036b8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80036b8:	b480      	push	{r7}
 80036ba:	b083      	sub	sp, #12
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036c4:	f003 0308 	and.w	r3, r3, #8
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d00a      	beq.n	80036e2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	430a      	orrs	r2, r1
 80036e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036e6:	f003 0301 	and.w	r3, r3, #1
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d00a      	beq.n	8003704 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	430a      	orrs	r2, r1
 8003702:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003708:	f003 0302 	and.w	r3, r3, #2
 800370c:	2b00      	cmp	r3, #0
 800370e:	d00a      	beq.n	8003726 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	430a      	orrs	r2, r1
 8003724:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800372a:	f003 0304 	and.w	r3, r3, #4
 800372e:	2b00      	cmp	r3, #0
 8003730:	d00a      	beq.n	8003748 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	430a      	orrs	r2, r1
 8003746:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800374c:	f003 0310 	and.w	r3, r3, #16
 8003750:	2b00      	cmp	r3, #0
 8003752:	d00a      	beq.n	800376a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	689b      	ldr	r3, [r3, #8]
 800375a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	430a      	orrs	r2, r1
 8003768:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800376e:	f003 0320 	and.w	r3, r3, #32
 8003772:	2b00      	cmp	r3, #0
 8003774:	d00a      	beq.n	800378c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	689b      	ldr	r3, [r3, #8]
 800377c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	430a      	orrs	r2, r1
 800378a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003790:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003794:	2b00      	cmp	r3, #0
 8003796:	d01a      	beq.n	80037ce <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	430a      	orrs	r2, r1
 80037ac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80037b6:	d10a      	bne.n	80037ce <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	430a      	orrs	r2, r1
 80037cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d00a      	beq.n	80037f0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	430a      	orrs	r2, r1
 80037ee:	605a      	str	r2, [r3, #4]
  }
}
 80037f0:	bf00      	nop
 80037f2:	370c      	adds	r7, #12
 80037f4:	46bd      	mov	sp, r7
 80037f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fa:	4770      	bx	lr

080037fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b08c      	sub	sp, #48	@ 0x30
 8003800:	af02      	add	r7, sp, #8
 8003802:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2200      	movs	r2, #0
 8003808:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800380c:	f7fd fda0 	bl	8001350 <HAL_GetTick>
 8003810:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f003 0308 	and.w	r3, r3, #8
 800381c:	2b08      	cmp	r3, #8
 800381e:	d12e      	bne.n	800387e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003820:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003824:	9300      	str	r3, [sp, #0]
 8003826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003828:	2200      	movs	r2, #0
 800382a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800382e:	6878      	ldr	r0, [r7, #4]
 8003830:	f000 f83b 	bl	80038aa <UART_WaitOnFlagUntilTimeout>
 8003834:	4603      	mov	r3, r0
 8003836:	2b00      	cmp	r3, #0
 8003838:	d021      	beq.n	800387e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003840:	693b      	ldr	r3, [r7, #16]
 8003842:	e853 3f00 	ldrex	r3, [r3]
 8003846:	60fb      	str	r3, [r7, #12]
   return(result);
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800384e:	623b      	str	r3, [r7, #32]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	461a      	mov	r2, r3
 8003856:	6a3b      	ldr	r3, [r7, #32]
 8003858:	61fb      	str	r3, [r7, #28]
 800385a:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800385c:	69b9      	ldr	r1, [r7, #24]
 800385e:	69fa      	ldr	r2, [r7, #28]
 8003860:	e841 2300 	strex	r3, r2, [r1]
 8003864:	617b      	str	r3, [r7, #20]
   return(result);
 8003866:	697b      	ldr	r3, [r7, #20]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d1e6      	bne.n	800383a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2220      	movs	r2, #32
 8003870:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2200      	movs	r2, #0
 8003876:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800387a:	2303      	movs	r3, #3
 800387c:	e011      	b.n	80038a2 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2220      	movs	r2, #32
 8003882:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2220      	movs	r2, #32
 8003888:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2200      	movs	r2, #0
 8003890:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2200      	movs	r2, #0
 8003896:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2200      	movs	r2, #0
 800389c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80038a0:	2300      	movs	r3, #0
}
 80038a2:	4618      	mov	r0, r3
 80038a4:	3728      	adds	r7, #40	@ 0x28
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bd80      	pop	{r7, pc}

080038aa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80038aa:	b580      	push	{r7, lr}
 80038ac:	b084      	sub	sp, #16
 80038ae:	af00      	add	r7, sp, #0
 80038b0:	60f8      	str	r0, [r7, #12]
 80038b2:	60b9      	str	r1, [r7, #8]
 80038b4:	603b      	str	r3, [r7, #0]
 80038b6:	4613      	mov	r3, r2
 80038b8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80038ba:	e04f      	b.n	800395c <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038bc:	69bb      	ldr	r3, [r7, #24]
 80038be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038c2:	d04b      	beq.n	800395c <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038c4:	f7fd fd44 	bl	8001350 <HAL_GetTick>
 80038c8:	4602      	mov	r2, r0
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	1ad3      	subs	r3, r2, r3
 80038ce:	69ba      	ldr	r2, [r7, #24]
 80038d0:	429a      	cmp	r2, r3
 80038d2:	d302      	bcc.n	80038da <UART_WaitOnFlagUntilTimeout+0x30>
 80038d4:	69bb      	ldr	r3, [r7, #24]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d101      	bne.n	80038de <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80038da:	2303      	movs	r3, #3
 80038dc:	e04e      	b.n	800397c <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f003 0304 	and.w	r3, r3, #4
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d037      	beq.n	800395c <UART_WaitOnFlagUntilTimeout+0xb2>
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	2b80      	cmp	r3, #128	@ 0x80
 80038f0:	d034      	beq.n	800395c <UART_WaitOnFlagUntilTimeout+0xb2>
 80038f2:	68bb      	ldr	r3, [r7, #8]
 80038f4:	2b40      	cmp	r3, #64	@ 0x40
 80038f6:	d031      	beq.n	800395c <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	69db      	ldr	r3, [r3, #28]
 80038fe:	f003 0308 	and.w	r3, r3, #8
 8003902:	2b08      	cmp	r3, #8
 8003904:	d110      	bne.n	8003928 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	2208      	movs	r2, #8
 800390c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800390e:	68f8      	ldr	r0, [r7, #12]
 8003910:	f000 f838 	bl	8003984 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	2208      	movs	r2, #8
 8003918:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	2200      	movs	r2, #0
 8003920:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8003924:	2301      	movs	r3, #1
 8003926:	e029      	b.n	800397c <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	69db      	ldr	r3, [r3, #28]
 800392e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003932:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003936:	d111      	bne.n	800395c <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003940:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003942:	68f8      	ldr	r0, [r7, #12]
 8003944:	f000 f81e 	bl	8003984 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	2220      	movs	r2, #32
 800394c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	2200      	movs	r2, #0
 8003954:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8003958:	2303      	movs	r3, #3
 800395a:	e00f      	b.n	800397c <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	69da      	ldr	r2, [r3, #28]
 8003962:	68bb      	ldr	r3, [r7, #8]
 8003964:	4013      	ands	r3, r2
 8003966:	68ba      	ldr	r2, [r7, #8]
 8003968:	429a      	cmp	r2, r3
 800396a:	bf0c      	ite	eq
 800396c:	2301      	moveq	r3, #1
 800396e:	2300      	movne	r3, #0
 8003970:	b2db      	uxtb	r3, r3
 8003972:	461a      	mov	r2, r3
 8003974:	79fb      	ldrb	r3, [r7, #7]
 8003976:	429a      	cmp	r2, r3
 8003978:	d0a0      	beq.n	80038bc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800397a:	2300      	movs	r3, #0
}
 800397c:	4618      	mov	r0, r3
 800397e:	3710      	adds	r7, #16
 8003980:	46bd      	mov	sp, r7
 8003982:	bd80      	pop	{r7, pc}

08003984 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003984:	b480      	push	{r7}
 8003986:	b095      	sub	sp, #84	@ 0x54
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003992:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003994:	e853 3f00 	ldrex	r3, [r3]
 8003998:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800399a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800399c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80039a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	461a      	mov	r2, r3
 80039a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80039aa:	643b      	str	r3, [r7, #64]	@ 0x40
 80039ac:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039ae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80039b0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80039b2:	e841 2300 	strex	r3, r2, [r1]
 80039b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80039b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d1e6      	bne.n	800398c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	3308      	adds	r3, #8
 80039c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039c6:	6a3b      	ldr	r3, [r7, #32]
 80039c8:	e853 3f00 	ldrex	r3, [r3]
 80039cc:	61fb      	str	r3, [r7, #28]
   return(result);
 80039ce:	69fb      	ldr	r3, [r7, #28]
 80039d0:	f023 0301 	bic.w	r3, r3, #1
 80039d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	3308      	adds	r3, #8
 80039dc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80039de:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80039e0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039e2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80039e4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80039e6:	e841 2300 	strex	r3, r2, [r1]
 80039ea:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80039ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d1e5      	bne.n	80039be <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039f6:	2b01      	cmp	r3, #1
 80039f8:	d118      	bne.n	8003a2c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	e853 3f00 	ldrex	r3, [r3]
 8003a06:	60bb      	str	r3, [r7, #8]
   return(result);
 8003a08:	68bb      	ldr	r3, [r7, #8]
 8003a0a:	f023 0310 	bic.w	r3, r3, #16
 8003a0e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	461a      	mov	r2, r3
 8003a16:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a18:	61bb      	str	r3, [r7, #24]
 8003a1a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a1c:	6979      	ldr	r1, [r7, #20]
 8003a1e:	69ba      	ldr	r2, [r7, #24]
 8003a20:	e841 2300 	strex	r3, r2, [r1]
 8003a24:	613b      	str	r3, [r7, #16]
   return(result);
 8003a26:	693b      	ldr	r3, [r7, #16]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d1e6      	bne.n	80039fa <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2220      	movs	r2, #32
 8003a30:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2200      	movs	r2, #0
 8003a38:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003a40:	bf00      	nop
 8003a42:	3754      	adds	r7, #84	@ 0x54
 8003a44:	46bd      	mov	sp, r7
 8003a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4a:	4770      	bx	lr

08003a4c <tc_aes128_set_decrypt_key>:
	0x17, 0x2b, 0x04, 0x7e, 0xba, 0x77, 0xd6, 0x26, 0xe1, 0x69, 0x14, 0x63,
	0x55, 0x21, 0x0c, 0x7d
};

int tc_aes128_set_decrypt_key(TCAesKeySched_t s, const uint8_t *k)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b082      	sub	sp, #8
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
 8003a54:	6039      	str	r1, [r7, #0]
	return tc_aes128_set_encrypt_key(s, k);
 8003a56:	6839      	ldr	r1, [r7, #0]
 8003a58:	6878      	ldr	r0, [r7, #4]
 8003a5a:	f000 fbef 	bl	800423c <tc_aes128_set_encrypt_key>
 8003a5e:	4603      	mov	r3, r0
}
 8003a60:	4618      	mov	r0, r3
 8003a62:	3708      	adds	r7, #8
 8003a64:	46bd      	mov	sp, r7
 8003a66:	bd80      	pop	{r7, pc}

08003a68 <mult_row_column>:
#define multb(a)(mult8(a)^_double_byte(a)^(a))
#define multd(a)(mult8(a)^_double_byte(_double_byte(a))^(a))
#define multe(a)(mult8(a)^_double_byte(_double_byte(a))^_double_byte(a))

static inline void mult_row_column(uint8_t *out, const uint8_t *in)
{
 8003a68:	b5b0      	push	{r4, r5, r7, lr}
 8003a6a:	b082      	sub	sp, #8
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
 8003a70:	6039      	str	r1, [r7, #0]
	out[0] = multe(in[0]) ^ multb(in[1]) ^ multd(in[2]) ^ mult9(in[3]);
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	781b      	ldrb	r3, [r3, #0]
 8003a76:	4618      	mov	r0, r3
 8003a78:	f002 fd0e 	bl	8006498 <_double_byte>
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	4618      	mov	r0, r3
 8003a80:	f002 fd0a 	bl	8006498 <_double_byte>
 8003a84:	4603      	mov	r3, r0
 8003a86:	4618      	mov	r0, r3
 8003a88:	f002 fd06 	bl	8006498 <_double_byte>
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	461c      	mov	r4, r3
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	781b      	ldrb	r3, [r3, #0]
 8003a94:	4618      	mov	r0, r3
 8003a96:	f002 fcff 	bl	8006498 <_double_byte>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	f002 fcfb 	bl	8006498 <_double_byte>
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	4063      	eors	r3, r4
 8003aa6:	b2dc      	uxtb	r4, r3
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	781b      	ldrb	r3, [r3, #0]
 8003aac:	4618      	mov	r0, r3
 8003aae:	f002 fcf3 	bl	8006498 <_double_byte>
 8003ab2:	4603      	mov	r3, r0
 8003ab4:	4063      	eors	r3, r4
 8003ab6:	b2dc      	uxtb	r4, r3
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	3301      	adds	r3, #1
 8003abc:	781b      	ldrb	r3, [r3, #0]
 8003abe:	4618      	mov	r0, r3
 8003ac0:	f002 fcea 	bl	8006498 <_double_byte>
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	f002 fce6 	bl	8006498 <_double_byte>
 8003acc:	4603      	mov	r3, r0
 8003ace:	4618      	mov	r0, r3
 8003ad0:	f002 fce2 	bl	8006498 <_double_byte>
 8003ad4:	4603      	mov	r3, r0
 8003ad6:	461d      	mov	r5, r3
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	3301      	adds	r3, #1
 8003adc:	781b      	ldrb	r3, [r3, #0]
 8003ade:	4618      	mov	r0, r3
 8003ae0:	f002 fcda 	bl	8006498 <_double_byte>
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	406b      	eors	r3, r5
 8003ae8:	b2da      	uxtb	r2, r3
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	3301      	adds	r3, #1
 8003aee:	781b      	ldrb	r3, [r3, #0]
 8003af0:	4053      	eors	r3, r2
 8003af2:	b2db      	uxtb	r3, r3
 8003af4:	4063      	eors	r3, r4
 8003af6:	b2dc      	uxtb	r4, r3
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	3302      	adds	r3, #2
 8003afc:	781b      	ldrb	r3, [r3, #0]
 8003afe:	4618      	mov	r0, r3
 8003b00:	f002 fcca 	bl	8006498 <_double_byte>
 8003b04:	4603      	mov	r3, r0
 8003b06:	4618      	mov	r0, r3
 8003b08:	f002 fcc6 	bl	8006498 <_double_byte>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	4618      	mov	r0, r3
 8003b10:	f002 fcc2 	bl	8006498 <_double_byte>
 8003b14:	4603      	mov	r3, r0
 8003b16:	461d      	mov	r5, r3
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	3302      	adds	r3, #2
 8003b1c:	781b      	ldrb	r3, [r3, #0]
 8003b1e:	4618      	mov	r0, r3
 8003b20:	f002 fcba 	bl	8006498 <_double_byte>
 8003b24:	4603      	mov	r3, r0
 8003b26:	4618      	mov	r0, r3
 8003b28:	f002 fcb6 	bl	8006498 <_double_byte>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	406b      	eors	r3, r5
 8003b30:	b2da      	uxtb	r2, r3
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	3302      	adds	r3, #2
 8003b36:	781b      	ldrb	r3, [r3, #0]
 8003b38:	4053      	eors	r3, r2
 8003b3a:	b2db      	uxtb	r3, r3
 8003b3c:	4063      	eors	r3, r4
 8003b3e:	b2dc      	uxtb	r4, r3
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	3303      	adds	r3, #3
 8003b44:	781b      	ldrb	r3, [r3, #0]
 8003b46:	4618      	mov	r0, r3
 8003b48:	f002 fca6 	bl	8006498 <_double_byte>
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f002 fca2 	bl	8006498 <_double_byte>
 8003b54:	4603      	mov	r3, r0
 8003b56:	4618      	mov	r0, r3
 8003b58:	f002 fc9e 	bl	8006498 <_double_byte>
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	461a      	mov	r2, r3
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	3303      	adds	r3, #3
 8003b64:	781b      	ldrb	r3, [r3, #0]
 8003b66:	4053      	eors	r3, r2
 8003b68:	b2db      	uxtb	r3, r3
 8003b6a:	4063      	eors	r3, r4
 8003b6c:	b2da      	uxtb	r2, r3
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	701a      	strb	r2, [r3, #0]
	out[1] = mult9(in[0]) ^ multe(in[1]) ^ multb(in[2]) ^ multd(in[3]);
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	781b      	ldrb	r3, [r3, #0]
 8003b76:	4618      	mov	r0, r3
 8003b78:	f002 fc8e 	bl	8006498 <_double_byte>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	4618      	mov	r0, r3
 8003b80:	f002 fc8a 	bl	8006498 <_double_byte>
 8003b84:	4603      	mov	r3, r0
 8003b86:	4618      	mov	r0, r3
 8003b88:	f002 fc86 	bl	8006498 <_double_byte>
 8003b8c:	4603      	mov	r3, r0
 8003b8e:	461a      	mov	r2, r3
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	781b      	ldrb	r3, [r3, #0]
 8003b94:	4053      	eors	r3, r2
 8003b96:	b2dc      	uxtb	r4, r3
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	3301      	adds	r3, #1
 8003b9c:	781b      	ldrb	r3, [r3, #0]
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	f002 fc7a 	bl	8006498 <_double_byte>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	f002 fc76 	bl	8006498 <_double_byte>
 8003bac:	4603      	mov	r3, r0
 8003bae:	4618      	mov	r0, r3
 8003bb0:	f002 fc72 	bl	8006498 <_double_byte>
 8003bb4:	4603      	mov	r3, r0
 8003bb6:	461d      	mov	r5, r3
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	3301      	adds	r3, #1
 8003bbc:	781b      	ldrb	r3, [r3, #0]
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	f002 fc6a 	bl	8006498 <_double_byte>
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	f002 fc66 	bl	8006498 <_double_byte>
 8003bcc:	4603      	mov	r3, r0
 8003bce:	406b      	eors	r3, r5
 8003bd0:	b2dd      	uxtb	r5, r3
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	3301      	adds	r3, #1
 8003bd6:	781b      	ldrb	r3, [r3, #0]
 8003bd8:	4618      	mov	r0, r3
 8003bda:	f002 fc5d 	bl	8006498 <_double_byte>
 8003bde:	4603      	mov	r3, r0
 8003be0:	406b      	eors	r3, r5
 8003be2:	b2db      	uxtb	r3, r3
 8003be4:	4063      	eors	r3, r4
 8003be6:	b2dc      	uxtb	r4, r3
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	3302      	adds	r3, #2
 8003bec:	781b      	ldrb	r3, [r3, #0]
 8003bee:	4618      	mov	r0, r3
 8003bf0:	f002 fc52 	bl	8006498 <_double_byte>
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	f002 fc4e 	bl	8006498 <_double_byte>
 8003bfc:	4603      	mov	r3, r0
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f002 fc4a 	bl	8006498 <_double_byte>
 8003c04:	4603      	mov	r3, r0
 8003c06:	461d      	mov	r5, r3
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	3302      	adds	r3, #2
 8003c0c:	781b      	ldrb	r3, [r3, #0]
 8003c0e:	4618      	mov	r0, r3
 8003c10:	f002 fc42 	bl	8006498 <_double_byte>
 8003c14:	4603      	mov	r3, r0
 8003c16:	406b      	eors	r3, r5
 8003c18:	b2da      	uxtb	r2, r3
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	3302      	adds	r3, #2
 8003c1e:	781b      	ldrb	r3, [r3, #0]
 8003c20:	4053      	eors	r3, r2
 8003c22:	b2db      	uxtb	r3, r3
 8003c24:	4063      	eors	r3, r4
 8003c26:	b2dc      	uxtb	r4, r3
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	3303      	adds	r3, #3
 8003c2c:	781b      	ldrb	r3, [r3, #0]
 8003c2e:	4618      	mov	r0, r3
 8003c30:	f002 fc32 	bl	8006498 <_double_byte>
 8003c34:	4603      	mov	r3, r0
 8003c36:	4618      	mov	r0, r3
 8003c38:	f002 fc2e 	bl	8006498 <_double_byte>
 8003c3c:	4603      	mov	r3, r0
 8003c3e:	4618      	mov	r0, r3
 8003c40:	f002 fc2a 	bl	8006498 <_double_byte>
 8003c44:	4603      	mov	r3, r0
 8003c46:	461d      	mov	r5, r3
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	3303      	adds	r3, #3
 8003c4c:	781b      	ldrb	r3, [r3, #0]
 8003c4e:	4618      	mov	r0, r3
 8003c50:	f002 fc22 	bl	8006498 <_double_byte>
 8003c54:	4603      	mov	r3, r0
 8003c56:	4618      	mov	r0, r3
 8003c58:	f002 fc1e 	bl	8006498 <_double_byte>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	406b      	eors	r3, r5
 8003c60:	b2da      	uxtb	r2, r3
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	3303      	adds	r3, #3
 8003c66:	781b      	ldrb	r3, [r3, #0]
 8003c68:	4053      	eors	r3, r2
 8003c6a:	b2da      	uxtb	r2, r3
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	3301      	adds	r3, #1
 8003c70:	4062      	eors	r2, r4
 8003c72:	b2d2      	uxtb	r2, r2
 8003c74:	701a      	strb	r2, [r3, #0]
	out[2] = multd(in[0]) ^ mult9(in[1]) ^ multe(in[2]) ^ multb(in[3]);
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	781b      	ldrb	r3, [r3, #0]
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	f002 fc0c 	bl	8006498 <_double_byte>
 8003c80:	4603      	mov	r3, r0
 8003c82:	4618      	mov	r0, r3
 8003c84:	f002 fc08 	bl	8006498 <_double_byte>
 8003c88:	4603      	mov	r3, r0
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	f002 fc04 	bl	8006498 <_double_byte>
 8003c90:	4603      	mov	r3, r0
 8003c92:	461c      	mov	r4, r3
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	781b      	ldrb	r3, [r3, #0]
 8003c98:	4618      	mov	r0, r3
 8003c9a:	f002 fbfd 	bl	8006498 <_double_byte>
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	f002 fbf9 	bl	8006498 <_double_byte>
 8003ca6:	4603      	mov	r3, r0
 8003ca8:	4063      	eors	r3, r4
 8003caa:	b2da      	uxtb	r2, r3
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	781b      	ldrb	r3, [r3, #0]
 8003cb0:	4053      	eors	r3, r2
 8003cb2:	b2dc      	uxtb	r4, r3
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	3301      	adds	r3, #1
 8003cb8:	781b      	ldrb	r3, [r3, #0]
 8003cba:	4618      	mov	r0, r3
 8003cbc:	f002 fbec 	bl	8006498 <_double_byte>
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	f002 fbe8 	bl	8006498 <_double_byte>
 8003cc8:	4603      	mov	r3, r0
 8003cca:	4618      	mov	r0, r3
 8003ccc:	f002 fbe4 	bl	8006498 <_double_byte>
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	461a      	mov	r2, r3
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	3301      	adds	r3, #1
 8003cd8:	781b      	ldrb	r3, [r3, #0]
 8003cda:	4053      	eors	r3, r2
 8003cdc:	b2db      	uxtb	r3, r3
 8003cde:	4063      	eors	r3, r4
 8003ce0:	b2dc      	uxtb	r4, r3
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	3302      	adds	r3, #2
 8003ce6:	781b      	ldrb	r3, [r3, #0]
 8003ce8:	4618      	mov	r0, r3
 8003cea:	f002 fbd5 	bl	8006498 <_double_byte>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	f002 fbd1 	bl	8006498 <_double_byte>
 8003cf6:	4603      	mov	r3, r0
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	f002 fbcd 	bl	8006498 <_double_byte>
 8003cfe:	4603      	mov	r3, r0
 8003d00:	461d      	mov	r5, r3
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	3302      	adds	r3, #2
 8003d06:	781b      	ldrb	r3, [r3, #0]
 8003d08:	4618      	mov	r0, r3
 8003d0a:	f002 fbc5 	bl	8006498 <_double_byte>
 8003d0e:	4603      	mov	r3, r0
 8003d10:	4618      	mov	r0, r3
 8003d12:	f002 fbc1 	bl	8006498 <_double_byte>
 8003d16:	4603      	mov	r3, r0
 8003d18:	406b      	eors	r3, r5
 8003d1a:	b2dd      	uxtb	r5, r3
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	3302      	adds	r3, #2
 8003d20:	781b      	ldrb	r3, [r3, #0]
 8003d22:	4618      	mov	r0, r3
 8003d24:	f002 fbb8 	bl	8006498 <_double_byte>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	406b      	eors	r3, r5
 8003d2c:	b2db      	uxtb	r3, r3
 8003d2e:	4063      	eors	r3, r4
 8003d30:	b2dc      	uxtb	r4, r3
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	3303      	adds	r3, #3
 8003d36:	781b      	ldrb	r3, [r3, #0]
 8003d38:	4618      	mov	r0, r3
 8003d3a:	f002 fbad 	bl	8006498 <_double_byte>
 8003d3e:	4603      	mov	r3, r0
 8003d40:	4618      	mov	r0, r3
 8003d42:	f002 fba9 	bl	8006498 <_double_byte>
 8003d46:	4603      	mov	r3, r0
 8003d48:	4618      	mov	r0, r3
 8003d4a:	f002 fba5 	bl	8006498 <_double_byte>
 8003d4e:	4603      	mov	r3, r0
 8003d50:	461d      	mov	r5, r3
 8003d52:	683b      	ldr	r3, [r7, #0]
 8003d54:	3303      	adds	r3, #3
 8003d56:	781b      	ldrb	r3, [r3, #0]
 8003d58:	4618      	mov	r0, r3
 8003d5a:	f002 fb9d 	bl	8006498 <_double_byte>
 8003d5e:	4603      	mov	r3, r0
 8003d60:	406b      	eors	r3, r5
 8003d62:	b2da      	uxtb	r2, r3
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	3303      	adds	r3, #3
 8003d68:	781b      	ldrb	r3, [r3, #0]
 8003d6a:	4053      	eors	r3, r2
 8003d6c:	b2da      	uxtb	r2, r3
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	3302      	adds	r3, #2
 8003d72:	4062      	eors	r2, r4
 8003d74:	b2d2      	uxtb	r2, r2
 8003d76:	701a      	strb	r2, [r3, #0]
	out[3] = multb(in[0]) ^ multd(in[1]) ^ mult9(in[2]) ^ multe(in[3]);
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	781b      	ldrb	r3, [r3, #0]
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	f002 fb8b 	bl	8006498 <_double_byte>
 8003d82:	4603      	mov	r3, r0
 8003d84:	4618      	mov	r0, r3
 8003d86:	f002 fb87 	bl	8006498 <_double_byte>
 8003d8a:	4603      	mov	r3, r0
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	f002 fb83 	bl	8006498 <_double_byte>
 8003d92:	4603      	mov	r3, r0
 8003d94:	461c      	mov	r4, r3
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	781b      	ldrb	r3, [r3, #0]
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	f002 fb7c 	bl	8006498 <_double_byte>
 8003da0:	4603      	mov	r3, r0
 8003da2:	4063      	eors	r3, r4
 8003da4:	b2da      	uxtb	r2, r3
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	781b      	ldrb	r3, [r3, #0]
 8003daa:	4053      	eors	r3, r2
 8003dac:	b2dc      	uxtb	r4, r3
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	3301      	adds	r3, #1
 8003db2:	781b      	ldrb	r3, [r3, #0]
 8003db4:	4618      	mov	r0, r3
 8003db6:	f002 fb6f 	bl	8006498 <_double_byte>
 8003dba:	4603      	mov	r3, r0
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	f002 fb6b 	bl	8006498 <_double_byte>
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	f002 fb67 	bl	8006498 <_double_byte>
 8003dca:	4603      	mov	r3, r0
 8003dcc:	461d      	mov	r5, r3
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	3301      	adds	r3, #1
 8003dd2:	781b      	ldrb	r3, [r3, #0]
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	f002 fb5f 	bl	8006498 <_double_byte>
 8003dda:	4603      	mov	r3, r0
 8003ddc:	4618      	mov	r0, r3
 8003dde:	f002 fb5b 	bl	8006498 <_double_byte>
 8003de2:	4603      	mov	r3, r0
 8003de4:	406b      	eors	r3, r5
 8003de6:	b2da      	uxtb	r2, r3
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	3301      	adds	r3, #1
 8003dec:	781b      	ldrb	r3, [r3, #0]
 8003dee:	4053      	eors	r3, r2
 8003df0:	b2db      	uxtb	r3, r3
 8003df2:	4063      	eors	r3, r4
 8003df4:	b2dc      	uxtb	r4, r3
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	3302      	adds	r3, #2
 8003dfa:	781b      	ldrb	r3, [r3, #0]
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	f002 fb4b 	bl	8006498 <_double_byte>
 8003e02:	4603      	mov	r3, r0
 8003e04:	4618      	mov	r0, r3
 8003e06:	f002 fb47 	bl	8006498 <_double_byte>
 8003e0a:	4603      	mov	r3, r0
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	f002 fb43 	bl	8006498 <_double_byte>
 8003e12:	4603      	mov	r3, r0
 8003e14:	461a      	mov	r2, r3
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	3302      	adds	r3, #2
 8003e1a:	781b      	ldrb	r3, [r3, #0]
 8003e1c:	4053      	eors	r3, r2
 8003e1e:	b2db      	uxtb	r3, r3
 8003e20:	4063      	eors	r3, r4
 8003e22:	b2dc      	uxtb	r4, r3
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	3303      	adds	r3, #3
 8003e28:	781b      	ldrb	r3, [r3, #0]
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	f002 fb34 	bl	8006498 <_double_byte>
 8003e30:	4603      	mov	r3, r0
 8003e32:	4618      	mov	r0, r3
 8003e34:	f002 fb30 	bl	8006498 <_double_byte>
 8003e38:	4603      	mov	r3, r0
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	f002 fb2c 	bl	8006498 <_double_byte>
 8003e40:	4603      	mov	r3, r0
 8003e42:	461d      	mov	r5, r3
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	3303      	adds	r3, #3
 8003e48:	781b      	ldrb	r3, [r3, #0]
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	f002 fb24 	bl	8006498 <_double_byte>
 8003e50:	4603      	mov	r3, r0
 8003e52:	4618      	mov	r0, r3
 8003e54:	f002 fb20 	bl	8006498 <_double_byte>
 8003e58:	4603      	mov	r3, r0
 8003e5a:	406b      	eors	r3, r5
 8003e5c:	b2dd      	uxtb	r5, r3
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	3303      	adds	r3, #3
 8003e62:	781b      	ldrb	r3, [r3, #0]
 8003e64:	4618      	mov	r0, r3
 8003e66:	f002 fb17 	bl	8006498 <_double_byte>
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	406b      	eors	r3, r5
 8003e6e:	b2da      	uxtb	r2, r3
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	3303      	adds	r3, #3
 8003e74:	4062      	eors	r2, r4
 8003e76:	b2d2      	uxtb	r2, r2
 8003e78:	701a      	strb	r2, [r3, #0]
}
 8003e7a:	bf00      	nop
 8003e7c:	3708      	adds	r7, #8
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bdb0      	pop	{r4, r5, r7, pc}

08003e82 <inv_mix_columns>:

static inline void inv_mix_columns(uint8_t *s)
{
 8003e82:	b580      	push	{r7, lr}
 8003e84:	b086      	sub	sp, #24
 8003e86:	af00      	add	r7, sp, #0
 8003e88:	6078      	str	r0, [r7, #4]
	uint8_t t[Nb*Nk];

	mult_row_column(t, s);
 8003e8a:	f107 0308 	add.w	r3, r7, #8
 8003e8e:	6879      	ldr	r1, [r7, #4]
 8003e90:	4618      	mov	r0, r3
 8003e92:	f7ff fde9 	bl	8003a68 <mult_row_column>
	mult_row_column(&t[Nb], s+Nb);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	1d1a      	adds	r2, r3, #4
 8003e9a:	f107 0308 	add.w	r3, r7, #8
 8003e9e:	3304      	adds	r3, #4
 8003ea0:	4611      	mov	r1, r2
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	f7ff fde0 	bl	8003a68 <mult_row_column>
	mult_row_column(&t[2*Nb], s+(2*Nb));
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	f103 0208 	add.w	r2, r3, #8
 8003eae:	f107 0308 	add.w	r3, r7, #8
 8003eb2:	3308      	adds	r3, #8
 8003eb4:	4611      	mov	r1, r2
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	f7ff fdd6 	bl	8003a68 <mult_row_column>
	mult_row_column(&t[3*Nb], s+(3*Nb));
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	f103 020c 	add.w	r2, r3, #12
 8003ec2:	f107 0308 	add.w	r3, r7, #8
 8003ec6:	330c      	adds	r3, #12
 8003ec8:	4611      	mov	r1, r2
 8003eca:	4618      	mov	r0, r3
 8003ecc:	f7ff fdcc 	bl	8003a68 <mult_row_column>
	(void)_copy(s, sizeof(t), t, sizeof(t));
 8003ed0:	f107 0208 	add.w	r2, r7, #8
 8003ed4:	2310      	movs	r3, #16
 8003ed6:	2110      	movs	r1, #16
 8003ed8:	6878      	ldr	r0, [r7, #4]
 8003eda:	f002 fab5 	bl	8006448 <_copy>
}
 8003ede:	bf00      	nop
 8003ee0:	3718      	adds	r7, #24
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	bd80      	pop	{r7, pc}

08003ee6 <add_round_key>:

static inline void add_round_key(uint8_t *s, const unsigned int *k)
{
 8003ee6:	b480      	push	{r7}
 8003ee8:	b083      	sub	sp, #12
 8003eea:	af00      	add	r7, sp, #0
 8003eec:	6078      	str	r0, [r7, #4]
 8003eee:	6039      	str	r1, [r7, #0]
	s[0] ^= (uint8_t)(k[0] >> 24); s[1] ^= (uint8_t)(k[0] >> 16);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	781a      	ldrb	r2, [r3, #0]
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	0e1b      	lsrs	r3, r3, #24
 8003efa:	b2db      	uxtb	r3, r3
 8003efc:	4053      	eors	r3, r2
 8003efe:	b2da      	uxtb	r2, r3
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	701a      	strb	r2, [r3, #0]
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	3301      	adds	r3, #1
 8003f08:	7819      	ldrb	r1, [r3, #0]
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	0c1b      	lsrs	r3, r3, #16
 8003f10:	b2da      	uxtb	r2, r3
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	3301      	adds	r3, #1
 8003f16:	404a      	eors	r2, r1
 8003f18:	b2d2      	uxtb	r2, r2
 8003f1a:	701a      	strb	r2, [r3, #0]
	s[2] ^= (uint8_t)(k[0] >> 8); s[3] ^= (uint8_t)(k[0]);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	3302      	adds	r3, #2
 8003f20:	7819      	ldrb	r1, [r3, #0]
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	0a1b      	lsrs	r3, r3, #8
 8003f28:	b2da      	uxtb	r2, r3
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	3302      	adds	r3, #2
 8003f2e:	404a      	eors	r2, r1
 8003f30:	b2d2      	uxtb	r2, r2
 8003f32:	701a      	strb	r2, [r3, #0]
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	3303      	adds	r3, #3
 8003f38:	7819      	ldrb	r1, [r3, #0]
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	b2da      	uxtb	r2, r3
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	3303      	adds	r3, #3
 8003f44:	404a      	eors	r2, r1
 8003f46:	b2d2      	uxtb	r2, r2
 8003f48:	701a      	strb	r2, [r3, #0]
	s[4] ^= (uint8_t)(k[1] >> 24); s[5] ^= (uint8_t)(k[1] >> 16);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	3304      	adds	r3, #4
 8003f4e:	7819      	ldrb	r1, [r3, #0]
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	3304      	adds	r3, #4
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	0e1b      	lsrs	r3, r3, #24
 8003f58:	b2da      	uxtb	r2, r3
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	3304      	adds	r3, #4
 8003f5e:	404a      	eors	r2, r1
 8003f60:	b2d2      	uxtb	r2, r2
 8003f62:	701a      	strb	r2, [r3, #0]
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	3305      	adds	r3, #5
 8003f68:	7819      	ldrb	r1, [r3, #0]
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	3304      	adds	r3, #4
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	0c1b      	lsrs	r3, r3, #16
 8003f72:	b2da      	uxtb	r2, r3
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	3305      	adds	r3, #5
 8003f78:	404a      	eors	r2, r1
 8003f7a:	b2d2      	uxtb	r2, r2
 8003f7c:	701a      	strb	r2, [r3, #0]
	s[6] ^= (uint8_t)(k[1] >> 8); s[7] ^= (uint8_t)(k[1]);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	3306      	adds	r3, #6
 8003f82:	7819      	ldrb	r1, [r3, #0]
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	3304      	adds	r3, #4
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	0a1b      	lsrs	r3, r3, #8
 8003f8c:	b2da      	uxtb	r2, r3
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	3306      	adds	r3, #6
 8003f92:	404a      	eors	r2, r1
 8003f94:	b2d2      	uxtb	r2, r2
 8003f96:	701a      	strb	r2, [r3, #0]
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	3307      	adds	r3, #7
 8003f9c:	7819      	ldrb	r1, [r3, #0]
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	3304      	adds	r3, #4
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	b2da      	uxtb	r2, r3
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	3307      	adds	r3, #7
 8003faa:	404a      	eors	r2, r1
 8003fac:	b2d2      	uxtb	r2, r2
 8003fae:	701a      	strb	r2, [r3, #0]
	s[8] ^= (uint8_t)(k[2] >> 24); s[9] ^= (uint8_t)(k[2] >> 16);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	3308      	adds	r3, #8
 8003fb4:	7819      	ldrb	r1, [r3, #0]
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	3308      	adds	r3, #8
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	0e1b      	lsrs	r3, r3, #24
 8003fbe:	b2da      	uxtb	r2, r3
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	3308      	adds	r3, #8
 8003fc4:	404a      	eors	r2, r1
 8003fc6:	b2d2      	uxtb	r2, r2
 8003fc8:	701a      	strb	r2, [r3, #0]
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	3309      	adds	r3, #9
 8003fce:	7819      	ldrb	r1, [r3, #0]
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	3308      	adds	r3, #8
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	0c1b      	lsrs	r3, r3, #16
 8003fd8:	b2da      	uxtb	r2, r3
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	3309      	adds	r3, #9
 8003fde:	404a      	eors	r2, r1
 8003fe0:	b2d2      	uxtb	r2, r2
 8003fe2:	701a      	strb	r2, [r3, #0]
	s[10] ^= (uint8_t)(k[2] >> 8); s[11] ^= (uint8_t)(k[2]);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	330a      	adds	r3, #10
 8003fe8:	7819      	ldrb	r1, [r3, #0]
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	3308      	adds	r3, #8
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	0a1b      	lsrs	r3, r3, #8
 8003ff2:	b2da      	uxtb	r2, r3
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	330a      	adds	r3, #10
 8003ff8:	404a      	eors	r2, r1
 8003ffa:	b2d2      	uxtb	r2, r2
 8003ffc:	701a      	strb	r2, [r3, #0]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	330b      	adds	r3, #11
 8004002:	7819      	ldrb	r1, [r3, #0]
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	3308      	adds	r3, #8
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	b2da      	uxtb	r2, r3
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	330b      	adds	r3, #11
 8004010:	404a      	eors	r2, r1
 8004012:	b2d2      	uxtb	r2, r2
 8004014:	701a      	strb	r2, [r3, #0]
	s[12] ^= (uint8_t)(k[3] >> 24); s[13] ^= (uint8_t)(k[3] >> 16);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	330c      	adds	r3, #12
 800401a:	7819      	ldrb	r1, [r3, #0]
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	330c      	adds	r3, #12
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	0e1b      	lsrs	r3, r3, #24
 8004024:	b2da      	uxtb	r2, r3
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	330c      	adds	r3, #12
 800402a:	404a      	eors	r2, r1
 800402c:	b2d2      	uxtb	r2, r2
 800402e:	701a      	strb	r2, [r3, #0]
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	330d      	adds	r3, #13
 8004034:	7819      	ldrb	r1, [r3, #0]
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	330c      	adds	r3, #12
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	0c1b      	lsrs	r3, r3, #16
 800403e:	b2da      	uxtb	r2, r3
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	330d      	adds	r3, #13
 8004044:	404a      	eors	r2, r1
 8004046:	b2d2      	uxtb	r2, r2
 8004048:	701a      	strb	r2, [r3, #0]
	s[14] ^= (uint8_t)(k[3] >> 8); s[15] ^= (uint8_t)(k[3]);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	330e      	adds	r3, #14
 800404e:	7819      	ldrb	r1, [r3, #0]
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	330c      	adds	r3, #12
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	0a1b      	lsrs	r3, r3, #8
 8004058:	b2da      	uxtb	r2, r3
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	330e      	adds	r3, #14
 800405e:	404a      	eors	r2, r1
 8004060:	b2d2      	uxtb	r2, r2
 8004062:	701a      	strb	r2, [r3, #0]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	330f      	adds	r3, #15
 8004068:	7819      	ldrb	r1, [r3, #0]
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	330c      	adds	r3, #12
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	b2da      	uxtb	r2, r3
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	330f      	adds	r3, #15
 8004076:	404a      	eors	r2, r1
 8004078:	b2d2      	uxtb	r2, r2
 800407a:	701a      	strb	r2, [r3, #0]
}
 800407c:	bf00      	nop
 800407e:	370c      	adds	r7, #12
 8004080:	46bd      	mov	sp, r7
 8004082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004086:	4770      	bx	lr

08004088 <inv_sub_bytes>:

static inline void inv_sub_bytes(uint8_t *s)
{
 8004088:	b480      	push	{r7}
 800408a:	b085      	sub	sp, #20
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
	unsigned int i;

	for (i = 0; i < (Nb*Nk); ++i) {
 8004090:	2300      	movs	r3, #0
 8004092:	60fb      	str	r3, [r7, #12]
 8004094:	e00d      	b.n	80040b2 <inv_sub_bytes+0x2a>
		s[i] = inv_sbox[s[i]];
 8004096:	687a      	ldr	r2, [r7, #4]
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	4413      	add	r3, r2
 800409c:	781b      	ldrb	r3, [r3, #0]
 800409e:	4619      	mov	r1, r3
 80040a0:	687a      	ldr	r2, [r7, #4]
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	4413      	add	r3, r2
 80040a6:	4a08      	ldr	r2, [pc, #32]	@ (80040c8 <inv_sub_bytes+0x40>)
 80040a8:	5c52      	ldrb	r2, [r2, r1]
 80040aa:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < (Nb*Nk); ++i) {
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	3301      	adds	r3, #1
 80040b0:	60fb      	str	r3, [r7, #12]
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	2b0f      	cmp	r3, #15
 80040b6:	d9ee      	bls.n	8004096 <inv_sub_bytes+0xe>
	}
}
 80040b8:	bf00      	nop
 80040ba:	bf00      	nop
 80040bc:	3714      	adds	r7, #20
 80040be:	46bd      	mov	sp, r7
 80040c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c4:	4770      	bx	lr
 80040c6:	bf00      	nop
 80040c8:	08006ad8 	.word	0x08006ad8

080040cc <inv_shift_rows>:
 * This inv_shift_rows also implements the matrix flip required for
 * inv_mix_columns, but performs it here to reduce the number of memory
 * operations.
 */
static inline void inv_shift_rows(uint8_t *s)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b086      	sub	sp, #24
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
	uint8_t t[Nb*Nk];

	t[0]  = s[0]; t[1] = s[13]; t[2] = s[10]; t[3] = s[7];
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	781b      	ldrb	r3, [r3, #0]
 80040d8:	723b      	strb	r3, [r7, #8]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	7b5b      	ldrb	r3, [r3, #13]
 80040de:	727b      	strb	r3, [r7, #9]
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	7a9b      	ldrb	r3, [r3, #10]
 80040e4:	72bb      	strb	r3, [r7, #10]
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	79db      	ldrb	r3, [r3, #7]
 80040ea:	72fb      	strb	r3, [r7, #11]
	t[4]  = s[4]; t[5] = s[1]; t[6] = s[14]; t[7] = s[11];
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	791b      	ldrb	r3, [r3, #4]
 80040f0:	733b      	strb	r3, [r7, #12]
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	785b      	ldrb	r3, [r3, #1]
 80040f6:	737b      	strb	r3, [r7, #13]
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	7b9b      	ldrb	r3, [r3, #14]
 80040fc:	73bb      	strb	r3, [r7, #14]
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	7adb      	ldrb	r3, [r3, #11]
 8004102:	73fb      	strb	r3, [r7, #15]
	t[8]  = s[8]; t[9] = s[5]; t[10] = s[2]; t[11] = s[15];
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	7a1b      	ldrb	r3, [r3, #8]
 8004108:	743b      	strb	r3, [r7, #16]
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	795b      	ldrb	r3, [r3, #5]
 800410e:	747b      	strb	r3, [r7, #17]
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	789b      	ldrb	r3, [r3, #2]
 8004114:	74bb      	strb	r3, [r7, #18]
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	7bdb      	ldrb	r3, [r3, #15]
 800411a:	74fb      	strb	r3, [r7, #19]
	t[12] = s[12]; t[13] = s[9]; t[14] = s[6]; t[15] = s[3];
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	7b1b      	ldrb	r3, [r3, #12]
 8004120:	753b      	strb	r3, [r7, #20]
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	7a5b      	ldrb	r3, [r3, #9]
 8004126:	757b      	strb	r3, [r7, #21]
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	799b      	ldrb	r3, [r3, #6]
 800412c:	75bb      	strb	r3, [r7, #22]
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	78db      	ldrb	r3, [r3, #3]
 8004132:	75fb      	strb	r3, [r7, #23]
	(void)_copy(s, sizeof(t), t, sizeof(t));
 8004134:	f107 0208 	add.w	r2, r7, #8
 8004138:	2310      	movs	r3, #16
 800413a:	2110      	movs	r1, #16
 800413c:	6878      	ldr	r0, [r7, #4]
 800413e:	f002 f983 	bl	8006448 <_copy>
}
 8004142:	bf00      	nop
 8004144:	3718      	adds	r7, #24
 8004146:	46bd      	mov	sp, r7
 8004148:	bd80      	pop	{r7, pc}

0800414a <tc_aes_decrypt>:

int tc_aes_decrypt(uint8_t *out, const uint8_t *in, const TCAesKeySched_t s)
{
 800414a:	b580      	push	{r7, lr}
 800414c:	b08a      	sub	sp, #40	@ 0x28
 800414e:	af00      	add	r7, sp, #0
 8004150:	60f8      	str	r0, [r7, #12]
 8004152:	60b9      	str	r1, [r7, #8]
 8004154:	607a      	str	r2, [r7, #4]
	uint8_t state[Nk*Nb];
	unsigned int i;

	if (out == (uint8_t *) 0) {
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d101      	bne.n	8004160 <tc_aes_decrypt+0x16>
		return TC_CRYPTO_FAIL;
 800415c:	2300      	movs	r3, #0
 800415e:	e05b      	b.n	8004218 <tc_aes_decrypt+0xce>
	} else if (in == (const uint8_t *) 0) {
 8004160:	68bb      	ldr	r3, [r7, #8]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d101      	bne.n	800416a <tc_aes_decrypt+0x20>
		return TC_CRYPTO_FAIL;
 8004166:	2300      	movs	r3, #0
 8004168:	e056      	b.n	8004218 <tc_aes_decrypt+0xce>
	} else if (s == (TCAesKeySched_t) 0) {
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2b00      	cmp	r3, #0
 800416e:	d101      	bne.n	8004174 <tc_aes_decrypt+0x2a>
		return TC_CRYPTO_FAIL;
 8004170:	2300      	movs	r3, #0
 8004172:	e051      	b.n	8004218 <tc_aes_decrypt+0xce>
	}

	(void)_copy(state, sizeof(state), in, sizeof(state));
 8004174:	f107 0014 	add.w	r0, r7, #20
 8004178:	2310      	movs	r3, #16
 800417a:	68ba      	ldr	r2, [r7, #8]
 800417c:	2110      	movs	r1, #16
 800417e:	f002 f963 	bl	8006448 <_copy>

	add_round_key(state, s->words + Nb*Nr);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	f103 02a0 	add.w	r2, r3, #160	@ 0xa0
 8004188:	f107 0314 	add.w	r3, r7, #20
 800418c:	4611      	mov	r1, r2
 800418e:	4618      	mov	r0, r3
 8004190:	f7ff fea9 	bl	8003ee6 <add_round_key>

	for (i = Nr - 1; i > 0; --i) {
 8004194:	2309      	movs	r3, #9
 8004196:	627b      	str	r3, [r7, #36]	@ 0x24
 8004198:	e01b      	b.n	80041d2 <tc_aes_decrypt+0x88>
		inv_shift_rows(state);
 800419a:	f107 0314 	add.w	r3, r7, #20
 800419e:	4618      	mov	r0, r3
 80041a0:	f7ff ff94 	bl	80040cc <inv_shift_rows>
		inv_sub_bytes(state);
 80041a4:	f107 0314 	add.w	r3, r7, #20
 80041a8:	4618      	mov	r0, r3
 80041aa:	f7ff ff6d 	bl	8004088 <inv_sub_bytes>
		add_round_key(state, s->words + Nb*i);
 80041ae:	687a      	ldr	r2, [r7, #4]
 80041b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041b2:	011b      	lsls	r3, r3, #4
 80041b4:	441a      	add	r2, r3
 80041b6:	f107 0314 	add.w	r3, r7, #20
 80041ba:	4611      	mov	r1, r2
 80041bc:	4618      	mov	r0, r3
 80041be:	f7ff fe92 	bl	8003ee6 <add_round_key>
		inv_mix_columns(state);
 80041c2:	f107 0314 	add.w	r3, r7, #20
 80041c6:	4618      	mov	r0, r3
 80041c8:	f7ff fe5b 	bl	8003e82 <inv_mix_columns>
	for (i = Nr - 1; i > 0; --i) {
 80041cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041ce:	3b01      	subs	r3, #1
 80041d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80041d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d1e0      	bne.n	800419a <tc_aes_decrypt+0x50>
	}

	inv_shift_rows(state);
 80041d8:	f107 0314 	add.w	r3, r7, #20
 80041dc:	4618      	mov	r0, r3
 80041de:	f7ff ff75 	bl	80040cc <inv_shift_rows>
	inv_sub_bytes(state);
 80041e2:	f107 0314 	add.w	r3, r7, #20
 80041e6:	4618      	mov	r0, r3
 80041e8:	f7ff ff4e 	bl	8004088 <inv_sub_bytes>
	add_round_key(state, s->words);
 80041ec:	687a      	ldr	r2, [r7, #4]
 80041ee:	f107 0314 	add.w	r3, r7, #20
 80041f2:	4611      	mov	r1, r2
 80041f4:	4618      	mov	r0, r3
 80041f6:	f7ff fe76 	bl	8003ee6 <add_round_key>

	(void)_copy(out, sizeof(state), state, sizeof(state));
 80041fa:	f107 0214 	add.w	r2, r7, #20
 80041fe:	2310      	movs	r3, #16
 8004200:	2110      	movs	r1, #16
 8004202:	68f8      	ldr	r0, [r7, #12]
 8004204:	f002 f920 	bl	8006448 <_copy>

	/*zeroing out the state buffer */
	_set(state, TC_ZERO_BYTE, sizeof(state));
 8004208:	f107 0314 	add.w	r3, r7, #20
 800420c:	2210      	movs	r2, #16
 800420e:	2100      	movs	r1, #0
 8004210:	4618      	mov	r0, r3
 8004212:	f002 f930 	bl	8006476 <_set>


	return TC_CRYPTO_SUCCESS;
 8004216:	2301      	movs	r3, #1
}
 8004218:	4618      	mov	r0, r3
 800421a:	3728      	adds	r7, #40	@ 0x28
 800421c:	46bd      	mov	sp, r7
 800421e:	bd80      	pop	{r7, pc}

08004220 <rotword>:
	0x8c, 0xa1, 0x89, 0x0d, 0xbf, 0xe6, 0x42, 0x68, 0x41, 0x99, 0x2d, 0x0f,
	0xb0, 0x54, 0xbb, 0x16
};

static inline unsigned int rotword(unsigned int a)
{
 8004220:	b480      	push	{r7}
 8004222:	b083      	sub	sp, #12
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
	return (((a) >> 24)|((a) << 8));
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	ea4f 6333 	mov.w	r3, r3, ror #24
}
 800422e:	4618      	mov	r0, r3
 8004230:	370c      	adds	r7, #12
 8004232:	46bd      	mov	sp, r7
 8004234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004238:	4770      	bx	lr
	...

0800423c <tc_aes128_set_encrypt_key>:

#define subbyte(a, o)(sbox[((a) >> (o))&0xff] << (o))
#define subword(a)(subbyte(a, 24)|subbyte(a, 16)|subbyte(a, 8)|subbyte(a, 0))

int tc_aes128_set_encrypt_key(TCAesKeySched_t s, const uint8_t *k)
{
 800423c:	b5b0      	push	{r4, r5, r7, lr}
 800423e:	b090      	sub	sp, #64	@ 0x40
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
 8004244:	6039      	str	r1, [r7, #0]
	const unsigned int rconst[11] = {
 8004246:	4b49      	ldr	r3, [pc, #292]	@ (800436c <tc_aes128_set_encrypt_key+0x130>)
 8004248:	f107 040c 	add.w	r4, r7, #12
 800424c:	461d      	mov	r5, r3
 800424e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004250:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004252:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004254:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004256:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800425a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
		0x20000000, 0x40000000, 0x80000000, 0x1b000000, 0x36000000
	};
	unsigned int i;
	unsigned int t;

	if (s == (TCAesKeySched_t) 0) {
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d101      	bne.n	8004268 <tc_aes128_set_encrypt_key+0x2c>
		return TC_CRYPTO_FAIL;
 8004264:	2300      	movs	r3, #0
 8004266:	e07d      	b.n	8004364 <tc_aes128_set_encrypt_key+0x128>
	} else if (k == (const uint8_t *) 0) {
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d101      	bne.n	8004272 <tc_aes128_set_encrypt_key+0x36>
		return TC_CRYPTO_FAIL;
 800426e:	2300      	movs	r3, #0
 8004270:	e078      	b.n	8004364 <tc_aes128_set_encrypt_key+0x128>
	}

	for (i = 0; i < Nk; ++i) {
 8004272:	2300      	movs	r3, #0
 8004274:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004276:	e024      	b.n	80042c2 <tc_aes128_set_encrypt_key+0x86>
		s->words[i] = (k[Nb*i]<<24) | (k[Nb*i+1]<<16) |
 8004278:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800427a:	009b      	lsls	r3, r3, #2
 800427c:	683a      	ldr	r2, [r7, #0]
 800427e:	4413      	add	r3, r2
 8004280:	781b      	ldrb	r3, [r3, #0]
 8004282:	061a      	lsls	r2, r3, #24
 8004284:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004286:	009b      	lsls	r3, r3, #2
 8004288:	3301      	adds	r3, #1
 800428a:	6839      	ldr	r1, [r7, #0]
 800428c:	440b      	add	r3, r1
 800428e:	781b      	ldrb	r3, [r3, #0]
 8004290:	041b      	lsls	r3, r3, #16
 8004292:	431a      	orrs	r2, r3
			      (k[Nb*i+2]<<8) | (k[Nb*i+3]);
 8004294:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004296:	009b      	lsls	r3, r3, #2
 8004298:	3302      	adds	r3, #2
 800429a:	6839      	ldr	r1, [r7, #0]
 800429c:	440b      	add	r3, r1
 800429e:	781b      	ldrb	r3, [r3, #0]
 80042a0:	021b      	lsls	r3, r3, #8
		s->words[i] = (k[Nb*i]<<24) | (k[Nb*i+1]<<16) |
 80042a2:	4313      	orrs	r3, r2
			      (k[Nb*i+2]<<8) | (k[Nb*i+3]);
 80042a4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80042a6:	0092      	lsls	r2, r2, #2
 80042a8:	3203      	adds	r2, #3
 80042aa:	6839      	ldr	r1, [r7, #0]
 80042ac:	440a      	add	r2, r1
 80042ae:	7812      	ldrb	r2, [r2, #0]
 80042b0:	4313      	orrs	r3, r2
 80042b2:	4619      	mov	r1, r3
		s->words[i] = (k[Nb*i]<<24) | (k[Nb*i+1]<<16) |
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80042b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (i = 0; i < Nk; ++i) {
 80042bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042be:	3301      	adds	r3, #1
 80042c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80042c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042c4:	2b03      	cmp	r3, #3
 80042c6:	d9d7      	bls.n	8004278 <tc_aes128_set_encrypt_key+0x3c>
	}

	for (; i < (Nb * (Nr + 1)); ++i) {
 80042c8:	e048      	b.n	800435c <tc_aes128_set_encrypt_key+0x120>
		t = s->words[i-1];
 80042ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042cc:	1e5a      	subs	r2, r3, #1
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80042d4:	63bb      	str	r3, [r7, #56]	@ 0x38
		if ((i % Nk) == 0) {
 80042d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042d8:	f003 0303 	and.w	r3, r3, #3
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d12e      	bne.n	800433e <tc_aes128_set_encrypt_key+0x102>
			t = subword(rotword(t)) ^ rconst[i/Nk];
 80042e0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80042e2:	f7ff ff9d 	bl	8004220 <rotword>
 80042e6:	4603      	mov	r3, r0
 80042e8:	0e1b      	lsrs	r3, r3, #24
 80042ea:	b2db      	uxtb	r3, r3
 80042ec:	4a20      	ldr	r2, [pc, #128]	@ (8004370 <tc_aes128_set_encrypt_key+0x134>)
 80042ee:	5cd3      	ldrb	r3, [r2, r3]
 80042f0:	061c      	lsls	r4, r3, #24
 80042f2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80042f4:	f7ff ff94 	bl	8004220 <rotword>
 80042f8:	4603      	mov	r3, r0
 80042fa:	0c1b      	lsrs	r3, r3, #16
 80042fc:	b2db      	uxtb	r3, r3
 80042fe:	4a1c      	ldr	r2, [pc, #112]	@ (8004370 <tc_aes128_set_encrypt_key+0x134>)
 8004300:	5cd3      	ldrb	r3, [r2, r3]
 8004302:	041b      	lsls	r3, r3, #16
 8004304:	431c      	orrs	r4, r3
 8004306:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004308:	f7ff ff8a 	bl	8004220 <rotword>
 800430c:	4603      	mov	r3, r0
 800430e:	0a1b      	lsrs	r3, r3, #8
 8004310:	b2db      	uxtb	r3, r3
 8004312:	4a17      	ldr	r2, [pc, #92]	@ (8004370 <tc_aes128_set_encrypt_key+0x134>)
 8004314:	5cd3      	ldrb	r3, [r2, r3]
 8004316:	021b      	lsls	r3, r3, #8
 8004318:	431c      	orrs	r4, r3
 800431a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800431c:	f7ff ff80 	bl	8004220 <rotword>
 8004320:	4603      	mov	r3, r0
 8004322:	b2db      	uxtb	r3, r3
 8004324:	4a12      	ldr	r2, [pc, #72]	@ (8004370 <tc_aes128_set_encrypt_key+0x134>)
 8004326:	5cd3      	ldrb	r3, [r2, r3]
 8004328:	4323      	orrs	r3, r4
 800432a:	461a      	mov	r2, r3
 800432c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800432e:	089b      	lsrs	r3, r3, #2
 8004330:	009b      	lsls	r3, r3, #2
 8004332:	3340      	adds	r3, #64	@ 0x40
 8004334:	443b      	add	r3, r7
 8004336:	f853 3c34 	ldr.w	r3, [r3, #-52]
 800433a:	4053      	eors	r3, r2
 800433c:	63bb      	str	r3, [r7, #56]	@ 0x38
		}
		s->words[i] = s->words[i-Nk] ^ t;
 800433e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004340:	1f1a      	subs	r2, r3, #4
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004348:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800434a:	ea82 0103 	eor.w	r1, r2, r3
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004352:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (; i < (Nb * (Nr + 1)); ++i) {
 8004356:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004358:	3301      	adds	r3, #1
 800435a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800435c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800435e:	2b2b      	cmp	r3, #43	@ 0x2b
 8004360:	d9b3      	bls.n	80042ca <tc_aes128_set_encrypt_key+0x8e>
	}

	return TC_CRYPTO_SUCCESS;
 8004362:	2301      	movs	r3, #1
}
 8004364:	4618      	mov	r0, r3
 8004366:	3740      	adds	r7, #64	@ 0x40
 8004368:	46bd      	mov	sp, r7
 800436a:	bdb0      	pop	{r4, r5, r7, pc}
 800436c:	08006a44 	.word	0x08006a44
 8004370:	08006bd8 	.word	0x08006bd8

08004374 <uECC_vli_clear>:
{
	return 2 * curve->num_bytes;
}

void uECC_vli_clear(uECC_word_t *vli, wordcount_t num_words)
{
 8004374:	b480      	push	{r7}
 8004376:	b085      	sub	sp, #20
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
 800437c:	460b      	mov	r3, r1
 800437e:	70fb      	strb	r3, [r7, #3]
	wordcount_t i;
	for (i = 0; i < num_words; ++i) {
 8004380:	2300      	movs	r3, #0
 8004382:	73fb      	strb	r3, [r7, #15]
 8004384:	e00a      	b.n	800439c <uECC_vli_clear+0x28>
		 vli[i] = 0;
 8004386:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800438a:	009b      	lsls	r3, r3, #2
 800438c:	687a      	ldr	r2, [r7, #4]
 800438e:	4413      	add	r3, r2
 8004390:	2200      	movs	r2, #0
 8004392:	601a      	str	r2, [r3, #0]
	for (i = 0; i < num_words; ++i) {
 8004394:	7bfb      	ldrb	r3, [r7, #15]
 8004396:	3301      	adds	r3, #1
 8004398:	b2db      	uxtb	r3, r3
 800439a:	73fb      	strb	r3, [r7, #15]
 800439c:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80043a0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80043a4:	429a      	cmp	r2, r3
 80043a6:	dbee      	blt.n	8004386 <uECC_vli_clear+0x12>
	}
}
 80043a8:	bf00      	nop
 80043aa:	bf00      	nop
 80043ac:	3714      	adds	r7, #20
 80043ae:	46bd      	mov	sp, r7
 80043b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b4:	4770      	bx	lr

080043b6 <uECC_vli_isZero>:

uECC_word_t uECC_vli_isZero(const uECC_word_t *vli, wordcount_t num_words)
{
 80043b6:	b480      	push	{r7}
 80043b8:	b085      	sub	sp, #20
 80043ba:	af00      	add	r7, sp, #0
 80043bc:	6078      	str	r0, [r7, #4]
 80043be:	460b      	mov	r3, r1
 80043c0:	70fb      	strb	r3, [r7, #3]
	uECC_word_t bits = 0;
 80043c2:	2300      	movs	r3, #0
 80043c4:	60fb      	str	r3, [r7, #12]
	wordcount_t i;
	for (i = 0; i < num_words; ++i) {
 80043c6:	2300      	movs	r3, #0
 80043c8:	72fb      	strb	r3, [r7, #11]
 80043ca:	e00c      	b.n	80043e6 <uECC_vli_isZero+0x30>
		bits |= vli[i];
 80043cc:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80043d0:	009b      	lsls	r3, r3, #2
 80043d2:	687a      	ldr	r2, [r7, #4]
 80043d4:	4413      	add	r3, r2
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	68fa      	ldr	r2, [r7, #12]
 80043da:	4313      	orrs	r3, r2
 80043dc:	60fb      	str	r3, [r7, #12]
	for (i = 0; i < num_words; ++i) {
 80043de:	7afb      	ldrb	r3, [r7, #11]
 80043e0:	3301      	adds	r3, #1
 80043e2:	b2db      	uxtb	r3, r3
 80043e4:	72fb      	strb	r3, [r7, #11]
 80043e6:	f997 200b 	ldrsb.w	r2, [r7, #11]
 80043ea:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80043ee:	429a      	cmp	r2, r3
 80043f0:	dbec      	blt.n	80043cc <uECC_vli_isZero+0x16>
	}
	return (bits == 0);
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	bf0c      	ite	eq
 80043f8:	2301      	moveq	r3, #1
 80043fa:	2300      	movne	r3, #0
 80043fc:	b2db      	uxtb	r3, r3
}
 80043fe:	4618      	mov	r0, r3
 8004400:	3714      	adds	r7, #20
 8004402:	46bd      	mov	sp, r7
 8004404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004408:	4770      	bx	lr

0800440a <uECC_vli_testBit>:

uECC_word_t uECC_vli_testBit(const uECC_word_t *vli, bitcount_t bit)
{
 800440a:	b480      	push	{r7}
 800440c:	b083      	sub	sp, #12
 800440e:	af00      	add	r7, sp, #0
 8004410:	6078      	str	r0, [r7, #4]
 8004412:	460b      	mov	r3, r1
 8004414:	807b      	strh	r3, [r7, #2]
	return (vli[bit >> uECC_WORD_BITS_SHIFT] &
 8004416:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800441a:	115b      	asrs	r3, r3, #5
 800441c:	b21b      	sxth	r3, r3
 800441e:	009b      	lsls	r3, r3, #2
 8004420:	687a      	ldr	r2, [r7, #4]
 8004422:	4413      	add	r3, r2
 8004424:	681a      	ldr	r2, [r3, #0]
		((uECC_word_t)1 << (bit & uECC_WORD_BITS_MASK)));
 8004426:	887b      	ldrh	r3, [r7, #2]
 8004428:	f003 031f 	and.w	r3, r3, #31
 800442c:	2101      	movs	r1, #1
 800442e:	fa01 f303 	lsl.w	r3, r1, r3
	return (vli[bit >> uECC_WORD_BITS_SHIFT] &
 8004432:	4013      	ands	r3, r2
}
 8004434:	4618      	mov	r0, r3
 8004436:	370c      	adds	r7, #12
 8004438:	46bd      	mov	sp, r7
 800443a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443e:	4770      	bx	lr

08004440 <vli_numDigits>:

/* Counts the number of words in vli. */
static wordcount_t vli_numDigits(const uECC_word_t *vli,
				 const wordcount_t max_words)
{
 8004440:	b480      	push	{r7}
 8004442:	b085      	sub	sp, #20
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
 8004448:	460b      	mov	r3, r1
 800444a:	70fb      	strb	r3, [r7, #3]

	wordcount_t i;
	/* Search from the end until we find a non-zero digit. We do it in reverse
	 * because we expect that most digits will be nonzero. */
	for (i = max_words - 1; i >= 0 && vli[i] == 0; --i) {
 800444c:	78fb      	ldrb	r3, [r7, #3]
 800444e:	3b01      	subs	r3, #1
 8004450:	b2db      	uxtb	r3, r3
 8004452:	73fb      	strb	r3, [r7, #15]
 8004454:	e003      	b.n	800445e <vli_numDigits+0x1e>
 8004456:	7bfb      	ldrb	r3, [r7, #15]
 8004458:	3b01      	subs	r3, #1
 800445a:	b2db      	uxtb	r3, r3
 800445c:	73fb      	strb	r3, [r7, #15]
 800445e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004462:	2b00      	cmp	r3, #0
 8004464:	db07      	blt.n	8004476 <vli_numDigits+0x36>
 8004466:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800446a:	009b      	lsls	r3, r3, #2
 800446c:	687a      	ldr	r2, [r7, #4]
 800446e:	4413      	add	r3, r2
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d0ef      	beq.n	8004456 <vli_numDigits+0x16>
	}

	return (i + 1);
 8004476:	7bfb      	ldrb	r3, [r7, #15]
 8004478:	3301      	adds	r3, #1
 800447a:	b2db      	uxtb	r3, r3
 800447c:	b25b      	sxtb	r3, r3
}
 800447e:	4618      	mov	r0, r3
 8004480:	3714      	adds	r7, #20
 8004482:	46bd      	mov	sp, r7
 8004484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004488:	4770      	bx	lr

0800448a <uECC_vli_numBits>:

bitcount_t uECC_vli_numBits(const uECC_word_t *vli,
			    const wordcount_t max_words)
{
 800448a:	b580      	push	{r7, lr}
 800448c:	b086      	sub	sp, #24
 800448e:	af00      	add	r7, sp, #0
 8004490:	6078      	str	r0, [r7, #4]
 8004492:	460b      	mov	r3, r1
 8004494:	70fb      	strb	r3, [r7, #3]

	uECC_word_t i;
	uECC_word_t digit;

	wordcount_t num_digits = vli_numDigits(vli, max_words);
 8004496:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800449a:	4619      	mov	r1, r3
 800449c:	6878      	ldr	r0, [r7, #4]
 800449e:	f7ff ffcf 	bl	8004440 <vli_numDigits>
 80044a2:	4603      	mov	r3, r0
 80044a4:	73fb      	strb	r3, [r7, #15]
	if (num_digits == 0) {
 80044a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d101      	bne.n	80044b2 <uECC_vli_numBits+0x28>
		return 0;
 80044ae:	2300      	movs	r3, #0
 80044b0:	e021      	b.n	80044f6 <uECC_vli_numBits+0x6c>
	}

	digit = vli[num_digits - 1];
 80044b2:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80044b6:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 80044ba:	4413      	add	r3, r2
 80044bc:	009b      	lsls	r3, r3, #2
 80044be:	687a      	ldr	r2, [r7, #4]
 80044c0:	4413      	add	r3, r2
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	613b      	str	r3, [r7, #16]
	for (i = 0; digit; ++i) {
 80044c6:	2300      	movs	r3, #0
 80044c8:	617b      	str	r3, [r7, #20]
 80044ca:	e005      	b.n	80044d8 <uECC_vli_numBits+0x4e>
		digit >>= 1;
 80044cc:	693b      	ldr	r3, [r7, #16]
 80044ce:	085b      	lsrs	r3, r3, #1
 80044d0:	613b      	str	r3, [r7, #16]
	for (i = 0; digit; ++i) {
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	3301      	adds	r3, #1
 80044d6:	617b      	str	r3, [r7, #20]
 80044d8:	693b      	ldr	r3, [r7, #16]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d1f6      	bne.n	80044cc <uECC_vli_numBits+0x42>
	}

	return (((bitcount_t)(num_digits - 1) << uECC_WORD_BITS_SHIFT) + i);
 80044de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80044e2:	b29b      	uxth	r3, r3
 80044e4:	3b01      	subs	r3, #1
 80044e6:	b29b      	uxth	r3, r3
 80044e8:	015b      	lsls	r3, r3, #5
 80044ea:	b29a      	uxth	r2, r3
 80044ec:	697b      	ldr	r3, [r7, #20]
 80044ee:	b29b      	uxth	r3, r3
 80044f0:	4413      	add	r3, r2
 80044f2:	b29b      	uxth	r3, r3
 80044f4:	b21b      	sxth	r3, r3
}
 80044f6:	4618      	mov	r0, r3
 80044f8:	3718      	adds	r7, #24
 80044fa:	46bd      	mov	sp, r7
 80044fc:	bd80      	pop	{r7, pc}

080044fe <uECC_vli_set>:

void uECC_vli_set(uECC_word_t *dest, const uECC_word_t *src,
		  wordcount_t num_words)
{
 80044fe:	b480      	push	{r7}
 8004500:	b087      	sub	sp, #28
 8004502:	af00      	add	r7, sp, #0
 8004504:	60f8      	str	r0, [r7, #12]
 8004506:	60b9      	str	r1, [r7, #8]
 8004508:	4613      	mov	r3, r2
 800450a:	71fb      	strb	r3, [r7, #7]
	wordcount_t i;

	for (i = 0; i < num_words; ++i) {
 800450c:	2300      	movs	r3, #0
 800450e:	75fb      	strb	r3, [r7, #23]
 8004510:	e00f      	b.n	8004532 <uECC_vli_set+0x34>
		dest[i] = src[i];
 8004512:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004516:	009b      	lsls	r3, r3, #2
 8004518:	68ba      	ldr	r2, [r7, #8]
 800451a:	441a      	add	r2, r3
 800451c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004520:	009b      	lsls	r3, r3, #2
 8004522:	68f9      	ldr	r1, [r7, #12]
 8004524:	440b      	add	r3, r1
 8004526:	6812      	ldr	r2, [r2, #0]
 8004528:	601a      	str	r2, [r3, #0]
	for (i = 0; i < num_words; ++i) {
 800452a:	7dfb      	ldrb	r3, [r7, #23]
 800452c:	3301      	adds	r3, #1
 800452e:	b2db      	uxtb	r3, r3
 8004530:	75fb      	strb	r3, [r7, #23]
 8004532:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8004536:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800453a:	429a      	cmp	r2, r3
 800453c:	dbe9      	blt.n	8004512 <uECC_vli_set+0x14>
  	}
}
 800453e:	bf00      	nop
 8004540:	bf00      	nop
 8004542:	371c      	adds	r7, #28
 8004544:	46bd      	mov	sp, r7
 8004546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454a:	4770      	bx	lr

0800454c <uECC_vli_cmp_unsafe>:

cmpresult_t uECC_vli_cmp_unsafe(const uECC_word_t *left,
				const uECC_word_t *right,
				wordcount_t num_words)
{
 800454c:	b480      	push	{r7}
 800454e:	b087      	sub	sp, #28
 8004550:	af00      	add	r7, sp, #0
 8004552:	60f8      	str	r0, [r7, #12]
 8004554:	60b9      	str	r1, [r7, #8]
 8004556:	4613      	mov	r3, r2
 8004558:	71fb      	strb	r3, [r7, #7]
	wordcount_t i;

	for (i = num_words - 1; i >= 0; --i) {
 800455a:	79fb      	ldrb	r3, [r7, #7]
 800455c:	3b01      	subs	r3, #1
 800455e:	b2db      	uxtb	r3, r3
 8004560:	75fb      	strb	r3, [r7, #23]
 8004562:	e024      	b.n	80045ae <uECC_vli_cmp_unsafe+0x62>
		if (left[i] > right[i]) {
 8004564:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004568:	009b      	lsls	r3, r3, #2
 800456a:	68fa      	ldr	r2, [r7, #12]
 800456c:	4413      	add	r3, r2
 800456e:	681a      	ldr	r2, [r3, #0]
 8004570:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004574:	009b      	lsls	r3, r3, #2
 8004576:	68b9      	ldr	r1, [r7, #8]
 8004578:	440b      	add	r3, r1
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	429a      	cmp	r2, r3
 800457e:	d901      	bls.n	8004584 <uECC_vli_cmp_unsafe+0x38>
			return 1;
 8004580:	2301      	movs	r3, #1
 8004582:	e019      	b.n	80045b8 <uECC_vli_cmp_unsafe+0x6c>
		} else if (left[i] < right[i]) {
 8004584:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004588:	009b      	lsls	r3, r3, #2
 800458a:	68fa      	ldr	r2, [r7, #12]
 800458c:	4413      	add	r3, r2
 800458e:	681a      	ldr	r2, [r3, #0]
 8004590:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004594:	009b      	lsls	r3, r3, #2
 8004596:	68b9      	ldr	r1, [r7, #8]
 8004598:	440b      	add	r3, r1
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	429a      	cmp	r2, r3
 800459e:	d202      	bcs.n	80045a6 <uECC_vli_cmp_unsafe+0x5a>
			return -1;
 80045a0:	f04f 33ff 	mov.w	r3, #4294967295
 80045a4:	e008      	b.n	80045b8 <uECC_vli_cmp_unsafe+0x6c>
	for (i = num_words - 1; i >= 0; --i) {
 80045a6:	7dfb      	ldrb	r3, [r7, #23]
 80045a8:	3b01      	subs	r3, #1
 80045aa:	b2db      	uxtb	r3, r3
 80045ac:	75fb      	strb	r3, [r7, #23]
 80045ae:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	dad6      	bge.n	8004564 <uECC_vli_cmp_unsafe+0x18>
		}
	}
	return 0;
 80045b6:	2300      	movs	r3, #0
}
 80045b8:	4618      	mov	r0, r3
 80045ba:	371c      	adds	r7, #28
 80045bc:	46bd      	mov	sp, r7
 80045be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c2:	4770      	bx	lr

080045c4 <uECC_vli_equal>:

uECC_word_t uECC_vli_equal(const uECC_word_t *left, const uECC_word_t *right,
			   wordcount_t num_words)
{
 80045c4:	b480      	push	{r7}
 80045c6:	b087      	sub	sp, #28
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	60f8      	str	r0, [r7, #12]
 80045cc:	60b9      	str	r1, [r7, #8]
 80045ce:	4613      	mov	r3, r2
 80045d0:	71fb      	strb	r3, [r7, #7]

	uECC_word_t diff = 0;
 80045d2:	2300      	movs	r3, #0
 80045d4:	617b      	str	r3, [r7, #20]
	wordcount_t i;

	for (i = num_words - 1; i >= 0; --i) {
 80045d6:	79fb      	ldrb	r3, [r7, #7]
 80045d8:	3b01      	subs	r3, #1
 80045da:	b2db      	uxtb	r3, r3
 80045dc:	74fb      	strb	r3, [r7, #19]
 80045de:	e013      	b.n	8004608 <uECC_vli_equal+0x44>
		diff |= (left[i] ^ right[i]);
 80045e0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80045e4:	009b      	lsls	r3, r3, #2
 80045e6:	68fa      	ldr	r2, [r7, #12]
 80045e8:	4413      	add	r3, r2
 80045ea:	681a      	ldr	r2, [r3, #0]
 80045ec:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80045f0:	009b      	lsls	r3, r3, #2
 80045f2:	68b9      	ldr	r1, [r7, #8]
 80045f4:	440b      	add	r3, r1
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	4053      	eors	r3, r2
 80045fa:	697a      	ldr	r2, [r7, #20]
 80045fc:	4313      	orrs	r3, r2
 80045fe:	617b      	str	r3, [r7, #20]
	for (i = num_words - 1; i >= 0; --i) {
 8004600:	7cfb      	ldrb	r3, [r7, #19]
 8004602:	3b01      	subs	r3, #1
 8004604:	b2db      	uxtb	r3, r3
 8004606:	74fb      	strb	r3, [r7, #19]
 8004608:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800460c:	2b00      	cmp	r3, #0
 800460e:	dae7      	bge.n	80045e0 <uECC_vli_equal+0x1c>
	}
	return !(diff == 0);
 8004610:	697b      	ldr	r3, [r7, #20]
 8004612:	2b00      	cmp	r3, #0
 8004614:	bf14      	ite	ne
 8004616:	2301      	movne	r3, #1
 8004618:	2300      	moveq	r3, #0
 800461a:	b2db      	uxtb	r3, r3
}
 800461c:	4618      	mov	r0, r3
 800461e:	371c      	adds	r7, #28
 8004620:	46bd      	mov	sp, r7
 8004622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004626:	4770      	bx	lr

08004628 <cond_set>:

uECC_word_t cond_set(uECC_word_t p_true, uECC_word_t p_false, unsigned int cond)
{
 8004628:	b480      	push	{r7}
 800462a:	b085      	sub	sp, #20
 800462c:	af00      	add	r7, sp, #0
 800462e:	60f8      	str	r0, [r7, #12]
 8004630:	60b9      	str	r1, [r7, #8]
 8004632:	607a      	str	r2, [r7, #4]
	return (p_true*(cond)) | (p_false*(!cond));
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	687a      	ldr	r2, [r7, #4]
 8004638:	fb03 f202 	mul.w	r2, r3, r2
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2b00      	cmp	r3, #0
 8004640:	bf0c      	ite	eq
 8004642:	2301      	moveq	r3, #1
 8004644:	2300      	movne	r3, #0
 8004646:	b2db      	uxtb	r3, r3
 8004648:	4619      	mov	r1, r3
 800464a:	68bb      	ldr	r3, [r7, #8]
 800464c:	fb01 f303 	mul.w	r3, r1, r3
 8004650:	4313      	orrs	r3, r2
}
 8004652:	4618      	mov	r0, r3
 8004654:	3714      	adds	r7, #20
 8004656:	46bd      	mov	sp, r7
 8004658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465c:	4770      	bx	lr

0800465e <uECC_vli_sub>:

/* Computes result = left - right, returning borrow, in constant time.
 * Can modify in place. */
uECC_word_t uECC_vli_sub(uECC_word_t *result, const uECC_word_t *left,
			 const uECC_word_t *right, wordcount_t num_words)
{
 800465e:	b580      	push	{r7, lr}
 8004660:	b088      	sub	sp, #32
 8004662:	af00      	add	r7, sp, #0
 8004664:	60f8      	str	r0, [r7, #12]
 8004666:	60b9      	str	r1, [r7, #8]
 8004668:	607a      	str	r2, [r7, #4]
 800466a:	70fb      	strb	r3, [r7, #3]
	uECC_word_t borrow = 0;
 800466c:	2300      	movs	r3, #0
 800466e:	61fb      	str	r3, [r7, #28]
	wordcount_t i;
	for (i = 0; i < num_words; ++i) {
 8004670:	2300      	movs	r3, #0
 8004672:	76fb      	strb	r3, [r7, #27]
 8004674:	e039      	b.n	80046ea <uECC_vli_sub+0x8c>
		uECC_word_t diff = left[i] - right[i] - borrow;
 8004676:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800467a:	009b      	lsls	r3, r3, #2
 800467c:	68ba      	ldr	r2, [r7, #8]
 800467e:	4413      	add	r3, r2
 8004680:	681a      	ldr	r2, [r3, #0]
 8004682:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8004686:	009b      	lsls	r3, r3, #2
 8004688:	6879      	ldr	r1, [r7, #4]
 800468a:	440b      	add	r3, r1
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	1ad2      	subs	r2, r2, r3
 8004690:	69fb      	ldr	r3, [r7, #28]
 8004692:	1ad3      	subs	r3, r2, r3
 8004694:	617b      	str	r3, [r7, #20]
		uECC_word_t val = (diff > left[i]);
 8004696:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800469a:	009b      	lsls	r3, r3, #2
 800469c:	68ba      	ldr	r2, [r7, #8]
 800469e:	4413      	add	r3, r2
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	697a      	ldr	r2, [r7, #20]
 80046a4:	429a      	cmp	r2, r3
 80046a6:	bf8c      	ite	hi
 80046a8:	2301      	movhi	r3, #1
 80046aa:	2300      	movls	r3, #0
 80046ac:	b2db      	uxtb	r3, r3
 80046ae:	613b      	str	r3, [r7, #16]
		borrow = cond_set(val, borrow, (diff != left[i]));
 80046b0:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80046b4:	009b      	lsls	r3, r3, #2
 80046b6:	68ba      	ldr	r2, [r7, #8]
 80046b8:	4413      	add	r3, r2
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	697a      	ldr	r2, [r7, #20]
 80046be:	429a      	cmp	r2, r3
 80046c0:	bf14      	ite	ne
 80046c2:	2301      	movne	r3, #1
 80046c4:	2300      	moveq	r3, #0
 80046c6:	b2db      	uxtb	r3, r3
 80046c8:	461a      	mov	r2, r3
 80046ca:	69f9      	ldr	r1, [r7, #28]
 80046cc:	6938      	ldr	r0, [r7, #16]
 80046ce:	f7ff ffab 	bl	8004628 <cond_set>
 80046d2:	61f8      	str	r0, [r7, #28]

		result[i] = diff;
 80046d4:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80046d8:	009b      	lsls	r3, r3, #2
 80046da:	68fa      	ldr	r2, [r7, #12]
 80046dc:	4413      	add	r3, r2
 80046de:	697a      	ldr	r2, [r7, #20]
 80046e0:	601a      	str	r2, [r3, #0]
	for (i = 0; i < num_words; ++i) {
 80046e2:	7efb      	ldrb	r3, [r7, #27]
 80046e4:	3301      	adds	r3, #1
 80046e6:	b2db      	uxtb	r3, r3
 80046e8:	76fb      	strb	r3, [r7, #27]
 80046ea:	f997 201b 	ldrsb.w	r2, [r7, #27]
 80046ee:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80046f2:	429a      	cmp	r2, r3
 80046f4:	dbbf      	blt.n	8004676 <uECC_vli_sub+0x18>
	}
	return borrow;
 80046f6:	69fb      	ldr	r3, [r7, #28]
}
 80046f8:	4618      	mov	r0, r3
 80046fa:	3720      	adds	r7, #32
 80046fc:	46bd      	mov	sp, r7
 80046fe:	bd80      	pop	{r7, pc}

08004700 <uECC_vli_add>:

/* Computes result = left + right, returning carry, in constant time.
 * Can modify in place. */
static uECC_word_t uECC_vli_add(uECC_word_t *result, const uECC_word_t *left,
				const uECC_word_t *right, wordcount_t num_words)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b088      	sub	sp, #32
 8004704:	af00      	add	r7, sp, #0
 8004706:	60f8      	str	r0, [r7, #12]
 8004708:	60b9      	str	r1, [r7, #8]
 800470a:	607a      	str	r2, [r7, #4]
 800470c:	70fb      	strb	r3, [r7, #3]
	uECC_word_t carry = 0;
 800470e:	2300      	movs	r3, #0
 8004710:	61fb      	str	r3, [r7, #28]
	wordcount_t i;
	for (i = 0; i < num_words; ++i) {
 8004712:	2300      	movs	r3, #0
 8004714:	76fb      	strb	r3, [r7, #27]
 8004716:	e039      	b.n	800478c <uECC_vli_add+0x8c>
		uECC_word_t sum = left[i] + right[i] + carry;
 8004718:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800471c:	009b      	lsls	r3, r3, #2
 800471e:	68ba      	ldr	r2, [r7, #8]
 8004720:	4413      	add	r3, r2
 8004722:	681a      	ldr	r2, [r3, #0]
 8004724:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8004728:	009b      	lsls	r3, r3, #2
 800472a:	6879      	ldr	r1, [r7, #4]
 800472c:	440b      	add	r3, r1
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	4413      	add	r3, r2
 8004732:	69fa      	ldr	r2, [r7, #28]
 8004734:	4413      	add	r3, r2
 8004736:	617b      	str	r3, [r7, #20]
		uECC_word_t val = (sum < left[i]);
 8004738:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800473c:	009b      	lsls	r3, r3, #2
 800473e:	68ba      	ldr	r2, [r7, #8]
 8004740:	4413      	add	r3, r2
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	697a      	ldr	r2, [r7, #20]
 8004746:	429a      	cmp	r2, r3
 8004748:	bf34      	ite	cc
 800474a:	2301      	movcc	r3, #1
 800474c:	2300      	movcs	r3, #0
 800474e:	b2db      	uxtb	r3, r3
 8004750:	613b      	str	r3, [r7, #16]
		carry = cond_set(val, carry, (sum != left[i]));
 8004752:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8004756:	009b      	lsls	r3, r3, #2
 8004758:	68ba      	ldr	r2, [r7, #8]
 800475a:	4413      	add	r3, r2
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	697a      	ldr	r2, [r7, #20]
 8004760:	429a      	cmp	r2, r3
 8004762:	bf14      	ite	ne
 8004764:	2301      	movne	r3, #1
 8004766:	2300      	moveq	r3, #0
 8004768:	b2db      	uxtb	r3, r3
 800476a:	461a      	mov	r2, r3
 800476c:	69f9      	ldr	r1, [r7, #28]
 800476e:	6938      	ldr	r0, [r7, #16]
 8004770:	f7ff ff5a 	bl	8004628 <cond_set>
 8004774:	61f8      	str	r0, [r7, #28]
		result[i] = sum;
 8004776:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800477a:	009b      	lsls	r3, r3, #2
 800477c:	68fa      	ldr	r2, [r7, #12]
 800477e:	4413      	add	r3, r2
 8004780:	697a      	ldr	r2, [r7, #20]
 8004782:	601a      	str	r2, [r3, #0]
	for (i = 0; i < num_words; ++i) {
 8004784:	7efb      	ldrb	r3, [r7, #27]
 8004786:	3301      	adds	r3, #1
 8004788:	b2db      	uxtb	r3, r3
 800478a:	76fb      	strb	r3, [r7, #27]
 800478c:	f997 201b 	ldrsb.w	r2, [r7, #27]
 8004790:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004794:	429a      	cmp	r2, r3
 8004796:	dbbf      	blt.n	8004718 <uECC_vli_add+0x18>
	}
	return carry;
 8004798:	69fb      	ldr	r3, [r7, #28]
}
 800479a:	4618      	mov	r0, r3
 800479c:	3720      	adds	r7, #32
 800479e:	46bd      	mov	sp, r7
 80047a0:	bd80      	pop	{r7, pc}

080047a2 <uECC_vli_rshift1>:
	return (!equal - 2 * neg);
}

/* Computes vli = vli >> 1. */
static void uECC_vli_rshift1(uECC_word_t *vli, wordcount_t num_words)
{
 80047a2:	b480      	push	{r7}
 80047a4:	b087      	sub	sp, #28
 80047a6:	af00      	add	r7, sp, #0
 80047a8:	6078      	str	r0, [r7, #4]
 80047aa:	460b      	mov	r3, r1
 80047ac:	70fb      	strb	r3, [r7, #3]
	uECC_word_t *end = vli;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	613b      	str	r3, [r7, #16]
	uECC_word_t carry = 0;
 80047b2:	2300      	movs	r3, #0
 80047b4:	617b      	str	r3, [r7, #20]

	vli += num_words;
 80047b6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80047ba:	009b      	lsls	r3, r3, #2
 80047bc:	687a      	ldr	r2, [r7, #4]
 80047be:	4413      	add	r3, r2
 80047c0:	607b      	str	r3, [r7, #4]
	while (vli-- > end) {
 80047c2:	e00b      	b.n	80047dc <uECC_vli_rshift1+0x3a>
		uECC_word_t temp = *vli;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	60fb      	str	r3, [r7, #12]
		*vli = (temp >> 1) | carry;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	085a      	lsrs	r2, r3, #1
 80047ce:	697b      	ldr	r3, [r7, #20]
 80047d0:	431a      	orrs	r2, r3
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	601a      	str	r2, [r3, #0]
		carry = temp << (uECC_WORD_BITS - 1);
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	07db      	lsls	r3, r3, #31
 80047da:	617b      	str	r3, [r7, #20]
	while (vli-- > end) {
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	1f1a      	subs	r2, r3, #4
 80047e0:	607a      	str	r2, [r7, #4]
 80047e2:	693a      	ldr	r2, [r7, #16]
 80047e4:	429a      	cmp	r2, r3
 80047e6:	d3ed      	bcc.n	80047c4 <uECC_vli_rshift1+0x22>
	}
}
 80047e8:	bf00      	nop
 80047ea:	bf00      	nop
 80047ec:	371c      	adds	r7, #28
 80047ee:	46bd      	mov	sp, r7
 80047f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f4:	4770      	bx	lr

080047f6 <muladd>:

static void muladd(uECC_word_t a, uECC_word_t b, uECC_word_t *r0,
		   uECC_word_t *r1, uECC_word_t *r2)
{
 80047f6:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80047fa:	b091      	sub	sp, #68	@ 0x44
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8004800:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004802:	627a      	str	r2, [r7, #36]	@ 0x24
 8004804:	623b      	str	r3, [r7, #32]

	uECC_dword_t p = (uECC_dword_t)a * b;
 8004806:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004808:	2200      	movs	r2, #0
 800480a:	4698      	mov	r8, r3
 800480c:	4691      	mov	r9, r2
 800480e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004810:	2200      	movs	r2, #0
 8004812:	469a      	mov	sl, r3
 8004814:	4693      	mov	fp, r2
 8004816:	fb0a f209 	mul.w	r2, sl, r9
 800481a:	fb08 f30b 	mul.w	r3, r8, fp
 800481e:	4413      	add	r3, r2
 8004820:	fba8 450a 	umull	r4, r5, r8, sl
 8004824:	442b      	add	r3, r5
 8004826:	461d      	mov	r5, r3
 8004828:	e9c7 450e 	strd	r4, r5, [r7, #56]	@ 0x38
 800482c:	e9c7 450e 	strd	r4, r5, [r7, #56]	@ 0x38
	uECC_dword_t r01 = ((uECC_dword_t)(*r1) << uECC_WORD_BITS) | *r0;
 8004830:	6a3b      	ldr	r3, [r7, #32]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	2200      	movs	r2, #0
 8004836:	61bb      	str	r3, [r7, #24]
 8004838:	61fa      	str	r2, [r7, #28]
 800483a:	f04f 0200 	mov.w	r2, #0
 800483e:	f04f 0300 	mov.w	r3, #0
 8004842:	69b9      	ldr	r1, [r7, #24]
 8004844:	000b      	movs	r3, r1
 8004846:	2200      	movs	r2, #0
 8004848:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800484a:	6809      	ldr	r1, [r1, #0]
 800484c:	2000      	movs	r0, #0
 800484e:	6139      	str	r1, [r7, #16]
 8004850:	6178      	str	r0, [r7, #20]
 8004852:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004856:	4621      	mov	r1, r4
 8004858:	4311      	orrs	r1, r2
 800485a:	60b9      	str	r1, [r7, #8]
 800485c:	4629      	mov	r1, r5
 800485e:	4319      	orrs	r1, r3
 8004860:	60f9      	str	r1, [r7, #12]
 8004862:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8004866:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30
	r01 += p;
 800486a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800486e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004872:	1884      	adds	r4, r0, r2
 8004874:	603c      	str	r4, [r7, #0]
 8004876:	eb41 0303 	adc.w	r3, r1, r3
 800487a:	607b      	str	r3, [r7, #4]
 800487c:	e9d7 3400 	ldrd	r3, r4, [r7]
 8004880:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30
	*r2 += (r01 < p);
 8004884:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004886:	681c      	ldr	r4, [r3, #0]
 8004888:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800488c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004890:	4290      	cmp	r0, r2
 8004892:	eb71 0303 	sbcs.w	r3, r1, r3
 8004896:	bf34      	ite	cc
 8004898:	2301      	movcc	r3, #1
 800489a:	2300      	movcs	r3, #0
 800489c:	b2db      	uxtb	r3, r3
 800489e:	18e2      	adds	r2, r4, r3
 80048a0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80048a2:	601a      	str	r2, [r3, #0]
	*r1 = r01 >> uECC_WORD_BITS;
 80048a4:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80048a8:	f04f 0200 	mov.w	r2, #0
 80048ac:	f04f 0300 	mov.w	r3, #0
 80048b0:	000a      	movs	r2, r1
 80048b2:	2300      	movs	r3, #0
 80048b4:	6a3b      	ldr	r3, [r7, #32]
 80048b6:	601a      	str	r2, [r3, #0]
	*r0 = (uECC_word_t)r01;
 80048b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80048ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048bc:	601a      	str	r2, [r3, #0]

}
 80048be:	bf00      	nop
 80048c0:	3744      	adds	r7, #68	@ 0x44
 80048c2:	46bd      	mov	sp, r7
 80048c4:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80048c8:	4770      	bx	lr

080048ca <uECC_vli_mult>:

/* Computes result = left * right. Result must be 2 * num_words long. */
static void uECC_vli_mult(uECC_word_t *result, const uECC_word_t *left,
			  const uECC_word_t *right, wordcount_t num_words)
{
 80048ca:	b590      	push	{r4, r7, lr}
 80048cc:	b08b      	sub	sp, #44	@ 0x2c
 80048ce:	af02      	add	r7, sp, #8
 80048d0:	60f8      	str	r0, [r7, #12]
 80048d2:	60b9      	str	r1, [r7, #8]
 80048d4:	607a      	str	r2, [r7, #4]
 80048d6:	70fb      	strb	r3, [r7, #3]

	uECC_word_t r0 = 0;
 80048d8:	2300      	movs	r3, #0
 80048da:	61bb      	str	r3, [r7, #24]
	uECC_word_t r1 = 0;
 80048dc:	2300      	movs	r3, #0
 80048de:	617b      	str	r3, [r7, #20]
	uECC_word_t r2 = 0;
 80048e0:	2300      	movs	r3, #0
 80048e2:	613b      	str	r3, [r7, #16]
	wordcount_t i, k;

	/* Compute each digit of result in sequence, maintaining the carries. */
	for (k = 0; k < num_words; ++k) {
 80048e4:	2300      	movs	r3, #0
 80048e6:	77bb      	strb	r3, [r7, #30]
 80048e8:	e036      	b.n	8004958 <uECC_vli_mult+0x8e>

		for (i = 0; i <= k; ++i) {
 80048ea:	2300      	movs	r3, #0
 80048ec:	77fb      	strb	r3, [r7, #31]
 80048ee:	e01c      	b.n	800492a <uECC_vli_mult+0x60>
			muladd(left[i], right[k - i], &r0, &r1, &r2);
 80048f0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80048f4:	009b      	lsls	r3, r3, #2
 80048f6:	68ba      	ldr	r2, [r7, #8]
 80048f8:	4413      	add	r3, r2
 80048fa:	6818      	ldr	r0, [r3, #0]
 80048fc:	f997 201e 	ldrsb.w	r2, [r7, #30]
 8004900:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004904:	1ad3      	subs	r3, r2, r3
 8004906:	009b      	lsls	r3, r3, #2
 8004908:	687a      	ldr	r2, [r7, #4]
 800490a:	4413      	add	r3, r2
 800490c:	6819      	ldr	r1, [r3, #0]
 800490e:	f107 0414 	add.w	r4, r7, #20
 8004912:	f107 0218 	add.w	r2, r7, #24
 8004916:	f107 0310 	add.w	r3, r7, #16
 800491a:	9300      	str	r3, [sp, #0]
 800491c:	4623      	mov	r3, r4
 800491e:	f7ff ff6a 	bl	80047f6 <muladd>
		for (i = 0; i <= k; ++i) {
 8004922:	7ffb      	ldrb	r3, [r7, #31]
 8004924:	3301      	adds	r3, #1
 8004926:	b2db      	uxtb	r3, r3
 8004928:	77fb      	strb	r3, [r7, #31]
 800492a:	f997 201f 	ldrsb.w	r2, [r7, #31]
 800492e:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8004932:	429a      	cmp	r2, r3
 8004934:	dddc      	ble.n	80048f0 <uECC_vli_mult+0x26>
		}

		result[k] = r0;
 8004936:	f997 301e 	ldrsb.w	r3, [r7, #30]
 800493a:	009b      	lsls	r3, r3, #2
 800493c:	68fa      	ldr	r2, [r7, #12]
 800493e:	4413      	add	r3, r2
 8004940:	69ba      	ldr	r2, [r7, #24]
 8004942:	601a      	str	r2, [r3, #0]
		r0 = r1;
 8004944:	697b      	ldr	r3, [r7, #20]
 8004946:	61bb      	str	r3, [r7, #24]
		r1 = r2;
 8004948:	693b      	ldr	r3, [r7, #16]
 800494a:	617b      	str	r3, [r7, #20]
		r2 = 0;
 800494c:	2300      	movs	r3, #0
 800494e:	613b      	str	r3, [r7, #16]
	for (k = 0; k < num_words; ++k) {
 8004950:	7fbb      	ldrb	r3, [r7, #30]
 8004952:	3301      	adds	r3, #1
 8004954:	b2db      	uxtb	r3, r3
 8004956:	77bb      	strb	r3, [r7, #30]
 8004958:	f997 201e 	ldrsb.w	r2, [r7, #30]
 800495c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004960:	429a      	cmp	r2, r3
 8004962:	dbc2      	blt.n	80048ea <uECC_vli_mult+0x20>
	}

	for (k = num_words; k < num_words * 2 - 1; ++k) {
 8004964:	78fb      	ldrb	r3, [r7, #3]
 8004966:	77bb      	strb	r3, [r7, #30]
 8004968:	e03b      	b.n	80049e2 <uECC_vli_mult+0x118>

		for (i = (k + 1) - num_words; i < num_words; ++i) {
 800496a:	7fba      	ldrb	r2, [r7, #30]
 800496c:	78fb      	ldrb	r3, [r7, #3]
 800496e:	1ad3      	subs	r3, r2, r3
 8004970:	b2db      	uxtb	r3, r3
 8004972:	3301      	adds	r3, #1
 8004974:	b2db      	uxtb	r3, r3
 8004976:	77fb      	strb	r3, [r7, #31]
 8004978:	e01c      	b.n	80049b4 <uECC_vli_mult+0xea>
			muladd(left[i], right[k - i], &r0, &r1, &r2);
 800497a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800497e:	009b      	lsls	r3, r3, #2
 8004980:	68ba      	ldr	r2, [r7, #8]
 8004982:	4413      	add	r3, r2
 8004984:	6818      	ldr	r0, [r3, #0]
 8004986:	f997 201e 	ldrsb.w	r2, [r7, #30]
 800498a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800498e:	1ad3      	subs	r3, r2, r3
 8004990:	009b      	lsls	r3, r3, #2
 8004992:	687a      	ldr	r2, [r7, #4]
 8004994:	4413      	add	r3, r2
 8004996:	6819      	ldr	r1, [r3, #0]
 8004998:	f107 0414 	add.w	r4, r7, #20
 800499c:	f107 0218 	add.w	r2, r7, #24
 80049a0:	f107 0310 	add.w	r3, r7, #16
 80049a4:	9300      	str	r3, [sp, #0]
 80049a6:	4623      	mov	r3, r4
 80049a8:	f7ff ff25 	bl	80047f6 <muladd>
		for (i = (k + 1) - num_words; i < num_words; ++i) {
 80049ac:	7ffb      	ldrb	r3, [r7, #31]
 80049ae:	3301      	adds	r3, #1
 80049b0:	b2db      	uxtb	r3, r3
 80049b2:	77fb      	strb	r3, [r7, #31]
 80049b4:	f997 201f 	ldrsb.w	r2, [r7, #31]
 80049b8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80049bc:	429a      	cmp	r2, r3
 80049be:	dbdc      	blt.n	800497a <uECC_vli_mult+0xb0>
		}
		result[k] = r0;
 80049c0:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80049c4:	009b      	lsls	r3, r3, #2
 80049c6:	68fa      	ldr	r2, [r7, #12]
 80049c8:	4413      	add	r3, r2
 80049ca:	69ba      	ldr	r2, [r7, #24]
 80049cc:	601a      	str	r2, [r3, #0]
		r0 = r1;
 80049ce:	697b      	ldr	r3, [r7, #20]
 80049d0:	61bb      	str	r3, [r7, #24]
		r1 = r2;
 80049d2:	693b      	ldr	r3, [r7, #16]
 80049d4:	617b      	str	r3, [r7, #20]
		r2 = 0;
 80049d6:	2300      	movs	r3, #0
 80049d8:	613b      	str	r3, [r7, #16]
	for (k = num_words; k < num_words * 2 - 1; ++k) {
 80049da:	7fbb      	ldrb	r3, [r7, #30]
 80049dc:	3301      	adds	r3, #1
 80049de:	b2db      	uxtb	r3, r3
 80049e0:	77bb      	strb	r3, [r7, #30]
 80049e2:	f997 201e 	ldrsb.w	r2, [r7, #30]
 80049e6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80049ea:	005b      	lsls	r3, r3, #1
 80049ec:	3b01      	subs	r3, #1
 80049ee:	429a      	cmp	r2, r3
 80049f0:	dbbb      	blt.n	800496a <uECC_vli_mult+0xa0>
	}
	result[num_words * 2 - 1] = r0;
 80049f2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80049f6:	00db      	lsls	r3, r3, #3
 80049f8:	3b04      	subs	r3, #4
 80049fa:	68fa      	ldr	r2, [r7, #12]
 80049fc:	4413      	add	r3, r2
 80049fe:	69ba      	ldr	r2, [r7, #24]
 8004a00:	601a      	str	r2, [r3, #0]
}
 8004a02:	bf00      	nop
 8004a04:	3724      	adds	r7, #36	@ 0x24
 8004a06:	46bd      	mov	sp, r7
 8004a08:	bd90      	pop	{r4, r7, pc}

08004a0a <uECC_vli_modAdd>:

void uECC_vli_modAdd(uECC_word_t *result, const uECC_word_t *left,
		     const uECC_word_t *right, const uECC_word_t *mod,
		     wordcount_t num_words)
{
 8004a0a:	b580      	push	{r7, lr}
 8004a0c:	b086      	sub	sp, #24
 8004a0e:	af00      	add	r7, sp, #0
 8004a10:	60f8      	str	r0, [r7, #12]
 8004a12:	60b9      	str	r1, [r7, #8]
 8004a14:	607a      	str	r2, [r7, #4]
 8004a16:	603b      	str	r3, [r7, #0]
	uECC_word_t carry = uECC_vli_add(result, left, right, num_words);
 8004a18:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8004a1c:	687a      	ldr	r2, [r7, #4]
 8004a1e:	68b9      	ldr	r1, [r7, #8]
 8004a20:	68f8      	ldr	r0, [r7, #12]
 8004a22:	f7ff fe6d 	bl	8004700 <uECC_vli_add>
 8004a26:	6178      	str	r0, [r7, #20]
	if (carry || uECC_vli_cmp_unsafe(mod, result, num_words) != 1) {
 8004a28:	697b      	ldr	r3, [r7, #20]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d109      	bne.n	8004a42 <uECC_vli_modAdd+0x38>
 8004a2e:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8004a32:	461a      	mov	r2, r3
 8004a34:	68f9      	ldr	r1, [r7, #12]
 8004a36:	6838      	ldr	r0, [r7, #0]
 8004a38:	f7ff fd88 	bl	800454c <uECC_vli_cmp_unsafe>
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	2b01      	cmp	r3, #1
 8004a40:	d006      	beq.n	8004a50 <uECC_vli_modAdd+0x46>
	/* result > mod (result = mod + remainder), so subtract mod to get
	 * remainder. */
		uECC_vli_sub(result, result, mod, num_words);
 8004a42:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8004a46:	683a      	ldr	r2, [r7, #0]
 8004a48:	68f9      	ldr	r1, [r7, #12]
 8004a4a:	68f8      	ldr	r0, [r7, #12]
 8004a4c:	f7ff fe07 	bl	800465e <uECC_vli_sub>
	}
}
 8004a50:	bf00      	nop
 8004a52:	3718      	adds	r7, #24
 8004a54:	46bd      	mov	sp, r7
 8004a56:	bd80      	pop	{r7, pc}

08004a58 <uECC_vli_modSub>:

void uECC_vli_modSub(uECC_word_t *result, const uECC_word_t *left,
		     const uECC_word_t *right, const uECC_word_t *mod,
		     wordcount_t num_words)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b086      	sub	sp, #24
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	60f8      	str	r0, [r7, #12]
 8004a60:	60b9      	str	r1, [r7, #8]
 8004a62:	607a      	str	r2, [r7, #4]
 8004a64:	603b      	str	r3, [r7, #0]
	uECC_word_t l_borrow = uECC_vli_sub(result, left, right, num_words);
 8004a66:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8004a6a:	687a      	ldr	r2, [r7, #4]
 8004a6c:	68b9      	ldr	r1, [r7, #8]
 8004a6e:	68f8      	ldr	r0, [r7, #12]
 8004a70:	f7ff fdf5 	bl	800465e <uECC_vli_sub>
 8004a74:	6178      	str	r0, [r7, #20]
	if (l_borrow) {
 8004a76:	697b      	ldr	r3, [r7, #20]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d006      	beq.n	8004a8a <uECC_vli_modSub+0x32>
		/* In this case, result == -diff == (max int) - diff. Since -x % d == d - x,
		 * we can get the correct result from result + mod (with overflow). */
		uECC_vli_add(result, result, mod, num_words);
 8004a7c:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8004a80:	683a      	ldr	r2, [r7, #0]
 8004a82:	68f9      	ldr	r1, [r7, #12]
 8004a84:	68f8      	ldr	r0, [r7, #12]
 8004a86:	f7ff fe3b 	bl	8004700 <uECC_vli_add>
	}
}
 8004a8a:	bf00      	nop
 8004a8c:	3718      	adds	r7, #24
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	bd80      	pop	{r7, pc}

08004a92 <uECC_vli_mmod>:

/* Computes result = product % mod, where product is 2N words long. */
/* Currently only designed to work for curve_p or curve_n. */
void uECC_vli_mmod(uECC_word_t *result, uECC_word_t *product,
    		   const uECC_word_t *mod, wordcount_t num_words)
{
 8004a92:	b590      	push	{r4, r7, lr}
 8004a94:	b0ad      	sub	sp, #180	@ 0xb4
 8004a96:	af00      	add	r7, sp, #0
 8004a98:	60f8      	str	r0, [r7, #12]
 8004a9a:	60b9      	str	r1, [r7, #8]
 8004a9c:	607a      	str	r2, [r7, #4]
 8004a9e:	70fb      	strb	r3, [r7, #3]
	uECC_word_t mod_multiple[2 * NUM_ECC_WORDS];
	uECC_word_t tmp[2 * NUM_ECC_WORDS];
	uECC_word_t *v[2] = {tmp, product};
 8004aa0:	f107 0318 	add.w	r3, r7, #24
 8004aa4:	613b      	str	r3, [r7, #16]
 8004aa6:	68bb      	ldr	r3, [r7, #8]
 8004aa8:	617b      	str	r3, [r7, #20]
	uECC_word_t index;

	/* Shift mod so its highest set bit is at the maximum position. */
	bitcount_t shift = (num_words * 2 * uECC_WORD_BITS) -
 8004aaa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004aae:	b29b      	uxth	r3, r3
 8004ab0:	019b      	lsls	r3, r3, #6
 8004ab2:	b29c      	uxth	r4, r3
			   uECC_vli_numBits(mod, num_words);
 8004ab4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004ab8:	4619      	mov	r1, r3
 8004aba:	6878      	ldr	r0, [r7, #4]
 8004abc:	f7ff fce5 	bl	800448a <uECC_vli_numBits>
 8004ac0:	4603      	mov	r3, r0
 8004ac2:	b29b      	uxth	r3, r3
	bitcount_t shift = (num_words * 2 * uECC_WORD_BITS) -
 8004ac4:	1ae3      	subs	r3, r4, r3
 8004ac6:	b29b      	uxth	r3, r3
 8004ac8:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
	wordcount_t word_shift = shift / uECC_WORD_BITS;
 8004acc:	f9b7 30aa 	ldrsh.w	r3, [r7, #170]	@ 0xaa
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	da00      	bge.n	8004ad6 <uECC_vli_mmod+0x44>
 8004ad4:	331f      	adds	r3, #31
 8004ad6:	115b      	asrs	r3, r3, #5
 8004ad8:	b21b      	sxth	r3, r3
 8004ada:	f887 309e 	strb.w	r3, [r7, #158]	@ 0x9e
	wordcount_t bit_shift = shift % uECC_WORD_BITS;
 8004ade:	f9b7 30aa 	ldrsh.w	r3, [r7, #170]	@ 0xaa
 8004ae2:	425a      	negs	r2, r3
 8004ae4:	f003 031f 	and.w	r3, r3, #31
 8004ae8:	f002 021f 	and.w	r2, r2, #31
 8004aec:	bf58      	it	pl
 8004aee:	4253      	negpl	r3, r2
 8004af0:	b21b      	sxth	r3, r3
 8004af2:	f887 309d 	strb.w	r3, [r7, #157]	@ 0x9d
	uECC_word_t carry = 0;
 8004af6:	2300      	movs	r3, #0
 8004af8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
	uECC_vli_clear(mod_multiple, word_shift);
 8004afc:	f997 209e 	ldrsb.w	r2, [r7, #158]	@ 0x9e
 8004b00:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8004b04:	4611      	mov	r1, r2
 8004b06:	4618      	mov	r0, r3
 8004b08:	f7ff fc34 	bl	8004374 <uECC_vli_clear>
	if (bit_shift > 0) {
 8004b0c:	f997 309d 	ldrsb.w	r3, [r7, #157]	@ 0x9d
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	dd34      	ble.n	8004b7e <uECC_vli_mmod+0xec>
		for(index = 0; index < (uECC_word_t)num_words; ++index) {
 8004b14:	2300      	movs	r3, #0
 8004b16:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004b1a:	e029      	b.n	8004b70 <uECC_vli_mmod+0xde>
			mod_multiple[word_shift + index] = (mod[index] << bit_shift) | carry;
 8004b1c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004b20:	009b      	lsls	r3, r3, #2
 8004b22:	687a      	ldr	r2, [r7, #4]
 8004b24:	4413      	add	r3, r2
 8004b26:	681a      	ldr	r2, [r3, #0]
 8004b28:	f997 309d 	ldrsb.w	r3, [r7, #157]	@ 0x9d
 8004b2c:	fa02 f103 	lsl.w	r1, r2, r3
 8004b30:	f997 209e 	ldrsb.w	r2, [r7, #158]	@ 0x9e
 8004b34:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004b38:	4413      	add	r3, r2
 8004b3a:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8004b3e:	430a      	orrs	r2, r1
 8004b40:	009b      	lsls	r3, r3, #2
 8004b42:	33b0      	adds	r3, #176	@ 0xb0
 8004b44:	443b      	add	r3, r7
 8004b46:	f843 2c58 	str.w	r2, [r3, #-88]
			carry = mod[index] >> (uECC_WORD_BITS - bit_shift);
 8004b4a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004b4e:	009b      	lsls	r3, r3, #2
 8004b50:	687a      	ldr	r2, [r7, #4]
 8004b52:	4413      	add	r3, r2
 8004b54:	681a      	ldr	r2, [r3, #0]
 8004b56:	f997 309d 	ldrsb.w	r3, [r7, #157]	@ 0x9d
 8004b5a:	f1c3 0320 	rsb	r3, r3, #32
 8004b5e:	fa22 f303 	lsr.w	r3, r2, r3
 8004b62:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
		for(index = 0; index < (uECC_word_t)num_words; ++index) {
 8004b66:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004b6a:	3301      	adds	r3, #1
 8004b6c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004b70:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004b74:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004b78:	429a      	cmp	r2, r3
 8004b7a:	d3cf      	bcc.n	8004b1c <uECC_vli_mmod+0x8a>
 8004b7c:	e00b      	b.n	8004b96 <uECC_vli_mmod+0x104>
		}
	} else {
		uECC_vli_set(mod_multiple + word_shift, mod, num_words);
 8004b7e:	f997 309e 	ldrsb.w	r3, [r7, #158]	@ 0x9e
 8004b82:	009b      	lsls	r3, r3, #2
 8004b84:	f107 0258 	add.w	r2, r7, #88	@ 0x58
 8004b88:	4413      	add	r3, r2
 8004b8a:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8004b8e:	6879      	ldr	r1, [r7, #4]
 8004b90:	4618      	mov	r0, r3
 8004b92:	f7ff fcb4 	bl	80044fe <uECC_vli_set>
	}

	for (index = 1; shift >= 0; --shift) {
 8004b96:	2301      	movs	r3, #1
 8004b98:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004b9c:	e09f      	b.n	8004cde <uECC_vli_mmod+0x24c>
		uECC_word_t borrow = 0;
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
		wordcount_t i;
		for (i = 0; i < num_words * 2; ++i) {
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 8004baa:	e053      	b.n	8004c54 <uECC_vli_mmod+0x1c2>
			uECC_word_t diff = v[index][i] - mod_multiple[i] - borrow;
 8004bac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004bb0:	009b      	lsls	r3, r3, #2
 8004bb2:	33b0      	adds	r3, #176	@ 0xb0
 8004bb4:	443b      	add	r3, r7
 8004bb6:	f853 2ca0 	ldr.w	r2, [r3, #-160]
 8004bba:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 8004bbe:	009b      	lsls	r3, r3, #2
 8004bc0:	4413      	add	r3, r2
 8004bc2:	681a      	ldr	r2, [r3, #0]
 8004bc4:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 8004bc8:	009b      	lsls	r3, r3, #2
 8004bca:	33b0      	adds	r3, #176	@ 0xb0
 8004bcc:	443b      	add	r3, r7
 8004bce:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8004bd2:	1ad2      	subs	r2, r2, r3
 8004bd4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004bd8:	1ad3      	subs	r3, r2, r3
 8004bda:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
			if (diff != v[index][i]) {
 8004bde:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004be2:	009b      	lsls	r3, r3, #2
 8004be4:	33b0      	adds	r3, #176	@ 0xb0
 8004be6:	443b      	add	r3, r7
 8004be8:	f853 2ca0 	ldr.w	r2, [r3, #-160]
 8004bec:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 8004bf0:	009b      	lsls	r3, r3, #2
 8004bf2:	4413      	add	r3, r2
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8004bfa:	429a      	cmp	r2, r3
 8004bfc:	d014      	beq.n	8004c28 <uECC_vli_mmod+0x196>
				borrow = (diff > v[index][i]);
 8004bfe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004c02:	009b      	lsls	r3, r3, #2
 8004c04:	33b0      	adds	r3, #176	@ 0xb0
 8004c06:	443b      	add	r3, r7
 8004c08:	f853 2ca0 	ldr.w	r2, [r3, #-160]
 8004c0c:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 8004c10:	009b      	lsls	r3, r3, #2
 8004c12:	4413      	add	r3, r2
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8004c1a:	429a      	cmp	r2, r3
 8004c1c:	bf8c      	ite	hi
 8004c1e:	2301      	movhi	r3, #1
 8004c20:	2300      	movls	r3, #0
 8004c22:	b2db      	uxtb	r3, r3
 8004c24:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
			}
			v[1 - index][i] = diff;
 8004c28:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004c2c:	f1c3 0301 	rsb	r3, r3, #1
 8004c30:	009b      	lsls	r3, r3, #2
 8004c32:	33b0      	adds	r3, #176	@ 0xb0
 8004c34:	443b      	add	r3, r7
 8004c36:	f853 2ca0 	ldr.w	r2, [r3, #-160]
 8004c3a:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 8004c3e:	009b      	lsls	r3, r3, #2
 8004c40:	4413      	add	r3, r2
 8004c42:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8004c46:	601a      	str	r2, [r3, #0]
		for (i = 0; i < num_words * 2; ++i) {
 8004c48:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8004c4c:	3301      	adds	r3, #1
 8004c4e:	b2db      	uxtb	r3, r3
 8004c50:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 8004c54:	f997 209f 	ldrsb.w	r2, [r7, #159]	@ 0x9f
 8004c58:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004c5c:	005b      	lsls	r3, r3, #1
 8004c5e:	429a      	cmp	r2, r3
 8004c60:	dba4      	blt.n	8004bac <uECC_vli_mmod+0x11a>
		}
		/* Swap the index if there was no borrow */
		index = !(index ^ borrow);
 8004c62:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004c66:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004c6a:	429a      	cmp	r2, r3
 8004c6c:	bf0c      	ite	eq
 8004c6e:	2301      	moveq	r3, #1
 8004c70:	2300      	movne	r3, #0
 8004c72:	b2db      	uxtb	r3, r3
 8004c74:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
		uECC_vli_rshift1(mod_multiple, num_words);
 8004c78:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8004c7c:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8004c80:	4611      	mov	r1, r2
 8004c82:	4618      	mov	r0, r3
 8004c84:	f7ff fd8d 	bl	80047a2 <uECC_vli_rshift1>
		mod_multiple[num_words - 1] |= mod_multiple[num_words] <<
 8004c88:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004c8c:	3b01      	subs	r3, #1
 8004c8e:	009b      	lsls	r3, r3, #2
 8004c90:	33b0      	adds	r3, #176	@ 0xb0
 8004c92:	443b      	add	r3, r7
 8004c94:	f853 1c58 	ldr.w	r1, [r3, #-88]
 8004c98:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004c9c:	009b      	lsls	r3, r3, #2
 8004c9e:	33b0      	adds	r3, #176	@ 0xb0
 8004ca0:	443b      	add	r3, r7
 8004ca2:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8004ca6:	07da      	lsls	r2, r3, #31
 8004ca8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004cac:	3b01      	subs	r3, #1
 8004cae:	430a      	orrs	r2, r1
 8004cb0:	009b      	lsls	r3, r3, #2
 8004cb2:	33b0      	adds	r3, #176	@ 0xb0
 8004cb4:	443b      	add	r3, r7
 8004cb6:	f843 2c58 	str.w	r2, [r3, #-88]
					       (uECC_WORD_BITS - 1);
		uECC_vli_rshift1(mod_multiple + num_words, num_words);
 8004cba:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004cbe:	009b      	lsls	r3, r3, #2
 8004cc0:	f107 0258 	add.w	r2, r7, #88	@ 0x58
 8004cc4:	4413      	add	r3, r2
 8004cc6:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8004cca:	4611      	mov	r1, r2
 8004ccc:	4618      	mov	r0, r3
 8004cce:	f7ff fd68 	bl	80047a2 <uECC_vli_rshift1>
	for (index = 1; shift >= 0; --shift) {
 8004cd2:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8004cd6:	3b01      	subs	r3, #1
 8004cd8:	b29b      	uxth	r3, r3
 8004cda:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
 8004cde:	f9b7 30aa 	ldrsh.w	r3, [r7, #170]	@ 0xaa
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	f6bf af5b 	bge.w	8004b9e <uECC_vli_mmod+0x10c>
	}
	uECC_vli_set(result, v[index], num_words);
 8004ce8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004cec:	009b      	lsls	r3, r3, #2
 8004cee:	33b0      	adds	r3, #176	@ 0xb0
 8004cf0:	443b      	add	r3, r7
 8004cf2:	f853 3ca0 	ldr.w	r3, [r3, #-160]
 8004cf6:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8004cfa:	4619      	mov	r1, r3
 8004cfc:	68f8      	ldr	r0, [r7, #12]
 8004cfe:	f7ff fbfe 	bl	80044fe <uECC_vli_set>
}
 8004d02:	bf00      	nop
 8004d04:	37b4      	adds	r7, #180	@ 0xb4
 8004d06:	46bd      	mov	sp, r7
 8004d08:	bd90      	pop	{r4, r7, pc}

08004d0a <uECC_vli_modMult>:

void uECC_vli_modMult(uECC_word_t *result, const uECC_word_t *left,
		      const uECC_word_t *right, const uECC_word_t *mod,
		      wordcount_t num_words)
{
 8004d0a:	b580      	push	{r7, lr}
 8004d0c:	b094      	sub	sp, #80	@ 0x50
 8004d0e:	af00      	add	r7, sp, #0
 8004d10:	60f8      	str	r0, [r7, #12]
 8004d12:	60b9      	str	r1, [r7, #8]
 8004d14:	607a      	str	r2, [r7, #4]
 8004d16:	603b      	str	r3, [r7, #0]
	uECC_word_t product[2 * NUM_ECC_WORDS];
	uECC_vli_mult(product, left, right, num_words);
 8004d18:	f997 3058 	ldrsb.w	r3, [r7, #88]	@ 0x58
 8004d1c:	f107 0010 	add.w	r0, r7, #16
 8004d20:	687a      	ldr	r2, [r7, #4]
 8004d22:	68b9      	ldr	r1, [r7, #8]
 8004d24:	f7ff fdd1 	bl	80048ca <uECC_vli_mult>
	uECC_vli_mmod(result, product, mod, num_words);
 8004d28:	f997 3058 	ldrsb.w	r3, [r7, #88]	@ 0x58
 8004d2c:	f107 0110 	add.w	r1, r7, #16
 8004d30:	683a      	ldr	r2, [r7, #0]
 8004d32:	68f8      	ldr	r0, [r7, #12]
 8004d34:	f7ff fead 	bl	8004a92 <uECC_vli_mmod>
}
 8004d38:	bf00      	nop
 8004d3a:	3750      	adds	r7, #80	@ 0x50
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bd80      	pop	{r7, pc}

08004d40 <uECC_vli_modMult_fast>:

void uECC_vli_modMult_fast(uECC_word_t *result, const uECC_word_t *left,
			   const uECC_word_t *right, uECC_Curve curve)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b094      	sub	sp, #80	@ 0x50
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	60f8      	str	r0, [r7, #12]
 8004d48:	60b9      	str	r1, [r7, #8]
 8004d4a:	607a      	str	r2, [r7, #4]
 8004d4c:	603b      	str	r3, [r7, #0]
	uECC_word_t product[2 * NUM_ECC_WORDS];
	uECC_vli_mult(product, left, right, curve->num_words);
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	f993 3000 	ldrsb.w	r3, [r3]
 8004d54:	f107 0010 	add.w	r0, r7, #16
 8004d58:	687a      	ldr	r2, [r7, #4]
 8004d5a:	68b9      	ldr	r1, [r7, #8]
 8004d5c:	f7ff fdb5 	bl	80048ca <uECC_vli_mult>

	curve->mmod_fast(result, product);
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004d66:	f107 0210 	add.w	r2, r7, #16
 8004d6a:	4611      	mov	r1, r2
 8004d6c:	68f8      	ldr	r0, [r7, #12]
 8004d6e:	4798      	blx	r3
}
 8004d70:	bf00      	nop
 8004d72:	3750      	adds	r7, #80	@ 0x50
 8004d74:	46bd      	mov	sp, r7
 8004d76:	bd80      	pop	{r7, pc}

08004d78 <uECC_vli_modSquare_fast>:

static void uECC_vli_modSquare_fast(uECC_word_t *result,
				    const uECC_word_t *left,
				    uECC_Curve curve)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b084      	sub	sp, #16
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	60f8      	str	r0, [r7, #12]
 8004d80:	60b9      	str	r1, [r7, #8]
 8004d82:	607a      	str	r2, [r7, #4]
	uECC_vli_modMult_fast(result, left, left, curve);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	68ba      	ldr	r2, [r7, #8]
 8004d88:	68b9      	ldr	r1, [r7, #8]
 8004d8a:	68f8      	ldr	r0, [r7, #12]
 8004d8c:	f7ff ffd8 	bl	8004d40 <uECC_vli_modMult_fast>
}
 8004d90:	bf00      	nop
 8004d92:	3710      	adds	r7, #16
 8004d94:	46bd      	mov	sp, r7
 8004d96:	bd80      	pop	{r7, pc}

08004d98 <vli_modInv_update>:
#define EVEN(vli) (!(vli[0] & 1))

static void vli_modInv_update(uECC_word_t *uv,
			      const uECC_word_t *mod,
			      wordcount_t num_words)
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b086      	sub	sp, #24
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	60f8      	str	r0, [r7, #12]
 8004da0:	60b9      	str	r1, [r7, #8]
 8004da2:	4613      	mov	r3, r2
 8004da4:	71fb      	strb	r3, [r7, #7]

	uECC_word_t carry = 0;
 8004da6:	2300      	movs	r3, #0
 8004da8:	617b      	str	r3, [r7, #20]

	if (!EVEN(uv)) {
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f003 0301 	and.w	r3, r3, #1
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d007      	beq.n	8004dc6 <vli_modInv_update+0x2e>
		carry = uECC_vli_add(uv, uv, mod, num_words);
 8004db6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004dba:	68ba      	ldr	r2, [r7, #8]
 8004dbc:	68f9      	ldr	r1, [r7, #12]
 8004dbe:	68f8      	ldr	r0, [r7, #12]
 8004dc0:	f7ff fc9e 	bl	8004700 <uECC_vli_add>
 8004dc4:	6178      	str	r0, [r7, #20]
	}
	uECC_vli_rshift1(uv, num_words);
 8004dc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004dca:	4619      	mov	r1, r3
 8004dcc:	68f8      	ldr	r0, [r7, #12]
 8004dce:	f7ff fce8 	bl	80047a2 <uECC_vli_rshift1>
	if (carry) {
 8004dd2:	697b      	ldr	r3, [r7, #20]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d013      	beq.n	8004e00 <vli_modInv_update+0x68>
		uv[num_words - 1] |= HIGH_BIT_SET;
 8004dd8:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8004ddc:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8004de0:	4413      	add	r3, r2
 8004de2:	009b      	lsls	r3, r3, #2
 8004de4:	68fa      	ldr	r2, [r7, #12]
 8004de6:	4413      	add	r3, r2
 8004de8:	681a      	ldr	r2, [r3, #0]
 8004dea:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8004dee:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8004df2:	440b      	add	r3, r1
 8004df4:	009b      	lsls	r3, r3, #2
 8004df6:	68f9      	ldr	r1, [r7, #12]
 8004df8:	440b      	add	r3, r1
 8004dfa:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8004dfe:	601a      	str	r2, [r3, #0]
	}
}
 8004e00:	bf00      	nop
 8004e02:	3718      	adds	r7, #24
 8004e04:	46bd      	mov	sp, r7
 8004e06:	bd80      	pop	{r7, pc}

08004e08 <uECC_vli_modInv>:

void uECC_vli_modInv(uECC_word_t *result, const uECC_word_t *input,
		     const uECC_word_t *mod, wordcount_t num_words)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b0a6      	sub	sp, #152	@ 0x98
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	60f8      	str	r0, [r7, #12]
 8004e10:	60b9      	str	r1, [r7, #8]
 8004e12:	607a      	str	r2, [r7, #4]
 8004e14:	70fb      	strb	r3, [r7, #3]
	uECC_word_t a[NUM_ECC_WORDS], b[NUM_ECC_WORDS];
	uECC_word_t u[NUM_ECC_WORDS], v[NUM_ECC_WORDS];
	cmpresult_t cmpResult;

	if (uECC_vli_isZero(input, num_words)) {
 8004e16:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004e1a:	4619      	mov	r1, r3
 8004e1c:	68b8      	ldr	r0, [r7, #8]
 8004e1e:	f7ff faca 	bl	80043b6 <uECC_vli_isZero>
 8004e22:	4603      	mov	r3, r0
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d006      	beq.n	8004e36 <uECC_vli_modInv+0x2e>
		uECC_vli_clear(result, num_words);
 8004e28:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004e2c:	4619      	mov	r1, r3
 8004e2e:	68f8      	ldr	r0, [r7, #12]
 8004e30:	f7ff faa0 	bl	8004374 <uECC_vli_clear>
 8004e34:	e0de      	b.n	8004ff4 <uECC_vli_modInv+0x1ec>
		return;
	}

	uECC_vli_set(a, input, num_words);
 8004e36:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8004e3a:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8004e3e:	68b9      	ldr	r1, [r7, #8]
 8004e40:	4618      	mov	r0, r3
 8004e42:	f7ff fb5c 	bl	80044fe <uECC_vli_set>
	uECC_vli_set(b, mod, num_words);
 8004e46:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8004e4a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8004e4e:	6879      	ldr	r1, [r7, #4]
 8004e50:	4618      	mov	r0, r3
 8004e52:	f7ff fb54 	bl	80044fe <uECC_vli_set>
	uECC_vli_clear(u, num_words);
 8004e56:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8004e5a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8004e5e:	4611      	mov	r1, r2
 8004e60:	4618      	mov	r0, r3
 8004e62:	f7ff fa87 	bl	8004374 <uECC_vli_clear>
	u[0] = 1;
 8004e66:	2301      	movs	r3, #1
 8004e68:	637b      	str	r3, [r7, #52]	@ 0x34
	uECC_vli_clear(v, num_words);
 8004e6a:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8004e6e:	f107 0314 	add.w	r3, r7, #20
 8004e72:	4611      	mov	r1, r2
 8004e74:	4618      	mov	r0, r3
 8004e76:	f7ff fa7d 	bl	8004374 <uECC_vli_clear>
	while ((cmpResult = uECC_vli_cmp_unsafe(a, b, num_words)) != 0) {
 8004e7a:	e0a2      	b.n	8004fc2 <uECC_vli_modInv+0x1ba>
		if (EVEN(a)) {
 8004e7c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004e7e:	f003 0301 	and.w	r3, r3, #1
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d110      	bne.n	8004ea8 <uECC_vli_modInv+0xa0>
			uECC_vli_rshift1(a, num_words);
 8004e86:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8004e8a:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8004e8e:	4611      	mov	r1, r2
 8004e90:	4618      	mov	r0, r3
 8004e92:	f7ff fc86 	bl	80047a2 <uECC_vli_rshift1>
      			vli_modInv_update(u, mod, num_words);
 8004e96:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8004e9a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8004e9e:	6879      	ldr	r1, [r7, #4]
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	f7ff ff79 	bl	8004d98 <vli_modInv_update>
 8004ea6:	e08c      	b.n	8004fc2 <uECC_vli_modInv+0x1ba>
    		} else if (EVEN(b)) {
 8004ea8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004eaa:	f003 0301 	and.w	r3, r3, #1
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d110      	bne.n	8004ed4 <uECC_vli_modInv+0xcc>
			uECC_vli_rshift1(b, num_words);
 8004eb2:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8004eb6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8004eba:	4611      	mov	r1, r2
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	f7ff fc70 	bl	80047a2 <uECC_vli_rshift1>
			vli_modInv_update(v, mod, num_words);
 8004ec2:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8004ec6:	f107 0314 	add.w	r3, r7, #20
 8004eca:	6879      	ldr	r1, [r7, #4]
 8004ecc:	4618      	mov	r0, r3
 8004ece:	f7ff ff63 	bl	8004d98 <vli_modInv_update>
 8004ed2:	e076      	b.n	8004fc2 <uECC_vli_modInv+0x1ba>
		} else if (cmpResult > 0) {
 8004ed4:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	dd39      	ble.n	8004f50 <uECC_vli_modInv+0x148>
			uECC_vli_sub(a, a, b, num_words);
 8004edc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004ee0:	f107 0254 	add.w	r2, r7, #84	@ 0x54
 8004ee4:	f107 0174 	add.w	r1, r7, #116	@ 0x74
 8004ee8:	f107 0074 	add.w	r0, r7, #116	@ 0x74
 8004eec:	f7ff fbb7 	bl	800465e <uECC_vli_sub>
			uECC_vli_rshift1(a, num_words);
 8004ef0:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8004ef4:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8004ef8:	4611      	mov	r1, r2
 8004efa:	4618      	mov	r0, r3
 8004efc:	f7ff fc51 	bl	80047a2 <uECC_vli_rshift1>
			if (uECC_vli_cmp_unsafe(u, v, num_words) < 0) {
 8004f00:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8004f04:	f107 0114 	add.w	r1, r7, #20
 8004f08:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	f7ff fb1d 	bl	800454c <uECC_vli_cmp_unsafe>
 8004f12:	4603      	mov	r3, r0
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	da08      	bge.n	8004f2a <uECC_vli_modInv+0x122>
        			uECC_vli_add(u, u, mod, num_words);
 8004f18:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004f1c:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8004f20:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 8004f24:	687a      	ldr	r2, [r7, #4]
 8004f26:	f7ff fbeb 	bl	8004700 <uECC_vli_add>
      			}
      			uECC_vli_sub(u, u, v, num_words);
 8004f2a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004f2e:	f107 0214 	add.w	r2, r7, #20
 8004f32:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8004f36:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 8004f3a:	f7ff fb90 	bl	800465e <uECC_vli_sub>
      			vli_modInv_update(u, mod, num_words);
 8004f3e:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8004f42:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8004f46:	6879      	ldr	r1, [r7, #4]
 8004f48:	4618      	mov	r0, r3
 8004f4a:	f7ff ff25 	bl	8004d98 <vli_modInv_update>
 8004f4e:	e038      	b.n	8004fc2 <uECC_vli_modInv+0x1ba>
    		} else {
      			uECC_vli_sub(b, b, a, num_words);
 8004f50:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004f54:	f107 0274 	add.w	r2, r7, #116	@ 0x74
 8004f58:	f107 0154 	add.w	r1, r7, #84	@ 0x54
 8004f5c:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 8004f60:	f7ff fb7d 	bl	800465e <uECC_vli_sub>
      			uECC_vli_rshift1(b, num_words);
 8004f64:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8004f68:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8004f6c:	4611      	mov	r1, r2
 8004f6e:	4618      	mov	r0, r3
 8004f70:	f7ff fc17 	bl	80047a2 <uECC_vli_rshift1>
      			if (uECC_vli_cmp_unsafe(v, u, num_words) < 0) {
 8004f74:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8004f78:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8004f7c:	f107 0314 	add.w	r3, r7, #20
 8004f80:	4618      	mov	r0, r3
 8004f82:	f7ff fae3 	bl	800454c <uECC_vli_cmp_unsafe>
 8004f86:	4603      	mov	r3, r0
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	da08      	bge.n	8004f9e <uECC_vli_modInv+0x196>
        			uECC_vli_add(v, v, mod, num_words);
 8004f8c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004f90:	f107 0114 	add.w	r1, r7, #20
 8004f94:	f107 0014 	add.w	r0, r7, #20
 8004f98:	687a      	ldr	r2, [r7, #4]
 8004f9a:	f7ff fbb1 	bl	8004700 <uECC_vli_add>
      			}
      			uECC_vli_sub(v, v, u, num_words);
 8004f9e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004fa2:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8004fa6:	f107 0114 	add.w	r1, r7, #20
 8004faa:	f107 0014 	add.w	r0, r7, #20
 8004fae:	f7ff fb56 	bl	800465e <uECC_vli_sub>
      			vli_modInv_update(v, mod, num_words);
 8004fb2:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8004fb6:	f107 0314 	add.w	r3, r7, #20
 8004fba:	6879      	ldr	r1, [r7, #4]
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	f7ff feeb 	bl	8004d98 <vli_modInv_update>
	while ((cmpResult = uECC_vli_cmp_unsafe(a, b, num_words)) != 0) {
 8004fc2:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8004fc6:	f107 0154 	add.w	r1, r7, #84	@ 0x54
 8004fca:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8004fce:	4618      	mov	r0, r3
 8004fd0:	f7ff fabc 	bl	800454c <uECC_vli_cmp_unsafe>
 8004fd4:	4603      	mov	r3, r0
 8004fd6:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
 8004fda:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	f47f af4c 	bne.w	8004e7c <uECC_vli_modInv+0x74>
    		}
  	}
  	uECC_vli_set(result, u, num_words);
 8004fe4:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8004fe8:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8004fec:	4619      	mov	r1, r3
 8004fee:	68f8      	ldr	r0, [r7, #12]
 8004ff0:	f7ff fa85 	bl	80044fe <uECC_vli_set>
}
 8004ff4:	3798      	adds	r7, #152	@ 0x98
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	bd80      	pop	{r7, pc}

08004ffa <double_jacobian_default>:

/* ------ Point operations ------ */

void double_jacobian_default(uECC_word_t * X1, uECC_word_t * Y1,
			     uECC_word_t * Z1, uECC_Curve curve)
{
 8004ffa:	b580      	push	{r7, lr}
 8004ffc:	b098      	sub	sp, #96	@ 0x60
 8004ffe:	af02      	add	r7, sp, #8
 8005000:	60f8      	str	r0, [r7, #12]
 8005002:	60b9      	str	r1, [r7, #8]
 8005004:	607a      	str	r2, [r7, #4]
 8005006:	603b      	str	r3, [r7, #0]
	/* t1 = X, t2 = Y, t3 = Z */
	uECC_word_t t4[NUM_ECC_WORDS];
	uECC_word_t t5[NUM_ECC_WORDS];
	wordcount_t num_words = curve->num_words;
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	781b      	ldrb	r3, [r3, #0]
 800500c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	if (uECC_vli_isZero(Z1, num_words)) {
 8005010:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005014:	4619      	mov	r1, r3
 8005016:	6878      	ldr	r0, [r7, #4]
 8005018:	f7ff f9cd 	bl	80043b6 <uECC_vli_isZero>
 800501c:	4603      	mov	r3, r0
 800501e:	2b00      	cmp	r3, #0
 8005020:	f040 80e6 	bne.w	80051f0 <double_jacobian_default+0x1f6>
		return;
	}

	uECC_vli_modSquare_fast(t4, Y1, curve);   /* t4 = y1^2 */
 8005024:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005028:	683a      	ldr	r2, [r7, #0]
 800502a:	68b9      	ldr	r1, [r7, #8]
 800502c:	4618      	mov	r0, r3
 800502e:	f7ff fea3 	bl	8004d78 <uECC_vli_modSquare_fast>
	uECC_vli_modMult_fast(t5, X1, t4, curve); /* t5 = x1*y1^2 = A */
 8005032:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8005036:	f107 0010 	add.w	r0, r7, #16
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	68f9      	ldr	r1, [r7, #12]
 800503e:	f7ff fe7f 	bl	8004d40 <uECC_vli_modMult_fast>
	uECC_vli_modSquare_fast(t4, t4, curve);   /* t4 = y1^4 */
 8005042:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8005046:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800504a:	683a      	ldr	r2, [r7, #0]
 800504c:	4618      	mov	r0, r3
 800504e:	f7ff fe93 	bl	8004d78 <uECC_vli_modSquare_fast>
	uECC_vli_modMult_fast(Y1, Y1, Z1, curve); /* t2 = y1*z1 = z3 */
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	687a      	ldr	r2, [r7, #4]
 8005056:	68b9      	ldr	r1, [r7, #8]
 8005058:	68b8      	ldr	r0, [r7, #8]
 800505a:	f7ff fe71 	bl	8004d40 <uECC_vli_modMult_fast>
	uECC_vli_modSquare_fast(Z1, Z1, curve);   /* t3 = z1^2 */
 800505e:	683a      	ldr	r2, [r7, #0]
 8005060:	6879      	ldr	r1, [r7, #4]
 8005062:	6878      	ldr	r0, [r7, #4]
 8005064:	f7ff fe88 	bl	8004d78 <uECC_vli_modSquare_fast>

	uECC_vli_modAdd(X1, X1, Z1, curve->p, num_words); /* t1 = x1 + z1^2 */
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	1d1a      	adds	r2, r3, #4
 800506c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005070:	9300      	str	r3, [sp, #0]
 8005072:	4613      	mov	r3, r2
 8005074:	687a      	ldr	r2, [r7, #4]
 8005076:	68f9      	ldr	r1, [r7, #12]
 8005078:	68f8      	ldr	r0, [r7, #12]
 800507a:	f7ff fcc6 	bl	8004a0a <uECC_vli_modAdd>
	uECC_vli_modAdd(Z1, Z1, Z1, curve->p, num_words); /* t3 = 2*z1^2 */
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	1d1a      	adds	r2, r3, #4
 8005082:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005086:	9300      	str	r3, [sp, #0]
 8005088:	4613      	mov	r3, r2
 800508a:	687a      	ldr	r2, [r7, #4]
 800508c:	6879      	ldr	r1, [r7, #4]
 800508e:	6878      	ldr	r0, [r7, #4]
 8005090:	f7ff fcbb 	bl	8004a0a <uECC_vli_modAdd>
	uECC_vli_modSub(Z1, X1, Z1, curve->p, num_words); /* t3 = x1 - z1^2 */
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	1d1a      	adds	r2, r3, #4
 8005098:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800509c:	9300      	str	r3, [sp, #0]
 800509e:	4613      	mov	r3, r2
 80050a0:	687a      	ldr	r2, [r7, #4]
 80050a2:	68f9      	ldr	r1, [r7, #12]
 80050a4:	6878      	ldr	r0, [r7, #4]
 80050a6:	f7ff fcd7 	bl	8004a58 <uECC_vli_modSub>
	uECC_vli_modMult_fast(X1, X1, Z1, curve); /* t1 = x1^2 - z1^4 */
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	687a      	ldr	r2, [r7, #4]
 80050ae:	68f9      	ldr	r1, [r7, #12]
 80050b0:	68f8      	ldr	r0, [r7, #12]
 80050b2:	f7ff fe45 	bl	8004d40 <uECC_vli_modMult_fast>

	uECC_vli_modAdd(Z1, X1, X1, curve->p, num_words); /* t3 = 2*(x1^2 - z1^4) */
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	1d1a      	adds	r2, r3, #4
 80050ba:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80050be:	9300      	str	r3, [sp, #0]
 80050c0:	4613      	mov	r3, r2
 80050c2:	68fa      	ldr	r2, [r7, #12]
 80050c4:	68f9      	ldr	r1, [r7, #12]
 80050c6:	6878      	ldr	r0, [r7, #4]
 80050c8:	f7ff fc9f 	bl	8004a0a <uECC_vli_modAdd>
	uECC_vli_modAdd(X1, X1, Z1, curve->p, num_words); /* t1 = 3*(x1^2 - z1^4) */
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	1d1a      	adds	r2, r3, #4
 80050d0:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80050d4:	9300      	str	r3, [sp, #0]
 80050d6:	4613      	mov	r3, r2
 80050d8:	687a      	ldr	r2, [r7, #4]
 80050da:	68f9      	ldr	r1, [r7, #12]
 80050dc:	68f8      	ldr	r0, [r7, #12]
 80050de:	f7ff fc94 	bl	8004a0a <uECC_vli_modAdd>
	if (uECC_vli_testBit(X1, 0)) {
 80050e2:	2100      	movs	r1, #0
 80050e4:	68f8      	ldr	r0, [r7, #12]
 80050e6:	f7ff f990 	bl	800440a <uECC_vli_testBit>
 80050ea:	4603      	mov	r3, r0
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d024      	beq.n	800513a <double_jacobian_default+0x140>
		uECC_word_t l_carry = uECC_vli_add(X1, X1, curve->p, num_words);
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	1d1a      	adds	r2, r3, #4
 80050f4:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80050f8:	68f9      	ldr	r1, [r7, #12]
 80050fa:	68f8      	ldr	r0, [r7, #12]
 80050fc:	f7ff fb00 	bl	8004700 <uECC_vli_add>
 8005100:	6538      	str	r0, [r7, #80]	@ 0x50
		uECC_vli_rshift1(X1, num_words);
 8005102:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005106:	4619      	mov	r1, r3
 8005108:	68f8      	ldr	r0, [r7, #12]
 800510a:	f7ff fb4a 	bl	80047a2 <uECC_vli_rshift1>
		X1[num_words - 1] |= l_carry << (uECC_WORD_BITS - 1);
 800510e:	f997 2057 	ldrsb.w	r2, [r7, #87]	@ 0x57
 8005112:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8005116:	4413      	add	r3, r2
 8005118:	009b      	lsls	r3, r3, #2
 800511a:	68fa      	ldr	r2, [r7, #12]
 800511c:	4413      	add	r3, r2
 800511e:	6819      	ldr	r1, [r3, #0]
 8005120:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005122:	07da      	lsls	r2, r3, #31
 8005124:	f997 0057 	ldrsb.w	r0, [r7, #87]	@ 0x57
 8005128:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800512c:	4403      	add	r3, r0
 800512e:	009b      	lsls	r3, r3, #2
 8005130:	68f8      	ldr	r0, [r7, #12]
 8005132:	4403      	add	r3, r0
 8005134:	430a      	orrs	r2, r1
 8005136:	601a      	str	r2, [r3, #0]
 8005138:	e005      	b.n	8005146 <double_jacobian_default+0x14c>
	} else {
		uECC_vli_rshift1(X1, num_words);
 800513a:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800513e:	4619      	mov	r1, r3
 8005140:	68f8      	ldr	r0, [r7, #12]
 8005142:	f7ff fb2e 	bl	80047a2 <uECC_vli_rshift1>
	}

	/* t1 = 3/2*(x1^2 - z1^4) = B */
	uECC_vli_modSquare_fast(Z1, X1, curve); /* t3 = B^2 */
 8005146:	683a      	ldr	r2, [r7, #0]
 8005148:	68f9      	ldr	r1, [r7, #12]
 800514a:	6878      	ldr	r0, [r7, #4]
 800514c:	f7ff fe14 	bl	8004d78 <uECC_vli_modSquare_fast>
	uECC_vli_modSub(Z1, Z1, t5, curve->p, num_words); /* t3 = B^2 - A */
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	1d19      	adds	r1, r3, #4
 8005154:	f107 0210 	add.w	r2, r7, #16
 8005158:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800515c:	9300      	str	r3, [sp, #0]
 800515e:	460b      	mov	r3, r1
 8005160:	6879      	ldr	r1, [r7, #4]
 8005162:	6878      	ldr	r0, [r7, #4]
 8005164:	f7ff fc78 	bl	8004a58 <uECC_vli_modSub>
	uECC_vli_modSub(Z1, Z1, t5, curve->p, num_words); /* t3 = B^2 - 2A = x3 */
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	1d19      	adds	r1, r3, #4
 800516c:	f107 0210 	add.w	r2, r7, #16
 8005170:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005174:	9300      	str	r3, [sp, #0]
 8005176:	460b      	mov	r3, r1
 8005178:	6879      	ldr	r1, [r7, #4]
 800517a:	6878      	ldr	r0, [r7, #4]
 800517c:	f7ff fc6c 	bl	8004a58 <uECC_vli_modSub>
	uECC_vli_modSub(t5, t5, Z1, curve->p, num_words); /* t5 = A - x3 */
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	1d1a      	adds	r2, r3, #4
 8005184:	f107 0110 	add.w	r1, r7, #16
 8005188:	f107 0010 	add.w	r0, r7, #16
 800518c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005190:	9300      	str	r3, [sp, #0]
 8005192:	4613      	mov	r3, r2
 8005194:	687a      	ldr	r2, [r7, #4]
 8005196:	f7ff fc5f 	bl	8004a58 <uECC_vli_modSub>
	uECC_vli_modMult_fast(X1, X1, t5, curve); /* t1 = B * (A - x3) */
 800519a:	f107 0210 	add.w	r2, r7, #16
 800519e:	683b      	ldr	r3, [r7, #0]
 80051a0:	68f9      	ldr	r1, [r7, #12]
 80051a2:	68f8      	ldr	r0, [r7, #12]
 80051a4:	f7ff fdcc 	bl	8004d40 <uECC_vli_modMult_fast>
	/* t4 = B * (A - x3) - y1^4 = y3: */
	uECC_vli_modSub(t4, X1, t4, curve->p, num_words);
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	1d19      	adds	r1, r3, #4
 80051ac:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80051b0:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 80051b4:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80051b8:	9300      	str	r3, [sp, #0]
 80051ba:	460b      	mov	r3, r1
 80051bc:	68f9      	ldr	r1, [r7, #12]
 80051be:	f7ff fc4b 	bl	8004a58 <uECC_vli_modSub>

	uECC_vli_set(X1, Z1, num_words);
 80051c2:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80051c6:	461a      	mov	r2, r3
 80051c8:	6879      	ldr	r1, [r7, #4]
 80051ca:	68f8      	ldr	r0, [r7, #12]
 80051cc:	f7ff f997 	bl	80044fe <uECC_vli_set>
	uECC_vli_set(Z1, Y1, num_words);
 80051d0:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80051d4:	461a      	mov	r2, r3
 80051d6:	68b9      	ldr	r1, [r7, #8]
 80051d8:	6878      	ldr	r0, [r7, #4]
 80051da:	f7ff f990 	bl	80044fe <uECC_vli_set>
	uECC_vli_set(Y1, t4, num_words);
 80051de:	f997 2057 	ldrsb.w	r2, [r7, #87]	@ 0x57
 80051e2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80051e6:	4619      	mov	r1, r3
 80051e8:	68b8      	ldr	r0, [r7, #8]
 80051ea:	f7ff f988 	bl	80044fe <uECC_vli_set>
 80051ee:	e000      	b.n	80051f2 <double_jacobian_default+0x1f8>
		return;
 80051f0:	bf00      	nop
}
 80051f2:	3758      	adds	r7, #88	@ 0x58
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bd80      	pop	{r7, pc}

080051f8 <x_side_default>:

void x_side_default(uECC_word_t *result,
		    const uECC_word_t *x,
		    uECC_Curve curve)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b090      	sub	sp, #64	@ 0x40
 80051fc:	af02      	add	r7, sp, #8
 80051fe:	60f8      	str	r0, [r7, #12]
 8005200:	60b9      	str	r1, [r7, #8]
 8005202:	607a      	str	r2, [r7, #4]
	uECC_word_t _3[NUM_ECC_WORDS] = {3}; /* -a = 3 */
 8005204:	f107 0314 	add.w	r3, r7, #20
 8005208:	2220      	movs	r2, #32
 800520a:	2100      	movs	r1, #0
 800520c:	4618      	mov	r0, r3
 800520e:	f001 f962 	bl	80064d6 <memset>
 8005212:	2303      	movs	r3, #3
 8005214:	617b      	str	r3, [r7, #20]
	wordcount_t num_words = curve->num_words;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	781b      	ldrb	r3, [r3, #0]
 800521a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

	uECC_vli_modSquare_fast(result, x, curve); /* r = x^2 */
 800521e:	687a      	ldr	r2, [r7, #4]
 8005220:	68b9      	ldr	r1, [r7, #8]
 8005222:	68f8      	ldr	r0, [r7, #12]
 8005224:	f7ff fda8 	bl	8004d78 <uECC_vli_modSquare_fast>
	uECC_vli_modSub(result, result, _3, curve->p, num_words); /* r = x^2 - 3 */
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	1d19      	adds	r1, r3, #4
 800522c:	f107 0214 	add.w	r2, r7, #20
 8005230:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8005234:	9300      	str	r3, [sp, #0]
 8005236:	460b      	mov	r3, r1
 8005238:	68f9      	ldr	r1, [r7, #12]
 800523a:	68f8      	ldr	r0, [r7, #12]
 800523c:	f7ff fc0c 	bl	8004a58 <uECC_vli_modSub>
	uECC_vli_modMult_fast(result, result, x, curve); /* r = x^3 - 3x */
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	68ba      	ldr	r2, [r7, #8]
 8005244:	68f9      	ldr	r1, [r7, #12]
 8005246:	68f8      	ldr	r0, [r7, #12]
 8005248:	f7ff fd7a 	bl	8004d40 <uECC_vli_modMult_fast>
	/* r = x^3 - 3x + b: */
	uECC_vli_modAdd(result, result, curve->b, curve->p, num_words);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	f103 0284 	add.w	r2, r3, #132	@ 0x84
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	1d19      	adds	r1, r3, #4
 8005256:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800525a:	9300      	str	r3, [sp, #0]
 800525c:	460b      	mov	r3, r1
 800525e:	68f9      	ldr	r1, [r7, #12]
 8005260:	68f8      	ldr	r0, [r7, #12]
 8005262:	f7ff fbd2 	bl	8004a0a <uECC_vli_modAdd>
}
 8005266:	bf00      	nop
 8005268:	3738      	adds	r7, #56	@ 0x38
 800526a:	46bd      	mov	sp, r7
 800526c:	bd80      	pop	{r7, pc}
	...

08005270 <uECC_secp256r1>:

uECC_Curve uECC_secp256r1(void)
{
 8005270:	b480      	push	{r7}
 8005272:	af00      	add	r7, sp, #0
	return &curve_secp256r1;
 8005274:	4b02      	ldr	r3, [pc, #8]	@ (8005280 <uECC_secp256r1+0x10>)
}
 8005276:	4618      	mov	r0, r3
 8005278:	46bd      	mov	sp, r7
 800527a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527e:	4770      	bx	lr
 8005280:	08006cd8 	.word	0x08006cd8

08005284 <vli_mmod_fast_secp256r1>:

void vli_mmod_fast_secp256r1(unsigned int *result, unsigned int*product)
{
 8005284:	b580      	push	{r7, lr}
 8005286:	b08c      	sub	sp, #48	@ 0x30
 8005288:	af00      	add	r7, sp, #0
 800528a:	6078      	str	r0, [r7, #4]
 800528c:	6039      	str	r1, [r7, #0]
	unsigned int tmp[NUM_ECC_WORDS];
	int carry;

	/* t */
	uECC_vli_set(result, product, NUM_ECC_WORDS);
 800528e:	2208      	movs	r2, #8
 8005290:	6839      	ldr	r1, [r7, #0]
 8005292:	6878      	ldr	r0, [r7, #4]
 8005294:	f7ff f933 	bl	80044fe <uECC_vli_set>

	/* s1 */
	tmp[0] = tmp[1] = tmp[2] = 0;
 8005298:	2300      	movs	r3, #0
 800529a:	617b      	str	r3, [r7, #20]
 800529c:	697b      	ldr	r3, [r7, #20]
 800529e:	613b      	str	r3, [r7, #16]
 80052a0:	693b      	ldr	r3, [r7, #16]
 80052a2:	60fb      	str	r3, [r7, #12]
	tmp[3] = product[11];
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052a8:	61bb      	str	r3, [r7, #24]
	tmp[4] = product[12];
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052ae:	61fb      	str	r3, [r7, #28]
	tmp[5] = product[13];
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80052b4:	623b      	str	r3, [r7, #32]
	tmp[6] = product[14];
 80052b6:	683b      	ldr	r3, [r7, #0]
 80052b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052ba:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[15];
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052c0:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry = uECC_vli_add(tmp, tmp, tmp, NUM_ECC_WORDS);
 80052c2:	f107 020c 	add.w	r2, r7, #12
 80052c6:	f107 010c 	add.w	r1, r7, #12
 80052ca:	f107 000c 	add.w	r0, r7, #12
 80052ce:	2308      	movs	r3, #8
 80052d0:	f7ff fa16 	bl	8004700 <uECC_vli_add>
 80052d4:	4603      	mov	r3, r0
 80052d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 80052d8:	f107 020c 	add.w	r2, r7, #12
 80052dc:	2308      	movs	r3, #8
 80052de:	6879      	ldr	r1, [r7, #4]
 80052e0:	6878      	ldr	r0, [r7, #4]
 80052e2:	f7ff fa0d 	bl	8004700 <uECC_vli_add>
 80052e6:	4602      	mov	r2, r0
 80052e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052ea:	4413      	add	r3, r2
 80052ec:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* s2 */
	tmp[3] = product[12];
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052f2:	61bb      	str	r3, [r7, #24]
	tmp[4] = product[13];
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80052f8:	61fb      	str	r3, [r7, #28]
	tmp[5] = product[14];
 80052fa:	683b      	ldr	r3, [r7, #0]
 80052fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052fe:	623b      	str	r3, [r7, #32]
	tmp[6] = product[15];
 8005300:	683b      	ldr	r3, [r7, #0]
 8005302:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005304:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = 0;
 8005306:	2300      	movs	r3, #0
 8005308:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry += uECC_vli_add(tmp, tmp, tmp, NUM_ECC_WORDS);
 800530a:	f107 020c 	add.w	r2, r7, #12
 800530e:	f107 010c 	add.w	r1, r7, #12
 8005312:	f107 000c 	add.w	r0, r7, #12
 8005316:	2308      	movs	r3, #8
 8005318:	f7ff f9f2 	bl	8004700 <uECC_vli_add>
 800531c:	4602      	mov	r2, r0
 800531e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005320:	4413      	add	r3, r2
 8005322:	62fb      	str	r3, [r7, #44]	@ 0x2c
	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 8005324:	f107 020c 	add.w	r2, r7, #12
 8005328:	2308      	movs	r3, #8
 800532a:	6879      	ldr	r1, [r7, #4]
 800532c:	6878      	ldr	r0, [r7, #4]
 800532e:	f7ff f9e7 	bl	8004700 <uECC_vli_add>
 8005332:	4602      	mov	r2, r0
 8005334:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005336:	4413      	add	r3, r2
 8005338:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* s3 */
	tmp[0] = product[8];
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	6a1b      	ldr	r3, [r3, #32]
 800533e:	60fb      	str	r3, [r7, #12]
	tmp[1] = product[9];
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005344:	613b      	str	r3, [r7, #16]
	tmp[2] = product[10];
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800534a:	617b      	str	r3, [r7, #20]
	tmp[3] = tmp[4] = tmp[5] = 0;
 800534c:	2300      	movs	r3, #0
 800534e:	623b      	str	r3, [r7, #32]
 8005350:	6a3b      	ldr	r3, [r7, #32]
 8005352:	61fb      	str	r3, [r7, #28]
 8005354:	69fb      	ldr	r3, [r7, #28]
 8005356:	61bb      	str	r3, [r7, #24]
	tmp[6] = product[14];
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800535c:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[15];
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005362:	62bb      	str	r3, [r7, #40]	@ 0x28
  	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 8005364:	f107 020c 	add.w	r2, r7, #12
 8005368:	2308      	movs	r3, #8
 800536a:	6879      	ldr	r1, [r7, #4]
 800536c:	6878      	ldr	r0, [r7, #4]
 800536e:	f7ff f9c7 	bl	8004700 <uECC_vli_add>
 8005372:	4602      	mov	r2, r0
 8005374:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005376:	4413      	add	r3, r2
 8005378:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* s4 */
	tmp[0] = product[9];
 800537a:	683b      	ldr	r3, [r7, #0]
 800537c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800537e:	60fb      	str	r3, [r7, #12]
	tmp[1] = product[10];
 8005380:	683b      	ldr	r3, [r7, #0]
 8005382:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005384:	613b      	str	r3, [r7, #16]
	tmp[2] = product[11];
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800538a:	617b      	str	r3, [r7, #20]
	tmp[3] = product[13];
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005390:	61bb      	str	r3, [r7, #24]
	tmp[4] = product[14];
 8005392:	683b      	ldr	r3, [r7, #0]
 8005394:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005396:	61fb      	str	r3, [r7, #28]
	tmp[5] = product[15];
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800539c:	623b      	str	r3, [r7, #32]
	tmp[6] = product[13];
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053a2:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[8];
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	6a1b      	ldr	r3, [r3, #32]
 80053a8:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 80053aa:	f107 020c 	add.w	r2, r7, #12
 80053ae:	2308      	movs	r3, #8
 80053b0:	6879      	ldr	r1, [r7, #4]
 80053b2:	6878      	ldr	r0, [r7, #4]
 80053b4:	f7ff f9a4 	bl	8004700 <uECC_vli_add>
 80053b8:	4602      	mov	r2, r0
 80053ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053bc:	4413      	add	r3, r2
 80053be:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* d1 */
	tmp[0] = product[11];
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053c4:	60fb      	str	r3, [r7, #12]
	tmp[1] = product[12];
 80053c6:	683b      	ldr	r3, [r7, #0]
 80053c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053ca:	613b      	str	r3, [r7, #16]
	tmp[2] = product[13];
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053d0:	617b      	str	r3, [r7, #20]
	tmp[3] = tmp[4] = tmp[5] = 0;
 80053d2:	2300      	movs	r3, #0
 80053d4:	623b      	str	r3, [r7, #32]
 80053d6:	6a3b      	ldr	r3, [r7, #32]
 80053d8:	61fb      	str	r3, [r7, #28]
 80053da:	69fb      	ldr	r3, [r7, #28]
 80053dc:	61bb      	str	r3, [r7, #24]
	tmp[6] = product[8];
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	6a1b      	ldr	r3, [r3, #32]
 80053e2:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[10];
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053e8:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 80053ea:	f107 020c 	add.w	r2, r7, #12
 80053ee:	2308      	movs	r3, #8
 80053f0:	6879      	ldr	r1, [r7, #4]
 80053f2:	6878      	ldr	r0, [r7, #4]
 80053f4:	f7ff f933 	bl	800465e <uECC_vli_sub>
 80053f8:	4602      	mov	r2, r0
 80053fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053fc:	1a9b      	subs	r3, r3, r2
 80053fe:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* d2 */
	tmp[0] = product[12];
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005404:	60fb      	str	r3, [r7, #12]
	tmp[1] = product[13];
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800540a:	613b      	str	r3, [r7, #16]
	tmp[2] = product[14];
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005410:	617b      	str	r3, [r7, #20]
	tmp[3] = product[15];
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005416:	61bb      	str	r3, [r7, #24]
	tmp[4] = tmp[5] = 0;
 8005418:	2300      	movs	r3, #0
 800541a:	623b      	str	r3, [r7, #32]
 800541c:	6a3b      	ldr	r3, [r7, #32]
 800541e:	61fb      	str	r3, [r7, #28]
	tmp[6] = product[9];
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005424:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[11];
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800542a:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 800542c:	f107 020c 	add.w	r2, r7, #12
 8005430:	2308      	movs	r3, #8
 8005432:	6879      	ldr	r1, [r7, #4]
 8005434:	6878      	ldr	r0, [r7, #4]
 8005436:	f7ff f912 	bl	800465e <uECC_vli_sub>
 800543a:	4602      	mov	r2, r0
 800543c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800543e:	1a9b      	subs	r3, r3, r2
 8005440:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* d3 */
	tmp[0] = product[13];
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005446:	60fb      	str	r3, [r7, #12]
	tmp[1] = product[14];
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800544c:	613b      	str	r3, [r7, #16]
	tmp[2] = product[15];
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005452:	617b      	str	r3, [r7, #20]
	tmp[3] = product[8];
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	6a1b      	ldr	r3, [r3, #32]
 8005458:	61bb      	str	r3, [r7, #24]
	tmp[4] = product[9];
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800545e:	61fb      	str	r3, [r7, #28]
	tmp[5] = product[10];
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005464:	623b      	str	r3, [r7, #32]
	tmp[6] = 0;
 8005466:	2300      	movs	r3, #0
 8005468:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[12];
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800546e:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 8005470:	f107 020c 	add.w	r2, r7, #12
 8005474:	2308      	movs	r3, #8
 8005476:	6879      	ldr	r1, [r7, #4]
 8005478:	6878      	ldr	r0, [r7, #4]
 800547a:	f7ff f8f0 	bl	800465e <uECC_vli_sub>
 800547e:	4602      	mov	r2, r0
 8005480:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005482:	1a9b      	subs	r3, r3, r2
 8005484:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* d4 */
	tmp[0] = product[14];
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800548a:	60fb      	str	r3, [r7, #12]
	tmp[1] = product[15];
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005490:	613b      	str	r3, [r7, #16]
	tmp[2] = 0;
 8005492:	2300      	movs	r3, #0
 8005494:	617b      	str	r3, [r7, #20]
	tmp[3] = product[9];
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800549a:	61bb      	str	r3, [r7, #24]
	tmp[4] = product[10];
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054a0:	61fb      	str	r3, [r7, #28]
	tmp[5] = product[11];
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054a6:	623b      	str	r3, [r7, #32]
	tmp[6] = 0;
 80054a8:	2300      	movs	r3, #0
 80054aa:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[13];
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054b0:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 80054b2:	f107 020c 	add.w	r2, r7, #12
 80054b6:	2308      	movs	r3, #8
 80054b8:	6879      	ldr	r1, [r7, #4]
 80054ba:	6878      	ldr	r0, [r7, #4]
 80054bc:	f7ff f8cf 	bl	800465e <uECC_vli_sub>
 80054c0:	4602      	mov	r2, r0
 80054c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054c4:	1a9b      	subs	r3, r3, r2
 80054c6:	62fb      	str	r3, [r7, #44]	@ 0x2c

	if (carry < 0) {
 80054c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	da17      	bge.n	80054fe <vli_mmod_fast_secp256r1+0x27a>
		do {
			carry += uECC_vli_add(result, result, curve_secp256r1.p, NUM_ECC_WORDS);
 80054ce:	2308      	movs	r3, #8
 80054d0:	4a12      	ldr	r2, [pc, #72]	@ (800551c <vli_mmod_fast_secp256r1+0x298>)
 80054d2:	6879      	ldr	r1, [r7, #4]
 80054d4:	6878      	ldr	r0, [r7, #4]
 80054d6:	f7ff f913 	bl	8004700 <uECC_vli_add>
 80054da:	4602      	mov	r2, r0
 80054dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054de:	4413      	add	r3, r2
 80054e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
		}
		while (carry < 0);
 80054e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	dbf2      	blt.n	80054ce <vli_mmod_fast_secp256r1+0x24a>
		while (carry || 
		       uECC_vli_cmp_unsafe(curve_secp256r1.p, result, NUM_ECC_WORDS) != 1) {
			carry -= uECC_vli_sub(result, result, curve_secp256r1.p, NUM_ECC_WORDS);
		}
	}
}
 80054e8:	e014      	b.n	8005514 <vli_mmod_fast_secp256r1+0x290>
			carry -= uECC_vli_sub(result, result, curve_secp256r1.p, NUM_ECC_WORDS);
 80054ea:	2308      	movs	r3, #8
 80054ec:	4a0b      	ldr	r2, [pc, #44]	@ (800551c <vli_mmod_fast_secp256r1+0x298>)
 80054ee:	6879      	ldr	r1, [r7, #4]
 80054f0:	6878      	ldr	r0, [r7, #4]
 80054f2:	f7ff f8b4 	bl	800465e <uECC_vli_sub>
 80054f6:	4602      	mov	r2, r0
 80054f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054fa:	1a9b      	subs	r3, r3, r2
 80054fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
		while (carry || 
 80054fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005500:	2b00      	cmp	r3, #0
 8005502:	d1f2      	bne.n	80054ea <vli_mmod_fast_secp256r1+0x266>
		       uECC_vli_cmp_unsafe(curve_secp256r1.p, result, NUM_ECC_WORDS) != 1) {
 8005504:	2208      	movs	r2, #8
 8005506:	6879      	ldr	r1, [r7, #4]
 8005508:	4804      	ldr	r0, [pc, #16]	@ (800551c <vli_mmod_fast_secp256r1+0x298>)
 800550a:	f7ff f81f 	bl	800454c <uECC_vli_cmp_unsafe>
 800550e:	4603      	mov	r3, r0
		while (carry || 
 8005510:	2b01      	cmp	r3, #1
 8005512:	d1ea      	bne.n	80054ea <vli_mmod_fast_secp256r1+0x266>
}
 8005514:	bf00      	nop
 8005516:	3730      	adds	r7, #48	@ 0x30
 8005518:	46bd      	mov	sp, r7
 800551a:	bd80      	pop	{r7, pc}
 800551c:	08006cdc 	.word	0x08006cdc

08005520 <apply_z>:
	return uECC_vli_isZero(point, curve->num_words * 2);
}

void apply_z(uECC_word_t * X1, uECC_word_t * Y1, const uECC_word_t * const Z,
	     uECC_Curve curve)
{
 8005520:	b580      	push	{r7, lr}
 8005522:	b08c      	sub	sp, #48	@ 0x30
 8005524:	af00      	add	r7, sp, #0
 8005526:	60f8      	str	r0, [r7, #12]
 8005528:	60b9      	str	r1, [r7, #8]
 800552a:	607a      	str	r2, [r7, #4]
 800552c:	603b      	str	r3, [r7, #0]
	uECC_word_t t1[NUM_ECC_WORDS];

	uECC_vli_modSquare_fast(t1, Z, curve);    /* z^2 */
 800552e:	f107 0310 	add.w	r3, r7, #16
 8005532:	683a      	ldr	r2, [r7, #0]
 8005534:	6879      	ldr	r1, [r7, #4]
 8005536:	4618      	mov	r0, r3
 8005538:	f7ff fc1e 	bl	8004d78 <uECC_vli_modSquare_fast>
	uECC_vli_modMult_fast(X1, X1, t1, curve); /* x1 * z^2 */
 800553c:	f107 0210 	add.w	r2, r7, #16
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	68f9      	ldr	r1, [r7, #12]
 8005544:	68f8      	ldr	r0, [r7, #12]
 8005546:	f7ff fbfb 	bl	8004d40 <uECC_vli_modMult_fast>
	uECC_vli_modMult_fast(t1, t1, Z, curve);  /* z^3 */
 800554a:	f107 0110 	add.w	r1, r7, #16
 800554e:	f107 0010 	add.w	r0, r7, #16
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	687a      	ldr	r2, [r7, #4]
 8005556:	f7ff fbf3 	bl	8004d40 <uECC_vli_modMult_fast>
	uECC_vli_modMult_fast(Y1, Y1, t1, curve); /* y1 * z^3 */
 800555a:	f107 0210 	add.w	r2, r7, #16
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	68b9      	ldr	r1, [r7, #8]
 8005562:	68b8      	ldr	r0, [r7, #8]
 8005564:	f7ff fbec 	bl	8004d40 <uECC_vli_modMult_fast>
}
 8005568:	bf00      	nop
 800556a:	3730      	adds	r7, #48	@ 0x30
 800556c:	46bd      	mov	sp, r7
 800556e:	bd80      	pop	{r7, pc}

08005570 <XYcZ_add>:
}

void XYcZ_add(uECC_word_t * X1, uECC_word_t * Y1,
	      uECC_word_t * X2, uECC_word_t * Y2,
	      uECC_Curve curve)
{
 8005570:	b580      	push	{r7, lr}
 8005572:	b090      	sub	sp, #64	@ 0x40
 8005574:	af02      	add	r7, sp, #8
 8005576:	60f8      	str	r0, [r7, #12]
 8005578:	60b9      	str	r1, [r7, #8]
 800557a:	607a      	str	r2, [r7, #4]
 800557c:	603b      	str	r3, [r7, #0]
	/* t1 = X1, t2 = Y1, t3 = X2, t4 = Y2 */
	uECC_word_t t5[NUM_ECC_WORDS];
	wordcount_t num_words = curve->num_words;
 800557e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005580:	781b      	ldrb	r3, [r3, #0]
 8005582:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

	uECC_vli_modSub(t5, X2, X1, curve->p, num_words); /* t5 = x2 - x1 */
 8005586:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005588:	1d1a      	adds	r2, r3, #4
 800558a:	f107 0014 	add.w	r0, r7, #20
 800558e:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8005592:	9300      	str	r3, [sp, #0]
 8005594:	4613      	mov	r3, r2
 8005596:	68fa      	ldr	r2, [r7, #12]
 8005598:	6879      	ldr	r1, [r7, #4]
 800559a:	f7ff fa5d 	bl	8004a58 <uECC_vli_modSub>
	uECC_vli_modSquare_fast(t5, t5, curve); /* t5 = (x2 - x1)^2 = A */
 800559e:	f107 0114 	add.w	r1, r7, #20
 80055a2:	f107 0314 	add.w	r3, r7, #20
 80055a6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80055a8:	4618      	mov	r0, r3
 80055aa:	f7ff fbe5 	bl	8004d78 <uECC_vli_modSquare_fast>
	uECC_vli_modMult_fast(X1, X1, t5, curve); /* t1 = x1*A = B */
 80055ae:	f107 0214 	add.w	r2, r7, #20
 80055b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80055b4:	68f9      	ldr	r1, [r7, #12]
 80055b6:	68f8      	ldr	r0, [r7, #12]
 80055b8:	f7ff fbc2 	bl	8004d40 <uECC_vli_modMult_fast>
	uECC_vli_modMult_fast(X2, X2, t5, curve); /* t3 = x2*A = C */
 80055bc:	f107 0214 	add.w	r2, r7, #20
 80055c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80055c2:	6879      	ldr	r1, [r7, #4]
 80055c4:	6878      	ldr	r0, [r7, #4]
 80055c6:	f7ff fbbb 	bl	8004d40 <uECC_vli_modMult_fast>
	uECC_vli_modSub(Y2, Y2, Y1, curve->p, num_words); /* t4 = y2 - y1 */
 80055ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80055cc:	1d1a      	adds	r2, r3, #4
 80055ce:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 80055d2:	9300      	str	r3, [sp, #0]
 80055d4:	4613      	mov	r3, r2
 80055d6:	68ba      	ldr	r2, [r7, #8]
 80055d8:	6839      	ldr	r1, [r7, #0]
 80055da:	6838      	ldr	r0, [r7, #0]
 80055dc:	f7ff fa3c 	bl	8004a58 <uECC_vli_modSub>
	uECC_vli_modSquare_fast(t5, Y2, curve); /* t5 = (y2 - y1)^2 = D */
 80055e0:	f107 0314 	add.w	r3, r7, #20
 80055e4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80055e6:	6839      	ldr	r1, [r7, #0]
 80055e8:	4618      	mov	r0, r3
 80055ea:	f7ff fbc5 	bl	8004d78 <uECC_vli_modSquare_fast>

	uECC_vli_modSub(t5, t5, X1, curve->p, num_words); /* t5 = D - B */
 80055ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80055f0:	1d1a      	adds	r2, r3, #4
 80055f2:	f107 0114 	add.w	r1, r7, #20
 80055f6:	f107 0014 	add.w	r0, r7, #20
 80055fa:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 80055fe:	9300      	str	r3, [sp, #0]
 8005600:	4613      	mov	r3, r2
 8005602:	68fa      	ldr	r2, [r7, #12]
 8005604:	f7ff fa28 	bl	8004a58 <uECC_vli_modSub>
	uECC_vli_modSub(t5, t5, X2, curve->p, num_words); /* t5 = D - B - C = x3 */
 8005608:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800560a:	1d1a      	adds	r2, r3, #4
 800560c:	f107 0114 	add.w	r1, r7, #20
 8005610:	f107 0014 	add.w	r0, r7, #20
 8005614:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8005618:	9300      	str	r3, [sp, #0]
 800561a:	4613      	mov	r3, r2
 800561c:	687a      	ldr	r2, [r7, #4]
 800561e:	f7ff fa1b 	bl	8004a58 <uECC_vli_modSub>
	uECC_vli_modSub(X2, X2, X1, curve->p, num_words); /* t3 = C - B */
 8005622:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005624:	1d1a      	adds	r2, r3, #4
 8005626:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800562a:	9300      	str	r3, [sp, #0]
 800562c:	4613      	mov	r3, r2
 800562e:	68fa      	ldr	r2, [r7, #12]
 8005630:	6879      	ldr	r1, [r7, #4]
 8005632:	6878      	ldr	r0, [r7, #4]
 8005634:	f7ff fa10 	bl	8004a58 <uECC_vli_modSub>
	uECC_vli_modMult_fast(Y1, Y1, X2, curve); /* t2 = y1*(C - B) */
 8005638:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800563a:	687a      	ldr	r2, [r7, #4]
 800563c:	68b9      	ldr	r1, [r7, #8]
 800563e:	68b8      	ldr	r0, [r7, #8]
 8005640:	f7ff fb7e 	bl	8004d40 <uECC_vli_modMult_fast>
	uECC_vli_modSub(X2, X1, t5, curve->p, num_words); /* t3 = B - x3 */
 8005644:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005646:	1d19      	adds	r1, r3, #4
 8005648:	f107 0214 	add.w	r2, r7, #20
 800564c:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8005650:	9300      	str	r3, [sp, #0]
 8005652:	460b      	mov	r3, r1
 8005654:	68f9      	ldr	r1, [r7, #12]
 8005656:	6878      	ldr	r0, [r7, #4]
 8005658:	f7ff f9fe 	bl	8004a58 <uECC_vli_modSub>
	uECC_vli_modMult_fast(Y2, Y2, X2, curve); /* t4 = (y2 - y1)*(B - x3) */
 800565c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800565e:	687a      	ldr	r2, [r7, #4]
 8005660:	6839      	ldr	r1, [r7, #0]
 8005662:	6838      	ldr	r0, [r7, #0]
 8005664:	f7ff fb6c 	bl	8004d40 <uECC_vli_modMult_fast>
	uECC_vli_modSub(Y2, Y2, Y1, curve->p, num_words); /* t4 = y3 */
 8005668:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800566a:	1d1a      	adds	r2, r3, #4
 800566c:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8005670:	9300      	str	r3, [sp, #0]
 8005672:	4613      	mov	r3, r2
 8005674:	68ba      	ldr	r2, [r7, #8]
 8005676:	6839      	ldr	r1, [r7, #0]
 8005678:	6838      	ldr	r0, [r7, #0]
 800567a:	f7ff f9ed 	bl	8004a58 <uECC_vli_modSub>

	uECC_vli_set(X2, t5, num_words);
 800567e:	f997 2037 	ldrsb.w	r2, [r7, #55]	@ 0x37
 8005682:	f107 0314 	add.w	r3, r7, #20
 8005686:	4619      	mov	r1, r3
 8005688:	6878      	ldr	r0, [r7, #4]
 800568a:	f7fe ff38 	bl	80044fe <uECC_vli_set>
}
 800568e:	bf00      	nop
 8005690:	3738      	adds	r7, #56	@ 0x38
 8005692:	46bd      	mov	sp, r7
 8005694:	bd80      	pop	{r7, pc}

08005696 <uECC_vli_bytesToNative>:
}

/* Converts big-endian bytes to an integer in uECC native format. */
void uECC_vli_bytesToNative(unsigned int *native, const uint8_t *bytes,
			    int num_bytes)
{
 8005696:	b580      	push	{r7, lr}
 8005698:	b086      	sub	sp, #24
 800569a:	af00      	add	r7, sp, #0
 800569c:	60f8      	str	r0, [r7, #12]
 800569e:	60b9      	str	r1, [r7, #8]
 80056a0:	607a      	str	r2, [r7, #4]
	wordcount_t i;
	uECC_vli_clear(native, (num_bytes + (uECC_WORD_SIZE - 1)) / uECC_WORD_SIZE);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	3303      	adds	r3, #3
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	da00      	bge.n	80056ac <uECC_vli_bytesToNative+0x16>
 80056aa:	3303      	adds	r3, #3
 80056ac:	109b      	asrs	r3, r3, #2
 80056ae:	b25b      	sxtb	r3, r3
 80056b0:	4619      	mov	r1, r3
 80056b2:	68f8      	ldr	r0, [r7, #12]
 80056b4:	f7fe fe5e 	bl	8004374 <uECC_vli_clear>
	for (i = 0; i < num_bytes; ++i) {
 80056b8:	2300      	movs	r3, #0
 80056ba:	75fb      	strb	r3, [r7, #23]
 80056bc:	e021      	b.n	8005702 <uECC_vli_bytesToNative+0x6c>
		unsigned b = num_bytes - 1 - i;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	1e5a      	subs	r2, r3, #1
 80056c2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80056c6:	1ad3      	subs	r3, r2, r3
 80056c8:	613b      	str	r3, [r7, #16]
		native[b / uECC_WORD_SIZE] |=
 80056ca:	693b      	ldr	r3, [r7, #16]
 80056cc:	f023 0303 	bic.w	r3, r3, #3
 80056d0:	68fa      	ldr	r2, [r7, #12]
 80056d2:	4413      	add	r3, r2
 80056d4:	6819      	ldr	r1, [r3, #0]
			(uECC_word_t)bytes[i] << (8 * (b % uECC_WORD_SIZE));
 80056d6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80056da:	68ba      	ldr	r2, [r7, #8]
 80056dc:	4413      	add	r3, r2
 80056de:	781b      	ldrb	r3, [r3, #0]
 80056e0:	461a      	mov	r2, r3
 80056e2:	693b      	ldr	r3, [r7, #16]
 80056e4:	f003 0303 	and.w	r3, r3, #3
 80056e8:	00db      	lsls	r3, r3, #3
 80056ea:	409a      	lsls	r2, r3
		native[b / uECC_WORD_SIZE] |=
 80056ec:	693b      	ldr	r3, [r7, #16]
 80056ee:	f023 0303 	bic.w	r3, r3, #3
 80056f2:	68f8      	ldr	r0, [r7, #12]
 80056f4:	4403      	add	r3, r0
 80056f6:	430a      	orrs	r2, r1
 80056f8:	601a      	str	r2, [r3, #0]
	for (i = 0; i < num_bytes; ++i) {
 80056fa:	7dfb      	ldrb	r3, [r7, #23]
 80056fc:	3301      	adds	r3, #1
 80056fe:	b2db      	uxtb	r3, r3
 8005700:	75fb      	strb	r3, [r7, #23]
 8005702:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005706:	687a      	ldr	r2, [r7, #4]
 8005708:	429a      	cmp	r2, r3
 800570a:	dcd8      	bgt.n	80056be <uECC_vli_bytesToNative+0x28>
  	}
}
 800570c:	bf00      	nop
 800570e:	bf00      	nop
 8005710:	3718      	adds	r7, #24
 8005712:	46bd      	mov	sp, r7
 8005714:	bd80      	pop	{r7, pc}

08005716 <bits2int>:
#include "ecc_dsa.h"


static void bits2int(uECC_word_t *native, const uint8_t *bits,
		     unsigned bits_size, uECC_Curve curve)
{
 8005716:	b580      	push	{r7, lr}
 8005718:	b08a      	sub	sp, #40	@ 0x28
 800571a:	af00      	add	r7, sp, #0
 800571c:	60f8      	str	r0, [r7, #12]
 800571e:	60b9      	str	r1, [r7, #8]
 8005720:	607a      	str	r2, [r7, #4]
 8005722:	603b      	str	r3, [r7, #0]
	unsigned num_n_bytes = BITS_TO_BYTES(curve->num_n_bits);
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800572a:	3307      	adds	r3, #7
 800572c:	2b00      	cmp	r3, #0
 800572e:	da00      	bge.n	8005732 <bits2int+0x1c>
 8005730:	3307      	adds	r3, #7
 8005732:	10db      	asrs	r3, r3, #3
 8005734:	61fb      	str	r3, [r7, #28]
	unsigned num_n_words = BITS_TO_WORDS(curve->num_n_bits);
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800573c:	331f      	adds	r3, #31
 800573e:	2b00      	cmp	r3, #0
 8005740:	da00      	bge.n	8005744 <bits2int+0x2e>
 8005742:	331f      	adds	r3, #31
 8005744:	115b      	asrs	r3, r3, #5
 8005746:	61bb      	str	r3, [r7, #24]
	int shift;
	uECC_word_t carry;
	uECC_word_t *ptr;

	if (bits_size > num_n_bytes) {
 8005748:	687a      	ldr	r2, [r7, #4]
 800574a:	69fb      	ldr	r3, [r7, #28]
 800574c:	429a      	cmp	r2, r3
 800574e:	d901      	bls.n	8005754 <bits2int+0x3e>
		bits_size = num_n_bytes;
 8005750:	69fb      	ldr	r3, [r7, #28]
 8005752:	607b      	str	r3, [r7, #4]
	}

	uECC_vli_clear(native, num_n_words);
 8005754:	69bb      	ldr	r3, [r7, #24]
 8005756:	b25b      	sxtb	r3, r3
 8005758:	4619      	mov	r1, r3
 800575a:	68f8      	ldr	r0, [r7, #12]
 800575c:	f7fe fe0a 	bl	8004374 <uECC_vli_clear>
	uECC_vli_bytesToNative(native, bits, bits_size);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	461a      	mov	r2, r3
 8005764:	68b9      	ldr	r1, [r7, #8]
 8005766:	68f8      	ldr	r0, [r7, #12]
 8005768:	f7ff ff95 	bl	8005696 <uECC_vli_bytesToNative>
	if (bits_size * 8 <= (unsigned)curve->num_n_bits) {
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	00db      	lsls	r3, r3, #3
 8005770:	683a      	ldr	r2, [r7, #0]
 8005772:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 8005776:	4293      	cmp	r3, r2
 8005778:	d93a      	bls.n	80057f0 <bits2int+0xda>
		return;
	}
	shift = bits_size * 8 - curve->num_n_bits;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	00db      	lsls	r3, r3, #3
 800577e:	683a      	ldr	r2, [r7, #0]
 8005780:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 8005784:	1a9b      	subs	r3, r3, r2
 8005786:	617b      	str	r3, [r7, #20]
	carry = 0;
 8005788:	2300      	movs	r3, #0
 800578a:	627b      	str	r3, [r7, #36]	@ 0x24
	ptr = native + num_n_words;
 800578c:	69bb      	ldr	r3, [r7, #24]
 800578e:	009b      	lsls	r3, r3, #2
 8005790:	68fa      	ldr	r2, [r7, #12]
 8005792:	4413      	add	r3, r2
 8005794:	623b      	str	r3, [r7, #32]
	while (ptr-- > native) {
 8005796:	e010      	b.n	80057ba <bits2int+0xa4>
		uECC_word_t temp = *ptr;
 8005798:	6a3b      	ldr	r3, [r7, #32]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	613b      	str	r3, [r7, #16]
		*ptr = (temp >> shift) | carry;
 800579e:	693a      	ldr	r2, [r7, #16]
 80057a0:	697b      	ldr	r3, [r7, #20]
 80057a2:	40da      	lsrs	r2, r3
 80057a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057a6:	431a      	orrs	r2, r3
 80057a8:	6a3b      	ldr	r3, [r7, #32]
 80057aa:	601a      	str	r2, [r3, #0]
		carry = temp << (uECC_WORD_BITS - shift);
 80057ac:	697b      	ldr	r3, [r7, #20]
 80057ae:	f1c3 0320 	rsb	r3, r3, #32
 80057b2:	693a      	ldr	r2, [r7, #16]
 80057b4:	fa02 f303 	lsl.w	r3, r2, r3
 80057b8:	627b      	str	r3, [r7, #36]	@ 0x24
	while (ptr-- > native) {
 80057ba:	6a3b      	ldr	r3, [r7, #32]
 80057bc:	1f1a      	subs	r2, r3, #4
 80057be:	623a      	str	r2, [r7, #32]
 80057c0:	68fa      	ldr	r2, [r7, #12]
 80057c2:	429a      	cmp	r2, r3
 80057c4:	d3e8      	bcc.n	8005798 <bits2int+0x82>
	}

	/* Reduce mod curve_n */
	if (uECC_vli_cmp_unsafe(curve->n, native, num_n_words) != 1) {
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	3324      	adds	r3, #36	@ 0x24
 80057ca:	69ba      	ldr	r2, [r7, #24]
 80057cc:	b252      	sxtb	r2, r2
 80057ce:	68f9      	ldr	r1, [r7, #12]
 80057d0:	4618      	mov	r0, r3
 80057d2:	f7fe febb 	bl	800454c <uECC_vli_cmp_unsafe>
 80057d6:	4603      	mov	r3, r0
 80057d8:	2b01      	cmp	r3, #1
 80057da:	d00a      	beq.n	80057f2 <bits2int+0xdc>
		uECC_vli_sub(native, native, curve->n, num_n_words);
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	f103 0224 	add.w	r2, r3, #36	@ 0x24
 80057e2:	69bb      	ldr	r3, [r7, #24]
 80057e4:	b25b      	sxtb	r3, r3
 80057e6:	68f9      	ldr	r1, [r7, #12]
 80057e8:	68f8      	ldr	r0, [r7, #12]
 80057ea:	f7fe ff38 	bl	800465e <uECC_vli_sub>
 80057ee:	e000      	b.n	80057f2 <bits2int+0xdc>
		return;
 80057f0:	bf00      	nop
	}
}
 80057f2:	3728      	adds	r7, #40	@ 0x28
 80057f4:	46bd      	mov	sp, r7
 80057f6:	bd80      	pop	{r7, pc}

080057f8 <smax>:
	}
	return 0;
}

static bitcount_t smax(bitcount_t a, bitcount_t b)
{
 80057f8:	b480      	push	{r7}
 80057fa:	b083      	sub	sp, #12
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	4603      	mov	r3, r0
 8005800:	460a      	mov	r2, r1
 8005802:	80fb      	strh	r3, [r7, #6]
 8005804:	4613      	mov	r3, r2
 8005806:	80bb      	strh	r3, [r7, #4]
	return (a > b ? a : b);
 8005808:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800580c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005810:	4293      	cmp	r3, r2
 8005812:	bfb8      	it	lt
 8005814:	4613      	movlt	r3, r2
 8005816:	b21b      	sxth	r3, r3
}
 8005818:	4618      	mov	r0, r3
 800581a:	370c      	adds	r7, #12
 800581c:	46bd      	mov	sp, r7
 800581e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005822:	4770      	bx	lr

08005824 <uECC_verify>:

int uECC_verify(const uint8_t *public_key, const uint8_t *message_hash,
		unsigned hash_size, const uint8_t *signature,
	        uECC_Curve curve)
{
 8005824:	b590      	push	{r4, r7, lr}
 8005826:	b0ff      	sub	sp, #508	@ 0x1fc
 8005828:	af02      	add	r7, sp, #8
 800582a:	f507 74f8 	add.w	r4, r7, #496	@ 0x1f0
 800582e:	f5a4 74f2 	sub.w	r4, r4, #484	@ 0x1e4
 8005832:	6020      	str	r0, [r4, #0]
 8005834:	f507 70f8 	add.w	r0, r7, #496	@ 0x1f0
 8005838:	f5a0 70f4 	sub.w	r0, r0, #488	@ 0x1e8
 800583c:	6001      	str	r1, [r0, #0]
 800583e:	f507 71f8 	add.w	r1, r7, #496	@ 0x1f0
 8005842:	f5a1 71f6 	sub.w	r1, r1, #492	@ 0x1ec
 8005846:	600a      	str	r2, [r1, #0]
 8005848:	f507 72f8 	add.w	r2, r7, #496	@ 0x1f0
 800584c:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8005850:	6013      	str	r3, [r2, #0]
	bitcount_t num_bits;
	bitcount_t i;

	uECC_word_t _public[NUM_ECC_WORDS * 2];
	uECC_word_t r[NUM_ECC_WORDS], s[NUM_ECC_WORDS];
	wordcount_t num_words = curve->num_words;
 8005852:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005856:	781b      	ldrb	r3, [r3, #0]
 8005858:	f887 31ed 	strb.w	r3, [r7, #493]	@ 0x1ed
	wordcount_t num_n_words = BITS_TO_WORDS(curve->num_n_bits);
 800585c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005860:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8005864:	331f      	adds	r3, #31
 8005866:	2b00      	cmp	r3, #0
 8005868:	da00      	bge.n	800586c <uECC_verify+0x48>
 800586a:	331f      	adds	r3, #31
 800586c:	115b      	asrs	r3, r3, #5
 800586e:	f887 31ec 	strb.w	r3, [r7, #492]	@ 0x1ec

	rx[num_n_words - 1] = 0;
 8005872:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 8005876:	3b01      	subs	r3, #1
 8005878:	009b      	lsls	r3, r3, #2
 800587a:	f503 73f8 	add.w	r3, r3, #496	@ 0x1f0
 800587e:	443b      	add	r3, r7
 8005880:	2200      	movs	r2, #0
 8005882:	f843 2cd0 	str.w	r2, [r3, #-208]
	r[num_n_words - 1] = 0;
 8005886:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 800588a:	1e5a      	subs	r2, r3, #1
 800588c:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8005890:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005894:	2100      	movs	r1, #0
 8005896:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	s[num_n_words - 1] = 0;
 800589a:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 800589e:	1e5a      	subs	r2, r3, #1
 80058a0:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 80058a4:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80058a8:	2100      	movs	r1, #0
 80058aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	uECC_vli_bytesToNative(_public, public_key, curve->num_bytes);
 80058ae:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80058b2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80058b6:	461a      	mov	r2, r3
 80058b8:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 80058bc:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80058c0:	f107 0050 	add.w	r0, r7, #80	@ 0x50
 80058c4:	6819      	ldr	r1, [r3, #0]
 80058c6:	f7ff fee6 	bl	8005696 <uECC_vli_bytesToNative>
	uECC_vli_bytesToNative(_public + num_words, public_key + curve->num_bytes,
 80058ca:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 80058ce:	009b      	lsls	r3, r3, #2
 80058d0:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 80058d4:	18d0      	adds	r0, r2, r3
 80058d6:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80058da:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80058de:	461a      	mov	r2, r3
 80058e0:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 80058e4:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	1899      	adds	r1, r3, r2
			       curve->num_bytes);
 80058ec:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80058f0:	f993 3001 	ldrsb.w	r3, [r3, #1]
	uECC_vli_bytesToNative(_public + num_words, public_key + curve->num_bytes,
 80058f4:	461a      	mov	r2, r3
 80058f6:	f7ff fece 	bl	8005696 <uECC_vli_bytesToNative>
	uECC_vli_bytesToNative(r, signature, curve->num_bytes);
 80058fa:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80058fe:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8005902:	461a      	mov	r2, r3
 8005904:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8005908:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 800590c:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 8005910:	6819      	ldr	r1, [r3, #0]
 8005912:	f7ff fec0 	bl	8005696 <uECC_vli_bytesToNative>
	uECC_vli_bytesToNative(s, signature + curve->num_bytes, curve->num_bytes);
 8005916:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800591a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800591e:	461a      	mov	r2, r3
 8005920:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8005924:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	1899      	adds	r1, r3, r2
 800592c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005930:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8005934:	461a      	mov	r2, r3
 8005936:	f107 0310 	add.w	r3, r7, #16
 800593a:	4618      	mov	r0, r3
 800593c:	f7ff feab 	bl	8005696 <uECC_vli_bytesToNative>

	/* r, s must not be 0. */
	if (uECC_vli_isZero(r, num_words) || uECC_vli_isZero(s, num_words)) {
 8005940:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8005944:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005948:	4611      	mov	r1, r2
 800594a:	4618      	mov	r0, r3
 800594c:	f7fe fd33 	bl	80043b6 <uECC_vli_isZero>
 8005950:	4603      	mov	r3, r0
 8005952:	2b00      	cmp	r3, #0
 8005954:	d10a      	bne.n	800596c <uECC_verify+0x148>
 8005956:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 800595a:	f107 0310 	add.w	r3, r7, #16
 800595e:	4611      	mov	r1, r2
 8005960:	4618      	mov	r0, r3
 8005962:	f7fe fd28 	bl	80043b6 <uECC_vli_isZero>
 8005966:	4603      	mov	r3, r0
 8005968:	2b00      	cmp	r3, #0
 800596a:	d001      	beq.n	8005970 <uECC_verify+0x14c>
		return 0;
 800596c:	2300      	movs	r3, #0
 800596e:	e225      	b.n	8005dbc <uECC_verify+0x598>
	}

	/* r, s must be < n. */
	if (uECC_vli_cmp_unsafe(curve->n, r, num_n_words) != 1 ||
 8005970:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005974:	3324      	adds	r3, #36	@ 0x24
 8005976:	f997 21ec 	ldrsb.w	r2, [r7, #492]	@ 0x1ec
 800597a:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 800597e:	4618      	mov	r0, r3
 8005980:	f7fe fde4 	bl	800454c <uECC_vli_cmp_unsafe>
 8005984:	4603      	mov	r3, r0
 8005986:	2b01      	cmp	r3, #1
 8005988:	d10c      	bne.n	80059a4 <uECC_verify+0x180>
	    uECC_vli_cmp_unsafe(curve->n, s, num_n_words) != 1) {
 800598a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800598e:	3324      	adds	r3, #36	@ 0x24
 8005990:	f997 21ec 	ldrsb.w	r2, [r7, #492]	@ 0x1ec
 8005994:	f107 0110 	add.w	r1, r7, #16
 8005998:	4618      	mov	r0, r3
 800599a:	f7fe fdd7 	bl	800454c <uECC_vli_cmp_unsafe>
 800599e:	4603      	mov	r3, r0
	if (uECC_vli_cmp_unsafe(curve->n, r, num_n_words) != 1 ||
 80059a0:	2b01      	cmp	r3, #1
 80059a2:	d001      	beq.n	80059a8 <uECC_verify+0x184>
		return 0;
 80059a4:	2300      	movs	r3, #0
 80059a6:	e209      	b.n	8005dbc <uECC_verify+0x598>
	}

	/* Calculate u1 and u2. */
	uECC_vli_modInv(z, s, curve->n, num_n_words); /* z = 1/s */
 80059a8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80059ac:	f103 0224 	add.w	r2, r3, #36	@ 0x24
 80059b0:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 80059b4:	f107 0110 	add.w	r1, r7, #16
 80059b8:	f507 70c0 	add.w	r0, r7, #384	@ 0x180
 80059bc:	f7ff fa24 	bl	8004e08 <uECC_vli_modInv>
	u1[num_n_words - 1] = 0;
 80059c0:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 80059c4:	3b01      	subs	r3, #1
 80059c6:	009b      	lsls	r3, r3, #2
 80059c8:	f503 73f8 	add.w	r3, r3, #496	@ 0x1f0
 80059cc:	443b      	add	r3, r7
 80059ce:	2200      	movs	r2, #0
 80059d0:	f843 2c30 	str.w	r2, [r3, #-48]
	bits2int(u1, message_hash, hash_size, curve);
 80059d4:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 80059d8:	f5a3 72f6 	sub.w	r2, r3, #492	@ 0x1ec
 80059dc:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 80059e0:	f5a3 71f4 	sub.w	r1, r3, #488	@ 0x1e8
 80059e4:	f507 70e0 	add.w	r0, r7, #448	@ 0x1c0
 80059e8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80059ec:	6812      	ldr	r2, [r2, #0]
 80059ee:	6809      	ldr	r1, [r1, #0]
 80059f0:	f7ff fe91 	bl	8005716 <bits2int>
	uECC_vli_modMult(u1, u1, z, curve->n, num_n_words); /* u1 = e/s */
 80059f4:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80059f8:	f103 0424 	add.w	r4, r3, #36	@ 0x24
 80059fc:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8005a00:	f507 71e0 	add.w	r1, r7, #448	@ 0x1c0
 8005a04:	f507 70e0 	add.w	r0, r7, #448	@ 0x1c0
 8005a08:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 8005a0c:	9300      	str	r3, [sp, #0]
 8005a0e:	4623      	mov	r3, r4
 8005a10:	f7ff f97b 	bl	8004d0a <uECC_vli_modMult>
	uECC_vli_modMult(u2, r, z, curve->n, num_n_words); /* u2 = r/s */
 8005a14:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005a18:	f103 0424 	add.w	r4, r3, #36	@ 0x24
 8005a1c:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8005a20:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8005a24:	f507 70d0 	add.w	r0, r7, #416	@ 0x1a0
 8005a28:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 8005a2c:	9300      	str	r3, [sp, #0]
 8005a2e:	4623      	mov	r3, r4
 8005a30:	f7ff f96b 	bl	8004d0a <uECC_vli_modMult>

	/* Calculate sum = G + Q. */
	uECC_vli_set(sum, _public, num_words);
 8005a34:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8005a38:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 8005a3c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8005a40:	4618      	mov	r0, r3
 8005a42:	f7fe fd5c 	bl	80044fe <uECC_vli_set>
	uECC_vli_set(sum + num_words, _public + num_words, num_words);
 8005a46:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8005a4a:	009b      	lsls	r3, r3, #2
 8005a4c:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8005a50:	18d0      	adds	r0, r2, r3
 8005a52:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8005a56:	009b      	lsls	r3, r3, #2
 8005a58:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 8005a5c:	4413      	add	r3, r2
 8005a5e:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8005a62:	4619      	mov	r1, r3
 8005a64:	f7fe fd4b 	bl	80044fe <uECC_vli_set>
	uECC_vli_set(tx, curve->G, num_words);
 8005a68:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005a6c:	f103 0144 	add.w	r1, r3, #68	@ 0x44
 8005a70:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8005a74:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8005a78:	4618      	mov	r0, r3
 8005a7a:	f7fe fd40 	bl	80044fe <uECC_vli_set>
	uECC_vli_set(ty, curve->G + num_words, num_words);
 8005a7e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005a82:	f103 0244 	add.w	r2, r3, #68	@ 0x44
 8005a86:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8005a8a:	009b      	lsls	r3, r3, #2
 8005a8c:	18d1      	adds	r1, r2, r3
 8005a8e:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8005a92:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8005a96:	4618      	mov	r0, r3
 8005a98:	f7fe fd31 	bl	80044fe <uECC_vli_set>
	uECC_vli_modSub(z, sum, tx, curve->p, num_words); /* z = x2 - x1 */
 8005a9c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005aa0:	1d1c      	adds	r4, r3, #4
 8005aa2:	f107 02e0 	add.w	r2, r7, #224	@ 0xe0
 8005aa6:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 8005aaa:	f507 70c0 	add.w	r0, r7, #384	@ 0x180
 8005aae:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8005ab2:	9300      	str	r3, [sp, #0]
 8005ab4:	4623      	mov	r3, r4
 8005ab6:	f7fe ffcf 	bl	8004a58 <uECC_vli_modSub>
	XYcZ_add(tx, ty, sum, sum + num_words, curve);
 8005aba:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8005abe:	009b      	lsls	r3, r3, #2
 8005ac0:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8005ac4:	18d4      	adds	r4, r2, r3
 8005ac6:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8005aca:	f107 01c0 	add.w	r1, r7, #192	@ 0xc0
 8005ace:	f107 00e0 	add.w	r0, r7, #224	@ 0xe0
 8005ad2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005ad6:	9300      	str	r3, [sp, #0]
 8005ad8:	4623      	mov	r3, r4
 8005ada:	f7ff fd49 	bl	8005570 <XYcZ_add>
	uECC_vli_modInv(z, z, curve->p, num_words); /* z = 1/z */
 8005ade:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005ae2:	1d1a      	adds	r2, r3, #4
 8005ae4:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8005ae8:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8005aec:	f507 70c0 	add.w	r0, r7, #384	@ 0x180
 8005af0:	f7ff f98a 	bl	8004e08 <uECC_vli_modInv>
	apply_z(sum, sum + num_words, z, curve);
 8005af4:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8005af8:	009b      	lsls	r3, r3, #2
 8005afa:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8005afe:	18d1      	adds	r1, r2, r3
 8005b00:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8005b04:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 8005b08:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005b0c:	f7ff fd08 	bl	8005520 <apply_z>

	/* Use Shamir's trick to calculate u1*G + u2*Q */
	points[0] = 0;
 8005b10:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8005b14:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8005b18:	2200      	movs	r2, #0
 8005b1a:	601a      	str	r2, [r3, #0]
	points[1] = curve->G;
 8005b1c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005b20:	f103 0244 	add.w	r2, r3, #68	@ 0x44
 8005b24:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8005b28:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8005b2c:	605a      	str	r2, [r3, #4]
	points[2] = _public;
 8005b2e:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8005b32:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8005b36:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 8005b3a:	609a      	str	r2, [r3, #8]
	points[3] = sum;
 8005b3c:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8005b40:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8005b44:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8005b48:	60da      	str	r2, [r3, #12]
	num_bits = smax(uECC_vli_numBits(u1, num_n_words),
 8005b4a:	f997 21ec 	ldrsb.w	r2, [r7, #492]	@ 0x1ec
 8005b4e:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005b52:	4611      	mov	r1, r2
 8005b54:	4618      	mov	r0, r3
 8005b56:	f7fe fc98 	bl	800448a <uECC_vli_numBits>
 8005b5a:	4603      	mov	r3, r0
 8005b5c:	461c      	mov	r4, r3
 8005b5e:	f997 21ec 	ldrsb.w	r2, [r7, #492]	@ 0x1ec
 8005b62:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8005b66:	4611      	mov	r1, r2
 8005b68:	4618      	mov	r0, r3
 8005b6a:	f7fe fc8e 	bl	800448a <uECC_vli_numBits>
 8005b6e:	4603      	mov	r3, r0
 8005b70:	4619      	mov	r1, r3
 8005b72:	4620      	mov	r0, r4
 8005b74:	f7ff fe40 	bl	80057f8 <smax>
 8005b78:	4603      	mov	r3, r0
 8005b7a:	f8a7 31ea 	strh.w	r3, [r7, #490]	@ 0x1ea
	uECC_vli_numBits(u2, num_n_words));

	point = points[(!!uECC_vli_testBit(u1, num_bits - 1)) |
 8005b7e:	f8b7 31ea 	ldrh.w	r3, [r7, #490]	@ 0x1ea
 8005b82:	3b01      	subs	r3, #1
 8005b84:	b29b      	uxth	r3, r3
 8005b86:	b21a      	sxth	r2, r3
 8005b88:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005b8c:	4611      	mov	r1, r2
 8005b8e:	4618      	mov	r0, r3
 8005b90:	f7fe fc3b 	bl	800440a <uECC_vli_testBit>
 8005b94:	4603      	mov	r3, r0
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	bf14      	ite	ne
 8005b9a:	2301      	movne	r3, #1
 8005b9c:	2300      	moveq	r3, #0
 8005b9e:	b2db      	uxtb	r3, r3
 8005ba0:	461c      	mov	r4, r3
                       ((!!uECC_vli_testBit(u2, num_bits - 1)) << 1)];
 8005ba2:	f8b7 31ea 	ldrh.w	r3, [r7, #490]	@ 0x1ea
 8005ba6:	3b01      	subs	r3, #1
 8005ba8:	b29b      	uxth	r3, r3
 8005baa:	b21a      	sxth	r2, r3
 8005bac:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8005bb0:	4611      	mov	r1, r2
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	f7fe fc29 	bl	800440a <uECC_vli_testBit>
 8005bb8:	4603      	mov	r3, r0
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d001      	beq.n	8005bc2 <uECC_verify+0x39e>
 8005bbe:	2302      	movs	r3, #2
 8005bc0:	e000      	b.n	8005bc4 <uECC_verify+0x3a0>
 8005bc2:	2300      	movs	r3, #0
	point = points[(!!uECC_vli_testBit(u1, num_bits - 1)) |
 8005bc4:	ea43 0204 	orr.w	r2, r3, r4
 8005bc8:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8005bcc:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8005bd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005bd4:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
	uECC_vli_set(rx, point, num_words);
 8005bd8:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8005bdc:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005be0:	f8d7 11e4 	ldr.w	r1, [r7, #484]	@ 0x1e4
 8005be4:	4618      	mov	r0, r3
 8005be6:	f7fe fc8a 	bl	80044fe <uECC_vli_set>
	uECC_vli_set(ry, point + num_words, num_words);
 8005bea:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8005bee:	009b      	lsls	r3, r3, #2
 8005bf0:	f8d7 21e4 	ldr.w	r2, [r7, #484]	@ 0x1e4
 8005bf4:	18d1      	adds	r1, r2, r3
 8005bf6:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8005bfa:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8005bfe:	4618      	mov	r0, r3
 8005c00:	f7fe fc7d 	bl	80044fe <uECC_vli_set>
	uECC_vli_clear(z, num_words);
 8005c04:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8005c08:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005c0c:	4611      	mov	r1, r2
 8005c0e:	4618      	mov	r0, r3
 8005c10:	f7fe fbb0 	bl	8004374 <uECC_vli_clear>
	z[0] = 1;
 8005c14:	2301      	movs	r3, #1
 8005c16:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180

	for (i = num_bits - 2; i >= 0; --i) {
 8005c1a:	f8b7 31ea 	ldrh.w	r3, [r7, #490]	@ 0x1ea
 8005c1e:	3b02      	subs	r3, #2
 8005c20:	b29b      	uxth	r3, r3
 8005c22:	f8a7 31ee 	strh.w	r3, [r7, #494]	@ 0x1ee
 8005c26:	e087      	b.n	8005d38 <uECC_verify+0x514>
		uECC_word_t index;
		curve->double_jacobian(rx, ry, z, curve);
 8005c28:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005c2c:	f8d3 40a4 	ldr.w	r4, [r3, #164]	@ 0xa4
 8005c30:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8005c34:	f507 7180 	add.w	r1, r7, #256	@ 0x100
 8005c38:	f507 7090 	add.w	r0, r7, #288	@ 0x120
 8005c3c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005c40:	47a0      	blx	r4

		index = (!!uECC_vli_testBit(u1, i)) | ((!!uECC_vli_testBit(u2, i)) << 1);
 8005c42:	f9b7 21ee 	ldrsh.w	r2, [r7, #494]	@ 0x1ee
 8005c46:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8005c4a:	4611      	mov	r1, r2
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	f7fe fbdc 	bl	800440a <uECC_vli_testBit>
 8005c52:	4603      	mov	r3, r0
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	bf14      	ite	ne
 8005c58:	2301      	movne	r3, #1
 8005c5a:	2300      	moveq	r3, #0
 8005c5c:	b2db      	uxtb	r3, r3
 8005c5e:	461c      	mov	r4, r3
 8005c60:	f9b7 21ee 	ldrsh.w	r2, [r7, #494]	@ 0x1ee
 8005c64:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8005c68:	4611      	mov	r1, r2
 8005c6a:	4618      	mov	r0, r3
 8005c6c:	f7fe fbcd 	bl	800440a <uECC_vli_testBit>
 8005c70:	4603      	mov	r3, r0
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d001      	beq.n	8005c7a <uECC_verify+0x456>
 8005c76:	2302      	movs	r3, #2
 8005c78:	e000      	b.n	8005c7c <uECC_verify+0x458>
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	4323      	orrs	r3, r4
 8005c7e:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
		point = points[index];
 8005c82:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8005c86:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8005c8a:	f8d7 21e0 	ldr.w	r2, [r7, #480]	@ 0x1e0
 8005c8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c92:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
		if (point) {
 8005c96:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d046      	beq.n	8005d2c <uECC_verify+0x508>
			uECC_vli_set(tx, point, num_words);
 8005c9e:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8005ca2:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8005ca6:	f8d7 11e4 	ldr.w	r1, [r7, #484]	@ 0x1e4
 8005caa:	4618      	mov	r0, r3
 8005cac:	f7fe fc27 	bl	80044fe <uECC_vli_set>
			uECC_vli_set(ty, point + num_words, num_words);
 8005cb0:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8005cb4:	009b      	lsls	r3, r3, #2
 8005cb6:	f8d7 21e4 	ldr.w	r2, [r7, #484]	@ 0x1e4
 8005cba:	18d1      	adds	r1, r2, r3
 8005cbc:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8005cc0:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	f7fe fc1a 	bl	80044fe <uECC_vli_set>
			apply_z(tx, ty, z, curve);
 8005cca:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8005cce:	f107 01c0 	add.w	r1, r7, #192	@ 0xc0
 8005cd2:	f107 00e0 	add.w	r0, r7, #224	@ 0xe0
 8005cd6:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005cda:	f7ff fc21 	bl	8005520 <apply_z>
			uECC_vli_modSub(tz, rx, tx, curve->p, num_words); /* Z = x2 - x1 */
 8005cde:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005ce2:	1d1c      	adds	r4, r3, #4
 8005ce4:	f107 02e0 	add.w	r2, r7, #224	@ 0xe0
 8005ce8:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 8005cec:	f107 00a0 	add.w	r0, r7, #160	@ 0xa0
 8005cf0:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8005cf4:	9300      	str	r3, [sp, #0]
 8005cf6:	4623      	mov	r3, r4
 8005cf8:	f7fe feae 	bl	8004a58 <uECC_vli_modSub>
			XYcZ_add(tx, ty, rx, ry, curve);
 8005cfc:	f507 7480 	add.w	r4, r7, #256	@ 0x100
 8005d00:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8005d04:	f107 01c0 	add.w	r1, r7, #192	@ 0xc0
 8005d08:	f107 00e0 	add.w	r0, r7, #224	@ 0xe0
 8005d0c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005d10:	9300      	str	r3, [sp, #0]
 8005d12:	4623      	mov	r3, r4
 8005d14:	f7ff fc2c 	bl	8005570 <XYcZ_add>
			uECC_vli_modMult_fast(z, z, tz, curve);
 8005d18:	f107 02a0 	add.w	r2, r7, #160	@ 0xa0
 8005d1c:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8005d20:	f507 70c0 	add.w	r0, r7, #384	@ 0x180
 8005d24:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005d28:	f7ff f80a 	bl	8004d40 <uECC_vli_modMult_fast>
	for (i = num_bits - 2; i >= 0; --i) {
 8005d2c:	f8b7 31ee 	ldrh.w	r3, [r7, #494]	@ 0x1ee
 8005d30:	3b01      	subs	r3, #1
 8005d32:	b29b      	uxth	r3, r3
 8005d34:	f8a7 31ee 	strh.w	r3, [r7, #494]	@ 0x1ee
 8005d38:	f9b7 31ee 	ldrsh.w	r3, [r7, #494]	@ 0x1ee
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	f6bf af73 	bge.w	8005c28 <uECC_verify+0x404>
		}
  	}

	uECC_vli_modInv(z, z, curve->p, num_words); /* Z = 1/Z */
 8005d42:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005d46:	1d1a      	adds	r2, r3, #4
 8005d48:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8005d4c:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8005d50:	f507 70c0 	add.w	r0, r7, #384	@ 0x180
 8005d54:	f7ff f858 	bl	8004e08 <uECC_vli_modInv>
	apply_z(rx, ry, z, curve);
 8005d58:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8005d5c:	f507 7180 	add.w	r1, r7, #256	@ 0x100
 8005d60:	f507 7090 	add.w	r0, r7, #288	@ 0x120
 8005d64:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005d68:	f7ff fbda 	bl	8005520 <apply_z>

	/* v = x1 (mod n) */
	if (uECC_vli_cmp_unsafe(curve->n, rx, num_n_words) != 1) {
 8005d6c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005d70:	3324      	adds	r3, #36	@ 0x24
 8005d72:	f997 21ec 	ldrsb.w	r2, [r7, #492]	@ 0x1ec
 8005d76:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	f7fe fbe6 	bl	800454c <uECC_vli_cmp_unsafe>
 8005d80:	4603      	mov	r3, r0
 8005d82:	2b01      	cmp	r3, #1
 8005d84:	d00b      	beq.n	8005d9e <uECC_verify+0x57a>
		uECC_vli_sub(rx, rx, curve->n, num_n_words);
 8005d86:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005d8a:	f103 0224 	add.w	r2, r3, #36	@ 0x24
 8005d8e:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 8005d92:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 8005d96:	f507 7090 	add.w	r0, r7, #288	@ 0x120
 8005d9a:	f7fe fc60 	bl	800465e <uECC_vli_sub>
	}

	/* Accept only if v == r. */
	return (int)(uECC_vli_equal(rx, r, num_words) == 0);
 8005d9e:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8005da2:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8005da6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005daa:	4618      	mov	r0, r3
 8005dac:	f7fe fc0a 	bl	80045c4 <uECC_vli_equal>
 8005db0:	4603      	mov	r3, r0
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	bf0c      	ite	eq
 8005db6:	2301      	moveq	r3, #1
 8005db8:	2300      	movne	r3, #0
 8005dba:	b2db      	uxtb	r3, r3
}
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	f507 77fa 	add.w	r7, r7, #500	@ 0x1f4
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	bd90      	pop	{r4, r7, pc}
	...

08005dc8 <tc_sha256_init>:
#include "utils.h"

static void compress(unsigned int *iv, const uint8_t *data);

int tc_sha256_init(TCSha256State_t s)
{
 8005dc8:	b580      	push	{r7, lr}
 8005dca:	b082      	sub	sp, #8
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
	/* input sanity check: */
	if (s == (TCSha256State_t) 0) {
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d101      	bne.n	8005dda <tc_sha256_init+0x12>
		return TC_CRYPTO_FAIL;
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	e01d      	b.n	8005e16 <tc_sha256_init+0x4e>
	 * Setting the initial state values.
	 * These values correspond to the first 32 bits of the fractional parts
	 * of the square roots of the first 8 primes: 2, 3, 5, 7, 11, 13, 17
	 * and 19.
	 */
	_set((uint8_t *) s, 0x00, sizeof(*s));
 8005dda:	2270      	movs	r2, #112	@ 0x70
 8005ddc:	2100      	movs	r1, #0
 8005dde:	6878      	ldr	r0, [r7, #4]
 8005de0:	f000 fb49 	bl	8006476 <_set>
	s->iv[0] = 0x6a09e667;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	4a0e      	ldr	r2, [pc, #56]	@ (8005e20 <tc_sha256_init+0x58>)
 8005de8:	601a      	str	r2, [r3, #0]
	s->iv[1] = 0xbb67ae85;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	4a0d      	ldr	r2, [pc, #52]	@ (8005e24 <tc_sha256_init+0x5c>)
 8005dee:	605a      	str	r2, [r3, #4]
	s->iv[2] = 0x3c6ef372;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	4a0d      	ldr	r2, [pc, #52]	@ (8005e28 <tc_sha256_init+0x60>)
 8005df4:	609a      	str	r2, [r3, #8]
	s->iv[3] = 0xa54ff53a;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	4a0c      	ldr	r2, [pc, #48]	@ (8005e2c <tc_sha256_init+0x64>)
 8005dfa:	60da      	str	r2, [r3, #12]
	s->iv[4] = 0x510e527f;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	4a0c      	ldr	r2, [pc, #48]	@ (8005e30 <tc_sha256_init+0x68>)
 8005e00:	611a      	str	r2, [r3, #16]
	s->iv[5] = 0x9b05688c;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	4a0b      	ldr	r2, [pc, #44]	@ (8005e34 <tc_sha256_init+0x6c>)
 8005e06:	615a      	str	r2, [r3, #20]
	s->iv[6] = 0x1f83d9ab;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	4a0b      	ldr	r2, [pc, #44]	@ (8005e38 <tc_sha256_init+0x70>)
 8005e0c:	619a      	str	r2, [r3, #24]
	s->iv[7] = 0x5be0cd19;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	4a0a      	ldr	r2, [pc, #40]	@ (8005e3c <tc_sha256_init+0x74>)
 8005e12:	61da      	str	r2, [r3, #28]

	return TC_CRYPTO_SUCCESS;
 8005e14:	2301      	movs	r3, #1
}
 8005e16:	4618      	mov	r0, r3
 8005e18:	3708      	adds	r7, #8
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	bd80      	pop	{r7, pc}
 8005e1e:	bf00      	nop
 8005e20:	6a09e667 	.word	0x6a09e667
 8005e24:	bb67ae85 	.word	0xbb67ae85
 8005e28:	3c6ef372 	.word	0x3c6ef372
 8005e2c:	a54ff53a 	.word	0xa54ff53a
 8005e30:	510e527f 	.word	0x510e527f
 8005e34:	9b05688c 	.word	0x9b05688c
 8005e38:	1f83d9ab 	.word	0x1f83d9ab
 8005e3c:	5be0cd19 	.word	0x5be0cd19

08005e40 <tc_sha256_update>:

int tc_sha256_update(TCSha256State_t s, const uint8_t *data, size_t datalen)
{
 8005e40:	b5b0      	push	{r4, r5, r7, lr}
 8005e42:	b084      	sub	sp, #16
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	60f8      	str	r0, [r7, #12]
 8005e48:	60b9      	str	r1, [r7, #8]
 8005e4a:	607a      	str	r2, [r7, #4]
	/* input sanity check: */
	if (s == (TCSha256State_t) 0 ||
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d002      	beq.n	8005e58 <tc_sha256_update+0x18>
 8005e52:	68bb      	ldr	r3, [r7, #8]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d101      	bne.n	8005e5c <tc_sha256_update+0x1c>
	    data == (void *) 0) {
		return TC_CRYPTO_FAIL;
 8005e58:	2300      	movs	r3, #0
 8005e5a:	e030      	b.n	8005ebe <tc_sha256_update+0x7e>
	} else if (datalen == 0) {
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d127      	bne.n	8005eb2 <tc_sha256_update+0x72>
		return TC_CRYPTO_SUCCESS;
 8005e62:	2301      	movs	r3, #1
 8005e64:	e02b      	b.n	8005ebe <tc_sha256_update+0x7e>
	}

	while (datalen-- > 0) {
		s->leftover[s->leftover_offset++] = *(data++);
 8005e66:	68ba      	ldr	r2, [r7, #8]
 8005e68:	1c53      	adds	r3, r2, #1
 8005e6a:	60bb      	str	r3, [r7, #8]
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005e70:	1c58      	adds	r0, r3, #1
 8005e72:	68f9      	ldr	r1, [r7, #12]
 8005e74:	6688      	str	r0, [r1, #104]	@ 0x68
 8005e76:	7811      	ldrb	r1, [r2, #0]
 8005e78:	68fa      	ldr	r2, [r7, #12]
 8005e7a:	4413      	add	r3, r2
 8005e7c:	460a      	mov	r2, r1
 8005e7e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		if (s->leftover_offset >= TC_SHA256_BLOCK_SIZE) {
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005e86:	2b3f      	cmp	r3, #63	@ 0x3f
 8005e88:	d913      	bls.n	8005eb2 <tc_sha256_update+0x72>
			compress(s->iv, s->leftover);
 8005e8a:	68fa      	ldr	r2, [r7, #12]
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	3328      	adds	r3, #40	@ 0x28
 8005e90:	4619      	mov	r1, r3
 8005e92:	4610      	mov	r0, r2
 8005e94:	f000 f94e 	bl	8006134 <compress>
			s->leftover_offset = 0;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	669a      	str	r2, [r3, #104]	@ 0x68
			s->bits_hashed += (TC_SHA256_BLOCK_SIZE << 3);
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005ea4:	f512 7400 	adds.w	r4, r2, #512	@ 0x200
 8005ea8:	f143 0500 	adc.w	r5, r3, #0
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	e9c3 4508 	strd	r4, r5, [r3, #32]
	while (datalen-- > 0) {
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	1e5a      	subs	r2, r3, #1
 8005eb6:	607a      	str	r2, [r7, #4]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d1d4      	bne.n	8005e66 <tc_sha256_update+0x26>
		}
	}

	return TC_CRYPTO_SUCCESS;
 8005ebc:	2301      	movs	r3, #1
}
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	3710      	adds	r7, #16
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	bdb0      	pop	{r4, r5, r7, pc}

08005ec6 <tc_sha256_final>:

int tc_sha256_final(uint8_t *digest, TCSha256State_t s)
{
 8005ec6:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005eca:	b084      	sub	sp, #16
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
 8005ed0:	6039      	str	r1, [r7, #0]
	unsigned int i;

	/* input sanity check: */
	if (digest == (uint8_t *) 0 ||
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d002      	beq.n	8005ede <tc_sha256_final+0x18>
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d101      	bne.n	8005ee2 <tc_sha256_final+0x1c>
	    s == (TCSha256State_t) 0) {
		return TC_CRYPTO_FAIL;
 8005ede:	2300      	movs	r3, #0
 8005ee0:	e0e1      	b.n	80060a6 <tc_sha256_final+0x1e0>
	}

	s->bits_hashed += (s->leftover_offset << 3);
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005ee8:	6839      	ldr	r1, [r7, #0]
 8005eea:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8005eec:	00c9      	lsls	r1, r1, #3
 8005eee:	2000      	movs	r0, #0
 8005ef0:	460c      	mov	r4, r1
 8005ef2:	4605      	mov	r5, r0
 8005ef4:	eb12 0804 	adds.w	r8, r2, r4
 8005ef8:	eb43 0905 	adc.w	r9, r3, r5
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	e9c3 8908 	strd	r8, r9, [r3, #32]

	s->leftover[s->leftover_offset++] = 0x80; /* always room for one byte */
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005f06:	1c59      	adds	r1, r3, #1
 8005f08:	683a      	ldr	r2, [r7, #0]
 8005f0a:	6691      	str	r1, [r2, #104]	@ 0x68
 8005f0c:	683a      	ldr	r2, [r7, #0]
 8005f0e:	4413      	add	r3, r2
 8005f10:	2280      	movs	r2, #128	@ 0x80
 8005f12:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	if (s->leftover_offset > (sizeof(s->leftover) - 8)) {
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005f1a:	2b38      	cmp	r3, #56	@ 0x38
 8005f1c:	d917      	bls.n	8005f4e <tc_sha256_final+0x88>
		/* there is not room for all the padding in this block */
		_set(s->leftover + s->leftover_offset, 0x00,
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005f28:	18d0      	adds	r0, r2, r3
		     sizeof(s->leftover) - s->leftover_offset);
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
		_set(s->leftover + s->leftover_offset, 0x00,
 8005f2e:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 8005f32:	461a      	mov	r2, r3
 8005f34:	2100      	movs	r1, #0
 8005f36:	f000 fa9e 	bl	8006476 <_set>
		compress(s->iv, s->leftover);
 8005f3a:	683a      	ldr	r2, [r7, #0]
 8005f3c:	683b      	ldr	r3, [r7, #0]
 8005f3e:	3328      	adds	r3, #40	@ 0x28
 8005f40:	4619      	mov	r1, r3
 8005f42:	4610      	mov	r0, r2
 8005f44:	f000 f8f6 	bl	8006134 <compress>
		s->leftover_offset = 0;
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	669a      	str	r2, [r3, #104]	@ 0x68
	}

	/* add the padding and the length in big-Endian format */
	_set(s->leftover + s->leftover_offset, 0x00,
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8005f54:	683b      	ldr	r3, [r7, #0]
 8005f56:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005f58:	18d0      	adds	r0, r2, r3
	     sizeof(s->leftover) - 8 - s->leftover_offset);
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
	_set(s->leftover + s->leftover_offset, 0x00,
 8005f5e:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8005f62:	461a      	mov	r2, r3
 8005f64:	2100      	movs	r1, #0
 8005f66:	f000 fa86 	bl	8006476 <_set>
	s->leftover[sizeof(s->leftover) - 1] = (uint8_t)(s->bits_hashed);
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005f70:	b2d2      	uxtb	r2, r2
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
	s->leftover[sizeof(s->leftover) - 2] = (uint8_t)(s->bits_hashed >> 8);
 8005f78:	683b      	ldr	r3, [r7, #0]
 8005f7a:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8005f7e:	f04f 0200 	mov.w	r2, #0
 8005f82:	f04f 0300 	mov.w	r3, #0
 8005f86:	0a02      	lsrs	r2, r0, #8
 8005f88:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8005f8c:	0a0b      	lsrs	r3, r1, #8
 8005f8e:	b2d2      	uxtb	r2, r2
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
	s->leftover[sizeof(s->leftover) - 3] = (uint8_t)(s->bits_hashed >> 16);
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8005f9c:	f04f 0200 	mov.w	r2, #0
 8005fa0:	f04f 0300 	mov.w	r3, #0
 8005fa4:	0c02      	lsrs	r2, r0, #16
 8005fa6:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8005faa:	0c0b      	lsrs	r3, r1, #16
 8005fac:	b2d2      	uxtb	r2, r2
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
	s->leftover[sizeof(s->leftover) - 4] = (uint8_t)(s->bits_hashed >> 24);
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8005fba:	f04f 0200 	mov.w	r2, #0
 8005fbe:	f04f 0300 	mov.w	r3, #0
 8005fc2:	0e02      	lsrs	r2, r0, #24
 8005fc4:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8005fc8:	0e0b      	lsrs	r3, r1, #24
 8005fca:	b2d2      	uxtb	r2, r2
 8005fcc:	683b      	ldr	r3, [r7, #0]
 8005fce:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
	s->leftover[sizeof(s->leftover) - 5] = (uint8_t)(s->bits_hashed >> 32);
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8005fd8:	f04f 0200 	mov.w	r2, #0
 8005fdc:	f04f 0300 	mov.w	r3, #0
 8005fe0:	000a      	movs	r2, r1
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	b2d2      	uxtb	r2, r2
 8005fe6:	683b      	ldr	r3, [r7, #0]
 8005fe8:	f883 2063 	strb.w	r2, [r3, #99]	@ 0x63
	s->leftover[sizeof(s->leftover) - 6] = (uint8_t)(s->bits_hashed >> 40);
 8005fec:	683b      	ldr	r3, [r7, #0]
 8005fee:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8005ff2:	f04f 0200 	mov.w	r2, #0
 8005ff6:	f04f 0300 	mov.w	r3, #0
 8005ffa:	0a0a      	lsrs	r2, r1, #8
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	b2d2      	uxtb	r2, r2
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
	s->leftover[sizeof(s->leftover) - 7] = (uint8_t)(s->bits_hashed >> 48);
 8006006:	683b      	ldr	r3, [r7, #0]
 8006008:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 800600c:	f04f 0200 	mov.w	r2, #0
 8006010:	f04f 0300 	mov.w	r3, #0
 8006014:	0c0a      	lsrs	r2, r1, #16
 8006016:	2300      	movs	r3, #0
 8006018:	b2d2      	uxtb	r2, r2
 800601a:	683b      	ldr	r3, [r7, #0]
 800601c:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
	s->leftover[sizeof(s->leftover) - 8] = (uint8_t)(s->bits_hashed >> 56);
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8006026:	f04f 0200 	mov.w	r2, #0
 800602a:	f04f 0300 	mov.w	r3, #0
 800602e:	0e0a      	lsrs	r2, r1, #24
 8006030:	2300      	movs	r3, #0
 8006032:	b2d2      	uxtb	r2, r2
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

	/* hash the padding and length */
	compress(s->iv, s->leftover);
 800603a:	683a      	ldr	r2, [r7, #0]
 800603c:	683b      	ldr	r3, [r7, #0]
 800603e:	3328      	adds	r3, #40	@ 0x28
 8006040:	4619      	mov	r1, r3
 8006042:	4610      	mov	r0, r2
 8006044:	f000 f876 	bl	8006134 <compress>

	/* copy the iv out to digest */
	for (i = 0; i < TC_SHA256_STATE_BLOCKS; ++i) {
 8006048:	2300      	movs	r3, #0
 800604a:	60fb      	str	r3, [r7, #12]
 800604c:	e022      	b.n	8006094 <tc_sha256_final+0x1ce>
		unsigned int t = *((unsigned int *) &s->iv[i]);
 800604e:	683b      	ldr	r3, [r7, #0]
 8006050:	68fa      	ldr	r2, [r7, #12]
 8006052:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006056:	60bb      	str	r3, [r7, #8]
		*digest++ = (uint8_t)(t >> 24);
 8006058:	68bb      	ldr	r3, [r7, #8]
 800605a:	0e19      	lsrs	r1, r3, #24
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	1c5a      	adds	r2, r3, #1
 8006060:	607a      	str	r2, [r7, #4]
 8006062:	b2ca      	uxtb	r2, r1
 8006064:	701a      	strb	r2, [r3, #0]
		*digest++ = (uint8_t)(t >> 16);
 8006066:	68bb      	ldr	r3, [r7, #8]
 8006068:	0c19      	lsrs	r1, r3, #16
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	1c5a      	adds	r2, r3, #1
 800606e:	607a      	str	r2, [r7, #4]
 8006070:	b2ca      	uxtb	r2, r1
 8006072:	701a      	strb	r2, [r3, #0]
		*digest++ = (uint8_t)(t >> 8);
 8006074:	68bb      	ldr	r3, [r7, #8]
 8006076:	0a19      	lsrs	r1, r3, #8
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	1c5a      	adds	r2, r3, #1
 800607c:	607a      	str	r2, [r7, #4]
 800607e:	b2ca      	uxtb	r2, r1
 8006080:	701a      	strb	r2, [r3, #0]
		*digest++ = (uint8_t)(t);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	1c5a      	adds	r2, r3, #1
 8006086:	607a      	str	r2, [r7, #4]
 8006088:	68ba      	ldr	r2, [r7, #8]
 800608a:	b2d2      	uxtb	r2, r2
 800608c:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < TC_SHA256_STATE_BLOCKS; ++i) {
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	3301      	adds	r3, #1
 8006092:	60fb      	str	r3, [r7, #12]
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	2b07      	cmp	r3, #7
 8006098:	d9d9      	bls.n	800604e <tc_sha256_final+0x188>
	}

	/* destroy the current state */
	_set(s, 0, sizeof(*s));
 800609a:	2270      	movs	r2, #112	@ 0x70
 800609c:	2100      	movs	r1, #0
 800609e:	6838      	ldr	r0, [r7, #0]
 80060a0:	f000 f9e9 	bl	8006476 <_set>

	return TC_CRYPTO_SUCCESS;
 80060a4:	2301      	movs	r3, #1
}
 80060a6:	4618      	mov	r0, r3
 80060a8:	3710      	adds	r7, #16
 80060aa:	46bd      	mov	sp, r7
 80060ac:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

080060b0 <ROTR>:
	0x5b9cca4f, 0x682e6ff3, 0x748f82ee, 0x78a5636f, 0x84c87814, 0x8cc70208,
	0x90befffa, 0xa4506ceb, 0xbef9a3f7, 0xc67178f2
};

static inline unsigned int ROTR(unsigned int a, unsigned int n)
{
 80060b0:	b480      	push	{r7}
 80060b2:	b083      	sub	sp, #12
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
 80060b8:	6039      	str	r1, [r7, #0]
	return (((a) >> n) | ((a) << (32 - n)));
 80060ba:	687a      	ldr	r2, [r7, #4]
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	fa62 f303 	ror.w	r3, r2, r3
}
 80060c2:	4618      	mov	r0, r3
 80060c4:	370c      	adds	r7, #12
 80060c6:	46bd      	mov	sp, r7
 80060c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060cc:	4770      	bx	lr

080060ce <BigEndian>:

#define Ch(a, b, c)(((a) & (b)) ^ ((~(a)) & (c)))
#define Maj(a, b, c)(((a) & (b)) ^ ((a) & (c)) ^ ((b) & (c)))

static inline unsigned int BigEndian(const uint8_t **c)
{
 80060ce:	b480      	push	{r7}
 80060d0:	b085      	sub	sp, #20
 80060d2:	af00      	add	r7, sp, #0
 80060d4:	6078      	str	r0, [r7, #4]
	unsigned int n = 0;
 80060d6:	2300      	movs	r3, #0
 80060d8:	60fb      	str	r3, [r7, #12]

	n = (((unsigned int)(*((*c)++))) << 24);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	1c59      	adds	r1, r3, #1
 80060e0:	687a      	ldr	r2, [r7, #4]
 80060e2:	6011      	str	r1, [r2, #0]
 80060e4:	781b      	ldrb	r3, [r3, #0]
 80060e6:	061b      	lsls	r3, r3, #24
 80060e8:	60fb      	str	r3, [r7, #12]
	n |= ((unsigned int)(*((*c)++)) << 16);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	1c59      	adds	r1, r3, #1
 80060f0:	687a      	ldr	r2, [r7, #4]
 80060f2:	6011      	str	r1, [r2, #0]
 80060f4:	781b      	ldrb	r3, [r3, #0]
 80060f6:	041b      	lsls	r3, r3, #16
 80060f8:	68fa      	ldr	r2, [r7, #12]
 80060fa:	4313      	orrs	r3, r2
 80060fc:	60fb      	str	r3, [r7, #12]
	n |= ((unsigned int)(*((*c)++)) << 8);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	1c59      	adds	r1, r3, #1
 8006104:	687a      	ldr	r2, [r7, #4]
 8006106:	6011      	str	r1, [r2, #0]
 8006108:	781b      	ldrb	r3, [r3, #0]
 800610a:	021b      	lsls	r3, r3, #8
 800610c:	68fa      	ldr	r2, [r7, #12]
 800610e:	4313      	orrs	r3, r2
 8006110:	60fb      	str	r3, [r7, #12]
	n |= ((unsigned int)(*((*c)++)));
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	1c59      	adds	r1, r3, #1
 8006118:	687a      	ldr	r2, [r7, #4]
 800611a:	6011      	str	r1, [r2, #0]
 800611c:	781b      	ldrb	r3, [r3, #0]
 800611e:	461a      	mov	r2, r3
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	4313      	orrs	r3, r2
 8006124:	60fb      	str	r3, [r7, #12]
	return n;
 8006126:	68fb      	ldr	r3, [r7, #12]
}
 8006128:	4618      	mov	r0, r3
 800612a:	3714      	adds	r7, #20
 800612c:	46bd      	mov	sp, r7
 800612e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006132:	4770      	bx	lr

08006134 <compress>:

static void compress(unsigned int *iv, const uint8_t *data)
{
 8006134:	b590      	push	{r4, r7, lr}
 8006136:	b0a1      	sub	sp, #132	@ 0x84
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
 800613c:	6039      	str	r1, [r7, #0]
	unsigned int t1, t2;
	unsigned int work_space[16];
	unsigned int n;
	unsigned int i;

	a = iv[0]; b = iv[1]; c = iv[2]; d = iv[3];
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	685b      	ldr	r3, [r3, #4]
 8006148:	67bb      	str	r3, [r7, #120]	@ 0x78
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	689b      	ldr	r3, [r3, #8]
 800614e:	677b      	str	r3, [r7, #116]	@ 0x74
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	68db      	ldr	r3, [r3, #12]
 8006154:	673b      	str	r3, [r7, #112]	@ 0x70
	e = iv[4]; f = iv[5]; g = iv[6]; h = iv[7];
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	691b      	ldr	r3, [r3, #16]
 800615a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	695b      	ldr	r3, [r3, #20]
 8006160:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	699b      	ldr	r3, [r3, #24]
 8006166:	667b      	str	r3, [r7, #100]	@ 0x64
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	69db      	ldr	r3, [r3, #28]
 800616c:	663b      	str	r3, [r7, #96]	@ 0x60

	for (i = 0; i < 16; ++i) {
 800616e:	2300      	movs	r3, #0
 8006170:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006172:	e06b      	b.n	800624c <compress+0x118>
		n = BigEndian(&data);
 8006174:	463b      	mov	r3, r7
 8006176:	4618      	mov	r0, r3
 8006178:	f7ff ffa9 	bl	80060ce <BigEndian>
 800617c:	64b8      	str	r0, [r7, #72]	@ 0x48
		t1 = work_space[i] = n;
 800617e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006180:	009b      	lsls	r3, r3, #2
 8006182:	3380      	adds	r3, #128	@ 0x80
 8006184:	443b      	add	r3, r7
 8006186:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006188:	f843 2c78 	str.w	r2, [r3, #-120]
 800618c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800618e:	009b      	lsls	r3, r3, #2
 8006190:	3380      	adds	r3, #128	@ 0x80
 8006192:	443b      	add	r3, r7
 8006194:	f853 3c78 	ldr.w	r3, [r3, #-120]
 8006198:	653b      	str	r3, [r7, #80]	@ 0x50
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 800619a:	2106      	movs	r1, #6
 800619c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800619e:	f7ff ff87 	bl	80060b0 <ROTR>
 80061a2:	4604      	mov	r4, r0
 80061a4:	210b      	movs	r1, #11
 80061a6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80061a8:	f7ff ff82 	bl	80060b0 <ROTR>
 80061ac:	4603      	mov	r3, r0
 80061ae:	405c      	eors	r4, r3
 80061b0:	2119      	movs	r1, #25
 80061b2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80061b4:	f7ff ff7c 	bl	80060b0 <ROTR>
 80061b8:	4603      	mov	r3, r0
 80061ba:	ea84 0203 	eor.w	r2, r4, r3
 80061be:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80061c0:	441a      	add	r2, r3
 80061c2:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80061c4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80061c6:	4019      	ands	r1, r3
 80061c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80061ca:	43d8      	mvns	r0, r3
 80061cc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80061ce:	4003      	ands	r3, r0
 80061d0:	404b      	eors	r3, r1
 80061d2:	441a      	add	r2, r3
 80061d4:	499b      	ldr	r1, [pc, #620]	@ (8006444 <compress+0x310>)
 80061d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80061d8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80061dc:	4413      	add	r3, r2
 80061de:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80061e0:	4413      	add	r3, r2
 80061e2:	653b      	str	r3, [r7, #80]	@ 0x50
		t2 = Sigma0(a) + Maj(a, b, c);
 80061e4:	2102      	movs	r1, #2
 80061e6:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 80061e8:	f7ff ff62 	bl	80060b0 <ROTR>
 80061ec:	4604      	mov	r4, r0
 80061ee:	210d      	movs	r1, #13
 80061f0:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 80061f2:	f7ff ff5d 	bl	80060b0 <ROTR>
 80061f6:	4603      	mov	r3, r0
 80061f8:	405c      	eors	r4, r3
 80061fa:	2116      	movs	r1, #22
 80061fc:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 80061fe:	f7ff ff57 	bl	80060b0 <ROTR>
 8006202:	4603      	mov	r3, r0
 8006204:	ea84 0203 	eor.w	r2, r4, r3
 8006208:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800620a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800620c:	4059      	eors	r1, r3
 800620e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006210:	4019      	ands	r1, r3
 8006212:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 8006214:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006216:	4003      	ands	r3, r0
 8006218:	404b      	eors	r3, r1
 800621a:	4413      	add	r3, r2
 800621c:	64fb      	str	r3, [r7, #76]	@ 0x4c
		h = g; g = f; f = e; e = d + t1;
 800621e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006220:	663b      	str	r3, [r7, #96]	@ 0x60
 8006222:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006224:	667b      	str	r3, [r7, #100]	@ 0x64
 8006226:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006228:	66bb      	str	r3, [r7, #104]	@ 0x68
 800622a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800622c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800622e:	4413      	add	r3, r2
 8006230:	66fb      	str	r3, [r7, #108]	@ 0x6c
		d = c; c = b; b = a; a = t1 + t2;
 8006232:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006234:	673b      	str	r3, [r7, #112]	@ 0x70
 8006236:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006238:	677b      	str	r3, [r7, #116]	@ 0x74
 800623a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800623c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800623e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006240:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006242:	4413      	add	r3, r2
 8006244:	67fb      	str	r3, [r7, #124]	@ 0x7c
	for (i = 0; i < 16; ++i) {
 8006246:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006248:	3301      	adds	r3, #1
 800624a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800624c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800624e:	2b0f      	cmp	r3, #15
 8006250:	d990      	bls.n	8006174 <compress+0x40>
	}

	for ( ; i < 64; ++i) {
 8006252:	e0b0      	b.n	80063b6 <compress+0x282>
		s0 = work_space[(i+1)&0x0f];
 8006254:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006256:	3301      	adds	r3, #1
 8006258:	f003 030f 	and.w	r3, r3, #15
 800625c:	009b      	lsls	r3, r3, #2
 800625e:	3380      	adds	r3, #128	@ 0x80
 8006260:	443b      	add	r3, r7
 8006262:	f853 3c78 	ldr.w	r3, [r3, #-120]
 8006266:	65bb      	str	r3, [r7, #88]	@ 0x58
		s0 = sigma0(s0);
 8006268:	2107      	movs	r1, #7
 800626a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800626c:	f7ff ff20 	bl	80060b0 <ROTR>
 8006270:	4604      	mov	r4, r0
 8006272:	2112      	movs	r1, #18
 8006274:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8006276:	f7ff ff1b 	bl	80060b0 <ROTR>
 800627a:	4603      	mov	r3, r0
 800627c:	ea84 0203 	eor.w	r2, r4, r3
 8006280:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006282:	08db      	lsrs	r3, r3, #3
 8006284:	4053      	eors	r3, r2
 8006286:	65bb      	str	r3, [r7, #88]	@ 0x58
		s1 = work_space[(i+14)&0x0f];
 8006288:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800628a:	330e      	adds	r3, #14
 800628c:	f003 030f 	and.w	r3, r3, #15
 8006290:	009b      	lsls	r3, r3, #2
 8006292:	3380      	adds	r3, #128	@ 0x80
 8006294:	443b      	add	r3, r7
 8006296:	f853 3c78 	ldr.w	r3, [r3, #-120]
 800629a:	657b      	str	r3, [r7, #84]	@ 0x54
		s1 = sigma1(s1);
 800629c:	2111      	movs	r1, #17
 800629e:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 80062a0:	f7ff ff06 	bl	80060b0 <ROTR>
 80062a4:	4604      	mov	r4, r0
 80062a6:	2113      	movs	r1, #19
 80062a8:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 80062aa:	f7ff ff01 	bl	80060b0 <ROTR>
 80062ae:	4603      	mov	r3, r0
 80062b0:	ea84 0203 	eor.w	r2, r4, r3
 80062b4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80062b6:	0a9b      	lsrs	r3, r3, #10
 80062b8:	4053      	eors	r3, r2
 80062ba:	657b      	str	r3, [r7, #84]	@ 0x54

		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
 80062bc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80062be:	f003 030f 	and.w	r3, r3, #15
 80062c2:	009b      	lsls	r3, r3, #2
 80062c4:	3380      	adds	r3, #128	@ 0x80
 80062c6:	443b      	add	r3, r7
 80062c8:	f853 1c78 	ldr.w	r1, [r3, #-120]
 80062cc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80062ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80062d0:	441a      	add	r2, r3
 80062d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80062d4:	3309      	adds	r3, #9
 80062d6:	f003 030f 	and.w	r3, r3, #15
 80062da:	009b      	lsls	r3, r3, #2
 80062dc:	3380      	adds	r3, #128	@ 0x80
 80062de:	443b      	add	r3, r7
 80062e0:	f853 3c78 	ldr.w	r3, [r3, #-120]
 80062e4:	4413      	add	r3, r2
 80062e6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80062e8:	f002 020f 	and.w	r2, r2, #15
 80062ec:	4419      	add	r1, r3
 80062ee:	0093      	lsls	r3, r2, #2
 80062f0:	3380      	adds	r3, #128	@ 0x80
 80062f2:	443b      	add	r3, r7
 80062f4:	f843 1c78 	str.w	r1, [r3, #-120]
 80062f8:	0093      	lsls	r3, r2, #2
 80062fa:	3380      	adds	r3, #128	@ 0x80
 80062fc:	443b      	add	r3, r7
 80062fe:	f853 3c78 	ldr.w	r3, [r3, #-120]
 8006302:	653b      	str	r3, [r7, #80]	@ 0x50
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 8006304:	2106      	movs	r1, #6
 8006306:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006308:	f7ff fed2 	bl	80060b0 <ROTR>
 800630c:	4604      	mov	r4, r0
 800630e:	210b      	movs	r1, #11
 8006310:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006312:	f7ff fecd 	bl	80060b0 <ROTR>
 8006316:	4603      	mov	r3, r0
 8006318:	405c      	eors	r4, r3
 800631a:	2119      	movs	r1, #25
 800631c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800631e:	f7ff fec7 	bl	80060b0 <ROTR>
 8006322:	4603      	mov	r3, r0
 8006324:	ea84 0203 	eor.w	r2, r4, r3
 8006328:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800632a:	441a      	add	r2, r3
 800632c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800632e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006330:	4019      	ands	r1, r3
 8006332:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006334:	43d8      	mvns	r0, r3
 8006336:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006338:	4003      	ands	r3, r0
 800633a:	404b      	eors	r3, r1
 800633c:	441a      	add	r2, r3
 800633e:	4941      	ldr	r1, [pc, #260]	@ (8006444 <compress+0x310>)
 8006340:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006342:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006346:	4413      	add	r3, r2
 8006348:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800634a:	4413      	add	r3, r2
 800634c:	653b      	str	r3, [r7, #80]	@ 0x50
		t2 = Sigma0(a) + Maj(a, b, c);
 800634e:	2102      	movs	r1, #2
 8006350:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8006352:	f7ff fead 	bl	80060b0 <ROTR>
 8006356:	4604      	mov	r4, r0
 8006358:	210d      	movs	r1, #13
 800635a:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 800635c:	f7ff fea8 	bl	80060b0 <ROTR>
 8006360:	4603      	mov	r3, r0
 8006362:	405c      	eors	r4, r3
 8006364:	2116      	movs	r1, #22
 8006366:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8006368:	f7ff fea2 	bl	80060b0 <ROTR>
 800636c:	4603      	mov	r3, r0
 800636e:	ea84 0203 	eor.w	r2, r4, r3
 8006372:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8006374:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006376:	4059      	eors	r1, r3
 8006378:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800637a:	4019      	ands	r1, r3
 800637c:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 800637e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006380:	4003      	ands	r3, r0
 8006382:	404b      	eors	r3, r1
 8006384:	4413      	add	r3, r2
 8006386:	64fb      	str	r3, [r7, #76]	@ 0x4c
		h = g; g = f; f = e; e = d + t1;
 8006388:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800638a:	663b      	str	r3, [r7, #96]	@ 0x60
 800638c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800638e:	667b      	str	r3, [r7, #100]	@ 0x64
 8006390:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006392:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006394:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8006396:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006398:	4413      	add	r3, r2
 800639a:	66fb      	str	r3, [r7, #108]	@ 0x6c
		d = c; c = b; b = a; a = t1 + t2;
 800639c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800639e:	673b      	str	r3, [r7, #112]	@ 0x70
 80063a0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80063a2:	677b      	str	r3, [r7, #116]	@ 0x74
 80063a4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80063a6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80063a8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80063aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80063ac:	4413      	add	r3, r2
 80063ae:	67fb      	str	r3, [r7, #124]	@ 0x7c
	for ( ; i < 64; ++i) {
 80063b0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80063b2:	3301      	adds	r3, #1
 80063b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80063b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80063b8:	2b3f      	cmp	r3, #63	@ 0x3f
 80063ba:	f67f af4b 	bls.w	8006254 <compress+0x120>
	}

	iv[0] += a; iv[1] += b; iv[2] += c; iv[3] += d;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681a      	ldr	r2, [r3, #0]
 80063c2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80063c4:	441a      	add	r2, r3
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	601a      	str	r2, [r3, #0]
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	3304      	adds	r3, #4
 80063ce:	6819      	ldr	r1, [r3, #0]
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	3304      	adds	r3, #4
 80063d4:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80063d6:	440a      	add	r2, r1
 80063d8:	601a      	str	r2, [r3, #0]
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	3308      	adds	r3, #8
 80063de:	6819      	ldr	r1, [r3, #0]
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	3308      	adds	r3, #8
 80063e4:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80063e6:	440a      	add	r2, r1
 80063e8:	601a      	str	r2, [r3, #0]
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	330c      	adds	r3, #12
 80063ee:	6819      	ldr	r1, [r3, #0]
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	330c      	adds	r3, #12
 80063f4:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80063f6:	440a      	add	r2, r1
 80063f8:	601a      	str	r2, [r3, #0]
	iv[4] += e; iv[5] += f; iv[6] += g; iv[7] += h;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	3310      	adds	r3, #16
 80063fe:	6819      	ldr	r1, [r3, #0]
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	3310      	adds	r3, #16
 8006404:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006406:	440a      	add	r2, r1
 8006408:	601a      	str	r2, [r3, #0]
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	3314      	adds	r3, #20
 800640e:	6819      	ldr	r1, [r3, #0]
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	3314      	adds	r3, #20
 8006414:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006416:	440a      	add	r2, r1
 8006418:	601a      	str	r2, [r3, #0]
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	3318      	adds	r3, #24
 800641e:	6819      	ldr	r1, [r3, #0]
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	3318      	adds	r3, #24
 8006424:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006426:	440a      	add	r2, r1
 8006428:	601a      	str	r2, [r3, #0]
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	331c      	adds	r3, #28
 800642e:	6819      	ldr	r1, [r3, #0]
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	331c      	adds	r3, #28
 8006434:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006436:	440a      	add	r2, r1
 8006438:	601a      	str	r2, [r3, #0]
}
 800643a:	bf00      	nop
 800643c:	3784      	adds	r7, #132	@ 0x84
 800643e:	46bd      	mov	sp, r7
 8006440:	bd90      	pop	{r4, r7, pc}
 8006442:	bf00      	nop
 8006444:	08006d88 	.word	0x08006d88

08006448 <_copy>:

#define MASK_TWENTY_SEVEN 0x1b

unsigned int _copy(uint8_t *to, unsigned int to_len,
		   const uint8_t *from, unsigned int from_len)
{
 8006448:	b580      	push	{r7, lr}
 800644a:	b084      	sub	sp, #16
 800644c:	af00      	add	r7, sp, #0
 800644e:	60f8      	str	r0, [r7, #12]
 8006450:	60b9      	str	r1, [r7, #8]
 8006452:	607a      	str	r2, [r7, #4]
 8006454:	603b      	str	r3, [r7, #0]
	if (from_len <= to_len) {
 8006456:	683a      	ldr	r2, [r7, #0]
 8006458:	68bb      	ldr	r3, [r7, #8]
 800645a:	429a      	cmp	r2, r3
 800645c:	d806      	bhi.n	800646c <_copy+0x24>
		(void)memcpy(to, from, from_len);
 800645e:	683a      	ldr	r2, [r7, #0]
 8006460:	6879      	ldr	r1, [r7, #4]
 8006462:	68f8      	ldr	r0, [r7, #12]
 8006464:	f000 f864 	bl	8006530 <memcpy>
		return from_len;
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	e000      	b.n	800646e <_copy+0x26>
	} else {
		return TC_CRYPTO_FAIL;
 800646c:	2300      	movs	r3, #0
	}
}
 800646e:	4618      	mov	r0, r3
 8006470:	3710      	adds	r7, #16
 8006472:	46bd      	mov	sp, r7
 8006474:	bd80      	pop	{r7, pc}

08006476 <_set>:

void _set(void *to, uint8_t val, unsigned int len)
{
 8006476:	b580      	push	{r7, lr}
 8006478:	b084      	sub	sp, #16
 800647a:	af00      	add	r7, sp, #0
 800647c:	60f8      	str	r0, [r7, #12]
 800647e:	460b      	mov	r3, r1
 8006480:	607a      	str	r2, [r7, #4]
 8006482:	72fb      	strb	r3, [r7, #11]
	(void)memset(to, val, len);
 8006484:	7afb      	ldrb	r3, [r7, #11]
 8006486:	687a      	ldr	r2, [r7, #4]
 8006488:	4619      	mov	r1, r3
 800648a:	68f8      	ldr	r0, [r7, #12]
 800648c:	f000 f823 	bl	80064d6 <memset>
}
 8006490:	bf00      	nop
 8006492:	3710      	adds	r7, #16
 8006494:	46bd      	mov	sp, r7
 8006496:	bd80      	pop	{r7, pc}

08006498 <_double_byte>:

/*
 * Doubles the value of a byte for values up to 127.
 */
uint8_t _double_byte(uint8_t a)
{
 8006498:	b480      	push	{r7}
 800649a:	b083      	sub	sp, #12
 800649c:	af00      	add	r7, sp, #0
 800649e:	4603      	mov	r3, r0
 80064a0:	71fb      	strb	r3, [r7, #7]
	return ((a<<1) ^ ((a>>7) * MASK_TWENTY_SEVEN));
 80064a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80064a6:	005b      	lsls	r3, r3, #1
 80064a8:	b25a      	sxtb	r2, r3
 80064aa:	79fb      	ldrb	r3, [r7, #7]
 80064ac:	09db      	lsrs	r3, r3, #7
 80064ae:	b2db      	uxtb	r3, r3
 80064b0:	b25b      	sxtb	r3, r3
 80064b2:	4619      	mov	r1, r3
 80064b4:	0049      	lsls	r1, r1, #1
 80064b6:	440b      	add	r3, r1
 80064b8:	4619      	mov	r1, r3
 80064ba:	00c8      	lsls	r0, r1, #3
 80064bc:	4619      	mov	r1, r3
 80064be:	4603      	mov	r3, r0
 80064c0:	440b      	add	r3, r1
 80064c2:	b25b      	sxtb	r3, r3
 80064c4:	4053      	eors	r3, r2
 80064c6:	b25b      	sxtb	r3, r3
 80064c8:	b2db      	uxtb	r3, r3
}
 80064ca:	4618      	mov	r0, r3
 80064cc:	370c      	adds	r7, #12
 80064ce:	46bd      	mov	sp, r7
 80064d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d4:	4770      	bx	lr

080064d6 <memset>:
 80064d6:	4402      	add	r2, r0
 80064d8:	4603      	mov	r3, r0
 80064da:	4293      	cmp	r3, r2
 80064dc:	d100      	bne.n	80064e0 <memset+0xa>
 80064de:	4770      	bx	lr
 80064e0:	f803 1b01 	strb.w	r1, [r3], #1
 80064e4:	e7f9      	b.n	80064da <memset+0x4>
	...

080064e8 <__libc_init_array>:
 80064e8:	b570      	push	{r4, r5, r6, lr}
 80064ea:	4d0d      	ldr	r5, [pc, #52]	@ (8006520 <__libc_init_array+0x38>)
 80064ec:	4c0d      	ldr	r4, [pc, #52]	@ (8006524 <__libc_init_array+0x3c>)
 80064ee:	1b64      	subs	r4, r4, r5
 80064f0:	10a4      	asrs	r4, r4, #2
 80064f2:	2600      	movs	r6, #0
 80064f4:	42a6      	cmp	r6, r4
 80064f6:	d109      	bne.n	800650c <__libc_init_array+0x24>
 80064f8:	4d0b      	ldr	r5, [pc, #44]	@ (8006528 <__libc_init_array+0x40>)
 80064fa:	4c0c      	ldr	r4, [pc, #48]	@ (800652c <__libc_init_array+0x44>)
 80064fc:	f000 f826 	bl	800654c <_init>
 8006500:	1b64      	subs	r4, r4, r5
 8006502:	10a4      	asrs	r4, r4, #2
 8006504:	2600      	movs	r6, #0
 8006506:	42a6      	cmp	r6, r4
 8006508:	d105      	bne.n	8006516 <__libc_init_array+0x2e>
 800650a:	bd70      	pop	{r4, r5, r6, pc}
 800650c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006510:	4798      	blx	r3
 8006512:	3601      	adds	r6, #1
 8006514:	e7ee      	b.n	80064f4 <__libc_init_array+0xc>
 8006516:	f855 3b04 	ldr.w	r3, [r5], #4
 800651a:	4798      	blx	r3
 800651c:	3601      	adds	r6, #1
 800651e:	e7f2      	b.n	8006506 <__libc_init_array+0x1e>
 8006520:	08006e90 	.word	0x08006e90
 8006524:	08006e90 	.word	0x08006e90
 8006528:	08006e90 	.word	0x08006e90
 800652c:	08006e94 	.word	0x08006e94

08006530 <memcpy>:
 8006530:	440a      	add	r2, r1
 8006532:	4291      	cmp	r1, r2
 8006534:	f100 33ff 	add.w	r3, r0, #4294967295
 8006538:	d100      	bne.n	800653c <memcpy+0xc>
 800653a:	4770      	bx	lr
 800653c:	b510      	push	{r4, lr}
 800653e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006542:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006546:	4291      	cmp	r1, r2
 8006548:	d1f9      	bne.n	800653e <memcpy+0xe>
 800654a:	bd10      	pop	{r4, pc}

0800654c <_init>:
 800654c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800654e:	bf00      	nop
 8006550:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006552:	bc08      	pop	{r3}
 8006554:	469e      	mov	lr, r3
 8006556:	4770      	bx	lr

08006558 <_fini>:
 8006558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800655a:	bf00      	nop
 800655c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800655e:	bc08      	pop	{r3}
 8006560:	469e      	mov	lr, r3
 8006562:	4770      	bx	lr
