Analysis & Synthesis Status : Successful - Sun Jun 15 21:17:07 2025
Quartus II Version : 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition
Revision Name : Key_Schedule
Top-level Entity Name : Key_Schedule
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 128
    Dedicated logic registers : 49
Total registers : 49
Total pins : 57
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
