
VGA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001278  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08001400  08001408  00011408  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08001400  08001400  00011408  2**0
                  CONTENTS
  4 .ARM          00000000  08001400  08001400  00011408  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001400  08001408  00011408  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001400  08001400  00011400  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001404  08001404  00011404  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00011408  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00012d18  20000000  08001408  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20012d18  08001408  00012d18  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00011408  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005b4a  00000000  00000000  00011438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000eb3  00000000  00000000  00016f82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006c0  00000000  00000000  00017e38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000638  00000000  00000000  000184f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000c90e  00000000  00000000  00018b30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00004836  00000000  00000000  0002543e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00046ae6  00000000  00000000  00029c74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0007075a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001d60  00000000  00000000  000707b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080013e8 	.word	0x080013e8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	080013e8 	.word	0x080013e8

080001c8 <main>:
#include "stm32_ub_vga_screen.h"
#include <math.h>


int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
	SystemInit(); // System speed to 168MHz
 80001cc:	f001 f814 	bl	80011f8 <SystemInit>

	UB_VGA_Screen_Init(); // Init VGA-Screen
 80001d0:	f000 f866 	bl	80002a0 <UB_VGA_Screen_Init>

	UB_VGA_FillScreen(VGA_COL_MAGENTA);
 80001d4:	20e3      	movs	r0, #227	; 0xe3
 80001d6:	f000 f8a3 	bl	8000320 <UB_VGA_FillScreen>

  while(1)
 80001da:	e7fe      	b.n	80001da <main+0x12>

080001dc <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80001dc:	b480      	push	{r7}
 80001de:	b085      	sub	sp, #20
 80001e0:	af00      	add	r7, sp, #0
 80001e2:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80001e4:	2300      	movs	r3, #0
 80001e6:	73fb      	strb	r3, [r7, #15]
 80001e8:	2300      	movs	r3, #0
 80001ea:	73bb      	strb	r3, [r7, #14]
 80001ec:	230f      	movs	r3, #15
 80001ee:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80001f0:	687b      	ldr	r3, [r7, #4]
 80001f2:	78db      	ldrb	r3, [r3, #3]
 80001f4:	2b00      	cmp	r3, #0
 80001f6:	d039      	beq.n	800026c <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80001f8:	4b27      	ldr	r3, [pc, #156]	; (8000298 <NVIC_Init+0xbc>)
 80001fa:	68db      	ldr	r3, [r3, #12]
 80001fc:	43db      	mvns	r3, r3
 80001fe:	0a1b      	lsrs	r3, r3, #8
 8000200:	b2db      	uxtb	r3, r3
 8000202:	f003 0307 	and.w	r3, r3, #7
 8000206:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8000208:	7bfb      	ldrb	r3, [r7, #15]
 800020a:	f1c3 0304 	rsb	r3, r3, #4
 800020e:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8000210:	7b7a      	ldrb	r2, [r7, #13]
 8000212:	7bfb      	ldrb	r3, [r7, #15]
 8000214:	fa42 f303 	asr.w	r3, r2, r3
 8000218:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	785b      	ldrb	r3, [r3, #1]
 800021e:	461a      	mov	r2, r3
 8000220:	7bbb      	ldrb	r3, [r7, #14]
 8000222:	fa02 f303 	lsl.w	r3, r2, r3
 8000226:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	789a      	ldrb	r2, [r3, #2]
 800022c:	7b7b      	ldrb	r3, [r7, #13]
 800022e:	4013      	ands	r3, r2
 8000230:	b2da      	uxtb	r2, r3
 8000232:	7bfb      	ldrb	r3, [r7, #15]
 8000234:	4313      	orrs	r3, r2
 8000236:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000238:	7bfb      	ldrb	r3, [r7, #15]
 800023a:	011b      	lsls	r3, r3, #4
 800023c:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800023e:	4a17      	ldr	r2, [pc, #92]	; (800029c <NVIC_Init+0xc0>)
 8000240:	687b      	ldr	r3, [r7, #4]
 8000242:	781b      	ldrb	r3, [r3, #0]
 8000244:	4413      	add	r3, r2
 8000246:	7bfa      	ldrb	r2, [r7, #15]
 8000248:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800024c:	687b      	ldr	r3, [r7, #4]
 800024e:	781b      	ldrb	r3, [r3, #0]
 8000250:	f003 031f 	and.w	r3, r3, #31
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000254:	4911      	ldr	r1, [pc, #68]	; (800029c <NVIC_Init+0xc0>)
 8000256:	687a      	ldr	r2, [r7, #4]
 8000258:	7812      	ldrb	r2, [r2, #0]
 800025a:	0952      	lsrs	r2, r2, #5
 800025c:	b2d2      	uxtb	r2, r2
 800025e:	4610      	mov	r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000260:	2201      	movs	r2, #1
 8000262:	fa02 f303 	lsl.w	r3, r2, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000266:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 800026a:	e00f      	b.n	800028c <NVIC_Init+0xb0>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800026c:	687b      	ldr	r3, [r7, #4]
 800026e:	781b      	ldrb	r3, [r3, #0]
 8000270:	f003 031f 	and.w	r3, r3, #31
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000274:	4909      	ldr	r1, [pc, #36]	; (800029c <NVIC_Init+0xc0>)
 8000276:	687a      	ldr	r2, [r7, #4]
 8000278:	7812      	ldrb	r2, [r2, #0]
 800027a:	0952      	lsrs	r2, r2, #5
 800027c:	b2d2      	uxtb	r2, r2
 800027e:	4610      	mov	r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000280:	2201      	movs	r2, #1
 8000282:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000284:	f100 0320 	add.w	r3, r0, #32
 8000288:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800028c:	bf00      	nop
 800028e:	3714      	adds	r7, #20
 8000290:	46bd      	mov	sp, r7
 8000292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000296:	4770      	bx	lr
 8000298:	e000ed00 	.word	0xe000ed00
 800029c:	e000e100 	.word	0xe000e100

080002a0 <UB_VGA_Screen_Init>:

//--------------------------------------------------------------
// Init VGA-Module
//--------------------------------------------------------------
void UB_VGA_Screen_Init(void)
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	b082      	sub	sp, #8
 80002a4:	af00      	add	r7, sp, #0
  uint16_t xp,yp;

  VGA.hsync_cnt=0;
 80002a6:	4b1b      	ldr	r3, [pc, #108]	; (8000314 <UB_VGA_Screen_Init+0x74>)
 80002a8:	2200      	movs	r2, #0
 80002aa:	801a      	strh	r2, [r3, #0]
  VGA.start_adr=0;
 80002ac:	4b19      	ldr	r3, [pc, #100]	; (8000314 <UB_VGA_Screen_Init+0x74>)
 80002ae:	2200      	movs	r2, #0
 80002b0:	605a      	str	r2, [r3, #4]
  VGA.dma2_cr_reg=0;
 80002b2:	4b18      	ldr	r3, [pc, #96]	; (8000314 <UB_VGA_Screen_Init+0x74>)
 80002b4:	2200      	movs	r2, #0
 80002b6:	609a      	str	r2, [r3, #8]

  // RAM init total black
  for(yp=0;yp<VGA_DISPLAY_Y;yp++) {
 80002b8:	2300      	movs	r3, #0
 80002ba:	80bb      	strh	r3, [r7, #4]
 80002bc:	e017      	b.n	80002ee <UB_VGA_Screen_Init+0x4e>
    for(xp=0;xp<(VGA_DISPLAY_X+1);xp++) {
 80002be:	2300      	movs	r3, #0
 80002c0:	80fb      	strh	r3, [r7, #6]
 80002c2:	e00d      	b.n	80002e0 <UB_VGA_Screen_Init+0x40>
      VGA_RAM1[(yp*(VGA_DISPLAY_X+1))+xp]=0;
 80002c4:	88ba      	ldrh	r2, [r7, #4]
 80002c6:	4613      	mov	r3, r2
 80002c8:	009b      	lsls	r3, r3, #2
 80002ca:	4413      	add	r3, r2
 80002cc:	019b      	lsls	r3, r3, #6
 80002ce:	441a      	add	r2, r3
 80002d0:	88fb      	ldrh	r3, [r7, #6]
 80002d2:	4413      	add	r3, r2
 80002d4:	4a10      	ldr	r2, [pc, #64]	; (8000318 <UB_VGA_Screen_Init+0x78>)
 80002d6:	2100      	movs	r1, #0
 80002d8:	54d1      	strb	r1, [r2, r3]
    for(xp=0;xp<(VGA_DISPLAY_X+1);xp++) {
 80002da:	88fb      	ldrh	r3, [r7, #6]
 80002dc:	3301      	adds	r3, #1
 80002de:	80fb      	strh	r3, [r7, #6]
 80002e0:	88fb      	ldrh	r3, [r7, #6]
 80002e2:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80002e6:	d9ed      	bls.n	80002c4 <UB_VGA_Screen_Init+0x24>
  for(yp=0;yp<VGA_DISPLAY_Y;yp++) {
 80002e8:	88bb      	ldrh	r3, [r7, #4]
 80002ea:	3301      	adds	r3, #1
 80002ec:	80bb      	strh	r3, [r7, #4]
 80002ee:	88bb      	ldrh	r3, [r7, #4]
 80002f0:	2bef      	cmp	r3, #239	; 0xef
 80002f2:	d9e4      	bls.n	80002be <UB_VGA_Screen_Init+0x1e>
    }
  }

  // init IO-Pins
  P_VGA_InitIO();
 80002f4:	f000 f860 	bl	80003b8 <P_VGA_InitIO>
  // init Timer
  P_VGA_InitTIM();
 80002f8:	f000 f8b2 	bl	8000460 <P_VGA_InitTIM>
  // init DMA
  P_VGA_InitDMA();
 80002fc:	f000 f942 	bl	8000584 <P_VGA_InitDMA>
  // init Interrupts
  P_VGA_InitINT();
 8000300:	f000 f914 	bl	800052c <P_VGA_InitINT>

  //-----------------------
  // Register swap and safe
  //-----------------------
  // content of CR-Register read and save
  VGA.dma2_cr_reg=DMA2_Stream5->CR;
 8000304:	4b05      	ldr	r3, [pc, #20]	; (800031c <UB_VGA_Screen_Init+0x7c>)
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	4a02      	ldr	r2, [pc, #8]	; (8000314 <UB_VGA_Screen_Init+0x74>)
 800030a:	6093      	str	r3, [r2, #8]
}
 800030c:	bf00      	nop
 800030e:	3708      	adds	r7, #8
 8000310:	46bd      	mov	sp, r7
 8000312:	bd80      	pop	{r7, pc}
 8000314:	2000001c 	.word	0x2000001c
 8000318:	20000028 	.word	0x20000028
 800031c:	40026488 	.word	0x40026488

08000320 <UB_VGA_FillScreen>:

//--------------------------------------------------------------
// fill the DMA RAM buffer with one color
//--------------------------------------------------------------
void UB_VGA_FillScreen(uint8_t color)
{
 8000320:	b580      	push	{r7, lr}
 8000322:	b084      	sub	sp, #16
 8000324:	af00      	add	r7, sp, #0
 8000326:	4603      	mov	r3, r0
 8000328:	71fb      	strb	r3, [r7, #7]
  uint16_t xp,yp;

  for(yp=0;yp<VGA_DISPLAY_Y;yp++) {
 800032a:	2300      	movs	r3, #0
 800032c:	81bb      	strh	r3, [r7, #12]
 800032e:	e012      	b.n	8000356 <UB_VGA_FillScreen+0x36>
    for(xp=0;xp<VGA_DISPLAY_X;xp++) {
 8000330:	2300      	movs	r3, #0
 8000332:	81fb      	strh	r3, [r7, #14]
 8000334:	e008      	b.n	8000348 <UB_VGA_FillScreen+0x28>
      UB_VGA_SetPixel(xp,yp,color);
 8000336:	79fa      	ldrb	r2, [r7, #7]
 8000338:	89b9      	ldrh	r1, [r7, #12]
 800033a:	89fb      	ldrh	r3, [r7, #14]
 800033c:	4618      	mov	r0, r3
 800033e:	f000 f813 	bl	8000368 <UB_VGA_SetPixel>
    for(xp=0;xp<VGA_DISPLAY_X;xp++) {
 8000342:	89fb      	ldrh	r3, [r7, #14]
 8000344:	3301      	adds	r3, #1
 8000346:	81fb      	strh	r3, [r7, #14]
 8000348:	89fb      	ldrh	r3, [r7, #14]
 800034a:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800034e:	d3f2      	bcc.n	8000336 <UB_VGA_FillScreen+0x16>
  for(yp=0;yp<VGA_DISPLAY_Y;yp++) {
 8000350:	89bb      	ldrh	r3, [r7, #12]
 8000352:	3301      	adds	r3, #1
 8000354:	81bb      	strh	r3, [r7, #12]
 8000356:	89bb      	ldrh	r3, [r7, #12]
 8000358:	2bef      	cmp	r3, #239	; 0xef
 800035a:	d9e9      	bls.n	8000330 <UB_VGA_FillScreen+0x10>
    }
  }
}
 800035c:	bf00      	nop
 800035e:	bf00      	nop
 8000360:	3710      	adds	r7, #16
 8000362:	46bd      	mov	sp, r7
 8000364:	bd80      	pop	{r7, pc}
	...

08000368 <UB_VGA_SetPixel>:
//--------------------------------------------------------------
// put one Pixel on the screen with one color
// Important : the last Pixel+1 from every line must be black (don't know why??)
//--------------------------------------------------------------
void UB_VGA_SetPixel(uint16_t xp, uint16_t yp, uint8_t color)
{
 8000368:	b480      	push	{r7}
 800036a:	b083      	sub	sp, #12
 800036c:	af00      	add	r7, sp, #0
 800036e:	4603      	mov	r3, r0
 8000370:	80fb      	strh	r3, [r7, #6]
 8000372:	460b      	mov	r3, r1
 8000374:	80bb      	strh	r3, [r7, #4]
 8000376:	4613      	mov	r3, r2
 8000378:	70fb      	strb	r3, [r7, #3]
  if(xp>=VGA_DISPLAY_X) xp=0;
 800037a:	88fb      	ldrh	r3, [r7, #6]
 800037c:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000380:	d301      	bcc.n	8000386 <UB_VGA_SetPixel+0x1e>
 8000382:	2300      	movs	r3, #0
 8000384:	80fb      	strh	r3, [r7, #6]
  if(yp>=VGA_DISPLAY_Y) yp=0;
 8000386:	88bb      	ldrh	r3, [r7, #4]
 8000388:	2bef      	cmp	r3, #239	; 0xef
 800038a:	d901      	bls.n	8000390 <UB_VGA_SetPixel+0x28>
 800038c:	2300      	movs	r3, #0
 800038e:	80bb      	strh	r3, [r7, #4]

  // Write pixel to ram
  VGA_RAM1[(yp*(VGA_DISPLAY_X+1))+xp]=color;
 8000390:	88ba      	ldrh	r2, [r7, #4]
 8000392:	4613      	mov	r3, r2
 8000394:	009b      	lsls	r3, r3, #2
 8000396:	4413      	add	r3, r2
 8000398:	019b      	lsls	r3, r3, #6
 800039a:	441a      	add	r2, r3
 800039c:	88fb      	ldrh	r3, [r7, #6]
 800039e:	4413      	add	r3, r2
 80003a0:	4904      	ldr	r1, [pc, #16]	; (80003b4 <UB_VGA_SetPixel+0x4c>)
 80003a2:	78fa      	ldrb	r2, [r7, #3]
 80003a4:	54ca      	strb	r2, [r1, r3]
}
 80003a6:	bf00      	nop
 80003a8:	370c      	adds	r7, #12
 80003aa:	46bd      	mov	sp, r7
 80003ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b0:	4770      	bx	lr
 80003b2:	bf00      	nop
 80003b4:	20000028 	.word	0x20000028

080003b8 <P_VGA_InitIO>:
//--------------------------------------------------------------
// interne Funktionen
// init aller IO-Pins
//--------------------------------------------------------------
void P_VGA_InitIO(void)
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	b082      	sub	sp, #8
 80003bc:	af00      	add	r7, sp, #0
  // init RGB-Pins (PE8 - PE15)
  // as normal GPIOs
  //---------------------------------------------
 
  // Clock Enable
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 80003be:	2101      	movs	r1, #1
 80003c0:	2010      	movs	r0, #16
 80003c2:	f000 fc8b 	bl	8000cdc <RCC_AHB1PeriphClockCmd>

  // Config as Digital output
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8 | GPIO_Pin_9 | GPIO_Pin_10 | GPIO_Pin_11 |
 80003c6:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 80003ca:	603b      	str	r3, [r7, #0]
        GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 80003cc:	2301      	movs	r3, #1
 80003ce:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80003d0:	2300      	movs	r3, #0
 80003d2:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 80003d4:	2301      	movs	r3, #1
 80003d6:	71fb      	strb	r3, [r7, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 80003d8:	2303      	movs	r3, #3
 80003da:	717b      	strb	r3, [r7, #5]
  GPIO_Init(GPIOE, &GPIO_InitStructure);
 80003dc:	463b      	mov	r3, r7
 80003de:	4619      	mov	r1, r3
 80003e0:	481d      	ldr	r0, [pc, #116]	; (8000458 <P_VGA_InitIO+0xa0>)
 80003e2:	f000 fba3 	bl	8000b2c <GPIO_Init>

  GPIOE->BSRRH = VGA_GPIO_HINIBBLE;
 80003e6:	4b1c      	ldr	r3, [pc, #112]	; (8000458 <P_VGA_InitIO+0xa0>)
 80003e8:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 80003ec:	835a      	strh	r2, [r3, #26]
  // init of the H-Sync Pin (PB11)
  // using Timer2 and CH4
  //---------------------------------------------

  // Clock Enable
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 80003ee:	2101      	movs	r1, #1
 80003f0:	2002      	movs	r0, #2
 80003f2:	f000 fc73 	bl	8000cdc <RCC_AHB1PeriphClockCmd>

  // Config Pins as Digital-out
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_11;
 80003f6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80003fa:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 80003fc:	2302      	movs	r3, #2
 80003fe:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8000400:	2303      	movs	r3, #3
 8000402:	717b      	strb	r3, [r7, #5]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000404:	2300      	movs	r3, #0
 8000406:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP ;
 8000408:	2301      	movs	r3, #1
 800040a:	71fb      	strb	r3, [r7, #7]
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 800040c:	463b      	mov	r3, r7
 800040e:	4619      	mov	r1, r3
 8000410:	4812      	ldr	r0, [pc, #72]	; (800045c <P_VGA_InitIO+0xa4>)
 8000412:	f000 fb8b 	bl	8000b2c <GPIO_Init>

  // alternative function connect with IO
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource11, GPIO_AF_TIM2);
 8000416:	2201      	movs	r2, #1
 8000418:	210b      	movs	r1, #11
 800041a:	4810      	ldr	r0, [pc, #64]	; (800045c <P_VGA_InitIO+0xa4>)
 800041c:	f000 fc15 	bl	8000c4a <GPIO_PinAFConfig>
  // init of V-Sync Pin (PB12)
  // using GPIO
  //---------------------------------------------

  // Clock Enable
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 8000420:	2101      	movs	r1, #1
 8000422:	2002      	movs	r0, #2
 8000424:	f000 fc5a 	bl	8000cdc <RCC_AHB1PeriphClockCmd>

  // Config of the Pins as Digital out
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12;
 8000428:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800042c:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 800042e:	2301      	movs	r3, #1
 8000430:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000432:	2300      	movs	r3, #0
 8000434:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8000436:	2301      	movs	r3, #1
 8000438:	71fb      	strb	r3, [r7, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 800043a:	2303      	movs	r3, #3
 800043c:	717b      	strb	r3, [r7, #5]
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 800043e:	463b      	mov	r3, r7
 8000440:	4619      	mov	r1, r3
 8000442:	4806      	ldr	r0, [pc, #24]	; (800045c <P_VGA_InitIO+0xa4>)
 8000444:	f000 fb72 	bl	8000b2c <GPIO_Init>

  GPIOB->BSRRL = GPIO_Pin_12;
 8000448:	4b04      	ldr	r3, [pc, #16]	; (800045c <P_VGA_InitIO+0xa4>)
 800044a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800044e:	831a      	strh	r2, [r3, #24]
}
 8000450:	bf00      	nop
 8000452:	3708      	adds	r7, #8
 8000454:	46bd      	mov	sp, r7
 8000456:	bd80      	pop	{r7, pc}
 8000458:	40021000 	.word	0x40021000
 800045c:	40020400 	.word	0x40020400

08000460 <P_VGA_InitTIM>:
//--------------------------------------------------------------
// internal Function
// init Timer
//--------------------------------------------------------------
void P_VGA_InitTIM(void)
{
 8000460:	b580      	push	{r7, lr}
 8000462:	b088      	sub	sp, #32
 8000464:	af00      	add	r7, sp, #0
  // init of Timer1 for
  // Pixeldata via DMA
  //---------------------------------------------

  // Clock enable
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);
 8000466:	2101      	movs	r1, #1
 8000468:	2001      	movs	r0, #1
 800046a:	f000 fc77 	bl	8000d5c <RCC_APB2PeriphClockCmd>

  // Timer1 init
  TIM_TimeBaseStructure.TIM_Period =  VGA_TIM1_PERIODE;
 800046e:	230b      	movs	r3, #11
 8000470:	61bb      	str	r3, [r7, #24]
  TIM_TimeBaseStructure.TIM_Prescaler = VGA_TIM1_PRESCALE;
 8000472:	2300      	movs	r3, #0
 8000474:	82bb      	strh	r3, [r7, #20]
  TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 8000476:	2300      	movs	r3, #0
 8000478:	83bb      	strh	r3, [r7, #28]
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 800047a:	2300      	movs	r3, #0
 800047c:	82fb      	strh	r3, [r7, #22]
  TIM_TimeBaseInit(TIM1, &TIM_TimeBaseStructure);
 800047e:	f107 0314 	add.w	r3, r7, #20
 8000482:	4619      	mov	r1, r3
 8000484:	4828      	ldr	r0, [pc, #160]	; (8000528 <P_VGA_InitTIM+0xc8>)
 8000486:	f000 fc89 	bl	8000d9c <TIM_TimeBaseInit>
  // CH4 for HSYNC-Signal
  // CH3 for DMA Trigger start
  //---------------------------------------------

  // Clock enable
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 800048a:	2101      	movs	r1, #1
 800048c:	2001      	movs	r0, #1
 800048e:	f000 fc45 	bl	8000d1c <RCC_APB1PeriphClockCmd>

  // Timer2 init
  TIM_TimeBaseStructure.TIM_Period = VGA_TIM2_HSYNC_PERIODE;
 8000492:	f640 236b 	movw	r3, #2667	; 0xa6b
 8000496:	61bb      	str	r3, [r7, #24]
  TIM_TimeBaseStructure.TIM_Prescaler = VGA_TIM2_HSYNC_PRESCALE;
 8000498:	2300      	movs	r3, #0
 800049a:	82bb      	strh	r3, [r7, #20]
  TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 800049c:	2300      	movs	r3, #0
 800049e:	83bb      	strh	r3, [r7, #28]
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80004a0:	2300      	movs	r3, #0
 80004a2:	82fb      	strh	r3, [r7, #22]
  TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 80004a4:	f107 0314 	add.w	r3, r7, #20
 80004a8:	4619      	mov	r1, r3
 80004aa:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80004ae:	f000 fc75 	bl	8000d9c <TIM_TimeBaseInit>

  // Timer2 Channel 3 ( for DMA Trigger start)
  TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 80004b2:	2360      	movs	r3, #96	; 0x60
 80004b4:	803b      	strh	r3, [r7, #0]
  TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 80004b6:	2301      	movs	r3, #1
 80004b8:	807b      	strh	r3, [r7, #2]
  TIM_OCInitStructure.TIM_Pulse = VGA_TIM2_HTRIGGER_START-VGA_TIM2_DMA_DELAY;
 80004ba:	f44f 73d2 	mov.w	r3, #420	; 0x1a4
 80004be:	60bb      	str	r3, [r7, #8]
  TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
 80004c0:	2302      	movs	r3, #2
 80004c2:	81bb      	strh	r3, [r7, #12]
  TIM_OC3Init(TIM2, &TIM_OCInitStructure);
 80004c4:	463b      	mov	r3, r7
 80004c6:	4619      	mov	r1, r3
 80004c8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80004cc:	f000 fd12 	bl	8000ef4 <TIM_OC3Init>
  TIM_OC3PreloadConfig(TIM2, TIM_OCPreload_Enable);
 80004d0:	2108      	movs	r1, #8
 80004d2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80004d6:	f000 fdfb 	bl	80010d0 <TIM_OC3PreloadConfig>

  // Timer2 Channel 4 (for HSYNC)
  TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 80004da:	2360      	movs	r3, #96	; 0x60
 80004dc:	803b      	strh	r3, [r7, #0]
  TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 80004de:	2301      	movs	r3, #1
 80004e0:	807b      	strh	r3, [r7, #2]
  TIM_OCInitStructure.TIM_Pulse = VGA_TIM2_HSYNC_IMP;
 80004e2:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80004e6:	60bb      	str	r3, [r7, #8]
  TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
 80004e8:	2302      	movs	r3, #2
 80004ea:	81bb      	strh	r3, [r7, #12]
  TIM_OC4Init(TIM2, &TIM_OCInitStructure);
 80004ec:	463b      	mov	r3, r7
 80004ee:	4619      	mov	r1, r3
 80004f0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80004f4:	f000 fd84 	bl	8001000 <TIM_OC4Init>
  TIM_OC4PreloadConfig(TIM2, TIM_OCPreload_Enable);
 80004f8:	2108      	movs	r1, #8
 80004fa:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80004fe:	f000 fe03 	bl	8001108 <TIM_OC4PreloadConfig>
  //---------------------------------------------
  // enable all Timers
  //---------------------------------------------

  // Timer1 enable
  TIM_ARRPreloadConfig(TIM1, ENABLE);
 8000502:	2101      	movs	r1, #1
 8000504:	4808      	ldr	r0, [pc, #32]	; (8000528 <P_VGA_InitTIM+0xc8>)
 8000506:	f000 fcb5 	bl	8000e74 <TIM_ARRPreloadConfig>

  // Timer2 enable
  TIM_ARRPreloadConfig(TIM2, ENABLE);
 800050a:	2101      	movs	r1, #1
 800050c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000510:	f000 fcb0 	bl	8000e74 <TIM_ARRPreloadConfig>
  TIM_Cmd(TIM2, ENABLE);
 8000514:	2101      	movs	r1, #1
 8000516:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800051a:	f000 fccb 	bl	8000eb4 <TIM_Cmd>

}
 800051e:	bf00      	nop
 8000520:	3720      	adds	r7, #32
 8000522:	46bd      	mov	sp, r7
 8000524:	bd80      	pop	{r7, pc}
 8000526:	bf00      	nop
 8000528:	40010000 	.word	0x40010000

0800052c <P_VGA_InitINT>:
//--------------------------------------------------------------
// internal Function
// init Interrupts
//--------------------------------------------------------------
void P_VGA_InitINT(void)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	b082      	sub	sp, #8
 8000530:	af00      	add	r7, sp, #0
  // init from DMA Interrupt
  // for TransferComplete Interrupt
  // DMA2, Stream5, Channel6
  //---------------------------------------------

  DMA_ITConfig(DMA2_Stream5, DMA_IT_TC, ENABLE);
 8000532:	2201      	movs	r2, #1
 8000534:	2110      	movs	r1, #16
 8000536:	4812      	ldr	r0, [pc, #72]	; (8000580 <P_VGA_InitINT+0x54>)
 8000538:	f000 fa38 	bl	80009ac <DMA_ITConfig>

  // NVIC config
  NVIC_InitStructure.NVIC_IRQChannel = DMA2_Stream5_IRQn;
 800053c:	2344      	movs	r3, #68	; 0x44
 800053e:	713b      	strb	r3, [r7, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8000540:	2300      	movs	r3, #0
 8000542:	717b      	strb	r3, [r7, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8000544:	2300      	movs	r3, #0
 8000546:	71bb      	strb	r3, [r7, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000548:	2301      	movs	r3, #1
 800054a:	71fb      	strb	r3, [r7, #7]
  NVIC_Init(&NVIC_InitStructure);
 800054c:	1d3b      	adds	r3, r7, #4
 800054e:	4618      	mov	r0, r3
 8000550:	f7ff fe44 	bl	80001dc <NVIC_Init>
  // init of Timer2 Interrupt
  // for HSync-Counter using Update
  // for DMA Trigger START using CH3
  //---------------------------------------------

  TIM_ITConfig(TIM2,TIM_IT_CC3,ENABLE);
 8000554:	2201      	movs	r2, #1
 8000556:	2108      	movs	r1, #8
 8000558:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800055c:	f000 fdf2 	bl	8001144 <TIM_ITConfig>

  // NVIC config
  NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn;
 8000560:	231c      	movs	r3, #28
 8000562:	713b      	strb	r3, [r7, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8000564:	2300      	movs	r3, #0
 8000566:	717b      	strb	r3, [r7, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8000568:	2300      	movs	r3, #0
 800056a:	71bb      	strb	r3, [r7, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800056c:	2301      	movs	r3, #1
 800056e:	71fb      	strb	r3, [r7, #7]
  NVIC_Init(&NVIC_InitStructure);
 8000570:	1d3b      	adds	r3, r7, #4
 8000572:	4618      	mov	r0, r3
 8000574:	f7ff fe32 	bl	80001dc <NVIC_Init>
}
 8000578:	bf00      	nop
 800057a:	3708      	adds	r7, #8
 800057c:	46bd      	mov	sp, r7
 800057e:	bd80      	pop	{r7, pc}
 8000580:	40026488 	.word	0x40026488

08000584 <P_VGA_InitDMA>:
//--------------------------------------------------------------
// internal Function
// init DMA
//--------------------------------------------------------------
void P_VGA_InitDMA(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b090      	sub	sp, #64	; 0x40
 8000588:	af00      	add	r7, sp, #0
  // (look at page 217 of the Ref Manual)
  // DMA=2, Channel=6, Stream=5
  //---------------------------------------------

  // Clock Enable (DMA)
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA2, ENABLE);
 800058a:	2101      	movs	r1, #1
 800058c:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8000590:	f000 fba4 	bl	8000cdc <RCC_AHB1PeriphClockCmd>

  // DMA init (DMA2, Channel6, Stream5)
  DMA_Cmd(DMA2_Stream5, DISABLE);
 8000594:	2100      	movs	r1, #0
 8000596:	481b      	ldr	r0, [pc, #108]	; (8000604 <P_VGA_InitDMA+0x80>)
 8000598:	f000 f9ec 	bl	8000974 <DMA_Cmd>
  DMA_DeInit(DMA2_Stream5);
 800059c:	4819      	ldr	r0, [pc, #100]	; (8000604 <P_VGA_InitDMA+0x80>)
 800059e:	f000 f8bd 	bl	800071c <DMA_DeInit>
  DMA_InitStructure.DMA_Channel = DMA_Channel_6;
 80005a2:	f04f 6340 	mov.w	r3, #201326592	; 0xc000000
 80005a6:	607b      	str	r3, [r7, #4]
  DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)VGA_GPIOE_ODR_ADDRESS;
 80005a8:	4b17      	ldr	r3, [pc, #92]	; (8000608 <P_VGA_InitDMA+0x84>)
 80005aa:	60bb      	str	r3, [r7, #8]
  DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)&VGA_RAM1;
 80005ac:	4b17      	ldr	r3, [pc, #92]	; (800060c <P_VGA_InitDMA+0x88>)
 80005ae:	60fb      	str	r3, [r7, #12]
  DMA_InitStructure.DMA_DIR = DMA_DIR_MemoryToPeripheral;
 80005b0:	2340      	movs	r3, #64	; 0x40
 80005b2:	613b      	str	r3, [r7, #16]
  DMA_InitStructure.DMA_BufferSize = VGA_DISPLAY_X+1;
 80005b4:	f240 1341 	movw	r3, #321	; 0x141
 80005b8:	617b      	str	r3, [r7, #20]
  DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 80005ba:	2300      	movs	r3, #0
 80005bc:	61bb      	str	r3, [r7, #24]
  DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 80005be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80005c2:	61fb      	str	r3, [r7, #28]
  DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 80005c4:	2300      	movs	r3, #0
 80005c6:	623b      	str	r3, [r7, #32]
  DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 80005c8:	2300      	movs	r3, #0
 80005ca:	627b      	str	r3, [r7, #36]	; 0x24
  DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 80005cc:	2300      	movs	r3, #0
 80005ce:	62bb      	str	r3, [r7, #40]	; 0x28
  DMA_InitStructure.DMA_Priority = DMA_Priority_VeryHigh;
 80005d0:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 80005d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Disable;
 80005d6:	2300      	movs	r3, #0
 80005d8:	633b      	str	r3, [r7, #48]	; 0x30
  DMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_HalfFull;
 80005da:	2301      	movs	r3, #1
 80005dc:	637b      	str	r3, [r7, #52]	; 0x34
  DMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 80005de:	2300      	movs	r3, #0
 80005e0:	63bb      	str	r3, [r7, #56]	; 0x38
  DMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 80005e2:	2300      	movs	r3, #0
 80005e4:	63fb      	str	r3, [r7, #60]	; 0x3c
  DMA_Init(DMA2_Stream5, &DMA_InitStructure);
 80005e6:	1d3b      	adds	r3, r7, #4
 80005e8:	4619      	mov	r1, r3
 80005ea:	4806      	ldr	r0, [pc, #24]	; (8000604 <P_VGA_InitDMA+0x80>)
 80005ec:	f000 f96a 	bl	80008c4 <DMA_Init>

  // DMA-Timer1 enable
  TIM_DMACmd(TIM1,TIM_DMA_Update,ENABLE);
 80005f0:	2201      	movs	r2, #1
 80005f2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005f6:	4806      	ldr	r0, [pc, #24]	; (8000610 <P_VGA_InitDMA+0x8c>)
 80005f8:	f000 fdd9 	bl	80011ae <TIM_DMACmd>
}
 80005fc:	bf00      	nop
 80005fe:	3740      	adds	r7, #64	; 0x40
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}
 8000604:	40026488 	.word	0x40026488
 8000608:	40021015 	.word	0x40021015
 800060c:	20000028 	.word	0x20000028
 8000610:	40010000 	.word	0x40010000

08000614 <TIM2_IRQHandler>:
//
//   CC3-Interrupt    -> starts from DMA
// Watch it.. higher troughput when interrupt flag is left alone
//--------------------------------------------------------------
void TIM2_IRQHandler(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	af00      	add	r7, sp, #0

  // Interrupt of Timer2 CH3 occurred (for Trigger start)
  TIM_ClearITPendingBit(TIM2, TIM_IT_CC3);
 8000618:	2108      	movs	r1, #8
 800061a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800061e:	f000 fdb5 	bl	800118c <TIM_ClearITPendingBit>
//  NVIC->ISPR[0] = 0x10000000;
//  NVIC->ICPR[0] = 0x10000000;
//  TIM2->SR = (uint16_t)~((uint16_t)0x0008);


  VGA.hsync_cnt++;
 8000622:	4b26      	ldr	r3, [pc, #152]	; (80006bc <TIM2_IRQHandler+0xa8>)
 8000624:	881b      	ldrh	r3, [r3, #0]
 8000626:	3301      	adds	r3, #1
 8000628:	b29a      	uxth	r2, r3
 800062a:	4b24      	ldr	r3, [pc, #144]	; (80006bc <TIM2_IRQHandler+0xa8>)
 800062c:	801a      	strh	r2, [r3, #0]
  if(VGA.hsync_cnt>=VGA_VSYNC_PERIODE) {
 800062e:	4b23      	ldr	r3, [pc, #140]	; (80006bc <TIM2_IRQHandler+0xa8>)
 8000630:	881b      	ldrh	r3, [r3, #0]
 8000632:	f5b3 7f03 	cmp.w	r3, #524	; 0x20c
 8000636:	d905      	bls.n	8000644 <TIM2_IRQHandler+0x30>
    // -----------
    VGA.hsync_cnt=0;
 8000638:	4b20      	ldr	r3, [pc, #128]	; (80006bc <TIM2_IRQHandler+0xa8>)
 800063a:	2200      	movs	r2, #0
 800063c:	801a      	strh	r2, [r3, #0]
    // Adresspointer first dot
    VGA.start_adr=(uint32_t)(&VGA_RAM1[0]);
 800063e:	4a20      	ldr	r2, [pc, #128]	; (80006c0 <TIM2_IRQHandler+0xac>)
 8000640:	4b1e      	ldr	r3, [pc, #120]	; (80006bc <TIM2_IRQHandler+0xa8>)
 8000642:	605a      	str	r2, [r3, #4]
  }

  // HSync-Pixel
  if(VGA.hsync_cnt<VGA_VSYNC_IMP) {
 8000644:	4b1d      	ldr	r3, [pc, #116]	; (80006bc <TIM2_IRQHandler+0xa8>)
 8000646:	881b      	ldrh	r3, [r3, #0]
 8000648:	2b01      	cmp	r3, #1
 800064a:	d804      	bhi.n	8000656 <TIM2_IRQHandler+0x42>
    // HSync low
    GPIOB->BSRRH = GPIO_Pin_12;
 800064c:	4b1d      	ldr	r3, [pc, #116]	; (80006c4 <TIM2_IRQHandler+0xb0>)
 800064e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000652:	835a      	strh	r2, [r3, #26]
 8000654:	e003      	b.n	800065e <TIM2_IRQHandler+0x4a>
  }
  else {
    // HSync High
    GPIOB->BSRRL = GPIO_Pin_12;
 8000656:	4b1b      	ldr	r3, [pc, #108]	; (80006c4 <TIM2_IRQHandler+0xb0>)
 8000658:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800065c:	831a      	strh	r2, [r3, #24]
  }

  // Test for DMA start
  if((VGA.hsync_cnt>=VGA_VSYNC_BILD_START) && (VGA.hsync_cnt<=VGA_VSYNC_BILD_STOP)) {
 800065e:	4b17      	ldr	r3, [pc, #92]	; (80006bc <TIM2_IRQHandler+0xa8>)
 8000660:	881b      	ldrh	r3, [r3, #0]
 8000662:	2b23      	cmp	r3, #35	; 0x23
 8000664:	d927      	bls.n	80006b6 <TIM2_IRQHandler+0xa2>
 8000666:	4b15      	ldr	r3, [pc, #84]	; (80006bc <TIM2_IRQHandler+0xa8>)
 8000668:	881b      	ldrh	r3, [r3, #0]
 800066a:	f240 2202 	movw	r2, #514	; 0x202
 800066e:	4293      	cmp	r3, r2
 8000670:	d821      	bhi.n	80006b6 <TIM2_IRQHandler+0xa2>
    // DMA2 init
	DMA2_Stream5->CR=VGA.dma2_cr_reg;
 8000672:	4a15      	ldr	r2, [pc, #84]	; (80006c8 <TIM2_IRQHandler+0xb4>)
 8000674:	4b11      	ldr	r3, [pc, #68]	; (80006bc <TIM2_IRQHandler+0xa8>)
 8000676:	689b      	ldr	r3, [r3, #8]
 8000678:	6013      	str	r3, [r2, #0]
    // set address
    DMA2_Stream5->M0AR=VGA.start_adr;
 800067a:	4a13      	ldr	r2, [pc, #76]	; (80006c8 <TIM2_IRQHandler+0xb4>)
 800067c:	4b0f      	ldr	r3, [pc, #60]	; (80006bc <TIM2_IRQHandler+0xa8>)
 800067e:	685b      	ldr	r3, [r3, #4]
 8000680:	60d3      	str	r3, [r2, #12]
    // Timer1 start
    TIM1->CR1|=TIM_CR1_CEN;
 8000682:	4b12      	ldr	r3, [pc, #72]	; (80006cc <TIM2_IRQHandler+0xb8>)
 8000684:	881b      	ldrh	r3, [r3, #0]
 8000686:	b29b      	uxth	r3, r3
 8000688:	4a10      	ldr	r2, [pc, #64]	; (80006cc <TIM2_IRQHandler+0xb8>)
 800068a:	f043 0301 	orr.w	r3, r3, #1
 800068e:	b29b      	uxth	r3, r3
 8000690:	8013      	strh	r3, [r2, #0]
    // DMA2 enable
    DMA2_Stream5->CR|=DMA_SxCR_EN;
 8000692:	4b0d      	ldr	r3, [pc, #52]	; (80006c8 <TIM2_IRQHandler+0xb4>)
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	4a0c      	ldr	r2, [pc, #48]	; (80006c8 <TIM2_IRQHandler+0xb4>)
 8000698:	f043 0301 	orr.w	r3, r3, #1
 800069c:	6013      	str	r3, [r2, #0]

    // Test Adrespointer for high
    if((VGA.hsync_cnt & 0x01)!=0) {
 800069e:	4b07      	ldr	r3, [pc, #28]	; (80006bc <TIM2_IRQHandler+0xa8>)
 80006a0:	881b      	ldrh	r3, [r3, #0]
 80006a2:	f003 0301 	and.w	r3, r3, #1
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d005      	beq.n	80006b6 <TIM2_IRQHandler+0xa2>
      // inc after Hsync
      VGA.start_adr+=(VGA_DISPLAY_X+1);
 80006aa:	4b04      	ldr	r3, [pc, #16]	; (80006bc <TIM2_IRQHandler+0xa8>)
 80006ac:	685b      	ldr	r3, [r3, #4]
 80006ae:	f203 1341 	addw	r3, r3, #321	; 0x141
 80006b2:	4a02      	ldr	r2, [pc, #8]	; (80006bc <TIM2_IRQHandler+0xa8>)
 80006b4:	6053      	str	r3, [r2, #4]
    }
  }

}
 80006b6:	bf00      	nop
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	2000001c 	.word	0x2000001c
 80006c0:	20000028 	.word	0x20000028
 80006c4:	40020400 	.word	0x40020400
 80006c8:	40026488 	.word	0x40026488
 80006cc:	40010000 	.word	0x40010000

080006d0 <DMA2_Stream5_IRQHandler>:
//   after TransferCompleteInterrupt -> stop DMA
//
// still a bit buggy
//--------------------------------------------------------------
void DMA2_Stream5_IRQHandler(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	af00      	add	r7, sp, #0
  if(DMA_GetITStatus(DMA2_Stream5, DMA_IT_TCIF5))
 80006d4:	490d      	ldr	r1, [pc, #52]	; (800070c <DMA2_Stream5_IRQHandler+0x3c>)
 80006d6:	480e      	ldr	r0, [pc, #56]	; (8000710 <DMA2_Stream5_IRQHandler+0x40>)
 80006d8:	f000 f9a2 	bl	8000a20 <DMA_GetITStatus>
 80006dc:	4603      	mov	r3, r0
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d012      	beq.n	8000708 <DMA2_Stream5_IRQHandler+0x38>
  {
    // TransferInterruptComplete Interrupt from DMA2
    DMA_ClearITPendingBit(DMA2_Stream5, DMA_IT_TCIF5);
 80006e2:	490a      	ldr	r1, [pc, #40]	; (800070c <DMA2_Stream5_IRQHandler+0x3c>)
 80006e4:	480a      	ldr	r0, [pc, #40]	; (8000710 <DMA2_Stream5_IRQHandler+0x40>)
 80006e6:	f000 f9f3 	bl	8000ad0 <DMA_ClearITPendingBit>
//    DMA2->HISR = 0x440;
//    DMA2->HISR = (uint32_t)(((uint32_t)0x20008800) & (uint32_t)0x0F7D0F7D );
    // stop after all pixels => DMA Transfer stop

    // Timer1 stop
    TIM1->CR1&=~TIM_CR1_CEN;
 80006ea:	4b0a      	ldr	r3, [pc, #40]	; (8000714 <DMA2_Stream5_IRQHandler+0x44>)
 80006ec:	881b      	ldrh	r3, [r3, #0]
 80006ee:	b29b      	uxth	r3, r3
 80006f0:	4a08      	ldr	r2, [pc, #32]	; (8000714 <DMA2_Stream5_IRQHandler+0x44>)
 80006f2:	f023 0301 	bic.w	r3, r3, #1
 80006f6:	b29b      	uxth	r3, r3
 80006f8:	8013      	strh	r3, [r2, #0]
    // DMA2 disable
    DMA2_Stream5->CR=0;
 80006fa:	4b05      	ldr	r3, [pc, #20]	; (8000710 <DMA2_Stream5_IRQHandler+0x40>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	601a      	str	r2, [r3, #0]
    // switch on black
    GPIOE->BSRRH = VGA_GPIO_HINIBBLE;
 8000700:	4b05      	ldr	r3, [pc, #20]	; (8000718 <DMA2_Stream5_IRQHandler+0x48>)
 8000702:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 8000706:	835a      	strh	r2, [r3, #26]
  }
}
 8000708:	bf00      	nop
 800070a:	bd80      	pop	{r7, pc}
 800070c:	20008800 	.word	0x20008800
 8000710:	40026488 	.word	0x40026488
 8000714:	40010000 	.word	0x40010000
 8000718:	40021000 	.word	0x40021000

0800071c <DMA_DeInit>:
  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
  *         to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_DeInit(DMA_Stream_TypeDef* DMAy_Streamx)
{
 800071c:	b480      	push	{r7}
 800071e:	b083      	sub	sp, #12
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  /* Disable the selected DMAy Streamx */
  DMAy_Streamx->CR &= ~((uint32_t)DMA_SxCR_EN);
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	f023 0201 	bic.w	r2, r3, #1
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	601a      	str	r2, [r3, #0]

  /* Reset DMAy Streamx control register */
  DMAy_Streamx->CR  = 0;
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	2200      	movs	r2, #0
 8000734:	601a      	str	r2, [r3, #0]
  
  /* Reset DMAy Streamx Number of Data to Transfer register */
  DMAy_Streamx->NDTR = 0;
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	2200      	movs	r2, #0
 800073a:	605a      	str	r2, [r3, #4]
  
  /* Reset DMAy Streamx peripheral address register */
  DMAy_Streamx->PAR  = 0;
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	2200      	movs	r2, #0
 8000740:	609a      	str	r2, [r3, #8]
  
  /* Reset DMAy Streamx memory 0 address register */
  DMAy_Streamx->M0AR = 0;
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	2200      	movs	r2, #0
 8000746:	60da      	str	r2, [r3, #12]

  /* Reset DMAy Streamx memory 1 address register */
  DMAy_Streamx->M1AR = 0;
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	2200      	movs	r2, #0
 800074c:	611a      	str	r2, [r3, #16]

  /* Reset DMAy Streamx FIFO control register */
  DMAy_Streamx->FCR = (uint32_t)0x00000021; 
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	2221      	movs	r2, #33	; 0x21
 8000752:	615a      	str	r2, [r3, #20]

  /* Reset interrupt pending bits for the selected stream */
  if (DMAy_Streamx == DMA1_Stream0)
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	4a46      	ldr	r2, [pc, #280]	; (8000870 <DMA_DeInit+0x154>)
 8000758:	4293      	cmp	r3, r2
 800075a:	d103      	bne.n	8000764 <DMA_DeInit+0x48>
  {
    /* Reset interrupt pending bits for DMA1 Stream0 */
    DMA1->LIFCR = DMA_Stream0_IT_MASK;
 800075c:	4b45      	ldr	r3, [pc, #276]	; (8000874 <DMA_DeInit+0x158>)
 800075e:	223d      	movs	r2, #61	; 0x3d
 8000760:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8000762:	e07e      	b.n	8000862 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream1)
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	4a44      	ldr	r2, [pc, #272]	; (8000878 <DMA_DeInit+0x15c>)
 8000768:	4293      	cmp	r3, r2
 800076a:	d104      	bne.n	8000776 <DMA_DeInit+0x5a>
    DMA1->LIFCR = DMA_Stream1_IT_MASK;
 800076c:	4b41      	ldr	r3, [pc, #260]	; (8000874 <DMA_DeInit+0x158>)
 800076e:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 8000772:	609a      	str	r2, [r3, #8]
}
 8000774:	e075      	b.n	8000862 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream2)
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	4a40      	ldr	r2, [pc, #256]	; (800087c <DMA_DeInit+0x160>)
 800077a:	4293      	cmp	r3, r2
 800077c:	d104      	bne.n	8000788 <DMA_DeInit+0x6c>
    DMA1->LIFCR = DMA_Stream2_IT_MASK;
 800077e:	4b3d      	ldr	r3, [pc, #244]	; (8000874 <DMA_DeInit+0x158>)
 8000780:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 8000784:	609a      	str	r2, [r3, #8]
}
 8000786:	e06c      	b.n	8000862 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream3)
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	4a3d      	ldr	r2, [pc, #244]	; (8000880 <DMA_DeInit+0x164>)
 800078c:	4293      	cmp	r3, r2
 800078e:	d104      	bne.n	800079a <DMA_DeInit+0x7e>
    DMA1->LIFCR = DMA_Stream3_IT_MASK;
 8000790:	4b38      	ldr	r3, [pc, #224]	; (8000874 <DMA_DeInit+0x158>)
 8000792:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 8000796:	609a      	str	r2, [r3, #8]
}
 8000798:	e063      	b.n	8000862 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream4)
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	4a39      	ldr	r2, [pc, #228]	; (8000884 <DMA_DeInit+0x168>)
 800079e:	4293      	cmp	r3, r2
 80007a0:	d103      	bne.n	80007aa <DMA_DeInit+0x8e>
    DMA1->HIFCR = DMA_Stream4_IT_MASK;
 80007a2:	4b34      	ldr	r3, [pc, #208]	; (8000874 <DMA_DeInit+0x158>)
 80007a4:	4a38      	ldr	r2, [pc, #224]	; (8000888 <DMA_DeInit+0x16c>)
 80007a6:	60da      	str	r2, [r3, #12]
}
 80007a8:	e05b      	b.n	8000862 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream5)
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	4a37      	ldr	r2, [pc, #220]	; (800088c <DMA_DeInit+0x170>)
 80007ae:	4293      	cmp	r3, r2
 80007b0:	d103      	bne.n	80007ba <DMA_DeInit+0x9e>
    DMA1->HIFCR = DMA_Stream5_IT_MASK;
 80007b2:	4b30      	ldr	r3, [pc, #192]	; (8000874 <DMA_DeInit+0x158>)
 80007b4:	4a36      	ldr	r2, [pc, #216]	; (8000890 <DMA_DeInit+0x174>)
 80007b6:	60da      	str	r2, [r3, #12]
}
 80007b8:	e053      	b.n	8000862 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream6)
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	4a35      	ldr	r2, [pc, #212]	; (8000894 <DMA_DeInit+0x178>)
 80007be:	4293      	cmp	r3, r2
 80007c0:	d103      	bne.n	80007ca <DMA_DeInit+0xae>
    DMA1->HIFCR = (uint32_t)DMA_Stream6_IT_MASK;
 80007c2:	4b2c      	ldr	r3, [pc, #176]	; (8000874 <DMA_DeInit+0x158>)
 80007c4:	4a34      	ldr	r2, [pc, #208]	; (8000898 <DMA_DeInit+0x17c>)
 80007c6:	60da      	str	r2, [r3, #12]
}
 80007c8:	e04b      	b.n	8000862 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream7)
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	4a33      	ldr	r2, [pc, #204]	; (800089c <DMA_DeInit+0x180>)
 80007ce:	4293      	cmp	r3, r2
 80007d0:	d104      	bne.n	80007dc <DMA_DeInit+0xc0>
    DMA1->HIFCR = DMA_Stream7_IT_MASK;
 80007d2:	4b28      	ldr	r3, [pc, #160]	; (8000874 <DMA_DeInit+0x158>)
 80007d4:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 80007d8:	60da      	str	r2, [r3, #12]
}
 80007da:	e042      	b.n	8000862 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream0)
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	4a30      	ldr	r2, [pc, #192]	; (80008a0 <DMA_DeInit+0x184>)
 80007e0:	4293      	cmp	r3, r2
 80007e2:	d103      	bne.n	80007ec <DMA_DeInit+0xd0>
    DMA2->LIFCR = DMA_Stream0_IT_MASK;
 80007e4:	4b2f      	ldr	r3, [pc, #188]	; (80008a4 <DMA_DeInit+0x188>)
 80007e6:	223d      	movs	r2, #61	; 0x3d
 80007e8:	609a      	str	r2, [r3, #8]
}
 80007ea:	e03a      	b.n	8000862 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream1)
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	4a2e      	ldr	r2, [pc, #184]	; (80008a8 <DMA_DeInit+0x18c>)
 80007f0:	4293      	cmp	r3, r2
 80007f2:	d104      	bne.n	80007fe <DMA_DeInit+0xe2>
    DMA2->LIFCR = DMA_Stream1_IT_MASK;
 80007f4:	4b2b      	ldr	r3, [pc, #172]	; (80008a4 <DMA_DeInit+0x188>)
 80007f6:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 80007fa:	609a      	str	r2, [r3, #8]
}
 80007fc:	e031      	b.n	8000862 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream2)
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	4a2a      	ldr	r2, [pc, #168]	; (80008ac <DMA_DeInit+0x190>)
 8000802:	4293      	cmp	r3, r2
 8000804:	d104      	bne.n	8000810 <DMA_DeInit+0xf4>
    DMA2->LIFCR = DMA_Stream2_IT_MASK;
 8000806:	4b27      	ldr	r3, [pc, #156]	; (80008a4 <DMA_DeInit+0x188>)
 8000808:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 800080c:	609a      	str	r2, [r3, #8]
}
 800080e:	e028      	b.n	8000862 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream3)
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	4a27      	ldr	r2, [pc, #156]	; (80008b0 <DMA_DeInit+0x194>)
 8000814:	4293      	cmp	r3, r2
 8000816:	d104      	bne.n	8000822 <DMA_DeInit+0x106>
    DMA2->LIFCR = DMA_Stream3_IT_MASK;
 8000818:	4b22      	ldr	r3, [pc, #136]	; (80008a4 <DMA_DeInit+0x188>)
 800081a:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 800081e:	609a      	str	r2, [r3, #8]
}
 8000820:	e01f      	b.n	8000862 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream4)
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	4a23      	ldr	r2, [pc, #140]	; (80008b4 <DMA_DeInit+0x198>)
 8000826:	4293      	cmp	r3, r2
 8000828:	d103      	bne.n	8000832 <DMA_DeInit+0x116>
    DMA2->HIFCR = DMA_Stream4_IT_MASK;
 800082a:	4b1e      	ldr	r3, [pc, #120]	; (80008a4 <DMA_DeInit+0x188>)
 800082c:	4a16      	ldr	r2, [pc, #88]	; (8000888 <DMA_DeInit+0x16c>)
 800082e:	60da      	str	r2, [r3, #12]
}
 8000830:	e017      	b.n	8000862 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream5)
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	4a20      	ldr	r2, [pc, #128]	; (80008b8 <DMA_DeInit+0x19c>)
 8000836:	4293      	cmp	r3, r2
 8000838:	d103      	bne.n	8000842 <DMA_DeInit+0x126>
    DMA2->HIFCR = DMA_Stream5_IT_MASK;
 800083a:	4b1a      	ldr	r3, [pc, #104]	; (80008a4 <DMA_DeInit+0x188>)
 800083c:	4a14      	ldr	r2, [pc, #80]	; (8000890 <DMA_DeInit+0x174>)
 800083e:	60da      	str	r2, [r3, #12]
}
 8000840:	e00f      	b.n	8000862 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream6)
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	4a1d      	ldr	r2, [pc, #116]	; (80008bc <DMA_DeInit+0x1a0>)
 8000846:	4293      	cmp	r3, r2
 8000848:	d103      	bne.n	8000852 <DMA_DeInit+0x136>
    DMA2->HIFCR = DMA_Stream6_IT_MASK;
 800084a:	4b16      	ldr	r3, [pc, #88]	; (80008a4 <DMA_DeInit+0x188>)
 800084c:	4a12      	ldr	r2, [pc, #72]	; (8000898 <DMA_DeInit+0x17c>)
 800084e:	60da      	str	r2, [r3, #12]
}
 8000850:	e007      	b.n	8000862 <DMA_DeInit+0x146>
    if (DMAy_Streamx == DMA2_Stream7)
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	4a1a      	ldr	r2, [pc, #104]	; (80008c0 <DMA_DeInit+0x1a4>)
 8000856:	4293      	cmp	r3, r2
 8000858:	d103      	bne.n	8000862 <DMA_DeInit+0x146>
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
 800085a:	4b12      	ldr	r3, [pc, #72]	; (80008a4 <DMA_DeInit+0x188>)
 800085c:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 8000860:	60da      	str	r2, [r3, #12]
}
 8000862:	bf00      	nop
 8000864:	370c      	adds	r7, #12
 8000866:	46bd      	mov	sp, r7
 8000868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086c:	4770      	bx	lr
 800086e:	bf00      	nop
 8000870:	40026010 	.word	0x40026010
 8000874:	40026000 	.word	0x40026000
 8000878:	40026028 	.word	0x40026028
 800087c:	40026040 	.word	0x40026040
 8000880:	40026058 	.word	0x40026058
 8000884:	40026070 	.word	0x40026070
 8000888:	2000003d 	.word	0x2000003d
 800088c:	40026088 	.word	0x40026088
 8000890:	20000f40 	.word	0x20000f40
 8000894:	400260a0 	.word	0x400260a0
 8000898:	203d0000 	.word	0x203d0000
 800089c:	400260b8 	.word	0x400260b8
 80008a0:	40026410 	.word	0x40026410
 80008a4:	40026400 	.word	0x40026400
 80008a8:	40026428 	.word	0x40026428
 80008ac:	40026440 	.word	0x40026440
 80008b0:	40026458 	.word	0x40026458
 80008b4:	40026470 	.word	0x40026470
 80008b8:	40026488 	.word	0x40026488
 80008bc:	400264a0 	.word	0x400264a0
 80008c0:	400264b8 	.word	0x400264b8

080008c4 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 80008c4:	b480      	push	{r7}
 80008c6:	b085      	sub	sp, #20
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
 80008cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80008ce:	2300      	movs	r3, #0
 80008d0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80008d8:	68fa      	ldr	r2, [r7, #12]
 80008da:	4b25      	ldr	r3, [pc, #148]	; (8000970 <DMA_Init+0xac>)
 80008dc:	4013      	ands	r3, r2
 80008de:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80008e0:	683b      	ldr	r3, [r7, #0]
 80008e2:	681a      	ldr	r2, [r3, #0]
 80008e4:	683b      	ldr	r3, [r7, #0]
 80008e6:	68db      	ldr	r3, [r3, #12]
 80008e8:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80008ea:	683b      	ldr	r3, [r7, #0]
 80008ec:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80008ee:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80008f0:	683b      	ldr	r3, [r7, #0]
 80008f2:	699b      	ldr	r3, [r3, #24]
 80008f4:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80008f6:	683b      	ldr	r3, [r7, #0]
 80008f8:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80008fa:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80008fc:	683b      	ldr	r3, [r7, #0]
 80008fe:	6a1b      	ldr	r3, [r3, #32]
 8000900:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000902:	683b      	ldr	r3, [r7, #0]
 8000904:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000906:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000908:	683b      	ldr	r3, [r7, #0]
 800090a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800090c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 800090e:	683b      	ldr	r3, [r7, #0]
 8000910:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000912:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000914:	683b      	ldr	r3, [r7, #0]
 8000916:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000918:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800091a:	68fa      	ldr	r2, [r7, #12]
 800091c:	4313      	orrs	r3, r2
 800091e:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	68fa      	ldr	r2, [r7, #12]
 8000924:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	695b      	ldr	r3, [r3, #20]
 800092a:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800092c:	68fb      	ldr	r3, [r7, #12]
 800092e:	f023 0307 	bic.w	r3, r3, #7
 8000932:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8000934:	683b      	ldr	r3, [r7, #0]
 8000936:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000938:	683b      	ldr	r3, [r7, #0]
 800093a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800093c:	4313      	orrs	r3, r2
 800093e:	68fa      	ldr	r2, [r7, #12]
 8000940:	4313      	orrs	r3, r2
 8000942:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	68fa      	ldr	r2, [r7, #12]
 8000948:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 800094a:	683b      	ldr	r3, [r7, #0]
 800094c:	691a      	ldr	r2, [r3, #16]
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8000952:	683b      	ldr	r3, [r7, #0]
 8000954:	685a      	ldr	r2, [r3, #4]
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 800095a:	683b      	ldr	r3, [r7, #0]
 800095c:	689a      	ldr	r2, [r3, #8]
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	60da      	str	r2, [r3, #12]
}
 8000962:	bf00      	nop
 8000964:	3714      	adds	r7, #20
 8000966:	46bd      	mov	sp, r7
 8000968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096c:	4770      	bx	lr
 800096e:	bf00      	nop
 8000970:	f01c803f 	.word	0xf01c803f

08000974 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 8000974:	b480      	push	{r7}
 8000976:	b083      	sub	sp, #12
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
 800097c:	460b      	mov	r3, r1
 800097e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000980:	78fb      	ldrb	r3, [r7, #3]
 8000982:	2b00      	cmp	r3, #0
 8000984:	d006      	beq.n	8000994 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	f043 0201 	orr.w	r2, r3, #1
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 8000992:	e005      	b.n	80009a0 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	f023 0201 	bic.w	r2, r3, #1
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	601a      	str	r2, [r3, #0]
}
 80009a0:	bf00      	nop
 80009a2:	370c      	adds	r7, #12
 80009a4:	46bd      	mov	sp, r7
 80009a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009aa:	4770      	bx	lr

080009ac <DMA_ITConfig>:
  * @param  NewState: new state of the specified DMA interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_ITConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState)
{
 80009ac:	b480      	push	{r7}
 80009ae:	b085      	sub	sp, #20
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	60f8      	str	r0, [r7, #12]
 80009b4:	60b9      	str	r1, [r7, #8]
 80009b6:	4613      	mov	r3, r2
 80009b8:	71fb      	strb	r3, [r7, #7]
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Check if the DMA_IT parameter contains a FIFO interrupt */
  if ((DMA_IT & DMA_IT_FE) != 0)
 80009ba:	68bb      	ldr	r3, [r7, #8]
 80009bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d00f      	beq.n	80009e4 <DMA_ITConfig+0x38>
  {
    if (NewState != DISABLE)
 80009c4:	79fb      	ldrb	r3, [r7, #7]
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d006      	beq.n	80009d8 <DMA_ITConfig+0x2c>
    {
      /* Enable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 80009ca:	68fb      	ldr	r3, [r7, #12]
 80009cc:	695b      	ldr	r3, [r3, #20]
 80009ce:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80009d2:	68fb      	ldr	r3, [r7, #12]
 80009d4:	615a      	str	r2, [r3, #20]
 80009d6:	e005      	b.n	80009e4 <DMA_ITConfig+0x38>
    }    
    else 
    {
      /* Disable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	695b      	ldr	r3, [r3, #20]
 80009dc:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80009e0:	68fb      	ldr	r3, [r7, #12]
 80009e2:	615a      	str	r2, [r3, #20]
    }
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
 80009e4:	68bb      	ldr	r3, [r7, #8]
 80009e6:	2b80      	cmp	r3, #128	; 0x80
 80009e8:	d014      	beq.n	8000a14 <DMA_ITConfig+0x68>
  {
    if (NewState != DISABLE)
 80009ea:	79fb      	ldrb	r3, [r7, #7]
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d008      	beq.n	8000a02 <DMA_ITConfig+0x56>
    {
      /* Enable the selected DMA transfer interrupts */
      DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	681a      	ldr	r2, [r3, #0]
 80009f4:	68bb      	ldr	r3, [r7, #8]
 80009f6:	f003 031e 	and.w	r3, r3, #30
 80009fa:	431a      	orrs	r2, r3
 80009fc:	68fb      	ldr	r3, [r7, #12]
 80009fe:	601a      	str	r2, [r3, #0]
    {
      /* Disable the selected DMA transfer interrupts */
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
    }    
  }
}
 8000a00:	e008      	b.n	8000a14 <DMA_ITConfig+0x68>
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
 8000a02:	68fb      	ldr	r3, [r7, #12]
 8000a04:	681a      	ldr	r2, [r3, #0]
 8000a06:	68bb      	ldr	r3, [r7, #8]
 8000a08:	f003 031e 	and.w	r3, r3, #30
 8000a0c:	43db      	mvns	r3, r3
 8000a0e:	401a      	ands	r2, r3
 8000a10:	68fb      	ldr	r3, [r7, #12]
 8000a12:	601a      	str	r2, [r3, #0]
}
 8000a14:	bf00      	nop
 8000a16:	3714      	adds	r7, #20
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1e:	4770      	bx	lr

08000a20 <DMA_GetITStatus>:
  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_IT (SET or RESET).
  */
ITStatus DMA_GetITStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
{
 8000a20:	b480      	push	{r7}
 8000a22:	b087      	sub	sp, #28
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
 8000a28:	6039      	str	r1, [r7, #0]
  ITStatus bitstatus = RESET;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0, enablestatus = 0;
 8000a2e:	2300      	movs	r3, #0
 8000a30:	60fb      	str	r3, [r7, #12]
 8000a32:	2300      	movs	r3, #0
 8000a34:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_IT(DMA_IT));
 
  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	4a22      	ldr	r2, [pc, #136]	; (8000ac4 <DMA_GetITStatus+0xa4>)
 8000a3a:	4293      	cmp	r3, r2
 8000a3c:	d802      	bhi.n	8000a44 <DMA_GetITStatus+0x24>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8000a3e:	4b22      	ldr	r3, [pc, #136]	; (8000ac8 <DMA_GetITStatus+0xa8>)
 8000a40:	613b      	str	r3, [r7, #16]
 8000a42:	e001      	b.n	8000a48 <DMA_GetITStatus+0x28>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000a44:	4b21      	ldr	r3, [pc, #132]	; (8000acc <DMA_GetITStatus+0xac>)
 8000a46:	613b      	str	r3, [r7, #16]
  }

  /* Check if the interrupt enable bit is in the CR or FCR register */
  if ((DMA_IT & TRANSFER_IT_MASK) != (uint32_t)RESET)
 8000a48:	683b      	ldr	r3, [r7, #0]
 8000a4a:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000a4e:	f023 13c3 	bic.w	r3, r3, #12779715	; 0xc300c3
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d00a      	beq.n	8000a6c <DMA_GetITStatus+0x4c>
  {
    /* Get the interrupt enable position mask in CR register */
    tmpreg = (uint32_t)((DMA_IT >> 11) & TRANSFER_IT_ENABLE_MASK);   
 8000a56:	683b      	ldr	r3, [r7, #0]
 8000a58:	0adb      	lsrs	r3, r3, #11
 8000a5a:	f003 031e 	and.w	r3, r3, #30
 8000a5e:	60fb      	str	r3, [r7, #12]
    
    /* Check the enable bit in CR register */
    enablestatus = (uint32_t)(DMAy_Streamx->CR & tmpreg);
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	68fa      	ldr	r2, [r7, #12]
 8000a66:	4013      	ands	r3, r2
 8000a68:	60bb      	str	r3, [r7, #8]
 8000a6a:	e004      	b.n	8000a76 <DMA_GetITStatus+0x56>
  }
  else 
  {
    /* Check the enable bit in FCR register */
    enablestatus = (uint32_t)(DMAy_Streamx->FCR & DMA_IT_FE); 
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	695b      	ldr	r3, [r3, #20]
 8000a70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a74:	60bb      	str	r3, [r7, #8]
  }
 
  /* Check if the interrupt pending flag is in LISR or HISR */
  if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000a76:	683b      	ldr	r3, [r7, #0]
 8000a78:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d003      	beq.n	8000a88 <DMA_GetITStatus+0x68>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR ;
 8000a80:	693b      	ldr	r3, [r7, #16]
 8000a82:	685b      	ldr	r3, [r3, #4]
 8000a84:	60fb      	str	r3, [r7, #12]
 8000a86:	e002      	b.n	8000a8e <DMA_GetITStatus+0x6e>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR ;
 8000a88:	693b      	ldr	r3, [r7, #16]
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	60fb      	str	r3, [r7, #12]
  } 

  /* mask all reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8000a8e:	68fb      	ldr	r3, [r7, #12]
 8000a90:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000a94:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000a98:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA interrupt */
  if (((tmpreg & DMA_IT) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 8000a9a:	68fa      	ldr	r2, [r7, #12]
 8000a9c:	683b      	ldr	r3, [r7, #0]
 8000a9e:	4013      	ands	r3, r2
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d005      	beq.n	8000ab0 <DMA_GetITStatus+0x90>
 8000aa4:	68bb      	ldr	r3, [r7, #8]
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d002      	beq.n	8000ab0 <DMA_GetITStatus+0x90>
  {
    /* DMA_IT is set */
    bitstatus = SET;
 8000aaa:	2301      	movs	r3, #1
 8000aac:	75fb      	strb	r3, [r7, #23]
 8000aae:	e001      	b.n	8000ab4 <DMA_GetITStatus+0x94>
  }
  else
  {
    /* DMA_IT is reset */
    bitstatus = RESET;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_IT status */
  return  bitstatus;
 8000ab4:	7dfb      	ldrb	r3, [r7, #23]
}
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	371c      	adds	r7, #28
 8000aba:	46bd      	mov	sp, r7
 8000abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop
 8000ac4:	4002640f 	.word	0x4002640f
 8000ac8:	40026000 	.word	0x40026000
 8000acc:	40026400 	.word	0x40026400

08000ad0 <DMA_ClearITPendingBit>:
  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_ClearITPendingBit(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	b085      	sub	sp, #20
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
 8000ad8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_IT(DMA_IT));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	4a10      	ldr	r2, [pc, #64]	; (8000b20 <DMA_ClearITPendingBit+0x50>)
 8000ade:	4293      	cmp	r3, r2
 8000ae0:	d802      	bhi.n	8000ae8 <DMA_ClearITPendingBit+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8000ae2:	4b10      	ldr	r3, [pc, #64]	; (8000b24 <DMA_ClearITPendingBit+0x54>)
 8000ae4:	60fb      	str	r3, [r7, #12]
 8000ae6:	e001      	b.n	8000aec <DMA_ClearITPendingBit+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000ae8:	4b0f      	ldr	r3, [pc, #60]	; (8000b28 <DMA_ClearITPendingBit+0x58>)
 8000aea:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000aec:	683b      	ldr	r3, [r7, #0]
 8000aee:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d007      	beq.n	8000b06 <DMA_ClearITPendingBit+0x36>
  {
    /* Set DMAy HIFCR register clear interrupt bits */
    DMAy->HIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 8000af6:	683b      	ldr	r3, [r7, #0]
 8000af8:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000afc:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000b00:	68fa      	ldr	r2, [r7, #12]
 8000b02:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear interrupt bits */
    DMAy->LIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
  }   
}
 8000b04:	e006      	b.n	8000b14 <DMA_ClearITPendingBit+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 8000b06:	683b      	ldr	r3, [r7, #0]
 8000b08:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000b0c:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000b10:	68fa      	ldr	r2, [r7, #12]
 8000b12:	6093      	str	r3, [r2, #8]
}
 8000b14:	bf00      	nop
 8000b16:	3714      	adds	r7, #20
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1e:	4770      	bx	lr
 8000b20:	4002640f 	.word	0x4002640f
 8000b24:	40026000 	.word	0x40026000
 8000b28:	40026400 	.word	0x40026400

08000b2c <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	b087      	sub	sp, #28
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
 8000b34:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000b36:	2300      	movs	r3, #0
 8000b38:	617b      	str	r3, [r7, #20]
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	613b      	str	r3, [r7, #16]
 8000b3e:	2300      	movs	r3, #0
 8000b40:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000b42:	2300      	movs	r3, #0
 8000b44:	617b      	str	r3, [r7, #20]
 8000b46:	e076      	b.n	8000c36 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000b48:	2201      	movs	r2, #1
 8000b4a:	697b      	ldr	r3, [r7, #20]
 8000b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b50:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000b52:	683b      	ldr	r3, [r7, #0]
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	693a      	ldr	r2, [r7, #16]
 8000b58:	4013      	ands	r3, r2
 8000b5a:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000b5c:	68fa      	ldr	r2, [r7, #12]
 8000b5e:	693b      	ldr	r3, [r7, #16]
 8000b60:	429a      	cmp	r2, r3
 8000b62:	d165      	bne.n	8000c30 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	681a      	ldr	r2, [r3, #0]
 8000b68:	697b      	ldr	r3, [r7, #20]
 8000b6a:	005b      	lsls	r3, r3, #1
 8000b6c:	2103      	movs	r1, #3
 8000b6e:	fa01 f303 	lsl.w	r3, r1, r3
 8000b72:	43db      	mvns	r3, r3
 8000b74:	401a      	ands	r2, r3
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	681a      	ldr	r2, [r3, #0]
 8000b7e:	683b      	ldr	r3, [r7, #0]
 8000b80:	791b      	ldrb	r3, [r3, #4]
 8000b82:	4619      	mov	r1, r3
 8000b84:	697b      	ldr	r3, [r7, #20]
 8000b86:	005b      	lsls	r3, r3, #1
 8000b88:	fa01 f303 	lsl.w	r3, r1, r3
 8000b8c:	431a      	orrs	r2, r3
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000b92:	683b      	ldr	r3, [r7, #0]
 8000b94:	791b      	ldrb	r3, [r3, #4]
 8000b96:	2b01      	cmp	r3, #1
 8000b98:	d003      	beq.n	8000ba2 <GPIO_Init+0x76>
 8000b9a:	683b      	ldr	r3, [r7, #0]
 8000b9c:	791b      	ldrb	r3, [r3, #4]
 8000b9e:	2b02      	cmp	r3, #2
 8000ba0:	d12e      	bne.n	8000c00 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	689a      	ldr	r2, [r3, #8]
 8000ba6:	697b      	ldr	r3, [r7, #20]
 8000ba8:	005b      	lsls	r3, r3, #1
 8000baa:	2103      	movs	r1, #3
 8000bac:	fa01 f303 	lsl.w	r3, r1, r3
 8000bb0:	43db      	mvns	r3, r3
 8000bb2:	401a      	ands	r2, r3
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	689a      	ldr	r2, [r3, #8]
 8000bbc:	683b      	ldr	r3, [r7, #0]
 8000bbe:	795b      	ldrb	r3, [r3, #5]
 8000bc0:	4619      	mov	r1, r3
 8000bc2:	697b      	ldr	r3, [r7, #20]
 8000bc4:	005b      	lsls	r3, r3, #1
 8000bc6:	fa01 f303 	lsl.w	r3, r1, r3
 8000bca:	431a      	orrs	r2, r3
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	685a      	ldr	r2, [r3, #4]
 8000bd4:	697b      	ldr	r3, [r7, #20]
 8000bd6:	b29b      	uxth	r3, r3
 8000bd8:	4619      	mov	r1, r3
 8000bda:	2301      	movs	r3, #1
 8000bdc:	408b      	lsls	r3, r1
 8000bde:	43db      	mvns	r3, r3
 8000be0:	401a      	ands	r2, r3
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	685b      	ldr	r3, [r3, #4]
 8000bea:	683a      	ldr	r2, [r7, #0]
 8000bec:	7992      	ldrb	r2, [r2, #6]
 8000bee:	4611      	mov	r1, r2
 8000bf0:	697a      	ldr	r2, [r7, #20]
 8000bf2:	b292      	uxth	r2, r2
 8000bf4:	fa01 f202 	lsl.w	r2, r1, r2
 8000bf8:	b292      	uxth	r2, r2
 8000bfa:	431a      	orrs	r2, r3
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	68da      	ldr	r2, [r3, #12]
 8000c04:	697b      	ldr	r3, [r7, #20]
 8000c06:	b29b      	uxth	r3, r3
 8000c08:	005b      	lsls	r3, r3, #1
 8000c0a:	2103      	movs	r1, #3
 8000c0c:	fa01 f303 	lsl.w	r3, r1, r3
 8000c10:	43db      	mvns	r3, r3
 8000c12:	401a      	ands	r2, r3
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	68da      	ldr	r2, [r3, #12]
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	79db      	ldrb	r3, [r3, #7]
 8000c20:	4619      	mov	r1, r3
 8000c22:	697b      	ldr	r3, [r7, #20]
 8000c24:	005b      	lsls	r3, r3, #1
 8000c26:	fa01 f303 	lsl.w	r3, r1, r3
 8000c2a:	431a      	orrs	r2, r3
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000c30:	697b      	ldr	r3, [r7, #20]
 8000c32:	3301      	adds	r3, #1
 8000c34:	617b      	str	r3, [r7, #20]
 8000c36:	697b      	ldr	r3, [r7, #20]
 8000c38:	2b0f      	cmp	r3, #15
 8000c3a:	d985      	bls.n	8000b48 <GPIO_Init+0x1c>
    }
  }
}
 8000c3c:	bf00      	nop
 8000c3e:	bf00      	nop
 8000c40:	371c      	adds	r7, #28
 8000c42:	46bd      	mov	sp, r7
 8000c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c48:	4770      	bx	lr

08000c4a <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000c4a:	b480      	push	{r7}
 8000c4c:	b085      	sub	sp, #20
 8000c4e:	af00      	add	r7, sp, #0
 8000c50:	6078      	str	r0, [r7, #4]
 8000c52:	460b      	mov	r3, r1
 8000c54:	807b      	strh	r3, [r7, #2]
 8000c56:	4613      	mov	r3, r2
 8000c58:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000c62:	787a      	ldrb	r2, [r7, #1]
 8000c64:	887b      	ldrh	r3, [r7, #2]
 8000c66:	f003 0307 	and.w	r3, r3, #7
 8000c6a:	009b      	lsls	r3, r3, #2
 8000c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c70:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000c72:	887b      	ldrh	r3, [r7, #2]
 8000c74:	08db      	lsrs	r3, r3, #3
 8000c76:	b29b      	uxth	r3, r3
 8000c78:	461a      	mov	r2, r3
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	3208      	adds	r2, #8
 8000c7e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000c82:	887b      	ldrh	r3, [r7, #2]
 8000c84:	f003 0307 	and.w	r3, r3, #7
 8000c88:	009b      	lsls	r3, r3, #2
 8000c8a:	210f      	movs	r1, #15
 8000c8c:	fa01 f303 	lsl.w	r3, r1, r3
 8000c90:	43db      	mvns	r3, r3
 8000c92:	8879      	ldrh	r1, [r7, #2]
 8000c94:	08c9      	lsrs	r1, r1, #3
 8000c96:	b289      	uxth	r1, r1
 8000c98:	4608      	mov	r0, r1
 8000c9a:	ea02 0103 	and.w	r1, r2, r3
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	f100 0208 	add.w	r2, r0, #8
 8000ca4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000ca8:	887b      	ldrh	r3, [r7, #2]
 8000caa:	08db      	lsrs	r3, r3, #3
 8000cac:	b29b      	uxth	r3, r3
 8000cae:	461a      	mov	r2, r3
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	3208      	adds	r2, #8
 8000cb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000cb8:	68fa      	ldr	r2, [r7, #12]
 8000cba:	4313      	orrs	r3, r2
 8000cbc:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000cbe:	887b      	ldrh	r3, [r7, #2]
 8000cc0:	08db      	lsrs	r3, r3, #3
 8000cc2:	b29b      	uxth	r3, r3
 8000cc4:	461a      	mov	r2, r3
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	3208      	adds	r2, #8
 8000cca:	68b9      	ldr	r1, [r7, #8]
 8000ccc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000cd0:	bf00      	nop
 8000cd2:	3714      	adds	r7, #20
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cda:	4770      	bx	lr

08000cdc <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	b083      	sub	sp, #12
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
 8000ce4:	460b      	mov	r3, r1
 8000ce6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000ce8:	78fb      	ldrb	r3, [r7, #3]
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d006      	beq.n	8000cfc <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8000cee:	4b0a      	ldr	r3, [pc, #40]	; (8000d18 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000cf0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000cf2:	4909      	ldr	r1, [pc, #36]	; (8000d18 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	4313      	orrs	r3, r2
 8000cf8:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000cfa:	e006      	b.n	8000d0a <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000cfc:	4b06      	ldr	r3, [pc, #24]	; (8000d18 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000cfe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	43db      	mvns	r3, r3
 8000d04:	4904      	ldr	r1, [pc, #16]	; (8000d18 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000d06:	4013      	ands	r3, r2
 8000d08:	630b      	str	r3, [r1, #48]	; 0x30
}
 8000d0a:	bf00      	nop
 8000d0c:	370c      	adds	r7, #12
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d14:	4770      	bx	lr
 8000d16:	bf00      	nop
 8000d18:	40023800 	.word	0x40023800

08000d1c <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	b083      	sub	sp, #12
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
 8000d24:	460b      	mov	r3, r1
 8000d26:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000d28:	78fb      	ldrb	r3, [r7, #3]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d006      	beq.n	8000d3c <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000d2e:	4b0a      	ldr	r3, [pc, #40]	; (8000d58 <RCC_APB1PeriphClockCmd+0x3c>)
 8000d30:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d32:	4909      	ldr	r1, [pc, #36]	; (8000d58 <RCC_APB1PeriphClockCmd+0x3c>)
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	4313      	orrs	r3, r2
 8000d38:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8000d3a:	e006      	b.n	8000d4a <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000d3c:	4b06      	ldr	r3, [pc, #24]	; (8000d58 <RCC_APB1PeriphClockCmd+0x3c>)
 8000d3e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	43db      	mvns	r3, r3
 8000d44:	4904      	ldr	r1, [pc, #16]	; (8000d58 <RCC_APB1PeriphClockCmd+0x3c>)
 8000d46:	4013      	ands	r3, r2
 8000d48:	640b      	str	r3, [r1, #64]	; 0x40
}
 8000d4a:	bf00      	nop
 8000d4c:	370c      	adds	r7, #12
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d54:	4770      	bx	lr
 8000d56:	bf00      	nop
 8000d58:	40023800 	.word	0x40023800

08000d5c <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	b083      	sub	sp, #12
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
 8000d64:	460b      	mov	r3, r1
 8000d66:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000d68:	78fb      	ldrb	r3, [r7, #3]
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d006      	beq.n	8000d7c <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000d6e:	4b0a      	ldr	r3, [pc, #40]	; (8000d98 <RCC_APB2PeriphClockCmd+0x3c>)
 8000d70:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000d72:	4909      	ldr	r1, [pc, #36]	; (8000d98 <RCC_APB2PeriphClockCmd+0x3c>)
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	4313      	orrs	r3, r2
 8000d78:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000d7a:	e006      	b.n	8000d8a <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000d7c:	4b06      	ldr	r3, [pc, #24]	; (8000d98 <RCC_APB2PeriphClockCmd+0x3c>)
 8000d7e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	43db      	mvns	r3, r3
 8000d84:	4904      	ldr	r1, [pc, #16]	; (8000d98 <RCC_APB2PeriphClockCmd+0x3c>)
 8000d86:	4013      	ands	r3, r2
 8000d88:	644b      	str	r3, [r1, #68]	; 0x44
}
 8000d8a:	bf00      	nop
 8000d8c:	370c      	adds	r7, #12
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d94:	4770      	bx	lr
 8000d96:	bf00      	nop
 8000d98:	40023800 	.word	0x40023800

08000d9c <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	b085      	sub	sp, #20
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
 8000da4:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8000da6:	2300      	movs	r3, #0
 8000da8:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	881b      	ldrh	r3, [r3, #0]
 8000dae:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	4a29      	ldr	r2, [pc, #164]	; (8000e58 <TIM_TimeBaseInit+0xbc>)
 8000db4:	4293      	cmp	r3, r2
 8000db6:	d013      	beq.n	8000de0 <TIM_TimeBaseInit+0x44>
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	4a28      	ldr	r2, [pc, #160]	; (8000e5c <TIM_TimeBaseInit+0xc0>)
 8000dbc:	4293      	cmp	r3, r2
 8000dbe:	d00f      	beq.n	8000de0 <TIM_TimeBaseInit+0x44>
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000dc6:	d00b      	beq.n	8000de0 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	4a25      	ldr	r2, [pc, #148]	; (8000e60 <TIM_TimeBaseInit+0xc4>)
 8000dcc:	4293      	cmp	r3, r2
 8000dce:	d007      	beq.n	8000de0 <TIM_TimeBaseInit+0x44>
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	4a24      	ldr	r2, [pc, #144]	; (8000e64 <TIM_TimeBaseInit+0xc8>)
 8000dd4:	4293      	cmp	r3, r2
 8000dd6:	d003      	beq.n	8000de0 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	4a23      	ldr	r2, [pc, #140]	; (8000e68 <TIM_TimeBaseInit+0xcc>)
 8000ddc:	4293      	cmp	r3, r2
 8000dde:	d108      	bne.n	8000df2 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8000de0:	89fb      	ldrh	r3, [r7, #14]
 8000de2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000de6:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8000de8:	683b      	ldr	r3, [r7, #0]
 8000dea:	885a      	ldrh	r2, [r3, #2]
 8000dec:	89fb      	ldrh	r3, [r7, #14]
 8000dee:	4313      	orrs	r3, r2
 8000df0:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	4a1d      	ldr	r2, [pc, #116]	; (8000e6c <TIM_TimeBaseInit+0xd0>)
 8000df6:	4293      	cmp	r3, r2
 8000df8:	d00c      	beq.n	8000e14 <TIM_TimeBaseInit+0x78>
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	4a1c      	ldr	r2, [pc, #112]	; (8000e70 <TIM_TimeBaseInit+0xd4>)
 8000dfe:	4293      	cmp	r3, r2
 8000e00:	d008      	beq.n	8000e14 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8000e02:	89fb      	ldrh	r3, [r7, #14]
 8000e04:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000e08:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8000e0a:	683b      	ldr	r3, [r7, #0]
 8000e0c:	891a      	ldrh	r2, [r3, #8]
 8000e0e:	89fb      	ldrh	r3, [r7, #14]
 8000e10:	4313      	orrs	r3, r2
 8000e12:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	89fa      	ldrh	r2, [r7, #14]
 8000e18:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8000e1a:	683b      	ldr	r3, [r7, #0]
 8000e1c:	685a      	ldr	r2, [r3, #4]
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8000e22:	683b      	ldr	r3, [r7, #0]
 8000e24:	881a      	ldrh	r2, [r3, #0]
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	4a0a      	ldr	r2, [pc, #40]	; (8000e58 <TIM_TimeBaseInit+0xbc>)
 8000e2e:	4293      	cmp	r3, r2
 8000e30:	d003      	beq.n	8000e3a <TIM_TimeBaseInit+0x9e>
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	4a09      	ldr	r2, [pc, #36]	; (8000e5c <TIM_TimeBaseInit+0xc0>)
 8000e36:	4293      	cmp	r3, r2
 8000e38:	d104      	bne.n	8000e44 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8000e3a:	683b      	ldr	r3, [r7, #0]
 8000e3c:	7a9b      	ldrb	r3, [r3, #10]
 8000e3e:	b29a      	uxth	r2, r3
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	2201      	movs	r2, #1
 8000e48:	829a      	strh	r2, [r3, #20]
}
 8000e4a:	bf00      	nop
 8000e4c:	3714      	adds	r7, #20
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e54:	4770      	bx	lr
 8000e56:	bf00      	nop
 8000e58:	40010000 	.word	0x40010000
 8000e5c:	40010400 	.word	0x40010400
 8000e60:	40000400 	.word	0x40000400
 8000e64:	40000800 	.word	0x40000800
 8000e68:	40000c00 	.word	0x40000c00
 8000e6c:	40001000 	.word	0x40001000
 8000e70:	40001400 	.word	0x40001400

08000e74 <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8000e74:	b480      	push	{r7}
 8000e76:	b083      	sub	sp, #12
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
 8000e7c:	460b      	mov	r3, r1
 8000e7e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000e80:	78fb      	ldrb	r3, [r7, #3]
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d008      	beq.n	8000e98 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	881b      	ldrh	r3, [r3, #0]
 8000e8a:	b29b      	uxth	r3, r3
 8000e8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000e90:	b29a      	uxth	r2, r3
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
  }
}
 8000e96:	e007      	b.n	8000ea8 <TIM_ARRPreloadConfig+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	881b      	ldrh	r3, [r3, #0]
 8000e9c:	b29b      	uxth	r3, r3
 8000e9e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000ea2:	b29a      	uxth	r2, r3
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	801a      	strh	r2, [r3, #0]
}
 8000ea8:	bf00      	nop
 8000eaa:	370c      	adds	r7, #12
 8000eac:	46bd      	mov	sp, r7
 8000eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb2:	4770      	bx	lr

08000eb4 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b083      	sub	sp, #12
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
 8000ebc:	460b      	mov	r3, r1
 8000ebe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000ec0:	78fb      	ldrb	r3, [r7, #3]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d008      	beq.n	8000ed8 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	881b      	ldrh	r3, [r3, #0]
 8000eca:	b29b      	uxth	r3, r3
 8000ecc:	f043 0301 	orr.w	r3, r3, #1
 8000ed0:	b29a      	uxth	r2, r3
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 8000ed6:	e007      	b.n	8000ee8 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	881b      	ldrh	r3, [r3, #0]
 8000edc:	b29b      	uxth	r3, r3
 8000ede:	f023 0301 	bic.w	r3, r3, #1
 8000ee2:	b29a      	uxth	r2, r3
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	801a      	strh	r2, [r3, #0]
}
 8000ee8:	bf00      	nop
 8000eea:	370c      	adds	r7, #12
 8000eec:	46bd      	mov	sp, r7
 8000eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef2:	4770      	bx	lr

08000ef4 <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	b085      	sub	sp, #20
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
 8000efc:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8000efe:	2300      	movs	r3, #0
 8000f00:	817b      	strh	r3, [r7, #10]
 8000f02:	2300      	movs	r3, #0
 8000f04:	81fb      	strh	r3, [r7, #14]
 8000f06:	2300      	movs	r3, #0
 8000f08:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	8c1b      	ldrh	r3, [r3, #32]
 8000f0e:	b29b      	uxth	r3, r3
 8000f10:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000f14:	b29a      	uxth	r2, r3
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	8c1b      	ldrh	r3, [r3, #32]
 8000f1e:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	889b      	ldrh	r3, [r3, #4]
 8000f24:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	8b9b      	ldrh	r3, [r3, #28]
 8000f2a:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
 8000f2c:	897b      	ldrh	r3, [r7, #10]
 8000f2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000f32:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 8000f34:	897b      	ldrh	r3, [r7, #10]
 8000f36:	f023 0303 	bic.w	r3, r3, #3
 8000f3a:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	881a      	ldrh	r2, [r3, #0]
 8000f40:	897b      	ldrh	r3, [r7, #10]
 8000f42:	4313      	orrs	r3, r2
 8000f44:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 8000f46:	89fb      	ldrh	r3, [r7, #14]
 8000f48:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000f4c:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8000f4e:	683b      	ldr	r3, [r7, #0]
 8000f50:	899b      	ldrh	r3, [r3, #12]
 8000f52:	021b      	lsls	r3, r3, #8
 8000f54:	b29a      	uxth	r2, r3
 8000f56:	89fb      	ldrh	r3, [r7, #14]
 8000f58:	4313      	orrs	r3, r2
 8000f5a:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8000f5c:	683b      	ldr	r3, [r7, #0]
 8000f5e:	885b      	ldrh	r3, [r3, #2]
 8000f60:	021b      	lsls	r3, r3, #8
 8000f62:	b29a      	uxth	r2, r3
 8000f64:	89fb      	ldrh	r3, [r7, #14]
 8000f66:	4313      	orrs	r3, r2
 8000f68:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	4a22      	ldr	r2, [pc, #136]	; (8000ff8 <TIM_OC3Init+0x104>)
 8000f6e:	4293      	cmp	r3, r2
 8000f70:	d003      	beq.n	8000f7a <TIM_OC3Init+0x86>
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	4a21      	ldr	r2, [pc, #132]	; (8000ffc <TIM_OC3Init+0x108>)
 8000f76:	4293      	cmp	r3, r2
 8000f78:	d12b      	bne.n	8000fd2 <TIM_OC3Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 8000f7a:	89fb      	ldrh	r3, [r7, #14]
 8000f7c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000f80:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	89db      	ldrh	r3, [r3, #14]
 8000f86:	021b      	lsls	r3, r3, #8
 8000f88:	b29a      	uxth	r2, r3
 8000f8a:	89fb      	ldrh	r3, [r7, #14]
 8000f8c:	4313      	orrs	r3, r2
 8000f8e:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 8000f90:	89fb      	ldrh	r3, [r7, #14]
 8000f92:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000f96:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	889b      	ldrh	r3, [r3, #4]
 8000f9c:	021b      	lsls	r3, r3, #8
 8000f9e:	b29a      	uxth	r2, r3
 8000fa0:	89fb      	ldrh	r3, [r7, #14]
 8000fa2:	4313      	orrs	r3, r2
 8000fa4:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
 8000fa6:	89bb      	ldrh	r3, [r7, #12]
 8000fa8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000fac:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 8000fae:	89bb      	ldrh	r3, [r7, #12]
 8000fb0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000fb4:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	8a1b      	ldrh	r3, [r3, #16]
 8000fba:	011b      	lsls	r3, r3, #4
 8000fbc:	b29a      	uxth	r2, r3
 8000fbe:	89bb      	ldrh	r3, [r7, #12]
 8000fc0:	4313      	orrs	r3, r2
 8000fc2:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	8a5b      	ldrh	r3, [r3, #18]
 8000fc8:	011b      	lsls	r3, r3, #4
 8000fca:	b29a      	uxth	r2, r3
 8000fcc:	89bb      	ldrh	r3, [r7, #12]
 8000fce:	4313      	orrs	r3, r2
 8000fd0:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	89ba      	ldrh	r2, [r7, #12]
 8000fd6:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	897a      	ldrh	r2, [r7, #10]
 8000fdc:	839a      	strh	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8000fde:	683b      	ldr	r3, [r7, #0]
 8000fe0:	689a      	ldr	r2, [r3, #8]
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	89fa      	ldrh	r2, [r7, #14]
 8000fea:	841a      	strh	r2, [r3, #32]
}
 8000fec:	bf00      	nop
 8000fee:	3714      	adds	r7, #20
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff6:	4770      	bx	lr
 8000ff8:	40010000 	.word	0x40010000
 8000ffc:	40010400 	.word	0x40010400

08001000 <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001000:	b480      	push	{r7}
 8001002:	b085      	sub	sp, #20
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
 8001008:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 800100a:	2300      	movs	r3, #0
 800100c:	81bb      	strh	r3, [r7, #12]
 800100e:	2300      	movs	r3, #0
 8001010:	817b      	strh	r3, [r7, #10]
 8001012:	2300      	movs	r3, #0
 8001014:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	8c1b      	ldrh	r3, [r3, #32]
 800101a:	b29b      	uxth	r3, r3
 800101c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001020:	b29a      	uxth	r2, r3
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	8c1b      	ldrh	r3, [r3, #32]
 800102a:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	889b      	ldrh	r3, [r3, #4]
 8001030:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	8b9b      	ldrh	r3, [r3, #28]
 8001036:	81bb      	strh	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
 8001038:	89bb      	ldrh	r3, [r7, #12]
 800103a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800103e:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 8001040:	89bb      	ldrh	r3, [r7, #12]
 8001042:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001046:	81bb      	strh	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	881b      	ldrh	r3, [r3, #0]
 800104c:	021b      	lsls	r3, r3, #8
 800104e:	b29a      	uxth	r2, r3
 8001050:	89bb      	ldrh	r3, [r7, #12]
 8001052:	4313      	orrs	r3, r2
 8001054:	81bb      	strh	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 8001056:	897b      	ldrh	r3, [r7, #10]
 8001058:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800105c:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	899b      	ldrh	r3, [r3, #12]
 8001062:	031b      	lsls	r3, r3, #12
 8001064:	b29a      	uxth	r2, r3
 8001066:	897b      	ldrh	r3, [r7, #10]
 8001068:	4313      	orrs	r3, r2
 800106a:	817b      	strh	r3, [r7, #10]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	885b      	ldrh	r3, [r3, #2]
 8001070:	031b      	lsls	r3, r3, #12
 8001072:	b29a      	uxth	r2, r3
 8001074:	897b      	ldrh	r3, [r7, #10]
 8001076:	4313      	orrs	r3, r2
 8001078:	817b      	strh	r3, [r7, #10]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	4a12      	ldr	r2, [pc, #72]	; (80010c8 <TIM_OC4Init+0xc8>)
 800107e:	4293      	cmp	r3, r2
 8001080:	d003      	beq.n	800108a <TIM_OC4Init+0x8a>
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	4a11      	ldr	r2, [pc, #68]	; (80010cc <TIM_OC4Init+0xcc>)
 8001086:	4293      	cmp	r3, r2
 8001088:	d10a      	bne.n	80010a0 <TIM_OC4Init+0xa0>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 800108a:	89fb      	ldrh	r3, [r7, #14]
 800108c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001090:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	8a1b      	ldrh	r3, [r3, #16]
 8001096:	019b      	lsls	r3, r3, #6
 8001098:	b29a      	uxth	r2, r3
 800109a:	89fb      	ldrh	r3, [r7, #14]
 800109c:	4313      	orrs	r3, r2
 800109e:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	89fa      	ldrh	r2, [r7, #14]
 80010a4:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	89ba      	ldrh	r2, [r7, #12]
 80010aa:	839a      	strh	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	689a      	ldr	r2, [r3, #8]
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	897a      	ldrh	r2, [r7, #10]
 80010b8:	841a      	strh	r2, [r3, #32]
}
 80010ba:	bf00      	nop
 80010bc:	3714      	adds	r7, #20
 80010be:	46bd      	mov	sp, r7
 80010c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c4:	4770      	bx	lr
 80010c6:	bf00      	nop
 80010c8:	40010000 	.word	0x40010000
 80010cc:	40010400 	.word	0x40010400

080010d0 <TIM_OC3PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 80010d0:	b480      	push	{r7}
 80010d2:	b085      	sub	sp, #20
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
 80010d8:	460b      	mov	r3, r1
 80010da:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 80010dc:	2300      	movs	r3, #0
 80010de:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	8b9b      	ldrh	r3, [r3, #28]
 80010e4:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
 80010e6:	89fb      	ldrh	r3, [r7, #14]
 80010e8:	f023 0308 	bic.w	r3, r3, #8
 80010ec:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 80010ee:	89fa      	ldrh	r2, [r7, #14]
 80010f0:	887b      	ldrh	r3, [r7, #2]
 80010f2:	4313      	orrs	r3, r2
 80010f4:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	89fa      	ldrh	r2, [r7, #14]
 80010fa:	839a      	strh	r2, [r3, #28]
}
 80010fc:	bf00      	nop
 80010fe:	3714      	adds	r7, #20
 8001100:	46bd      	mov	sp, r7
 8001102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001106:	4770      	bx	lr

08001108 <TIM_OC4PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8001108:	b480      	push	{r7}
 800110a:	b085      	sub	sp, #20
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
 8001110:	460b      	mov	r3, r1
 8001112:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8001114:	2300      	movs	r3, #0
 8001116:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	8b9b      	ldrh	r3, [r3, #28]
 800111c:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
 800111e:	89fb      	ldrh	r3, [r7, #14]
 8001120:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001124:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 8001126:	887b      	ldrh	r3, [r7, #2]
 8001128:	021b      	lsls	r3, r3, #8
 800112a:	b29a      	uxth	r2, r3
 800112c:	89fb      	ldrh	r3, [r7, #14]
 800112e:	4313      	orrs	r3, r2
 8001130:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	89fa      	ldrh	r2, [r7, #14]
 8001136:	839a      	strh	r2, [r3, #28]
}
 8001138:	bf00      	nop
 800113a:	3714      	adds	r7, #20
 800113c:	46bd      	mov	sp, r7
 800113e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001142:	4770      	bx	lr

08001144 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8001144:	b480      	push	{r7}
 8001146:	b083      	sub	sp, #12
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
 800114c:	460b      	mov	r3, r1
 800114e:	807b      	strh	r3, [r7, #2]
 8001150:	4613      	mov	r3, r2
 8001152:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001154:	787b      	ldrb	r3, [r7, #1]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d008      	beq.n	800116c <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	899b      	ldrh	r3, [r3, #12]
 800115e:	b29a      	uxth	r2, r3
 8001160:	887b      	ldrh	r3, [r7, #2]
 8001162:	4313      	orrs	r3, r2
 8001164:	b29a      	uxth	r2, r3
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 800116a:	e009      	b.n	8001180 <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	899b      	ldrh	r3, [r3, #12]
 8001170:	b29a      	uxth	r2, r3
 8001172:	887b      	ldrh	r3, [r7, #2]
 8001174:	43db      	mvns	r3, r3
 8001176:	b29b      	uxth	r3, r3
 8001178:	4013      	ands	r3, r2
 800117a:	b29a      	uxth	r2, r3
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	819a      	strh	r2, [r3, #12]
}
 8001180:	bf00      	nop
 8001182:	370c      	adds	r7, #12
 8001184:	46bd      	mov	sp, r7
 8001186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118a:	4770      	bx	lr

0800118c <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 800118c:	b480      	push	{r7}
 800118e:	b083      	sub	sp, #12
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
 8001194:	460b      	mov	r3, r1
 8001196:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8001198:	887b      	ldrh	r3, [r7, #2]
 800119a:	43db      	mvns	r3, r3
 800119c:	b29a      	uxth	r2, r3
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	821a      	strh	r2, [r3, #16]
}
 80011a2:	bf00      	nop
 80011a4:	370c      	adds	r7, #12
 80011a6:	46bd      	mov	sp, r7
 80011a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ac:	4770      	bx	lr

080011ae <TIM_DMACmd>:
  * @param  NewState: new state of the DMA Request sources.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)
{ 
 80011ae:	b480      	push	{r7}
 80011b0:	b083      	sub	sp, #12
 80011b2:	af00      	add	r7, sp, #0
 80011b4:	6078      	str	r0, [r7, #4]
 80011b6:	460b      	mov	r3, r1
 80011b8:	807b      	strh	r3, [r7, #2]
 80011ba:	4613      	mov	r3, r2
 80011bc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx)); 
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80011be:	787b      	ldrb	r3, [r7, #1]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d008      	beq.n	80011d6 <TIM_DMACmd+0x28>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	899b      	ldrh	r3, [r3, #12]
 80011c8:	b29a      	uxth	r2, r3
 80011ca:	887b      	ldrh	r3, [r7, #2]
 80011cc:	4313      	orrs	r3, r2
 80011ce:	b29a      	uxth	r2, r3
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
  }
}
 80011d4:	e009      	b.n	80011ea <TIM_DMACmd+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	899b      	ldrh	r3, [r3, #12]
 80011da:	b29a      	uxth	r2, r3
 80011dc:	887b      	ldrh	r3, [r7, #2]
 80011de:	43db      	mvns	r3, r3
 80011e0:	b29b      	uxth	r3, r3
 80011e2:	4013      	ands	r3, r2
 80011e4:	b29a      	uxth	r2, r3
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	819a      	strh	r2, [r3, #12]
}
 80011ea:	bf00      	nop
 80011ec:	370c      	adds	r7, #12
 80011ee:	46bd      	mov	sp, r7
 80011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f4:	4770      	bx	lr
	...

080011f8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80011fc:	4b12      	ldr	r3, [pc, #72]	; (8001248 <SystemInit+0x50>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a11      	ldr	r2, [pc, #68]	; (8001248 <SystemInit+0x50>)
 8001202:	f043 0301 	orr.w	r3, r3, #1
 8001206:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001208:	4b0f      	ldr	r3, [pc, #60]	; (8001248 <SystemInit+0x50>)
 800120a:	2200      	movs	r2, #0
 800120c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800120e:	4b0e      	ldr	r3, [pc, #56]	; (8001248 <SystemInit+0x50>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	4a0d      	ldr	r2, [pc, #52]	; (8001248 <SystemInit+0x50>)
 8001214:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001218:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800121c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800121e:	4b0a      	ldr	r3, [pc, #40]	; (8001248 <SystemInit+0x50>)
 8001220:	4a0a      	ldr	r2, [pc, #40]	; (800124c <SystemInit+0x54>)
 8001222:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001224:	4b08      	ldr	r3, [pc, #32]	; (8001248 <SystemInit+0x50>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	4a07      	ldr	r2, [pc, #28]	; (8001248 <SystemInit+0x50>)
 800122a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800122e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001230:	4b05      	ldr	r3, [pc, #20]	; (8001248 <SystemInit+0x50>)
 8001232:	2200      	movs	r2, #0
 8001234:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */

  /* Configure the System clock source, PLL Multiplier and Divider factors,
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8001236:	f000 f80d 	bl	8001254 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800123a:	4b05      	ldr	r3, [pc, #20]	; (8001250 <SystemInit+0x58>)
 800123c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001240:	609a      	str	r2, [r3, #8]
#endif
}
 8001242:	bf00      	nop
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	40023800 	.word	0x40023800
 800124c:	24003010 	.word	0x24003010
 8001250:	e000ed00 	.word	0xe000ed00

08001254 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001254:	b480      	push	{r7}
 8001256:	b083      	sub	sp, #12
 8001258:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800125a:	2300      	movs	r3, #0
 800125c:	607b      	str	r3, [r7, #4]
 800125e:	2300      	movs	r3, #0
 8001260:	603b      	str	r3, [r7, #0]

  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8001262:	4b36      	ldr	r3, [pc, #216]	; (800133c <SetSysClock+0xe8>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	4a35      	ldr	r2, [pc, #212]	; (800133c <SetSysClock+0xe8>)
 8001268:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800126c:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800126e:	4b33      	ldr	r3, [pc, #204]	; (800133c <SetSysClock+0xe8>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001276:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	3301      	adds	r3, #1
 800127c:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d103      	bne.n	800128c <SetSysClock+0x38>
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800128a:	d1f0      	bne.n	800126e <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800128c:	4b2b      	ldr	r3, [pc, #172]	; (800133c <SetSysClock+0xe8>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001294:	2b00      	cmp	r3, #0
 8001296:	d002      	beq.n	800129e <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8001298:	2301      	movs	r3, #1
 800129a:	603b      	str	r3, [r7, #0]
 800129c:	e001      	b.n	80012a2 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800129e:	2300      	movs	r3, #0
 80012a0:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	2b01      	cmp	r3, #1
 80012a6:	d142      	bne.n	800132e <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80012a8:	4b24      	ldr	r3, [pc, #144]	; (800133c <SetSysClock+0xe8>)
 80012aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ac:	4a23      	ldr	r2, [pc, #140]	; (800133c <SetSysClock+0xe8>)
 80012ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012b2:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;
 80012b4:	4b22      	ldr	r3, [pc, #136]	; (8001340 <SetSysClock+0xec>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a21      	ldr	r2, [pc, #132]	; (8001340 <SetSysClock+0xec>)
 80012ba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012be:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80012c0:	4b1e      	ldr	r3, [pc, #120]	; (800133c <SetSysClock+0xe8>)
 80012c2:	4a1e      	ldr	r2, [pc, #120]	; (800133c <SetSysClock+0xe8>)
 80012c4:	689b      	ldr	r3, [r3, #8]
 80012c6:	6093      	str	r3, [r2, #8]

    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 80012c8:	4b1c      	ldr	r3, [pc, #112]	; (800133c <SetSysClock+0xe8>)
 80012ca:	689b      	ldr	r3, [r3, #8]
 80012cc:	4a1b      	ldr	r2, [pc, #108]	; (800133c <SetSysClock+0xe8>)
 80012ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80012d2:	6093      	str	r3, [r2, #8]

    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 80012d4:	4b19      	ldr	r3, [pc, #100]	; (800133c <SetSysClock+0xe8>)
 80012d6:	689b      	ldr	r3, [r3, #8]
 80012d8:	4a18      	ldr	r2, [pc, #96]	; (800133c <SetSysClock+0xe8>)
 80012da:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 80012de:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80012e0:	4b16      	ldr	r3, [pc, #88]	; (800133c <SetSysClock+0xe8>)
 80012e2:	4a18      	ldr	r2, [pc, #96]	; (8001344 <SetSysClock+0xf0>)
 80012e4:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 80012e6:	4b15      	ldr	r3, [pc, #84]	; (800133c <SetSysClock+0xe8>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	4a14      	ldr	r2, [pc, #80]	; (800133c <SetSysClock+0xe8>)
 80012ec:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80012f0:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80012f2:	bf00      	nop
 80012f4:	4b11      	ldr	r3, [pc, #68]	; (800133c <SetSysClock+0xe8>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d0f9      	beq.n	80012f4 <SetSysClock+0xa0>
    {
    }

    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8001300:	4b11      	ldr	r3, [pc, #68]	; (8001348 <SetSysClock+0xf4>)
 8001302:	f240 6205 	movw	r2, #1541	; 0x605
 8001306:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001308:	4b0c      	ldr	r3, [pc, #48]	; (800133c <SetSysClock+0xe8>)
 800130a:	689b      	ldr	r3, [r3, #8]
 800130c:	4a0b      	ldr	r2, [pc, #44]	; (800133c <SetSysClock+0xe8>)
 800130e:	f023 0303 	bic.w	r3, r3, #3
 8001312:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8001314:	4b09      	ldr	r3, [pc, #36]	; (800133c <SetSysClock+0xe8>)
 8001316:	689b      	ldr	r3, [r3, #8]
 8001318:	4a08      	ldr	r2, [pc, #32]	; (800133c <SetSysClock+0xe8>)
 800131a:	f043 0302 	orr.w	r3, r3, #2
 800131e:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8001320:	bf00      	nop
 8001322:	4b06      	ldr	r3, [pc, #24]	; (800133c <SetSysClock+0xe8>)
 8001324:	689b      	ldr	r3, [r3, #8]
 8001326:	f003 030c 	and.w	r3, r3, #12
 800132a:	2b08      	cmp	r3, #8
 800132c:	d1f9      	bne.n	8001322 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 800132e:	bf00      	nop
 8001330:	370c      	adds	r7, #12
 8001332:	46bd      	mov	sp, r7
 8001334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001338:	4770      	bx	lr
 800133a:	bf00      	nop
 800133c:	40023800 	.word	0x40023800
 8001340:	40007000 	.word	0x40007000
 8001344:	07405408 	.word	0x07405408
 8001348:	40023c00 	.word	0x40023c00

0800134c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800134c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001384 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001350:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001352:	e003      	b.n	800135c <LoopCopyDataInit>

08001354 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001354:	4b0c      	ldr	r3, [pc, #48]	; (8001388 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001356:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001358:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800135a:	3104      	adds	r1, #4

0800135c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800135c:	480b      	ldr	r0, [pc, #44]	; (800138c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800135e:	4b0c      	ldr	r3, [pc, #48]	; (8001390 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001360:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001362:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001364:	d3f6      	bcc.n	8001354 <CopyDataInit>
  ldr  r2, =_sbss
 8001366:	4a0b      	ldr	r2, [pc, #44]	; (8001394 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001368:	e002      	b.n	8001370 <LoopFillZerobss>

0800136a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800136a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800136c:	f842 3b04 	str.w	r3, [r2], #4

08001370 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001370:	4b09      	ldr	r3, [pc, #36]	; (8001398 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001372:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001374:	d3f9      	bcc.n	800136a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001376:	f7ff ff3f 	bl	80011f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800137a:	f000 f811 	bl	80013a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800137e:	f7fe ff23 	bl	80001c8 <main>
  bx  lr    
 8001382:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001384:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001388:	08001408 	.word	0x08001408
  ldr  r0, =_sdata
 800138c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001390:	20000000 	.word	0x20000000
  ldr  r2, =_sbss
 8001394:	20000000 	.word	0x20000000
  ldr  r3, = _ebss
 8001398:	20012d18 	.word	0x20012d18

0800139c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800139c:	e7fe      	b.n	800139c <ADC_IRQHandler>
	...

080013a0 <__libc_init_array>:
 80013a0:	b570      	push	{r4, r5, r6, lr}
 80013a2:	4d0d      	ldr	r5, [pc, #52]	; (80013d8 <__libc_init_array+0x38>)
 80013a4:	4c0d      	ldr	r4, [pc, #52]	; (80013dc <__libc_init_array+0x3c>)
 80013a6:	1b64      	subs	r4, r4, r5
 80013a8:	10a4      	asrs	r4, r4, #2
 80013aa:	2600      	movs	r6, #0
 80013ac:	42a6      	cmp	r6, r4
 80013ae:	d109      	bne.n	80013c4 <__libc_init_array+0x24>
 80013b0:	4d0b      	ldr	r5, [pc, #44]	; (80013e0 <__libc_init_array+0x40>)
 80013b2:	4c0c      	ldr	r4, [pc, #48]	; (80013e4 <__libc_init_array+0x44>)
 80013b4:	f000 f818 	bl	80013e8 <_init>
 80013b8:	1b64      	subs	r4, r4, r5
 80013ba:	10a4      	asrs	r4, r4, #2
 80013bc:	2600      	movs	r6, #0
 80013be:	42a6      	cmp	r6, r4
 80013c0:	d105      	bne.n	80013ce <__libc_init_array+0x2e>
 80013c2:	bd70      	pop	{r4, r5, r6, pc}
 80013c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80013c8:	4798      	blx	r3
 80013ca:	3601      	adds	r6, #1
 80013cc:	e7ee      	b.n	80013ac <__libc_init_array+0xc>
 80013ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80013d2:	4798      	blx	r3
 80013d4:	3601      	adds	r6, #1
 80013d6:	e7f2      	b.n	80013be <__libc_init_array+0x1e>
 80013d8:	08001400 	.word	0x08001400
 80013dc:	08001400 	.word	0x08001400
 80013e0:	08001400 	.word	0x08001400
 80013e4:	08001404 	.word	0x08001404

080013e8 <_init>:
 80013e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80013ea:	bf00      	nop
 80013ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80013ee:	bc08      	pop	{r3}
 80013f0:	469e      	mov	lr, r3
 80013f2:	4770      	bx	lr

080013f4 <_fini>:
 80013f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80013f6:	bf00      	nop
 80013f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80013fa:	bc08      	pop	{r3}
 80013fc:	469e      	mov	lr, r3
 80013fe:	4770      	bx	lr
