[verilog]
include_paths = ["TOP/.*"]
[option]
linter = true