{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 09 16:39:24 2012 " "Info: Processing started: Fri Nov 09 16:39:24 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA-Camera-2006 -c VGA-Camera-2006 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGA-Camera-2006 -c VGA-Camera-2006" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Critical Warning: Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 0 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altaccumulate2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altaccumulate2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altaccumulate2-SYN " "Info: Found design unit 1: altaccumulate2-SYN" {  } { { "altaccumulate2.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/altaccumulate2.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altaccumulate2 " "Info: Found entity 1: altaccumulate2" {  } { { "altaccumulate2.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/altaccumulate2.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter1-SYN " "Info: Found design unit 1: lpm_counter1-SYN" {  } { { "lpm_counter1.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/lpm_counter1.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter1 " "Info: Found entity 1: lpm_counter1" {  } { { "lpm_counter1.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/lpm_counter1.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga-camera-2006.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga-camera-2006.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA-Camera-2006 " "Info: Found entity 1: VGA-Camera-2006" {  } { { "VGA-Camera-2006.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altaccumulate1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altaccumulate1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altaccumulate1-SYN " "Info: Found design unit 1: altaccumulate1-SYN" {  } { { "altaccumulate1.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/altaccumulate1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altaccumulate1 " "Info: Found entity 1: altaccumulate1" {  } { { "altaccumulate1.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/altaccumulate1.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-clean_pulse " "Info: Found design unit 1: debouncer-clean_pulse" {  } { { "Debouncer.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/Debouncer.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Info: Found entity 1: debouncer" {  } { { "Debouncer.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/Debouncer.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Info: Found design unit 1: lpm_add_sub0-SYN" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/lpm_add_sub0.vhd" 48 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Info: Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/lpm_add_sub0.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_add_sub1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub1-SYN " "Info: Found design unit 1: lpm_add_sub1-SYN" {  } { { "lpm_add_sub1.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/lpm_add_sub1.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub1 " "Info: Found entity 1: lpm_add_sub1" {  } { { "lpm_add_sub1.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/lpm_add_sub1.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_compare0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare0-SYN " "Info: Found design unit 1: lpm_compare0-SYN" {  } { { "lpm_compare0.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/lpm_compare0.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare0 " "Info: Found entity 1: lpm_compare0" {  } { { "lpm_compare0.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/lpm_compare0.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_compare1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare1-SYN " "Info: Found design unit 1: lpm_compare1-SYN" {  } { { "lpm_compare1.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/lpm_compare1.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare1 " "Info: Found entity 1: lpm_compare1" {  } { { "lpm_compare1.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/lpm_compare1.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_compare2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare2-SYN " "Info: Found design unit 1: lpm_compare2-SYN" {  } { { "lpm_compare2.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/lpm_compare2.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare2 " "Info: Found entity 1: lpm_compare2" {  } { { "lpm_compare2.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/lpm_compare2.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_dff0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff0-SYN " "Info: Found design unit 1: lpm_dff0-SYN" {  } { { "lpm_dff0.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/lpm_dff0.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff0 " "Info: Found entity 1: lpm_dff0" {  } { { "lpm_dff0.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/lpm_dff0.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_dff1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff1-SYN " "Info: Found design unit 1: lpm_dff1-SYN" {  } { { "lpm_dff1.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/lpm_dff1.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff1 " "Info: Found entity 1: lpm_dff1" {  } { { "lpm_dff1.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/lpm_dff1.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_divide0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_divide0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_divide0-SYN " "Info: Found design unit 1: lpm_divide0-SYN" {  } { { "lpm_divide0.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/lpm_divide0.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide0 " "Info: Found entity 1: lpm_divide0" {  } { { "lpm_divide0.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/lpm_divide0.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequencer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sequencer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sequencer-Sequencer_v1 " "Info: Found design unit 1: Sequencer-Sequencer_v1" {  } { { "Sequencer.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/Sequencer.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Sequencer " "Info: Found entity 1: Sequencer" {  } { { "Sequencer.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/Sequencer.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slowcounter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file slowcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SlowCounter-SlowCounter_v1 " "Info: Found design unit 1: SlowCounter-SlowCounter_v1" {  } { { "Slowcounter.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/Slowcounter.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SlowCounter " "Info: Found entity 1: SlowCounter" {  } { { "Slowcounter.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/Slowcounter.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "syncprocessor.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file syncprocessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SyncProcessor-SyncProcessor_v1 " "Info: Found design unit 1: SyncProcessor-SyncProcessor_v1" {  } { { "SyncProcessor.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/SyncProcessor.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SyncProcessor " "Info: Found entity 1: SyncProcessor" {  } { { "SyncProcessor.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/SyncProcessor.vhd" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adddiv.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adddiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_AddDiv-str_AddDiv " "Info: Found design unit 1: bit_AddDiv-str_AddDiv" {  } { { "AddDiv.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/AddDiv.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bit_AddDiv " "Info: Found entity 1: bit_AddDiv" {  } { { "AddDiv.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/AddDiv.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adddiv1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adddiv1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_AddDiv1-str_AddDiv1 " "Info: Found design unit 1: bit_AddDiv1-str_AddDiv1" {  } { { "AddDiv1.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/AddDiv1.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bit_AddDiv1 " "Info: Found entity 1: bit_AddDiv1" {  } { { "AddDiv1.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/AddDiv1.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga-camera-2006v1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga-camera-2006v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA-Camera-2006V1 " "Info: Found entity 1: VGA-Camera-2006V1" {  } { { "VGA-Camera-2006V1.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006V1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adddiv2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adddiv2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_AddDiv2-str_AddDiv1 " "Info: Found design unit 1: bit_AddDiv2-str_AddDiv1" {  } { { "AddDiv2.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/AddDiv2.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bit_AddDiv2 " "Info: Found entity 1: bit_AddDiv2" {  } { { "AddDiv2.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/AddDiv2.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "H:/phils module/VGA-Camera-2006-2.bdf " "Warning: Can't analyze file -- file H:/phils module/VGA-Camera-2006-2.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "denom.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file denom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_denom-str_denom " "Info: Found design unit 1: bit_denom-str_denom" {  } { { "denom.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/denom.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bit_denom " "Info: Found entity 1: bit_denom" {  } { { "denom.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/denom.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "LED_mov1.vhd " "Warning: Can't analyze file -- file LED_mov1.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_mov-str_LED " "Info: Found design unit 1: LED_mov-str_LED" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LED_mov " "Info: Found entity 1: LED_mov" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA-Camera-2006 " "Info: Elaborating entity \"VGA-Camera-2006\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED6 " "Warning: Pin \"LED6\" is missing source" {  } { { "VGA-Camera-2006.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { -80 2912 3088 -64 "LED6" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED2 " "Warning: Pin \"LED2\" is missing source" {  } { { "VGA-Camera-2006.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { -192 2824 3000 -176 "LED2" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED4 " "Warning: Pin \"LED4\" is missing source" {  } { { "VGA-Camera-2006.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { 96 2832 3008 112 "LED4" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED5 " "Warning: Pin \"LED5\" is missing source" {  } { { "VGA-Camera-2006.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { -40 2912 3088 -24 "LED5" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "D1_ALBot " "Warning: Pin \"D1_ALBot\" is missing source" {  } { { "VGA-Camera-2006.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { -392 1488 1664 -376 "D1_ALBot" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "D0_ALBot " "Warning: Pin \"D0_ALBot\" is missing source" {  } { { "VGA-Camera-2006.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { -376 1488 1664 -360 "D0_ALBot" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "D5_2 " "Warning: Pin \"D5_2\" not connected" {  } { { "VGA-Camera-2006.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { 1088 16 184 1104 "D5_2" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyncProcessor SyncProcessor:inst " "Info: Elaborating entity \"SyncProcessor\" for hierarchy \"SyncProcessor:inst\"" {  } { { "VGA-Camera-2006.bdf" "inst" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { 400 328 520 688 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:inst13 " "Info: Elaborating entity \"debouncer\" for hierarchy \"debouncer:inst13\"" {  } { { "VGA-Camera-2006.bdf" "inst13" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { 776 424 544 872 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SlowCounter SlowCounter:inst1 " "Info: Elaborating entity \"SlowCounter\" for hierarchy \"SlowCounter:inst1\"" {  } { { "VGA-Camera-2006.bdf" "inst1" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { 720 272 392 816 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_mov LED_mov:inst20 " "Info: Elaborating entity \"LED_mov\" for hierarchy \"LED_mov:inst20\"" {  } { { "VGA-Camera-2006.bdf" "inst20" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { -216 2272 2480 -24 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LED2 led.vhd(20) " "Warning (10541): VHDL Signal Declaration warning at led.vhd(20): used implicit default value for signal \"LED2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AvUHigh led.vhd(32) " "Warning (10631): VHDL Process Statement warning at led.vhd(32): inferring latch(es) for signal or variable \"AvUHigh\", which holds its previous value in one or more paths through the process" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AvULow led.vhd(32) " "Warning (10631): VHDL Process Statement warning at led.vhd(32): inferring latch(es) for signal or variable \"AvULow\", which holds its previous value in one or more paths through the process" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AvULow\[0\] led.vhd(32) " "Info (10041): Inferred latch for \"AvULow\[0\]\" at led.vhd(32)" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AvULow\[1\] led.vhd(32) " "Info (10041): Inferred latch for \"AvULow\[1\]\" at led.vhd(32)" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AvULow\[2\] led.vhd(32) " "Info (10041): Inferred latch for \"AvULow\[2\]\" at led.vhd(32)" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AvULow\[3\] led.vhd(32) " "Info (10041): Inferred latch for \"AvULow\[3\]\" at led.vhd(32)" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AvULow\[4\] led.vhd(32) " "Info (10041): Inferred latch for \"AvULow\[4\]\" at led.vhd(32)" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AvULow\[5\] led.vhd(32) " "Info (10041): Inferred latch for \"AvULow\[5\]\" at led.vhd(32)" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AvULow\[6\] led.vhd(32) " "Info (10041): Inferred latch for \"AvULow\[6\]\" at led.vhd(32)" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AvULow\[7\] led.vhd(32) " "Info (10041): Inferred latch for \"AvULow\[7\]\" at led.vhd(32)" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AvULow\[8\] led.vhd(32) " "Info (10041): Inferred latch for \"AvULow\[8\]\" at led.vhd(32)" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AvULow\[9\] led.vhd(32) " "Info (10041): Inferred latch for \"AvULow\[9\]\" at led.vhd(32)" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AvULow\[10\] led.vhd(32) " "Info (10041): Inferred latch for \"AvULow\[10\]\" at led.vhd(32)" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AvULow\[11\] led.vhd(32) " "Info (10041): Inferred latch for \"AvULow\[11\]\" at led.vhd(32)" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AvULow\[12\] led.vhd(32) " "Info (10041): Inferred latch for \"AvULow\[12\]\" at led.vhd(32)" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AvULow\[13\] led.vhd(32) " "Info (10041): Inferred latch for \"AvULow\[13\]\" at led.vhd(32)" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AvULow\[14\] led.vhd(32) " "Info (10041): Inferred latch for \"AvULow\[14\]\" at led.vhd(32)" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AvULow\[15\] led.vhd(32) " "Info (10041): Inferred latch for \"AvULow\[15\]\" at led.vhd(32)" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AvUHigh\[0\] led.vhd(32) " "Info (10041): Inferred latch for \"AvUHigh\[0\]\" at led.vhd(32)" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AvUHigh\[1\] led.vhd(32) " "Info (10041): Inferred latch for \"AvUHigh\[1\]\" at led.vhd(32)" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AvUHigh\[2\] led.vhd(32) " "Info (10041): Inferred latch for \"AvUHigh\[2\]\" at led.vhd(32)" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AvUHigh\[3\] led.vhd(32) " "Info (10041): Inferred latch for \"AvUHigh\[3\]\" at led.vhd(32)" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AvUHigh\[4\] led.vhd(32) " "Info (10041): Inferred latch for \"AvUHigh\[4\]\" at led.vhd(32)" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AvUHigh\[5\] led.vhd(32) " "Info (10041): Inferred latch for \"AvUHigh\[5\]\" at led.vhd(32)" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AvUHigh\[6\] led.vhd(32) " "Info (10041): Inferred latch for \"AvUHigh\[6\]\" at led.vhd(32)" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AvUHigh\[7\] led.vhd(32) " "Info (10041): Inferred latch for \"AvUHigh\[7\]\" at led.vhd(32)" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AvUHigh\[8\] led.vhd(32) " "Info (10041): Inferred latch for \"AvUHigh\[8\]\" at led.vhd(32)" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AvUHigh\[9\] led.vhd(32) " "Info (10041): Inferred latch for \"AvUHigh\[9\]\" at led.vhd(32)" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AvUHigh\[10\] led.vhd(32) " "Info (10041): Inferred latch for \"AvUHigh\[10\]\" at led.vhd(32)" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AvUHigh\[11\] led.vhd(32) " "Info (10041): Inferred latch for \"AvUHigh\[11\]\" at led.vhd(32)" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AvUHigh\[12\] led.vhd(32) " "Info (10041): Inferred latch for \"AvUHigh\[12\]\" at led.vhd(32)" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AvUHigh\[13\] led.vhd(32) " "Info (10041): Inferred latch for \"AvUHigh\[13\]\" at led.vhd(32)" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AvUHigh\[14\] led.vhd(32) " "Info (10041): Inferred latch for \"AvUHigh\[14\]\" at led.vhd(32)" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AvUHigh\[15\] led.vhd(32) " "Info (10041): Inferred latch for \"AvUHigh\[15\]\" at led.vhd(32)" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIVIDE DIVIDE:inst10 " "Info: Elaborating entity \"DIVIDE\" for hierarchy \"DIVIDE:inst10\"" {  } { { "VGA-Camera-2006.bdf" "inst10" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { -168 1648 1816 -64 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DIVIDE:inst10 " "Info: Elaborated megafunction instantiation \"DIVIDE:inst10\"" {  } { { "VGA-Camera-2006.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { -168 1648 1816 -64 "inst10" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DIVIDE:inst10 " "Info: Instantiated megafunction \"DIVIDE:inst10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Info: Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "PIPELINE_DELAY 8 " "Info: Parameter \"PIPELINE_DELAY\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_D 16 " "Info: Parameter \"WIDTH_D\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_D_MIN 1 " "Info: Parameter \"WIDTH_D_MIN\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_N 16 " "Info: Parameter \"WIDTH_N\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_Q 16 " "Info: Parameter \"WIDTH_Q\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_R 16 " "Info: Parameter \"WIDTH_R\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "VGA-Camera-2006.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { -168 1648 1816 -64 "inst10" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div DIVIDE:inst10\|alt_u_div:the_divider " "Info: Elaborating entity \"alt_u_div\" for hierarchy \"DIVIDE:inst10\|alt_u_div:the_divider\"" {  } { { "divide.tdf" "the_divider" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/divide.tdf" 87 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DIVIDE:inst10\|alt_u_div:the_divider DIVIDE:inst10 " "Info: Elaborated megafunction instantiation \"DIVIDE:inst10\|alt_u_div:the_divider\", which is child of megafunction instantiation \"DIVIDE:inst10\"" {  } { { "divide.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/divide.tdf" 87 2 0 } } { "VGA-Camera-2006.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { -168 1648 1816 -64 "inst10" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00003 " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00003\"" {  } { { "alt_u_div.tdf" "\$00003" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_u_div.tdf" 193 37 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00003 DIVIDE:inst10 " "Info: Elaborated megafunction instantiation \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00003\", which is child of megafunction instantiation \"DIVIDE:inst10\"" {  } { { "alt_u_div.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_u_div.tdf" 193 37 0 } } { "VGA-Camera-2006.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { -168 1648 1816 -64 "inst10" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/student/Desktop/LatestVGA141112/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lkc DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00003\|add_sub_lkc:auto_generated " "Info: Elaborating entity \"add_sub_lkc\" for hierarchy \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00003\|add_sub_lkc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00005 " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00005\"" {  } { { "alt_u_div.tdf" "\$00005" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_u_div.tdf" 198 56 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00005 DIVIDE:inst10 " "Info: Elaborated megafunction instantiation \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00005\", which is child of megafunction instantiation \"DIVIDE:inst10\"" {  } { { "alt_u_div.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_u_div.tdf" 198 56 0 } } { "VGA-Camera-2006.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { -168 1648 1816 -64 "inst10" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/student/Desktop/LatestVGA141112/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mkc DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00005\|add_sub_mkc:auto_generated " "Info: Elaborating entity \"add_sub_mkc\" for hierarchy \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00005\|add_sub_mkc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00007 " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00007\"" {  } { { "alt_u_div.tdf" "\$00007" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_u_div.tdf" 198 56 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00007 DIVIDE:inst10 " "Info: Elaborated megafunction instantiation \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00007\", which is child of megafunction instantiation \"DIVIDE:inst10\"" {  } { { "alt_u_div.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_u_div.tdf" 198 56 0 } } { "VGA-Camera-2006.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { -168 1648 1816 -64 "inst10" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_nkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nkc " "Info: Found entity 1: add_sub_nkc" {  } { { "db/add_sub_nkc.tdf" "" { Text "C:/Users/student/Desktop/LatestVGA141112/db/add_sub_nkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_nkc DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00007\|add_sub_nkc:auto_generated " "Info: Elaborating entity \"add_sub_nkc\" for hierarchy \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00007\|add_sub_nkc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00009 " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00009\"" {  } { { "alt_u_div.tdf" "\$00009" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_u_div.tdf" 198 56 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00009 DIVIDE:inst10 " "Info: Elaborated megafunction instantiation \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00009\", which is child of megafunction instantiation \"DIVIDE:inst10\"" {  } { { "alt_u_div.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_u_div.tdf" 198 56 0 } } { "VGA-Camera-2006.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { -168 1648 1816 -64 "inst10" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_okc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_okc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_okc " "Info: Found entity 1: add_sub_okc" {  } { { "db/add_sub_okc.tdf" "" { Text "C:/Users/student/Desktop/LatestVGA141112/db/add_sub_okc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_okc DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00009\|add_sub_okc:auto_generated " "Info: Elaborating entity \"add_sub_okc\" for hierarchy \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00009\|add_sub_okc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00011 " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00011\"" {  } { { "alt_u_div.tdf" "\$00011" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_u_div.tdf" 198 56 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00011 DIVIDE:inst10 " "Info: Elaborated megafunction instantiation \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00011\", which is child of megafunction instantiation \"DIVIDE:inst10\"" {  } { { "alt_u_div.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_u_div.tdf" 198 56 0 } } { "VGA-Camera-2006.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { -168 1648 1816 -64 "inst10" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_pkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pkc " "Info: Found entity 1: add_sub_pkc" {  } { { "db/add_sub_pkc.tdf" "" { Text "C:/Users/student/Desktop/LatestVGA141112/db/add_sub_pkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pkc DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00011\|add_sub_pkc:auto_generated " "Info: Elaborating entity \"add_sub_pkc\" for hierarchy \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00011\|add_sub_pkc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00013 " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00013\"" {  } { { "alt_u_div.tdf" "\$00013" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_u_div.tdf" 198 56 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00013 DIVIDE:inst10 " "Info: Elaborated megafunction instantiation \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00013\", which is child of megafunction instantiation \"DIVIDE:inst10\"" {  } { { "alt_u_div.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_u_div.tdf" 198 56 0 } } { "VGA-Camera-2006.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { -168 1648 1816 -64 "inst10" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_qkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qkc " "Info: Found entity 1: add_sub_qkc" {  } { { "db/add_sub_qkc.tdf" "" { Text "C:/Users/student/Desktop/LatestVGA141112/db/add_sub_qkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qkc DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00013\|add_sub_qkc:auto_generated " "Info: Elaborating entity \"add_sub_qkc\" for hierarchy \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00013\|add_sub_qkc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00015 " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00015\"" {  } { { "alt_u_div.tdf" "\$00015" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_u_div.tdf" 198 56 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00015 DIVIDE:inst10 " "Info: Elaborated megafunction instantiation \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00015\", which is child of megafunction instantiation \"DIVIDE:inst10\"" {  } { { "alt_u_div.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_u_div.tdf" 198 56 0 } } { "VGA-Camera-2006.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { -168 1648 1816 -64 "inst10" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_rkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rkc " "Info: Found entity 1: add_sub_rkc" {  } { { "db/add_sub_rkc.tdf" "" { Text "C:/Users/student/Desktop/LatestVGA141112/db/add_sub_rkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rkc DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00015\|add_sub_rkc:auto_generated " "Info: Elaborating entity \"add_sub_rkc\" for hierarchy \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00015\|add_sub_rkc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00017 " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00017\"" {  } { { "alt_u_div.tdf" "\$00017" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_u_div.tdf" 198 56 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00017 DIVIDE:inst10 " "Info: Elaborated megafunction instantiation \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00017\", which is child of megafunction instantiation \"DIVIDE:inst10\"" {  } { { "alt_u_div.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_u_div.tdf" 198 56 0 } } { "VGA-Camera-2006.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { -168 1648 1816 -64 "inst10" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_skc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_skc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_skc " "Info: Found entity 1: add_sub_skc" {  } { { "db/add_sub_skc.tdf" "" { Text "C:/Users/student/Desktop/LatestVGA141112/db/add_sub_skc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_skc DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00017\|add_sub_skc:auto_generated " "Info: Elaborating entity \"add_sub_skc\" for hierarchy \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00017\|add_sub_skc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00019 " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00019\"" {  } { { "alt_u_div.tdf" "\$00019" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_u_div.tdf" 198 56 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00019 DIVIDE:inst10 " "Info: Elaborated megafunction instantiation \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00019\", which is child of megafunction instantiation \"DIVIDE:inst10\"" {  } { { "alt_u_div.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_u_div.tdf" 198 56 0 } } { "VGA-Camera-2006.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { -168 1648 1816 -64 "inst10" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_tkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tkc " "Info: Found entity 1: add_sub_tkc" {  } { { "db/add_sub_tkc.tdf" "" { Text "C:/Users/student/Desktop/LatestVGA141112/db/add_sub_tkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_tkc DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00019\|add_sub_tkc:auto_generated " "Info: Elaborating entity \"add_sub_tkc\" for hierarchy \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00019\|add_sub_tkc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00021 " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00021\"" {  } { { "alt_u_div.tdf" "\$00021" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_u_div.tdf" 198 56 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00021 DIVIDE:inst10 " "Info: Elaborated megafunction instantiation \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00021\", which is child of megafunction instantiation \"DIVIDE:inst10\"" {  } { { "alt_u_div.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_u_div.tdf" 198 56 0 } } { "VGA-Camera-2006.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { -168 1648 1816 -64 "inst10" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5mc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_5mc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5mc " "Info: Found entity 1: add_sub_5mc" {  } { { "db/add_sub_5mc.tdf" "" { Text "C:/Users/student/Desktop/LatestVGA141112/db/add_sub_5mc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_5mc DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00021\|add_sub_5mc:auto_generated " "Info: Elaborating entity \"add_sub_5mc\" for hierarchy \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00021\|add_sub_5mc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00023 " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00023\"" {  } { { "alt_u_div.tdf" "\$00023" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_u_div.tdf" 198 56 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00023 DIVIDE:inst10 " "Info: Elaborated megafunction instantiation \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00023\", which is child of megafunction instantiation \"DIVIDE:inst10\"" {  } { { "alt_u_div.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_u_div.tdf" 198 56 0 } } { "VGA-Camera-2006.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { -168 1648 1816 -64 "inst10" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6mc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_6mc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6mc " "Info: Found entity 1: add_sub_6mc" {  } { { "db/add_sub_6mc.tdf" "" { Text "C:/Users/student/Desktop/LatestVGA141112/db/add_sub_6mc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_6mc DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00023\|add_sub_6mc:auto_generated " "Info: Elaborating entity \"add_sub_6mc\" for hierarchy \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00023\|add_sub_6mc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00025 " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00025\"" {  } { { "alt_u_div.tdf" "\$00025" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_u_div.tdf" 198 56 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00025 DIVIDE:inst10 " "Info: Elaborated megafunction instantiation \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00025\", which is child of megafunction instantiation \"DIVIDE:inst10\"" {  } { { "alt_u_div.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_u_div.tdf" 198 56 0 } } { "VGA-Camera-2006.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { -168 1648 1816 -64 "inst10" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7mc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_7mc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7mc " "Info: Found entity 1: add_sub_7mc" {  } { { "db/add_sub_7mc.tdf" "" { Text "C:/Users/student/Desktop/LatestVGA141112/db/add_sub_7mc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7mc DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00025\|add_sub_7mc:auto_generated " "Info: Elaborating entity \"add_sub_7mc\" for hierarchy \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00025\|add_sub_7mc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00027 " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00027\"" {  } { { "alt_u_div.tdf" "\$00027" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_u_div.tdf" 198 56 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00027 DIVIDE:inst10 " "Info: Elaborated megafunction instantiation \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00027\", which is child of megafunction instantiation \"DIVIDE:inst10\"" {  } { { "alt_u_div.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_u_div.tdf" 198 56 0 } } { "VGA-Camera-2006.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { -168 1648 1816 -64 "inst10" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8mc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_8mc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8mc " "Info: Found entity 1: add_sub_8mc" {  } { { "db/add_sub_8mc.tdf" "" { Text "C:/Users/student/Desktop/LatestVGA141112/db/add_sub_8mc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8mc DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00027\|add_sub_8mc:auto_generated " "Info: Elaborating entity \"add_sub_8mc\" for hierarchy \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00027\|add_sub_8mc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00029 " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00029\"" {  } { { "alt_u_div.tdf" "\$00029" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_u_div.tdf" 198 56 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00029 DIVIDE:inst10 " "Info: Elaborated megafunction instantiation \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00029\", which is child of megafunction instantiation \"DIVIDE:inst10\"" {  } { { "alt_u_div.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_u_div.tdf" 198 56 0 } } { "VGA-Camera-2006.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { -168 1648 1816 -64 "inst10" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9mc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_9mc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9mc " "Info: Found entity 1: add_sub_9mc" {  } { { "db/add_sub_9mc.tdf" "" { Text "C:/Users/student/Desktop/LatestVGA141112/db/add_sub_9mc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_9mc DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00029\|add_sub_9mc:auto_generated " "Info: Elaborating entity \"add_sub_9mc\" for hierarchy \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00029\|add_sub_9mc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00031 " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00031\"" {  } { { "alt_u_div.tdf" "\$00031" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_u_div.tdf" 198 56 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00031 DIVIDE:inst10 " "Info: Elaborated megafunction instantiation \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00031\", which is child of megafunction instantiation \"DIVIDE:inst10\"" {  } { { "alt_u_div.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_u_div.tdf" 198 56 0 } } { "VGA-Camera-2006.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { -168 1648 1816 -64 "inst10" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_amc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_amc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_amc " "Info: Found entity 1: add_sub_amc" {  } { { "db/add_sub_amc.tdf" "" { Text "C:/Users/student/Desktop/LatestVGA141112/db/add_sub_amc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_amc DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00031\|add_sub_amc:auto_generated " "Info: Elaborating entity \"add_sub_amc\" for hierarchy \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00031\|add_sub_amc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00033 " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00033\"" {  } { { "alt_u_div.tdf" "\$00033" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_u_div.tdf" 198 56 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00033 DIVIDE:inst10 " "Info: Elaborated megafunction instantiation \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00033\", which is child of megafunction instantiation \"DIVIDE:inst10\"" {  } { { "alt_u_div.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_u_div.tdf" 198 56 0 } } { "VGA-Camera-2006.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { -168 1648 1816 -64 "inst10" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bmc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_bmc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bmc " "Info: Found entity 1: add_sub_bmc" {  } { { "db/add_sub_bmc.tdf" "" { Text "C:/Users/student/Desktop/LatestVGA141112/db/add_sub_bmc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bmc DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00033\|add_sub_bmc:auto_generated " "Info: Elaborating entity \"add_sub_bmc\" for hierarchy \"DIVIDE:inst10\|alt_u_div:the_divider\|lpm_add_sub:\$00033\|add_sub_bmc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_denom bit_denom:inst12 " "Info: Elaborating entity \"bit_denom\" for hierarchy \"bit_denom:inst12\"" {  } { { "VGA-Camera-2006.bdf" "inst12" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { -56 1392 1576 40 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "denominator denom.vhd(10) " "Warning (10540): VHDL Signal Declaration warning at denom.vhd(10): used explicit default value for signal \"denominator\" because signal was never assigned a value" {  } { { "denom.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/denom.vhd" 10 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "altaccumulate0.vhd 2 1 " "Warning: Using design file altaccumulate0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altaccumulate0-SYN " "Info: Found design unit 1: altaccumulate0-SYN" {  } { { "altaccumulate0.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/altaccumulate0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altaccumulate0 " "Info: Found entity 1: altaccumulate0" {  } { { "altaccumulate0.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/altaccumulate0.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altaccumulate0 altaccumulate0:inst2 " "Info: Elaborating entity \"altaccumulate0\" for hierarchy \"altaccumulate0:inst2\"" {  } { { "VGA-Camera-2006.bdf" "inst2" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { -192 1296 1536 -72 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altaccumulate altaccumulate0:inst2\|altaccumulate:altaccumulate_component " "Info: Elaborating entity \"altaccumulate\" for hierarchy \"altaccumulate0:inst2\|altaccumulate:altaccumulate_component\"" {  } { { "altaccumulate0.vhd" "altaccumulate_component" { Text "C:/Users/student/Desktop/LatestVGA141112/altaccumulate0.vhd" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altaccumulate0:inst2\|altaccumulate:altaccumulate_component " "Info: Elaborated megafunction instantiation \"altaccumulate0:inst2\|altaccumulate:altaccumulate_component\"" {  } { { "altaccumulate0.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/altaccumulate0.vhd" 80 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altaccumulate0:inst2\|altaccumulate:altaccumulate_component " "Info: Instantiated megafunction \"altaccumulate0:inst2\|altaccumulate:altaccumulate_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altaccumulate " "Info: Parameter \"lpm_type\" = \"altaccumulate\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_in 8 " "Info: Parameter \"width_in\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_out 16 " "Info: Parameter \"width_out\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altaccumulate0.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/altaccumulate0.vhd" 80 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/accum_jsf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/accum_jsf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 accum_jsf " "Info: Found entity 1: accum_jsf" {  } { { "db/accum_jsf.tdf" "" { Text "C:/Users/student/Desktop/LatestVGA141112/db/accum_jsf.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accum_jsf altaccumulate0:inst2\|altaccumulate:altaccumulate_component\|accum_jsf:accum_cell " "Info: Elaborating entity \"accum_jsf\" for hierarchy \"altaccumulate0:inst2\|altaccumulate:altaccumulate_component\|accum_jsf:accum_cell\"" {  } { { "altaccumulate.tdf" "accum_cell" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altaccumulate.tdf" 87 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff1 lpm_dff1:inst5 " "Info: Elaborating entity \"lpm_dff1\" for hierarchy \"lpm_dff1:inst5\"" {  } { { "VGA-Camera-2006.bdf" "inst5" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { -232 704 848 -136 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_dff1:inst5\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"lpm_dff1:inst5\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff1.vhd" "lpm_ff_component" { Text "C:/Users/student/Desktop/LatestVGA141112/lpm_dff1.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_dff1:inst5\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"lpm_dff1:inst5\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff1.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/lpm_dff1.vhd" 73 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_dff1:inst5\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"lpm_dff1:inst5\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff1.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/lpm_dff1.vhd" 73 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4t14.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4t14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4t14 " "Info: Found entity 1: altsyncram_4t14" {  } { { "db/altsyncram_4t14.tdf" "" { Text "C:/Users/student/Desktop/LatestVGA141112/db/altsyncram_4t14.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_chq1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_chq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_chq1 " "Info: Found entity 1: altsyncram_chq1" {  } { { "db/altsyncram_chq1.tdf" "" { Text "C:/Users/student/Desktop/LatestVGA141112/db/altsyncram_chq1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_eoc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_eoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_eoc " "Info: Found entity 1: mux_eoc" {  } { { "db/mux_eoc.tdf" "" { Text "C:/Users/student/Desktop/LatestVGA141112/db/mux_eoc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Info: Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "C:/Users/student/Desktop/LatestVGA141112/db/decode_rqf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_idi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_idi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_idi " "Info: Found entity 1: cntr_idi" {  } { { "db/cntr_idi.tdf" "" { Text "C:/Users/student/Desktop/LatestVGA141112/db/cntr_idi.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_bcc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_bcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_bcc " "Info: Found entity 1: cmpr_bcc" {  } { { "db/cmpr_bcc.tdf" "" { Text "C:/Users/student/Desktop/LatestVGA141112/db/cmpr_bcc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v1j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_v1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v1j " "Info: Found entity 1: cntr_v1j" {  } { { "db/cntr_v1j.tdf" "" { Text "C:/Users/student/Desktop/LatestVGA141112/db/cntr_v1j.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ci.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_1ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ci " "Info: Found entity 1: cntr_1ci" {  } { { "db/cntr_1ci.tdf" "" { Text "C:/Users/student/Desktop/LatestVGA141112/db/cntr_1ci.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Info: Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "C:/Users/student/Desktop/LatestVGA141112/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Info: Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/student/Desktop/LatestVGA141112/db/cntr_gui.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Info: Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "C:/Users/student/Desktop/LatestVGA141112/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Info: Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 0 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "SyncProcessor:inst\|Mux8 " "Warning: Found clock multiplexer SyncProcessor:inst\|Mux8" {  } { { "SyncProcessor.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/SyncProcessor.vhd" 178 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "SyncProcessor:inst\|Mux7 " "Warning: Found clock multiplexer SyncProcessor:inst\|Mux7" {  } { { "SyncProcessor.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/SyncProcessor.vhd" 178 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "SyncProcessor:inst\|Mux1 " "Warning: Found clock multiplexer SyncProcessor:inst\|Mux1" {  } { { "SyncProcessor.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/SyncProcessor.vhd" 127 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LED_mov:inst20\|AvULow\[0\] LED_mov:inst20\|AvUHigh\[0\] " "Info: Duplicate LATCH primitive \"LED_mov:inst20\|AvULow\[0\]\" merged with LATCH primitive \"LED_mov:inst20\|AvUHigh\[0\]\"" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LED_mov:inst20\|AvULow\[1\] LED_mov:inst20\|AvUHigh\[1\] " "Info: Duplicate LATCH primitive \"LED_mov:inst20\|AvULow\[1\]\" merged with LATCH primitive \"LED_mov:inst20\|AvUHigh\[1\]\"" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LED_mov:inst20\|AvULow\[13\] LED_mov:inst20\|AvULow\[12\] " "Info: Duplicate LATCH primitive \"LED_mov:inst20\|AvULow\[13\]\" merged with LATCH primitive \"LED_mov:inst20\|AvULow\[12\]\"" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LED_mov:inst20\|AvULow\[14\] LED_mov:inst20\|AvULow\[12\] " "Info: Duplicate LATCH primitive \"LED_mov:inst20\|AvULow\[14\]\" merged with LATCH primitive \"LED_mov:inst20\|AvULow\[12\]\"" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LED_mov:inst20\|AvULow\[15\] LED_mov:inst20\|AvULow\[12\] " "Info: Duplicate LATCH primitive \"LED_mov:inst20\|AvULow\[15\]\" merged with LATCH primitive \"LED_mov:inst20\|AvULow\[12\]\"" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED6 GND " "Warning (13410): Pin \"LED6\" is stuck at GND" {  } { { "VGA-Camera-2006.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { -80 2912 3088 -64 "LED6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2 GND " "Warning (13410): Pin \"LED2\" is stuck at GND" {  } { { "VGA-Camera-2006.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { -192 2824 3000 -176 "LED2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LED4 GND " "Warning (13410): Pin \"LED4\" is stuck at GND" {  } { { "VGA-Camera-2006.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { 96 2832 3008 112 "LED4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LED5 GND " "Warning (13410): Pin \"LED5\" is stuck at GND" {  } { { "VGA-Camera-2006.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { -40 2912 3088 -24 "LED5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "D5_ALBot GND " "Warning (13410): Pin \"D5_ALBot\" is stuck at GND" {  } { { "VGA-Camera-2006.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { -456 1488 1664 -440 "D5_ALBot" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "D4_ALBot GND " "Warning (13410): Pin \"D4_ALBot\" is stuck at GND" {  } { { "VGA-Camera-2006.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { -440 1488 1664 -424 "D4_ALBot" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "D3_ALBot GND " "Warning (13410): Pin \"D3_ALBot\" is stuck at GND" {  } { { "VGA-Camera-2006.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { -424 1488 1664 -408 "D3_ALBot" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "D2_ALBot GND " "Warning (13410): Pin \"D2_ALBot\" is stuck at GND" {  } { { "VGA-Camera-2006.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { -408 1488 1664 -392 "D2_ALBot" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "D1_ALBot GND " "Warning (13410): Pin \"D1_ALBot\" is stuck at GND" {  } { { "VGA-Camera-2006.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { -392 1488 1664 -376 "D1_ALBot" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "D0_ALBot GND " "Warning (13410): Pin \"D0_ALBot\" is stuck at GND" {  } { { "VGA-Camera-2006.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { -376 1488 1664 -360 "D0_ALBot" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LED3 GND " "Warning (13410): Pin \"LED3\" is stuck at GND" {  } { { "VGA-Camera-2006.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { -208 2824 3000 -192 "LED3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Critical Warning: Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 0 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 231 " "Info: Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 231 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 0 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2868 " "Info: Implemented 2868 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Info: Implemented 21 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2711 " "Info: Implemented 2711 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "117 " "Info: Implemented 117 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "347 " "Info: Peak virtual memory: 347 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 09 16:39:55 2012 " "Info: Processing ended: Fri Nov 09 16:39:55 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Info: Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Info: Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 09 16:39:56 2012 " "Info: Processing started: Fri Nov 09 16:39:56 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VGA-Camera-2006 -c VGA-Camera-2006 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off VGA-Camera-2006 -c VGA-Camera-2006" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Critical Warning: Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 0 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGA-Camera-2006 EP2C8T144C7 " "Info: Selected device EP2C8T144C7 for design \"VGA-Camera-2006\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144C7 " "Info: Device EP2C5T144C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/LatestVGA141112/" { { 0 { 0 ""} 0 8303 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/LatestVGA141112/" { { 0 { 0 ""} 0 8304 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 76 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 76" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/LatestVGA141112/" { { 0 { 0 ""} 0 8305 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 35 " "Critical Warning: No exact pin location assignment(s) for 2 pins of 35 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sysCL-50MHz_out " "Info: Pin sysCL-50MHz_out not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { sysCL-50MHz_out } } } { "VGA-Camera-2006.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { 1056 256 441 1072 "sysCL-50MHz_out" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysCL-50MHz_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/LatestVGA141112/" { { 0 { 0 ""} 0 195 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sysCLK-50MHz " "Info: Pin sysCLK-50MHz not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { sysCLK-50MHz } } } { "VGA-Camera-2006.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { 1056 -32 136 1072 "sysCLK-50MHz" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysCLK-50MHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/LatestVGA141112/" { { 0 { 0 ""} 0 196 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst20\|AvUHigh\[0\]\|combout " "Warning: Node \"inst20\|AvUHigh\[0\]\|combout\" is a latch" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst20\|AvUHigh\[1\]\|combout " "Warning: Node \"inst20\|AvUHigh\[1\]\|combout\" is a latch" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst20\|AvULow\[2\]\|combout " "Warning: Node \"inst20\|AvULow\[2\]\|combout\" is a latch" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst20\|AvULow\[3\]\|combout " "Warning: Node \"inst20\|AvULow\[3\]\|combout\" is a latch" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst20\|AvULow\[4\]\|combout " "Warning: Node \"inst20\|AvULow\[4\]\|combout\" is a latch" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst20\|AvULow\[5\]\|combout " "Warning: Node \"inst20\|AvULow\[5\]\|combout\" is a latch" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst20\|AvULow\[6\]\|combout " "Warning: Node \"inst20\|AvULow\[6\]\|combout\" is a latch" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst20\|AvULow\[7\]\|combout " "Warning: Node \"inst20\|AvULow\[7\]\|combout\" is a latch" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst20\|AvUHigh\[2\]\|combout " "Warning: Node \"inst20\|AvUHigh\[2\]\|combout\" is a latch" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst20\|AvUHigh\[3\]\|combout " "Warning: Node \"inst20\|AvUHigh\[3\]\|combout\" is a latch" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst20\|AvUHigh\[4\]\|combout " "Warning: Node \"inst20\|AvUHigh\[4\]\|combout\" is a latch" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst20\|AvUHigh\[5\]\|combout " "Warning: Node \"inst20\|AvUHigh\[5\]\|combout\" is a latch" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst20\|AvUHigh\[6\]\|combout " "Warning: Node \"inst20\|AvUHigh\[6\]\|combout\" is a latch" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst20\|AvUHigh\[7\]\|combout " "Warning: Node \"inst20\|AvUHigh\[7\]\|combout\" is a latch" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst20\|AvULow\[8\]\|combout " "Warning: Node \"inst20\|AvULow\[8\]\|combout\" is a latch" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst20\|AvULow\[9\]\|combout " "Warning: Node \"inst20\|AvULow\[9\]\|combout\" is a latch" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst20\|AvULow\[10\]\|combout " "Warning: Node \"inst20\|AvULow\[10\]\|combout\" is a latch" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst20\|AvULow\[11\]\|combout " "Warning: Node \"inst20\|AvULow\[11\]\|combout\" is a latch" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst20\|AvULow\[12\]\|combout " "Warning: Node \"inst20\|AvULow\[12\]\|combout\" is a latch" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst20\|AvUHigh\[10\]\|combout " "Warning: Node \"inst20\|AvUHigh\[10\]\|combout\" is a latch" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst20\|AvUHigh\[11\]\|combout " "Warning: Node \"inst20\|AvUHigh\[11\]\|combout\" is a latch" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst20\|AvUHigh\[8\]\|combout " "Warning: Node \"inst20\|AvUHigh\[8\]\|combout\" is a latch" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst20\|AvUHigh\[9\]\|combout " "Warning: Node \"inst20\|AvUHigh\[9\]\|combout\" is a latch" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA-Camera-2006.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'VGA-Camera-2006.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "D7_1 " "Warning: Node: D7_1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "D7_2 " "Warning: Node: D7_2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SyncProcessor:inst\|YUV_Cstate\[0\] " "Warning: Node: SyncProcessor:inst\|YUV_Cstate\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SlowCounter:inst1\|Ctemp " "Warning: Node: SlowCounter:inst1\|Ctemp was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "debouncer:inst13\|cnt\[0\] " "Warning: Node: debouncer:inst13\|cnt\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "D6_1 " "Warning: Node: D6_1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "debouncer:inst13\|u3 " "Warning: Node: debouncer:inst13\|u3 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "debouncer:inst13\|u2 " "Warning: Node: debouncer:inst13\|u2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SyncProcessor:inst\|u4 " "Warning: Node: SyncProcessor:inst\|u4 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SyncProcessor:inst\|RowCounter\[0\] " "Warning: Node: SyncProcessor:inst\|RowCounter\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Info: Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info:  100.000 altera_reserved_tck" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "D6_1  " "Info: Promoted node D6_1 " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[1\] " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[1\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 1055 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/LatestVGA141112/" { { 0 { 0 ""} 0 3862 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { D6_1 } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "D6_1" } } } } { "VGA-Camera-2006.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { 416 -40 128 432 "D6_1" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D6_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/LatestVGA141112/" { { 0 { 0 ""} 0 176 5593 6598 0}  }  } }  } 0 0 "Promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "D6_1 Global Clock " "Info: Pin D6_1 drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { D6_1 } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "D6_1" } } } } { "VGA-Camera-2006.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { 416 -40 128 432 "D6_1" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D6_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/LatestVGA141112/" { { 0 { 0 ""} 0 176 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "D7_1  " "Info: Promoted node D7_1 " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[0\] " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[0\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 1055 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/LatestVGA141112/" { { 0 { 0 ""} 0 3728 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[2\] " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[2\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 1055 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/LatestVGA141112/" { { 0 { 0 ""} 0 3863 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { D7_1 } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "D7_1" } } } } { "VGA-Camera-2006.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { 448 -40 128 464 "D7_1" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/LatestVGA141112/" { { 0 { 0 ""} 0 180 5593 6598 0}  }  } }  } 0 0 "Promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "D7_1 Global Clock " "Info: Pin D7_1 drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { D7_1 } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "D7_1" } } } } { "VGA-Camera-2006.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { 448 -40 128 464 "D7_1" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/LatestVGA141112/" { { 0 { 0 ""} 0 180 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "D7_2  " "Info: Promoted node D7_2 " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { D7_2 } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "D7_2" } } } } { "VGA-Camera-2006.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { 376 -40 128 392 "D7_2" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/LatestVGA141112/" { { 0 { 0 ""} 0 179 5593 6598 0}  }  } }  } 0 0 "Promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "D7_2 Global Clock " "Info: Pin D7_2 drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { D7_2 } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "D7_2" } } } } { "VGA-Camera-2006.bdf" "" { Schematic "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.bdf" { { 376 -40 128 392 "D7_2" "" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/LatestVGA141112/" { { 0 { 0 ""} 0 179 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/LatestVGA141112/" { { 0 { 0 ""} 0 1918 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SyncProcessor:inst\|Mux7  " "Info: Automatically promoted node SyncProcessor:inst\|Mux7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Destination node lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[7\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[7\]" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/LatestVGA141112/" { { 0 { 0 ""} 0 91 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Destination node lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[6\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[6\]" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/LatestVGA141112/" { { 0 { 0 ""} 0 92 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Destination node lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[5\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[5\]" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/LatestVGA141112/" { { 0 { 0 ""} 0 93 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Destination node lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[4\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[4\]" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/LatestVGA141112/" { { 0 { 0 ""} 0 94 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Destination node lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[3\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[3\]" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/LatestVGA141112/" { { 0 { 0 ""} 0 95 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Destination node lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\]" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/LatestVGA141112/" { { 0 { 0 ""} 0 96 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Destination node lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[1\]" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/LatestVGA141112/" { { 0 { 0 ""} 0 97 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Destination node lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\]" } } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/LatestVGA141112/" { { 0 { 0 ""} 0 98 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[75\] " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[75\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 1055 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[75] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/LatestVGA141112/" { { 0 { 0 ""} 0 3936 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "SyncProcessor.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/SyncProcessor.vhd" 178 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SyncProcessor:inst|Mux7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/LatestVGA141112/" { { 0 { 0 ""} 0 658 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debouncer:inst13\|Aclr~0  " "Info: Automatically promoted node debouncer:inst13\|Aclr~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[67\] " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[67\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 1055 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[67] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/LatestVGA141112/" { { 0 { 0 ""} 0 3815 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[69\] " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[69\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 1055 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[69] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/LatestVGA141112/" { { 0 { 0 ""} 0 3930 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Debouncer.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/Debouncer.vhd" 12 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debouncer:inst13|Aclr~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/LatestVGA141112/" { { 0 { 0 ""} 0 1375 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SyncProcessor:inst\|Mux8  " "Info: Automatically promoted node SyncProcessor:inst\|Mux8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Destination node lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[7\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/LatestVGA141112/" { { 0 { 0 ""} 0 666 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Destination node lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[6\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/LatestVGA141112/" { { 0 { 0 ""} 0 667 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Destination node lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[5\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/LatestVGA141112/" { { 0 { 0 ""} 0 668 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Destination node lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[4\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/LatestVGA141112/" { { 0 { 0 ""} 0 669 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Destination node lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[3\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/LatestVGA141112/" { { 0 { 0 ""} 0 670 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Destination node lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[2\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/LatestVGA141112/" { { 0 { 0 ""} 0 671 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Destination node lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/LatestVGA141112/" { { 0 { 0 ""} 0 672 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Destination node lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[0\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/LatestVGA141112/" { { 0 { 0 ""} 0 673 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "SyncProcessor.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/SyncProcessor.vhd" 178 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SyncProcessor:inst|Mux8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/LatestVGA141112/" { { 0 { 0 ""} 0 659 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SlowCounter:inst1\|Ctemp  " "Info: Automatically promoted node SlowCounter:inst1\|Ctemp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SlowCounter:inst1\|Ctemp~1 " "Info: Destination node SlowCounter:inst1\|Ctemp~1" {  } { { "Slowcounter.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/Slowcounter.vhd" 30 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SlowCounter:inst1|Ctemp~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/LatestVGA141112/" { { 0 { 0 ""} 0 1865 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Slowcounter.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/Slowcounter.vhd" 30 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SlowCounter:inst1|Ctemp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/student/Desktop/LatestVGA141112/" { { 0 { 0 ""} 0 611 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 1 1 0 " "Info: Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 1 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 14 7 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  7 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 12 11 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 12 total pin(s) used --  11 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 6 15 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  15 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 8 16 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Info: Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X11_Y10 X22_Y19 " "Info: Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.fit.smsg " "Info: Generated suppressed messages file C:/Users/student/Desktop/LatestVGA141112/VGA-Camera-2006.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 38 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "383 " "Info: Peak virtual memory: 383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 09 16:40:17 2012 " "Info: Processing ended: Fri Nov 09 16:40:17 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Info: Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 09 16:40:18 2012 " "Info: Processing started: Fri Nov 09 16:40:18 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VGA-Camera-2006 -c VGA-Camera-2006 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off VGA-Camera-2006 -c VGA-Camera-2006" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 09 16:40:18 2012 " "Info: Processing started: Fri Nov 09 16:40:18 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGA-Camera-2006 -c VGA-Camera-2006 " "Info: Command: quartus_sta VGA-Camera-2006 -c VGA-Camera-2006" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Critical Warning: Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 0 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst20\|AvUHigh\[0\]\|combout " "Warning: Node \"inst20\|AvUHigh\[0\]\|combout\" is a latch" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst20\|AvUHigh\[1\]\|combout " "Warning: Node \"inst20\|AvUHigh\[1\]\|combout\" is a latch" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst20\|AvULow\[2\]\|combout " "Warning: Node \"inst20\|AvULow\[2\]\|combout\" is a latch" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst20\|AvULow\[3\]\|combout " "Warning: Node \"inst20\|AvULow\[3\]\|combout\" is a latch" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst20\|AvULow\[4\]\|combout " "Warning: Node \"inst20\|AvULow\[4\]\|combout\" is a latch" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst20\|AvULow\[5\]\|combout " "Warning: Node \"inst20\|AvULow\[5\]\|combout\" is a latch" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst20\|AvULow\[6\]\|combout " "Warning: Node \"inst20\|AvULow\[6\]\|combout\" is a latch" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst20\|AvULow\[7\]\|combout " "Warning: Node \"inst20\|AvULow\[7\]\|combout\" is a latch" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst20\|AvUHigh\[2\]\|combout " "Warning: Node \"inst20\|AvUHigh\[2\]\|combout\" is a latch" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst20\|AvUHigh\[3\]\|combout " "Warning: Node \"inst20\|AvUHigh\[3\]\|combout\" is a latch" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst20\|AvUHigh\[4\]\|combout " "Warning: Node \"inst20\|AvUHigh\[4\]\|combout\" is a latch" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst20\|AvUHigh\[5\]\|combout " "Warning: Node \"inst20\|AvUHigh\[5\]\|combout\" is a latch" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst20\|AvUHigh\[6\]\|combout " "Warning: Node \"inst20\|AvUHigh\[6\]\|combout\" is a latch" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst20\|AvUHigh\[7\]\|combout " "Warning: Node \"inst20\|AvUHigh\[7\]\|combout\" is a latch" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst20\|AvULow\[11\]\|combout " "Warning: Node \"inst20\|AvULow\[11\]\|combout\" is a latch" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst20\|AvULow\[8\]\|combout " "Warning: Node \"inst20\|AvULow\[8\]\|combout\" is a latch" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst20\|AvULow\[9\]\|combout " "Warning: Node \"inst20\|AvULow\[9\]\|combout\" is a latch" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst20\|AvULow\[10\]\|combout " "Warning: Node \"inst20\|AvULow\[10\]\|combout\" is a latch" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst20\|AvULow\[12\]\|combout " "Warning: Node \"inst20\|AvULow\[12\]\|combout\" is a latch" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst20\|AvUHigh\[8\]\|combout " "Warning: Node \"inst20\|AvUHigh\[8\]\|combout\" is a latch" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst20\|AvUHigh\[11\]\|combout " "Warning: Node \"inst20\|AvUHigh\[11\]\|combout\" is a latch" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst20\|AvUHigh\[10\]\|combout " "Warning: Node \"inst20\|AvUHigh\[10\]\|combout\" is a latch" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst20\|AvUHigh\[9\]\|combout " "Warning: Node \"inst20\|AvUHigh\[9\]\|combout\" is a latch" {  } { { "led.vhd" "" { Text "C:/Users/student/Desktop/LatestVGA141112/led.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Critical Warning: Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 0 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA-Camera-2006.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'VGA-Camera-2006.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "D7_1 " "Warning: Node: D7_1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "D7_2 " "Warning: Node: D7_2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SyncProcessor:inst\|YUV_Cstate\[0\] " "Warning: Node: SyncProcessor:inst\|YUV_Cstate\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "D6_1 " "Warning: Node: D6_1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SlowCounter:inst1\|Ctemp " "Warning: Node: SlowCounter:inst1\|Ctemp was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "debouncer:inst13\|cnt\[0\] " "Warning: Node: debouncer:inst13\|cnt\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "debouncer:inst13\|u3 " "Warning: Node: debouncer:inst13\|u3 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "debouncer:inst13\|u2 " "Warning: Node: debouncer:inst13\|u2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SyncProcessor:inst\|u4 " "Warning: Node: SyncProcessor:inst\|u4 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SyncProcessor:inst\|RowCounter\[0\] " "Warning: Node: SyncProcessor:inst\|RowCounter\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "Info: No fmax paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "Info: No Setup paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "Info: No Hold paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.531 " "Info: Worst-case minimum pulse width slack is 97.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.531         0.000 altera_reserved_tck  " "Info:    97.531         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "272 " "Info: Peak virtual memory: 272 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 09 16:40:29 2012 " "Info: Processing ended: Fri Nov 09 16:40:29 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "D7_1 " "Warning: Node: D7_1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "D7_2 " "Warning: Node: D7_2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SyncProcessor:inst\|YUV_Cstate\[0\] " "Warning: Node: SyncProcessor:inst\|YUV_Cstate\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "D6_1 " "Warning: Node: D6_1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SlowCounter:inst1\|Ctemp " "Warning: Node: SlowCounter:inst1\|Ctemp was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "debouncer:inst13\|cnt\[0\] " "Warning: Node: debouncer:inst13\|cnt\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "debouncer:inst13\|u3 " "Warning: Node: debouncer:inst13\|u3 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "debouncer:inst13\|u2 " "Warning: Node: debouncer:inst13\|u2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SyncProcessor:inst\|u4 " "Warning: Node: SyncProcessor:inst\|u4 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SyncProcessor:inst\|RowCounter\[0\] " "Warning: Node: SyncProcessor:inst\|RowCounter\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "Info: No Setup paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "Info: No Hold paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Info: Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "Info:    97.778         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 46 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "289 " "Info: Peak virtual memory: 289 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 09 16:40:30 2012 " "Info: Processing ended: Fri Nov 09 16:40:30 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Warning" "WFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Warning: Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 0 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 118 s " "Info: Quartus II Full Compilation was successful. 0 errors, 118 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
