
*** Running vivado
    with args -log tlu_event_fifo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tlu_event_fifo.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source tlu_event_fifo.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1189.312 ; gain = 173.082 ; free physical = 131 ; free virtual = 15978
INFO: [Synth 8-638] synthesizing module 'tlu_event_fifo' [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.srcs/sources_1/ip/tlu_event_fifo/synth/tlu_event_fifo.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'tlu_event_fifo' (30#1) [/users/phpgb/workspace/myFirmware/AIDA/TLU_v1e/work/TLU_v1e.srcs/sources_1/ip/tlu_event_fifo/synth/tlu_event_fifo.vhd:77]
Finished RTL Elaboration : Time (s): cpu = 00:01:12 ; elapsed = 00:01:45 . Memory (MB): peak = 1404.148 ; gain = 387.918 ; free physical = 138 ; free virtual = 15783
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:12 ; elapsed = 00:01:46 . Memory (MB): peak = 1404.148 ; gain = 387.918 ; free physical = 137 ; free virtual = 15783
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1571.199 ; gain = 1.000 ; free physical = 132 ; free virtual = 15775
Finished Constraint Validation : Time (s): cpu = 00:01:24 ; elapsed = 00:02:13 . Memory (MB): peak = 1571.199 ; gain = 554.969 ; free physical = 132 ; free virtual = 15775
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:24 ; elapsed = 00:02:13 . Memory (MB): peak = 1571.199 ; gain = 554.969 ; free physical = 132 ; free virtual = 15776
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:24 ; elapsed = 00:02:13 . Memory (MB): peak = 1571.199 ; gain = 554.969 ; free physical = 132 ; free virtual = 15776
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:25 ; elapsed = 00:02:14 . Memory (MB): peak = 1571.199 ; gain = 554.969 ; free physical = 126 ; free virtual = 15770
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:02:16 . Memory (MB): peak = 1571.199 ; gain = 554.969 ; free physical = 128 ; free virtual = 15748
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:35 ; elapsed = 00:02:30 . Memory (MB): peak = 1571.199 ; gain = 554.969 ; free physical = 103 ; free virtual = 15729
Finished Timing Optimization : Time (s): cpu = 00:01:36 ; elapsed = 00:02:30 . Memory (MB): peak = 1571.199 ; gain = 554.969 ; free physical = 121 ; free virtual = 15724
Finished Technology Mapping : Time (s): cpu = 00:01:36 ; elapsed = 00:02:31 . Memory (MB): peak = 1571.199 ; gain = 554.969 ; free physical = 136 ; free virtual = 15709
Finished IO Insertion : Time (s): cpu = 00:01:36 ; elapsed = 00:02:32 . Memory (MB): peak = 1571.199 ; gain = 554.969 ; free physical = 135 ; free virtual = 15708
Finished Renaming Generated Instances : Time (s): cpu = 00:01:36 ; elapsed = 00:02:32 . Memory (MB): peak = 1571.199 ; gain = 554.969 ; free physical = 135 ; free virtual = 15708
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:37 ; elapsed = 00:02:32 . Memory (MB): peak = 1571.199 ; gain = 554.969 ; free physical = 135 ; free virtual = 15708
Finished Renaming Generated Ports : Time (s): cpu = 00:01:37 ; elapsed = 00:02:32 . Memory (MB): peak = 1571.199 ; gain = 554.969 ; free physical = 135 ; free virtual = 15708
Finished Handling Custom Attributes : Time (s): cpu = 00:01:37 ; elapsed = 00:02:32 . Memory (MB): peak = 1571.199 ; gain = 554.969 ; free physical = 135 ; free virtual = 15708
Finished Renaming Generated Nets : Time (s): cpu = 00:01:37 ; elapsed = 00:02:32 . Memory (MB): peak = 1571.199 ; gain = 554.969 ; free physical = 135 ; free virtual = 15708

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    16|
|2     |LUT1       |    28|
|3     |LUT2       |    68|
|4     |LUT3       |     8|
|5     |LUT4       |    45|
|6     |LUT5       |    16|
|7     |LUT6       |    40|
|8     |MUXCY      |    42|
|9     |RAMB18E1   |     1|
|10    |RAMB36E1   |     2|
|11    |RAMB36E1_1 |    12|
|12    |FDCE       |   222|
|13    |FDPE       |    28|
|14    |FDRE       |     6|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:37 ; elapsed = 00:02:32 . Memory (MB): peak = 1571.199 ; gain = 554.969 ; free physical = 135 ; free virtual = 15708
get_clocks: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1980.359 ; gain = 409.160 ; free physical = 106 ; free virtual = 15479
synth_design: Time (s): cpu = 00:01:36 ; elapsed = 00:02:33 . Memory (MB): peak = 1980.359 ; gain = 874.629 ; free physical = 131 ; free virtual = 15482
