# HDL_Syntax
Verilog and SystemVerilog syntax with Sublime Text 4

* Change color of disabled conditional compilation compiler directives

![sublime_syntax_preprocessor](https://user-images.githubusercontent.com/71039587/147876072-b89f28b0-25ce-4def-8d63-08376e92f064.gif)


# The repository owners are:
- Dawid Szulc dawidszulc094@gmail.com

# Instalation:
- Press ```CTRL``` + ```SHIFT``` + ```p```
- Select ```Package Control: Add Repository```
- Paste ```https://github.com/ToTamire/HDL_Syntax``` to input box wich appear on bottom
- Confirm with ```Enter```
- Press again ```CTRL``` + ```SHIFT``` + ```p```
- Select ```Package Control: Install Package```
- Select ```HDL_Syntax```

# Known issues:
- Preprocessor does not support \`elsif
- Preprocessor does not support code inside \`define
