// Seed: 1733846855
module module_0 (
    input wire id_0,
    input wire id_1,
    input tri id_2,
    output tri1 id_3,
    input tri0 id_4,
    output supply1 id_5,
    output wire id_6,
    input tri1 id_7,
    input tri id_8,
    output tri0 id_9
);
  id_11(
      1, 1 == 1 & 1'b0, 1'b0
  );
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input supply1 id_2,
    input uwire id_3,
    output tri0 id_4,
    output tri id_5,
    output tri1 id_6
);
  tri1 id_8;
  module_0(
      id_2, id_0, id_3, id_5, id_3, id_4, id_5, id_2, id_3, id_5
  );
  assign id_5 = 1;
  assign id_8 = 1 ? 1 : 1 == id_3;
endmodule
