#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Jan 24 10:52:04 2019
# Process ID: 2436
# Current directory: C:/Users/Gebruiker/Desktop/Oef_FPGA/Oef_17
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12964 C:\Users\Gebruiker\Desktop\Oef_FPGA\Oef_17\Oef_17.xpr
# Log file: C:/Users/Gebruiker/Desktop/Oef_FPGA/Oef_17/vivado.log
# Journal file: C:/Users/Gebruiker/Desktop/Oef_FPGA/Oef_17\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Gebruiker/Desktop/Oef_FPGA/Oef_17/Oef_17.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Gebruiker/Desktop/Oef_FPGA/ip_repo/PWM_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 772.008 ; gain = 102.402
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Gebruiker/Desktop/Oef_FPGA/Oef_17/Oef_17.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:user:PWM:1.0 - PWM_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Users/Gebruiker/Desktop/Oef_FPGA/Oef_17/Oef_17.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 889.734 ; gain = 105.785
launch_sdk -workspace C:/Users/Gebruiker/Desktop/Oef_FPGA/Oef_17/Oef_17.sdk -hwspec C:/Users/Gebruiker/Desktop/Oef_FPGA/Oef_17/Oef_17.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Gebruiker/Desktop/Oef_FPGA/Oef_17/Oef_17.sdk -hwspec C:/Users/Gebruiker/Desktop/Oef_FPGA/Oef_17/Oef_17.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 24 11:29:57 2019...
