// Seed: 1683124474
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    output supply0 id_2,
    input wor id_3,
    input tri0 id_4,
    input tri id_5
);
  assign id_2 = 1;
  if ({id_1}) assign id_2 = 1;
  assign id_0 = 1;
  wire id_7;
endmodule
module module_1 (
    output tri   id_0,
    input  wor   id_1,
    input  uwire id_2,
    input  tri0  id_3
);
  initial id_0 = id_2 - 1'd0;
  module_0(
      id_0, id_2, id_0, id_2, id_2, id_3
  );
  always id_0 = id_2;
endmodule
