# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../UnidadControl.srcs/sources_1/new/Condicion.vhd" \
"../../../../UnidadControl.srcs/sources_1/new/DecodificadorInstruccion.vhd" \
"../../../../UnidadControl.srcs/sources_1/new/MfunCode.vhd" \
"../../../../UnidadControl.srcs/sources_1/new/MopCode.vhd" \
"../../../../UnidadControl.srcs/sources_1/new/Multiplexor.vhd" \
"../../../../UnidadControl.srcs/sources_1/new/Mux2C.vhd" \
"../../../../UnidadControl.srcs/sources_1/new/Nivel.vhd" \
"../../../../UnidadControl.srcs/sources_1/new/Registro.vhd" \
"../../../../UnidadControl.srcs/sources_1/new/UnidadC.vhd" \
"../../../../UnidadControl.srcs/sources_1/new/UnidadControl.vhd" \
"../../../../UnidadControl.srcs/sim_1/new/test_bench.vhd" \

# Do not sort compile order
nosort
