

================================================================
== Synthesis Summary Report of 'compute'
================================================================
+ General Information: 
    * Date:           Wed Sep 10 19:53:03 2025
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        KhanhTran_Lab1
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a35t-cpg236-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------+---------+--------+---------+-----------+----------+---------+-------+----------+------+----------+-----------+----------+-----+
    |           Modules          |  Issue  |        |       Latency       | Iteration|         |  Trip |          |      |          |           |          |     |
    |           & Loops          |   Type  |  Slack | (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined| BRAM |    DSP   |     FF    |    LUT   | URAM|
    +----------------------------+---------+--------+---------+-----------+----------+---------+-------+----------+------+----------+-----------+----------+-----+
    |+ compute                   |   Timing|  -10.24|    46348|  8.129e+05|         -|    46349|      -|        no|     -|  18 (20%)|   723 (1%)|  515 (2%)|    -|
    | + compute_Pipeline_loop_i  |   Timing|  -10.24|    46343|  8.129e+05|         -|    46342|      -|    rewind|     -|  10 (11%)|  162 (~0%)|  226 (1%)|    -|
    |  o loop_i                  |        -|    7.30|    46341|  8.128e+05|         1|        1|  46341|       yes|     -|         -|          -|         -|    -|
    +----------------------------+---------+--------+---------+-----------+----------+---------+-------+----------+------+----------+-----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+------+---------+-----------+----------+
| Port | Mode    | Direction | Bitwidth |
+------+---------+-----------+----------+
| a    | ap_none | in        | 32       |
| b    | ap_none | in        | 32       |
| c    | ap_vld  | out       | 32       |
+------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | int      |
| b        | in        | int      |
| c        | out       | int&     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| a        | a            | port    |
| b        | b            | port    |
| c        | c            | port    |
| c        | c_ap_vld     | port    |
+----------+--------------+---------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.


================================================================
== Bind Op Report
================================================================
+----------------------------+-----+--------+-----------+-------+--------+---------+
| Name                       | DSP | Pragma | Variable  | Op    | Impl   | Latency |
+----------------------------+-----+--------+-----------+-------+--------+---------+
| + compute                  | 18  |        |           |       |        |         |
|   mul_32s_32s_64_2_1_U5    | 4   |        | aa        | mul   | auto   | 1       |
|   mul_32s_32s_64_2_1_U6    | 4   |        | bb        | mul   | auto   | 1       |
|   result_fu_91_p2          |     |        | result    | sub   | fabric | 0       |
|   icmp_ln6_fu_99_p2        |     |        | icmp_ln6  | setlt | auto   | 0       |
|  + compute_Pipeline_loop_i | 10  |        |           |       |        |         |
|    mul_64s_64s_64_1_1_U1   | 10  |        | mul_ln14  | mul   | auto   | 0       |
|    icmp_ln14_fu_74_p2      |     |        | icmp_ln14 | setgt | auto   | 0       |
|    add_ln14_fu_79_p2       |     |        | add_ln14  | add   | fabric | 0       |
+----------------------------+-----+--------+-----------+-------+--------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------------+---------------------------+-------------------------------+
| Type           | Options                   | Location                      |
+----------------+---------------------------+-------------------------------+
| PIPELINE       | ii=1                      | compute_c.cpp:15 in compute_c |
| LOOP_TRIPCOUNT | min=0 max=46341 avg=20000 | compute_c.cpp:16 in compute_c |
+----------------+---------------------------+-------------------------------+


