// Seed: 3410921282
module module_0 (
    input uwire id_0,
    input tri1  id_1
);
  specify
    (posedge id_3 => (id_4 +: -1 < id_3)) = (1, -1 === {~id_3, -1'b0});
    (id_5 => id_6) = (id_3, id_6);
    (posedge id_7 => (id_8 +: 1)) = (id_7, 1'b0);
  endspecify
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    input tri id_2,
    input tri id_3,
    output tri0 id_4,
    input tri1 id_5,
    output tri1 id_6,
    input wire id_7,
    output uwire id_8,
    output tri1 id_9,
    input wor id_10,
    input tri id_11,
    input tri1 id_12,
    input uwire id_13,
    output wor id_14,
    input supply1 id_15,
    input tri1 id_16,
    output tri1 id_17,
    output wor id_18,
    output wor id_19
    , id_24,
    input supply0 id_20,
    input wand id_21,
    output wor id_22
);
  assign id_14 = -1;
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
