// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/*
 * Copyright (C) 2023 MediaTek Inc.
 * Author: Chong-ming Wei <chong-ming.wei@mediatek.com>
 */

&clkitg {
	status = "okay";
	bring-up@0 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x0>;
		clocks =
			<&cksys_clk CLK_CK_UART_SEL>,
			<&cksys_clk CLK_CK_UARTHUB_BCLK_SEL>,
			<&apmixedsys_clk CLK_APMIXED_UNIVPLL>,
			<&cksys_gp2_clk CLK_CK2_DPE_SEL>,
			<&cksys_gp2_clk CLK_CK2_VDEC_SEL>,
			<&cksys_gp2_clk CLK_CK2_CCUSYS_SEL>,
			<&cksys_gp2_clk CLK_CK2_CCUTM_SEL>,
			<&cksys_gp2_clk CLK_CK2_VENC_SEL>,
			<&cksys_gp2_clk CLK_CK2_DP1_SEL>,
			<&cksys_gp2_clk CLK_CK2_DP0_SEL>,
			<&cksys_gp2_clk CLK_CK2_DISP_SEL>,
			<&cksys_gp2_clk CLK_CK2_MMINFRA_SEL>,
			<&cksys_gp2_clk CLK_CK2_MMINFRA_SNOC_SEL>,
			<&cksys_gp2_clk CLK_CK2_MMUP_SEL>,
			<&cksys_gp2_clk CLK_CK2_MMINFRA_AO_SEL>,
			<&apmixedsys_gp2_clk CLK_APMIXED2_MAINPLL2>,
			<&apmixedsys_gp2_clk CLK_APMIXED2_UNIVPLL2>,
			<&apmixedsys_gp2_clk CLK_APMIXED2_MMPLL2>,
			<&apmixedsys_gp2_clk CLK_APMIXED2_IMGPLL>,
			<&apmixedsys_gp2_clk CLK_APMIXED2_TVDPLL1>,
			<&apmixedsys_gp2_clk CLK_APMIXED2_TVDPLL2>,
			<&apmixedsys_gp2_clk CLK_APMIXED2_TVDPLL3>,
			<&vlp_cksys_clk CLK_VLP_CK_VLP_APLL1>,
			<&vlp_cksys_clk CLK_VLP_CK_VLP_APLL2>,
			<&vlp_cksys_clk CLK_VLP_CK_MMINFRA_VLP_SEL>;
	};
	bring-up-smi@1 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x7>;
		clocks =
			<&vdec_soc_gcon_base_clk CLK_VDE1_LARB1_CKEN_SMI>,
			<&vdec_gcon_base_clk CLK_VDE2_LARB1_CKEN_SMI>,
			<&venc_gcon_clk CLK_VEN1_CKE0_LARB_SMI>,
			<&venc_gcon_clk CLK_VEN1_CKE1_VENC_SMI>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE0_LARB_SMI>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE1_VENC_SMI>,
			<&venc_gcon_core2_clk CLK_VEN_C2_CKE0_LARB_SMI>,
			<&venc_gcon_core2_clk CLK_VEN_C2_CKE1_VENC_SMI>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_LARB19_SMI>,
			<&ccu_main_clk CLK_CCLARB30_CON_SMI>,
			<&ccu_main_clk CLK_CCUSYS_CCU0_CON_SMI>,
			<&disp_vdisp_ao_config_clk CLK_MM_V_SMI_SUB_SOMM0_SMI>,
			<&dispsys_config_clk CLK_MM_SMI_SUB_COMM0_SMI>,
			<&dispsys1_config_clk CLK_MM1_SMI_LARB0_SMI>,
			<&ovlsys_config_clk CLK_OVL_SMI_SMI>,
			<&ovlsys1_config_clk CLK_OVL1_SMI_SMI>;
	};
	bring-up-disp@2 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x1>;
		clocks =
			<&disp_vdisp_ao_config_clk CLK_MM_V_DISP_VDISP_AO_CONFIG_DISP>,
			<&disp_vdisp_ao_config_clk CLK_MM_V_DISP_DPC_DISP>,
			<&dispsys_config_clk CLK_MM_CONFIG_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_MUTEX0_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC0_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC1_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC2_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC3_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC4_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC5_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC6_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC7_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC8_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC9_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC10_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC11_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC12_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC13_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC14_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC15_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLO_ASYNC0_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLO_ASYNC1_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLO_ASYNC2_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLO_ASYNC3_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLO_ASYNC4_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLO_ASYNC5_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLO_ASYNC6_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLO_ASYNC7_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_DLO_ASYNC8_DISP>,
			<&dispsys_config_clk CLK_MM_MDP_RDMA0_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_POSTMASK0_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_POSTMASK1_DISP>,
			<&dispsys_config_clk CLK_MM_MDP_RSZ0_DISP>,
			<&dispsys_config_clk CLK_MM_MDP_RSZ1_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_SPR0_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_WDMA0_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_Y2R0_DISP>,
			<&dispsys_config_clk CLK_MM_DISP_FAKE_ENG0_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISPSYS1_CONFIG_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISPSYS1_S_CONFIG_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_MUTEX0_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC20_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC21_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC22_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC23_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC24_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC25_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC26_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC27_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC28_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_RELAY0_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_RELAY1_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_RELAY2_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_RELAY3_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DP_INTF0_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DP_INTF1_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DSC_WRAP0_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DSC_WRAP1_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DSC_WRAP2_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DSC_WRAP3_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DSI0_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DSI1_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DSI2_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_DVO0_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_GDMA0_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_MERGE0_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_MERGE1_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_MERGE2_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_R2Y0_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_SPLITTER0_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_SPLITTER1_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_SPLITTER2_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_SPLITTER3_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_VDCM0_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_WDMA1_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_WDMA2_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_WDMA3_DISP>,
			<&dispsys1_config_clk CLK_MM1_DISP_WDMA4_DISP>,
			<&dispsys1_config_clk CLK_MM1_MDP_RDMA1_DISP>,
			<&dispsys1_config_clk CLK_MM1_MOD1_DISP>,
			<&dispsys1_config_clk CLK_MM1_MOD2_DISP>,
			<&dispsys1_config_clk CLK_MM1_MOD3_DISP>,
			<&dispsys1_config_clk CLK_MM1_MOD4_DISP>,
			<&dispsys1_config_clk CLK_MM1_MOD5_DISP>,
			<&dispsys1_config_clk CLK_MM1_CK_CG0_DISP>,
			<&dispsys1_config_clk CLK_MM1_CK_CG1_DISP>,
			<&dispsys1_config_clk CLK_MM1_CK_CG2_DISP>,
			<&dispsys1_config_clk CLK_MM1_CK_CG3_DISP>,
			<&dispsys1_config_clk CLK_MM1_CK_CG4_DISP>,
			<&dispsys1_config_clk CLK_MM1_CK_CG5_DISP>,
			<&dispsys1_config_clk CLK_MM1_CK_CG6_DISP>,
			<&dispsys1_config_clk CLK_MM1_CK_CG7_DISP>,
			<&dispsys1_config_clk CLK_MM1_F26M_DISP>,
			<&ovlsys_config_clk CLK_OVLSYS_CONFIG_DISP>,
			<&ovlsys_config_clk CLK_OVL_FAKE_ENG0_DISP>,
			<&ovlsys_config_clk CLK_OVL_FAKE_ENG1_DISP>,
			<&ovlsys_config_clk CLK_OVL_MUTEX0_DISP>,
			<&ovlsys_config_clk CLK_OVL_EXDMA0_DISP>,
			<&ovlsys_config_clk CLK_OVL_EXDMA1_DISP>,
			<&ovlsys_config_clk CLK_OVL_EXDMA2_DISP>,
			<&ovlsys_config_clk CLK_OVL_EXDMA3_DISP>,
			<&ovlsys_config_clk CLK_OVL_EXDMA4_DISP>,
			<&ovlsys_config_clk CLK_OVL_EXDMA5_DISP>,
			<&ovlsys_config_clk CLK_OVL_EXDMA6_DISP>,
			<&ovlsys_config_clk CLK_OVL_EXDMA7_DISP>,
			<&ovlsys_config_clk CLK_OVL_EXDMA8_DISP>,
			<&ovlsys_config_clk CLK_OVL_EXDMA9_DISP>,
			<&ovlsys_config_clk CLK_OVL_BLENDER0_DISP>,
			<&ovlsys_config_clk CLK_OVL_BLENDER1_DISP>,
			<&ovlsys_config_clk CLK_OVL_BLENDER2_DISP>,
			<&ovlsys_config_clk CLK_OVL_BLENDER3_DISP>,
			<&ovlsys_config_clk CLK_OVL_BLENDER4_DISP>,
			<&ovlsys_config_clk CLK_OVL_BLENDER5_DISP>,
			<&ovlsys_config_clk CLK_OVL_BLENDER6_DISP>,
			<&ovlsys_config_clk CLK_OVL_BLENDER7_DISP>,
			<&ovlsys_config_clk CLK_OVL_BLENDER8_DISP>,
			<&ovlsys_config_clk CLK_OVL_BLENDER9_DISP>,
			<&ovlsys_config_clk CLK_OVL_OUTPROC0_DISP>,
			<&ovlsys_config_clk CLK_OVL_OUTPROC1_DISP>,
			<&ovlsys_config_clk CLK_OVL_OUTPROC2_DISP>,
			<&ovlsys_config_clk CLK_OVL_OUTPROC3_DISP>,
			<&ovlsys_config_clk CLK_OVL_OUTPROC4_DISP>,
			<&ovlsys_config_clk CLK_OVL_OUTPROC5_DISP>,
			<&ovlsys_config_clk CLK_OVL_MDP_RSZ0_DISP>,
			<&ovlsys_config_clk CLK_OVL_MDP_RSZ1_DISP>,
			<&ovlsys_config_clk CLK_OVL_DISP_WDMA0_DISP>,
			<&ovlsys_config_clk CLK_OVL_DISP_WDMA1_DISP>,
			<&ovlsys_config_clk CLK_OVL_UFBC_WDMA0_DISP>,
			<&ovlsys_config_clk CLK_OVL_MDP_RDMA0_DISP>,
			<&ovlsys_config_clk CLK_OVL_MDP_RDMA1_DISP>,
			<&ovlsys_config_clk CLK_OVL_BWM0_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLI0_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLI1_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLI2_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLI3_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLI4_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLI5_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLI6_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLI7_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLI8_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLO0_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLO1_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLO2_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLO3_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLO4_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLO5_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLO6_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLO7_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLO8_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLO9_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLO10_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLO11_DISP>,
			<&ovlsys_config_clk CLK_OVL_DLO12_DISP>,
			<&ovlsys_config_clk CLK_OVLSYS_RELAY0_DISP>,
			<&ovlsys_config_clk CLK_OVL_INLINEROT0_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVLSYS_CONFIG_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_FAKE_ENG0_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_FAKE_ENG1_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_MUTEX0_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_EXDMA0_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_EXDMA1_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_EXDMA2_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_EXDMA3_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_EXDMA4_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_EXDMA5_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_EXDMA6_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_EXDMA7_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_EXDMA8_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_EXDMA9_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_BLENDER0_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_BLENDER1_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_BLENDER2_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_BLENDER3_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_BLENDER4_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_BLENDER5_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_BLENDER6_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_BLENDER7_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_BLENDER8_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_BLENDER9_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_OUTPROC0_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_OUTPROC1_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_OUTPROC2_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_OUTPROC3_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_OUTPROC4_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_OUTPROC5_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_MDP_RSZ0_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_MDP_RSZ1_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_DISP_WDMA0_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_DISP_WDMA1_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_UFBC_WDMA0_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_MDP_RDMA0_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_MDP_RDMA1_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_BWM0_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLI0_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLI1_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLI2_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLI3_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLI4_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLI5_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLI6_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLI7_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLI8_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLO0_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLO1_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLO2_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLO3_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLO4_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLO5_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLO6_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLO7_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLO8_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLO9_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLO10_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLO11_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_DLO12_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVLSYS_RELAY0_DISP>,
			<&ovlsys1_config_clk CLK_OVL1_OVL_INLINEROT0_DISP>;
	};
	bring-up-venc@3 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x2>;
		clocks =
			<&venc_gcon_clk CLK_VEN1_CKE0_LARB_VENC>,
			<&venc_gcon_clk CLK_VEN1_CKE1_VENC_VENC>,
			<&venc_gcon_clk CLK_VEN1_CKE5_GALS_VENC>,
			<&venc_gcon_clk CLK_VEN1_CKE29_VENC_ADAB_CTRL_VENC>,
			<&venc_gcon_clk CLK_VEN1_CKE29_VENC_XPC_CTRL_VENC>,
			<&venc_gcon_clk CLK_VEN1_CKE6_GALS_SRAM_VENC>,
			<&venc_gcon_clk CLK_VEN1_RES_FLAT_VENC>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE0_LARB_VENC>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE1_VENC_VENC>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE5_GALS_VENC>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE29_VENC_XPC_CTRL_VENC>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE6_GALS_SRAM_VENC>,
			<&venc_gcon_core1_clk CLK_VEN2_RES_FLAT_VENC>,
			<&venc_gcon_core2_clk CLK_VEN_C2_CKE0_LARB_VENC>,
			<&venc_gcon_core2_clk CLK_VEN_C2_CKE1_VENC_VENC>,
			<&venc_gcon_core2_clk CLK_VEN_C2_CKE5_GALS_VENC>,
			<&venc_gcon_core2_clk CLK_VEN_C2_CKE29_VENC_XPC_CTRL_VENC>,
			<&venc_gcon_core2_clk CLK_VEN_C2_CKE6_GALS_SRAM_VENC>,
			<&venc_gcon_core2_clk CLK_VEN_C2_RES_FLAT_VENC>;
	};
	bring-up-pq@a {
		compatible = "mediatek,clk-bring-up";
		reg = <0xa>;
		clocks =
			<&dispsys_config_clk CLK_MM_DISP_AAL0_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_AAL1_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_C3D0_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_C3D1_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_C3D2_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_C3D3_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_CCORR0_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_CCORR1_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_CCORR2_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_CCORR3_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_CHIST0_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_CHIST1_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_COLOR0_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_COLOR1_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_DITHER0_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_DITHER1_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_GAMMA0_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_GAMMA1_PQ>,
			<&dispsys_config_clk CLK_MM_MDP_AAL0_PQ>,
			<&dispsys_config_clk CLK_MM_MDP_AAL1_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_TDSHP0_PQ>,
			<&dispsys_config_clk CLK_MM_DISP_TDSHP1_PQ>,
			<&dispsys1_config_clk CLK_MM1_DISP_ODDMR0_PQ>,
			<&dispsys1_config_clk CLK_MM1_DISP_POSTALIGN0_PQ>,
			<&dispsys1_config_clk CLK_MM1_DISP_DITHER2_PQ>;
	};
	bring-up-ccu@b {
		compatible = "mediatek,clk-bring-up";
		reg = <0xb>;
		clocks =
			<&ccu_main_clk CLK_CCLARB30_CON_CCU>,
			<&ccu_main_clk CLK_CCU2INFRA_GALS_CON_CCU>,
			<&ccu_main_clk CLK_CCU2MM0_GALS_CON_CCU>;
	};
	bring-up-uart@d {
		compatible = "mediatek,clk-bring-up";
		reg = <0xd>;
		clocks =
			<&pericfg_ao_clk CLK_PERAO_UART0_BCLK_UART>,
			<&pericfg_ao_clk CLK_PERAO_UART1_BCLK_UART>,
			<&pericfg_ao_clk CLK_PERAO_UART2_BCLK_UART>,
			<&pericfg_ao_clk CLK_PERAO_UART3_BCLK_UART>,
			<&pericfg_ao_clk CLK_PERAO_UART4_BCLK_UART>,
			<&pericfg_ao_clk CLK_PERAO_UART5_BCLK_UART>,
			<&pericfg_ao_clk CLK_PERAO_AP_DMA_X32W_BCLK_UART>;
	};
	bring-up-vdec@14 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x14>;
		clocks =
			<&vdec_soc_gcon_base_clk CLK_VDE1_LARB1_CKEN_VDEC>,
			<&vdec_soc_gcon_base_clk CLK_VDE1_LAT_CKEN_VDEC>,
			<&vdec_soc_gcon_base_clk CLK_VDE1_LAT_ACTIVE_VDEC>,
			<&vdec_soc_gcon_base_clk CLK_VDE1_LAT_CKEN_ENG_VDEC>,
			<&vdec_soc_gcon_base_clk CLK_VDE1_VDEC_CKEN_VDEC>,
			<&vdec_soc_gcon_base_clk CLK_VDE1_VDEC_ACTIVE_VDEC>,
			<&vdec_soc_gcon_base_clk CLK_VDE1_VDEC_CKEN_ENG_VDEC>,
			<&vdec_soc_gcon_base_clk CLK_VDE1_VDEC_SOC_APTV_EN_VDEC>,
			<&vdec_soc_gcon_base_clk CLK_VDE1_VDEC_SOC_APTV_TOP_EN_VDEC>,
			<&vdec_soc_gcon_base_clk CLK_VDE1_VDEC_SOC_IPS_EN_VDEC>,
			<&vdec_gcon_base_clk CLK_VDE2_LARB1_CKEN_VDEC>,
			<&vdec_gcon_base_clk CLK_VDE2_LAT_CKEN_VDEC>,
			<&vdec_gcon_base_clk CLK_VDE2_LAT_ACTIVE_VDEC>,
			<&vdec_gcon_base_clk CLK_VDE2_LAT_CKEN_ENG_VDEC>,
			<&vdec_gcon_base_clk CLK_VDE2_VDEC_CKEN_VDEC>,
			<&vdec_gcon_base_clk CLK_VDE2_VDEC_ACTIVE_VDEC>,
			<&vdec_gcon_base_clk CLK_VDE2_VDEC_CKEN_ENG_VDEC>;
	};
	bring-up-ccu1@1a {
		compatible = "mediatek,clk-bring-up";
		reg = <0x1a>;
		clocks =
			<&ccu_main_clk CLK_CCUSYS_CCU1_CON_CCU1>;
	};
	bring-up-ccu0@24 {
		compatible = "mediatek,clk-bring-up";
		reg = <0x24>;
		clocks =
			<&ccu_main_clk CLK_CCUSYS_CCU0_CON_CCU0>;
	};
	bring-up-pd-mm-proc-dormant@34 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x34>;
		power-domains = <&scpsys MT6991_POWER_DOMAIN_MM_PROC_DORMANT>;
	};
	bring-up-pd-ssrsys@35 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x35>;
		power-domains = <&scpsys MT6991_POWER_DOMAIN_SSR>;
	};
	bring-up-pd-vde0@3f {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x3f>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_VDE0>;
	};
	bring-up-pd-vde1@40 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x40>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_VDE1>;
	};
	bring-up-pd-vde-vcore0@41 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x41>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_VDE_VCORE0>;
	};
	bring-up-pd-ven0@42 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x42>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_VEN0>;
	};
	bring-up-pd-ven1@43 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x43>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_VEN1>;
	};
	bring-up-pd-ven2@44 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x44>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_VEN2>;
	};
	bring-up-pd-cam-ccu@4e {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x4e>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_CCU>;
	};
	bring-up-pd-disp-vcore@4f {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x4f>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_DISP_VCORE>;
	};
	bring-up-pd-dis0-dormant@50 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x50>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_DIS0_DORMANT>;
	};
	bring-up-pd-dis1-dormant@51 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x51>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_DIS1_DORMANT>;
	};
	bring-up-pd-ovl0-dormant@52 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x52>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_OVL0_DORMANT>;
	};
	bring-up-pd-ovl1-dormant@53 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x53>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_OVL1_DORMANT>;
	};
	bring-up-pd-disp-edptx-dormant@54 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x54>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_DISP_EDPTX_DORMANT>;
	};
	bring-up-pd-disp-dptx-dormant@55 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x55>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_DISP_DPTX_DORMANT>;
	};
	bring-up-pd-mm-infra0@58 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x58>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_MM_INFRA0>;
	};
	bring-up-pd-mm-infra1@59 {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x59>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_MM_INFRA1>;
	};
	bring-up-pd-mm-infra-ao@5a {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x5a>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_MM_INFRA_AO>;
	};
	bring-up-pd-dsi-phy0@5d {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x5d>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_DSI_PHY0>;
	};
	bring-up-pd-dsi-phy1@5e {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x5e>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_DSI_PHY1>;
	};
	bring-up-pd-dsi-phy2@5f {
		compatible = "mediatek,scpsys-bring-up";
		reg = <0x5f>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_DSI_PHY2>;
	};
};
