

================================================================
== Vitis HLS Report for 'compute_Pipeline_29'
================================================================
* Date:           Sun Feb  5 17:02:36 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  1.827 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  0.840 us|  0.840 us|   14|   14|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       12|       12|         1|          1|          1|    12|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     170|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      36|    -|
|Register             |        -|     -|        6|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|        6|     206|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+-----+------------+------------+
    |empty_1772_fu_86_p2   |         +|   0|  0|   12|           4|           1|
    |exitcond909_fu_92_p2  |      icmp|   0|  0|    9|           4|           4|
    |empty_fu_75_p2        |       shl|   0|  0|  149|           4|          48|
    +----------------------+----------+----+---+-----+------------+------------+
    |Total                 |          |   0|  0|  170|          12|          53|
    +----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index_i3_i_load  |   9|          2|    4|          8|
    |loop_index_i3_i_fu_38                  |   9|          2|    4|          8|
    |solver_we0                             |   9|          2|   48|         96|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  36|          8|   57|        114|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+---+----+-----+-----------+
    |          Name         | FF| LUT| Bits| Const Bits|
    +-----------------------+---+----+-----+-----------+
    |ap_CS_fsm              |  1|   0|    1|          0|
    |ap_done_reg            |  1|   0|    1|          0|
    |loop_index_i3_i_fu_38  |  4|   0|    4|          0|
    +-----------------------+---+----+-----+-----------+
    |Total                  |  6|   0|    6|          0|
    +-----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------+-----+-----+------------+---------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  compute_Pipeline_29|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  compute_Pipeline_29|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  compute_Pipeline_29|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  compute_Pipeline_29|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  compute_Pipeline_29|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  compute_Pipeline_29|  return value|
|solver_address0  |  out|   10|   ap_memory|               solver|         array|
|solver_ce0       |  out|    1|   ap_memory|               solver|         array|
|solver_we0       |  out|   56|   ap_memory|               solver|         array|
|solver_d0        |  out|  448|   ap_memory|               solver|         array|
+-----------------+-----+-----+------------+---------------------+--------------+

