<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="2024.1.0.34.2" title="e155_lab3" device="iCE40UP5K-SG48I" performance_grade="High-Performance_1.2V" family_int="ice40tp" device_int="itpa08" package_int="SG48" operation_int="IND" speed_int="6" default_implementation="impl_1">
    <Options/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="lab3_jc"/>
        <Source name="../src/key_decoder.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../src/key_scan.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../src/lab3_jc.sv" type="Verilog" type_short="Verilog" syn_sim="SynOnly">
            <Options VerilogStandard="System Verilog" top_module="lab3_jc"/>
        </Source>
        <Source name="../src/pulse.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../src/seg_decoder.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../src/sync.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../src/top.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../testbench/key_decoder_tb.sv" type="Verilog" type_short="Verilog" syn_sim="SimOnly">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../testbench/key_scan_tb.sv" type="Verilog" type_short="Verilog" syn_sim="SimOnly">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="pins.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
        <Source name="source/impl_1.xcf" type="Programming Project File" type_short="Programming">
            <Options/>
        </Source>
        <Source name="../sim/key_decoder_tb/key_decoder_tb.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="../sim/key_scan_tb/key_scan_tb.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="e155_lab31.sty"/>
</RadiantProject>
