Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun  2 11:45:13 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_final_module_control_sets_placed.rpt
| Design       : Top_final_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    42 |
|    Minimum number of control sets                        |    42 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   108 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    42 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |    14 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              41 |           18 |
| No           | No                    | Yes                    |             373 |          132 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               7 |            4 |
| Yes          | No                    | Yes                    |             231 |           70 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+-------------------------------------------------------------+----------------------+------------------+----------------+--------------+
|                Clock Signal               |                        Enable Signal                        |   Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------+-------------------------------------------------------------+----------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                            |                                                             |                      |                2 |              2 |         1.00 |
|  U_FND/U_CLK_DIV/CLK                      |                                                             | rst_IBUF             |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG                            |                                                             | U_CMD/AR[0]          |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG                            | U_SEND/U_UART_CNTL/U_FIFO_TX/U_fifo_CU/w_ptr_reg[3]_i_1_n_0 | rst_IBUF             |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                            | U_STOP/U_UART_TX/b_tick_count_next                          | rst_IBUF             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                            | U_STOP/U_UART_RX/d_count_next                               | rst_IBUF             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                            | U_STOP/U_UART_RX/b_count_next                               | rst_IBUF             |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                            | U_DHT/U_Tick/data_next                                      |                      |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                            | U_SR04/U_Start_Trigger/count[3]_i_1_n_0                     | rst_IBUF             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                            | U_SEND/U_UART_CNTL/U_UART_TX/b_tick_count_next              | rst_IBUF             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                            | U_SEND/U_UART_CNTL/U_FIFO_TX/U_fifo_CU/r_ptr_reg[3]_i_1_n_0 | rst_IBUF             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                            | U_SEND/U_UART_CNTL/U_UART_TX/E[0]                           | rst_IBUF             |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                            | U_DP/U_MIN/E[0]                                             | U_CMD/AR[0]          |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                            | U_RDP/U_MIN_REAL/E[0]                                       | U_CMD/o_esc_reg_0[0] |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                            | U_STOP/U_UART_RX/FSM_onehot_state[4]_i_1_n_0                | rst_IBUF             |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                            | U_FND/U_DigitSpliter_SR04/digit_100[3]_i_1_n_0              |                      |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                            | U_RCU/FSM_onehot_c_state[4]_i_1_n_0                         | U_CMD/o_esc_reg_0[0] |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                            | U_DP/U_SEC/o_tick_reg_reg_0[0]                              | U_CMD/AR[0]          |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                            | U_DP/U_MSEC/E[0]                                            | U_CMD/AR[0]          |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                            | U_RDP/U_MSEC_REAL/E[0]                                      | U_CMD/o_esc_reg_0[0] |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                            | U_RDP/U_SEC_REAL/sel_pos_reg[1][0]                          | U_CMD/o_esc_reg_0[0] |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                            | U_SEND/U_UART_CNTL/U_UART_TX/FSM_sequential_state_reg[0][0] | rst_IBUF             |                6 |              7 |         1.17 |
|  clk_IBUF_BUFG                            | U_RDP/U_Tick_100hz_Watch/o_tick_100_reg_0[0]                | U_CMD/o_esc_reg_0[0] |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                            | U_DP/U_Tick_100hz/o_tick_100_reg_0[0]                       | U_CMD/AR[0]          |                3 |              7 |         2.33 |
|  U_btn_L/r_10khz                          |                                                             | rst_IBUF             |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | U_SEND/U_UART_CNTL/U_UART_TX/tx_din_next                    | rst_IBUF             |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | U_STOP/U_UART_RX/dout_next                                  | rst_IBUF             |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            | U_STOP/U_UART_RX/rx_done                                    | rst_IBUF             |                2 |              8 |         4.00 |
|  U_btn_D/r_10khz_reg_n_0                  |                                                             | rst_IBUF             |                2 |              8 |         4.00 |
|  U_btn_U/r_10khz_reg_n_0                  |                                                             | rst_IBUF             |                3 |              8 |         2.67 |
|  U_btn_R/r_10khz_reg_n_0                  |                                                             | rst_IBUF             |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                            | U_STOP/U_UART_TX/tx_din_next                                | rst_IBUF             |                1 |              8 |         8.00 |
|  U_SEND/message_buffer_reg[19][6]_i_2_n_0 |                                                             |                      |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG                            | U_DHT/U_Tick/E[0]                                           | rst_IBUF             |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG                            | U_SEND/U_UART_CNTL/U_FIFO_TX/U_fifo_CU/send_reg_reg         |                      |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                            | U_SR04/U_Dis_Cal/count_reg[20]_i_1_n_0                      | rst_IBUF             |                5 |             21 |         4.20 |
|  U_CU/o_runstop_reg_0                     |                                                             | U_CMD/AR[0]          |                6 |             21 |         3.50 |
|  U_SEND/message_buffer                    |                                                             |                      |               11 |             29 |         2.64 |
|  clk_IBUF_BUFG                            |                                                             | U_CMD/o_esc_reg_0[0] |               11 |             30 |         2.73 |
|  clk_IBUF_BUFG                            | U_SR04/U_Dis_Cal/dividend_reg[20]_i_1_n_0                   | rst_IBUF             |                6 |             31 |         5.17 |
|  clk_IBUF_BUFG                            | U_DHT/U_Tick/data_next                                      | rst_IBUF             |               10 |             38 |         3.80 |
|  clk_IBUF_BUFG                            |                                                             | rst_IBUF             |              103 |            284 |         2.76 |
+-------------------------------------------+-------------------------------------------------------------+----------------------+------------------+----------------+--------------+


