Search.setIndex({"alltitles": {"AHB communication": [[10, "ahb-communication"]], "AXI communication": [[10, "axi-communication"]], "Address Assignment": [[8, "address-assignment"]], "Boot": [[3, "boot"], [5, "boot"]], "Boot and Initialization": [[5, null]], "Bus Read Transaction": [[3, "bus-read-transaction"]], "Bus Write Transaction": [[3, "bus-write-transaction"]], "Bus arbitration (5.1.2.2.1)": [[10, "bus-arbitration-5-1-2-2-1"]], "Bus conditions (Free, Available, Idle) Register": [[9, "bus-conditions-free-available-idle-register"]], "CSR": [[10, "csr"]], "Caliptra Subsystem": [[6, "caliptra-subsystem"]], "Clock": [[6, "clock"]], "Clock speed and oversampling": [[9, "clock-speed-and-oversampling"]], "Clock synchronization (5.1.7)": [[10, "clock-synchronization-5-1-7"]], "Command Descriptors": [[8, "command-descriptors"]], "Command queue threshold": [[0, "command-queue-threshold"]], "Common PHY Layer": [[10, "common-phy-layer"]], "Configuring the I3C Core": [[1, null]], "Controller Config (ID=0x02)": [[3, "controller-config-id-0x02"]], "Controller Interface (CI)": [[10, "controller-interface-ci"]], "Controller Interface Queues": [[0, null]], "Controller Interface test": [[6, "controller-interface-test"]], "DAT & DCT": [[10, "dat-dct"]], "Data transfers": [[8, "data-transfers"]], "Design verification": [[2, null]], "Device Address Table (DAT)": [[10, "device-address-table-dat"]], "Device Addressing": [[8, "device-addressing"]], "Device Attach, Enumeration, and Initialization": [[8, "device-attach-enumeration-and-initialization"]], "Device Characteristic Table (DCT)": [[10, "device-characteristic-table-dct"]], "Device Context": [[8, "device-context"]], "Device Detach, Reset, and Power Management": [[8, "device-detach-reset-and-power-management"]], "Device Management": [[8, "device-management"]], "Dynamic Address Assignment with ENTDAA": [[8, "dynamic-address-assignment-with-entdaa"]], "Electrical and timing specifications": [[9, null]], "Errors": [[3, "errors"]], "Extended Capabilities": [[3, "extended-capabilities"]], "Extended Capabilities and Recovery Flow": [[4, null]], "Extended capabilities registers": [[3, "tab-capabilities-registers"]], "Grouped Addressing": [[8, "grouped-addressing"]], "HIGH/LOW Time Register": [[9, "high-low-time-register"]], "Hardware Design and Verification": [[4, null]], "Hold Time Register": [[9, "hold-time-register"]], "I3C Controller": [[10, null], [10, "id2"]], "I3C Core - documentation": [[4, null]], "Ideas for the future (informative)": [[3, "ideas-for-the-future-informative"]], "Immediate transfer": [[8, "immediate-transfer"]], "Immediate transfer descriptor": [[8, "id1"]], "In-Band Interrupts": [[3, "in-band-interrupts"]], "In-band interrupts (IBI) handling": [[8, "in-band-interrupts-ibi-handling"]], "Initialization": [[3, "initialization"]], "Integrating the I3C Core": [[4, null]], "Integration with Caliptra Subsystem": [[6, null]], "Interrupts": [[8, "interrupts"]], "Introduction": [[7, null]], "Legacy I2C Mode": [[10, "legacy-i2c-mode"]], "Linux Kernel": [[8, "linux-kernel"]], "Mixed I2C and I3C Bus (5.1.1.2.3)": [[10, "mixed-i2c-and-i3c-bus-5-1-1-2-3"]], "Motivation and design choices (informative)": [[3, "motivation-and-design-choices-informative"]], "Normal operation": [[8, null]], "Open-drain vs Push-pull configuration": [[9, "open-drain-vs-push-pull-configuration"]], "Operation": [[3, "operation"]], "Peripheral connection interface": [[6, "peripheral-connection-interface"]], "Primary Controller Initialization": [[5, "primary-controller-initialization"]], "Programmer's Reference Manual": [[4, null]], "Queue threshold": [[0, "queue-threshold"]], "Queues": [[10, "queues"]], "RX queue threshold": [[0, "rx-queue-threshold"]], "Register Interface": [[3, "register-interface"]], "Regular transfer": [[8, "regular-transfer"]], "Regular transfer descriptor": [[8, "id2"]], "Reset": [[6, "reset"]], "Response  queue threshold": [[0, "response-queue-threshold"]], "Response descriptor": [[8, "response-descriptor"], [8, "id3"]], "Rise and fall times": [[9, "rise-and-fall-times"]], "Rise/fall Time Register": [[9, "rise-fall-time-register"]], "SDA and SCL lines (5.1.3.1)": [[10, "sda-and-scl-lines-5-1-3-1"]], "Secondary Controller Initialization": [[5, "secondary-controller-initialization"]], "Secure Firmware Recovery Interface": [[3, "tab-secure-firmware-recovery-interface"]], "Secure Firmware Recovery Interface (ID=0xC0)": [[3, "secure-firmware-recovery-interface-id-0xc0"]], "Security": [[3, "security"]], "Setup Time Register": [[9, "setup-time-register"]], "SoC Management Interface": [[3, "tab-soc-management-interface"]], "SoC Management Interface (ID=0xC1)": [[3, "soc-management-interface-id-0xc1"]], "Specification for I3C Vendor-Specific Extended Capabilities": [[3, null]], "Standby Controller Mode (ID=0x12)": [[3, "standby-controller-mode-id-0x12"]], "TTI Queues": [[3, "tti-queues"]], "TTI Register Interface": [[3, "tab-tti-register-interface"]], "TTI_CONTROL Register": [[3, "tti-control-register"], [3, "tab-tti-control-register"]], "TTI_DATA_BUFFER_THLD_CONTROL Register": [[3, "tti-data-buffer-thld-control-register"]], "TTI_IBI_QUEUE_SIZE Register": [[3, "tti-ibi-queue-size-register"], [3, "tab-ibi-queue-size-register"]], "TTI_IBI_QUEUE_THLD_CONTROL Register": [[3, "tab-tti-ibi-queue-threshold-control-register"]], "TTI_INTERRUPT_ENABLE Register": [[3, "tti-interrupt-enable-register"], [3, "tab-tti-interrupt-enable-register"]], "TTI_INTERRUPT_FORCE Register": [[3, "tti-interrupt-force-register"], [3, "tab-tti-interrupt-force-register"]], "TTI_INTERRUPT_STATUS Register": [[3, "tti-interrupt-status-register"], [3, "tab-tti-interrupt-status-register"]], "TTI_QUEUE_SIZE Register": [[3, "tti-queue-size-register"], [3, "tab-queue-size-register"]], "TTI_QUEUE_THLD_CONTROL Register": [[3, "tti-queue-thld-control-register"], [3, "tab-tti-queue-threshold-control-register"]], "TTI_RESET_CONTROL Register": [[3, "tti-reset-control-register"], [3, "tab-tti-reset-control-register"]], "TTI_RX_DATA_PORT Register": [[3, "tti-rx-data-port-register"], [3, "tab-tti-rx-data-port-register"]], "TTI_RX_DESC_QUEUE_PORT Register": [[3, "tti-rx-desc-queue-port-register"], [3, "tab-tti-rx-descriptor-queue-port-register"]], "TTI_STATUS Register": [[3, "tti-status-register"], [3, "tab-tti-status-register"]], "TTI_TX_DATA_PORT Register": [[3, "tti-tx-data-port-register"], [3, "tab-tti-tx-data-port-register"]], "TTI_TX_DESC_QUEUE_PORT Register": [[3, "tti-tx-desc-queue-port-register"], [3, "tab-tti-tx-descriptor-queue-port-register"]], "TX queue threshold": [[0, "tx-queue-threshold"]], "Target Transaction Interface (ID=0xC4)": [[3, "target-transaction-interface-id-0xc4"]], "Target Transaction Interface RX Descriptor": [[3, "target-transaction-interface-rx-descriptor"], [3, "tab-tti-target-transaction-interface-rx-descriptor"]], "Target Transaction Interface TX Descriptor": [[3, "target-transaction-interface-tx-descriptor"], [3, "tab-tti-target-transaction-interface-tx-descriptor"]], "Timing control registers": [[9, "timing-control-registers"]], "Top": [[10, "top"]], "Using Static Addresses": [[8, "using-static-addresses"]], "Vendor-specific Extended Capabilities": [[3, "vendor-specific-extended-capabilities"]], "Verification plan": [[2, "verification-plan"]]}, "docurls": ["ci_queues.html", "config.html", "dv.html", "ext_cap.html", "index.html", "initialization.html", "integration.html", "introduction.html", "normal_operation.html", "timings.html", "top.html"], "envversion": {"sphinx": 63, "sphinx.domains.c": 3, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 9, "sphinx.domains.index": 1, "sphinx.domains.javascript": 3, "sphinx.domains.math": 2, "sphinx.domains.python": 4, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx.ext.todo": 2}, "indexentries": {}, "objects": {}, "objnames": {}, "objtypes": {}, "terms": {"": [0, 3, 5, 8, 9, 10], "0": [0, 3, 5, 7, 8, 10], "0x0": [3, 5], "0x00": 5, "0x1": [3, 5], "0x120": 5, "0x18": 5, "0x1c": 5, "0x2": 3, "0x20": 5, "0x24": 5, "0x28": 5, "0x3": 3, "0x30": 5, "0x34": 5, "0x3c": 5, "0x4": 3, "0x40": 5, "0x5": 3, "0x6": 3, "0x7": 3, "0x8": 3, "0xc": 5, "0xf": 3, "1": [0, 3, 5, 7, 8], "10": 3, "11": [3, 5], "12": [3, 8, 9], "128": 3, "13": 3, "14": 8, "15": [3, 8], "150e6": 9, "16": [3, 8], "17": [3, 5], "18": 3, "1st": 8, "2": [0, 3, 5, 7, 8], "20": 8, "21": 8, "22": 8, "23": [3, 8], "24": [3, 8], "24mhz": 10, "25": [3, 8], "252b": 3, "255": 0, "256": 3, "26": [3, 8], "27": 8, "28": 8, "29": 8, "2n": 9, "2nd": 8, "3": [0, 3, 5, 8], "30": 8, "31": [3, 8], "32": [3, 8, 10], "32b": 3, "3506": 10, "39": 8, "3rd": 8, "4": [3, 8, 10], "40": [8, 9], "40n": 9, "47": 8, "48": 8, "4th": 8, "5": [3, 5, 8, 9], "50": 10, "500mhz": 9, "55": 8, "56": 8, "6": [3, 5, 8, 10], "63": 8, "64": [3, 10], "64b": 3, "7": [0, 3, 5, 8], "8": [0, 3, 5, 8], "9": [3, 8], "A": [8, 9], "As": 10, "At": 9, "For": [8, 10], "If": [0, 3, 5, 8, 10], "In": [4, 5, 6, 9, 10], "It": [3, 6, 10], "No": 10, "Not": 8, "On": 5, "Such": 10, "That": 10, "The": [0, 1, 2, 3, 5, 6, 7, 8, 9, 10], "Then": 5, "There": [3, 8], "These": 8, "To": [5, 8, 10], "__rsvd22_21": 8, "__rsvd23_16": 8, "__rsvd23_21": 8, "__rsvd47_40": 8, "_clk": 9, "_fifo_apch_thld_": 0, "_fifo_depth": 0, "_fifo_empty_": 0, "_fifo_full_": 0, "_max": 9, "abl": 10, "abort": [3, 5, 8], "about": 3, "abov": 8, "accept": 10, "access": [3, 6, 8, 10], "accord": 8, "accordingli": [3, 5, 10], "account": [7, 10], "achiev": 10, "ack": 3, "acknowledg": 3, "across": 10, "act": 10, "action": [3, 8], "activ": [3, 5, 7, 8, 9, 10], "actual": 9, "ad": 8, "adapt": 6, "add": 3, "addit": [3, 5, 7, 10], "addition": [5, 10], "addr_width": 10, "address": [3, 4, 5], "adjust": [5, 9], "advertis": 3, "affect": 10, "after": [3, 5, 6, 8, 9, 10], "ahb": [6, 8], "ahb_addr_width": 10, "ahb_data_width": 10, "ahb_to_reg_adapt": 10, "aim": 10, "align": 3, "all": [0, 3, 5, 6, 8, 9, 10], "allevi": 3, "allianc": 7, "alloc": 5, "allow": [3, 8, 9, 10], "also": [3, 5, 8, 10], "alt_queue_s": 5, "alter": 8, "alwai": 8, "amba": 10, "an": [0, 3, 5, 6, 7, 8, 10], "ani": [5, 8, 10], "anoth": 10, "appear": 3, "appli": 0, "approach": [3, 10], "appropri": [0, 5, 8, 10], "ar": [0, 2, 3, 5, 6, 7, 8, 9, 10], "architectur": 10, "ask": 8, "assert": 10, "assign": [4, 5, 10], "assum": [3, 10], "assumpt": 5, "attempt": 3, "attribut": [8, 9], "automat": 8, "autonom": 5, "avail": [0, 2, 3, 8], "avoid": 8, "await": 5, "axi": [3, 6, 8], "b": 8, "b0": 8, "b000": 8, "b0000": 8, "b0001": 8, "b001": 8, "b0010": 8, "b0011": 8, "b0100": 8, "b0101": 8, "b0110": 8, "b0111": 8, "b1": [5, 8], "b100": 8, "b1000": 8, "b1001": 8, "b101": 8, "b1010": 8, "b1011": 8, "b110": 8, "b1100": 8, "b111": 8, "b1111": 8, "back": 10, "band": 4, "base": [3, 5, 6, 8, 10], "basi": 8, "basic": [3, 7, 10], "bcr": [5, 8, 10], "becaus": [3, 9, 10], "becom": 10, "been": [0, 8], "befor": [3, 8, 10], "behav": 6, "behavior": 10, "being": 10, "below": 8, "between": [3, 10], "bidirect": 10, "big": 3, "bind": 3, "bit": [0, 3, 5, 9, 10], "block": [6, 10], "boot": 4, "boot_don": 6, "both": [5, 6, 9, 10], "boundari": 3, "branch": 10, "break": 3, "broadcast": [8, 10], "bu": [5, 6, 7, 8], "budget": 3, "buffer": [3, 5, 10], "bus_abort": 8, "bus_en": 5, "bus_period": 9, "byte": [3, 8], "c": 6, "calcul": 9, "calibr": 3, "caliptra": [4, 10], "caliptra_prim_fifo_sync": 0, "can": [1, 3, 5, 6, 7, 8, 9, 10], "cancel": 5, "cap_id": 5, "capabl": [5, 7, 8, 10], "captur": 9, "carri": 7, "case": [5, 6, 8, 10], "caus": [0, 5], "ccc": [5, 8, 10], "certain": [8, 10], "cf": 9, "chang": [8, 9], "channel": 10, "chapter": [2, 3, 5, 8, 9, 10], "characterist": 8, "check": [6, 8, 10], "chip": [3, 10], "choos": 3, "chosen": 8, "chunk": 3, "ci": 4, "class": 10, "clean": 3, "clear": [3, 10], "clk_cg": 6, "clock": [3, 4, 5], "clog2": 0, "cmd": 8, "cmd_attr": 8, "cmd_empty_buf_thld": [0, 8], "cmd_fifo_depth": 0, "cmd_queue_ready_stat": 0, "cocotb": [2, 10], "code": 8, "collect": [8, 10], "combo": 5, "command": [5, 10], "command_port": [0, 8], "common": 4, "commun": [3, 6, 7], "complet": [3, 8, 10], "complianc": [5, 7], "compliant": [3, 5, 10], "compon": 6, "compris": 10, "comput": 3, "concurr": 10, "condit": [5, 10], "condition": 7, "configur": [0, 3, 4, 5, 6, 8, 10], "conflict": 8, "connect": 10, "consecut": 3, "consid": [0, 3, 10], "consist": [0, 6, 10], "constraint": 3, "construct": 10, "contain": [5, 8, 10], "content": [3, 8, 10], "context": 7, "control": [4, 7, 8], "conveni": 10, "copi": 8, "core": [2, 3, 5, 6, 7, 8, 9, 10], "correct": 9, "correspond": [0, 3, 5, 8], "could": 3, "count": 8, "counter": 8, "cp": 8, "cpuif": 6, "cr": 9, "crc": 8, "creat": 10, "credit": 8, "crr": 8, "crr_reject": 8, "csr": [3, 6], "current": [3, 9, 10], "dat": [5, 8], "dat_section_offset": [5, 8], "data": [0, 3, 4, 5, 10], "data_buffer_thld_ctrl": [0, 8], "data_byte2": 8, "data_byte3": 8, "data_byte4": 8, "data_length": 8, "data_width": 10, "datasheet": 10, "date": 10, "dbp": 8, "dcr": [5, 8, 10], "dct": [5, 8], "dct_section_offset": [5, 8], "dd": 10, "ddr": 8, "debug": [3, 8], "decod": 8, "dedic": 8, "def_byt": 8, "def_or_data_byte1": 8, "default": [5, 9, 10], "defin": [0, 3, 5, 8, 9, 10], "definit": [3, 8, 9], "deftgt": 10, "delai": 9, "deliv": [5, 10], "denot": [3, 8], "depth": [0, 3], "deriv": 10, "describ": [5, 7, 8, 10], "descript": [3, 6, 8, 10], "descriptor": 10, "design": [9, 10], "desir": [5, 10], "detail": [1, 3, 5, 8, 10], "detect": 8, "determin": [5, 8, 10], "dev_count": 8, "dev_index": 8, "develop": [7, 10], "devic": [3, 5, 7], "device_id_0": 3, "device_id_1": 3, "device_id_2": 3, "device_id_3": 3, "device_id_4": 3, "device_id_5": 3, "device_id_6": 3, "device_reset": 3, "device_status_0": 3, "device_status_1": 3, "diagram": [6, 10], "did": 8, "didn": 3, "differ": [6, 9], "dig_l": 10, "direct": [8, 10], "directli": [7, 10], "disabl": [3, 5, 8], "disband": 8, "discov": [3, 5], "discoveri": 3, "discuss": 10, "divid": 10, "dma": [5, 6, 8, 10], "do": [3, 10], "document": [5, 7, 10], "doe": [3, 6, 10], "doesn": 5, "domain": 10, "done": 3, "doubl": 8, "downgrad": 10, "drain": [3, 4, 10], "drive": 10, "driven": [9, 10], "driver": [3, 5, 8, 9, 10], "dtt": 8, "dual": 8, "due": [8, 10], "durat": 10, "dure": [3, 8, 10], "dword": [0, 3, 10], "dynam": [5, 10], "dynamic_address": 8, "e": [3, 5, 6, 8, 10], "each": [3, 8, 9, 10], "easi": 10, "ec": 3, "ed": [3, 8], "edg": [9, 10], "either": [3, 5, 6, 8], "el2": 6, "electr": 4, "element": 0, "els": 3, "embed": 6, "empti": [0, 3], "enabl": [3, 5, 6, 8, 10], "end": [3, 5, 8], "enec": 8, "engin": 6, "enhanc": 10, "enough": 10, "enqueu": [0, 8, 10], "ensur": [5, 8, 10], "entdaa": [5, 10], "enter": 10, "entri": [0, 3, 5, 8, 10], "enumer": 10, "equal": [0, 5, 8, 9], "err_irq": 3, "err_statu": 8, "error": [5, 8], "etc": 6, "evalu": 5, "even": 3, "event": [3, 5, 8], "everi": 10, "exce": [3, 8], "execut": [6, 8], "exist": 3, "expect": [3, 5, 10], "explain": 10, "explan": 10, "expos": [5, 9], "express": 9, "ext_caps_section_offset": 5, "ext_offset": 5, "extcap_head": [3, 5], "extend": [5, 7, 10], "extern": 10, "f_": 9, "facilit": 10, "fact": 10, "factor": 3, "fail": 3, "fall": [4, 8, 10], "fast": 10, "fastest": 9, "featur": [3, 10], "fetch": [0, 8, 10], "fewer": 8, "field": [0, 3, 5, 8], "fifo": [0, 3, 8], "figur": 10, "file": [1, 5, 10], "fill": 3, "filter": 10, "final": 9, "finish": 8, "first": 3, "fix": 10, "flexibl": 10, "flip": [9, 10], "flop": 10, "flow": [3, 8, 10], "follow": [3, 5, 8, 9, 10], "forc": [3, 8], "format": 8, "found": [1, 10], "fpga": 10, "frac": 9, "frame": [3, 8, 9], "frequenc": 9, "from": [0, 1, 3, 5, 6, 7, 8, 10], "frontend": [8, 10], "fsm": [5, 10], "full": 0, "function": [6, 10], "further": 10, "futur": [4, 9, 10], "g": [3, 6, 8], "gate": 6, "gather": 5, "gener": [0, 3, 6, 7, 8, 10], "get": 10, "getaccr": 10, "getmrl": 3, "getmwl": 3, "getpid": 5, "good": 10, "greater": 0, "ground": 10, "group": 10, "h": 6, "h0d": 3, "h0e": 3, "ha": [0, 3, 5, 6, 8, 10], "haddress": 10, "half": 3, "handl": [3, 4, 5, 10], "handoff": [5, 10], "handshak": 6, "happen": 10, "hardwar": [3, 5, 10], "have": [3, 5, 8, 10], "hc_capabl": 5, "hc_control": 5, "hci": [0, 3, 5, 7, 8, 10], "hci_vers": 5, "hdr": 8, "header": [6, 8, 10], "here": [2, 3, 10], "hierarchi": 10, "high": [3, 10], "higher": 9, "hmac": 6, "hold": [3, 10], "host": [5, 7, 8, 10], "hot": 8, "how": [3, 10], "howev": [7, 10], "hw_statu": 3, "hwdata": 10, "i": [0, 1, 2, 3, 5, 6, 7, 8, 9, 10], "i2c": [3, 4, 7, 8], "i2c_wr_data_nack": 8, "i3c": [0, 2, 5, 6, 7, 8, 9], "i3c_core_config": 1, "i3c_ctrl": 0, "i3cbas": 5, "ibi": [3, 4, 5], "ibi_data_thld": 8, "ibi_port": 8, "ibi_queue_rst": 3, "ibi_queue_s": 3, "ibi_reject": 8, "ibi_status_thld": 8, "ibi_status_thld_stat": 8, "ibi_thld": 3, "ibi_thld_forc": 3, "ibi_thld_stat": 3, "ibi_thld_stat_en": 3, "icaru": 10, "id": 8, "idea": 4, "ident": 3, "identifi": 3, "ifc": 6, "ihi0033a": 10, "imag": 3, "impl": 3, "implement": [0, 3, 5, 8, 9, 10], "includ": [3, 7, 9], "inclus": 0, "incom": 3, "incorrect": 8, "increas": [3, 10], "index": [8, 10], "indic": [0, 3, 8], "indirect": 3, "indirect_fifo_ctrl_0": 3, "indirect_fifo_ctrl_1": 3, "indirect_fifo_data": 3, "indirect_fifo_status_0": 3, "indirect_fifo_status_1": 3, "indirect_fifo_status_2": 3, "indirect_fifo_status_3": 3, "indirect_fifo_status_4": 3, "indirect_fifo_status_5": 3, "individu": 8, "inform": 4, "initi": [4, 7, 10], "inout": 10, "input": 10, "instanc": [3, 5], "instanti": 10, "instruct": 8, "integr": [3, 10], "interact": [5, 10], "interchang": 7, "interfac": [4, 5, 7, 8, 9], "intermedi": 10, "intern": [5, 6, 8, 9, 10], "interrupt": [0, 4, 5], "intr_signal_en": 5, "intr_status_en": 5, "introduct": 4, "isr": 3, "issu": [3, 5, 8, 10], "its": [5, 8, 10], "itself": 5, "join": [7, 8], "keep": 10, "keeper": [3, 10], "kernel": 4, "known": [3, 5, 8, 10], "larg": 3, "larger": 3, "last": [3, 9], "last_statu": 3, "latenc": 3, "later": 10, "layer": 4, "layout": 10, "leakag": 10, "least": [3, 8], "left": 0, "legaci": [4, 7], "length": [3, 8], "less": [0, 10], "level": [3, 10], "like": 10, "limit": [5, 10], "link": [3, 5, 10], "linux": 4, "list": [3, 5, 6, 8, 10], "lite": [6, 10], "locat": 3, "logic": 10, "login": 7, "long": 3, "longer": 8, "lost": 10, "low": 10, "lower": 8, "lowest": 10, "lsu_read_32": 6, "lsu_write_32": 6, "lvr": 10, "mai": [3, 8, 10], "main": 10, "make": [3, 10], "manag": [5, 6, 7, 9], "manner": 8, "map": 5, "mask": [5, 10], "master": 10, "match": [3, 8], "mctp": 3, "mean": [8, 10], "meant": [3, 6], "mechan": [3, 8, 10], "memori": [3, 10], "method": [5, 8], "mhz": [8, 9], "might": [5, 8], "minim": 9, "minimum": [3, 9, 10], "mipi": [3, 5, 7], "misconfigur": 8, "miss": 5, "mitig": 3, "modal": 8, "mode": [4, 5, 7, 8, 9], "mode_selector": 5, "model": [2, 10], "modifi": [8, 10], "modul": [0, 10], "moment": 9, "monitor": 10, "more": [0, 1, 3, 5, 8, 10], "multi": 10, "multipl": [3, 8, 10], "must": [0, 3, 8, 10], "n": [0, 3, 9, 10], "nack": [3, 8], "name": [3, 8], "nativ": 10, "natur": 9, "need": [3, 5, 8, 10], "never": 10, "new": [8, 10], "next": [3, 10], "non": 10, "norm": 3, "normal": [4, 5], "note": 8, "notif": 3, "notifi": 3, "now": 10, "number": [3, 5, 8, 9], "obtain": [5, 7, 8], "occup": 8, "occur": [3, 9, 10], "offici": 10, "offlin": 8, "offset": [3, 5], "ol": 10, "onc": [8, 10], "one": [3, 8, 9], "ones": 10, "onli": [3, 5, 8, 10], "open": [3, 4, 7, 10], "opentitan": 10, "oper": [4, 5, 6, 10], "oppos": 10, "optim": 3, "option": [5, 10], "order": [3, 5, 8], "origin": [3, 10], "other": [5, 10], "otherwis": [0, 3, 8], "our": 8, "output": 10, "outstand": 3, "over": [3, 7, 9, 10], "overflow": [3, 8], "overrun": 3, "oversampl": [4, 10], "overview": 10, "overwrit": 10, "overwritten": 8, "own": 8, "pad": 9, "paramet": 10, "parameter": 10, "parametriz": 3, "pariti": 8, "part": [6, 8, 9, 10], "particip": [8, 10], "pass": [8, 10], "patch": 8, "path": 10, "payload": [3, 8], "peakrdl": 6, "pend": [3, 8], "per": [3, 8, 10], "perform": [3, 5, 8, 10], "period": [9, 10], "permiss": [3, 10], "permit": [5, 8], "phy": [3, 4], "physic": 10, "pid": [5, 8, 10], "pio": [5, 8, 10], "pio_bas": 10, "pio_control": 5, "pio_intr_forc": 8, "pio_intr_signal_en": [5, 8], "pio_intr_statu": [5, 8], "pio_intr_status_en": 5, "pio_offset": 5, "pio_section_offset": 5, "piocontrol": 5, "plan": 4, "point": [5, 6, 10], "pon": 6, "popul": [8, 10], "port": [3, 5, 8, 10], "possibl": [3, 8, 9, 10], "potenti": 3, "power": [0, 5], "prefer": 8, "prepar": 3, "prepopul": 3, "present": [2, 8, 9, 10], "preserv": 8, "prevent": [3, 5, 10], "previou": 5, "previous": [8, 10], "primari": [4, 10], "primarili": 7, "prior": [5, 10], "privat": 5, "privileg": 10, "problem": 3, "procedur": [5, 8, 10], "process": [3, 5, 8, 10], "programm": 3, "prohibit": 3, "project": [3, 7, 10], "properli": [6, 10], "propos": 5, "prot_cap_0": 3, "prot_cap_1": 3, "prot_cap_2": 3, "prot_cap_3": 3, "protocol": [6, 10], "provid": [0, 3, 5, 6, 7, 8, 9, 10], "pull": [3, 4, 10], "pure": 10, "purpos": [3, 8, 10], "push": [3, 4], "put": 0, "py": 9, "python": [1, 9], "queue": [4, 5, 8], "queue_siz": 5, "queue_thld_ctrl": [0, 8], "r": [3, 5], "rais": [3, 8], "rang": [0, 8], "rate": [3, 8], "rather": 10, "ratio": 9, "rdl": 6, "re": 8, "reach": [0, 8], "read": [1, 5, 6, 8, 10], "readi": [5, 8], "readm": 1, "realist": 3, "realiz": 8, "reason": 3, "recalcul": 9, "receiv": [3, 8, 10], "recommend": 3, "recovery_ctrl": 3, "recovery_statu": 3, "reduc": 8, "refer": [8, 10], "region": [3, 10], "regist": [0, 4, 5, 6, 7, 8, 10], "relat": 8, "releas": [6, 10], "relev": [5, 10], "reli": 10, "remain": [0, 8], "remov": 10, "repeat": [8, 10], "replac": 10, "report": [3, 5, 8, 10], "request": [8, 10], "requir": [3, 5, 7, 10], "reserv": [3, 8, 9], "reset": [3, 5, 10], "resistor": 3, "resolut": 9, "resolv": 10, "resourc": 5, "resp_buf_thld": [0, 8], "resp_fifo_depth": 0, "resp_ready_stat": [0, 8], "resp_ready_stat_en": 8, "respect": 8, "respond": [3, 8], "respons": [3, 5, 6, 7, 10], "response_port": 8, "rest": 3, "restart": 8, "restrict": 10, "result": [3, 5, 8], "retri": 8, "retriev": 0, "return": 8, "reus": [3, 10], "ring_headers_section_offset": 5, "riscv_hw_if": 6, "rise": [4, 10], "rnw": [3, 8], "robust": 3, "role": [3, 6, 7, 8, 10], "rom": 6, "rout": 10, "rst_done": 6, "rstdaa": [8, 10], "rstgrpa": [8, 10], "rtl": [6, 10], "rule": 10, "run": 10, "rw": 3, "rx": [7, 8, 10], "rx_buf_thld": [0, 8], "rx_data": 3, "rx_data_buffer_s": 3, "rx_data_rst": 3, "rx_data_thld": 3, "rx_data_thld_forc": 3, "rx_data_thld_stat": 3, "rx_data_thld_stat_en": 3, "rx_desc": 3, "rx_desc_buffer_s": 3, "rx_desc_rst": 3, "rx_desc_stat": 3, "rx_desc_thld": 3, "rx_desc_thld_forc": 3, "rx_desc_thld_stat": 3, "rx_desc_thld_stat_en": 3, "rx_desc_timeout": 3, "rx_fifo_depth": 0, "rx_start_thld": 3, "rx_thld_signal_en": 8, "rx_thld_stat": 0, "rx_thld_stat_en": 8, "same": [3, 7, 8, 10], "sampl": 9, "save": [8, 10], "scatter": 5, "scenario": [3, 8, 10], "schedul": [5, 8], "scl": 9, "scl_en_o": 10, "scl_i": 10, "scl_o": 10, "scope": 7, "script": [1, 9], "sda": 9, "sda_en_o": 10, "sda_i": 10, "sda_o": 10, "sdr": 8, "sdr0": 8, "sdr1": 8, "sdr4": 8, "sec_fw_recovery_offset": 3, "secondari": [4, 7, 10], "section": [3, 5, 8, 10], "section_offset": 5, "secur": 4, "see": [5, 10], "seem": 10, "select": 10, "send": [3, 8, 10], "sens": 3, "sensor": 3, "sent": 3, "separ": 10, "sequenc": 5, "sequenti": 10, "seri": 3, "serv": [6, 7], "servic": 3, "set": [0, 3, 5, 8, 9, 10], "setaasa": [8, 10], "setdasa": [8, 10], "setgrpa": [8, 10], "setmrl": 3, "setmwl": 3, "setnewda": [8, 10], "setup": 5, "sever": [0, 10], "sha256": 6, "sha512": 6, "shall": [3, 8, 10], "share": 8, "short": 8, "short_read_err": 8, "should": [3, 5, 8, 10], "side": [3, 5, 8], "signal": [3, 8, 9, 10], "significantli": 8, "silicon": 10, "similarli": 9, "simpl": 3, "simul": [6, 10], "simultan": 10, "sinc": [8, 10], "singl": [3, 8, 10], "situat": 3, "size": [0, 3, 5, 8, 10], "skip": 3, "slew": 3, "slow": [3, 10], "smaller": 8, "smoke_test_i3c": 6, "so": [3, 5, 6, 8, 10], "soc": [6, 9], "soc_mgmt_control": 3, "soc_mgmt_extcap_head": 3, "soc_mgmt_feature_0": 3, "soc_mgmt_feature_1": 3, "soc_mgmt_feature_15": 3, "soc_mgmt_feature_2": 3, "soc_mgmt_feature_3": 3, "soc_mgmt_rsvd_0": 3, "soc_mgmt_rsvd_1": 3, "soc_mgmt_rsvd_2": 3, "soc_mgmt_rsvd_3": 3, "soc_mgmt_section_offset": 3, "soc_mgmt_statu": 3, "soft": 3, "soft_rst": 3, "softwar": [0, 3, 5, 6, 8, 10], "solut": [3, 10], "solv": 3, "some": [7, 8], "sometim": 10, "soon": 9, "sourc": 7, "space": 8, "spec": [5, 8], "specfic": 3, "specif": [4, 5, 7, 8, 10], "specifci": 3, "specifi": [3, 5, 10], "speed": [4, 8, 10], "spi": 6, "spike": 10, "split": 3, "ss": 6, "stall": 5, "standard": [6, 8], "standbi": [5, 7, 10], "start": [3, 5, 9, 10], "state": [3, 5, 9, 10], "static": 10, "static_address": 8, "statu": [0, 3, 5, 6, 8], "status_regist": 5, "stby_cr_cap": [3, 5], "stby_cr_control": [3, 5], "stby_cr_device_char": 5, "stby_cr_device_pid_lo": 5, "stby_cr_enable_int": 3, "stby_cr_intr_signal_en": 5, "step": [5, 8], "still": 3, "stop": [8, 10], "store": [5, 8, 10], "strength": [3, 9, 10], "stretch": [3, 10], "strive": 9, "strong": 10, "structur": [5, 8], "subject": 9, "submodul": 10, "subordin": [6, 10], "subsequ": 8, "subsystem": 4, "success": [8, 10], "suit": 2, "support": [1, 5, 7, 8, 10], "sv": [0, 10], "switch": 10, "sy": 9, "symmetr": 9, "synchron": 9, "synthesi": [3, 5], "sys_clk": 9, "system": [3, 5, 9, 10], "systemrdl": 10, "systemverilog": 6, "t": [3, 5, 9, 10], "t_aval_reg": 9, "t_f_reg": 9, "t_free_reg": 9, "t_hd_dat_reg": 9, "t_hd_sta_reg": 9, "t_high_reg": 9, "t_idle_reg": 9, "t_low_reg": 9, "t_r_reg": 9, "t_su_dat_reg": 9, "t_su_sta_reg": 9, "t_su_sto_reg": 9, "tabl": [5, 8], "table_offset": 5, "take": [8, 10], "taken": 3, "target": [5, 7, 8, 9, 10], "target_credit_n": 8, "target_xact_en": [3, 5], "target_xact_support": 3, "task": 7, "tbd": 3, "tcri": 7, "temperatur": [3, 10], "term": 3, "termin": 8, "terminologi": 7, "ternari": 8, "test": [2, 4, 10], "testbench": 10, "than": [0, 3, 8, 10], "thei": 10, "them": [8, 9, 10], "theori": [3, 10], "therefor": [3, 5, 10], "thi": [2, 3, 5, 7, 8, 9, 10], "those": [5, 8, 10], "threshold": [3, 4, 5, 8], "through": [3, 5, 8, 10], "ti": 10, "tick": 5, "tid": 8, "time": [3, 4, 5, 8, 10], "timeout": [5, 8], "toc": 8, "too": 3, "tool": [1, 2], "top": 4, "transact": [5, 8, 10], "transfer": [3, 4, 5, 7, 10], "transfer_abort_stat": 3, "transfer_err_stat": 3, "transient": 8, "transit": 10, "transmit": [3, 8, 10], "treat": 8, "tri": 10, "trigger": [0, 3, 5, 8, 10], "trim": 6, "true": 10, "try": 10, "tsx": 8, "tti_extcap_head": 3, "tti_ibi_thld": 3, "tti_ibi_thld_stat": 3, "tti_rx_data_thld": 3, "tti_rx_data_thld_stat": 3, "tti_rx_desc_thld": 3, "tti_rx_desc_thld_stat": 3, "tti_section_offset": 3, "tti_tx_data_thld": 3, "tti_tx_data_thld_stat": 3, "tti_tx_desc_thld": 3, "tti_tx_desc_thld_stat": 3, "two": [8, 10], "tx": [7, 8, 10], "tx_buf_thld": [0, 8], "tx_data": 3, "tx_data_buffer_s": 3, "tx_data_rst": 3, "tx_data_thld": 3, "tx_data_thld_forc": 3, "tx_data_thld_stat": 3, "tx_data_thld_stat_en": 3, "tx_desc": 3, "tx_desc_buffer_s": 3, "tx_desc_rst": 3, "tx_desc_stat": 3, "tx_desc_thld": 3, "tx_desc_thld_forc": 3, "tx_desc_thld_stat": 3, "tx_desc_thld_stat_en": 3, "tx_desc_timeout": 3, "tx_fifo_depth": 0, "tx_start_thld": 3, "tx_thld_signal_en": 8, "tx_thld_stat": [0, 8], "type": [3, 8], "typic": 3, "uart": 6, "unaccept": 3, "under": 5, "underflow": 8, "undergon": 5, "underli": 10, "underrun": 3, "unit": 2, "unknown": 3, "unless": [3, 10], "until": [5, 10], "up": [3, 5, 8, 10], "updat": [8, 10], "upon": [5, 8], "upper": 3, "us": [0, 2, 3, 5, 6, 7, 9, 10], "usag": 1, "user": 0, "util": 0, "uvm": 2, "v": [4, 10], "v1": [3, 5], "valid": [3, 8, 10], "valu": [0, 3, 5, 8, 9], "veer": 6, "vendor": [4, 5, 7], "veri": 10, "verifi": [2, 5, 8], "veril": [2, 10], "version": [3, 7], "via": [0, 3, 5, 6, 8, 9], "view": [6, 10], "virtual": [3, 10], "w": 3, "w1c": 3, "wa": [3, 8, 10], "wai": [3, 5, 10], "wait": [8, 10], "want": 10, "waveform": 9, "we": [5, 9, 10], "weak": 10, "websit": 7, "well": 5, "were": 8, "when": [0, 3, 5, 8, 9, 10], "where": [8, 10], "whether": [5, 6, 10], "which": [1, 2, 3, 5, 6, 7, 8, 9, 10], "while": [8, 10], "whole": 10, "wide": [3, 10], "width": 3, "window": 3, "within": [5, 9, 10], "without": 10, "word": [3, 10], "worth": 9, "would": 5, "wrapper": 10, "writabl": 10, "write": [0, 5, 6, 8, 10], "written": [3, 8, 10], "wroc": 8, "x": 10, "xfer_data_port": [0, 8], "yaml": 1, "you": 3, "z": 10, "zero": 8}, "titles": ["Controller Interface Queues", "Configuring the I3C Core", "Design verification", "Specification for I3C Vendor-Specific Extended Capabilities", "I3C Core - documentation", "Boot and Initialization", "Integration with Caliptra Subsystem", "Introduction", "Normal operation", "Electrical and timing specifications", "I3C Controller"], "titleterms": {"": 4, "0x02": 3, "0x12": 3, "0xc0": 3, "0xc1": 3, "0xc4": 3, "1": 10, "2": 10, "3": 10, "5": 10, "7": 10, "In": [3, 8], "address": [8, 10], "ahb": 10, "arbitr": 10, "assign": 8, "attach": 8, "avail": 9, "axi": 10, "band": [3, 8], "boot": [3, 5], "bu": [3, 9, 10], "caliptra": 6, "capabl": [3, 4], "characterist": 10, "choic": 3, "ci": 10, "clock": [6, 9, 10], "command": [0, 8], "common": 10, "commun": 10, "condit": 9, "config": 3, "configur": [1, 9], "connect": 6, "context": 8, "control": [0, 3, 5, 6, 9, 10], "core": [1, 4], "csr": 10, "dat": 10, "data": 8, "dct": 10, "descriptor": [3, 8], "design": [2, 3, 4], "detach": 8, "devic": [8, 10], "document": 4, "drain": 9, "dynam": 8, "electr": 9, "entdaa": 8, "enumer": 8, "error": 3, "extend": [3, 4], "fall": 9, "firmwar": 3, "flow": 4, "free": 9, "futur": 3, "group": 8, "handl": 8, "hardwar": 4, "high": 9, "hold": 9, "i2c": 10, "i3c": [1, 3, 4, 10], "ibi": 8, "id": 3, "idea": 3, "idl": 9, "immedi": 8, "inform": 3, "initi": [3, 5, 8], "integr": [4, 6], "interfac": [0, 3, 6, 10], "interrupt": [3, 8], "introduct": 7, "kernel": 8, "layer": 10, "legaci": 10, "line": 10, "linux": 8, "low": 9, "manag": [3, 8], "manual": 4, "mix": 10, "mode": [3, 10], "motiv": 3, "normal": 8, "open": 9, "oper": [3, 8], "oversampl": 9, "peripher": 6, "phy": 10, "plan": 2, "power": 8, "primari": 5, "programm": 4, "pull": 9, "push": 9, "queue": [0, 3, 10], "read": 3, "recoveri": [3, 4], "refer": 4, "regist": [3, 9], "regular": 8, "reset": [6, 8], "respons": [0, 8], "rise": 9, "rx": [0, 3], "scl": 10, "sda": 10, "secondari": 5, "secur": 3, "setup": 9, "soc": 3, "specif": [3, 9], "speed": 9, "standbi": 3, "static": 8, "subsystem": 6, "synchron": 10, "tabl": 10, "target": 3, "test": 6, "threshold": 0, "time": 9, "top": 10, "transact": 3, "transfer": 8, "tti": 3, "tti_control": 3, "tti_data_buffer_thld_control": 3, "tti_ibi_queue_s": 3, "tti_ibi_queue_thld_control": 3, "tti_interrupt_en": 3, "tti_interrupt_forc": 3, "tti_interrupt_statu": 3, "tti_queue_s": 3, "tti_queue_thld_control": 3, "tti_reset_control": 3, "tti_rx_data_port": 3, "tti_rx_desc_queue_port": 3, "tti_statu": 3, "tti_tx_data_port": 3, "tti_tx_desc_queue_port": 3, "tx": [0, 3], "us": 8, "v": 9, "vendor": 3, "verif": [2, 4], "write": 3}})