// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition"

// DATE "11/29/2016 17:00:37"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module DigitalWatch (
	Clk_50MHz,
	Button0_Rw,
	Button1_Rw,
	Button2_Rw,
	Button3_Rw,
	Sec0,
	Sec1,
	Min0,
	Min1,
	Hr0,
	Hr1,
	State0,
	Buzzer,
	button0Led,
	button1Led,
	button2Led,
	button3Led);
input 	Clk_50MHz;
input 	Button0_Rw;
input 	Button1_Rw;
input 	Button2_Rw;
input 	Button3_Rw;
output 	[6:0] Sec0;
output 	[6:0] Sec1;
output 	[6:0] Min0;
output 	[6:0] Min1;
output 	[6:0] Hr0;
output 	[6:0] Hr1;
output 	[6:0] State0;
output 	Buzzer;
output 	button0Led;
output 	button1Led;
output 	button2Led;
output 	button3Led;

// Design Ports Information
// Sec0[0]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sec0[1]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sec0[2]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sec0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sec0[4]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sec0[5]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sec0[6]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sec1[0]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sec1[1]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sec1[2]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sec1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sec1[4]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sec1[5]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sec1[6]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Min0[0]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Min0[1]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Min0[2]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Min0[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Min0[4]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Min0[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Min0[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Min1[0]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Min1[1]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Min1[2]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Min1[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Min1[4]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Min1[5]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Min1[6]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Hr0[0]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Hr0[1]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Hr0[2]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Hr0[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Hr0[4]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Hr0[5]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Hr0[6]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Hr1[0]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Hr1[1]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Hr1[2]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Hr1[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Hr1[4]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Hr1[5]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Hr1[6]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// State0[0]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// State0[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// State0[2]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// State0[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// State0[4]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// State0[5]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// State0[6]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Buzzer	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// button0Led	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// button1Led	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// button2Led	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// button3Led	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk_50MHz	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Button0_Rw	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Button1_Rw	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Button2_Rw	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Button3_Rw	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Sec0[0]~output_o ;
wire \Sec0[1]~output_o ;
wire \Sec0[2]~output_o ;
wire \Sec0[3]~output_o ;
wire \Sec0[4]~output_o ;
wire \Sec0[5]~output_o ;
wire \Sec0[6]~output_o ;
wire \Sec1[0]~output_o ;
wire \Sec1[1]~output_o ;
wire \Sec1[2]~output_o ;
wire \Sec1[3]~output_o ;
wire \Sec1[4]~output_o ;
wire \Sec1[5]~output_o ;
wire \Sec1[6]~output_o ;
wire \Min0[0]~output_o ;
wire \Min0[1]~output_o ;
wire \Min0[2]~output_o ;
wire \Min0[3]~output_o ;
wire \Min0[4]~output_o ;
wire \Min0[5]~output_o ;
wire \Min0[6]~output_o ;
wire \Min1[0]~output_o ;
wire \Min1[1]~output_o ;
wire \Min1[2]~output_o ;
wire \Min1[3]~output_o ;
wire \Min1[4]~output_o ;
wire \Min1[5]~output_o ;
wire \Min1[6]~output_o ;
wire \Hr0[0]~output_o ;
wire \Hr0[1]~output_o ;
wire \Hr0[2]~output_o ;
wire \Hr0[3]~output_o ;
wire \Hr0[4]~output_o ;
wire \Hr0[5]~output_o ;
wire \Hr0[6]~output_o ;
wire \Hr1[0]~output_o ;
wire \Hr1[1]~output_o ;
wire \Hr1[2]~output_o ;
wire \Hr1[3]~output_o ;
wire \Hr1[4]~output_o ;
wire \Hr1[5]~output_o ;
wire \Hr1[6]~output_o ;
wire \State0[0]~output_o ;
wire \State0[1]~output_o ;
wire \State0[2]~output_o ;
wire \State0[3]~output_o ;
wire \State0[4]~output_o ;
wire \State0[5]~output_o ;
wire \State0[6]~output_o ;
wire \Buzzer~output_o ;
wire \button0Led~output_o ;
wire \button1Led~output_o ;
wire \button2Led~output_o ;
wire \button3Led~output_o ;
wire \Clk_50MHz~input_o ;
wire \Clk_50MHz~inputclkctrl_outclk ;
wire \SD0|Clk_100Hz~0_combout ;
wire \SD0|Add0~0_combout ;
wire \SD0|Add0~1 ;
wire \SD0|Add0~2_combout ;
wire \SD0|Counter~2_combout ;
wire \SD0|Add0~3 ;
wire \SD0|Add0~4_combout ;
wire \SD0|Add0~5 ;
wire \SD0|Add0~6_combout ;
wire \SD0|Counter~1_combout ;
wire \SD0|Add0~7 ;
wire \SD0|Add0~8_combout ;
wire \SD0|Counter~0_combout ;
wire \SD0|Add0~9 ;
wire \SD0|Add0~10_combout ;
wire \SD0|Add0~11 ;
wire \SD0|Add0~12_combout ;
wire \SD0|Add0~13 ;
wire \SD0|Add0~14_combout ;
wire \SD0|Add0~15 ;
wire \SD0|Add0~16_combout ;
wire \SD0|Add0~17 ;
wire \SD0|Add0~18_combout ;
wire \SD0|Add0~19 ;
wire \SD0|Add0~20_combout ;
wire \SD0|Add0~21 ;
wire \SD0|Add0~22_combout ;
wire \SD0|Add0~23 ;
wire \SD0|Add0~24_combout ;
wire \SD0|Add0~25 ;
wire \SD0|Add0~26_combout ;
wire \SD0|Add0~27 ;
wire \SD0|Add0~28_combout ;
wire \SD0|Add0~29 ;
wire \SD0|Add0~30_combout ;
wire \SD0|Add0~31 ;
wire \SD0|Add0~32_combout ;
wire \SD0|Add0~33 ;
wire \SD0|Add0~34_combout ;
wire \SD0|Add0~35 ;
wire \SD0|Add0~36_combout ;
wire \SD0|Add0~37 ;
wire \SD0|Add0~38_combout ;
wire \SD0|Add0~39 ;
wire \SD0|Add0~40_combout ;
wire \SD0|Add0~41 ;
wire \SD0|Add0~42_combout ;
wire \SD0|Add0~43 ;
wire \SD0|Add0~44_combout ;
wire \SD0|Add0~45 ;
wire \SD0|Add0~46_combout ;
wire \SD0|Equal0~6_combout ;
wire \SD0|Add0~47 ;
wire \SD0|Add0~48_combout ;
wire \SD0|Add0~49 ;
wire \SD0|Add0~50_combout ;
wire \SD0|Add0~51 ;
wire \SD0|Add0~52_combout ;
wire \SD0|Add0~53 ;
wire \SD0|Add0~54_combout ;
wire \SD0|Equal0~7_combout ;
wire \SD0|Equal0~5_combout ;
wire \SD0|Equal0~0_combout ;
wire \SD0|Equal0~1_combout ;
wire \SD0|Equal0~2_combout ;
wire \SD0|Equal0~3_combout ;
wire \SD0|Equal0~4_combout ;
wire \SD0|Equal0~8_combout ;
wire \SD0|Clk_100Hz~q ;
wire \SD0|Clk_100Hz~clkctrl_outclk ;
wire \Button0_Rw~input_o ;
wire \SD0|SigBuffer[0]~0_combout ;
wire \SD0|SigBuffer[1]~feeder_combout ;
wire \SD0|SigBuffer[2]~feeder_combout ;
wire \SD0|SigBuffer[3]~feeder_combout ;
wire \SD0|Equal1~1_combout ;
wire \SD0|SigBuffer[4]~feeder_combout ;
wire \SD0|SigBuffer[5]~feeder_combout ;
wire \SD0|Equal1~0_combout ;
wire \SD0|Equal1~2_combout ;
wire \SD0|Cleaned~q ;
wire \D3|Mux1~0_combout ;
wire \State[0]~2_combout ;
wire \State~0_combout ;
wire \State[1]~feeder_combout ;
wire \Tk0|Add0~0_combout ;
wire \Tk0|Counter~0_combout ;
wire \Tk0|Add0~1 ;
wire \Tk0|Add0~2_combout ;
wire \Tk0|Add0~3 ;
wire \Tk0|Add0~4_combout ;
wire \Tk0|Add0~5 ;
wire \Tk0|Add0~6_combout ;
wire \Tk0|Add0~7 ;
wire \Tk0|Add0~8_combout ;
wire \Tk0|Add0~9 ;
wire \Tk0|Add0~10_combout ;
wire \Tk0|Add0~11 ;
wire \Tk0|Add0~12_combout ;
wire \Tk0|Counter~1_combout ;
wire \Tk0|Add0~13 ;
wire \Tk0|Add0~14_combout ;
wire \Tk0|Add0~15 ;
wire \Tk0|Add0~16_combout ;
wire \Tk0|Counter~2_combout ;
wire \Tk0|Add0~17 ;
wire \Tk0|Add0~18_combout ;
wire \Tk0|Counter~3_combout ;
wire \Tk0|Add0~19 ;
wire \Tk0|Add0~20_combout ;
wire \Tk0|Add0~21 ;
wire \Tk0|Add0~22_combout ;
wire \Tk0|Counter~4_combout ;
wire \Tk0|Add0~23 ;
wire \Tk0|Add0~24_combout ;
wire \Tk0|Add0~25 ;
wire \Tk0|Add0~26_combout ;
wire \Tk0|Add0~27 ;
wire \Tk0|Add0~28_combout ;
wire \Tk0|Counter~5_combout ;
wire \Tk0|Add0~29 ;
wire \Tk0|Add0~30_combout ;
wire \Tk0|Add0~31 ;
wire \Tk0|Add0~32_combout ;
wire \Tk0|Add0~33 ;
wire \Tk0|Add0~34_combout ;
wire \Tk0|Add0~35 ;
wire \Tk0|Add0~36_combout ;
wire \Tk0|Counter~6_combout ;
wire \Tk0|Add0~37 ;
wire \Tk0|Add0~38_combout ;
wire \Tk0|Counter~7_combout ;
wire \Tk0|Add0~39 ;
wire \Tk0|Add0~40_combout ;
wire \Tk0|Add0~41 ;
wire \Tk0|Add0~42_combout ;
wire \Tk0|Add0~43 ;
wire \Tk0|Add0~44_combout ;
wire \Tk0|Counter~8_combout ;
wire \Tk0|Add0~45 ;
wire \Tk0|Add0~46_combout ;
wire \Tk0|Add0~47 ;
wire \Tk0|Add0~48_combout ;
wire \Tk0|Add0~49 ;
wire \Tk0|Add0~50_combout ;
wire \Tk0|Add0~51 ;
wire \Tk0|Add0~52_combout ;
wire \Tk0|Add0~53 ;
wire \Tk0|Add0~54_combout ;
wire \Tk0|Equal0~7_combout ;
wire \Tk0|Equal0~5_combout ;
wire \Tk0|Equal0~6_combout ;
wire \Tk0|Equal0~1_combout ;
wire \Tk0|Equal0~2_combout ;
wire \Tk0|Equal0~3_combout ;
wire \Tk0|Equal0~0_combout ;
wire \Tk0|Equal0~4_combout ;
wire \Tk0|Equal0~8_combout ;
wire \Tk0|Clk_10Hz~0_combout ;
wire \Tk0|Clk_10Hz~q ;
wire \Tk0|Clk_10Hz~clkctrl_outclk ;
wire \Mux1~2_combout ;
wire \StateTk~combout ;
wire \SD1|Clk_100Hz~0_combout ;
wire \SD1|Clk_100Hz~q ;
wire \SD1|Clk_100Hz~clkctrl_outclk ;
wire \Button1_Rw~input_o ;
wire \SD1|SigBuffer[0]~0_combout ;
wire \SD1|SigBuffer[1]~feeder_combout ;
wire \SD1|SigBuffer[2]~feeder_combout ;
wire \SD1|SigBuffer[3]~feeder_combout ;
wire \SD1|Equal1~1_combout ;
wire \SD1|SigBuffer[4]~feeder_combout ;
wire \SD1|SigBuffer[5]~feeder_combout ;
wire \SD1|Equal1~0_combout ;
wire \SD1|Equal1~2_combout ;
wire \SD1|Cleaned~q ;
wire \Button1Tk~combout ;
wire \Button1Tk~clkctrl_outclk ;
wire \Tk0|Edit[0]~1_combout ;
wire \Tk0|Edit[1]~0_combout ;
wire \SD2|Clk_100Hz~0_combout ;
wire \SD2|Clk_100Hz~feeder_combout ;
wire \SD2|Clk_100Hz~q ;
wire \SD2|Clk_100Hz~clkctrl_outclk ;
wire \Button2_Rw~input_o ;
wire \SD2|SigBuffer[0]~0_combout ;
wire \SD2|SigBuffer[1]~feeder_combout ;
wire \SD2|SigBuffer[2]~feeder_combout ;
wire \SD2|SigBuffer[3]~feeder_combout ;
wire \SD2|Equal1~1_combout ;
wire \SD2|SigBuffer[4]~feeder_combout ;
wire \SD2|SigBuffer[5]~feeder_combout ;
wire \SD2|Equal1~0_combout ;
wire \SD2|Equal1~2_combout ;
wire \SD2|Cleaned~q ;
wire \Tk0|Decoder0~0_combout ;
wire \Tk0|SecTk~8_combout ;
wire \Tk0|Counter_T[1]~2_combout ;
wire \Tk0|Counter_T~0_combout ;
wire \Tk0|Counter_T~1_combout ;
wire \Tk0|SecTk[5]~9_combout ;
wire \Mux14~0_combout ;
wire \Mux1~2clkctrl_outclk ;
wire \Tk0|SecTk~4_combout ;
wire \Tk0|SecTk~5_combout ;
wire \Tk0|Add2~1_combout ;
wire \Tk0|SecTk~6_combout ;
wire \Tk0|Add2~0_combout ;
wire \Tk0|SecTk~3_combout ;
wire \Tk0|Equal2~0_combout ;
wire \Tk0|Equal2~1_combout ;
wire \Tk0|SecTk~2_combout ;
wire \Tk0|SecTk~7_combout ;
wire \Mux18~0_combout ;
wire \Mux15~0_combout ;
wire \Mux17~0_combout ;
wire \Mux19~0_combout ;
wire \Mux16~0_combout ;
wire \D0|WideOr43~0_combout ;
wire \D0|WideOr43~1_combout ;
wire \D0|SevenBuff0~0_combout ;
wire \D0|WideOr30~0_combout ;
wire \D0|WideOr3~0_combout ;
wire \D0|WideOr3~1_combout ;
wire \D0|WideOr32~0_combout ;
wire \D0|WideOr2~0_combout ;
wire \D0|WideOr2~1_combout ;
wire \D0|WideOr45~0_combout ;
wire \D0|WideOr1~0_combout ;
wire \D0|WideOr1~1_combout ;
wire \D0|SevenBuff0~1_combout ;
wire \D0|WideOr0~0_combout ;
wire \D0|WideOr32~1_combout ;
wire \D0|SevenBuff0~2_combout ;
wire \D0|SevenBuff0~3_combout ;
wire \D0|WideOr9~0_combout ;
wire \D0|WideOr11~0_combout ;
wire \D0|WideOr7~0_combout ;
wire \D0|WideOr21~0_combout ;
wire \D0|WideOr13~0_combout ;
wire \D0|WideOr6~0_combout ;
wire \D0|WideOr6~1_combout ;
wire \D0|WideOr5~combout ;
wire \D0|WideOr17~0_combout ;
wire \D0|WideOr4~0_combout ;
wire \D0|SSD_Digit1[3]~feeder_combout ;
wire \D0|WideOr13~1_combout ;
wire \D0|WideOr19~0_combout ;
wire \D0|SevenBuff1~0_combout ;
wire \Tk0|HrTk~4_combout ;
wire \Tk0|MinTk~9_combout ;
wire \Tk0|HrTk~5_combout ;
wire \Tk0|MinTk~8_combout ;
wire \Tk0|Decoder0~1_combout ;
wire \Tk0|Add5~0_combout ;
wire \Tk0|MinTk~11_combout ;
wire \Tk0|Add3~2_combout ;
wire \Tk0|Add3~3_combout ;
wire \Tk0|MinTk~2_combout ;
wire \Tk0|Add5~3_combout ;
wire \Tk0|MinTk~12_combout ;
wire \Tk0|Add3~0_combout ;
wire \Tk0|Add3~1_combout ;
wire \Tk0|MinTk~0_combout ;
wire \Tk0|MinTk~6_combout ;
wire \Tk0|Equal3~0_combout ;
wire \Tk0|Equal3~1_combout ;
wire \Tk0|MinTk~1_combout ;
wire \Tk0|Add5~1_combout ;
wire \Tk0|MinTk~13_combout ;
wire \Tk0|MinTk~3_combout ;
wire \Tk0|Add5~2_combout ;
wire \Tk0|MinTk~7_combout ;
wire \Tk0|MinTk~10_combout ;
wire \Tk0|MinTk~4_combout ;
wire \Tk0|MinTk~5_combout ;
wire \Tk0|MinTk~14_combout ;
wire \Mux8~0_combout ;
wire \Mux12~0_combout ;
wire \Mux9~0_combout ;
wire \Mux11~0_combout ;
wire \Mux13~0_combout ;
wire \Mux10~0_combout ;
wire \D1|WideOr28~0_combout ;
wire \D1|WideOr28~1_combout ;
wire \D1|WideOr30~0_combout ;
wire \D1|WideOr43~0_combout ;
wire \D1|WideOr43~1_combout ;
wire \D1|WideOr3~0_combout ;
wire \D1|WideOr3~1_combout ;
wire \D1|Decoder0~0_combout ;
wire \D1|WideOr2~7_combout ;
wire \D1|WideOr2~5_combout ;
wire \D1|WideOr32~0_combout ;
wire \D1|WideOr32~1_combout ;
wire \D1|WideOr2~6_combout ;
wire \D1|WideOr1~4_combout ;
wire \D1|WideOr1~3_combout ;
wire \D1|WideOr1~7_combout ;
wire \D1|WideOr37~0_combout ;
wire \D1|SevenBuff0~6_combout ;
wire \D1|WideOr0~0_combout ;
wire \D1|Decoder0~1_combout ;
wire \D1|SevenBuff0~9_combout ;
wire \D1|SevenBuff0~3_combout ;
wire \D1|SevenBuff0~12_combout ;
wire \D1|SevenBuff0~7_combout ;
wire \D1|SevenBuff0~8_combout ;
wire \D1|SevenBuff0~10_combout ;
wire \D1|SevenBuff0~11_combout ;
wire \D1|WideOr11~0_combout ;
wire \D1|WideOr9~0_combout ;
wire \D1|WideOr7~combout ;
wire \D1|WideOr6~17_combout ;
wire \D1|WideOr21~0_combout ;
wire \D1|WideOr13~0_combout ;
wire \D1|WideOr5~combout ;
wire \D1|WideOr17~0_combout ;
wire \D1|WideOr4~0_combout ;
wire \D1|SSD_Digit1[3]~feeder_combout ;
wire \D1|WideOr13~1_combout ;
wire \D1|SevenBuff1~3_combout ;
wire \D1|SevenBuff1~9_combout ;
wire \Tk0|Decoder0~2_combout ;
wire \Tk0|Add4~2_combout ;
wire \Tk0|HrTk~9_combout ;
wire \Tk0|HrTk~8_combout ;
wire \Tk0|HrTk~10_combout ;
wire \Tk0|HrTk~13_combout ;
wire \Tk0|Add6~2_combout ;
wire \Tk0|HrTk~15_combout ;
wire \Tk0|HrTk~17_combout ;
wire \Tk0|Add6~0_combout ;
wire \Tk0|HrTk~16_combout ;
wire \Tk0|Equal4~0_combout ;
wire \Tk0|Add4~1_combout ;
wire \Tk0|HrTk~18_combout ;
wire \Tk0|HrTk~12_combout ;
wire \Tk0|Equal4~1_combout ;
wire \Tk0|Add4~0_combout ;
wire \Tk0|HrTk~6_combout ;
wire \Tk0|Add6~1_combout ;
wire \Tk0|HrTk~11_combout ;
wire \Tk0|HrTk~7_combout ;
wire \Tk0|HrTk~14_combout ;
wire \Mux0~0_combout ;
wire \Mux6~0_combout ;
wire \Mux7~0_combout ;
wire \Mux5~0_combout ;
wire \D2|WideOr28~0_combout ;
wire \D2|WideOr43~0_combout ;
wire \Mux2~0_combout ;
wire \D2|WideOr3~combout ;
wire \D2|WideOr2~0_combout ;
wire \D2|WideOr2~1_combout ;
wire \D2|WideOr32~0_combout ;
wire \D2|WideOr2~2_combout ;
wire \D2|WideOr1~0_combout ;
wire \D2|WideOr1~1_combout ;
wire \D2|WideOr37~0_combout ;
wire \D2|WideOr0~0_combout ;
wire \D2|WideOr32~1_combout ;
wire \D2|SevenBuff0~0_combout ;
wire \D2|SevenBuff0~1_combout ;
wire \D2|SevenBuff0~2_combout ;
wire \D2|WideOr11~0_combout ;
wire \D2|WideOr9~0_combout ;
wire \D2|WideOr7~combout ;
wire \D2|WideOr6~combout ;
wire \D2|WideOr13~0_combout ;
wire \D2|WideOr5~combout ;
wire \D2|SSD_Digit1[6]~feeder_combout ;
wire \Mux1~0_combout ;
wire \Mux1~1_combout ;
wire \SD3|Clk_100Hz~0_combout ;
wire \SD3|Clk_100Hz~q ;
wire \SD3|Clk_100Hz~clkctrl_outclk ;
wire \Button3_Rw~input_o ;
wire \SD3|SigBuffer[0]~0_combout ;
wire \SD3|SigBuffer[1]~feeder_combout ;
wire \SD3|SigBuffer[2]~feeder_combout ;
wire \SD3|SigBuffer[3]~feeder_combout ;
wire \SD3|Equal1~1_combout ;
wire \SD3|SigBuffer[4]~feeder_combout ;
wire \SD3|SigBuffer[5]~feeder_combout ;
wire \SD3|Equal1~0_combout ;
wire \SD3|Equal1~2_combout ;
wire \SD3|Cleaned~q ;
wire [6:0] \D1|SSD_Digit1 ;
wire [7:0] \SD3|SigBuffer ;
wire [6:0] \D0|SSD_Digit0 ;
wire [5:0] \Tk0|SecTk ;
wire [7:0] \SD0|SigBuffer ;
wire [6:0] \D0|SSD_Digit1 ;
wire [6:0] \D1|SSD_Digit0 ;
wire [1:0] State;
wire [6:0] \D2|SSD_Digit0 ;
wire [7:0] \SD1|SigBuffer ;
wire [6:0] \D2|SSD_Digit1 ;
wire [7:0] \SD2|SigBuffer ;
wire [27:0] \SD0|Counter ;
wire [5:0] \Tk0|MinTk ;
wire [4:0] \Tk0|HrTk ;
wire [1:0] \Tk0|Edit ;
wire [2:0] \Tk0|Counter_T ;
wire [27:0] \Tk0|Counter ;
wire [6:0] SecBuffer;
wire [6:0] MinBuffer;
wire [6:0] HrBuffer;


// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \Sec0[0]~output (
	.i(\D0|SSD_Digit0 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sec0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sec0[0]~output .bus_hold = "false";
defparam \Sec0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \Sec0[1]~output (
	.i(\D0|SSD_Digit0 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sec0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sec0[1]~output .bus_hold = "false";
defparam \Sec0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \Sec0[2]~output (
	.i(\D0|SSD_Digit0 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sec0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sec0[2]~output .bus_hold = "false";
defparam \Sec0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \Sec0[3]~output (
	.i(\D0|SSD_Digit0 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sec0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sec0[3]~output .bus_hold = "false";
defparam \Sec0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \Sec0[4]~output (
	.i(\D0|SSD_Digit0 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sec0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sec0[4]~output .bus_hold = "false";
defparam \Sec0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \Sec0[5]~output (
	.i(\D0|SSD_Digit0 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sec0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sec0[5]~output .bus_hold = "false";
defparam \Sec0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \Sec0[6]~output (
	.i(\D0|SSD_Digit0 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sec0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sec0[6]~output .bus_hold = "false";
defparam \Sec0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \Sec1[0]~output (
	.i(\D0|SSD_Digit1 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sec1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sec1[0]~output .bus_hold = "false";
defparam \Sec1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \Sec1[1]~output (
	.i(\D0|SSD_Digit1 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sec1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sec1[1]~output .bus_hold = "false";
defparam \Sec1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \Sec1[2]~output (
	.i(\D0|SSD_Digit1 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sec1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sec1[2]~output .bus_hold = "false";
defparam \Sec1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \Sec1[3]~output (
	.i(\D0|SSD_Digit1 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sec1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sec1[3]~output .bus_hold = "false";
defparam \Sec1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \Sec1[4]~output (
	.i(\D0|SSD_Digit1 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sec1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sec1[4]~output .bus_hold = "false";
defparam \Sec1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \Sec1[5]~output (
	.i(\D0|SSD_Digit1 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sec1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sec1[5]~output .bus_hold = "false";
defparam \Sec1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \Sec1[6]~output (
	.i(\D0|SSD_Digit1 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Sec1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Sec1[6]~output .bus_hold = "false";
defparam \Sec1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \Min0[0]~output (
	.i(\D1|SSD_Digit0 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Min0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Min0[0]~output .bus_hold = "false";
defparam \Min0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \Min0[1]~output (
	.i(\D1|SSD_Digit0 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Min0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Min0[1]~output .bus_hold = "false";
defparam \Min0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \Min0[2]~output (
	.i(\D1|SSD_Digit0 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Min0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Min0[2]~output .bus_hold = "false";
defparam \Min0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \Min0[3]~output (
	.i(\D1|SSD_Digit0 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Min0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Min0[3]~output .bus_hold = "false";
defparam \Min0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \Min0[4]~output (
	.i(\D1|SSD_Digit0 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Min0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Min0[4]~output .bus_hold = "false";
defparam \Min0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \Min0[5]~output (
	.i(\D1|SSD_Digit0 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Min0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Min0[5]~output .bus_hold = "false";
defparam \Min0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \Min0[6]~output (
	.i(\D1|SSD_Digit0 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Min0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Min0[6]~output .bus_hold = "false";
defparam \Min0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \Min1[0]~output (
	.i(\D1|SSD_Digit1 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Min1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Min1[0]~output .bus_hold = "false";
defparam \Min1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \Min1[1]~output (
	.i(\D1|SSD_Digit1 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Min1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Min1[1]~output .bus_hold = "false";
defparam \Min1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \Min1[2]~output (
	.i(\D1|SSD_Digit1 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Min1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Min1[2]~output .bus_hold = "false";
defparam \Min1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \Min1[3]~output (
	.i(\D1|SSD_Digit1 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Min1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Min1[3]~output .bus_hold = "false";
defparam \Min1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \Min1[4]~output (
	.i(\D1|SSD_Digit1 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Min1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Min1[4]~output .bus_hold = "false";
defparam \Min1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \Min1[5]~output (
	.i(\D1|SSD_Digit1 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Min1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Min1[5]~output .bus_hold = "false";
defparam \Min1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \Min1[6]~output (
	.i(\D1|SSD_Digit1 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Min1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Min1[6]~output .bus_hold = "false";
defparam \Min1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \Hr0[0]~output (
	.i(\D2|SSD_Digit0 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Hr0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Hr0[0]~output .bus_hold = "false";
defparam \Hr0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \Hr0[1]~output (
	.i(\D2|SSD_Digit0 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Hr0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Hr0[1]~output .bus_hold = "false";
defparam \Hr0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \Hr0[2]~output (
	.i(\D2|SSD_Digit0 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Hr0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Hr0[2]~output .bus_hold = "false";
defparam \Hr0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \Hr0[3]~output (
	.i(\D2|SSD_Digit0 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Hr0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Hr0[3]~output .bus_hold = "false";
defparam \Hr0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \Hr0[4]~output (
	.i(\D2|SSD_Digit0 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Hr0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Hr0[4]~output .bus_hold = "false";
defparam \Hr0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \Hr0[5]~output (
	.i(\D2|SSD_Digit0 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Hr0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Hr0[5]~output .bus_hold = "false";
defparam \Hr0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \Hr0[6]~output (
	.i(\D2|SSD_Digit0 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Hr0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Hr0[6]~output .bus_hold = "false";
defparam \Hr0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \Hr1[0]~output (
	.i(\D2|SSD_Digit1 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Hr1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Hr1[0]~output .bus_hold = "false";
defparam \Hr1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \Hr1[1]~output (
	.i(\D2|SSD_Digit1 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Hr1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Hr1[1]~output .bus_hold = "false";
defparam \Hr1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \Hr1[2]~output (
	.i(\D2|SSD_Digit1 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Hr1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Hr1[2]~output .bus_hold = "false";
defparam \Hr1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \Hr1[3]~output (
	.i(\D2|SSD_Digit1 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Hr1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Hr1[3]~output .bus_hold = "false";
defparam \Hr1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \Hr1[4]~output (
	.i(\D2|SSD_Digit1 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Hr1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Hr1[4]~output .bus_hold = "false";
defparam \Hr1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \Hr1[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Hr1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Hr1[5]~output .bus_hold = "false";
defparam \Hr1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \Hr1[6]~output (
	.i(\D2|SSD_Digit1 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Hr1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Hr1[6]~output .bus_hold = "false";
defparam \Hr1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \State0[0]~output (
	.i(!State[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\State0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \State0[0]~output .bus_hold = "false";
defparam \State0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \State0[1]~output (
	.i(\D3|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\State0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \State0[1]~output .bus_hold = "false";
defparam \State0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \State0[2]~output (
	.i(State[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\State0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \State0[2]~output .bus_hold = "false";
defparam \State0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \State0[3]~output (
	.i(\Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\State0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \State0[3]~output .bus_hold = "false";
defparam \State0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \State0[4]~output (
	.i(\Mux1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\State0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \State0[4]~output .bus_hold = "false";
defparam \State0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \State0[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\State0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \State0[5]~output .bus_hold = "false";
defparam \State0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \State0[6]~output (
	.i(\Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\State0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \State0[6]~output .bus_hold = "false";
defparam \State0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \Buzzer~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Buzzer~output_o ),
	.obar());
// synopsys translate_off
defparam \Buzzer~output .bus_hold = "false";
defparam \Buzzer~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \button0Led~output (
	.i(\SD0|Cleaned~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\button0Led~output_o ),
	.obar());
// synopsys translate_off
defparam \button0Led~output .bus_hold = "false";
defparam \button0Led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \button1Led~output (
	.i(\SD1|Cleaned~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\button1Led~output_o ),
	.obar());
// synopsys translate_off
defparam \button1Led~output .bus_hold = "false";
defparam \button1Led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \button2Led~output (
	.i(\SD2|Cleaned~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\button2Led~output_o ),
	.obar());
// synopsys translate_off
defparam \button2Led~output .bus_hold = "false";
defparam \button2Led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \button3Led~output (
	.i(\SD3|Cleaned~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\button3Led~output_o ),
	.obar());
// synopsys translate_off
defparam \button3Led~output .bus_hold = "false";
defparam \button3Led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \Clk_50MHz~input (
	.i(Clk_50MHz),
	.ibar(gnd),
	.o(\Clk_50MHz~input_o ));
// synopsys translate_off
defparam \Clk_50MHz~input .bus_hold = "false";
defparam \Clk_50MHz~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \Clk_50MHz~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk_50MHz~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk_50MHz~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk_50MHz~inputclkctrl .clock_type = "global clock";
defparam \Clk_50MHz~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N18
cycloneive_lcell_comb \SD0|Clk_100Hz~0 (
// Equation(s):
// \SD0|Clk_100Hz~0_combout  = !\SD0|Clk_100Hz~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SD0|Clk_100Hz~q ),
	.cin(gnd),
	.combout(\SD0|Clk_100Hz~0_combout ),
	.cout());
// synopsys translate_off
defparam \SD0|Clk_100Hz~0 .lut_mask = 16'h00FF;
defparam \SD0|Clk_100Hz~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N4
cycloneive_lcell_comb \SD0|Add0~0 (
// Equation(s):
// \SD0|Add0~0_combout  = \SD0|Counter [0] $ (VCC)
// \SD0|Add0~1  = CARRY(\SD0|Counter [0])

	.dataa(gnd),
	.datab(\SD0|Counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SD0|Add0~0_combout ),
	.cout(\SD0|Add0~1 ));
// synopsys translate_off
defparam \SD0|Add0~0 .lut_mask = 16'h33CC;
defparam \SD0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y2_N5
dffeas \SD0|Counter[0] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\SD0|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD0|Counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SD0|Counter[0] .is_wysiwyg = "true";
defparam \SD0|Counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N6
cycloneive_lcell_comb \SD0|Add0~2 (
// Equation(s):
// \SD0|Add0~2_combout  = (\SD0|Counter [1] & (!\SD0|Add0~1 )) # (!\SD0|Counter [1] & ((\SD0|Add0~1 ) # (GND)))
// \SD0|Add0~3  = CARRY((!\SD0|Add0~1 ) # (!\SD0|Counter [1]))

	.dataa(\SD0|Counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SD0|Add0~1 ),
	.combout(\SD0|Add0~2_combout ),
	.cout(\SD0|Add0~3 ));
// synopsys translate_off
defparam \SD0|Add0~2 .lut_mask = 16'h5A5F;
defparam \SD0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N4
cycloneive_lcell_comb \SD0|Counter~2 (
// Equation(s):
// \SD0|Counter~2_combout  = (\SD0|Add0~2_combout  & !\SD0|Equal0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SD0|Add0~2_combout ),
	.datad(\SD0|Equal0~8_combout ),
	.cin(gnd),
	.combout(\SD0|Counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \SD0|Counter~2 .lut_mask = 16'h00F0;
defparam \SD0|Counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y2_N11
dffeas \SD0|Counter[1] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SD0|Counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD0|Counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SD0|Counter[1] .is_wysiwyg = "true";
defparam \SD0|Counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N8
cycloneive_lcell_comb \SD0|Add0~4 (
// Equation(s):
// \SD0|Add0~4_combout  = (\SD0|Counter [2] & (\SD0|Add0~3  $ (GND))) # (!\SD0|Counter [2] & (!\SD0|Add0~3  & VCC))
// \SD0|Add0~5  = CARRY((\SD0|Counter [2] & !\SD0|Add0~3 ))

	.dataa(gnd),
	.datab(\SD0|Counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SD0|Add0~3 ),
	.combout(\SD0|Add0~4_combout ),
	.cout(\SD0|Add0~5 ));
// synopsys translate_off
defparam \SD0|Add0~4 .lut_mask = 16'hC30C;
defparam \SD0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y2_N9
dffeas \SD0|Counter[2] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\SD0|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD0|Counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SD0|Counter[2] .is_wysiwyg = "true";
defparam \SD0|Counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N10
cycloneive_lcell_comb \SD0|Add0~6 (
// Equation(s):
// \SD0|Add0~6_combout  = (\SD0|Counter [3] & (!\SD0|Add0~5 )) # (!\SD0|Counter [3] & ((\SD0|Add0~5 ) # (GND)))
// \SD0|Add0~7  = CARRY((!\SD0|Add0~5 ) # (!\SD0|Counter [3]))

	.dataa(gnd),
	.datab(\SD0|Counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SD0|Add0~5 ),
	.combout(\SD0|Add0~6_combout ),
	.cout(\SD0|Add0~7 ));
// synopsys translate_off
defparam \SD0|Add0~6 .lut_mask = 16'h3C3F;
defparam \SD0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N2
cycloneive_lcell_comb \SD0|Counter~1 (
// Equation(s):
// \SD0|Counter~1_combout  = (\SD0|Add0~6_combout  & !\SD0|Equal0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SD0|Add0~6_combout ),
	.datad(\SD0|Equal0~8_combout ),
	.cin(gnd),
	.combout(\SD0|Counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \SD0|Counter~1 .lut_mask = 16'h00F0;
defparam \SD0|Counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y2_N3
dffeas \SD0|Counter[3] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\SD0|Counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD0|Counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SD0|Counter[3] .is_wysiwyg = "true";
defparam \SD0|Counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N12
cycloneive_lcell_comb \SD0|Add0~8 (
// Equation(s):
// \SD0|Add0~8_combout  = (\SD0|Counter [4] & (\SD0|Add0~7  $ (GND))) # (!\SD0|Counter [4] & (!\SD0|Add0~7  & VCC))
// \SD0|Add0~9  = CARRY((\SD0|Counter [4] & !\SD0|Add0~7 ))

	.dataa(gnd),
	.datab(\SD0|Counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SD0|Add0~7 ),
	.combout(\SD0|Add0~8_combout ),
	.cout(\SD0|Add0~9 ));
// synopsys translate_off
defparam \SD0|Add0~8 .lut_mask = 16'hC30C;
defparam \SD0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N0
cycloneive_lcell_comb \SD0|Counter~0 (
// Equation(s):
// \SD0|Counter~0_combout  = (!\SD0|Equal0~8_combout  & \SD0|Add0~8_combout )

	.dataa(\SD0|Equal0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SD0|Add0~8_combout ),
	.cin(gnd),
	.combout(\SD0|Counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \SD0|Counter~0 .lut_mask = 16'h5500;
defparam \SD0|Counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y2_N1
dffeas \SD0|Counter[4] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\SD0|Counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD0|Counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SD0|Counter[4] .is_wysiwyg = "true";
defparam \SD0|Counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N14
cycloneive_lcell_comb \SD0|Add0~10 (
// Equation(s):
// \SD0|Add0~10_combout  = (\SD0|Counter [5] & (!\SD0|Add0~9 )) # (!\SD0|Counter [5] & ((\SD0|Add0~9 ) # (GND)))
// \SD0|Add0~11  = CARRY((!\SD0|Add0~9 ) # (!\SD0|Counter [5]))

	.dataa(gnd),
	.datab(\SD0|Counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SD0|Add0~9 ),
	.combout(\SD0|Add0~10_combout ),
	.cout(\SD0|Add0~11 ));
// synopsys translate_off
defparam \SD0|Add0~10 .lut_mask = 16'h3C3F;
defparam \SD0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y2_N15
dffeas \SD0|Counter[5] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\SD0|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD0|Counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SD0|Counter[5] .is_wysiwyg = "true";
defparam \SD0|Counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N16
cycloneive_lcell_comb \SD0|Add0~12 (
// Equation(s):
// \SD0|Add0~12_combout  = (\SD0|Counter [6] & (\SD0|Add0~11  $ (GND))) # (!\SD0|Counter [6] & (!\SD0|Add0~11  & VCC))
// \SD0|Add0~13  = CARRY((\SD0|Counter [6] & !\SD0|Add0~11 ))

	.dataa(gnd),
	.datab(\SD0|Counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SD0|Add0~11 ),
	.combout(\SD0|Add0~12_combout ),
	.cout(\SD0|Add0~13 ));
// synopsys translate_off
defparam \SD0|Add0~12 .lut_mask = 16'hC30C;
defparam \SD0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y2_N17
dffeas \SD0|Counter[6] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\SD0|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD0|Counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SD0|Counter[6] .is_wysiwyg = "true";
defparam \SD0|Counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N18
cycloneive_lcell_comb \SD0|Add0~14 (
// Equation(s):
// \SD0|Add0~14_combout  = (\SD0|Counter [7] & (!\SD0|Add0~13 )) # (!\SD0|Counter [7] & ((\SD0|Add0~13 ) # (GND)))
// \SD0|Add0~15  = CARRY((!\SD0|Add0~13 ) # (!\SD0|Counter [7]))

	.dataa(gnd),
	.datab(\SD0|Counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SD0|Add0~13 ),
	.combout(\SD0|Add0~14_combout ),
	.cout(\SD0|Add0~15 ));
// synopsys translate_off
defparam \SD0|Add0~14 .lut_mask = 16'h3C3F;
defparam \SD0|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y2_N19
dffeas \SD0|Counter[7] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\SD0|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD0|Counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SD0|Counter[7] .is_wysiwyg = "true";
defparam \SD0|Counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N20
cycloneive_lcell_comb \SD0|Add0~16 (
// Equation(s):
// \SD0|Add0~16_combout  = (\SD0|Counter [8] & (\SD0|Add0~15  $ (GND))) # (!\SD0|Counter [8] & (!\SD0|Add0~15  & VCC))
// \SD0|Add0~17  = CARRY((\SD0|Counter [8] & !\SD0|Add0~15 ))

	.dataa(gnd),
	.datab(\SD0|Counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SD0|Add0~15 ),
	.combout(\SD0|Add0~16_combout ),
	.cout(\SD0|Add0~17 ));
// synopsys translate_off
defparam \SD0|Add0~16 .lut_mask = 16'hC30C;
defparam \SD0|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y2_N21
dffeas \SD0|Counter[8] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\SD0|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD0|Counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SD0|Counter[8] .is_wysiwyg = "true";
defparam \SD0|Counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N22
cycloneive_lcell_comb \SD0|Add0~18 (
// Equation(s):
// \SD0|Add0~18_combout  = (\SD0|Counter [9] & (!\SD0|Add0~17 )) # (!\SD0|Counter [9] & ((\SD0|Add0~17 ) # (GND)))
// \SD0|Add0~19  = CARRY((!\SD0|Add0~17 ) # (!\SD0|Counter [9]))

	.dataa(\SD0|Counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SD0|Add0~17 ),
	.combout(\SD0|Add0~18_combout ),
	.cout(\SD0|Add0~19 ));
// synopsys translate_off
defparam \SD0|Add0~18 .lut_mask = 16'h5A5F;
defparam \SD0|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y2_N23
dffeas \SD0|Counter[9] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\SD0|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD0|Counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SD0|Counter[9] .is_wysiwyg = "true";
defparam \SD0|Counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N24
cycloneive_lcell_comb \SD0|Add0~20 (
// Equation(s):
// \SD0|Add0~20_combout  = (\SD0|Counter [10] & (\SD0|Add0~19  $ (GND))) # (!\SD0|Counter [10] & (!\SD0|Add0~19  & VCC))
// \SD0|Add0~21  = CARRY((\SD0|Counter [10] & !\SD0|Add0~19 ))

	.dataa(gnd),
	.datab(\SD0|Counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SD0|Add0~19 ),
	.combout(\SD0|Add0~20_combout ),
	.cout(\SD0|Add0~21 ));
// synopsys translate_off
defparam \SD0|Add0~20 .lut_mask = 16'hC30C;
defparam \SD0|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y2_N25
dffeas \SD0|Counter[10] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\SD0|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD0|Counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SD0|Counter[10] .is_wysiwyg = "true";
defparam \SD0|Counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N26
cycloneive_lcell_comb \SD0|Add0~22 (
// Equation(s):
// \SD0|Add0~22_combout  = (\SD0|Counter [11] & (!\SD0|Add0~21 )) # (!\SD0|Counter [11] & ((\SD0|Add0~21 ) # (GND)))
// \SD0|Add0~23  = CARRY((!\SD0|Add0~21 ) # (!\SD0|Counter [11]))

	.dataa(\SD0|Counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SD0|Add0~21 ),
	.combout(\SD0|Add0~22_combout ),
	.cout(\SD0|Add0~23 ));
// synopsys translate_off
defparam \SD0|Add0~22 .lut_mask = 16'h5A5F;
defparam \SD0|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y2_N27
dffeas \SD0|Counter[11] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\SD0|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD0|Counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SD0|Counter[11] .is_wysiwyg = "true";
defparam \SD0|Counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N28
cycloneive_lcell_comb \SD0|Add0~24 (
// Equation(s):
// \SD0|Add0~24_combout  = (\SD0|Counter [12] & (\SD0|Add0~23  $ (GND))) # (!\SD0|Counter [12] & (!\SD0|Add0~23  & VCC))
// \SD0|Add0~25  = CARRY((\SD0|Counter [12] & !\SD0|Add0~23 ))

	.dataa(gnd),
	.datab(\SD0|Counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SD0|Add0~23 ),
	.combout(\SD0|Add0~24_combout ),
	.cout(\SD0|Add0~25 ));
// synopsys translate_off
defparam \SD0|Add0~24 .lut_mask = 16'hC30C;
defparam \SD0|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y2_N29
dffeas \SD0|Counter[12] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\SD0|Add0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD0|Counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SD0|Counter[12] .is_wysiwyg = "true";
defparam \SD0|Counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N30
cycloneive_lcell_comb \SD0|Add0~26 (
// Equation(s):
// \SD0|Add0~26_combout  = (\SD0|Counter [13] & (!\SD0|Add0~25 )) # (!\SD0|Counter [13] & ((\SD0|Add0~25 ) # (GND)))
// \SD0|Add0~27  = CARRY((!\SD0|Add0~25 ) # (!\SD0|Counter [13]))

	.dataa(\SD0|Counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SD0|Add0~25 ),
	.combout(\SD0|Add0~26_combout ),
	.cout(\SD0|Add0~27 ));
// synopsys translate_off
defparam \SD0|Add0~26 .lut_mask = 16'h5A5F;
defparam \SD0|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y2_N31
dffeas \SD0|Counter[13] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\SD0|Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD0|Counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SD0|Counter[13] .is_wysiwyg = "true";
defparam \SD0|Counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N0
cycloneive_lcell_comb \SD0|Add0~28 (
// Equation(s):
// \SD0|Add0~28_combout  = (\SD0|Counter [14] & (\SD0|Add0~27  $ (GND))) # (!\SD0|Counter [14] & (!\SD0|Add0~27  & VCC))
// \SD0|Add0~29  = CARRY((\SD0|Counter [14] & !\SD0|Add0~27 ))

	.dataa(gnd),
	.datab(\SD0|Counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SD0|Add0~27 ),
	.combout(\SD0|Add0~28_combout ),
	.cout(\SD0|Add0~29 ));
// synopsys translate_off
defparam \SD0|Add0~28 .lut_mask = 16'hC30C;
defparam \SD0|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y1_N1
dffeas \SD0|Counter[14] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\SD0|Add0~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD0|Counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SD0|Counter[14] .is_wysiwyg = "true";
defparam \SD0|Counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N2
cycloneive_lcell_comb \SD0|Add0~30 (
// Equation(s):
// \SD0|Add0~30_combout  = (\SD0|Counter [15] & (!\SD0|Add0~29 )) # (!\SD0|Counter [15] & ((\SD0|Add0~29 ) # (GND)))
// \SD0|Add0~31  = CARRY((!\SD0|Add0~29 ) # (!\SD0|Counter [15]))

	.dataa(gnd),
	.datab(\SD0|Counter [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SD0|Add0~29 ),
	.combout(\SD0|Add0~30_combout ),
	.cout(\SD0|Add0~31 ));
// synopsys translate_off
defparam \SD0|Add0~30 .lut_mask = 16'h3C3F;
defparam \SD0|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y1_N3
dffeas \SD0|Counter[15] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\SD0|Add0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD0|Counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SD0|Counter[15] .is_wysiwyg = "true";
defparam \SD0|Counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N4
cycloneive_lcell_comb \SD0|Add0~32 (
// Equation(s):
// \SD0|Add0~32_combout  = (\SD0|Counter [16] & (\SD0|Add0~31  $ (GND))) # (!\SD0|Counter [16] & (!\SD0|Add0~31  & VCC))
// \SD0|Add0~33  = CARRY((\SD0|Counter [16] & !\SD0|Add0~31 ))

	.dataa(gnd),
	.datab(\SD0|Counter [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SD0|Add0~31 ),
	.combout(\SD0|Add0~32_combout ),
	.cout(\SD0|Add0~33 ));
// synopsys translate_off
defparam \SD0|Add0~32 .lut_mask = 16'hC30C;
defparam \SD0|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y1_N5
dffeas \SD0|Counter[16] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\SD0|Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD0|Counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \SD0|Counter[16] .is_wysiwyg = "true";
defparam \SD0|Counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N6
cycloneive_lcell_comb \SD0|Add0~34 (
// Equation(s):
// \SD0|Add0~34_combout  = (\SD0|Counter [17] & (!\SD0|Add0~33 )) # (!\SD0|Counter [17] & ((\SD0|Add0~33 ) # (GND)))
// \SD0|Add0~35  = CARRY((!\SD0|Add0~33 ) # (!\SD0|Counter [17]))

	.dataa(\SD0|Counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SD0|Add0~33 ),
	.combout(\SD0|Add0~34_combout ),
	.cout(\SD0|Add0~35 ));
// synopsys translate_off
defparam \SD0|Add0~34 .lut_mask = 16'h5A5F;
defparam \SD0|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y1_N7
dffeas \SD0|Counter[17] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\SD0|Add0~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD0|Counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \SD0|Counter[17] .is_wysiwyg = "true";
defparam \SD0|Counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N8
cycloneive_lcell_comb \SD0|Add0~36 (
// Equation(s):
// \SD0|Add0~36_combout  = (\SD0|Counter [18] & (\SD0|Add0~35  $ (GND))) # (!\SD0|Counter [18] & (!\SD0|Add0~35  & VCC))
// \SD0|Add0~37  = CARRY((\SD0|Counter [18] & !\SD0|Add0~35 ))

	.dataa(gnd),
	.datab(\SD0|Counter [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SD0|Add0~35 ),
	.combout(\SD0|Add0~36_combout ),
	.cout(\SD0|Add0~37 ));
// synopsys translate_off
defparam \SD0|Add0~36 .lut_mask = 16'hC30C;
defparam \SD0|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y1_N9
dffeas \SD0|Counter[18] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\SD0|Add0~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD0|Counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \SD0|Counter[18] .is_wysiwyg = "true";
defparam \SD0|Counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N10
cycloneive_lcell_comb \SD0|Add0~38 (
// Equation(s):
// \SD0|Add0~38_combout  = (\SD0|Counter [19] & (!\SD0|Add0~37 )) # (!\SD0|Counter [19] & ((\SD0|Add0~37 ) # (GND)))
// \SD0|Add0~39  = CARRY((!\SD0|Add0~37 ) # (!\SD0|Counter [19]))

	.dataa(\SD0|Counter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SD0|Add0~37 ),
	.combout(\SD0|Add0~38_combout ),
	.cout(\SD0|Add0~39 ));
// synopsys translate_off
defparam \SD0|Add0~38 .lut_mask = 16'h5A5F;
defparam \SD0|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y1_N11
dffeas \SD0|Counter[19] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\SD0|Add0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD0|Counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \SD0|Counter[19] .is_wysiwyg = "true";
defparam \SD0|Counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N12
cycloneive_lcell_comb \SD0|Add0~40 (
// Equation(s):
// \SD0|Add0~40_combout  = (\SD0|Counter [20] & (\SD0|Add0~39  $ (GND))) # (!\SD0|Counter [20] & (!\SD0|Add0~39  & VCC))
// \SD0|Add0~41  = CARRY((\SD0|Counter [20] & !\SD0|Add0~39 ))

	.dataa(\SD0|Counter [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SD0|Add0~39 ),
	.combout(\SD0|Add0~40_combout ),
	.cout(\SD0|Add0~41 ));
// synopsys translate_off
defparam \SD0|Add0~40 .lut_mask = 16'hA50A;
defparam \SD0|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y1_N13
dffeas \SD0|Counter[20] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\SD0|Add0~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD0|Counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \SD0|Counter[20] .is_wysiwyg = "true";
defparam \SD0|Counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N14
cycloneive_lcell_comb \SD0|Add0~42 (
// Equation(s):
// \SD0|Add0~42_combout  = (\SD0|Counter [21] & (!\SD0|Add0~41 )) # (!\SD0|Counter [21] & ((\SD0|Add0~41 ) # (GND)))
// \SD0|Add0~43  = CARRY((!\SD0|Add0~41 ) # (!\SD0|Counter [21]))

	.dataa(gnd),
	.datab(\SD0|Counter [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SD0|Add0~41 ),
	.combout(\SD0|Add0~42_combout ),
	.cout(\SD0|Add0~43 ));
// synopsys translate_off
defparam \SD0|Add0~42 .lut_mask = 16'h3C3F;
defparam \SD0|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y1_N15
dffeas \SD0|Counter[21] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\SD0|Add0~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD0|Counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \SD0|Counter[21] .is_wysiwyg = "true";
defparam \SD0|Counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N16
cycloneive_lcell_comb \SD0|Add0~44 (
// Equation(s):
// \SD0|Add0~44_combout  = (\SD0|Counter [22] & (\SD0|Add0~43  $ (GND))) # (!\SD0|Counter [22] & (!\SD0|Add0~43  & VCC))
// \SD0|Add0~45  = CARRY((\SD0|Counter [22] & !\SD0|Add0~43 ))

	.dataa(gnd),
	.datab(\SD0|Counter [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SD0|Add0~43 ),
	.combout(\SD0|Add0~44_combout ),
	.cout(\SD0|Add0~45 ));
// synopsys translate_off
defparam \SD0|Add0~44 .lut_mask = 16'hC30C;
defparam \SD0|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y1_N17
dffeas \SD0|Counter[22] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\SD0|Add0~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD0|Counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \SD0|Counter[22] .is_wysiwyg = "true";
defparam \SD0|Counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N18
cycloneive_lcell_comb \SD0|Add0~46 (
// Equation(s):
// \SD0|Add0~46_combout  = (\SD0|Counter [23] & (!\SD0|Add0~45 )) # (!\SD0|Counter [23] & ((\SD0|Add0~45 ) # (GND)))
// \SD0|Add0~47  = CARRY((!\SD0|Add0~45 ) # (!\SD0|Counter [23]))

	.dataa(gnd),
	.datab(\SD0|Counter [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SD0|Add0~45 ),
	.combout(\SD0|Add0~46_combout ),
	.cout(\SD0|Add0~47 ));
// synopsys translate_off
defparam \SD0|Add0~46 .lut_mask = 16'h3C3F;
defparam \SD0|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y1_N19
dffeas \SD0|Counter[23] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\SD0|Add0~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD0|Counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \SD0|Counter[23] .is_wysiwyg = "true";
defparam \SD0|Counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N30
cycloneive_lcell_comb \SD0|Equal0~6 (
// Equation(s):
// \SD0|Equal0~6_combout  = (!\SD0|Counter [20] & (!\SD0|Counter [23] & (!\SD0|Counter [21] & !\SD0|Counter [22])))

	.dataa(\SD0|Counter [20]),
	.datab(\SD0|Counter [23]),
	.datac(\SD0|Counter [21]),
	.datad(\SD0|Counter [22]),
	.cin(gnd),
	.combout(\SD0|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \SD0|Equal0~6 .lut_mask = 16'h0001;
defparam \SD0|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N20
cycloneive_lcell_comb \SD0|Add0~48 (
// Equation(s):
// \SD0|Add0~48_combout  = (\SD0|Counter [24] & (\SD0|Add0~47  $ (GND))) # (!\SD0|Counter [24] & (!\SD0|Add0~47  & VCC))
// \SD0|Add0~49  = CARRY((\SD0|Counter [24] & !\SD0|Add0~47 ))

	.dataa(gnd),
	.datab(\SD0|Counter [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SD0|Add0~47 ),
	.combout(\SD0|Add0~48_combout ),
	.cout(\SD0|Add0~49 ));
// synopsys translate_off
defparam \SD0|Add0~48 .lut_mask = 16'hC30C;
defparam \SD0|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y1_N21
dffeas \SD0|Counter[24] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\SD0|Add0~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD0|Counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \SD0|Counter[24] .is_wysiwyg = "true";
defparam \SD0|Counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N22
cycloneive_lcell_comb \SD0|Add0~50 (
// Equation(s):
// \SD0|Add0~50_combout  = (\SD0|Counter [25] & (!\SD0|Add0~49 )) # (!\SD0|Counter [25] & ((\SD0|Add0~49 ) # (GND)))
// \SD0|Add0~51  = CARRY((!\SD0|Add0~49 ) # (!\SD0|Counter [25]))

	.dataa(\SD0|Counter [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SD0|Add0~49 ),
	.combout(\SD0|Add0~50_combout ),
	.cout(\SD0|Add0~51 ));
// synopsys translate_off
defparam \SD0|Add0~50 .lut_mask = 16'h5A5F;
defparam \SD0|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y1_N23
dffeas \SD0|Counter[25] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\SD0|Add0~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD0|Counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \SD0|Counter[25] .is_wysiwyg = "true";
defparam \SD0|Counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N24
cycloneive_lcell_comb \SD0|Add0~52 (
// Equation(s):
// \SD0|Add0~52_combout  = (\SD0|Counter [26] & (\SD0|Add0~51  $ (GND))) # (!\SD0|Counter [26] & (!\SD0|Add0~51  & VCC))
// \SD0|Add0~53  = CARRY((\SD0|Counter [26] & !\SD0|Add0~51 ))

	.dataa(gnd),
	.datab(\SD0|Counter [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SD0|Add0~51 ),
	.combout(\SD0|Add0~52_combout ),
	.cout(\SD0|Add0~53 ));
// synopsys translate_off
defparam \SD0|Add0~52 .lut_mask = 16'hC30C;
defparam \SD0|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y1_N25
dffeas \SD0|Counter[26] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\SD0|Add0~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD0|Counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \SD0|Counter[26] .is_wysiwyg = "true";
defparam \SD0|Counter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N26
cycloneive_lcell_comb \SD0|Add0~54 (
// Equation(s):
// \SD0|Add0~54_combout  = \SD0|Counter [27] $ (\SD0|Add0~53 )

	.dataa(\SD0|Counter [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\SD0|Add0~53 ),
	.combout(\SD0|Add0~54_combout ),
	.cout());
// synopsys translate_off
defparam \SD0|Add0~54 .lut_mask = 16'h5A5A;
defparam \SD0|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y1_N27
dffeas \SD0|Counter[27] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\SD0|Add0~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD0|Counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \SD0|Counter[27] .is_wysiwyg = "true";
defparam \SD0|Counter[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N0
cycloneive_lcell_comb \SD0|Equal0~7 (
// Equation(s):
// \SD0|Equal0~7_combout  = (!\SD0|Counter [24] & (!\SD0|Counter [26] & (!\SD0|Counter [27] & !\SD0|Counter [25])))

	.dataa(\SD0|Counter [24]),
	.datab(\SD0|Counter [26]),
	.datac(\SD0|Counter [27]),
	.datad(\SD0|Counter [25]),
	.cin(gnd),
	.combout(\SD0|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \SD0|Equal0~7 .lut_mask = 16'h0001;
defparam \SD0|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N28
cycloneive_lcell_comb \SD0|Equal0~5 (
// Equation(s):
// \SD0|Equal0~5_combout  = (!\SD0|Counter [19] & (!\SD0|Counter [16] & (!\SD0|Counter [18] & !\SD0|Counter [17])))

	.dataa(\SD0|Counter [19]),
	.datab(\SD0|Counter [16]),
	.datac(\SD0|Counter [18]),
	.datad(\SD0|Counter [17]),
	.cin(gnd),
	.combout(\SD0|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \SD0|Equal0~5 .lut_mask = 16'h0001;
defparam \SD0|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N10
cycloneive_lcell_comb \SD0|Equal0~0 (
// Equation(s):
// \SD0|Equal0~0_combout  = (\SD0|Counter [3] & (!\SD0|Counter [5] & (\SD0|Counter [4] & !\SD0|Counter [6])))

	.dataa(\SD0|Counter [3]),
	.datab(\SD0|Counter [5]),
	.datac(\SD0|Counter [4]),
	.datad(\SD0|Counter [6]),
	.cin(gnd),
	.combout(\SD0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SD0|Equal0~0 .lut_mask = 16'h0020;
defparam \SD0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N20
cycloneive_lcell_comb \SD0|Equal0~1 (
// Equation(s):
// \SD0|Equal0~1_combout  = (\SD0|Counter [0] & (!\SD0|Counter [2] & (!\SD0|Counter [7] & !\SD0|Counter [1])))

	.dataa(\SD0|Counter [0]),
	.datab(\SD0|Counter [2]),
	.datac(\SD0|Counter [7]),
	.datad(\SD0|Counter [1]),
	.cin(gnd),
	.combout(\SD0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SD0|Equal0~1 .lut_mask = 16'h0002;
defparam \SD0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N14
cycloneive_lcell_comb \SD0|Equal0~2 (
// Equation(s):
// \SD0|Equal0~2_combout  = (!\SD0|Counter [8] & (!\SD0|Counter [9] & (!\SD0|Counter [11] & !\SD0|Counter [10])))

	.dataa(\SD0|Counter [8]),
	.datab(\SD0|Counter [9]),
	.datac(\SD0|Counter [11]),
	.datad(\SD0|Counter [10]),
	.cin(gnd),
	.combout(\SD0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \SD0|Equal0~2 .lut_mask = 16'h0001;
defparam \SD0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N2
cycloneive_lcell_comb \SD0|Equal0~3 (
// Equation(s):
// \SD0|Equal0~3_combout  = (!\SD0|Counter [13] & (!\SD0|Counter [12] & (!\SD0|Counter [14] & !\SD0|Counter [15])))

	.dataa(\SD0|Counter [13]),
	.datab(\SD0|Counter [12]),
	.datac(\SD0|Counter [14]),
	.datad(\SD0|Counter [15]),
	.cin(gnd),
	.combout(\SD0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \SD0|Equal0~3 .lut_mask = 16'h0001;
defparam \SD0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N24
cycloneive_lcell_comb \SD0|Equal0~4 (
// Equation(s):
// \SD0|Equal0~4_combout  = (\SD0|Equal0~0_combout  & (\SD0|Equal0~1_combout  & (\SD0|Equal0~2_combout  & \SD0|Equal0~3_combout )))

	.dataa(\SD0|Equal0~0_combout ),
	.datab(\SD0|Equal0~1_combout ),
	.datac(\SD0|Equal0~2_combout ),
	.datad(\SD0|Equal0~3_combout ),
	.cin(gnd),
	.combout(\SD0|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \SD0|Equal0~4 .lut_mask = 16'h8000;
defparam \SD0|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N12
cycloneive_lcell_comb \SD0|Equal0~8 (
// Equation(s):
// \SD0|Equal0~8_combout  = (\SD0|Equal0~6_combout  & (\SD0|Equal0~7_combout  & (\SD0|Equal0~5_combout  & \SD0|Equal0~4_combout )))

	.dataa(\SD0|Equal0~6_combout ),
	.datab(\SD0|Equal0~7_combout ),
	.datac(\SD0|Equal0~5_combout ),
	.datad(\SD0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\SD0|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \SD0|Equal0~8 .lut_mask = 16'h8000;
defparam \SD0|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y2_N27
dffeas \SD0|Clk_100Hz (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SD0|Clk_100Hz~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SD0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD0|Clk_100Hz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SD0|Clk_100Hz .is_wysiwyg = "true";
defparam \SD0|Clk_100Hz .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneive_clkctrl \SD0|Clk_100Hz~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\SD0|Clk_100Hz~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\SD0|Clk_100Hz~clkctrl_outclk ));
// synopsys translate_off
defparam \SD0|Clk_100Hz~clkctrl .clock_type = "global clock";
defparam \SD0|Clk_100Hz~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \Button0_Rw~input (
	.i(Button0_Rw),
	.ibar(gnd),
	.o(\Button0_Rw~input_o ));
// synopsys translate_off
defparam \Button0_Rw~input .bus_hold = "false";
defparam \Button0_Rw~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X108_Y26_N30
cycloneive_lcell_comb \SD0|SigBuffer[0]~0 (
// Equation(s):
// \SD0|SigBuffer[0]~0_combout  = !\Button0_Rw~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Button0_Rw~input_o ),
	.cin(gnd),
	.combout(\SD0|SigBuffer[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SD0|SigBuffer[0]~0 .lut_mask = 16'h00FF;
defparam \SD0|SigBuffer[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y26_N31
dffeas \SD0|SigBuffer[0] (
	.clk(!\SD0|Clk_100Hz~clkctrl_outclk ),
	.d(\SD0|SigBuffer[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD0|SigBuffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SD0|SigBuffer[0] .is_wysiwyg = "true";
defparam \SD0|SigBuffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y26_N24
cycloneive_lcell_comb \SD0|SigBuffer[1]~feeder (
// Equation(s):
// \SD0|SigBuffer[1]~feeder_combout  = \SD0|SigBuffer [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\SD0|SigBuffer [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SD0|SigBuffer[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SD0|SigBuffer[1]~feeder .lut_mask = 16'hF0F0;
defparam \SD0|SigBuffer[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y26_N25
dffeas \SD0|SigBuffer[1] (
	.clk(!\SD0|Clk_100Hz~clkctrl_outclk ),
	.d(\SD0|SigBuffer[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD0|SigBuffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SD0|SigBuffer[1] .is_wysiwyg = "true";
defparam \SD0|SigBuffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y26_N26
cycloneive_lcell_comb \SD0|SigBuffer[2]~feeder (
// Equation(s):
// \SD0|SigBuffer[2]~feeder_combout  = \SD0|SigBuffer [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\SD0|SigBuffer [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SD0|SigBuffer[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SD0|SigBuffer[2]~feeder .lut_mask = 16'hF0F0;
defparam \SD0|SigBuffer[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y26_N27
dffeas \SD0|SigBuffer[2] (
	.clk(!\SD0|Clk_100Hz~clkctrl_outclk ),
	.d(\SD0|SigBuffer[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD0|SigBuffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SD0|SigBuffer[2] .is_wysiwyg = "true";
defparam \SD0|SigBuffer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y26_N2
cycloneive_lcell_comb \SD0|SigBuffer[3]~feeder (
// Equation(s):
// \SD0|SigBuffer[3]~feeder_combout  = \SD0|SigBuffer [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\SD0|SigBuffer [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SD0|SigBuffer[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SD0|SigBuffer[3]~feeder .lut_mask = 16'hF0F0;
defparam \SD0|SigBuffer[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y26_N3
dffeas \SD0|SigBuffer[3] (
	.clk(!\SD0|Clk_100Hz~clkctrl_outclk ),
	.d(\SD0|SigBuffer[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD0|SigBuffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SD0|SigBuffer[3] .is_wysiwyg = "true";
defparam \SD0|SigBuffer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y26_N22
cycloneive_lcell_comb \SD0|Equal1~1 (
// Equation(s):
// \SD0|Equal1~1_combout  = (\SD0|SigBuffer [2] & (\SD0|SigBuffer [3] & (\SD0|SigBuffer [0] & \SD0|SigBuffer [1])))

	.dataa(\SD0|SigBuffer [2]),
	.datab(\SD0|SigBuffer [3]),
	.datac(\SD0|SigBuffer [0]),
	.datad(\SD0|SigBuffer [1]),
	.cin(gnd),
	.combout(\SD0|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SD0|Equal1~1 .lut_mask = 16'h8000;
defparam \SD0|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y26_N28
cycloneive_lcell_comb \SD0|SigBuffer[4]~feeder (
// Equation(s):
// \SD0|SigBuffer[4]~feeder_combout  = \SD0|SigBuffer [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SD0|SigBuffer [3]),
	.cin(gnd),
	.combout(\SD0|SigBuffer[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SD0|SigBuffer[4]~feeder .lut_mask = 16'hFF00;
defparam \SD0|SigBuffer[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y26_N29
dffeas \SD0|SigBuffer[4] (
	.clk(!\SD0|Clk_100Hz~clkctrl_outclk ),
	.d(\SD0|SigBuffer[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD0|SigBuffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SD0|SigBuffer[4] .is_wysiwyg = "true";
defparam \SD0|SigBuffer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y26_N20
cycloneive_lcell_comb \SD0|SigBuffer[5]~feeder (
// Equation(s):
// \SD0|SigBuffer[5]~feeder_combout  = \SD0|SigBuffer [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SD0|SigBuffer [4]),
	.cin(gnd),
	.combout(\SD0|SigBuffer[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SD0|SigBuffer[5]~feeder .lut_mask = 16'hFF00;
defparam \SD0|SigBuffer[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y26_N21
dffeas \SD0|SigBuffer[5] (
	.clk(!\SD0|Clk_100Hz~clkctrl_outclk ),
	.d(\SD0|SigBuffer[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD0|SigBuffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SD0|SigBuffer[5] .is_wysiwyg = "true";
defparam \SD0|SigBuffer[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y26_N7
dffeas \SD0|SigBuffer[6] (
	.clk(!\SD0|Clk_100Hz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SD0|SigBuffer [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD0|SigBuffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SD0|SigBuffer[6] .is_wysiwyg = "true";
defparam \SD0|SigBuffer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y26_N6
cycloneive_lcell_comb \SD0|Equal1~0 (
// Equation(s):
// \SD0|Equal1~0_combout  = (!\Button0_Rw~input_o  & (\SD0|SigBuffer [5] & (\SD0|SigBuffer [6] & \SD0|SigBuffer [4])))

	.dataa(\Button0_Rw~input_o ),
	.datab(\SD0|SigBuffer [5]),
	.datac(\SD0|SigBuffer [6]),
	.datad(\SD0|SigBuffer [4]),
	.cin(gnd),
	.combout(\SD0|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SD0|Equal1~0 .lut_mask = 16'h4000;
defparam \SD0|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y26_N16
cycloneive_lcell_comb \SD0|Equal1~2 (
// Equation(s):
// \SD0|Equal1~2_combout  = (\SD0|Equal1~1_combout  & \SD0|Equal1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SD0|Equal1~1_combout ),
	.datad(\SD0|Equal1~0_combout ),
	.cin(gnd),
	.combout(\SD0|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \SD0|Equal1~2 .lut_mask = 16'hF000;
defparam \SD0|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y26_N17
dffeas \SD0|Cleaned (
	.clk(!\SD0|Clk_100Hz~clkctrl_outclk ),
	.d(\SD0|Equal1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD0|Cleaned~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SD0|Cleaned .is_wysiwyg = "true";
defparam \SD0|Cleaned .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y23_N8
cycloneive_lcell_comb \D3|Mux1~0 (
// Equation(s):
// \D3|Mux1~0_combout  = (State[0]) # (State[1])

	.dataa(State[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(State[1]),
	.cin(gnd),
	.combout(\D3|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \D3|Mux1~0 .lut_mask = 16'hFFAA;
defparam \D3|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y23_N30
cycloneive_lcell_comb \State[0]~2 (
// Equation(s):
// \State[0]~2_combout  = !\D3|Mux1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\D3|Mux1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\State[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \State[0]~2 .lut_mask = 16'h0F0F;
defparam \State[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y23_N31
dffeas \State[0] (
	.clk(\SD0|Cleaned~q ),
	.d(\State[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(State[0]),
	.prn(vcc));
// synopsys translate_off
defparam \State[0] .is_wysiwyg = "true";
defparam \State[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y23_N20
cycloneive_lcell_comb \State~0 (
// Equation(s):
// \State~0_combout  = (State[0] & !State[1])

	.dataa(gnd),
	.datab(State[0]),
	.datac(gnd),
	.datad(State[1]),
	.cin(gnd),
	.combout(\State~0_combout ),
	.cout());
// synopsys translate_off
defparam \State~0 .lut_mask = 16'h00CC;
defparam \State~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y23_N6
cycloneive_lcell_comb \State[1]~feeder (
// Equation(s):
// \State[1]~feeder_combout  = \State~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\State~0_combout ),
	.cin(gnd),
	.combout(\State[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \State[1]~feeder .lut_mask = 16'hFF00;
defparam \State[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y23_N7
dffeas \State[1] (
	.clk(\SD0|Cleaned~q ),
	.d(\State[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(State[1]),
	.prn(vcc));
// synopsys translate_off
defparam \State[1] .is_wysiwyg = "true";
defparam \State[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y62_N4
cycloneive_lcell_comb \Tk0|Add0~0 (
// Equation(s):
// \Tk0|Add0~0_combout  = \Tk0|Counter [0] $ (VCC)
// \Tk0|Add0~1  = CARRY(\Tk0|Counter [0])

	.dataa(gnd),
	.datab(\Tk0|Counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Tk0|Add0~0_combout ),
	.cout(\Tk0|Add0~1 ));
// synopsys translate_off
defparam \Tk0|Add0~0 .lut_mask = 16'h33CC;
defparam \Tk0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y62_N0
cycloneive_lcell_comb \Tk0|Counter~0 (
// Equation(s):
// \Tk0|Counter~0_combout  = (\Tk0|Add0~0_combout  & !\Tk0|Equal0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Tk0|Add0~0_combout ),
	.datad(\Tk0|Equal0~8_combout ),
	.cin(gnd),
	.combout(\Tk0|Counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Counter~0 .lut_mask = 16'h00F0;
defparam \Tk0|Counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y62_N1
dffeas \Tk0|Counter[0] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\Tk0|Counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|Counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|Counter[0] .is_wysiwyg = "true";
defparam \Tk0|Counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y62_N6
cycloneive_lcell_comb \Tk0|Add0~2 (
// Equation(s):
// \Tk0|Add0~2_combout  = (\Tk0|Counter [1] & (!\Tk0|Add0~1 )) # (!\Tk0|Counter [1] & ((\Tk0|Add0~1 ) # (GND)))
// \Tk0|Add0~3  = CARRY((!\Tk0|Add0~1 ) # (!\Tk0|Counter [1]))

	.dataa(\Tk0|Counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Tk0|Add0~1 ),
	.combout(\Tk0|Add0~2_combout ),
	.cout(\Tk0|Add0~3 ));
// synopsys translate_off
defparam \Tk0|Add0~2 .lut_mask = 16'h5A5F;
defparam \Tk0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y62_N7
dffeas \Tk0|Counter[1] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\Tk0|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|Counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|Counter[1] .is_wysiwyg = "true";
defparam \Tk0|Counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y62_N8
cycloneive_lcell_comb \Tk0|Add0~4 (
// Equation(s):
// \Tk0|Add0~4_combout  = (\Tk0|Counter [2] & (\Tk0|Add0~3  $ (GND))) # (!\Tk0|Counter [2] & (!\Tk0|Add0~3  & VCC))
// \Tk0|Add0~5  = CARRY((\Tk0|Counter [2] & !\Tk0|Add0~3 ))

	.dataa(gnd),
	.datab(\Tk0|Counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Tk0|Add0~3 ),
	.combout(\Tk0|Add0~4_combout ),
	.cout(\Tk0|Add0~5 ));
// synopsys translate_off
defparam \Tk0|Add0~4 .lut_mask = 16'hC30C;
defparam \Tk0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y62_N9
dffeas \Tk0|Counter[2] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\Tk0|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|Counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|Counter[2] .is_wysiwyg = "true";
defparam \Tk0|Counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y62_N10
cycloneive_lcell_comb \Tk0|Add0~6 (
// Equation(s):
// \Tk0|Add0~6_combout  = (\Tk0|Counter [3] & (!\Tk0|Add0~5 )) # (!\Tk0|Counter [3] & ((\Tk0|Add0~5 ) # (GND)))
// \Tk0|Add0~7  = CARRY((!\Tk0|Add0~5 ) # (!\Tk0|Counter [3]))

	.dataa(\Tk0|Counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Tk0|Add0~5 ),
	.combout(\Tk0|Add0~6_combout ),
	.cout(\Tk0|Add0~7 ));
// synopsys translate_off
defparam \Tk0|Add0~6 .lut_mask = 16'h5A5F;
defparam \Tk0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y62_N11
dffeas \Tk0|Counter[3] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\Tk0|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|Counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|Counter[3] .is_wysiwyg = "true";
defparam \Tk0|Counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y62_N12
cycloneive_lcell_comb \Tk0|Add0~8 (
// Equation(s):
// \Tk0|Add0~8_combout  = (\Tk0|Counter [4] & (\Tk0|Add0~7  $ (GND))) # (!\Tk0|Counter [4] & (!\Tk0|Add0~7  & VCC))
// \Tk0|Add0~9  = CARRY((\Tk0|Counter [4] & !\Tk0|Add0~7 ))

	.dataa(\Tk0|Counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Tk0|Add0~7 ),
	.combout(\Tk0|Add0~8_combout ),
	.cout(\Tk0|Add0~9 ));
// synopsys translate_off
defparam \Tk0|Add0~8 .lut_mask = 16'hA50A;
defparam \Tk0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y62_N13
dffeas \Tk0|Counter[4] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\Tk0|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|Counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|Counter[4] .is_wysiwyg = "true";
defparam \Tk0|Counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y62_N14
cycloneive_lcell_comb \Tk0|Add0~10 (
// Equation(s):
// \Tk0|Add0~10_combout  = (\Tk0|Counter [5] & (!\Tk0|Add0~9 )) # (!\Tk0|Counter [5] & ((\Tk0|Add0~9 ) # (GND)))
// \Tk0|Add0~11  = CARRY((!\Tk0|Add0~9 ) # (!\Tk0|Counter [5]))

	.dataa(gnd),
	.datab(\Tk0|Counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Tk0|Add0~9 ),
	.combout(\Tk0|Add0~10_combout ),
	.cout(\Tk0|Add0~11 ));
// synopsys translate_off
defparam \Tk0|Add0~10 .lut_mask = 16'h3C3F;
defparam \Tk0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y62_N15
dffeas \Tk0|Counter[5] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\Tk0|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|Counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|Counter[5] .is_wysiwyg = "true";
defparam \Tk0|Counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y62_N16
cycloneive_lcell_comb \Tk0|Add0~12 (
// Equation(s):
// \Tk0|Add0~12_combout  = (\Tk0|Counter [6] & (\Tk0|Add0~11  $ (GND))) # (!\Tk0|Counter [6] & (!\Tk0|Add0~11  & VCC))
// \Tk0|Add0~13  = CARRY((\Tk0|Counter [6] & !\Tk0|Add0~11 ))

	.dataa(gnd),
	.datab(\Tk0|Counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Tk0|Add0~11 ),
	.combout(\Tk0|Add0~12_combout ),
	.cout(\Tk0|Add0~13 ));
// synopsys translate_off
defparam \Tk0|Add0~12 .lut_mask = 16'hC30C;
defparam \Tk0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y62_N2
cycloneive_lcell_comb \Tk0|Counter~1 (
// Equation(s):
// \Tk0|Counter~1_combout  = (\Tk0|Add0~12_combout  & !\Tk0|Equal0~8_combout )

	.dataa(gnd),
	.datab(\Tk0|Add0~12_combout ),
	.datac(gnd),
	.datad(\Tk0|Equal0~8_combout ),
	.cin(gnd),
	.combout(\Tk0|Counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Counter~1 .lut_mask = 16'h00CC;
defparam \Tk0|Counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y62_N3
dffeas \Tk0|Counter[6] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\Tk0|Counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|Counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|Counter[6] .is_wysiwyg = "true";
defparam \Tk0|Counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y62_N18
cycloneive_lcell_comb \Tk0|Add0~14 (
// Equation(s):
// \Tk0|Add0~14_combout  = (\Tk0|Counter [7] & (!\Tk0|Add0~13 )) # (!\Tk0|Counter [7] & ((\Tk0|Add0~13 ) # (GND)))
// \Tk0|Add0~15  = CARRY((!\Tk0|Add0~13 ) # (!\Tk0|Counter [7]))

	.dataa(gnd),
	.datab(\Tk0|Counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Tk0|Add0~13 ),
	.combout(\Tk0|Add0~14_combout ),
	.cout(\Tk0|Add0~15 ));
// synopsys translate_off
defparam \Tk0|Add0~14 .lut_mask = 16'h3C3F;
defparam \Tk0|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y62_N19
dffeas \Tk0|Counter[7] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\Tk0|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|Counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|Counter[7] .is_wysiwyg = "true";
defparam \Tk0|Counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y62_N20
cycloneive_lcell_comb \Tk0|Add0~16 (
// Equation(s):
// \Tk0|Add0~16_combout  = (\Tk0|Counter [8] & (\Tk0|Add0~15  $ (GND))) # (!\Tk0|Counter [8] & (!\Tk0|Add0~15  & VCC))
// \Tk0|Add0~17  = CARRY((\Tk0|Counter [8] & !\Tk0|Add0~15 ))

	.dataa(gnd),
	.datab(\Tk0|Counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Tk0|Add0~15 ),
	.combout(\Tk0|Add0~16_combout ),
	.cout(\Tk0|Add0~17 ));
// synopsys translate_off
defparam \Tk0|Add0~16 .lut_mask = 16'hC30C;
defparam \Tk0|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y61_N0
cycloneive_lcell_comb \Tk0|Counter~2 (
// Equation(s):
// \Tk0|Counter~2_combout  = (!\Tk0|Equal0~8_combout  & \Tk0|Add0~16_combout )

	.dataa(\Tk0|Equal0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Tk0|Add0~16_combout ),
	.cin(gnd),
	.combout(\Tk0|Counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Counter~2 .lut_mask = 16'h5500;
defparam \Tk0|Counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y61_N1
dffeas \Tk0|Counter[8] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\Tk0|Counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|Counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|Counter[8] .is_wysiwyg = "true";
defparam \Tk0|Counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y62_N22
cycloneive_lcell_comb \Tk0|Add0~18 (
// Equation(s):
// \Tk0|Add0~18_combout  = (\Tk0|Counter [9] & (!\Tk0|Add0~17 )) # (!\Tk0|Counter [9] & ((\Tk0|Add0~17 ) # (GND)))
// \Tk0|Add0~19  = CARRY((!\Tk0|Add0~17 ) # (!\Tk0|Counter [9]))

	.dataa(\Tk0|Counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Tk0|Add0~17 ),
	.combout(\Tk0|Add0~18_combout ),
	.cout(\Tk0|Add0~19 ));
// synopsys translate_off
defparam \Tk0|Add0~18 .lut_mask = 16'h5A5F;
defparam \Tk0|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y61_N22
cycloneive_lcell_comb \Tk0|Counter~3 (
// Equation(s):
// \Tk0|Counter~3_combout  = (!\Tk0|Equal0~8_combout  & \Tk0|Add0~18_combout )

	.dataa(\Tk0|Equal0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Tk0|Add0~18_combout ),
	.cin(gnd),
	.combout(\Tk0|Counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Counter~3 .lut_mask = 16'h5500;
defparam \Tk0|Counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y61_N23
dffeas \Tk0|Counter[9] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\Tk0|Counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|Counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|Counter[9] .is_wysiwyg = "true";
defparam \Tk0|Counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y62_N24
cycloneive_lcell_comb \Tk0|Add0~20 (
// Equation(s):
// \Tk0|Add0~20_combout  = (\Tk0|Counter [10] & (\Tk0|Add0~19  $ (GND))) # (!\Tk0|Counter [10] & (!\Tk0|Add0~19  & VCC))
// \Tk0|Add0~21  = CARRY((\Tk0|Counter [10] & !\Tk0|Add0~19 ))

	.dataa(gnd),
	.datab(\Tk0|Counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Tk0|Add0~19 ),
	.combout(\Tk0|Add0~20_combout ),
	.cout(\Tk0|Add0~21 ));
// synopsys translate_off
defparam \Tk0|Add0~20 .lut_mask = 16'hC30C;
defparam \Tk0|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y62_N25
dffeas \Tk0|Counter[10] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\Tk0|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|Counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|Counter[10] .is_wysiwyg = "true";
defparam \Tk0|Counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y62_N26
cycloneive_lcell_comb \Tk0|Add0~22 (
// Equation(s):
// \Tk0|Add0~22_combout  = (\Tk0|Counter [11] & (!\Tk0|Add0~21 )) # (!\Tk0|Counter [11] & ((\Tk0|Add0~21 ) # (GND)))
// \Tk0|Add0~23  = CARRY((!\Tk0|Add0~21 ) # (!\Tk0|Counter [11]))

	.dataa(gnd),
	.datab(\Tk0|Counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Tk0|Add0~21 ),
	.combout(\Tk0|Add0~22_combout ),
	.cout(\Tk0|Add0~23 ));
// synopsys translate_off
defparam \Tk0|Add0~22 .lut_mask = 16'h3C3F;
defparam \Tk0|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y61_N30
cycloneive_lcell_comb \Tk0|Counter~4 (
// Equation(s):
// \Tk0|Counter~4_combout  = (!\Tk0|Equal0~8_combout  & \Tk0|Add0~22_combout )

	.dataa(\Tk0|Equal0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Tk0|Add0~22_combout ),
	.cin(gnd),
	.combout(\Tk0|Counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Counter~4 .lut_mask = 16'h5500;
defparam \Tk0|Counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y61_N31
dffeas \Tk0|Counter[11] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\Tk0|Counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|Counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|Counter[11] .is_wysiwyg = "true";
defparam \Tk0|Counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y62_N28
cycloneive_lcell_comb \Tk0|Add0~24 (
// Equation(s):
// \Tk0|Add0~24_combout  = (\Tk0|Counter [12] & (\Tk0|Add0~23  $ (GND))) # (!\Tk0|Counter [12] & (!\Tk0|Add0~23  & VCC))
// \Tk0|Add0~25  = CARRY((\Tk0|Counter [12] & !\Tk0|Add0~23 ))

	.dataa(gnd),
	.datab(\Tk0|Counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Tk0|Add0~23 ),
	.combout(\Tk0|Add0~24_combout ),
	.cout(\Tk0|Add0~25 ));
// synopsys translate_off
defparam \Tk0|Add0~24 .lut_mask = 16'hC30C;
defparam \Tk0|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y62_N29
dffeas \Tk0|Counter[12] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\Tk0|Add0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|Counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|Counter[12] .is_wysiwyg = "true";
defparam \Tk0|Counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y62_N30
cycloneive_lcell_comb \Tk0|Add0~26 (
// Equation(s):
// \Tk0|Add0~26_combout  = (\Tk0|Counter [13] & (!\Tk0|Add0~25 )) # (!\Tk0|Counter [13] & ((\Tk0|Add0~25 ) # (GND)))
// \Tk0|Add0~27  = CARRY((!\Tk0|Add0~25 ) # (!\Tk0|Counter [13]))

	.dataa(\Tk0|Counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Tk0|Add0~25 ),
	.combout(\Tk0|Add0~26_combout ),
	.cout(\Tk0|Add0~27 ));
// synopsys translate_off
defparam \Tk0|Add0~26 .lut_mask = 16'h5A5F;
defparam \Tk0|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y62_N31
dffeas \Tk0|Counter[13] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\Tk0|Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|Counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|Counter[13] .is_wysiwyg = "true";
defparam \Tk0|Counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y61_N0
cycloneive_lcell_comb \Tk0|Add0~28 (
// Equation(s):
// \Tk0|Add0~28_combout  = (\Tk0|Counter [14] & (\Tk0|Add0~27  $ (GND))) # (!\Tk0|Counter [14] & (!\Tk0|Add0~27  & VCC))
// \Tk0|Add0~29  = CARRY((\Tk0|Counter [14] & !\Tk0|Add0~27 ))

	.dataa(gnd),
	.datab(\Tk0|Counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Tk0|Add0~27 ),
	.combout(\Tk0|Add0~28_combout ),
	.cout(\Tk0|Add0~29 ));
// synopsys translate_off
defparam \Tk0|Add0~28 .lut_mask = 16'hC30C;
defparam \Tk0|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y61_N28
cycloneive_lcell_comb \Tk0|Counter~5 (
// Equation(s):
// \Tk0|Counter~5_combout  = (!\Tk0|Equal0~8_combout  & \Tk0|Add0~28_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Tk0|Equal0~8_combout ),
	.datad(\Tk0|Add0~28_combout ),
	.cin(gnd),
	.combout(\Tk0|Counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Counter~5 .lut_mask = 16'h0F00;
defparam \Tk0|Counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y61_N29
dffeas \Tk0|Counter[14] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\Tk0|Counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|Counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|Counter[14] .is_wysiwyg = "true";
defparam \Tk0|Counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y61_N2
cycloneive_lcell_comb \Tk0|Add0~30 (
// Equation(s):
// \Tk0|Add0~30_combout  = (\Tk0|Counter [15] & (!\Tk0|Add0~29 )) # (!\Tk0|Counter [15] & ((\Tk0|Add0~29 ) # (GND)))
// \Tk0|Add0~31  = CARRY((!\Tk0|Add0~29 ) # (!\Tk0|Counter [15]))

	.dataa(gnd),
	.datab(\Tk0|Counter [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Tk0|Add0~29 ),
	.combout(\Tk0|Add0~30_combout ),
	.cout(\Tk0|Add0~31 ));
// synopsys translate_off
defparam \Tk0|Add0~30 .lut_mask = 16'h3C3F;
defparam \Tk0|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y61_N3
dffeas \Tk0|Counter[15] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\Tk0|Add0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|Counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|Counter[15] .is_wysiwyg = "true";
defparam \Tk0|Counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y61_N4
cycloneive_lcell_comb \Tk0|Add0~32 (
// Equation(s):
// \Tk0|Add0~32_combout  = (\Tk0|Counter [16] & (\Tk0|Add0~31  $ (GND))) # (!\Tk0|Counter [16] & (!\Tk0|Add0~31  & VCC))
// \Tk0|Add0~33  = CARRY((\Tk0|Counter [16] & !\Tk0|Add0~31 ))

	.dataa(gnd),
	.datab(\Tk0|Counter [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Tk0|Add0~31 ),
	.combout(\Tk0|Add0~32_combout ),
	.cout(\Tk0|Add0~33 ));
// synopsys translate_off
defparam \Tk0|Add0~32 .lut_mask = 16'hC30C;
defparam \Tk0|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y61_N5
dffeas \Tk0|Counter[16] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\Tk0|Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|Counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|Counter[16] .is_wysiwyg = "true";
defparam \Tk0|Counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y61_N6
cycloneive_lcell_comb \Tk0|Add0~34 (
// Equation(s):
// \Tk0|Add0~34_combout  = (\Tk0|Counter [17] & (!\Tk0|Add0~33 )) # (!\Tk0|Counter [17] & ((\Tk0|Add0~33 ) # (GND)))
// \Tk0|Add0~35  = CARRY((!\Tk0|Add0~33 ) # (!\Tk0|Counter [17]))

	.dataa(\Tk0|Counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Tk0|Add0~33 ),
	.combout(\Tk0|Add0~34_combout ),
	.cout(\Tk0|Add0~35 ));
// synopsys translate_off
defparam \Tk0|Add0~34 .lut_mask = 16'h5A5F;
defparam \Tk0|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y61_N7
dffeas \Tk0|Counter[17] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\Tk0|Add0~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|Counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|Counter[17] .is_wysiwyg = "true";
defparam \Tk0|Counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y61_N8
cycloneive_lcell_comb \Tk0|Add0~36 (
// Equation(s):
// \Tk0|Add0~36_combout  = (\Tk0|Counter [18] & (\Tk0|Add0~35  $ (GND))) # (!\Tk0|Counter [18] & (!\Tk0|Add0~35  & VCC))
// \Tk0|Add0~37  = CARRY((\Tk0|Counter [18] & !\Tk0|Add0~35 ))

	.dataa(\Tk0|Counter [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Tk0|Add0~35 ),
	.combout(\Tk0|Add0~36_combout ),
	.cout(\Tk0|Add0~37 ));
// synopsys translate_off
defparam \Tk0|Add0~36 .lut_mask = 16'hA50A;
defparam \Tk0|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y61_N10
cycloneive_lcell_comb \Tk0|Counter~6 (
// Equation(s):
// \Tk0|Counter~6_combout  = (\Tk0|Add0~36_combout  & !\Tk0|Equal0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Tk0|Add0~36_combout ),
	.datad(\Tk0|Equal0~8_combout ),
	.cin(gnd),
	.combout(\Tk0|Counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Counter~6 .lut_mask = 16'h00F0;
defparam \Tk0|Counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y61_N11
dffeas \Tk0|Counter[18] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\Tk0|Counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|Counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|Counter[18] .is_wysiwyg = "true";
defparam \Tk0|Counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y61_N10
cycloneive_lcell_comb \Tk0|Add0~38 (
// Equation(s):
// \Tk0|Add0~38_combout  = (\Tk0|Counter [19] & (!\Tk0|Add0~37 )) # (!\Tk0|Counter [19] & ((\Tk0|Add0~37 ) # (GND)))
// \Tk0|Add0~39  = CARRY((!\Tk0|Add0~37 ) # (!\Tk0|Counter [19]))

	.dataa(\Tk0|Counter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Tk0|Add0~37 ),
	.combout(\Tk0|Add0~38_combout ),
	.cout(\Tk0|Add0~39 ));
// synopsys translate_off
defparam \Tk0|Add0~38 .lut_mask = 16'h5A5F;
defparam \Tk0|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y61_N16
cycloneive_lcell_comb \Tk0|Counter~7 (
// Equation(s):
// \Tk0|Counter~7_combout  = (\Tk0|Add0~38_combout  & !\Tk0|Equal0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Tk0|Add0~38_combout ),
	.datad(\Tk0|Equal0~8_combout ),
	.cin(gnd),
	.combout(\Tk0|Counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Counter~7 .lut_mask = 16'h00F0;
defparam \Tk0|Counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y61_N17
dffeas \Tk0|Counter[19] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\Tk0|Counter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|Counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|Counter[19] .is_wysiwyg = "true";
defparam \Tk0|Counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y61_N12
cycloneive_lcell_comb \Tk0|Add0~40 (
// Equation(s):
// \Tk0|Add0~40_combout  = (\Tk0|Counter [20] & (\Tk0|Add0~39  $ (GND))) # (!\Tk0|Counter [20] & (!\Tk0|Add0~39  & VCC))
// \Tk0|Add0~41  = CARRY((\Tk0|Counter [20] & !\Tk0|Add0~39 ))

	.dataa(\Tk0|Counter [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Tk0|Add0~39 ),
	.combout(\Tk0|Add0~40_combout ),
	.cout(\Tk0|Add0~41 ));
// synopsys translate_off
defparam \Tk0|Add0~40 .lut_mask = 16'hA50A;
defparam \Tk0|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y61_N13
dffeas \Tk0|Counter[20] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\Tk0|Add0~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|Counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|Counter[20] .is_wysiwyg = "true";
defparam \Tk0|Counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y61_N14
cycloneive_lcell_comb \Tk0|Add0~42 (
// Equation(s):
// \Tk0|Add0~42_combout  = (\Tk0|Counter [21] & (!\Tk0|Add0~41 )) # (!\Tk0|Counter [21] & ((\Tk0|Add0~41 ) # (GND)))
// \Tk0|Add0~43  = CARRY((!\Tk0|Add0~41 ) # (!\Tk0|Counter [21]))

	.dataa(gnd),
	.datab(\Tk0|Counter [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Tk0|Add0~41 ),
	.combout(\Tk0|Add0~42_combout ),
	.cout(\Tk0|Add0~43 ));
// synopsys translate_off
defparam \Tk0|Add0~42 .lut_mask = 16'h3C3F;
defparam \Tk0|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y61_N15
dffeas \Tk0|Counter[21] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\Tk0|Add0~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|Counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|Counter[21] .is_wysiwyg = "true";
defparam \Tk0|Counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y61_N16
cycloneive_lcell_comb \Tk0|Add0~44 (
// Equation(s):
// \Tk0|Add0~44_combout  = (\Tk0|Counter [22] & (\Tk0|Add0~43  $ (GND))) # (!\Tk0|Counter [22] & (!\Tk0|Add0~43  & VCC))
// \Tk0|Add0~45  = CARRY((\Tk0|Counter [22] & !\Tk0|Add0~43 ))

	.dataa(\Tk0|Counter [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Tk0|Add0~43 ),
	.combout(\Tk0|Add0~44_combout ),
	.cout(\Tk0|Add0~45 ));
// synopsys translate_off
defparam \Tk0|Add0~44 .lut_mask = 16'hA50A;
defparam \Tk0|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y61_N30
cycloneive_lcell_comb \Tk0|Counter~8 (
// Equation(s):
// \Tk0|Counter~8_combout  = (!\Tk0|Equal0~8_combout  & \Tk0|Add0~44_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Tk0|Equal0~8_combout ),
	.datad(\Tk0|Add0~44_combout ),
	.cin(gnd),
	.combout(\Tk0|Counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Counter~8 .lut_mask = 16'h0F00;
defparam \Tk0|Counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y61_N31
dffeas \Tk0|Counter[22] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\Tk0|Counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|Counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|Counter[22] .is_wysiwyg = "true";
defparam \Tk0|Counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y61_N18
cycloneive_lcell_comb \Tk0|Add0~46 (
// Equation(s):
// \Tk0|Add0~46_combout  = (\Tk0|Counter [23] & (!\Tk0|Add0~45 )) # (!\Tk0|Counter [23] & ((\Tk0|Add0~45 ) # (GND)))
// \Tk0|Add0~47  = CARRY((!\Tk0|Add0~45 ) # (!\Tk0|Counter [23]))

	.dataa(gnd),
	.datab(\Tk0|Counter [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Tk0|Add0~45 ),
	.combout(\Tk0|Add0~46_combout ),
	.cout(\Tk0|Add0~47 ));
// synopsys translate_off
defparam \Tk0|Add0~46 .lut_mask = 16'h3C3F;
defparam \Tk0|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y61_N19
dffeas \Tk0|Counter[23] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\Tk0|Add0~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|Counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|Counter[23] .is_wysiwyg = "true";
defparam \Tk0|Counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y61_N20
cycloneive_lcell_comb \Tk0|Add0~48 (
// Equation(s):
// \Tk0|Add0~48_combout  = (\Tk0|Counter [24] & (\Tk0|Add0~47  $ (GND))) # (!\Tk0|Counter [24] & (!\Tk0|Add0~47  & VCC))
// \Tk0|Add0~49  = CARRY((\Tk0|Counter [24] & !\Tk0|Add0~47 ))

	.dataa(gnd),
	.datab(\Tk0|Counter [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Tk0|Add0~47 ),
	.combout(\Tk0|Add0~48_combout ),
	.cout(\Tk0|Add0~49 ));
// synopsys translate_off
defparam \Tk0|Add0~48 .lut_mask = 16'hC30C;
defparam \Tk0|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y61_N21
dffeas \Tk0|Counter[24] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\Tk0|Add0~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|Counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|Counter[24] .is_wysiwyg = "true";
defparam \Tk0|Counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y61_N22
cycloneive_lcell_comb \Tk0|Add0~50 (
// Equation(s):
// \Tk0|Add0~50_combout  = (\Tk0|Counter [25] & (!\Tk0|Add0~49 )) # (!\Tk0|Counter [25] & ((\Tk0|Add0~49 ) # (GND)))
// \Tk0|Add0~51  = CARRY((!\Tk0|Add0~49 ) # (!\Tk0|Counter [25]))

	.dataa(\Tk0|Counter [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Tk0|Add0~49 ),
	.combout(\Tk0|Add0~50_combout ),
	.cout(\Tk0|Add0~51 ));
// synopsys translate_off
defparam \Tk0|Add0~50 .lut_mask = 16'h5A5F;
defparam \Tk0|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y61_N23
dffeas \Tk0|Counter[25] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\Tk0|Add0~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|Counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|Counter[25] .is_wysiwyg = "true";
defparam \Tk0|Counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y61_N24
cycloneive_lcell_comb \Tk0|Add0~52 (
// Equation(s):
// \Tk0|Add0~52_combout  = (\Tk0|Counter [26] & (\Tk0|Add0~51  $ (GND))) # (!\Tk0|Counter [26] & (!\Tk0|Add0~51  & VCC))
// \Tk0|Add0~53  = CARRY((\Tk0|Counter [26] & !\Tk0|Add0~51 ))

	.dataa(gnd),
	.datab(\Tk0|Counter [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Tk0|Add0~51 ),
	.combout(\Tk0|Add0~52_combout ),
	.cout(\Tk0|Add0~53 ));
// synopsys translate_off
defparam \Tk0|Add0~52 .lut_mask = 16'hC30C;
defparam \Tk0|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y61_N25
dffeas \Tk0|Counter[26] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\Tk0|Add0~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|Counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|Counter[26] .is_wysiwyg = "true";
defparam \Tk0|Counter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y61_N26
cycloneive_lcell_comb \Tk0|Add0~54 (
// Equation(s):
// \Tk0|Add0~54_combout  = \Tk0|Add0~53  $ (\Tk0|Counter [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Tk0|Counter [27]),
	.cin(\Tk0|Add0~53 ),
	.combout(\Tk0|Add0~54_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Add0~54 .lut_mask = 16'h0FF0;
defparam \Tk0|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y61_N27
dffeas \Tk0|Counter[27] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\Tk0|Add0~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|Counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|Counter[27] .is_wysiwyg = "true";
defparam \Tk0|Counter[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y61_N12
cycloneive_lcell_comb \Tk0|Equal0~7 (
// Equation(s):
// \Tk0|Equal0~7_combout  = (!\Tk0|Counter [24] & (!\Tk0|Counter [25] & (!\Tk0|Counter [26] & !\Tk0|Counter [27])))

	.dataa(\Tk0|Counter [24]),
	.datab(\Tk0|Counter [25]),
	.datac(\Tk0|Counter [26]),
	.datad(\Tk0|Counter [27]),
	.cin(gnd),
	.combout(\Tk0|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Equal0~7 .lut_mask = 16'h0001;
defparam \Tk0|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y61_N24
cycloneive_lcell_comb \Tk0|Equal0~5 (
// Equation(s):
// \Tk0|Equal0~5_combout  = (\Tk0|Counter [18] & (\Tk0|Counter [19] & (!\Tk0|Counter [16] & !\Tk0|Counter [17])))

	.dataa(\Tk0|Counter [18]),
	.datab(\Tk0|Counter [19]),
	.datac(\Tk0|Counter [16]),
	.datad(\Tk0|Counter [17]),
	.cin(gnd),
	.combout(\Tk0|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Equal0~5 .lut_mask = 16'h0008;
defparam \Tk0|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y61_N26
cycloneive_lcell_comb \Tk0|Equal0~6 (
// Equation(s):
// \Tk0|Equal0~6_combout  = (\Tk0|Counter [22] & (!\Tk0|Counter [21] & (!\Tk0|Counter [20] & !\Tk0|Counter [23])))

	.dataa(\Tk0|Counter [22]),
	.datab(\Tk0|Counter [21]),
	.datac(\Tk0|Counter [20]),
	.datad(\Tk0|Counter [23]),
	.cin(gnd),
	.combout(\Tk0|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Equal0~6 .lut_mask = 16'h0002;
defparam \Tk0|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y62_N30
cycloneive_lcell_comb \Tk0|Equal0~1 (
// Equation(s):
// \Tk0|Equal0~1_combout  = (\Tk0|Counter [6] & (!\Tk0|Counter [5] & (!\Tk0|Counter [4] & !\Tk0|Counter [7])))

	.dataa(\Tk0|Counter [6]),
	.datab(\Tk0|Counter [5]),
	.datac(\Tk0|Counter [4]),
	.datad(\Tk0|Counter [7]),
	.cin(gnd),
	.combout(\Tk0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Equal0~1 .lut_mask = 16'h0002;
defparam \Tk0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y61_N28
cycloneive_lcell_comb \Tk0|Equal0~2 (
// Equation(s):
// \Tk0|Equal0~2_combout  = (\Tk0|Counter [11] & (\Tk0|Counter [8] & (\Tk0|Counter [9] & !\Tk0|Counter [10])))

	.dataa(\Tk0|Counter [11]),
	.datab(\Tk0|Counter [8]),
	.datac(\Tk0|Counter [9]),
	.datad(\Tk0|Counter [10]),
	.cin(gnd),
	.combout(\Tk0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Equal0~2 .lut_mask = 16'h0080;
defparam \Tk0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y61_N14
cycloneive_lcell_comb \Tk0|Equal0~3 (
// Equation(s):
// \Tk0|Equal0~3_combout  = (\Tk0|Counter [14] & (!\Tk0|Counter [13] & (!\Tk0|Counter [12] & !\Tk0|Counter [15])))

	.dataa(\Tk0|Counter [14]),
	.datab(\Tk0|Counter [13]),
	.datac(\Tk0|Counter [12]),
	.datad(\Tk0|Counter [15]),
	.cin(gnd),
	.combout(\Tk0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Equal0~3 .lut_mask = 16'h0002;
defparam \Tk0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y62_N20
cycloneive_lcell_comb \Tk0|Equal0~0 (
// Equation(s):
// \Tk0|Equal0~0_combout  = (!\Tk0|Counter [1] & (!\Tk0|Counter [3] & (!\Tk0|Counter [0] & !\Tk0|Counter [2])))

	.dataa(\Tk0|Counter [1]),
	.datab(\Tk0|Counter [3]),
	.datac(\Tk0|Counter [0]),
	.datad(\Tk0|Counter [2]),
	.cin(gnd),
	.combout(\Tk0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Equal0~0 .lut_mask = 16'h0001;
defparam \Tk0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y61_N20
cycloneive_lcell_comb \Tk0|Equal0~4 (
// Equation(s):
// \Tk0|Equal0~4_combout  = (\Tk0|Equal0~1_combout  & (\Tk0|Equal0~2_combout  & (\Tk0|Equal0~3_combout  & \Tk0|Equal0~0_combout )))

	.dataa(\Tk0|Equal0~1_combout ),
	.datab(\Tk0|Equal0~2_combout ),
	.datac(\Tk0|Equal0~3_combout ),
	.datad(\Tk0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Tk0|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Equal0~4 .lut_mask = 16'h8000;
defparam \Tk0|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y61_N6
cycloneive_lcell_comb \Tk0|Equal0~8 (
// Equation(s):
// \Tk0|Equal0~8_combout  = (\Tk0|Equal0~7_combout  & (\Tk0|Equal0~5_combout  & (\Tk0|Equal0~6_combout  & \Tk0|Equal0~4_combout )))

	.dataa(\Tk0|Equal0~7_combout ),
	.datab(\Tk0|Equal0~5_combout ),
	.datac(\Tk0|Equal0~6_combout ),
	.datad(\Tk0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\Tk0|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Equal0~8 .lut_mask = 16'h8000;
defparam \Tk0|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y61_N8
cycloneive_lcell_comb \Tk0|Clk_10Hz~0 (
// Equation(s):
// \Tk0|Clk_10Hz~0_combout  = \Tk0|Clk_10Hz~q  $ (\Tk0|Equal0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Tk0|Clk_10Hz~q ),
	.datad(\Tk0|Equal0~8_combout ),
	.cin(gnd),
	.combout(\Tk0|Clk_10Hz~0_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Clk_10Hz~0 .lut_mask = 16'h0FF0;
defparam \Tk0|Clk_10Hz~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y61_N19
dffeas \Tk0|Clk_10Hz (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Tk0|Clk_10Hz~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|Clk_10Hz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|Clk_10Hz .is_wysiwyg = "true";
defparam \Tk0|Clk_10Hz .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneive_clkctrl \Tk0|Clk_10Hz~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Tk0|Clk_10Hz~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Tk0|Clk_10Hz~clkctrl_outclk ));
// synopsys translate_off
defparam \Tk0|Clk_10Hz~clkctrl .clock_type = "global clock";
defparam \Tk0|Clk_10Hz~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X108_Y23_N0
cycloneive_lcell_comb \Mux1~2 (
// Equation(s):
// \Mux1~2_combout  = (!State[1]) # (!State[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(State[0]),
	.datad(State[1]),
	.cin(gnd),
	.combout(\Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~2 .lut_mask = 16'h0FFF;
defparam \Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y23_N26
cycloneive_lcell_comb StateTk(
// Equation(s):
// \StateTk~combout  = (\Mux1~2_combout  & (!\D3|Mux1~0_combout )) # (!\Mux1~2_combout  & ((\StateTk~combout )))

	.dataa(\Mux1~2_combout ),
	.datab(gnd),
	.datac(\D3|Mux1~0_combout ),
	.datad(\StateTk~combout ),
	.cin(gnd),
	.combout(\StateTk~combout ),
	.cout());
// synopsys translate_off
defparam StateTk.lut_mask = 16'h5F0A;
defparam StateTk.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N16
cycloneive_lcell_comb \SD1|Clk_100Hz~0 (
// Equation(s):
// \SD1|Clk_100Hz~0_combout  = !\SD1|Clk_100Hz~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SD1|Clk_100Hz~q ),
	.cin(gnd),
	.combout(\SD1|Clk_100Hz~0_combout ),
	.cout());
// synopsys translate_off
defparam \SD1|Clk_100Hz~0 .lut_mask = 16'h00FF;
defparam \SD1|Clk_100Hz~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y2_N7
dffeas \SD1|Clk_100Hz (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SD1|Clk_100Hz~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SD0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD1|Clk_100Hz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SD1|Clk_100Hz .is_wysiwyg = "true";
defparam \SD1|Clk_100Hz .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G16
cycloneive_clkctrl \SD1|Clk_100Hz~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\SD1|Clk_100Hz~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\SD1|Clk_100Hz~clkctrl_outclk ));
// synopsys translate_off
defparam \SD1|Clk_100Hz~clkctrl .clock_type = "global clock";
defparam \SD1|Clk_100Hz~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \Button1_Rw~input (
	.i(Button1_Rw),
	.ibar(gnd),
	.o(\Button1_Rw~input_o ));
// synopsys translate_off
defparam \Button1_Rw~input .bus_hold = "false";
defparam \Button1_Rw~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X109_Y26_N22
cycloneive_lcell_comb \SD1|SigBuffer[0]~0 (
// Equation(s):
// \SD1|SigBuffer[0]~0_combout  = !\Button1_Rw~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Button1_Rw~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SD1|SigBuffer[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SD1|SigBuffer[0]~0 .lut_mask = 16'h0F0F;
defparam \SD1|SigBuffer[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y26_N23
dffeas \SD1|SigBuffer[0] (
	.clk(!\SD1|Clk_100Hz~clkctrl_outclk ),
	.d(\SD1|SigBuffer[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD1|SigBuffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SD1|SigBuffer[0] .is_wysiwyg = "true";
defparam \SD1|SigBuffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y26_N0
cycloneive_lcell_comb \SD1|SigBuffer[1]~feeder (
// Equation(s):
// \SD1|SigBuffer[1]~feeder_combout  = \SD1|SigBuffer [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SD1|SigBuffer [0]),
	.cin(gnd),
	.combout(\SD1|SigBuffer[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SD1|SigBuffer[1]~feeder .lut_mask = 16'hFF00;
defparam \SD1|SigBuffer[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y26_N1
dffeas \SD1|SigBuffer[1] (
	.clk(!\SD1|Clk_100Hz~clkctrl_outclk ),
	.d(\SD1|SigBuffer[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD1|SigBuffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SD1|SigBuffer[1] .is_wysiwyg = "true";
defparam \SD1|SigBuffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y26_N26
cycloneive_lcell_comb \SD1|SigBuffer[2]~feeder (
// Equation(s):
// \SD1|SigBuffer[2]~feeder_combout  = \SD1|SigBuffer [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\SD1|SigBuffer [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SD1|SigBuffer[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SD1|SigBuffer[2]~feeder .lut_mask = 16'hF0F0;
defparam \SD1|SigBuffer[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y26_N27
dffeas \SD1|SigBuffer[2] (
	.clk(!\SD1|Clk_100Hz~clkctrl_outclk ),
	.d(\SD1|SigBuffer[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD1|SigBuffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SD1|SigBuffer[2] .is_wysiwyg = "true";
defparam \SD1|SigBuffer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y26_N24
cycloneive_lcell_comb \SD1|SigBuffer[3]~feeder (
// Equation(s):
// \SD1|SigBuffer[3]~feeder_combout  = \SD1|SigBuffer [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\SD1|SigBuffer [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SD1|SigBuffer[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SD1|SigBuffer[3]~feeder .lut_mask = 16'hF0F0;
defparam \SD1|SigBuffer[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y26_N25
dffeas \SD1|SigBuffer[3] (
	.clk(!\SD1|Clk_100Hz~clkctrl_outclk ),
	.d(\SD1|SigBuffer[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD1|SigBuffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SD1|SigBuffer[3] .is_wysiwyg = "true";
defparam \SD1|SigBuffer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y26_N8
cycloneive_lcell_comb \SD1|Equal1~1 (
// Equation(s):
// \SD1|Equal1~1_combout  = (\SD1|SigBuffer [2] & (\SD1|SigBuffer [3] & (\SD1|SigBuffer [0] & \SD1|SigBuffer [1])))

	.dataa(\SD1|SigBuffer [2]),
	.datab(\SD1|SigBuffer [3]),
	.datac(\SD1|SigBuffer [0]),
	.datad(\SD1|SigBuffer [1]),
	.cin(gnd),
	.combout(\SD1|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SD1|Equal1~1 .lut_mask = 16'h8000;
defparam \SD1|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y26_N20
cycloneive_lcell_comb \SD1|SigBuffer[4]~feeder (
// Equation(s):
// \SD1|SigBuffer[4]~feeder_combout  = \SD1|SigBuffer [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SD1|SigBuffer [3]),
	.cin(gnd),
	.combout(\SD1|SigBuffer[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SD1|SigBuffer[4]~feeder .lut_mask = 16'hFF00;
defparam \SD1|SigBuffer[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y26_N21
dffeas \SD1|SigBuffer[4] (
	.clk(!\SD1|Clk_100Hz~clkctrl_outclk ),
	.d(\SD1|SigBuffer[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD1|SigBuffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SD1|SigBuffer[4] .is_wysiwyg = "true";
defparam \SD1|SigBuffer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y26_N6
cycloneive_lcell_comb \SD1|SigBuffer[5]~feeder (
// Equation(s):
// \SD1|SigBuffer[5]~feeder_combout  = \SD1|SigBuffer [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\SD1|SigBuffer [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SD1|SigBuffer[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SD1|SigBuffer[5]~feeder .lut_mask = 16'hF0F0;
defparam \SD1|SigBuffer[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y26_N7
dffeas \SD1|SigBuffer[5] (
	.clk(!\SD1|Clk_100Hz~clkctrl_outclk ),
	.d(\SD1|SigBuffer[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD1|SigBuffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SD1|SigBuffer[5] .is_wysiwyg = "true";
defparam \SD1|SigBuffer[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y26_N19
dffeas \SD1|SigBuffer[6] (
	.clk(!\SD1|Clk_100Hz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SD1|SigBuffer [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD1|SigBuffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SD1|SigBuffer[6] .is_wysiwyg = "true";
defparam \SD1|SigBuffer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y26_N18
cycloneive_lcell_comb \SD1|Equal1~0 (
// Equation(s):
// \SD1|Equal1~0_combout  = (\SD1|SigBuffer [5] & (!\Button1_Rw~input_o  & (\SD1|SigBuffer [6] & \SD1|SigBuffer [4])))

	.dataa(\SD1|SigBuffer [5]),
	.datab(\Button1_Rw~input_o ),
	.datac(\SD1|SigBuffer [6]),
	.datad(\SD1|SigBuffer [4]),
	.cin(gnd),
	.combout(\SD1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SD1|Equal1~0 .lut_mask = 16'h2000;
defparam \SD1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y26_N12
cycloneive_lcell_comb \SD1|Equal1~2 (
// Equation(s):
// \SD1|Equal1~2_combout  = (\SD1|Equal1~1_combout  & \SD1|Equal1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SD1|Equal1~1_combout ),
	.datad(\SD1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\SD1|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \SD1|Equal1~2 .lut_mask = 16'hF000;
defparam \SD1|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y26_N13
dffeas \SD1|Cleaned (
	.clk(!\SD1|Clk_100Hz~clkctrl_outclk ),
	.d(\SD1|Equal1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD1|Cleaned~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SD1|Cleaned .is_wysiwyg = "true";
defparam \SD1|Cleaned .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y26_N14
cycloneive_lcell_comb Button1Tk(
// Equation(s):
// \Button1Tk~combout  = LCELL((\StateTk~combout  & \SD1|Cleaned~q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\StateTk~combout ),
	.datad(\SD1|Cleaned~q ),
	.cin(gnd),
	.combout(\Button1Tk~combout ),
	.cout());
// synopsys translate_off
defparam Button1Tk.lut_mask = 16'hF000;
defparam Button1Tk.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \Button1Tk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Button1Tk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Button1Tk~clkctrl_outclk ));
// synopsys translate_off
defparam \Button1Tk~clkctrl .clock_type = "global clock";
defparam \Button1Tk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X108_Y23_N22
cycloneive_lcell_comb \Tk0|Edit[0]~1 (
// Equation(s):
// \Tk0|Edit[0]~1_combout  = !\Tk0|Edit [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Tk0|Edit [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Tk0|Edit[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Edit[0]~1 .lut_mask = 16'h0F0F;
defparam \Tk0|Edit[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y23_N23
dffeas \Tk0|Edit[0] (
	.clk(\Button1Tk~clkctrl_outclk ),
	.d(\Tk0|Edit[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|Edit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|Edit[0] .is_wysiwyg = "true";
defparam \Tk0|Edit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y23_N14
cycloneive_lcell_comb \Tk0|Edit[1]~0 (
// Equation(s):
// \Tk0|Edit[1]~0_combout  = \Tk0|Edit [1] $ (\Tk0|Edit [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Tk0|Edit [1]),
	.datad(\Tk0|Edit [0]),
	.cin(gnd),
	.combout(\Tk0|Edit[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Edit[1]~0 .lut_mask = 16'h0FF0;
defparam \Tk0|Edit[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y23_N15
dffeas \Tk0|Edit[1] (
	.clk(\Button1Tk~clkctrl_outclk ),
	.d(\Tk0|Edit[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|Edit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|Edit[1] .is_wysiwyg = "true";
defparam \Tk0|Edit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N8
cycloneive_lcell_comb \SD2|Clk_100Hz~0 (
// Equation(s):
// \SD2|Clk_100Hz~0_combout  = !\SD2|Clk_100Hz~q 

	.dataa(\SD2|Clk_100Hz~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SD2|Clk_100Hz~0_combout ),
	.cout());
// synopsys translate_off
defparam \SD2|Clk_100Hz~0 .lut_mask = 16'h5555;
defparam \SD2|Clk_100Hz~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N28
cycloneive_lcell_comb \SD2|Clk_100Hz~feeder (
// Equation(s):
// \SD2|Clk_100Hz~feeder_combout  = \SD2|Clk_100Hz~0_combout 

	.dataa(gnd),
	.datab(\SD2|Clk_100Hz~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SD2|Clk_100Hz~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SD2|Clk_100Hz~feeder .lut_mask = 16'hCCCC;
defparam \SD2|Clk_100Hz~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y2_N29
dffeas \SD2|Clk_100Hz (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\SD2|Clk_100Hz~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SD0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD2|Clk_100Hz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SD2|Clk_100Hz .is_wysiwyg = "true";
defparam \SD2|Clk_100Hz .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \SD2|Clk_100Hz~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\SD2|Clk_100Hz~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\SD2|Clk_100Hz~clkctrl_outclk ));
// synopsys translate_off
defparam \SD2|Clk_100Hz~clkctrl .clock_type = "global clock";
defparam \SD2|Clk_100Hz~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \Button2_Rw~input (
	.i(Button2_Rw),
	.ibar(gnd),
	.o(\Button2_Rw~input_o ));
// synopsys translate_off
defparam \Button2_Rw~input .bus_hold = "false";
defparam \Button2_Rw~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X109_Y23_N30
cycloneive_lcell_comb \SD2|SigBuffer[0]~0 (
// Equation(s):
// \SD2|SigBuffer[0]~0_combout  = !\Button2_Rw~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Button2_Rw~input_o ),
	.cin(gnd),
	.combout(\SD2|SigBuffer[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SD2|SigBuffer[0]~0 .lut_mask = 16'h00FF;
defparam \SD2|SigBuffer[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y23_N31
dffeas \SD2|SigBuffer[0] (
	.clk(!\SD2|Clk_100Hz~clkctrl_outclk ),
	.d(\SD2|SigBuffer[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD2|SigBuffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SD2|SigBuffer[0] .is_wysiwyg = "true";
defparam \SD2|SigBuffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y23_N12
cycloneive_lcell_comb \SD2|SigBuffer[1]~feeder (
// Equation(s):
// \SD2|SigBuffer[1]~feeder_combout  = \SD2|SigBuffer [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SD2|SigBuffer [0]),
	.cin(gnd),
	.combout(\SD2|SigBuffer[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SD2|SigBuffer[1]~feeder .lut_mask = 16'hFF00;
defparam \SD2|SigBuffer[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y23_N13
dffeas \SD2|SigBuffer[1] (
	.clk(!\SD2|Clk_100Hz~clkctrl_outclk ),
	.d(\SD2|SigBuffer[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD2|SigBuffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SD2|SigBuffer[1] .is_wysiwyg = "true";
defparam \SD2|SigBuffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y23_N22
cycloneive_lcell_comb \SD2|SigBuffer[2]~feeder (
// Equation(s):
// \SD2|SigBuffer[2]~feeder_combout  = \SD2|SigBuffer [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\SD2|SigBuffer [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SD2|SigBuffer[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SD2|SigBuffer[2]~feeder .lut_mask = 16'hF0F0;
defparam \SD2|SigBuffer[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y23_N23
dffeas \SD2|SigBuffer[2] (
	.clk(!\SD2|Clk_100Hz~clkctrl_outclk ),
	.d(\SD2|SigBuffer[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD2|SigBuffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SD2|SigBuffer[2] .is_wysiwyg = "true";
defparam \SD2|SigBuffer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y23_N24
cycloneive_lcell_comb \SD2|SigBuffer[3]~feeder (
// Equation(s):
// \SD2|SigBuffer[3]~feeder_combout  = \SD2|SigBuffer [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\SD2|SigBuffer [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SD2|SigBuffer[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SD2|SigBuffer[3]~feeder .lut_mask = 16'hF0F0;
defparam \SD2|SigBuffer[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y23_N25
dffeas \SD2|SigBuffer[3] (
	.clk(!\SD2|Clk_100Hz~clkctrl_outclk ),
	.d(\SD2|SigBuffer[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD2|SigBuffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SD2|SigBuffer[3] .is_wysiwyg = "true";
defparam \SD2|SigBuffer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y23_N8
cycloneive_lcell_comb \SD2|Equal1~1 (
// Equation(s):
// \SD2|Equal1~1_combout  = (\SD2|SigBuffer [2] & (\SD2|SigBuffer [3] & (\SD2|SigBuffer [0] & \SD2|SigBuffer [1])))

	.dataa(\SD2|SigBuffer [2]),
	.datab(\SD2|SigBuffer [3]),
	.datac(\SD2|SigBuffer [0]),
	.datad(\SD2|SigBuffer [1]),
	.cin(gnd),
	.combout(\SD2|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SD2|Equal1~1 .lut_mask = 16'h8000;
defparam \SD2|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y23_N18
cycloneive_lcell_comb \SD2|SigBuffer[4]~feeder (
// Equation(s):
// \SD2|SigBuffer[4]~feeder_combout  = \SD2|SigBuffer [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SD2|SigBuffer [3]),
	.cin(gnd),
	.combout(\SD2|SigBuffer[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SD2|SigBuffer[4]~feeder .lut_mask = 16'hFF00;
defparam \SD2|SigBuffer[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y23_N19
dffeas \SD2|SigBuffer[4] (
	.clk(!\SD2|Clk_100Hz~clkctrl_outclk ),
	.d(\SD2|SigBuffer[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD2|SigBuffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SD2|SigBuffer[4] .is_wysiwyg = "true";
defparam \SD2|SigBuffer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y23_N28
cycloneive_lcell_comb \SD2|SigBuffer[5]~feeder (
// Equation(s):
// \SD2|SigBuffer[5]~feeder_combout  = \SD2|SigBuffer [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\SD2|SigBuffer [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SD2|SigBuffer[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SD2|SigBuffer[5]~feeder .lut_mask = 16'hF0F0;
defparam \SD2|SigBuffer[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y23_N29
dffeas \SD2|SigBuffer[5] (
	.clk(!\SD2|Clk_100Hz~clkctrl_outclk ),
	.d(\SD2|SigBuffer[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD2|SigBuffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SD2|SigBuffer[5] .is_wysiwyg = "true";
defparam \SD2|SigBuffer[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y23_N3
dffeas \SD2|SigBuffer[6] (
	.clk(!\SD2|Clk_100Hz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SD2|SigBuffer [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD2|SigBuffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SD2|SigBuffer[6] .is_wysiwyg = "true";
defparam \SD2|SigBuffer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y23_N2
cycloneive_lcell_comb \SD2|Equal1~0 (
// Equation(s):
// \SD2|Equal1~0_combout  = (!\Button2_Rw~input_o  & (\SD2|SigBuffer [5] & (\SD2|SigBuffer [6] & \SD2|SigBuffer [4])))

	.dataa(\Button2_Rw~input_o ),
	.datab(\SD2|SigBuffer [5]),
	.datac(\SD2|SigBuffer [6]),
	.datad(\SD2|SigBuffer [4]),
	.cin(gnd),
	.combout(\SD2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SD2|Equal1~0 .lut_mask = 16'h4000;
defparam \SD2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y23_N4
cycloneive_lcell_comb \SD2|Equal1~2 (
// Equation(s):
// \SD2|Equal1~2_combout  = (\SD2|Equal1~1_combout  & \SD2|Equal1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SD2|Equal1~1_combout ),
	.datad(\SD2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\SD2|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \SD2|Equal1~2 .lut_mask = 16'hF000;
defparam \SD2|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y23_N5
dffeas \SD2|Cleaned (
	.clk(!\SD2|Clk_100Hz~clkctrl_outclk ),
	.d(\SD2|Equal1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD2|Cleaned~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SD2|Cleaned .is_wysiwyg = "true";
defparam \SD2|Cleaned .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y23_N16
cycloneive_lcell_comb \Tk0|Decoder0~0 (
// Equation(s):
// \Tk0|Decoder0~0_combout  = (\Tk0|Edit [0] & (\StateTk~combout  & (!\Tk0|Edit [1] & \SD2|Cleaned~q )))

	.dataa(\Tk0|Edit [0]),
	.datab(\StateTk~combout ),
	.datac(\Tk0|Edit [1]),
	.datad(\SD2|Cleaned~q ),
	.cin(gnd),
	.combout(\Tk0|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Decoder0~0 .lut_mask = 16'h0800;
defparam \Tk0|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y23_N14
cycloneive_lcell_comb \Tk0|SecTk~8 (
// Equation(s):
// \Tk0|SecTk~8_combout  = (!\Tk0|Decoder0~0_combout  & !\Tk0|SecTk [0])

	.dataa(\Tk0|Decoder0~0_combout ),
	.datab(gnd),
	.datac(\Tk0|SecTk [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Tk0|SecTk~8_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|SecTk~8 .lut_mask = 16'h0505;
defparam \Tk0|SecTk~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y23_N14
cycloneive_lcell_comb \Tk0|Counter_T[1]~2 (
// Equation(s):
// \Tk0|Counter_T[1]~2_combout  = \Tk0|Counter_T [1] $ (\Tk0|Counter_T [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Tk0|Counter_T [1]),
	.datad(\Tk0|Counter_T [0]),
	.cin(gnd),
	.combout(\Tk0|Counter_T[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Counter_T[1]~2 .lut_mask = 16'h0FF0;
defparam \Tk0|Counter_T[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y23_N15
dffeas \Tk0|Counter_T[1] (
	.clk(!\Tk0|Clk_10Hz~clkctrl_outclk ),
	.d(\Tk0|Counter_T[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|Counter_T [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|Counter_T[1] .is_wysiwyg = "true";
defparam \Tk0|Counter_T[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y23_N30
cycloneive_lcell_comb \Tk0|Counter_T~0 (
// Equation(s):
// \Tk0|Counter_T~0_combout  = (\Tk0|Counter_T [1] & (\Tk0|Counter_T [2] $ (\Tk0|Counter_T [0]))) # (!\Tk0|Counter_T [1] & (\Tk0|Counter_T [2] & \Tk0|Counter_T [0]))

	.dataa(\Tk0|Counter_T [1]),
	.datab(gnd),
	.datac(\Tk0|Counter_T [2]),
	.datad(\Tk0|Counter_T [0]),
	.cin(gnd),
	.combout(\Tk0|Counter_T~0_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Counter_T~0 .lut_mask = 16'h5AA0;
defparam \Tk0|Counter_T~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y23_N31
dffeas \Tk0|Counter_T[2] (
	.clk(!\Tk0|Clk_10Hz~clkctrl_outclk ),
	.d(\Tk0|Counter_T~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|Counter_T [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|Counter_T[2] .is_wysiwyg = "true";
defparam \Tk0|Counter_T[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y23_N28
cycloneive_lcell_comb \Tk0|Counter_T~1 (
// Equation(s):
// \Tk0|Counter_T~1_combout  = (!\Tk0|Counter_T [0] & ((\Tk0|Counter_T [1]) # (!\Tk0|Counter_T [2])))

	.dataa(\Tk0|Counter_T [1]),
	.datab(gnd),
	.datac(\Tk0|Counter_T [0]),
	.datad(\Tk0|Counter_T [2]),
	.cin(gnd),
	.combout(\Tk0|Counter_T~1_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Counter_T~1 .lut_mask = 16'h0A0F;
defparam \Tk0|Counter_T~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y23_N29
dffeas \Tk0|Counter_T[0] (
	.clk(!\Tk0|Clk_10Hz~clkctrl_outclk ),
	.d(\Tk0|Counter_T~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|Counter_T [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|Counter_T[0] .is_wysiwyg = "true";
defparam \Tk0|Counter_T[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y23_N28
cycloneive_lcell_comb \Tk0|SecTk[5]~9 (
// Equation(s):
// \Tk0|SecTk[5]~9_combout  = (\Tk0|Decoder0~0_combout ) # ((!\Tk0|Counter_T [0] & (\Tk0|Counter_T [2] & !\Tk0|Counter_T [1])))

	.dataa(\Tk0|Counter_T [0]),
	.datab(\Tk0|Counter_T [2]),
	.datac(\Tk0|Counter_T [1]),
	.datad(\Tk0|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\Tk0|SecTk[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|SecTk[5]~9 .lut_mask = 16'hFF04;
defparam \Tk0|SecTk[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y23_N15
dffeas \Tk0|SecTk[0] (
	.clk(!\Tk0|Clk_10Hz~clkctrl_outclk ),
	.d(\Tk0|SecTk~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Tk0|SecTk[5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|SecTk [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|SecTk[0] .is_wysiwyg = "true";
defparam \Tk0|SecTk[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y23_N28
cycloneive_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = (!State[1] & (!State[0] & \Tk0|SecTk [0]))

	.dataa(State[1]),
	.datab(gnd),
	.datac(State[0]),
	.datad(\Tk0|SecTk [0]),
	.cin(gnd),
	.combout(\Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~0 .lut_mask = 16'h0500;
defparam \Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \Mux1~2clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Mux1~2_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Mux1~2clkctrl_outclk ));
// synopsys translate_off
defparam \Mux1~2clkctrl .clock_type = "global clock";
defparam \Mux1~2clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X108_Y23_N4
cycloneive_lcell_comb \SecBuffer[0] (
// Equation(s):
// SecBuffer[0] = (GLOBAL(\Mux1~2clkctrl_outclk ) & (\Mux14~0_combout )) # (!GLOBAL(\Mux1~2clkctrl_outclk ) & ((SecBuffer[0])))

	.dataa(gnd),
	.datab(\Mux14~0_combout ),
	.datac(SecBuffer[0]),
	.datad(\Mux1~2clkctrl_outclk ),
	.cin(gnd),
	.combout(SecBuffer[0]),
	.cout());
// synopsys translate_off
defparam \SecBuffer[0] .lut_mask = 16'hCCF0;
defparam \SecBuffer[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y23_N0
cycloneive_lcell_comb \Tk0|SecTk~4 (
// Equation(s):
// \Tk0|SecTk~4_combout  = (!\Tk0|Decoder0~0_combout  & (\Tk0|SecTk [1] $ (\Tk0|SecTk [0])))

	.dataa(gnd),
	.datab(\Tk0|Decoder0~0_combout ),
	.datac(\Tk0|SecTk [1]),
	.datad(\Tk0|SecTk [0]),
	.cin(gnd),
	.combout(\Tk0|SecTk~4_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|SecTk~4 .lut_mask = 16'h0330;
defparam \Tk0|SecTk~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y23_N1
dffeas \Tk0|SecTk[1] (
	.clk(!\Tk0|Clk_10Hz~clkctrl_outclk ),
	.d(\Tk0|SecTk~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Tk0|SecTk[5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|SecTk [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|SecTk[1] .is_wysiwyg = "true";
defparam \Tk0|SecTk[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y23_N4
cycloneive_lcell_comb \Tk0|SecTk~5 (
// Equation(s):
// \Tk0|SecTk~5_combout  = (\Tk0|SecTk~2_combout  & (\Tk0|SecTk [2] $ (((\Tk0|SecTk [0] & \Tk0|SecTk [1])))))

	.dataa(\Tk0|SecTk~2_combout ),
	.datab(\Tk0|SecTk [0]),
	.datac(\Tk0|SecTk [2]),
	.datad(\Tk0|SecTk [1]),
	.cin(gnd),
	.combout(\Tk0|SecTk~5_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|SecTk~5 .lut_mask = 16'h28A0;
defparam \Tk0|SecTk~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y23_N5
dffeas \Tk0|SecTk[2] (
	.clk(!\Tk0|Clk_10Hz~clkctrl_outclk ),
	.d(\Tk0|SecTk~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Tk0|SecTk[5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|SecTk [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|SecTk[2] .is_wysiwyg = "true";
defparam \Tk0|SecTk[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y23_N26
cycloneive_lcell_comb \Tk0|Add2~1 (
// Equation(s):
// \Tk0|Add2~1_combout  = \Tk0|SecTk [3] $ (((\Tk0|SecTk [1] & (\Tk0|SecTk [2] & \Tk0|SecTk [0]))))

	.dataa(\Tk0|SecTk [3]),
	.datab(\Tk0|SecTk [1]),
	.datac(\Tk0|SecTk [2]),
	.datad(\Tk0|SecTk [0]),
	.cin(gnd),
	.combout(\Tk0|Add2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Add2~1 .lut_mask = 16'h6AAA;
defparam \Tk0|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y23_N12
cycloneive_lcell_comb \Tk0|SecTk~6 (
// Equation(s):
// \Tk0|SecTk~6_combout  = (\Tk0|Add2~1_combout  & (!\Tk0|Decoder0~0_combout  & ((\Tk0|Equal2~1_combout ) # (!\Tk0|SecTk [0]))))

	.dataa(\Tk0|Add2~1_combout ),
	.datab(\Tk0|Decoder0~0_combout ),
	.datac(\Tk0|SecTk [0]),
	.datad(\Tk0|Equal2~1_combout ),
	.cin(gnd),
	.combout(\Tk0|SecTk~6_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|SecTk~6 .lut_mask = 16'h2202;
defparam \Tk0|SecTk~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y23_N13
dffeas \Tk0|SecTk[3] (
	.clk(!\Tk0|Clk_10Hz~clkctrl_outclk ),
	.d(\Tk0|SecTk~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Tk0|SecTk[5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|SecTk [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|SecTk[3] .is_wysiwyg = "true";
defparam \Tk0|SecTk[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y23_N20
cycloneive_lcell_comb \Tk0|Add2~0 (
// Equation(s):
// \Tk0|Add2~0_combout  = (\Tk0|SecTk [3] & (\Tk0|SecTk [1] & (\Tk0|SecTk [2] & \Tk0|SecTk [0])))

	.dataa(\Tk0|SecTk [3]),
	.datab(\Tk0|SecTk [1]),
	.datac(\Tk0|SecTk [2]),
	.datad(\Tk0|SecTk [0]),
	.cin(gnd),
	.combout(\Tk0|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Add2~0 .lut_mask = 16'h8000;
defparam \Tk0|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y23_N24
cycloneive_lcell_comb \Tk0|SecTk~3 (
// Equation(s):
// \Tk0|SecTk~3_combout  = (\Tk0|SecTk~2_combout  & (\Tk0|SecTk [5] $ (((\Tk0|SecTk [4] & \Tk0|Add2~0_combout )))))

	.dataa(\Tk0|SecTk~2_combout ),
	.datab(\Tk0|SecTk [4]),
	.datac(\Tk0|SecTk [5]),
	.datad(\Tk0|Add2~0_combout ),
	.cin(gnd),
	.combout(\Tk0|SecTk~3_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|SecTk~3 .lut_mask = 16'h28A0;
defparam \Tk0|SecTk~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y23_N25
dffeas \Tk0|SecTk[5] (
	.clk(!\Tk0|Clk_10Hz~clkctrl_outclk ),
	.d(\Tk0|SecTk~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Tk0|SecTk[5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|SecTk [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|SecTk[5] .is_wysiwyg = "true";
defparam \Tk0|SecTk[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y23_N16
cycloneive_lcell_comb \Tk0|Equal2~0 (
// Equation(s):
// \Tk0|Equal2~0_combout  = (\Tk0|SecTk [2] & ((\Tk0|SecTk [0]) # (\Tk0|SecTk [1]))) # (!\Tk0|SecTk [2] & ((!\Tk0|SecTk [1]) # (!\Tk0|SecTk [0])))

	.dataa(gnd),
	.datab(\Tk0|SecTk [2]),
	.datac(\Tk0|SecTk [0]),
	.datad(\Tk0|SecTk [1]),
	.cin(gnd),
	.combout(\Tk0|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Equal2~0 .lut_mask = 16'hCFF3;
defparam \Tk0|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y23_N18
cycloneive_lcell_comb \Tk0|Equal2~1 (
// Equation(s):
// \Tk0|Equal2~1_combout  = (((\Tk0|Equal2~0_combout ) # (!\Tk0|SecTk [4])) # (!\Tk0|SecTk [5])) # (!\Tk0|SecTk [3])

	.dataa(\Tk0|SecTk [3]),
	.datab(\Tk0|SecTk [5]),
	.datac(\Tk0|SecTk [4]),
	.datad(\Tk0|Equal2~0_combout ),
	.cin(gnd),
	.combout(\Tk0|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Equal2~1 .lut_mask = 16'hFF7F;
defparam \Tk0|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y23_N20
cycloneive_lcell_comb \Tk0|SecTk~2 (
// Equation(s):
// \Tk0|SecTk~2_combout  = (!\Tk0|Decoder0~0_combout  & ((\Tk0|Equal2~1_combout ) # (!\Tk0|SecTk [0])))

	.dataa(gnd),
	.datab(\Tk0|Decoder0~0_combout ),
	.datac(\Tk0|SecTk [0]),
	.datad(\Tk0|Equal2~1_combout ),
	.cin(gnd),
	.combout(\Tk0|SecTk~2_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|SecTk~2 .lut_mask = 16'h3303;
defparam \Tk0|SecTk~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y23_N8
cycloneive_lcell_comb \Tk0|SecTk~7 (
// Equation(s):
// \Tk0|SecTk~7_combout  = (\Tk0|SecTk~2_combout  & (\Tk0|SecTk [4] $ (\Tk0|Add2~0_combout )))

	.dataa(\Tk0|SecTk~2_combout ),
	.datab(gnd),
	.datac(\Tk0|SecTk [4]),
	.datad(\Tk0|Add2~0_combout ),
	.cin(gnd),
	.combout(\Tk0|SecTk~7_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|SecTk~7 .lut_mask = 16'h0AA0;
defparam \Tk0|SecTk~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y23_N9
dffeas \Tk0|SecTk[4] (
	.clk(!\Tk0|Clk_10Hz~clkctrl_outclk ),
	.d(\Tk0|SecTk~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Tk0|SecTk[5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|SecTk [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|SecTk[4] .is_wysiwyg = "true";
defparam \Tk0|SecTk[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y23_N10
cycloneive_lcell_comb \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = (!State[0] & (!State[1] & \Tk0|SecTk [4]))

	.dataa(gnd),
	.datab(State[0]),
	.datac(State[1]),
	.datad(\Tk0|SecTk [4]),
	.cin(gnd),
	.combout(\Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~0 .lut_mask = 16'h0300;
defparam \Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y23_N18
cycloneive_lcell_comb \SecBuffer[4] (
// Equation(s):
// SecBuffer[4] = (GLOBAL(\Mux1~2clkctrl_outclk ) & ((\Mux18~0_combout ))) # (!GLOBAL(\Mux1~2clkctrl_outclk ) & (SecBuffer[4]))

	.dataa(gnd),
	.datab(SecBuffer[4]),
	.datac(\Mux18~0_combout ),
	.datad(\Mux1~2clkctrl_outclk ),
	.cin(gnd),
	.combout(SecBuffer[4]),
	.cout());
// synopsys translate_off
defparam \SecBuffer[4] .lut_mask = 16'hF0CC;
defparam \SecBuffer[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y23_N10
cycloneive_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = (!State[1] & (!State[0] & \Tk0|SecTk [1]))

	.dataa(gnd),
	.datab(State[1]),
	.datac(State[0]),
	.datad(\Tk0|SecTk [1]),
	.cin(gnd),
	.combout(\Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~0 .lut_mask = 16'h0300;
defparam \Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y24_N14
cycloneive_lcell_comb \SecBuffer[1] (
// Equation(s):
// SecBuffer[1] = (GLOBAL(\Mux1~2clkctrl_outclk ) & ((\Mux15~0_combout ))) # (!GLOBAL(\Mux1~2clkctrl_outclk ) & (SecBuffer[1]))

	.dataa(gnd),
	.datab(SecBuffer[1]),
	.datac(\Mux15~0_combout ),
	.datad(\Mux1~2clkctrl_outclk ),
	.cin(gnd),
	.combout(SecBuffer[1]),
	.cout());
// synopsys translate_off
defparam \SecBuffer[1] .lut_mask = 16'hF0CC;
defparam \SecBuffer[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y23_N22
cycloneive_lcell_comb \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = (!State[1] & (!State[0] & \Tk0|SecTk [3]))

	.dataa(gnd),
	.datab(State[1]),
	.datac(State[0]),
	.datad(\Tk0|SecTk [3]),
	.cin(gnd),
	.combout(\Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~0 .lut_mask = 16'h0300;
defparam \Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y24_N18
cycloneive_lcell_comb \SecBuffer[3] (
// Equation(s):
// SecBuffer[3] = (GLOBAL(\Mux1~2clkctrl_outclk ) & ((\Mux17~0_combout ))) # (!GLOBAL(\Mux1~2clkctrl_outclk ) & (SecBuffer[3]))

	.dataa(gnd),
	.datab(SecBuffer[3]),
	.datac(\Mux17~0_combout ),
	.datad(\Mux1~2clkctrl_outclk ),
	.cin(gnd),
	.combout(SecBuffer[3]),
	.cout());
// synopsys translate_off
defparam \SecBuffer[3] .lut_mask = 16'hF0CC;
defparam \SecBuffer[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y23_N2
cycloneive_lcell_comb \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = (!State[1] & (!State[0] & \Tk0|SecTk [5]))

	.dataa(gnd),
	.datab(State[1]),
	.datac(State[0]),
	.datad(\Tk0|SecTk [5]),
	.cin(gnd),
	.combout(\Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~0 .lut_mask = 16'h0300;
defparam \Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y24_N28
cycloneive_lcell_comb \SecBuffer[5] (
// Equation(s):
// SecBuffer[5] = (GLOBAL(\Mux1~2clkctrl_outclk ) & ((\Mux19~0_combout ))) # (!GLOBAL(\Mux1~2clkctrl_outclk ) & (SecBuffer[5]))

	.dataa(gnd),
	.datab(SecBuffer[5]),
	.datac(\Mux19~0_combout ),
	.datad(\Mux1~2clkctrl_outclk ),
	.cin(gnd),
	.combout(SecBuffer[5]),
	.cout());
// synopsys translate_off
defparam \SecBuffer[5] .lut_mask = 16'hF0CC;
defparam \SecBuffer[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y23_N26
cycloneive_lcell_comb \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = (!State[0] & (!State[1] & \Tk0|SecTk [2]))

	.dataa(State[0]),
	.datab(State[1]),
	.datac(\Tk0|SecTk [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~0 .lut_mask = 16'h1010;
defparam \Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y23_N6
cycloneive_lcell_comb \SecBuffer[2] (
// Equation(s):
// SecBuffer[2] = (GLOBAL(\Mux1~2clkctrl_outclk ) & (\Mux16~0_combout )) # (!GLOBAL(\Mux1~2clkctrl_outclk ) & ((SecBuffer[2])))

	.dataa(\Mux16~0_combout ),
	.datab(gnd),
	.datac(SecBuffer[2]),
	.datad(\Mux1~2clkctrl_outclk ),
	.cin(gnd),
	.combout(SecBuffer[2]),
	.cout());
// synopsys translate_off
defparam \SecBuffer[2] .lut_mask = 16'hAAF0;
defparam \SecBuffer[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y24_N26
cycloneive_lcell_comb \D0|WideOr43~0 (
// Equation(s):
// \D0|WideOr43~0_combout  = (SecBuffer[2]) # ((SecBuffer[1] & ((SecBuffer[5]) # (!SecBuffer[3]))) # (!SecBuffer[1] & (SecBuffer[3] $ (SecBuffer[5]))))

	.dataa(SecBuffer[1]),
	.datab(SecBuffer[3]),
	.datac(SecBuffer[5]),
	.datad(SecBuffer[2]),
	.cin(gnd),
	.combout(\D0|WideOr43~0_combout ),
	.cout());
// synopsys translate_off
defparam \D0|WideOr43~0 .lut_mask = 16'hFFB6;
defparam \D0|WideOr43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y24_N22
cycloneive_lcell_comb \D0|WideOr43~1 (
// Equation(s):
// \D0|WideOr43~1_combout  = (SecBuffer[2] & ((SecBuffer[1] & (SecBuffer[3] $ (!SecBuffer[5]))) # (!SecBuffer[1] & (!SecBuffer[3] & SecBuffer[5]))))

	.dataa(SecBuffer[1]),
	.datab(SecBuffer[3]),
	.datac(SecBuffer[5]),
	.datad(SecBuffer[2]),
	.cin(gnd),
	.combout(\D0|WideOr43~1_combout ),
	.cout());
// synopsys translate_off
defparam \D0|WideOr43~1 .lut_mask = 16'h9200;
defparam \D0|WideOr43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y24_N4
cycloneive_lcell_comb \D0|SevenBuff0~0 (
// Equation(s):
// \D0|SevenBuff0~0_combout  = (SecBuffer[4] & (!\D0|WideOr43~0_combout )) # (!SecBuffer[4] & ((\D0|WideOr43~1_combout )))

	.dataa(gnd),
	.datab(SecBuffer[4]),
	.datac(\D0|WideOr43~0_combout ),
	.datad(\D0|WideOr43~1_combout ),
	.cin(gnd),
	.combout(\D0|SevenBuff0~0_combout ),
	.cout());
// synopsys translate_off
defparam \D0|SevenBuff0~0 .lut_mask = 16'h3F0C;
defparam \D0|SevenBuff0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y24_N28
cycloneive_lcell_comb \D0|WideOr30~0 (
// Equation(s):
// \D0|WideOr30~0_combout  = (SecBuffer[1] & ((SecBuffer[3] & (!SecBuffer[5] & SecBuffer[2])) # (!SecBuffer[3] & (SecBuffer[5] & !SecBuffer[2])))) # (!SecBuffer[1] & (SecBuffer[2] & (SecBuffer[3] $ (!SecBuffer[5]))))

	.dataa(SecBuffer[1]),
	.datab(SecBuffer[3]),
	.datac(SecBuffer[5]),
	.datad(SecBuffer[2]),
	.cin(gnd),
	.combout(\D0|WideOr30~0_combout ),
	.cout());
// synopsys translate_off
defparam \D0|WideOr30~0 .lut_mask = 16'h4920;
defparam \D0|WideOr30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y24_N20
cycloneive_lcell_comb \D0|WideOr3~0 (
// Equation(s):
// \D0|WideOr3~0_combout  = (SecBuffer[4] & ((\D0|WideOr30~0_combout ))) # (!SecBuffer[4] & (!\D0|WideOr43~0_combout ))

	.dataa(gnd),
	.datab(SecBuffer[4]),
	.datac(\D0|WideOr43~0_combout ),
	.datad(\D0|WideOr30~0_combout ),
	.cin(gnd),
	.combout(\D0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \D0|WideOr3~0 .lut_mask = 16'hCF03;
defparam \D0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y24_N0
cycloneive_lcell_comb \D0|WideOr3~1 (
// Equation(s):
// \D0|WideOr3~1_combout  = (\D0|WideOr3~0_combout ) # ((SecBuffer[0] & \D0|SevenBuff0~0_combout ))

	.dataa(SecBuffer[0]),
	.datab(gnd),
	.datac(\D0|SevenBuff0~0_combout ),
	.datad(\D0|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\D0|WideOr3~1_combout ),
	.cout());
// synopsys translate_off
defparam \D0|WideOr3~1 .lut_mask = 16'hFFA0;
defparam \D0|WideOr3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y24_N1
dffeas \D0|SSD_Digit0[0] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\D0|WideOr3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|SSD_Digit0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|SSD_Digit0[0] .is_wysiwyg = "true";
defparam \D0|SSD_Digit0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y24_N2
cycloneive_lcell_comb \D0|WideOr32~0 (
// Equation(s):
// \D0|WideOr32~0_combout  = (SecBuffer[1] & (!SecBuffer[2] & (SecBuffer[3] $ (!SecBuffer[5])))) # (!SecBuffer[1] & ((SecBuffer[3] & (!SecBuffer[5] & SecBuffer[2])) # (!SecBuffer[3] & (SecBuffer[5] & !SecBuffer[2]))))

	.dataa(SecBuffer[1]),
	.datab(SecBuffer[3]),
	.datac(SecBuffer[5]),
	.datad(SecBuffer[2]),
	.cin(gnd),
	.combout(\D0|WideOr32~0_combout ),
	.cout());
// synopsys translate_off
defparam \D0|WideOr32~0 .lut_mask = 16'h0492;
defparam \D0|WideOr32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y24_N8
cycloneive_lcell_comb \D0|WideOr2~0 (
// Equation(s):
// \D0|WideOr2~0_combout  = (SecBuffer[4] & (\D0|WideOr43~1_combout )) # (!SecBuffer[4] & ((\D0|WideOr32~0_combout )))

	.dataa(gnd),
	.datab(SecBuffer[4]),
	.datac(\D0|WideOr43~1_combout ),
	.datad(\D0|WideOr32~0_combout ),
	.cin(gnd),
	.combout(\D0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \D0|WideOr2~0 .lut_mask = 16'hF3C0;
defparam \D0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y24_N6
cycloneive_lcell_comb \D0|WideOr2~1 (
// Equation(s):
// \D0|WideOr2~1_combout  = (\D0|WideOr2~0_combout ) # ((SecBuffer[0] & ((\D0|SevenBuff0~0_combout ) # (\D0|WideOr3~0_combout ))))

	.dataa(SecBuffer[0]),
	.datab(\D0|SevenBuff0~0_combout ),
	.datac(\D0|WideOr2~0_combout ),
	.datad(\D0|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\D0|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \D0|WideOr2~1 .lut_mask = 16'hFAF8;
defparam \D0|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y24_N7
dffeas \D0|SSD_Digit0[1] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\D0|WideOr2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|SSD_Digit0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|SSD_Digit0[1] .is_wysiwyg = "true";
defparam \D0|SSD_Digit0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y24_N10
cycloneive_lcell_comb \D0|WideOr45~0 (
// Equation(s):
// \D0|WideOr45~0_combout  = (SecBuffer[1] & (!SecBuffer[3] & (SecBuffer[5] & SecBuffer[2]))) # (!SecBuffer[1] & (SecBuffer[3] & (!SecBuffer[5] & !SecBuffer[2])))

	.dataa(SecBuffer[1]),
	.datab(SecBuffer[3]),
	.datac(SecBuffer[5]),
	.datad(SecBuffer[2]),
	.cin(gnd),
	.combout(\D0|WideOr45~0_combout ),
	.cout());
// synopsys translate_off
defparam \D0|WideOr45~0 .lut_mask = 16'h2004;
defparam \D0|WideOr45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y24_N16
cycloneive_lcell_comb \D0|WideOr1~0 (
// Equation(s):
// \D0|WideOr1~0_combout  = (\D0|WideOr43~1_combout ) # ((SecBuffer[4] & (\D0|WideOr30~0_combout )) # (!SecBuffer[4] & ((\D0|WideOr45~0_combout ))))

	.dataa(SecBuffer[4]),
	.datab(\D0|WideOr30~0_combout ),
	.datac(\D0|WideOr43~1_combout ),
	.datad(\D0|WideOr45~0_combout ),
	.cin(gnd),
	.combout(\D0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \D0|WideOr1~0 .lut_mask = 16'hFDF8;
defparam \D0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y24_N24
cycloneive_lcell_comb \D0|WideOr1~1 (
// Equation(s):
// \D0|WideOr1~1_combout  = (SecBuffer[0]) # ((!\D0|WideOr32~0_combout  & (\D0|WideOr43~0_combout  & !\D0|WideOr1~0_combout )))

	.dataa(SecBuffer[0]),
	.datab(\D0|WideOr32~0_combout ),
	.datac(\D0|WideOr43~0_combout ),
	.datad(\D0|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\D0|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \D0|WideOr1~1 .lut_mask = 16'hAABA;
defparam \D0|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y24_N25
dffeas \D0|SSD_Digit0[2] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\D0|WideOr1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|SSD_Digit0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|SSD_Digit0[2] .is_wysiwyg = "true";
defparam \D0|SSD_Digit0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y24_N30
cycloneive_lcell_comb \D0|SevenBuff0~1 (
// Equation(s):
// \D0|SevenBuff0~1_combout  = (SecBuffer[4] & (\D0|WideOr45~0_combout )) # (!SecBuffer[4] & ((\D0|WideOr30~0_combout )))

	.dataa(\D0|WideOr45~0_combout ),
	.datab(gnd),
	.datac(SecBuffer[4]),
	.datad(\D0|WideOr30~0_combout ),
	.cin(gnd),
	.combout(\D0|SevenBuff0~1_combout ),
	.cout());
// synopsys translate_off
defparam \D0|SevenBuff0~1 .lut_mask = 16'hAFA0;
defparam \D0|SevenBuff0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y24_N14
cycloneive_lcell_comb \D0|WideOr0~0 (
// Equation(s):
// \D0|WideOr0~0_combout  = (SecBuffer[0] & ((\D0|SevenBuff0~0_combout ) # ((\D0|WideOr3~0_combout )))) # (!SecBuffer[0] & (((\D0|SevenBuff0~1_combout ))))

	.dataa(SecBuffer[0]),
	.datab(\D0|SevenBuff0~0_combout ),
	.datac(\D0|SevenBuff0~1_combout ),
	.datad(\D0|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\D0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \D0|WideOr0~0 .lut_mask = 16'hFAD8;
defparam \D0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y24_N15
dffeas \D0|SSD_Digit0[3] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\D0|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|SSD_Digit0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|SSD_Digit0[3] .is_wysiwyg = "true";
defparam \D0|SSD_Digit0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y24_N12
cycloneive_lcell_comb \D0|WideOr32~1 (
// Equation(s):
// \D0|WideOr32~1_combout  = (!SecBuffer[0] & ((SecBuffer[4] & ((\D0|WideOr43~1_combout ))) # (!SecBuffer[4] & (\D0|WideOr32~0_combout ))))

	.dataa(SecBuffer[4]),
	.datab(SecBuffer[0]),
	.datac(\D0|WideOr32~0_combout ),
	.datad(\D0|WideOr43~1_combout ),
	.cin(gnd),
	.combout(\D0|WideOr32~1_combout ),
	.cout());
// synopsys translate_off
defparam \D0|WideOr32~1 .lut_mask = 16'h3210;
defparam \D0|WideOr32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y24_N13
dffeas \D0|SSD_Digit0[4] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\D0|WideOr32~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|SSD_Digit0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|SSD_Digit0[4] .is_wysiwyg = "true";
defparam \D0|SSD_Digit0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y24_N12
cycloneive_lcell_comb \D0|SevenBuff0~2 (
// Equation(s):
// \D0|SevenBuff0~2_combout  = (SecBuffer[0] & ((\D0|SevenBuff0~1_combout ))) # (!SecBuffer[0] & (\D0|SevenBuff0~0_combout ))

	.dataa(SecBuffer[0]),
	.datab(gnd),
	.datac(\D0|SevenBuff0~0_combout ),
	.datad(\D0|SevenBuff0~1_combout ),
	.cin(gnd),
	.combout(\D0|SevenBuff0~2_combout ),
	.cout());
// synopsys translate_off
defparam \D0|SevenBuff0~2 .lut_mask = 16'hFA50;
defparam \D0|SevenBuff0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y24_N13
dffeas \D0|SSD_Digit0[5] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\D0|SevenBuff0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|SSD_Digit0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|SSD_Digit0[5] .is_wysiwyg = "true";
defparam \D0|SSD_Digit0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y24_N18
cycloneive_lcell_comb \D0|SevenBuff0~3 (
// Equation(s):
// \D0|SevenBuff0~3_combout  = (SecBuffer[0] & ((\D0|WideOr3~0_combout ))) # (!SecBuffer[0] & (\D0|SevenBuff0~1_combout ))

	.dataa(SecBuffer[0]),
	.datab(gnd),
	.datac(\D0|SevenBuff0~1_combout ),
	.datad(\D0|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\D0|SevenBuff0~3_combout ),
	.cout());
// synopsys translate_off
defparam \D0|SevenBuff0~3 .lut_mask = 16'hFA50;
defparam \D0|SevenBuff0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y24_N19
dffeas \D0|SSD_Digit0[6] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\D0|SevenBuff0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|SSD_Digit0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|SSD_Digit0[6] .is_wysiwyg = "true";
defparam \D0|SSD_Digit0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y24_N30
cycloneive_lcell_comb \D0|WideOr9~0 (
// Equation(s):
// \D0|WideOr9~0_combout  = (SecBuffer[4]) # ((SecBuffer[3] & ((SecBuffer[1]) # (SecBuffer[2]))))

	.dataa(SecBuffer[4]),
	.datab(SecBuffer[3]),
	.datac(SecBuffer[1]),
	.datad(SecBuffer[2]),
	.cin(gnd),
	.combout(\D0|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \D0|WideOr9~0 .lut_mask = 16'hEEEA;
defparam \D0|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y24_N4
cycloneive_lcell_comb \D0|WideOr11~0 (
// Equation(s):
// \D0|WideOr11~0_combout  = (SecBuffer[4] & (!SecBuffer[3] & ((!SecBuffer[2])))) # (!SecBuffer[4] & (SecBuffer[3] & ((SecBuffer[1]) # (SecBuffer[2]))))

	.dataa(SecBuffer[4]),
	.datab(SecBuffer[3]),
	.datac(SecBuffer[1]),
	.datad(SecBuffer[2]),
	.cin(gnd),
	.combout(\D0|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \D0|WideOr11~0 .lut_mask = 16'h4462;
defparam \D0|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y24_N26
cycloneive_lcell_comb \D0|WideOr7~0 (
// Equation(s):
// \D0|WideOr7~0_combout  = (!SecBuffer[5] & ((\D0|WideOr11~0_combout ) # (!\D0|WideOr9~0_combout )))

	.dataa(SecBuffer[5]),
	.datab(gnd),
	.datac(\D0|WideOr9~0_combout ),
	.datad(\D0|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\D0|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \D0|WideOr7~0 .lut_mask = 16'h5505;
defparam \D0|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y24_N27
dffeas \D0|SSD_Digit1[0] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\D0|WideOr7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|SSD_Digit1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|SSD_Digit1[0] .is_wysiwyg = "true";
defparam \D0|SSD_Digit1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y24_N8
cycloneive_lcell_comb \D0|WideOr21~0 (
// Equation(s):
// \D0|WideOr21~0_combout  = (SecBuffer[4] & (SecBuffer[3] & SecBuffer[2]))

	.dataa(SecBuffer[4]),
	.datab(SecBuffer[3]),
	.datac(gnd),
	.datad(SecBuffer[2]),
	.cin(gnd),
	.combout(\D0|WideOr21~0_combout ),
	.cout());
// synopsys translate_off
defparam \D0|WideOr21~0 .lut_mask = 16'h8800;
defparam \D0|WideOr21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y24_N6
cycloneive_lcell_comb \D0|WideOr13~0 (
// Equation(s):
// \D0|WideOr13~0_combout  = (SecBuffer[4] & ((SecBuffer[3] & ((!SecBuffer[2]) # (!SecBuffer[1]))) # (!SecBuffer[3] & ((SecBuffer[2])))))

	.dataa(SecBuffer[4]),
	.datab(SecBuffer[3]),
	.datac(SecBuffer[1]),
	.datad(SecBuffer[2]),
	.cin(gnd),
	.combout(\D0|WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \D0|WideOr13~0 .lut_mask = 16'h2A88;
defparam \D0|WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y24_N28
cycloneive_lcell_comb \D0|WideOr6~0 (
// Equation(s):
// \D0|WideOr6~0_combout  = (\D0|WideOr11~0_combout ) # ((\D0|WideOr13~0_combout ) # ((SecBuffer[1] & \D0|WideOr21~0_combout )))

	.dataa(SecBuffer[1]),
	.datab(\D0|WideOr11~0_combout ),
	.datac(\D0|WideOr21~0_combout ),
	.datad(\D0|WideOr13~0_combout ),
	.cin(gnd),
	.combout(\D0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \D0|WideOr6~0 .lut_mask = 16'hFFEC;
defparam \D0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y24_N20
cycloneive_lcell_comb \D0|WideOr6~1 (
// Equation(s):
// \D0|WideOr6~1_combout  = (SecBuffer[5] & (!SecBuffer[4] & (!SecBuffer[3]))) # (!SecBuffer[5] & (((\D0|WideOr6~0_combout ))))

	.dataa(SecBuffer[4]),
	.datab(SecBuffer[3]),
	.datac(SecBuffer[5]),
	.datad(\D0|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\D0|WideOr6~1_combout ),
	.cout());
// synopsys translate_off
defparam \D0|WideOr6~1 .lut_mask = 16'h1F10;
defparam \D0|WideOr6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y24_N21
dffeas \D0|SSD_Digit1[1] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\D0|WideOr6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|SSD_Digit1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|SSD_Digit1[1] .is_wysiwyg = "true";
defparam \D0|SSD_Digit1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y24_N14
cycloneive_lcell_comb \D0|WideOr5 (
// Equation(s):
// \D0|WideOr5~combout  = (SecBuffer[5] & (((!\D0|WideOr21~0_combout )))) # (!SecBuffer[5] & (\D0|WideOr9~0_combout  & ((!\D0|WideOr13~0_combout ))))

	.dataa(\D0|WideOr9~0_combout ),
	.datab(\D0|WideOr21~0_combout ),
	.datac(SecBuffer[5]),
	.datad(\D0|WideOr13~0_combout ),
	.cin(gnd),
	.combout(\D0|WideOr5~combout ),
	.cout());
// synopsys translate_off
defparam \D0|WideOr5 .lut_mask = 16'h303A;
defparam \D0|WideOr5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y24_N15
dffeas \D0|SSD_Digit1[2] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\D0|WideOr5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|SSD_Digit1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|SSD_Digit1[2] .is_wysiwyg = "true";
defparam \D0|SSD_Digit1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y24_N22
cycloneive_lcell_comb \D0|WideOr17~0 (
// Equation(s):
// \D0|WideOr17~0_combout  = (SecBuffer[4] & (!SecBuffer[3] & (!SecBuffer[1] & !SecBuffer[2]))) # (!SecBuffer[4] & (SecBuffer[3]))

	.dataa(SecBuffer[4]),
	.datab(SecBuffer[3]),
	.datac(SecBuffer[1]),
	.datad(SecBuffer[2]),
	.cin(gnd),
	.combout(\D0|WideOr17~0_combout ),
	.cout());
// synopsys translate_off
defparam \D0|WideOr17~0 .lut_mask = 16'h4446;
defparam \D0|WideOr17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y24_N2
cycloneive_lcell_comb \D0|WideOr4~0 (
// Equation(s):
// \D0|WideOr4~0_combout  = (SecBuffer[5] & ((\D0|WideOr17~0_combout ))) # (!SecBuffer[5] & (\D0|WideOr11~0_combout ))

	.dataa(SecBuffer[5]),
	.datab(gnd),
	.datac(\D0|WideOr11~0_combout ),
	.datad(\D0|WideOr17~0_combout ),
	.cin(gnd),
	.combout(\D0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \D0|WideOr4~0 .lut_mask = 16'hFA50;
defparam \D0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y24_N16
cycloneive_lcell_comb \D0|SSD_Digit1[3]~feeder (
// Equation(s):
// \D0|SSD_Digit1[3]~feeder_combout  = \D0|WideOr4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D0|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\D0|SSD_Digit1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D0|SSD_Digit1[3]~feeder .lut_mask = 16'hFF00;
defparam \D0|SSD_Digit1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y24_N17
dffeas \D0|SSD_Digit1[3] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\D0|SSD_Digit1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|SSD_Digit1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|SSD_Digit1[3] .is_wysiwyg = "true";
defparam \D0|SSD_Digit1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y24_N10
cycloneive_lcell_comb \D0|WideOr13~1 (
// Equation(s):
// \D0|WideOr13~1_combout  = (!SecBuffer[5] & \D0|WideOr13~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(SecBuffer[5]),
	.datad(\D0|WideOr13~0_combout ),
	.cin(gnd),
	.combout(\D0|WideOr13~1_combout ),
	.cout());
// synopsys translate_off
defparam \D0|WideOr13~1 .lut_mask = 16'h0F00;
defparam \D0|WideOr13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y24_N11
dffeas \D0|SSD_Digit1[4] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\D0|WideOr13~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|SSD_Digit1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|SSD_Digit1[4] .is_wysiwyg = "true";
defparam \D0|SSD_Digit1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y24_N0
cycloneive_lcell_comb \D0|WideOr19~0 (
// Equation(s):
// \D0|WideOr19~0_combout  = (SecBuffer[4] & ((SecBuffer[3] & ((!SecBuffer[2]))) # (!SecBuffer[3] & ((SecBuffer[1]) # (SecBuffer[2])))))

	.dataa(SecBuffer[4]),
	.datab(SecBuffer[3]),
	.datac(SecBuffer[1]),
	.datad(SecBuffer[2]),
	.cin(gnd),
	.combout(\D0|WideOr19~0_combout ),
	.cout());
// synopsys translate_off
defparam \D0|WideOr19~0 .lut_mask = 16'h22A8;
defparam \D0|WideOr19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y24_N24
cycloneive_lcell_comb \D0|SevenBuff1~0 (
// Equation(s):
// \D0|SevenBuff1~0_combout  = (SecBuffer[5] & ((\D0|WideOr21~0_combout ) # (\D0|WideOr19~0_combout )))

	.dataa(gnd),
	.datab(\D0|WideOr21~0_combout ),
	.datac(SecBuffer[5]),
	.datad(\D0|WideOr19~0_combout ),
	.cin(gnd),
	.combout(\D0|SevenBuff1~0_combout ),
	.cout());
// synopsys translate_off
defparam \D0|SevenBuff1~0 .lut_mask = 16'hF0C0;
defparam \D0|SevenBuff1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y24_N25
dffeas \D0|SSD_Digit1[5] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\D0|SevenBuff1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|SSD_Digit1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|SSD_Digit1[5] .is_wysiwyg = "true";
defparam \D0|SSD_Digit1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y24_N3
dffeas \D0|SSD_Digit1[6] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\D0|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D0|SSD_Digit1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D0|SSD_Digit1[6] .is_wysiwyg = "true";
defparam \D0|SSD_Digit1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y23_N16
cycloneive_lcell_comb \Tk0|HrTk~4 (
// Equation(s):
// \Tk0|HrTk~4_combout  = (\Tk0|Counter_T [2] & (!\Tk0|Counter_T [1] & !\Tk0|Counter_T [0]))

	.dataa(\Tk0|Counter_T [2]),
	.datab(gnd),
	.datac(\Tk0|Counter_T [1]),
	.datad(\Tk0|Counter_T [0]),
	.cin(gnd),
	.combout(\Tk0|HrTk~4_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|HrTk~4 .lut_mask = 16'h000A;
defparam \Tk0|HrTk~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y22_N18
cycloneive_lcell_comb \Tk0|MinTk~9 (
// Equation(s):
// \Tk0|MinTk~9_combout  = \Tk0|MinTk [0] $ ((((\Tk0|Equal2~1_combout ) # (!\Tk0|HrTk~4_combout )) # (!\Tk0|SecTk [0])))

	.dataa(\Tk0|SecTk [0]),
	.datab(\Tk0|MinTk [0]),
	.datac(\Tk0|Equal2~1_combout ),
	.datad(\Tk0|HrTk~4_combout ),
	.cin(gnd),
	.combout(\Tk0|MinTk~9_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|MinTk~9 .lut_mask = 16'h3933;
defparam \Tk0|MinTk~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y23_N30
cycloneive_lcell_comb \Tk0|HrTk~5 (
// Equation(s):
// \Tk0|HrTk~5_combout  = (\Tk0|SecTk [0] & (\Tk0|HrTk~4_combout  & !\Tk0|Equal2~1_combout ))

	.dataa(gnd),
	.datab(\Tk0|SecTk [0]),
	.datac(\Tk0|HrTk~4_combout ),
	.datad(\Tk0|Equal2~1_combout ),
	.cin(gnd),
	.combout(\Tk0|HrTk~5_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|HrTk~5 .lut_mask = 16'h00C0;
defparam \Tk0|HrTk~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y22_N12
cycloneive_lcell_comb \Tk0|MinTk~8 (
// Equation(s):
// \Tk0|MinTk~8_combout  = \Tk0|MinTk [1] $ (((\Tk0|MinTk [0] & \Tk0|HrTk~5_combout )))

	.dataa(gnd),
	.datab(\Tk0|MinTk [1]),
	.datac(\Tk0|MinTk [0]),
	.datad(\Tk0|HrTk~5_combout ),
	.cin(gnd),
	.combout(\Tk0|MinTk~8_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|MinTk~8 .lut_mask = 16'h3CCC;
defparam \Tk0|MinTk~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y23_N24
cycloneive_lcell_comb \Tk0|Decoder0~1 (
// Equation(s):
// \Tk0|Decoder0~1_combout  = (!\Tk0|Edit [0] & (\StateTk~combout  & (\Tk0|Edit [1] & \SD2|Cleaned~q )))

	.dataa(\Tk0|Edit [0]),
	.datab(\StateTk~combout ),
	.datac(\Tk0|Edit [1]),
	.datad(\SD2|Cleaned~q ),
	.cin(gnd),
	.combout(\Tk0|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Decoder0~1 .lut_mask = 16'h4000;
defparam \Tk0|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N26
cycloneive_lcell_comb \Tk0|Add5~0 (
// Equation(s):
// \Tk0|Add5~0_combout  = (\Tk0|MinTk [1] & (\Tk0|MinTk [0] $ (\Tk0|HrTk~5_combout )))

	.dataa(gnd),
	.datab(\Tk0|MinTk [0]),
	.datac(\Tk0|MinTk [1]),
	.datad(\Tk0|HrTk~5_combout ),
	.cin(gnd),
	.combout(\Tk0|Add5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Add5~0 .lut_mask = 16'h30C0;
defparam \Tk0|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y22_N8
cycloneive_lcell_comb \Tk0|MinTk~11 (
// Equation(s):
// \Tk0|MinTk~11_combout  = (\Tk0|MinTk~1_combout  & (((!\Tk0|Add5~0_combout  & \Tk0|MinTk~7_combout )) # (!\Tk0|Decoder0~1_combout ))) # (!\Tk0|MinTk~1_combout  & (\Tk0|Add5~0_combout  & ((\Tk0|MinTk~7_combout ))))

	.dataa(\Tk0|Add5~0_combout ),
	.datab(\Tk0|Decoder0~1_combout ),
	.datac(\Tk0|MinTk~1_combout ),
	.datad(\Tk0|MinTk~7_combout ),
	.cin(gnd),
	.combout(\Tk0|MinTk~11_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|MinTk~11 .lut_mask = 16'h7A30;
defparam \Tk0|MinTk~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y22_N9
dffeas \Tk0|MinTk[2] (
	.clk(!\Tk0|Clk_10Hz~clkctrl_outclk ),
	.d(\Tk0|MinTk~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|MinTk [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|MinTk[2] .is_wysiwyg = "true";
defparam \Tk0|MinTk[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y22_N22
cycloneive_lcell_comb \Tk0|Add3~2 (
// Equation(s):
// \Tk0|Add3~2_combout  = \Tk0|MinTk [2] $ (((\Tk0|MinTk [1] & \Tk0|MinTk [0])))

	.dataa(gnd),
	.datab(\Tk0|MinTk [1]),
	.datac(\Tk0|MinTk [0]),
	.datad(\Tk0|MinTk [2]),
	.cin(gnd),
	.combout(\Tk0|Add3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Add3~2 .lut_mask = 16'h3FC0;
defparam \Tk0|Add3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N6
cycloneive_lcell_comb \Tk0|Add3~3 (
// Equation(s):
// \Tk0|Add3~3_combout  = \Tk0|MinTk [3] $ (((\Tk0|MinTk [2] & (\Tk0|MinTk [0] & \Tk0|MinTk [1]))))

	.dataa(\Tk0|MinTk [2]),
	.datab(\Tk0|MinTk [0]),
	.datac(\Tk0|MinTk [1]),
	.datad(\Tk0|MinTk [3]),
	.cin(gnd),
	.combout(\Tk0|Add3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Add3~3 .lut_mask = 16'h7F80;
defparam \Tk0|Add3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N0
cycloneive_lcell_comb \Tk0|MinTk~2 (
// Equation(s):
// \Tk0|MinTk~2_combout  = (\Tk0|HrTk~5_combout  & (\Tk0|Add3~3_combout  & ((!\Tk0|Equal3~1_combout )))) # (!\Tk0|HrTk~5_combout  & (((\Tk0|MinTk [3]))))

	.dataa(\Tk0|Add3~3_combout ),
	.datab(\Tk0|MinTk [3]),
	.datac(\Tk0|HrTk~5_combout ),
	.datad(\Tk0|Equal3~1_combout ),
	.cin(gnd),
	.combout(\Tk0|MinTk~2_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|MinTk~2 .lut_mask = 16'h0CAC;
defparam \Tk0|MinTk~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N18
cycloneive_lcell_comb \Tk0|Add5~3 (
// Equation(s):
// \Tk0|Add5~3_combout  = \Tk0|MinTk~2_combout  $ (((\Tk0|MinTk~1_combout  & \Tk0|Add5~0_combout )))

	.dataa(gnd),
	.datab(\Tk0|MinTk~1_combout ),
	.datac(\Tk0|Add5~0_combout ),
	.datad(\Tk0|MinTk~2_combout ),
	.cin(gnd),
	.combout(\Tk0|Add5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Add5~3 .lut_mask = 16'h3FC0;
defparam \Tk0|Add5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N28
cycloneive_lcell_comb \Tk0|MinTk~12 (
// Equation(s):
// \Tk0|MinTk~12_combout  = (\Tk0|Decoder0~1_combout  & (\Tk0|Add5~3_combout  & (\Tk0|MinTk~7_combout ))) # (!\Tk0|Decoder0~1_combout  & ((\Tk0|MinTk~2_combout ) # ((\Tk0|Add5~3_combout  & \Tk0|MinTk~7_combout ))))

	.dataa(\Tk0|Decoder0~1_combout ),
	.datab(\Tk0|Add5~3_combout ),
	.datac(\Tk0|MinTk~7_combout ),
	.datad(\Tk0|MinTk~2_combout ),
	.cin(gnd),
	.combout(\Tk0|MinTk~12_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|MinTk~12 .lut_mask = 16'hD5C0;
defparam \Tk0|MinTk~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y22_N29
dffeas \Tk0|MinTk[3] (
	.clk(!\Tk0|Clk_10Hz~clkctrl_outclk ),
	.d(\Tk0|MinTk~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|MinTk [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|MinTk[3] .is_wysiwyg = "true";
defparam \Tk0|MinTk[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y22_N6
cycloneive_lcell_comb \Tk0|Add3~0 (
// Equation(s):
// \Tk0|Add3~0_combout  = (\Tk0|MinTk [2] & (\Tk0|MinTk [1] & (\Tk0|MinTk [0] & \Tk0|MinTk [3])))

	.dataa(\Tk0|MinTk [2]),
	.datab(\Tk0|MinTk [1]),
	.datac(\Tk0|MinTk [0]),
	.datad(\Tk0|MinTk [3]),
	.cin(gnd),
	.combout(\Tk0|Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Add3~0 .lut_mask = 16'h8000;
defparam \Tk0|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y22_N16
cycloneive_lcell_comb \Tk0|Add3~1 (
// Equation(s):
// \Tk0|Add3~1_combout  = \Tk0|MinTk [5] $ (((\Tk0|MinTk [4] & \Tk0|Add3~0_combout )))

	.dataa(gnd),
	.datab(\Tk0|MinTk [5]),
	.datac(\Tk0|MinTk [4]),
	.datad(\Tk0|Add3~0_combout ),
	.cin(gnd),
	.combout(\Tk0|Add3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Add3~1 .lut_mask = 16'h3CCC;
defparam \Tk0|Add3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N4
cycloneive_lcell_comb \Tk0|MinTk~0 (
// Equation(s):
// \Tk0|MinTk~0_combout  = (\Tk0|HrTk~5_combout  & (((!\Tk0|Equal3~1_combout  & \Tk0|Add3~1_combout )))) # (!\Tk0|HrTk~5_combout  & (\Tk0|MinTk [5]))

	.dataa(\Tk0|MinTk [5]),
	.datab(\Tk0|Equal3~1_combout ),
	.datac(\Tk0|Add3~1_combout ),
	.datad(\Tk0|HrTk~5_combout ),
	.cin(gnd),
	.combout(\Tk0|MinTk~0_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|MinTk~0 .lut_mask = 16'h30AA;
defparam \Tk0|MinTk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N24
cycloneive_lcell_comb \Tk0|MinTk~6 (
// Equation(s):
// \Tk0|MinTk~6_combout  = (\Tk0|Decoder0~1_combout  & (\Tk0|MinTk~5_combout  & ((\Tk0|Add5~2_combout )))) # (!\Tk0|Decoder0~1_combout  & (((\Tk0|MinTk~0_combout ))))

	.dataa(\Tk0|MinTk~5_combout ),
	.datab(\Tk0|Decoder0~1_combout ),
	.datac(\Tk0|MinTk~0_combout ),
	.datad(\Tk0|Add5~2_combout ),
	.cin(gnd),
	.combout(\Tk0|MinTk~6_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|MinTk~6 .lut_mask = 16'hB830;
defparam \Tk0|MinTk~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y22_N25
dffeas \Tk0|MinTk[5] (
	.clk(!\Tk0|Clk_10Hz~clkctrl_outclk ),
	.d(\Tk0|MinTk~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|MinTk [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|MinTk[5] .is_wysiwyg = "true";
defparam \Tk0|MinTk[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y22_N30
cycloneive_lcell_comb \Tk0|Equal3~0 (
// Equation(s):
// \Tk0|Equal3~0_combout  = (!\Tk0|MinTk [2] & (\Tk0|MinTk [1] & (\Tk0|MinTk [0] & \Tk0|MinTk [5])))

	.dataa(\Tk0|MinTk [2]),
	.datab(\Tk0|MinTk [1]),
	.datac(\Tk0|MinTk [0]),
	.datad(\Tk0|MinTk [5]),
	.cin(gnd),
	.combout(\Tk0|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Equal3~0 .lut_mask = 16'h4000;
defparam \Tk0|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y22_N24
cycloneive_lcell_comb \Tk0|Equal3~1 (
// Equation(s):
// \Tk0|Equal3~1_combout  = (\Tk0|MinTk [3] & (\Tk0|Equal3~0_combout  & (\Tk0|MinTk [4] $ (\Tk0|Add3~0_combout ))))

	.dataa(\Tk0|MinTk [3]),
	.datab(\Tk0|MinTk [4]),
	.datac(\Tk0|Equal3~0_combout ),
	.datad(\Tk0|Add3~0_combout ),
	.cin(gnd),
	.combout(\Tk0|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Equal3~1 .lut_mask = 16'h2080;
defparam \Tk0|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N8
cycloneive_lcell_comb \Tk0|MinTk~1 (
// Equation(s):
// \Tk0|MinTk~1_combout  = (\Tk0|HrTk~5_combout  & (((\Tk0|Add3~2_combout  & !\Tk0|Equal3~1_combout )))) # (!\Tk0|HrTk~5_combout  & (\Tk0|MinTk [2]))

	.dataa(\Tk0|MinTk [2]),
	.datab(\Tk0|Add3~2_combout ),
	.datac(\Tk0|HrTk~5_combout ),
	.datad(\Tk0|Equal3~1_combout ),
	.cin(gnd),
	.combout(\Tk0|MinTk~1_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|MinTk~1 .lut_mask = 16'h0ACA;
defparam \Tk0|MinTk~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N2
cycloneive_lcell_comb \Tk0|Add5~1 (
// Equation(s):
// \Tk0|Add5~1_combout  = (\Tk0|Add5~0_combout  & (\Tk0|MinTk~1_combout  & \Tk0|MinTk~2_combout ))

	.dataa(\Tk0|Add5~0_combout ),
	.datab(gnd),
	.datac(\Tk0|MinTk~1_combout ),
	.datad(\Tk0|MinTk~2_combout ),
	.cin(gnd),
	.combout(\Tk0|Add5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Add5~1 .lut_mask = 16'hA000;
defparam \Tk0|Add5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N14
cycloneive_lcell_comb \Tk0|MinTk~13 (
// Equation(s):
// \Tk0|MinTk~13_combout  = (\Tk0|MinTk~3_combout  & (((\Tk0|MinTk~7_combout  & !\Tk0|Add5~1_combout )) # (!\Tk0|Decoder0~1_combout ))) # (!\Tk0|MinTk~3_combout  & (((\Tk0|MinTk~7_combout  & \Tk0|Add5~1_combout ))))

	.dataa(\Tk0|Decoder0~1_combout ),
	.datab(\Tk0|MinTk~3_combout ),
	.datac(\Tk0|MinTk~7_combout ),
	.datad(\Tk0|Add5~1_combout ),
	.cin(gnd),
	.combout(\Tk0|MinTk~13_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|MinTk~13 .lut_mask = 16'h74C4;
defparam \Tk0|MinTk~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y22_N15
dffeas \Tk0|MinTk[4] (
	.clk(!\Tk0|Clk_10Hz~clkctrl_outclk ),
	.d(\Tk0|MinTk~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|MinTk [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|MinTk[4] .is_wysiwyg = "true";
defparam \Tk0|MinTk[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N16
cycloneive_lcell_comb \Tk0|MinTk~3 (
// Equation(s):
// \Tk0|MinTk~3_combout  = (\Tk0|HrTk~5_combout  & (!\Tk0|Equal3~1_combout  & (\Tk0|MinTk [4] $ (\Tk0|Add3~0_combout )))) # (!\Tk0|HrTk~5_combout  & (\Tk0|MinTk [4]))

	.dataa(\Tk0|MinTk [4]),
	.datab(\Tk0|Add3~0_combout ),
	.datac(\Tk0|HrTk~5_combout ),
	.datad(\Tk0|Equal3~1_combout ),
	.cin(gnd),
	.combout(\Tk0|MinTk~3_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|MinTk~3 .lut_mask = 16'h0A6A;
defparam \Tk0|MinTk~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N10
cycloneive_lcell_comb \Tk0|Add5~2 (
// Equation(s):
// \Tk0|Add5~2_combout  = \Tk0|MinTk~0_combout  $ (((\Tk0|MinTk~3_combout  & \Tk0|Add5~1_combout )))

	.dataa(gnd),
	.datab(\Tk0|MinTk~3_combout ),
	.datac(\Tk0|MinTk~0_combout ),
	.datad(\Tk0|Add5~1_combout ),
	.cin(gnd),
	.combout(\Tk0|Add5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Add5~2 .lut_mask = 16'h3CF0;
defparam \Tk0|Add5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N12
cycloneive_lcell_comb \Tk0|MinTk~7 (
// Equation(s):
// \Tk0|MinTk~7_combout  = (\Tk0|Decoder0~1_combout  & ((\Tk0|MinTk~5_combout ) # (!\Tk0|Add5~2_combout )))

	.dataa(gnd),
	.datab(\Tk0|Decoder0~1_combout ),
	.datac(\Tk0|MinTk~5_combout ),
	.datad(\Tk0|Add5~2_combout ),
	.cin(gnd),
	.combout(\Tk0|MinTk~7_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|MinTk~7 .lut_mask = 16'hC0CC;
defparam \Tk0|MinTk~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N22
cycloneive_lcell_comb \Tk0|MinTk~10 (
// Equation(s):
// \Tk0|MinTk~10_combout  = (\Tk0|MinTk~8_combout  & (((\Tk0|MinTk~7_combout  & \Tk0|MinTk~9_combout )) # (!\Tk0|Decoder0~1_combout ))) # (!\Tk0|MinTk~8_combout  & (((\Tk0|MinTk~7_combout  & !\Tk0|MinTk~9_combout ))))

	.dataa(\Tk0|MinTk~8_combout ),
	.datab(\Tk0|Decoder0~1_combout ),
	.datac(\Tk0|MinTk~7_combout ),
	.datad(\Tk0|MinTk~9_combout ),
	.cin(gnd),
	.combout(\Tk0|MinTk~10_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|MinTk~10 .lut_mask = 16'hA272;
defparam \Tk0|MinTk~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y22_N23
dffeas \Tk0|MinTk[1] (
	.clk(!\Tk0|Clk_10Hz~clkctrl_outclk ),
	.d(\Tk0|MinTk~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|MinTk [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|MinTk[1] .is_wysiwyg = "true";
defparam \Tk0|MinTk[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N20
cycloneive_lcell_comb \Tk0|MinTk~4 (
// Equation(s):
// \Tk0|MinTk~4_combout  = ((\Tk0|Add5~0_combout  $ (!\Tk0|MinTk~1_combout )) # (!\Tk0|MinTk~3_combout )) # (!\Tk0|MinTk~2_combout )

	.dataa(\Tk0|Add5~0_combout ),
	.datab(\Tk0|MinTk~2_combout ),
	.datac(\Tk0|MinTk~1_combout ),
	.datad(\Tk0|MinTk~3_combout ),
	.cin(gnd),
	.combout(\Tk0|MinTk~4_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|MinTk~4 .lut_mask = 16'hB7FF;
defparam \Tk0|MinTk~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N30
cycloneive_lcell_comb \Tk0|MinTk~5 (
// Equation(s):
// \Tk0|MinTk~5_combout  = ((\Tk0|MinTk~4_combout ) # (\Tk0|HrTk~5_combout  $ (!\Tk0|MinTk [0]))) # (!\Tk0|MinTk [1])

	.dataa(\Tk0|HrTk~5_combout ),
	.datab(\Tk0|MinTk [0]),
	.datac(\Tk0|MinTk [1]),
	.datad(\Tk0|MinTk~4_combout ),
	.cin(gnd),
	.combout(\Tk0|MinTk~5_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|MinTk~5 .lut_mask = 16'hFF9F;
defparam \Tk0|MinTk~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y22_N28
cycloneive_lcell_comb \Tk0|MinTk~14 (
// Equation(s):
// \Tk0|MinTk~14_combout  = (\Tk0|MinTk~9_combout  & (\Tk0|Decoder0~1_combout  & ((\Tk0|MinTk~5_combout ) # (!\Tk0|Add5~2_combout )))) # (!\Tk0|MinTk~9_combout  & (((!\Tk0|Decoder0~1_combout ))))

	.dataa(\Tk0|MinTk~9_combout ),
	.datab(\Tk0|MinTk~5_combout ),
	.datac(\Tk0|Decoder0~1_combout ),
	.datad(\Tk0|Add5~2_combout ),
	.cin(gnd),
	.combout(\Tk0|MinTk~14_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|MinTk~14 .lut_mask = 16'h85A5;
defparam \Tk0|MinTk~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y22_N29
dffeas \Tk0|MinTk[0] (
	.clk(!\Tk0|Clk_10Hz~clkctrl_outclk ),
	.d(\Tk0|MinTk~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|MinTk [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|MinTk[0] .is_wysiwyg = "true";
defparam \Tk0|MinTk[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y22_N2
cycloneive_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = (!State[0] & (!State[1] & \Tk0|MinTk [0]))

	.dataa(State[0]),
	.datab(State[1]),
	.datac(gnd),
	.datad(\Tk0|MinTk [0]),
	.cin(gnd),
	.combout(\Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~0 .lut_mask = 16'h1100;
defparam \Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y22_N26
cycloneive_lcell_comb \MinBuffer[0] (
// Equation(s):
// MinBuffer[0] = (GLOBAL(\Mux1~2clkctrl_outclk ) & ((\Mux8~0_combout ))) # (!GLOBAL(\Mux1~2clkctrl_outclk ) & (MinBuffer[0]))

	.dataa(MinBuffer[0]),
	.datab(gnd),
	.datac(\Mux8~0_combout ),
	.datad(\Mux1~2clkctrl_outclk ),
	.cin(gnd),
	.combout(MinBuffer[0]),
	.cout());
// synopsys translate_off
defparam \MinBuffer[0] .lut_mask = 16'hF0AA;
defparam \MinBuffer[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y22_N22
cycloneive_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = (!State[0] & (!State[1] & \Tk0|MinTk [4]))

	.dataa(gnd),
	.datab(State[0]),
	.datac(State[1]),
	.datad(\Tk0|MinTk [4]),
	.cin(gnd),
	.combout(\Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~0 .lut_mask = 16'h0300;
defparam \Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y22_N0
cycloneive_lcell_comb \MinBuffer[4] (
// Equation(s):
// MinBuffer[4] = (GLOBAL(\Mux1~2clkctrl_outclk ) & ((\Mux12~0_combout ))) # (!GLOBAL(\Mux1~2clkctrl_outclk ) & (MinBuffer[4]))

	.dataa(gnd),
	.datab(MinBuffer[4]),
	.datac(\Mux12~0_combout ),
	.datad(\Mux1~2clkctrl_outclk ),
	.cin(gnd),
	.combout(MinBuffer[4]),
	.cout());
// synopsys translate_off
defparam \MinBuffer[4] .lut_mask = 16'hF0CC;
defparam \MinBuffer[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y22_N12
cycloneive_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = (!State[0] & (!State[1] & \Tk0|MinTk [1]))

	.dataa(gnd),
	.datab(State[0]),
	.datac(State[1]),
	.datad(\Tk0|MinTk [1]),
	.cin(gnd),
	.combout(\Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~0 .lut_mask = 16'h0300;
defparam \Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y22_N20
cycloneive_lcell_comb \MinBuffer[1] (
// Equation(s):
// MinBuffer[1] = (GLOBAL(\Mux1~2clkctrl_outclk ) & (\Mux9~0_combout )) # (!GLOBAL(\Mux1~2clkctrl_outclk ) & ((MinBuffer[1])))

	.dataa(\Mux9~0_combout ),
	.datab(MinBuffer[1]),
	.datac(gnd),
	.datad(\Mux1~2clkctrl_outclk ),
	.cin(gnd),
	.combout(MinBuffer[1]),
	.cout());
// synopsys translate_off
defparam \MinBuffer[1] .lut_mask = 16'hAACC;
defparam \MinBuffer[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y22_N16
cycloneive_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = (!State[0] & (!State[1] & \Tk0|MinTk [3]))

	.dataa(gnd),
	.datab(State[0]),
	.datac(State[1]),
	.datad(\Tk0|MinTk [3]),
	.cin(gnd),
	.combout(\Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~0 .lut_mask = 16'h0300;
defparam \Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y22_N22
cycloneive_lcell_comb \MinBuffer[3] (
// Equation(s):
// MinBuffer[3] = (GLOBAL(\Mux1~2clkctrl_outclk ) & ((\Mux11~0_combout ))) # (!GLOBAL(\Mux1~2clkctrl_outclk ) & (MinBuffer[3]))

	.dataa(MinBuffer[3]),
	.datab(gnd),
	.datac(\Mux11~0_combout ),
	.datad(\Mux1~2clkctrl_outclk ),
	.cin(gnd),
	.combout(MinBuffer[3]),
	.cout());
// synopsys translate_off
defparam \MinBuffer[3] .lut_mask = 16'hF0AA;
defparam \MinBuffer[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y22_N14
cycloneive_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = (!State[0] & (!State[1] & \Tk0|MinTk [5]))

	.dataa(gnd),
	.datab(State[0]),
	.datac(State[1]),
	.datad(\Tk0|MinTk [5]),
	.cin(gnd),
	.combout(\Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~0 .lut_mask = 16'h0300;
defparam \Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y22_N6
cycloneive_lcell_comb \MinBuffer[5] (
// Equation(s):
// MinBuffer[5] = (GLOBAL(\Mux1~2clkctrl_outclk ) & ((\Mux13~0_combout ))) # (!GLOBAL(\Mux1~2clkctrl_outclk ) & (MinBuffer[5]))

	.dataa(MinBuffer[5]),
	.datab(gnd),
	.datac(\Mux13~0_combout ),
	.datad(\Mux1~2clkctrl_outclk ),
	.cin(gnd),
	.combout(MinBuffer[5]),
	.cout());
// synopsys translate_off
defparam \MinBuffer[5] .lut_mask = 16'hF0AA;
defparam \MinBuffer[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y22_N18
cycloneive_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = (!State[0] & (!State[1] & \Tk0|MinTk [2]))

	.dataa(State[0]),
	.datab(gnd),
	.datac(State[1]),
	.datad(\Tk0|MinTk [2]),
	.cin(gnd),
	.combout(\Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~0 .lut_mask = 16'h0500;
defparam \Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y22_N10
cycloneive_lcell_comb \MinBuffer[2] (
// Equation(s):
// MinBuffer[2] = (GLOBAL(\Mux1~2clkctrl_outclk ) & ((\Mux10~0_combout ))) # (!GLOBAL(\Mux1~2clkctrl_outclk ) & (MinBuffer[2]))

	.dataa(MinBuffer[2]),
	.datab(\Mux10~0_combout ),
	.datac(gnd),
	.datad(\Mux1~2clkctrl_outclk ),
	.cin(gnd),
	.combout(MinBuffer[2]),
	.cout());
// synopsys translate_off
defparam \MinBuffer[2] .lut_mask = 16'hCCAA;
defparam \MinBuffer[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y22_N4
cycloneive_lcell_comb \D1|WideOr28~0 (
// Equation(s):
// \D1|WideOr28~0_combout  = (MinBuffer[1] & ((MinBuffer[3] & (!MinBuffer[5] & MinBuffer[2])) # (!MinBuffer[3] & (MinBuffer[5] & !MinBuffer[2])))) # (!MinBuffer[1] & (MinBuffer[2] & (MinBuffer[3] $ (!MinBuffer[5]))))

	.dataa(MinBuffer[1]),
	.datab(MinBuffer[3]),
	.datac(MinBuffer[5]),
	.datad(MinBuffer[2]),
	.cin(gnd),
	.combout(\D1|WideOr28~0_combout ),
	.cout());
// synopsys translate_off
defparam \D1|WideOr28~0 .lut_mask = 16'h4920;
defparam \D1|WideOr28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y22_N30
cycloneive_lcell_comb \D1|WideOr28~1 (
// Equation(s):
// \D1|WideOr28~1_combout  = (MinBuffer[2]) # ((MinBuffer[3] & (MinBuffer[5] $ (!MinBuffer[1]))) # (!MinBuffer[3] & ((MinBuffer[5]) # (MinBuffer[1]))))

	.dataa(MinBuffer[3]),
	.datab(MinBuffer[5]),
	.datac(MinBuffer[1]),
	.datad(MinBuffer[2]),
	.cin(gnd),
	.combout(\D1|WideOr28~1_combout ),
	.cout());
// synopsys translate_off
defparam \D1|WideOr28~1 .lut_mask = 16'hFFD6;
defparam \D1|WideOr28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y22_N28
cycloneive_lcell_comb \D1|WideOr30~0 (
// Equation(s):
// \D1|WideOr30~0_combout  = (MinBuffer[0] & ((MinBuffer[4] & (\D1|WideOr28~0_combout )) # (!MinBuffer[4] & ((!\D1|WideOr28~1_combout )))))

	.dataa(MinBuffer[0]),
	.datab(MinBuffer[4]),
	.datac(\D1|WideOr28~0_combout ),
	.datad(\D1|WideOr28~1_combout ),
	.cin(gnd),
	.combout(\D1|WideOr30~0_combout ),
	.cout());
// synopsys translate_off
defparam \D1|WideOr30~0 .lut_mask = 16'h80A2;
defparam \D1|WideOr30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y22_N20
cycloneive_lcell_comb \D1|WideOr43~0 (
// Equation(s):
// \D1|WideOr43~0_combout  = (MinBuffer[2] & ((MinBuffer[3] & (MinBuffer[1] & MinBuffer[5])) # (!MinBuffer[3] & (MinBuffer[1] $ (MinBuffer[5])))))

	.dataa(MinBuffer[3]),
	.datab(MinBuffer[1]),
	.datac(MinBuffer[5]),
	.datad(MinBuffer[2]),
	.cin(gnd),
	.combout(\D1|WideOr43~0_combout ),
	.cout());
// synopsys translate_off
defparam \D1|WideOr43~0 .lut_mask = 16'h9400;
defparam \D1|WideOr43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y22_N6
cycloneive_lcell_comb \D1|WideOr43~1 (
// Equation(s):
// \D1|WideOr43~1_combout  = (MinBuffer[0] & ((MinBuffer[4] & (!\D1|WideOr28~1_combout )) # (!MinBuffer[4] & ((\D1|WideOr43~0_combout )))))

	.dataa(MinBuffer[4]),
	.datab(MinBuffer[0]),
	.datac(\D1|WideOr28~1_combout ),
	.datad(\D1|WideOr43~0_combout ),
	.cin(gnd),
	.combout(\D1|WideOr43~1_combout ),
	.cout());
// synopsys translate_off
defparam \D1|WideOr43~1 .lut_mask = 16'h4C08;
defparam \D1|WideOr43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y22_N2
cycloneive_lcell_comb \D1|WideOr3~0 (
// Equation(s):
// \D1|WideOr3~0_combout  = (!MinBuffer[0] & ((MinBuffer[4] & (\D1|WideOr28~0_combout )) # (!MinBuffer[4] & ((!\D1|WideOr28~1_combout )))))

	.dataa(MinBuffer[0]),
	.datab(MinBuffer[4]),
	.datac(\D1|WideOr28~0_combout ),
	.datad(\D1|WideOr28~1_combout ),
	.cin(gnd),
	.combout(\D1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \D1|WideOr3~0 .lut_mask = 16'h4051;
defparam \D1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y22_N8
cycloneive_lcell_comb \D1|WideOr3~1 (
// Equation(s):
// \D1|WideOr3~1_combout  = (\D1|WideOr30~0_combout ) # ((\D1|WideOr43~1_combout ) # (\D1|WideOr3~0_combout ))

	.dataa(gnd),
	.datab(\D1|WideOr30~0_combout ),
	.datac(\D1|WideOr43~1_combout ),
	.datad(\D1|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\D1|WideOr3~1_combout ),
	.cout());
// synopsys translate_off
defparam \D1|WideOr3~1 .lut_mask = 16'hFFFC;
defparam \D1|WideOr3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y22_N9
dffeas \D1|SSD_Digit0[0] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\D1|WideOr3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|SSD_Digit0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|SSD_Digit0[0] .is_wysiwyg = "true";
defparam \D1|SSD_Digit0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y22_N18
cycloneive_lcell_comb \D1|Decoder0~0 (
// Equation(s):
// \D1|Decoder0~0_combout  = (MinBuffer[0] & (MinBuffer[3] & (!MinBuffer[5] & !MinBuffer[1])))

	.dataa(MinBuffer[0]),
	.datab(MinBuffer[3]),
	.datac(MinBuffer[5]),
	.datad(MinBuffer[1]),
	.cin(gnd),
	.combout(\D1|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \D1|Decoder0~0 .lut_mask = 16'h0008;
defparam \D1|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y22_N2
cycloneive_lcell_comb \D1|WideOr2~7 (
// Equation(s):
// \D1|WideOr2~7_combout  = (MinBuffer[0] & ((MinBuffer[3] & (MinBuffer[5] & MinBuffer[1])) # (!MinBuffer[3] & (MinBuffer[5] $ (MinBuffer[1])))))

	.dataa(MinBuffer[0]),
	.datab(MinBuffer[3]),
	.datac(MinBuffer[5]),
	.datad(MinBuffer[1]),
	.cin(gnd),
	.combout(\D1|WideOr2~7_combout ),
	.cout());
// synopsys translate_off
defparam \D1|WideOr2~7 .lut_mask = 16'h8220;
defparam \D1|WideOr2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y22_N0
cycloneive_lcell_comb \D1|WideOr2~5 (
// Equation(s):
// \D1|WideOr2~5_combout  = (MinBuffer[2] & ((MinBuffer[4] & ((\D1|WideOr2~7_combout ))) # (!MinBuffer[4] & (\D1|Decoder0~0_combout )))) # (!MinBuffer[2] & (((!MinBuffer[4] & \D1|WideOr2~7_combout ))))

	.dataa(MinBuffer[2]),
	.datab(\D1|Decoder0~0_combout ),
	.datac(MinBuffer[4]),
	.datad(\D1|WideOr2~7_combout ),
	.cin(gnd),
	.combout(\D1|WideOr2~5_combout ),
	.cout());
// synopsys translate_off
defparam \D1|WideOr2~5 .lut_mask = 16'hAD08;
defparam \D1|WideOr2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y22_N8
cycloneive_lcell_comb \D1|WideOr32~0 (
// Equation(s):
// \D1|WideOr32~0_combout  = (MinBuffer[1] & (!MinBuffer[2] & (MinBuffer[5] $ (!MinBuffer[3])))) # (!MinBuffer[1] & ((MinBuffer[5] & (!MinBuffer[3] & !MinBuffer[2])) # (!MinBuffer[5] & (MinBuffer[3] & MinBuffer[2]))))

	.dataa(MinBuffer[1]),
	.datab(MinBuffer[5]),
	.datac(MinBuffer[3]),
	.datad(MinBuffer[2]),
	.cin(gnd),
	.combout(\D1|WideOr32~0_combout ),
	.cout());
// synopsys translate_off
defparam \D1|WideOr32~0 .lut_mask = 16'h1086;
defparam \D1|WideOr32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y22_N10
cycloneive_lcell_comb \D1|WideOr32~1 (
// Equation(s):
// \D1|WideOr32~1_combout  = (!MinBuffer[0] & ((MinBuffer[4] & ((\D1|WideOr43~0_combout ))) # (!MinBuffer[4] & (\D1|WideOr32~0_combout ))))

	.dataa(MinBuffer[4]),
	.datab(MinBuffer[0]),
	.datac(\D1|WideOr32~0_combout ),
	.datad(\D1|WideOr43~0_combout ),
	.cin(gnd),
	.combout(\D1|WideOr32~1_combout ),
	.cout());
// synopsys translate_off
defparam \D1|WideOr32~1 .lut_mask = 16'h3210;
defparam \D1|WideOr32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y22_N4
cycloneive_lcell_comb \D1|WideOr2~6 (
// Equation(s):
// \D1|WideOr2~6_combout  = (\D1|WideOr43~1_combout ) # ((\D1|WideOr2~5_combout ) # ((\D1|WideOr32~1_combout ) # (\D1|WideOr30~0_combout )))

	.dataa(\D1|WideOr43~1_combout ),
	.datab(\D1|WideOr2~5_combout ),
	.datac(\D1|WideOr32~1_combout ),
	.datad(\D1|WideOr30~0_combout ),
	.cin(gnd),
	.combout(\D1|WideOr2~6_combout ),
	.cout());
// synopsys translate_off
defparam \D1|WideOr2~6 .lut_mask = 16'hFFFE;
defparam \D1|WideOr2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y22_N5
dffeas \D1|SSD_Digit0[1] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\D1|WideOr2~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|SSD_Digit0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|SSD_Digit0[1] .is_wysiwyg = "true";
defparam \D1|SSD_Digit0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y22_N6
cycloneive_lcell_comb \D1|WideOr1~4 (
// Equation(s):
// \D1|WideOr1~4_combout  = (MinBuffer[5] & ((MinBuffer[3]) # ((!MinBuffer[2]) # (!MinBuffer[1])))) # (!MinBuffer[5] & (((MinBuffer[1]) # (MinBuffer[2])) # (!MinBuffer[3])))

	.dataa(MinBuffer[5]),
	.datab(MinBuffer[3]),
	.datac(MinBuffer[1]),
	.datad(MinBuffer[2]),
	.cin(gnd),
	.combout(\D1|WideOr1~4_combout ),
	.cout());
// synopsys translate_off
defparam \D1|WideOr1~4 .lut_mask = 16'hDFFB;
defparam \D1|WideOr1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y22_N12
cycloneive_lcell_comb \D1|WideOr1~3 (
// Equation(s):
// \D1|WideOr1~3_combout  = (MinBuffer[5] & ((MinBuffer[3] & ((MinBuffer[1]) # (!MinBuffer[2]))) # (!MinBuffer[3] & ((MinBuffer[2]) # (!MinBuffer[1]))))) # (!MinBuffer[5] & ((MinBuffer[3] $ (MinBuffer[1])) # (!MinBuffer[2])))

	.dataa(MinBuffer[5]),
	.datab(MinBuffer[3]),
	.datac(MinBuffer[1]),
	.datad(MinBuffer[2]),
	.cin(gnd),
	.combout(\D1|WideOr1~3_combout ),
	.cout());
// synopsys translate_off
defparam \D1|WideOr1~3 .lut_mask = 16'hB6DF;
defparam \D1|WideOr1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y22_N10
cycloneive_lcell_comb \D1|WideOr1~7 (
// Equation(s):
// \D1|WideOr1~7_combout  = (MinBuffer[0]) # ((MinBuffer[4] & (!\D1|WideOr1~4_combout )) # (!MinBuffer[4] & ((!\D1|WideOr1~3_combout ))))

	.dataa(\D1|WideOr1~4_combout ),
	.datab(MinBuffer[4]),
	.datac(MinBuffer[0]),
	.datad(\D1|WideOr1~3_combout ),
	.cin(gnd),
	.combout(\D1|WideOr1~7_combout ),
	.cout());
// synopsys translate_off
defparam \D1|WideOr1~7 .lut_mask = 16'hF4F7;
defparam \D1|WideOr1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y22_N11
dffeas \D1|SSD_Digit0[2] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\D1|WideOr1~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|SSD_Digit0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|SSD_Digit0[2] .is_wysiwyg = "true";
defparam \D1|SSD_Digit0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y22_N18
cycloneive_lcell_comb \D1|WideOr37~0 (
// Equation(s):
// \D1|WideOr37~0_combout  = (MinBuffer[1] & (!MinBuffer[3] & (MinBuffer[5] & MinBuffer[2]))) # (!MinBuffer[1] & (MinBuffer[3] & (!MinBuffer[5] & !MinBuffer[2])))

	.dataa(MinBuffer[1]),
	.datab(MinBuffer[3]),
	.datac(MinBuffer[5]),
	.datad(MinBuffer[2]),
	.cin(gnd),
	.combout(\D1|WideOr37~0_combout ),
	.cout());
// synopsys translate_off
defparam \D1|WideOr37~0 .lut_mask = 16'h2004;
defparam \D1|WideOr37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y22_N16
cycloneive_lcell_comb \D1|SevenBuff0~6 (
// Equation(s):
// \D1|SevenBuff0~6_combout  = (!MinBuffer[0] & ((MinBuffer[4] & ((\D1|WideOr37~0_combout ))) # (!MinBuffer[4] & (\D1|WideOr28~0_combout ))))

	.dataa(MinBuffer[0]),
	.datab(MinBuffer[4]),
	.datac(\D1|WideOr28~0_combout ),
	.datad(\D1|WideOr37~0_combout ),
	.cin(gnd),
	.combout(\D1|SevenBuff0~6_combout ),
	.cout());
// synopsys translate_off
defparam \D1|SevenBuff0~6 .lut_mask = 16'h5410;
defparam \D1|SevenBuff0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y22_N24
cycloneive_lcell_comb \D1|WideOr0~0 (
// Equation(s):
// \D1|WideOr0~0_combout  = (\D1|WideOr30~0_combout ) # ((\D1|WideOr43~1_combout ) # (\D1|SevenBuff0~6_combout ))

	.dataa(gnd),
	.datab(\D1|WideOr30~0_combout ),
	.datac(\D1|WideOr43~1_combout ),
	.datad(\D1|SevenBuff0~6_combout ),
	.cin(gnd),
	.combout(\D1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \D1|WideOr0~0 .lut_mask = 16'hFFFC;
defparam \D1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y22_N25
dffeas \D1|SSD_Digit0[3] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\D1|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|SSD_Digit0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|SSD_Digit0[3] .is_wysiwyg = "true";
defparam \D1|SSD_Digit0[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y22_N11
dffeas \D1|SSD_Digit0[4] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\D1|WideOr32~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|SSD_Digit0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|SSD_Digit0[4] .is_wysiwyg = "true";
defparam \D1|SSD_Digit0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y22_N22
cycloneive_lcell_comb \D1|Decoder0~1 (
// Equation(s):
// \D1|Decoder0~1_combout  = (MinBuffer[0] & (!MinBuffer[3] & (MinBuffer[1] & MinBuffer[5])))

	.dataa(MinBuffer[0]),
	.datab(MinBuffer[3]),
	.datac(MinBuffer[1]),
	.datad(MinBuffer[5]),
	.cin(gnd),
	.combout(\D1|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \D1|Decoder0~1 .lut_mask = 16'h2000;
defparam \D1|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y22_N26
cycloneive_lcell_comb \D1|SevenBuff0~9 (
// Equation(s):
// \D1|SevenBuff0~9_combout  = (MinBuffer[0] & (!MinBuffer[2] & (\D1|Decoder0~1_combout ))) # (!MinBuffer[0] & ((\D1|WideOr43~0_combout ) # ((!MinBuffer[2] & \D1|Decoder0~1_combout ))))

	.dataa(MinBuffer[0]),
	.datab(MinBuffer[2]),
	.datac(\D1|Decoder0~1_combout ),
	.datad(\D1|WideOr43~0_combout ),
	.cin(gnd),
	.combout(\D1|SevenBuff0~9_combout ),
	.cout());
// synopsys translate_off
defparam \D1|SevenBuff0~9 .lut_mask = 16'h7530;
defparam \D1|SevenBuff0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y22_N8
cycloneive_lcell_comb \D1|SevenBuff0~3 (
// Equation(s):
// \D1|SevenBuff0~3_combout  = (MinBuffer[5] & (!MinBuffer[1] & MinBuffer[3])) # (!MinBuffer[5] & (MinBuffer[1] $ (!MinBuffer[3])))

	.dataa(MinBuffer[5]),
	.datab(MinBuffer[1]),
	.datac(gnd),
	.datad(MinBuffer[3]),
	.cin(gnd),
	.combout(\D1|SevenBuff0~3_combout ),
	.cout());
// synopsys translate_off
defparam \D1|SevenBuff0~3 .lut_mask = 16'h6611;
defparam \D1|SevenBuff0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y22_N16
cycloneive_lcell_comb \D1|SevenBuff0~12 (
// Equation(s):
// \D1|SevenBuff0~12_combout  = (MinBuffer[2] & (MinBuffer[0] & \D1|SevenBuff0~3_combout ))

	.dataa(MinBuffer[2]),
	.datab(gnd),
	.datac(MinBuffer[0]),
	.datad(\D1|SevenBuff0~3_combout ),
	.cin(gnd),
	.combout(\D1|SevenBuff0~12_combout ),
	.cout());
// synopsys translate_off
defparam \D1|SevenBuff0~12 .lut_mask = 16'hA000;
defparam \D1|SevenBuff0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y22_N14
cycloneive_lcell_comb \D1|SevenBuff0~7 (
// Equation(s):
// \D1|SevenBuff0~7_combout  = (MinBuffer[2] & (!MinBuffer[0] & (!\D1|WideOr28~1_combout ))) # (!MinBuffer[2] & ((\D1|Decoder0~0_combout ) # ((!MinBuffer[0] & !\D1|WideOr28~1_combout ))))

	.dataa(MinBuffer[2]),
	.datab(MinBuffer[0]),
	.datac(\D1|WideOr28~1_combout ),
	.datad(\D1|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\D1|SevenBuff0~7_combout ),
	.cout());
// synopsys translate_off
defparam \D1|SevenBuff0~7 .lut_mask = 16'h5703;
defparam \D1|SevenBuff0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y22_N20
cycloneive_lcell_comb \D1|SevenBuff0~8 (
// Equation(s):
// \D1|SevenBuff0~8_combout  = (MinBuffer[4] & ((\D1|SevenBuff0~7_combout ) # ((MinBuffer[2] & \D1|Decoder0~1_combout ))))

	.dataa(MinBuffer[4]),
	.datab(MinBuffer[2]),
	.datac(\D1|Decoder0~1_combout ),
	.datad(\D1|SevenBuff0~7_combout ),
	.cin(gnd),
	.combout(\D1|SevenBuff0~8_combout ),
	.cout());
// synopsys translate_off
defparam \D1|SevenBuff0~8 .lut_mask = 16'hAA80;
defparam \D1|SevenBuff0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y22_N14
cycloneive_lcell_comb \D1|SevenBuff0~10 (
// Equation(s):
// \D1|SevenBuff0~10_combout  = (\D1|SevenBuff0~8_combout ) # ((!MinBuffer[4] & ((\D1|SevenBuff0~9_combout ) # (\D1|SevenBuff0~12_combout ))))

	.dataa(\D1|SevenBuff0~9_combout ),
	.datab(MinBuffer[4]),
	.datac(\D1|SevenBuff0~12_combout ),
	.datad(\D1|SevenBuff0~8_combout ),
	.cin(gnd),
	.combout(\D1|SevenBuff0~10_combout ),
	.cout());
// synopsys translate_off
defparam \D1|SevenBuff0~10 .lut_mask = 16'hFF32;
defparam \D1|SevenBuff0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y22_N15
dffeas \D1|SSD_Digit0[5] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\D1|SevenBuff0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|SSD_Digit0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|SSD_Digit0[5] .is_wysiwyg = "true";
defparam \D1|SSD_Digit0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y22_N0
cycloneive_lcell_comb \D1|SevenBuff0~11 (
// Equation(s):
// \D1|SevenBuff0~11_combout  = (\D1|WideOr30~0_combout ) # (\D1|SevenBuff0~6_combout )

	.dataa(gnd),
	.datab(\D1|WideOr30~0_combout ),
	.datac(gnd),
	.datad(\D1|SevenBuff0~6_combout ),
	.cin(gnd),
	.combout(\D1|SevenBuff0~11_combout ),
	.cout());
// synopsys translate_off
defparam \D1|SevenBuff0~11 .lut_mask = 16'hFFCC;
defparam \D1|SevenBuff0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y22_N1
dffeas \D1|SSD_Digit0[6] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\D1|SevenBuff0~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|SSD_Digit0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|SSD_Digit0[6] .is_wysiwyg = "true";
defparam \D1|SSD_Digit0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y22_N4
cycloneive_lcell_comb \D1|WideOr11~0 (
// Equation(s):
// \D1|WideOr11~0_combout  = (MinBuffer[4] & (!MinBuffer[2] & ((!MinBuffer[3])))) # (!MinBuffer[4] & (MinBuffer[3] & ((MinBuffer[2]) # (MinBuffer[1]))))

	.dataa(MinBuffer[2]),
	.datab(MinBuffer[1]),
	.datac(MinBuffer[4]),
	.datad(MinBuffer[3]),
	.cin(gnd),
	.combout(\D1|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \D1|WideOr11~0 .lut_mask = 16'h0E50;
defparam \D1|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y22_N28
cycloneive_lcell_comb \D1|WideOr9~0 (
// Equation(s):
// \D1|WideOr9~0_combout  = (MinBuffer[4]) # ((MinBuffer[3] & ((MinBuffer[1]) # (MinBuffer[2]))))

	.dataa(MinBuffer[1]),
	.datab(MinBuffer[3]),
	.datac(MinBuffer[4]),
	.datad(MinBuffer[2]),
	.cin(gnd),
	.combout(\D1|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \D1|WideOr9~0 .lut_mask = 16'hFCF8;
defparam \D1|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y18_N4
cycloneive_lcell_comb \D1|WideOr7 (
// Equation(s):
// \D1|WideOr7~combout  = (\D1|WideOr11~0_combout ) # (!\D1|WideOr9~0_combout )

	.dataa(\D1|WideOr11~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\D1|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\D1|WideOr7~combout ),
	.cout());
// synopsys translate_off
defparam \D1|WideOr7 .lut_mask = 16'hAAFF;
defparam \D1|WideOr7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y18_N5
dffeas \D1|SSD_Digit1[0] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\D1|WideOr7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(MinBuffer[5]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|SSD_Digit1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|SSD_Digit1[0] .is_wysiwyg = "true";
defparam \D1|SSD_Digit1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y18_N2
cycloneive_lcell_comb \D1|WideOr6~17 (
// Equation(s):
// \D1|WideOr6~17_combout  = (MinBuffer[5] & (!MinBuffer[3] & (!MinBuffer[4]))) # (!MinBuffer[5] & (((\D1|WideOr9~0_combout ))))

	.dataa(MinBuffer[3]),
	.datab(MinBuffer[4]),
	.datac(MinBuffer[5]),
	.datad(\D1|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\D1|WideOr6~17_combout ),
	.cout());
// synopsys translate_off
defparam \D1|WideOr6~17 .lut_mask = 16'h1F10;
defparam \D1|WideOr6~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y18_N3
dffeas \D1|SSD_Digit1[1] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\D1|WideOr6~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|SSD_Digit1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|SSD_Digit1[1] .is_wysiwyg = "true";
defparam \D1|SSD_Digit1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y22_N30
cycloneive_lcell_comb \D1|WideOr21~0 (
// Equation(s):
// \D1|WideOr21~0_combout  = (MinBuffer[2] & (MinBuffer[4] & (MinBuffer[5] & MinBuffer[3])))

	.dataa(MinBuffer[2]),
	.datab(MinBuffer[4]),
	.datac(MinBuffer[5]),
	.datad(MinBuffer[3]),
	.cin(gnd),
	.combout(\D1|WideOr21~0_combout ),
	.cout());
// synopsys translate_off
defparam \D1|WideOr21~0 .lut_mask = 16'h8000;
defparam \D1|WideOr21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y22_N26
cycloneive_lcell_comb \D1|WideOr13~0 (
// Equation(s):
// \D1|WideOr13~0_combout  = (MinBuffer[4] & ((MinBuffer[3] & ((!MinBuffer[2]) # (!MinBuffer[1]))) # (!MinBuffer[3] & ((MinBuffer[2])))))

	.dataa(MinBuffer[1]),
	.datab(MinBuffer[3]),
	.datac(MinBuffer[4]),
	.datad(MinBuffer[2]),
	.cin(gnd),
	.combout(\D1|WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \D1|WideOr13~0 .lut_mask = 16'h70C0;
defparam \D1|WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y22_N12
cycloneive_lcell_comb \D1|WideOr5 (
// Equation(s):
// \D1|WideOr5~combout  = (!\D1|WideOr21~0_combout  & ((MinBuffer[5]) # ((!\D1|WideOr13~0_combout  & \D1|WideOr9~0_combout ))))

	.dataa(MinBuffer[5]),
	.datab(\D1|WideOr21~0_combout ),
	.datac(\D1|WideOr13~0_combout ),
	.datad(\D1|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\D1|WideOr5~combout ),
	.cout());
// synopsys translate_off
defparam \D1|WideOr5 .lut_mask = 16'h2322;
defparam \D1|WideOr5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y22_N13
dffeas \D1|SSD_Digit1[2] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\D1|WideOr5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|SSD_Digit1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|SSD_Digit1[2] .is_wysiwyg = "true";
defparam \D1|SSD_Digit1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y22_N24
cycloneive_lcell_comb \D1|WideOr17~0 (
// Equation(s):
// \D1|WideOr17~0_combout  = (MinBuffer[4] & (!MinBuffer[2] & (!MinBuffer[1] & !MinBuffer[3]))) # (!MinBuffer[4] & (((MinBuffer[3]))))

	.dataa(MinBuffer[2]),
	.datab(MinBuffer[4]),
	.datac(MinBuffer[1]),
	.datad(MinBuffer[3]),
	.cin(gnd),
	.combout(\D1|WideOr17~0_combout ),
	.cout());
// synopsys translate_off
defparam \D1|WideOr17~0 .lut_mask = 16'h3304;
defparam \D1|WideOr17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y18_N0
cycloneive_lcell_comb \D1|WideOr4~0 (
// Equation(s):
// \D1|WideOr4~0_combout  = (MinBuffer[5] & (\D1|WideOr17~0_combout )) # (!MinBuffer[5] & ((\D1|WideOr11~0_combout )))

	.dataa(gnd),
	.datab(MinBuffer[5]),
	.datac(\D1|WideOr17~0_combout ),
	.datad(\D1|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\D1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \D1|WideOr4~0 .lut_mask = 16'hF3C0;
defparam \D1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y18_N28
cycloneive_lcell_comb \D1|SSD_Digit1[3]~feeder (
// Equation(s):
// \D1|SSD_Digit1[3]~feeder_combout  = \D1|WideOr4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D1|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\D1|SSD_Digit1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D1|SSD_Digit1[3]~feeder .lut_mask = 16'hFF00;
defparam \D1|SSD_Digit1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y18_N29
dffeas \D1|SSD_Digit1[3] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\D1|SSD_Digit1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|SSD_Digit1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|SSD_Digit1[3] .is_wysiwyg = "true";
defparam \D1|SSD_Digit1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y18_N26
cycloneive_lcell_comb \D1|WideOr13~1 (
// Equation(s):
// \D1|WideOr13~1_combout  = (!MinBuffer[5] & \D1|WideOr13~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(MinBuffer[5]),
	.datad(\D1|WideOr13~0_combout ),
	.cin(gnd),
	.combout(\D1|WideOr13~1_combout ),
	.cout());
// synopsys translate_off
defparam \D1|WideOr13~1 .lut_mask = 16'h0F00;
defparam \D1|WideOr13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y18_N27
dffeas \D1|SSD_Digit1[4] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\D1|WideOr13~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|SSD_Digit1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|SSD_Digit1[4] .is_wysiwyg = "true";
defparam \D1|SSD_Digit1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y22_N24
cycloneive_lcell_comb \D1|SevenBuff1~3 (
// Equation(s):
// \D1|SevenBuff1~3_combout  = (MinBuffer[1]) # (MinBuffer[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(MinBuffer[1]),
	.datad(MinBuffer[2]),
	.cin(gnd),
	.combout(\D1|SevenBuff1~3_combout ),
	.cout());
// synopsys translate_off
defparam \D1|SevenBuff1~3 .lut_mask = 16'hFFF0;
defparam \D1|SevenBuff1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y22_N30
cycloneive_lcell_comb \D1|SevenBuff1~9 (
// Equation(s):
// \D1|SevenBuff1~9_combout  = (MinBuffer[5] & (MinBuffer[4] & ((MinBuffer[3]) # (\D1|SevenBuff1~3_combout ))))

	.dataa(MinBuffer[5]),
	.datab(MinBuffer[3]),
	.datac(MinBuffer[4]),
	.datad(\D1|SevenBuff1~3_combout ),
	.cin(gnd),
	.combout(\D1|SevenBuff1~9_combout ),
	.cout());
// synopsys translate_off
defparam \D1|SevenBuff1~9 .lut_mask = 16'hA080;
defparam \D1|SevenBuff1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y22_N31
dffeas \D1|SSD_Digit1[5] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\D1|SevenBuff1~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|SSD_Digit1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|SSD_Digit1[5] .is_wysiwyg = "true";
defparam \D1|SSD_Digit1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y18_N1
dffeas \D1|SSD_Digit1[6] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\D1|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|SSD_Digit1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|SSD_Digit1[6] .is_wysiwyg = "true";
defparam \D1|SSD_Digit1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y23_N12
cycloneive_lcell_comb \Tk0|Decoder0~2 (
// Equation(s):
// \Tk0|Decoder0~2_combout  = (\Tk0|Edit [0] & (\StateTk~combout  & (\Tk0|Edit [1] & \SD2|Cleaned~q )))

	.dataa(\Tk0|Edit [0]),
	.datab(\StateTk~combout ),
	.datac(\Tk0|Edit [1]),
	.datad(\SD2|Cleaned~q ),
	.cin(gnd),
	.combout(\Tk0|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Decoder0~2 .lut_mask = 16'h8000;
defparam \Tk0|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y22_N12
cycloneive_lcell_comb \Tk0|Add4~2 (
// Equation(s):
// \Tk0|Add4~2_combout  = \Tk0|HrTk [2] $ (((\Tk0|HrTk [0] & \Tk0|HrTk [1])))

	.dataa(gnd),
	.datab(\Tk0|HrTk [2]),
	.datac(\Tk0|HrTk [0]),
	.datad(\Tk0|HrTk [1]),
	.cin(gnd),
	.combout(\Tk0|Add4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Add4~2 .lut_mask = 16'h3CCC;
defparam \Tk0|Add4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y22_N30
cycloneive_lcell_comb \Tk0|HrTk~9 (
// Equation(s):
// \Tk0|HrTk~9_combout  = (\Tk0|HrTk~5_combout  & ((\Tk0|Equal3~1_combout  & (\Tk0|Add4~2_combout )) # (!\Tk0|Equal3~1_combout  & ((\Tk0|HrTk [2]))))) # (!\Tk0|HrTk~5_combout  & (((\Tk0|HrTk [2]))))

	.dataa(\Tk0|Add4~2_combout ),
	.datab(\Tk0|HrTk [2]),
	.datac(\Tk0|HrTk~5_combout ),
	.datad(\Tk0|Equal3~1_combout ),
	.cin(gnd),
	.combout(\Tk0|HrTk~9_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|HrTk~9 .lut_mask = 16'hACCC;
defparam \Tk0|HrTk~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y22_N18
cycloneive_lcell_comb \Tk0|HrTk~8 (
// Equation(s):
// \Tk0|HrTk~8_combout  = \Tk0|HrTk [1] $ (((\Tk0|HrTk [0] & (\Tk0|HrTk~5_combout  & \Tk0|Equal3~1_combout ))))

	.dataa(\Tk0|HrTk [0]),
	.datab(\Tk0|HrTk [1]),
	.datac(\Tk0|HrTk~5_combout ),
	.datad(\Tk0|Equal3~1_combout ),
	.cin(gnd),
	.combout(\Tk0|HrTk~8_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|HrTk~8 .lut_mask = 16'h6CCC;
defparam \Tk0|HrTk~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N22
cycloneive_lcell_comb \Tk0|HrTk~10 (
// Equation(s):
// \Tk0|HrTk~10_combout  = (((\Tk0|HrTk~6_combout ) # (!\Tk0|HrTk~7_combout )) # (!\Tk0|HrTk~8_combout )) # (!\Tk0|HrTk~9_combout )

	.dataa(\Tk0|HrTk~9_combout ),
	.datab(\Tk0|HrTk~8_combout ),
	.datac(\Tk0|HrTk~7_combout ),
	.datad(\Tk0|HrTk~6_combout ),
	.cin(gnd),
	.combout(\Tk0|HrTk~10_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|HrTk~10 .lut_mask = 16'hFF7F;
defparam \Tk0|HrTk~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N16
cycloneive_lcell_comb \Tk0|HrTk~13 (
// Equation(s):
// \Tk0|HrTk~13_combout  = (\Tk0|Decoder0~2_combout  & ((\Tk0|HrTk~10_combout ) # (!\Tk0|Add6~1_combout )))

	.dataa(\Tk0|Decoder0~2_combout ),
	.datab(gnd),
	.datac(\Tk0|HrTk~10_combout ),
	.datad(\Tk0|Add6~1_combout ),
	.cin(gnd),
	.combout(\Tk0|HrTk~13_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|HrTk~13 .lut_mask = 16'hA0AA;
defparam \Tk0|HrTk~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y22_N4
cycloneive_lcell_comb \Tk0|Add6~2 (
// Equation(s):
// \Tk0|Add6~2_combout  = (\Tk0|HrTk [1] & (\Tk0|HrTk [0] $ (((\Tk0|Equal3~1_combout  & \Tk0|HrTk~5_combout )))))

	.dataa(\Tk0|HrTk [0]),
	.datab(\Tk0|Equal3~1_combout ),
	.datac(\Tk0|HrTk~5_combout ),
	.datad(\Tk0|HrTk [1]),
	.cin(gnd),
	.combout(\Tk0|Add6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Add6~2 .lut_mask = 16'h6A00;
defparam \Tk0|Add6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N0
cycloneive_lcell_comb \Tk0|HrTk~15 (
// Equation(s):
// \Tk0|HrTk~15_combout  = (\Tk0|HrTk~9_combout  & (((\Tk0|HrTk~13_combout  & !\Tk0|Add6~2_combout )) # (!\Tk0|Decoder0~2_combout ))) # (!\Tk0|HrTk~9_combout  & (((\Tk0|HrTk~13_combout  & \Tk0|Add6~2_combout ))))

	.dataa(\Tk0|HrTk~9_combout ),
	.datab(\Tk0|Decoder0~2_combout ),
	.datac(\Tk0|HrTk~13_combout ),
	.datad(\Tk0|Add6~2_combout ),
	.cin(gnd),
	.combout(\Tk0|HrTk~15_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|HrTk~15 .lut_mask = 16'h72A2;
defparam \Tk0|HrTk~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y22_N1
dffeas \Tk0|HrTk[2] (
	.clk(!\Tk0|Clk_10Hz~clkctrl_outclk ),
	.d(\Tk0|HrTk~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|HrTk [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|HrTk[2] .is_wysiwyg = "true";
defparam \Tk0|HrTk[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y22_N22
cycloneive_lcell_comb \Tk0|HrTk~17 (
// Equation(s):
// \Tk0|HrTk~17_combout  = (\Tk0|HrTk~4_combout  & (\Tk0|SecTk [0] & (!\Tk0|Equal2~1_combout  & \Tk0|Equal3~1_combout )))

	.dataa(\Tk0|HrTk~4_combout ),
	.datab(\Tk0|SecTk [0]),
	.datac(\Tk0|Equal2~1_combout ),
	.datad(\Tk0|Equal3~1_combout ),
	.cin(gnd),
	.combout(\Tk0|HrTk~17_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|HrTk~17 .lut_mask = 16'h0800;
defparam \Tk0|HrTk~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N4
cycloneive_lcell_comb \Tk0|Add6~0 (
// Equation(s):
// \Tk0|Add6~0_combout  = (\Tk0|HrTk [1] & (\Tk0|HrTk [2] & (\Tk0|HrTk [0] $ (\Tk0|HrTk~17_combout ))))

	.dataa(\Tk0|HrTk [1]),
	.datab(\Tk0|HrTk [0]),
	.datac(\Tk0|HrTk [2]),
	.datad(\Tk0|HrTk~17_combout ),
	.cin(gnd),
	.combout(\Tk0|Add6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Add6~0 .lut_mask = 16'h2080;
defparam \Tk0|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N28
cycloneive_lcell_comb \Tk0|HrTk~16 (
// Equation(s):
// \Tk0|HrTk~16_combout  = (\Tk0|HrTk~6_combout  & (((!\Tk0|Add6~0_combout  & \Tk0|HrTk~13_combout )) # (!\Tk0|Decoder0~2_combout ))) # (!\Tk0|HrTk~6_combout  & (((\Tk0|Add6~0_combout  & \Tk0|HrTk~13_combout ))))

	.dataa(\Tk0|Decoder0~2_combout ),
	.datab(\Tk0|Add6~0_combout ),
	.datac(\Tk0|HrTk~13_combout ),
	.datad(\Tk0|HrTk~6_combout ),
	.cin(gnd),
	.combout(\Tk0|HrTk~16_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|HrTk~16 .lut_mask = 16'h75C0;
defparam \Tk0|HrTk~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y22_N29
dffeas \Tk0|HrTk[3] (
	.clk(!\Tk0|Clk_10Hz~clkctrl_outclk ),
	.d(\Tk0|HrTk~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|HrTk [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|HrTk[3] .is_wysiwyg = "true";
defparam \Tk0|HrTk[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N18
cycloneive_lcell_comb \Tk0|Equal4~0 (
// Equation(s):
// \Tk0|Equal4~0_combout  = (!\Tk0|HrTk [3] & (\Tk0|HrTk [1] & (\Tk0|HrTk [2] & \Tk0|HrTk [0])))

	.dataa(\Tk0|HrTk [3]),
	.datab(\Tk0|HrTk [1]),
	.datac(\Tk0|HrTk [2]),
	.datad(\Tk0|HrTk [0]),
	.cin(gnd),
	.combout(\Tk0|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Equal4~0 .lut_mask = 16'h4000;
defparam \Tk0|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N8
cycloneive_lcell_comb \Tk0|Add4~1 (
// Equation(s):
// \Tk0|Add4~1_combout  = (\Tk0|HrTk [3] & (\Tk0|HrTk [1] & (\Tk0|HrTk [2] & \Tk0|HrTk [0])))

	.dataa(\Tk0|HrTk [3]),
	.datab(\Tk0|HrTk [1]),
	.datac(\Tk0|HrTk [2]),
	.datad(\Tk0|HrTk [0]),
	.cin(gnd),
	.combout(\Tk0|Add4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Add4~1 .lut_mask = 16'h8000;
defparam \Tk0|Add4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N2
cycloneive_lcell_comb \Tk0|HrTk~18 (
// Equation(s):
// \Tk0|HrTk~18_combout  = (\Tk0|HrTk~17_combout  & (!\Tk0|Equal4~0_combout  & (\Tk0|HrTk [4] $ (\Tk0|Add4~1_combout )))) # (!\Tk0|HrTk~17_combout  & (\Tk0|HrTk [4]))

	.dataa(\Tk0|HrTk [4]),
	.datab(\Tk0|Equal4~0_combout ),
	.datac(\Tk0|Add4~1_combout ),
	.datad(\Tk0|HrTk~17_combout ),
	.cin(gnd),
	.combout(\Tk0|HrTk~18_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|HrTk~18 .lut_mask = 16'h12AA;
defparam \Tk0|HrTk~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y22_N28
cycloneive_lcell_comb \Tk0|HrTk~12 (
// Equation(s):
// \Tk0|HrTk~12_combout  = (\Tk0|Decoder0~2_combout  & (((\Tk0|Add6~1_combout  & \Tk0|HrTk~10_combout )))) # (!\Tk0|Decoder0~2_combout  & (\Tk0|HrTk~18_combout ))

	.dataa(\Tk0|HrTk~18_combout ),
	.datab(\Tk0|Decoder0~2_combout ),
	.datac(\Tk0|Add6~1_combout ),
	.datad(\Tk0|HrTk~10_combout ),
	.cin(gnd),
	.combout(\Tk0|HrTk~12_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|HrTk~12 .lut_mask = 16'hE222;
defparam \Tk0|HrTk~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y22_N29
dffeas \Tk0|HrTk[4] (
	.clk(!\Tk0|Clk_10Hz~clkctrl_outclk ),
	.d(\Tk0|HrTk~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|HrTk [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|HrTk[4] .is_wysiwyg = "true";
defparam \Tk0|HrTk[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N10
cycloneive_lcell_comb \Tk0|Equal4~1 (
// Equation(s):
// \Tk0|Equal4~1_combout  = (\Tk0|Equal4~0_combout  & (\Tk0|HrTk [4] $ (\Tk0|Add4~1_combout )))

	.dataa(\Tk0|HrTk [4]),
	.datab(gnd),
	.datac(\Tk0|Add4~1_combout ),
	.datad(\Tk0|Equal4~0_combout ),
	.cin(gnd),
	.combout(\Tk0|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Equal4~1 .lut_mask = 16'h5A00;
defparam \Tk0|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N20
cycloneive_lcell_comb \Tk0|Add4~0 (
// Equation(s):
// \Tk0|Add4~0_combout  = \Tk0|HrTk [3] $ (((\Tk0|HrTk [0] & (\Tk0|HrTk [2] & \Tk0|HrTk [1]))))

	.dataa(\Tk0|HrTk [3]),
	.datab(\Tk0|HrTk [0]),
	.datac(\Tk0|HrTk [2]),
	.datad(\Tk0|HrTk [1]),
	.cin(gnd),
	.combout(\Tk0|Add4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Add4~0 .lut_mask = 16'h6AAA;
defparam \Tk0|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N12
cycloneive_lcell_comb \Tk0|HrTk~6 (
// Equation(s):
// \Tk0|HrTk~6_combout  = (\Tk0|HrTk~17_combout  & (!\Tk0|Equal4~1_combout  & (\Tk0|Add4~0_combout ))) # (!\Tk0|HrTk~17_combout  & (((\Tk0|HrTk [3]))))

	.dataa(\Tk0|Equal4~1_combout ),
	.datab(\Tk0|Add4~0_combout ),
	.datac(\Tk0|HrTk [3]),
	.datad(\Tk0|HrTk~17_combout ),
	.cin(gnd),
	.combout(\Tk0|HrTk~6_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|HrTk~6 .lut_mask = 16'h44F0;
defparam \Tk0|HrTk~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N6
cycloneive_lcell_comb \Tk0|Add6~1 (
// Equation(s):
// \Tk0|Add6~1_combout  = \Tk0|HrTk~18_combout  $ (((\Tk0|HrTk~6_combout  & \Tk0|Add6~0_combout )))

	.dataa(\Tk0|HrTk~6_combout ),
	.datab(gnd),
	.datac(\Tk0|Add6~0_combout ),
	.datad(\Tk0|HrTk~18_combout ),
	.cin(gnd),
	.combout(\Tk0|Add6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|Add6~1 .lut_mask = 16'h5FA0;
defparam \Tk0|Add6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y22_N20
cycloneive_lcell_comb \Tk0|HrTk~11 (
// Equation(s):
// \Tk0|HrTk~11_combout  = (\Tk0|HrTk~7_combout  & (!\Tk0|Decoder0~2_combout )) # (!\Tk0|HrTk~7_combout  & (\Tk0|Decoder0~2_combout  & ((\Tk0|HrTk~10_combout ) # (!\Tk0|Add6~1_combout ))))

	.dataa(\Tk0|HrTk~7_combout ),
	.datab(\Tk0|Decoder0~2_combout ),
	.datac(\Tk0|Add6~1_combout ),
	.datad(\Tk0|HrTk~10_combout ),
	.cin(gnd),
	.combout(\Tk0|HrTk~11_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|HrTk~11 .lut_mask = 16'h6626;
defparam \Tk0|HrTk~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y22_N21
dffeas \Tk0|HrTk[0] (
	.clk(!\Tk0|Clk_10Hz~clkctrl_outclk ),
	.d(\Tk0|HrTk~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|HrTk [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|HrTk[0] .is_wysiwyg = "true";
defparam \Tk0|HrTk[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y22_N8
cycloneive_lcell_comb \Tk0|HrTk~7 (
// Equation(s):
// \Tk0|HrTk~7_combout  = \Tk0|HrTk [0] $ (((\Tk0|HrTk~5_combout  & \Tk0|Equal3~1_combout )))

	.dataa(\Tk0|HrTk [0]),
	.datab(gnd),
	.datac(\Tk0|HrTk~5_combout ),
	.datad(\Tk0|Equal3~1_combout ),
	.cin(gnd),
	.combout(\Tk0|HrTk~7_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|HrTk~7 .lut_mask = 16'h5AAA;
defparam \Tk0|HrTk~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N24
cycloneive_lcell_comb \Tk0|HrTk~14 (
// Equation(s):
// \Tk0|HrTk~14_combout  = (\Tk0|HrTk~8_combout  & (((!\Tk0|HrTk~7_combout  & \Tk0|HrTk~13_combout )) # (!\Tk0|Decoder0~2_combout ))) # (!\Tk0|HrTk~8_combout  & (((\Tk0|HrTk~7_combout  & \Tk0|HrTk~13_combout ))))

	.dataa(\Tk0|Decoder0~2_combout ),
	.datab(\Tk0|HrTk~7_combout ),
	.datac(\Tk0|HrTk~13_combout ),
	.datad(\Tk0|HrTk~8_combout ),
	.cin(gnd),
	.combout(\Tk0|HrTk~14_combout ),
	.cout());
// synopsys translate_off
defparam \Tk0|HrTk~14 .lut_mask = 16'h75C0;
defparam \Tk0|HrTk~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y22_N25
dffeas \Tk0|HrTk[1] (
	.clk(!\Tk0|Clk_10Hz~clkctrl_outclk ),
	.d(\Tk0|HrTk~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tk0|HrTk [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Tk0|HrTk[1] .is_wysiwyg = "true";
defparam \Tk0|HrTk[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N26
cycloneive_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (!State[0] & (!State[1] & \Tk0|HrTk [1]))

	.dataa(gnd),
	.datab(State[0]),
	.datac(State[1]),
	.datad(\Tk0|HrTk [1]),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'h0300;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y18_N14
cycloneive_lcell_comb \HrBuffer[1] (
// Equation(s):
// HrBuffer[1] = (GLOBAL(\Mux1~2clkctrl_outclk ) & ((\Mux0~0_combout ))) # (!GLOBAL(\Mux1~2clkctrl_outclk ) & (HrBuffer[1]))

	.dataa(gnd),
	.datab(HrBuffer[1]),
	.datac(\Mux1~2clkctrl_outclk ),
	.datad(\Mux0~0_combout ),
	.cin(gnd),
	.combout(HrBuffer[1]),
	.cout());
// synopsys translate_off
defparam \HrBuffer[1] .lut_mask = 16'hFC0C;
defparam \HrBuffer[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N30
cycloneive_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (!State[0] & (!State[1] & \Tk0|HrTk [3]))

	.dataa(State[0]),
	.datab(gnd),
	.datac(State[1]),
	.datad(\Tk0|HrTk [3]),
	.cin(gnd),
	.combout(\Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = 16'h0500;
defparam \Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y18_N2
cycloneive_lcell_comb \HrBuffer[3] (
// Equation(s):
// HrBuffer[3] = (GLOBAL(\Mux1~2clkctrl_outclk ) & ((\Mux6~0_combout ))) # (!GLOBAL(\Mux1~2clkctrl_outclk ) & (HrBuffer[3]))

	.dataa(gnd),
	.datab(HrBuffer[3]),
	.datac(\Mux1~2clkctrl_outclk ),
	.datad(\Mux6~0_combout ),
	.cin(gnd),
	.combout(HrBuffer[3]),
	.cout());
// synopsys translate_off
defparam \HrBuffer[3] .lut_mask = 16'hFC0C;
defparam \HrBuffer[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y22_N2
cycloneive_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (!State[0] & (!State[1] & \Tk0|HrTk [4]))

	.dataa(State[0]),
	.datab(gnd),
	.datac(State[1]),
	.datad(\Tk0|HrTk [4]),
	.cin(gnd),
	.combout(\Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = 16'h0500;
defparam \Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y18_N4
cycloneive_lcell_comb \HrBuffer[4] (
// Equation(s):
// HrBuffer[4] = (GLOBAL(\Mux1~2clkctrl_outclk ) & (\Mux7~0_combout )) # (!GLOBAL(\Mux1~2clkctrl_outclk ) & ((HrBuffer[4])))

	.dataa(\Mux7~0_combout ),
	.datab(gnd),
	.datac(HrBuffer[4]),
	.datad(\Mux1~2clkctrl_outclk ),
	.cin(gnd),
	.combout(HrBuffer[4]),
	.cout());
// synopsys translate_off
defparam \HrBuffer[4] .lut_mask = 16'hAAF0;
defparam \HrBuffer[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N14
cycloneive_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (!State[0] & (!State[1] & \Tk0|HrTk [2]))

	.dataa(gnd),
	.datab(State[0]),
	.datac(State[1]),
	.datad(\Tk0|HrTk [2]),
	.cin(gnd),
	.combout(\Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = 16'h0300;
defparam \Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y18_N8
cycloneive_lcell_comb \HrBuffer[2] (
// Equation(s):
// HrBuffer[2] = (GLOBAL(\Mux1~2clkctrl_outclk ) & ((\Mux5~0_combout ))) # (!GLOBAL(\Mux1~2clkctrl_outclk ) & (HrBuffer[2]))

	.dataa(gnd),
	.datab(HrBuffer[2]),
	.datac(\Mux1~2clkctrl_outclk ),
	.datad(\Mux5~0_combout ),
	.cin(gnd),
	.combout(HrBuffer[2]),
	.cout());
// synopsys translate_off
defparam \HrBuffer[2] .lut_mask = 16'hFC0C;
defparam \HrBuffer[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y18_N0
cycloneive_lcell_comb \D2|WideOr28~0 (
// Equation(s):
// \D2|WideOr28~0_combout  = (HrBuffer[1] & ((HrBuffer[4] $ (HrBuffer[2])) # (!HrBuffer[3]))) # (!HrBuffer[1] & ((HrBuffer[3]) # (HrBuffer[4] $ (HrBuffer[2]))))

	.dataa(HrBuffer[1]),
	.datab(HrBuffer[3]),
	.datac(HrBuffer[4]),
	.datad(HrBuffer[2]),
	.cin(gnd),
	.combout(\D2|WideOr28~0_combout ),
	.cout());
// synopsys translate_off
defparam \D2|WideOr28~0 .lut_mask = 16'h6FF6;
defparam \D2|WideOr28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y18_N22
cycloneive_lcell_comb \D2|WideOr43~0 (
// Equation(s):
// \D2|WideOr43~0_combout  = (HrBuffer[4] & (!HrBuffer[2] & (HrBuffer[3] $ (!HrBuffer[1])))) # (!HrBuffer[4] & (!HrBuffer[3] & (HrBuffer[1] & HrBuffer[2])))

	.dataa(HrBuffer[3]),
	.datab(HrBuffer[1]),
	.datac(HrBuffer[4]),
	.datad(HrBuffer[2]),
	.cin(gnd),
	.combout(\D2|WideOr43~0_combout ),
	.cout());
// synopsys translate_off
defparam \D2|WideOr43~0 .lut_mask = 16'h0490;
defparam \D2|WideOr43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y22_N26
cycloneive_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (!State[0] & (!State[1] & \Tk0|HrTk [0]))

	.dataa(State[0]),
	.datab(gnd),
	.datac(State[1]),
	.datad(\Tk0|HrTk [0]),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'h0500;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y22_N24
cycloneive_lcell_comb \HrBuffer[0] (
// Equation(s):
// HrBuffer[0] = (GLOBAL(\Mux1~2clkctrl_outclk ) & (\Mux2~0_combout )) # (!GLOBAL(\Mux1~2clkctrl_outclk ) & ((HrBuffer[0])))

	.dataa(\Mux2~0_combout ),
	.datab(gnd),
	.datac(\Mux1~2clkctrl_outclk ),
	.datad(HrBuffer[0]),
	.cin(gnd),
	.combout(HrBuffer[0]),
	.cout());
// synopsys translate_off
defparam \HrBuffer[0] .lut_mask = 16'hAFA0;
defparam \HrBuffer[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y18_N20
cycloneive_lcell_comb \D2|WideOr3 (
// Equation(s):
// \D2|WideOr3~combout  = ((\D2|WideOr43~0_combout  & HrBuffer[0])) # (!\D2|WideOr28~0_combout )

	.dataa(gnd),
	.datab(\D2|WideOr28~0_combout ),
	.datac(\D2|WideOr43~0_combout ),
	.datad(HrBuffer[0]),
	.cin(gnd),
	.combout(\D2|WideOr3~combout ),
	.cout());
// synopsys translate_off
defparam \D2|WideOr3 .lut_mask = 16'hF333;
defparam \D2|WideOr3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y18_N21
dffeas \D2|SSD_Digit0[0] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\D2|WideOr3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D2|SSD_Digit0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D2|SSD_Digit0[0] .is_wysiwyg = "true";
defparam \D2|SSD_Digit0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y18_N20
cycloneive_lcell_comb \D2|WideOr2~0 (
// Equation(s):
// \D2|WideOr2~0_combout  = (HrBuffer[3] & (!HrBuffer[1] & (!HrBuffer[4] & HrBuffer[2]))) # (!HrBuffer[3] & (HrBuffer[1] & (HrBuffer[4] $ (!HrBuffer[2]))))

	.dataa(HrBuffer[3]),
	.datab(HrBuffer[1]),
	.datac(HrBuffer[4]),
	.datad(HrBuffer[2]),
	.cin(gnd),
	.combout(\D2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \D2|WideOr2~0 .lut_mask = 16'h4204;
defparam \D2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y18_N28
cycloneive_lcell_comb \D2|WideOr2~1 (
// Equation(s):
// \D2|WideOr2~1_combout  = (HrBuffer[3] & (((!HrBuffer[4] & HrBuffer[2])) # (!HrBuffer[1]))) # (!HrBuffer[3] & (HrBuffer[1] $ (((!HrBuffer[4] & HrBuffer[2])))))

	.dataa(HrBuffer[3]),
	.datab(HrBuffer[4]),
	.datac(HrBuffer[1]),
	.datad(HrBuffer[2]),
	.cin(gnd),
	.combout(\D2|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \D2|WideOr2~1 .lut_mask = 16'h6B5A;
defparam \D2|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y18_N14
cycloneive_lcell_comb \D2|WideOr32~0 (
// Equation(s):
// \D2|WideOr32~0_combout  = (HrBuffer[3] & (!HrBuffer[1] & (!HrBuffer[4] & HrBuffer[2]))) # (!HrBuffer[3] & (HrBuffer[1] & (HrBuffer[4] $ (!HrBuffer[2]))))

	.dataa(HrBuffer[3]),
	.datab(HrBuffer[1]),
	.datac(HrBuffer[4]),
	.datad(HrBuffer[2]),
	.cin(gnd),
	.combout(\D2|WideOr32~0_combout ),
	.cout());
// synopsys translate_off
defparam \D2|WideOr32~0 .lut_mask = 16'h4204;
defparam \D2|WideOr32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y18_N24
cycloneive_lcell_comb \D2|WideOr2~2 (
// Equation(s):
// \D2|WideOr2~2_combout  = (HrBuffer[0] & ((\D2|WideOr2~0_combout ) # ((!\D2|WideOr2~1_combout )))) # (!HrBuffer[0] & (((\D2|WideOr32~0_combout ))))

	.dataa(HrBuffer[0]),
	.datab(\D2|WideOr2~0_combout ),
	.datac(\D2|WideOr2~1_combout ),
	.datad(\D2|WideOr32~0_combout ),
	.cin(gnd),
	.combout(\D2|WideOr2~2_combout ),
	.cout());
// synopsys translate_off
defparam \D2|WideOr2~2 .lut_mask = 16'hDF8A;
defparam \D2|WideOr2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y18_N25
dffeas \D2|SSD_Digit0[1] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\D2|WideOr2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D2|SSD_Digit0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D2|SSD_Digit0[1] .is_wysiwyg = "true";
defparam \D2|SSD_Digit0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y18_N22
cycloneive_lcell_comb \D2|WideOr1~0 (
// Equation(s):
// \D2|WideOr1~0_combout  = (HrBuffer[3] & (!HrBuffer[1] & (HrBuffer[4] $ (!HrBuffer[2])))) # (!HrBuffer[3] & (HrBuffer[4] & (HrBuffer[1] & !HrBuffer[2])))

	.dataa(HrBuffer[3]),
	.datab(HrBuffer[4]),
	.datac(HrBuffer[1]),
	.datad(HrBuffer[2]),
	.cin(gnd),
	.combout(\D2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \D2|WideOr1~0 .lut_mask = 16'h0842;
defparam \D2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y18_N18
cycloneive_lcell_comb \D2|WideOr1~1 (
// Equation(s):
// \D2|WideOr1~1_combout  = (HrBuffer[0]) # ((!\D2|WideOr1~0_combout  & (!\D2|WideOr32~0_combout  & \D2|WideOr2~1_combout )))

	.dataa(\D2|WideOr1~0_combout ),
	.datab(\D2|WideOr32~0_combout ),
	.datac(HrBuffer[0]),
	.datad(\D2|WideOr2~1_combout ),
	.cin(gnd),
	.combout(\D2|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \D2|WideOr1~1 .lut_mask = 16'hF1F0;
defparam \D2|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y18_N19
dffeas \D2|SSD_Digit0[2] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\D2|WideOr1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D2|SSD_Digit0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D2|SSD_Digit0[2] .is_wysiwyg = "true";
defparam \D2|SSD_Digit0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y18_N10
cycloneive_lcell_comb \D2|WideOr37~0 (
// Equation(s):
// \D2|WideOr37~0_combout  = (HrBuffer[4] & (!HrBuffer[1] & (HrBuffer[3] & !HrBuffer[2]))) # (!HrBuffer[4] & (HrBuffer[2] & (HrBuffer[1] $ (!HrBuffer[3]))))

	.dataa(HrBuffer[1]),
	.datab(HrBuffer[3]),
	.datac(HrBuffer[4]),
	.datad(HrBuffer[2]),
	.cin(gnd),
	.combout(\D2|WideOr37~0_combout ),
	.cout());
// synopsys translate_off
defparam \D2|WideOr37~0 .lut_mask = 16'h0940;
defparam \D2|WideOr37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y18_N26
cycloneive_lcell_comb \D2|WideOr0~0 (
// Equation(s):
// \D2|WideOr0~0_combout  = (HrBuffer[0] & ((\D2|WideOr43~0_combout ) # ((!\D2|WideOr28~0_combout )))) # (!HrBuffer[0] & (((\D2|WideOr37~0_combout ))))

	.dataa(\D2|WideOr43~0_combout ),
	.datab(\D2|WideOr28~0_combout ),
	.datac(\D2|WideOr37~0_combout ),
	.datad(HrBuffer[0]),
	.cin(gnd),
	.combout(\D2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \D2|WideOr0~0 .lut_mask = 16'hBBF0;
defparam \D2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y18_N27
dffeas \D2|SSD_Digit0[3] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\D2|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D2|SSD_Digit0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D2|SSD_Digit0[3] .is_wysiwyg = "true";
defparam \D2|SSD_Digit0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y18_N4
cycloneive_lcell_comb \D2|WideOr32~1 (
// Equation(s):
// \D2|WideOr32~1_combout  = (!HrBuffer[0] & \D2|WideOr32~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(HrBuffer[0]),
	.datad(\D2|WideOr32~0_combout ),
	.cin(gnd),
	.combout(\D2|WideOr32~1_combout ),
	.cout());
// synopsys translate_off
defparam \D2|WideOr32~1 .lut_mask = 16'h0F00;
defparam \D2|WideOr32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y18_N5
dffeas \D2|SSD_Digit0[4] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\D2|WideOr32~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D2|SSD_Digit0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D2|SSD_Digit0[4] .is_wysiwyg = "true";
defparam \D2|SSD_Digit0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y18_N28
cycloneive_lcell_comb \D2|SevenBuff0~0 (
// Equation(s):
// \D2|SevenBuff0~0_combout  = (HrBuffer[4] & (!HrBuffer[1] & (HrBuffer[3] & !HrBuffer[2]))) # (!HrBuffer[4] & (HrBuffer[2] & (HrBuffer[1] $ (!HrBuffer[3]))))

	.dataa(HrBuffer[1]),
	.datab(HrBuffer[3]),
	.datac(HrBuffer[4]),
	.datad(HrBuffer[2]),
	.cin(gnd),
	.combout(\D2|SevenBuff0~0_combout ),
	.cout());
// synopsys translate_off
defparam \D2|SevenBuff0~0 .lut_mask = 16'h0940;
defparam \D2|SevenBuff0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y18_N24
cycloneive_lcell_comb \D2|SevenBuff0~1 (
// Equation(s):
// \D2|SevenBuff0~1_combout  = (HrBuffer[0] & (\D2|SevenBuff0~0_combout )) # (!HrBuffer[0] & ((\D2|WideOr43~0_combout )))

	.dataa(gnd),
	.datab(\D2|SevenBuff0~0_combout ),
	.datac(\D2|WideOr43~0_combout ),
	.datad(HrBuffer[0]),
	.cin(gnd),
	.combout(\D2|SevenBuff0~1_combout ),
	.cout());
// synopsys translate_off
defparam \D2|SevenBuff0~1 .lut_mask = 16'hCCF0;
defparam \D2|SevenBuff0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y18_N25
dffeas \D2|SSD_Digit0[5] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\D2|SevenBuff0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D2|SSD_Digit0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D2|SSD_Digit0[5] .is_wysiwyg = "true";
defparam \D2|SSD_Digit0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y18_N6
cycloneive_lcell_comb \D2|SevenBuff0~2 (
// Equation(s):
// \D2|SevenBuff0~2_combout  = (HrBuffer[0] & ((!\D2|WideOr28~0_combout ))) # (!HrBuffer[0] & (\D2|WideOr37~0_combout ))

	.dataa(gnd),
	.datab(HrBuffer[0]),
	.datac(\D2|WideOr37~0_combout ),
	.datad(\D2|WideOr28~0_combout ),
	.cin(gnd),
	.combout(\D2|SevenBuff0~2_combout ),
	.cout());
// synopsys translate_off
defparam \D2|SevenBuff0~2 .lut_mask = 16'h30FC;
defparam \D2|SevenBuff0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y18_N7
dffeas \D2|SSD_Digit0[6] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\D2|SevenBuff0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D2|SSD_Digit0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D2|SSD_Digit0[6] .is_wysiwyg = "true";
defparam \D2|SSD_Digit0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y18_N30
cycloneive_lcell_comb \D2|WideOr11~0 (
// Equation(s):
// \D2|WideOr11~0_combout  = (HrBuffer[3] & (!HrBuffer[4] & ((HrBuffer[1]) # (HrBuffer[2])))) # (!HrBuffer[3] & (((HrBuffer[4] & !HrBuffer[2]))))

	.dataa(HrBuffer[1]),
	.datab(HrBuffer[3]),
	.datac(HrBuffer[4]),
	.datad(HrBuffer[2]),
	.cin(gnd),
	.combout(\D2|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \D2|WideOr11~0 .lut_mask = 16'h0C38;
defparam \D2|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y18_N18
cycloneive_lcell_comb \D2|WideOr9~0 (
// Equation(s):
// \D2|WideOr9~0_combout  = (HrBuffer[4]) # ((HrBuffer[3] & ((HrBuffer[2]) # (HrBuffer[1]))))

	.dataa(HrBuffer[2]),
	.datab(HrBuffer[1]),
	.datac(HrBuffer[4]),
	.datad(HrBuffer[3]),
	.cin(gnd),
	.combout(\D2|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \D2|WideOr9~0 .lut_mask = 16'hFEF0;
defparam \D2|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y18_N12
cycloneive_lcell_comb \D2|WideOr7 (
// Equation(s):
// \D2|WideOr7~combout  = (\D2|WideOr11~0_combout ) # (!\D2|WideOr9~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\D2|WideOr11~0_combout ),
	.datad(\D2|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\D2|WideOr7~combout ),
	.cout());
// synopsys translate_off
defparam \D2|WideOr7 .lut_mask = 16'hF0FF;
defparam \D2|WideOr7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y18_N13
dffeas \D2|SSD_Digit1[0] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\D2|WideOr7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D2|SSD_Digit1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D2|SSD_Digit1[0] .is_wysiwyg = "true";
defparam \D2|SSD_Digit1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y18_N30
cycloneive_lcell_comb \D2|WideOr6 (
// Equation(s):
// \D2|WideOr6~combout  = (HrBuffer[4]) # ((HrBuffer[3] & ((HrBuffer[1]) # (HrBuffer[2]))))

	.dataa(HrBuffer[3]),
	.datab(HrBuffer[1]),
	.datac(HrBuffer[4]),
	.datad(HrBuffer[2]),
	.cin(gnd),
	.combout(\D2|WideOr6~combout ),
	.cout());
// synopsys translate_off
defparam \D2|WideOr6 .lut_mask = 16'hFAF8;
defparam \D2|WideOr6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y18_N31
dffeas \D2|SSD_Digit1[1] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\D2|WideOr6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D2|SSD_Digit1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D2|SSD_Digit1[1] .is_wysiwyg = "true";
defparam \D2|SSD_Digit1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y18_N26
cycloneive_lcell_comb \D2|WideOr13~0 (
// Equation(s):
// \D2|WideOr13~0_combout  = (HrBuffer[4] & ((HrBuffer[3] & ((!HrBuffer[2]) # (!HrBuffer[1]))) # (!HrBuffer[3] & ((HrBuffer[2])))))

	.dataa(HrBuffer[3]),
	.datab(HrBuffer[1]),
	.datac(HrBuffer[4]),
	.datad(HrBuffer[2]),
	.cin(gnd),
	.combout(\D2|WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \D2|WideOr13~0 .lut_mask = 16'h70A0;
defparam \D2|WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y18_N16
cycloneive_lcell_comb \D2|WideOr5 (
// Equation(s):
// \D2|WideOr5~combout  = (!\D2|WideOr13~0_combout  & \D2|WideOr9~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\D2|WideOr13~0_combout ),
	.datad(\D2|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\D2|WideOr5~combout ),
	.cout());
// synopsys translate_off
defparam \D2|WideOr5 .lut_mask = 16'h0F00;
defparam \D2|WideOr5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y18_N17
dffeas \D2|SSD_Digit1[2] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\D2|WideOr5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D2|SSD_Digit1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D2|SSD_Digit1[2] .is_wysiwyg = "true";
defparam \D2|SSD_Digit1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y18_N31
dffeas \D2|SSD_Digit1[3] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\D2|WideOr11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D2|SSD_Digit1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D2|SSD_Digit1[3] .is_wysiwyg = "true";
defparam \D2|SSD_Digit1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y18_N27
dffeas \D2|SSD_Digit1[4] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\D2|WideOr13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D2|SSD_Digit1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D2|SSD_Digit1[4] .is_wysiwyg = "true";
defparam \D2|SSD_Digit1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y18_N16
cycloneive_lcell_comb \D2|SSD_Digit1[6]~feeder (
// Equation(s):
// \D2|SSD_Digit1[6]~feeder_combout  = \D2|WideOr11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\D2|WideOr11~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\D2|SSD_Digit1[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \D2|SSD_Digit1[6]~feeder .lut_mask = 16'hF0F0;
defparam \D2|SSD_Digit1[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y18_N17
dffeas \D2|SSD_Digit1[6] (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(\D2|SSD_Digit1[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D2|SSD_Digit1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D2|SSD_Digit1[6] .is_wysiwyg = "true";
defparam \D2|SSD_Digit1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y1_N28
cycloneive_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (State[0] & !State[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(State[0]),
	.datad(State[1]),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'h00F0;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y1_N8
cycloneive_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = (!State[0] & State[1])

	.dataa(State[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(State[1]),
	.cin(gnd),
	.combout(\Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~1 .lut_mask = 16'h5500;
defparam \Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N22
cycloneive_lcell_comb \SD3|Clk_100Hz~0 (
// Equation(s):
// \SD3|Clk_100Hz~0_combout  = !\SD3|Clk_100Hz~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SD3|Clk_100Hz~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SD3|Clk_100Hz~0_combout ),
	.cout());
// synopsys translate_off
defparam \SD3|Clk_100Hz~0 .lut_mask = 16'h0F0F;
defparam \SD3|Clk_100Hz~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y2_N31
dffeas \SD3|Clk_100Hz (
	.clk(\Clk_50MHz~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SD3|Clk_100Hz~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SD0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD3|Clk_100Hz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SD3|Clk_100Hz .is_wysiwyg = "true";
defparam \SD3|Clk_100Hz .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneive_clkctrl \SD3|Clk_100Hz~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\SD3|Clk_100Hz~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\SD3|Clk_100Hz~clkctrl_outclk ));
// synopsys translate_off
defparam \SD3|Clk_100Hz~clkctrl .clock_type = "global clock";
defparam \SD3|Clk_100Hz~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \Button3_Rw~input (
	.i(Button3_Rw),
	.ibar(gnd),
	.o(\Button3_Rw~input_o ));
// synopsys translate_off
defparam \Button3_Rw~input .bus_hold = "false";
defparam \Button3_Rw~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X92_Y55_N14
cycloneive_lcell_comb \SD3|SigBuffer[0]~0 (
// Equation(s):
// \SD3|SigBuffer[0]~0_combout  = !\Button3_Rw~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Button3_Rw~input_o ),
	.cin(gnd),
	.combout(\SD3|SigBuffer[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SD3|SigBuffer[0]~0 .lut_mask = 16'h00FF;
defparam \SD3|SigBuffer[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y55_N15
dffeas \SD3|SigBuffer[0] (
	.clk(!\SD3|Clk_100Hz~clkctrl_outclk ),
	.d(\SD3|SigBuffer[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD3|SigBuffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SD3|SigBuffer[0] .is_wysiwyg = "true";
defparam \SD3|SigBuffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y55_N16
cycloneive_lcell_comb \SD3|SigBuffer[1]~feeder (
// Equation(s):
// \SD3|SigBuffer[1]~feeder_combout  = \SD3|SigBuffer [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SD3|SigBuffer [0]),
	.cin(gnd),
	.combout(\SD3|SigBuffer[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SD3|SigBuffer[1]~feeder .lut_mask = 16'hFF00;
defparam \SD3|SigBuffer[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y55_N17
dffeas \SD3|SigBuffer[1] (
	.clk(!\SD3|Clk_100Hz~clkctrl_outclk ),
	.d(\SD3|SigBuffer[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD3|SigBuffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SD3|SigBuffer[1] .is_wysiwyg = "true";
defparam \SD3|SigBuffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y55_N30
cycloneive_lcell_comb \SD3|SigBuffer[2]~feeder (
// Equation(s):
// \SD3|SigBuffer[2]~feeder_combout  = \SD3|SigBuffer [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SD3|SigBuffer [1]),
	.cin(gnd),
	.combout(\SD3|SigBuffer[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SD3|SigBuffer[2]~feeder .lut_mask = 16'hFF00;
defparam \SD3|SigBuffer[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y55_N31
dffeas \SD3|SigBuffer[2] (
	.clk(!\SD3|Clk_100Hz~clkctrl_outclk ),
	.d(\SD3|SigBuffer[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD3|SigBuffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SD3|SigBuffer[2] .is_wysiwyg = "true";
defparam \SD3|SigBuffer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y55_N8
cycloneive_lcell_comb \SD3|SigBuffer[3]~feeder (
// Equation(s):
// \SD3|SigBuffer[3]~feeder_combout  = \SD3|SigBuffer [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\SD3|SigBuffer [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SD3|SigBuffer[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SD3|SigBuffer[3]~feeder .lut_mask = 16'hF0F0;
defparam \SD3|SigBuffer[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y55_N9
dffeas \SD3|SigBuffer[3] (
	.clk(!\SD3|Clk_100Hz~clkctrl_outclk ),
	.d(\SD3|SigBuffer[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD3|SigBuffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SD3|SigBuffer[3] .is_wysiwyg = "true";
defparam \SD3|SigBuffer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y55_N4
cycloneive_lcell_comb \SD3|Equal1~1 (
// Equation(s):
// \SD3|Equal1~1_combout  = (\SD3|SigBuffer [2] & (\SD3|SigBuffer [3] & (\SD3|SigBuffer [0] & \SD3|SigBuffer [1])))

	.dataa(\SD3|SigBuffer [2]),
	.datab(\SD3|SigBuffer [3]),
	.datac(\SD3|SigBuffer [0]),
	.datad(\SD3|SigBuffer [1]),
	.cin(gnd),
	.combout(\SD3|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SD3|Equal1~1 .lut_mask = 16'h8000;
defparam \SD3|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y55_N6
cycloneive_lcell_comb \SD3|SigBuffer[4]~feeder (
// Equation(s):
// \SD3|SigBuffer[4]~feeder_combout  = \SD3|SigBuffer [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SD3|SigBuffer [3]),
	.cin(gnd),
	.combout(\SD3|SigBuffer[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SD3|SigBuffer[4]~feeder .lut_mask = 16'hFF00;
defparam \SD3|SigBuffer[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y55_N7
dffeas \SD3|SigBuffer[4] (
	.clk(!\SD3|Clk_100Hz~clkctrl_outclk ),
	.d(\SD3|SigBuffer[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD3|SigBuffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SD3|SigBuffer[4] .is_wysiwyg = "true";
defparam \SD3|SigBuffer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y55_N20
cycloneive_lcell_comb \SD3|SigBuffer[5]~feeder (
// Equation(s):
// \SD3|SigBuffer[5]~feeder_combout  = \SD3|SigBuffer [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\SD3|SigBuffer [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SD3|SigBuffer[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SD3|SigBuffer[5]~feeder .lut_mask = 16'hF0F0;
defparam \SD3|SigBuffer[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y55_N21
dffeas \SD3|SigBuffer[5] (
	.clk(!\SD3|Clk_100Hz~clkctrl_outclk ),
	.d(\SD3|SigBuffer[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD3|SigBuffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SD3|SigBuffer[5] .is_wysiwyg = "true";
defparam \SD3|SigBuffer[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y55_N19
dffeas \SD3|SigBuffer[6] (
	.clk(!\SD3|Clk_100Hz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SD3|SigBuffer [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD3|SigBuffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SD3|SigBuffer[6] .is_wysiwyg = "true";
defparam \SD3|SigBuffer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y55_N18
cycloneive_lcell_comb \SD3|Equal1~0 (
// Equation(s):
// \SD3|Equal1~0_combout  = (!\Button3_Rw~input_o  & (\SD3|SigBuffer [5] & (\SD3|SigBuffer [6] & \SD3|SigBuffer [4])))

	.dataa(\Button3_Rw~input_o ),
	.datab(\SD3|SigBuffer [5]),
	.datac(\SD3|SigBuffer [6]),
	.datad(\SD3|SigBuffer [4]),
	.cin(gnd),
	.combout(\SD3|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SD3|Equal1~0 .lut_mask = 16'h4000;
defparam \SD3|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y55_N28
cycloneive_lcell_comb \SD3|Equal1~2 (
// Equation(s):
// \SD3|Equal1~2_combout  = (\SD3|Equal1~1_combout  & \SD3|Equal1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SD3|Equal1~1_combout ),
	.datad(\SD3|Equal1~0_combout ),
	.cin(gnd),
	.combout(\SD3|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \SD3|Equal1~2 .lut_mask = 16'hF000;
defparam \SD3|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y55_N29
dffeas \SD3|Cleaned (
	.clk(!\SD3|Clk_100Hz~clkctrl_outclk ),
	.d(\SD3|Equal1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SD3|Cleaned~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SD3|Cleaned .is_wysiwyg = "true";
defparam \SD3|Cleaned .power_up = "low";
// synopsys translate_on

assign Sec0[0] = \Sec0[0]~output_o ;

assign Sec0[1] = \Sec0[1]~output_o ;

assign Sec0[2] = \Sec0[2]~output_o ;

assign Sec0[3] = \Sec0[3]~output_o ;

assign Sec0[4] = \Sec0[4]~output_o ;

assign Sec0[5] = \Sec0[5]~output_o ;

assign Sec0[6] = \Sec0[6]~output_o ;

assign Sec1[0] = \Sec1[0]~output_o ;

assign Sec1[1] = \Sec1[1]~output_o ;

assign Sec1[2] = \Sec1[2]~output_o ;

assign Sec1[3] = \Sec1[3]~output_o ;

assign Sec1[4] = \Sec1[4]~output_o ;

assign Sec1[5] = \Sec1[5]~output_o ;

assign Sec1[6] = \Sec1[6]~output_o ;

assign Min0[0] = \Min0[0]~output_o ;

assign Min0[1] = \Min0[1]~output_o ;

assign Min0[2] = \Min0[2]~output_o ;

assign Min0[3] = \Min0[3]~output_o ;

assign Min0[4] = \Min0[4]~output_o ;

assign Min0[5] = \Min0[5]~output_o ;

assign Min0[6] = \Min0[6]~output_o ;

assign Min1[0] = \Min1[0]~output_o ;

assign Min1[1] = \Min1[1]~output_o ;

assign Min1[2] = \Min1[2]~output_o ;

assign Min1[3] = \Min1[3]~output_o ;

assign Min1[4] = \Min1[4]~output_o ;

assign Min1[5] = \Min1[5]~output_o ;

assign Min1[6] = \Min1[6]~output_o ;

assign Hr0[0] = \Hr0[0]~output_o ;

assign Hr0[1] = \Hr0[1]~output_o ;

assign Hr0[2] = \Hr0[2]~output_o ;

assign Hr0[3] = \Hr0[3]~output_o ;

assign Hr0[4] = \Hr0[4]~output_o ;

assign Hr0[5] = \Hr0[5]~output_o ;

assign Hr0[6] = \Hr0[6]~output_o ;

assign Hr1[0] = \Hr1[0]~output_o ;

assign Hr1[1] = \Hr1[1]~output_o ;

assign Hr1[2] = \Hr1[2]~output_o ;

assign Hr1[3] = \Hr1[3]~output_o ;

assign Hr1[4] = \Hr1[4]~output_o ;

assign Hr1[5] = \Hr1[5]~output_o ;

assign Hr1[6] = \Hr1[6]~output_o ;

assign State0[0] = \State0[0]~output_o ;

assign State0[1] = \State0[1]~output_o ;

assign State0[2] = \State0[2]~output_o ;

assign State0[3] = \State0[3]~output_o ;

assign State0[4] = \State0[4]~output_o ;

assign State0[5] = \State0[5]~output_o ;

assign State0[6] = \State0[6]~output_o ;

assign Buzzer = \Buzzer~output_o ;

assign button0Led = \button0Led~output_o ;

assign button1Led = \button1Led~output_o ;

assign button2Led = \button2Led~output_o ;

assign button3Led = \button3Led~output_o ;

endmodule
