From 2e70e7ef88514eff370cf796a6e8b7046561c0b7 Mon Sep 17 00:00:00 2001
From: Dong Aisheng <b29396@freescale.com>
Date: Tue, 10 May 2011 14:00:50 +0800
Subject: [PATCH] ENGR00143179-4 mx50 rdp: enable esdhc DDR mode

Using esdhc for DDR mode by default.

Signed-off-by: Dong Aisheng <b29396@freescale.com>
---
 arch/arm/mach-mx5/mx50_rdp.c |    8 ++++++--
 1 files changed, 6 insertions(+), 2 deletions(-)

diff --git a/arch/arm/mach-mx5/mx50_rdp.c b/arch/arm/mach-mx5/mx50_rdp.c
index 4371336..8558cc7 100644
--- a/arch/arm/mach-mx5/mx50_rdp.c
+++ b/arch/arm/mach-mx5/mx50_rdp.c
@@ -1395,13 +1395,17 @@ static struct mxc_mmc_platform_data mmc2_data = {
 	.power_mmc = "VSD"
 };
 
+/*
+ * NOTE: Due to possible timing issue, it is not recommended to use usdhc
+ * with DDR mode enabled. Instead, we use esdhc for DDR mode by default.
+ */
 static struct mxc_mmc_platform_data mmc3_data = {
 	.ocr_mask = MMC_VDD_27_28 | MMC_VDD_28_29 | MMC_VDD_29_30
 		| MMC_VDD_31_32,
-	.caps = MMC_CAP_4_BIT_DATA | MMC_CAP_8_BIT_DATA,
+	.caps = MMC_CAP_4_BIT_DATA | MMC_CAP_8_BIT_DATA | MMC_CAP_DATA_DDR,
 	.min_clk = 400000,
 	.max_clk = 50000000,
-	.card_inserted_state = 0,
+	.card_inserted_state = 1,
 	.status = sdhc_get_card_det_status,
 	.wp_status = sdhc_write_protect,
 	.clock_mmc = "esdhc_clk",
-- 
1.5.4.4

