Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu May 23 18:39:06 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file clock_timing_summary_routed.rpt -pb clock_timing_summary_routed.pb -rpx clock_timing_summary_routed.rpx -warn_on_violation
| Design       : clock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (15)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (29)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (15)
-------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: U_ClkDiv_1s/r_tick_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_Counter_s/r_tick_1_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_FndController/U_ClkDiv/r_tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (29)
-------------------------------------------------
 There are 29 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.016        0.000                      0                   46        0.265        0.000                      0                   46        4.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.016        0.000                      0                   46        0.265        0.000                      0                   46        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.016ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.016ns  (required time - arrival time)
  Source:                 U_ClkDiv_1s/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_1s/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 2.093ns (52.964%)  route 1.859ns (47.036%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.626     5.147    U_ClkDiv_1s/CLK
    SLICE_X58Y18         FDCE                                         r  U_ClkDiv_1s/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDCE (Prop_fdce_C_Q)         0.419     5.566 r  U_ClkDiv_1s/counter_reg[7]/Q
                         net (fo=2, routed)           0.592     6.158    U_ClkDiv_1s/counter_reg_n_0_[7]
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.695     6.853 r  U_ClkDiv_1s/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.853    U_ClkDiv_1s/counter0_carry__0_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.967 r  U_ClkDiv_1s/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.967    U_ClkDiv_1s/counter0_carry__1_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.081 r  U_ClkDiv_1s/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.081    U_ClkDiv_1s/counter0_carry__2_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.195 r  U_ClkDiv_1s/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.195    U_ClkDiv_1s/counter0_carry__3_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.529 r  U_ClkDiv_1s/counter0_carry__4/O[1]
                         net (fo=1, routed)           1.267     8.796    U_ClkDiv_1s/data0[22]
    SLICE_X58Y22         LUT4 (Prop_lut4_I3_O)        0.303     9.099 r  U_ClkDiv_1s/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.099    U_ClkDiv_1s/counter[22]
    SLICE_X58Y22         FDCE                                         r  U_ClkDiv_1s/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.504    14.845    U_ClkDiv_1s/CLK
    SLICE_X58Y22         FDCE                                         r  U_ClkDiv_1s/counter_reg[22]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y22         FDCE (Setup_fdce_C_D)        0.031    15.115    U_ClkDiv_1s/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  6.016    

Slack (MET) :             6.109ns  (required time - arrival time)
  Source:                 U_ClkDiv_1s/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_1s/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 1.977ns (51.257%)  route 1.880ns (48.743%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.626     5.147    U_ClkDiv_1s/CLK
    SLICE_X58Y18         FDCE                                         r  U_ClkDiv_1s/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDCE (Prop_fdce_C_Q)         0.419     5.566 r  U_ClkDiv_1s/counter_reg[7]/Q
                         net (fo=2, routed)           0.592     6.158    U_ClkDiv_1s/counter_reg_n_0_[7]
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.695     6.853 r  U_ClkDiv_1s/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.853    U_ClkDiv_1s/counter0_carry__0_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.967 r  U_ClkDiv_1s/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.967    U_ClkDiv_1s/counter0_carry__1_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.081 r  U_ClkDiv_1s/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.081    U_ClkDiv_1s/counter0_carry__2_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.195 r  U_ClkDiv_1s/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.195    U_ClkDiv_1s/counter0_carry__3_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.417 r  U_ClkDiv_1s/counter0_carry__4/O[0]
                         net (fo=1, routed)           1.288     8.705    U_ClkDiv_1s/data0[21]
    SLICE_X58Y22         LUT4 (Prop_lut4_I3_O)        0.299     9.004 r  U_ClkDiv_1s/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.004    U_ClkDiv_1s/counter[21]
    SLICE_X58Y22         FDCE                                         r  U_ClkDiv_1s/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.504    14.845    U_ClkDiv_1s/CLK
    SLICE_X58Y22         FDCE                                         r  U_ClkDiv_1s/counter_reg[21]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y22         FDCE (Setup_fdce_C_D)        0.029    15.113    U_ClkDiv_1s/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                  6.109    

Slack (MET) :             6.217ns  (required time - arrival time)
  Source:                 U_ClkDiv_1s/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_1s/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.828ns (22.040%)  route 2.929ns (77.960%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    U_ClkDiv_1s/CLK
    SLICE_X58Y22         FDCE                                         r  U_ClkDiv_1s/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  U_ClkDiv_1s/counter_reg[21]/Q
                         net (fo=2, routed)           0.812     6.409    U_ClkDiv_1s/counter_reg_n_0_[21]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.533 r  U_ClkDiv_1s/counter[26]_i_5/O
                         net (fo=1, routed)           0.643     7.176    U_ClkDiv_1s/counter[26]_i_5_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I3_O)        0.124     7.300 r  U_ClkDiv_1s/counter[26]_i_2/O
                         net (fo=27, routed)          1.474     8.774    U_ClkDiv_1s/counter[26]_i_2_n_0
    SLICE_X58Y21         LUT4 (Prop_lut4_I0_O)        0.124     8.898 r  U_ClkDiv_1s/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     8.898    U_ClkDiv_1s/counter[17]
    SLICE_X58Y21         FDCE                                         r  U_ClkDiv_1s/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.847    U_ClkDiv_1s/CLK
    SLICE_X58Y21         FDCE                                         r  U_ClkDiv_1s/counter_reg[17]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X58Y21         FDCE (Setup_fdce_C_D)        0.029    15.115    U_ClkDiv_1s/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                  6.217    

Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 U_ClkDiv_1s/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_1s/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.828ns (22.082%)  route 2.922ns (77.918%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    U_ClkDiv_1s/CLK
    SLICE_X58Y22         FDCE                                         r  U_ClkDiv_1s/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  U_ClkDiv_1s/counter_reg[21]/Q
                         net (fo=2, routed)           0.812     6.409    U_ClkDiv_1s/counter_reg_n_0_[21]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.533 r  U_ClkDiv_1s/counter[26]_i_5/O
                         net (fo=1, routed)           0.643     7.176    U_ClkDiv_1s/counter[26]_i_5_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I3_O)        0.124     7.300 r  U_ClkDiv_1s/counter[26]_i_2/O
                         net (fo=27, routed)          1.467     8.767    U_ClkDiv_1s/counter[26]_i_2_n_0
    SLICE_X58Y21         LUT4 (Prop_lut4_I0_O)        0.124     8.891 r  U_ClkDiv_1s/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     8.891    U_ClkDiv_1s/counter[18]
    SLICE_X58Y21         FDCE                                         r  U_ClkDiv_1s/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.847    U_ClkDiv_1s/CLK
    SLICE_X58Y21         FDCE                                         r  U_ClkDiv_1s/counter_reg[18]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X58Y21         FDCE (Setup_fdce_C_D)        0.031    15.117    U_ClkDiv_1s/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -8.891    
  -------------------------------------------------------------------
                         slack                                  6.226    

Slack (MET) :             6.227ns  (required time - arrival time)
  Source:                 U_ClkDiv_1s/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_1s/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 0.828ns (22.073%)  route 2.923ns (77.927%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    U_ClkDiv_1s/CLK
    SLICE_X58Y22         FDCE                                         r  U_ClkDiv_1s/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  U_ClkDiv_1s/counter_reg[21]/Q
                         net (fo=2, routed)           0.812     6.409    U_ClkDiv_1s/counter_reg_n_0_[21]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.533 r  U_ClkDiv_1s/counter[26]_i_5/O
                         net (fo=1, routed)           0.643     7.176    U_ClkDiv_1s/counter[26]_i_5_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I3_O)        0.124     7.300 r  U_ClkDiv_1s/counter[26]_i_2/O
                         net (fo=27, routed)          1.468     8.768    U_ClkDiv_1s/counter[26]_i_2_n_0
    SLICE_X58Y18         LUT4 (Prop_lut4_I0_O)        0.124     8.892 r  U_ClkDiv_1s/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     8.892    U_ClkDiv_1s/counter[5]
    SLICE_X58Y18         FDCE                                         r  U_ClkDiv_1s/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.508    14.849    U_ClkDiv_1s/CLK
    SLICE_X58Y18         FDCE                                         r  U_ClkDiv_1s/counter_reg[5]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X58Y18         FDCE (Setup_fdce_C_D)        0.031    15.119    U_ClkDiv_1s/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -8.892    
  -------------------------------------------------------------------
                         slack                                  6.227    

Slack (MET) :             6.235ns  (required time - arrival time)
  Source:                 U_ClkDiv_1s/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_1s/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 0.856ns (22.617%)  route 2.929ns (77.383%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    U_ClkDiv_1s/CLK
    SLICE_X58Y22         FDCE                                         r  U_ClkDiv_1s/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  U_ClkDiv_1s/counter_reg[21]/Q
                         net (fo=2, routed)           0.812     6.409    U_ClkDiv_1s/counter_reg_n_0_[21]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.533 r  U_ClkDiv_1s/counter[26]_i_5/O
                         net (fo=1, routed)           0.643     7.176    U_ClkDiv_1s/counter[26]_i_5_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I3_O)        0.124     7.300 r  U_ClkDiv_1s/counter[26]_i_2/O
                         net (fo=27, routed)          1.474     8.774    U_ClkDiv_1s/counter[26]_i_2_n_0
    SLICE_X58Y21         LUT4 (Prop_lut4_I0_O)        0.152     8.926 r  U_ClkDiv_1s/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     8.926    U_ClkDiv_1s/counter[19]
    SLICE_X58Y21         FDCE                                         r  U_ClkDiv_1s/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.847    U_ClkDiv_1s/CLK
    SLICE_X58Y21         FDCE                                         r  U_ClkDiv_1s/counter_reg[19]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X58Y21         FDCE (Setup_fdce_C_D)        0.075    15.161    U_ClkDiv_1s/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  6.235    

Slack (MET) :             6.241ns  (required time - arrival time)
  Source:                 U_ClkDiv_1s/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_1s/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.781ns  (logic 0.858ns (22.692%)  route 2.923ns (77.308%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    U_ClkDiv_1s/CLK
    SLICE_X58Y22         FDCE                                         r  U_ClkDiv_1s/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  U_ClkDiv_1s/counter_reg[21]/Q
                         net (fo=2, routed)           0.812     6.409    U_ClkDiv_1s/counter_reg_n_0_[21]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.533 r  U_ClkDiv_1s/counter[26]_i_5/O
                         net (fo=1, routed)           0.643     7.176    U_ClkDiv_1s/counter[26]_i_5_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I3_O)        0.124     7.300 r  U_ClkDiv_1s/counter[26]_i_2/O
                         net (fo=27, routed)          1.468     8.768    U_ClkDiv_1s/counter[26]_i_2_n_0
    SLICE_X58Y18         LUT4 (Prop_lut4_I0_O)        0.154     8.922 r  U_ClkDiv_1s/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     8.922    U_ClkDiv_1s/counter[7]
    SLICE_X58Y18         FDCE                                         r  U_ClkDiv_1s/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.508    14.849    U_ClkDiv_1s/CLK
    SLICE_X58Y18         FDCE                                         r  U_ClkDiv_1s/counter_reg[7]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X58Y18         FDCE (Setup_fdce_C_D)        0.075    15.163    U_ClkDiv_1s/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                  6.241    

Slack (MET) :             6.242ns  (required time - arrival time)
  Source:                 U_ClkDiv_1s/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_1s/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 0.856ns (22.660%)  route 2.922ns (77.340%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    U_ClkDiv_1s/CLK
    SLICE_X58Y22         FDCE                                         r  U_ClkDiv_1s/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  U_ClkDiv_1s/counter_reg[21]/Q
                         net (fo=2, routed)           0.812     6.409    U_ClkDiv_1s/counter_reg_n_0_[21]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.533 r  U_ClkDiv_1s/counter[26]_i_5/O
                         net (fo=1, routed)           0.643     7.176    U_ClkDiv_1s/counter[26]_i_5_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I3_O)        0.124     7.300 r  U_ClkDiv_1s/counter[26]_i_2/O
                         net (fo=27, routed)          1.467     8.767    U_ClkDiv_1s/counter[26]_i_2_n_0
    SLICE_X58Y21         LUT4 (Prop_lut4_I0_O)        0.152     8.919 r  U_ClkDiv_1s/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     8.919    U_ClkDiv_1s/counter[20]
    SLICE_X58Y21         FDCE                                         r  U_ClkDiv_1s/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.506    14.847    U_ClkDiv_1s/CLK
    SLICE_X58Y21         FDCE                                         r  U_ClkDiv_1s/counter_reg[20]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X58Y21         FDCE (Setup_fdce_C_D)        0.075    15.161    U_ClkDiv_1s/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -8.919    
  -------------------------------------------------------------------
                         slack                                  6.242    

Slack (MET) :             6.305ns  (required time - arrival time)
  Source:                 U_FndController/U_ClkDiv/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_ClkDiv/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 2.039ns (54.955%)  route 1.671ns (45.045%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.562     5.083    U_FndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X56Y17         FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  U_FndController/U_ClkDiv/counter_reg[1]/Q
                         net (fo=2, routed)           0.825     6.427    U_FndController/U_ClkDiv/counter_reg_n_0_[1]
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.083 r  U_FndController/U_ClkDiv/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.083    U_FndController/U_ClkDiv/counter0_carry_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  U_FndController/U_ClkDiv/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.197    U_FndController/U_ClkDiv/counter0_carry__0_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.311 r  U_FndController/U_ClkDiv/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.311    U_FndController/U_ClkDiv/counter0_carry__1_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.645 r  U_FndController/U_ClkDiv/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.846     8.491    U_FndController/U_ClkDiv/data0[14]
    SLICE_X56Y18         LUT5 (Prop_lut5_I4_O)        0.303     8.794 r  U_FndController/U_ClkDiv/counter[14]_i_1__0/O
                         net (fo=1, routed)           0.000     8.794    U_FndController/U_ClkDiv/counter[14]
    SLICE_X56Y18         FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.443    14.784    U_FndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X56Y18         FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[14]/C
                         clock pessimism              0.273    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X56Y18         FDCE (Setup_fdce_C_D)        0.077    15.099    U_FndController/U_ClkDiv/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -8.794    
  -------------------------------------------------------------------
                         slack                                  6.305    

Slack (MET) :             6.388ns  (required time - arrival time)
  Source:                 U_ClkDiv_1s/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_1s/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.828ns (23.081%)  route 2.759ns (76.919%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    U_ClkDiv_1s/CLK
    SLICE_X58Y22         FDCE                                         r  U_ClkDiv_1s/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  U_ClkDiv_1s/counter_reg[21]/Q
                         net (fo=2, routed)           0.812     6.409    U_ClkDiv_1s/counter_reg_n_0_[21]
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.533 r  U_ClkDiv_1s/counter[26]_i_5/O
                         net (fo=1, routed)           0.643     7.176    U_ClkDiv_1s/counter[26]_i_5_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I3_O)        0.124     7.300 r  U_ClkDiv_1s/counter[26]_i_2/O
                         net (fo=27, routed)          1.305     8.605    U_ClkDiv_1s/counter[26]_i_2_n_0
    SLICE_X58Y18         LUT4 (Prop_lut4_I0_O)        0.124     8.729 r  U_ClkDiv_1s/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.729    U_ClkDiv_1s/counter[1]
    SLICE_X58Y18         FDCE                                         r  U_ClkDiv_1s/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.508    14.849    U_ClkDiv_1s/CLK
    SLICE_X58Y18         FDCE                                         r  U_ClkDiv_1s/counter_reg[1]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X58Y18         FDCE (Setup_fdce_C_D)        0.029    15.117    U_ClkDiv_1s/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -8.729    
  -------------------------------------------------------------------
                         slack                                  6.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U_FndController/U_ClkDiv/r_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_ClkDiv/r_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.561     1.444    U_FndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X57Y18         FDRE                                         r  U_FndController/U_ClkDiv/r_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  U_FndController/U_ClkDiv/r_tick_reg/Q
                         net (fo=3, routed)           0.170     1.756    U_FndController/U_ClkDiv/CLK
    SLICE_X57Y18         LUT6 (Prop_lut6_I5_O)        0.045     1.801 r  U_FndController/U_ClkDiv/r_tick_i_1__0/O
                         net (fo=1, routed)           0.000     1.801    U_FndController/U_ClkDiv/r_tick_i_1__0_n_0
    SLICE_X57Y18         FDRE                                         r  U_FndController/U_ClkDiv/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.828     1.955    U_FndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X57Y18         FDRE                                         r  U_FndController/U_ClkDiv/r_tick_reg/C
                         clock pessimism             -0.511     1.444    
    SLICE_X57Y18         FDRE (Hold_fdre_C_D)         0.091     1.535    U_FndController/U_ClkDiv/r_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 U_FndController/U_ClkDiv/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_ClkDiv/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.254ns (49.071%)  route 0.264ns (50.929%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.561     1.444    U_FndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X56Y18         FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  U_FndController/U_ClkDiv/counter_reg[14]/Q
                         net (fo=2, routed)           0.150     1.759    U_FndController/U_ClkDiv/counter_reg_n_0_[14]
    SLICE_X54Y18         LUT4 (Prop_lut4_I2_O)        0.045     1.804 r  U_FndController/U_ClkDiv/counter[16]_i_4/O
                         net (fo=17, routed)          0.113     1.917    U_FndController/U_ClkDiv/counter[16]_i_4_n_0
    SLICE_X54Y18         LUT5 (Prop_lut5_I2_O)        0.045     1.962 r  U_FndController/U_ClkDiv/counter[13]_i_1__0/O
                         net (fo=1, routed)           0.000     1.962    U_FndController/U_ClkDiv/counter[13]
    SLICE_X54Y18         FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.828     1.955    U_FndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X54Y18         FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[13]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X54Y18         FDCE (Hold_fdce_C_D)         0.121     1.598    U_FndController/U_ClkDiv/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 U_ClkDiv_1s/r_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_1s/r_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.209ns (40.103%)  route 0.312ns (59.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.586     1.469    U_ClkDiv_1s/CLK
    SLICE_X60Y19         FDRE                                         r  U_ClkDiv_1s/r_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  U_ClkDiv_1s/r_tick_reg/Q
                         net (fo=8, routed)           0.312     1.945    U_ClkDiv_1s/r_tick_reg_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I4_O)        0.045     1.990 r  U_ClkDiv_1s/r_tick_i_1/O
                         net (fo=1, routed)           0.000     1.990    U_ClkDiv_1s/r_tick_i_1_n_0
    SLICE_X60Y19         FDRE                                         r  U_ClkDiv_1s/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.854     1.981    U_ClkDiv_1s/CLK
    SLICE_X60Y19         FDRE                                         r  U_ClkDiv_1s/r_tick_reg/C
                         clock pessimism             -0.512     1.469    
    SLICE_X60Y19         FDRE (Hold_fdre_C_D)         0.120     1.589    U_ClkDiv_1s/r_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 U_FndController/U_ClkDiv/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_ClkDiv/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.231ns (41.903%)  route 0.320ns (58.097%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.562     1.445    U_FndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X57Y17         FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  U_FndController/U_ClkDiv/counter_reg[7]/Q
                         net (fo=2, routed)           0.125     1.711    U_FndController/U_ClkDiv/counter_reg_n_0_[7]
    SLICE_X57Y17         LUT4 (Prop_lut4_I0_O)        0.045     1.756 r  U_FndController/U_ClkDiv/counter[16]_i_5/O
                         net (fo=17, routed)          0.196     1.951    U_FndController/U_ClkDiv/counter[16]_i_5_n_0
    SLICE_X56Y17         LUT5 (Prop_lut5_I3_O)        0.045     1.996 r  U_FndController/U_ClkDiv/counter[5]_i_1__2/O
                         net (fo=1, routed)           0.000     1.996    U_FndController/U_ClkDiv/counter[5]
    SLICE_X56Y17         FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.829     1.956    U_FndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X56Y17         FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[5]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X56Y17         FDCE (Hold_fdce_C_D)         0.121     1.579    U_FndController/U_ClkDiv/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 U_FndController/U_ClkDiv/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_ClkDiv/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.254ns (43.599%)  route 0.329ns (56.401%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.562     1.445    U_FndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X56Y17         FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  U_FndController/U_ClkDiv/counter_reg[5]/Q
                         net (fo=2, routed)           0.191     1.800    U_FndController/U_ClkDiv/counter_reg_n_0_[5]
    SLICE_X54Y17         LUT4 (Prop_lut4_I3_O)        0.045     1.845 r  U_FndController/U_ClkDiv/counter[16]_i_2/O
                         net (fo=17, routed)          0.137     1.983    U_FndController/U_ClkDiv/counter[16]_i_2_n_0
    SLICE_X54Y17         LUT5 (Prop_lut5_I0_O)        0.045     2.028 r  U_FndController/U_ClkDiv/counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     2.028    U_FndController/U_ClkDiv/counter[6]
    SLICE_X54Y17         FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.829     1.956    U_FndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X54Y17         FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[6]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X54Y17         FDCE (Hold_fdce_C_D)         0.121     1.599    U_FndController/U_ClkDiv/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 U_FndController/U_ClkDiv/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_ClkDiv/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.231ns (39.764%)  route 0.350ns (60.236%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.562     1.445    U_FndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X57Y17         FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  U_FndController/U_ClkDiv/counter_reg[7]/Q
                         net (fo=2, routed)           0.125     1.711    U_FndController/U_ClkDiv/counter_reg_n_0_[7]
    SLICE_X57Y17         LUT4 (Prop_lut4_I0_O)        0.045     1.756 r  U_FndController/U_ClkDiv/counter[16]_i_5/O
                         net (fo=17, routed)          0.225     1.981    U_FndController/U_ClkDiv/counter[16]_i_5_n_0
    SLICE_X54Y18         LUT5 (Prop_lut5_I3_O)        0.045     2.026 r  U_FndController/U_ClkDiv/counter[11]_i_1__0/O
                         net (fo=1, routed)           0.000     2.026    U_FndController/U_ClkDiv/counter[11]
    SLICE_X54Y18         FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.828     1.955    U_FndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X54Y18         FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[11]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X54Y18         FDCE (Hold_fdce_C_D)         0.120     1.597    U_FndController/U_ClkDiv/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 U_FndController/U_ClkDiv/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_ClkDiv/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.231ns (40.085%)  route 0.345ns (59.915%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.562     1.445    U_FndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X57Y17         FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  U_FndController/U_ClkDiv/counter_reg[7]/Q
                         net (fo=2, routed)           0.125     1.711    U_FndController/U_ClkDiv/counter_reg_n_0_[7]
    SLICE_X57Y17         LUT4 (Prop_lut4_I0_O)        0.045     1.756 r  U_FndController/U_ClkDiv/counter[16]_i_5/O
                         net (fo=17, routed)          0.221     1.976    U_FndController/U_ClkDiv/counter[16]_i_5_n_0
    SLICE_X56Y17         LUT5 (Prop_lut5_I3_O)        0.045     2.021 r  U_FndController/U_ClkDiv/counter[2]_i_1__2/O
                         net (fo=1, routed)           0.000     2.021    U_FndController/U_ClkDiv/counter[2]
    SLICE_X56Y17         FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.829     1.956    U_FndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X56Y17         FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[2]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X56Y17         FDCE (Hold_fdce_C_D)         0.121     1.579    U_FndController/U_ClkDiv/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 U_FndController/U_ClkDiv/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_ClkDiv/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.231ns (40.075%)  route 0.345ns (59.925%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.562     1.445    U_FndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X57Y17         FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  U_FndController/U_ClkDiv/counter_reg[7]/Q
                         net (fo=2, routed)           0.125     1.711    U_FndController/U_ClkDiv/counter_reg_n_0_[7]
    SLICE_X57Y17         LUT4 (Prop_lut4_I0_O)        0.045     1.756 r  U_FndController/U_ClkDiv/counter[16]_i_5/O
                         net (fo=17, routed)          0.221     1.977    U_FndController/U_ClkDiv/counter[16]_i_5_n_0
    SLICE_X56Y18         LUT5 (Prop_lut5_I3_O)        0.045     2.022 r  U_FndController/U_ClkDiv/counter[10]_i_1__0/O
                         net (fo=1, routed)           0.000     2.022    U_FndController/U_ClkDiv/counter[10]
    SLICE_X56Y18         FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.828     1.955    U_FndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X56Y18         FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[10]/C
                         clock pessimism             -0.497     1.458    
    SLICE_X56Y18         FDCE (Hold_fdce_C_D)         0.121     1.579    U_FndController/U_ClkDiv/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 U_ClkDiv_1s/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_1s/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.277ns (50.147%)  route 0.275ns (49.853%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.585     1.468    U_ClkDiv_1s/CLK
    SLICE_X58Y20         FDCE                                         r  U_ClkDiv_1s/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDCE (Prop_fdce_C_Q)         0.128     1.596 f  U_ClkDiv_1s/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.715    U_ClkDiv_1s/counter_reg_n_0_[15]
    SLICE_X58Y20         LUT5 (Prop_lut5_I0_O)        0.098     1.813 r  U_ClkDiv_1s/counter[26]_i_4/O
                         net (fo=27, routed)          0.156     1.969    U_ClkDiv_1s/counter[26]_i_4_n_0
    SLICE_X58Y20         LUT4 (Prop_lut4_I2_O)        0.051     2.020 r  U_ClkDiv_1s/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     2.020    U_ClkDiv_1s/counter[16]
    SLICE_X58Y20         FDCE                                         r  U_ClkDiv_1s/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.853     1.980    U_ClkDiv_1s/CLK
    SLICE_X58Y20         FDCE                                         r  U_ClkDiv_1s/counter_reg[16]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X58Y20         FDCE (Hold_fdce_C_D)         0.107     1.575    U_ClkDiv_1s/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 U_FndController/U_ClkDiv/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_ClkDiv/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.231ns (39.459%)  route 0.354ns (60.541%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.562     1.445    U_FndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X57Y17         FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  U_FndController/U_ClkDiv/counter_reg[7]/Q
                         net (fo=2, routed)           0.125     1.711    U_FndController/U_ClkDiv/counter_reg_n_0_[7]
    SLICE_X57Y17         LUT4 (Prop_lut4_I0_O)        0.045     1.756 r  U_FndController/U_ClkDiv/counter[16]_i_5/O
                         net (fo=17, routed)          0.230     1.986    U_FndController/U_ClkDiv/counter[16]_i_5_n_0
    SLICE_X56Y18         LUT5 (Prop_lut5_I3_O)        0.045     2.031 r  U_FndController/U_ClkDiv/counter[16]_i_1__0/O
                         net (fo=1, routed)           0.000     2.031    U_FndController/U_ClkDiv/counter[16]
    SLICE_X56Y18         FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.828     1.955    U_FndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X56Y18         FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[16]/C
                         clock pessimism             -0.497     1.458    
    SLICE_X56Y18         FDCE (Hold_fdce_C_D)         0.121     1.579    U_FndController/U_ClkDiv/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.451    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y19   U_ClkDiv_1s/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   U_ClkDiv_1s/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y19   U_ClkDiv_1s/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   U_ClkDiv_1s/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   U_ClkDiv_1s/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   U_ClkDiv_1s/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   U_ClkDiv_1s/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   U_ClkDiv_1s/counter_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   U_ClkDiv_1s/counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   U_ClkDiv_1s/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   U_ClkDiv_1s/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   U_ClkDiv_1s/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   U_ClkDiv_1s/counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   U_ClkDiv_1s/counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   U_ClkDiv_1s/counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   U_ClkDiv_1s/counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   U_ClkDiv_1s/counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   U_ClkDiv_1s/counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   U_ClkDiv_1s/counter_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   U_ClkDiv_1s/counter_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   U_ClkDiv_1s/counter_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   U_ClkDiv_1s/counter_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   U_ClkDiv_1s/counter_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   U_ClkDiv_1s/counter_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   U_ClkDiv_1s/counter_reg[26]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   U_FndController/U_ClkDiv/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   U_FndController/U_ClkDiv/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   U_FndController/U_ClkDiv/counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y17   U_FndController/U_ClkDiv/counter_reg[3]/C



