$date
	Mon Oct 14 16:59:36 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fulladder4_tb $end
$var wire 4 ! s [3:0] $end
$var wire 1 " c4 $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % c $end
$scope module zica $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % c $end
$var wire 4 ( s [3:0] $end
$var wire 1 " c4 $end
$var wire 3 ) aux_p1 [2:0] $end
$var wire 3 * aux_p [2:0] $end
$var wire 3 + aux_g1 [2:0] $end
$var wire 3 , aux_g [2:0] $end
$var wire 1 - aux_c3 $end
$var wire 1 . aux_c2 $end
$var wire 1 / aux_c1 $end
$var wire 1 0 aux_P3 $end
$var wire 3 1 aux_P [2:0] $end
$var wire 1 2 aux_G3 $end
$var wire 3 3 aux_G [2:0] $end
$scope module cla0 $end
$var wire 1 4 P $end
$var wire 1 % c $end
$var wire 3 5 g [2:0] $end
$var wire 3 6 p [2:0] $end
$var wire 1 / c1 $end
$var wire 1 7 G $end
$upscope $end
$scope module cla1 $end
$var wire 1 8 P $end
$var wire 3 9 g [2:0] $end
$var wire 3 : p [2:0] $end
$var wire 1 - c1 $end
$var wire 1 . c $end
$var wire 1 ; G $end
$upscope $end
$scope module cla2 $end
$var wire 1 0 P $end
$var wire 1 % c $end
$var wire 3 < g [2:0] $end
$var wire 3 = p [2:0] $end
$var wire 1 . c1 $end
$var wire 1 2 G $end
$upscope $end
$scope module fa0 $end
$var wire 1 > a $end
$var wire 1 ? b $end
$var wire 1 % c $end
$var wire 1 @ g $end
$var wire 1 A p $end
$var wire 1 B s $end
$upscope $end
$scope module fa1 $end
$var wire 1 C a $end
$var wire 1 D b $end
$var wire 1 / c $end
$var wire 1 E g $end
$var wire 1 F p $end
$var wire 1 G s $end
$upscope $end
$scope module fa2 $end
$var wire 1 H a $end
$var wire 1 I b $end
$var wire 1 . c $end
$var wire 1 J g $end
$var wire 1 K p $end
$var wire 1 L s $end
$upscope $end
$scope module fa3 $end
$var wire 1 M a $end
$var wire 1 N b $end
$var wire 1 - c $end
$var wire 1 O g $end
$var wire 1 P p $end
$var wire 1 Q s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0Q
0P
0O
0N
0M
1L
0K
0J
0I
0H
0G
0F
1E
1D
1C
0B
0A
0@
0?
0>
bz00 =
bz01 <
0;
bz00 :
bz00 9
08
17
bz00 6
bz10 5
04
bz01 3
02
bz00 1
00
0/
1.
0-
bz10 ,
bz00 +
bz00 *
bz00 )
b100 (
b10 '
b10 &
0%
b10 $
b10 #
0"
b100 !
$end
