// Seed: 1015506002
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire [-1 'h0 : 1 'd0] id_12;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    output uwire id_2,
    input tri1 id_3,
    input supply1 id_4,
    input uwire id_5
    , id_18,
    output wor id_6,
    output wor id_7,
    input tri id_8,
    input wor id_9,
    input wor id_10,
    input uwire id_11,
    input wire id_12,
    input tri id_13,
    input tri id_14,
    input wand id_15,
    input wire id_16
);
  assign id_2 = 1;
  logic [-1 : -1] id_19;
  always force id_19 = id_16;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_18,
      id_18,
      id_18,
      id_18,
      id_19,
      id_19,
      id_19,
      id_19
  );
endmodule
