git clone --depth 1 --no-tags https://github.com/gustavofcunha/d-flip-flop.git f:/verilog_sva_gh_scraper/data/full_repos/647389941
git clone --depth 1 --no-tags https://github.com/JayadityaVLSI/random_number.git f:/verilog_sva_gh_scraper/data/full_repos/647525481
git clone --depth 1 --no-tags https://github.com/UpendraSaiCH/100DaysOfVerilogRTL.git f:/verilog_sva_gh_scraper/data/full_repos/645735678
git clone --depth 1 --no-tags https://github.com/Spandanabandekar/ADLD.git f:/verilog_sva_gh_scraper/data/full_repos/642868593
git clone --depth 1 --no-tags https://github.com/hsj10/2022-Cryptographic_Engineering.git f:/verilog_sva_gh_scraper/data/full_repos/646400686
git clone --depth 1 --no-tags https://github.com/dila128/mors_code.git f:/verilog_sva_gh_scraper/data/full_repos/646505941
git clone --depth 1 --no-tags https://github.com/aqaPayam/MyHardwar.git f:/verilog_sva_gh_scraper/data/full_repos/648069876
git clone --depth 1 --no-tags https://github.com/Sinanmz/hardwar.git f:/verilog_sva_gh_scraper/data/full_repos/648078557
git clone --depth 1 --no-tags https://github.com/elahemrtz/Hardware203.git f:/verilog_sva_gh_scraper/data/full_repos/648072326
git clone --depth 1 --no-tags https://github.com/1920276cpe/HDL-Activity.git f:/verilog_sva_gh_scraper/data/full_repos/648191685
git clone --depth 1 --no-tags https://github.com/AlexLicuriceanu/structura-si-organizarea-calculatoarelor.git f:/verilog_sva_gh_scraper/data/full_repos/646916534
git clone --depth 1 --no-tags https://github.com/MotiR80/Computer-Architectur.git f:/verilog_sva_gh_scraper/data/full_repos/646931800
git clone --depth 1 --no-tags https://github.com/MarlonHenq/Verilog-HDLBits-solutions.git f:/verilog_sva_gh_scraper/data/full_repos/646923151
git clone --depth 1 --no-tags https://github.com/TheYash27/ROM.git f:/verilog_sva_gh_scraper/data/full_repos/647719115
git clone --depth 1 --no-tags https://github.com/Shikar7/VLSI-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/644966978
git clone --depth 1 --no-tags https://github.com/yang151-bit/Tang-Primer-20k-udp-loopback.git f:/verilog_sva_gh_scraper/data/full_repos/645385522
git clone --depth 1 --no-tags https://github.com/abdelrhmankadry/DMA.git f:/verilog_sva_gh_scraper/data/full_repos/645554876
git clone --depth 1 --no-tags https://github.com/TMaitri/ADLD.git f:/verilog_sva_gh_scraper/data/full_repos/642219762
git clone --depth 1 --no-tags https://github.com/xytyz/AES_128bit.git f:/verilog_sva_gh_scraper/data/full_repos/646242010
git clone --depth 1 --no-tags https://github.com/AditiPrasadz/FPGA-iCE40-Verilog-Project.git f:/verilog_sva_gh_scraper/data/full_repos/646266240
git clone --depth 1 --no-tags https://github.com/MujahidBilalOrakzai/Open_Source_COPHEE.git f:/verilog_sva_gh_scraper/data/full_repos/646229993
git clone --depth 1 --no-tags https://github.com/harish2238/16Bit_Radix-4-Two_Speed_Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/644779095
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Binary-to-7segment-Day-042-.git f:/verilog_sva_gh_scraper/data/full_repos/643597646
git clone --depth 1 --no-tags https://github.com/mannndrew/Synthesizable-Dynamic-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/644250817
git clone --depth 1 --no-tags https://github.com/avetisminasyan/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/644999253
git clone --depth 1 --no-tags https://github.com/eecsmap/iverilog_demo.git f:/verilog_sva_gh_scraper/data/full_repos/645065835
git clone --depth 1 --no-tags https://github.com/fhvlegenda/hui.git f:/verilog_sva_gh_scraper/data/full_repos/647271547
git clone --depth 1 --no-tags https://github.com/mohamedmorsi22/washing_machine_controller.git f:/verilog_sva_gh_scraper/data/full_repos/645373123
git clone --depth 1 --no-tags https://github.com/cepdnaclk/e17-4yp-os-initiated-cache-switching-to-minimize-performance-loss-in-context-switches.git f:/verilog_sva_gh_scraper/data/full_repos/643769220
git clone --depth 1 --no-tags https://github.com/pallavi2564/VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/645355854
git clone --depth 1 --no-tags https://github.com/suehara-tsuyoshi/le3hw.git f:/verilog_sva_gh_scraper/data/full_repos/644099122
git clone --depth 1 --no-tags https://github.com/8BitRobot/flappyblock.git f:/verilog_sva_gh_scraper/data/full_repos/644133978
git clone --depth 1 --no-tags https://github.com/kshitizt/ee209_trial.git f:/verilog_sva_gh_scraper/data/full_repos/645138153
git clone --depth 1 --no-tags https://github.com/amg-eng/Moore_FSM_Sequence_Detector.git f:/verilog_sva_gh_scraper/data/full_repos/645373000
git clone --depth 1 --no-tags https://github.com/AhmedHany1212/Pipelined-Mip-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/642691305
git clone --depth 1 --no-tags https://github.com/liamgoss/MIPS-32-Bit-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/642599838
git clone --depth 1 --no-tags https://github.com/AhmedHany1212/The-Advanced-Encryption-standard-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/642698568
git clone --depth 1 --no-tags https://github.com/Parisaa/LoByHW.git f:/verilog_sva_gh_scraper/data/full_repos/645726045
git clone --depth 1 --no-tags https://github.com/sasi-kiran123/wallace_multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/645881991
git clone --depth 1 --no-tags https://github.com/mohamed-mohamed-tarek/UART-ass11.git f:/verilog_sva_gh_scraper/data/full_repos/645503778
git clone --depth 1 --no-tags https://github.com/AlekseiIurkov/currentPID.git f:/verilog_sva_gh_scraper/data/full_repos/645529448
git clone --depth 1 --no-tags https://github.com/Meghanatedla/Y86-64_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/646085040
git clone --depth 1 --no-tags https://github.com/AdithiBhatta/IRIS-LABS-Efabless-Recs.git f:/verilog_sva_gh_scraper/data/full_repos/646118966
git clone --depth 1 --no-tags https://github.com/mohamed-mohamed-tarek/FSM_sequence-detecor.git f:/verilog_sva_gh_scraper/data/full_repos/645498450
git clone --depth 1 --no-tags https://github.com/lumusen0305/IDEA-encryptone.git f:/verilog_sva_gh_scraper/data/full_repos/643077110
git clone --depth 1 --no-tags https://github.com/johnsaber1/Design-UART-module-tx-rx-synthesis-in-design-compiler-main.git f:/verilog_sva_gh_scraper/data/full_repos/642733504
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Binary-to-2-s-Complement-Day-041-.git f:/verilog_sva_gh_scraper/data/full_repos/643287104
git clone --depth 1 --no-tags https://github.com/Daniel-Lamb/VerilogDesign.git f:/verilog_sva_gh_scraper/data/full_repos/646310117
git clone --depth 1 --no-tags https://github.com/sayoojkj/Verilog_seqdet.git f:/verilog_sva_gh_scraper/data/full_repos/646437714
git clone --depth 1 --no-tags https://github.com/salmanmunaf/cs552.git f:/verilog_sva_gh_scraper/data/full_repos/643796476
git clone --depth 1 --no-tags https://github.com/Sunnyhong0326/Logic-Design-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/643949049
git clone --depth 1 --no-tags https://github.com/TheYash27/voting_machine.git f:/verilog_sva_gh_scraper/data/full_repos/644696608
git clone --depth 1 --no-tags https://github.com/Dyumnin-Interns/interfaces-ddeviprsanna9876.git f:/verilog_sva_gh_scraper/data/full_repos/645211325
git clone --depth 1 --no-tags https://github.com/psychogenic/tt03p5_neptune_proportional_b.git f:/verilog_sva_gh_scraper/data/full_repos/648304396
git clone --depth 1 --no-tags https://github.com/UmangSharma5/PipeSeqProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/648613656
git clone --depth 1 --no-tags https://github.com/TheYash27/hex_keypad_scanner_encoder.git f:/verilog_sva_gh_scraper/data/full_repos/647604040
git clone --depth 1 --no-tags https://github.com/Bjorsvik98/Digital_Estimator_CBADC.git f:/verilog_sva_gh_scraper/data/full_repos/647190245
git clone --depth 1 --no-tags https://github.com/EthanW0901/axi_stream_insert_header.git f:/verilog_sva_gh_scraper/data/full_repos/648705472
git clone --depth 1 --no-tags https://github.com/EfelerGibi/Wishbone_VGA_controller.git f:/verilog_sva_gh_scraper/data/full_repos/648643962
git clone --depth 1 --no-tags https://github.com/piotrszczypior/adder-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/649060317
git clone --depth 1 --no-tags https://github.com/Mahan-Bayhaghi/verilog-branch-prediction.git f:/verilog_sva_gh_scraper/data/full_repos/648072273
git clone --depth 1 --no-tags https://github.com/retchart/lq-tot.git f:/verilog_sva_gh_scraper/data/full_repos/648032204
git clone --depth 1 --no-tags https://github.com/khofesh/fpga-icestick.git f:/verilog_sva_gh_scraper/data/full_repos/642414997
git clone --depth 1 --no-tags https://github.com/KhushiRT/ADLD.git f:/verilog_sva_gh_scraper/data/full_repos/642476987
git clone --depth 1 --no-tags https://github.com/AbhayDeshpande26/ADLD_Codes.git f:/verilog_sva_gh_scraper/data/full_repos/642383444
git clone --depth 1 --no-tags https://github.com/VarunSavadatti/VarunS.git f:/verilog_sva_gh_scraper/data/full_repos/642808096
git clone --depth 1 --no-tags https://github.com/Girka-Kirill/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/642288289
git clone --depth 1 --no-tags https://github.com/DavidDavidDavidDavidDavidDavidDavid/caravel_user_project_analog.git f:/verilog_sva_gh_scraper/data/full_repos/647340576
git clone --depth 1 --no-tags https://github.com/mustafagl/MorseCodeConverter.git f:/verilog_sva_gh_scraper/data/full_repos/646882853
git clone --depth 1 --no-tags https://github.com/89Mods/tt3p5-as1802.git f:/verilog_sva_gh_scraper/data/full_repos/645350902
git clone --depth 1 --no-tags https://github.com/TinyTapeout/tinytapeout-03p5.git f:/verilog_sva_gh_scraper/data/full_repos/642978395
git clone --depth 1 --no-tags https://github.com/Vk13io/SPI-controller.git f:/verilog_sva_gh_scraper/data/full_repos/646085107
git clone --depth 1 --no-tags https://github.com/aylinraste/Hardwar.git f:/verilog_sva_gh_scraper/data/full_repos/648070458
git clone --depth 1 --no-tags https://github.com/Negarbsh/Hardwar2023.git f:/verilog_sva_gh_scraper/data/full_repos/648070516
git clone --depth 1 --no-tags https://github.com/pariyahr/BranchPredictor.git f:/verilog_sva_gh_scraper/data/full_repos/648070554
git clone --depth 1 --no-tags https://github.com/Snehasanchekar/ADLD.git f:/verilog_sva_gh_scraper/data/full_repos/642835568
git clone --depth 1 --no-tags https://github.com/shivamkundan/ALU-and-RegFile.git f:/verilog_sva_gh_scraper/data/full_repos/642905070
git clone --depth 1 --no-tags https://github.com/marek-kuros/Project_UEC2_copy.git f:/verilog_sva_gh_scraper/data/full_repos/642864619
git clone --depth 1 --no-tags https://github.com/yennergonzalez/Proyecto-Electrico-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/642976215
git clone --depth 1 --no-tags https://github.com/clp510/chipyard_simple.git f:/verilog_sva_gh_scraper/data/full_repos/643158969
git clone --depth 1 --no-tags https://github.com/AhmedHany1212/ML-hardware-acceleration-network-SqueezNext.git f:/verilog_sva_gh_scraper/data/full_repos/643081063
git clone --depth 1 --no-tags https://github.com/SykpeWookal/PMSI.git f:/verilog_sva_gh_scraper/data/full_repos/649321884
git clone --depth 1 --no-tags https://github.com/malikshanaah1999/m_caravel.git f:/verilog_sva_gh_scraper/data/full_repos/646474547
git clone --depth 1 --no-tags https://github.com/cheshtapathak/Vedic-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/646154350
git clone --depth 1 --no-tags https://github.com/AkabJack/SemaforVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/649014952
git clone --depth 1 --no-tags https://github.com/mieeleaf/-string-.git f:/verilog_sva_gh_scraper/data/full_repos/643241446
git clone --depth 1 --no-tags https://github.com/Mariam-Taher409/Counter-to-be-implemented-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/644066327
git clone --depth 1 --no-tags https://github.com/Harsha-Jangamani/ADLD.git f:/verilog_sva_gh_scraper/data/full_repos/642338281
git clone --depth 1 --no-tags https://github.com/SimpleKidd/ping-pong.git f:/verilog_sva_gh_scraper/data/full_repos/644466039
git clone --depth 1 --no-tags https://github.com/RIT-CHAOS-SEC/DiCA.git f:/verilog_sva_gh_scraper/data/full_repos/644163061
git clone --depth 1 --no-tags https://github.com/mohamed-mohamed-tarek/DES-System-main.git f:/verilog_sva_gh_scraper/data/full_repos/645271594
git clone --depth 1 --no-tags https://github.com/Gagasii/EEE4120_Project.git f:/verilog_sva_gh_scraper/data/full_repos/645990378
git clone --depth 1 --no-tags https://github.com/NgoQuangHai19/Lab-LSI_Logic_Design.git f:/verilog_sva_gh_scraper/data/full_repos/646021375
git clone --depth 1 --no-tags https://github.com/TheYash27/clock_with_alarm.git f:/verilog_sva_gh_scraper/data/full_repos/645644483
git clone --depth 1 --no-tags https://github.com/vilakshan2996/8-bit-single-cycle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/645640413
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Full-Subtractor-Day-045-.git f:/verilog_sva_gh_scraper/data/full_repos/645446859
git clone --depth 1 --no-tags https://github.com/Xantherwin/FIR-Filter-Design-using-Distributed-Arithmetic.git f:/verilog_sva_gh_scraper/data/full_repos/645445606
git clone --depth 1 --no-tags https://github.com/swarup3457/100-days-of-RTL-coding-.git f:/verilog_sva_gh_scraper/data/full_repos/645419485
git clone --depth 1 --no-tags https://github.com/xyyangkun/risc_v_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/643625607
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Square-Generator-Day-043-.git f:/verilog_sva_gh_scraper/data/full_repos/644033447
