INFO: [VRFC 10-2263] Analyzing Verilog file "/media/user23/data/workspace/basys_exam/basys_exam.srcs/sources_1/new/exam01_combinational_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_structural
INFO: [VRFC 10-311] analyzing module half_adder_behavioral
INFO: [VRFC 10-311] analyzing module half_adder_dataflow
INFO: [VRFC 10-311] analyzing module full_adder_behavioral
INFO: [VRFC 10-311] analyzing module full_adder_structural
INFO: [VRFC 10-311] analyzing module full_adder_dataflow
INFO: [VRFC 10-311] analyzing module fadder_4bit_structural
INFO: [VRFC 10-311] analyzing module fadder_4bit_dataflow
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module encoder_4_2
INFO: [VRFC 10-311] analyzing module decoder_2_4
INFO: [VRFC 10-311] analyzing module mux_2_1
INFO: [VRFC 10-311] analyzing module mux_4_1
INFO: [VRFC 10-311] analyzing module mux_8_1
