MacroModel pin core_t_ctr_reg_reg[1]/CLK  149.10ps 149.10ps 149.10ps 149.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][25]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][22]/CLK  140.10ps 140.10ps 140.10ps 140.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][20]/CLK  149.60ps 149.60ps 149.60ps 149.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][23]/CLK  145.70ps 145.70ps 145.70ps 145.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][20]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][22]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][11]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][19]/CLK  148.50ps 148.50ps 148.50ps 148.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][23]/CLK  149.90ps 149.90ps 149.90ps 149.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][14]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[0]/CLK  146.90ps 146.90ps 146.90ps 146.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][27]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][16]/CLK  145.40ps 145.40ps 145.40ps 145.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][18]/CLK  147.30ps 147.30ps 147.30ps 147.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][10]/CLK  149.40ps 149.40ps 149.40ps 149.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][6]/CLK  146.20ps 146.20ps 146.20ps 146.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][30]/CLK  141.60ps 141.60ps 141.60ps 141.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][21]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][13]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][15]/CLK  149.40ps 149.40ps 149.40ps 149.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][21]/CLK  146.70ps 146.70ps 146.70ps 146.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][25]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][26]/CLK  148.00ps 148.00ps 148.00ps 148.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][12]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][8]/CLK  147.10ps 147.10ps 147.10ps 147.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][0]/CLK  142.40ps 142.40ps 142.40ps 142.40ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[5]/CLK  139.70ps 139.70ps 139.70ps 139.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][9]/CLK  149.20ps 149.20ps 149.20ps 149.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][2]/CLK  142.60ps 142.60ps 142.60ps 142.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][26]/CLK  145.90ps 145.90ps 145.90ps 145.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][8]/CLK  145.10ps 145.10ps 145.10ps 145.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][1]/CLK  145.60ps 145.60ps 145.60ps 145.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][29]/CLK  145.00ps 145.00ps 145.00ps 145.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][1]/CLK  145.90ps 145.90ps 145.90ps 145.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][27]/CLK  149.50ps 149.50ps 149.50ps 149.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][2]/CLK  144.50ps 144.50ps 144.50ps 144.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][17]/CLK  149.10ps 149.10ps 149.10ps 149.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][3]/CLK  142.90ps 142.90ps 142.90ps 142.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][7]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][3]/CLK  143.70ps 143.70ps 143.70ps 143.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][24]/CLK  143.00ps 143.00ps 143.00ps 143.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][24]/CLK  148.00ps 148.00ps 148.00ps 148.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][3]/CLK  139.50ps 139.50ps 139.50ps 139.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][29]/CLK  146.10ps 146.10ps 146.10ps 146.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][4]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][1]/CLK  143.90ps 143.90ps 143.90ps 143.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][8]/CLK  144.50ps 144.50ps 144.50ps 144.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][4]/CLK  143.80ps 143.80ps 143.80ps 143.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][7]/CLK  142.70ps 142.70ps 142.70ps 142.70ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[2]/CLK  146.80ps 146.80ps 146.80ps 146.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][19]/CLK  148.80ps 148.80ps 148.80ps 148.80ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[4]/CLK  146.00ps 146.00ps 146.00ps 146.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][7]/CLK  142.60ps 142.60ps 142.60ps 142.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][13]/CLK  149.30ps 149.30ps 149.30ps 149.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][28]/CLK  142.50ps 142.50ps 142.50ps 142.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][5]/CLK  139.90ps 139.90ps 139.90ps 139.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][17]/CLK  147.60ps 147.60ps 147.60ps 147.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][0]/CLK  145.60ps 145.60ps 145.60ps 145.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][30]/CLK  142.00ps 142.00ps 142.00ps 142.00ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[3]/CLK  144.10ps 144.10ps 144.10ps 144.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][18]/CLK  139.70ps 139.70ps 139.70ps 139.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][9]/CLK  142.70ps 142.70ps 142.70ps 142.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][2]/CLK  140.30ps 140.30ps 140.30ps 140.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][1]/CLK  144.60ps 144.60ps 144.60ps 144.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][28]/CLK  137.80ps 137.80ps 137.80ps 137.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][4]/CLK  137.90ps 137.90ps 137.90ps 137.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][12]/CLK  145.40ps 145.40ps 145.40ps 145.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][12]/CLK  144.60ps 144.60ps 144.60ps 144.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][5]/CLK  140.30ps 140.30ps 140.30ps 140.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][2]/CLK  136.80ps 136.80ps 136.80ps 136.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][8]/CLK  126.20ps 126.20ps 126.20ps 126.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][5]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][9]/CLK  136.50ps 136.50ps 136.50ps 136.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][6]/CLK  135.00ps 135.00ps 135.00ps 135.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][16]/CLK  136.90ps 136.90ps 136.90ps 136.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][12]/CLK  144.00ps 144.00ps 144.00ps 144.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][10]/CLK  136.70ps 136.70ps 136.70ps 136.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][11]/CLK  138.20ps 138.20ps 138.20ps 138.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][14]/CLK  136.40ps 136.40ps 136.40ps 136.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][11]/CLK  124.20ps 124.20ps 124.20ps 124.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][15]/CLK  133.90ps 133.90ps 133.90ps 133.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][14]/CLK  134.40ps 134.40ps 134.40ps 134.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][11]/CLK  123.40ps 123.40ps 123.40ps 123.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][6]/CLK  136.30ps 136.30ps 136.30ps 136.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][14]/CLK  133.60ps 133.60ps 133.60ps 133.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][4]/CLK  138.40ps 138.40ps 138.40ps 138.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][6]/CLK  132.80ps 132.80ps 132.80ps 132.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][3]/CLK  135.20ps 135.20ps 135.20ps 135.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][10]/CLK  138.40ps 138.40ps 138.40ps 138.40ps 0pf view_tc
MacroModel pin core_e_reg_reg[3]/CLK  58.80ps 58.80ps 58.80ps 58.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][31]/CLK  132.50ps 132.50ps 132.50ps 132.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][17]/CLK  134.50ps 134.50ps 134.50ps 134.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][13]/CLK  136.70ps 136.70ps 136.70ps 136.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][17]/CLK  135.60ps 135.60ps 135.60ps 135.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][16]/CLK  126.50ps 126.50ps 126.50ps 126.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][31]/CLK  127.00ps 127.00ps 127.00ps 127.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][15]/CLK  125.50ps 125.50ps 125.50ps 125.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][13]/CLK  137.30ps 137.30ps 137.30ps 137.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][16]/CLK  127.10ps 127.10ps 127.10ps 127.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][10]/CLK  131.60ps 131.60ps 131.60ps 131.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][5]/CLK  128.90ps 128.90ps 128.90ps 128.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][20]/CLK  115.40ps 115.40ps 115.40ps 115.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][15]/CLK  127.70ps 127.70ps 127.70ps 127.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][0]/CLK  124.20ps 124.20ps 124.20ps 124.20ps 0pf view_tc
MacroModel pin core_e_reg_reg[1]/CLK  92.60ps 92.60ps 92.60ps 92.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][7]/CLK  114.40ps 114.40ps 114.40ps 114.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][0]/CLK  125.40ps 125.40ps 125.40ps 125.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][22]/CLK  106.10ps 106.10ps 106.10ps 106.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][25]/CLK  112.20ps 112.20ps 112.20ps 112.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][21]/CLK  129.80ps 129.80ps 129.80ps 129.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][22]/CLK  108.10ps 108.10ps 108.10ps 108.10ps 0pf view_tc
MacroModel pin core_e_reg_reg[12]/CLK  18.70ps 18.70ps 18.70ps 18.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][19]/CLK  113.00ps 113.00ps 113.00ps 113.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][19]/CLK  114.30ps 114.30ps 114.30ps 114.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][9]/CLK  108.20ps 108.20ps 108.20ps 108.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][20]/CLK  113.10ps 113.10ps 113.10ps 113.10ps 0pf view_tc
MacroModel pin core_e_reg_reg[9]/CLK  25.20ps 25.20ps 25.20ps 25.20ps 0pf view_tc
MacroModel pin core_e_reg_reg[6]/CLK  47.60ps 47.60ps 47.60ps 47.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][18]/CLK  115.90ps 115.90ps 115.90ps 115.90ps 0pf view_tc
MacroModel pin core_e_reg_reg[10]/CLK  27.70ps 27.70ps 27.70ps 27.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][18]/CLK  124.40ps 124.40ps 124.40ps 124.40ps 0pf view_tc
MacroModel pin core_e_reg_reg[8]/CLK  26.80ps 26.80ps 26.80ps 26.80ps 0pf view_tc
MacroModel pin core_e_reg_reg[7]/CLK  39.10ps 39.10ps 39.10ps 39.10ps 0pf view_tc
MacroModel pin core_e_reg_reg[5]/CLK  47.70ps 47.70ps 47.70ps 47.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][23]/CLK  103.60ps 103.60ps 103.60ps 103.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][26]/CLK  103.20ps 103.20ps 103.20ps 103.20ps 0pf view_tc
MacroModel pin core_e_reg_reg[13]/CLK  10.60ps 10.60ps 10.60ps 10.60ps 0pf view_tc
