// Seed: 4140897270
module module_0 (
    input wand id_0,
    input tri0 id_1,
    input uwire id_2,
    output tri id_3,
    input tri0 id_4,
    input supply0 id_5,
    input wire id_6,
    output uwire id_7,
    input tri0 id_8,
    output wor id_9,
    input tri0 id_10,
    input uwire module_0,
    output tri1 id_12,
    input supply0 id_13,
    input wire id_14,
    input wand id_15,
    output supply0 id_16,
    output supply1 id_17
);
  wire id_19;
  wire id_20;
  wire id_21;
  wand id_22, id_23, id_24;
  assign id_21 = id_21;
  final begin : LABEL_0
    if (id_1) begin : LABEL_0
      id_22 = id_4;
    end
  end
endmodule
module module_1 (
    input tri id_0,
    output wire id_1,
    output uwire id_2,
    input wor id_3,
    output tri1 id_4,
    output supply0 id_5,
    input tri0 id_6,
    input tri0 id_7,
    output wand id_8
    , id_29,
    input tri0 id_9,
    input tri0 id_10,
    output tri0 id_11,
    output wor id_12,
    input wand id_13,
    input tri0 id_14,
    output wire id_15,
    input wor id_16,
    input wor id_17,
    output wand id_18,
    input tri1 id_19,
    input wand id_20,
    output tri0 id_21,
    input wand id_22,
    output tri id_23,
    output wire id_24,
    input uwire id_25,
    input wor id_26,
    output uwire id_27
);
  assign id_15 = id_16 - 1;
  module_0 modCall_1 (
      id_0,
      id_17,
      id_26,
      id_27,
      id_14,
      id_6,
      id_3,
      id_8,
      id_22,
      id_8,
      id_0,
      id_13,
      id_5,
      id_14,
      id_14,
      id_25,
      id_21,
      id_12
  );
  assign modCall_1.type_3 = 0;
endmodule
