Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Feb  6 16:35:21 2019
| Host         : LAPTOP-HRAQ4RRP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file AudioGen_timing_summary_routed.rpt -rpx AudioGen_timing_summary_routed.rpx -warn_on_violation
| Design       : AudioGen
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 37 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 95 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     91.282        0.000                      0                  103        0.054        0.000                      0                  103        2.344        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clkWiz/inst/clk_in1   {0.000 48.828}     97.656          10.240          
  clk_out1_clk_wiz_0  {0.000 48.828}     97.656          10.240          
  clkfbout_clk_wiz_0  {0.000 48.828}     97.656          10.240          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkWiz/inst/clk_in1                                                                                                                                                     2.344        0.000                       0                     1  
  clk_out1_clk_wiz_0       91.282        0.000                      0                  103        0.054        0.000                      0                  103       48.328        0.000                       0                    47  
  clkfbout_clk_wiz_0                                                                                                                                                    2.344        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkWiz/inst/clk_in1
  To Clock:  clkWiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.344ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkWiz/inst/clk_in1
Waveform(ns):       { 0.000 48.828 }
Period(ns):         97.656
Sources:            { clkWiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         97.656      96.407     MMCME2_ADV_X1Y0  clkWiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       97.656      2.344      MMCME2_ADV_X1Y0  clkWiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        48.828      38.828     MMCME2_ADV_X1Y0  clkWiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        48.828      38.828     MMCME2_ADV_X1Y0  clkWiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        48.828      38.828     MMCME2_ADV_X1Y0  clkWiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        48.828      38.828     MMCME2_ADV_X1Y0  clkWiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       91.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.328ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.282ns  (required time - arrival time)
  Source:                 ROMSel/prescaler_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@48.828ns period=97.656ns})
  Destination:            ROMSel/addTemp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@48.828ns period=97.656ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            97.656ns  (clk_out1_clk_wiz_0 rise@97.656ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.720ns  (logic 1.395ns (24.389%)  route 4.325ns (75.611%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.652ns = ( 102.308 - 97.656 ) 
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.445ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.887ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.575     1.575    clkWiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.663 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.325    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.421 r  clkWiz/inst/clkout1_buf/O
                         net (fo=45, routed)          1.558     4.979    ROMSel/clk_out1
    SLICE_X10Y99         FDRE                                         r  ROMSel/prescaler_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.518     5.497 f  ROMSel/prescaler_reg[14]/Q
                         net (fo=2, routed)           1.419     6.916    ROMSel/prescaler_reg[14]
    SLICE_X11Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.040 r  ROMSel/prescaler1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.040    ROMSel/prescaler1_carry_i_3_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.441 r  ROMSel/prescaler1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.441    ROMSel/prescaler1_carry_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  ROMSel/prescaler1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.555    ROMSel/prescaler1_carry__0_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  ROMSel/prescaler1_carry__1/CO[3]
                         net (fo=2, routed)           1.316     8.985    ROMSel/prescaler1
    SLICE_X9Y97          LUT1 (Prop_lut1_I0_O)        0.124     9.109 r  ROMSel/prescaler[0]_i_1/O
                         net (fo=45, routed)          1.590    10.698    ROMSel/prescaler[0]_i_1_n_0
    SLICE_X8Y96          FDRE                                         r  ROMSel/addTemp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     97.656    97.656 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    97.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.457    99.113    clkWiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    99.196 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   100.777    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.868 r  clkWiz/inst/clkout1_buf/O
                         net (fo=45, routed)          1.440   102.308    ROMSel/clk_out1
    SLICE_X8Y96          FDRE                                         r  ROMSel/addTemp_reg[0]/C
                         clock pessimism              0.287   102.595    
                         clock uncertainty           -0.445   102.150    
    SLICE_X8Y96          FDRE (Setup_fdre_C_CE)      -0.169   101.981    ROMSel/addTemp_reg[0]
  -------------------------------------------------------------------
                         required time                        101.981    
                         arrival time                         -10.698    
  -------------------------------------------------------------------
                         slack                                 91.282    

Slack (MET) :             91.282ns  (required time - arrival time)
  Source:                 ROMSel/prescaler_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@48.828ns period=97.656ns})
  Destination:            ROMSel/addTemp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@48.828ns period=97.656ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            97.656ns  (clk_out1_clk_wiz_0 rise@97.656ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.720ns  (logic 1.395ns (24.389%)  route 4.325ns (75.611%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.652ns = ( 102.308 - 97.656 ) 
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.445ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.887ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.575     1.575    clkWiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.663 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.325    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.421 r  clkWiz/inst/clkout1_buf/O
                         net (fo=45, routed)          1.558     4.979    ROMSel/clk_out1
    SLICE_X10Y99         FDRE                                         r  ROMSel/prescaler_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.518     5.497 f  ROMSel/prescaler_reg[14]/Q
                         net (fo=2, routed)           1.419     6.916    ROMSel/prescaler_reg[14]
    SLICE_X11Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.040 r  ROMSel/prescaler1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.040    ROMSel/prescaler1_carry_i_3_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.441 r  ROMSel/prescaler1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.441    ROMSel/prescaler1_carry_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  ROMSel/prescaler1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.555    ROMSel/prescaler1_carry__0_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  ROMSel/prescaler1_carry__1/CO[3]
                         net (fo=2, routed)           1.316     8.985    ROMSel/prescaler1
    SLICE_X9Y97          LUT1 (Prop_lut1_I0_O)        0.124     9.109 r  ROMSel/prescaler[0]_i_1/O
                         net (fo=45, routed)          1.590    10.698    ROMSel/prescaler[0]_i_1_n_0
    SLICE_X8Y96          FDRE                                         r  ROMSel/addTemp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     97.656    97.656 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    97.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.457    99.113    clkWiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    99.196 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   100.777    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.868 r  clkWiz/inst/clkout1_buf/O
                         net (fo=45, routed)          1.440   102.308    ROMSel/clk_out1
    SLICE_X8Y96          FDRE                                         r  ROMSel/addTemp_reg[1]/C
                         clock pessimism              0.287   102.595    
                         clock uncertainty           -0.445   102.150    
    SLICE_X8Y96          FDRE (Setup_fdre_C_CE)      -0.169   101.981    ROMSel/addTemp_reg[1]
  -------------------------------------------------------------------
                         required time                        101.981    
                         arrival time                         -10.698    
  -------------------------------------------------------------------
                         slack                                 91.282    

Slack (MET) :             91.282ns  (required time - arrival time)
  Source:                 ROMSel/prescaler_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@48.828ns period=97.656ns})
  Destination:            ROMSel/addTemp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@48.828ns period=97.656ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            97.656ns  (clk_out1_clk_wiz_0 rise@97.656ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.720ns  (logic 1.395ns (24.389%)  route 4.325ns (75.611%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.652ns = ( 102.308 - 97.656 ) 
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.445ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.887ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.575     1.575    clkWiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.663 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.325    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.421 r  clkWiz/inst/clkout1_buf/O
                         net (fo=45, routed)          1.558     4.979    ROMSel/clk_out1
    SLICE_X10Y99         FDRE                                         r  ROMSel/prescaler_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.518     5.497 f  ROMSel/prescaler_reg[14]/Q
                         net (fo=2, routed)           1.419     6.916    ROMSel/prescaler_reg[14]
    SLICE_X11Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.040 r  ROMSel/prescaler1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.040    ROMSel/prescaler1_carry_i_3_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.441 r  ROMSel/prescaler1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.441    ROMSel/prescaler1_carry_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  ROMSel/prescaler1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.555    ROMSel/prescaler1_carry__0_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  ROMSel/prescaler1_carry__1/CO[3]
                         net (fo=2, routed)           1.316     8.985    ROMSel/prescaler1
    SLICE_X9Y97          LUT1 (Prop_lut1_I0_O)        0.124     9.109 r  ROMSel/prescaler[0]_i_1/O
                         net (fo=45, routed)          1.590    10.698    ROMSel/prescaler[0]_i_1_n_0
    SLICE_X8Y96          FDRE                                         r  ROMSel/addTemp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     97.656    97.656 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    97.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.457    99.113    clkWiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    99.196 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   100.777    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.868 r  clkWiz/inst/clkout1_buf/O
                         net (fo=45, routed)          1.440   102.308    ROMSel/clk_out1
    SLICE_X8Y96          FDRE                                         r  ROMSel/addTemp_reg[2]/C
                         clock pessimism              0.287   102.595    
                         clock uncertainty           -0.445   102.150    
    SLICE_X8Y96          FDRE (Setup_fdre_C_CE)      -0.169   101.981    ROMSel/addTemp_reg[2]
  -------------------------------------------------------------------
                         required time                        101.981    
                         arrival time                         -10.698    
  -------------------------------------------------------------------
                         slack                                 91.282    

Slack (MET) :             91.282ns  (required time - arrival time)
  Source:                 ROMSel/prescaler_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@48.828ns period=97.656ns})
  Destination:            ROMSel/addTemp_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@48.828ns period=97.656ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            97.656ns  (clk_out1_clk_wiz_0 rise@97.656ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.720ns  (logic 1.395ns (24.389%)  route 4.325ns (75.611%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.652ns = ( 102.308 - 97.656 ) 
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.445ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.887ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.575     1.575    clkWiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.663 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.325    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.421 r  clkWiz/inst/clkout1_buf/O
                         net (fo=45, routed)          1.558     4.979    ROMSel/clk_out1
    SLICE_X10Y99         FDRE                                         r  ROMSel/prescaler_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.518     5.497 f  ROMSel/prescaler_reg[14]/Q
                         net (fo=2, routed)           1.419     6.916    ROMSel/prescaler_reg[14]
    SLICE_X11Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.040 r  ROMSel/prescaler1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.040    ROMSel/prescaler1_carry_i_3_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.441 r  ROMSel/prescaler1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.441    ROMSel/prescaler1_carry_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  ROMSel/prescaler1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.555    ROMSel/prescaler1_carry__0_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  ROMSel/prescaler1_carry__1/CO[3]
                         net (fo=2, routed)           1.316     8.985    ROMSel/prescaler1
    SLICE_X9Y97          LUT1 (Prop_lut1_I0_O)        0.124     9.109 r  ROMSel/prescaler[0]_i_1/O
                         net (fo=45, routed)          1.590    10.698    ROMSel/prescaler[0]_i_1_n_0
    SLICE_X8Y96          FDRE                                         r  ROMSel/addTemp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     97.656    97.656 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    97.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.457    99.113    clkWiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    99.196 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   100.777    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.868 r  clkWiz/inst/clkout1_buf/O
                         net (fo=45, routed)          1.440   102.308    ROMSel/clk_out1
    SLICE_X8Y96          FDRE                                         r  ROMSel/addTemp_reg[3]/C
                         clock pessimism              0.287   102.595    
                         clock uncertainty           -0.445   102.150    
    SLICE_X8Y96          FDRE (Setup_fdre_C_CE)      -0.169   101.981    ROMSel/addTemp_reg[3]
  -------------------------------------------------------------------
                         required time                        101.981    
                         arrival time                         -10.698    
  -------------------------------------------------------------------
                         slack                                 91.282    

Slack (MET) :             91.423ns  (required time - arrival time)
  Source:                 ROMSel/prescaler_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@48.828ns period=97.656ns})
  Destination:            ROMSel/addTemp_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@48.828ns period=97.656ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            97.656ns  (clk_out1_clk_wiz_0 rise@97.656ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.580ns  (logic 1.395ns (25.001%)  route 4.185ns (74.999%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.653ns = ( 102.309 - 97.656 ) 
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.445ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.887ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.575     1.575    clkWiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.663 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.325    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.421 r  clkWiz/inst/clkout1_buf/O
                         net (fo=45, routed)          1.558     4.979    ROMSel/clk_out1
    SLICE_X10Y99         FDRE                                         r  ROMSel/prescaler_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.518     5.497 f  ROMSel/prescaler_reg[14]/Q
                         net (fo=2, routed)           1.419     6.916    ROMSel/prescaler_reg[14]
    SLICE_X11Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.040 r  ROMSel/prescaler1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.040    ROMSel/prescaler1_carry_i_3_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.441 r  ROMSel/prescaler1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.441    ROMSel/prescaler1_carry_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  ROMSel/prescaler1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.555    ROMSel/prescaler1_carry__0_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  ROMSel/prescaler1_carry__1/CO[3]
                         net (fo=2, routed)           1.316     8.985    ROMSel/prescaler1
    SLICE_X9Y97          LUT1 (Prop_lut1_I0_O)        0.124     9.109 r  ROMSel/prescaler[0]_i_1/O
                         net (fo=45, routed)          1.450    10.559    ROMSel/prescaler[0]_i_1_n_0
    SLICE_X8Y97          FDRE                                         r  ROMSel/addTemp_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     97.656    97.656 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    97.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.457    99.113    clkWiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    99.196 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   100.777    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.868 r  clkWiz/inst/clkout1_buf/O
                         net (fo=45, routed)          1.441   102.309    ROMSel/clk_out1
    SLICE_X8Y97          FDRE                                         r  ROMSel/addTemp_reg[4]/C
                         clock pessimism              0.287   102.596    
                         clock uncertainty           -0.445   102.151    
    SLICE_X8Y97          FDRE (Setup_fdre_C_CE)      -0.169   101.982    ROMSel/addTemp_reg[4]
  -------------------------------------------------------------------
                         required time                        101.982    
                         arrival time                         -10.559    
  -------------------------------------------------------------------
                         slack                                 91.423    

Slack (MET) :             91.423ns  (required time - arrival time)
  Source:                 ROMSel/prescaler_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@48.828ns period=97.656ns})
  Destination:            ROMSel/addTemp_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@48.828ns period=97.656ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            97.656ns  (clk_out1_clk_wiz_0 rise@97.656ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.580ns  (logic 1.395ns (25.001%)  route 4.185ns (74.999%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.653ns = ( 102.309 - 97.656 ) 
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.445ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.887ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.575     1.575    clkWiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.663 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.325    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.421 r  clkWiz/inst/clkout1_buf/O
                         net (fo=45, routed)          1.558     4.979    ROMSel/clk_out1
    SLICE_X10Y99         FDRE                                         r  ROMSel/prescaler_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.518     5.497 f  ROMSel/prescaler_reg[14]/Q
                         net (fo=2, routed)           1.419     6.916    ROMSel/prescaler_reg[14]
    SLICE_X11Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.040 r  ROMSel/prescaler1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.040    ROMSel/prescaler1_carry_i_3_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.441 r  ROMSel/prescaler1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.441    ROMSel/prescaler1_carry_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  ROMSel/prescaler1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.555    ROMSel/prescaler1_carry__0_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  ROMSel/prescaler1_carry__1/CO[3]
                         net (fo=2, routed)           1.316     8.985    ROMSel/prescaler1
    SLICE_X9Y97          LUT1 (Prop_lut1_I0_O)        0.124     9.109 r  ROMSel/prescaler[0]_i_1/O
                         net (fo=45, routed)          1.450    10.559    ROMSel/prescaler[0]_i_1_n_0
    SLICE_X8Y97          FDRE                                         r  ROMSel/addTemp_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     97.656    97.656 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    97.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.457    99.113    clkWiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    99.196 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   100.777    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.868 r  clkWiz/inst/clkout1_buf/O
                         net (fo=45, routed)          1.441   102.309    ROMSel/clk_out1
    SLICE_X8Y97          FDRE                                         r  ROMSel/addTemp_reg[5]/C
                         clock pessimism              0.287   102.596    
                         clock uncertainty           -0.445   102.151    
    SLICE_X8Y97          FDRE (Setup_fdre_C_CE)      -0.169   101.982    ROMSel/addTemp_reg[5]
  -------------------------------------------------------------------
                         required time                        101.982    
                         arrival time                         -10.559    
  -------------------------------------------------------------------
                         slack                                 91.423    

Slack (MET) :             91.423ns  (required time - arrival time)
  Source:                 ROMSel/prescaler_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@48.828ns period=97.656ns})
  Destination:            ROMSel/addTemp_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@48.828ns period=97.656ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            97.656ns  (clk_out1_clk_wiz_0 rise@97.656ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.580ns  (logic 1.395ns (25.001%)  route 4.185ns (74.999%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.653ns = ( 102.309 - 97.656 ) 
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.445ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.887ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.575     1.575    clkWiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.663 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.325    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.421 r  clkWiz/inst/clkout1_buf/O
                         net (fo=45, routed)          1.558     4.979    ROMSel/clk_out1
    SLICE_X10Y99         FDRE                                         r  ROMSel/prescaler_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.518     5.497 f  ROMSel/prescaler_reg[14]/Q
                         net (fo=2, routed)           1.419     6.916    ROMSel/prescaler_reg[14]
    SLICE_X11Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.040 r  ROMSel/prescaler1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.040    ROMSel/prescaler1_carry_i_3_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.441 r  ROMSel/prescaler1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.441    ROMSel/prescaler1_carry_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  ROMSel/prescaler1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.555    ROMSel/prescaler1_carry__0_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  ROMSel/prescaler1_carry__1/CO[3]
                         net (fo=2, routed)           1.316     8.985    ROMSel/prescaler1
    SLICE_X9Y97          LUT1 (Prop_lut1_I0_O)        0.124     9.109 r  ROMSel/prescaler[0]_i_1/O
                         net (fo=45, routed)          1.450    10.559    ROMSel/prescaler[0]_i_1_n_0
    SLICE_X8Y97          FDRE                                         r  ROMSel/addTemp_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     97.656    97.656 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    97.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.457    99.113    clkWiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    99.196 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   100.777    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.868 r  clkWiz/inst/clkout1_buf/O
                         net (fo=45, routed)          1.441   102.309    ROMSel/clk_out1
    SLICE_X8Y97          FDRE                                         r  ROMSel/addTemp_reg[6]/C
                         clock pessimism              0.287   102.596    
                         clock uncertainty           -0.445   102.151    
    SLICE_X8Y97          FDRE (Setup_fdre_C_CE)      -0.169   101.982    ROMSel/addTemp_reg[6]
  -------------------------------------------------------------------
                         required time                        101.982    
                         arrival time                         -10.559    
  -------------------------------------------------------------------
                         slack                                 91.423    

Slack (MET) :             91.423ns  (required time - arrival time)
  Source:                 ROMSel/prescaler_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@48.828ns period=97.656ns})
  Destination:            ROMSel/addTemp_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@48.828ns period=97.656ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            97.656ns  (clk_out1_clk_wiz_0 rise@97.656ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.580ns  (logic 1.395ns (25.001%)  route 4.185ns (74.999%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.653ns = ( 102.309 - 97.656 ) 
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.445ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.887ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.575     1.575    clkWiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.663 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.325    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.421 r  clkWiz/inst/clkout1_buf/O
                         net (fo=45, routed)          1.558     4.979    ROMSel/clk_out1
    SLICE_X10Y99         FDRE                                         r  ROMSel/prescaler_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.518     5.497 f  ROMSel/prescaler_reg[14]/Q
                         net (fo=2, routed)           1.419     6.916    ROMSel/prescaler_reg[14]
    SLICE_X11Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.040 r  ROMSel/prescaler1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.040    ROMSel/prescaler1_carry_i_3_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.441 r  ROMSel/prescaler1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.441    ROMSel/prescaler1_carry_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  ROMSel/prescaler1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.555    ROMSel/prescaler1_carry__0_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  ROMSel/prescaler1_carry__1/CO[3]
                         net (fo=2, routed)           1.316     8.985    ROMSel/prescaler1
    SLICE_X9Y97          LUT1 (Prop_lut1_I0_O)        0.124     9.109 r  ROMSel/prescaler[0]_i_1/O
                         net (fo=45, routed)          1.450    10.559    ROMSel/prescaler[0]_i_1_n_0
    SLICE_X8Y97          FDRE                                         r  ROMSel/addTemp_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     97.656    97.656 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    97.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.457    99.113    clkWiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    99.196 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   100.777    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.868 r  clkWiz/inst/clkout1_buf/O
                         net (fo=45, routed)          1.441   102.309    ROMSel/clk_out1
    SLICE_X8Y97          FDRE                                         r  ROMSel/addTemp_reg[7]/C
                         clock pessimism              0.287   102.596    
                         clock uncertainty           -0.445   102.151    
    SLICE_X8Y97          FDRE (Setup_fdre_C_CE)      -0.169   101.982    ROMSel/addTemp_reg[7]
  -------------------------------------------------------------------
                         required time                        101.982    
                         arrival time                         -10.559    
  -------------------------------------------------------------------
                         slack                                 91.423    

Slack (MET) :             91.496ns  (required time - arrival time)
  Source:                 ROMSel/prescaler_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@48.828ns period=97.656ns})
  Destination:            ROMSel/prescaler_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@48.828ns period=97.656ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            97.656ns  (clk_out1_clk_wiz_0 rise@97.656ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.255ns  (logic 1.395ns (26.545%)  route 3.860ns (73.455%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 102.484 - 97.656 ) 
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.445ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.887ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.575     1.575    clkWiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.663 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.325    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.421 r  clkWiz/inst/clkout1_buf/O
                         net (fo=45, routed)          1.558     4.979    ROMSel/clk_out1
    SLICE_X10Y99         FDRE                                         r  ROMSel/prescaler_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.518     5.497 f  ROMSel/prescaler_reg[14]/Q
                         net (fo=2, routed)           1.419     6.916    ROMSel/prescaler_reg[14]
    SLICE_X11Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.040 r  ROMSel/prescaler1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.040    ROMSel/prescaler1_carry_i_3_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.441 r  ROMSel/prescaler1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.441    ROMSel/prescaler1_carry_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  ROMSel/prescaler1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.555    ROMSel/prescaler1_carry__0_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  ROMSel/prescaler1_carry__1/CO[3]
                         net (fo=2, routed)           1.316     8.985    ROMSel/prescaler1
    SLICE_X9Y97          LUT1 (Prop_lut1_I0_O)        0.124     9.109 r  ROMSel/prescaler[0]_i_1/O
                         net (fo=45, routed)          1.125    10.234    ROMSel/prescaler[0]_i_1_n_0
    SLICE_X10Y103        FDRE                                         r  ROMSel/prescaler_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     97.656    97.656 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    97.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.457    99.113    clkWiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    99.196 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   100.777    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.868 r  clkWiz/inst/clkout1_buf/O
                         net (fo=45, routed)          1.615   102.484    ROMSel/clk_out1
    SLICE_X10Y103        FDRE                                         r  ROMSel/prescaler_reg[28]/C
                         clock pessimism              0.215   102.699    
                         clock uncertainty           -0.445   102.254    
    SLICE_X10Y103        FDRE (Setup_fdre_C_R)       -0.524   101.730    ROMSel/prescaler_reg[28]
  -------------------------------------------------------------------
                         required time                        101.730    
                         arrival time                         -10.234    
  -------------------------------------------------------------------
                         slack                                 91.496    

Slack (MET) :             91.496ns  (required time - arrival time)
  Source:                 ROMSel/prescaler_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@48.828ns period=97.656ns})
  Destination:            ROMSel/prescaler_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@48.828ns period=97.656ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            97.656ns  (clk_out1_clk_wiz_0 rise@97.656ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.255ns  (logic 1.395ns (26.545%)  route 3.860ns (73.455%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 102.484 - 97.656 ) 
    Source Clock Delay      (SCD):    4.979ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.445ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.887ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.575     1.575    clkWiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.663 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.325    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.421 r  clkWiz/inst/clkout1_buf/O
                         net (fo=45, routed)          1.558     4.979    ROMSel/clk_out1
    SLICE_X10Y99         FDRE                                         r  ROMSel/prescaler_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.518     5.497 f  ROMSel/prescaler_reg[14]/Q
                         net (fo=2, routed)           1.419     6.916    ROMSel/prescaler_reg[14]
    SLICE_X11Y100        LUT2 (Prop_lut2_I0_O)        0.124     7.040 r  ROMSel/prescaler1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.040    ROMSel/prescaler1_carry_i_3_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.441 r  ROMSel/prescaler1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.441    ROMSel/prescaler1_carry_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  ROMSel/prescaler1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.555    ROMSel/prescaler1_carry__0_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 f  ROMSel/prescaler1_carry__1/CO[3]
                         net (fo=2, routed)           1.316     8.985    ROMSel/prescaler1
    SLICE_X9Y97          LUT1 (Prop_lut1_I0_O)        0.124     9.109 r  ROMSel/prescaler[0]_i_1/O
                         net (fo=45, routed)          1.125    10.234    ROMSel/prescaler[0]_i_1_n_0
    SLICE_X10Y103        FDRE                                         r  ROMSel/prescaler_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     97.656    97.656 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    97.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.457    99.113    clkWiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    99.196 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   100.777    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.868 r  clkWiz/inst/clkout1_buf/O
                         net (fo=45, routed)          1.615   102.484    ROMSel/clk_out1
    SLICE_X10Y103        FDRE                                         r  ROMSel/prescaler_reg[29]/C
                         clock pessimism              0.215   102.699    
                         clock uncertainty           -0.445   102.254    
    SLICE_X10Y103        FDRE (Setup_fdre_C_R)       -0.524   101.730    ROMSel/prescaler_reg[29]
  -------------------------------------------------------------------
                         required time                        101.730    
                         arrival time                         -10.234    
  -------------------------------------------------------------------
                         slack                                 91.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 ROMSel/prescaler_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@48.828ns period=97.656ns})
  Destination:            ROMSel/prescaler_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@48.828ns period=97.656ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.549     0.549    clkWiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.599 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.085    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.111 r  clkWiz/inst/clkout1_buf/O
                         net (fo=45, routed)          0.565     1.675    ROMSel/clk_out1
    SLICE_X10Y98         FDRE                                         r  ROMSel/prescaler_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.164     1.839 r  ROMSel/prescaler_reg[10]/Q
                         net (fo=3, routed)           0.127     1.966    ROMSel/prescaler_reg[10]
    SLICE_X10Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.122 r  ROMSel/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.122    ROMSel/prescaler_reg[8]_i_1_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.162 r  ROMSel/prescaler_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.162    ROMSel/prescaler_reg[12]_i_1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.215 r  ROMSel/prescaler_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.215    ROMSel/prescaler_reg[16]_i_1_n_7
    SLICE_X10Y100        FDRE                                         r  ROMSel/prescaler_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.817     0.817    clkWiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.870 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.399    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.428 r  clkWiz/inst/clkout1_buf/O
                         net (fo=45, routed)          0.922     2.350    ROMSel/clk_out1
    SLICE_X10Y100        FDRE                                         r  ROMSel/prescaler_reg[16]/C
                         clock pessimism             -0.323     2.028    
    SLICE_X10Y100        FDRE (Hold_fdre_C_D)         0.134     2.162    ROMSel/prescaler_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ROMSel/prescaler_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@48.828ns period=97.656ns})
  Destination:            ROMSel/prescaler_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@48.828ns period=97.656ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (76.997%)  route 0.127ns (23.003%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.549     0.549    clkWiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.599 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.085    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.111 r  clkWiz/inst/clkout1_buf/O
                         net (fo=45, routed)          0.565     1.675    ROMSel/clk_out1
    SLICE_X10Y98         FDRE                                         r  ROMSel/prescaler_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.164     1.839 r  ROMSel/prescaler_reg[10]/Q
                         net (fo=3, routed)           0.127     1.966    ROMSel/prescaler_reg[10]
    SLICE_X10Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.122 r  ROMSel/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.122    ROMSel/prescaler_reg[8]_i_1_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.162 r  ROMSel/prescaler_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.162    ROMSel/prescaler_reg[12]_i_1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.228 r  ROMSel/prescaler_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.228    ROMSel/prescaler_reg[16]_i_1_n_5
    SLICE_X10Y100        FDRE                                         r  ROMSel/prescaler_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.817     0.817    clkWiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.870 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.399    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.428 r  clkWiz/inst/clkout1_buf/O
                         net (fo=45, routed)          0.922     2.350    ROMSel/clk_out1
    SLICE_X10Y100        FDRE                                         r  ROMSel/prescaler_reg[18]/C
                         clock pessimism             -0.323     2.028    
    SLICE_X10Y100        FDRE (Hold_fdre_C_D)         0.134     2.162    ROMSel/prescaler_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ROMSel/prescaler_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@48.828ns period=97.656ns})
  Destination:            ROMSel/prescaler_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@48.828ns period=97.656ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.915%)  route 0.127ns (22.085%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.549     0.549    clkWiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.599 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.085    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.111 r  clkWiz/inst/clkout1_buf/O
                         net (fo=45, routed)          0.565     1.675    ROMSel/clk_out1
    SLICE_X10Y98         FDRE                                         r  ROMSel/prescaler_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.164     1.839 r  ROMSel/prescaler_reg[10]/Q
                         net (fo=3, routed)           0.127     1.966    ROMSel/prescaler_reg[10]
    SLICE_X10Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.122 r  ROMSel/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.122    ROMSel/prescaler_reg[8]_i_1_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.162 r  ROMSel/prescaler_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.162    ROMSel/prescaler_reg[12]_i_1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.251 r  ROMSel/prescaler_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.251    ROMSel/prescaler_reg[16]_i_1_n_6
    SLICE_X10Y100        FDRE                                         r  ROMSel/prescaler_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.817     0.817    clkWiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.870 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.399    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.428 r  clkWiz/inst/clkout1_buf/O
                         net (fo=45, routed)          0.922     2.350    ROMSel/clk_out1
    SLICE_X10Y100        FDRE                                         r  ROMSel/prescaler_reg[17]/C
                         clock pessimism             -0.323     2.028    
    SLICE_X10Y100        FDRE (Hold_fdre_C_D)         0.134     2.162    ROMSel/prescaler_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ROMSel/prescaler_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@48.828ns period=97.656ns})
  Destination:            ROMSel/prescaler_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@48.828ns period=97.656ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (77.991%)  route 0.127ns (22.009%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.549     0.549    clkWiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.599 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.085    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.111 r  clkWiz/inst/clkout1_buf/O
                         net (fo=45, routed)          0.565     1.675    ROMSel/clk_out1
    SLICE_X10Y98         FDRE                                         r  ROMSel/prescaler_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.164     1.839 r  ROMSel/prescaler_reg[10]/Q
                         net (fo=3, routed)           0.127     1.966    ROMSel/prescaler_reg[10]
    SLICE_X10Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.122 r  ROMSel/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.122    ROMSel/prescaler_reg[8]_i_1_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.162 r  ROMSel/prescaler_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.162    ROMSel/prescaler_reg[12]_i_1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.253 r  ROMSel/prescaler_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.253    ROMSel/prescaler_reg[16]_i_1_n_4
    SLICE_X10Y100        FDRE                                         r  ROMSel/prescaler_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.817     0.817    clkWiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.870 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.399    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.428 r  clkWiz/inst/clkout1_buf/O
                         net (fo=45, routed)          0.922     2.350    ROMSel/clk_out1
    SLICE_X10Y100        FDRE                                         r  ROMSel/prescaler_reg[19]/C
                         clock pessimism             -0.323     2.028    
    SLICE_X10Y100        FDRE (Hold_fdre_C_D)         0.134     2.162    ROMSel/prescaler_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ROMSel/prescaler_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@48.828ns period=97.656ns})
  Destination:            ROMSel/prescaler_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@48.828ns period=97.656ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.453ns (78.067%)  route 0.127ns (21.933%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.549     0.549    clkWiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.599 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.085    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.111 r  clkWiz/inst/clkout1_buf/O
                         net (fo=45, routed)          0.565     1.675    ROMSel/clk_out1
    SLICE_X10Y98         FDRE                                         r  ROMSel/prescaler_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.164     1.839 r  ROMSel/prescaler_reg[10]/Q
                         net (fo=3, routed)           0.127     1.966    ROMSel/prescaler_reg[10]
    SLICE_X10Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.122 r  ROMSel/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.122    ROMSel/prescaler_reg[8]_i_1_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.162 r  ROMSel/prescaler_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.162    ROMSel/prescaler_reg[12]_i_1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.202 r  ROMSel/prescaler_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.202    ROMSel/prescaler_reg[16]_i_1_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.255 r  ROMSel/prescaler_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.255    ROMSel/prescaler_reg[20]_i_1_n_7
    SLICE_X10Y101        FDRE                                         r  ROMSel/prescaler_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.817     0.817    clkWiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.870 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.399    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.428 r  clkWiz/inst/clkout1_buf/O
                         net (fo=45, routed)          0.922     2.350    ROMSel/clk_out1
    SLICE_X10Y101        FDRE                                         r  ROMSel/prescaler_reg[20]/C
                         clock pessimism             -0.323     2.028    
    SLICE_X10Y101        FDRE (Hold_fdre_C_D)         0.134     2.162    ROMSel/prescaler_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 ROMSel/prescaler_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@48.828ns period=97.656ns})
  Destination:            ROMSel/prescaler_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@48.828ns period=97.656ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.466ns (78.548%)  route 0.127ns (21.452%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.549     0.549    clkWiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.599 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.085    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.111 r  clkWiz/inst/clkout1_buf/O
                         net (fo=45, routed)          0.565     1.675    ROMSel/clk_out1
    SLICE_X10Y98         FDRE                                         r  ROMSel/prescaler_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.164     1.839 r  ROMSel/prescaler_reg[10]/Q
                         net (fo=3, routed)           0.127     1.966    ROMSel/prescaler_reg[10]
    SLICE_X10Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.122 r  ROMSel/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.122    ROMSel/prescaler_reg[8]_i_1_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.162 r  ROMSel/prescaler_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.162    ROMSel/prescaler_reg[12]_i_1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.202 r  ROMSel/prescaler_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.202    ROMSel/prescaler_reg[16]_i_1_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.268 r  ROMSel/prescaler_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.268    ROMSel/prescaler_reg[20]_i_1_n_5
    SLICE_X10Y101        FDRE                                         r  ROMSel/prescaler_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.817     0.817    clkWiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.870 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.399    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.428 r  clkWiz/inst/clkout1_buf/O
                         net (fo=45, routed)          0.922     2.350    ROMSel/clk_out1
    SLICE_X10Y101        FDRE                                         r  ROMSel/prescaler_reg[22]/C
                         clock pessimism             -0.323     2.028    
    SLICE_X10Y101        FDRE (Hold_fdre_C_D)         0.134     2.162    ROMSel/prescaler_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 ROMSel/prescaler_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@48.828ns period=97.656ns})
  Destination:            ROMSel/prescaler_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@48.828ns period=97.656ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.489ns (79.348%)  route 0.127ns (20.652%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.549     0.549    clkWiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.599 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.085    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.111 r  clkWiz/inst/clkout1_buf/O
                         net (fo=45, routed)          0.565     1.675    ROMSel/clk_out1
    SLICE_X10Y98         FDRE                                         r  ROMSel/prescaler_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.164     1.839 r  ROMSel/prescaler_reg[10]/Q
                         net (fo=3, routed)           0.127     1.966    ROMSel/prescaler_reg[10]
    SLICE_X10Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.122 r  ROMSel/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.122    ROMSel/prescaler_reg[8]_i_1_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.162 r  ROMSel/prescaler_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.162    ROMSel/prescaler_reg[12]_i_1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.202 r  ROMSel/prescaler_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.202    ROMSel/prescaler_reg[16]_i_1_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.291 r  ROMSel/prescaler_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.291    ROMSel/prescaler_reg[20]_i_1_n_6
    SLICE_X10Y101        FDRE                                         r  ROMSel/prescaler_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.817     0.817    clkWiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.870 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.399    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.428 r  clkWiz/inst/clkout1_buf/O
                         net (fo=45, routed)          0.922     2.350    ROMSel/clk_out1
    SLICE_X10Y101        FDRE                                         r  ROMSel/prescaler_reg[21]/C
                         clock pessimism             -0.323     2.028    
    SLICE_X10Y101        FDRE (Hold_fdre_C_D)         0.134     2.162    ROMSel/prescaler_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 ROMSel/prescaler_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@48.828ns period=97.656ns})
  Destination:            ROMSel/prescaler_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@48.828ns period=97.656ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.491ns (79.415%)  route 0.127ns (20.585%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.549     0.549    clkWiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.599 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.085    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.111 r  clkWiz/inst/clkout1_buf/O
                         net (fo=45, routed)          0.565     1.675    ROMSel/clk_out1
    SLICE_X10Y98         FDRE                                         r  ROMSel/prescaler_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.164     1.839 r  ROMSel/prescaler_reg[10]/Q
                         net (fo=3, routed)           0.127     1.966    ROMSel/prescaler_reg[10]
    SLICE_X10Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.122 r  ROMSel/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.122    ROMSel/prescaler_reg[8]_i_1_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.162 r  ROMSel/prescaler_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.162    ROMSel/prescaler_reg[12]_i_1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.202 r  ROMSel/prescaler_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.202    ROMSel/prescaler_reg[16]_i_1_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.293 r  ROMSel/prescaler_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.293    ROMSel/prescaler_reg[20]_i_1_n_4
    SLICE_X10Y101        FDRE                                         r  ROMSel/prescaler_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.817     0.817    clkWiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.870 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.399    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.428 r  clkWiz/inst/clkout1_buf/O
                         net (fo=45, routed)          0.922     2.350    ROMSel/clk_out1
    SLICE_X10Y101        FDRE                                         r  ROMSel/prescaler_reg[23]/C
                         clock pessimism             -0.323     2.028    
    SLICE_X10Y101        FDRE (Hold_fdre_C_D)         0.134     2.162    ROMSel/prescaler_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 ROMSel/prescaler_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@48.828ns period=97.656ns})
  Destination:            ROMSel/prescaler_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@48.828ns period=97.656ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.493ns (79.481%)  route 0.127ns (20.519%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.549     0.549    clkWiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.599 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.085    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.111 r  clkWiz/inst/clkout1_buf/O
                         net (fo=45, routed)          0.565     1.675    ROMSel/clk_out1
    SLICE_X10Y98         FDRE                                         r  ROMSel/prescaler_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.164     1.839 r  ROMSel/prescaler_reg[10]/Q
                         net (fo=3, routed)           0.127     1.966    ROMSel/prescaler_reg[10]
    SLICE_X10Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.122 r  ROMSel/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.122    ROMSel/prescaler_reg[8]_i_1_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.162 r  ROMSel/prescaler_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.162    ROMSel/prescaler_reg[12]_i_1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.202 r  ROMSel/prescaler_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.202    ROMSel/prescaler_reg[16]_i_1_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.242 r  ROMSel/prescaler_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.242    ROMSel/prescaler_reg[20]_i_1_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.295 r  ROMSel/prescaler_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.295    ROMSel/prescaler_reg[24]_i_1_n_7
    SLICE_X10Y102        FDRE                                         r  ROMSel/prescaler_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.817     0.817    clkWiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.870 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.399    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.428 r  clkWiz/inst/clkout1_buf/O
                         net (fo=45, routed)          0.922     2.350    ROMSel/clk_out1
    SLICE_X10Y102        FDRE                                         r  ROMSel/prescaler_reg[24]/C
                         clock pessimism             -0.323     2.028    
    SLICE_X10Y102        FDRE (Hold_fdre_C_D)         0.134     2.162    ROMSel/prescaler_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 ROMSel/prescaler_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@48.828ns period=97.656ns})
  Destination:            ROMSel/prescaler_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@48.828ns period=97.656ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.506ns (79.903%)  route 0.127ns (20.097%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.549     0.549    clkWiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.599 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.085    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.111 r  clkWiz/inst/clkout1_buf/O
                         net (fo=45, routed)          0.565     1.675    ROMSel/clk_out1
    SLICE_X10Y98         FDRE                                         r  ROMSel/prescaler_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.164     1.839 r  ROMSel/prescaler_reg[10]/Q
                         net (fo=3, routed)           0.127     1.966    ROMSel/prescaler_reg[10]
    SLICE_X10Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.122 r  ROMSel/prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.122    ROMSel/prescaler_reg[8]_i_1_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.162 r  ROMSel/prescaler_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.162    ROMSel/prescaler_reg[12]_i_1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.202 r  ROMSel/prescaler_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.202    ROMSel/prescaler_reg[16]_i_1_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.242 r  ROMSel/prescaler_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.242    ROMSel/prescaler_reg[20]_i_1_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.308 r  ROMSel/prescaler_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.308    ROMSel/prescaler_reg[24]_i_1_n_5
    SLICE_X10Y102        FDRE                                         r  ROMSel/prescaler_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.817     0.817    clkWiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.870 r  clkWiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.399    clkWiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.428 r  clkWiz/inst/clkout1_buf/O
                         net (fo=45, routed)          0.922     2.350    ROMSel/clk_out1
    SLICE_X10Y102        FDRE                                         r  ROMSel/prescaler_reg[26]/C
                         clock pessimism             -0.323     2.028    
    SLICE_X10Y102        FDRE (Hold_fdre_C_D)         0.134     2.162    ROMSel/prescaler_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 48.828 }
Period(ns):         97.656
Sources:            { clkWiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         97.656      95.501     BUFGCTRL_X0Y0    clkWiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         97.656      96.407     MMCME2_ADV_X1Y0  clkWiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         97.656      96.656     SLICE_X10Y96     ROMSel/prescaler_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         97.656      96.656     SLICE_X10Y103    ROMSel/prescaler_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         97.656      96.656     SLICE_X10Y96     ROMSel/prescaler_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         97.656      96.656     SLICE_X10Y103    ROMSel/prescaler_reg[30]/C
Min Period        n/a     FDRE/C              n/a            1.000         97.656      96.656     SLICE_X10Y103    ROMSel/prescaler_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         97.656      96.656     SLICE_X10Y96     ROMSel/prescaler_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         97.656      96.656     SLICE_X10Y97     ROMSel/prescaler_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         97.656      96.656     SLICE_X10Y97     ROMSel/prescaler_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       97.656      115.704    MMCME2_ADV_X1Y0  clkWiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         48.828      48.328     SLICE_X10Y103    ROMSel/prescaler_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         48.828      48.328     SLICE_X10Y103    ROMSel/prescaler_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         48.828      48.328     SLICE_X10Y103    ROMSel/prescaler_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         48.828      48.328     SLICE_X10Y103    ROMSel/prescaler_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         48.828      48.328     SLICE_X10Y97     ROMSel/prescaler_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         48.828      48.328     SLICE_X10Y97     ROMSel/prescaler_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         48.828      48.328     SLICE_X10Y97     ROMSel/prescaler_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         48.828      48.328     SLICE_X10Y97     ROMSel/prescaler_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         48.828      48.328     SLICE_X10Y97     ROMSel/prescaler_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         48.828      48.328     SLICE_X10Y97     ROMSel/prescaler_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         48.828      48.328     SLICE_X10Y96     ROMSel/prescaler_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         48.828      48.328     SLICE_X10Y103    ROMSel/prescaler_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         48.828      48.328     SLICE_X10Y96     ROMSel/prescaler_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         48.828      48.328     SLICE_X10Y103    ROMSel/prescaler_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         48.828      48.328     SLICE_X10Y103    ROMSel/prescaler_reg[31]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         48.828      48.328     SLICE_X10Y96     ROMSel/prescaler_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         48.828      48.328     SLICE_X10Y97     ROMSel/prescaler_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         48.828      48.328     SLICE_X10Y97     ROMSel/prescaler_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         48.828      48.328     SLICE_X10Y97     ROMSel/prescaler_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         48.828      48.328     SLICE_X10Y97     ROMSel/prescaler_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.344ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 48.828 }
Period(ns):         97.656
Sources:            { clkWiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         97.656      96.407     MMCME2_ADV_X1Y0  clkWiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         97.656      96.407     MMCME2_ADV_X1Y0  clkWiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       97.656      2.344      MMCME2_ADV_X1Y0  clkWiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       97.656      115.704    MMCME2_ADV_X1Y0  clkWiz/inst/mmcm_adv_inst/CLKFBOUT



