# Arch2025 RISC-V Lab6



| Title         | Student Name    | Student ID  | Date     |
| ------------- | --------------- | ----------- | -------- |
| Exceptions and Interrupts | Zecyel (æœ±ç¨‹ç‚€) | 23300240014 | 2025.5.17 |



## 1. å®éªŒè¦æ±‚&è¿è¡Œç»“æœ

å®ç°ä¸€ä¸ªæ”¯æŒå››ç§å¼‚å¸¸ï¼ˆæŒ‡ä»¤ä¸å¯¹é½ã€è®¿å­˜åœ°å€ä¸å¯¹é½ã€éæ³•æŒ‡ä»¤ã€ecallï¼‰å’Œä¸‰ç§ä¸­æ–­ï¼ˆè½¯ä»¶ä¸­æ–­ã€æ—¶é’Ÿä¸­æ–­ã€å¤–éƒ¨ä¸­æ–­ï¼‰çš„äº”çº§æµæ°´çº¿ CPUã€‚

![result](lab6/result_start.png)
![result](lab6/result_end.png)

## 2. ä»£ç å®ç°

ç”±äºæˆ‘ä»¬åœ¨ lab5 å·²ç»æ­£ç¡®åœ°å®ç°äº† ecall çš„å¤„ç†é€»è¾‘ï¼Œæ‰€ä»¥è¿™æ¬¡ lab ç›¸å¯¹ç®€å•ï¼Œåªéœ€è¦ä»¿ç…§ ecall çš„å¤„ç†é€»è¾‘ï¼Œå†æ·»åŠ å‡ æ¡ç›¸åŒçš„å¤„ç†ç®¡çº¿å³å¯ã€‚

### 2.1 æŒ‡ä»¤åœ°å€ä¸å¯¹é½

ç”±äºæŒ‡ä»¤åœ°å€ä¸å¯¹é½åªå‘ç”Ÿåœ¨è·³è½¬åˆ°çš„åœ°å€ä¸å¯¹é½ï¼Œæ‰€ä»¥åªéœ€è¦æ£€æŸ¥ jmp çš„æƒ…å†µå³å¯ã€‚

```systemverilog
if (jump.do_jump == 1 && jump.dest_addr[1:0] != 0) begin
    if_id_state.trap.trap_valid <= 1;
    if_id_state.trap.trap_code <= 0; // pc unaligned
    if_id_state.trap.is_exception <= 1;
    if_id_state.inst <= 0; // send a fake nop
    if_id_state.valid <= 0;
end
```

### 2.2 è®¿å­˜åœ°å€ä¸å¯¹é½

æ ¹æ®æŒ‡ä»¤çš„ç±»å‹ï¼Œå¯¹è®¿å­˜åœ°å€è¿›è¡Œæ£€æŸ¥ã€‚å¼‚å¸¸çš„å¤„ç†æ–¹å¼å’ŒæŒ‡ä»¤åœ°å€ä¸å¯¹é½ç±»ä¼¼ã€‚

```systemverilog
module align_check
    import common::*;
    import instruction::*;
(
    input instruction_type op,
    input addr_t addr,
    output bool ok
);
    always_comb begin
        case (op)
            LB, LBU, SB: ok = 1;
            LH, LHU, SH: ok = addr[0] == 0;
            LW, LWU, SW: ok = addr[1:0] == 0;
            LD, SD: ok = addr[2:0] == 0;
            default: ok = 0;
        endcase
    end
endmodule
```

### 2.3 éæ³•æŒ‡ä»¤

åœ¨åŸå…ˆçš„ç¨‹åºä¸­ï¼Œè¯‘ç å™¨å°†æ‰€æœ‰ä¸èƒ½è¯†åˆ«çš„ç¨‹åºéƒ½å½“æˆ NOPï¼Œåªéœ€å°†å…¶ä¿®æ”¹æˆ ILLEGAL_INST å³å¯ã€‚

```systemverilog
if (op == ILLEGAL_INST) begin
    id_ex_state.trap.trap_valid = 1;
    id_ex_state.trap.trap_code = 2; // illegal instruction
    id_ex_state.trap.is_exception = 1;
end
```

### 2.4 å¤–éƒ¨ä¸­æ–­

ä¸­æ–­å¤„ç†çš„æ¡ä»¶æ˜¯æ»¡è¶³ä¸‹é¢ä¹‹ä¸€ (1) åˆšæ”¶åˆ°ä¸€ä¸ªä¸­æ–­ä¿¡å· (2) åˆšæ‰§è¡Œè¿‡ mret (3) mipï¼Œmieï¼Œmstatus åˆšè¢«CSRå†™å…¥ä¿®æ”¹è¿‡ã€‚

åœ¨å®é™…çš„æµ‹è¯•ç”¨ä¾‹ä¸­ï¼Œç”±äºæœ‰è¿™ä¸€æ®µæµ‹è¯•ï¼š

```assembly
loop:
    addi	s1,s1,-1
    beqz	s1,80008094 <m_test_trap_fail>
    csrsi	mstatus,8
    csrci	mstatus,8
    bgez	s0,8000803c <loop>
```

è¿™æ®µç¨‹åºåå¤å¼€å…³ä¸­æ–­ä½¿èƒ½ä½ï¼Œæ‰€ä»¥å…¶å®å°†ï¼ˆ1ï¼‰å’Œï¼ˆ3ï¼‰å†™äº†æ¯”è¾ƒå¥½ã€‚è€Œæˆ‘å®ç°çš„ CPU åœ¨æ¯ä¸ªæ—¶é’Ÿä¸Šå‡æ²¿éƒ½å¯¹å¤–éƒ¨ä¸­æ–­è¿›è¡Œäº†æ£€æŸ¥ï¼Œèƒ½å®Œç¾æ¶µç›–ï¼ˆ1ï¼‰ï¼ˆ2ï¼‰ï¼ˆ3ï¼‰ä¸­çš„è¦æ±‚ã€‚ä¸‹é¢æ˜¯ fetch.sv ä¸­çš„éƒ¨åˆ†ä»£ç ã€‚

```systemverilog
if ((priviledge_mode == MACHINE_MODE && mstatus[3] == 1 || priviledge_mode == USER_MODE) && (trint && mie[7] == 1 || swint && mie[3] == 1 || exint && mie[11] == 1) && current_int_handling == 0) begin
    if_id_state.trap.trap_valid <= 1;
    if (swint && mie[3] == 1) begin
        if_id_state.trap.trap_code <= 3;
        current_int_handling <= 2;
    end else if (trint && mie[7] == 1) begin
        if_id_state.trap.trap_code <= 7;
        current_int_handling <= 1;
    end else if (exint && mie[11] == 1) begin
        if_id_state.trap.trap_code <= 11;
        current_int_handling <= 3;
    end
end
```

å…¶ä½™éƒ¨åˆ†å¯ä»¥åƒæŒ‡ä»¤åœ°å€ä¸å¯¹é½ä¸­å¤„ç†çš„é‚£æ ·ï¼Œå‘é€ä¸€æ¡å‡çš„æŒ‡ä»¤å³å¯ã€‚

## 3. å®éªŒå¿ƒå¾—

åŠ©æ•™ä»¬éƒ½å¾ˆå¸…ï¼å¾ˆè´Ÿè´£ï¼å¾ˆå‰å®³ï¼è¦æ˜¯èƒ½ç»™æˆ‘çš„å®éªŒæŠ¥å‘Šæ‰“é«˜åˆ†å°±æ›´å¸…äº†ï¼

æ„Ÿè°¢ ğŸ€ åœ¨å†™ Lab æ—¶ç»™æˆ‘æä¾›çš„ç²¾ç¥æ”¯æŒã€‚
