08:52:00 DEBUG : Logs will be stored at 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/IDE.log'.
08:52:07 INFO  : Registering command handlers for Vitis TCF services
08:52:07 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\temp_xsdb_launch_script.tcl
08:52:07 INFO  : Platform repository initialization has completed.
08:52:13 INFO  : XSCT server has started successfully.
08:52:13 INFO  : Successfully done setting XSCT server connection channel  
08:52:13 INFO  : plnx-install-location is set to ''
08:52:20 INFO  : Successfully done setting workspace for the tool. 
08:52:20 INFO  : Successfully done query RDI_DATADIR 
08:54:12 INFO  : Result from executing command 'getProjects': AudioProcessing2
08:54:12 INFO  : Result from executing command 'getPlatforms': 
08:54:12 WARN  : An unexpected exception occurred in the module 'platform project logging'
08:54:12 INFO  : Platform 'AudioProcessing2' is added to custom repositories.
08:54:23 INFO  : Platform 'AudioProcessing2' is added to custom repositories.
08:56:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:56:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:56:21 INFO  : 'jtag frequency' command is executed.
08:56:21 INFO  : Context for 'APU' is selected.
08:56:21 INFO  : System reset is completed.
08:56:24 INFO  : 'after 3000' command is executed.
08:56:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
08:56:26 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
08:56:26 INFO  : Context for 'APU' is selected.
08:56:27 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
08:56:27 INFO  : 'configparams force-mem-access 1' command is executed.
08:56:27 INFO  : Context for 'APU' is selected.
08:56:27 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
08:56:27 INFO  : 'ps7_init' command is executed.
08:56:27 INFO  : 'ps7_post_config' command is executed.
08:56:27 INFO  : 'configparams force-mem-access 0' command is executed.
08:56:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

08:56:27 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
08:56:37 INFO  : Disconnected from the channel tcfchan#1.
08:56:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:56:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:56:40 INFO  : 'jtag frequency' command is executed.
08:56:40 INFO  : Context for 'APU' is selected.
08:56:40 INFO  : System reset is completed.
08:56:43 INFO  : 'after 3000' command is executed.
08:56:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
08:56:45 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
08:56:45 INFO  : Context for 'APU' is selected.
08:56:45 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
08:56:45 INFO  : 'configparams force-mem-access 1' command is executed.
08:56:45 INFO  : Context for 'APU' is selected.
08:56:45 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
08:56:46 INFO  : 'ps7_init' command is executed.
08:56:46 INFO  : 'ps7_post_config' command is executed.
08:56:46 INFO  : 'configparams force-mem-access 0' command is executed.
08:56:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

08:56:46 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
09:12:25 INFO  : Result from executing command 'getProjects': AudioProcessing2
09:12:25 INFO  : Result from executing command 'getPlatforms': AudioProcessing2|C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/AudioProcessing2.xpfm
09:12:26 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
09:12:33 INFO  : Disconnected from the channel tcfchan#2.
09:12:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:12:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:12:43 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:13:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:13:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:13:03 INFO  : 'jtag frequency' command is executed.
09:13:03 INFO  : Context for 'APU' is selected.
09:13:03 INFO  : System reset is completed.
09:13:06 INFO  : 'after 3000' command is executed.
09:13:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:13:09 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
09:13:09 INFO  : Context for 'APU' is selected.
09:13:09 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:13:09 INFO  : 'configparams force-mem-access 1' command is executed.
09:13:09 INFO  : Context for 'APU' is selected.
09:13:09 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
09:13:09 INFO  : 'ps7_init' command is executed.
09:13:09 INFO  : 'ps7_post_config' command is executed.
09:13:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:13:09 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:13:09 INFO  : 'configparams force-mem-access 0' command is executed.
09:13:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:13:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:13:09 INFO  : 'con' command is executed.
09:13:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:13:09 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
09:13:53 INFO  : Build configuration of 'Labo_1_system' is updated to 'Release'
09:13:53 INFO  : Build configuration of system project is automatically updated to 'Release'.
09:13:55 INFO  : Disconnected from the channel tcfchan#4.
09:13:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:13:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:13:58 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:14:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:14:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:14:34 INFO  : 'jtag frequency' command is executed.
09:14:34 INFO  : Context for 'APU' is selected.
09:14:34 INFO  : System reset is completed.
09:14:37 INFO  : 'after 3000' command is executed.
09:14:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:14:40 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
09:14:40 INFO  : Context for 'APU' is selected.
09:14:40 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:14:40 INFO  : 'configparams force-mem-access 1' command is executed.
09:14:40 INFO  : Context for 'APU' is selected.
09:14:40 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
09:14:40 INFO  : 'ps7_init' command is executed.
09:14:40 INFO  : 'ps7_post_config' command is executed.
09:14:40 INFO  : 'configparams force-mem-access 0' command is executed.
09:14:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

09:14:40 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default_2.tcl'
09:15:42 INFO  : Build configuration of 'Labo_1_system' is updated to 'Debug'
09:15:42 INFO  : Build configuration of system project is automatically updated to 'Debug'.
09:15:47 INFO  : Disconnected from the channel tcfchan#5.
09:15:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:15:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:15:57 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:16:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:16:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:16:05 INFO  : 'jtag frequency' command is executed.
09:16:05 INFO  : Context for 'APU' is selected.
09:16:05 INFO  : System reset is completed.
09:16:08 INFO  : 'after 3000' command is executed.
09:16:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:16:11 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
09:16:11 INFO  : Context for 'APU' is selected.
09:16:11 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:16:11 INFO  : 'configparams force-mem-access 1' command is executed.
09:16:11 INFO  : Context for 'APU' is selected.
09:16:11 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
09:16:11 INFO  : 'ps7_init' command is executed.
09:16:11 INFO  : 'ps7_post_config' command is executed.
09:16:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:16:11 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:16:11 INFO  : 'configparams force-mem-access 0' command is executed.
09:16:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:16:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:16:11 INFO  : 'con' command is executed.
09:16:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:16:11 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
09:44:06 INFO  : Disconnected from the channel tcfchan#6.
09:44:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:44:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:44:08 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:44:52 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
09:49:22 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
09:49:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:49:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:49:28 INFO  : 'jtag frequency' command is executed.
09:49:28 INFO  : Context for 'APU' is selected.
09:49:28 INFO  : System reset is completed.
09:49:31 INFO  : 'after 3000' command is executed.
09:49:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:49:34 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
09:49:34 INFO  : Context for 'APU' is selected.
09:49:34 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:49:34 INFO  : 'configparams force-mem-access 1' command is executed.
09:49:34 INFO  : Context for 'APU' is selected.
09:49:34 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
09:49:34 INFO  : 'ps7_init' command is executed.
09:49:34 INFO  : 'ps7_post_config' command is executed.
09:49:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:49:34 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:49:34 INFO  : 'configparams force-mem-access 0' command is executed.
09:49:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:49:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:49:34 INFO  : 'con' command is executed.
09:49:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:49:34 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
09:53:01 INFO  : Disconnected from the channel tcfchan#7.
09:53:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:53:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:53:02 INFO  : 'jtag frequency' command is executed.
09:53:02 INFO  : Context for 'APU' is selected.
09:53:02 INFO  : System reset is completed.
09:53:05 INFO  : 'after 3000' command is executed.
09:53:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:53:07 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
09:53:07 INFO  : Context for 'APU' is selected.
09:53:07 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:53:07 INFO  : 'configparams force-mem-access 1' command is executed.
09:53:07 INFO  : Context for 'APU' is selected.
09:53:07 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
09:53:08 INFO  : 'ps7_init' command is executed.
09:53:08 INFO  : 'ps7_post_config' command is executed.
09:53:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:53:08 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:53:08 INFO  : 'configparams force-mem-access 0' command is executed.
09:53:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:53:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:53:08 INFO  : 'con' command is executed.
09:53:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:53:08 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
09:53:34 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
09:53:51 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
09:53:58 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
09:54:05 INFO  : Disconnected from the channel tcfchan#8.
09:54:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:54:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:54:16 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:54:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:54:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:54:27 INFO  : 'jtag frequency' command is executed.
09:54:27 INFO  : Context for 'APU' is selected.
09:54:27 INFO  : System reset is completed.
09:54:30 INFO  : 'after 3000' command is executed.
09:54:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:54:33 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
09:54:33 INFO  : Context for 'APU' is selected.
09:54:33 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:54:33 INFO  : 'configparams force-mem-access 1' command is executed.
09:54:33 INFO  : Context for 'APU' is selected.
09:54:33 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
09:54:33 INFO  : 'ps7_init' command is executed.
09:54:33 INFO  : 'ps7_post_config' command is executed.
09:54:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:54:33 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:54:33 INFO  : 'configparams force-mem-access 0' command is executed.
09:54:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:54:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:54:33 INFO  : 'con' command is executed.
09:54:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:54:33 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
09:55:08 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
09:55:18 INFO  : Disconnected from the channel tcfchan#9.
09:55:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:55:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:55:21 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:55:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:55:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:55:27 INFO  : 'jtag frequency' command is executed.
09:55:27 INFO  : Context for 'APU' is selected.
09:55:27 INFO  : System reset is completed.
09:55:30 INFO  : 'after 3000' command is executed.
09:55:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:55:32 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
09:55:32 INFO  : Context for 'APU' is selected.
09:55:32 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:55:32 INFO  : 'configparams force-mem-access 1' command is executed.
09:55:32 INFO  : Context for 'APU' is selected.
09:55:32 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
09:55:33 INFO  : 'ps7_init' command is executed.
09:55:33 INFO  : 'ps7_post_config' command is executed.
09:55:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:55:33 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:55:33 INFO  : 'configparams force-mem-access 0' command is executed.
09:55:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:55:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:55:33 INFO  : 'con' command is executed.
09:55:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:55:33 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
09:57:24 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
09:57:42 INFO  : Disconnected from the channel tcfchan#10.
09:57:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:57:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:57:52 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:57:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:57:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:57:56 INFO  : 'jtag frequency' command is executed.
09:57:56 INFO  : Context for 'APU' is selected.
09:57:56 INFO  : System reset is completed.
09:57:59 INFO  : 'after 3000' command is executed.
09:57:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:58:02 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
09:58:02 INFO  : Context for 'APU' is selected.
09:58:02 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:58:02 INFO  : 'configparams force-mem-access 1' command is executed.
09:58:02 INFO  : Context for 'APU' is selected.
09:58:02 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
09:58:02 INFO  : 'ps7_init' command is executed.
09:58:02 INFO  : 'ps7_post_config' command is executed.
09:58:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:58:02 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:58:02 INFO  : 'configparams force-mem-access 0' command is executed.
09:58:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:58:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:58:02 INFO  : 'con' command is executed.
09:58:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:58:02 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
09:59:29 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
09:59:33 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
09:59:46 INFO  : Disconnected from the channel tcfchan#11.
09:59:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:59:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:59:47 INFO  : 'jtag frequency' command is executed.
09:59:47 INFO  : Context for 'APU' is selected.
09:59:48 INFO  : System reset is completed.
09:59:51 INFO  : 'after 3000' command is executed.
09:59:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:59:53 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
09:59:53 INFO  : Context for 'APU' is selected.
09:59:53 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:59:53 INFO  : 'configparams force-mem-access 1' command is executed.
09:59:53 INFO  : Context for 'APU' is selected.
09:59:53 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
09:59:53 INFO  : 'ps7_init' command is executed.
09:59:53 INFO  : 'ps7_post_config' command is executed.
09:59:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:59:54 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:59:54 INFO  : 'configparams force-mem-access 0' command is executed.
09:59:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:59:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:59:54 INFO  : 'con' command is executed.
09:59:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:59:54 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
10:00:33 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
10:00:40 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
10:00:48 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
10:01:04 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
10:01:13 INFO  : Disconnected from the channel tcfchan#12.
10:01:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:01:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:01:14 INFO  : 'jtag frequency' command is executed.
10:01:14 INFO  : Context for 'APU' is selected.
10:01:14 INFO  : System reset is completed.
10:01:17 INFO  : 'after 3000' command is executed.
10:01:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:01:19 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
10:01:19 INFO  : Context for 'APU' is selected.
10:01:19 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:01:19 INFO  : 'configparams force-mem-access 1' command is executed.
10:01:19 INFO  : Context for 'APU' is selected.
10:01:19 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
10:01:20 INFO  : 'ps7_init' command is executed.
10:01:20 INFO  : 'ps7_post_config' command is executed.
10:01:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:01:20 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:01:20 INFO  : 'configparams force-mem-access 0' command is executed.
10:01:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:01:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:01:20 INFO  : 'con' command is executed.
10:01:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:01:20 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
10:04:18 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
10:05:16 INFO  : Disconnected from the channel tcfchan#13.
10:05:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:05:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:05:26 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:05:31 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
10:05:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:05:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:05:42 INFO  : 'jtag frequency' command is executed.
10:05:42 INFO  : Context for 'APU' is selected.
10:05:42 INFO  : System reset is completed.
10:05:45 INFO  : 'after 3000' command is executed.
10:05:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:05:48 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
10:05:48 INFO  : Context for 'APU' is selected.
10:05:48 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:05:48 INFO  : 'configparams force-mem-access 1' command is executed.
10:05:48 INFO  : Context for 'APU' is selected.
10:05:48 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
10:05:48 INFO  : 'ps7_init' command is executed.
10:05:48 INFO  : 'ps7_post_config' command is executed.
10:05:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:05:48 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:05:48 INFO  : 'configparams force-mem-access 0' command is executed.
10:05:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:05:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:05:48 INFO  : 'con' command is executed.
10:05:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:05:48 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
10:06:40 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
10:06:47 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
10:06:54 INFO  : Disconnected from the channel tcfchan#14.
10:06:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:07:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:07:05 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:07:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:07:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:07:11 INFO  : 'jtag frequency' command is executed.
10:07:11 INFO  : Context for 'APU' is selected.
10:07:11 INFO  : System reset is completed.
10:07:14 INFO  : 'after 3000' command is executed.
10:07:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:07:16 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
10:07:17 INFO  : Context for 'APU' is selected.
10:07:17 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:07:17 INFO  : 'configparams force-mem-access 1' command is executed.
10:07:17 INFO  : Context for 'APU' is selected.
10:07:17 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
10:07:17 INFO  : 'ps7_init' command is executed.
10:07:17 INFO  : 'ps7_post_config' command is executed.
10:07:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:17 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:07:17 INFO  : 'configparams force-mem-access 0' command is executed.
10:07:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:07:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:17 INFO  : 'con' command is executed.
10:07:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:07:17 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
10:07:57 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
10:08:04 INFO  : Disconnected from the channel tcfchan#15.
10:08:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:08:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:08:14 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:08:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:08:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:08:14 INFO  : 'jtag frequency' command is executed.
10:08:14 INFO  : Context for 'APU' is selected.
10:08:14 INFO  : System reset is completed.
10:08:17 INFO  : 'after 3000' command is executed.
10:08:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:08:19 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
10:08:19 INFO  : Context for 'APU' is selected.
10:08:19 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:08:19 INFO  : 'configparams force-mem-access 1' command is executed.
10:08:19 INFO  : Context for 'APU' is selected.
10:08:19 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
10:08:20 INFO  : 'ps7_init' command is executed.
10:08:20 INFO  : 'ps7_post_config' command is executed.
10:08:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:20 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:08:20 INFO  : 'configparams force-mem-access 0' command is executed.
10:08:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:08:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:20 INFO  : 'con' command is executed.
10:08:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:08:20 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
10:10:39 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
10:10:44 INFO  : Disconnected from the channel tcfchan#16.
10:10:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:10:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:10:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:10:51 INFO  : 'jtag frequency' command is executed.
10:10:51 INFO  : Context for 'APU' is selected.
10:10:51 INFO  : System reset is completed.
10:10:54 INFO  : 'after 3000' command is executed.
10:10:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:10:57 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:10:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:11:00 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
10:11:00 INFO  : Context for 'APU' is selected.
10:11:00 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:11:00 INFO  : 'configparams force-mem-access 1' command is executed.
10:11:00 INFO  : Context for 'APU' is selected.
10:11:00 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
10:11:00 INFO  : 'ps7_init' command is executed.
10:11:00 INFO  : 'ps7_post_config' command is executed.
10:11:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:11:00 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:11:00 INFO  : 'configparams force-mem-access 0' command is executed.
10:11:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:11:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:11:01 INFO  : 'con' command is executed.
10:11:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:11:01 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
10:14:22 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
10:14:36 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
10:14:48 INFO  : Disconnected from the channel tcfchan#17.
10:14:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:14:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:14:50 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:15:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:15:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:15:00 INFO  : 'jtag frequency' command is executed.
10:15:00 INFO  : Context for 'APU' is selected.
10:15:00 INFO  : System reset is completed.
10:15:03 INFO  : 'after 3000' command is executed.
10:15:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:15:05 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
10:15:05 INFO  : Context for 'APU' is selected.
10:15:05 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:15:05 INFO  : 'configparams force-mem-access 1' command is executed.
10:15:05 INFO  : Context for 'APU' is selected.
10:15:05 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
10:15:06 INFO  : 'ps7_init' command is executed.
10:15:06 INFO  : 'ps7_post_config' command is executed.
10:15:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:06 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:15:06 INFO  : 'configparams force-mem-access 0' command is executed.
10:15:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:15:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:06 INFO  : 'con' command is executed.
10:15:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:15:06 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
10:16:02 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
10:16:12 INFO  : Disconnected from the channel tcfchan#18.
10:16:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:16:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:16:22 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:16:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:16:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:16:27 INFO  : 'jtag frequency' command is executed.
10:16:27 INFO  : Context for 'APU' is selected.
10:16:27 INFO  : System reset is completed.
10:16:30 INFO  : 'after 3000' command is executed.
10:16:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:16:33 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
10:16:33 INFO  : Context for 'APU' is selected.
10:16:33 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:16:33 INFO  : 'configparams force-mem-access 1' command is executed.
10:16:33 INFO  : Context for 'APU' is selected.
10:16:33 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
10:16:33 INFO  : 'ps7_init' command is executed.
10:16:33 INFO  : 'ps7_post_config' command is executed.
10:16:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:16:34 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:16:34 INFO  : 'configparams force-mem-access 0' command is executed.
10:16:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:16:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:16:34 INFO  : 'con' command is executed.
10:16:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:16:34 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
10:19:08 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
10:19:15 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
10:19:43 INFO  : Disconnected from the channel tcfchan#19.
10:19:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:19:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:19:53 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:20:02 INFO  : Build configuration of 'Labo_1_system' is updated to 'Release'
10:20:02 INFO  : Build configuration of system project is automatically updated to 'Release'.
10:20:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:20:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:20:04 INFO  : 'jtag frequency' command is executed.
10:20:04 INFO  : Context for 'APU' is selected.
10:20:04 INFO  : System reset is completed.
10:20:07 INFO  : 'after 3000' command is executed.
10:20:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:20:09 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
10:20:09 INFO  : Context for 'APU' is selected.
10:20:09 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:20:09 INFO  : 'configparams force-mem-access 1' command is executed.
10:20:09 INFO  : Context for 'APU' is selected.
10:20:09 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
10:20:10 INFO  : 'ps7_init' command is executed.
10:20:10 INFO  : 'ps7_post_config' command is executed.
10:20:10 INFO  : 'configparams force-mem-access 0' command is executed.
10:20:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

10:20:10 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default_2.tcl'
10:20:22 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
10:21:42 INFO  : Build configuration of 'Labo_1_system' is updated to 'Debug'
10:21:42 INFO  : Build configuration of system project is automatically updated to 'Debug'.
10:21:42 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
10:21:49 INFO  : Disconnected from the channel tcfchan#20.
10:21:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:21:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:21:59 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:22:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:22:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:22:03 INFO  : 'jtag frequency' command is executed.
10:22:03 INFO  : Context for 'APU' is selected.
10:22:03 INFO  : System reset is completed.
10:22:06 INFO  : 'after 3000' command is executed.
10:22:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:22:08 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
10:22:08 INFO  : Context for 'APU' is selected.
10:22:08 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:22:08 INFO  : 'configparams force-mem-access 1' command is executed.
10:22:08 INFO  : Context for 'APU' is selected.
10:22:08 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
10:22:08 INFO  : 'ps7_init' command is executed.
10:22:08 INFO  : 'ps7_post_config' command is executed.
10:22:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:22:09 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:22:09 INFO  : 'configparams force-mem-access 0' command is executed.
10:22:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:22:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:22:09 INFO  : 'con' command is executed.
10:22:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:22:09 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
10:33:47 INFO  : Disconnected from the channel tcfchan#21.
09:24:27 DEBUG : Logs will be stored at 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/IDE.log'.
09:24:29 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\temp_xsdb_launch_script.tcl
09:24:34 INFO  : XSCT server has started successfully.
09:24:34 INFO  : plnx-install-location is set to ''
09:24:34 INFO  : Successfully done setting XSCT server connection channel  
09:24:34 INFO  : Successfully done setting workspace for the tool. 
09:24:34 INFO  : Registering command handlers for Vitis TCF services
09:24:34 INFO  : Platform repository initialization has completed.
09:24:38 INFO  : Successfully done query RDI_DATADIR 
09:25:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:25:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:25:05 INFO  : 'jtag frequency' command is executed.
09:25:05 INFO  : Context for 'APU' is selected.
09:25:05 INFO  : System reset is completed.
09:25:08 INFO  : 'after 3000' command is executed.
09:25:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:25:11 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
09:25:11 INFO  : Context for 'APU' is selected.
09:25:11 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:25:11 INFO  : 'configparams force-mem-access 1' command is executed.
09:25:11 INFO  : Context for 'APU' is selected.
09:25:11 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
09:25:11 INFO  : 'ps7_init' command is executed.
09:25:11 INFO  : 'ps7_post_config' command is executed.
09:25:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:25:11 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:25:11 INFO  : 'configparams force-mem-access 0' command is executed.
09:25:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:25:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:25:12 INFO  : 'con' command is executed.
09:25:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:25:12 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
09:25:42 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
09:25:51 INFO  : Disconnected from the channel tcfchan#1.
09:25:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:25:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:25:52 INFO  : 'jtag frequency' command is executed.
09:25:52 INFO  : Context for 'APU' is selected.
09:25:52 INFO  : System reset is completed.
09:25:55 INFO  : 'after 3000' command is executed.
09:25:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:25:57 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
09:25:57 INFO  : Context for 'APU' is selected.
09:26:00 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:26:00 INFO  : 'configparams force-mem-access 1' command is executed.
09:26:00 INFO  : Context for 'APU' is selected.
09:26:00 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
09:26:00 INFO  : 'ps7_init' command is executed.
09:26:00 INFO  : 'ps7_post_config' command is executed.
09:26:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:26:00 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:26:00 INFO  : 'configparams force-mem-access 0' command is executed.
09:26:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:26:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:26:01 INFO  : 'con' command is executed.
09:26:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:26:01 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
09:28:43 INFO  : Disconnected from the channel tcfchan#2.
09:28:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:28:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:28:44 INFO  : 'jtag frequency' command is executed.
09:28:44 INFO  : Context for 'APU' is selected.
09:28:44 INFO  : System reset is completed.
09:28:47 INFO  : 'after 3000' command is executed.
09:28:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:28:50 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
09:28:50 INFO  : Context for 'APU' is selected.
09:28:52 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:28:52 INFO  : 'configparams force-mem-access 1' command is executed.
09:28:52 INFO  : Context for 'APU' is selected.
09:28:52 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
09:28:53 INFO  : 'ps7_init' command is executed.
09:28:53 INFO  : 'ps7_post_config' command is executed.
09:28:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:28:53 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:28:53 INFO  : 'configparams force-mem-access 0' command is executed.
09:28:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:28:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:28:53 INFO  : 'con' command is executed.
09:28:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:28:53 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
09:30:07 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
09:30:20 INFO  : Disconnected from the channel tcfchan#3.
09:30:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:30:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:30:30 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:30:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:30:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:30:40 INFO  : 'jtag frequency' command is executed.
09:30:40 INFO  : Context for 'APU' is selected.
09:30:40 INFO  : System reset is completed.
09:30:43 INFO  : 'after 3000' command is executed.
09:30:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:30:45 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
09:30:46 INFO  : Context for 'APU' is selected.
09:30:48 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:30:48 INFO  : 'configparams force-mem-access 1' command is executed.
09:30:48 INFO  : Context for 'APU' is selected.
09:30:48 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
09:30:48 INFO  : 'ps7_init' command is executed.
09:30:48 INFO  : 'ps7_post_config' command is executed.
09:30:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:30:48 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:30:48 INFO  : 'configparams force-mem-access 0' command is executed.
09:30:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:30:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:30:48 INFO  : 'con' command is executed.
09:30:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:30:48 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
09:31:06 INFO  : Disconnected from the channel tcfchan#4.
09:31:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:31:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:31:08 INFO  : 'jtag frequency' command is executed.
09:31:08 INFO  : Context for 'APU' is selected.
09:31:08 INFO  : System reset is completed.
09:31:11 INFO  : 'after 3000' command is executed.
09:31:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:31:13 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
09:31:13 INFO  : Context for 'APU' is selected.
09:31:15 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:31:15 INFO  : 'configparams force-mem-access 1' command is executed.
09:31:15 INFO  : Context for 'APU' is selected.
09:31:15 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
09:31:16 INFO  : 'ps7_init' command is executed.
09:31:16 INFO  : 'ps7_post_config' command is executed.
09:31:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:31:16 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:31:16 INFO  : 'configparams force-mem-access 0' command is executed.
09:31:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:31:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:31:16 INFO  : 'con' command is executed.
09:31:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:31:16 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
09:32:36 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
09:32:56 INFO  : Disconnected from the channel tcfchan#5.
09:32:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:32:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:32:57 INFO  : 'jtag frequency' command is executed.
09:32:57 INFO  : Context for 'APU' is selected.
09:32:57 INFO  : System reset is completed.
09:33:00 INFO  : 'after 3000' command is executed.
09:33:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:33:03 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
09:33:03 INFO  : Context for 'APU' is selected.
09:33:05 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:33:05 INFO  : 'configparams force-mem-access 1' command is executed.
09:33:05 INFO  : Context for 'APU' is selected.
09:33:05 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
09:33:06 INFO  : 'ps7_init' command is executed.
09:33:06 INFO  : 'ps7_post_config' command is executed.
09:33:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:33:06 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:33:06 INFO  : 'configparams force-mem-access 0' command is executed.
09:33:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:33:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:33:06 INFO  : 'con' command is executed.
09:33:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:33:06 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
09:39:13 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
09:39:21 INFO  : Disconnected from the channel tcfchan#6.
09:39:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:39:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:39:31 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:40:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:41:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:41:00 INFO  : 'jtag frequency' command is executed.
09:41:00 INFO  : Context for 'APU' is selected.
09:41:00 INFO  : System reset is completed.
09:41:03 INFO  : 'after 3000' command is executed.
09:41:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:41:05 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
09:41:05 INFO  : Context for 'APU' is selected.
09:41:07 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:41:07 INFO  : 'configparams force-mem-access 1' command is executed.
09:41:08 INFO  : Context for 'APU' is selected.
09:41:08 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
09:41:08 INFO  : 'ps7_init' command is executed.
09:41:08 INFO  : 'ps7_post_config' command is executed.
09:41:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:41:08 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:41:08 INFO  : 'configparams force-mem-access 0' command is executed.
09:41:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:41:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:41:08 INFO  : 'con' command is executed.
09:41:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:41:08 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
09:42:50 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
09:43:04 INFO  : Disconnected from the channel tcfchan#7.
09:43:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:43:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:43:06 INFO  : 'jtag frequency' command is executed.
09:43:06 INFO  : Context for 'APU' is selected.
09:43:06 INFO  : System reset is completed.
09:43:09 INFO  : 'after 3000' command is executed.
09:43:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:43:11 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
09:43:11 INFO  : Context for 'APU' is selected.
09:43:13 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:43:13 INFO  : 'configparams force-mem-access 1' command is executed.
09:43:13 INFO  : Context for 'APU' is selected.
09:43:13 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
09:43:14 INFO  : 'ps7_init' command is executed.
09:43:14 INFO  : 'ps7_post_config' command is executed.
09:43:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:43:14 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:43:14 INFO  : 'configparams force-mem-access 0' command is executed.
09:43:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:43:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:43:14 INFO  : 'con' command is executed.
09:43:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:43:14 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
09:44:42 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
09:44:49 INFO  : Disconnected from the channel tcfchan#8.
09:44:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:44:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:44:50 INFO  : 'jtag frequency' command is executed.
09:44:50 INFO  : Context for 'APU' is selected.
09:44:50 INFO  : System reset is completed.
09:44:53 INFO  : 'after 3000' command is executed.
09:44:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:44:55 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
09:44:55 INFO  : Context for 'APU' is selected.
09:44:58 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:44:58 INFO  : 'configparams force-mem-access 1' command is executed.
09:44:58 INFO  : Context for 'APU' is selected.
09:44:58 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
09:44:58 INFO  : 'ps7_init' command is executed.
09:44:58 INFO  : 'ps7_post_config' command is executed.
09:44:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:44:58 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:44:58 INFO  : 'configparams force-mem-access 0' command is executed.
09:44:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:44:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:44:58 INFO  : 'con' command is executed.
09:44:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:44:58 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
09:45:34 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
09:45:42 INFO  : Disconnected from the channel tcfchan#9.
09:45:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:45:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:45:52 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:45:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:45:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:45:58 INFO  : 'jtag frequency' command is executed.
09:45:58 INFO  : Context for 'APU' is selected.
09:45:58 INFO  : System reset is completed.
09:46:01 INFO  : 'after 3000' command is executed.
09:46:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:46:04 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
09:46:04 INFO  : Context for 'APU' is selected.
09:46:06 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:46:06 INFO  : 'configparams force-mem-access 1' command is executed.
09:46:06 INFO  : Context for 'APU' is selected.
09:46:06 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
09:46:06 INFO  : 'ps7_init' command is executed.
09:46:06 INFO  : 'ps7_post_config' command is executed.
09:46:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:46:07 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:46:07 INFO  : 'configparams force-mem-access 0' command is executed.
09:46:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:46:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:46:07 INFO  : 'con' command is executed.
09:46:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:46:07 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
09:46:28 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
09:46:36 INFO  : Disconnected from the channel tcfchan#10.
09:46:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:46:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:46:37 INFO  : 'jtag frequency' command is executed.
09:46:37 INFO  : Context for 'APU' is selected.
09:46:37 INFO  : System reset is completed.
09:46:40 INFO  : 'after 3000' command is executed.
09:46:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:46:43 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
09:46:43 INFO  : Context for 'APU' is selected.
09:46:45 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:46:45 INFO  : 'configparams force-mem-access 1' command is executed.
09:46:45 INFO  : Context for 'APU' is selected.
09:46:45 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
09:46:45 INFO  : 'ps7_init' command is executed.
09:46:45 INFO  : 'ps7_post_config' command is executed.
09:46:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:46:45 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:46:45 INFO  : 'configparams force-mem-access 0' command is executed.
09:46:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:46:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:46:46 INFO  : 'con' command is executed.
09:46:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:46:46 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
10:23:58 INFO  : Disconnected from the channel tcfchan#11.
08:53:50 DEBUG : Logs will be stored at 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/IDE.log'.
08:53:51 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\temp_xsdb_launch_script.tcl
08:53:55 INFO  : XSCT server has started successfully.
08:53:55 INFO  : Successfully done setting XSCT server connection channel  
08:53:55 INFO  : plnx-install-location is set to ''
08:53:55 INFO  : Successfully done setting workspace for the tool. 
08:53:56 INFO  : Platform repository initialization has completed.
08:54:22 INFO  : Registering command handlers for Vitis TCF services
08:54:25 INFO  : Successfully done query RDI_DATADIR 
09:09:32 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
09:12:08 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
09:12:26 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
09:29:21 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
09:30:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:30:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:30:06 INFO  : 'jtag frequency' command is executed.
09:30:06 INFO  : Context for 'APU' is selected.
09:30:06 INFO  : System reset is completed.
09:30:09 INFO  : 'after 3000' command is executed.
09:30:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:30:12 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
09:30:12 INFO  : Context for 'APU' is selected.
09:30:12 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:30:12 INFO  : 'configparams force-mem-access 1' command is executed.
09:30:12 INFO  : Context for 'APU' is selected.
09:30:12 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
09:30:12 INFO  : 'ps7_init' command is executed.
09:30:12 INFO  : 'ps7_post_config' command is executed.
09:30:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:30:12 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:30:13 INFO  : 'configparams force-mem-access 0' command is executed.
09:30:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:30:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:30:13 INFO  : 'con' command is executed.
09:30:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:30:13 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
10:12:25 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
10:12:56 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
10:13:21 INFO  : Disconnected from the channel tcfchan#1.
10:13:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:13:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:13:22 INFO  : 'jtag frequency' command is executed.
10:13:22 INFO  : Context for 'APU' is selected.
10:13:22 INFO  : System reset is completed.
10:13:25 INFO  : 'after 3000' command is executed.
10:13:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:13:27 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
10:13:27 INFO  : Context for 'APU' is selected.
10:13:30 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:13:30 INFO  : 'configparams force-mem-access 1' command is executed.
10:13:30 INFO  : Context for 'APU' is selected.
10:13:30 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
10:13:30 INFO  : 'ps7_init' command is executed.
10:13:30 INFO  : 'ps7_post_config' command is executed.
10:13:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:13:30 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:13:30 INFO  : 'configparams force-mem-access 0' command is executed.
10:13:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:13:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:13:31 INFO  : 'con' command is executed.
10:13:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:13:31 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
10:14:14 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
10:14:23 INFO  : Disconnected from the channel tcfchan#2.
10:14:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:14:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:14:24 INFO  : 'jtag frequency' command is executed.
10:14:24 INFO  : Context for 'APU' is selected.
10:14:24 INFO  : System reset is completed.
10:14:27 INFO  : 'after 3000' command is executed.
10:14:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:14:30 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
10:14:30 INFO  : Context for 'APU' is selected.
10:14:32 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:14:32 INFO  : 'configparams force-mem-access 1' command is executed.
10:14:32 INFO  : Context for 'APU' is selected.
10:14:32 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
10:14:32 INFO  : 'ps7_init' command is executed.
10:14:32 INFO  : 'ps7_post_config' command is executed.
10:14:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:14:33 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:14:33 INFO  : 'configparams force-mem-access 0' command is executed.
10:14:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:14:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:14:33 INFO  : 'con' command is executed.
10:14:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:14:33 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
10:21:20 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
10:21:27 INFO  : Disconnected from the channel tcfchan#3.
10:21:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:21:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:21:38 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:21:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:21:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:21:43 INFO  : 'jtag frequency' command is executed.
10:21:43 INFO  : Context for 'APU' is selected.
10:21:43 INFO  : System reset is completed.
10:21:46 INFO  : 'after 3000' command is executed.
10:21:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:21:48 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
10:21:48 INFO  : Context for 'APU' is selected.
10:21:51 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:21:51 INFO  : 'configparams force-mem-access 1' command is executed.
10:21:51 INFO  : Context for 'APU' is selected.
10:21:51 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
10:21:51 INFO  : 'ps7_init' command is executed.
10:21:51 INFO  : 'ps7_post_config' command is executed.
10:21:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:51 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:21:52 INFO  : 'configparams force-mem-access 0' command is executed.
10:21:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:21:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:52 INFO  : 'con' command is executed.
10:21:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:21:52 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
10:22:37 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
10:22:47 INFO  : Disconnected from the channel tcfchan#4.
10:22:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:22:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:22:48 INFO  : 'jtag frequency' command is executed.
10:22:48 INFO  : Context for 'APU' is selected.
10:22:48 INFO  : System reset is completed.
10:22:51 INFO  : 'after 3000' command is executed.
10:22:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:22:53 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit"
10:22:53 INFO  : Context for 'APU' is selected.
10:22:56 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:22:56 INFO  : 'configparams force-mem-access 1' command is executed.
10:22:56 INFO  : Context for 'APU' is selected.
10:22:56 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl' is done.
10:22:56 INFO  : 'ps7_init' command is executed.
10:22:56 INFO  : 'ps7_post_config' command is executed.
10:22:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:22:56 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:22:56 INFO  : 'configparams force-mem-access 0' command is executed.
10:22:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_1/Debug/Labo_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:22:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:22:56 INFO  : 'con' command is executed.
10:22:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:22:56 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_1_system\_ide\scripts\debugger_labo_1-default.tcl'
10:33:31 INFO  : Disconnected from the channel tcfchan#5.
09:08:50 DEBUG : Logs will be stored at 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/IDE.log'.
09:08:50 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\temp_xsdb_launch_script.tcl
09:08:54 INFO  : Platform repository initialization has completed.
09:08:55 INFO  : Registering command handlers for Vitis TCF services
09:08:55 INFO  : XSCT server has started successfully.
09:09:00 INFO  : Successfully done setting XSCT server connection channel  
09:09:00 INFO  : plnx-install-location is set to ''
09:09:00 INFO  : Successfully done query RDI_DATADIR 
09:09:00 INFO  : Successfully done setting workspace for the tool. 
09:12:53 INFO  : Checking for BSP changes to sync application flags for project 'Labo_2'...
09:12:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa is already opened

09:13:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:13:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:13:14 INFO  : 'jtag frequency' command is executed.
09:13:14 INFO  : Context for 'APU' is selected.
09:13:14 INFO  : System reset is completed.
09:13:17 INFO  : 'after 3000' command is executed.
09:13:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:13:20 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2/_ide/bitstream/AudioProcessing2.bit"
09:13:20 INFO  : Context for 'APU' is selected.
09:13:20 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:13:20 INFO  : 'configparams force-mem-access 1' command is executed.
09:13:20 INFO  : Context for 'APU' is selected.
09:13:20 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2/_ide/psinit/ps7_init.tcl' is done.
09:13:20 INFO  : 'ps7_init' command is executed.
09:13:20 INFO  : 'ps7_post_config' command is executed.
09:13:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:13:21 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2/Debug/Labo_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:13:21 INFO  : 'configparams force-mem-access 0' command is executed.
09:13:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2/Debug/Labo_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:13:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:13:21 INFO  : 'con' command is executed.
09:13:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:13:21 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_2_system\_ide\scripts\debugger_labo_2-default.tcl'
09:50:10 INFO  : Checking for BSP changes to sync application flags for project 'Labo_2'...
09:50:36 INFO  : Checking for BSP changes to sync application flags for project 'Labo_2'...
09:52:35 INFO  : Disconnected from the channel tcfchan#2.
09:52:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:52:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:52:36 INFO  : 'jtag frequency' command is executed.
09:52:36 INFO  : Context for 'APU' is selected.
09:52:36 INFO  : System reset is completed.
09:52:39 INFO  : 'after 3000' command is executed.
09:52:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:52:42 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2/_ide/bitstream/AudioProcessing2.bit"
09:52:42 INFO  : Context for 'APU' is selected.
09:52:44 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:52:44 INFO  : 'configparams force-mem-access 1' command is executed.
09:52:44 INFO  : Context for 'APU' is selected.
09:52:44 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2/_ide/psinit/ps7_init.tcl' is done.
09:52:45 INFO  : 'ps7_init' command is executed.
09:52:45 INFO  : 'ps7_post_config' command is executed.
09:52:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:52:45 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2/Debug/Labo_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:52:45 INFO  : 'configparams force-mem-access 0' command is executed.
09:52:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2/Debug/Labo_2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:52:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:52:45 INFO  : 'con' command is executed.
09:52:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:52:45 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_2_system\_ide\scripts\debugger_labo_2-default.tcl'
09:53:20 INFO  : Disconnected from the channel tcfchan#3.
09:53:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:53:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:53:30 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
08:55:03 DEBUG : Logs will be stored at 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/IDE.log'.
08:55:03 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\temp_xsdb_launch_script.tcl
08:55:07 INFO  : Platform repository initialization has completed.
08:55:08 INFO  : XSCT server has started successfully.
08:55:08 INFO  : Successfully done setting XSCT server connection channel  
08:55:08 INFO  : plnx-install-location is set to ''
08:55:08 INFO  : Successfully done setting workspace for the tool. 
08:55:09 INFO  : Registering command handlers for Vitis TCF services
08:55:14 INFO  : Successfully done query RDI_DATADIR 
09:03:07 INFO  : Checking for BSP changes to sync application flags for project 'Labo_2_Delay'...
09:03:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa is already opened

09:28:43 INFO  : Checking for BSP changes to sync application flags for project 'Labo_2_Delay'...
09:29:08 INFO  : Checking for BSP changes to sync application flags for project 'Labo_2_Delay'...
09:29:21 INFO  : Checking for BSP changes to sync application flags for project 'Labo_2_Delay'...
09:29:32 INFO  : Checking for BSP changes to sync application flags for project 'Labo_2_Delay'...
09:29:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:30:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:30:01 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:30:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:30:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:30:13 INFO  : 'jtag frequency' command is executed.
09:30:13 INFO  : Context for 'APU' is selected.
09:30:13 INFO  : System reset is completed.
09:30:16 INFO  : 'after 3000' command is executed.
09:30:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:30:18 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/bitstream/AudioProcessing2.bit"
09:30:18 INFO  : Context for 'APU' is selected.
09:30:18 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:30:18 INFO  : 'configparams force-mem-access 1' command is executed.
09:30:18 INFO  : Context for 'APU' is selected.
09:30:18 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/psinit/ps7_init.tcl' is done.
09:30:19 INFO  : 'ps7_init' command is executed.
09:30:19 INFO  : 'ps7_post_config' command is executed.
09:30:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:30:19 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/Debug/Labo_2_Delay.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:30:19 INFO  : 'configparams force-mem-access 0' command is executed.
09:30:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/Debug/Labo_2_Delay.elf
configparams force-mem-access 0
----------------End of Script----------------

09:30:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:30:19 INFO  : 'con' command is executed.
09:30:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:30:19 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_2_Delay_system\_ide\scripts\debugger_labo_2_delay-default.tcl'
09:37:22 INFO  : Checking for BSP changes to sync application flags for project 'Labo_2_Delay'...
09:37:33 INFO  : Disconnected from the channel tcfchan#2.
09:37:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:37:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:37:43 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:37:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:37:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:37:59 INFO  : 'jtag frequency' command is executed.
09:37:59 INFO  : Context for 'APU' is selected.
09:37:59 INFO  : System reset is completed.
09:38:02 INFO  : 'after 3000' command is executed.
09:38:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:38:04 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/bitstream/AudioProcessing2.bit"
09:38:04 INFO  : Context for 'APU' is selected.
09:38:07 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:38:07 INFO  : 'configparams force-mem-access 1' command is executed.
09:38:07 INFO  : Context for 'APU' is selected.
09:38:07 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/psinit/ps7_init.tcl' is done.
09:38:07 INFO  : 'ps7_init' command is executed.
09:38:07 INFO  : 'ps7_post_config' command is executed.
09:38:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:38:08 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/Debug/Labo_2_Delay.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:38:08 INFO  : 'configparams force-mem-access 0' command is executed.
09:38:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/Debug/Labo_2_Delay.elf
configparams force-mem-access 0
----------------End of Script----------------

09:38:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:38:08 INFO  : 'con' command is executed.
09:38:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:38:08 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_2_Delay_system\_ide\scripts\debugger_labo_2_delay-default.tcl'
09:49:18 INFO  : Disconnected from the channel tcfchan#3.
09:49:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:49:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:49:19 INFO  : 'jtag frequency' command is executed.
09:49:20 INFO  : Context for 'APU' is selected.
09:49:20 INFO  : System reset is completed.
09:49:23 INFO  : 'after 3000' command is executed.
09:49:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:49:25 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/bitstream/AudioProcessing2.bit"
09:49:25 INFO  : Context for 'APU' is selected.
09:49:28 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:49:28 INFO  : 'configparams force-mem-access 1' command is executed.
09:49:28 INFO  : Context for 'APU' is selected.
09:49:28 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/psinit/ps7_init.tcl' is done.
09:49:29 INFO  : 'ps7_init' command is executed.
09:49:29 INFO  : 'ps7_post_config' command is executed.
09:49:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:49:29 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/Debug/Labo_2_Delay.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:49:29 INFO  : 'configparams force-mem-access 0' command is executed.
09:49:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/Debug/Labo_2_Delay.elf
configparams force-mem-access 0
----------------End of Script----------------

09:49:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:49:29 INFO  : 'con' command is executed.
09:49:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:49:29 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_2_Delay_system\_ide\scripts\debugger_labo_2_delay-default.tcl'
09:49:47 INFO  : Disconnected from the channel tcfchan#4.
09:49:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:49:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:49:50 INFO  : 'jtag frequency' command is executed.
09:49:50 INFO  : Context for 'APU' is selected.
09:49:50 INFO  : System reset is completed.
09:49:53 INFO  : 'after 3000' command is executed.
09:49:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:49:56 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/bitstream/AudioProcessing2.bit"
09:49:56 INFO  : Context for 'APU' is selected.
09:49:59 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:49:59 INFO  : 'configparams force-mem-access 1' command is executed.
09:49:59 INFO  : Context for 'APU' is selected.
09:49:59 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/psinit/ps7_init.tcl' is done.
09:50:00 INFO  : 'ps7_init' command is executed.
09:50:00 INFO  : 'ps7_post_config' command is executed.
09:50:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:50:00 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/Debug/Labo_2_Delay.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:50:00 INFO  : 'configparams force-mem-access 0' command is executed.
09:50:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/Debug/Labo_2_Delay.elf
configparams force-mem-access 0
----------------End of Script----------------

09:50:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:50:00 INFO  : 'con' command is executed.
09:50:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:50:00 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_2_Delay_system\_ide\scripts\debugger_labo_2_delay-default.tcl'
09:50:07 INFO  : Disconnected from the channel tcfchan#5.
09:50:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:50:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:50:08 INFO  : 'jtag frequency' command is executed.
09:50:08 INFO  : Context for 'APU' is selected.
09:50:08 INFO  : System reset is completed.
09:50:11 INFO  : 'after 3000' command is executed.
09:50:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:50:13 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/bitstream/AudioProcessing2.bit"
09:50:13 INFO  : Context for 'APU' is selected.
09:50:16 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:50:16 INFO  : 'configparams force-mem-access 1' command is executed.
09:50:16 INFO  : Context for 'APU' is selected.
09:50:16 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/psinit/ps7_init.tcl' is done.
09:50:17 INFO  : 'ps7_init' command is executed.
09:50:17 INFO  : 'ps7_post_config' command is executed.
09:50:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:50:17 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/Debug/Labo_2_Delay.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:50:17 INFO  : 'configparams force-mem-access 0' command is executed.
09:50:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/Debug/Labo_2_Delay.elf
configparams force-mem-access 0
----------------End of Script----------------

09:50:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:50:17 INFO  : 'con' command is executed.
09:50:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:50:17 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_2_Delay_system\_ide\scripts\debugger_labo_2_delay-default.tcl'
09:52:57 INFO  : Disconnected from the channel tcfchan#6.
09:52:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:52:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:52:58 INFO  : 'jtag frequency' command is executed.
09:52:58 INFO  : Context for 'APU' is selected.
09:52:59 INFO  : System reset is completed.
09:53:02 INFO  : 'after 3000' command is executed.
09:53:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:53:04 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/bitstream/AudioProcessing2.bit"
09:53:04 INFO  : Context for 'APU' is selected.
09:53:07 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:53:07 INFO  : 'configparams force-mem-access 1' command is executed.
09:53:07 INFO  : Context for 'APU' is selected.
09:53:07 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/psinit/ps7_init.tcl' is done.
09:53:07 INFO  : 'ps7_init' command is executed.
09:53:07 INFO  : 'ps7_post_config' command is executed.
09:53:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:53:07 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/Debug/Labo_2_Delay.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:53:07 INFO  : 'configparams force-mem-access 0' command is executed.
09:53:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/Debug/Labo_2_Delay.elf
configparams force-mem-access 0
----------------End of Script----------------

09:53:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:53:07 INFO  : 'con' command is executed.
09:53:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:53:07 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_2_Delay_system\_ide\scripts\debugger_labo_2_delay-default.tcl'
09:57:29 INFO  : Disconnected from the channel tcfchan#7.
09:57:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:57:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:57:39 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:57:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:57:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:57:40 INFO  : 'jtag frequency' command is executed.
09:57:40 INFO  : Context for 'APU' is selected.
09:57:40 INFO  : System reset is completed.
09:57:43 INFO  : 'after 3000' command is executed.
09:57:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:57:45 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/bitstream/AudioProcessing2.bit"
09:57:45 INFO  : Context for 'APU' is selected.
09:57:48 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:57:48 INFO  : 'configparams force-mem-access 1' command is executed.
09:57:48 INFO  : Context for 'APU' is selected.
09:57:48 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/psinit/ps7_init.tcl' is done.
09:57:48 INFO  : 'ps7_init' command is executed.
09:57:48 INFO  : 'ps7_post_config' command is executed.
09:57:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:57:49 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/Debug/Labo_2_Delay.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:57:49 INFO  : 'configparams force-mem-access 0' command is executed.
09:57:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/Debug/Labo_2_Delay.elf
configparams force-mem-access 0
----------------End of Script----------------

09:57:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:57:49 INFO  : 'con' command is executed.
09:57:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:57:49 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_2_Delay_system\_ide\scripts\debugger_labo_2_delay-default.tcl'
10:02:56 INFO  : Disconnected from the channel tcfchan#8.
10:02:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:02:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:02:58 INFO  : 'jtag frequency' command is executed.
10:02:58 INFO  : Context for 'APU' is selected.
10:02:58 INFO  : System reset is completed.
10:03:01 INFO  : 'after 3000' command is executed.
10:03:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:03:04 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/bitstream/AudioProcessing2.bit"
10:03:04 INFO  : Context for 'APU' is selected.
10:03:06 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:03:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:03:06 INFO  : 'configparams force-mem-access 1' command is executed.
10:03:06 INFO  : Context for 'APU' is selected.
10:03:06 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/psinit/ps7_init.tcl' is done.
10:03:06 INFO  : 'ps7_init' command is executed.
10:03:06 INFO  : 'ps7_post_config' command is executed.
10:03:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:03:07 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/Debug/Labo_2_Delay.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:03:07 INFO  : 'configparams force-mem-access 0' command is executed.
10:03:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/Debug/Labo_2_Delay.elf
configparams force-mem-access 0
----------------End of Script----------------

10:03:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:03:07 INFO  : 'con' command is executed.
10:03:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:03:07 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_2_Delay_system\_ide\scripts\debugger_labo_2_delay-default.tcl'
10:03:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:03:07 INFO  : 'jtag frequency' command is executed.
10:03:07 INFO  : Context for 'APU' is selected.
10:03:07 INFO  : System reset is completed.
10:03:10 INFO  : 'after 3000' command is executed.
10:03:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:03:12 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/bitstream/AudioProcessing2.bit"
10:03:12 INFO  : Context for 'APU' is selected.
10:03:12 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:03:12 INFO  : 'configparams force-mem-access 1' command is executed.
10:03:12 INFO  : Context for 'APU' is selected.
10:03:12 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/psinit/ps7_init.tcl' is done.
10:03:13 INFO  : 'ps7_init' command is executed.
10:03:13 INFO  : 'ps7_post_config' command is executed.
10:03:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:03:13 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/Debug/Labo_2_Delay.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:03:13 INFO  : 'configparams force-mem-access 0' command is executed.
10:03:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/Debug/Labo_2_Delay.elf
configparams force-mem-access 0
----------------End of Script----------------

10:03:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:03:13 INFO  : 'con' command is executed.
10:03:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:03:13 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_2_Delay_system\_ide\scripts\debugger_labo_2_delay-default.tcl'
10:08:03 INFO  : Disconnected from the channel tcfchan#9.
10:08:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:08:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:08:04 INFO  : 'jtag frequency' command is executed.
10:08:04 INFO  : Context for 'APU' is selected.
10:08:04 INFO  : System reset is completed.
10:08:07 INFO  : 'after 3000' command is executed.
10:08:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:08:10 ERROR : 'fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/bitstream/AudioProcessing2.bit' is cancelled.
10:08:10 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: 'fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/bitstream/AudioProcessing2.bit' is cancelled.
10:08:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

10:08:10 ERROR : 'fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/bitstream/AudioProcessing2.bit' is cancelled.
10:08:14 INFO  : Checking for BSP changes to sync application flags for project 'Labo_2_Delay'...
10:08:22 INFO  : Checking for BSP changes to sync application flags for project 'Labo_2_Delay'...
10:08:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:08:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:08:25 INFO  : 'jtag frequency' command is executed.
10:08:25 INFO  : Context for 'APU' is selected.
10:08:25 INFO  : System reset is completed.
10:08:28 INFO  : 'after 3000' command is executed.
10:08:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:08:31 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/bitstream/AudioProcessing2.bit"
10:08:31 INFO  : Context for 'APU' is selected.
10:08:31 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:08:31 INFO  : 'configparams force-mem-access 1' command is executed.
10:08:31 INFO  : Context for 'APU' is selected.
10:08:31 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/psinit/ps7_init.tcl' is done.
10:08:31 INFO  : 'ps7_init' command is executed.
10:08:31 INFO  : 'ps7_post_config' command is executed.
10:08:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:32 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/Debug/Labo_2_Delay.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:08:32 INFO  : 'configparams force-mem-access 0' command is executed.
10:08:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/Debug/Labo_2_Delay.elf
configparams force-mem-access 0
----------------End of Script----------------

10:08:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:32 INFO  : 'con' command is executed.
10:08:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:08:32 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_2_Delay_system\_ide\scripts\debugger_labo_2_delay-default.tcl'
10:12:00 INFO  : Checking for BSP changes to sync application flags for project 'Labo_2_Delay'...
10:12:28 INFO  : Disconnected from the channel tcfchan#10.
10:12:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:12:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:12:29 INFO  : 'jtag frequency' command is executed.
10:12:29 INFO  : Context for 'APU' is selected.
10:12:29 INFO  : System reset is completed.
10:12:32 INFO  : 'after 3000' command is executed.
10:12:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:12:35 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/bitstream/AudioProcessing2.bit"
10:12:35 INFO  : Context for 'APU' is selected.
10:12:40 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:12:40 INFO  : 'configparams force-mem-access 1' command is executed.
10:12:40 INFO  : Context for 'APU' is selected.
10:12:40 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/psinit/ps7_init.tcl' is done.
10:12:40 INFO  : 'ps7_init' command is executed.
10:12:40 INFO  : 'ps7_post_config' command is executed.
10:12:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:12:41 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/Debug/Labo_2_Delay.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:12:41 INFO  : 'configparams force-mem-access 0' command is executed.
10:12:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/Debug/Labo_2_Delay.elf
configparams force-mem-access 0
----------------End of Script----------------

10:12:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:12:41 INFO  : 'con' command is executed.
10:12:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:12:41 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_2_Delay_system\_ide\scripts\debugger_labo_2_delay-default.tcl'
10:19:37 INFO  : Disconnected from the channel tcfchan#11.
10:19:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:19:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:19:38 INFO  : 'jtag frequency' command is executed.
10:19:38 INFO  : Context for 'APU' is selected.
10:19:38 INFO  : System reset is completed.
10:19:41 INFO  : 'after 3000' command is executed.
10:19:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:19:44 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/bitstream/AudioProcessing2.bit"
10:19:44 INFO  : Context for 'APU' is selected.
10:19:48 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:19:48 INFO  : 'configparams force-mem-access 1' command is executed.
10:19:48 INFO  : Context for 'APU' is selected.
10:19:48 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/psinit/ps7_init.tcl' is done.
10:19:48 INFO  : 'ps7_init' command is executed.
10:19:48 INFO  : 'ps7_post_config' command is executed.
10:19:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:19:49 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/Debug/Labo_2_Delay.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:19:49 INFO  : 'configparams force-mem-access 0' command is executed.
10:19:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/Debug/Labo_2_Delay.elf
configparams force-mem-access 0
----------------End of Script----------------

10:19:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:19:49 INFO  : 'con' command is executed.
10:19:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:19:49 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_2_Delay_system\_ide\scripts\debugger_labo_2_delay-default.tcl'
10:25:40 INFO  : Checking for BSP changes to sync application flags for project 'Labo_2'...
10:26:24 INFO  : Disconnected from the channel tcfchan#12.
10:26:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:26:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:26:25 INFO  : 'jtag frequency' command is executed.
10:26:25 INFO  : Context for 'APU' is selected.
10:26:25 INFO  : System reset is completed.
10:26:28 INFO  : 'after 3000' command is executed.
10:26:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:26:31 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/bitstream/AudioProcessing2.bit"
10:26:31 INFO  : Context for 'APU' is selected.
10:26:33 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:26:33 INFO  : 'configparams force-mem-access 1' command is executed.
10:26:33 INFO  : Context for 'APU' is selected.
10:26:33 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/psinit/ps7_init.tcl' is done.
10:26:34 INFO  : 'ps7_init' command is executed.
10:26:34 INFO  : 'ps7_post_config' command is executed.
10:26:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:26:34 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/Debug/Labo_2_Delay.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:26:34 INFO  : 'configparams force-mem-access 0' command is executed.
10:26:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/Debug/Labo_2_Delay.elf
configparams force-mem-access 0
----------------End of Script----------------

10:26:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:26:34 INFO  : 'con' command is executed.
10:26:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:26:34 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_2_Delay_system\_ide\scripts\debugger_labo_2_delay-default.tcl'
10:27:14 INFO  : Disconnected from the channel tcfchan#13.
10:27:56 DEBUG : Logs will be stored at 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/IDE.log'.
10:27:57 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\temp_xsdb_launch_script.tcl
10:28:00 INFO  : XSCT server has started successfully.
10:28:00 INFO  : Successfully done setting XSCT server connection channel  
10:28:00 INFO  : plnx-install-location is set to ''
10:28:00 INFO  : Successfully done setting workspace for the tool. 
10:28:00 INFO  : Platform repository initialization has completed.
10:28:03 INFO  : Successfully done query RDI_DATADIR 
10:28:03 INFO  : Registering command handlers for Vitis TCF services
10:28:09 INFO  : Checking for BSP changes to sync application flags for project 'Labo_2_Delay'...
10:29:09 INFO  : Checking for BSP changes to sync application flags for project 'Labo_2_Delay'...
10:29:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:29:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:29:19 INFO  : 'jtag frequency' command is executed.
10:29:19 INFO  : Context for 'APU' is selected.
10:29:19 INFO  : System reset is completed.
10:29:22 INFO  : 'after 3000' command is executed.
10:29:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:29:24 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/bitstream/AudioProcessing2.bit"
10:29:24 INFO  : Context for 'APU' is selected.
10:29:24 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:29:24 INFO  : 'configparams force-mem-access 1' command is executed.
10:29:24 INFO  : Context for 'APU' is selected.
10:29:24 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/psinit/ps7_init.tcl' is done.
10:29:25 INFO  : 'ps7_init' command is executed.
10:29:25 INFO  : 'ps7_post_config' command is executed.
10:29:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:29:25 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/Debug/Labo_2_Delay.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:29:25 INFO  : 'configparams force-mem-access 0' command is executed.
10:29:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/Debug/Labo_2_Delay.elf
configparams force-mem-access 0
----------------End of Script----------------

10:29:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:29:25 INFO  : 'con' command is executed.
10:29:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:29:25 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_2_Delay_system\_ide\scripts\debugger_labo_2_delay-default.tcl'
10:31:08 INFO  : Disconnected from the channel tcfchan#1.
10:31:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:31:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:31:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:31:13 INFO  : 'jtag frequency' command is executed.
10:31:13 INFO  : Context for 'APU' is selected.
10:31:13 INFO  : System reset is completed.
10:31:16 INFO  : 'after 3000' command is executed.
10:31:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:31:19 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:31:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:31:22 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/bitstream/AudioProcessing2.bit"
10:31:25 INFO  : Context for 'APU' is selected.
10:31:27 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:31:27 INFO  : 'configparams force-mem-access 1' command is executed.
10:31:27 INFO  : Context for 'APU' is selected.
10:31:27 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/psinit/ps7_init.tcl' is done.
10:31:28 INFO  : 'ps7_init' command is executed.
10:31:28 INFO  : 'ps7_post_config' command is executed.
10:31:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:28 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/Debug/Labo_2_Delay.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:31:28 INFO  : 'configparams force-mem-access 0' command is executed.
10:31:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/Debug/Labo_2_Delay.elf
configparams force-mem-access 0
----------------End of Script----------------

10:31:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:28 INFO  : 'con' command is executed.
10:31:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:31:28 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_2_Delay_system\_ide\scripts\debugger_labo_2_delay-default.tcl'
10:32:49 INFO  : Disconnected from the channel tcfchan#2.
10:32:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:32:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:32:59 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:33:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:33:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:33:30 INFO  : 'jtag frequency' command is executed.
10:33:30 INFO  : Context for 'APU' is selected.
10:33:30 INFO  : System reset is completed.
10:33:33 INFO  : 'after 3000' command is executed.
10:33:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:33:36 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/bitstream/AudioProcessing2.bit"
10:33:36 INFO  : Context for 'APU' is selected.
10:33:38 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:33:38 INFO  : 'configparams force-mem-access 1' command is executed.
10:33:38 INFO  : Context for 'APU' is selected.
10:33:38 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/psinit/ps7_init.tcl' is done.
10:33:39 INFO  : 'ps7_init' command is executed.
10:33:39 INFO  : 'ps7_post_config' command is executed.
10:33:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:33:39 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/Debug/Labo_2_Delay.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:33:39 INFO  : 'configparams force-mem-access 0' command is executed.
10:33:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/Debug/Labo_2_Delay.elf
configparams force-mem-access 0
----------------End of Script----------------

10:33:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:33:39 INFO  : 'con' command is executed.
10:33:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:33:39 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_2_Delay_system\_ide\scripts\debugger_labo_2_delay-default.tcl'
10:34:53 INFO  : Disconnected from the channel tcfchan#3.
10:35:22 DEBUG : Logs will be stored at 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/IDE.log'.
10:35:22 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\temp_xsdb_launch_script.tcl
10:35:25 INFO  : XSCT server has started successfully.
10:35:25 INFO  : Successfully done setting XSCT server connection channel  
10:35:25 INFO  : plnx-install-location is set to ''
10:35:25 INFO  : Successfully done setting workspace for the tool. 
10:35:26 INFO  : Platform repository initialization has completed.
10:35:26 INFO  : Successfully done query RDI_DATADIR 
10:35:26 INFO  : Registering command handlers for Vitis TCF services
10:35:33 INFO  : Checking for BSP changes to sync application flags for project 'Labo_2_Delay'...
10:35:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:36:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:36:09 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:36:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:36:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:36:18 INFO  : 'jtag frequency' command is executed.
10:36:18 INFO  : Context for 'APU' is selected.
10:36:18 INFO  : System reset is completed.
10:36:21 INFO  : 'after 3000' command is executed.
10:36:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:36:23 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/bitstream/AudioProcessing2.bit"
10:36:24 INFO  : Context for 'APU' is selected.
10:36:24 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:36:24 INFO  : 'configparams force-mem-access 1' command is executed.
10:36:24 INFO  : Context for 'APU' is selected.
10:36:24 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/psinit/ps7_init.tcl' is done.
10:36:24 INFO  : 'ps7_init' command is executed.
10:36:24 INFO  : 'ps7_post_config' command is executed.
10:36:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:36:24 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/Debug/Labo_2_Delay.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:36:24 INFO  : 'configparams force-mem-access 0' command is executed.
10:36:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/Debug/Labo_2_Delay.elf
configparams force-mem-access 0
----------------End of Script----------------

10:36:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:36:25 INFO  : 'con' command is executed.
10:36:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:36:25 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_2_Delay_system\_ide\scripts\debugger_labo_2_delay-default.tcl'
10:39:40 INFO  : Checking for BSP changes to sync application flags for project 'Labo_2_Delay'...
10:39:47 INFO  : Disconnected from the channel tcfchan#1.
10:39:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:39:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:39:50 INFO  : 'jtag frequency' command is executed.
10:39:50 INFO  : Context for 'APU' is selected.
10:39:50 INFO  : System reset is completed.
10:39:53 INFO  : 'after 3000' command is executed.
10:39:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:39:55 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/bitstream/AudioProcessing2.bit"
10:39:55 INFO  : Context for 'APU' is selected.
10:39:58 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:39:58 INFO  : 'configparams force-mem-access 1' command is executed.
10:39:58 INFO  : Context for 'APU' is selected.
10:39:58 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/psinit/ps7_init.tcl' is done.
10:39:58 INFO  : 'ps7_init' command is executed.
10:39:58 INFO  : 'ps7_post_config' command is executed.
10:39:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:39:58 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/Debug/Labo_2_Delay.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:39:58 INFO  : 'configparams force-mem-access 0' command is executed.
10:39:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/Debug/Labo_2_Delay.elf
configparams force-mem-access 0
----------------End of Script----------------

10:39:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:39:59 INFO  : 'con' command is executed.
10:39:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:39:59 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_2_Delay_system\_ide\scripts\debugger_labo_2_delay-default.tcl'
10:43:09 INFO  : Disconnected from the channel tcfchan#2.
10:43:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:43:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:43:10 INFO  : 'jtag frequency' command is executed.
10:43:10 INFO  : Context for 'APU' is selected.
10:43:10 INFO  : System reset is completed.
10:43:13 INFO  : 'after 3000' command is executed.
10:43:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:43:15 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/bitstream/AudioProcessing2.bit"
10:43:15 INFO  : Context for 'APU' is selected.
10:43:18 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:43:18 INFO  : 'configparams force-mem-access 1' command is executed.
10:43:18 INFO  : Context for 'APU' is selected.
10:43:18 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/psinit/ps7_init.tcl' is done.
10:43:18 INFO  : 'ps7_init' command is executed.
10:43:18 INFO  : 'ps7_post_config' command is executed.
10:43:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:43:18 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/Debug/Labo_2_Delay.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:43:18 INFO  : 'configparams force-mem-access 0' command is executed.
10:43:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_2_Delay/Debug/Labo_2_Delay.elf
configparams force-mem-access 0
----------------End of Script----------------

10:43:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:43:18 INFO  : 'con' command is executed.
10:43:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:43:18 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_2_Delay_system\_ide\scripts\debugger_labo_2_delay-default.tcl'
10:49:50 INFO  : Disconnected from the channel tcfchan#3.
08:44:15 DEBUG : Logs will be stored at 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/IDE.log'.
08:44:17 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\temp_xsdb_launch_script.tcl
08:44:22 INFO  : XSCT server has started successfully.
08:44:22 INFO  : plnx-install-location is set to ''
08:44:22 INFO  : Successfully done setting XSCT server connection channel  
08:44:22 INFO  : Successfully done setting workspace for the tool. 
08:44:28 INFO  : Registering command handlers for Vitis TCF services
08:44:29 INFO  : Platform repository initialization has completed.
08:44:33 INFO  : Successfully done query RDI_DATADIR 
09:09:25 INFO  : Checking for BSP changes to sync application flags for project 'Labo_4_Fixed_Sin'...
09:11:35 INFO  : Checking for BSP changes to sync application flags for project 'Labo_4_Fixed_Sin'...
09:12:07 INFO  : Checking for BSP changes to sync application flags for project 'Labo_4_Fixed_Sin'...
09:12:44 INFO  : Checking for BSP changes to sync application flags for project 'Labo_4_Fixed_Sin'...
09:13:56 INFO  : Checking for BSP changes to sync application flags for project 'Labo_4_Fixed_Sin'...
09:14:53 INFO  : Checking for BSP changes to sync application flags for project 'Labo_4_Fixed_Sin'...
09:25:29 INFO  : Checking for BSP changes to sync application flags for project 'Labo_4_Fixed_Sin'...
09:25:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa is already opened

09:33:02 INFO  : Checking for BSP changes to sync application flags for project 'Labo_4_Fixed_Sin'...
09:33:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa is already opened

09:35:50 INFO  : Checking for BSP changes to sync application flags for project 'Labo_4_Fixed_Sin'...
09:35:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa is already opened

09:37:20 INFO  : Checking for BSP changes to sync application flags for project 'Labo_4_Fixed_Sin'...
09:37:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa is already opened

09:37:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:37:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:37:55 INFO  : 'jtag frequency' command is executed.
09:37:55 INFO  : Context for 'APU' is selected.
09:37:55 INFO  : System reset is completed.
09:37:58 INFO  : 'after 3000' command is executed.
09:37:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:38:01 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit"
09:38:01 INFO  : Context for 'APU' is selected.
09:38:01 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:38:01 INFO  : 'configparams force-mem-access 1' command is executed.
09:38:01 INFO  : Context for 'APU' is selected.
09:38:01 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl' is done.
09:38:01 INFO  : 'ps7_init' command is executed.
09:38:01 INFO  : 'ps7_post_config' command is executed.
09:38:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:38:02 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:38:02 INFO  : 'configparams force-mem-access 0' command is executed.
09:38:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf
configparams force-mem-access 0
----------------End of Script----------------

09:38:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:38:02 INFO  : 'con' command is executed.
09:38:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:38:02 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_4_Fixed_Sin_system\_ide\scripts\systemdebugger_labo_4_fixed_sin_system_standalone.tcl'
09:41:53 INFO  : Checking for BSP changes to sync application flags for project 'Labo_4_Fixed_Sin'...
09:42:18 INFO  : Checking for BSP changes to sync application flags for project 'Labo_4_Fixed_Sin'...
09:42:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa is already opened

09:42:32 INFO  : Disconnected from the channel tcfchan#5.
09:42:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:42:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:42:33 INFO  : 'jtag frequency' command is executed.
09:42:33 INFO  : Context for 'APU' is selected.
09:42:33 INFO  : System reset is completed.
09:42:36 INFO  : 'after 3000' command is executed.
09:42:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:42:38 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit"
09:42:38 INFO  : Context for 'APU' is selected.
09:42:41 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:42:41 INFO  : 'configparams force-mem-access 1' command is executed.
09:42:41 INFO  : Context for 'APU' is selected.
09:42:41 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl' is done.
09:42:41 INFO  : 'ps7_init' command is executed.
09:42:41 INFO  : 'ps7_post_config' command is executed.
09:42:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:42:41 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:42:41 INFO  : 'configparams force-mem-access 0' command is executed.
09:42:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf
configparams force-mem-access 0
----------------End of Script----------------

09:42:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:42:41 INFO  : 'con' command is executed.
09:42:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:42:41 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_4_Fixed_Sin_system\_ide\scripts\systemdebugger_labo_4_fixed_sin_system_standalone.tcl'
09:42:52 INFO  : Disconnected from the channel tcfchan#7.
09:42:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:42:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:42:52 INFO  : 'jtag frequency' command is executed.
09:42:52 INFO  : Context for 'APU' is selected.
09:42:52 INFO  : System reset is completed.
09:42:55 INFO  : 'after 3000' command is executed.
09:42:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:42:58 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit"
09:42:58 INFO  : Context for 'APU' is selected.
09:43:00 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:43:00 INFO  : 'configparams force-mem-access 1' command is executed.
09:43:00 INFO  : Context for 'APU' is selected.
09:43:00 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl' is done.
09:43:00 INFO  : 'ps7_init' command is executed.
09:43:00 INFO  : 'ps7_post_config' command is executed.
09:43:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:43:01 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:43:01 INFO  : 'configparams force-mem-access 0' command is executed.
09:43:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf
configparams force-mem-access 0
----------------End of Script----------------

09:43:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:43:01 INFO  : 'con' command is executed.
09:43:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:43:01 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_4_Fixed_Sin_system\_ide\scripts\systemdebugger_labo_4_fixed_sin_system_standalone.tcl'
09:43:54 INFO  : Checking for BSP changes to sync application flags for project 'Labo_4_Fixed_Sin'...
09:43:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa is already opened

09:44:04 INFO  : Disconnected from the channel tcfchan#8.
09:44:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:44:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:44:04 INFO  : 'jtag frequency' command is executed.
09:44:04 INFO  : Context for 'APU' is selected.
09:44:04 INFO  : System reset is completed.
09:44:07 INFO  : 'after 3000' command is executed.
09:44:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:44:10 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit"
09:44:10 INFO  : Context for 'APU' is selected.
09:44:12 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:44:12 INFO  : 'configparams force-mem-access 1' command is executed.
09:44:12 INFO  : Context for 'APU' is selected.
09:44:12 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl' is done.
09:44:12 INFO  : 'ps7_init' command is executed.
09:44:12 INFO  : 'ps7_post_config' command is executed.
09:44:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:44:13 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:44:13 INFO  : 'configparams force-mem-access 0' command is executed.
09:44:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf
configparams force-mem-access 0
----------------End of Script----------------

09:44:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:44:13 INFO  : 'con' command is executed.
09:44:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:44:13 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_4_Fixed_Sin_system\_ide\scripts\systemdebugger_labo_4_fixed_sin_system_standalone.tcl'
09:44:55 INFO  : Disconnected from the channel tcfchan#10.
09:44:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:44:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:44:55 INFO  : 'jtag frequency' command is executed.
09:44:55 INFO  : Context for 'APU' is selected.
09:44:55 INFO  : System reset is completed.
09:44:58 INFO  : 'after 3000' command is executed.
09:44:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:45:01 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit"
09:45:01 INFO  : Context for 'APU' is selected.
09:45:03 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:45:03 INFO  : 'configparams force-mem-access 1' command is executed.
09:45:03 INFO  : Context for 'APU' is selected.
09:45:03 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl' is done.
09:45:03 INFO  : 'ps7_init' command is executed.
09:45:03 INFO  : 'ps7_post_config' command is executed.
09:45:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:45:03 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:45:03 INFO  : 'configparams force-mem-access 0' command is executed.
09:45:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf
configparams force-mem-access 0
----------------End of Script----------------

09:45:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:45:03 INFO  : 'con' command is executed.
09:45:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:45:03 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_4_Fixed_Sin_system\_ide\scripts\systemdebugger_labo_4_fixed_sin_system_standalone.tcl'
09:45:35 INFO  : Checking for BSP changes to sync application flags for project 'Labo_4_Fixed_Sin'...
09:45:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa is already opened

09:45:45 INFO  : Disconnected from the channel tcfchan#11.
09:45:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:45:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:45:45 INFO  : 'jtag frequency' command is executed.
09:45:45 INFO  : Context for 'APU' is selected.
09:45:45 INFO  : System reset is completed.
09:45:48 INFO  : 'after 3000' command is executed.
09:45:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:45:50 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit"
09:45:50 INFO  : Context for 'APU' is selected.
09:45:53 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:45:53 INFO  : 'configparams force-mem-access 1' command is executed.
09:45:53 INFO  : Context for 'APU' is selected.
09:45:53 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl' is done.
09:45:53 INFO  : 'ps7_init' command is executed.
09:45:53 INFO  : 'ps7_post_config' command is executed.
09:45:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:45:54 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:45:54 INFO  : 'configparams force-mem-access 0' command is executed.
09:45:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf
configparams force-mem-access 0
----------------End of Script----------------

09:45:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:45:54 INFO  : 'con' command is executed.
09:45:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:45:54 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_4_Fixed_Sin_system\_ide\scripts\systemdebugger_labo_4_fixed_sin_system_standalone.tcl'
09:46:20 INFO  : Checking for BSP changes to sync application flags for project 'Labo_4_Fixed_Sin'...
09:46:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa is already opened

09:46:35 INFO  : Checking for BSP changes to sync application flags for project 'Labo_4_Fixed_Sin'...
09:46:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa is already opened

09:46:55 INFO  : Disconnected from the channel tcfchan#13.
09:46:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:46:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:46:55 INFO  : 'jtag frequency' command is executed.
09:46:55 INFO  : Context for 'APU' is selected.
09:46:55 INFO  : System reset is completed.
09:46:58 INFO  : 'after 3000' command is executed.
09:46:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:47:00 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit"
09:47:00 INFO  : Context for 'APU' is selected.
09:47:03 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:47:03 INFO  : 'configparams force-mem-access 1' command is executed.
09:47:03 INFO  : Context for 'APU' is selected.
09:47:03 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl' is done.
09:47:03 INFO  : 'ps7_init' command is executed.
09:47:03 INFO  : 'ps7_post_config' command is executed.
09:47:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:47:03 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:47:03 INFO  : 'configparams force-mem-access 0' command is executed.
09:47:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf
configparams force-mem-access 0
----------------End of Script----------------

09:47:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:47:03 INFO  : 'con' command is executed.
09:47:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:47:03 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_4_Fixed_Sin_system\_ide\scripts\systemdebugger_labo_4_fixed_sin_system_standalone.tcl'
09:48:29 INFO  : Disconnected from the channel tcfchan#16.
09:48:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:48:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:48:29 INFO  : 'jtag frequency' command is executed.
09:48:29 INFO  : Context for 'APU' is selected.
09:48:29 INFO  : System reset is completed.
09:48:32 INFO  : 'after 3000' command is executed.
09:48:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:48:35 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit"
09:48:35 INFO  : Context for 'APU' is selected.
09:48:37 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:48:37 INFO  : 'configparams force-mem-access 1' command is executed.
09:48:37 INFO  : Context for 'APU' is selected.
09:48:37 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl' is done.
09:48:37 INFO  : 'ps7_init' command is executed.
09:48:37 INFO  : 'ps7_post_config' command is executed.
09:48:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:48:37 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:48:37 INFO  : 'configparams force-mem-access 0' command is executed.
09:48:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf
configparams force-mem-access 0
----------------End of Script----------------

09:48:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:48:37 INFO  : 'con' command is executed.
09:48:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:48:37 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_4_Fixed_Sin_system\_ide\scripts\systemdebugger_labo_4_fixed_sin_system_standalone.tcl'
09:48:40 INFO  : Checking for BSP changes to sync application flags for project 'Labo_4_Fixed_Sin'...
09:48:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa is already opened

09:48:47 INFO  : Disconnected from the channel tcfchan#17.
09:48:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:48:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:48:47 INFO  : 'jtag frequency' command is executed.
09:48:47 INFO  : Context for 'APU' is selected.
09:48:47 INFO  : System reset is completed.
09:48:50 INFO  : 'after 3000' command is executed.
09:48:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:48:52 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit"
09:48:53 INFO  : Context for 'APU' is selected.
09:48:55 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:48:55 INFO  : 'configparams force-mem-access 1' command is executed.
09:48:55 INFO  : Context for 'APU' is selected.
09:48:55 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl' is done.
09:48:55 INFO  : 'ps7_init' command is executed.
09:48:55 INFO  : 'ps7_post_config' command is executed.
09:48:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:48:55 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:48:55 INFO  : 'configparams force-mem-access 0' command is executed.
09:48:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf
configparams force-mem-access 0
----------------End of Script----------------

09:48:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:48:56 INFO  : 'con' command is executed.
09:48:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:48:56 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_4_Fixed_Sin_system\_ide\scripts\systemdebugger_labo_4_fixed_sin_system_standalone.tcl'
09:49:17 INFO  : Checking for BSP changes to sync application flags for project 'Labo_4_Fixed_Sin'...
09:49:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa is already opened

09:49:26 INFO  : Disconnected from the channel tcfchan#19.
09:49:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:49:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:49:26 INFO  : 'jtag frequency' command is executed.
09:49:26 INFO  : Context for 'APU' is selected.
09:49:26 INFO  : System reset is completed.
09:49:29 INFO  : 'after 3000' command is executed.
09:49:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:49:32 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit"
09:49:32 INFO  : Context for 'APU' is selected.
09:49:34 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:49:34 INFO  : 'configparams force-mem-access 1' command is executed.
09:49:34 INFO  : Context for 'APU' is selected.
09:49:34 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl' is done.
09:49:35 INFO  : 'ps7_init' command is executed.
09:49:35 INFO  : 'ps7_post_config' command is executed.
09:49:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:49:35 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:49:35 INFO  : 'configparams force-mem-access 0' command is executed.
09:49:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf
configparams force-mem-access 0
----------------End of Script----------------

09:49:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:49:35 INFO  : 'con' command is executed.
09:49:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:49:35 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_4_Fixed_Sin_system\_ide\scripts\systemdebugger_labo_4_fixed_sin_system_standalone.tcl'
09:50:09 INFO  : Checking for BSP changes to sync application flags for project 'Labo_4_Fixed_Sin'...
09:50:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa is already opened

09:50:22 INFO  : Disconnected from the channel tcfchan#21.
09:50:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:50:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:50:22 INFO  : 'jtag frequency' command is executed.
09:50:22 INFO  : Context for 'APU' is selected.
09:50:22 INFO  : System reset is completed.
09:50:25 INFO  : 'after 3000' command is executed.
09:50:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:50:27 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit"
09:50:28 INFO  : Context for 'APU' is selected.
09:50:30 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:50:30 INFO  : 'configparams force-mem-access 1' command is executed.
09:50:30 INFO  : Context for 'APU' is selected.
09:50:30 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl' is done.
09:50:30 INFO  : 'ps7_init' command is executed.
09:50:30 INFO  : 'ps7_post_config' command is executed.
09:50:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:50:31 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:50:31 INFO  : 'configparams force-mem-access 0' command is executed.
09:50:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf
configparams force-mem-access 0
----------------End of Script----------------

09:50:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:50:31 INFO  : 'con' command is executed.
09:50:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:50:31 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_4_Fixed_Sin_system\_ide\scripts\systemdebugger_labo_4_fixed_sin_system_standalone.tcl'
09:52:53 INFO  : Checking for BSP changes to sync application flags for project 'Labo_4_Fixed_Sin'...
09:52:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa is already opened

09:53:04 INFO  : Checking for BSP changes to sync application flags for project 'Labo_4_Fixed_Sin'...
09:53:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa is already opened

09:53:18 INFO  : Disconnected from the channel tcfchan#23.
09:53:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:53:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:53:18 INFO  : 'jtag frequency' command is executed.
09:53:18 INFO  : Context for 'APU' is selected.
09:53:18 INFO  : System reset is completed.
09:53:21 INFO  : 'after 3000' command is executed.
09:53:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:53:24 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit"
09:53:24 INFO  : Context for 'APU' is selected.
09:53:26 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:53:26 INFO  : 'configparams force-mem-access 1' command is executed.
09:53:26 INFO  : Context for 'APU' is selected.
09:53:26 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl' is done.
09:53:27 INFO  : 'ps7_init' command is executed.
09:53:27 INFO  : 'ps7_post_config' command is executed.
09:53:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:53:27 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:53:27 INFO  : 'configparams force-mem-access 0' command is executed.
09:53:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf
configparams force-mem-access 0
----------------End of Script----------------

09:53:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:53:27 INFO  : 'con' command is executed.
09:53:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:53:27 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_4_Fixed_Sin_system\_ide\scripts\systemdebugger_labo_4_fixed_sin_system_standalone.tcl'
09:57:39 INFO  : Checking for BSP changes to sync application flags for project 'Labo_4_Fixed_Sin'...
09:57:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa is already opened

09:57:50 INFO  : Disconnected from the channel tcfchan#26.
09:57:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:57:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:57:51 INFO  : 'jtag frequency' command is executed.
09:57:51 INFO  : Context for 'APU' is selected.
09:57:51 INFO  : System reset is completed.
09:57:54 INFO  : 'after 3000' command is executed.
09:57:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:57:56 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit"
09:57:56 INFO  : Context for 'APU' is selected.
09:57:59 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:57:59 INFO  : 'configparams force-mem-access 1' command is executed.
09:57:59 INFO  : Context for 'APU' is selected.
09:57:59 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl' is done.
09:57:59 INFO  : 'ps7_init' command is executed.
09:57:59 INFO  : 'ps7_post_config' command is executed.
09:57:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:57:59 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:57:59 INFO  : 'configparams force-mem-access 0' command is executed.
09:57:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf
configparams force-mem-access 0
----------------End of Script----------------

09:58:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:58:00 INFO  : 'con' command is executed.
09:58:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:58:00 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_4_Fixed_Sin_system\_ide\scripts\systemdebugger_labo_4_fixed_sin_system_standalone.tcl'
10:05:50 INFO  : Checking for BSP changes to sync application flags for project 'Labo_4_Fixed_Sin'...
10:05:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa is already opened

10:06:13 INFO  : Disconnected from the channel tcfchan#28.
10:06:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:06:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:06:13 INFO  : 'jtag frequency' command is executed.
10:06:13 INFO  : Context for 'APU' is selected.
10:06:13 INFO  : System reset is completed.
10:06:16 INFO  : 'after 3000' command is executed.
10:06:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:06:19 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit"
10:06:19 INFO  : Context for 'APU' is selected.
10:06:21 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:06:21 INFO  : 'configparams force-mem-access 1' command is executed.
10:06:21 INFO  : Context for 'APU' is selected.
10:06:21 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl' is done.
10:06:22 INFO  : 'ps7_init' command is executed.
10:06:22 INFO  : 'ps7_post_config' command is executed.
10:06:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:06:22 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:06:22 INFO  : 'configparams force-mem-access 0' command is executed.
10:06:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf
configparams force-mem-access 0
----------------End of Script----------------

10:06:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:06:22 INFO  : 'con' command is executed.
10:06:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:06:22 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_4_Fixed_Sin_system\_ide\scripts\systemdebugger_labo_4_fixed_sin_system_standalone.tcl'
10:07:12 INFO  : Checking for BSP changes to sync application flags for project 'Labo_4_Fixed_Sin'...
10:07:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa is already opened

10:07:22 INFO  : Disconnected from the channel tcfchan#30.
10:07:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:07:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:07:22 INFO  : 'jtag frequency' command is executed.
10:07:22 INFO  : Context for 'APU' is selected.
10:07:22 INFO  : System reset is completed.
10:07:25 INFO  : 'after 3000' command is executed.
10:07:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:07:28 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit"
10:07:28 INFO  : Context for 'APU' is selected.
10:07:30 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:07:30 INFO  : 'configparams force-mem-access 1' command is executed.
10:07:30 INFO  : Context for 'APU' is selected.
10:07:30 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl' is done.
10:07:31 INFO  : 'ps7_init' command is executed.
10:07:31 INFO  : 'ps7_post_config' command is executed.
10:07:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:31 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:07:31 INFO  : 'configparams force-mem-access 0' command is executed.
10:07:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf
configparams force-mem-access 0
----------------End of Script----------------

10:07:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:31 INFO  : 'con' command is executed.
10:07:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:07:31 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_4_Fixed_Sin_system\_ide\scripts\systemdebugger_labo_4_fixed_sin_system_standalone.tcl'
10:08:25 INFO  : Checking for BSP changes to sync application flags for project 'Labo_4_Fixed_Sin'...
10:08:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa is already opened

10:08:36 INFO  : Disconnected from the channel tcfchan#32.
10:08:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:08:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:08:36 INFO  : 'jtag frequency' command is executed.
10:08:36 INFO  : Context for 'APU' is selected.
10:08:36 INFO  : System reset is completed.
10:08:39 INFO  : 'after 3000' command is executed.
10:08:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:08:41 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit"
10:08:41 INFO  : Context for 'APU' is selected.
10:08:44 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:08:44 INFO  : 'configparams force-mem-access 1' command is executed.
10:08:44 INFO  : Context for 'APU' is selected.
10:08:44 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl' is done.
10:08:44 INFO  : 'ps7_init' command is executed.
10:08:44 INFO  : 'ps7_post_config' command is executed.
10:08:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:44 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:08:44 INFO  : 'configparams force-mem-access 0' command is executed.
10:08:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf
configparams force-mem-access 0
----------------End of Script----------------

10:08:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:45 INFO  : 'con' command is executed.
10:08:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:08:45 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_4_Fixed_Sin_system\_ide\scripts\systemdebugger_labo_4_fixed_sin_system_standalone.tcl'
09:51:02 DEBUG : Logs will be stored at 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/IDE.log'.
09:51:04 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\temp_xsdb_launch_script.tcl
09:51:10 INFO  : Platform repository initialization has completed.
09:51:10 INFO  : XSCT server has started successfully.
09:51:10 INFO  : plnx-install-location is set to ''
09:51:10 INFO  : Successfully done setting XSCT server connection channel  
09:51:10 INFO  : Successfully done setting workspace for the tool. 
09:53:54 INFO  : Registering command handlers for Vitis TCF services
09:53:58 INFO  : Successfully done query RDI_DATADIR 
10:00:05 INFO  : Checking for BSP changes to sync application flags for project 'Labo_4_Fixed_Sin'...
10:01:21 INFO  : Checking for BSP changes to sync application flags for project 'Labo_4_Fixed_Sin'...
10:01:59 INFO  : Checking for BSP changes to sync application flags for project 'Labo_4_Fixed_Sin'...
10:02:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:02:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:02:52 INFO  : 'jtag frequency' command is executed.
10:02:52 INFO  : Context for 'APU' is selected.
10:02:52 INFO  : System reset is completed.
10:02:55 INFO  : 'after 3000' command is executed.
10:02:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:02:57 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit"
10:02:58 INFO  : Context for 'APU' is selected.
10:02:58 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:02:58 INFO  : 'configparams force-mem-access 1' command is executed.
10:02:58 INFO  : Context for 'APU' is selected.
10:02:58 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl' is done.
10:02:58 INFO  : 'ps7_init' command is executed.
10:02:58 INFO  : 'ps7_post_config' command is executed.
10:02:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:02:58 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:02:58 INFO  : 'configparams force-mem-access 0' command is executed.
10:02:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf
configparams force-mem-access 0
----------------End of Script----------------

10:02:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:02:59 INFO  : 'con' command is executed.
10:02:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:02:59 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_4_Fixed_Sin_system\_ide\scripts\debugger_labo_4_fixed_sin-default.tcl'
10:05:24 INFO  : Checking for BSP changes to sync application flags for project 'Labo_4_Fixed_Sin'...
10:05:31 INFO  : Disconnected from the channel tcfchan#1.
10:05:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:05:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:05:35 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:05:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:05:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:05:40 INFO  : 'jtag frequency' command is executed.
10:05:40 INFO  : Context for 'APU' is selected.
10:05:40 INFO  : System reset is completed.
10:05:43 INFO  : 'after 3000' command is executed.
10:05:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:05:45 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit"
10:05:45 INFO  : Context for 'APU' is selected.
10:05:47 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:05:47 INFO  : 'configparams force-mem-access 1' command is executed.
10:05:48 INFO  : Context for 'APU' is selected.
10:05:48 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl' is done.
10:05:48 INFO  : 'ps7_init' command is executed.
10:05:48 INFO  : 'ps7_post_config' command is executed.
10:05:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:05:48 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:05:48 INFO  : 'configparams force-mem-access 0' command is executed.
10:05:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf
configparams force-mem-access 0
----------------End of Script----------------

10:05:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:05:48 INFO  : 'con' command is executed.
10:05:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:05:48 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_4_Fixed_Sin_system\_ide\scripts\debugger_labo_4_fixed_sin-default.tcl'
10:07:56 INFO  : Disconnected from the channel tcfchan#2.
10:07:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:08:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:08:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:08:06 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:08:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:08:06 INFO  : 'jtag frequency' command is executed.
10:08:06 INFO  : Context for 'APU' is selected.
10:08:06 INFO  : System reset is completed.
10:08:09 INFO  : 'after 3000' command is executed.
10:08:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:08:12 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit"
10:08:12 INFO  : Context for 'APU' is selected.
10:08:14 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:08:14 INFO  : 'configparams force-mem-access 1' command is executed.
10:08:14 INFO  : Context for 'APU' is selected.
10:08:14 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl' is done.
10:08:15 INFO  : 'ps7_init' command is executed.
10:08:15 INFO  : 'ps7_post_config' command is executed.
10:08:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:15 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:08:15 INFO  : 'configparams force-mem-access 0' command is executed.
10:08:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf
configparams force-mem-access 0
----------------End of Script----------------

10:08:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:15 INFO  : 'con' command is executed.
10:08:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:08:15 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_4_Fixed_Sin_system\_ide\scripts\debugger_labo_4_fixed_sin-default.tcl'
10:08:19 INFO  : Disconnected from the channel tcfchan#3.
10:08:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:08:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:08:30 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:08:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:08:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:08:30 INFO  : 'jtag frequency' command is executed.
10:08:30 INFO  : Context for 'APU' is selected.
10:08:30 INFO  : System reset is completed.
10:08:33 INFO  : 'after 3000' command is executed.
10:08:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:08:42 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:08:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

10:08:42 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:08:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:08:42 INFO  : 'jtag frequency' command is executed.
10:08:42 INFO  : Context for 'APU' is selected.
10:08:42 INFO  : System reset is completed.
10:08:45 INFO  : 'after 3000' command is executed.
10:08:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:08:48 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit"
10:08:48 INFO  : Context for 'APU' is selected.
10:08:50 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:08:50 INFO  : 'configparams force-mem-access 1' command is executed.
10:08:50 INFO  : Context for 'APU' is selected.
10:08:50 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl' is done.
10:08:51 INFO  : 'ps7_init' command is executed.
10:08:51 INFO  : 'ps7_post_config' command is executed.
10:08:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:51 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:08:51 INFO  : 'configparams force-mem-access 0' command is executed.
10:08:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf
configparams force-mem-access 0
----------------End of Script----------------

10:08:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:51 INFO  : 'con' command is executed.
10:08:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:08:51 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_4_Fixed_Sin_system\_ide\scripts\debugger_labo_4_fixed_sin-default.tcl'
10:09:11 INFO  : Checking for BSP changes to sync application flags for project 'Labo_4_Fixed_Sin'...
10:09:18 INFO  : Disconnected from the channel tcfchan#4.
10:09:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:09:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:09:28 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:09:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:09:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:09:35 INFO  : 'jtag frequency' command is executed.
10:09:35 INFO  : Context for 'APU' is selected.
10:09:35 INFO  : System reset is completed.
10:09:38 INFO  : 'after 3000' command is executed.
10:09:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:09:40 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit"
10:09:40 INFO  : Context for 'APU' is selected.
10:09:42 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:09:42 INFO  : 'configparams force-mem-access 1' command is executed.
10:09:42 INFO  : Context for 'APU' is selected.
10:09:42 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl' is done.
10:09:43 INFO  : 'ps7_init' command is executed.
10:09:43 INFO  : 'ps7_post_config' command is executed.
10:09:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:09:43 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:09:43 INFO  : 'configparams force-mem-access 0' command is executed.
10:09:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf
configparams force-mem-access 0
----------------End of Script----------------

10:09:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:09:43 INFO  : 'con' command is executed.
10:09:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:09:43 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_4_Fixed_Sin_system\_ide\scripts\debugger_labo_4_fixed_sin-default.tcl'
12:40:22 INFO  : Disconnected from the channel tcfchan#5.
10:08:14 DEBUG : Logs will be stored at 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/IDE.log'.
10:08:15 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\temp_xsdb_launch_script.tcl
10:08:19 INFO  : Platform repository initialization has completed.
10:08:20 INFO  : Registering command handlers for Vitis TCF services
10:08:20 INFO  : XSCT server has started successfully.
10:08:20 INFO  : plnx-install-location is set to ''
10:08:20 INFO  : Successfully done setting XSCT server connection channel  
10:08:24 INFO  : Successfully done setting workspace for the tool. 
10:08:24 INFO  : Successfully done query RDI_DATADIR 
13:35:18 DEBUG : Logs will be stored at 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/IDE.log'.
13:35:20 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\temp_xsdb_launch_script.tcl
13:35:27 INFO  : XSCT server has started successfully.
13:35:27 INFO  : plnx-install-location is set to ''
13:35:27 INFO  : Successfully done setting XSCT server connection channel  
13:35:27 INFO  : Successfully done setting workspace for the tool. 
13:35:30 INFO  : Platform repository initialization has completed.
13:35:30 INFO  : Registering command handlers for Vitis TCF services
13:35:31 INFO  : Successfully done query RDI_DATADIR 
13:35:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:35:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:35:43 INFO  : 'jtag frequency' command is executed.
13:35:43 INFO  : Context for 'APU' is selected.
13:35:43 INFO  : System reset is completed.
13:35:46 INFO  : 'after 3000' command is executed.
13:35:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:35:49 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit"
13:35:49 INFO  : Context for 'APU' is selected.
13:35:49 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
13:35:49 INFO  : 'configparams force-mem-access 1' command is executed.
13:35:49 INFO  : Context for 'APU' is selected.
13:35:49 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl' is done.
13:35:50 INFO  : 'ps7_init' command is executed.
13:35:50 INFO  : 'ps7_post_config' command is executed.
13:35:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:35:50 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:35:50 INFO  : 'configparams force-mem-access 0' command is executed.
13:35:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf
configparams force-mem-access 0
----------------End of Script----------------

13:35:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:35:51 INFO  : 'con' command is executed.
13:35:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:35:51 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_4_Fixed_Sin_system\_ide\scripts\debugger_labo_4_fixed_sin-default.tcl'
13:40:40 INFO  : Result from executing command 'getProjects': AudioProcessing2
13:40:40 INFO  : Result from executing command 'getPlatforms': AudioProcessing2|C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/AudioProcessing2.xpfm
13:40:41 INFO  : Checking for BSP changes to sync application flags for project 'Labo_4_Fixed_Sin'...
13:41:04 INFO  : Disconnected from the channel tcfchan#1.
13:41:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:41:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:41:06 INFO  : 'jtag frequency' command is executed.
13:41:06 INFO  : Context for 'APU' is selected.
13:41:06 INFO  : System reset is completed.
13:41:09 INFO  : 'after 3000' command is executed.
13:41:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:41:11 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit"
13:41:11 INFO  : Context for 'APU' is selected.
13:41:17 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
13:41:17 INFO  : 'configparams force-mem-access 1' command is executed.
13:41:17 INFO  : Context for 'APU' is selected.
13:41:17 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl' is done.
13:41:18 INFO  : 'ps7_init' command is executed.
13:41:18 INFO  : 'ps7_post_config' command is executed.
13:41:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:18 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:41:18 INFO  : 'configparams force-mem-access 0' command is executed.
13:41:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf
configparams force-mem-access 0
----------------End of Script----------------

13:41:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:18 INFO  : 'con' command is executed.
13:41:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:41:18 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_4_Fixed_Sin_system\_ide\scripts\debugger_labo_4_fixed_sin-default.tcl'
13:58:53 INFO  : Result from executing command 'getProjects': AudioProcessing2;SoC_Audio
13:58:53 INFO  : Result from executing command 'getPlatforms': 
13:58:54 WARN  : An unexpected exception occurred in the module 'platform project logging'
13:58:54 INFO  : Platform 'SoC_Audio' is added to custom repositories.
13:59:13 INFO  : Platform 'SoC_Audio' is added to custom repositories.
13:59:34 ERROR : An unexpected exception occurred in the module 'reading platform'
14:01:36 INFO  : Result from executing command 'getProjects': AudioProcessing2;AudioProcessing2_1
14:01:36 INFO  : Result from executing command 'getPlatforms': AudioProcessing2|C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/AudioProcessing2.xpfm
14:01:37 INFO  : Platform 'AudioProcessing2_1' is added to custom repositories.
14:01:53 INFO  : Platform 'AudioProcessing2_1' is added to custom repositories.
14:09:30 INFO  : Result from executing command 'getProjects': AudioProcessing2;AudioProcessing2_1
14:09:30 INFO  : Result from executing command 'getPlatforms': AudioProcessing2_1|C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2_1/export/AudioProcessing2_1/AudioProcessing2_1.xpfm;AudioProcessing2|C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/AudioProcessing2.xpfm
14:09:31 INFO  : Checking for BSP changes to sync application flags for project 'DTMF_SENDIGN'...
14:09:33 INFO  : Checking for BSP changes to sync application flags for project 'DTMF_SENDIGN'...
14:10:17 INFO  : Checking for BSP changes to sync application flags for project 'DTMF_SENDIGN'...
14:11:19 ERROR : An unexpected exception occurred in the module 'reading platform'
14:17:36 INFO  : Checking for BSP changes to sync application flags for project 'DTMF'...
14:18:37 INFO  : Checking for BSP changes to sync application flags for project 'DTMF'...
14:18:56 INFO  : Disconnected from the channel tcfchan#3.
14:18:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:18:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:18:57 INFO  : 'jtag frequency' command is executed.
14:18:57 INFO  : Context for 'APU' is selected.
14:18:57 INFO  : System reset is completed.
14:19:00 INFO  : 'after 3000' command is executed.
14:19:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:19:03 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit"
14:19:03 INFO  : Context for 'APU' is selected.
14:19:03 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
14:19:03 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:03 INFO  : Context for 'APU' is selected.
14:19:03 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl' is done.
14:19:03 INFO  : 'ps7_init' command is executed.
14:19:03 INFO  : 'ps7_post_config' command is executed.
14:19:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:04 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:19:04 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:04 INFO  : 'con' command is executed.
14:19:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:19:04 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_4_Fixed_Sin_system\_ide\scripts\systemdebugger_labo_4_fixed_sin_system_standalone.tcl'
14:19:26 INFO  : Disconnected from the channel tcfchan#5.
14:19:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:19:26 INFO  : 'jtag frequency' command is executed.
14:19:26 INFO  : Context for 'APU' is selected.
14:19:26 INFO  : System reset is completed.
14:19:29 INFO  : 'after 3000' command is executed.
14:19:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:19:32 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit"
14:19:32 INFO  : Context for 'APU' is selected.
14:19:32 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
14:19:32 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:32 INFO  : Context for 'APU' is selected.
14:19:32 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl' is done.
14:19:33 INFO  : 'ps7_init' command is executed.
14:19:33 INFO  : 'ps7_post_config' command is executed.
14:19:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:33 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:19:33 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:33 INFO  : 'con' command is executed.
14:19:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:19:33 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_4_Fixed_Sin_system\_ide\scripts\systemdebugger_labo_4_fixed_sin_system_standalone.tcl'
14:19:41 INFO  : Checking for BSP changes to sync application flags for project 'DTMF'...
14:20:00 INFO  : Disconnected from the channel tcfchan#6.
14:20:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:20:00 INFO  : 'jtag frequency' command is executed.
14:20:00 INFO  : Context for 'APU' is selected.
14:20:00 INFO  : System reset is completed.
14:20:03 INFO  : 'after 3000' command is executed.
14:20:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:20:06 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit"
14:20:06 INFO  : Context for 'APU' is selected.
14:20:06 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
14:20:06 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:06 INFO  : Context for 'APU' is selected.
14:20:06 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl' is done.
14:20:07 INFO  : 'ps7_init' command is executed.
14:20:07 INFO  : 'ps7_post_config' command is executed.
14:20:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:07 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:20:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf
configparams force-mem-access 0
----------------End of Script----------------

14:20:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:07 INFO  : 'con' command is executed.
14:20:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:20:07 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_4_Fixed_Sin_system\_ide\scripts\systemdebugger_labo_4_fixed_sin_system_standalone.tcl'
14:20:19 INFO  : Checking for BSP changes to sync application flags for project 'DTMF'...
14:21:24 INFO  : Disconnected from the channel tcfchan#8.
14:21:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:21:24 INFO  : 'jtag frequency' command is executed.
14:21:24 INFO  : Context for 'APU' is selected.
14:21:24 INFO  : System reset is completed.
14:21:27 INFO  : 'after 3000' command is executed.
14:21:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:21:30 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit"
14:21:30 INFO  : Context for 'APU' is selected.
14:21:30 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
14:21:30 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:30 INFO  : Context for 'APU' is selected.
14:21:30 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl' is done.
14:21:31 INFO  : 'ps7_init' command is executed.
14:21:31 INFO  : 'ps7_post_config' command is executed.
14:21:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:31 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:31 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:31 INFO  : 'con' command is executed.
14:21:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:21:31 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_4_Fixed_Sin_system\_ide\scripts\systemdebugger_labo_4_fixed_sin_system_standalone.tcl'
14:24:14 INFO  : Result from executing command 'removePlatformRepo': 
14:25:11 INFO  : Result from executing command 'getProjects': AudioProcessing2
14:25:11 INFO  : Result from executing command 'getPlatforms': 
14:25:12 INFO  : Checking for BSP changes to sync application flags for project 'DTMF'...
14:25:33 INFO  : Disconnected from the channel tcfchan#10.
14:25:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:25:35 INFO  : 'jtag frequency' command is executed.
14:25:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:25:38 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DTMF/_ide/bitstream/AudioProcessing2.bit"
14:25:38 INFO  : Context for 'APU' is selected.
14:25:38 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
14:25:38 INFO  : 'configparams force-mem-access 1' command is executed.
14:25:38 INFO  : Context for 'APU' is selected.
14:25:38 INFO  : 'stop' command is executed.
14:25:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:25:38 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/sw/AudioProcessing2/boot/fsbl.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:25:38 INFO  : 'set bp_25_38_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:26:00 INFO  : Checking for BSP changes to sync application flags for project 'DTMF'...
14:26:38 WARN  : Exit breakpoint of FSBL (XFsbl_Exit) is not hit within allocated wait time of '60' seconds.
Note: To wait for a fixed amount of time specify the FSBL function as empty in launch configuration. Use 'IDE_FSBL_BP_HIT_WAIT_TIME' environment variable in launch configuration to modify the wait time (seconds).
Reason: timeout: target has not halted
14:26:38 INFO  : 'bpremove $bp_25_38_fsbl_bp' command is executed.
14:26:40 INFO  : Checking for BSP changes to sync application flags for project 'DTMF'...
14:26:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DTMF/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/sw/AudioProcessing2/boot/fsbl.elf
set bp_25_38_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_25_38_fsbl_bp
----------------End of Script----------------

14:26:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:26:43 INFO  : 'jtag frequency' command is executed.
14:26:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:26:46 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DTMF/_ide/bitstream/AudioProcessing2.bit"
14:26:46 INFO  : Context for 'APU' is selected.
14:26:46 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
14:26:46 INFO  : 'configparams force-mem-access 1' command is executed.
14:26:46 INFO  : Context for 'APU' is selected.
14:26:46 INFO  : 'stop' command is executed.
14:26:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:26:47 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/sw/AudioProcessing2/boot/fsbl.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:26:47 INFO  : 'set bp_26_47_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:27:47 WARN  : Exit breakpoint of FSBL (XFsbl_Exit) is not hit within allocated wait time of '60' seconds.
Note: To wait for a fixed amount of time specify the FSBL function as empty in launch configuration. Use 'IDE_FSBL_BP_HIT_WAIT_TIME' environment variable in launch configuration to modify the wait time (seconds).
Reason: timeout: target has not halted
14:27:47 INFO  : 'bpremove $bp_26_47_fsbl_bp' command is executed.
14:27:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DTMF/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/sw/AudioProcessing2/boot/fsbl.elf
set bp_26_47_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_26_47_fsbl_bp
----------------End of Script----------------

14:27:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:27:56 INFO  : 'jtag frequency' command is executed.
14:27:56 INFO  : Context for 'APU' is selected.
14:27:56 INFO  : System reset is completed.
14:27:59 INFO  : 'after 3000' command is executed.
14:27:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:28:02 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit"
14:28:02 INFO  : Context for 'APU' is selected.
14:28:02 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
14:28:02 INFO  : 'configparams force-mem-access 1' command is executed.
14:28:02 INFO  : Context for 'APU' is selected.
14:28:02 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl' is done.
14:28:02 INFO  : 'ps7_init' command is executed.
14:28:02 INFO  : 'ps7_post_config' command is executed.
14:28:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:03 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:28:03 INFO  : 'configparams force-mem-access 0' command is executed.
14:28:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf
configparams force-mem-access 0
----------------End of Script----------------

14:28:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:03 INFO  : 'con' command is executed.
14:28:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:28:03 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_4_Fixed_Sin_system\_ide\scripts\debugger_labo_4_fixed_sin-default.tcl'
14:28:32 INFO  : Checking for BSP changes to sync application flags for project 'DTMF'...
14:28:38 INFO  : Disconnected from the channel tcfchan#14.
14:28:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:28:48 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:28:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:28:54 INFO  : 'jtag frequency' command is executed.
14:28:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:28:56 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DTMF/_ide/bitstream/AudioProcessing2.bit"
14:28:56 INFO  : Context for 'APU' is selected.
14:28:56 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
14:28:56 INFO  : 'configparams force-mem-access 1' command is executed.
14:28:56 INFO  : Context for 'APU' is selected.
14:28:56 INFO  : 'stop' command is executed.
14:28:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:28:57 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/sw/AudioProcessing2/boot/fsbl.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:28:57 INFO  : 'set bp_28_57_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:29:42 INFO  : Checking for BSP changes to sync application flags for project 'DTMF'...
14:29:57 WARN  : Exit breakpoint of FSBL (XFsbl_Exit) is not hit within allocated wait time of '60' seconds.
Note: To wait for a fixed amount of time specify the FSBL function as empty in launch configuration. Use 'IDE_FSBL_BP_HIT_WAIT_TIME' environment variable in launch configuration to modify the wait time (seconds).
Reason: timeout: target has not halted
14:29:57 INFO  : 'bpremove $bp_28_57_fsbl_bp' command is executed.
14:29:59 INFO  : Checking for BSP changes to sync application flags for project 'DTMF'...
14:30:06 INFO  : 'configparams force-mem-access 0' command is executed.
14:30:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DTMF/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/sw/AudioProcessing2/boot/fsbl.elf
set bp_28_57_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_28_57_fsbl_bp
configparams force-mem-access 0
----------------End of Script----------------

14:30:06 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DTMF_system\_ide\scripts\debugger_dtmf-default.tcl'
14:30:12 INFO  : Disconnected from the channel tcfchan#15.
14:30:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:30:22 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:30:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:30:27 INFO  : 'jtag frequency' command is executed.
14:30:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:30:29 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DTMF/_ide/bitstream/AudioProcessing2.bit"
14:30:29 INFO  : Context for 'APU' is selected.
14:30:29 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
14:30:29 INFO  : 'configparams force-mem-access 1' command is executed.
14:30:29 INFO  : Context for 'APU' is selected.
14:30:29 INFO  : 'stop' command is executed.
14:30:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:30:30 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/sw/AudioProcessing2/boot/fsbl.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:30:30 INFO  : 'set bp_30_30_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:30:53 INFO  : Checking for BSP changes to sync application flags for project 'DTMF'...
14:31:30 WARN  : Exit breakpoint of FSBL (XFsbl_Exit) is not hit within allocated wait time of '60' seconds.
Note: To wait for a fixed amount of time specify the FSBL function as empty in launch configuration. Use 'IDE_FSBL_BP_HIT_WAIT_TIME' environment variable in launch configuration to modify the wait time (seconds).
Reason: timeout: target has not halted
14:31:30 INFO  : 'bpremove $bp_30_30_fsbl_bp' command is executed.
14:31:33 INFO  : Checking for BSP changes to sync application flags for project 'DTMF'...
14:31:38 INFO  : 'configparams force-mem-access 0' command is executed.
14:31:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DTMF/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/sw/AudioProcessing2/boot/fsbl.elf
set bp_30_30_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_30_30_fsbl_bp
configparams force-mem-access 0
----------------End of Script----------------

14:31:38 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DTMF_system\_ide\scripts\debugger_dtmf-default.tcl'
14:31:39 INFO  : Result from executing command 'removePlatformRepo': 
14:31:52 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
14:33:27 INFO  : Result from executing command 'getProjects': AudioProcessing2
14:33:27 INFO  : Result from executing command 'getPlatforms': 
14:33:28 INFO  : Checking for BSP changes to sync application flags for project 'DTMF'...
14:34:16 INFO  : Checking for BSP changes to sync application flags for project 'DTMF'...
14:34:28 INFO  : Disconnected from the channel tcfchan#16.
14:34:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:34:30 INFO  : 'jtag frequency' command is executed.
14:34:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:34:32 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DTMF/_ide/bitstream/AudioProcessing2.bit"
14:34:33 INFO  : Context for 'APU' is selected.
14:34:33 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
14:34:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:33 INFO  : Context for 'APU' is selected.
14:34:33 INFO  : 'stop' command is executed.
14:34:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:34:33 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/sw/AudioProcessing2/boot/fsbl.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:33 INFO  : 'set bp_34_33_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:34:43 INFO  : Checking for BSP changes to sync application flags for project 'DTMF'...
14:35:33 WARN  : Exit breakpoint of FSBL (XFsbl_Exit) is not hit within allocated wait time of '60' seconds.
Note: To wait for a fixed amount of time specify the FSBL function as empty in launch configuration. Use 'IDE_FSBL_BP_HIT_WAIT_TIME' environment variable in launch configuration to modify the wait time (seconds).
Reason: timeout: target has not halted
14:35:33 INFO  : 'bpremove $bp_34_33_fsbl_bp' command is executed.
14:35:35 INFO  : Checking for BSP changes to sync application flags for project 'Labo_2_Delay'...
14:35:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DTMF/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/sw/AudioProcessing2/boot/fsbl.elf
set bp_34_33_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_33_fsbl_bp
----------------End of Script----------------

14:36:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:36:19 INFO  : 'jtag frequency' command is executed.
14:36:19 INFO  : Context for 'APU' is selected.
14:36:19 INFO  : System reset is completed.
14:36:22 INFO  : 'after 3000' command is executed.
14:36:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:36:24 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit"
14:36:24 INFO  : Context for 'APU' is selected.
14:36:24 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
14:36:24 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:24 INFO  : Context for 'APU' is selected.
14:36:24 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl' is done.
14:36:25 INFO  : 'ps7_init' command is executed.
14:36:25 INFO  : 'ps7_post_config' command is executed.
14:36:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:25 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:36:25 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/Debug/Labo_4_Fixed_Sin.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:25 INFO  : 'con' command is executed.
14:36:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:36:25 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\Labo_4_Fixed_Sin_system\_ide\scripts\debugger_labo_4_fixed_sin-default.tcl'
14:38:55 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:39:23 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:39:53 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:40:16 INFO  : Disconnected from the channel tcfchan#20.
14:40:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:40:17 INFO  : 'jtag frequency' command is executed.
14:40:17 INFO  : Context for 'APU' is selected.
14:40:17 INFO  : System reset is completed.
14:40:20 INFO  : 'after 3000' command is executed.
14:40:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:40:22 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit"
14:40:23 INFO  : Context for 'APU' is selected.
14:40:23 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
14:40:23 INFO  : 'configparams force-mem-access 1' command is executed.
14:40:23 INFO  : Context for 'APU' is selected.
14:40:23 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl' is done.
14:40:23 INFO  : 'ps7_init' command is executed.
14:40:23 INFO  : 'ps7_post_config' command is executed.
14:40:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:24 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:40:24 INFO  : 'configparams force-mem-access 0' command is executed.
14:40:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:40:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:24 INFO  : 'con' command is executed.
14:40:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:40:24 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\test_system\_ide\scripts\debugger_test-default.tcl'
14:40:54 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:41:05 INFO  : Disconnected from the channel tcfchan#23.
14:41:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:41:07 INFO  : 'jtag frequency' command is executed.
14:41:07 INFO  : Context for 'APU' is selected.
14:41:07 INFO  : System reset is completed.
14:41:10 INFO  : 'after 3000' command is executed.
14:41:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:41:13 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit"
14:41:13 INFO  : Context for 'APU' is selected.
14:41:13 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
14:41:13 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:13 INFO  : Context for 'APU' is selected.
14:41:13 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl' is done.
14:41:13 INFO  : 'ps7_init' command is executed.
14:41:13 INFO  : 'ps7_post_config' command is executed.
14:41:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:14 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:41:14 INFO  : 'configparams force-mem-access 0' command is executed.
14:41:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:41:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:14 INFO  : 'con' command is executed.
14:41:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:41:14 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\test_system\_ide\scripts\debugger_test-default.tcl'
14:42:36 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:42:44 INFO  : Disconnected from the channel tcfchan#24.
14:42:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:42:45 INFO  : 'jtag frequency' command is executed.
14:42:45 INFO  : Context for 'APU' is selected.
14:42:45 INFO  : System reset is completed.
14:42:48 INFO  : 'after 3000' command is executed.
14:42:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:42:51 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit"
14:42:51 INFO  : Context for 'APU' is selected.
14:42:51 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
14:42:51 INFO  : 'configparams force-mem-access 1' command is executed.
14:42:51 INFO  : Context for 'APU' is selected.
14:42:51 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl' is done.
14:42:51 INFO  : 'ps7_init' command is executed.
14:42:51 INFO  : 'ps7_post_config' command is executed.
14:42:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:52 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:42:52 INFO  : 'configparams force-mem-access 0' command is executed.
14:42:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:42:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:52 INFO  : 'con' command is executed.
14:42:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:42:52 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\test_system\_ide\scripts\debugger_test-default.tcl'
14:43:33 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:43:46 INFO  : Disconnected from the channel tcfchan#25.
14:43:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:43:47 INFO  : 'jtag frequency' command is executed.
14:43:47 INFO  : Context for 'APU' is selected.
14:43:47 INFO  : System reset is completed.
14:43:50 INFO  : 'after 3000' command is executed.
14:43:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:43:53 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit"
14:43:53 INFO  : Context for 'APU' is selected.
14:43:53 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
14:43:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:53 INFO  : Context for 'APU' is selected.
14:43:53 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl' is done.
14:43:53 INFO  : 'ps7_init' command is executed.
14:43:53 INFO  : 'ps7_post_config' command is executed.
14:43:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:54 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:43:54 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:43:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:54 INFO  : 'con' command is executed.
14:43:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:43:54 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\test_system\_ide\scripts\debugger_test-default.tcl'
14:49:06 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:49:37 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:49:52 INFO  : Disconnected from the channel tcfchan#26.
14:49:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:49:53 INFO  : 'jtag frequency' command is executed.
14:49:53 INFO  : Context for 'APU' is selected.
14:49:53 INFO  : System reset is completed.
14:49:56 INFO  : 'after 3000' command is executed.
14:49:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:49:59 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit"
14:49:59 INFO  : Context for 'APU' is selected.
14:49:59 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
14:49:59 INFO  : 'configparams force-mem-access 1' command is executed.
14:49:59 INFO  : Context for 'APU' is selected.
14:49:59 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl' is done.
14:49:59 INFO  : 'ps7_init' command is executed.
14:49:59 INFO  : 'ps7_post_config' command is executed.
14:49:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:00 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:50:00 INFO  : 'configparams force-mem-access 0' command is executed.
14:50:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:50:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:00 INFO  : 'con' command is executed.
14:50:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:50:00 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\test_system\_ide\scripts\debugger_test-default.tcl'
14:51:39 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:51:55 INFO  : Disconnected from the channel tcfchan#27.
14:51:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:51:57 INFO  : 'jtag frequency' command is executed.
14:51:57 INFO  : Context for 'APU' is selected.
14:51:57 INFO  : System reset is completed.
14:52:00 INFO  : 'after 3000' command is executed.
14:52:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:52:02 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit"
14:52:02 INFO  : Context for 'APU' is selected.
14:52:02 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
14:52:02 INFO  : 'configparams force-mem-access 1' command is executed.
14:52:02 INFO  : Context for 'APU' is selected.
14:52:02 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl' is done.
14:52:03 INFO  : 'ps7_init' command is executed.
14:52:03 INFO  : 'ps7_post_config' command is executed.
14:52:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:03 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:52:03 INFO  : 'configparams force-mem-access 0' command is executed.
14:52:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:52:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:04 INFO  : 'con' command is executed.
14:52:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:52:04 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\test_system\_ide\scripts\debugger_test-default.tcl'
14:52:27 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:52:40 INFO  : Disconnected from the channel tcfchan#28.
14:52:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:52:41 INFO  : 'jtag frequency' command is executed.
14:52:41 INFO  : Context for 'APU' is selected.
14:52:41 INFO  : System reset is completed.
14:52:44 INFO  : 'after 3000' command is executed.
14:52:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:52:47 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit"
14:52:47 INFO  : Context for 'APU' is selected.
14:52:47 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
14:52:47 INFO  : 'configparams force-mem-access 1' command is executed.
14:52:47 INFO  : Context for 'APU' is selected.
14:52:47 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl' is done.
14:52:48 INFO  : 'ps7_init' command is executed.
14:52:48 INFO  : 'ps7_post_config' command is executed.
14:52:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:48 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:52:48 INFO  : 'configparams force-mem-access 0' command is executed.
14:52:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:52:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:49 INFO  : 'con' command is executed.
14:52:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:52:49 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\test_system\_ide\scripts\debugger_test-default.tcl'
14:55:25 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:55:39 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:55:52 INFO  : Disconnected from the channel tcfchan#29.
14:55:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:55:55 INFO  : 'jtag frequency' command is executed.
14:55:55 INFO  : Context for 'APU' is selected.
14:55:55 INFO  : System reset is completed.
14:55:58 INFO  : 'after 3000' command is executed.
14:55:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:56:00 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit"
14:56:00 INFO  : Context for 'APU' is selected.
14:56:00 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
14:56:00 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:00 INFO  : Context for 'APU' is selected.
14:56:00 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl' is done.
14:56:01 INFO  : 'ps7_init' command is executed.
14:56:01 INFO  : 'ps7_post_config' command is executed.
14:56:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:01 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:56:01 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:01 INFO  : 'con' command is executed.
14:56:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:56:01 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\test_system\_ide\scripts\debugger_test-default.tcl'
14:56:25 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:56:32 INFO  : Disconnected from the channel tcfchan#30.
14:56:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:56:33 INFO  : 'jtag frequency' command is executed.
14:56:33 INFO  : Context for 'APU' is selected.
14:56:33 INFO  : System reset is completed.
14:56:36 INFO  : 'after 3000' command is executed.
14:56:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:56:38 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit"
14:56:38 INFO  : Context for 'APU' is selected.
14:56:39 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
14:56:39 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:39 INFO  : Context for 'APU' is selected.
14:56:39 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl' is done.
14:56:39 INFO  : 'ps7_init' command is executed.
14:56:39 INFO  : 'ps7_post_config' command is executed.
14:56:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:39 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:56:39 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:39 INFO  : 'con' command is executed.
14:56:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:56:39 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\test_system\_ide\scripts\debugger_test-default.tcl'
14:59:58 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:00:09 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:00:23 INFO  : Disconnected from the channel tcfchan#31.
15:00:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:00:34 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:00:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:00:40 INFO  : 'jtag frequency' command is executed.
15:00:40 INFO  : Context for 'APU' is selected.
15:00:40 INFO  : System reset is completed.
15:00:43 INFO  : 'after 3000' command is executed.
15:00:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:00:45 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit"
15:00:45 INFO  : Context for 'APU' is selected.
15:00:45 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
15:00:45 INFO  : 'configparams force-mem-access 1' command is executed.
15:00:45 INFO  : Context for 'APU' is selected.
15:00:45 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl' is done.
15:00:46 INFO  : 'ps7_init' command is executed.
15:00:46 INFO  : 'ps7_post_config' command is executed.
15:00:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:46 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:00:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:00:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:00:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:46 INFO  : 'con' command is executed.
15:00:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:00:46 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\test_system\_ide\scripts\debugger_test-default.tcl'
15:01:11 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:01:18 INFO  : Disconnected from the channel tcfchan#32.
15:01:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:01:28 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:01:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:01:34 INFO  : 'jtag frequency' command is executed.
15:01:34 INFO  : Context for 'APU' is selected.
15:01:34 INFO  : System reset is completed.
15:01:37 INFO  : 'after 3000' command is executed.
15:01:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:01:40 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit"
15:01:40 INFO  : Context for 'APU' is selected.
15:01:40 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
15:01:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:01:40 INFO  : Context for 'APU' is selected.
15:01:40 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl' is done.
15:01:41 INFO  : 'ps7_init' command is executed.
15:01:41 INFO  : 'ps7_post_config' command is executed.
15:01:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:41 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:01:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:01:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:01:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:41 INFO  : 'con' command is executed.
15:01:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:01:41 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\test_system\_ide\scripts\debugger_test-default.tcl'
15:15:12 INFO  : Disconnected from the channel tcfchan#33.
15:47:50 DEBUG : Logs will be stored at 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/IDE.log'.
15:47:50 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\temp_xsdb_launch_script.tcl
15:47:53 INFO  : XSCT server has started successfully.
15:47:53 INFO  : plnx-install-location is set to ''
15:47:53 INFO  : Successfully done setting XSCT server connection channel  
15:47:53 INFO  : Successfully done setting workspace for the tool. 
15:47:54 INFO  : Platform repository initialization has completed.
15:47:54 INFO  : Registering command handlers for Vitis TCF services
15:47:55 INFO  : Successfully done query RDI_DATADIR 
16:03:11 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:03:30 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:03:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:04:00 INFO  : 'jtag frequency' command is executed.
16:04:00 INFO  : Context for 'APU' is selected.
16:04:00 INFO  : System reset is completed.
16:04:03 INFO  : 'after 3000' command is executed.
16:04:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:04:05 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit"
16:04:06 INFO  : Context for 'APU' is selected.
16:04:06 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
16:04:06 INFO  : 'configparams force-mem-access 1' command is executed.
16:04:06 INFO  : Context for 'APU' is selected.
16:04:06 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl' is done.
16:04:06 INFO  : 'ps7_init' command is executed.
16:04:06 INFO  : 'ps7_post_config' command is executed.
16:04:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:06 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:04:06 INFO  : 'configparams force-mem-access 0' command is executed.
16:04:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:04:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:06 INFO  : 'con' command is executed.
16:04:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:04:06 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\test_system\_ide\scripts\debugger_test-default.tcl'
16:05:03 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:05:19 INFO  : Disconnected from the channel tcfchan#1.
16:05:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:05:21 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:05:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:05:28 INFO  : 'jtag frequency' command is executed.
16:05:28 INFO  : Context for 'APU' is selected.
16:05:28 INFO  : System reset is completed.
16:05:31 INFO  : 'after 3000' command is executed.
16:05:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:05:34 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit"
16:05:34 INFO  : Context for 'APU' is selected.
16:05:36 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
16:05:36 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:36 INFO  : Context for 'APU' is selected.
16:05:36 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl' is done.
16:05:36 INFO  : 'ps7_init' command is executed.
16:05:36 INFO  : 'ps7_post_config' command is executed.
16:05:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:36 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:05:36 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:37 INFO  : 'con' command is executed.
16:05:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:05:37 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\test_system\_ide\scripts\debugger_test-default.tcl'
16:06:30 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:06:50 INFO  : Disconnected from the channel tcfchan#2.
16:06:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:06:51 ERROR : port closed
16:06:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:06:51 ERROR : port closed
16:06:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:06:56 INFO  : 'jtag frequency' command is executed.
16:06:56 INFO  : Context for 'APU' is selected.
16:06:56 INFO  : System reset is completed.
16:06:59 INFO  : 'after 3000' command is executed.
16:06:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:07:01 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit"
16:07:01 INFO  : Context for 'APU' is selected.
16:07:04 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
16:07:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:07:04 INFO  : Context for 'APU' is selected.
16:07:04 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl' is done.
16:07:05 INFO  : 'ps7_init' command is executed.
16:07:05 INFO  : 'ps7_post_config' command is executed.
16:07:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:05 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:07:05 INFO  : 'configparams force-mem-access 0' command is executed.
16:07:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:07:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:05 INFO  : 'con' command is executed.
16:07:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:07:05 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\test_system\_ide\scripts\debugger_test-default.tcl'
16:09:27 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:09:34 INFO  : Disconnected from the channel tcfchan#3.
16:09:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:09:35 INFO  : 'jtag frequency' command is executed.
16:09:35 INFO  : Context for 'APU' is selected.
16:09:35 INFO  : System reset is completed.
16:09:38 INFO  : 'after 3000' command is executed.
16:09:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:09:41 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit"
16:09:41 INFO  : Context for 'APU' is selected.
16:09:44 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
16:09:44 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:44 INFO  : Context for 'APU' is selected.
16:09:44 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl' is done.
16:09:45 INFO  : 'ps7_init' command is executed.
16:09:45 INFO  : 'ps7_post_config' command is executed.
16:09:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:45 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:09:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:09:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:09:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:45 INFO  : 'con' command is executed.
16:09:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:09:45 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\test_system\_ide\scripts\debugger_test-default.tcl'
16:10:03 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:10:10 INFO  : Disconnected from the channel tcfchan#4.
16:10:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:10:12 INFO  : 'jtag frequency' command is executed.
16:10:12 INFO  : Context for 'APU' is selected.
16:10:12 INFO  : System reset is completed.
16:10:15 INFO  : 'after 3000' command is executed.
16:10:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:10:17 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit"
16:10:17 INFO  : Context for 'APU' is selected.
16:10:20 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
16:10:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:10:20 INFO  : Context for 'APU' is selected.
16:10:20 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl' is done.
16:10:21 INFO  : 'ps7_init' command is executed.
16:10:21 INFO  : 'ps7_post_config' command is executed.
16:10:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:21 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:10:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:10:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:10:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:21 INFO  : 'con' command is executed.
16:10:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:10:21 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\test_system\_ide\scripts\debugger_test-default.tcl'
16:10:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:10:22 INFO  : 'jtag frequency' command is executed.
16:10:22 INFO  : Context for 'APU' is selected.
16:10:22 INFO  : System reset is completed.
16:10:25 INFO  : 'after 3000' command is executed.
16:10:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:10:27 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit"
16:10:27 INFO  : Context for 'APU' is selected.
16:10:27 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
16:10:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:10:27 INFO  : Context for 'APU' is selected.
16:10:27 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl' is done.
16:10:27 INFO  : 'ps7_init' command is executed.
16:10:28 INFO  : 'ps7_post_config' command is executed.
16:10:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:28 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:10:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:10:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:10:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:28 INFO  : 'con' command is executed.
16:10:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:10:28 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\test_system\_ide\scripts\debugger_test-default.tcl'
16:17:43 INFO  : Disconnected from the channel tcfchan#5.
19:12:35 DEBUG : Logs will be stored at 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/IDE.log'.
19:12:36 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\temp_xsdb_launch_script.tcl
19:12:39 INFO  : XSCT server has started successfully.
19:12:39 INFO  : Successfully done setting XSCT server connection channel  
19:12:39 INFO  : plnx-install-location is set to ''
19:12:39 INFO  : Successfully done setting workspace for the tool. 
19:12:40 INFO  : Platform repository initialization has completed.
19:13:23 INFO  : Successfully done query RDI_DATADIR 
19:13:23 INFO  : Registering command handlers for Vitis TCF services
19:14:31 INFO  : Checking for BSP changes to sync application flags for project 'test'...
19:15:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:15:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:15:33 INFO  : 'jtag frequency' command is executed.
19:15:33 INFO  : Context for 'APU' is selected.
19:15:33 INFO  : System reset is completed.
19:15:36 INFO  : 'after 3000' command is executed.
19:15:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:15:39 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit"
19:15:39 INFO  : Context for 'APU' is selected.
19:15:39 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
19:15:39 INFO  : 'configparams force-mem-access 1' command is executed.
19:15:39 INFO  : Context for 'APU' is selected.
19:15:39 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl' is done.
19:15:39 INFO  : 'ps7_init' command is executed.
19:15:39 INFO  : 'ps7_post_config' command is executed.
19:15:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:40 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:15:40 INFO  : 'configparams force-mem-access 0' command is executed.
19:15:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:15:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:40 INFO  : 'con' command is executed.
19:15:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:15:40 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\test_system\_ide\scripts\debugger_test-default.tcl'
19:17:00 INFO  : Checking for BSP changes to sync application flags for project 'test'...
19:17:22 INFO  : Disconnected from the channel tcfchan#1.
19:17:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:17:23 INFO  : 'jtag frequency' command is executed.
19:17:23 INFO  : Context for 'APU' is selected.
19:17:23 INFO  : System reset is completed.
19:17:26 INFO  : 'after 3000' command is executed.
19:17:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:17:29 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit"
19:17:29 INFO  : Context for 'APU' is selected.
19:17:33 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
19:17:33 INFO  : 'configparams force-mem-access 1' command is executed.
19:17:33 INFO  : Context for 'APU' is selected.
19:17:33 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl' is done.
19:17:33 INFO  : 'ps7_init' command is executed.
19:17:33 INFO  : 'ps7_post_config' command is executed.
19:17:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:34 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:17:34 INFO  : 'configparams force-mem-access 0' command is executed.
19:17:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:17:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:34 INFO  : 'con' command is executed.
19:17:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:17:34 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\test_system\_ide\scripts\debugger_test-default.tcl'
19:20:16 INFO  : Checking for BSP changes to sync application flags for project 'test'...
19:20:44 INFO  : Disconnected from the channel tcfchan#2.
19:20:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:20:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:20:46 INFO  : 'jtag frequency' command is executed.
19:20:46 INFO  : Context for 'APU' is selected.
19:20:47 INFO  : System reset is completed.
19:20:50 INFO  : 'after 3000' command is executed.
19:20:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:20:52 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit"
19:20:52 INFO  : Context for 'APU' is selected.
19:20:55 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
19:20:55 INFO  : 'configparams force-mem-access 1' command is executed.
19:20:55 INFO  : Context for 'APU' is selected.
19:20:55 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl' is done.
19:20:55 INFO  : 'ps7_init' command is executed.
19:20:55 INFO  : 'ps7_post_config' command is executed.
19:20:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:56 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:20:56 INFO  : 'configparams force-mem-access 0' command is executed.
19:20:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:20:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:56 INFO  : 'con' command is executed.
19:20:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:20:56 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\test_system\_ide\scripts\debugger_test-default.tcl'
19:23:17 INFO  : Disconnected from the channel tcfchan#3.
19:23:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:23:20 INFO  : 'jtag frequency' command is executed.
19:23:20 INFO  : Context for 'APU' is selected.
19:23:20 INFO  : System reset is completed.
19:23:23 INFO  : 'after 3000' command is executed.
19:23:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:23:26 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit"
19:23:26 INFO  : Context for 'APU' is selected.
19:23:31 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
19:23:31 INFO  : 'configparams force-mem-access 1' command is executed.
19:23:31 INFO  : Context for 'APU' is selected.
19:23:31 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl' is done.
19:23:32 INFO  : 'ps7_init' command is executed.
19:23:32 INFO  : 'ps7_post_config' command is executed.
19:23:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:33 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:23:33 INFO  : 'configparams force-mem-access 0' command is executed.
19:23:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:23:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:33 INFO  : 'con' command is executed.
19:23:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:23:33 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\test_system\_ide\scripts\debugger_test-default.tcl'
19:25:38 INFO  : Disconnected from the channel tcfchan#4.
09:14:07 DEBUG : Logs will be stored at 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/IDE.log'.
09:14:10 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\temp_xsdb_launch_script.tcl
09:14:16 INFO  : XSCT server has started successfully.
09:14:16 INFO  : plnx-install-location is set to ''
09:14:16 INFO  : Platform repository initialization has completed.
09:14:16 INFO  : Registering command handlers for Vitis TCF services
09:14:23 INFO  : Successfully done setting XSCT server connection channel  
09:14:23 INFO  : Successfully done query RDI_DATADIR 
09:14:23 INFO  : Successfully done setting workspace for the tool. 
09:27:38 INFO  : Checking for BSP changes to sync application flags for project 'test'...
09:32:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:32:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:32:27 INFO  : 'jtag frequency' command is executed.
09:32:27 INFO  : Context for 'APU' is selected.
09:32:27 INFO  : System reset is completed.
09:32:30 INFO  : 'after 3000' command is executed.
09:32:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:32:33 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit"
09:32:33 INFO  : Context for 'APU' is selected.
09:32:33 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:32:33 INFO  : 'configparams force-mem-access 1' command is executed.
09:32:33 INFO  : Context for 'APU' is selected.
09:32:33 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl' is done.
09:32:33 INFO  : 'ps7_init' command is executed.
09:32:33 INFO  : 'ps7_post_config' command is executed.
09:32:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:32:34 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:32:34 INFO  : 'configparams force-mem-access 0' command is executed.
09:32:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

09:32:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:32:34 INFO  : 'con' command is executed.
09:32:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:32:34 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\test_system\_ide\scripts\debugger_test-default.tcl'
09:55:21 INFO  : Disconnected from the channel tcfchan#1.
09:55:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:55:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:55:31 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:55:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:55:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:55:51 INFO  : 'jtag frequency' command is executed.
09:55:51 INFO  : Context for 'APU' is selected.
09:55:51 INFO  : System reset is completed.
09:55:54 INFO  : 'after 3000' command is executed.
09:55:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:55:56 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit"
09:55:56 INFO  : Context for 'APU' is selected.
09:55:58 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:55:58 INFO  : 'configparams force-mem-access 1' command is executed.
09:55:58 INFO  : Context for 'APU' is selected.
09:55:58 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl' is done.
09:55:59 INFO  : 'ps7_init' command is executed.
09:55:59 INFO  : 'ps7_post_config' command is executed.
09:55:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:55:59 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:55:59 INFO  : 'configparams force-mem-access 0' command is executed.
09:55:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

09:55:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:55:59 INFO  : 'con' command is executed.
09:55:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:55:59 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\test_system\_ide\scripts\debugger_test-default.tcl'
09:56:54 INFO  : Disconnected from the channel tcfchan#2.
09:56:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:56:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:56:56 INFO  : 'jtag frequency' command is executed.
09:56:56 INFO  : Context for 'APU' is selected.
09:56:56 INFO  : System reset is completed.
09:56:59 INFO  : 'after 3000' command is executed.
09:56:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:57:01 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit"
09:57:01 INFO  : Context for 'APU' is selected.
09:57:03 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:57:03 INFO  : 'configparams force-mem-access 1' command is executed.
09:57:03 INFO  : Context for 'APU' is selected.
09:57:03 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl' is done.
09:57:04 INFO  : 'ps7_init' command is executed.
09:57:04 INFO  : 'ps7_post_config' command is executed.
09:57:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:57:04 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:57:04 INFO  : 'configparams force-mem-access 0' command is executed.
09:57:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

09:57:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:57:04 INFO  : 'con' command is executed.
09:57:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:57:04 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\test_system\_ide\scripts\debugger_test-default.tcl'
10:00:35 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:00:52 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:02:02 INFO  : Disconnected from the channel tcfchan#3.
10:02:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:02:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:02:03 INFO  : 'jtag frequency' command is executed.
10:02:03 INFO  : Context for 'APU' is selected.
10:02:03 INFO  : System reset is completed.
10:02:06 INFO  : 'after 3000' command is executed.
10:02:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:02:09 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit"
10:02:09 INFO  : Context for 'APU' is selected.
10:02:11 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:02:11 INFO  : 'configparams force-mem-access 1' command is executed.
10:02:11 INFO  : Context for 'APU' is selected.
10:02:11 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl' is done.
10:02:12 INFO  : 'ps7_init' command is executed.
10:02:12 INFO  : 'ps7_post_config' command is executed.
10:02:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:02:12 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:02:12 INFO  : 'configparams force-mem-access 0' command is executed.
10:02:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:02:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:02:12 INFO  : 'con' command is executed.
10:02:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:02:12 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\test_system\_ide\scripts\debugger_test-default.tcl'
21:10:07 INFO  : Disconnected from the channel tcfchan#4.
11:10:39 DEBUG : Logs will be stored at 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/IDE.log'.
11:10:41 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\temp_xsdb_launch_script.tcl
11:10:47 INFO  : XSCT server has started successfully.
11:10:47 INFO  : plnx-install-location is set to ''
11:10:47 INFO  : Successfully done setting XSCT server connection channel  
11:10:47 INFO  : Successfully done setting workspace for the tool. 
11:10:48 INFO  : Platform repository initialization has completed.
11:10:49 INFO  : Registering command handlers for Vitis TCF services
11:10:53 INFO  : Successfully done query RDI_DATADIR 
11:19:03 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:20:39 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:20:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:20:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:20:47 INFO  : 'jtag frequency' command is executed.
11:20:47 INFO  : Context for 'APU' is selected.
11:20:47 INFO  : System reset is completed.
11:20:50 INFO  : 'after 3000' command is executed.
11:20:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:20:52 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit"
11:20:52 INFO  : Context for 'APU' is selected.
11:20:52 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
11:20:52 INFO  : 'configparams force-mem-access 1' command is executed.
11:20:52 INFO  : Context for 'APU' is selected.
11:20:52 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl' is done.
11:20:53 INFO  : 'ps7_init' command is executed.
11:20:53 INFO  : 'ps7_post_config' command is executed.
11:20:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:53 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:20:53 INFO  : 'configparams force-mem-access 0' command is executed.
11:20:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:20:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:53 INFO  : 'con' command is executed.
11:20:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:20:53 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\test_system\_ide\scripts\debugger_test-default.tcl'
11:22:18 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:22:30 INFO  : Disconnected from the channel tcfchan#1.
11:22:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:22:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:22:31 INFO  : 'jtag frequency' command is executed.
11:22:31 INFO  : Context for 'APU' is selected.
11:22:31 INFO  : System reset is completed.
11:22:34 INFO  : 'after 3000' command is executed.
11:22:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:22:37 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit"
11:22:37 INFO  : Context for 'APU' is selected.
11:22:39 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
11:22:39 INFO  : 'configparams force-mem-access 1' command is executed.
11:22:39 INFO  : Context for 'APU' is selected.
11:22:39 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl' is done.
11:22:39 INFO  : 'ps7_init' command is executed.
11:22:39 INFO  : 'ps7_post_config' command is executed.
11:22:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:40 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:22:40 INFO  : 'configparams force-mem-access 0' command is executed.
11:22:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:22:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:40 INFO  : 'con' command is executed.
11:22:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:22:40 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\test_system\_ide\scripts\debugger_test-default.tcl'
11:40:38 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:40:44 INFO  : Disconnected from the channel tcfchan#2.
11:40:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:40:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:40:54 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:40:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:40:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:40:57 INFO  : 'jtag frequency' command is executed.
11:40:57 INFO  : Context for 'APU' is selected.
11:40:57 INFO  : System reset is completed.
11:41:00 INFO  : 'after 3000' command is executed.
11:41:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:41:02 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit"
11:41:02 INFO  : Context for 'APU' is selected.
11:41:05 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
11:41:05 INFO  : 'configparams force-mem-access 1' command is executed.
11:41:05 INFO  : Context for 'APU' is selected.
11:41:05 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl' is done.
11:41:06 INFO  : 'ps7_init' command is executed.
11:41:06 INFO  : 'ps7_post_config' command is executed.
11:41:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:07 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:41:07 INFO  : 'configparams force-mem-access 0' command is executed.
11:41:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:41:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:07 INFO  : 'con' command is executed.
11:41:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:41:07 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\test_system\_ide\scripts\debugger_test-default.tcl'
15:00:32 DEBUG : Logs will be stored at 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/IDE.log'.
15:00:33 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\temp_xsdb_launch_script.tcl
15:00:37 INFO  : XSCT server has started successfully.
15:00:37 INFO  : plnx-install-location is set to ''
15:00:37 INFO  : Successfully done setting XSCT server connection channel  
15:00:37 INFO  : Successfully done setting workspace for the tool. 
15:00:40 INFO  : Platform repository initialization has completed.
15:00:40 INFO  : Successfully done query RDI_DATADIR 
15:00:40 INFO  : Registering command handlers for Vitis TCF services
15:53:57 DEBUG : Logs will be stored at 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/IDE.log'.
15:53:58 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\temp_xsdb_launch_script.tcl
15:54:02 INFO  : XSCT server has started successfully.
15:54:02 INFO  : Successfully done setting XSCT server connection channel  
15:54:02 INFO  : plnx-install-location is set to ''
15:54:02 INFO  : Successfully done setting workspace for the tool. 
15:54:03 INFO  : Platform repository initialization has completed.
15:54:03 INFO  : Successfully done query RDI_DATADIR 
15:54:04 INFO  : Registering command handlers for Vitis TCF services
08:50:44 DEBUG : Logs will be stored at 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/IDE.log'.
08:50:45 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\temp_xsdb_launch_script.tcl
08:50:48 INFO  : Registering command handlers for Vitis TCF services
08:50:48 INFO  : Platform repository initialization has completed.
08:50:50 INFO  : XSCT server has started successfully.
08:50:50 INFO  : plnx-install-location is set to ''
08:50:50 INFO  : Successfully done setting XSCT server connection channel  
08:50:55 INFO  : Successfully done setting workspace for the tool. 
08:50:55 INFO  : Successfully done query RDI_DATADIR 
08:51:20 INFO  : Result from executing command 'getProjects': AudioProcessing2
08:51:21 INFO  : Result from executing command 'getPlatforms': AudioProcessing2|C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/AudioProcessing2.xpfm
08:51:21 INFO  : Checking for BSP changes to sync application flags for project 'test'...
08:51:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:51:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

08:51:54 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
08:52:43 INFO  : Checking for BSP changes to sync application flags for project 'test'...
08:53:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:53:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:53:05 INFO  : 'jtag frequency' command is executed.
08:53:05 INFO  : Context for 'APU' is selected.
08:53:05 INFO  : System reset is completed.
08:53:08 INFO  : 'after 3000' command is executed.
08:53:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
08:53:10 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit"
08:53:10 INFO  : Context for 'APU' is selected.
08:53:10 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
08:53:10 INFO  : 'configparams force-mem-access 1' command is executed.
08:53:10 INFO  : Context for 'APU' is selected.
08:53:10 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl' is done.
08:53:11 INFO  : 'ps7_init' command is executed.
08:53:11 INFO  : 'ps7_post_config' command is executed.
08:53:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:53:11 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:53:11 INFO  : 'configparams force-mem-access 0' command is executed.
08:53:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:53:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:53:11 INFO  : 'con' command is executed.
08:53:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:53:11 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\test_system\_ide\scripts\debugger_test-default.tcl'
09:44:54 DEBUG : Logs will be stored at 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/IDE.log'.
09:44:55 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\temp_xsdb_launch_script.tcl
09:44:59 INFO  : Platform repository initialization has completed.
09:44:59 INFO  : Registering command handlers for Vitis TCF services
09:45:00 INFO  : XSCT server has started successfully.
09:45:00 INFO  : plnx-install-location is set to ''
09:45:05 INFO  : Successfully done setting XSCT server connection channel  
09:45:05 INFO  : Successfully done query RDI_DATADIR 
09:45:05 INFO  : Successfully done setting workspace for the tool. 
09:47:07 INFO  : [Import] Updating active build configuration of the system project 'DSPApp_system' to 'Debug' after the import.
09:49:43 INFO  : Result from executing command 'getProjects': AudioProcessing2
09:49:43 INFO  : Result from executing command 'getPlatforms': AudioProcessing2|C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/AudioProcessing2.xpfm
09:49:44 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
10:10:30 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
10:11:04 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
10:11:54 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
10:16:36 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
10:17:27 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
10:21:27 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
10:21:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:21:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:21:52 INFO  : 'jtag frequency' command is executed.
10:21:52 INFO  : Context for 'APU' is selected.
10:21:52 INFO  : System reset is completed.
10:21:55 INFO  : 'after 3000' command is executed.
10:21:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:21:57 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
10:21:57 INFO  : Context for 'APU' is selected.
10:21:58 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:21:58 INFO  : 'configparams force-mem-access 1' command is executed.
10:21:58 INFO  : Context for 'APU' is selected.
10:21:58 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
10:21:58 INFO  : 'ps7_init' command is executed.
10:21:58 INFO  : 'ps7_post_config' command is executed.
10:21:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:22:03 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:22:03 INFO  : 'configparams force-mem-access 0' command is executed.
10:22:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

10:22:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:22:03 INFO  : 'con' command is executed.
10:22:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:22:03 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
10:22:20 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
10:22:37 INFO  : Disconnected from the channel tcfchan#2.
10:22:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:22:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:22:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:22:47 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:22:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:22:47 INFO  : 'jtag frequency' command is executed.
10:22:47 INFO  : Context for 'APU' is selected.
10:22:48 INFO  : System reset is completed.
10:22:51 INFO  : 'after 3000' command is executed.
10:22:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:22:53 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
10:22:53 INFO  : Context for 'APU' is selected.
10:22:53 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:22:53 INFO  : 'configparams force-mem-access 1' command is executed.
10:22:53 INFO  : Context for 'APU' is selected.
10:22:53 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
10:22:53 INFO  : 'ps7_init' command is executed.
10:22:53 INFO  : 'ps7_post_config' command is executed.
10:22:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:22:58 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:22:58 INFO  : 'configparams force-mem-access 0' command is executed.
10:22:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

10:22:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:22:58 INFO  : 'con' command is executed.
10:22:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:22:58 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
10:26:11 INFO  : Disconnected from the channel tcfchan#3.
10:26:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:26:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:26:21 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:26:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:26:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:26:30 INFO  : 'jtag frequency' command is executed.
10:26:30 INFO  : Context for 'APU' is selected.
10:26:30 INFO  : System reset is completed.
10:26:33 INFO  : 'after 3000' command is executed.
10:26:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:26:35 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
10:26:35 INFO  : Context for 'APU' is selected.
10:26:35 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:26:35 INFO  : 'configparams force-mem-access 1' command is executed.
10:26:35 INFO  : Context for 'APU' is selected.
10:26:35 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
10:26:36 INFO  : 'ps7_init' command is executed.
10:26:36 INFO  : 'ps7_post_config' command is executed.
10:26:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:26:40 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:26:40 INFO  : 'configparams force-mem-access 0' command is executed.
10:26:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

10:26:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:26:40 INFO  : 'con' command is executed.
10:26:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:26:40 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
10:27:20 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
10:28:05 INFO  : Disconnected from the channel tcfchan#4.
10:28:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:28:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:28:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:28:12 INFO  : 'jtag frequency' command is executed.
10:28:12 INFO  : Context for 'APU' is selected.
10:28:12 INFO  : System reset is completed.
10:28:15 INFO  : 'after 3000' command is executed.
10:28:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:28:18 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:28:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:28:20 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
10:28:20 INFO  : Context for 'APU' is selected.
10:28:20 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
10:28:20 INFO  : 'configparams force-mem-access 1' command is executed.
10:28:21 INFO  : Context for 'APU' is selected.
10:28:21 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
10:28:21 INFO  : 'ps7_init' command is executed.
10:28:21 INFO  : 'ps7_post_config' command is executed.
10:28:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:28:26 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:28:26 INFO  : 'configparams force-mem-access 0' command is executed.
10:28:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

10:28:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:28:26 INFO  : 'con' command is executed.
10:28:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:28:26 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
17:08:50 INFO  : Disconnected from the channel tcfchan#5.
11:46:42 DEBUG : Logs will be stored at 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/IDE.log'.
11:46:43 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\temp_xsdb_launch_script.tcl
11:46:46 INFO  : Registering command handlers for Vitis TCF services
11:46:47 INFO  : Platform repository initialization has completed.
11:46:48 INFO  : XSCT server has started successfully.
11:46:53 INFO  : plnx-install-location is set to ''
11:46:53 INFO  : Successfully done setting XSCT server connection channel  
11:46:53 INFO  : Successfully done query RDI_DATADIR 
11:46:53 INFO  : Successfully done setting workspace for the tool. 
11:58:34 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
11:59:31 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
11:59:51 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
12:00:22 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
12:00:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:00:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:00:50 INFO  : 'jtag frequency' command is executed.
12:00:50 INFO  : Context for 'APU' is selected.
12:00:50 INFO  : System reset is completed.
12:00:53 INFO  : 'after 3000' command is executed.
12:00:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:00:55 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
12:00:55 INFO  : Context for 'APU' is selected.
12:00:55 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
12:00:55 INFO  : 'configparams force-mem-access 1' command is executed.
12:00:55 INFO  : Context for 'APU' is selected.
12:00:55 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
12:00:56 INFO  : 'ps7_init' command is executed.
12:00:56 INFO  : 'ps7_post_config' command is executed.
12:00:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:01:00 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:01:00 INFO  : 'configparams force-mem-access 0' command is executed.
12:01:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

12:01:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:01:00 INFO  : 'con' command is executed.
12:01:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:01:00 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
12:01:43 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
12:02:02 INFO  : Disconnected from the channel tcfchan#1.
12:02:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:02:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:02:12 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:02:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:02:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:02:18 INFO  : 'jtag frequency' command is executed.
12:02:18 INFO  : Context for 'APU' is selected.
12:02:18 INFO  : System reset is completed.
12:02:21 INFO  : 'after 3000' command is executed.
12:02:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:02:24 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
12:02:24 INFO  : Context for 'APU' is selected.
12:02:26 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
12:02:26 INFO  : 'configparams force-mem-access 1' command is executed.
12:02:26 INFO  : Context for 'APU' is selected.
12:02:26 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
12:02:27 INFO  : 'ps7_init' command is executed.
12:02:27 INFO  : 'ps7_post_config' command is executed.
12:02:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:31 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:02:31 INFO  : 'configparams force-mem-access 0' command is executed.
12:02:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

12:02:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:32 INFO  : 'con' command is executed.
12:02:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:02:32 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
12:04:53 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
12:05:15 INFO  : Disconnected from the channel tcfchan#2.
12:05:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:05:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:05:16 INFO  : 'jtag frequency' command is executed.
12:05:16 INFO  : Context for 'APU' is selected.
12:05:17 INFO  : System reset is completed.
12:05:20 INFO  : 'after 3000' command is executed.
12:05:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:05:22 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
12:05:22 INFO  : Context for 'APU' is selected.
12:05:25 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
12:05:25 INFO  : 'configparams force-mem-access 1' command is executed.
12:05:25 INFO  : Context for 'APU' is selected.
12:05:25 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
12:05:25 INFO  : 'ps7_init' command is executed.
12:05:25 INFO  : 'ps7_post_config' command is executed.
12:05:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:30 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:05:30 INFO  : 'configparams force-mem-access 0' command is executed.
12:05:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

12:05:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:30 INFO  : 'con' command is executed.
12:05:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:05:30 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
12:06:41 INFO  : Disconnected from the channel tcfchan#3.
12:06:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:06:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:06:42 INFO  : 'jtag frequency' command is executed.
12:06:42 INFO  : Context for 'APU' is selected.
12:06:42 INFO  : System reset is completed.
12:06:45 INFO  : 'after 3000' command is executed.
12:06:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:06:48 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
12:06:48 INFO  : Context for 'APU' is selected.
12:06:53 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
12:06:53 INFO  : 'configparams force-mem-access 1' command is executed.
12:06:53 INFO  : Context for 'APU' is selected.
12:06:53 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
12:06:53 INFO  : 'ps7_init' command is executed.
12:06:53 INFO  : 'ps7_post_config' command is executed.
12:06:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:58 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:06:58 INFO  : 'configparams force-mem-access 0' command is executed.
12:06:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

12:06:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:58 INFO  : 'con' command is executed.
12:06:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:06:58 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
12:07:20 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
12:07:55 INFO  : Disconnected from the channel tcfchan#4.
12:07:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:07:57 INFO  : 'jtag frequency' command is executed.
12:07:57 INFO  : Context for 'APU' is selected.
12:07:57 INFO  : System reset is completed.
12:08:00 INFO  : 'after 3000' command is executed.
12:08:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:08:02 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
12:08:02 INFO  : Context for 'APU' is selected.
12:08:07 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
12:08:07 INFO  : 'configparams force-mem-access 1' command is executed.
12:08:07 INFO  : Context for 'APU' is selected.
12:08:07 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
12:08:08 INFO  : 'ps7_init' command is executed.
12:08:08 INFO  : 'ps7_post_config' command is executed.
12:08:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:13 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:08:13 INFO  : 'configparams force-mem-access 0' command is executed.
12:08:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

12:08:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:13 INFO  : 'con' command is executed.
12:08:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:08:13 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
12:17:28 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
12:19:49 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
12:22:36 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
12:22:55 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
12:24:24 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
12:24:50 INFO  : Disconnected from the channel tcfchan#5.
12:24:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:24:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:24:51 INFO  : 'jtag frequency' command is executed.
12:24:51 INFO  : Context for 'APU' is selected.
12:24:51 INFO  : System reset is completed.
12:24:54 INFO  : 'after 3000' command is executed.
12:24:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:24:57 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
12:24:57 INFO  : Context for 'APU' is selected.
12:25:02 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
12:25:02 INFO  : 'configparams force-mem-access 1' command is executed.
12:25:02 INFO  : Context for 'APU' is selected.
12:25:02 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
12:25:02 INFO  : 'ps7_init' command is executed.
12:25:02 INFO  : 'ps7_post_config' command is executed.
12:25:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:07 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:25:07 INFO  : 'configparams force-mem-access 0' command is executed.
12:25:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

12:25:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:07 INFO  : 'con' command is executed.
12:25:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:25:07 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
12:26:23 INFO  : Disconnected from the channel tcfchan#6.
12:26:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:26:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:26:24 INFO  : 'jtag frequency' command is executed.
12:26:25 INFO  : Context for 'APU' is selected.
12:26:25 INFO  : System reset is completed.
12:26:28 INFO  : 'after 3000' command is executed.
12:26:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:26:30 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
12:26:30 INFO  : Context for 'APU' is selected.
12:26:35 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
12:26:35 INFO  : 'configparams force-mem-access 1' command is executed.
12:26:35 INFO  : Context for 'APU' is selected.
12:26:35 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
12:26:35 INFO  : 'ps7_init' command is executed.
12:26:35 INFO  : 'ps7_post_config' command is executed.
12:26:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:37 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
12:26:41 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:26:41 INFO  : 'configparams force-mem-access 0' command is executed.
12:26:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

12:26:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:41 INFO  : 'con' command is executed.
12:26:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:26:41 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
12:27:20 INFO  : Disconnected from the channel tcfchan#7.
12:27:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:27:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:27:30 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:27:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:27:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:27:44 INFO  : 'jtag frequency' command is executed.
12:27:44 INFO  : Context for 'APU' is selected.
12:27:44 INFO  : System reset is completed.
12:27:47 INFO  : 'after 3000' command is executed.
12:27:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:27:50 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
12:27:50 INFO  : Context for 'APU' is selected.
12:27:53 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
12:27:53 INFO  : 'configparams force-mem-access 1' command is executed.
12:27:53 INFO  : Context for 'APU' is selected.
12:27:54 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
12:27:55 INFO  : 'ps7_init' command is executed.
12:27:55 INFO  : 'ps7_post_config' command is executed.
12:27:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:28:00 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:28:00 INFO  : 'configparams force-mem-access 0' command is executed.
12:28:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

12:28:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:28:00 INFO  : 'con' command is executed.
12:28:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:28:00 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
12:30:13 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
12:34:49 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
12:35:30 INFO  : Disconnected from the channel tcfchan#8.
12:35:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:35:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:35:32 INFO  : 'jtag frequency' command is executed.
12:35:32 INFO  : Context for 'APU' is selected.
12:35:32 INFO  : System reset is completed.
12:35:35 INFO  : 'after 3000' command is executed.
12:35:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:35:37 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
12:35:38 INFO  : Context for 'APU' is selected.
12:35:42 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
12:35:42 INFO  : 'configparams force-mem-access 1' command is executed.
12:35:42 INFO  : Context for 'APU' is selected.
12:35:43 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
12:35:43 INFO  : 'ps7_init' command is executed.
12:35:43 INFO  : 'ps7_post_config' command is executed.
12:35:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:35:49 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:35:49 INFO  : 'configparams force-mem-access 0' command is executed.
12:35:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

12:35:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:35:49 INFO  : 'con' command is executed.
12:35:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:35:49 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
12:36:40 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
12:37:03 INFO  : Disconnected from the channel tcfchan#9.
12:37:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:37:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:37:04 INFO  : 'jtag frequency' command is executed.
12:37:04 INFO  : Context for 'APU' is selected.
12:37:04 INFO  : System reset is completed.
12:37:07 INFO  : 'after 3000' command is executed.
12:37:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:37:10 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
12:37:10 INFO  : Context for 'APU' is selected.
12:37:14 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
12:37:14 INFO  : 'configparams force-mem-access 1' command is executed.
12:37:14 INFO  : Context for 'APU' is selected.
12:37:14 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
12:37:14 INFO  : 'ps7_init' command is executed.
12:37:14 INFO  : 'ps7_post_config' command is executed.
12:37:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:19 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:37:19 INFO  : 'configparams force-mem-access 0' command is executed.
12:37:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

12:37:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:19 INFO  : 'con' command is executed.
12:37:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:37:19 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
12:37:45 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
12:38:06 INFO  : Disconnected from the channel tcfchan#10.
12:38:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:38:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:38:08 INFO  : 'jtag frequency' command is executed.
12:38:08 INFO  : Context for 'APU' is selected.
12:38:08 INFO  : System reset is completed.
12:38:11 INFO  : 'after 3000' command is executed.
12:38:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:38:13 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
12:38:13 INFO  : Context for 'APU' is selected.
12:38:16 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
12:38:16 INFO  : 'configparams force-mem-access 1' command is executed.
12:38:16 INFO  : Context for 'APU' is selected.
12:38:16 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
12:38:17 INFO  : 'ps7_init' command is executed.
12:38:17 INFO  : 'ps7_post_config' command is executed.
12:38:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:38:21 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:38:21 INFO  : 'configparams force-mem-access 0' command is executed.
12:38:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

12:38:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:38:21 INFO  : 'con' command is executed.
12:38:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:38:21 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
12:38:42 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
12:39:05 INFO  : Disconnected from the channel tcfchan#11.
12:39:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:39:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:39:06 INFO  : 'jtag frequency' command is executed.
12:39:06 INFO  : Context for 'APU' is selected.
12:39:06 INFO  : System reset is completed.
12:39:09 INFO  : 'after 3000' command is executed.
12:39:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:39:12 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
12:39:12 INFO  : Context for 'APU' is selected.
12:39:16 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
12:39:16 INFO  : 'configparams force-mem-access 1' command is executed.
12:39:16 INFO  : Context for 'APU' is selected.
12:39:16 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
12:39:16 INFO  : 'ps7_init' command is executed.
12:39:16 INFO  : 'ps7_post_config' command is executed.
12:39:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:20 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:39:21 INFO  : 'configparams force-mem-access 0' command is executed.
12:39:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

12:39:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:21 INFO  : 'con' command is executed.
12:39:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:39:21 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
12:40:54 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
12:41:24 INFO  : Disconnected from the channel tcfchan#12.
12:41:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:41:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:41:25 INFO  : 'jtag frequency' command is executed.
12:41:25 INFO  : Context for 'APU' is selected.
12:41:25 INFO  : System reset is completed.
12:41:28 INFO  : 'after 3000' command is executed.
12:41:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:41:30 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
12:41:30 INFO  : Context for 'APU' is selected.
12:41:35 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
12:41:35 INFO  : 'configparams force-mem-access 1' command is executed.
12:41:35 INFO  : Context for 'APU' is selected.
12:41:35 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
12:41:35 INFO  : 'ps7_init' command is executed.
12:41:35 INFO  : 'ps7_post_config' command is executed.
12:41:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:40 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:41:40 INFO  : 'configparams force-mem-access 0' command is executed.
12:41:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

12:41:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:40 INFO  : 'con' command is executed.
12:41:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:41:40 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
12:42:40 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
12:43:15 INFO  : Disconnected from the channel tcfchan#13.
12:43:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:43:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:43:17 INFO  : 'jtag frequency' command is executed.
12:43:17 INFO  : Context for 'APU' is selected.
12:43:17 INFO  : System reset is completed.
12:43:20 INFO  : 'after 3000' command is executed.
12:43:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:43:22 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
12:43:22 INFO  : Context for 'APU' is selected.
12:43:25 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
12:43:25 INFO  : 'configparams force-mem-access 1' command is executed.
12:43:25 INFO  : Context for 'APU' is selected.
12:43:25 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
12:43:26 INFO  : 'ps7_init' command is executed.
12:43:26 INFO  : 'ps7_post_config' command is executed.
12:43:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:43:30 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:43:30 INFO  : 'configparams force-mem-access 0' command is executed.
12:43:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

12:43:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:43:30 INFO  : 'con' command is executed.
12:43:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:43:30 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
12:44:20 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
12:44:40 INFO  : Disconnected from the channel tcfchan#14.
12:44:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:44:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:44:41 INFO  : 'jtag frequency' command is executed.
12:44:41 INFO  : Context for 'APU' is selected.
12:44:41 INFO  : System reset is completed.
12:44:44 INFO  : 'after 3000' command is executed.
12:44:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:44:46 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
12:44:47 INFO  : Context for 'APU' is selected.
12:44:50 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
12:44:50 INFO  : 'configparams force-mem-access 1' command is executed.
12:44:50 INFO  : Context for 'APU' is selected.
12:44:50 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
12:44:50 INFO  : 'ps7_init' command is executed.
12:44:50 INFO  : 'ps7_post_config' command is executed.
12:44:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:54 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:44:54 INFO  : 'configparams force-mem-access 0' command is executed.
12:44:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

12:44:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:55 INFO  : 'con' command is executed.
12:44:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:44:55 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
12:45:09 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
12:45:30 INFO  : Disconnected from the channel tcfchan#15.
12:45:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:45:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:45:33 INFO  : 'jtag frequency' command is executed.
12:45:34 INFO  : Context for 'APU' is selected.
12:45:34 INFO  : System reset is completed.
12:45:37 INFO  : 'after 3000' command is executed.
12:45:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:45:39 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
12:45:39 INFO  : Context for 'APU' is selected.
12:45:42 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
12:45:42 INFO  : 'configparams force-mem-access 1' command is executed.
12:45:42 INFO  : Context for 'APU' is selected.
12:45:42 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
12:45:43 INFO  : 'ps7_init' command is executed.
12:45:43 INFO  : 'ps7_post_config' command is executed.
12:45:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:47 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:45:47 INFO  : 'configparams force-mem-access 0' command is executed.
12:45:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

12:45:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:47 INFO  : 'con' command is executed.
12:45:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:45:47 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
12:51:12 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
12:51:37 INFO  : Disconnected from the channel tcfchan#16.
12:51:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:51:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:51:47 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:51:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:51:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:51:55 INFO  : 'jtag frequency' command is executed.
12:51:55 INFO  : Context for 'APU' is selected.
12:51:55 INFO  : System reset is completed.
12:51:58 INFO  : 'after 3000' command is executed.
12:51:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:52:00 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
12:52:01 INFO  : Context for 'APU' is selected.
12:52:04 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
12:52:04 INFO  : 'configparams force-mem-access 1' command is executed.
12:52:04 INFO  : Context for 'APU' is selected.
12:52:04 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
12:52:04 INFO  : 'ps7_init' command is executed.
12:52:04 INFO  : 'ps7_post_config' command is executed.
12:52:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:09 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:52:09 INFO  : 'configparams force-mem-access 0' command is executed.
12:52:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

12:52:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:09 INFO  : 'con' command is executed.
12:52:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:52:09 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
12:52:30 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
12:52:51 INFO  : Disconnected from the channel tcfchan#17.
12:52:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:53:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:53:01 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:53:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:53:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:53:16 INFO  : 'jtag frequency' command is executed.
12:53:16 INFO  : Context for 'APU' is selected.
12:53:16 INFO  : System reset is completed.
12:53:19 INFO  : 'after 3000' command is executed.
12:53:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:53:21 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
12:53:21 INFO  : Context for 'APU' is selected.
12:53:24 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
12:53:24 INFO  : 'configparams force-mem-access 1' command is executed.
12:53:24 INFO  : Context for 'APU' is selected.
12:53:24 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
12:53:25 INFO  : 'ps7_init' command is executed.
12:53:25 INFO  : 'ps7_post_config' command is executed.
12:53:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:29 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:53:29 INFO  : 'configparams force-mem-access 0' command is executed.
12:53:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

12:53:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:29 INFO  : 'con' command is executed.
12:53:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:53:29 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
12:53:59 INFO  : Disconnected from the channel tcfchan#18.
12:54:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:54:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:54:00 INFO  : 'jtag frequency' command is executed.
12:54:00 INFO  : Context for 'APU' is selected.
12:54:00 INFO  : System reset is completed.
12:54:03 INFO  : 'after 3000' command is executed.
12:54:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:54:05 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
12:54:05 INFO  : Context for 'APU' is selected.
12:54:09 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
12:54:09 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
12:54:09 INFO  : 'configparams force-mem-access 1' command is executed.
12:54:10 INFO  : Context for 'APU' is selected.
12:54:10 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
12:54:10 INFO  : 'ps7_init' command is executed.
12:54:10 INFO  : 'ps7_post_config' command is executed.
12:54:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:15 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:54:15 INFO  : 'configparams force-mem-access 0' command is executed.
12:54:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

12:54:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:15 INFO  : 'con' command is executed.
12:54:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:54:15 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
12:54:38 INFO  : Disconnected from the channel tcfchan#19.
12:54:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:54:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:54:39 INFO  : 'jtag frequency' command is executed.
12:54:39 INFO  : Context for 'APU' is selected.
12:54:39 INFO  : System reset is completed.
12:54:42 INFO  : 'after 3000' command is executed.
12:54:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:54:45 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
12:54:45 INFO  : Context for 'APU' is selected.
12:54:48 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
12:54:48 INFO  : 'configparams force-mem-access 1' command is executed.
12:54:48 INFO  : Context for 'APU' is selected.
12:54:48 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
12:54:48 INFO  : 'ps7_init' command is executed.
12:54:48 INFO  : 'ps7_post_config' command is executed.
12:54:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:52 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:54:52 INFO  : 'configparams force-mem-access 0' command is executed.
12:54:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

12:54:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:52 INFO  : 'con' command is executed.
12:54:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:54:52 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
12:56:01 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
12:56:29 INFO  : Disconnected from the channel tcfchan#20.
12:56:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:56:39 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:56:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:56:45 INFO  : 'jtag frequency' command is executed.
12:56:45 INFO  : Context for 'APU' is selected.
12:56:45 INFO  : System reset is completed.
12:56:48 INFO  : 'after 3000' command is executed.
12:56:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:56:51 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
12:56:51 INFO  : Context for 'APU' is selected.
12:56:55 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
12:56:55 INFO  : 'configparams force-mem-access 1' command is executed.
12:56:55 INFO  : Context for 'APU' is selected.
12:56:56 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
12:56:56 INFO  : 'ps7_init' command is executed.
12:56:56 INFO  : 'ps7_post_config' command is executed.
12:56:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:01 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:57:01 INFO  : 'configparams force-mem-access 0' command is executed.
12:57:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

12:57:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:01 INFO  : 'con' command is executed.
12:57:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:57:01 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
12:59:11 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
12:59:43 INFO  : Disconnected from the channel tcfchan#21.
12:59:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:59:44 INFO  : 'jtag frequency' command is executed.
12:59:44 INFO  : Context for 'APU' is selected.
12:59:44 INFO  : System reset is completed.
12:59:47 INFO  : 'after 3000' command is executed.
12:59:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:59:50 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
12:59:50 INFO  : Context for 'APU' is selected.
12:59:53 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
12:59:53 INFO  : 'configparams force-mem-access 1' command is executed.
12:59:53 INFO  : Context for 'APU' is selected.
12:59:53 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
12:59:54 INFO  : 'ps7_init' command is executed.
12:59:54 INFO  : 'ps7_post_config' command is executed.
12:59:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:59 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:59:59 INFO  : 'configparams force-mem-access 0' command is executed.
12:59:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

12:59:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:59 INFO  : 'con' command is executed.
12:59:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:59:59 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
13:04:31 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
13:04:54 INFO  : Disconnected from the channel tcfchan#22.
13:04:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:04:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:04:55 INFO  : 'jtag frequency' command is executed.
13:04:55 INFO  : Context for 'APU' is selected.
13:04:55 INFO  : System reset is completed.
13:04:58 INFO  : 'after 3000' command is executed.
13:04:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:05:01 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
13:05:01 INFO  : Context for 'APU' is selected.
13:05:04 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
13:05:04 INFO  : 'configparams force-mem-access 1' command is executed.
13:05:04 INFO  : Context for 'APU' is selected.
13:05:04 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
13:05:05 INFO  : 'ps7_init' command is executed.
13:05:05 INFO  : 'ps7_post_config' command is executed.
13:05:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:09 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:05:09 INFO  : 'configparams force-mem-access 0' command is executed.
13:05:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

13:05:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:09 INFO  : 'con' command is executed.
13:05:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:05:09 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
13:05:49 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
13:06:11 INFO  : Disconnected from the channel tcfchan#23.
13:06:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:06:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:06:21 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:06:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:06:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:06:26 INFO  : 'jtag frequency' command is executed.
13:06:26 INFO  : Context for 'APU' is selected.
13:06:26 INFO  : System reset is completed.
13:06:29 INFO  : 'after 3000' command is executed.
13:06:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:06:32 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
13:06:32 INFO  : Context for 'APU' is selected.
13:06:36 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
13:06:36 INFO  : 'configparams force-mem-access 1' command is executed.
13:06:36 INFO  : Context for 'APU' is selected.
13:06:36 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
13:06:36 INFO  : 'ps7_init' command is executed.
13:06:36 INFO  : 'ps7_post_config' command is executed.
13:06:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:40 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:06:40 INFO  : 'configparams force-mem-access 0' command is executed.
13:06:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

13:06:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:40 INFO  : 'con' command is executed.
13:06:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:06:40 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
13:07:49 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
13:08:11 INFO  : Disconnected from the channel tcfchan#24.
13:08:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:08:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:08:22 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:08:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:08:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:08:27 INFO  : 'jtag frequency' command is executed.
13:08:27 INFO  : Context for 'APU' is selected.
13:08:27 INFO  : System reset is completed.
13:08:30 INFO  : 'after 3000' command is executed.
13:08:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:08:33 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
13:08:33 INFO  : Context for 'APU' is selected.
13:08:37 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
13:08:37 INFO  : 'configparams force-mem-access 1' command is executed.
13:08:37 INFO  : Context for 'APU' is selected.
13:08:37 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
13:08:37 INFO  : 'ps7_init' command is executed.
13:08:37 INFO  : 'ps7_post_config' command is executed.
13:08:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:08:41 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:08:41 INFO  : 'configparams force-mem-access 0' command is executed.
13:08:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

13:08:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:08:41 INFO  : 'con' command is executed.
13:08:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:08:41 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
13:09:11 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
13:14:10 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
13:15:17 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
13:15:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:15:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:15:45 INFO  : 'jtag frequency' command is executed.
13:15:45 INFO  : Context for 'APU' is selected.
13:15:45 INFO  : System reset is completed.
13:15:48 INFO  : 'after 3000' command is executed.
13:15:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:15:51 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit"
13:15:51 INFO  : Context for 'APU' is selected.
13:15:51 INFO  : Disconnected from the channel tcfchan#25.
13:15:51 ERROR : Invalid target. Use "connect" command to connect to hw_server/TCF agent
13:15:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/Labo_4_Fixed_Sin/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
----------------End of Script----------------

13:15:51 ERROR : Invalid target. Use "connect" command to connect to hw_server/TCF agent
13:15:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:15:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:15:53 INFO  : 'jtag frequency' command is executed.
13:15:53 INFO  : Context for 'APU' is selected.
13:15:53 INFO  : System reset is completed.
13:15:56 INFO  : 'after 3000' command is executed.
13:15:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:15:58 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
13:15:58 INFO  : Context for 'APU' is selected.
13:16:04 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
13:16:04 INFO  : 'configparams force-mem-access 1' command is executed.
13:16:04 INFO  : Context for 'APU' is selected.
13:16:04 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
13:16:04 INFO  : 'ps7_init' command is executed.
13:16:04 INFO  : 'ps7_post_config' command is executed.
13:16:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:08 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:16:09 INFO  : 'configparams force-mem-access 0' command is executed.
13:16:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

13:16:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:09 INFO  : 'con' command is executed.
13:16:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:16:09 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
13:17:20 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
13:17:59 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
13:18:32 INFO  : Disconnected from the channel tcfchan#26.
13:18:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:18:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:18:33 INFO  : 'jtag frequency' command is executed.
13:18:33 INFO  : Context for 'APU' is selected.
13:18:33 INFO  : System reset is completed.
13:18:36 INFO  : 'after 3000' command is executed.
13:18:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:18:39 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
13:18:39 INFO  : Context for 'APU' is selected.
13:18:44 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
13:18:44 INFO  : 'configparams force-mem-access 1' command is executed.
13:18:44 INFO  : Context for 'APU' is selected.
13:18:44 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
13:18:45 INFO  : 'ps7_init' command is executed.
13:18:45 INFO  : 'ps7_post_config' command is executed.
13:18:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:50 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:18:50 INFO  : 'configparams force-mem-access 0' command is executed.
13:18:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

13:18:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:50 INFO  : 'con' command is executed.
13:18:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:18:50 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
13:23:20 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
13:24:24 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
13:24:48 INFO  : Disconnected from the channel tcfchan#27.
13:24:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:24:49 INFO  : 'jtag frequency' command is executed.
13:24:49 INFO  : Context for 'APU' is selected.
13:24:49 INFO  : System reset is completed.
13:24:52 INFO  : 'after 3000' command is executed.
13:24:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:24:54 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
13:24:54 INFO  : Context for 'APU' is selected.
13:24:57 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
13:24:57 INFO  : 'configparams force-mem-access 1' command is executed.
13:24:57 INFO  : Context for 'APU' is selected.
13:24:57 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
13:24:58 INFO  : 'ps7_init' command is executed.
13:24:58 INFO  : 'ps7_post_config' command is executed.
13:24:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:02 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:25:02 INFO  : 'configparams force-mem-access 0' command is executed.
13:25:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

13:25:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:02 INFO  : 'con' command is executed.
13:25:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:25:02 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
13:25:33 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
13:25:58 INFO  : Disconnected from the channel tcfchan#28.
13:25:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:26:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:26:08 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:26:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:26:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:26:13 INFO  : 'jtag frequency' command is executed.
13:26:13 INFO  : Context for 'APU' is selected.
13:26:13 INFO  : System reset is completed.
13:26:16 INFO  : 'after 3000' command is executed.
13:26:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:26:18 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
13:26:19 INFO  : Context for 'APU' is selected.
13:26:22 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
13:26:22 INFO  : 'configparams force-mem-access 1' command is executed.
13:26:22 INFO  : Context for 'APU' is selected.
13:26:22 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
13:26:22 INFO  : 'ps7_init' command is executed.
13:26:22 INFO  : 'ps7_post_config' command is executed.
13:26:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:26:26 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:26:26 INFO  : 'configparams force-mem-access 0' command is executed.
13:26:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

13:26:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:26:26 INFO  : 'con' command is executed.
13:26:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:26:26 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
13:29:31 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
13:30:33 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
13:30:59 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
13:31:18 INFO  : Disconnected from the channel tcfchan#29.
13:31:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:31:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:31:28 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:31:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:31:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:31:33 INFO  : 'jtag frequency' command is executed.
13:31:33 INFO  : Context for 'APU' is selected.
13:31:33 INFO  : System reset is completed.
13:31:36 INFO  : 'after 3000' command is executed.
13:31:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:31:38 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
13:31:38 INFO  : Context for 'APU' is selected.
13:31:41 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
13:31:41 INFO  : 'configparams force-mem-access 1' command is executed.
13:31:42 INFO  : Context for 'APU' is selected.
13:31:42 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
13:31:42 INFO  : 'ps7_init' command is executed.
13:31:42 INFO  : 'ps7_post_config' command is executed.
13:31:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:46 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:31:46 INFO  : 'configparams force-mem-access 0' command is executed.
13:31:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

13:31:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:46 INFO  : 'con' command is executed.
13:31:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:31:46 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
13:32:49 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
13:33:22 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
13:33:41 INFO  : Disconnected from the channel tcfchan#30.
13:33:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:33:42 INFO  : 'jtag frequency' command is executed.
13:33:42 INFO  : Context for 'APU' is selected.
13:33:42 INFO  : System reset is completed.
13:33:45 INFO  : 'after 3000' command is executed.
13:33:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:33:48 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
13:33:48 INFO  : Context for 'APU' is selected.
13:33:51 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
13:33:51 INFO  : 'configparams force-mem-access 1' command is executed.
13:33:51 INFO  : Context for 'APU' is selected.
13:33:51 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
13:33:52 INFO  : 'ps7_init' command is executed.
13:33:52 INFO  : 'ps7_post_config' command is executed.
13:33:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:56 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:33:56 INFO  : 'configparams force-mem-access 0' command is executed.
13:33:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

13:33:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:56 INFO  : 'con' command is executed.
13:33:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:33:56 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
13:34:22 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
13:34:42 INFO  : Disconnected from the channel tcfchan#31.
13:34:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:34:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:34:52 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:34:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:34:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:34:58 INFO  : 'jtag frequency' command is executed.
13:34:58 INFO  : Context for 'APU' is selected.
13:34:58 INFO  : System reset is completed.
13:35:01 INFO  : 'after 3000' command is executed.
13:35:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:35:04 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
13:35:04 INFO  : Context for 'APU' is selected.
13:35:07 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
13:35:07 INFO  : 'configparams force-mem-access 1' command is executed.
13:35:07 INFO  : Context for 'APU' is selected.
13:35:07 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
13:35:08 INFO  : 'ps7_init' command is executed.
13:35:08 INFO  : 'ps7_post_config' command is executed.
13:35:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:35:12 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:35:12 INFO  : 'configparams force-mem-access 0' command is executed.
13:35:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

13:35:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:35:12 INFO  : 'con' command is executed.
13:35:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:35:12 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
13:35:29 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
13:42:13 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
13:42:37 INFO  : Disconnected from the channel tcfchan#32.
13:42:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:42:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:42:38 INFO  : 'jtag frequency' command is executed.
13:42:39 INFO  : Context for 'APU' is selected.
13:42:39 INFO  : System reset is completed.
13:42:42 INFO  : 'after 3000' command is executed.
13:42:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:42:44 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
13:42:44 INFO  : Context for 'APU' is selected.
13:42:48 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
13:42:48 INFO  : 'configparams force-mem-access 1' command is executed.
13:42:48 INFO  : Context for 'APU' is selected.
13:42:48 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
13:42:48 INFO  : 'ps7_init' command is executed.
13:42:48 INFO  : 'ps7_post_config' command is executed.
13:42:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:52 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:42:52 INFO  : 'configparams force-mem-access 0' command is executed.
13:42:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

13:42:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:53 INFO  : 'con' command is executed.
13:42:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:42:53 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
13:43:52 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
13:45:01 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
13:45:30 INFO  : Disconnected from the channel tcfchan#33.
13:45:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:45:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:45:31 INFO  : 'jtag frequency' command is executed.
13:45:31 INFO  : Context for 'APU' is selected.
13:45:31 INFO  : System reset is completed.
13:45:34 INFO  : 'after 3000' command is executed.
13:45:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:45:37 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
13:45:37 INFO  : Context for 'APU' is selected.
13:45:41 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
13:45:41 INFO  : 'configparams force-mem-access 1' command is executed.
13:45:41 INFO  : Context for 'APU' is selected.
13:45:41 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
13:45:42 INFO  : 'ps7_init' command is executed.
13:45:42 INFO  : 'ps7_post_config' command is executed.
13:45:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:46 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:45:46 INFO  : 'configparams force-mem-access 0' command is executed.
13:45:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

13:45:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:46 INFO  : 'con' command is executed.
13:45:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:45:46 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
13:46:33 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
13:46:57 INFO  : Disconnected from the channel tcfchan#34.
13:46:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:46:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:46:59 INFO  : 'jtag frequency' command is executed.
13:46:59 INFO  : Context for 'APU' is selected.
13:46:59 INFO  : System reset is completed.
13:47:02 INFO  : 'after 3000' command is executed.
13:47:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:47:04 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
13:47:04 INFO  : Context for 'APU' is selected.
13:47:07 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
13:47:07 INFO  : 'configparams force-mem-access 1' command is executed.
13:47:07 INFO  : Context for 'APU' is selected.
13:47:07 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
13:47:08 INFO  : 'ps7_init' command is executed.
13:47:08 INFO  : 'ps7_post_config' command is executed.
13:47:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:12 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:47:12 INFO  : 'configparams force-mem-access 0' command is executed.
13:47:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

13:47:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:12 INFO  : 'con' command is executed.
13:47:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:47:12 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
13:48:30 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
13:48:54 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
13:49:25 INFO  : Disconnected from the channel tcfchan#35.
13:49:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:49:35 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:49:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:49:39 INFO  : 'jtag frequency' command is executed.
13:49:39 INFO  : Context for 'APU' is selected.
13:49:40 INFO  : System reset is completed.
13:49:43 INFO  : 'after 3000' command is executed.
13:49:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:49:45 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
13:49:45 INFO  : Context for 'APU' is selected.
13:49:48 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
13:49:48 INFO  : 'configparams force-mem-access 1' command is executed.
13:49:48 INFO  : Context for 'APU' is selected.
13:49:48 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
13:49:49 INFO  : 'ps7_init' command is executed.
13:49:49 INFO  : 'ps7_post_config' command is executed.
13:49:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:53 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:49:53 INFO  : 'configparams force-mem-access 0' command is executed.
13:49:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

13:49:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:53 INFO  : 'con' command is executed.
13:49:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:49:53 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
13:50:32 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
13:51:02 INFO  : Disconnected from the channel tcfchan#36.
13:51:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:51:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:51:12 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:51:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:51:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:51:22 INFO  : 'jtag frequency' command is executed.
13:51:22 INFO  : Context for 'APU' is selected.
13:51:22 INFO  : System reset is completed.
13:51:25 INFO  : 'after 3000' command is executed.
13:51:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:51:27 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
13:51:27 INFO  : Context for 'APU' is selected.
13:51:31 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
13:51:31 INFO  : 'configparams force-mem-access 1' command is executed.
13:51:31 INFO  : Context for 'APU' is selected.
13:51:31 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
13:51:32 INFO  : 'ps7_init' command is executed.
13:51:32 INFO  : 'ps7_post_config' command is executed.
13:51:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:51:36 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:51:36 INFO  : 'configparams force-mem-access 0' command is executed.
13:51:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

13:51:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:51:36 INFO  : 'con' command is executed.
13:51:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:51:36 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
13:52:51 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
13:53:12 INFO  : Disconnected from the channel tcfchan#37.
13:53:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:53:23 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:53:27 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
08:40:31 DEBUG : Logs will be stored at 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/IDE.log'.
08:40:32 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\temp_xsdb_launch_script.tcl
08:40:35 INFO  : XSCT server has started successfully.
08:40:35 INFO  : plnx-install-location is set to ''
08:40:35 INFO  : Successfully done setting XSCT server connection channel  
08:40:35 INFO  : Successfully done setting workspace for the tool. 
08:40:36 INFO  : Platform repository initialization has completed.
08:40:36 INFO  : Successfully done query RDI_DATADIR 
08:40:37 INFO  : Registering command handlers for Vitis TCF services
08:47:37 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
08:47:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa is already opened

08:48:02 INFO  : Checking for BSP changes to sync application flags for project 'Labo_1'...
08:48:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa is already opened

08:48:10 INFO  : Checking for BSP changes to sync application flags for project 'Labo_2'...
08:48:11 INFO  : Checking for BSP changes to sync application flags for project 'Labo_2_Delay'...
08:48:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa is already opened

08:48:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa is already opened

08:48:22 INFO  : Checking for BSP changes to sync application flags for project 'Labo_4_Fixed_Sin'...
08:48:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa is already opened

08:48:28 INFO  : Checking for BSP changes to sync application flags for project 'test'...
08:48:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa is already opened

08:50:12 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
08:52:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:52:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:52:38 INFO  : 'jtag frequency' command is executed.
08:52:38 INFO  : Context for 'APU' is selected.
08:52:38 INFO  : System reset is completed.
08:52:41 INFO  : 'after 3000' command is executed.
08:52:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
08:52:43 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
08:52:43 INFO  : Context for 'APU' is selected.
08:52:43 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
08:52:43 INFO  : 'configparams force-mem-access 1' command is executed.
08:52:43 INFO  : Context for 'APU' is selected.
08:52:43 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
08:52:44 INFO  : 'ps7_init' command is executed.
08:52:44 INFO  : 'ps7_post_config' command is executed.
08:52:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:52:48 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:52:48 INFO  : 'configparams force-mem-access 0' command is executed.
08:52:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

08:52:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:52:48 INFO  : 'con' command is executed.
08:52:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:52:48 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
08:54:00 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
08:54:29 INFO  : Disconnected from the channel tcfchan#7.
08:54:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:54:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

08:54:39 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
08:54:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:54:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:54:49 INFO  : 'jtag frequency' command is executed.
08:54:49 INFO  : Context for 'APU' is selected.
08:54:49 INFO  : System reset is completed.
08:54:52 INFO  : 'after 3000' command is executed.
08:54:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
08:54:54 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
08:54:54 INFO  : Context for 'APU' is selected.
08:54:57 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
08:54:57 INFO  : 'configparams force-mem-access 1' command is executed.
08:54:57 INFO  : Context for 'APU' is selected.
08:54:57 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
08:54:57 INFO  : 'ps7_init' command is executed.
08:54:57 INFO  : 'ps7_post_config' command is executed.
08:54:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:55:01 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:55:01 INFO  : 'configparams force-mem-access 0' command is executed.
08:55:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

08:55:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:55:01 INFO  : 'con' command is executed.
08:55:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:55:01 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
08:55:26 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
08:55:39 INFO  : Disconnected from the channel tcfchan#8.
08:55:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:55:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:55:40 INFO  : 'jtag frequency' command is executed.
08:55:40 INFO  : Context for 'APU' is selected.
08:55:40 INFO  : System reset is completed.
08:55:43 INFO  : 'after 3000' command is executed.
08:55:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
08:55:45 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
08:55:46 INFO  : Context for 'APU' is selected.
08:55:48 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
08:55:48 INFO  : 'configparams force-mem-access 1' command is executed.
08:55:48 INFO  : Context for 'APU' is selected.
08:55:48 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
08:55:48 INFO  : 'ps7_init' command is executed.
08:55:48 INFO  : 'ps7_post_config' command is executed.
08:55:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:55:53 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:55:53 INFO  : 'configparams force-mem-access 0' command is executed.
08:55:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

08:55:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:55:53 INFO  : 'con' command is executed.
08:55:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:55:53 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
08:57:01 INFO  : Disconnected from the channel tcfchan#9.
08:57:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:57:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

08:57:11 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:10:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:10:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:10:36 INFO  : 'jtag frequency' command is executed.
09:10:36 INFO  : Context for 'APU' is selected.
09:10:36 INFO  : System reset is completed.
09:10:39 INFO  : 'after 3000' command is executed.
09:10:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:10:41 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
09:10:41 INFO  : Context for 'APU' is selected.
09:10:44 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:10:44 INFO  : 'configparams force-mem-access 1' command is executed.
09:10:44 INFO  : Context for 'APU' is selected.
09:10:44 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
09:10:44 INFO  : 'ps7_init' command is executed.
09:10:44 INFO  : 'ps7_post_config' command is executed.
09:10:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:10:48 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:10:49 INFO  : 'configparams force-mem-access 0' command is executed.
09:10:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

09:10:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:10:49 INFO  : 'con' command is executed.
09:10:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:10:49 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
09:11:10 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
09:11:39 INFO  : Disconnected from the channel tcfchan#10.
09:11:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:11:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:11:49 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:11:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:11:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:11:57 INFO  : 'jtag frequency' command is executed.
09:11:57 INFO  : Context for 'APU' is selected.
09:11:57 INFO  : System reset is completed.
09:12:00 INFO  : 'after 3000' command is executed.
09:12:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:12:03 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
09:12:03 INFO  : Context for 'APU' is selected.
09:12:05 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:12:05 INFO  : 'configparams force-mem-access 1' command is executed.
09:12:05 INFO  : Context for 'APU' is selected.
09:12:05 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
09:12:05 INFO  : 'ps7_init' command is executed.
09:12:05 INFO  : 'ps7_post_config' command is executed.
09:12:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:12:09 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:12:09 INFO  : 'configparams force-mem-access 0' command is executed.
09:12:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

09:12:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:12:10 INFO  : 'con' command is executed.
09:12:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:12:10 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default_1.tcl'
09:20:31 INFO  : Disconnected from the channel tcfchan#11.
09:20:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:20:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:20:41 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:20:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:20:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:20:51 INFO  : 'jtag frequency' command is executed.
09:20:51 INFO  : Context for 'APU' is selected.
09:20:51 INFO  : System reset is completed.
09:20:54 INFO  : 'after 3000' command is executed.
09:20:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:20:56 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
09:20:56 INFO  : Context for 'APU' is selected.
09:20:59 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:20:59 INFO  : 'configparams force-mem-access 1' command is executed.
09:20:59 INFO  : Context for 'APU' is selected.
09:20:59 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
09:20:59 INFO  : 'ps7_init' command is executed.
09:20:59 INFO  : 'ps7_post_config' command is executed.
09:20:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:21:03 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:21:03 INFO  : 'configparams force-mem-access 0' command is executed.
09:21:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

09:21:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:21:03 INFO  : 'con' command is executed.
09:21:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:21:03 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default_1.tcl'
09:24:57 INFO  : Disconnected from the channel tcfchan#12.
09:24:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:25:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:25:07 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:25:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:25:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:25:13 INFO  : 'jtag frequency' command is executed.
09:25:13 INFO  : Context for 'APU' is selected.
09:25:13 INFO  : System reset is completed.
09:25:16 INFO  : 'after 3000' command is executed.
09:25:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:25:18 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
09:25:18 INFO  : Context for 'APU' is selected.
09:25:21 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:25:21 INFO  : 'configparams force-mem-access 1' command is executed.
09:25:21 INFO  : Context for 'APU' is selected.
09:25:21 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
09:25:21 INFO  : 'ps7_init' command is executed.
09:25:21 INFO  : 'ps7_post_config' command is executed.
09:25:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:25:25 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:25:25 INFO  : 'configparams force-mem-access 0' command is executed.
09:25:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

09:25:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:25:25 INFO  : 'con' command is executed.
09:25:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:25:25 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
09:26:46 INFO  : Disconnected from the channel tcfchan#13.
09:26:49 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
09:27:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:27:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:27:05 INFO  : 'jtag frequency' command is executed.
09:27:05 INFO  : Context for 'APU' is selected.
09:27:05 INFO  : System reset is completed.
09:27:08 INFO  : 'after 3000' command is executed.
09:27:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:27:11 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
09:27:11 INFO  : Context for 'APU' is selected.
09:27:11 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:27:11 INFO  : 'configparams force-mem-access 1' command is executed.
09:27:11 INFO  : Context for 'APU' is selected.
09:27:11 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
09:27:11 INFO  : 'ps7_init' command is executed.
09:27:11 INFO  : 'ps7_post_config' command is executed.
09:27:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:27:15 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:27:15 INFO  : 'configparams force-mem-access 0' command is executed.
09:27:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

09:27:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:27:16 INFO  : 'con' command is executed.
09:27:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:27:16 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
09:29:11 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
09:29:26 INFO  : Disconnected from the channel tcfchan#14.
09:29:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:29:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:29:28 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:29:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:29:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:29:33 INFO  : 'jtag frequency' command is executed.
09:29:33 INFO  : Context for 'APU' is selected.
09:29:33 INFO  : System reset is completed.
09:29:36 INFO  : 'after 3000' command is executed.
09:29:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:29:39 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
09:29:39 INFO  : Context for 'APU' is selected.
09:29:41 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
09:29:41 INFO  : 'configparams force-mem-access 1' command is executed.
09:29:41 INFO  : Context for 'APU' is selected.
09:29:41 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
09:29:41 INFO  : 'ps7_init' command is executed.
09:29:41 INFO  : 'ps7_post_config' command is executed.
09:29:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:29:45 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:29:45 INFO  : 'configparams force-mem-access 0' command is executed.
09:29:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

09:29:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:29:45 INFO  : 'con' command is executed.
09:29:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:29:45 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
16:30:45 INFO  : Disconnected from the channel tcfchan#15.
15:37:57 DEBUG : Logs will be stored at 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/IDE.log'.
15:37:58 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\temp_xsdb_launch_script.tcl
15:38:02 INFO  : XSCT server has started successfully.
15:38:02 INFO  : Successfully done setting XSCT server connection channel  
15:38:02 INFO  : plnx-install-location is set to ''
15:38:02 INFO  : Successfully done setting workspace for the tool. 
15:38:07 INFO  : Platform repository initialization has completed.
15:38:07 INFO  : Successfully done query RDI_DATADIR 
15:38:08 INFO  : Registering command handlers for Vitis TCF services
15:38:54 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
15:39:18 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:39:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:39:44 INFO  : 'jtag frequency' command is executed.
15:39:44 INFO  : Context for 'APU' is selected.
15:39:44 INFO  : System reset is completed.
15:39:47 INFO  : 'after 3000' command is executed.
15:39:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:39:49 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit"
15:39:49 INFO  : Context for 'APU' is selected.
15:39:50 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
15:39:50 INFO  : 'configparams force-mem-access 1' command is executed.
15:39:50 INFO  : Context for 'APU' is selected.
15:39:50 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl' is done.
15:39:50 INFO  : 'ps7_init' command is executed.
15:39:50 INFO  : 'ps7_post_config' command is executed.
15:39:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:51 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:39:51 INFO  : 'configparams force-mem-access 0' command is executed.
15:39:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:39:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:51 INFO  : 'con' command is executed.
15:39:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:39:51 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\test_system\_ide\scripts\debugger_test-default.tcl'
15:48:18 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:48:22 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
15:48:58 INFO  : Disconnected from the channel tcfchan#1.
15:48:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:49:08 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:49:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:49:15 INFO  : 'jtag frequency' command is executed.
15:49:15 INFO  : Context for 'APU' is selected.
15:49:15 INFO  : System reset is completed.
15:49:18 INFO  : 'after 3000' command is executed.
15:49:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:49:20 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
15:49:20 INFO  : Context for 'APU' is selected.
15:49:25 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
15:49:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:25 INFO  : Context for 'APU' is selected.
15:49:25 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
15:49:26 INFO  : 'ps7_init' command is executed.
15:49:26 INFO  : 'ps7_post_config' command is executed.
15:49:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:30 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:49:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:49:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

15:49:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:30 INFO  : 'con' command is executed.
15:49:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:49:30 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
17:16:14 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
17:16:39 INFO  : Disconnected from the channel tcfchan#2.
17:16:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:16:40 INFO  : 'jtag frequency' command is executed.
17:16:40 INFO  : Context for 'APU' is selected.
17:16:40 INFO  : System reset is completed.
17:16:43 INFO  : 'after 3000' command is executed.
17:16:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:16:45 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
17:16:45 INFO  : Context for 'APU' is selected.
17:16:49 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
17:16:49 INFO  : 'configparams force-mem-access 1' command is executed.
17:16:49 INFO  : Context for 'APU' is selected.
17:16:49 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
17:16:50 INFO  : 'ps7_init' command is executed.
17:16:50 INFO  : 'ps7_post_config' command is executed.
17:16:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:54 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:16:54 INFO  : 'configparams force-mem-access 0' command is executed.
17:16:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

17:16:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:54 INFO  : 'con' command is executed.
17:16:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:16:54 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
17:26:12 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
17:26:33 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
17:29:58 INFO  : Disconnected from the channel tcfchan#3.
17:29:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:30:00 INFO  : 'jtag frequency' command is executed.
17:30:00 INFO  : Context for 'APU' is selected.
17:30:00 INFO  : System reset is completed.
17:30:03 INFO  : 'after 3000' command is executed.
17:30:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:30:05 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
17:30:05 INFO  : Context for 'APU' is selected.
17:30:10 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
17:30:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:10 INFO  : Context for 'APU' is selected.
17:30:10 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
17:30:10 INFO  : 'ps7_init' command is executed.
17:30:10 INFO  : 'ps7_post_config' command is executed.
17:30:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:15 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:15 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:15 INFO  : 'con' command is executed.
17:30:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:30:15 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
17:30:59 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
17:31:41 INFO  : Disconnected from the channel tcfchan#4.
17:31:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:31:45 INFO  : 'jtag frequency' command is executed.
17:31:45 INFO  : Context for 'APU' is selected.
17:31:45 INFO  : System reset is completed.
17:31:48 INFO  : 'after 3000' command is executed.
17:31:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:31:50 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
17:31:50 INFO  : Context for 'APU' is selected.
17:31:54 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
17:31:54 INFO  : 'configparams force-mem-access 1' command is executed.
17:31:54 INFO  : Context for 'APU' is selected.
17:31:54 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
17:31:54 INFO  : 'ps7_init' command is executed.
17:31:54 INFO  : 'ps7_post_config' command is executed.
17:31:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:58 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:31:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:31:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

17:31:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:58 INFO  : 'con' command is executed.
17:31:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:31:58 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
17:47:48 INFO  : Disconnected from the channel tcfchan#5.
17:47:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:47:59 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:48:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:48:04 INFO  : 'jtag frequency' command is executed.
17:48:04 INFO  : Context for 'APU' is selected.
17:48:04 INFO  : System reset is completed.
17:48:07 INFO  : 'after 3000' command is executed.
17:48:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:48:09 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit"
17:48:09 INFO  : Context for 'APU' is selected.
17:48:13 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
17:48:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:13 INFO  : Context for 'APU' is selected.
17:48:13 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl' is done.
17:48:14 INFO  : 'ps7_init' command is executed.
17:48:14 INFO  : 'ps7_post_config' command is executed.
17:48:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:14 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:48:14 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:14 INFO  : 'con' command is executed.
17:48:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:48:14 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\test_system\_ide\scripts\debugger_test-default.tcl'
17:50:12 INFO  : Disconnected from the channel tcfchan#6.
17:50:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:50:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:50:13 INFO  : 'jtag frequency' command is executed.
17:50:13 INFO  : Context for 'APU' is selected.
17:50:13 INFO  : System reset is completed.
17:50:16 INFO  : 'after 3000' command is executed.
17:50:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:50:18 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
17:50:18 INFO  : Context for 'APU' is selected.
17:50:22 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
17:50:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:50:22 INFO  : Context for 'APU' is selected.
17:50:22 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
17:50:22 INFO  : 'ps7_init' command is executed.
17:50:22 INFO  : 'ps7_post_config' command is executed.
17:50:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:26 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:50:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:50:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

17:50:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:26 INFO  : 'con' command is executed.
17:50:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:50:26 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
17:58:12 INFO  : Checking for BSP changes to sync application flags for project 'DSPApp'...
18:01:18 INFO  : Disconnected from the channel tcfchan#7.
18:01:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:01:22 INFO  : 'jtag frequency' command is executed.
18:01:22 INFO  : Context for 'APU' is selected.
18:01:22 INFO  : System reset is completed.
18:01:25 INFO  : 'after 3000' command is executed.
18:01:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:01:27 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit"
18:01:27 INFO  : Context for 'APU' is selected.
18:01:32 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
18:01:32 INFO  : 'configparams force-mem-access 1' command is executed.
18:01:32 INFO  : Context for 'APU' is selected.
18:01:32 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl' is done.
18:01:33 INFO  : 'ps7_init' command is executed.
18:01:33 INFO  : 'ps7_post_config' command is executed.
18:01:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:33 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:01:33 INFO  : 'configparams force-mem-access 0' command is executed.
18:01:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:01:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:33 INFO  : 'con' command is executed.
18:01:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:01:33 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\test_system\_ide\scripts\debugger_test-default.tcl'
18:07:27 INFO  : Disconnected from the channel tcfchan#8.
18:07:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:07:37 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:07:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:07:45 INFO  : 'jtag frequency' command is executed.
18:07:45 INFO  : Context for 'APU' is selected.
18:07:45 INFO  : System reset is completed.
18:07:48 INFO  : 'after 3000' command is executed.
18:07:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:07:51 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
18:07:51 INFO  : Context for 'APU' is selected.
18:07:56 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
18:07:56 INFO  : 'configparams force-mem-access 1' command is executed.
18:07:56 INFO  : Context for 'APU' is selected.
18:07:56 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
18:07:57 INFO  : 'ps7_init' command is executed.
18:07:57 INFO  : 'ps7_post_config' command is executed.
18:07:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:01 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:08:01 INFO  : 'configparams force-mem-access 0' command is executed.
18:08:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

18:08:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:01 INFO  : 'con' command is executed.
18:08:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:08:01 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
18:08:14 INFO  : Disconnected from the channel tcfchan#9.
18:08:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:08:15 INFO  : 'jtag frequency' command is executed.
18:08:15 INFO  : Context for 'APU' is selected.
18:08:15 INFO  : System reset is completed.
18:08:18 INFO  : 'after 3000' command is executed.
18:08:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:08:21 INFO  : Device configured successfully with "C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit"
18:08:21 INFO  : Context for 'APU' is selected.
18:08:24 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa'.
18:08:24 INFO  : 'configparams force-mem-access 1' command is executed.
18:08:24 INFO  : Context for 'APU' is selected.
18:08:24 INFO  : Sourcing of 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl' is done.
18:08:25 INFO  : 'ps7_init' command is executed.
18:08:25 INFO  : 'ps7_post_config' command is executed.
18:08:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:29 INFO  : The application 'C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:08:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:08:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/bitstream/AudioProcessing2.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/AudioProcessing2/export/AudioProcessing2/hw/AudioProcessing2.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/Audio_Processing_PXL_2024/SoC_PynzZ2_AUDIO/vitis/DSPApp/Debug/DSPApp.elf
configparams force-mem-access 0
----------------End of Script----------------

18:08:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:29 INFO  : 'con' command is executed.
18:08:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:08:29 INFO  : Launch script is exported to file 'C:\02_PXL\Audio_Processing_PXL_2024\SoC_PynzZ2_AUDIO\vitis\DSPApp_system\_ide\scripts\debugger_dspapp-default.tcl'
