`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2026/07/15 11:17:39
// Design Name: 
// Module Name: gates
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module gates(
    input a,
    input b,
    output y0,
    output y1,
    output y2,
    output y3,
    output y4,
    output y5,
    output y6
    );

    assign y0 = a & b; //AND
    assign y1 = ~(a & b); //NAND
    assign y2 = a | b; //OR
    assign y3 = ~(a | b); //NOR
    assign y4 = (a ^ b); //XOR
    assign y5 = ~(a ^ b); //XNOR
    assign y6 = ~b; //NOT
    
endmodule