
*** Running vivado
    with args -log image_processing.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source image_processing.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source image_processing.tcl -notrace
Command: synth_design -top image_processing -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9704
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1159.168 ; gain = 19.062
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'image_processing' [D:/study/FPGA/study_project/image_processing/rtl/image_processing.v:1]
INFO: [Synth 8-6157] synthesizing module 'rd_id' [D:/study/FPGA/study_project/image_processing/rtl/rd_id.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rd_id' (1#1) [D:/study/FPGA/study_project/image_processing/rtl/rd_id.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/study/FPGA/study_project/image_processing/rtl/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (2#1) [D:/study/FPGA/study_project/image_processing/rtl/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_display' [D:/study/FPGA/study_project/image_processing/rtl/lcd_display.v:1]
	Parameter ORIGIN_X_START bound to: 11'b00000001010 
	Parameter ORIGIN_Y_START bound to: 11'b00000001010 
	Parameter DST_X_START bound to: 11'b00100001110 
	Parameter DST_Y_START bound to: 11'b00000001010 
	Parameter LA_X_START bound to: 11'b01000011100 
	Parameter LA_Y_START bound to: 11'b00000001010 
	Parameter BACK_COLOR bound to: 24'b111000001111111111111111 
	Parameter PIC_WIDTH bound to: 250 - type: integer 
	Parameter PIC_HEIGHT bound to: 114 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv' [D:/study/FPGA/study_project/image_processing/rtl/conv.v:1]
INFO: [Synth 8-6157] synthesizing module 'block_ram' [D:/study/FPGA/study_project/image_processing/rtl/block_ram.v:1]
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "line_1_reg" dissolved into registers
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "line_2_reg" dissolved into registers
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "line_3_reg" dissolved into registers
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "line_0_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'block_ram' (3#1) [D:/study/FPGA/study_project/image_processing/rtl/block_ram.v:1]
WARNING: [Synth 8-689] width (24) of port connection 'data' does not match port width (8) of module 'block_ram' [D:/study/FPGA/study_project/image_processing/rtl/conv.v:76]
INFO: [Synth 8-6157] synthesizing module 'rom_control' [D:/study/FPGA/study_project/image_processing/rtl/rom_control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rom_control' (4#1) [D:/study/FPGA/study_project/image_processing/rtl/rom_control.v:1]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [D:/study/FPGA/study_project/image_processing/prj/image_processing/image_processing.runs/synth_1/.Xil/Vivado-15320-sherlock/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (5#1) [D:/study/FPGA/study_project/image_processing/prj/image_processing/image_processing.runs/synth_1/.Xil/Vivado-15320-sherlock/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv' (6#1) [D:/study/FPGA/study_project/image_processing/rtl/conv.v:1]
INFO: [Synth 8-6155] done synthesizing module 'lcd_display' (7#1) [D:/study/FPGA/study_project/image_processing/rtl/lcd_display.v:1]
INFO: [Synth 8-6157] synthesizing module 'lcd_driver' [D:/study/FPGA/study_project/image_processing/rtl/lcd_driver.v:23]
	Parameter H_SYNC_4342 bound to: 11'b00000101001 
	Parameter H_BACK_4342 bound to: 11'b00000000010 
	Parameter H_DISP_4342 bound to: 11'b00111100000 
	Parameter H_FRONT_4342 bound to: 11'b00000000010 
	Parameter H_TOTAL_4342 bound to: 11'b01000001101 
	Parameter V_SYNC_4342 bound to: 11'b00000001010 
	Parameter V_BACK_4342 bound to: 11'b00000000010 
	Parameter V_DISP_4342 bound to: 11'b00100010000 
	Parameter V_FRONT_4342 bound to: 11'b00000000010 
	Parameter V_TOTAL_4342 bound to: 11'b00100011110 
	Parameter H_SYNC_7084 bound to: 11'b00010000000 
	Parameter H_BACK_7084 bound to: 11'b00001011000 
	Parameter H_DISP_7084 bound to: 11'b01100100000 
	Parameter H_FRONT_7084 bound to: 11'b00000101000 
	Parameter H_TOTAL_7084 bound to: 11'b10000100000 
	Parameter V_SYNC_7084 bound to: 11'b00000000010 
	Parameter V_BACK_7084 bound to: 11'b00000100001 
	Parameter V_DISP_7084 bound to: 11'b00111100000 
	Parameter V_FRONT_7084 bound to: 11'b00000001010 
	Parameter V_TOTAL_7084 bound to: 11'b01000001101 
	Parameter H_SYNC_7016 bound to: 11'b00000010100 
	Parameter H_BACK_7016 bound to: 11'b00010001100 
	Parameter H_DISP_7016 bound to: 11'b10000000000 
	Parameter H_FRONT_7016 bound to: 11'b00010100000 
	Parameter H_TOTAL_7016 bound to: 11'b10101000000 
	Parameter V_SYNC_7016 bound to: 11'b00000000011 
	Parameter V_BACK_7016 bound to: 11'b00000010100 
	Parameter V_DISP_7016 bound to: 11'b01001011000 
	Parameter V_FRONT_7016 bound to: 11'b00000001100 
	Parameter V_TOTAL_7016 bound to: 11'b01001111011 
	Parameter H_SYNC_1018 bound to: 11'b00000001010 
	Parameter H_BACK_1018 bound to: 11'b00001010000 
	Parameter H_DISP_1018 bound to: 11'b10100000000 
	Parameter H_FRONT_1018 bound to: 11'b00001000110 
	Parameter H_TOTAL_1018 bound to: 11'b10110100000 
	Parameter V_SYNC_1018 bound to: 11'b00000000011 
	Parameter V_BACK_1018 bound to: 11'b00000001010 
	Parameter V_DISP_1018 bound to: 11'b01100100000 
	Parameter V_FRONT_1018 bound to: 11'b00000001010 
	Parameter V_TOTAL_1018 bound to: 11'b01100110111 
	Parameter H_SYNC_4384 bound to: 11'b00010000000 
	Parameter H_BACK_4384 bound to: 11'b00001011000 
	Parameter H_DISP_4384 bound to: 11'b01100100000 
	Parameter H_FRONT_4384 bound to: 11'b00000101000 
	Parameter H_TOTAL_4384 bound to: 11'b10000100000 
	Parameter V_SYNC_4384 bound to: 11'b00000000010 
	Parameter V_BACK_4384 bound to: 11'b00000100001 
	Parameter V_DISP_4384 bound to: 11'b00111100000 
	Parameter V_FRONT_4384 bound to: 11'b00000001010 
	Parameter V_TOTAL_4384 bound to: 11'b01000001101 
INFO: [Synth 8-6155] done synthesizing module 'lcd_driver' (8#1) [D:/study/FPGA/study_project/image_processing/rtl/lcd_driver.v:23]
WARNING: [Synth 8-7071] port 'data_req' of module 'lcd_driver' is unconnected for instance 'u_lcd_driver' [D:/study/FPGA/study_project/image_processing/rtl/image_processing.v:60]
WARNING: [Synth 8-7023] instance 'u_lcd_driver' of module 'lcd_driver' has 16 connections declared, but only 15 given [D:/study/FPGA/study_project/image_processing/rtl/image_processing.v:60]
INFO: [Synth 8-6155] done synthesizing module 'image_processing' (9#1) [D:/study/FPGA/study_project/image_processing/rtl/image_processing.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1321.273 ; gain = 181.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1321.273 ; gain = 181.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1321.273 ; gain = 181.168
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.217 . Memory (MB): peak = 1321.273 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/study/FPGA/study_project/image_processing/prj/image_processing/image_processing.gen/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'u_lcd_display/u_conv/blk_mem_gen_0'
Finished Parsing XDC File [d:/study/FPGA/study_project/image_processing/prj/image_processing/image_processing.gen/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'u_lcd_display/u_conv/blk_mem_gen_0'
Parsing XDC File [D:/study/FPGA/study_project/image_processing/prj/image_processing/image_processing.srcs/constrs_1/new/image_processing.xdc]
Finished Parsing XDC File [D:/study/FPGA/study_project/image_processing/prj/image_processing/image_processing.srcs/constrs_1/new/image_processing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/study/FPGA/study_project/image_processing/prj/image_processing/image_processing.srcs/constrs_1/new/image_processing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/image_processing_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/image_processing_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1469.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1469.523 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1469.523 ; gain = 329.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1469.523 ; gain = 329.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for u_lcd_display/u_conv/blk_mem_gen_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1469.523 ; gain = 329.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1469.523 ; gain = 329.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   15 Bit       Adders := 1     
	   4 Input   12 Bit       Adders := 1     
	   3 Input   11 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 5     
	   4 Input   11 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   5 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1020  
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input   24 Bit        Muxes := 9     
	   2 Input   24 Bit        Muxes := 2     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 1     
	   6 Input   15 Bit        Muxes := 1     
	   4 Input   11 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 6     
	   4 Input   10 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 6     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 257   
	   3 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP p_0_in, operation Mode is: C+(D+(A:0x3ffffffd))*(B:0xfa).
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: operator p_1_out is absorbed into DSP p_0_in.
DSP Report: operator p_0_out is absorbed into DSP p_0_in.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1469.523 ; gain = 329.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+-----------------+-------------+-----------+----------------------+--------------------------------+
|Module Name      | RTL Object  | Inference | Size (Depth x Width) | Primitives                     | 
+-----------------+-------------+-----------+----------------------+--------------------------------+
|image_processing | laplace_reg | Implied   | 32 K x 8             | RAM64X1D x 2676	RAM64M x 2676	 | 
+-----------------+-------------+-----------+----------------------+--------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|conv        | C+(D+(A:0x3ffffffd))*(B:0xfa) | 15     | 8      | 8      | 7      | 15     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
+------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1469.523 ; gain = 329.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1469.523 ; gain = 329.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+-----------------+-------------+-----------+----------------------+--------------------------------+
|Module Name      | RTL Object  | Inference | Size (Depth x Width) | Primitives                     | 
+-----------------+-------------+-----------+----------------------+--------------------------------+
|image_processing | laplace_reg | Implied   | 32 K x 8             | RAM64X1D x 2676	RAM64M x 2676	 | 
+-----------------+-------------+-----------+----------------------+--------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1494.293 ; gain = 354.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1508.703 ; gain = 368.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1508.703 ; gain = 368.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1508.703 ; gain = 368.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1508.703 ; gain = 368.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1508.703 ; gain = 368.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1508.703 ; gain = 368.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     1|
|2     |BUFG        |     2|
|3     |CARRY4      |    30|
|4     |DSP48E1     |     1|
|5     |LUT1        |    17|
|6     |LUT2        |   164|
|7     |LUT3        |   180|
|8     |LUT4        |   155|
|9     |LUT5        |   245|
|10    |LUT6        |  2357|
|11    |MUXF7       |   936|
|12    |MUXF8       |   432|
|13    |RAM64M      |  1796|
|14    |RAM64X1D    |  1796|
|15    |FDCE        |   294|
|16    |FDPE        |     9|
|17    |IBUF        |     2|
|18    |IOBUF       |     3|
|19    |OBUF        |     6|
|20    |OBUFT       |    21|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1508.703 ; gain = 368.598
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 1508.703 ; gain = 220.348
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1508.703 ; gain = 368.598
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.107 . Memory (MB): peak = 1520.887 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4994 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'image_processing' is not ideal for floorplanning, since the cellview 'conv' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1526.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3595 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances
  RAM64M => RAM64M (RAMD64E(x4)): 1796 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 1796 instances

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1526.648 ; gain = 386.543
INFO: [Common 17-1381] The checkpoint 'D:/study/FPGA/study_project/image_processing/prj/image_processing/image_processing.runs/synth_1/image_processing.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file image_processing_utilization_synth.rpt -pb image_processing_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan  4 20:45:51 2024...
