11:42:17:490 -> ets Jul 29 2019 12:21:46
11:42:17:490 -> 
11:42:17:490 -> rst:0x10 (RTCWDT_RTC_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
11:42:17:496 -> configsip: 0, SPIWP:0xee
11:42:17:499 -> clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
11:42:17:504 -> mode:DIO, clock div:2
11:42:17:507 -> load:0x3fff0018,len:4
11:42:17:510 -> load:0x3fff001c,len:7960
11:42:17:514 -> load:0x40078000,len:17588
11:42:17:519 -> load:0xb8cc3afa,len:91847130
11:42:17:541 -> 1150 mmu set 00010000, pos 00010000
11:42:17:584 -> 1150 mmu set 00020000, pos 00020000
11:42:17:626 -> 1150 mmu set 00030000, pos 00030000
11:42:17:669 -> 1150 mmu set 00040000, pos 00040000
11:42:17:712 -> 1150 mmu set 00050000, pos 00050000
11:42:17:755 -> 1150 mmu set 00060000, pos 00060000
11:42:17:797 -> 1150 mmu set 00070000, pos 00070000
11:42:17:835 -> ets Jul 29 2019 12:21:46
11:42:17:835 -> 
11:42:17:835 -> rst:0x10 (RTCWDT_RTC_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
11:42:17:840 -> flash read err, 988
11:42:17:844 -> ets_main.c 384 
11:42:18:179 -> ets Jul 29 2019 12:21:46
11:42:18:179 -> 
11:42:18:179 -> rst:0x10 (RTCWDT_RTC_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
11:42:18:185 -> configsip: 0, SPIWP:0xee
11:42:18:187 -> clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
11:42:18:193 -> mode:DIO, clock div:2
11:42:18:196 -> load:0x3fff0018,len:4
11:42:18:199 -> load:0x3fff001c,len:7960
11:42:18:203 -> load:0x40078000,len:17588
11:42:18:206 -> load:0x5ddbb416,len:-1774982441
11:42:18:230 -> 1150 mmu set 00010000, pos 00010000
11:42:18:273 -> 1150 mmu set 00020000, pos 00020000
11:42:18:315 -> 1150 mmu set 00030000, pos 00030000
11:42:18:358 -> 1150 mmu set 00040000, pos 00040000
11:42:18:401 -> 1150 mmu set 00050000, pos 00050000
11:42:18:444 -> 1150 mmu set 00060000, pos 00060000
11:42:18:486 -> 1150 mmu set 00070000, pos 00070000
11:42:18:523 -> ets Jul 29 2019 12:21:46
11:42:18:523 -> 
11:42:18:523 -> rst:0x10 (RTCWDT_RTC_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
11:42:18:529 -> configsip: 0, SPIWP:0xee
11:42:18:532 -> clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
11:42:18:539 -> mode:DIO, clock div:2
11:42:18:540 -> load:0x3fff0018,len:4
11:42:18:543 -> load:0x3fff001c,len:7960
11:42:18:547 -> load:0x40078000,len:17588
11:42:18:551 -> load:0x05dce0a3,len:-1494611566
11:42:18:868 -> ets Jul 29 2019 12:21:46
11:42:18:868 -> 
11:42:18:868 -> rst:0x10 (RTCWDT_RTC_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
11:42:18:873 -> configsip: 0, SPIWP:0xee
11:42:18:876 -> clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
11:42:18:882 -> mode:DIO, clock div:2
11:42:18:885 -> load:0x275bb720,len:-467085868
11:42:18:914 -> 1150 mmu set 00010000, pos 00010000
11:42:18:952 -> 1150 mmu set 00020000, pos 00020000
11:42:18:991 -> 1150 mmu set 00030000, pos 00030000
11:42:19:029 -> 1150 mmu set 00040000, pos 00040000
11:42:19:068 -> 1150 mmu set 00050000, pos 00050000
11:42:19:107 -> 1150 mmu set 00060000, pos 00060000
11:42:19:145 -> 1150 mmu set 00070000, pos 00070000
11:42:19:184 -> 1150 mmu set 00080000, pos 00080000
11:42:19:212 -> ets Jul 29 2019 12:21:46
11:42:19:212 -> 
11:42:19:212 -> rst:0x10 (RTCWDT_RTC_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
11:42:19:218 -> configsip: 0, SPIWP:0xee
11:42:19:220 -> clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
11:42:19:229 -> mode:DIO, clock div:2
11:42:19:230 -> load:0x3fff0018,len:4
11:42:19:232 -> load:0x3fff001c,len:7960
11:42:19:236 -> load:0x40078000,len:17588
11:42:19:239 -> load:0x2dbc54ff,len:-1466943968
11:42:19:263 -> 1150 mmu set 00010000, pos 00010000
11:42:19:306 -> 1150 mmu set 00020000, pos 00020000
11:42:19:349 -> 1150 mmu set 00030000, pos 00030000
11:42:19:392 -> 1150 mmu set 00040000, pos 00040000
11:42:19:435 -> 1150 mmu set 00050000, pos 00050000
11:42:19:478 -> 1150 mmu set 00060000, pos 00060000
11:42:19:521 -> 1150 mmu set 00070000, pos 00070000
11:42:19:557 -> ets Jul 29 2019 12:21:46
11:42:19:557 -> 
11:42:19:557 -> rst:0x10 (RTCWDT_RTC_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
11:42:19:562 -> configsip: 0, SPIWP:0xee
11:42:19:565 -> clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
11:42:19:570 -> mode:DIO, clock div:2
11:42:19:573 -> load:0x3fff0018,len:4
11:42:19:576 -> load:0x3fff001c,len:7960
11:42:19:580 -> load:0x40078000,len:17588
11:42:19:585 -> load:0xb8cc3afa,len:91847130
11:42:19:608 -> 1150 mmu set 00010000, pos 00010000
11:42:19:650 -> 1150 mmu set 00020000, pos 00020000
11:42:19:700 -> 1150 mmu set 00030000, pos 00030000
11:42:19:736 -> 1150 mmu set 00040000, pos 00040000
11:42:19:778 -> 1150 mmu set 00050000, pos 00050000
11:42:19:821 -> 1150 mmu set 00060000, pos 00060000
11:42:19:864 -> 1150 mmu set 00070000, pos 00070000
11:42:19:901 -> ets Jul 29 2019 12:21:46
11:42:19:901 -> 
11:42:19:901 -> rst:0x10 (RTCWDT_RTC_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
11:42:19:907 -> configsip: 0, SPIWP:0xee
11:42:19:909 -> clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
11:42:19:915 -> mode:DIO, clock div:2
11:42:19:918 -> load:0x3fff0018,len:4
11:42:19:920 -> load:0x3fff001c,len:7960
11:42:19:923 -> load:0xee7ddca9,len:-701585321
11:42:19:952 -> 1150 mmu set 00010000, pos 00010000
11:42:19:995 -> 1150 mmu set 00020000, pos 00020000
11:42:20:038 -> 1150 mmu set 00030000, pos 00030000
11:42:20:081 -> 1150 mmu set 00040000, pos 00040000
11:42:20:124 -> 1150 mmu set 00050000, pos 00050000
11:42:20:167 -> 1150 mmu set 00060000, pos 00060000
11:42:20:221 -> 1150 mmu set 00070000, pos 00070000
11:42:20:245 -> ets Jul 29 2019 12:21:46
11:42:20:245 -> 
11:42:20:245 -> rst:0x10 (RTCWDT_RTC_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
11:42:20:251 -> configsip: 0, SPIWP:0xee
11:42:20:254 -> clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
11:42:20:259 -> mode:DIO, clock div:2
11:42:20:262 -> load:0x3fff0018,len:4
11:42:20:265 -> load:0x3fff001c,len:7960
11:42:20:269 -> load:0x40078000,len:17588
11:42:20:273 -> load:0xd1129fb3,len:-687223857
11:42:20:296 -> 1150 mmu set 00010000, pos 00010000
11:42:20:339 -> 1150 mmu set 00020000, pos 00020000
11:42:20:382 -> 1150 mmu set 00030000, pos 00030000
11:42:20:433 -> 1150 mmu set 00040000, pos 00040000
11:42:20:469 -> 1150 mmu set 00050000, pos 00050000
11:42:20:511 -> 1150 mmu set 00060000, pos 00060000
11:42:20:554 -> 1150 mmu set 00070000, pos 00070000
11:42:20:590 -> ets Jul 29 2019 12:21:46
11:42:20:590 -> 
11:42:20:590 -> rst:0x10 (RTCWDT_RTC_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
11:42:20:597 -> configsip: 0, SPIWP:0xee
11:42:20:598 -> clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
11:42:20:604 -> mode:DIO, clock div:2
11:42:20:606 -> load:0x3fff0018,len:4
11:42:20:609 -> load:0x3fff001c,len:7960
11:42:20:612 -> load:0x0c0408ce,len:-1075467089
11:42:20:934 -> ets Jul 29 2019 12:21:46
11:42:20:934 -> 
11:42:20:934 -> rst:0x10 (RTCWDT_RTC_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
11:42:20:940 -> configsip: 0, SPIWP:0xee
11:42:20:943 -> clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
11:42:20:948 -> mode:DIO, clock div:2
11:42:20:951 -> cmd len 1716016486
11:42:20:954 -> ets_main.c 384 
11:42:21:279 -> ets Jul 29 2019 12:21:46
11:42:21:279 -> 
11:42:21:279 -> rst:0x10 (RTCWDT_RTC_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
11:42:21:284 -> configsip: 0, SPIWP:0xee
11:42:21:287 -> clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
11:42:21:293 -> mode:DIO, clock div:2
11:42:21:295 -> load:0x3fff0018,len:4
11:42:21:298 -> load:0x3fff001c,len:7960
11:42:21:301 -> load:0x11f1aeec,len:-222732545
11:42:21:623 -> ets Jul 29 2019 12:21:46
11:42:21:623 -> 
11:42:21:623 -> rst:0x10 (RTCWDT_RTC_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
11:42:21:628 -> configsip: 0, SPIWP:0xee
11:42:21:631 -> clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
11:42:21:637 -> mode:DIO, clock div:2
11:42:21:640 -> load:0x3fff0018,len:4
11:42:21:642 -> load:0x3fff001c,len:7960
11:42:21:645 -> load:0x3d234c30,len:-1713843249
11:42:21:671 -> 1150 mmu set 00010000, pos 00010000
11:42:21:709 -> 1150 mmu set 00020000, pos 00020000
11:42:21:748 -> 1150 mmu set 00030000, pos 00030000
11:42:21:788 -> 1150 mmu set 00040000, pos 00040000
11:42:21:825 -> 1150 mmu set 00050000, pos 00050000
11:42:21:863 -> 1150 mmu set 00060000, pos 00060000
11:42:21:902 -> 1150 mmu set 00070000, pos 00070000
11:42:21:941 -> 1150 mmu set 00080000, pos 00080000
11:42:21:967 -> ets Jul 29 2019 12:21:46
11:42:21:967 -> 
11:42:21:967 -> rst:0x10 (RTCWDT_RTC_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
11:42:21:973 -> configsip: 0, SPIWP:0xee
11:42:21:976 -> clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
11:42:21:981 -> mode:DIO, clock div:2
11:42:21:984 -> load:0x3fff0018,len:4
11:42:21:987 -> load:0x3fff001c,len:7960
11:42:21:990 -> load:0x11f1aeec,len:-222732545
11:42:22:316 -> ets Jul 29 2019 12:21:46
11:42:22:316 -> 
11:42:22:316 -> rst:0x10 (RTCWDT_RTC_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
11:42:22:317 -> configsip: 0, SPIWP:0xee
11:42:22:320 -> clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
11:42:22:326 -> mode:DIO, clock div:2
11:42:22:328 -> load:0x3fff0018,len:4
11:42:22:331 -> load:0x3fff001c,len:7960
11:42:22:335 -> load:0x40078000,len:17588
11:42:22:339 -> load:0x05dce0a3,len:-1494611566
11:42:22:656 -> ets Jul 29 2019 12:21:46
11:42:22:656 -> 
11:42:22:656 -> rst:0x10 (RTCWDT_RTC_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
11:42:22:662 -> configsip: 0, SPIWP:0xee
11:42:22:664 -> clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
11:42:22:670 -> mode:DIO, clock div:2
11:42:22:673 -> load:0x3fff0018,len:4
11:42:22:676 -> load:0x3fff001c,len:7960
11:42:22:680 -> load:0x40078000,len:17588
11:42:22:685 -> load:0xf4c68c38,len:681534316
11:42:22:705 -> 1150 mmu set 00010000, pos 00010000
11:42:22:743 -> 1150 mmu set 00020000, pos 00020000
11:42:22:782 -> 1150 mmu set 00030000, pos 00030000
11:42:22:834 -> 1150 mmu set 00040000, pos 00040000
11:42:22:859 -> 1150 mmu set 00050000, pos 00050000
11:42:22:897 -> 1150 mmu set 00060000, pos 00060000
11:42:22:936 -> 1150 mmu set 00070000, pos 00070000
11:42:22:975 -> 1150 mmu set 00080000, pos 00080000
11:42:23:001 -> ets Jul 29 2019 12:21:46
11:42:23:001 -> 
11:42:23:001 -> rst:0x10 (RTCWDT_RTC_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
11:42:23:006 -> configsip: 0, SPIWP:0xee
11:42:23:009 -> clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
11:42:23:014 -> mode:DIO, clock div:2
11:42:23:017 -> load:0x3fff0018,len:4
11:42:23:020 -> load:0x3fff001c,len:7960
11:42:23:023 -> load:0x46f049ee,len:-1734047369
11:42:23:052 -> 1150 mmu set 00010000, pos 00010000
11:42:23:094 -> 1150 mmu set 00020000, pos 00020000
11:42:23:137 -> 1150 mmu set 00030000, pos 00030000
11:42:23:180 -> 1150 mmu set 00040000, pos 00040000
11:42:23:227 -> 1150 mmu set 00050000, pos 00050000
11:42:23:265 -> 1150 mmu set 00060000, pos 00060000
11:42:23:308 -> 1150 mmu set 00070000, pos 00070000
11:42:23:346 -> ets Jul 29 2019 12:21:46
11:42:23:346 -> 
11:42:23:346 -> rst:0x10 (RTCWDT_RTC_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
11:42:23:351 -> flash read err, 988
11:42:23:355 -> ets_main.c 384 
11:42:23:690 -> ets Jul 29 2019 12:21:46
11:42:23:690 -> 
11:42:23:690 -> rst:0x10 (RTCWDT_RTC_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
11:42:23:695 -> configsip: 0, SPIWP:0xee
11:42:23:698 -> clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
11:42:23:703 -> mode:DIO, clock div:2
11:42:23:706 -> load:0x3fff0018,len:4
11:42:23:709 -> load:0x3fff001c,len:7960
11:42:23:713 -> load:0x40078000,len:17588
11:42:23:718 -> load:0xb8cc3afa,len:91847130
11:42:23:740 -> 1150 mmu set 00010000, pos 00010000
11:42:23:783 -> 1150 mmu set 00020000, pos 00020000
11:42:23:827 -> 1150 mmu set 00030000, pos 00030000
11:42:23:871 -> 1150 mmu set 00040000, pos 00040000
11:42:23:911 -> 1150 mmu set 00050000, pos 00050000
11:42:23:954 -> 1150 mmu set 00060000, pos 00060000
11:42:23:997 -> 1150 mmu set 00070000, pos 00070000
11:42:24:034 -> ets Jul 29 2019 12:21:46
11:42:24:034 -> 
11:42:24:034 -> rst:0x10 (RTCWDT_RTC_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
11:42:24:040 -> configsip: 0, SPIWP:0xee
11:42:24:042 -> clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
11:42:24:048 -> mode:DIO, clock div:2
11:42:24:051 -> load:0x3fff0018,len:4
11:42:24:053 -> load:0x3fff001c,len:7960
11:42:24:056 -> load:0x11f1aeec,len:-222732545
11:42:24:390 -> ets Jul 29 2019 12:21:46
11:42:24:390 -> 
11:42:24:390 -> rst:0x10 (RTCWDT_RTC_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
11:42:24:390 -> configsip: 0, SPIWP:0xee
11:42:24:390 -> clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
11:42:24:392 -> mode:DIO, clock div:2
11:42:24:395 -> cmd len 1695525865
11:42:24:398 -> ets_main.c 384 
11:42:24:723 -> ets Jul 29 2019 12:21:46
11:42:24:723 -> 
11:42:24:723 -> rst:0x10 (RTCWDT_RTC_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
11:42:24:728 -> configsip: 0, SPIWP:0xee
11:42:24:731 -> clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
11:42:24:737 -> mode:DIO, clock div:2
11:42:24:740 -> load:0x3fff0018,len:4
11:42:24:742 -> load:0x3fff001c,len:7960
11:42:24:745 -> load:0x4cccee52,len:1886025559
11:42:24:774 -> 1150 mmu set 00010000, pos 00010000
11:42:24:816 -> 1150 mmu set 00020000, pos 00020000
11:42:24:859 -> 1150 mmu set 00030000, pos 00030000
11:42:24:909 -> 1150 mmu set 00040000, pos 00040000
11:42:24:945 -> 1150 mmu set 00050000, pos 00050000
11:42:24:988 -> 1150 mmu set 00060000, pos 00060000
11:42:25:030 -> 1150 mmu set 00070000, pos 00070000
11:42:25:067 -> ets Jul 29 2019 12:21:46
11:42:25:067 -> 
11:42:25:067 -> rst:0x10 (RTCWDT_RTC_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
11:42:25:073 -> configsip: 0, SPIWP:0xee
11:42:25:075 -> clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
11:42:25:081 -> mode:DIO, clock div:2
11:42:25:084 -> load:0x3fff0018,len:4
11:42:25:087 -> load:0x3fff001c,len:7960
11:42:25:089 -> load:0x4cccee52,len:1886025559
11:42:25:118 -> 1150 mmu set 00010000, pos 00010000
11:42:25:161 -> 1150 mmu set 00020000, pos 00020000
11:42:25:204 -> 1150 mmu set 00030000, pos 00030000
11:42:25:246 -> 1150 mmu set 00040000, pos 00040000
11:42:25:289 -> 1150 mmu set 00050000, pos 00050000
11:42:25:332 -> 1150 mmu set 00060000, pos 00060000
11:42:25:375 -> 1150 mmu set 00070000, pos 00070000
11:42:25:425 -> ets Jul 29 2019 12:21:46
11:42:25:425 -> 
11:42:25:425 -> rst:0x10 (RTCWDT_RTC_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
11:42:25:425 -> configsip: 0, SPIWP:0xee
11:42:25:425 -> clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
11:42:25:426 -> mode:DIO, clock div:2
11:42:25:428 -> load:0x3fff0018,len:4
11:42:25:431 -> load:0x3fff001c,len:7960
11:42:25:434 -> load:0x3d234c30,len:-1713843249
11:42:25:459 -> 1150 mmu set 00010000, pos 00010000
11:42:25:498 -> 1150 mmu set 00020000, pos 00020000
11:42:25:536 -> 1150 mmu set 00030000, pos 00030000
11:42:25:575 -> 1150 mmu set 00040000, pos 00040000
