
*** Running vivado
    with args -log Interface_Master_BD_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source Interface_Master_BD_wrapper.tcl -notrace

INFO: [Common 17-701] A license check has taken more than 10 seconds to complete. This may indicate that there is a performance issue with one or more license servers listed in XILINXD_LICENSE_FILE or LM_LICENSE_FILE, or that the license servers are just not responding at all. Try setting the FLEXLM_DIAGNOSTICS environment variable to 3 and running Vivado again to get more information.

****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source Interface_Master_BD_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/ip/Interface_Master_BD_processing_system7_0_0/Interface_Master_BD_processing_system7_0_0.xdc] for cell 'Interface_Master_BD_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 2.446140 which will be rounded to 2.446 to ensure it is an integer multiple of 1 picosecond [/home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/ip/Interface_Master_BD_processing_system7_0_0/Interface_Master_BD_processing_system7_0_0.xdc:21]
WARNING: [Vivado 12-2489] -input_jitter contains time 0.199980 which will be rounded to 0.200 to ensure it is an integer multiple of 1 picosecond [/home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/ip/Interface_Master_BD_processing_system7_0_0/Interface_Master_BD_processing_system7_0_0.xdc:24]
Finished Parsing XDC File [/home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/ip/Interface_Master_BD_processing_system7_0_0/Interface_Master_BD_processing_system7_0_0.xdc] for cell 'Interface_Master_BD_i/processing_system7_0/inst'
Parsing XDC File [/home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/ip/Interface_Master_BD_clk_wiz_0_0/Interface_Master_BD_clk_wiz_0_0_board.xdc] for cell 'Interface_Master_BD_i/clk_wiz_0/U0'
Finished Parsing XDC File [/home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/ip/Interface_Master_BD_clk_wiz_0_0/Interface_Master_BD_clk_wiz_0_0_board.xdc] for cell 'Interface_Master_BD_i/clk_wiz_0/U0'
Parsing XDC File [/home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/ip/Interface_Master_BD_clk_wiz_0_0/Interface_Master_BD_clk_wiz_0_0.xdc] for cell 'Interface_Master_BD_i/clk_wiz_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/ip/Interface_Master_BD_clk_wiz_0_0/Interface_Master_BD_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/ip/Interface_Master_BD_clk_wiz_0_0/Interface_Master_BD_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1542.551 ; gain = 453.500 ; free physical = 1762 ; free virtual = 13903
Finished Parsing XDC File [/home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/ip/Interface_Master_BD_clk_wiz_0_0/Interface_Master_BD_clk_wiz_0_0.xdc] for cell 'Interface_Master_BD_i/clk_wiz_0/U0'
Parsing XDC File [/home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/ip/Interface_Master_BD_rst_processing_system7_0_71M_0/Interface_Master_BD_rst_processing_system7_0_71M_0_board.xdc] for cell 'Interface_Master_BD_i/rst_processing_system7_0_71M'
Finished Parsing XDC File [/home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/ip/Interface_Master_BD_rst_processing_system7_0_71M_0/Interface_Master_BD_rst_processing_system7_0_71M_0_board.xdc] for cell 'Interface_Master_BD_i/rst_processing_system7_0_71M'
Parsing XDC File [/home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/ip/Interface_Master_BD_rst_processing_system7_0_71M_0/Interface_Master_BD_rst_processing_system7_0_71M_0.xdc] for cell 'Interface_Master_BD_i/rst_processing_system7_0_71M'
Finished Parsing XDC File [/home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/ip/Interface_Master_BD_rst_processing_system7_0_71M_0/Interface_Master_BD_rst_processing_system7_0_71M_0.xdc] for cell 'Interface_Master_BD_i/rst_processing_system7_0_71M'
Parsing XDC File [/home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/constrs_1/imports/65816_Interface_System/ZYBO_Master.xdc]
Finished Parsing XDC File [/home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/constrs_1/imports/65816_Interface_System/ZYBO_Master.xdc]
Parsing XDC File [/home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/ip/Interface_Master_BD_clk_wiz_0_0/Interface_Master_BD_clk_wiz_0_0_late.xdc] for cell 'Interface_Master_BD_i/clk_wiz_0/U0'
Finished Parsing XDC File [/home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/ip/Interface_Master_BD_clk_wiz_0_0/Interface_Master_BD_clk_wiz_0_0_late.xdc] for cell 'Interface_Master_BD_i/clk_wiz_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:57 . Memory (MB): peak = 1542.551 ; gain = 695.355 ; free physical = 1768 ; free virtual = 13903
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-86] Your Implementation license expires in 29 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1549.562 ; gain = 5.996 ; free physical = 1702 ; free virtual = 13874

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b28eb2bc

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1549.562 ; gain = 0.000 ; free physical = 1695 ; free virtual = 13874

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 171 cells.
Phase 2 Constant Propagation | Checksum: 1a0a1af5f

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.80 . Memory (MB): peak = 1549.562 ; gain = 0.000 ; free physical = 1684 ; free virtual = 13875

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1637 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 1346 unconnected cells.
Phase 3 Sweep | Checksum: 1a50e45fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1549.562 ; gain = 0.000 ; free physical = 1651 ; free virtual = 13865
Ending Logic Optimization Task | Checksum: 1a50e45fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1549.562 ; gain = 0.000 ; free physical = 1648 ; free virtual = 13863
Implement Debug Cores | Checksum: 12f75e933
Logic Optimization | Checksum: 12f75e933

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
Ending Power Optimization Task | Checksum: 1a50e45fa

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1549.562 ; gain = 0.000 ; free physical = 1648 ; free virtual = 13862
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:02 ; elapsed = 00:01:22 . Memory (MB): peak = 1549.562 ; gain = 7.012 ; free physical = 1648 ; free virtual = 13862
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1565.570 ; gain = 0.000 ; free physical = 1638 ; free virtual = 13861
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/steven/Desktop/65816_Interface_System/65816_Interface_System.runs/impl_2/Interface_Master_BD_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-86] Your Implementation license expires in 29 day(s)
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: a622ced0

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1565.586 ; gain = 0.000 ; free physical = 1509 ; free virtual = 13766

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1565.586 ; gain = 0.000 ; free physical = 1509 ; free virtual = 13766
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1565.586 ; gain = 0.000 ; free physical = 1509 ; free virtual = 13766

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 3f1c81b4

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1565.586 ; gain = 0.000 ; free physical = 1510 ; free virtual = 13767
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS18
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS18
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 3f1c81b4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1599.582 ; gain = 33.996 ; free physical = 1509 ; free virtual = 13766

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 3f1c81b4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1599.582 ; gain = 33.996 ; free physical = 1509 ; free virtual = 13766

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: d196f7d4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1599.582 ; gain = 33.996 ; free physical = 1509 ; free virtual = 13766
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16ac3b27a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1599.582 ; gain = 33.996 ; free physical = 1509 ; free virtual = 13767

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 1a362e28d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1599.582 ; gain = 33.996 ; free physical = 1507 ; free virtual = 13764
Phase 2.1.2.1 Place Init Design | Checksum: 171078dad

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1599.582 ; gain = 33.996 ; free physical = 1505 ; free virtual = 13762
Phase 2.1.2 Build Placer Netlist Model | Checksum: 171078dad

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1599.582 ; gain = 33.996 ; free physical = 1505 ; free virtual = 13762

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 171078dad

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1599.582 ; gain = 33.996 ; free physical = 1505 ; free virtual = 13762
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 171078dad

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1599.582 ; gain = 33.996 ; free physical = 1504 ; free virtual = 13762
Phase 2.1 Placer Initialization Core | Checksum: 171078dad

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1599.582 ; gain = 33.996 ; free physical = 1505 ; free virtual = 13762
Phase 2 Placer Initialization | Checksum: 171078dad

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1599.582 ; gain = 33.996 ; free physical = 1505 ; free virtual = 13762

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1af3c5bc9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1631.598 ; gain = 66.012 ; free physical = 1499 ; free virtual = 13757

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1af3c5bc9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1631.598 ; gain = 66.012 ; free physical = 1500 ; free virtual = 13757

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 203651dbb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1631.598 ; gain = 66.012 ; free physical = 1489 ; free virtual = 13747

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1d601e68d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1631.598 ; gain = 66.012 ; free physical = 1489 ; free virtual = 13747

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 1d601e68d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1631.598 ; gain = 66.012 ; free physical = 1489 ; free virtual = 13747

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 27b563cca

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1631.598 ; gain = 66.012 ; free physical = 1491 ; free virtual = 13748

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 2497c9df4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1631.598 ; gain = 66.012 ; free physical = 1490 ; free virtual = 13747

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 16a3bbd68

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1631.598 ; gain = 66.012 ; free physical = 1487 ; free virtual = 13745
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 16a3bbd68

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1631.598 ; gain = 66.012 ; free physical = 1487 ; free virtual = 13745

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 16a3bbd68

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1631.598 ; gain = 66.012 ; free physical = 1488 ; free virtual = 13745

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 16a3bbd68

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1631.598 ; gain = 66.012 ; free physical = 1488 ; free virtual = 13745
Phase 4.6 Small Shape Detail Placement | Checksum: 16a3bbd68

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1631.598 ; gain = 66.012 ; free physical = 1487 ; free virtual = 13744

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 16a3bbd68

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1631.598 ; gain = 66.012 ; free physical = 1487 ; free virtual = 13744
Phase 4 Detail Placement | Checksum: 16a3bbd68

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1631.598 ; gain = 66.012 ; free physical = 1487 ; free virtual = 13745

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: fa22efe2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1631.598 ; gain = 66.012 ; free physical = 1487 ; free virtual = 13745

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: fa22efe2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1631.598 ; gain = 66.012 ; free physical = 1487 ; free virtual = 13745

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.463. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: dc7ae54f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1631.598 ; gain = 66.012 ; free physical = 1487 ; free virtual = 13744
Phase 5.2.2 Post Placement Optimization | Checksum: dc7ae54f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1631.598 ; gain = 66.012 ; free physical = 1487 ; free virtual = 13744
Phase 5.2 Post Commit Optimization | Checksum: dc7ae54f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1631.598 ; gain = 66.012 ; free physical = 1487 ; free virtual = 13744

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: dc7ae54f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1631.598 ; gain = 66.012 ; free physical = 1487 ; free virtual = 13744

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: dc7ae54f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1631.598 ; gain = 66.012 ; free physical = 1487 ; free virtual = 13744

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: dc7ae54f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1631.598 ; gain = 66.012 ; free physical = 1487 ; free virtual = 13744
Phase 5.5 Placer Reporting | Checksum: dc7ae54f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1631.598 ; gain = 66.012 ; free physical = 1487 ; free virtual = 13744

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 15cf0b9f8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1631.598 ; gain = 66.012 ; free physical = 1487 ; free virtual = 13744
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 15cf0b9f8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1631.598 ; gain = 66.012 ; free physical = 1487 ; free virtual = 13744
Ending Placer Task | Checksum: e5bb08a9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1631.598 ; gain = 66.012 ; free physical = 1486 ; free virtual = 13744
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:01:27 . Memory (MB): peak = 1631.598 ; gain = 66.023 ; free physical = 1487 ; free virtual = 13744
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1631.598 ; gain = 0.000 ; free physical = 1483 ; free virtual = 13744
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1631.598 ; gain = 0.000 ; free physical = 1481 ; free virtual = 13739
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1631.598 ; gain = 0.000 ; free physical = 1480 ; free virtual = 13738
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1631.598 ; gain = 0.000 ; free physical = 1480 ; free virtual = 13738
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-86] Your Implementation license expires in 29 day(s)
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 4 threads
WARNING: [Drc 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard HSTL_I_18; FIXED_IO_mio[26] of IOStandard HSTL_I_18; FIXED_IO_mio[25] of IOStandard HSTL_I_18; FIXED_IO_mio[24] of IOStandard HSTL_I_18; FIXED_IO_mio[23] of IOStandard HSTL_I_18; FIXED_IO_mio[22] of IOStandard HSTL_I_18; FIXED_IO_mio[21] of IOStandard HSTL_I_18; FIXED_IO_mio[20] of IOStandard HSTL_I_18; FIXED_IO_mio[19] of IOStandard HSTL_I_18; FIXED_IO_mio[18] of IOStandard HSTL_I_18; FIXED_IO_mio[17] of IOStandard HSTL_I_18; FIXED_IO_mio[16] of IOStandard HSTL_I_18; FIXED_IO_mio[15] of IOStandard LVCMOS18; FIXED_IO_mio[14] of IOStandard LVCMOS18; FIXED_IO_mio[13] of IOStandard LVCMOS18; FIXED_IO_mio[12] of IOStandard LVCMOS18; FIXED_IO_mio[11] of IOStandard LVCMOS18; FIXED_IO_mio[10] of IOStandard LVCMOS18; FIXED_IO_mio[9] of IOStandard LVCMOS18; FIXED_IO_mio[8] of IOStandard LVCMOS18; FIXED_IO_mio[7] of IOStandard LVCMOS18; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS18;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14aa42dac

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1652.598 ; gain = 21.000 ; free physical = 1498 ; free virtual = 13764

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14aa42dac

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1657.598 ; gain = 26.000 ; free physical = 1497 ; free virtual = 13764

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 14aa42dac

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1671.598 ; gain = 40.000 ; free physical = 1482 ; free virtual = 13749
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 11e7a33d5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1682.598 ; gain = 51.000 ; free physical = 1468 ; free virtual = 13735
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.65   | TNS=0      | WHS=-0.141 | THS=-46.2  |

Phase 2 Router Initialization | Checksum: 19d4aee4b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1682.598 ; gain = 51.000 ; free physical = 1464 ; free virtual = 13732

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16ba035e7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1682.598 ; gain = 51.000 ; free physical = 1462 ; free virtual = 13730

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 312
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: edf4669e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1682.598 ; gain = 51.000 ; free physical = 1457 ; free virtual = 13727
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.86   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 132146c21

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1682.598 ; gain = 51.000 ; free physical = 1457 ; free virtual = 13727

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1b8edef4a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1682.598 ; gain = 51.000 ; free physical = 1457 ; free virtual = 13727
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.86   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1a5f02fa0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1682.598 ; gain = 51.000 ; free physical = 1457 ; free virtual = 13727
Phase 4 Rip-up And Reroute | Checksum: 1a5f02fa0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1682.598 ; gain = 51.000 ; free physical = 1457 ; free virtual = 13727

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 208a53fbd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1682.598 ; gain = 51.000 ; free physical = 1458 ; free virtual = 13726
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.87   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 208a53fbd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1682.598 ; gain = 51.000 ; free physical = 1459 ; free virtual = 13727

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 208a53fbd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1682.598 ; gain = 51.000 ; free physical = 1459 ; free virtual = 13727

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 24ebba939

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1682.598 ; gain = 51.000 ; free physical = 1457 ; free virtual = 13727
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.87   | TNS=0      | WHS=0.045  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 25a5d460f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1682.598 ; gain = 51.000 ; free physical = 1457 ; free virtual = 13727

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.878378 %
  Global Horizontal Routing Utilization  = 1.18267 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1c3575db9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1682.598 ; gain = 51.000 ; free physical = 1458 ; free virtual = 13727

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1c3575db9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1682.598 ; gain = 51.000 ; free physical = 1456 ; free virtual = 13725

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1d0a7cdc3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1682.598 ; gain = 51.000 ; free physical = 1453 ; free virtual = 13724

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.87   | TNS=0      | WHS=0.045  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1d0a7cdc3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1682.598 ; gain = 51.000 ; free physical = 1453 ; free virtual = 13724
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1682.598 ; gain = 51.000 ; free physical = 1443 ; free virtual = 13712
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:01:47 . Memory (MB): peak = 1682.598 ; gain = 51.000 ; free physical = 1443 ; free virtual = 13712
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1682.598 ; gain = 0.000 ; free physical = 1438 ; free virtual = 13712
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/steven/Desktop/65816_Interface_System/65816_Interface_System.runs/impl_2/Interface_Master_BD_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-86] Your Implementation license expires in 29 day(s)
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 4 threads
WARNING: [Drc 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Interface_Master_BD_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory for users of free Webpack licenses. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/steven/Desktop/65816_Interface_System/65816_Interface_System.runs/impl_2/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Mar 30 23:15:05 2016. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:01:45 . Memory (MB): peak = 1992.008 ; gain = 287.387 ; free physical = 1117 ; free virtual = 13391
WARNING: [Vivado_Tcl 4-319] File Interface_Master_BD_wrapper.mmi does not exist
bdTcl: /home/steven/Desktop/65816_Interface_System/65816_Interface_System.runs/impl_2/.Xil/Vivado-24249-Daedalus/HWH/Interface_Master_BD_bd.tcl
INFO: [Common 17-206] Exiting Vivado at Wed Mar 30 23:15:05 2016...
