# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do Typhoon_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:52 on Nov 22,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v 
# -- Compiling module SRAM_FIFO
# 
# Top level modules:
# 	SRAM_FIFO
# End time: 13:55:52 on Nov 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:52 on Nov 22,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v 
# -- Compiling module mem_clk
# 
# Top level modules:
# 	mem_clk
# End time: 13:55:52 on Nov 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:52 on Nov 22,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v 
# -- Compiling module mem_clk_altpll
# 
# Top level modules:
# 	mem_clk_altpll
# End time: 13:55:52 on Nov 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:52 on Nov 22,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 13:55:52 on Nov 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:52 on Nov 22,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv 
# -- Compiling module SRAM_controller
# 
# Top level modules:
# 	SRAM_controller
# End time: 13:55:52 on Nov 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:53 on Nov 22,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv 
# -- Compiling module Typhoon
# 
# Top level modules:
# 	Typhoon
# End time: 13:55:53 on Nov 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon {C:/Users/finnn/Documents/385/385_FPGA/Typhoon/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:53 on Nov 22,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/finnn/Documents/385/385_FPGA/Typhoon" C:/Users/finnn/Documents/385/385_FPGA/Typhoon/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 13:55:53 on Nov 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 13:55:54 on Nov 22,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.Typhoon
# Loading work.mem_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.VGA_controller
# Loading work.SRAM_controller
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading work.SRAM_FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(69): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(69): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(69): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[0]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(69): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(69): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(69): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[1]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(69): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(69): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(69): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[2]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(69): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(69): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(69): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[3]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(69): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(69): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(69): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[4]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(69): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(69): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(69): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[5]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(69): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(69): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(69): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[6]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(69): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(69): [PCDPC] - Port size (32) does not match connection size (16) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(69): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/DATA_FIFO_generate[7]/data_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(83): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(83): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(83): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(83): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(83): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[0]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(83): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(83): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(83): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(83): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(83): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[1]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(83): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(83): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(83): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(83): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(83): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[2]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(83): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(83): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(83): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(83): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(83): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[3]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(83): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(83): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(83): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(83): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(83): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[4]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(83): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(83): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(83): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(83): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(83): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[5]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(83): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(83): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(83): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(83): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(83): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[6]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(83): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(83): [PCDPC] - Port size (32) does not match connection size (40) for port 'data'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3015) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(83): [PCDPC] - Port size (32) does not match connection size (22) for port 'q'. The port definition is at: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(83): [TFMPC] - Missing connection for port 'rdempty'.
# ** Warning: (vsim-3722) C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv(83): [TFMPC] - Missing connection for port 'wrfull'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GPU/SRAM/ADDR_FIFO_generate[7]/addr_inputPort/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: finnn  Hostname: MIDWAY  ProcessID: 15600
#           Attempting to use alternate WLF file "./wlftfjnhhw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfjnhhw
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: testbench.GPU.myTest.altpll_component.cycloneiii_pll.pll3
# End time: 15:00:16 on Nov 23,2018, Elapsed time: 25:04:22
# Errors: 0, Warnings: 98
