{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_wrstart sdrc_core.v(407) " "Warning (10236): Verilog HDL Implicit Net warning at *: created implicit net for \"*\"" {  } { { "sdram/rtl/core/sdrc_core.v" "" { Text "D:/altera/cyclone1/MCY112/SdramVgaFb/sdram/rtl/core/sdrc_core.v" 407 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 1 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_xfr_ctl.v(200) " "Warning (10037): Verilog HDL or VHDL warning at *: conditional expression evaluates to a constant" {  } { { "sdram/rtl/core/sdrc_xfr_ctl.v" "" { Text "D:/altera/cyclone1/MCY112/SdramVgaFb/sdram/rtl/core/sdrc_xfr_ctl.v" 200 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 1 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 9 sdrc_req_gen.v(195) " "Warning (10230): Verilog HDL assignment warning at *: truncated value with size * to match size of target (*)" {  } { { "sdram/rtl/core/sdrc_req_gen.v" "" { Text "D:/altera/cyclone1/MCY112/SdramVgaFb/sdram/rtl/core/sdrc_req_gen.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 1 "" 0 -1}
