// Seed: 3207504517
module module_0 (
    input tri id_0,
    output wire id_1,
    output supply0 id_2,
    input wire id_3,
    output uwire id_4,
    input wor id_5,
    input supply1 id_6
);
  wire id_8, id_9;
endmodule
program module_1 #(
    parameter id_4 = 32'd82
) (
    output tri0  id_0,
    output wor   id_1,
    input  wand  id_2 [-1 'b0 : id_4],
    input  uwire id_3,
    output wire  _id_4,
    input  tri1  id_5
);
  logic [7:0] id_7[id_4 : 1], id_8;
  parameter id_9 = 1 & 1;
  assign id_0.id_2 = id_7;
  assign id_8 = id_8[-1];
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_5,
      id_3
  );
  assign modCall_1.id_2 = 0;
endprogram
