git clone --depth 1 --no-tags https://github.com/CyanoKobalamyne/msdsl-examples.git f:/verilog_sva_gh_scraper/data/full_repos/631086509
git clone --depth 1 --no-tags https://github.com/Yonell/AGH-Techniki-Cyfrowe-2023.git f:/verilog_sva_gh_scraper/data/full_repos/631328930
git clone --depth 1 --no-tags https://github.com/stavya3/cayde-2.git f:/verilog_sva_gh_scraper/data/full_repos/634137579
git clone --depth 1 --no-tags https://github.com/mvsharikrishna/System-Verilog-Basics.git f:/verilog_sva_gh_scraper/data/full_repos/657542738
git clone --depth 1 --no-tags https://github.com/LouisTheLuis/6.2050-FA2022.git f:/verilog_sva_gh_scraper/data/full_repos/653673962
git clone --depth 1 --no-tags https://github.com/Shivaprasadm02/uvm_extra.git f:/verilog_sva_gh_scraper/data/full_repos/632806257
git clone --depth 1 --no-tags https://github.com/dragos-pascu/ahb-arbiter.git f:/verilog_sva_gh_scraper/data/full_repos/640590452
git clone --depth 1 --no-tags https://github.com/jeygen/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/635585989
git clone --depth 1 --no-tags https://github.com/Xilinx/RecoNIC.git f:/verilog_sva_gh_scraper/data/full_repos/676557566
git clone --depth 1 --no-tags https://github.com/rprimas/ascon-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/684695406
git clone --depth 1 --no-tags https://github.com/LainChip/complex_loong_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/677025126
git clone --depth 1 --no-tags https://github.com/nathaliafab/Projeto_IH_RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/663167309
git clone --depth 1 --no-tags https://github.com/AliLRS/RISC-V_Microprogrammed.git f:/verilog_sva_gh_scraper/data/full_repos/658044322
git clone --depth 1 --no-tags https://github.com/Artityagi123456789/-100dasofSystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/683665368
git clone --depth 1 --no-tags https://github.com/pezy-computing/pztb-core.git f:/verilog_sva_gh_scraper/data/full_repos/672788828
git clone --depth 1 --no-tags https://github.com/LainChip/simple_loong_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/679555589
git clone --depth 1 --no-tags https://github.com/Ghonimo/Pre_Silicon-AHB-to_APB-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/674381490
git clone --depth 1 --no-tags https://github.com/microsoft/cheriot-safe.git f:/verilog_sva_gh_scraper/data/full_repos/663606079
git clone --depth 1 --no-tags https://github.com/asimkhan8107/UVM-30DAYS.git f:/verilog_sva_gh_scraper/data/full_repos/661973616
git clone --depth 1 --no-tags https://github.com/renfei147/nscscc2023.git f:/verilog_sva_gh_scraper/data/full_repos/666051607
git clone --depth 1 --no-tags https://github.com/hewertonfl/ARM-SingleCycle-Instructions-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/664297240
git clone --depth 1 --no-tags https://github.com/janomach/the-hardisc.git f:/verilog_sva_gh_scraper/data/full_repos/683374608
git clone --depth 1 --no-tags https://github.com/Youssefmdany/Design-and-UVM-TB-of-RISC-V-Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/682782103
git clone --depth 1 --no-tags https://github.com/asimkhan8107/SystemVerilog_30DAYS.git f:/verilog_sva_gh_scraper/data/full_repos/661945448
git clone --depth 1 --no-tags https://github.com/hamza-akhtar-dev/pak-rv-core.git f:/verilog_sva_gh_scraper/data/full_repos/676633234
git clone --depth 1 --no-tags https://github.com/tom-urkin/AMBA.git f:/verilog_sva_gh_scraper/data/full_repos/668616639
git clone --depth 1 --no-tags https://github.com/scalable-arch/AIDCLite.git f:/verilog_sva_gh_scraper/data/full_repos/662382178
git clone --depth 1 --no-tags https://github.com/jpdoane/nesfpga.git f:/verilog_sva_gh_scraper/data/full_repos/679051393
git clone --depth 1 --no-tags https://github.com/PRADEEPCHANGAL/APB-Protocol-Verification-using-UVM.git f:/verilog_sva_gh_scraper/data/full_repos/673882913
git clone --depth 1 --no-tags https://github.com/jpdoane/2c02.git f:/verilog_sva_gh_scraper/data/full_repos/662342615
git clone --depth 1 --no-tags https://github.com/ghz-ws/fpga_sv.git f:/verilog_sva_gh_scraper/data/full_repos/667194347
git clone --depth 1 --no-tags https://github.com/mfkiwl/Open-HiPU200.git f:/verilog_sva_gh_scraper/data/full_repos/679803202
git clone --depth 1 --no-tags https://github.com/planvtech/ace.git f:/verilog_sva_gh_scraper/data/full_repos/659731865
git clone --depth 1 --no-tags https://github.com/oscc-ip/vga.git f:/verilog_sva_gh_scraper/data/full_repos/675905891
git clone --depth 1 --no-tags https://github.com/Youssefmdany/Design-and-UVM-Verification-of-an-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/663223071
git clone --depth 1 --no-tags https://github.com/thesourcerer8/nand_controller.git f:/verilog_sva_gh_scraper/data/full_repos/673461788
git clone --depth 1 --no-tags https://github.com/shapoco/accelbrot.git f:/verilog_sva_gh_scraper/data/full_repos/670125792
git clone --depth 1 --no-tags https://github.com/kalai-rajan/Design-Verification-APB-RAM.git f:/verilog_sva_gh_scraper/data/full_repos/678706779
git clone --depth 1 --no-tags https://github.com/Kholoud-Ebrahim/Synchronous_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/678187113
git clone --depth 1 --no-tags https://github.com/taichi-ishitani/rice.git f:/verilog_sva_gh_scraper/data/full_repos/661703799
git clone --depth 1 --no-tags https://github.com/Karthikeyan564/uEyeriss.git f:/verilog_sva_gh_scraper/data/full_repos/675474781
git clone --depth 1 --no-tags https://github.com/MuhammadAmmarMalik/CSR-Implemented_5StagPipelinedProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/678866953
git clone --depth 1 --no-tags https://github.com/pulp-platform/axi_rt.git f:/verilog_sva_gh_scraper/data/full_repos/663493155
git clone --depth 1 --no-tags https://github.com/uiuc-sigarch/sigarch-rtl-project-template.git f:/verilog_sva_gh_scraper/data/full_repos/669403106
git clone --depth 1 --no-tags https://github.com/MayaLasheen/SVA-ALU-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/680907707
git clone --depth 1 --no-tags https://github.com/pulp-platform/neureka.git f:/verilog_sva_gh_scraper/data/full_repos/677402368
git clone --depth 1 --no-tags https://github.com/meeeeet/UART-DesignAndVerification.git f:/verilog_sva_gh_scraper/data/full_repos/665615886
git clone --depth 1 --no-tags https://github.com/mahdimoeini8102/DigitalSystems_IEEE754-2019.git f:/verilog_sva_gh_scraper/data/full_repos/678914642
git clone --depth 1 --no-tags https://github.com/DhalavaiN/slow-and-fast-division-algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/659796488
git clone --depth 1 --no-tags https://github.com/UCLA-SEAL/HFuzz.git f:/verilog_sva_gh_scraper/data/full_repos/683115090
git clone --depth 1 --no-tags https://github.com/zouaghista/Asynchronous_Fifo_Testbench.git f:/verilog_sva_gh_scraper/data/full_repos/672296469
git clone --depth 1 --no-tags https://github.com/snevindsouza/8-Bit-Even-up-Counter-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/676100787
git clone --depth 1 --no-tags https://github.com/Youssefmdany/Design-and-UVM-Verification-of-The-SPI-Master_Controller-.git f:/verilog_sva_gh_scraper/data/full_repos/675155117
git clone --depth 1 --no-tags https://github.com/ateeb02/RISC-V-C-Extension-Module.git f:/verilog_sva_gh_scraper/data/full_repos/661849579
git clone --depth 1 --no-tags https://github.com/Daniyal-Tahsildar/FIFO_TB_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/677753113
git clone --depth 1 --no-tags https://github.com/AhmedOsama2000/AES_128.git f:/verilog_sva_gh_scraper/data/full_repos/685158914
git clone --depth 1 --no-tags https://github.com/jaketobrien/Sigma-Delta-Modulator.git f:/verilog_sva_gh_scraper/data/full_repos/673131615
git clone --depth 1 --no-tags https://github.com/sivaram-07/Async-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/684657231
git clone --depth 1 --no-tags https://github.com/Swapnil-Jain1121/System_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/679706191
git clone --depth 1 --no-tags https://github.com/VLSIProjects/Async_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/665572627
git clone --depth 1 --no-tags https://github.com/yanateja/axis_maxpool.git f:/verilog_sva_gh_scraper/data/full_repos/662115302
git clone --depth 1 --no-tags https://github.com/oga-engineering/codma_uvm.git f:/verilog_sva_gh_scraper/data/full_repos/678393078
git clone --depth 1 --no-tags https://github.com/gouthampalem2/32-bit-Single-Precision-Floating-Point-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/664347386
git clone --depth 1 --no-tags https://github.com/richardyilin/Superscalar-Processor-with-Tomasulo-Algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/660452151
git clone --depth 1 --no-tags https://github.com/yurinvv/cross_bar.git f:/verilog_sva_gh_scraper/data/full_repos/671954000
git clone --depth 1 --no-tags https://github.com/MuhammadAmmarMalik/RV32I-5-Stage-Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/675324815
git clone --depth 1 --no-tags https://github.com/victor-welter/EC6-PVLSI-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/678596900
git clone --depth 1 --no-tags https://github.com/kalai-rajan/Design-and-Verification-of-UART-Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/658069654
git clone --depth 1 --no-tags https://github.com/vyom-elan/UVM.git f:/verilog_sva_gh_scraper/data/full_repos/662184383
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Edge-Detector-using-SV-Day-077-.git f:/verilog_sva_gh_scraper/data/full_repos/658440499
git clone --depth 1 --no-tags https://github.com/subhamball/Verilog_systemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/680245451
git clone --depth 1 --no-tags https://github.com/OpenXiangShan/Penglai-SagittaVerificationPlatform.git f:/verilog_sva_gh_scraper/data/full_repos/679592906
git clone --depth 1 --no-tags https://github.com/2Martina/AES-128.git f:/verilog_sva_gh_scraper/data/full_repos/680577429
git clone --depth 1 --no-tags https://github.com/cuixuyang615/RNN_HW.git f:/verilog_sva_gh_scraper/data/full_repos/661808738
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Up-Counter-using-SV-Day-080-.git f:/verilog_sva_gh_scraper/data/full_repos/659864377
git clone --depth 1 --no-tags https://github.com/HusniMahdi/APB2SPI.git f:/verilog_sva_gh_scraper/data/full_repos/661844859
git clone --depth 1 --no-tags https://github.com/ayush-agarwal-0502/Scan-Chain-DFT-System-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/664276317
git clone --depth 1 --no-tags https://github.com/MuhammadHammad001/UART-Transmitter-using-SV.git f:/verilog_sva_gh_scraper/data/full_repos/684020661
git clone --depth 1 --no-tags https://github.com/KeenanRileyFaulkner/bfasster.git f:/verilog_sva_gh_scraper/data/full_repos/670736117
git clone --depth 1 --no-tags https://github.com/look4raghav/DPI-SV.git f:/verilog_sva_gh_scraper/data/full_repos/658065283
git clone --depth 1 --no-tags https://github.com/Mayank27Vaghela/APB-Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/675570644
git clone --depth 1 --no-tags https://github.com/MuhammadAmmarMalik/sequence-detector-11.git f:/verilog_sva_gh_scraper/data/full_repos/675348064
git clone --depth 1 --no-tags https://github.com/MuhammadAmmarMalik/RV32I-Pipeline-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/675331114
git clone --depth 1 --no-tags https://github.com/tvsVLSI/MOD_12_COUNTER_SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/681032314
git clone --depth 1 --no-tags https://github.com/ayush-agarwal-0502/CDC-Synchronizer-System-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/658402230
git clone --depth 1 --no-tags https://github.com/MihaiRazvanIonut/BinaryCalculator_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/662276509
git clone --depth 1 --no-tags https://github.com/ayush-agarwal-0502/Duplex-UART-System-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/664269813
git clone --depth 1 --no-tags https://github.com/Youssefmdany/Design-and-UVM-Verification-of-The-I2C-Master_Controller.git f:/verilog_sva_gh_scraper/data/full_repos/668050432
git clone --depth 1 --no-tags https://github.com/axyrai/singlePortRAM.git f:/verilog_sva_gh_scraper/data/full_repos/672848681
git clone --depth 1 --no-tags https://github.com/ZixiBenZhang/ml4dv.git f:/verilog_sva_gh_scraper/data/full_repos/673359219
git clone --depth 1 --no-tags https://github.com/varunram2001/VerliogCodes.git f:/verilog_sva_gh_scraper/data/full_repos/672150074
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Binary-to-Gray-using-SV-Day-079-.git f:/verilog_sva_gh_scraper/data/full_repos/659371061
git clone --depth 1 --no-tags https://github.com/FAMAF-resources/3ro_2C-Arquitectura_de_Computadoras-FAMAF.git f:/verilog_sva_gh_scraper/data/full_repos/667225482
git clone --depth 1 --no-tags https://github.com/scalable-arch/100kSV.git f:/verilog_sva_gh_scraper/data/full_repos/682577799
git clone --depth 1 --no-tags https://github.com/aaronghosh/Hamming-Code-in-System-Verilog-for-Error-Detection-and-Correction.git f:/verilog_sva_gh_scraper/data/full_repos/677794779
git clone --depth 1 --no-tags https://github.com/kirollos9/mux_uvm.git f:/verilog_sva_gh_scraper/data/full_repos/678817570
git clone --depth 1 --no-tags https://github.com/alex-maiorov/Riscv-core-with-verification.git f:/verilog_sva_gh_scraper/data/full_repos/664908300
git clone --depth 1 --no-tags https://github.com/kalai-rajan/-Design-and-Verification-of-SPI-Serial-Peripheral-Interface-Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/668533221
git clone --depth 1 --no-tags https://github.com/humna2531/basic_verilog_codes.git f:/verilog_sva_gh_scraper/data/full_repos/677126181
git clone --depth 1 --no-tags https://github.com/mjcarranza/mcarranza-digital-design-lab-2023.git f:/verilog_sva_gh_scraper/data/full_repos/681414677
