0.7
2020.2
Apr 18 2022
16:05:34
D:/fpga/kitap1b/16_SR_latch/16_SR_latch.sim/sim_1/impl/timing/xsim/SR_latch_sim_time_impl.v,1740234016,verilog,,,,SR_latch;glbl,,,,,,,,
D:/fpga/kitap1b/16_SR_latch/16_SR_latch.srcs/sim_1/new/SR_latch_sim.vhd,1740233886,vhdl,,,,sr_latch_sim,,,,,,,,
