
*** Running vivado
    with args -log inst_rom.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source inst_rom.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source inst_rom.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 319.441 ; gain = 82.789
INFO: [Synth 8-638] synthesizing module 'inst_rom' [d:/My Projects/VerilogProj_2013631/project_8/project_8.srcs/sources_1/ip/inst_rom/synth/inst_rom.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'inst_rom' (9#1) [d:/My Projects/VerilogProj_2013631/project_8/project_8.srcs/sources_1/ip/inst_rom/synth/inst_rom.vhd:67]
Finished RTL Elaboration : Time (s): cpu = 00:01:37 ; elapsed = 00:01:39 . Memory (MB): peak = 525.258 ; gain = 288.605
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:37 ; elapsed = 00:01:40 . Memory (MB): peak = 525.258 ; gain = 288.605
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 628.254 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:02:02 ; elapsed = 00:02:05 . Memory (MB): peak = 628.254 ; gain = 391.602
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:02 ; elapsed = 00:02:05 . Memory (MB): peak = 628.254 ; gain = 391.602
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:02 ; elapsed = 00:02:05 . Memory (MB): peak = 628.254 ; gain = 391.602
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:02 ; elapsed = 00:02:06 . Memory (MB): peak = 628.254 ; gain = 391.602
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:03 ; elapsed = 00:02:06 . Memory (MB): peak = 628.254 ; gain = 391.602
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:24 ; elapsed = 00:02:29 . Memory (MB): peak = 648.777 ; gain = 412.125
Finished Timing Optimization : Time (s): cpu = 00:02:24 ; elapsed = 00:02:29 . Memory (MB): peak = 649.781 ; gain = 413.129
Finished Technology Mapping : Time (s): cpu = 00:02:24 ; elapsed = 00:02:29 . Memory (MB): peak = 658.922 ; gain = 422.270
Finished IO Insertion : Time (s): cpu = 00:02:25 ; elapsed = 00:02:30 . Memory (MB): peak = 658.922 ; gain = 422.270
Finished Renaming Generated Instances : Time (s): cpu = 00:02:25 ; elapsed = 00:02:30 . Memory (MB): peak = 658.922 ; gain = 422.270
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:25 ; elapsed = 00:02:30 . Memory (MB): peak = 658.922 ; gain = 422.270
Finished Renaming Generated Ports : Time (s): cpu = 00:02:25 ; elapsed = 00:02:30 . Memory (MB): peak = 658.922 ; gain = 422.270
Finished Handling Custom Attributes : Time (s): cpu = 00:02:25 ; elapsed = 00:02:30 . Memory (MB): peak = 658.922 ; gain = 422.270
Finished Renaming Generated Nets : Time (s): cpu = 00:02:25 ; elapsed = 00:02:30 . Memory (MB): peak = 658.922 ; gain = 422.270

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:25 ; elapsed = 00:02:30 . Memory (MB): peak = 658.922 ; gain = 422.270
synth_design: Time (s): cpu = 00:02:29 ; elapsed = 00:02:33 . Memory (MB): peak = 677.148 ; gain = 440.496
