{"primaryContentSections":[{"declarations":[{"platforms":["Linux"],"tokens":[{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"includes"},{"kind":"text","text":": ["},{"text":"Include","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing7IncludeO"},{"text":"] { ","kind":"text"},{"text":"get","kind":"keyword"},{"text":" }","kind":"text"}],"languages":["swift"]}],"kind":"declarations"}],"metadata":{"required":true,"roleHeading":"Instance Property","symbolKind":"property","role":"symbol","modules":[{"name":"VHDLMachines"}],"title":"includes","externalID":"s:12VHDLMachines24MachineVHDLRepresentableP8includesSay11VHDLParsing7IncludeOGvp","fragments":[{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"includes"},{"kind":"text","text":": ["},{"preciseIdentifier":"s:11VHDLParsing7IncludeO","kind":"typeIdentifier","text":"Include"},{"kind":"text","text":"]"}]},"identifier":{"url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineVHDLRepresentable\/includes","interfaceLanguage":"swift"},"kind":"symbol","sections":[],"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineVHDLRepresentable"]]},"abstract":[{"text":"The includes required by the ","type":"text"},{"isActive":true,"type":"reference","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine"},{"text":".","type":"text"}],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlmachines\/machinevhdlrepresentable\/includes"]}],"schemaVersion":{"major":0,"minor":3,"patch":0},"references":{"doc://VHDLMachines/documentation/VHDLMachines/MachineVHDLRepresentable":{"navigatorTitle":[{"kind":"identifier","text":"MachineVHDLRepresentable"}],"type":"topic","abstract":[{"type":"text","text":"Provide abstract "},{"type":"codeVoice","code":"VHDL"},{"text":" representation of a ","type":"text"},{"type":"reference","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","isActive":true},{"text":".","type":"text"}],"fragments":[{"kind":"keyword","text":"protocol"},{"kind":"text","text":" "},{"kind":"identifier","text":"MachineVHDLRepresentable"}],"url":"\/documentation\/vhdlmachines\/machinevhdlrepresentable","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineVHDLRepresentable","title":"MachineVHDLRepresentable","kind":"symbol","role":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines/MachineVHDLRepresentable/includes":{"fragments":[{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"includes"},{"kind":"text","text":": ["},{"preciseIdentifier":"s:11VHDLParsing7IncludeO","kind":"typeIdentifier","text":"Include"},{"kind":"text","text":"]"}],"title":"includes","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineVHDLRepresentable\/includes","required":true,"url":"\/documentation\/vhdlmachines\/machinevhdlrepresentable\/includes","kind":"symbol","abstract":[{"type":"text","text":"The includes required by the "},{"isActive":true,"type":"reference","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine"},{"type":"text","text":"."}]},"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines/Machine":{"navigatorTitle":[{"kind":"identifier","text":"Machine"}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"Machine"}],"title":"Machine","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","url":"\/documentation\/vhdlmachines\/machine","kind":"symbol","abstract":[{"type":"text","text":"The VHDL implementation of an LLFSM."}]}}}