.\" Man page generated from reStructuredText.
.
.TH "USERCLK" "8" "Nov 22, 2023" "2.10.0" "OPAE"
.SH NAME
userclk \- Set AFU high and low clock frequency
.
.nr rst2man-indent-level 0
.
.de1 rstReportMargin
\\$1 \\n[an-margin]
level \\n[rst2man-indent-level]
level margin: \\n[rst2man-indent\\n[rst2man-indent-level]]
-
\\n[rst2man-indent0]
\\n[rst2man-indent1]
\\n[rst2man-indent2]
..
.de1 INDENT
.\" .rstReportMargin pre:
. RS \\$1
. nr rst2man-indent\\n[rst2man-indent-level] \\n[an-margin]
. nr rst2man-indent-level +1
.\" .rstReportMargin post:
..
.de UNINDENT
. RE
.\" indent \\n[an-margin]
.\" old: \\n[rst2man-indent\\n[rst2man-indent-level]]
.nr rst2man-indent-level -1
.\" new: \\n[rst2man-indent\\n[rst2man-indent-level]]
.in \\n[rst2man-indent\\n[rst2man-indent-level]]u
..
.SH SYNOPSIS
.sp
\fBuserclk [\-hv] [\-S <segment>] [\-B <bus>] [\-D <device>] [\-F <function>] [PCI_ADDR] [\-H <User clock high frequency>] \-L <User clock low frequency>]\fP
.SH DESCRIPTION
.sp
userclk sets the frequency range for an AFU.
.SH EXAMPLES
.sp
\fB\&./userclk \-B 0x5e \-H 400 \-L 200\fP
.sp
Sets AFU frequency.
.SH OPTIONS
.sp
\fB\-v,\-\-version\fP
.sp
Prints version information and exits.
.sp
\fB\-S,\-\-segment\fP
.sp
FPGA segment number.
.sp
\fB\-B,\-\-bus\fP
.sp
FPGA Bus number.
.sp
\fB\-D,\-\-device\fP
.sp
FPGA Device number.
.sp
\fB\-F,\-\-function\fP
.sp
FPGA function number.
.sp
\fB\-H,\-\-freq\-high \fP
.sp
User clock high frequency.
.sp
\fB\-L,\-\-freq\-low \fP
.sp
User clock low frequency.
.sp
| Date | Intel Acceleration Stack Version | Changes Made |
|:——|—————————\-|:————–|
|2018.05.21| DCP 1.1 Beta (works with Quartus Prime Pro 17.1.1) |  Fixed typos. |
.SH AUTHOR
Intel DCG FPT SW
.SH COPYRIGHT
2017 Intel Corporation
.\" Generated by docutils manpage writer.
.
