============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Apr 06 2022  10:34:21 pm
  Module:                 fifo
  Technology library:     uk65lscllmvbbr_100c25_tc 
  Operating conditions:   uk65lscllmvbbr_100c25_tc (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================

path   1:

          Pin                Type      Fanout Load Slew Delay Arrival   
                                              (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------
(clock rclk)               launch                                   0 R 
                           latency                       +100     100 R 
rptr_empty_rempty_reg/CK                            400           100 R 
rptr_empty_rempty_reg/Q    DFQSM2RA         2  0.9   19  +281     381 F 
g4982__7482/NA                                             +0     381   
g4982__7482/Z              ND2B1M2R         3  2.8   54   +81     462 F 
g4969__6783/NA                                             +0     462   
g4969__6783/Z              ND2B1M2R         5  6.0   91  +118     581 F 
g4902__5115/B                                              +0     581   
g4902__5115/Z              NR2M2R           2  3.0   94   +91     671 R 
g4871__4733/S                                              +0     671   
g4871__4733/Z              MXB2M1RA         5  5.4  182  +142     814 R 
g4762__8246/B1                                             +0     814   
g4762__8246/Z              MAOI22M2RA       3  3.2  110  +165     979 R 
g4654__8428/B1                                             +0     979   
g4654__8428/Z              MAOI22M2RA       1  1.2   63  +123    1102 R 
g4651__5107/C                                              +0    1102   
g4651__5107/Z              OAI221M2R        1  1.2   69   +67    1170 F 
g4649__2398/D                                              +0    1170   
g4649__2398/Z              NR4B1M1R         1  1.3  119   +89    1258 R 
rptr_empty_rempty_reg/D    DFQSM2RA                        +0    1258   
rptr_empty_rempty_reg/CK   setup                    400    -3    1256 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock rclk)               capture                              33330 R 
                           latency                       +100   33430 R 
------------------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :   32174ps 
Start-point  : rptr_empty_rempty_reg/CK
End-point    : rptr_empty_rempty_reg/D

path   2:

          Pin                  Type       Fanout Load Slew Delay Arrival   
                                                 (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------
(clock rclk)                launch                                     0 R 
                            latency                         +100     100 R 
rptr_empty_rbin_reg[1]/CK                              400           100 R 
rptr_empty_rbin_reg[1]/Q    DFRM2RA            5  6.1   52  +304     404 F 
g4985__5115/B                                                 +0     404   
g4985__5115/Z               CKND2M2R           5  6.9   89   +74     478 R 
g4967__1617/B                                                 +0     478   
g4967__1617/Z               NR2B1M2R           8  8.1   66   +69     547 F 
g4929__5526/A2                                                +0     547   
g4929__5526/Z               AO22M1RA           1  1.2   43  +157     704 F 
g4897__9945/C                                                 +0     704   
g4897__9945/Z               AOI221M2R          1  1.3  114   +85     789 R 
g4864__8428/A                                                 +0     789   
g4864__8428/Z               ND4M2R             1  1.0   86   +80     869 F 
g4804__9315/B                                                 +0     869   
g4804__9315/Z               AO211M1RA          1  1.0   44  +171    1040 F 
g4728__5122/C                                                 +0    1040   
g4728__5122/Z               AO221M1RA          1  0.2   40  +186    1226 F 
rdata[0]                    interconnect                40    +0    1226 F 
                            out port                          +0    1226 F 
(fifo.sdc_line_87)          ext delay                         +0    1226 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock rclk)                capture                                33330 R 
                            latency                         +100   33430 R 
---------------------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :   32204ps 
Start-point  : rptr_empty_rbin_reg[1]/CK
End-point    : rdata[0]

path   3:

          Pin                  Type       Fanout Load Slew Delay Arrival   
                                                 (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------
(clock rclk)                launch                                     0 R 
                            latency                         +100     100 R 
rptr_empty_rbin_reg[1]/CK                              400           100 R 
rptr_empty_rbin_reg[1]/Q    DFRM2RA            5  6.1   52  +304     404 F 
g4985__5115/B                                                 +0     404   
g4985__5115/Z               CKND2M2R           5  6.9   89   +74     478 R 
g4967__1617/B                                                 +0     478   
g4967__1617/Z               NR2B1M2R           8  8.1   66   +69     547 F 
g4931__3680/A2                                                +0     547   
g4931__3680/Z               AO22M1RA           1  1.2   43  +157     704 F 
g4898__6417/C                                                 +0     704   
g4898__6417/Z               AOI221M2R          1  1.3  114   +85     789 R 
g4866__6783/A                                                 +0     789   
g4866__6783/Z               ND4M2R             1  1.0   86   +80     869 F 
g4802__5477/B                                                 +0     869   
g4802__5477/Z               AO211M1RA          1  1.0   44  +171    1040 F 
g4734__8246/C                                                 +0    1040   
g4734__8246/Z               AO221M1RA          1  0.2   40  +186    1226 F 
rdata[5]                    interconnect                40    +0    1226 F 
                            out port                          +0    1226 F 
(fifo.sdc_line_92)          ext delay                         +0    1226 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock rclk)                capture                                33330 R 
                            latency                         +100   33430 R 
---------------------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :   32204ps 
Start-point  : rptr_empty_rbin_reg[1]/CK
End-point    : rdata[5]

path   4:

          Pin                  Type       Fanout Load Slew Delay Arrival   
                                                 (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------
(clock rclk)                launch                                     0 R 
                            latency                         +100     100 R 
rptr_empty_rbin_reg[0]/CK                              400           100 R 
rptr_empty_rbin_reg[0]/Q    DFRM2RA            6  7.2   58  +308     408 F 
g4988__5122/B                                                 +0     408   
g4988__5122/Z               CKND2M2R           4  5.3   73   +68     476 R 
g4973__1666/B                                                 +0     476   
g4973__1666/Z               NR2B1M2R           8  9.2   71   +67     543 F 
g4922__6417/A2                                                +0     543   
g4922__6417/Z               AO22M1RA           1  1.2   43  +159     702 F 
g4896__1666/C                                                 +0     702   
g4896__1666/Z               AOI221M2R          1  1.3  114   +85     787 R 
g4868__1617/A                                                 +0     787   
g4868__1617/Z               ND4M2R             1  1.0   86   +80     867 F 
g4798__2346/B                                                 +0     867   
g4798__2346/Z               AO211M1RA          1  1.0   44  +171    1038 F 
g4732__7482/C                                                 +0    1038   
g4732__7482/Z               AO221M1RA          1  0.2   40  +186    1224 F 
rdata[6]                    interconnect                40    +0    1224 F 
                            out port                          +0    1224 F 
(fifo.sdc_line_93)          ext delay                         +0    1224 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock rclk)                capture                                33330 R 
                            latency                         +100   33430 R 
---------------------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :   32206ps 
Start-point  : rptr_empty_rbin_reg[0]/CK
End-point    : rdata[6]

path   5:

          Pin                  Type       Fanout Load Slew Delay Arrival   
                                                 (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------
(clock rclk)                launch                                     0 R 
                            latency                         +100     100 R 
rptr_empty_rbin_reg[0]/CK                              400           100 R 
rptr_empty_rbin_reg[0]/Q    DFRM2RA            6  7.2   89  +300     400 R 
g4983__4733/B                                                 +0     400   
g4983__4733/Z               NR2M2R             4  3.2   43   +49     449 F 
g4964__9315/NA                                                +0     449   
g4964__9315/Z               NR2B1M2R           8  7.4   62   +96     544 F 
g4938__8428/A2                                                +0     544   
g4938__8428/Z               AO22M1RA           1  1.2   43  +155     700 F 
g4893__7410/C                                                 +0     700   
g4893__7410/Z               AOI221M2R          1  1.3  114   +85     785 R 
g4861__5107/A                                                 +0     785   
g4861__5107/Z               ND4M2R             1  1.0   86   +80     864 F 
g4801__6417/B                                                 +0     864   
g4801__6417/Z               AO211M1RA          1  1.0   44  +171    1036 F 
g4730__5115/C                                                 +0    1036   
g4730__5115/Z               AO221M1RA          1  0.2   40  +186    1221 F 
rdata[1]                    interconnect                40    +0    1221 F 
                            out port                          +0    1221 F 
(fifo.sdc_line_88)          ext delay                         +0    1222 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock rclk)                capture                                33330 R 
                            latency                         +100   33430 R 
---------------------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :   32208ps 
Start-point  : rptr_empty_rbin_reg[0]/CK
End-point    : rdata[1]

path   6:

          Pin                  Type       Fanout Load Slew Delay Arrival   
                                                 (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------
(clock rclk)                launch                                     0 R 
                            latency                         +100     100 R 
rptr_empty_rbin_reg[0]/CK                              400           100 R 
rptr_empty_rbin_reg[0]/Q    DFRM2RA            6  7.2   89  +300     400 R 
g4983__4733/B                                                 +0     400   
g4983__4733/Z               NR2M2R             4  3.2   43   +49     449 F 
g4964__9315/NA                                                +0     449   
g4964__9315/Z               NR2B1M2R           8  7.4   62   +96     544 F 
g4935__1705/A2                                                +0     544   
g4935__1705/Z               AO22M1RA           1  1.2   43  +155     700 F 
g4907__7482/C                                                 +0     700   
g4907__7482/Z               AOI221M2R          1  1.3  114   +85     785 R 
g4863__4319/A                                                 +0     785   
g4863__4319/Z               ND4M2R             1  1.0   86   +80     864 F 
g4805__6161/B                                                 +0     864   
g4805__6161/Z               AO211M1RA          1  1.0   44  +171    1036 F 
g4735__6131/C                                                 +0    1036   
g4735__6131/Z               AO221M1RA          1  0.2   40  +186    1221 F 
rdata[3]                    interconnect                40    +0    1221 F 
                            out port                          +0    1221 F 
(fifo.sdc_line_90)          ext delay                         +0    1222 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock rclk)                capture                                33330 R 
                            latency                         +100   33430 R 
---------------------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :   32208ps 
Start-point  : rptr_empty_rbin_reg[0]/CK
End-point    : rdata[3]

path   7:

          Pin                  Type       Fanout Load Slew Delay Arrival   
                                                 (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------
(clock rclk)                launch                                     0 R 
                            latency                         +100     100 R 
rptr_empty_rbin_reg[0]/CK                              400           100 R 
rptr_empty_rbin_reg[0]/Q    DFRM2RA            6  7.2   89  +300     400 R 
g4983__4733/B                                                 +0     400   
g4983__4733/Z               NR2M2R             4  3.2   43   +49     449 F 
g4964__9315/NA                                                +0     449   
g4964__9315/Z               NR2B1M2R           8  7.4   62   +96     544 F 
g4936__2802/A2                                                +0     544   
g4936__2802/Z               AO22M1RA           1  1.2   43  +155     700 F 
g4905__5477/C                                                 +0     700   
g4905__5477/Z               AOI221M2R          1  1.3  114   +85     785 R 
g4865__5526/A                                                 +0     785   
g4865__5526/Z               ND4M2R             1  1.0   86   +80     864 F 
g4803__2883/B                                                 +0     864   
g4803__2883/Z               AO211M1RA          1  1.0   44  +171    1036 F 
g4731__7098/C                                                 +0    1036   
g4731__7098/Z               AO221M1RA          1  0.2   40  +186    1221 F 
rdata[4]                    interconnect                40    +0    1221 F 
                            out port                          +0    1221 F 
(fifo.sdc_line_91)          ext delay                         +0    1222 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock rclk)                capture                                33330 R 
                            latency                         +100   33430 R 
---------------------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :   32208ps 
Start-point  : rptr_empty_rbin_reg[0]/CK
End-point    : rdata[4]

path   8:

          Pin                  Type       Fanout Load Slew Delay Arrival   
                                                 (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------
(clock rclk)                launch                                     0 R 
                            latency                         +100     100 R 
rptr_empty_rbin_reg[0]/CK                              400           100 R 
rptr_empty_rbin_reg[0]/Q    DFRM2RA            6  7.2   89  +300     400 R 
g4983__4733/B                                                 +0     400   
g4983__4733/Z               NR2M2R             4  3.2   43   +49     449 F 
g4964__9315/NA                                                +0     449   
g4964__9315/Z               NR2B1M2R           8  7.4   62   +96     544 F 
g4943__6161/A2                                                +0     544   
g4943__6161/Z               AO22M1RA           1  1.2   43  +155     700 F 
g4906__2883/C                                                 +0     700   
g4906__2883/Z               AOI221M2R          1  1.3  114   +85     785 R 
g4862__6260/A                                                 +0     785   
g4862__6260/Z               ND4M2R             1  1.0   86   +80     864 F 
g4799__1666/B                                                 +0     864   
g4799__1666/Z               AO211M1RA          1  1.0   44  +171    1036 F 
g4733__1705/C                                                 +0    1036   
g4733__1705/Z               AO221M1RA          1  0.2   40  +186    1221 F 
rdata[7]                    interconnect                40    +0    1221 F 
                            out port                          +0    1221 F 
(fifo.sdc_line_94)          ext delay                         +0    1222 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock rclk)                capture                                33330 R 
                            latency                         +100   33430 R 
---------------------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :   32208ps 
Start-point  : rptr_empty_rbin_reg[0]/CK
End-point    : rdata[7]

path   9:

          Pin                  Type       Fanout Load Slew Delay Arrival   
                                                 (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------
(clock rclk)                launch                                     0 R 
                            latency                         +100     100 R 
rptr_empty_rbin_reg[2]/CK                              400           100 R 
rptr_empty_rbin_reg[2]/Q    DFRM2RA            4  5.2   46  +300     400 F 
g4991__6131/B                                                 +0     400   
g4991__6131/Z               CKND2M2R           5  6.6   85   +70     470 R 
g4977__2398/A                                                 +0     470   
g4977__2398/Z               NR2M2R             8  8.2   67   +70     541 F 
g4941__7482/A2                                                +0     541   
g4941__7482/Z               AO22M1RA           1  1.2   43  +157     698 F 
g4895__2346/C                                                 +0     698   
g4895__2346/Z               AOI221M2R          1  1.3  114   +85     783 R 
g4867__3680/A                                                 +0     783   
g4867__3680/Z               ND4M2R             1  1.0   86   +80     863 F 
g4800__7410/B                                                 +0     863   
g4800__7410/Z               AO211M1RA          1  1.0   44  +171    1034 F 
g4729__1881/C                                                 +0    1034   
g4729__1881/Z               AO221M1RA          1  0.2   40  +186    1220 F 
rdata[2]                    interconnect                40    +0    1220 F 
                            out port                          +0    1220 F 
(fifo.sdc_line_89)          ext delay                         +0    1220 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock rclk)                capture                                33330 R 
                            latency                         +100   33430 R 
---------------------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :   32210ps 
Start-point  : rptr_empty_rbin_reg[2]/CK
End-point    : rdata[2]

path  10:

          Pin                 Type      Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock rclk)                launch                                   0 R 
                            latency                       +100     100 R 
rptr_empty_rempty_reg/CK                             400           100 R 
rptr_empty_rempty_reg/Q     DFQSM2RA         2  0.9   19  +281     381 F 
g4982__7482/NA                                              +0     381   
g4982__7482/Z               ND2B1M2R         3  2.8   54   +81     462 F 
g4969__6783/NA                                              +0     462   
g4969__6783/Z               ND2B1M2R         5  6.0   91  +118     581 F 
g4902__5115/B                                               +0     581   
g4902__5115/Z               NR2M2R           2  3.0   94   +91     671 R 
g4876__6260/A                                               +0     671   
g4876__6260/Z               ND2M2R           2  2.0   52   +56     727 F 
g4763__6161/B1                                              +0     727   
g4763__6161/Z               MOAI22M2RA       5  5.6   99  +144     872 F 
g4681__1705/B1                                              +0     872   
g4681__1705/Z               MAOI22M2RA       3  3.0   78  +140    1011 F 
g4674/A                                                     +0    1011   
g4674/Z                     CKINVM1R         1  1.3   39   +49    1060 R 
rptr_empty_rptr_reg[3]/D    DFQRM2RA                        +0    1060   
rptr_empty_rptr_reg[3]/CK   setup                    400   -28    1032 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock rclk)                capture                              33330 R 
                            latency                       +100   33430 R 
-------------------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :   32398ps 
Start-point  : rptr_empty_rempty_reg/CK
End-point    : rptr_empty_rptr_reg[3]/D

path  11:

          Pin                 Type      Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock rclk)                launch                                   0 R 
                            latency                       +100     100 R 
rptr_empty_rempty_reg/CK                             400           100 R 
rptr_empty_rempty_reg/Q     DFQSM2RA         2  0.9   19  +281     381 F 
g4982__7482/NA                                              +0     381   
g4982__7482/Z               ND2B1M2R         3  2.8   54   +81     462 F 
g4969__6783/NA                                              +0     462   
g4969__6783/Z               ND2B1M2R         5  6.0   91  +118     581 F 
g4902__5115/B                                               +0     581   
g4902__5115/Z               NR2M2R           2  3.0   94   +91     671 R 
g4871__4733/S                                               +0     671   
g4871__4733/Z               MXB2M1RA         5  5.4  132   +89     760 F 
g4762__8246/B1                                              +0     760   
g4762__8246/Z               MAOI22M2RA       3  3.2   89  +153     913 F 
g4727/A                                                     +0     913   
g4727/Z                     INVM1R           1  1.3   43   +54     967 R 
rptr_empty_rptr_reg[2]/D    DFQRM2RA                        +0     967   
rptr_empty_rptr_reg[2]/CK   setup                    400   -27     940 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock rclk)                capture                              33330 R 
                            latency                       +100   33430 R 
-------------------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :   32490ps 
Start-point  : rptr_empty_rempty_reg/CK
End-point    : rptr_empty_rptr_reg[2]/D

path  12:

          Pin                 Type      Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock rclk)                launch                                   0 R 
                            latency                       +100     100 R 
rptr_empty_rempty_reg/CK                             400           100 R 
rptr_empty_rempty_reg/Q     DFQSM2RA         2  0.9   19  +281     381 F 
g4982__7482/NA                                              +0     381   
g4982__7482/Z               ND2B1M2R         3  2.8   54   +81     462 F 
g4969__6783/NA                                              +0     462   
g4969__6783/Z               ND2B1M2R         5  6.0   91  +118     581 F 
g4894__2802/A                                               +0     581   
g4894__2802/Z               CKND2M2R         1  1.2   41   +52     632 R 
g4870__6161/B                                               +0     632   
g4870__6161/Z               OAI211M2R        5  5.7  135   +97     729 F 
g4827__7098/B1                                              +0     729   
g4827__7098/Z               MAOI22M2RA       3  3.5   90  +156     885 F 
g4796/A                                                     +0     885   
g4796/Z                     CKINVM1R         1  1.3   43   +54     938 R 
rptr_empty_rptr_reg[1]/D    DFQRM2RA                        +0     938   
rptr_empty_rptr_reg[1]/CK   setup                    400   -27     911 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock rclk)                capture                              33330 R 
                            latency                       +100   33430 R 
-------------------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :   32519ps 
Start-point  : rptr_empty_rempty_reg/CK
End-point    : rptr_empty_rptr_reg[1]/D

path  13:

          Pin                 Type      Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock rclk)                launch                                   0 R 
                            latency                       +100     100 R 
rptr_empty_rempty_reg/CK                             400           100 R 
rptr_empty_rempty_reg/Q     DFQSM2RA         2  0.9   19  +281     381 F 
g4982__7482/NA                                              +0     381   
g4982__7482/Z               ND2B1M2R         3  2.8   54   +81     462 F 
g4969__6783/NA                                              +0     462   
g4969__6783/Z               ND2B1M2R         5  6.0   91  +118     581 F 
g4886__1617/B1                                              +0     581   
g4886__1617/Z               MAOI22M2RA       5  5.4   89  +150     731 F 
g4842__2398/B1                                              +0     731   
g4842__2398/Z               MAOI22M2RA       3  3.5   84  +139     869 F 
g4836/A                                                     +0     869   
g4836/Z                     CKINVM1R         1  1.3   41   +51     921 R 
rptr_empty_rptr_reg[0]/D    DFQRM2RA                        +0     921   
rptr_empty_rptr_reg[0]/CK   setup                    400   -27     893 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock rclk)                capture                              33330 R 
                            latency                       +100   33430 R 
-------------------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :   32537ps 
Start-point  : rptr_empty_rempty_reg/CK
End-point    : rptr_empty_rptr_reg[0]/D

path  14:

          Pin                 Type      Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock rclk)                launch                                   0 R 
                            latency                       +100     100 R 
rptr_empty_rempty_reg/CK                             400           100 R 
rptr_empty_rempty_reg/Q     DFQSM2RA         2  0.9   19  +281     381 F 
g4982__7482/NA                                              +0     381   
g4982__7482/Z               ND2B1M2R         3  2.8   54   +81     462 F 
g4969__6783/NA                                              +0     462   
g4969__6783/Z               ND2B1M2R         5  6.0   91  +118     581 F 
g4902__5115/B                                               +0     581   
g4902__5115/Z               NR2M2R           2  3.0   94   +91     671 R 
g4876__6260/A                                               +0     671   
g4876__6260/Z               ND2M2R           2  2.0   52   +56     727 F 
g4763__6161/A1                                              +0     727   
g4763__6161/Z               MOAI22M2RA       5  5.6  145  +106     833 R 
rptr_empty_rbin_reg[4]/D    DFQRM2RA                        +0     833   
rptr_empty_rbin_reg[4]/CK   setup                    400    -2     831 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock rclk)                capture                              33330 R 
                            latency                       +100   33430 R 
-------------------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :   32599ps 
Start-point  : rptr_empty_rempty_reg/CK
End-point    : rptr_empty_rbin_reg[4]/D

path  15:

          Pin                Type     Fanout Load Slew Delay Arrival   
                                             (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------
(clock rclk)                launch                                 0 R 
                            latency                     +100     100 R 
rptr_empty_rempty_reg/CK                           400           100 R 
rptr_empty_rempty_reg/Q     DFQSM2RA       2  0.9   19  +281     381 F 
g4982__7482/NA                                            +0     381   
g4982__7482/Z               ND2B1M2R       3  2.8   54   +81     462 F 
g4969__6783/NA                                            +0     462   
g4969__6783/Z               ND2B1M2R       5  6.0   91  +118     581 F 
g4902__5115/B                                             +0     581   
g4902__5115/Z               NR2M2R         2  3.0   94   +91     671 R 
g4871__4733/S                                             +0     671   
g4871__4733/Z               MXB2M1RA       5  5.4  132   +89     760 F 
g4829/A                                                   +0     760   
g4829/Z                     CKINVM1R       1  1.3   54   +67     827 R 
rptr_empty_rbin_reg[3]/D    DFRM2RA                       +0     827   
rptr_empty_rbin_reg[3]/CK   setup                  400   -24     803 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock rclk)                capture                            33330 R 
                            latency                     +100   33430 R 
-----------------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :   32627ps 
Start-point  : rptr_empty_rempty_reg/CK
End-point    : rptr_empty_rbin_reg[3]/D

path  16:

          Pin                 Type      Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock rclk)                launch                                   0 R 
                            latency                       +100     100 R 
rptr_empty_rempty_reg/CK                             400           100 R 
rptr_empty_rempty_reg/Q     DFQSM2RA         2  0.9   19  +281     381 F 
g4982__7482/NA                                              +0     381   
g4982__7482/Z               ND2B1M2R         3  2.8   54   +81     462 F 
g4969__6783/NA                                              +0     462   
g4969__6783/Z               ND2B1M2R         5  6.0   91  +118     581 F 
g4886__1617/B1                                              +0     581   
g4886__1617/Z               MAOI22M2RA       5  5.4   89  +150     731 F 
g4883/A                                                     +0     731   
g4883/Z                     CKINVM1R         1  1.3   43   +54     784 R 
rptr_empty_rbin_reg[1]/D    DFRM2RA                         +0     784   
rptr_empty_rbin_reg[1]/CK   setup                    400   -28     757 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock rclk)                capture                              33330 R 
                            latency                       +100   33430 R 
-------------------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :   32673ps 
Start-point  : rptr_empty_rempty_reg/CK
End-point    : rptr_empty_rbin_reg[1]/D

path  17:

          Pin                Type      Fanout Load Slew Delay Arrival   
                                              (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------
(clock rclk)                launch                                  0 R 
                            latency                      +100     100 R 
rptr_empty_rempty_reg/CK                            400           100 R 
rptr_empty_rempty_reg/Q     DFQSM2RA        2  0.9   19  +281     381 F 
g4982__7482/NA                                             +0     381   
g4982__7482/Z               ND2B1M2R        3  2.8   54   +81     462 F 
g4969__6783/NA                                             +0     462   
g4969__6783/Z               ND2B1M2R        5  6.0   91  +118     581 F 
g4870__6161/A2                                             +0     581   
g4870__6161/Z               OAI211M2R       5  5.7  173  +144     724 R 
rptr_empty_rbin_reg[2]/D    DFRM2RA                        +0     724   
rptr_empty_rbin_reg[2]/CK   setup                   400    +0     725 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock rclk)                capture                             33330 R 
                            latency                      +100   33430 R 
------------------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :   32705ps 
Start-point  : rptr_empty_rempty_reg/CK
End-point    : rptr_empty_rbin_reg[2]/D

path  18:

          Pin                 Type      Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock rclk)                launch                                   0 R 
                            latency                       +100     100 R 
rptr_empty_rempty_reg/CK                             400           100 R 
rptr_empty_rempty_reg/Q     DFQSM2RA         2  0.9   19  +281     381 F 
g4982__7482/NA                                              +0     381   
g4982__7482/Z               ND2B1M2R         3  2.8   54   +81     462 F 
g4957__7482/A1                                              +0     462   
g4957__7482/Z               MOAI22M2RA       3  3.5  102   +82     544 R 
rptr_empty_rbin_reg[0]/D    DFRM2RA                         +0     544   
rptr_empty_rbin_reg[0]/CK   setup                    400   -12     532 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock rclk)                capture                              33330 R 
                            latency                       +100   33430 R 
-------------------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :   32898ps 
Start-point  : rptr_empty_rempty_reg/CK
End-point    : rptr_empty_rbin_reg[0]/D

path  19:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock rclk)               launch                                     0 R 
                           latency                         +100     100 R 
rptr_empty_rempty_reg/CK                              400           100 R 
rptr_empty_rempty_reg/Q    DFQSM2RA           2  0.9   19  +281     381 F 
rempty                     interconnect                19    +0     381 F 
                           out port                          +0     381 F 
(fifo.sdc_line_86)         ext delay                         +0     381 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock rclk)               capture                                33330 R 
                           latency                         +100   33430 R 
--------------------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :   33049ps 
Start-point  : rptr_empty_rempty_reg/CK
End-point    : rempty

path  20:

           Pin                 Type     Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock rclk)                  launch                                 0 R 
                              latency                     +100     100 R 
sync_w2r_rq1_wptr_reg[4]/CK                          400           100 R 
sync_w2r_rq1_wptr_reg[4]/Q    DFQRM2RA       1  1.3   30  +262     362 R 
sync_w2r_rq2_wptr_reg[4]/D    DFQRM2RA                      +0     362   
sync_w2r_rq2_wptr_reg[4]/CK   setup                  400   -30     332 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock rclk)                  capture                            33330 R 
                              latency                     +100   33430 R 
-------------------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :   33098ps 
Start-point  : sync_w2r_rq1_wptr_reg[4]/CK
End-point    : sync_w2r_rq2_wptr_reg[4]/D

path  21:

           Pin                 Type     Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock rclk)                  launch                                 0 R 
                              latency                     +100     100 R 
sync_w2r_rq1_wptr_reg[0]/CK                          400           100 R 
sync_w2r_rq1_wptr_reg[0]/Q    DFQRM2RA       1  1.3   30  +262     362 R 
sync_w2r_rq2_wptr_reg[0]/D    DFQRM2RA                      +0     362   
sync_w2r_rq2_wptr_reg[0]/CK   setup                  400   -30     332 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock rclk)                  capture                            33330 R 
                              latency                     +100   33430 R 
-------------------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :   33098ps 
Start-point  : sync_w2r_rq1_wptr_reg[0]/CK
End-point    : sync_w2r_rq2_wptr_reg[0]/D

path  22:

           Pin                 Type     Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock rclk)                  launch                                 0 R 
                              latency                     +100     100 R 
sync_w2r_rq1_wptr_reg[1]/CK                          400           100 R 
sync_w2r_rq1_wptr_reg[1]/Q    DFQRM2RA       1  1.3   30  +262     362 R 
sync_w2r_rq2_wptr_reg[1]/D    DFQRM2RA                      +0     362   
sync_w2r_rq2_wptr_reg[1]/CK   setup                  400   -30     332 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock rclk)                  capture                            33330 R 
                              latency                     +100   33430 R 
-------------------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :   33098ps 
Start-point  : sync_w2r_rq1_wptr_reg[1]/CK
End-point    : sync_w2r_rq2_wptr_reg[1]/D

path  23:

           Pin                 Type     Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock rclk)                  launch                                 0 R 
                              latency                     +100     100 R 
sync_w2r_rq1_wptr_reg[2]/CK                          400           100 R 
sync_w2r_rq1_wptr_reg[2]/Q    DFQRM2RA       1  1.3   30  +262     362 R 
sync_w2r_rq2_wptr_reg[2]/D    DFQRM2RA                      +0     362   
sync_w2r_rq2_wptr_reg[2]/CK   setup                  400   -30     332 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock rclk)                  capture                            33330 R 
                              latency                     +100   33430 R 
-------------------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :   33098ps 
Start-point  : sync_w2r_rq1_wptr_reg[2]/CK
End-point    : sync_w2r_rq2_wptr_reg[2]/D

path  24:

           Pin                 Type     Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock rclk)                  launch                                 0 R 
                              latency                     +100     100 R 
sync_w2r_rq1_wptr_reg[3]/CK                          400           100 R 
sync_w2r_rq1_wptr_reg[3]/Q    DFQRM2RA       1  1.3   30  +262     362 R 
sync_w2r_rq2_wptr_reg[3]/D    DFQRM2RA                      +0     362   
sync_w2r_rq2_wptr_reg[3]/CK   setup                  400   -30     332 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock rclk)                  capture                            33330 R 
                              latency                     +100   33430 R 
-------------------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :   33098ps 
Start-point  : sync_w2r_rq1_wptr_reg[3]/CK
End-point    : sync_w2r_rq2_wptr_reg[3]/D

path  25:

         Pin               Type       Fanout Load Slew Delay Arrival   
                                             (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------
(clock wclk)             launch                                    0 R 
                         latency                        +100     100 R 
wptr_full_wfull_reg/CK                             400           100 R 
wptr_full_wfull_reg/Q    DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                            +0     374   
g4981__1881/Z            ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                            +0     459   
g4960__8428/Z            ND2B1M2R          3  3.8   65  +106     565 F 
g4955__8246/B                                             +0     565   
g4955__8246/Z            NR2M2R            5  5.4  143  +110     675 R 
g4932__8246/A                                             +0     675   
g4932__8246/Z            ND2M2R            3  3.8   80   +84     759 F 
g4858__6783/B                                             +0     759   
g4858__6783/Z            NR2M2R            9 14.6  340  +228     987 R 
g4844__1881/B                                             +0     987   
g4844__1881/Z            AOI21M2R          5  5.3  144  +136    1123 F 
g4690__2398/A1                                            +0    1123   
g4690__2398/Z            MAOI22M2RA        3  3.1  104  +109    1232 R 
g4657__2802/B1                                            +0    1232   
g4657__2802/Z            MAOI22M2RA        1  1.2   63  +122    1354 R 
g4653__5526/C                                             +0    1354   
g4653__5526/Z            OAI221M2R         1  1.2   69   +67    1421 F 
g4650__6260/C                                             +0    1421   
g4650__6260/Z            NR4B1M1R          1  1.3  120  +112    1533 R 
wptr_full_wfull_reg/D    DFQRM2RA                         +0    1533   
wptr_full_wfull_reg/CK   setup                     400    -6    1526 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)             capture                              100000 R 
                         latency                        +100  100100 R 
                         uncertainty                    -200   99900 R 
-----------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98374ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : wptr_full_wfull_reg/D

path  26:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4955__8246/B                                               +0     565   
g4955__8246/Z              NR2M2R            5  5.4  143  +110     675 R 
g4932__8246/A                                               +0     675   
g4932__8246/Z              ND2M2R            3  3.8   80   +84     759 F 
g4858__6783/B                                               +0     759   
g4858__6783/Z              NR2M2R            9 14.6  340  +228     987 R 
g4844__1881/B                                               +0     987   
g4844__1881/Z              AOI21M2R          5  5.3  144  +136    1123 F 
g4690__2398/B1                                              +0    1123   
g4690__2398/Z              MAOI22M2RA        3  3.1   78  +156    1279 F 
g4686/A                                                     +0    1279   
g4686/Z                    CKINVM1R          1  1.3   40   +50    1329 R 
wptr_full_wptr_reg[2]/D    DFQRM2RA                         +0    1329   
wptr_full_wptr_reg[2]/CK   setup                     400   -28    1301 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98599ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : wptr_full_wptr_reg[2]/D

path  27:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4955__8246/B                                               +0     565   
g4955__8246/Z              NR2M2R            5  5.4  143  +110     675 R 
g4932__8246/A                                               +0     675   
g4932__8246/Z              ND2M2R            3  3.8   80   +84     759 F 
g4875__3680/B                                               +0     759   
g4875__3680/Z              NR2M2R            9 15.1  350  +234     993 R 
g5168/A                                                     +0     993   
g5168/Z                    XOR2M2RA          4  5.1   74  +169    1162 R 
g4689__9945/B1                                              +0    1162   
g4689__9945/Z              MOAI22M2RA        3  3.3  102  +130    1292 R 
wptr_full_wptr_reg[3]/D    DFQRM2RA                         +0    1292   
wptr_full_wptr_reg[3]/CK   setup                     400   -11    1281 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98619ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : wptr_full_wptr_reg[3]/D

path  28:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4955__8246/B                                               +0     565   
g4955__8246/Z              NR2M2R            5  5.4  143  +110     675 R 
g5184/NA                                                    +0     675   
g5184/Z                    NR3B1M2R          8 13.4  476  +372    1048 R 
fifomem_mem_reg[3][5]/SE   SDFQM1RA                         +0    1048   
fifomem_mem_reg[3][5]/CK   setup                     400  +122    1170 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98730ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[3][5]/SE

path  29:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4955__8246/B                                               +0     565   
g4955__8246/Z              NR2M2R            5  5.4  143  +110     675 R 
g5184/NA                                                    +0     675   
g5184/Z                    NR3B1M2R          8 13.4  476  +372    1048 R 
fifomem_mem_reg[3][7]/SE   SDFQM1RA                         +0    1048   
fifomem_mem_reg[3][7]/CK   setup                     400  +122    1170 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98730ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[3][7]/SE

path  30:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4955__8246/B                                               +0     565   
g4955__8246/Z              NR2M2R            5  5.4  143  +110     675 R 
g5184/NA                                                    +0     675   
g5184/Z                    NR3B1M2R          8 13.4  476  +372    1048 R 
fifomem_mem_reg[3][2]/SE   SDFQM1RA                         +0    1048   
fifomem_mem_reg[3][2]/CK   setup                     400  +122    1170 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98730ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[3][2]/SE

path  31:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4955__8246/B                                               +0     565   
g4955__8246/Z              NR2M2R            5  5.4  143  +110     675 R 
g5184/NA                                                    +0     675   
g5184/Z                    NR3B1M2R          8 13.4  476  +372    1048 R 
fifomem_mem_reg[3][6]/SE   SDFQM1RA                         +0    1048   
fifomem_mem_reg[3][6]/CK   setup                     400  +122    1170 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98730ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[3][6]/SE

path  32:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4955__8246/B                                               +0     565   
g4955__8246/Z              NR2M2R            5  5.4  143  +110     675 R 
g5184/NA                                                    +0     675   
g5184/Z                    NR3B1M2R          8 13.4  476  +372    1048 R 
fifomem_mem_reg[3][4]/SE   SDFQM1RA                         +0    1048   
fifomem_mem_reg[3][4]/CK   setup                     400  +122    1170 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98730ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[3][4]/SE

path  33:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4955__8246/B                                               +0     565   
g4955__8246/Z              NR2M2R            5  5.4  143  +110     675 R 
g5184/NA                                                    +0     675   
g5184/Z                    NR3B1M2R          8 13.4  476  +372    1048 R 
fifomem_mem_reg[3][1]/SE   SDFQM1RA                         +0    1048   
fifomem_mem_reg[3][1]/CK   setup                     400  +122    1170 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98730ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[3][1]/SE

path  34:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4955__8246/B                                               +0     565   
g4955__8246/Z              NR2M2R            5  5.4  143  +110     675 R 
g5184/NA                                                    +0     675   
g5184/Z                    NR3B1M2R          8 13.4  476  +372    1048 R 
fifomem_mem_reg[3][3]/SE   SDFQM1RA                         +0    1048   
fifomem_mem_reg[3][3]/CK   setup                     400  +122    1170 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98730ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[3][3]/SE

path  35:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4955__8246/B                                               +0     565   
g4955__8246/Z              NR2M2R            5  5.4  143  +110     675 R 
g5184/NA                                                    +0     675   
g5184/Z                    NR3B1M2R          8 13.4  476  +372    1048 R 
fifomem_mem_reg[3][0]/SE   SDFQM1RA                         +0    1048   
fifomem_mem_reg[3][0]/CK   setup                     400  +122    1170 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98730ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[3][0]/SE

path  36:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4955__8246/B                                               +0     565   
g4955__8246/Z              NR2M2R            5  5.4  143  +110     675 R 
g4932__8246/A                                               +0     675   
g4932__8246/Z              ND2M2R            3  3.8   80   +84     759 F 
g4858__6783/B                                               +0     759   
g4858__6783/Z              NR2M2R            9 14.6  340  +228     987 R 
g4844__1881/B                                               +0     987   
g4844__1881/Z              AOI21M2R          5  5.3  144  +136    1123 F 
g4764/A                                                     +0    1123   
g4764/Z                    CKINVM1R          1  1.3   57   +70    1193 R 
wptr_full_wbin_reg[3]/D    DFRM2RA                          +0    1193   
wptr_full_wbin_reg[3]/CK   setup                     400   -24    1169 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98731ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : wptr_full_wbin_reg[3]/D

path  37:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4955__8246/B                                               +0     565   
g4955__8246/Z              NR2M2R            5  5.4  143  +110     675 R 
g4932__8246/A                                               +0     675   
g4932__8246/Z              ND2M2R            3  3.8   80   +84     759 F 
g4875__3680/B                                               +0     759   
g4875__3680/Z              NR2M2R            9 15.1  350  +234     993 R 
g5168/A                                                     +0     993   
g5168/Z                    XOR2M2RA          4  5.1   74  +169    1162 R 
wptr_full_wbin_reg[4]/D    DFQRM2RA                         +0    1162   
wptr_full_wbin_reg[4]/CK   setup                     400   -19    1144 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98756ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : wptr_full_wbin_reg[4]/D

path  38:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                               +0     459   
g4960__8428/Z               ND2B1M2R          3  3.8   65  +106     565 F 
g4955__8246/B                                                +0     565   
g4955__8246/Z               NR2M2R            5  5.4  143  +110     675 R 
g4932__8246/A                                                +0     675   
g4932__8246/Z               ND2M2R            3  3.8   80   +84     759 F 
g4875__3680/B                                                +0     759   
g4875__3680/Z               NR2M2R            9 15.1  350  +234     993 R 
fifomem_mem_reg[15][6]/SE   SDFQM1RA                         +0     993   
fifomem_mem_reg[15][6]/CK   setup                     400   +96    1089 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98811ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[15][6]/SE

path  39:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                               +0     459   
g4960__8428/Z               ND2B1M2R          3  3.8   65  +106     565 F 
g4955__8246/B                                                +0     565   
g4955__8246/Z               NR2M2R            5  5.4  143  +110     675 R 
g4932__8246/A                                                +0     675   
g4932__8246/Z               ND2M2R            3  3.8   80   +84     759 F 
g4875__3680/B                                                +0     759   
g4875__3680/Z               NR2M2R            9 15.1  350  +234     993 R 
fifomem_mem_reg[15][5]/SE   SDFQM1RA                         +0     993   
fifomem_mem_reg[15][5]/CK   setup                     400   +96    1089 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98811ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[15][5]/SE

path  40:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                               +0     459   
g4960__8428/Z               ND2B1M2R          3  3.8   65  +106     565 F 
g4955__8246/B                                                +0     565   
g4955__8246/Z               NR2M2R            5  5.4  143  +110     675 R 
g4932__8246/A                                                +0     675   
g4932__8246/Z               ND2M2R            3  3.8   80   +84     759 F 
g4875__3680/B                                                +0     759   
g4875__3680/Z               NR2M2R            9 15.1  350  +234     993 R 
fifomem_mem_reg[15][1]/SE   SDFQM1RA                         +0     993   
fifomem_mem_reg[15][1]/CK   setup                     400   +96    1089 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98811ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[15][1]/SE

path  41:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                               +0     459   
g4960__8428/Z               ND2B1M2R          3  3.8   65  +106     565 F 
g4955__8246/B                                                +0     565   
g4955__8246/Z               NR2M2R            5  5.4  143  +110     675 R 
g4932__8246/A                                                +0     675   
g4932__8246/Z               ND2M2R            3  3.8   80   +84     759 F 
g4875__3680/B                                                +0     759   
g4875__3680/Z               NR2M2R            9 15.1  350  +234     993 R 
fifomem_mem_reg[15][0]/SE   SDFQM1RA                         +0     993   
fifomem_mem_reg[15][0]/CK   setup                     400   +96    1089 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98811ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[15][0]/SE

path  42:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                               +0     459   
g4960__8428/Z               ND2B1M2R          3  3.8   65  +106     565 F 
g4955__8246/B                                                +0     565   
g4955__8246/Z               NR2M2R            5  5.4  143  +110     675 R 
g4932__8246/A                                                +0     675   
g4932__8246/Z               ND2M2R            3  3.8   80   +84     759 F 
g4875__3680/B                                                +0     759   
g4875__3680/Z               NR2M2R            9 15.1  350  +234     993 R 
fifomem_mem_reg[15][7]/SE   SDFQM1RA                         +0     993   
fifomem_mem_reg[15][7]/CK   setup                     400   +96    1089 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98811ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[15][7]/SE

path  43:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                               +0     459   
g4960__8428/Z               ND2B1M2R          3  3.8   65  +106     565 F 
g4955__8246/B                                                +0     565   
g4955__8246/Z               NR2M2R            5  5.4  143  +110     675 R 
g4932__8246/A                                                +0     675   
g4932__8246/Z               ND2M2R            3  3.8   80   +84     759 F 
g4875__3680/B                                                +0     759   
g4875__3680/Z               NR2M2R            9 15.1  350  +234     993 R 
fifomem_mem_reg[15][3]/SE   SDFQM1RA                         +0     993   
fifomem_mem_reg[15][3]/CK   setup                     400   +96    1089 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98811ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[15][3]/SE

path  44:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                               +0     459   
g4960__8428/Z               ND2B1M2R          3  3.8   65  +106     565 F 
g4955__8246/B                                                +0     565   
g4955__8246/Z               NR2M2R            5  5.4  143  +110     675 R 
g4932__8246/A                                                +0     675   
g4932__8246/Z               ND2M2R            3  3.8   80   +84     759 F 
g4875__3680/B                                                +0     759   
g4875__3680/Z               NR2M2R            9 15.1  350  +234     993 R 
fifomem_mem_reg[15][2]/SE   SDFQM1RA                         +0     993   
fifomem_mem_reg[15][2]/CK   setup                     400   +96    1089 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98811ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[15][2]/SE

path  45:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                               +0     459   
g4960__8428/Z               ND2B1M2R          3  3.8   65  +106     565 F 
g4955__8246/B                                                +0     565   
g4955__8246/Z               NR2M2R            5  5.4  143  +110     675 R 
g4932__8246/A                                                +0     675   
g4932__8246/Z               ND2M2R            3  3.8   80   +84     759 F 
g4875__3680/B                                                +0     759   
g4875__3680/Z               NR2M2R            9 15.1  350  +234     993 R 
fifomem_mem_reg[15][4]/SE   SDFQM1RA                         +0     993   
fifomem_mem_reg[15][4]/CK   setup                     400   +96    1089 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98811ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[15][4]/SE

path  46:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4955__8246/B                                               +0     565   
g4955__8246/Z              NR2M2R            5  5.4  143  +110     675 R 
g4932__8246/A                                               +0     675   
g4932__8246/Z              ND2M2R            3  3.8   80   +84     759 F 
g4858__6783/B                                               +0     759   
g4858__6783/Z              NR2M2R            9 14.6  340  +228     987 R 
fifomem_mem_reg[7][4]/SE   SDFQM1RA                         +0     987   
fifomem_mem_reg[7][4]/CK   setup                     400   +94    1080 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98820ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[7][4]/SE

path  47:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4955__8246/B                                               +0     565   
g4955__8246/Z              NR2M2R            5  5.4  143  +110     675 R 
g4932__8246/A                                               +0     675   
g4932__8246/Z              ND2M2R            3  3.8   80   +84     759 F 
g4858__6783/B                                               +0     759   
g4858__6783/Z              NR2M2R            9 14.6  340  +228     987 R 
fifomem_mem_reg[7][5]/SE   SDFQM1RA                         +0     987   
fifomem_mem_reg[7][5]/CK   setup                     400   +94    1080 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98820ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[7][5]/SE

path  48:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4955__8246/B                                               +0     565   
g4955__8246/Z              NR2M2R            5  5.4  143  +110     675 R 
g4932__8246/A                                               +0     675   
g4932__8246/Z              ND2M2R            3  3.8   80   +84     759 F 
g4858__6783/B                                               +0     759   
g4858__6783/Z              NR2M2R            9 14.6  340  +228     987 R 
fifomem_mem_reg[7][0]/SE   SDFQM1RA                         +0     987   
fifomem_mem_reg[7][0]/CK   setup                     400   +94    1080 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98820ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[7][0]/SE

path  49:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4955__8246/B                                               +0     565   
g4955__8246/Z              NR2M2R            5  5.4  143  +110     675 R 
g4932__8246/A                                               +0     675   
g4932__8246/Z              ND2M2R            3  3.8   80   +84     759 F 
g4858__6783/B                                               +0     759   
g4858__6783/Z              NR2M2R            9 14.6  340  +228     987 R 
fifomem_mem_reg[7][7]/SE   SDFQM1RA                         +0     987   
fifomem_mem_reg[7][7]/CK   setup                     400   +94    1080 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98820ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[7][7]/SE

path  50:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4955__8246/B                                               +0     565   
g4955__8246/Z              NR2M2R            5  5.4  143  +110     675 R 
g4932__8246/A                                               +0     675   
g4932__8246/Z              ND2M2R            3  3.8   80   +84     759 F 
g4858__6783/B                                               +0     759   
g4858__6783/Z              NR2M2R            9 14.6  340  +228     987 R 
fifomem_mem_reg[7][6]/SE   SDFQM1RA                         +0     987   
fifomem_mem_reg[7][6]/CK   setup                     400   +94    1080 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98820ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[7][6]/SE

path  51:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4955__8246/B                                               +0     565   
g4955__8246/Z              NR2M2R            5  5.4  143  +110     675 R 
g4932__8246/A                                               +0     675   
g4932__8246/Z              ND2M2R            3  3.8   80   +84     759 F 
g4858__6783/B                                               +0     759   
g4858__6783/Z              NR2M2R            9 14.6  340  +228     987 R 
fifomem_mem_reg[7][3]/SE   SDFQM1RA                         +0     987   
fifomem_mem_reg[7][3]/CK   setup                     400   +94    1080 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98820ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[7][3]/SE

path  52:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4955__8246/B                                               +0     565   
g4955__8246/Z              NR2M2R            5  5.4  143  +110     675 R 
g4932__8246/A                                               +0     675   
g4932__8246/Z              ND2M2R            3  3.8   80   +84     759 F 
g4858__6783/B                                               +0     759   
g4858__6783/Z              NR2M2R            9 14.6  340  +228     987 R 
fifomem_mem_reg[7][2]/SE   SDFQM1RA                         +0     987   
fifomem_mem_reg[7][2]/CK   setup                     400   +94    1080 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98820ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[7][2]/SE

path  53:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4955__8246/B                                               +0     565   
g4955__8246/Z              NR2M2R            5  5.4  143  +110     675 R 
g4932__8246/A                                               +0     675   
g4932__8246/Z              ND2M2R            3  3.8   80   +84     759 F 
g4858__6783/B                                               +0     759   
g4858__6783/Z              NR2M2R            9 14.6  340  +228     987 R 
fifomem_mem_reg[7][1]/SE   SDFQM1RA                         +0     987   
fifomem_mem_reg[7][1]/CK   setup                     400   +94    1080 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98820ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[7][1]/SE

path  54:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4954__5122/B                                               +0     565   
g4954__5122/Z              NR2M2R            4  5.1  137  +107     672 R 
g4877__5107/A                                               +0     672   
g4877__5107/Z              ND2M2R            2  2.5   67   +70     742 F 
g4856__8428/B                                               +0     742   
g4856__8428/Z              NR2M2R            8 13.4  314  +208     951 R 
fifomem_mem_reg[1][7]/SE   SDFQM1RA                         +0     951   
fifomem_mem_reg[1][7]/CK   setup                     400   +88    1039 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98861ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[1][7]/SE

path  55:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4954__5122/B                                               +0     565   
g4954__5122/Z              NR2M2R            4  5.1  137  +107     672 R 
g4877__5107/A                                               +0     672   
g4877__5107/Z              ND2M2R            2  2.5   67   +70     742 F 
g4856__8428/B                                               +0     742   
g4856__8428/Z              NR2M2R            8 13.4  314  +208     951 R 
fifomem_mem_reg[1][3]/SE   SDFQM1RA                         +0     951   
fifomem_mem_reg[1][3]/CK   setup                     400   +88    1039 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98861ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[1][3]/SE

path  56:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4954__5122/B                                               +0     565   
g4954__5122/Z              NR2M2R            4  5.1  137  +107     672 R 
g4877__5107/A                                               +0     672   
g4877__5107/Z              ND2M2R            2  2.5   67   +70     742 F 
g4856__8428/B                                               +0     742   
g4856__8428/Z              NR2M2R            8 13.4  314  +208     951 R 
fifomem_mem_reg[1][6]/SE   SDFQM1RA                         +0     951   
fifomem_mem_reg[1][6]/CK   setup                     400   +88    1039 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98861ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[1][6]/SE

path  57:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4954__5122/B                                               +0     565   
g4954__5122/Z              NR2M2R            4  5.1  137  +107     672 R 
g4877__5107/A                                               +0     672   
g4877__5107/Z              ND2M2R            2  2.5   67   +70     742 F 
g4856__8428/B                                               +0     742   
g4856__8428/Z              NR2M2R            8 13.4  314  +208     951 R 
fifomem_mem_reg[1][5]/SE   SDFQM1RA                         +0     951   
fifomem_mem_reg[1][5]/CK   setup                     400   +88    1039 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98861ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[1][5]/SE

path  58:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4954__5122/B                                               +0     565   
g4954__5122/Z              NR2M2R            4  5.1  137  +107     672 R 
g4877__5107/A                                               +0     672   
g4877__5107/Z              ND2M2R            2  2.5   67   +70     742 F 
g4856__8428/B                                               +0     742   
g4856__8428/Z              NR2M2R            8 13.4  314  +208     951 R 
fifomem_mem_reg[1][4]/SE   SDFQM1RA                         +0     951   
fifomem_mem_reg[1][4]/CK   setup                     400   +88    1039 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98861ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[1][4]/SE

path  59:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4954__5122/B                                               +0     565   
g4954__5122/Z              NR2M2R            4  5.1  137  +107     672 R 
g4877__5107/A                                               +0     672   
g4877__5107/Z              ND2M2R            2  2.5   67   +70     742 F 
g4856__8428/B                                               +0     742   
g4856__8428/Z              NR2M2R            8 13.4  314  +208     951 R 
fifomem_mem_reg[1][2]/SE   SDFQM1RA                         +0     951   
fifomem_mem_reg[1][2]/CK   setup                     400   +88    1039 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98861ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[1][2]/SE

path  60:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4954__5122/B                                               +0     565   
g4954__5122/Z              NR2M2R            4  5.1  137  +107     672 R 
g4877__5107/A                                               +0     672   
g4877__5107/Z              ND2M2R            2  2.5   67   +70     742 F 
g4856__8428/B                                               +0     742   
g4856__8428/Z              NR2M2R            8 13.4  314  +208     951 R 
fifomem_mem_reg[1][1]/SE   SDFQM1RA                         +0     951   
fifomem_mem_reg[1][1]/CK   setup                     400   +88    1039 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98861ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[1][1]/SE

path  61:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4954__5122/B                                               +0     565   
g4954__5122/Z              NR2M2R            4  5.1  137  +107     672 R 
g4877__5107/A                                               +0     672   
g4877__5107/Z              ND2M2R            2  2.5   67   +70     742 F 
g4856__8428/B                                               +0     742   
g4856__8428/Z              NR2M2R            8 13.4  314  +208     951 R 
fifomem_mem_reg[1][0]/SE   SDFQM1RA                         +0     951   
fifomem_mem_reg[1][0]/CK   setup                     400   +88    1039 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98861ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[1][0]/SE

path  62:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4954__5122/B                                               +0     565   
g4954__5122/Z              NR2M2R            4  5.1  137  +107     672 R 
g4877__5107/A                                               +0     672   
g4877__5107/Z              ND2M2R            2  2.5   67   +70     742 F 
g4873__5526/B                                               +0     742   
g4873__5526/Z              NR2M2R            8 13.4  314  +208     951 R 
fifomem_mem_reg[5][6]/SE   SDFQM1RA                         +0     951   
fifomem_mem_reg[5][6]/CK   setup                     400   +88    1039 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98861ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[5][6]/SE

path  63:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4954__5122/B                                               +0     565   
g4954__5122/Z              NR2M2R            4  5.1  137  +107     672 R 
g4877__5107/A                                               +0     672   
g4877__5107/Z              ND2M2R            2  2.5   67   +70     742 F 
g4873__5526/B                                               +0     742   
g4873__5526/Z              NR2M2R            8 13.4  314  +208     951 R 
fifomem_mem_reg[5][5]/SE   SDFQM1RA                         +0     951   
fifomem_mem_reg[5][5]/CK   setup                     400   +88    1039 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98861ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[5][5]/SE

path  64:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4954__5122/B                                               +0     565   
g4954__5122/Z              NR2M2R            4  5.1  137  +107     672 R 
g4877__5107/A                                               +0     672   
g4877__5107/Z              ND2M2R            2  2.5   67   +70     742 F 
g4873__5526/B                                               +0     742   
g4873__5526/Z              NR2M2R            8 13.4  314  +208     951 R 
fifomem_mem_reg[5][4]/SE   SDFQM1RA                         +0     951   
fifomem_mem_reg[5][4]/CK   setup                     400   +88    1039 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98861ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[5][4]/SE

path  65:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4954__5122/B                                               +0     565   
g4954__5122/Z              NR2M2R            4  5.1  137  +107     672 R 
g4877__5107/A                                               +0     672   
g4877__5107/Z              ND2M2R            2  2.5   67   +70     742 F 
g4873__5526/B                                               +0     742   
g4873__5526/Z              NR2M2R            8 13.4  314  +208     951 R 
fifomem_mem_reg[5][3]/SE   SDFQM1RA                         +0     951   
fifomem_mem_reg[5][3]/CK   setup                     400   +88    1039 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98861ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[5][3]/SE

path  66:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4954__5122/B                                               +0     565   
g4954__5122/Z              NR2M2R            4  5.1  137  +107     672 R 
g4877__5107/A                                               +0     672   
g4877__5107/Z              ND2M2R            2  2.5   67   +70     742 F 
g4873__5526/B                                               +0     742   
g4873__5526/Z              NR2M2R            8 13.4  314  +208     951 R 
fifomem_mem_reg[5][2]/SE   SDFQM1RA                         +0     951   
fifomem_mem_reg[5][2]/CK   setup                     400   +88    1039 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98861ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[5][2]/SE

path  67:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4954__5122/B                                               +0     565   
g4954__5122/Z              NR2M2R            4  5.1  137  +107     672 R 
g4877__5107/A                                               +0     672   
g4877__5107/Z              ND2M2R            2  2.5   67   +70     742 F 
g4873__5526/B                                               +0     742   
g4873__5526/Z              NR2M2R            8 13.4  314  +208     951 R 
fifomem_mem_reg[5][1]/SE   SDFQM1RA                         +0     951   
fifomem_mem_reg[5][1]/CK   setup                     400   +88    1039 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98861ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[5][1]/SE

path  68:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4954__5122/B                                               +0     565   
g4954__5122/Z              NR2M2R            4  5.1  137  +107     672 R 
g4877__5107/A                                               +0     672   
g4877__5107/Z              ND2M2R            2  2.5   67   +70     742 F 
g4873__5526/B                                               +0     742   
g4873__5526/Z              NR2M2R            8 13.4  314  +208     951 R 
fifomem_mem_reg[5][0]/SE   SDFQM1RA                         +0     951   
fifomem_mem_reg[5][0]/CK   setup                     400   +88    1039 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98861ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[5][0]/SE

path  69:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4954__5122/B                                               +0     565   
g4954__5122/Z              NR2M2R            4  5.1  137  +107     672 R 
g4877__5107/A                                               +0     672   
g4877__5107/Z              ND2M2R            2  2.5   67   +70     742 F 
g4873__5526/B                                               +0     742   
g4873__5526/Z              NR2M2R            8 13.4  314  +208     951 R 
fifomem_mem_reg[5][7]/SE   SDFQM1RA                         +0     951   
fifomem_mem_reg[5][7]/CK   setup                     400   +88    1039 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98861ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[5][7]/SE

path  70:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                               +0     459   
g4968__5526/Z              NR2M2R            4  5.3  141  +107     566 R 
g4899__1881/A                                               +0     566   
g4899__1881/Z              ND2M2R            2  2.0   64   +67     633 F 
g5183/NA                                                    +0     633   
g5183/Z                    ND2B1M2R          2  2.2   53   +97     730 F 
g4872__9315/B                                               +0     730   
g4872__9315/Z              NR2M2R            8 13.4  314  +203     933 R 
fifomem_mem_reg[2][2]/SE   SDFQM1RA                         +0     933   
fifomem_mem_reg[2][2]/CK   setup                     400   +88    1021 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98879ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[2][2]/SE

path  71:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                               +0     459   
g4968__5526/Z              NR2M2R            4  5.3  141  +107     566 R 
g4899__1881/A                                               +0     566   
g4899__1881/Z              ND2M2R            2  2.0   64   +67     633 F 
g5183/NA                                                    +0     633   
g5183/Z                    ND2B1M2R          2  2.2   53   +97     730 F 
g4872__9315/B                                               +0     730   
g4872__9315/Z              NR2M2R            8 13.4  314  +203     933 R 
fifomem_mem_reg[2][1]/SE   SDFQM1RA                         +0     933   
fifomem_mem_reg[2][1]/CK   setup                     400   +88    1021 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98879ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[2][1]/SE

path  72:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                               +0     459   
g4968__5526/Z              NR2M2R            4  5.3  141  +107     566 R 
g4899__1881/A                                               +0     566   
g4899__1881/Z              ND2M2R            2  2.0   64   +67     633 F 
g5183/NA                                                    +0     633   
g5183/Z                    ND2B1M2R          2  2.2   53   +97     730 F 
g4872__9315/B                                               +0     730   
g4872__9315/Z              NR2M2R            8 13.4  314  +203     933 R 
fifomem_mem_reg[2][4]/SE   SDFQM1RA                         +0     933   
fifomem_mem_reg[2][4]/CK   setup                     400   +88    1021 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98879ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[2][4]/SE

path  73:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                               +0     459   
g4968__5526/Z              NR2M2R            4  5.3  141  +107     566 R 
g4899__1881/A                                               +0     566   
g4899__1881/Z              ND2M2R            2  2.0   64   +67     633 F 
g5183/NA                                                    +0     633   
g5183/Z                    ND2B1M2R          2  2.2   53   +97     730 F 
g4872__9315/B                                               +0     730   
g4872__9315/Z              NR2M2R            8 13.4  314  +203     933 R 
fifomem_mem_reg[2][6]/SE   SDFQM1RA                         +0     933   
fifomem_mem_reg[2][6]/CK   setup                     400   +88    1021 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98879ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[2][6]/SE

path  74:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                               +0     459   
g4968__5526/Z              NR2M2R            4  5.3  141  +107     566 R 
g4899__1881/A                                               +0     566   
g4899__1881/Z              ND2M2R            2  2.0   64   +67     633 F 
g5183/NA                                                    +0     633   
g5183/Z                    ND2B1M2R          2  2.2   53   +97     730 F 
g4872__9315/B                                               +0     730   
g4872__9315/Z              NR2M2R            8 13.4  314  +203     933 R 
fifomem_mem_reg[2][5]/SE   SDFQM1RA                         +0     933   
fifomem_mem_reg[2][5]/CK   setup                     400   +88    1021 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98879ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[2][5]/SE

path  75:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                               +0     459   
g4968__5526/Z              NR2M2R            4  5.3  141  +107     566 R 
g4899__1881/A                                               +0     566   
g4899__1881/Z              ND2M2R            2  2.0   64   +67     633 F 
g5183/NA                                                    +0     633   
g5183/Z                    ND2B1M2R          2  2.2   53   +97     730 F 
g4872__9315/B                                               +0     730   
g4872__9315/Z              NR2M2R            8 13.4  314  +203     933 R 
fifomem_mem_reg[2][0]/SE   SDFQM1RA                         +0     933   
fifomem_mem_reg[2][0]/CK   setup                     400   +88    1021 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98879ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[2][0]/SE

path  76:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                               +0     459   
g4968__5526/Z              NR2M2R            4  5.3  141  +107     566 R 
g4899__1881/A                                               +0     566   
g4899__1881/Z              ND2M2R            2  2.0   64   +67     633 F 
g5183/NA                                                    +0     633   
g5183/Z                    ND2B1M2R          2  2.2   53   +97     730 F 
g4872__9315/B                                               +0     730   
g4872__9315/Z              NR2M2R            8 13.4  314  +203     933 R 
fifomem_mem_reg[2][3]/SE   SDFQM1RA                         +0     933   
fifomem_mem_reg[2][3]/CK   setup                     400   +88    1021 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98879ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[2][3]/SE

path  77:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                               +0     459   
g4968__5526/Z              NR2M2R            4  5.3  141  +107     566 R 
g4899__1881/A                                               +0     566   
g4899__1881/Z              ND2M2R            2  2.0   64   +67     633 F 
g5183/NA                                                    +0     633   
g5183/Z                    ND2B1M2R          2  2.2   53   +97     730 F 
g4872__9315/B                                               +0     730   
g4872__9315/Z              NR2M2R            8 13.4  314  +203     933 R 
fifomem_mem_reg[2][7]/SE   SDFQM1RA                         +0     933   
fifomem_mem_reg[2][7]/CK   setup                     400   +88    1021 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98879ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[2][7]/SE

path  78:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4955__8246/B                                               +0     565   
g4955__8246/Z              NR2M2R            5  5.4  143  +110     675 R 
g4916__7482/B1                                              +0     675   
g4916__7482/Z              MOAI22M2RA        5  5.7  147  +170     846 R 
g4843__6131/B1                                              +0     846   
g4843__6131/Z              MAOI22M2RA        3  3.6  114  +162    1008 R 
g4837/A                                                     +0    1008   
g4837/Z                    INVM1R            1  1.1   41   +45    1052 F 
wptr_full_wptr_reg[1]/D    DFQRM1RA                         +0    1052   
wptr_full_wptr_reg[1]/CK   setup                     400   -93     960 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98940ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : wptr_full_wptr_reg[1]/D

path  79:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                               +0     459   
g4968__5526/Z              NR2M2R            4  5.3  141  +107     566 R 
g4901__7098/A                                               +0     566   
g4901__7098/Z              ND2M2R            2  2.5   68   +71     638 F 
g4879__6783/B                                               +0     638   
g4879__6783/Z              NR2M2R            8 13.4  314  +209     846 R 
fifomem_mem_reg[8][0]/SE   SDFQM1RA                         +0     846   
fifomem_mem_reg[8][0]/CK   setup                     400   +88     934 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98966ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[8][0]/SE

path  80:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                                +0     459   
g4968__5526/Z               NR2M2R            4  5.3  141  +107     566 R 
g4901__7098/A                                                +0     566   
g4901__7098/Z               ND2M2R            2  2.5   68   +71     638 F 
g4888__5526/B                                                +0     638   
g4888__5526/Z               NR2M2R            8 13.4  314  +209     846 R 
fifomem_mem_reg[10][6]/SE   SDFQM1RA                         +0     846   
fifomem_mem_reg[10][6]/CK   setup                     400   +88     934 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98966ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[10][6]/SE

path  81:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                                +0     459   
g4968__5526/Z               NR2M2R            4  5.3  141  +107     566 R 
g4901__7098/A                                                +0     566   
g4901__7098/Z               ND2M2R            2  2.5   68   +71     638 F 
g4888__5526/B                                                +0     638   
g4888__5526/Z               NR2M2R            8 13.4  314  +209     846 R 
fifomem_mem_reg[10][5]/SE   SDFQM1RA                         +0     846   
fifomem_mem_reg[10][5]/CK   setup                     400   +88     934 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98966ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[10][5]/SE

path  82:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                                +0     459   
g4968__5526/Z               NR2M2R            4  5.3  141  +107     566 R 
g4901__7098/A                                                +0     566   
g4901__7098/Z               ND2M2R            2  2.5   68   +71     638 F 
g4888__5526/B                                                +0     638   
g4888__5526/Z               NR2M2R            8 13.4  314  +209     846 R 
fifomem_mem_reg[10][4]/SE   SDFQM1RA                         +0     846   
fifomem_mem_reg[10][4]/CK   setup                     400   +88     934 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98966ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[10][4]/SE

path  83:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                                +0     459   
g4968__5526/Z               NR2M2R            4  5.3  141  +107     566 R 
g4901__7098/A                                                +0     566   
g4901__7098/Z               ND2M2R            2  2.5   68   +71     638 F 
g4888__5526/B                                                +0     638   
g4888__5526/Z               NR2M2R            8 13.4  314  +209     846 R 
fifomem_mem_reg[10][2]/SE   SDFQM1RA                         +0     846   
fifomem_mem_reg[10][2]/CK   setup                     400   +88     934 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98966ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[10][2]/SE

path  84:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                                +0     459   
g4968__5526/Z               NR2M2R            4  5.3  141  +107     566 R 
g4901__7098/A                                                +0     566   
g4901__7098/Z               ND2M2R            2  2.5   68   +71     638 F 
g4888__5526/B                                                +0     638   
g4888__5526/Z               NR2M2R            8 13.4  314  +209     846 R 
fifomem_mem_reg[10][1]/SE   SDFQM1RA                         +0     846   
fifomem_mem_reg[10][1]/CK   setup                     400   +88     934 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98966ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[10][1]/SE

path  85:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                                +0     459   
g4968__5526/Z               NR2M2R            4  5.3  141  +107     566 R 
g4901__7098/A                                                +0     566   
g4901__7098/Z               ND2M2R            2  2.5   68   +71     638 F 
g4888__5526/B                                                +0     638   
g4888__5526/Z               NR2M2R            8 13.4  314  +209     846 R 
fifomem_mem_reg[10][0]/SE   SDFQM1RA                         +0     846   
fifomem_mem_reg[10][0]/CK   setup                     400   +88     934 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98966ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[10][0]/SE

path  86:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                               +0     459   
g4968__5526/Z              NR2M2R            4  5.3  141  +107     566 R 
g4901__7098/A                                               +0     566   
g4901__7098/Z              ND2M2R            2  2.5   68   +71     638 F 
g4879__6783/B                                               +0     638   
g4879__6783/Z              NR2M2R            8 13.4  314  +209     846 R 
fifomem_mem_reg[8][7]/SE   SDFQM1RA                         +0     846   
fifomem_mem_reg[8][7]/CK   setup                     400   +88     934 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98966ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[8][7]/SE

path  87:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                               +0     459   
g4968__5526/Z              NR2M2R            4  5.3  141  +107     566 R 
g4901__7098/A                                               +0     566   
g4901__7098/Z              ND2M2R            2  2.5   68   +71     638 F 
g4879__6783/B                                               +0     638   
g4879__6783/Z              NR2M2R            8 13.4  314  +209     846 R 
fifomem_mem_reg[8][6]/SE   SDFQM1RA                         +0     846   
fifomem_mem_reg[8][6]/CK   setup                     400   +88     934 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98966ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[8][6]/SE

path  88:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                               +0     459   
g4968__5526/Z              NR2M2R            4  5.3  141  +107     566 R 
g4901__7098/A                                               +0     566   
g4901__7098/Z              ND2M2R            2  2.5   68   +71     638 F 
g4879__6783/B                                               +0     638   
g4879__6783/Z              NR2M2R            8 13.4  314  +209     846 R 
fifomem_mem_reg[8][5]/SE   SDFQM1RA                         +0     846   
fifomem_mem_reg[8][5]/CK   setup                     400   +88     934 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98966ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[8][5]/SE

path  89:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                               +0     459   
g4968__5526/Z              NR2M2R            4  5.3  141  +107     566 R 
g4901__7098/A                                               +0     566   
g4901__7098/Z              ND2M2R            2  2.5   68   +71     638 F 
g4879__6783/B                                               +0     638   
g4879__6783/Z              NR2M2R            8 13.4  314  +209     846 R 
fifomem_mem_reg[8][4]/SE   SDFQM1RA                         +0     846   
fifomem_mem_reg[8][4]/CK   setup                     400   +88     934 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98966ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[8][4]/SE

path  90:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                               +0     459   
g4968__5526/Z              NR2M2R            4  5.3  141  +107     566 R 
g4901__7098/A                                               +0     566   
g4901__7098/Z              ND2M2R            2  2.5   68   +71     638 F 
g4879__6783/B                                               +0     638   
g4879__6783/Z              NR2M2R            8 13.4  314  +209     846 R 
fifomem_mem_reg[8][2]/SE   SDFQM1RA                         +0     846   
fifomem_mem_reg[8][2]/CK   setup                     400   +88     934 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98966ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[8][2]/SE

path  91:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                               +0     459   
g4968__5526/Z              NR2M2R            4  5.3  141  +107     566 R 
g4901__7098/A                                               +0     566   
g4901__7098/Z              ND2M2R            2  2.5   68   +71     638 F 
g4879__6783/B                                               +0     638   
g4879__6783/Z              NR2M2R            8 13.4  314  +209     846 R 
fifomem_mem_reg[8][1]/SE   SDFQM1RA                         +0     846   
fifomem_mem_reg[8][1]/CK   setup                     400   +88     934 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98966ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[8][1]/SE

path  92:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                               +0     459   
g4968__5526/Z              NR2M2R            4  5.3  141  +107     566 R 
g4901__7098/A                                               +0     566   
g4901__7098/Z              ND2M2R            2  2.5   68   +71     638 F 
g4879__6783/B                                               +0     638   
g4879__6783/Z              NR2M2R            8 13.4  314  +209     846 R 
fifomem_mem_reg[8][3]/SE   SDFQM1RA                         +0     846   
fifomem_mem_reg[8][3]/CK   setup                     400   +88     934 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98966ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[8][3]/SE

path  93:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                                +0     459   
g4968__5526/Z               NR2M2R            4  5.3  141  +107     566 R 
g4901__7098/A                                                +0     566   
g4901__7098/Z               ND2M2R            2  2.5   68   +71     638 F 
g4888__5526/B                                                +0     638   
g4888__5526/Z               NR2M2R            8 13.4  314  +209     846 R 
fifomem_mem_reg[10][3]/SE   SDFQM1RA                         +0     846   
fifomem_mem_reg[10][3]/CK   setup                     400   +88     934 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98966ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[10][3]/SE

path  94:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                                +0     459   
g4968__5526/Z               NR2M2R            4  5.3  141  +107     566 R 
g4901__7098/A                                                +0     566   
g4901__7098/Z               ND2M2R            2  2.5   68   +71     638 F 
g4888__5526/B                                                +0     638   
g4888__5526/Z               NR2M2R            8 13.4  314  +209     846 R 
fifomem_mem_reg[10][7]/SE   SDFQM1RA                         +0     846   
fifomem_mem_reg[10][7]/CK   setup                     400   +88     934 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98966ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[10][7]/SE

path  95:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                                +0     459   
g4968__5526/Z               NR2M2R            4  5.3  141  +107     566 R 
g4900__6131/A                                                +0     566   
g4900__6131/Z               ND2M2R            2  2.3   67   +70     636 F 
g4887__8428/B                                                +0     636   
g4887__8428/Z               NR2M2R            8 13.4  314  +208     844 R 
fifomem_mem_reg[12][7]/SE   SDFQM1RA                         +0     844   
fifomem_mem_reg[12][7]/CK   setup                     400   +88     932 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98968ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[12][7]/SE

path  96:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                                +0     459   
g4968__5526/Z               NR2M2R            4  5.3  141  +107     566 R 
g4900__6131/A                                                +0     566   
g4900__6131/Z               ND2M2R            2  2.3   67   +70     636 F 
g4887__8428/B                                                +0     636   
g4887__8428/Z               NR2M2R            8 13.4  314  +208     844 R 
fifomem_mem_reg[12][6]/SE   SDFQM1RA                         +0     844   
fifomem_mem_reg[12][6]/CK   setup                     400   +88     932 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98968ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[12][6]/SE

path  97:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                                +0     459   
g4968__5526/Z               NR2M2R            4  5.3  141  +107     566 R 
g4900__6131/A                                                +0     566   
g4900__6131/Z               ND2M2R            2  2.3   67   +70     636 F 
g4887__8428/B                                                +0     636   
g4887__8428/Z               NR2M2R            8 13.4  314  +208     844 R 
fifomem_mem_reg[12][5]/SE   SDFQM1RA                         +0     844   
fifomem_mem_reg[12][5]/CK   setup                     400   +88     932 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98968ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[12][5]/SE

path  98:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                                +0     459   
g4968__5526/Z               NR2M2R            4  5.3  141  +107     566 R 
g4900__6131/A                                                +0     566   
g4900__6131/Z               ND2M2R            2  2.3   67   +70     636 F 
g4887__8428/B                                                +0     636   
g4887__8428/Z               NR2M2R            8 13.4  314  +208     844 R 
fifomem_mem_reg[12][3]/SE   SDFQM1RA                         +0     844   
fifomem_mem_reg[12][3]/CK   setup                     400   +88     932 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98968ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[12][3]/SE

path  99:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                                +0     459   
g4968__5526/Z               NR2M2R            4  5.3  141  +107     566 R 
g4900__6131/A                                                +0     566   
g4900__6131/Z               ND2M2R            2  2.3   67   +70     636 F 
g4887__8428/B                                                +0     636   
g4887__8428/Z               NR2M2R            8 13.4  314  +208     844 R 
fifomem_mem_reg[12][2]/SE   SDFQM1RA                         +0     844   
fifomem_mem_reg[12][2]/CK   setup                     400   +88     932 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98968ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[12][2]/SE

path 100:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                                +0     459   
g4968__5526/Z               NR2M2R            4  5.3  141  +107     566 R 
g4900__6131/A                                                +0     566   
g4900__6131/Z               ND2M2R            2  2.3   67   +70     636 F 
g4887__8428/B                                                +0     636   
g4887__8428/Z               NR2M2R            8 13.4  314  +208     844 R 
fifomem_mem_reg[12][1]/SE   SDFQM1RA                         +0     844   
fifomem_mem_reg[12][1]/CK   setup                     400   +88     932 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98968ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[12][1]/SE

path 101:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                                +0     459   
g4968__5526/Z               NR2M2R            4  5.3  141  +107     566 R 
g4900__6131/A                                                +0     566   
g4900__6131/Z               ND2M2R            2  2.3   67   +70     636 F 
g4887__8428/B                                                +0     636   
g4887__8428/Z               NR2M2R            8 13.4  314  +208     844 R 
fifomem_mem_reg[12][0]/SE   SDFQM1RA                         +0     844   
fifomem_mem_reg[12][0]/CK   setup                     400   +88     932 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98968ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[12][0]/SE

path 102:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                                +0     459   
g4968__5526/Z               NR2M2R            4  5.3  141  +107     566 R 
g4900__6131/A                                                +0     566   
g4900__6131/Z               ND2M2R            2  2.3   67   +70     636 F 
g4887__8428/B                                                +0     636   
g4887__8428/Z               NR2M2R            8 13.4  314  +208     844 R 
fifomem_mem_reg[12][4]/SE   SDFQM1RA                         +0     844   
fifomem_mem_reg[12][4]/CK   setup                     400   +88     932 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98968ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[12][4]/SE

path 103:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4954__5122/B                                               +0     565   
g4954__5122/Z              NR2M2R            4  5.1  137  +107     672 R 
g4933__7098/B                                               +0     672   
g4933__7098/Z              AOI21M2R          5  5.4   94   +87     759 F 
g4869__4733/B1                                              +0     759   
g4869__4733/Z              MAOI22M2RA        3  3.5   82  +141     899 F 
g4859/A                                                     +0     899   
g4859/Z                    CKINVM1R          1  1.3   41   +51     950 R 
wptr_full_wptr_reg[0]/D    DFQRM2RA                         +0     950   
wptr_full_wptr_reg[0]/CK   setup                     400   -28     923 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98977ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : wptr_full_wptr_reg[0]/D

path 104:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                               +0     459   
g4968__5526/Z              NR2M2R            4  5.3  141  +107     566 R 
g4899__1881/A                                               +0     566   
g4899__1881/Z              ND2M2R            2  2.0   64   +67     633 F 
g5183/NA                                                    +0     633   
g5183/Z                    ND2B1M2R          2  2.2   53   +97     730 F 
g4882/A                                                     +0     730   
g4882/Z                    CKINVM1R          1  1.3   32   +40     770 R 
g4874__5115/A                                               +0     770   
g4874__5115/Z              ND2M2R            8 14.2  183  +117     887 F 
fifomem_mem_reg[6][1]/SE   SDFQM2RA                         +0     887   
fifomem_mem_reg[6][1]/CK   setup                     400   +16     904 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98996ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[6][1]/SE

path 105:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                               +0     459   
g4968__5526/Z              NR2M2R            4  5.3  141  +107     566 R 
g4899__1881/A                                               +0     566   
g4899__1881/Z              ND2M2R            2  2.0   64   +67     633 F 
g5183/NA                                                    +0     633   
g5183/Z                    ND2B1M2R          2  2.2   53   +97     730 F 
g4882/A                                                     +0     730   
g4882/Z                    CKINVM1R          1  1.3   32   +40     770 R 
g4874__5115/A                                               +0     770   
g4874__5115/Z              ND2M2R            8 14.2  183  +117     887 F 
fifomem_mem_reg[6][7]/SE   SDFQM2RA                         +0     887   
fifomem_mem_reg[6][7]/CK   setup                     400   +16     904 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98996ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[6][7]/SE

path 106:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                               +0     459   
g4968__5526/Z              NR2M2R            4  5.3  141  +107     566 R 
g4899__1881/A                                               +0     566   
g4899__1881/Z              ND2M2R            2  2.0   64   +67     633 F 
g5183/NA                                                    +0     633   
g5183/Z                    ND2B1M2R          2  2.2   53   +97     730 F 
g4882/A                                                     +0     730   
g4882/Z                    CKINVM1R          1  1.3   32   +40     770 R 
g4874__5115/A                                               +0     770   
g4874__5115/Z              ND2M2R            8 14.2  183  +117     887 F 
fifomem_mem_reg[6][5]/SE   SDFQM2RA                         +0     887   
fifomem_mem_reg[6][5]/CK   setup                     400   +16     904 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98996ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[6][5]/SE

path 107:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                               +0     459   
g4968__5526/Z              NR2M2R            4  5.3  141  +107     566 R 
g4899__1881/A                                               +0     566   
g4899__1881/Z              ND2M2R            2  2.0   64   +67     633 F 
g5183/NA                                                    +0     633   
g5183/Z                    ND2B1M2R          2  2.2   53   +97     730 F 
g4882/A                                                     +0     730   
g4882/Z                    CKINVM1R          1  1.3   32   +40     770 R 
g4874__5115/A                                               +0     770   
g4874__5115/Z              ND2M2R            8 14.2  183  +117     887 F 
fifomem_mem_reg[6][6]/SE   SDFQM2RA                         +0     887   
fifomem_mem_reg[6][6]/CK   setup                     400   +16     904 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98996ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[6][6]/SE

path 108:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                               +0     459   
g4968__5526/Z              NR2M2R            4  5.3  141  +107     566 R 
g4899__1881/A                                               +0     566   
g4899__1881/Z              ND2M2R            2  2.0   64   +67     633 F 
g5183/NA                                                    +0     633   
g5183/Z                    ND2B1M2R          2  2.2   53   +97     730 F 
g4882/A                                                     +0     730   
g4882/Z                    CKINVM1R          1  1.3   32   +40     770 R 
g4874__5115/A                                               +0     770   
g4874__5115/Z              ND2M2R            8 14.2  183  +117     887 F 
fifomem_mem_reg[6][3]/SE   SDFQM2RA                         +0     887   
fifomem_mem_reg[6][3]/CK   setup                     400   +16     904 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98996ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[6][3]/SE

path 109:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                               +0     459   
g4968__5526/Z              NR2M2R            4  5.3  141  +107     566 R 
g4899__1881/A                                               +0     566   
g4899__1881/Z              ND2M2R            2  2.0   64   +67     633 F 
g5183/NA                                                    +0     633   
g5183/Z                    ND2B1M2R          2  2.2   53   +97     730 F 
g4882/A                                                     +0     730   
g4882/Z                    CKINVM1R          1  1.3   32   +40     770 R 
g4874__5115/A                                               +0     770   
g4874__5115/Z              ND2M2R            8 14.2  183  +117     887 F 
fifomem_mem_reg[6][4]/SE   SDFQM2RA                         +0     887   
fifomem_mem_reg[6][4]/CK   setup                     400   +16     904 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98996ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[6][4]/SE

path 110:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                               +0     459   
g4968__5526/Z              NR2M2R            4  5.3  141  +107     566 R 
g4899__1881/A                                               +0     566   
g4899__1881/Z              ND2M2R            2  2.0   64   +67     633 F 
g5183/NA                                                    +0     633   
g5183/Z                    ND2B1M2R          2  2.2   53   +97     730 F 
g4882/A                                                     +0     730   
g4882/Z                    CKINVM1R          1  1.3   32   +40     770 R 
g4874__5115/A                                               +0     770   
g4874__5115/Z              ND2M2R            8 14.2  183  +117     887 F 
fifomem_mem_reg[6][2]/SE   SDFQM2RA                         +0     887   
fifomem_mem_reg[6][2]/CK   setup                     400   +16     904 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98996ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[6][2]/SE

path 111:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                               +0     459   
g4968__5526/Z              NR2M2R            4  5.3  141  +107     566 R 
g4899__1881/A                                               +0     566   
g4899__1881/Z              ND2M2R            2  2.0   64   +67     633 F 
g5183/NA                                                    +0     633   
g5183/Z                    ND2B1M2R          2  2.2   53   +97     730 F 
g4882/A                                                     +0     730   
g4882/Z                    CKINVM1R          1  1.3   32   +40     770 R 
g4874__5115/A                                               +0     770   
g4874__5115/Z              ND2M2R            8 14.2  183  +117     887 F 
fifomem_mem_reg[6][0]/SE   SDFQM2RA                         +0     887   
fifomem_mem_reg[6][0]/CK   setup                     400   +16     904 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98996ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[6][0]/SE

path 112:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                               +0     459   
g4968__5526/Z              NR2M2R            4  5.3  141  +107     566 R 
g4899__1881/A                                               +0     566   
g4899__1881/Z              ND2M2R            2  2.0   64   +67     633 F 
g4884__5122/B                                               +0     633   
g4884__5122/Z              NR2M2R            2  2.5   82   +74     707 R 
g4855__6260/A                                               +0     707   
g4855__6260/Z              ND2M2R            8 14.2  183  +135     842 F 
fifomem_mem_reg[4][1]/SE   SDFQM2RA                         +0     842   
fifomem_mem_reg[4][1]/CK   setup                     400   +16     859 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99041ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[4][1]/SE

path 113:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                               +0     459   
g4968__5526/Z              NR2M2R            4  5.3  141  +107     566 R 
g4899__1881/A                                               +0     566   
g4899__1881/Z              ND2M2R            2  2.0   64   +67     633 F 
g4884__5122/B                                               +0     633   
g4884__5122/Z              NR2M2R            2  2.5   82   +74     707 R 
g4855__6260/A                                               +0     707   
g4855__6260/Z              ND2M2R            8 14.2  183  +135     842 F 
fifomem_mem_reg[4][5]/SE   SDFQM2RA                         +0     842   
fifomem_mem_reg[4][5]/CK   setup                     400   +16     859 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99041ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[4][5]/SE

path 114:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                               +0     459   
g4968__5526/Z              NR2M2R            4  5.3  141  +107     566 R 
g4899__1881/A                                               +0     566   
g4899__1881/Z              ND2M2R            2  2.0   64   +67     633 F 
g4884__5122/B                                               +0     633   
g4884__5122/Z              NR2M2R            2  2.5   82   +74     707 R 
g4857__4319/A                                               +0     707   
g4857__4319/Z              ND2M2R            8 14.2  183  +135     842 F 
fifomem_mem_reg[0][4]/SE   SDFQM2RA                         +0     842   
fifomem_mem_reg[0][4]/CK   setup                     400   +16     859 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99041ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[0][4]/SE

path 115:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                               +0     459   
g4968__5526/Z              NR2M2R            4  5.3  141  +107     566 R 
g4899__1881/A                                               +0     566   
g4899__1881/Z              ND2M2R            2  2.0   64   +67     633 F 
g4884__5122/B                                               +0     633   
g4884__5122/Z              NR2M2R            2  2.5   82   +74     707 R 
g4857__4319/A                                               +0     707   
g4857__4319/Z              ND2M2R            8 14.2  183  +135     842 F 
fifomem_mem_reg[0][5]/SE   SDFQM2RA                         +0     842   
fifomem_mem_reg[0][5]/CK   setup                     400   +16     859 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99041ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[0][5]/SE

path 116:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                               +0     459   
g4968__5526/Z              NR2M2R            4  5.3  141  +107     566 R 
g4899__1881/A                                               +0     566   
g4899__1881/Z              ND2M2R            2  2.0   64   +67     633 F 
g4884__5122/B                                               +0     633   
g4884__5122/Z              NR2M2R            2  2.5   82   +74     707 R 
g4857__4319/A                                               +0     707   
g4857__4319/Z              ND2M2R            8 14.2  183  +135     842 F 
fifomem_mem_reg[0][1]/SE   SDFQM2RA                         +0     842   
fifomem_mem_reg[0][1]/CK   setup                     400   +16     859 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99041ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[0][1]/SE

path 117:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                               +0     459   
g4968__5526/Z              NR2M2R            4  5.3  141  +107     566 R 
g4899__1881/A                                               +0     566   
g4899__1881/Z              ND2M2R            2  2.0   64   +67     633 F 
g4884__5122/B                                               +0     633   
g4884__5122/Z              NR2M2R            2  2.5   82   +74     707 R 
g4857__4319/A                                               +0     707   
g4857__4319/Z              ND2M2R            8 14.2  183  +135     842 F 
fifomem_mem_reg[0][6]/SE   SDFQM2RA                         +0     842   
fifomem_mem_reg[0][6]/CK   setup                     400   +16     859 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99041ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[0][6]/SE

path 118:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                               +0     459   
g4968__5526/Z              NR2M2R            4  5.3  141  +107     566 R 
g4899__1881/A                                               +0     566   
g4899__1881/Z              ND2M2R            2  2.0   64   +67     633 F 
g4884__5122/B                                               +0     633   
g4884__5122/Z              NR2M2R            2  2.5   82   +74     707 R 
g4857__4319/A                                               +0     707   
g4857__4319/Z              ND2M2R            8 14.2  183  +135     842 F 
fifomem_mem_reg[0][3]/SE   SDFQM2RA                         +0     842   
fifomem_mem_reg[0][3]/CK   setup                     400   +16     859 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99041ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[0][3]/SE

path 119:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                               +0     459   
g4968__5526/Z              NR2M2R            4  5.3  141  +107     566 R 
g4899__1881/A                                               +0     566   
g4899__1881/Z              ND2M2R            2  2.0   64   +67     633 F 
g4884__5122/B                                               +0     633   
g4884__5122/Z              NR2M2R            2  2.5   82   +74     707 R 
g4857__4319/A                                               +0     707   
g4857__4319/Z              ND2M2R            8 14.2  183  +135     842 F 
fifomem_mem_reg[0][2]/SE   SDFQM2RA                         +0     842   
fifomem_mem_reg[0][2]/CK   setup                     400   +16     859 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99041ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[0][2]/SE

path 120:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                               +0     459   
g4968__5526/Z              NR2M2R            4  5.3  141  +107     566 R 
g4899__1881/A                                               +0     566   
g4899__1881/Z              ND2M2R            2  2.0   64   +67     633 F 
g4884__5122/B                                               +0     633   
g4884__5122/Z              NR2M2R            2  2.5   82   +74     707 R 
g4855__6260/A                                               +0     707   
g4855__6260/Z              ND2M2R            8 14.2  183  +135     842 F 
fifomem_mem_reg[4][6]/SE   SDFQM2RA                         +0     842   
fifomem_mem_reg[4][6]/CK   setup                     400   +16     859 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99041ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[4][6]/SE

path 121:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                               +0     459   
g4968__5526/Z              NR2M2R            4  5.3  141  +107     566 R 
g4899__1881/A                                               +0     566   
g4899__1881/Z              ND2M2R            2  2.0   64   +67     633 F 
g4884__5122/B                                               +0     633   
g4884__5122/Z              NR2M2R            2  2.5   82   +74     707 R 
g4855__6260/A                                               +0     707   
g4855__6260/Z              ND2M2R            8 14.2  183  +135     842 F 
fifomem_mem_reg[4][7]/SE   SDFQM2RA                         +0     842   
fifomem_mem_reg[4][7]/CK   setup                     400   +16     859 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99041ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[4][7]/SE

path 122:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                               +0     459   
g4968__5526/Z              NR2M2R            4  5.3  141  +107     566 R 
g4899__1881/A                                               +0     566   
g4899__1881/Z              ND2M2R            2  2.0   64   +67     633 F 
g4884__5122/B                                               +0     633   
g4884__5122/Z              NR2M2R            2  2.5   82   +74     707 R 
g4855__6260/A                                               +0     707   
g4855__6260/Z              ND2M2R            8 14.2  183  +135     842 F 
fifomem_mem_reg[4][4]/SE   SDFQM2RA                         +0     842   
fifomem_mem_reg[4][4]/CK   setup                     400   +16     859 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99041ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[4][4]/SE

path 123:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                               +0     459   
g4968__5526/Z              NR2M2R            4  5.3  141  +107     566 R 
g4899__1881/A                                               +0     566   
g4899__1881/Z              ND2M2R            2  2.0   64   +67     633 F 
g4884__5122/B                                               +0     633   
g4884__5122/Z              NR2M2R            2  2.5   82   +74     707 R 
g4855__6260/A                                               +0     707   
g4855__6260/Z              ND2M2R            8 14.2  183  +135     842 F 
fifomem_mem_reg[4][0]/SE   SDFQM2RA                         +0     842   
fifomem_mem_reg[4][0]/CK   setup                     400   +16     859 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99041ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[4][0]/SE

path 124:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                               +0     459   
g4968__5526/Z              NR2M2R            4  5.3  141  +107     566 R 
g4899__1881/A                                               +0     566   
g4899__1881/Z              ND2M2R            2  2.0   64   +67     633 F 
g4884__5122/B                                               +0     633   
g4884__5122/Z              NR2M2R            2  2.5   82   +74     707 R 
g4855__6260/A                                               +0     707   
g4855__6260/Z              ND2M2R            8 14.2  183  +135     842 F 
fifomem_mem_reg[4][2]/SE   SDFQM2RA                         +0     842   
fifomem_mem_reg[4][2]/CK   setup                     400   +16     859 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99041ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[4][2]/SE

path 125:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                               +0     459   
g4968__5526/Z              NR2M2R            4  5.3  141  +107     566 R 
g4899__1881/A                                               +0     566   
g4899__1881/Z              ND2M2R            2  2.0   64   +67     633 F 
g4884__5122/B                                               +0     633   
g4884__5122/Z              NR2M2R            2  2.5   82   +74     707 R 
g4855__6260/A                                               +0     707   
g4855__6260/Z              ND2M2R            8 14.2  183  +135     842 F 
fifomem_mem_reg[4][3]/SE   SDFQM2RA                         +0     842   
fifomem_mem_reg[4][3]/CK   setup                     400   +16     859 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99041ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[4][3]/SE

path 126:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                               +0     459   
g4968__5526/Z              NR2M2R            4  5.3  141  +107     566 R 
g4899__1881/A                                               +0     566   
g4899__1881/Z              ND2M2R            2  2.0   64   +67     633 F 
g4884__5122/B                                               +0     633   
g4884__5122/Z              NR2M2R            2  2.5   82   +74     707 R 
g4857__4319/A                                               +0     707   
g4857__4319/Z              ND2M2R            8 14.2  183  +135     842 F 
fifomem_mem_reg[0][0]/SE   SDFQM2RA                         +0     842   
fifomem_mem_reg[0][0]/CK   setup                     400   +16     859 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99041ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[0][0]/SE

path 127:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                               +0     459   
g4968__5526/Z              NR2M2R            4  5.3  141  +107     566 R 
g4899__1881/A                                               +0     566   
g4899__1881/Z              ND2M2R            2  2.0   64   +67     633 F 
g4884__5122/B                                               +0     633   
g4884__5122/Z              NR2M2R            2  2.5   82   +74     707 R 
g4857__4319/A                                               +0     707   
g4857__4319/Z              ND2M2R            8 14.2  183  +135     842 F 
fifomem_mem_reg[0][7]/SE   SDFQM2RA                         +0     842   
fifomem_mem_reg[0][7]/CK   setup                     400   +16     859 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99041ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[0][7]/SE

path 128:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                               +0     459   
g4960__8428/Z               ND2B1M2R          3  3.8   65  +106     565 F 
g4955__8246/B                                                +0     565   
g4955__8246/Z               NR2M2R            5  5.4  143  +110     675 R 
g4934__6131/A                                                +0     675   
g4934__6131/Z               ND2M2R            8 14.2  186  +157     832 F 
fifomem_mem_reg[11][7]/SE   SDFQM2RA                         +0     832   
fifomem_mem_reg[11][7]/CK   setup                     400   +17     849 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99051ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[11][7]/SE

path 129:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                               +0     459   
g4960__8428/Z               ND2B1M2R          3  3.8   65  +106     565 F 
g4955__8246/B                                                +0     565   
g4955__8246/Z               NR2M2R            5  5.4  143  +110     675 R 
g4934__6131/A                                                +0     675   
g4934__6131/Z               ND2M2R            8 14.2  186  +157     832 F 
fifomem_mem_reg[11][6]/SE   SDFQM2RA                         +0     832   
fifomem_mem_reg[11][6]/CK   setup                     400   +17     849 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99051ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[11][6]/SE

path 130:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                               +0     459   
g4960__8428/Z               ND2B1M2R          3  3.8   65  +106     565 F 
g4955__8246/B                                                +0     565   
g4955__8246/Z               NR2M2R            5  5.4  143  +110     675 R 
g4934__6131/A                                                +0     675   
g4934__6131/Z               ND2M2R            8 14.2  186  +157     832 F 
fifomem_mem_reg[11][5]/SE   SDFQM2RA                         +0     832   
fifomem_mem_reg[11][5]/CK   setup                     400   +17     849 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99051ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[11][5]/SE

path 131:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                               +0     459   
g4960__8428/Z               ND2B1M2R          3  3.8   65  +106     565 F 
g4955__8246/B                                                +0     565   
g4955__8246/Z               NR2M2R            5  5.4  143  +110     675 R 
g4934__6131/A                                                +0     675   
g4934__6131/Z               ND2M2R            8 14.2  186  +157     832 F 
fifomem_mem_reg[11][3]/SE   SDFQM2RA                         +0     832   
fifomem_mem_reg[11][3]/CK   setup                     400   +17     849 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99051ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[11][3]/SE

path 132:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                               +0     459   
g4960__8428/Z               ND2B1M2R          3  3.8   65  +106     565 F 
g4955__8246/B                                                +0     565   
g4955__8246/Z               NR2M2R            5  5.4  143  +110     675 R 
g4934__6131/A                                                +0     675   
g4934__6131/Z               ND2M2R            8 14.2  186  +157     832 F 
fifomem_mem_reg[11][2]/SE   SDFQM2RA                         +0     832   
fifomem_mem_reg[11][2]/CK   setup                     400   +17     849 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99051ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[11][2]/SE

path 133:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                               +0     459   
g4960__8428/Z               ND2B1M2R          3  3.8   65  +106     565 F 
g4955__8246/B                                                +0     565   
g4955__8246/Z               NR2M2R            5  5.4  143  +110     675 R 
g4934__6131/A                                                +0     675   
g4934__6131/Z               ND2M2R            8 14.2  186  +157     832 F 
fifomem_mem_reg[11][1]/SE   SDFQM2RA                         +0     832   
fifomem_mem_reg[11][1]/CK   setup                     400   +17     849 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99051ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[11][1]/SE

path 134:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                               +0     459   
g4960__8428/Z               ND2B1M2R          3  3.8   65  +106     565 F 
g4955__8246/B                                                +0     565   
g4955__8246/Z               NR2M2R            5  5.4  143  +110     675 R 
g4934__6131/A                                                +0     675   
g4934__6131/Z               ND2M2R            8 14.2  186  +157     832 F 
fifomem_mem_reg[11][0]/SE   SDFQM2RA                         +0     832   
fifomem_mem_reg[11][0]/CK   setup                     400   +17     849 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99051ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[11][0]/SE

path 135:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                               +0     459   
g4960__8428/Z               ND2B1M2R          3  3.8   65  +106     565 F 
g4955__8246/B                                                +0     565   
g4955__8246/Z               NR2M2R            5  5.4  143  +110     675 R 
g4934__6131/A                                                +0     675   
g4934__6131/Z               ND2M2R            8 14.2  186  +157     832 F 
fifomem_mem_reg[11][4]/SE   SDFQM2RA                         +0     832   
fifomem_mem_reg[11][4]/CK   setup                     400   +17     849 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99051ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[11][4]/SE

path 136:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                               +0     459   
g4960__8428/Z               ND2B1M2R          3  3.8   65  +106     565 F 
g4954__5122/B                                                +0     565   
g4954__5122/Z               NR2M2R            4  5.1  137  +107     672 R 
g4881__4319/A                                                +0     672   
g4881__4319/Z               ND2M2R            8 14.2  185  +154     826 F 
fifomem_mem_reg[13][5]/SE   SDFQM2RA                         +0     826   
fifomem_mem_reg[13][5]/CK   setup                     400   +17     843 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99057ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[13][5]/SE

path 137:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                               +0     459   
g4960__8428/Z               ND2B1M2R          3  3.8   65  +106     565 F 
g4954__5122/B                                                +0     565   
g4954__5122/Z               NR2M2R            4  5.1  137  +107     672 R 
g4881__4319/A                                                +0     672   
g4881__4319/Z               ND2M2R            8 14.2  185  +154     826 F 
fifomem_mem_reg[13][2]/SE   SDFQM2RA                         +0     826   
fifomem_mem_reg[13][2]/CK   setup                     400   +17     843 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99057ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[13][2]/SE

path 138:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4954__5122/B                                               +0     565   
g4954__5122/Z              NR2M2R            4  5.1  137  +107     672 R 
g4880__3680/A                                               +0     672   
g4880__3680/Z              ND2M2R            8 14.2  185  +154     826 F 
fifomem_mem_reg[9][6]/SE   SDFQM2RA                         +0     826   
fifomem_mem_reg[9][6]/CK   setup                     400   +17     843 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99057ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[9][6]/SE

path 139:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                               +0     459   
g4960__8428/Z               ND2B1M2R          3  3.8   65  +106     565 F 
g4954__5122/B                                                +0     565   
g4954__5122/Z               NR2M2R            4  5.1  137  +107     672 R 
g4881__4319/A                                                +0     672   
g4881__4319/Z               ND2M2R            8 14.2  185  +154     826 F 
fifomem_mem_reg[13][7]/SE   SDFQM2RA                         +0     826   
fifomem_mem_reg[13][7]/CK   setup                     400   +17     843 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99057ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[13][7]/SE

path 140:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                               +0     459   
g4960__8428/Z               ND2B1M2R          3  3.8   65  +106     565 F 
g4954__5122/B                                                +0     565   
g4954__5122/Z               NR2M2R            4  5.1  137  +107     672 R 
g4881__4319/A                                                +0     672   
g4881__4319/Z               ND2M2R            8 14.2  185  +154     826 F 
fifomem_mem_reg[13][4]/SE   SDFQM2RA                         +0     826   
fifomem_mem_reg[13][4]/CK   setup                     400   +17     843 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99057ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[13][4]/SE

path 141:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                               +0     459   
g4960__8428/Z               ND2B1M2R          3  3.8   65  +106     565 F 
g4954__5122/B                                                +0     565   
g4954__5122/Z               NR2M2R            4  5.1  137  +107     672 R 
g4881__4319/A                                                +0     672   
g4881__4319/Z               ND2M2R            8 14.2  185  +154     826 F 
fifomem_mem_reg[13][3]/SE   SDFQM2RA                         +0     826   
fifomem_mem_reg[13][3]/CK   setup                     400   +17     843 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99057ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[13][3]/SE

path 142:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4954__5122/B                                               +0     565   
g4954__5122/Z              NR2M2R            4  5.1  137  +107     672 R 
g4880__3680/A                                               +0     672   
g4880__3680/Z              ND2M2R            8 14.2  185  +154     826 F 
fifomem_mem_reg[9][0]/SE   SDFQM2RA                         +0     826   
fifomem_mem_reg[9][0]/CK   setup                     400   +17     843 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99057ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[9][0]/SE

path 143:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4954__5122/B                                               +0     565   
g4954__5122/Z              NR2M2R            4  5.1  137  +107     672 R 
g4880__3680/A                                               +0     672   
g4880__3680/Z              ND2M2R            8 14.2  185  +154     826 F 
fifomem_mem_reg[9][3]/SE   SDFQM2RA                         +0     826   
fifomem_mem_reg[9][3]/CK   setup                     400   +17     843 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99057ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[9][3]/SE

path 144:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4954__5122/B                                               +0     565   
g4954__5122/Z              NR2M2R            4  5.1  137  +107     672 R 
g4880__3680/A                                               +0     672   
g4880__3680/Z              ND2M2R            8 14.2  185  +154     826 F 
fifomem_mem_reg[9][1]/SE   SDFQM2RA                         +0     826   
fifomem_mem_reg[9][1]/CK   setup                     400   +17     843 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99057ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[9][1]/SE

path 145:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4954__5122/B                                               +0     565   
g4954__5122/Z              NR2M2R            4  5.1  137  +107     672 R 
g4880__3680/A                                               +0     672   
g4880__3680/Z              ND2M2R            8 14.2  185  +154     826 F 
fifomem_mem_reg[9][2]/SE   SDFQM2RA                         +0     826   
fifomem_mem_reg[9][2]/CK   setup                     400   +17     843 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99057ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[9][2]/SE

path 146:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4954__5122/B                                               +0     565   
g4954__5122/Z              NR2M2R            4  5.1  137  +107     672 R 
g4880__3680/A                                               +0     672   
g4880__3680/Z              ND2M2R            8 14.2  185  +154     826 F 
fifomem_mem_reg[9][4]/SE   SDFQM2RA                         +0     826   
fifomem_mem_reg[9][4]/CK   setup                     400   +17     843 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99057ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[9][4]/SE

path 147:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                               +0     459   
g4960__8428/Z               ND2B1M2R          3  3.8   65  +106     565 F 
g4954__5122/B                                                +0     565   
g4954__5122/Z               NR2M2R            4  5.1  137  +107     672 R 
g4881__4319/A                                                +0     672   
g4881__4319/Z               ND2M2R            8 14.2  185  +154     826 F 
fifomem_mem_reg[13][0]/SE   SDFQM2RA                         +0     826   
fifomem_mem_reg[13][0]/CK   setup                     400   +17     843 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99057ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[13][0]/SE

path 148:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4954__5122/B                                               +0     565   
g4954__5122/Z              NR2M2R            4  5.1  137  +107     672 R 
g4880__3680/A                                               +0     672   
g4880__3680/Z              ND2M2R            8 14.2  185  +154     826 F 
fifomem_mem_reg[9][7]/SE   SDFQM2RA                         +0     826   
fifomem_mem_reg[9][7]/CK   setup                     400   +17     843 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99057ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[9][7]/SE

path 149:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4954__5122/B                                               +0     565   
g4954__5122/Z              NR2M2R            4  5.1  137  +107     672 R 
g4880__3680/A                                               +0     672   
g4880__3680/Z              ND2M2R            8 14.2  185  +154     826 F 
fifomem_mem_reg[9][5]/SE   SDFQM2RA                         +0     826   
fifomem_mem_reg[9][5]/CK   setup                     400   +17     843 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99057ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[9][5]/SE

path 150:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                               +0     459   
g4960__8428/Z               ND2B1M2R          3  3.8   65  +106     565 F 
g4954__5122/B                                                +0     565   
g4954__5122/Z               NR2M2R            4  5.1  137  +107     672 R 
g4881__4319/A                                                +0     672   
g4881__4319/Z               ND2M2R            8 14.2  185  +154     826 F 
fifomem_mem_reg[13][6]/SE   SDFQM2RA                         +0     826   
fifomem_mem_reg[13][6]/CK   setup                     400   +17     843 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99057ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[13][6]/SE

path 151:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                               +0     459   
g4960__8428/Z               ND2B1M2R          3  3.8   65  +106     565 F 
g4954__5122/B                                                +0     565   
g4954__5122/Z               NR2M2R            4  5.1  137  +107     672 R 
g4881__4319/A                                                +0     672   
g4881__4319/Z               ND2M2R            8 14.2  185  +154     826 F 
fifomem_mem_reg[13][1]/SE   SDFQM2RA                         +0     826   
fifomem_mem_reg[13][1]/CK   setup                     400   +17     843 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99057ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[13][1]/SE

path 152:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4955__8246/B                                               +0     565   
g4955__8246/Z              NR2M2R            5  5.4  143  +110     675 R 
g4916__7482/B1                                              +0     675   
g4916__7482/Z              MOAI22M2RA        5  5.7  147  +170     846 R 
wptr_full_wbin_reg[2]/D    DFRM2RA                          +0     846   
wptr_full_wbin_reg[2]/CK   setup                     400    -3     843 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99057ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : wptr_full_wbin_reg[2]/D

path 153:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                                +0     459   
g4968__5526/Z               NR2M2R            4  5.3  141  +107     566 R 
g4900__6131/A                                                +0     566   
g4900__6131/Z               ND2M2R            2  2.3   67   +70     636 F 
g4892/A                                                      +0     636   
g4892/Z                     INVM1R            1  1.3   37   +46     682 R 
g4889__9315/A                                                +0     682   
g4889__9315/Z               ND2M2R            8 14.2  183  +119     801 F 
fifomem_mem_reg[14][2]/SE   SDFQM2RA                         +0     801   
fifomem_mem_reg[14][2]/CK   setup                     400   +16     817 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99083ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[14][2]/SE

path 154:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                                +0     459   
g4968__5526/Z               NR2M2R            4  5.3  141  +107     566 R 
g4900__6131/A                                                +0     566   
g4900__6131/Z               ND2M2R            2  2.3   67   +70     636 F 
g4892/A                                                      +0     636   
g4892/Z                     INVM1R            1  1.3   37   +46     682 R 
g4889__9315/A                                                +0     682   
g4889__9315/Z               ND2M2R            8 14.2  183  +119     801 F 
fifomem_mem_reg[14][1]/SE   SDFQM2RA                         +0     801   
fifomem_mem_reg[14][1]/CK   setup                     400   +16     817 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99083ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[14][1]/SE

path 155:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                                +0     459   
g4968__5526/Z               NR2M2R            4  5.3  141  +107     566 R 
g4900__6131/A                                                +0     566   
g4900__6131/Z               ND2M2R            2  2.3   67   +70     636 F 
g4892/A                                                      +0     636   
g4892/Z                     INVM1R            1  1.3   37   +46     682 R 
g4889__9315/A                                                +0     682   
g4889__9315/Z               ND2M2R            8 14.2  183  +119     801 F 
fifomem_mem_reg[14][6]/SE   SDFQM2RA                         +0     801   
fifomem_mem_reg[14][6]/CK   setup                     400   +16     817 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99083ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[14][6]/SE

path 156:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                                +0     459   
g4968__5526/Z               NR2M2R            4  5.3  141  +107     566 R 
g4900__6131/A                                                +0     566   
g4900__6131/Z               ND2M2R            2  2.3   67   +70     636 F 
g4892/A                                                      +0     636   
g4892/Z                     INVM1R            1  1.3   37   +46     682 R 
g4889__9315/A                                                +0     682   
g4889__9315/Z               ND2M2R            8 14.2  183  +119     801 F 
fifomem_mem_reg[14][7]/SE   SDFQM2RA                         +0     801   
fifomem_mem_reg[14][7]/CK   setup                     400   +16     817 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99083ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[14][7]/SE

path 157:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                                +0     459   
g4968__5526/Z               NR2M2R            4  5.3  141  +107     566 R 
g4900__6131/A                                                +0     566   
g4900__6131/Z               ND2M2R            2  2.3   67   +70     636 F 
g4892/A                                                      +0     636   
g4892/Z                     INVM1R            1  1.3   37   +46     682 R 
g4889__9315/A                                                +0     682   
g4889__9315/Z               ND2M2R            8 14.2  183  +119     801 F 
fifomem_mem_reg[14][4]/SE   SDFQM2RA                         +0     801   
fifomem_mem_reg[14][4]/CK   setup                     400   +16     817 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99083ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[14][4]/SE

path 158:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                                +0     459   
g4968__5526/Z               NR2M2R            4  5.3  141  +107     566 R 
g4900__6131/A                                                +0     566   
g4900__6131/Z               ND2M2R            2  2.3   67   +70     636 F 
g4892/A                                                      +0     636   
g4892/Z                     INVM1R            1  1.3   37   +46     682 R 
g4889__9315/A                                                +0     682   
g4889__9315/Z               ND2M2R            8 14.2  183  +119     801 F 
fifomem_mem_reg[14][3]/SE   SDFQM2RA                         +0     801   
fifomem_mem_reg[14][3]/CK   setup                     400   +16     817 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99083ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[14][3]/SE

path 159:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                                +0     459   
g4968__5526/Z               NR2M2R            4  5.3  141  +107     566 R 
g4900__6131/A                                                +0     566   
g4900__6131/Z               ND2M2R            2  2.3   67   +70     636 F 
g4892/A                                                      +0     636   
g4892/Z                     INVM1R            1  1.3   37   +46     682 R 
g4889__9315/A                                                +0     682   
g4889__9315/Z               ND2M2R            8 14.2  183  +119     801 F 
fifomem_mem_reg[14][0]/SE   SDFQM2RA                         +0     801   
fifomem_mem_reg[14][0]/CK   setup                     400   +16     817 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99083ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[14][0]/SE

path 160:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                               +0     374   
g4981__1881/Z               ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                                +0     459   
g4968__5526/Z               NR2M2R            4  5.3  141  +107     566 R 
g4900__6131/A                                                +0     566   
g4900__6131/Z               ND2M2R            2  2.3   67   +70     636 F 
g4892/A                                                      +0     636   
g4892/Z                     INVM1R            1  1.3   37   +46     682 R 
g4889__9315/A                                                +0     682   
g4889__9315/Z               ND2M2R            8 14.2  183  +119     801 F 
fifomem_mem_reg[14][5]/SE   SDFQM2RA                         +0     801   
fifomem_mem_reg[14][5]/CK   setup                     400   +16     817 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99083ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : fifomem_mem_reg[14][5]/SE

path 161:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4960__8428/NA                                              +0     459   
g4960__8428/Z              ND2B1M2R          3  3.8   65  +106     565 F 
g4954__5122/B                                               +0     565   
g4954__5122/Z              NR2M2R            4  5.1  137  +107     672 R 
g4933__7098/B                                               +0     672   
g4933__7098/Z              AOI21M2R          5  5.4   94   +87     759 F 
g4890/A                                                     +0     759   
g4890/Z                    CKINVM1R          1  1.3   44   +55     814 R 
wptr_full_wbin_reg[1]/D    DFRM2RA                          +0     814   
wptr_full_wbin_reg[1]/CK   setup                     400   -27     787 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99113ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : wptr_full_wbin_reg[1]/D

path 162:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
wptr_full_wfull_reg/CK                               400           100 R 
wptr_full_wfull_reg/Q      DFQRM2RA          2  0.9   18  +274     374 F 
g4981__1881/NA                                              +0     374   
g4981__1881/Z              ND2B1M2R          3  3.4   61   +85     459 F 
g4968__5526/B                                               +0     459   
g4968__5526/Z              NR2M2R            4  5.3  141  +107     566 R 
g4956__1705/B                                               +0     566   
g4956__1705/Z              AO21M2RA          3  3.5   50  +104     670 R 
wptr_full_wbin_reg[0]/D    DFQRM2RA                         +0     670   
wptr_full_wbin_reg[0]/CK   setup                     400   -25     644 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99256ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : wptr_full_wbin_reg[0]/D

path 163:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[13][2]/CK                             400           100 R 
fifomem_mem_reg[13][2]/Q    SDFQM2RA          2  2.0   33  +244     344 R 
fifomem_mem_reg[13][2]/SD   SDFQM2RA                         +0     344   
fifomem_mem_reg[13][2]/CK   setup                     400  +108     452 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99448ps 
Start-point  : fifomem_mem_reg[13][2]/CK
End-point    : fifomem_mem_reg[13][2]/SD

path 164:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[13][6]/CK                             400           100 R 
fifomem_mem_reg[13][6]/Q    SDFQM2RA          2  2.0   33  +244     344 R 
fifomem_mem_reg[13][6]/SD   SDFQM2RA                         +0     344   
fifomem_mem_reg[13][6]/CK   setup                     400  +108     452 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99448ps 
Start-point  : fifomem_mem_reg[13][6]/CK
End-point    : fifomem_mem_reg[13][6]/SD

path 165:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[4][5]/CK                             400           100 R 
fifomem_mem_reg[4][5]/Q    SDFQM2RA          2  2.0   33  +244     344 R 
fifomem_mem_reg[4][5]/SD   SDFQM2RA                         +0     344   
fifomem_mem_reg[4][5]/CK   setup                     400  +108     452 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99448ps 
Start-point  : fifomem_mem_reg[4][5]/CK
End-point    : fifomem_mem_reg[4][5]/SD

path 166:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[0][4]/CK                             400           100 R 
fifomem_mem_reg[0][4]/Q    SDFQM2RA          2  2.0   33  +244     344 R 
fifomem_mem_reg[0][4]/SD   SDFQM2RA                         +0     344   
fifomem_mem_reg[0][4]/CK   setup                     400  +108     452 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99448ps 
Start-point  : fifomem_mem_reg[0][4]/CK
End-point    : fifomem_mem_reg[0][4]/SD

path 167:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[0][5]/CK                             400           100 R 
fifomem_mem_reg[0][5]/Q    SDFQM2RA          2  2.0   33  +244     344 R 
fifomem_mem_reg[0][5]/SD   SDFQM2RA                         +0     344   
fifomem_mem_reg[0][5]/CK   setup                     400  +108     452 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99448ps 
Start-point  : fifomem_mem_reg[0][5]/CK
End-point    : fifomem_mem_reg[0][5]/SD

path 168:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[0][1]/CK                             400           100 R 
fifomem_mem_reg[0][1]/Q    SDFQM2RA          2  2.0   33  +244     344 R 
fifomem_mem_reg[0][1]/SD   SDFQM2RA                         +0     344   
fifomem_mem_reg[0][1]/CK   setup                     400  +108     452 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99448ps 
Start-point  : fifomem_mem_reg[0][1]/CK
End-point    : fifomem_mem_reg[0][1]/SD

path 169:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[0][3]/CK                             400           100 R 
fifomem_mem_reg[0][3]/Q    SDFQM2RA          2  2.0   33  +244     344 R 
fifomem_mem_reg[0][3]/SD   SDFQM2RA                         +0     344   
fifomem_mem_reg[0][3]/CK   setup                     400  +108     452 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99448ps 
Start-point  : fifomem_mem_reg[0][3]/CK
End-point    : fifomem_mem_reg[0][3]/SD

path 170:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[4][0]/CK                             400           100 R 
fifomem_mem_reg[4][0]/Q    SDFQM2RA          2  2.0   33  +244     344 R 
fifomem_mem_reg[4][0]/SD   SDFQM2RA                         +0     344   
fifomem_mem_reg[4][0]/CK   setup                     400  +108     452 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99448ps 
Start-point  : fifomem_mem_reg[4][0]/CK
End-point    : fifomem_mem_reg[4][0]/SD

path 171:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[0][0]/CK                             400           100 R 
fifomem_mem_reg[0][0]/Q    SDFQM2RA          2  2.0   33  +244     344 R 
fifomem_mem_reg[0][0]/SD   SDFQM2RA                         +0     344   
fifomem_mem_reg[0][0]/CK   setup                     400  +108     452 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99448ps 
Start-point  : fifomem_mem_reg[0][0]/CK
End-point    : fifomem_mem_reg[0][0]/SD

path 172:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[0][7]/CK                             400           100 R 
fifomem_mem_reg[0][7]/Q    SDFQM2RA          2  2.0   33  +244     344 R 
fifomem_mem_reg[0][7]/SD   SDFQM2RA                         +0     344   
fifomem_mem_reg[0][7]/CK   setup                     400  +108     452 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99448ps 
Start-point  : fifomem_mem_reg[0][7]/CK
End-point    : fifomem_mem_reg[0][7]/SD

path 173:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[13][5]/CK                             400           100 R 
fifomem_mem_reg[13][5]/Q    SDFQM2RA          2  1.9   32  +244     344 R 
fifomem_mem_reg[13][5]/SD   SDFQM2RA                         +0     344   
fifomem_mem_reg[13][5]/CK   setup                     400  +107     451 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99449ps 
Start-point  : fifomem_mem_reg[13][5]/CK
End-point    : fifomem_mem_reg[13][5]/SD

path 174:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[11][6]/CK                             400           100 R 
fifomem_mem_reg[11][6]/Q    SDFQM2RA          2  1.9   32  +244     344 R 
fifomem_mem_reg[11][6]/SD   SDFQM2RA                         +0     344   
fifomem_mem_reg[11][6]/CK   setup                     400  +107     451 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99449ps 
Start-point  : fifomem_mem_reg[11][6]/CK
End-point    : fifomem_mem_reg[11][6]/SD

path 175:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[11][5]/CK                             400           100 R 
fifomem_mem_reg[11][5]/Q    SDFQM2RA          2  1.9   32  +244     344 R 
fifomem_mem_reg[11][5]/SD   SDFQM2RA                         +0     344   
fifomem_mem_reg[11][5]/CK   setup                     400  +107     451 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99449ps 
Start-point  : fifomem_mem_reg[11][5]/CK
End-point    : fifomem_mem_reg[11][5]/SD

path 176:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[11][3]/CK                             400           100 R 
fifomem_mem_reg[11][3]/Q    SDFQM2RA          2  1.9   32  +244     344 R 
fifomem_mem_reg[11][3]/SD   SDFQM2RA                         +0     344   
fifomem_mem_reg[11][3]/CK   setup                     400  +107     451 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99449ps 
Start-point  : fifomem_mem_reg[11][3]/CK
End-point    : fifomem_mem_reg[11][3]/SD

path 177:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[13][7]/CK                             400           100 R 
fifomem_mem_reg[13][7]/Q    SDFQM2RA          2  1.9   32  +244     344 R 
fifomem_mem_reg[13][7]/SD   SDFQM2RA                         +0     344   
fifomem_mem_reg[13][7]/CK   setup                     400  +107     451 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99449ps 
Start-point  : fifomem_mem_reg[13][7]/CK
End-point    : fifomem_mem_reg[13][7]/SD

path 178:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[11][0]/CK                             400           100 R 
fifomem_mem_reg[11][0]/Q    SDFQM2RA          2  1.9   32  +244     344 R 
fifomem_mem_reg[11][0]/SD   SDFQM2RA                         +0     344   
fifomem_mem_reg[11][0]/CK   setup                     400  +107     451 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99449ps 
Start-point  : fifomem_mem_reg[11][0]/CK
End-point    : fifomem_mem_reg[11][0]/SD

path 179:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[9][2]/CK                             400           100 R 
fifomem_mem_reg[9][2]/Q    SDFQM2RA          2  1.9   32  +244     344 R 
fifomem_mem_reg[9][2]/SD   SDFQM2RA                         +0     344   
fifomem_mem_reg[9][2]/CK   setup                     400  +107     451 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99449ps 
Start-point  : fifomem_mem_reg[9][2]/CK
End-point    : fifomem_mem_reg[9][2]/SD

path 180:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[13][0]/CK                             400           100 R 
fifomem_mem_reg[13][0]/Q    SDFQM2RA          2  1.9   32  +244     344 R 
fifomem_mem_reg[13][0]/SD   SDFQM2RA                         +0     344   
fifomem_mem_reg[13][0]/CK   setup                     400  +107     451 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99449ps 
Start-point  : fifomem_mem_reg[13][0]/CK
End-point    : fifomem_mem_reg[13][0]/SD

path 181:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[13][1]/CK                             400           100 R 
fifomem_mem_reg[13][1]/Q    SDFQM2RA          2  1.9   32  +244     344 R 
fifomem_mem_reg[13][1]/SD   SDFQM2RA                         +0     344   
fifomem_mem_reg[13][1]/CK   setup                     400  +107     451 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99449ps 
Start-point  : fifomem_mem_reg[13][1]/CK
End-point    : fifomem_mem_reg[13][1]/SD

path 182:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[14][1]/CK                             400           100 R 
fifomem_mem_reg[14][1]/Q    SDFQM2RA          2  1.9   32  +244     344 R 
fifomem_mem_reg[14][1]/SD   SDFQM2RA                         +0     344   
fifomem_mem_reg[14][1]/CK   setup                     400  +107     451 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99449ps 
Start-point  : fifomem_mem_reg[14][1]/CK
End-point    : fifomem_mem_reg[14][1]/SD

path 183:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[0][6]/CK                             400           100 R 
fifomem_mem_reg[0][6]/Q    SDFQM2RA          2  1.9   32  +244     344 R 
fifomem_mem_reg[0][6]/SD   SDFQM2RA                         +0     344   
fifomem_mem_reg[0][6]/CK   setup                     400  +107     451 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99449ps 
Start-point  : fifomem_mem_reg[0][6]/CK
End-point    : fifomem_mem_reg[0][6]/SD

path 184:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[6][1]/CK                             400           100 R 
fifomem_mem_reg[6][1]/Q    SDFQM2RA          2  1.9   32  +244     344 R 
fifomem_mem_reg[6][1]/SD   SDFQM2RA                         +0     344   
fifomem_mem_reg[6][1]/CK   setup                     400  +107     451 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99449ps 
Start-point  : fifomem_mem_reg[6][1]/CK
End-point    : fifomem_mem_reg[6][1]/SD

path 185:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[6][7]/CK                             400           100 R 
fifomem_mem_reg[6][7]/Q    SDFQM2RA          2  1.9   32  +244     344 R 
fifomem_mem_reg[6][7]/SD   SDFQM2RA                         +0     344   
fifomem_mem_reg[6][7]/CK   setup                     400  +107     451 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99449ps 
Start-point  : fifomem_mem_reg[6][7]/CK
End-point    : fifomem_mem_reg[6][7]/SD

path 186:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[6][3]/CK                             400           100 R 
fifomem_mem_reg[6][3]/Q    SDFQM2RA          2  1.9   32  +244     344 R 
fifomem_mem_reg[6][3]/SD   SDFQM2RA                         +0     344   
fifomem_mem_reg[6][3]/CK   setup                     400  +107     451 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99449ps 
Start-point  : fifomem_mem_reg[6][3]/CK
End-point    : fifomem_mem_reg[6][3]/SD

path 187:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[6][4]/CK                             400           100 R 
fifomem_mem_reg[6][4]/Q    SDFQM2RA          2  1.9   32  +244     344 R 
fifomem_mem_reg[6][4]/SD   SDFQM2RA                         +0     344   
fifomem_mem_reg[6][4]/CK   setup                     400  +107     451 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99449ps 
Start-point  : fifomem_mem_reg[6][4]/CK
End-point    : fifomem_mem_reg[6][4]/SD

path 188:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[11][2]/CK                             400           100 R 
fifomem_mem_reg[11][2]/Q    SDFQM2RA          2  1.8   31  +243     343 R 
fifomem_mem_reg[11][2]/SD   SDFQM2RA                         +0     343   
fifomem_mem_reg[11][2]/CK   setup                     400  +107     450 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99450ps 
Start-point  : fifomem_mem_reg[11][2]/CK
End-point    : fifomem_mem_reg[11][2]/SD

path 189:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[13][3]/CK                             400           100 R 
fifomem_mem_reg[13][3]/Q    SDFQM2RA          2  1.8   31  +243     343 R 
fifomem_mem_reg[13][3]/SD   SDFQM2RA                         +0     343   
fifomem_mem_reg[13][3]/CK   setup                     400  +107     450 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99450ps 
Start-point  : fifomem_mem_reg[13][3]/CK
End-point    : fifomem_mem_reg[13][3]/SD

path 190:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[9][4]/CK                             400           100 R 
fifomem_mem_reg[9][4]/Q    SDFQM2RA          2  1.8   31  +243     343 R 
fifomem_mem_reg[9][4]/SD   SDFQM2RA                         +0     343   
fifomem_mem_reg[9][4]/CK   setup                     400  +107     450 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99450ps 
Start-point  : fifomem_mem_reg[9][4]/CK
End-point    : fifomem_mem_reg[9][4]/SD

path 191:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[9][5]/CK                             400           100 R 
fifomem_mem_reg[9][5]/Q    SDFQM2RA          2  1.8   31  +243     343 R 
fifomem_mem_reg[9][5]/SD   SDFQM2RA                         +0     343   
fifomem_mem_reg[9][5]/CK   setup                     400  +107     450 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99450ps 
Start-point  : fifomem_mem_reg[9][5]/CK
End-point    : fifomem_mem_reg[9][5]/SD

path 192:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[14][0]/CK                             400           100 R 
fifomem_mem_reg[14][0]/Q    SDFQM2RA          2  1.8   31  +243     343 R 
fifomem_mem_reg[14][0]/SD   SDFQM2RA                         +0     343   
fifomem_mem_reg[14][0]/CK   setup                     400  +107     450 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99450ps 
Start-point  : fifomem_mem_reg[14][0]/CK
End-point    : fifomem_mem_reg[14][0]/SD

path 193:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[4][1]/CK                             400           100 R 
fifomem_mem_reg[4][1]/Q    SDFQM2RA          2  1.8   31  +243     343 R 
fifomem_mem_reg[4][1]/SD   SDFQM2RA                         +0     343   
fifomem_mem_reg[4][1]/CK   setup                     400  +107     450 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99450ps 
Start-point  : fifomem_mem_reg[4][1]/CK
End-point    : fifomem_mem_reg[4][1]/SD

path 194:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[4][6]/CK                             400           100 R 
fifomem_mem_reg[4][6]/Q    SDFQM2RA          2  1.8   31  +243     343 R 
fifomem_mem_reg[4][6]/SD   SDFQM2RA                         +0     343   
fifomem_mem_reg[4][6]/CK   setup                     400  +107     450 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99450ps 
Start-point  : fifomem_mem_reg[4][6]/CK
End-point    : fifomem_mem_reg[4][6]/SD

path 195:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[4][7]/CK                             400           100 R 
fifomem_mem_reg[4][7]/Q    SDFQM2RA          2  1.8   31  +243     343 R 
fifomem_mem_reg[4][7]/SD   SDFQM2RA                         +0     343   
fifomem_mem_reg[4][7]/CK   setup                     400  +107     450 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99450ps 
Start-point  : fifomem_mem_reg[4][7]/CK
End-point    : fifomem_mem_reg[4][7]/SD

path 196:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[4][4]/CK                             400           100 R 
fifomem_mem_reg[4][4]/Q    SDFQM2RA          2  1.8   31  +243     343 R 
fifomem_mem_reg[4][4]/SD   SDFQM2RA                         +0     343   
fifomem_mem_reg[4][4]/CK   setup                     400  +107     450 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99450ps 
Start-point  : fifomem_mem_reg[4][4]/CK
End-point    : fifomem_mem_reg[4][4]/SD

path 197:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[4][2]/CK                             400           100 R 
fifomem_mem_reg[4][2]/Q    SDFQM2RA          2  1.8   31  +243     343 R 
fifomem_mem_reg[4][2]/SD   SDFQM2RA                         +0     343   
fifomem_mem_reg[4][2]/CK   setup                     400  +107     450 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99450ps 
Start-point  : fifomem_mem_reg[4][2]/CK
End-point    : fifomem_mem_reg[4][2]/SD

path 198:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[4][3]/CK                             400           100 R 
fifomem_mem_reg[4][3]/Q    SDFQM2RA          2  1.8   31  +243     343 R 
fifomem_mem_reg[4][3]/SD   SDFQM2RA                         +0     343   
fifomem_mem_reg[4][3]/CK   setup                     400  +107     450 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99450ps 
Start-point  : fifomem_mem_reg[4][3]/CK
End-point    : fifomem_mem_reg[4][3]/SD

path 199:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[6][5]/CK                             400           100 R 
fifomem_mem_reg[6][5]/Q    SDFQM2RA          2  1.8   31  +243     343 R 
fifomem_mem_reg[6][5]/SD   SDFQM2RA                         +0     343   
fifomem_mem_reg[6][5]/CK   setup                     400  +107     450 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99450ps 
Start-point  : fifomem_mem_reg[6][5]/CK
End-point    : fifomem_mem_reg[6][5]/SD

path 200:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[6][6]/CK                             400           100 R 
fifomem_mem_reg[6][6]/Q    SDFQM2RA          2  1.8   31  +243     343 R 
fifomem_mem_reg[6][6]/SD   SDFQM2RA                         +0     343   
fifomem_mem_reg[6][6]/CK   setup                     400  +107     450 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99450ps 
Start-point  : fifomem_mem_reg[6][6]/CK
End-point    : fifomem_mem_reg[6][6]/SD

path 201:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[6][0]/CK                             400           100 R 
fifomem_mem_reg[6][0]/Q    SDFQM2RA          2  1.8   31  +243     343 R 
fifomem_mem_reg[6][0]/SD   SDFQM2RA                         +0     343   
fifomem_mem_reg[6][0]/CK   setup                     400  +107     450 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99450ps 
Start-point  : fifomem_mem_reg[6][0]/CK
End-point    : fifomem_mem_reg[6][0]/SD

path 202:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[9][0]/CK                             400           100 R 
fifomem_mem_reg[9][0]/Q    SDFQM2RA          2  1.7   30  +242     342 R 
fifomem_mem_reg[9][0]/SD   SDFQM2RA                         +0     342   
fifomem_mem_reg[9][0]/CK   setup                     400  +107     449 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99451ps 
Start-point  : fifomem_mem_reg[9][0]/CK
End-point    : fifomem_mem_reg[9][0]/SD

path 203:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[9][3]/CK                             400           100 R 
fifomem_mem_reg[9][3]/Q    SDFQM2RA          2  1.7   30  +242     342 R 
fifomem_mem_reg[9][3]/SD   SDFQM2RA                         +0     342   
fifomem_mem_reg[9][3]/CK   setup                     400  +107     449 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99451ps 
Start-point  : fifomem_mem_reg[9][3]/CK
End-point    : fifomem_mem_reg[9][3]/SD

path 204:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[9][1]/CK                             400           100 R 
fifomem_mem_reg[9][1]/Q    SDFQM2RA          2  1.7   30  +242     342 R 
fifomem_mem_reg[9][1]/SD   SDFQM2RA                         +0     342   
fifomem_mem_reg[9][1]/CK   setup                     400  +107     449 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99451ps 
Start-point  : fifomem_mem_reg[9][1]/CK
End-point    : fifomem_mem_reg[9][1]/SD

path 205:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[11][4]/CK                             400           100 R 
fifomem_mem_reg[11][4]/Q    SDFQM2RA          2  1.7   30  +242     342 R 
fifomem_mem_reg[11][4]/SD   SDFQM2RA                         +0     342   
fifomem_mem_reg[11][4]/CK   setup                     400  +107     449 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99451ps 
Start-point  : fifomem_mem_reg[11][4]/CK
End-point    : fifomem_mem_reg[11][4]/SD

path 206:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[9][7]/CK                             400           100 R 
fifomem_mem_reg[9][7]/Q    SDFQM2RA          2  1.7   30  +242     342 R 
fifomem_mem_reg[9][7]/SD   SDFQM2RA                         +0     342   
fifomem_mem_reg[9][7]/CK   setup                     400  +107     449 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99451ps 
Start-point  : fifomem_mem_reg[9][7]/CK
End-point    : fifomem_mem_reg[9][7]/SD

path 207:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[14][6]/CK                             400           100 R 
fifomem_mem_reg[14][6]/Q    SDFQM2RA          2  1.7   30  +242     342 R 
fifomem_mem_reg[14][6]/SD   SDFQM2RA                         +0     342   
fifomem_mem_reg[14][6]/CK   setup                     400  +107     449 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99451ps 
Start-point  : fifomem_mem_reg[14][6]/CK
End-point    : fifomem_mem_reg[14][6]/SD

path 208:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[14][7]/CK                             400           100 R 
fifomem_mem_reg[14][7]/Q    SDFQM2RA          2  1.7   30  +242     342 R 
fifomem_mem_reg[14][7]/SD   SDFQM2RA                         +0     342   
fifomem_mem_reg[14][7]/CK   setup                     400  +107     449 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99451ps 
Start-point  : fifomem_mem_reg[14][7]/CK
End-point    : fifomem_mem_reg[14][7]/SD

path 209:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[14][4]/CK                             400           100 R 
fifomem_mem_reg[14][4]/Q    SDFQM2RA          2  1.7   30  +242     342 R 
fifomem_mem_reg[14][4]/SD   SDFQM2RA                         +0     342   
fifomem_mem_reg[14][4]/CK   setup                     400  +107     449 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99451ps 
Start-point  : fifomem_mem_reg[14][4]/CK
End-point    : fifomem_mem_reg[14][4]/SD

path 210:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[14][5]/CK                             400           100 R 
fifomem_mem_reg[14][5]/Q    SDFQM2RA          2  1.7   30  +242     342 R 
fifomem_mem_reg[14][5]/SD   SDFQM2RA                         +0     342   
fifomem_mem_reg[14][5]/CK   setup                     400  +107     449 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99451ps 
Start-point  : fifomem_mem_reg[14][5]/CK
End-point    : fifomem_mem_reg[14][5]/SD

path 211:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[0][2]/CK                             400           100 R 
fifomem_mem_reg[0][2]/Q    SDFQM2RA          2  1.7   30  +242     342 R 
fifomem_mem_reg[0][2]/SD   SDFQM2RA                         +0     342   
fifomem_mem_reg[0][2]/CK   setup                     400  +107     449 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99451ps 
Start-point  : fifomem_mem_reg[0][2]/CK
End-point    : fifomem_mem_reg[0][2]/SD

path 212:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[6][2]/CK                             400           100 R 
fifomem_mem_reg[6][2]/Q    SDFQM2RA          2  1.7   30  +242     342 R 
fifomem_mem_reg[6][2]/SD   SDFQM2RA                         +0     342   
fifomem_mem_reg[6][2]/CK   setup                     400  +107     449 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99451ps 
Start-point  : fifomem_mem_reg[6][2]/CK
End-point    : fifomem_mem_reg[6][2]/SD

path 213:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[11][7]/CK                             400           100 R 
fifomem_mem_reg[11][7]/Q    SDFQM2RA          2  1.6   29  +242     342 R 
fifomem_mem_reg[11][7]/SD   SDFQM2RA                         +0     342   
fifomem_mem_reg[11][7]/CK   setup                     400  +107     448 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99452ps 
Start-point  : fifomem_mem_reg[11][7]/CK
End-point    : fifomem_mem_reg[11][7]/SD

path 214:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[11][1]/CK                             400           100 R 
fifomem_mem_reg[11][1]/Q    SDFQM2RA          2  1.6   29  +242     342 R 
fifomem_mem_reg[11][1]/SD   SDFQM2RA                         +0     342   
fifomem_mem_reg[11][1]/CK   setup                     400  +107     448 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99452ps 
Start-point  : fifomem_mem_reg[11][1]/CK
End-point    : fifomem_mem_reg[11][1]/SD

path 215:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[9][6]/CK                             400           100 R 
fifomem_mem_reg[9][6]/Q    SDFQM2RA          2  1.6   29  +242     342 R 
fifomem_mem_reg[9][6]/SD   SDFQM2RA                         +0     342   
fifomem_mem_reg[9][6]/CK   setup                     400  +107     448 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99452ps 
Start-point  : fifomem_mem_reg[9][6]/CK
End-point    : fifomem_mem_reg[9][6]/SD

path 216:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[13][4]/CK                             400           100 R 
fifomem_mem_reg[13][4]/Q    SDFQM2RA          2  1.6   29  +242     342 R 
fifomem_mem_reg[13][4]/SD   SDFQM2RA                         +0     342   
fifomem_mem_reg[13][4]/CK   setup                     400  +107     448 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99452ps 
Start-point  : fifomem_mem_reg[13][4]/CK
End-point    : fifomem_mem_reg[13][4]/SD

path 217:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[14][2]/CK                             400           100 R 
fifomem_mem_reg[14][2]/Q    SDFQM2RA          2  1.6   29  +242     342 R 
fifomem_mem_reg[14][2]/SD   SDFQM2RA                         +0     342   
fifomem_mem_reg[14][2]/CK   setup                     400  +107     448 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99452ps 
Start-point  : fifomem_mem_reg[14][2]/CK
End-point    : fifomem_mem_reg[14][2]/SD

path 218:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[14][3]/CK                             400           100 R 
fifomem_mem_reg[14][3]/Q    SDFQM2RA          2  1.6   29  +242     342 R 
fifomem_mem_reg[14][3]/SD   SDFQM2RA                         +0     342   
fifomem_mem_reg[14][3]/CK   setup                     400  +107     448 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99452ps 
Start-point  : fifomem_mem_reg[14][3]/CK
End-point    : fifomem_mem_reg[14][3]/SD

path 219:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[12][6]/CK                             400           100 R 
fifomem_mem_reg[12][6]/Q    SDFQM1RA          2  2.4   52  +221     321 F 
fifomem_mem_reg[12][6]/D    SDFQM1RA                         +0     321   
fifomem_mem_reg[12][6]/CK   setup                     400   +93     414 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99486ps 
Start-point  : fifomem_mem_reg[12][6]/CK
End-point    : fifomem_mem_reg[12][6]/D

path 220:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[8][6]/CK                             400           100 R 
fifomem_mem_reg[8][6]/Q    SDFQM1RA          2  2.4   52  +221     321 F 
fifomem_mem_reg[8][6]/D    SDFQM1RA                         +0     321   
fifomem_mem_reg[8][6]/CK   setup                     400   +93     414 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99486ps 
Start-point  : fifomem_mem_reg[8][6]/CK
End-point    : fifomem_mem_reg[8][6]/D

path 221:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[8][2]/CK                             400           100 R 
fifomem_mem_reg[8][2]/Q    SDFQM1RA          2  2.4   52  +221     321 F 
fifomem_mem_reg[8][2]/D    SDFQM1RA                         +0     321   
fifomem_mem_reg[8][2]/CK   setup                     400   +93     414 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99486ps 
Start-point  : fifomem_mem_reg[8][2]/CK
End-point    : fifomem_mem_reg[8][2]/D

path 222:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[1][7]/CK                             400           100 R 
fifomem_mem_reg[1][7]/Q    SDFQM1RA          2  2.4   52  +221     321 F 
fifomem_mem_reg[1][7]/D    SDFQM1RA                         +0     321   
fifomem_mem_reg[1][7]/CK   setup                     400   +93     414 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99486ps 
Start-point  : fifomem_mem_reg[1][7]/CK
End-point    : fifomem_mem_reg[1][7]/D

path 223:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[3][1]/CK                             400           100 R 
fifomem_mem_reg[3][1]/Q    SDFQM1RA          2  2.4   52  +221     321 F 
fifomem_mem_reg[3][1]/D    SDFQM1RA                         +0     321   
fifomem_mem_reg[3][1]/CK   setup                     400   +93     414 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99486ps 
Start-point  : fifomem_mem_reg[3][1]/CK
End-point    : fifomem_mem_reg[3][1]/D

path 224:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[5][4]/CK                             400           100 R 
fifomem_mem_reg[5][4]/Q    SDFQM1RA          2  2.4   52  +221     321 F 
fifomem_mem_reg[5][4]/D    SDFQM1RA                         +0     321   
fifomem_mem_reg[5][4]/CK   setup                     400   +93     414 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99486ps 
Start-point  : fifomem_mem_reg[5][4]/CK
End-point    : fifomem_mem_reg[5][4]/D

path 225:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[5][3]/CK                             400           100 R 
fifomem_mem_reg[5][3]/Q    SDFQM1RA          2  2.4   52  +221     321 F 
fifomem_mem_reg[5][3]/D    SDFQM1RA                         +0     321   
fifomem_mem_reg[5][3]/CK   setup                     400   +93     414 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99486ps 
Start-point  : fifomem_mem_reg[5][3]/CK
End-point    : fifomem_mem_reg[5][3]/D

path 226:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[5][2]/CK                             400           100 R 
fifomem_mem_reg[5][2]/Q    SDFQM1RA          2  2.4   52  +221     321 F 
fifomem_mem_reg[5][2]/D    SDFQM1RA                         +0     321   
fifomem_mem_reg[5][2]/CK   setup                     400   +93     414 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99486ps 
Start-point  : fifomem_mem_reg[5][2]/CK
End-point    : fifomem_mem_reg[5][2]/D

path 227:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[2][1]/CK                             400           100 R 
fifomem_mem_reg[2][1]/Q    SDFQM1RA          2  2.4   52  +221     321 F 
fifomem_mem_reg[2][1]/D    SDFQM1RA                         +0     321   
fifomem_mem_reg[2][1]/CK   setup                     400   +93     414 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99486ps 
Start-point  : fifomem_mem_reg[2][1]/CK
End-point    : fifomem_mem_reg[2][1]/D

path 228:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[2][4]/CK                             400           100 R 
fifomem_mem_reg[2][4]/Q    SDFQM1RA          2  2.4   52  +221     321 F 
fifomem_mem_reg[2][4]/D    SDFQM1RA                         +0     321   
fifomem_mem_reg[2][4]/CK   setup                     400   +93     414 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99486ps 
Start-point  : fifomem_mem_reg[2][4]/CK
End-point    : fifomem_mem_reg[2][4]/D

path 229:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[2][5]/CK                             400           100 R 
fifomem_mem_reg[2][5]/Q    SDFQM1RA          2  2.4   52  +221     321 F 
fifomem_mem_reg[2][5]/D    SDFQM1RA                         +0     321   
fifomem_mem_reg[2][5]/CK   setup                     400   +93     414 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99486ps 
Start-point  : fifomem_mem_reg[2][5]/CK
End-point    : fifomem_mem_reg[2][5]/D

path 230:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[2][0]/CK                             400           100 R 
fifomem_mem_reg[2][0]/Q    SDFQM1RA          2  2.4   52  +221     321 F 
fifomem_mem_reg[2][0]/D    SDFQM1RA                         +0     321   
fifomem_mem_reg[2][0]/CK   setup                     400   +93     414 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99486ps 
Start-point  : fifomem_mem_reg[2][0]/CK
End-point    : fifomem_mem_reg[2][0]/D

path 231:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[2][3]/CK                             400           100 R 
fifomem_mem_reg[2][3]/Q    SDFQM1RA          2  2.4   52  +221     321 F 
fifomem_mem_reg[2][3]/D    SDFQM1RA                         +0     321   
fifomem_mem_reg[2][3]/CK   setup                     400   +93     414 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99486ps 
Start-point  : fifomem_mem_reg[2][3]/CK
End-point    : fifomem_mem_reg[2][3]/D

path 232:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[2][7]/CK                             400           100 R 
fifomem_mem_reg[2][7]/Q    SDFQM1RA          2  2.4   52  +221     321 F 
fifomem_mem_reg[2][7]/D    SDFQM1RA                         +0     321   
fifomem_mem_reg[2][7]/CK   setup                     400   +93     414 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99486ps 
Start-point  : fifomem_mem_reg[2][7]/CK
End-point    : fifomem_mem_reg[2][7]/D

path 233:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[12][7]/CK                             400           100 R 
fifomem_mem_reg[12][7]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
fifomem_mem_reg[12][7]/D    SDFQM1RA                         +0     320   
fifomem_mem_reg[12][7]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99487ps 
Start-point  : fifomem_mem_reg[12][7]/CK
End-point    : fifomem_mem_reg[12][7]/D

path 234:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[10][6]/CK                             400           100 R 
fifomem_mem_reg[10][6]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
fifomem_mem_reg[10][6]/D    SDFQM1RA                         +0     320   
fifomem_mem_reg[10][6]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99487ps 
Start-point  : fifomem_mem_reg[10][6]/CK
End-point    : fifomem_mem_reg[10][6]/D

path 235:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[10][2]/CK                             400           100 R 
fifomem_mem_reg[10][2]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
fifomem_mem_reg[10][2]/D    SDFQM1RA                         +0     320   
fifomem_mem_reg[10][2]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99487ps 
Start-point  : fifomem_mem_reg[10][2]/CK
End-point    : fifomem_mem_reg[10][2]/D

path 236:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[10][0]/CK                             400           100 R 
fifomem_mem_reg[10][0]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
fifomem_mem_reg[10][0]/D    SDFQM1RA                         +0     320   
fifomem_mem_reg[10][0]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99487ps 
Start-point  : fifomem_mem_reg[10][0]/CK
End-point    : fifomem_mem_reg[10][0]/D

path 237:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[8][4]/CK                             400           100 R 
fifomem_mem_reg[8][4]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
fifomem_mem_reg[8][4]/D    SDFQM1RA                         +0     320   
fifomem_mem_reg[8][4]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99487ps 
Start-point  : fifomem_mem_reg[8][4]/CK
End-point    : fifomem_mem_reg[8][4]/D

path 238:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[3][2]/CK                             400           100 R 
fifomem_mem_reg[3][2]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
fifomem_mem_reg[3][2]/D    SDFQM1RA                         +0     320   
fifomem_mem_reg[3][2]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99487ps 
Start-point  : fifomem_mem_reg[3][2]/CK
End-point    : fifomem_mem_reg[3][2]/D

path 239:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[3][6]/CK                             400           100 R 
fifomem_mem_reg[3][6]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
fifomem_mem_reg[3][6]/D    SDFQM1RA                         +0     320   
fifomem_mem_reg[3][6]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99487ps 
Start-point  : fifomem_mem_reg[3][6]/CK
End-point    : fifomem_mem_reg[3][6]/D

path 240:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[3][3]/CK                             400           100 R 
fifomem_mem_reg[3][3]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
fifomem_mem_reg[3][3]/D    SDFQM1RA                         +0     320   
fifomem_mem_reg[3][3]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99487ps 
Start-point  : fifomem_mem_reg[3][3]/CK
End-point    : fifomem_mem_reg[3][3]/D

path 241:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[1][3]/CK                             400           100 R 
fifomem_mem_reg[1][3]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
fifomem_mem_reg[1][3]/D    SDFQM1RA                         +0     320   
fifomem_mem_reg[1][3]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99487ps 
Start-point  : fifomem_mem_reg[1][3]/CK
End-point    : fifomem_mem_reg[1][3]/D

path 242:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[1][5]/CK                             400           100 R 
fifomem_mem_reg[1][5]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
fifomem_mem_reg[1][5]/D    SDFQM1RA                         +0     320   
fifomem_mem_reg[1][5]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99487ps 
Start-point  : fifomem_mem_reg[1][5]/CK
End-point    : fifomem_mem_reg[1][5]/D

path 243:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[1][4]/CK                             400           100 R 
fifomem_mem_reg[1][4]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
fifomem_mem_reg[1][4]/D    SDFQM1RA                         +0     320   
fifomem_mem_reg[1][4]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99487ps 
Start-point  : fifomem_mem_reg[1][4]/CK
End-point    : fifomem_mem_reg[1][4]/D

path 244:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[1][1]/CK                             400           100 R 
fifomem_mem_reg[1][1]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
fifomem_mem_reg[1][1]/D    SDFQM1RA                         +0     320   
fifomem_mem_reg[1][1]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99487ps 
Start-point  : fifomem_mem_reg[1][1]/CK
End-point    : fifomem_mem_reg[1][1]/D

path 245:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[1][0]/CK                             400           100 R 
fifomem_mem_reg[1][0]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
fifomem_mem_reg[1][0]/D    SDFQM1RA                         +0     320   
fifomem_mem_reg[1][0]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99487ps 
Start-point  : fifomem_mem_reg[1][0]/CK
End-point    : fifomem_mem_reg[1][0]/D

path 246:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[5][7]/CK                             400           100 R 
fifomem_mem_reg[5][7]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
fifomem_mem_reg[5][7]/D    SDFQM1RA                         +0     320   
fifomem_mem_reg[5][7]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99487ps 
Start-point  : fifomem_mem_reg[5][7]/CK
End-point    : fifomem_mem_reg[5][7]/D

path 247:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[15][6]/CK                             400           100 R 
fifomem_mem_reg[15][6]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
fifomem_mem_reg[15][6]/D    SDFQM1RA                         +0     320   
fifomem_mem_reg[15][6]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99487ps 
Start-point  : fifomem_mem_reg[15][6]/CK
End-point    : fifomem_mem_reg[15][6]/D

path 248:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[15][5]/CK                             400           100 R 
fifomem_mem_reg[15][5]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
fifomem_mem_reg[15][5]/D    SDFQM1RA                         +0     320   
fifomem_mem_reg[15][5]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99487ps 
Start-point  : fifomem_mem_reg[15][5]/CK
End-point    : fifomem_mem_reg[15][5]/D

path 249:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[15][1]/CK                             400           100 R 
fifomem_mem_reg[15][1]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
fifomem_mem_reg[15][1]/D    SDFQM1RA                         +0     320   
fifomem_mem_reg[15][1]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99487ps 
Start-point  : fifomem_mem_reg[15][1]/CK
End-point    : fifomem_mem_reg[15][1]/D

path 250:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[15][7]/CK                             400           100 R 
fifomem_mem_reg[15][7]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
fifomem_mem_reg[15][7]/D    SDFQM1RA                         +0     320   
fifomem_mem_reg[15][7]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99487ps 
Start-point  : fifomem_mem_reg[15][7]/CK
End-point    : fifomem_mem_reg[15][7]/D

path 251:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[15][2]/CK                             400           100 R 
fifomem_mem_reg[15][2]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
fifomem_mem_reg[15][2]/D    SDFQM1RA                         +0     320   
fifomem_mem_reg[15][2]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99487ps 
Start-point  : fifomem_mem_reg[15][2]/CK
End-point    : fifomem_mem_reg[15][2]/D

path 252:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[7][4]/CK                             400           100 R 
fifomem_mem_reg[7][4]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
fifomem_mem_reg[7][4]/D    SDFQM1RA                         +0     320   
fifomem_mem_reg[7][4]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99487ps 
Start-point  : fifomem_mem_reg[7][4]/CK
End-point    : fifomem_mem_reg[7][4]/D

path 253:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[7][5]/CK                             400           100 R 
fifomem_mem_reg[7][5]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
fifomem_mem_reg[7][5]/D    SDFQM1RA                         +0     320   
fifomem_mem_reg[7][5]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99487ps 
Start-point  : fifomem_mem_reg[7][5]/CK
End-point    : fifomem_mem_reg[7][5]/D

path 254:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[7][0]/CK                             400           100 R 
fifomem_mem_reg[7][0]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
fifomem_mem_reg[7][0]/D    SDFQM1RA                         +0     320   
fifomem_mem_reg[7][0]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99487ps 
Start-point  : fifomem_mem_reg[7][0]/CK
End-point    : fifomem_mem_reg[7][0]/D

path 255:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[7][3]/CK                             400           100 R 
fifomem_mem_reg[7][3]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
fifomem_mem_reg[7][3]/D    SDFQM1RA                         +0     320   
fifomem_mem_reg[7][3]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99487ps 
Start-point  : fifomem_mem_reg[7][3]/CK
End-point    : fifomem_mem_reg[7][3]/D

path 256:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[7][2]/CK                             400           100 R 
fifomem_mem_reg[7][2]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
fifomem_mem_reg[7][2]/D    SDFQM1RA                         +0     320   
fifomem_mem_reg[7][2]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99487ps 
Start-point  : fifomem_mem_reg[7][2]/CK
End-point    : fifomem_mem_reg[7][2]/D

path 257:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[15][4]/CK                             400           100 R 
fifomem_mem_reg[15][4]/Q    SDFQM1RA          2  2.3   51  +220     320 F 
fifomem_mem_reg[15][4]/D    SDFQM1RA                         +0     320   
fifomem_mem_reg[15][4]/CK   setup                     400   +93     413 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99487ps 
Start-point  : fifomem_mem_reg[15][4]/CK
End-point    : fifomem_mem_reg[15][4]/D

path 258:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[12][2]/CK                             400           100 R 
fifomem_mem_reg[12][2]/Q    SDFQM1RA          2  2.2   50  +219     319 F 
fifomem_mem_reg[12][2]/D    SDFQM1RA                         +0     319   
fifomem_mem_reg[12][2]/CK   setup                     400   +92     411 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99489ps 
Start-point  : fifomem_mem_reg[12][2]/CK
End-point    : fifomem_mem_reg[12][2]/D

path 259:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[10][1]/CK                             400           100 R 
fifomem_mem_reg[10][1]/Q    SDFQM1RA          2  2.2   50  +219     319 F 
fifomem_mem_reg[10][1]/D    SDFQM1RA                         +0     319   
fifomem_mem_reg[10][1]/CK   setup                     400   +92     411 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99489ps 
Start-point  : fifomem_mem_reg[10][1]/CK
End-point    : fifomem_mem_reg[10][1]/D

path 260:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[12][4]/CK                             400           100 R 
fifomem_mem_reg[12][4]/Q    SDFQM1RA          2  2.2   50  +219     319 F 
fifomem_mem_reg[12][4]/D    SDFQM1RA                         +0     319   
fifomem_mem_reg[12][4]/CK   setup                     400   +92     411 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99489ps 
Start-point  : fifomem_mem_reg[12][4]/CK
End-point    : fifomem_mem_reg[12][4]/D

path 261:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[8][3]/CK                             400           100 R 
fifomem_mem_reg[8][3]/Q    SDFQM1RA          2  2.2   50  +219     319 F 
fifomem_mem_reg[8][3]/D    SDFQM1RA                         +0     319   
fifomem_mem_reg[8][3]/CK   setup                     400   +92     411 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99489ps 
Start-point  : fifomem_mem_reg[8][3]/CK
End-point    : fifomem_mem_reg[8][3]/D

path 262:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[10][7]/CK                             400           100 R 
fifomem_mem_reg[10][7]/Q    SDFQM1RA          2  2.2   50  +219     319 F 
fifomem_mem_reg[10][7]/D    SDFQM1RA                         +0     319   
fifomem_mem_reg[10][7]/CK   setup                     400   +92     411 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99489ps 
Start-point  : fifomem_mem_reg[10][7]/CK
End-point    : fifomem_mem_reg[10][7]/D

path 263:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[3][7]/CK                             400           100 R 
fifomem_mem_reg[3][7]/Q    SDFQM1RA          2  2.2   50  +219     319 F 
fifomem_mem_reg[3][7]/D    SDFQM1RA                         +0     319   
fifomem_mem_reg[3][7]/CK   setup                     400   +92     411 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99489ps 
Start-point  : fifomem_mem_reg[3][7]/CK
End-point    : fifomem_mem_reg[3][7]/D

path 264:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[1][6]/CK                             400           100 R 
fifomem_mem_reg[1][6]/Q    SDFQM1RA          2  2.2   50  +219     319 F 
fifomem_mem_reg[1][6]/D    SDFQM1RA                         +0     319   
fifomem_mem_reg[1][6]/CK   setup                     400   +92     411 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99489ps 
Start-point  : fifomem_mem_reg[1][6]/CK
End-point    : fifomem_mem_reg[1][6]/D

path 265:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[5][5]/CK                             400           100 R 
fifomem_mem_reg[5][5]/Q    SDFQM1RA          2  2.2   50  +219     319 F 
fifomem_mem_reg[5][5]/D    SDFQM1RA                         +0     319   
fifomem_mem_reg[5][5]/CK   setup                     400   +92     411 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99489ps 
Start-point  : fifomem_mem_reg[5][5]/CK
End-point    : fifomem_mem_reg[5][5]/D

path 266:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[5][1]/CK                             400           100 R 
fifomem_mem_reg[5][1]/Q    SDFQM1RA          2  2.2   50  +219     319 F 
fifomem_mem_reg[5][1]/D    SDFQM1RA                         +0     319   
fifomem_mem_reg[5][1]/CK   setup                     400   +92     411 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99489ps 
Start-point  : fifomem_mem_reg[5][1]/CK
End-point    : fifomem_mem_reg[5][1]/D

path 267:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[5][0]/CK                             400           100 R 
fifomem_mem_reg[5][0]/Q    SDFQM1RA          2  2.2   50  +219     319 F 
fifomem_mem_reg[5][0]/D    SDFQM1RA                         +0     319   
fifomem_mem_reg[5][0]/CK   setup                     400   +92     411 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99489ps 
Start-point  : fifomem_mem_reg[5][0]/CK
End-point    : fifomem_mem_reg[5][0]/D

path 268:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[8][0]/CK                             400           100 R 
fifomem_mem_reg[8][0]/Q    SDFQM1RA          2  2.1   49  +218     318 F 
fifomem_mem_reg[8][0]/D    SDFQM1RA                         +0     318   
fifomem_mem_reg[8][0]/CK   setup                     400   +92     410 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99490ps 
Start-point  : fifomem_mem_reg[8][0]/CK
End-point    : fifomem_mem_reg[8][0]/D

path 269:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[12][5]/CK                             400           100 R 
fifomem_mem_reg[12][5]/Q    SDFQM1RA          2  2.1   49  +218     318 F 
fifomem_mem_reg[12][5]/D    SDFQM1RA                         +0     318   
fifomem_mem_reg[12][5]/CK   setup                     400   +92     410 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99490ps 
Start-point  : fifomem_mem_reg[12][5]/CK
End-point    : fifomem_mem_reg[12][5]/D

path 270:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[12][1]/CK                             400           100 R 
fifomem_mem_reg[12][1]/Q    SDFQM1RA          2  2.1   49  +218     318 F 
fifomem_mem_reg[12][1]/D    SDFQM1RA                         +0     318   
fifomem_mem_reg[12][1]/CK   setup                     400   +92     410 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99490ps 
Start-point  : fifomem_mem_reg[12][1]/CK
End-point    : fifomem_mem_reg[12][1]/D

path 271:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[12][0]/CK                             400           100 R 
fifomem_mem_reg[12][0]/Q    SDFQM1RA          2  2.1   49  +218     318 F 
fifomem_mem_reg[12][0]/D    SDFQM1RA                         +0     318   
fifomem_mem_reg[12][0]/CK   setup                     400   +92     410 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99490ps 
Start-point  : fifomem_mem_reg[12][0]/CK
End-point    : fifomem_mem_reg[12][0]/D

path 272:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[8][7]/CK                             400           100 R 
fifomem_mem_reg[8][7]/Q    SDFQM1RA          2  2.1   49  +218     318 F 
fifomem_mem_reg[8][7]/D    SDFQM1RA                         +0     318   
fifomem_mem_reg[8][7]/CK   setup                     400   +92     410 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99490ps 
Start-point  : fifomem_mem_reg[8][7]/CK
End-point    : fifomem_mem_reg[8][7]/D

path 273:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[8][5]/CK                             400           100 R 
fifomem_mem_reg[8][5]/Q    SDFQM1RA          2  2.1   49  +218     318 F 
fifomem_mem_reg[8][5]/D    SDFQM1RA                         +0     318   
fifomem_mem_reg[8][5]/CK   setup                     400   +92     410 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99490ps 
Start-point  : fifomem_mem_reg[8][5]/CK
End-point    : fifomem_mem_reg[8][5]/D

path 274:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[8][1]/CK                             400           100 R 
fifomem_mem_reg[8][1]/Q    SDFQM1RA          2  2.1   49  +218     318 F 
fifomem_mem_reg[8][1]/D    SDFQM1RA                         +0     318   
fifomem_mem_reg[8][1]/CK   setup                     400   +92     410 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99490ps 
Start-point  : fifomem_mem_reg[8][1]/CK
End-point    : fifomem_mem_reg[8][1]/D

path 275:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[10][3]/CK                             400           100 R 
fifomem_mem_reg[10][3]/Q    SDFQM1RA          2  2.1   49  +218     318 F 
fifomem_mem_reg[10][3]/D    SDFQM1RA                         +0     318   
fifomem_mem_reg[10][3]/CK   setup                     400   +92     410 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99490ps 
Start-point  : fifomem_mem_reg[10][3]/CK
End-point    : fifomem_mem_reg[10][3]/D

path 276:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[3][4]/CK                             400           100 R 
fifomem_mem_reg[3][4]/Q    SDFQM1RA          2  2.1   49  +218     318 F 
fifomem_mem_reg[3][4]/D    SDFQM1RA                         +0     318   
fifomem_mem_reg[3][4]/CK   setup                     400   +92     410 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99490ps 
Start-point  : fifomem_mem_reg[3][4]/CK
End-point    : fifomem_mem_reg[3][4]/D

path 277:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[15][3]/CK                             400           100 R 
fifomem_mem_reg[15][3]/Q    SDFQM1RA          2  2.1   49  +218     318 F 
fifomem_mem_reg[15][3]/D    SDFQM1RA                         +0     318   
fifomem_mem_reg[15][3]/CK   setup                     400   +92     410 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99490ps 
Start-point  : fifomem_mem_reg[15][3]/CK
End-point    : fifomem_mem_reg[15][3]/D

path 278:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[7][6]/CK                             400           100 R 
fifomem_mem_reg[7][6]/Q    SDFQM1RA          2  2.1   49  +218     318 F 
fifomem_mem_reg[7][6]/D    SDFQM1RA                         +0     318   
fifomem_mem_reg[7][6]/CK   setup                     400   +92     410 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99490ps 
Start-point  : fifomem_mem_reg[7][6]/CK
End-point    : fifomem_mem_reg[7][6]/D

path 279:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[2][2]/CK                             400           100 R 
fifomem_mem_reg[2][2]/Q    SDFQM1RA          2  2.1   49  +218     318 F 
fifomem_mem_reg[2][2]/D    SDFQM1RA                         +0     318   
fifomem_mem_reg[2][2]/CK   setup                     400   +92     410 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99490ps 
Start-point  : fifomem_mem_reg[2][2]/CK
End-point    : fifomem_mem_reg[2][2]/D

path 280:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[2][6]/CK                             400           100 R 
fifomem_mem_reg[2][6]/Q    SDFQM1RA          2  2.1   49  +218     318 F 
fifomem_mem_reg[2][6]/D    SDFQM1RA                         +0     318   
fifomem_mem_reg[2][6]/CK   setup                     400   +92     410 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99490ps 
Start-point  : fifomem_mem_reg[2][6]/CK
End-point    : fifomem_mem_reg[2][6]/D

path 281:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[12][3]/CK                             400           100 R 
fifomem_mem_reg[12][3]/Q    SDFQM1RA          2  2.0   48  +217     317 F 
fifomem_mem_reg[12][3]/D    SDFQM1RA                         +0     317   
fifomem_mem_reg[12][3]/CK   setup                     400   +91     409 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99491ps 
Start-point  : fifomem_mem_reg[12][3]/CK
End-point    : fifomem_mem_reg[12][3]/D

path 282:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[10][5]/CK                             400           100 R 
fifomem_mem_reg[10][5]/Q    SDFQM1RA          2  2.0   48  +217     317 F 
fifomem_mem_reg[10][5]/D    SDFQM1RA                         +0     317   
fifomem_mem_reg[10][5]/CK   setup                     400   +91     409 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99491ps 
Start-point  : fifomem_mem_reg[10][5]/CK
End-point    : fifomem_mem_reg[10][5]/D

path 283:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[10][4]/CK                             400           100 R 
fifomem_mem_reg[10][4]/Q    SDFQM1RA          2  2.0   48  +217     317 F 
fifomem_mem_reg[10][4]/D    SDFQM1RA                         +0     317   
fifomem_mem_reg[10][4]/CK   setup                     400   +91     409 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99491ps 
Start-point  : fifomem_mem_reg[10][4]/CK
End-point    : fifomem_mem_reg[10][4]/D

path 284:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[3][5]/CK                             400           100 R 
fifomem_mem_reg[3][5]/Q    SDFQM1RA          2  2.0   48  +217     317 F 
fifomem_mem_reg[3][5]/D    SDFQM1RA                         +0     317   
fifomem_mem_reg[3][5]/CK   setup                     400   +91     409 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99491ps 
Start-point  : fifomem_mem_reg[3][5]/CK
End-point    : fifomem_mem_reg[3][5]/D

path 285:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[3][0]/CK                             400           100 R 
fifomem_mem_reg[3][0]/Q    SDFQM1RA          2  2.0   48  +217     317 F 
fifomem_mem_reg[3][0]/D    SDFQM1RA                         +0     317   
fifomem_mem_reg[3][0]/CK   setup                     400   +91     409 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99491ps 
Start-point  : fifomem_mem_reg[3][0]/CK
End-point    : fifomem_mem_reg[3][0]/D

path 286:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[1][2]/CK                             400           100 R 
fifomem_mem_reg[1][2]/Q    SDFQM1RA          2  2.0   48  +217     317 F 
fifomem_mem_reg[1][2]/D    SDFQM1RA                         +0     317   
fifomem_mem_reg[1][2]/CK   setup                     400   +91     409 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99491ps 
Start-point  : fifomem_mem_reg[1][2]/CK
End-point    : fifomem_mem_reg[1][2]/D

path 287:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[5][6]/CK                             400           100 R 
fifomem_mem_reg[5][6]/Q    SDFQM1RA          2  2.0   48  +217     317 F 
fifomem_mem_reg[5][6]/D    SDFQM1RA                         +0     317   
fifomem_mem_reg[5][6]/CK   setup                     400   +91     409 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99491ps 
Start-point  : fifomem_mem_reg[5][6]/CK
End-point    : fifomem_mem_reg[5][6]/D

path 288:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
fifomem_mem_reg[15][0]/CK                             400           100 R 
fifomem_mem_reg[15][0]/Q    SDFQM1RA          2  2.0   48  +217     317 F 
fifomem_mem_reg[15][0]/D    SDFQM1RA                         +0     317   
fifomem_mem_reg[15][0]/CK   setup                     400   +91     409 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99491ps 
Start-point  : fifomem_mem_reg[15][0]/CK
End-point    : fifomem_mem_reg[15][0]/D

path 289:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[7][7]/CK                             400           100 R 
fifomem_mem_reg[7][7]/Q    SDFQM1RA          2  2.0   48  +217     317 F 
fifomem_mem_reg[7][7]/D    SDFQM1RA                         +0     317   
fifomem_mem_reg[7][7]/CK   setup                     400   +91     409 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99491ps 
Start-point  : fifomem_mem_reg[7][7]/CK
End-point    : fifomem_mem_reg[7][7]/D

path 290:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
fifomem_mem_reg[7][1]/CK                             400           100 R 
fifomem_mem_reg[7][1]/Q    SDFQM1RA          2  2.0   48  +217     317 F 
fifomem_mem_reg[7][1]/D    SDFQM1RA                         +0     317   
fifomem_mem_reg[7][1]/CK   setup                     400   +91     409 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99491ps 
Start-point  : fifomem_mem_reg[7][1]/CK
End-point    : fifomem_mem_reg[7][1]/D

path 291:

         Pin                Type       Fanout Load Slew Delay Arrival   
                                              (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------
(clock wclk)             launch                                     0 R 
                         latency                         +100     100 R 
wptr_full_wfull_reg/CK                              400           100 R 
wptr_full_wfull_reg/Q    DFQRM2RA           2  0.9   18  +274     374 F 
wfull                    interconnect                18    +0     374 F 
                         out port                          +0     374 F 
(fifo.sdc_line_85)       ext delay                         +0     374 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)             capture                               100000 R 
                         latency                         +100  100100 R 
                         uncertainty                     -200   99900 R 
------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99526ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : wfull

path 292:

           Pin                  Type       Fanout Load Slew Delay Arrival   
                                                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock wclk)                  launch                                    0 R 
                              latency                        +100     100 R 
sync_r2w_wq1_rptr_reg[4]/CK                             400           100 R 
sync_r2w_wq1_rptr_reg[4]/Q    DFQRM2RA          1  1.3   30  +262     362 R 
sync_r2w_wq2_rptr_reg[4]/D    DFQRM2RA                         +0     362   
sync_r2w_wq2_rptr_reg[4]/CK   setup                     400   -30     332 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                  capture                              100000 R 
                              latency                        +100  100100 R 
                              uncertainty                    -200   99900 R 
----------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99568ps 
Start-point  : sync_r2w_wq1_rptr_reg[4]/CK
End-point    : sync_r2w_wq2_rptr_reg[4]/D

path 293:

           Pin                  Type       Fanout Load Slew Delay Arrival   
                                                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock wclk)                  launch                                    0 R 
                              latency                        +100     100 R 
sync_r2w_wq1_rptr_reg[0]/CK                             400           100 R 
sync_r2w_wq1_rptr_reg[0]/Q    DFQRM2RA          1  1.3   30  +262     362 R 
sync_r2w_wq2_rptr_reg[0]/D    DFQRM2RA                         +0     362   
sync_r2w_wq2_rptr_reg[0]/CK   setup                     400   -30     332 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                  capture                              100000 R 
                              latency                        +100  100100 R 
                              uncertainty                    -200   99900 R 
----------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99568ps 
Start-point  : sync_r2w_wq1_rptr_reg[0]/CK
End-point    : sync_r2w_wq2_rptr_reg[0]/D

path 294:

           Pin                  Type       Fanout Load Slew Delay Arrival   
                                                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock wclk)                  launch                                    0 R 
                              latency                        +100     100 R 
sync_r2w_wq1_rptr_reg[2]/CK                             400           100 R 
sync_r2w_wq1_rptr_reg[2]/Q    DFQRM2RA          1  1.3   30  +262     362 R 
sync_r2w_wq2_rptr_reg[2]/D    DFQRM2RA                         +0     362   
sync_r2w_wq2_rptr_reg[2]/CK   setup                     400   -30     332 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                  capture                              100000 R 
                              latency                        +100  100100 R 
                              uncertainty                    -200   99900 R 
----------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99568ps 
Start-point  : sync_r2w_wq1_rptr_reg[2]/CK
End-point    : sync_r2w_wq2_rptr_reg[2]/D

path 295:

           Pin                  Type       Fanout Load Slew Delay Arrival   
                                                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock wclk)                  launch                                    0 R 
                              latency                        +100     100 R 
sync_r2w_wq1_rptr_reg[1]/CK                             400           100 R 
sync_r2w_wq1_rptr_reg[1]/Q    DFQRM2RA          1  1.3   30  +262     362 R 
sync_r2w_wq2_rptr_reg[1]/D    DFQRM2RA                         +0     362   
sync_r2w_wq2_rptr_reg[1]/CK   setup                     400   -30     332 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                  capture                              100000 R 
                              latency                        +100  100100 R 
                              uncertainty                    -200   99900 R 
----------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99568ps 
Start-point  : sync_r2w_wq1_rptr_reg[1]/CK
End-point    : sync_r2w_wq2_rptr_reg[1]/D

path 296:

           Pin                  Type       Fanout Load Slew Delay Arrival   
                                                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock wclk)                  launch                                    0 R 
                              latency                        +100     100 R 
sync_r2w_wq1_rptr_reg[3]/CK                             400           100 R 
sync_r2w_wq1_rptr_reg[3]/Q    DFQRM2RA          1  1.3   30  +262     362 R 
sync_r2w_wq2_rptr_reg[3]/D    DFQRM2RA                         +0     362   
sync_r2w_wq2_rptr_reg[3]/CK   setup                     400   -30     332 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                  capture                              100000 R 
                              latency                        +100  100100 R 
                              uncertainty                    -200   99900 R 
----------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99568ps 
Start-point  : sync_r2w_wq1_rptr_reg[3]/CK
End-point    : sync_r2w_wq2_rptr_reg[3]/D

path 297:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_76)         ext delay                        +0     100 F 
wdata[0]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[8][0]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[8][0]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[0]
End-point    : fifomem_mem_reg[8][0]/SD

path 298:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_83)          ext delay                        +0     100 F 
wdata[7]                    in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[12][7]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[12][7]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[7]
End-point    : fifomem_mem_reg[12][7]/SD

path 299:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_82)          ext delay                        +0     100 F 
wdata[6]                    in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[12][6]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[12][6]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[6]
End-point    : fifomem_mem_reg[12][6]/SD

path 300:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_81)          ext delay                        +0     100 F 
wdata[5]                    in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[12][5]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[12][5]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[5]
End-point    : fifomem_mem_reg[12][5]/SD

path 301:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_79)          ext delay                        +0     100 F 
wdata[3]                    in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[12][3]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[12][3]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[3]
End-point    : fifomem_mem_reg[12][3]/SD

path 302:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_78)          ext delay                        +0     100 F 
wdata[2]                    in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[12][2]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[12][2]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[2]
End-point    : fifomem_mem_reg[12][2]/SD

path 303:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_77)          ext delay                        +0     100 F 
wdata[1]                    in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[12][1]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[12][1]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[1]
End-point    : fifomem_mem_reg[12][1]/SD

path 304:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_76)          ext delay                        +0     100 F 
wdata[0]                    in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[12][0]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[12][0]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[0]
End-point    : fifomem_mem_reg[12][0]/SD

path 305:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_82)          ext delay                        +0     100 F 
wdata[6]                    in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[10][6]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[10][6]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[6]
End-point    : fifomem_mem_reg[10][6]/SD

path 306:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_81)          ext delay                        +0     100 F 
wdata[5]                    in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[10][5]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[10][5]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[5]
End-point    : fifomem_mem_reg[10][5]/SD

path 307:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_80)          ext delay                        +0     100 F 
wdata[4]                    in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[10][4]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[10][4]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[4]
End-point    : fifomem_mem_reg[10][4]/SD

path 308:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_78)          ext delay                        +0     100 F 
wdata[2]                    in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[10][2]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[10][2]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[2]
End-point    : fifomem_mem_reg[10][2]/SD

path 309:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_77)          ext delay                        +0     100 F 
wdata[1]                    in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[10][1]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[10][1]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[1]
End-point    : fifomem_mem_reg[10][1]/SD

path 310:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_76)          ext delay                        +0     100 F 
wdata[0]                    in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[10][0]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[10][0]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[0]
End-point    : fifomem_mem_reg[10][0]/SD

path 311:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_83)         ext delay                        +0     100 F 
wdata[7]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[8][7]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[8][7]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[7]
End-point    : fifomem_mem_reg[8][7]/SD

path 312:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_82)         ext delay                        +0     100 F 
wdata[6]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[8][6]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[8][6]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[6]
End-point    : fifomem_mem_reg[8][6]/SD

path 313:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_81)         ext delay                        +0     100 F 
wdata[5]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[8][5]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[8][5]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[5]
End-point    : fifomem_mem_reg[8][5]/SD

path 314:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_80)         ext delay                        +0     100 F 
wdata[4]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[8][4]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[8][4]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[4]
End-point    : fifomem_mem_reg[8][4]/SD

path 315:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_78)         ext delay                        +0     100 F 
wdata[2]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[8][2]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[8][2]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[2]
End-point    : fifomem_mem_reg[8][2]/SD

path 316:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_77)         ext delay                        +0     100 F 
wdata[1]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[8][1]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[8][1]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[1]
End-point    : fifomem_mem_reg[8][1]/SD

path 317:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_80)          ext delay                        +0     100 F 
wdata[4]                    in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[12][4]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[12][4]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[4]
End-point    : fifomem_mem_reg[12][4]/SD

path 318:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_79)         ext delay                        +0     100 F 
wdata[3]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[8][3]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[8][3]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[3]
End-point    : fifomem_mem_reg[8][3]/SD

path 319:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_79)          ext delay                        +0     100 F 
wdata[3]                    in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[10][3]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[10][3]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[3]
End-point    : fifomem_mem_reg[10][3]/SD

path 320:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_83)          ext delay                        +0     100 F 
wdata[7]                    in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[10][7]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[10][7]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[7]
End-point    : fifomem_mem_reg[10][7]/SD

path 321:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_83)         ext delay                        +0     100 F 
wdata[7]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[1][7]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[1][7]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[7]
End-point    : fifomem_mem_reg[1][7]/SD

path 322:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_81)         ext delay                        +0     100 F 
wdata[5]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[3][5]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[3][5]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[5]
End-point    : fifomem_mem_reg[3][5]/SD

path 323:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_83)         ext delay                        +0     100 F 
wdata[7]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[3][7]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[3][7]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[7]
End-point    : fifomem_mem_reg[3][7]/SD

path 324:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_78)         ext delay                        +0     100 F 
wdata[2]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[3][2]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[3][2]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[2]
End-point    : fifomem_mem_reg[3][2]/SD

path 325:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_82)         ext delay                        +0     100 F 
wdata[6]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[3][6]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[3][6]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[6]
End-point    : fifomem_mem_reg[3][6]/SD

path 326:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_80)         ext delay                        +0     100 F 
wdata[4]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[3][4]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[3][4]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[4]
End-point    : fifomem_mem_reg[3][4]/SD

path 327:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_77)         ext delay                        +0     100 F 
wdata[1]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[3][1]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[3][1]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[1]
End-point    : fifomem_mem_reg[3][1]/SD

path 328:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_79)         ext delay                        +0     100 F 
wdata[3]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[3][3]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[3][3]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[3]
End-point    : fifomem_mem_reg[3][3]/SD

path 329:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_76)         ext delay                        +0     100 F 
wdata[0]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[3][0]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[3][0]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[0]
End-point    : fifomem_mem_reg[3][0]/SD

path 330:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_79)         ext delay                        +0     100 F 
wdata[3]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[1][3]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[1][3]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[3]
End-point    : fifomem_mem_reg[1][3]/SD

path 331:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_82)         ext delay                        +0     100 F 
wdata[6]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[1][6]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[1][6]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[6]
End-point    : fifomem_mem_reg[1][6]/SD

path 332:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_81)         ext delay                        +0     100 F 
wdata[5]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[1][5]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[1][5]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[5]
End-point    : fifomem_mem_reg[1][5]/SD

path 333:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_80)         ext delay                        +0     100 F 
wdata[4]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[1][4]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[1][4]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[4]
End-point    : fifomem_mem_reg[1][4]/SD

path 334:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_78)         ext delay                        +0     100 F 
wdata[2]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[1][2]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[1][2]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[2]
End-point    : fifomem_mem_reg[1][2]/SD

path 335:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_77)         ext delay                        +0     100 F 
wdata[1]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[1][1]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[1][1]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[1]
End-point    : fifomem_mem_reg[1][1]/SD

path 336:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_76)         ext delay                        +0     100 F 
wdata[0]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[1][0]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[1][0]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[0]
End-point    : fifomem_mem_reg[1][0]/SD

path 337:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_82)         ext delay                        +0     100 F 
wdata[6]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[5][6]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[5][6]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[6]
End-point    : fifomem_mem_reg[5][6]/SD

path 338:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_81)         ext delay                        +0     100 F 
wdata[5]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[5][5]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[5][5]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[5]
End-point    : fifomem_mem_reg[5][5]/SD

path 339:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_80)         ext delay                        +0     100 F 
wdata[4]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[5][4]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[5][4]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[4]
End-point    : fifomem_mem_reg[5][4]/SD

path 340:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_79)         ext delay                        +0     100 F 
wdata[3]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[5][3]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[5][3]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[3]
End-point    : fifomem_mem_reg[5][3]/SD

path 341:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_78)         ext delay                        +0     100 F 
wdata[2]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[5][2]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[5][2]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[2]
End-point    : fifomem_mem_reg[5][2]/SD

path 342:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_77)         ext delay                        +0     100 F 
wdata[1]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[5][1]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[5][1]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[1]
End-point    : fifomem_mem_reg[5][1]/SD

path 343:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_76)         ext delay                        +0     100 F 
wdata[0]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[5][0]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[5][0]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[0]
End-point    : fifomem_mem_reg[5][0]/SD

path 344:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_83)         ext delay                        +0     100 F 
wdata[7]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[5][7]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[5][7]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[7]
End-point    : fifomem_mem_reg[5][7]/SD

path 345:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_82)          ext delay                        +0     100 F 
wdata[6]                    in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[15][6]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[15][6]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[6]
End-point    : fifomem_mem_reg[15][6]/SD

path 346:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_81)          ext delay                        +0     100 F 
wdata[5]                    in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[15][5]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[15][5]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[5]
End-point    : fifomem_mem_reg[15][5]/SD

path 347:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_77)          ext delay                        +0     100 F 
wdata[1]                    in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[15][1]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[15][1]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[1]
End-point    : fifomem_mem_reg[15][1]/SD

path 348:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_76)          ext delay                        +0     100 F 
wdata[0]                    in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[15][0]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[15][0]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[0]
End-point    : fifomem_mem_reg[15][0]/SD

path 349:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_83)          ext delay                        +0     100 F 
wdata[7]                    in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[15][7]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[15][7]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[7]
End-point    : fifomem_mem_reg[15][7]/SD

path 350:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_79)          ext delay                        +0     100 F 
wdata[3]                    in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[15][3]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[15][3]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[3]
End-point    : fifomem_mem_reg[15][3]/SD

path 351:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_78)          ext delay                        +0     100 F 
wdata[2]                    in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[15][2]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[15][2]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[2]
End-point    : fifomem_mem_reg[15][2]/SD

path 352:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_80)         ext delay                        +0     100 F 
wdata[4]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[7][4]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[7][4]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[4]
End-point    : fifomem_mem_reg[7][4]/SD

path 353:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_81)         ext delay                        +0     100 F 
wdata[5]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[7][5]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[7][5]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[5]
End-point    : fifomem_mem_reg[7][5]/SD

path 354:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_76)         ext delay                        +0     100 F 
wdata[0]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[7][0]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[7][0]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[0]
End-point    : fifomem_mem_reg[7][0]/SD

path 355:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_83)         ext delay                        +0     100 F 
wdata[7]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[7][7]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[7][7]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[7]
End-point    : fifomem_mem_reg[7][7]/SD

path 356:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_82)         ext delay                        +0     100 F 
wdata[6]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[7][6]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[7][6]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[6]
End-point    : fifomem_mem_reg[7][6]/SD

path 357:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_79)         ext delay                        +0     100 F 
wdata[3]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[7][3]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[7][3]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[3]
End-point    : fifomem_mem_reg[7][3]/SD

path 358:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_78)         ext delay                        +0     100 F 
wdata[2]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[7][2]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[7][2]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[2]
End-point    : fifomem_mem_reg[7][2]/SD

path 359:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_77)         ext delay                        +0     100 F 
wdata[1]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[7][1]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[7][1]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[1]
End-point    : fifomem_mem_reg[7][1]/SD

path 360:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_80)          ext delay                        +0     100 F 
wdata[4]                    in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[15][4]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[15][4]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[4]
End-point    : fifomem_mem_reg[15][4]/SD

path 361:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_78)         ext delay                        +0     100 F 
wdata[2]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[2][2]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[2][2]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[2]
End-point    : fifomem_mem_reg[2][2]/SD

path 362:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_77)         ext delay                        +0     100 F 
wdata[1]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[2][1]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[2][1]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[1]
End-point    : fifomem_mem_reg[2][1]/SD

path 363:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_80)         ext delay                        +0     100 F 
wdata[4]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[2][4]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[2][4]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[4]
End-point    : fifomem_mem_reg[2][4]/SD

path 364:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_82)         ext delay                        +0     100 F 
wdata[6]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[2][6]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[2][6]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[6]
End-point    : fifomem_mem_reg[2][6]/SD

path 365:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_81)         ext delay                        +0     100 F 
wdata[5]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[2][5]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[2][5]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[5]
End-point    : fifomem_mem_reg[2][5]/SD

path 366:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_76)         ext delay                        +0     100 F 
wdata[0]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[2][0]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[2][0]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[0]
End-point    : fifomem_mem_reg[2][0]/SD

path 367:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_79)         ext delay                        +0     100 F 
wdata[3]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[2][3]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[2][3]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[3]
End-point    : fifomem_mem_reg[2][3]/SD

path 368:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_83)         ext delay                        +0     100 F 
wdata[7]                   in port          16 16.5    0    +0     100 F 
fifomem_mem_reg[2][7]/SD   SDFQM1RA                         +0     100   
fifomem_mem_reg[2][7]/CK   setup                     400  +171     271 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99629ps 
Start-point  : wdata[7]
End-point    : fifomem_mem_reg[2][7]/SD

path 369:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_81)          ext delay                        +0     100 R 
wdata[5]                    in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[13][5]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[13][5]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[5]
End-point    : fifomem_mem_reg[13][5]/D

path 370:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_83)          ext delay                        +0     100 R 
wdata[7]                    in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[11][7]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[11][7]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[7]
End-point    : fifomem_mem_reg[11][7]/D

path 371:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_82)          ext delay                        +0     100 R 
wdata[6]                    in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[11][6]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[11][6]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[6]
End-point    : fifomem_mem_reg[11][6]/D

path 372:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_81)          ext delay                        +0     100 R 
wdata[5]                    in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[11][5]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[11][5]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[5]
End-point    : fifomem_mem_reg[11][5]/D

path 373:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_79)          ext delay                        +0     100 R 
wdata[3]                    in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[11][3]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[11][3]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[3]
End-point    : fifomem_mem_reg[11][3]/D

path 374:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_78)          ext delay                        +0     100 R 
wdata[2]                    in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[11][2]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[11][2]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[2]
End-point    : fifomem_mem_reg[11][2]/D

path 375:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_77)          ext delay                        +0     100 R 
wdata[1]                    in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[11][1]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[11][1]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[1]
End-point    : fifomem_mem_reg[11][1]/D

path 376:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_78)          ext delay                        +0     100 R 
wdata[2]                    in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[13][2]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[13][2]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[2]
End-point    : fifomem_mem_reg[13][2]/D

path 377:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_82)         ext delay                        +0     100 R 
wdata[6]                   in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[9][6]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[9][6]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[6]
End-point    : fifomem_mem_reg[9][6]/D

path 378:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_83)          ext delay                        +0     100 R 
wdata[7]                    in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[13][7]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[13][7]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[7]
End-point    : fifomem_mem_reg[13][7]/D

path 379:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_80)          ext delay                        +0     100 R 
wdata[4]                    in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[13][4]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[13][4]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[4]
End-point    : fifomem_mem_reg[13][4]/D

path 380:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_79)          ext delay                        +0     100 R 
wdata[3]                    in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[13][3]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[13][3]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[3]
End-point    : fifomem_mem_reg[13][3]/D

path 381:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_76)         ext delay                        +0     100 R 
wdata[0]                   in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[9][0]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[9][0]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[0]
End-point    : fifomem_mem_reg[9][0]/D

path 382:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_76)          ext delay                        +0     100 R 
wdata[0]                    in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[11][0]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[11][0]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[0]
End-point    : fifomem_mem_reg[11][0]/D

path 383:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_79)         ext delay                        +0     100 R 
wdata[3]                   in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[9][3]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[9][3]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[3]
End-point    : fifomem_mem_reg[9][3]/D

path 384:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_77)         ext delay                        +0     100 R 
wdata[1]                   in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[9][1]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[9][1]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[1]
End-point    : fifomem_mem_reg[9][1]/D

path 385:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_80)          ext delay                        +0     100 R 
wdata[4]                    in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[11][4]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[11][4]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[4]
End-point    : fifomem_mem_reg[11][4]/D

path 386:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_78)         ext delay                        +0     100 R 
wdata[2]                   in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[9][2]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[9][2]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[2]
End-point    : fifomem_mem_reg[9][2]/D

path 387:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_80)         ext delay                        +0     100 R 
wdata[4]                   in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[9][4]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[9][4]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[4]
End-point    : fifomem_mem_reg[9][4]/D

path 388:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_76)          ext delay                        +0     100 R 
wdata[0]                    in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[13][0]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[13][0]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[0]
End-point    : fifomem_mem_reg[13][0]/D

path 389:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_83)         ext delay                        +0     100 R 
wdata[7]                   in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[9][7]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[9][7]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[7]
End-point    : fifomem_mem_reg[9][7]/D

path 390:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_81)         ext delay                        +0     100 R 
wdata[5]                   in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[9][5]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[9][5]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[5]
End-point    : fifomem_mem_reg[9][5]/D

path 391:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_82)          ext delay                        +0     100 R 
wdata[6]                    in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[13][6]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[13][6]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[6]
End-point    : fifomem_mem_reg[13][6]/D

path 392:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_77)          ext delay                        +0     100 R 
wdata[1]                    in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[13][1]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[13][1]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[1]
End-point    : fifomem_mem_reg[13][1]/D

path 393:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_78)          ext delay                        +0     100 R 
wdata[2]                    in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[14][2]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[14][2]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[2]
End-point    : fifomem_mem_reg[14][2]/D

path 394:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_77)          ext delay                        +0     100 R 
wdata[1]                    in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[14][1]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[14][1]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[1]
End-point    : fifomem_mem_reg[14][1]/D

path 395:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_82)          ext delay                        +0     100 R 
wdata[6]                    in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[14][6]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[14][6]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[6]
End-point    : fifomem_mem_reg[14][6]/D

path 396:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_83)          ext delay                        +0     100 R 
wdata[7]                    in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[14][7]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[14][7]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[7]
End-point    : fifomem_mem_reg[14][7]/D

path 397:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_80)          ext delay                        +0     100 R 
wdata[4]                    in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[14][4]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[14][4]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[4]
End-point    : fifomem_mem_reg[14][4]/D

path 398:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_79)          ext delay                        +0     100 R 
wdata[3]                    in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[14][3]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[14][3]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[3]
End-point    : fifomem_mem_reg[14][3]/D

path 399:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_76)          ext delay                        +0     100 R 
wdata[0]                    in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[14][0]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[14][0]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[0]
End-point    : fifomem_mem_reg[14][0]/D

path 400:

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
(fifo.sdc_line_81)          ext delay                        +0     100 R 
wdata[5]                    in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[14][5]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[14][5]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[5]
End-point    : fifomem_mem_reg[14][5]/D

path 401:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_77)         ext delay                        +0     100 R 
wdata[1]                   in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[4][1]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[4][1]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[1]
End-point    : fifomem_mem_reg[4][1]/D

path 402:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_81)         ext delay                        +0     100 R 
wdata[5]                   in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[4][5]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[4][5]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[5]
End-point    : fifomem_mem_reg[4][5]/D

path 403:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_80)         ext delay                        +0     100 R 
wdata[4]                   in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[0][4]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[0][4]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[4]
End-point    : fifomem_mem_reg[0][4]/D

path 404:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_81)         ext delay                        +0     100 R 
wdata[5]                   in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[0][5]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[0][5]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[5]
End-point    : fifomem_mem_reg[0][5]/D

path 405:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_77)         ext delay                        +0     100 R 
wdata[1]                   in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[0][1]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[0][1]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[1]
End-point    : fifomem_mem_reg[0][1]/D

path 406:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_82)         ext delay                        +0     100 R 
wdata[6]                   in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[0][6]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[0][6]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[6]
End-point    : fifomem_mem_reg[0][6]/D

path 407:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_79)         ext delay                        +0     100 R 
wdata[3]                   in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[0][3]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[0][3]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[3]
End-point    : fifomem_mem_reg[0][3]/D

path 408:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_78)         ext delay                        +0     100 R 
wdata[2]                   in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[0][2]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[0][2]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[2]
End-point    : fifomem_mem_reg[0][2]/D

path 409:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_82)         ext delay                        +0     100 R 
wdata[6]                   in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[4][6]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[4][6]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[6]
End-point    : fifomem_mem_reg[4][6]/D

path 410:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_83)         ext delay                        +0     100 R 
wdata[7]                   in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[4][7]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[4][7]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[7]
End-point    : fifomem_mem_reg[4][7]/D

path 411:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_80)         ext delay                        +0     100 R 
wdata[4]                   in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[4][4]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[4][4]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[4]
End-point    : fifomem_mem_reg[4][4]/D

path 412:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_76)         ext delay                        +0     100 R 
wdata[0]                   in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[4][0]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[4][0]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[0]
End-point    : fifomem_mem_reg[4][0]/D

path 413:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_78)         ext delay                        +0     100 R 
wdata[2]                   in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[4][2]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[4][2]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[2]
End-point    : fifomem_mem_reg[4][2]/D

path 414:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_79)         ext delay                        +0     100 R 
wdata[3]                   in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[4][3]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[4][3]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[3]
End-point    : fifomem_mem_reg[4][3]/D

path 415:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_76)         ext delay                        +0     100 R 
wdata[0]                   in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[0][0]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[0][0]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[0]
End-point    : fifomem_mem_reg[0][0]/D

path 416:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_83)         ext delay                        +0     100 R 
wdata[7]                   in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[0][7]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[0][7]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[7]
End-point    : fifomem_mem_reg[0][7]/D

path 417:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_77)         ext delay                        +0     100 R 
wdata[1]                   in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[6][1]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[6][1]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[1]
End-point    : fifomem_mem_reg[6][1]/D

path 418:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_83)         ext delay                        +0     100 R 
wdata[7]                   in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[6][7]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[6][7]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[7]
End-point    : fifomem_mem_reg[6][7]/D

path 419:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_81)         ext delay                        +0     100 R 
wdata[5]                   in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[6][5]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[6][5]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[5]
End-point    : fifomem_mem_reg[6][5]/D

path 420:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_82)         ext delay                        +0     100 R 
wdata[6]                   in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[6][6]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[6][6]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[6]
End-point    : fifomem_mem_reg[6][6]/D

path 421:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_79)         ext delay                        +0     100 R 
wdata[3]                   in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[6][3]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[6][3]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[3]
End-point    : fifomem_mem_reg[6][3]/D

path 422:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_80)         ext delay                        +0     100 R 
wdata[4]                   in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[6][4]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[6][4]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[4]
End-point    : fifomem_mem_reg[6][4]/D

path 423:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_78)         ext delay                        +0     100 R 
wdata[2]                   in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[6][2]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[6][2]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[2]
End-point    : fifomem_mem_reg[6][2]/D

path 424:

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)               launch                                    0 R 
                           latency                        +100     100 R 
(fifo.sdc_line_76)         ext delay                        +0     100 R 
wdata[0]                   in port          16 16.5    0    +0     100 R 
fifomem_mem_reg[6][0]/D    SDFQM2RA                         +0     100   
fifomem_mem_reg[6][0]/CK   setup                     400   +16     116 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)               capture                              100000 R 
                           latency                        +100  100100 R 
                           uncertainty                    -200   99900 R 
-------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   99784ps 
Start-point  : wdata[0]
End-point    : fifomem_mem_reg[6][0]/D

path 425:

           Pin                 Type     Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock rclk)                  launch                                 0 R 
                              latency                     +100     100 R 
rptr_empty_rbin_reg[4]/CK                            400           100 R 
rptr_empty_rbin_reg[4]/Q      DFQRM2RA       3  3.4   49  +275     375 R 
sync_r2w_wq1_rptr_reg[4]/D    DFQRM2RA                      +0     375   
sync_r2w_wq1_rptr_reg[4]/CK   setup                  400   -25     350 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)                  capture                                  R 
-------------------------------------------------------------------------
Exception    : 'path_disables/set_clock_groups_exception_fifo.sdc_line_16_1'
Timing slack :  UNCONSTRAINED
Start-point  : rptr_empty_rbin_reg[4]/CK
End-point    : sync_r2w_wq1_rptr_reg[4]/D

path 426:

           Pin                 Type     Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock rclk)                  launch                                 0 R 
                              latency                     +100     100 R 
rptr_empty_rptr_reg[0]/CK                            400           100 R 
rptr_empty_rptr_reg[0]/Q      DFQRM2RA       1  1.3   30  +262     362 R 
sync_r2w_wq1_rptr_reg[0]/D    DFQRM2RA                      +0     362   
sync_r2w_wq1_rptr_reg[0]/CK   setup                  400   -30     332 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)                  capture                                  R 
-------------------------------------------------------------------------
Exception    : 'path_disables/set_clock_groups_exception_fifo.sdc_line_16_1'
Timing slack :  UNCONSTRAINED
Start-point  : rptr_empty_rptr_reg[0]/CK
End-point    : sync_r2w_wq1_rptr_reg[0]/D

path 427:

           Pin                 Type     Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock rclk)                  launch                                 0 R 
                              latency                     +100     100 R 
rptr_empty_rptr_reg[2]/CK                            400           100 R 
rptr_empty_rptr_reg[2]/Q      DFQRM2RA       1  1.3   30  +262     362 R 
sync_r2w_wq1_rptr_reg[2]/D    DFQRM2RA                      +0     362   
sync_r2w_wq1_rptr_reg[2]/CK   setup                  400   -30     332 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)                  capture                                  R 
-------------------------------------------------------------------------
Exception    : 'path_disables/set_clock_groups_exception_fifo.sdc_line_16_1'
Timing slack :  UNCONSTRAINED
Start-point  : rptr_empty_rptr_reg[2]/CK
End-point    : sync_r2w_wq1_rptr_reg[2]/D

path 428:

           Pin                 Type     Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock rclk)                  launch                                 0 R 
                              latency                     +100     100 R 
rptr_empty_rptr_reg[1]/CK                            400           100 R 
rptr_empty_rptr_reg[1]/Q      DFQRM2RA       1  1.3   30  +262     362 R 
sync_r2w_wq1_rptr_reg[1]/D    DFQRM2RA                      +0     362   
sync_r2w_wq1_rptr_reg[1]/CK   setup                  400   -30     332 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)                  capture                                  R 
-------------------------------------------------------------------------
Exception    : 'path_disables/set_clock_groups_exception_fifo.sdc_line_16_1'
Timing slack :  UNCONSTRAINED
Start-point  : rptr_empty_rptr_reg[1]/CK
End-point    : sync_r2w_wq1_rptr_reg[1]/D

path 429:

           Pin                 Type     Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock rclk)                  launch                                 0 R 
                              latency                     +100     100 R 
rptr_empty_rptr_reg[3]/CK                            400           100 R 
rptr_empty_rptr_reg[3]/Q      DFQRM2RA       1  1.3   30  +262     362 R 
sync_r2w_wq1_rptr_reg[3]/D    DFQRM2RA                      +0     362   
sync_r2w_wq1_rptr_reg[3]/CK   setup                  400   -30     332 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)                  capture                                  R 
-------------------------------------------------------------------------
Exception    : 'path_disables/set_clock_groups_exception_fifo.sdc_line_16_1'
Timing slack :  UNCONSTRAINED
Start-point  : rptr_empty_rptr_reg[3]/CK
End-point    : sync_r2w_wq1_rptr_reg[3]/D

path 430:

           Pin                 Type     Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)                  launch                                 0 R 
                              latency                     +100     100 R 
wptr_full_wptr_reg[1]/CK                             400           100 R 
wptr_full_wptr_reg[1]/Q       DFQRM1RA       1  1.3   37  +292     392 R 
sync_w2r_rq1_wptr_reg[1]/D    DFQRM2RA                      +0     392   
sync_w2r_rq1_wptr_reg[1]/CK   setup                  400   -28     364 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock rclk)                  capture                                  R 
-------------------------------------------------------------------------
Exception    : 'path_disables/set_clock_groups_exception_fifo.sdc_line_16'
Timing slack :  UNCONSTRAINED
Start-point  : wptr_full_wptr_reg[1]/CK
End-point    : sync_w2r_rq1_wptr_reg[1]/D

path 431:

           Pin                 Type     Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)                  launch                                 0 R 
                              latency                     +100     100 R 
wptr_full_wbin_reg[4]/CK                             400           100 R 
wptr_full_wbin_reg[4]/Q       DFQRM2RA       2  2.6   41  +271     371 R 
sync_w2r_rq1_wptr_reg[4]/D    DFQRM2RA                      +0     371   
sync_w2r_rq1_wptr_reg[4]/CK   setup                  400   -27     343 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock rclk)                  capture                                  R 
-------------------------------------------------------------------------
Exception    : 'path_disables/set_clock_groups_exception_fifo.sdc_line_16'
Timing slack :  UNCONSTRAINED
Start-point  : wptr_full_wbin_reg[4]/CK
End-point    : sync_w2r_rq1_wptr_reg[4]/D

path 432:

           Pin                 Type     Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)                  launch                                 0 R 
                              latency                     +100     100 R 
wptr_full_wptr_reg[0]/CK                             400           100 R 
wptr_full_wptr_reg[0]/Q       DFQRM2RA       1  1.3   30  +262     362 R 
sync_w2r_rq1_wptr_reg[0]/D    DFQRM2RA                      +0     362   
sync_w2r_rq1_wptr_reg[0]/CK   setup                  400   -30     332 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock rclk)                  capture                                  R 
-------------------------------------------------------------------------
Exception    : 'path_disables/set_clock_groups_exception_fifo.sdc_line_16'
Timing slack :  UNCONSTRAINED
Start-point  : wptr_full_wptr_reg[0]/CK
End-point    : sync_w2r_rq1_wptr_reg[0]/D

path 433:

           Pin                 Type     Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)                  launch                                 0 R 
                              latency                     +100     100 R 
wptr_full_wptr_reg[2]/CK                             400           100 R 
wptr_full_wptr_reg[2]/Q       DFQRM2RA       1  1.3   30  +262     362 R 
sync_w2r_rq1_wptr_reg[2]/D    DFQRM2RA                      +0     362   
sync_w2r_rq1_wptr_reg[2]/CK   setup                  400   -30     332 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock rclk)                  capture                                  R 
-------------------------------------------------------------------------
Exception    : 'path_disables/set_clock_groups_exception_fifo.sdc_line_16'
Timing slack :  UNCONSTRAINED
Start-point  : wptr_full_wptr_reg[2]/CK
End-point    : sync_w2r_rq1_wptr_reg[2]/D

path 434:

           Pin                 Type     Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock wclk)                  launch                                 0 R 
                              latency                     +100     100 R 
wptr_full_wptr_reg[3]/CK                             400           100 R 
wptr_full_wptr_reg[3]/Q       DFQRM2RA       1  1.3   30  +262     362 R 
sync_w2r_rq1_wptr_reg[3]/D    DFQRM2RA                      +0     362   
sync_w2r_rq1_wptr_reg[3]/CK   setup                  400   -30     332 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock rclk)                  capture                                  R 
-------------------------------------------------------------------------
Exception    : 'path_disables/set_clock_groups_exception_fifo.sdc_line_16'
Timing slack :  UNCONSTRAINED
Start-point  : wptr_full_wptr_reg[3]/CK
End-point    : sync_w2r_rq1_wptr_reg[3]/D

path 435:

          Pin                   Type      Fanout Load Slew Delay Arrival   
                                                 (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------
(clock rclk)                   launch                                  0 R 
                               latency                      +100     100 R 
(fifo.sdc_line_71)             ext delay                      +0     100 R 
rrst_n                    (a)  in port        20  0.0    0    +0     100 R 
rptr_empty_rbin_reg[3]/RB      DFRM2RA                        +0     100   
---------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rrst_n
End-point    : rptr_empty_rbin_reg[3]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 436:

          Pin                   Type      Fanout Load Slew Delay Arrival   
                                                 (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------
(clock rclk)                   launch                                  0 R 
                               latency                      +100     100 R 
(fifo.sdc_line_71)             ext delay                      +0     100 R 
rrst_n                    (a)  in port        20  0.0    0    +0     100 R 
rptr_empty_rbin_reg[1]/RB      DFRM2RA                        +0     100   
---------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rrst_n
End-point    : rptr_empty_rbin_reg[1]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 437:

          Pin                   Type      Fanout Load Slew Delay Arrival   
                                                 (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------
(clock rclk)                   launch                                  0 R 
                               latency                      +100     100 R 
(fifo.sdc_line_71)             ext delay                      +0     100 R 
rrst_n                    (a)  in port        20  0.0    0    +0     100 R 
rptr_empty_rbin_reg[2]/RB      DFRM2RA                        +0     100   
---------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rrst_n
End-point    : rptr_empty_rbin_reg[2]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 438:

          Pin                   Type      Fanout Load Slew Delay Arrival   
                                                 (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------
(clock rclk)                   launch                                  0 R 
                               latency                      +100     100 R 
(fifo.sdc_line_71)             ext delay                      +0     100 R 
rrst_n                    (a)  in port        20  0.0    0    +0     100 R 
rptr_empty_rbin_reg[0]/RB      DFRM2RA                        +0     100   
---------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rrst_n
End-point    : rptr_empty_rbin_reg[0]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 439:

          Pin                  Type      Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                  launch                                  0 R 
                              latency                      +100     100 R 
(fifo.sdc_line_84)            ext delay                      +0     100 R 
wrst_n                   (a)  in port        20  0.0    0    +0     100 R 
wptr_full_wbin_reg[3]/RB      DFRM2RA                        +0     100   
--------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wrst_n
End-point    : wptr_full_wbin_reg[3]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 440:

          Pin                  Type      Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                  launch                                  0 R 
                              latency                      +100     100 R 
(fifo.sdc_line_84)            ext delay                      +0     100 R 
wrst_n                   (a)  in port        20  0.0    0    +0     100 R 
wptr_full_wbin_reg[2]/RB      DFRM2RA                        +0     100   
--------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wrst_n
End-point    : wptr_full_wbin_reg[2]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 441:

          Pin                  Type      Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                  launch                                  0 R 
                              latency                      +100     100 R 
(fifo.sdc_line_84)            ext delay                      +0     100 R 
wrst_n                   (a)  in port        20  0.0    0    +0     100 R 
wptr_full_wbin_reg[1]/RB      DFRM2RA                        +0     100   
--------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wrst_n
End-point    : wptr_full_wbin_reg[1]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 442:

           Pin                    Type      Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock wclk)                     launch                                  0 R 
                                 latency                      +100     100 R 
(fifo.sdc_line_84)               ext delay                      +0     100 R 
wrst_n                      (a)  in port        20  0.0    0    +0     100 R 
sync_r2w_wq1_rptr_reg[4]/RB      DFQRM2RA                       +0     100   
-----------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wrst_n
End-point    : sync_r2w_wq1_rptr_reg[4]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 443:

           Pin                    Type      Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock rclk)                     launch                                  0 R 
                                 latency                      +100     100 R 
(fifo.sdc_line_71)               ext delay                      +0     100 R 
rrst_n                      (a)  in port        20  0.0    0    +0     100 R 
sync_w2r_rq1_wptr_reg[4]/RB      DFQRM2RA                       +0     100   
-----------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rrst_n
End-point    : sync_w2r_rq1_wptr_reg[4]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 444:

           Pin                    Type      Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock rclk)                     launch                                  0 R 
                                 latency                      +100     100 R 
(fifo.sdc_line_71)               ext delay                      +0     100 R 
rrst_n                      (a)  in port        20  0.0    0    +0     100 R 
sync_w2r_rq2_wptr_reg[4]/RB      DFQRM2RA                       +0     100   
-----------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rrst_n
End-point    : sync_w2r_rq2_wptr_reg[4]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 445:

           Pin                    Type      Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock wclk)                     launch                                  0 R 
                                 latency                      +100     100 R 
(fifo.sdc_line_84)               ext delay                      +0     100 R 
wrst_n                      (a)  in port        20  0.0    0    +0     100 R 
sync_r2w_wq2_rptr_reg[4]/RB      DFQRM2RA                       +0     100   
-----------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wrst_n
End-point    : sync_r2w_wq2_rptr_reg[4]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 446:

          Pin                  Type      Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                  launch                                  0 R 
                              latency                      +100     100 R 
(fifo.sdc_line_84)            ext delay                      +0     100 R 
wrst_n                   (a)  in port        20  0.0    0    +0     100 R 
wptr_full_wbin_reg[0]/RB      DFQRM2RA                       +0     100   
--------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wrst_n
End-point    : wptr_full_wbin_reg[0]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 447:

          Pin                   Type      Fanout Load Slew Delay Arrival   
                                                 (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------
(clock rclk)                   launch                                  0 R 
                               latency                      +100     100 R 
(fifo.sdc_line_71)             ext delay                      +0     100 R 
rrst_n                    (a)  in port        20  0.0    0    +0     100 R 
rptr_empty_rbin_reg[4]/RB      DFQRM2RA                       +0     100   
---------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rrst_n
End-point    : rptr_empty_rbin_reg[4]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 448:

          Pin                   Type      Fanout Load Slew Delay Arrival   
                                                 (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------
(clock rclk)                   launch                                  0 R 
                               latency                      +100     100 R 
(fifo.sdc_line_71)             ext delay                      +0     100 R 
rrst_n                    (a)  in port        20  0.0    0    +0     100 R 
rptr_empty_rptr_reg[0]/RB      DFQRM2RA                       +0     100   
---------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rrst_n
End-point    : rptr_empty_rptr_reg[0]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 449:

          Pin                  Type      Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                  launch                                  0 R 
                              latency                      +100     100 R 
(fifo.sdc_line_84)            ext delay                      +0     100 R 
wrst_n                   (a)  in port        20  0.0    0    +0     100 R 
wptr_full_wptr_reg[0]/RB      DFQRM2RA                       +0     100   
--------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wrst_n
End-point    : wptr_full_wptr_reg[0]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 450:

          Pin                   Type      Fanout Load Slew Delay Arrival   
                                                 (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------
(clock rclk)                   launch                                  0 R 
                               latency                      +100     100 R 
(fifo.sdc_line_71)             ext delay                      +0     100 R 
rrst_n                    (a)  in port        20  0.0    0    +0     100 R 
rptr_empty_rptr_reg[2]/RB      DFQRM2RA                       +0     100   
---------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rrst_n
End-point    : rptr_empty_rptr_reg[2]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 451:

           Pin                    Type      Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock wclk)                     launch                                  0 R 
                                 latency                      +100     100 R 
(fifo.sdc_line_84)               ext delay                      +0     100 R 
wrst_n                      (a)  in port        20  0.0    0    +0     100 R 
sync_r2w_wq1_rptr_reg[0]/RB      DFQRM2RA                       +0     100   
-----------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wrst_n
End-point    : sync_r2w_wq1_rptr_reg[0]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 452:

          Pin                   Type      Fanout Load Slew Delay Arrival   
                                                 (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------
(clock rclk)                   launch                                  0 R 
                               latency                      +100     100 R 
(fifo.sdc_line_71)             ext delay                      +0     100 R 
rrst_n                    (a)  in port        20  0.0    0    +0     100 R 
rptr_empty_rptr_reg[1]/RB      DFQRM2RA                       +0     100   
---------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rrst_n
End-point    : rptr_empty_rptr_reg[1]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 453:

          Pin                  Type      Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                  launch                                  0 R 
                              latency                      +100     100 R 
(fifo.sdc_line_84)            ext delay                      +0     100 R 
wrst_n                   (a)  in port        20  0.0    0    +0     100 R 
wptr_full_wptr_reg[1]/RB      DFQRM1RA                       +0     100   
--------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wrst_n
End-point    : wptr_full_wptr_reg[1]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 454:

          Pin                  Type      Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                  launch                                  0 R 
                              latency                      +100     100 R 
(fifo.sdc_line_84)            ext delay                      +0     100 R 
wrst_n                   (a)  in port        20  0.0    0    +0     100 R 
wptr_full_wbin_reg[4]/RB      DFQRM2RA                       +0     100   
--------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wrst_n
End-point    : wptr_full_wbin_reg[4]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 455:

           Pin                    Type      Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock rclk)                     launch                                  0 R 
                                 latency                      +100     100 R 
(fifo.sdc_line_71)               ext delay                      +0     100 R 
rrst_n                      (a)  in port        20  0.0    0    +0     100 R 
sync_w2r_rq1_wptr_reg[0]/RB      DFQRM2RA                       +0     100   
-----------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rrst_n
End-point    : sync_w2r_rq1_wptr_reg[0]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 456:

           Pin                    Type      Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock wclk)                     launch                                  0 R 
                                 latency                      +100     100 R 
(fifo.sdc_line_84)               ext delay                      +0     100 R 
wrst_n                      (a)  in port        20  0.0    0    +0     100 R 
sync_r2w_wq1_rptr_reg[2]/RB      DFQRM2RA                       +0     100   
-----------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wrst_n
End-point    : sync_r2w_wq1_rptr_reg[2]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 457:

           Pin                    Type      Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock wclk)                     launch                                  0 R 
                                 latency                      +100     100 R 
(fifo.sdc_line_84)               ext delay                      +0     100 R 
wrst_n                      (a)  in port        20  0.0    0    +0     100 R 
sync_r2w_wq2_rptr_reg[0]/RB      DFQRM2RA                       +0     100   
-----------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wrst_n
End-point    : sync_r2w_wq2_rptr_reg[0]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 458:

          Pin                   Type      Fanout Load Slew Delay Arrival   
                                                 (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------
(clock rclk)                   launch                                  0 R 
                               latency                      +100     100 R 
(fifo.sdc_line_71)             ext delay                      +0     100 R 
rrst_n                    (a)  in port        20  0.0    0    +0     100 R 
rptr_empty_rptr_reg[3]/RB      DFQRM2RA                       +0     100   
---------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rrst_n
End-point    : rptr_empty_rptr_reg[3]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 459:

           Pin                    Type      Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock wclk)                     launch                                  0 R 
                                 latency                      +100     100 R 
(fifo.sdc_line_84)               ext delay                      +0     100 R 
wrst_n                      (a)  in port        20  0.0    0    +0     100 R 
sync_r2w_wq1_rptr_reg[1]/RB      DFQRM2RA                       +0     100   
-----------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wrst_n
End-point    : sync_r2w_wq1_rptr_reg[1]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 460:

           Pin                    Type      Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock rclk)                     launch                                  0 R 
                                 latency                      +100     100 R 
(fifo.sdc_line_71)               ext delay                      +0     100 R 
rrst_n                      (a)  in port        20  0.0    0    +0     100 R 
sync_w2r_rq1_wptr_reg[1]/RB      DFQRM2RA                       +0     100   
-----------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rrst_n
End-point    : sync_w2r_rq1_wptr_reg[1]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 461:

           Pin                    Type      Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock rclk)                     launch                                  0 R 
                                 latency                      +100     100 R 
(fifo.sdc_line_71)               ext delay                      +0     100 R 
rrst_n                      (a)  in port        20  0.0    0    +0     100 R 
sync_w2r_rq2_wptr_reg[0]/RB      DFQRM2RA                       +0     100   
-----------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rrst_n
End-point    : sync_w2r_rq2_wptr_reg[0]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 462:

          Pin                  Type      Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                  launch                                  0 R 
                              latency                      +100     100 R 
(fifo.sdc_line_84)            ext delay                      +0     100 R 
wrst_n                   (a)  in port        20  0.0    0    +0     100 R 
wptr_full_wptr_reg[2]/RB      DFQRM2RA                       +0     100   
--------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wrst_n
End-point    : wptr_full_wptr_reg[2]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 463:

           Pin                    Type      Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock rclk)                     launch                                  0 R 
                                 latency                      +100     100 R 
(fifo.sdc_line_71)               ext delay                      +0     100 R 
rrst_n                      (a)  in port        20  0.0    0    +0     100 R 
sync_w2r_rq2_wptr_reg[1]/RB      DFQRM2RA                       +0     100   
-----------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rrst_n
End-point    : sync_w2r_rq2_wptr_reg[1]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 464:

           Pin                    Type      Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock wclk)                     launch                                  0 R 
                                 latency                      +100     100 R 
(fifo.sdc_line_84)               ext delay                      +0     100 R 
wrst_n                      (a)  in port        20  0.0    0    +0     100 R 
sync_r2w_wq2_rptr_reg[2]/RB      DFQRM2RA                       +0     100   
-----------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wrst_n
End-point    : sync_r2w_wq2_rptr_reg[2]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 465:

           Pin                    Type      Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock wclk)                     launch                                  0 R 
                                 latency                      +100     100 R 
(fifo.sdc_line_84)               ext delay                      +0     100 R 
wrst_n                      (a)  in port        20  0.0    0    +0     100 R 
sync_r2w_wq2_rptr_reg[1]/RB      DFQRM2RA                       +0     100   
-----------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wrst_n
End-point    : sync_r2w_wq2_rptr_reg[1]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 466:

          Pin                  Type      Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                  launch                                  0 R 
                              latency                      +100     100 R 
(fifo.sdc_line_84)            ext delay                      +0     100 R 
wrst_n                   (a)  in port        20  0.0    0    +0     100 R 
wptr_full_wptr_reg[3]/RB      DFQRM2RA                       +0     100   
--------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wrst_n
End-point    : wptr_full_wptr_reg[3]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 467:

           Pin                    Type      Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock wclk)                     launch                                  0 R 
                                 latency                      +100     100 R 
(fifo.sdc_line_84)               ext delay                      +0     100 R 
wrst_n                      (a)  in port        20  0.0    0    +0     100 R 
sync_r2w_wq1_rptr_reg[3]/RB      DFQRM2RA                       +0     100   
-----------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wrst_n
End-point    : sync_r2w_wq1_rptr_reg[3]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 468:

           Pin                    Type      Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock rclk)                     launch                                  0 R 
                                 latency                      +100     100 R 
(fifo.sdc_line_71)               ext delay                      +0     100 R 
rrst_n                      (a)  in port        20  0.0    0    +0     100 R 
sync_w2r_rq1_wptr_reg[2]/RB      DFQRM2RA                       +0     100   
-----------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rrst_n
End-point    : sync_w2r_rq1_wptr_reg[2]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 469:

           Pin                    Type      Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock wclk)                     launch                                  0 R 
                                 latency                      +100     100 R 
(fifo.sdc_line_84)               ext delay                      +0     100 R 
wrst_n                      (a)  in port        20  0.0    0    +0     100 R 
sync_r2w_wq2_rptr_reg[3]/RB      DFQRM2RA                       +0     100   
-----------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wrst_n
End-point    : sync_r2w_wq2_rptr_reg[3]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 470:

           Pin                    Type      Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock rclk)                     launch                                  0 R 
                                 latency                      +100     100 R 
(fifo.sdc_line_71)               ext delay                      +0     100 R 
rrst_n                      (a)  in port        20  0.0    0    +0     100 R 
sync_w2r_rq1_wptr_reg[3]/RB      DFQRM2RA                       +0     100   
-----------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rrst_n
End-point    : sync_w2r_rq1_wptr_reg[3]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 471:

           Pin                    Type      Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock rclk)                     launch                                  0 R 
                                 latency                      +100     100 R 
(fifo.sdc_line_71)               ext delay                      +0     100 R 
rrst_n                      (a)  in port        20  0.0    0    +0     100 R 
sync_w2r_rq2_wptr_reg[2]/RB      DFQRM2RA                       +0     100   
-----------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rrst_n
End-point    : sync_w2r_rq2_wptr_reg[2]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 472:

           Pin                    Type      Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock rclk)                     launch                                  0 R 
                                 latency                      +100     100 R 
(fifo.sdc_line_71)               ext delay                      +0     100 R 
rrst_n                      (a)  in port        20  0.0    0    +0     100 R 
sync_w2r_rq2_wptr_reg[3]/RB      DFQRM2RA                       +0     100   
-----------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rrst_n
End-point    : sync_w2r_rq2_wptr_reg[3]/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 473:

         Pin                 Type      Fanout Load Slew Delay Arrival   
                                              (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------
(clock wclk)                launch                                  0 R 
                            latency                      +100     100 R 
(fifo.sdc_line_84)          ext delay                      +0     100 R 
wrst_n                 (a)  in port        20  0.0    0    +0     100 R 
wptr_full_wfull_reg/RB      DFQRM2RA                       +0     100   
------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wrst_n
End-point    : wptr_full_wfull_reg/RB

(a) : Net has asynchronous load pins which are being considered ideal.

path 474:

          Pin                  Type      Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock rclk)                  launch                                  0 R 
                              latency                      +100     100 R 
(fifo.sdc_line_71)            ext delay                      +0     100 R 
rrst_n                   (a)  in port        20  0.0    0    +0     100 R 
rptr_empty_rempty_reg/SB      DFQSM2RA                       +0     100   
--------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rrst_n
End-point    : rptr_empty_rempty_reg/SB

(a) : Net has asynchronous load pins which are being considered ideal.

path 475:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
wptr_full_wbin_reg[3]/CK                    DFRM2RA                        +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : wptr_full_wbin_reg[3]/CK

(i) : Net is ideal.

path 476:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
wptr_full_wbin_reg[2]/CK                    DFRM2RA                        +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : wptr_full_wbin_reg[2]/CK

(i) : Net is ideal.

path 477:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
wptr_full_wbin_reg[1]/CK                    DFRM2RA                        +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : wptr_full_wbin_reg[1]/CK

(i) : Net is ideal.

path 478:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
sync_r2w_wq1_rptr_reg[4]/CK                 DFQRM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : sync_r2w_wq1_rptr_reg[4]/CK

(i) : Net is ideal.

path 479:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
sync_r2w_wq2_rptr_reg[4]/CK                 DFQRM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : sync_r2w_wq2_rptr_reg[4]/CK

(i) : Net is ideal.

path 480:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
wptr_full_wbin_reg[0]/CK                    DFQRM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : wptr_full_wbin_reg[0]/CK

(i) : Net is ideal.

path 481:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[8][0]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[8][0]/CK

(i) : Net is ideal.

path 482:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[13][5]/CK                   SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[13][5]/CK

(i) : Net is ideal.

path 483:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[11][7]/CK                   SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[11][7]/CK

(i) : Net is ideal.

path 484:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[11][6]/CK                   SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[11][6]/CK

(i) : Net is ideal.

path 485:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[11][5]/CK                   SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[11][5]/CK

(i) : Net is ideal.

path 486:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[11][3]/CK                   SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[11][3]/CK

(i) : Net is ideal.

path 487:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[11][2]/CK                   SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[11][2]/CK

(i) : Net is ideal.

path 488:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[11][1]/CK                   SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[11][1]/CK

(i) : Net is ideal.

path 489:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[13][2]/CK                   SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[13][2]/CK

(i) : Net is ideal.

path 490:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[12][7]/CK                   SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[12][7]/CK

(i) : Net is ideal.

path 491:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[12][6]/CK                   SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[12][6]/CK

(i) : Net is ideal.

path 492:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[12][5]/CK                   SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[12][5]/CK

(i) : Net is ideal.

path 493:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[12][3]/CK                   SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[12][3]/CK

(i) : Net is ideal.

path 494:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[9][6]/CK                    SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[9][6]/CK

(i) : Net is ideal.

path 495:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[13][7]/CK                   SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[13][7]/CK

(i) : Net is ideal.

path 496:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[13][4]/CK                   SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[13][4]/CK

(i) : Net is ideal.

path 497:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[13][3]/CK                   SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[13][3]/CK

(i) : Net is ideal.

path 498:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[12][2]/CK                   SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[12][2]/CK

(i) : Net is ideal.

path 499:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[12][1]/CK                   SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[12][1]/CK

(i) : Net is ideal.

path 500:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[12][0]/CK                   SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[12][0]/CK

(i) : Net is ideal.

path 501:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[10][6]/CK                   SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[10][6]/CK

(i) : Net is ideal.

path 502:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[10][5]/CK                   SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[10][5]/CK

(i) : Net is ideal.

path 503:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[10][4]/CK                   SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[10][4]/CK

(i) : Net is ideal.

path 504:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[10][2]/CK                   SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[10][2]/CK

(i) : Net is ideal.

path 505:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[10][1]/CK                   SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[10][1]/CK

(i) : Net is ideal.

path 506:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[10][0]/CK                   SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[10][0]/CK

(i) : Net is ideal.

path 507:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[8][7]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[8][7]/CK

(i) : Net is ideal.

path 508:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[8][6]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[8][6]/CK

(i) : Net is ideal.

path 509:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[8][5]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[8][5]/CK

(i) : Net is ideal.

path 510:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[8][4]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[8][4]/CK

(i) : Net is ideal.

path 511:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[8][2]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[8][2]/CK

(i) : Net is ideal.

path 512:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[8][1]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[8][1]/CK

(i) : Net is ideal.

path 513:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[9][0]/CK                    SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[9][0]/CK

(i) : Net is ideal.

path 514:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[11][0]/CK                   SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[11][0]/CK

(i) : Net is ideal.

path 515:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[12][4]/CK                   SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[12][4]/CK

(i) : Net is ideal.

path 516:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[9][3]/CK                    SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[9][3]/CK

(i) : Net is ideal.

path 517:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[8][3]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[8][3]/CK

(i) : Net is ideal.

path 518:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[9][1]/CK                    SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[9][1]/CK

(i) : Net is ideal.

path 519:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[11][4]/CK                   SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[11][4]/CK

(i) : Net is ideal.

path 520:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[9][2]/CK                    SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[9][2]/CK

(i) : Net is ideal.

path 521:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[9][4]/CK                    SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[9][4]/CK

(i) : Net is ideal.

path 522:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[13][0]/CK                   SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[13][0]/CK

(i) : Net is ideal.

path 523:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[9][7]/CK                    SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[9][7]/CK

(i) : Net is ideal.

path 524:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[9][5]/CK                    SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[9][5]/CK

(i) : Net is ideal.

path 525:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[10][3]/CK                   SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[10][3]/CK

(i) : Net is ideal.

path 526:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[13][6]/CK                   SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[13][6]/CK

(i) : Net is ideal.

path 527:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[10][7]/CK                   SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[10][7]/CK

(i) : Net is ideal.

path 528:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[13][1]/CK                   SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[13][1]/CK

(i) : Net is ideal.

path 529:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[14][2]/CK                   SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[14][2]/CK

(i) : Net is ideal.

path 530:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[14][1]/CK                   SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[14][1]/CK

(i) : Net is ideal.

path 531:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[14][6]/CK                   SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[14][6]/CK

(i) : Net is ideal.

path 532:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[14][7]/CK                   SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[14][7]/CK

(i) : Net is ideal.

path 533:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[14][4]/CK                   SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[14][4]/CK

(i) : Net is ideal.

path 534:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[14][3]/CK                   SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[14][3]/CK

(i) : Net is ideal.

path 535:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[14][0]/CK                   SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[14][0]/CK

(i) : Net is ideal.

path 536:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[14][5]/CK                   SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[14][5]/CK

(i) : Net is ideal.

path 537:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[4][1]/CK                    SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[4][1]/CK

(i) : Net is ideal.

path 538:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[4][5]/CK                    SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[4][5]/CK

(i) : Net is ideal.

path 539:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[1][7]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[1][7]/CK

(i) : Net is ideal.

path 540:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[3][5]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[3][5]/CK

(i) : Net is ideal.

path 541:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[3][7]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[3][7]/CK

(i) : Net is ideal.

path 542:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[3][2]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[3][2]/CK

(i) : Net is ideal.

path 543:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[3][6]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[3][6]/CK

(i) : Net is ideal.

path 544:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[3][4]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[3][4]/CK

(i) : Net is ideal.

path 545:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[3][1]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[3][1]/CK

(i) : Net is ideal.

path 546:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[3][3]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[3][3]/CK

(i) : Net is ideal.

path 547:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[3][0]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[3][0]/CK

(i) : Net is ideal.

path 548:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[0][4]/CK                    SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[0][4]/CK

(i) : Net is ideal.

path 549:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[1][3]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[1][3]/CK

(i) : Net is ideal.

path 550:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[1][6]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[1][6]/CK

(i) : Net is ideal.

path 551:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[1][5]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[1][5]/CK

(i) : Net is ideal.

path 552:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[1][4]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[1][4]/CK

(i) : Net is ideal.

path 553:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[1][2]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[1][2]/CK

(i) : Net is ideal.

path 554:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[0][5]/CK                    SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[0][5]/CK

(i) : Net is ideal.

path 555:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[0][1]/CK                    SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[0][1]/CK

(i) : Net is ideal.

path 556:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[1][1]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[1][1]/CK

(i) : Net is ideal.

path 557:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[1][0]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[1][0]/CK

(i) : Net is ideal.

path 558:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[0][6]/CK                    SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[0][6]/CK

(i) : Net is ideal.

path 559:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[0][3]/CK                    SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[0][3]/CK

(i) : Net is ideal.

path 560:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[0][2]/CK                    SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[0][2]/CK

(i) : Net is ideal.

path 561:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[5][6]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[5][6]/CK

(i) : Net is ideal.

path 562:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[4][6]/CK                    SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[4][6]/CK

(i) : Net is ideal.

path 563:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[5][5]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[5][5]/CK

(i) : Net is ideal.

path 564:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[5][4]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[5][4]/CK

(i) : Net is ideal.

path 565:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[5][3]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[5][3]/CK

(i) : Net is ideal.

path 566:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[5][2]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[5][2]/CK

(i) : Net is ideal.

path 567:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[5][1]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[5][1]/CK

(i) : Net is ideal.

path 568:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[5][0]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[5][0]/CK

(i) : Net is ideal.

path 569:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[4][7]/CK                    SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[4][7]/CK

(i) : Net is ideal.

path 570:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[4][4]/CK                    SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[4][4]/CK

(i) : Net is ideal.

path 571:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[4][0]/CK                    SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[4][0]/CK

(i) : Net is ideal.

path 572:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[5][7]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[5][7]/CK

(i) : Net is ideal.

path 573:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[15][6]/CK                   SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[15][6]/CK

(i) : Net is ideal.

path 574:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[15][5]/CK                   SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[15][5]/CK

(i) : Net is ideal.

path 575:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[15][1]/CK                   SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[15][1]/CK

(i) : Net is ideal.

path 576:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[15][0]/CK                   SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[15][0]/CK

(i) : Net is ideal.

path 577:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[15][7]/CK                   SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[15][7]/CK

(i) : Net is ideal.

path 578:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[15][3]/CK                   SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[15][3]/CK

(i) : Net is ideal.

path 579:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[15][2]/CK                   SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[15][2]/CK

(i) : Net is ideal.

path 580:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[7][4]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[7][4]/CK

(i) : Net is ideal.

path 581:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[7][5]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[7][5]/CK

(i) : Net is ideal.

path 582:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[7][0]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[7][0]/CK

(i) : Net is ideal.

path 583:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[7][7]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[7][7]/CK

(i) : Net is ideal.

path 584:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[7][6]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[7][6]/CK

(i) : Net is ideal.

path 585:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[7][3]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[7][3]/CK

(i) : Net is ideal.

path 586:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[7][2]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[7][2]/CK

(i) : Net is ideal.

path 587:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[7][1]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[7][1]/CK

(i) : Net is ideal.

path 588:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[4][2]/CK                    SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[4][2]/CK

(i) : Net is ideal.

path 589:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[4][3]/CK                    SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[4][3]/CK

(i) : Net is ideal.

path 590:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[0][0]/CK                    SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[0][0]/CK

(i) : Net is ideal.

path 591:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[15][4]/CK                   SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[15][4]/CK

(i) : Net is ideal.

path 592:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[0][7]/CK                    SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[0][7]/CK

(i) : Net is ideal.

path 593:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
wptr_full_wptr_reg[0]/CK                    DFQRM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : wptr_full_wptr_reg[0]/CK

(i) : Net is ideal.

path 594:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[2][2]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[2][2]/CK

(i) : Net is ideal.

path 595:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[2][1]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[2][1]/CK

(i) : Net is ideal.

path 596:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[2][4]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[2][4]/CK

(i) : Net is ideal.

path 597:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[2][6]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[2][6]/CK

(i) : Net is ideal.

path 598:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[2][5]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[2][5]/CK

(i) : Net is ideal.

path 599:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[2][0]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[2][0]/CK

(i) : Net is ideal.

path 600:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[2][3]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[2][3]/CK

(i) : Net is ideal.

path 601:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[2][7]/CK                    SDFQM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[2][7]/CK

(i) : Net is ideal.

path 602:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
sync_r2w_wq1_rptr_reg[0]/CK                 DFQRM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : sync_r2w_wq1_rptr_reg[0]/CK

(i) : Net is ideal.

path 603:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
wptr_full_wptr_reg[1]/CK                    DFQRM1RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : wptr_full_wptr_reg[1]/CK

(i) : Net is ideal.

path 604:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[6][1]/CK                    SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[6][1]/CK

(i) : Net is ideal.

path 605:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[6][7]/CK                    SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[6][7]/CK

(i) : Net is ideal.

path 606:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[6][5]/CK                    SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[6][5]/CK

(i) : Net is ideal.

path 607:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[6][6]/CK                    SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[6][6]/CK

(i) : Net is ideal.

path 608:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[6][3]/CK                    SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[6][3]/CK

(i) : Net is ideal.

path 609:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[6][4]/CK                    SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[6][4]/CK

(i) : Net is ideal.

path 610:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[6][2]/CK                    SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[6][2]/CK

(i) : Net is ideal.

path 611:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
wptr_full_wbin_reg[4]/CK                    DFQRM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : wptr_full_wbin_reg[4]/CK

(i) : Net is ideal.

path 612:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
fifomem_mem_reg[6][0]/CK                    SDFQM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : fifomem_mem_reg[6][0]/CK

(i) : Net is ideal.

path 613:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
sync_r2w_wq1_rptr_reg[2]/CK                 DFQRM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : sync_r2w_wq1_rptr_reg[2]/CK

(i) : Net is ideal.

path 614:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
sync_r2w_wq2_rptr_reg[0]/CK                 DFQRM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : sync_r2w_wq2_rptr_reg[0]/CK

(i) : Net is ideal.

path 615:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
sync_r2w_wq1_rptr_reg[1]/CK                 DFQRM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : sync_r2w_wq1_rptr_reg[1]/CK

(i) : Net is ideal.

path 616:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
wptr_full_wptr_reg[2]/CK                    DFQRM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : wptr_full_wptr_reg[2]/CK

(i) : Net is ideal.

path 617:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
sync_r2w_wq2_rptr_reg[2]/CK                 DFQRM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : sync_r2w_wq2_rptr_reg[2]/CK

(i) : Net is ideal.

path 618:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
sync_r2w_wq2_rptr_reg[1]/CK                 DFQRM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : sync_r2w_wq2_rptr_reg[1]/CK

(i) : Net is ideal.

path 619:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
wptr_full_wptr_reg[3]/CK                    DFQRM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : wptr_full_wptr_reg[3]/CK

(i) : Net is ideal.

path 620:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
sync_r2w_wq1_rptr_reg[3]/CK                 DFQRM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : sync_r2w_wq1_rptr_reg[3]/CK

(i) : Net is ideal.

path 621:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
sync_r2w_wq2_rptr_reg[3]/CK                 DFQRM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : sync_r2w_wq2_rptr_reg[3]/CK

(i) : Net is ideal.

path 622:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock wclk)                                launch                              50000 F 
                                            latency                      +100   50100 F 
(create_clock_delay_domain_1_wclk_F_0)      ext delay                      +0   50100 F 
wclk                                   (i)  in port       148  0.0    0    +0   50100 F 
wptr_full_wfull_reg/CK                      DFQRM2RA                       +0   50100   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : wclk
End-point    : wptr_full_wfull_reg/CK

(i) : Net is ideal.

path 623:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock rclk)                                launch                                  0 R 
(create_clock_delay_domain_1_rclk_R_0)      ext delay                      +0       0 R 
rclk                                   (i)  in port        20  0.0    0    +0       0 R 
rptr_empty_rbin_reg[3]/CK                   DFRM2RA                        +0       0   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rclk
End-point    : rptr_empty_rbin_reg[3]/CK

(i) : Net is ideal.

path 624:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock rclk)                                launch                                  0 R 
(create_clock_delay_domain_1_rclk_R_0)      ext delay                      +0       0 R 
rclk                                   (i)  in port        20  0.0    0    +0       0 R 
rptr_empty_rbin_reg[1]/CK                   DFRM2RA                        +0       0   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rclk
End-point    : rptr_empty_rbin_reg[1]/CK

(i) : Net is ideal.

path 625:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock rclk)                                launch                                  0 R 
(create_clock_delay_domain_1_rclk_R_0)      ext delay                      +0       0 R 
rclk                                   (i)  in port        20  0.0    0    +0       0 R 
rptr_empty_rbin_reg[2]/CK                   DFRM2RA                        +0       0   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rclk
End-point    : rptr_empty_rbin_reg[2]/CK

(i) : Net is ideal.

path 626:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock rclk)                                launch                                  0 R 
(create_clock_delay_domain_1_rclk_R_0)      ext delay                      +0       0 R 
rclk                                   (i)  in port        20  0.0    0    +0       0 R 
rptr_empty_rbin_reg[0]/CK                   DFRM2RA                        +0       0   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rclk
End-point    : rptr_empty_rbin_reg[0]/CK

(i) : Net is ideal.

path 627:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock rclk)                                launch                                  0 R 
(create_clock_delay_domain_1_rclk_R_0)      ext delay                      +0       0 R 
rclk                                   (i)  in port        20  0.0    0    +0       0 R 
sync_w2r_rq1_wptr_reg[4]/CK                 DFQRM2RA                       +0       0   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rclk
End-point    : sync_w2r_rq1_wptr_reg[4]/CK

(i) : Net is ideal.

path 628:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock rclk)                                launch                                  0 R 
(create_clock_delay_domain_1_rclk_R_0)      ext delay                      +0       0 R 
rclk                                   (i)  in port        20  0.0    0    +0       0 R 
sync_w2r_rq2_wptr_reg[4]/CK                 DFQRM2RA                       +0       0   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rclk
End-point    : sync_w2r_rq2_wptr_reg[4]/CK

(i) : Net is ideal.

path 629:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock rclk)                                launch                                  0 R 
(create_clock_delay_domain_1_rclk_R_0)      ext delay                      +0       0 R 
rclk                                   (i)  in port        20  0.0    0    +0       0 R 
rptr_empty_rbin_reg[4]/CK                   DFQRM2RA                       +0       0   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rclk
End-point    : rptr_empty_rbin_reg[4]/CK

(i) : Net is ideal.

path 630:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock rclk)                                launch                                  0 R 
(create_clock_delay_domain_1_rclk_R_0)      ext delay                      +0       0 R 
rclk                                   (i)  in port        20  0.0    0    +0       0 R 
rptr_empty_rptr_reg[0]/CK                   DFQRM2RA                       +0       0   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rclk
End-point    : rptr_empty_rptr_reg[0]/CK

(i) : Net is ideal.

path 631:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock rclk)                                launch                                  0 R 
(create_clock_delay_domain_1_rclk_R_0)      ext delay                      +0       0 R 
rclk                                   (i)  in port        20  0.0    0    +0       0 R 
rptr_empty_rptr_reg[2]/CK                   DFQRM2RA                       +0       0   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rclk
End-point    : rptr_empty_rptr_reg[2]/CK

(i) : Net is ideal.

path 632:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock rclk)                                launch                                  0 R 
(create_clock_delay_domain_1_rclk_R_0)      ext delay                      +0       0 R 
rclk                                   (i)  in port        20  0.0    0    +0       0 R 
rptr_empty_rptr_reg[1]/CK                   DFQRM2RA                       +0       0   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rclk
End-point    : rptr_empty_rptr_reg[1]/CK

(i) : Net is ideal.

path 633:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock rclk)                                launch                                  0 R 
(create_clock_delay_domain_1_rclk_R_0)      ext delay                      +0       0 R 
rclk                                   (i)  in port        20  0.0    0    +0       0 R 
sync_w2r_rq1_wptr_reg[0]/CK                 DFQRM2RA                       +0       0   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rclk
End-point    : sync_w2r_rq1_wptr_reg[0]/CK

(i) : Net is ideal.

path 634:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock rclk)                                launch                                  0 R 
(create_clock_delay_domain_1_rclk_R_0)      ext delay                      +0       0 R 
rclk                                   (i)  in port        20  0.0    0    +0       0 R 
rptr_empty_rptr_reg[3]/CK                   DFQRM2RA                       +0       0   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rclk
End-point    : rptr_empty_rptr_reg[3]/CK

(i) : Net is ideal.

path 635:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock rclk)                                launch                                  0 R 
(create_clock_delay_domain_1_rclk_R_0)      ext delay                      +0       0 R 
rclk                                   (i)  in port        20  0.0    0    +0       0 R 
sync_w2r_rq1_wptr_reg[1]/CK                 DFQRM2RA                       +0       0   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rclk
End-point    : sync_w2r_rq1_wptr_reg[1]/CK

(i) : Net is ideal.

path 636:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock rclk)                                launch                                  0 R 
(create_clock_delay_domain_1_rclk_R_0)      ext delay                      +0       0 R 
rclk                                   (i)  in port        20  0.0    0    +0       0 R 
sync_w2r_rq2_wptr_reg[0]/CK                 DFQRM2RA                       +0       0   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rclk
End-point    : sync_w2r_rq2_wptr_reg[0]/CK

(i) : Net is ideal.

path 637:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock rclk)                                launch                                  0 R 
(create_clock_delay_domain_1_rclk_R_0)      ext delay                      +0       0 R 
rclk                                   (i)  in port        20  0.0    0    +0       0 R 
sync_w2r_rq2_wptr_reg[1]/CK                 DFQRM2RA                       +0       0   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rclk
End-point    : sync_w2r_rq2_wptr_reg[1]/CK

(i) : Net is ideal.

path 638:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock rclk)                                launch                                  0 R 
(create_clock_delay_domain_1_rclk_R_0)      ext delay                      +0       0 R 
rclk                                   (i)  in port        20  0.0    0    +0       0 R 
sync_w2r_rq1_wptr_reg[2]/CK                 DFQRM2RA                       +0       0   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rclk
End-point    : sync_w2r_rq1_wptr_reg[2]/CK

(i) : Net is ideal.

path 639:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock rclk)                                launch                                  0 R 
(create_clock_delay_domain_1_rclk_R_0)      ext delay                      +0       0 R 
rclk                                   (i)  in port        20  0.0    0    +0       0 R 
sync_w2r_rq1_wptr_reg[3]/CK                 DFQRM2RA                       +0       0   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rclk
End-point    : sync_w2r_rq1_wptr_reg[3]/CK

(i) : Net is ideal.

path 640:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock rclk)                                launch                                  0 R 
(create_clock_delay_domain_1_rclk_R_0)      ext delay                      +0       0 R 
rclk                                   (i)  in port        20  0.0    0    +0       0 R 
sync_w2r_rq2_wptr_reg[2]/CK                 DFQRM2RA                       +0       0   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rclk
End-point    : sync_w2r_rq2_wptr_reg[2]/CK

(i) : Net is ideal.

path 641:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock rclk)                                launch                                  0 R 
(create_clock_delay_domain_1_rclk_R_0)      ext delay                      +0       0 R 
rclk                                   (i)  in port        20  0.0    0    +0       0 R 
sync_w2r_rq2_wptr_reg[3]/CK                 DFQRM2RA                       +0       0   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rclk
End-point    : sync_w2r_rq2_wptr_reg[3]/CK

(i) : Net is ideal.

path 642:

                 Pin                         Type      Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock rclk)                                launch                                  0 R 
(create_clock_delay_domain_1_rclk_R_0)      ext delay                      +0       0 R 
rclk                                   (i)  in port        20  0.0    0    +0       0 R 
rptr_empty_rempty_reg/CK                    DFQSM2RA                       +0       0   
----------------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : rclk
End-point    : rptr_empty_rempty_reg/CK

(i) : Net is ideal.

