<!-- HTML header for doxygen 1.8.14-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>BT AUDIO SDK: ADC_InitTypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
<link href="my_customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="bbpro-h55px.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">BT AUDIO SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,true,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">ADC_InitTypeDef Struct Reference<div class="ingroups"><a class="el" href="group___a_p_i___reference.html">API Reference</a> &raquo; <a class="el" href="group___r_t_k___periph___driver.html">IO Driver</a> &raquo; <a class="el" href="group___r_t_k___periph___driver__87x3d.html">rtl87x3d</a> &raquo; <a class="el" href="group__x3d___a_d_c.html">ADC</a> &raquo; <a class="el" href="group___a_d_c___exported___types.html">ADC Exported Types</a><a class="el" href="group___a_p_i___reference.html">API Reference</a> &raquo; <a class="el" href="group___r_t_k___periph___driver.html">IO Driver</a> &raquo; <a class="el" href="group___r_t_k___periph___driver__87x3e.html">rtl87x3e</a> &raquo; <a class="el" href="group__x3e___a_d_c.html">ADC</a> &raquo;  &#124; <a class="el" href="group__x3e___a_d_c___exported___types.html">ADC Exported Types</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>ADC initialize parameters.  
 <a href="struct_a_d_c___init_type_def.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="rtl87x3d_2io_2rtl876x__adc_8h_source.html">rtl876x_adc.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a3cae8c624cc26a05bbf63b2ea912f06c"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___init_type_def.html#a3cae8c624cc26a05bbf63b2ea912f06c">adcClock</a></td></tr>
<tr class="separator:a3cae8c624cc26a05bbf63b2ea912f06c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a952c1e930a0163ce347f36d117394868"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___init_type_def.html#a952c1e930a0163ce347f36d117394868">adcConvertTimePeriod</a></td></tr>
<tr class="separator:a952c1e930a0163ce347f36d117394868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28e049f583685d1471e0c039ff66779a"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___init_type_def.html#a28e049f583685d1471e0c039ff66779a">adcFifoThd</a></td></tr>
<tr class="separator:a28e049f583685d1471e0c039ff66779a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21d921b8a2ba6bd29aa4753b49a3a629"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___init_type_def.html#a21d921b8a2ba6bd29aa4753b49a3a629">adcBurstSize</a></td></tr>
<tr class="separator:a21d921b8a2ba6bd29aa4753b49a3a629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad822862baab7d0ab74d1aff390fde6cb"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___init_type_def.html#ad822862baab7d0ab74d1aff390fde6cb">adcFifoOverWritEn</a></td></tr>
<tr class="separator:ad822862baab7d0ab74d1aff390fde6cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29b0ecf9bb1bd8d7f291f8d07bd1d637"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___init_type_def.html#a29b0ecf9bb1bd8d7f291f8d07bd1d637">dataLatchEdge</a></td></tr>
<tr class="separator:a29b0ecf9bb1bd8d7f291f8d07bd1d637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1a509c15c24d20eab4e718281eedfc0"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___init_type_def.html#ac1a509c15c24d20eab4e718281eedfc0">fifoOREn</a></td></tr>
<tr class="separator:ac1a509c15c24d20eab4e718281eedfc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a056154dd5de8b77c68387fdfcd339ae8"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___init_type_def.html#a056154dd5de8b77c68387fdfcd339ae8">schIndex</a> [16]</td></tr>
<tr class="separator:a056154dd5de8b77c68387fdfcd339ae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02b2be7b8ce086893453d390c5fdcf1d"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___init_type_def.html#a02b2be7b8ce086893453d390c5fdcf1d">bitmap</a></td></tr>
<tr class="separator:a02b2be7b8ce086893453d390c5fdcf1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a920cd089ecbd88f25fa3262a969f904c"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___init_type_def.html#a920cd089ecbd88f25fa3262a969f904c">timerTriggerEn</a></td></tr>
<tr class="separator:a920cd089ecbd88f25fa3262a969f904c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea7f75a33774a1ec601312fe75d4eaf7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___init_type_def.html#aea7f75a33774a1ec601312fe75d4eaf7">dataAligned</a></td></tr>
<tr class="separator:aea7f75a33774a1ec601312fe75d4eaf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a002b90024f8e5b25e6b350489b628535"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___init_type_def.html#a002b90024f8e5b25e6b350489b628535">dataWriteToFifo</a></td></tr>
<tr class="separator:a002b90024f8e5b25e6b350489b628535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a691f5b44216442c908e1cb4af3d825c1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___init_type_def.html#a691f5b44216442c908e1cb4af3d825c1">dataMinusEn</a></td></tr>
<tr class="separator:a691f5b44216442c908e1cb4af3d825c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d9d6209f1e7af7559dc0c35af7ceb75"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___init_type_def.html#a7d9d6209f1e7af7559dc0c35af7ceb75">dataMinusOffset</a></td></tr>
<tr class="separator:a7d9d6209f1e7af7559dc0c35af7ceb75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb971d66b131a4d3690f4bb86e5ffba0"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___init_type_def.html#adb971d66b131a4d3690f4bb86e5ffba0">pwrmode</a></td></tr>
<tr class="separator:adb971d66b131a4d3690f4bb86e5ffba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac123ea8448b0200781a071363652e39f"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___init_type_def.html#ac123ea8448b0200781a071363652e39f">datalatchDly</a></td></tr>
<tr class="separator:ac123ea8448b0200781a071363652e39f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dc5a822af0e5d89226157651374dd87"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___init_type_def.html#a3dc5a822af0e5d89226157651374dd87">adcRG2X0Dly</a></td></tr>
<tr class="separator:a3dc5a822af0e5d89226157651374dd87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00950f5b57267cf6d2a67c94ac7fdad8"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___init_type_def.html#a00950f5b57267cf6d2a67c94ac7fdad8">adcRG0X1Dly</a></td></tr>
<tr class="separator:a00950f5b57267cf6d2a67c94ac7fdad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69504cbc1d362a16d8711128e24a3e18"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___init_type_def.html#a69504cbc1d362a16d8711128e24a3e18">adcRG0X0Dly</a></td></tr>
<tr class="separator:a69504cbc1d362a16d8711128e24a3e18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1bc0acb7354e3283f7e28ef8774a3f0"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___init_type_def.html#af1bc0acb7354e3283f7e28ef8774a3f0">adc_fifo_stop_write</a></td></tr>
<tr class="separator:af1bc0acb7354e3283f7e28ef8774a3f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80475cf3aa9fd1933af06e7e205fc489"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___init_type_def.html#a80475cf3aa9fd1933af06e7e205fc489">adcPowerAlwaysOnCmd</a></td></tr>
<tr class="separator:a80475cf3aa9fd1933af06e7e205fc489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeac4e7a757d14f56216da5874249ef4"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___init_type_def.html#afeac4e7a757d14f56216da5874249ef4">adcClock</a></td></tr>
<tr class="separator:afeac4e7a757d14f56216da5874249ef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>ADC initialize parameters. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a3cae8c624cc26a05bbf63b2ea912f06c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cae8c624cc26a05bbf63b2ea912f06c">&#9670;&nbsp;</a></span>adcClock <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t adcClock</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Specifies the ADC Sample clock . adc sample period = (n+1) cycles from 10MHz. This parameter only bit[13:0] vaild, means adcClock value rang from 0~0x2000(100ns) </p>

</div>
</div>
<a id="a952c1e930a0163ce347f36d117394868"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a952c1e930a0163ce347f36d117394868">&#9670;&nbsp;</a></span>adcConvertTimePeriod</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t adcConvertTimePeriod</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28e049f583685d1471e0c039ff66779a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28e049f583685d1471e0c039ff66779a">&#9670;&nbsp;</a></span>adcFifoThd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t adcFifoThd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Specifies the ADC Sample convert time. This parameter can be a value of 0 to 3 which corresponding 0.5 0.7 0.9 1.1us Specifies the ADC fifo threshold to trigger interrupt ADC_INT_FIFO_TH. This parameter can be a value of 0 to 31 </p>

</div>
</div>
<a id="a21d921b8a2ba6bd29aa4753b49a3a629"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21d921b8a2ba6bd29aa4753b49a3a629">&#9670;&nbsp;</a></span>adcBurstSize</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t adcBurstSize</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Specifies the ADC fifo Burst Size to trigger GDMA. This parameter can be a value of 0 to 31 </p>

</div>
</div>
<a id="ad822862baab7d0ab74d1aff390fde6cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad822862baab7d0ab74d1aff390fde6cb">&#9670;&nbsp;</a></span>adcFifoOverWritEn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t adcFifoOverWritEn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Specifies if Over Write fifo when fifo overflow. This parameter can be a value of <a class="el" href="group___a_d_c__over__write__enable.html">ADC FIFO Over Write CR 0x04 bit 13</a> </p>

</div>
</div>
<a id="a29b0ecf9bb1bd8d7f291f8d07bd1d637"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29b0ecf9bb1bd8d7f291f8d07bd1d637">&#9670;&nbsp;</a></span>dataLatchEdge</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t dataLatchEdge</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Specifies ADC data latch mode. This parameter can be a value of <a class="el" href="group___a_d_c___latch___data___edge.html">ADC latch data edge</a> </p>

</div>
</div>
<a id="ac1a509c15c24d20eab4e718281eedfc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1a509c15c24d20eab4e718281eedfc0">&#9670;&nbsp;</a></span>fifoOREn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t fifoOREn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Specifies fifo Overread. This parameter can be a value of ENABLE or DISABLE </p>

</div>
</div>
<a id="a056154dd5de8b77c68387fdfcd339ae8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a056154dd5de8b77c68387fdfcd339ae8">&#9670;&nbsp;</a></span>schIndex</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t schIndex</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Specifies ADC mode and channel for schedule table. This parameter can be a value of <a class="el" href="group___a_d_c__schedule__table.html">ADC channel and mode</a> </p>

</div>
</div>
<a id="a02b2be7b8ce086893453d390c5fdcf1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02b2be7b8ce086893453d390c5fdcf1d">&#9670;&nbsp;</a></span>bitmap</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t bitmap</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Specifies the schedule table channel map. This parameter can be a value of 16Bits map </p>

</div>
</div>
<a id="a920cd089ecbd88f25fa3262a969f904c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a920cd089ecbd88f25fa3262a969f904c">&#9670;&nbsp;</a></span>timerTriggerEn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t timerTriggerEn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable ADC one-shot mode when tim7 toggles </p>

</div>
</div>
<a id="aea7f75a33774a1ec601312fe75d4eaf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea7f75a33774a1ec601312fe75d4eaf7">&#9670;&nbsp;</a></span>dataAligned</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dataAligned</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Data MSB or LSB aligned </p>

</div>
</div>
<a id="a002b90024f8e5b25e6b350489b628535"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a002b90024f8e5b25e6b350489b628535">&#9670;&nbsp;</a></span>dataWriteToFifo</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t dataWriteToFifo</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Write ADC one shot mode data into fifo </p>

</div>
</div>
<a id="a691f5b44216442c908e1cb4af3d825c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a691f5b44216442c908e1cb4af3d825c1">&#9670;&nbsp;</a></span>dataMinusEn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dataMinusEn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data minus the offset before writes to reg/fifo </p>

</div>
</div>
<a id="a7d9d6209f1e7af7559dc0c35af7ceb75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d9d6209f1e7af7559dc0c35af7ceb75">&#9670;&nbsp;</a></span>dataMinusOffset</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t dataMinusOffset</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>offset to be minused from </p>

</div>
</div>
<a id="adb971d66b131a4d3690f4bb86e5ffba0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb971d66b131a4d3690f4bb86e5ffba0">&#9670;&nbsp;</a></span>pwrmode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t pwrmode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Specifies ADC Power mode. This parameter can be a value of <a class="el" href="group___a_d_c___power__mode.html">ADC Power Mode 0x50 bit 19 adc_manual_poweron</a> </p>

</div>
</div>
<a id="ac123ea8448b0200781a071363652e39f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac123ea8448b0200781a071363652e39f">&#9670;&nbsp;</a></span>datalatchDly</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t datalatchDly</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Specifies delay of ck_ad to latch data. </p>

</div>
</div>
<a id="a3dc5a822af0e5d89226157651374dd87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dc5a822af0e5d89226157651374dd87">&#9670;&nbsp;</a></span>adcRG2X0Dly</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t adcRG2X0Dly</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Specifies the power on delay time selection of RG2X_AUXADC[0]. This parameter can be a value of <a class="el" href="group___a_d_c___r_g2_x__0___delay___time.html">ADC RG2X 0 Delay Time</a> </p>

</div>
</div>
<a id="a00950f5b57267cf6d2a67c94ac7fdad8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00950f5b57267cf6d2a67c94ac7fdad8">&#9670;&nbsp;</a></span>adcRG0X1Dly</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t adcRG0X1Dly</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Specifies the power on delay time selection of RG0X_AUXADC[1]. This parameter can be a value of <a class="el" href="group___a_d_c___r_g0_x__1___delay___time.html">ADC RG0X 1 Delay Time</a> </p>

</div>
</div>
<a id="a69504cbc1d362a16d8711128e24a3e18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69504cbc1d362a16d8711128e24a3e18">&#9670;&nbsp;</a></span>adcRG0X0Dly</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t adcRG0X0Dly</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Specifies the power on delay time selection of RG0X_AUXADC[0]. This parameter can be a value of <a class="el" href="group___a_d_c___r_g0_x__0___delay___time.html">ADC RG0X 0 Delay Time</a> </p>

</div>
</div>
<a id="af1bc0acb7354e3283f7e28ef8774a3f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1bc0acb7354e3283f7e28ef8774a3f0">&#9670;&nbsp;</a></span>adc_fifo_stop_write</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t adc_fifo_stop_write</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Stop fifo from writing data. This bit will be asserted automatically as fifo overflow, (not automatically when ADC_FIFO_OVER_WRITE_ENABLE), need to be cleared in order to write data again. This will not stop overwrite mode. </p>

</div>
</div>
<a id="a80475cf3aa9fd1933af06e7e205fc489"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80475cf3aa9fd1933af06e7e205fc489">&#9670;&nbsp;</a></span>adcPowerAlwaysOnCmd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t adcPowerAlwaysOnCmd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Specifies the power always on. This parameter can be a value of <a class="el" href="group___a_d_c__power__always__on__cmd.html">ADC power always on cmd 0x 50 bit15 adc_poweron_only_en</a> </p>

</div>
</div>
<a id="afeac4e7a757d14f56216da5874249ef4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afeac4e7a757d14f56216da5874249ef4">&#9670;&nbsp;</a></span>adcClock <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t adcClock</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Specifies the ADC Sample clock . adc sample period = (n+1) cycles from 10MHz. This parameter only bit[7:0] vaild, means adcClock value rang from 5~255(100ns) except 32 and adcClock should greater than 4 </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>sdk/inc/rtl87x3d/io/<a class="el" href="rtl87x3d_2io_2rtl876x__adc_8h_source.html">rtl876x_adc.h</a></li>
</ul>
</div><!-- contents -->

<HR SIZE=5>
<font size="3" color="black">Copyright(c) 2020, <a href=" http://www.realtek.com.tw/"><font size="3" color="#6FB7B7"><b>Realtek Semiconductor Corporation</b></font></a>. All rights reserved.</font> 
