==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Adding design file 'poly6.cpp' to the project
INFO: [HLS 200-10] Adding design file 'poly6.h' to the project
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'poly6.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:33 ; elapsed = 00:04:46 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 34338 ; free virtual = 44782
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:33 ; elapsed = 00:04:46 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 34338 ; free virtual = 44782
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function '-deadargelim' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'poly6.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:47 ; elapsed = 00:05:08 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 34337 ; free virtual = 44781
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:47 ; elapsed = 00:05:08 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 34337 ; free virtual = 44781
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:48 ; elapsed = 00:05:09 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 34338 ; free virtual = 44782
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:48 ; elapsed = 00:05:09 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 34338 ; free virtual = 44782
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:05:09 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 34330 ; free virtual = 44774
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:49 ; elapsed = 00:05:10 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 34330 ; free virtual = 44774
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'poly6' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 198.06 seconds; current allocated memory: 107.274 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 107.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'poly6/idx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'poly6' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'poly6_mac_muladd_24ns_10ns_16s_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'poly6_mac_muladd_24ns_13ns_22s_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'poly6_mac_muladd_24ns_8ns_13ns_31_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'poly6_mul_24ns_24ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'poly6_mul_25s_24ns_32_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'poly6_mul_28ns_24ns_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'poly6_mul_29s_32s_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'poly6_mul_32s_24ns_32_5_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'poly6_mul_32s_32s_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly6'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 108.902 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'poly6_mul_25s_24ns_32_4_1_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'poly6_mul_24ns_24ns_32_4_1_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'poly6_mul_28ns_24ns_32_5_1_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'poly6_mul_29s_32s_32_5_1_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'poly6_mul_32s_32s_32_5_1_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'poly6_mul_32s_24ns_32_5_1_MulnS_5'
INFO: [RTMG 210-278] Implementing memory 'poly6_a_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'poly6_out_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:51 ; elapsed = 00:05:12 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 34327 ; free virtual = 44773
INFO: [VHDL 208-304] Generating VHDL RTL for poly6.
INFO: [VLOG 209-307] Generating Verilog RTL for poly6.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/HLStools/vivado/ready/Poly8/proj'.
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/HLStools/vivado/ready/Poly8/proj/sol'.
