#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Wed Jun 24 07:29:41 2015
# Process ID: 5196
# Log file: /tmp/v/parviv/parallella_7020_headless_gpiose_elink2.runs/impl_1/elink2_top_wrapper.vdi
# Journal file: /tmp/v/parviv/parallella_7020_headless_gpiose_elink2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source elink2_top_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Loading clock regions from /mnt/apps/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /mnt/apps/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /mnt/apps/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /mnt/apps/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /mnt/apps/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/clg400/Package.xml
Loading io standards from /mnt/apps/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
WARNING: [Constraints 18-1079] Register elink2_top_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_write_0/elink2_top_fifo_103x32_write_0/elink2_top_fifo_103x32_write_0.xdc] for cell 'elink2_top_i/elink2/fifo_103x32_write/U0'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_write_0/elink2_top_fifo_103x32_write_0/elink2_top_fifo_103x32_write_0.xdc] for cell 'elink2_top_i/elink2/fifo_103x32_write/U0'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_rresp_0/elink2_top_fifo_103x16_rresp_0/elink2_top_fifo_103x16_rresp_0.xdc] for cell 'elink2_top_i/elink2/fifo_103x16_rresp/U0'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_rresp_0/elink2_top_fifo_103x16_rresp_0/elink2_top_fifo_103x16_rresp_0.xdc] for cell 'elink2_top_i/elink2/fifo_103x16_rresp/U0'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_write_0/elink2_top_fifo_103x16_write_0/elink2_top_fifo_103x16_write_0.xdc] for cell 'elink2_top_i/elink2/fifo_103x16_write/U0'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_write_0/elink2_top_fifo_103x16_write_0/elink2_top_fifo_103x16_write_0.xdc] for cell 'elink2_top_i/elink2/fifo_103x16_write/U0'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_rdreq_0/elink2_top_fifo_103x16_rdreq_0/elink2_top_fifo_103x16_rdreq_0.xdc] for cell 'elink2_top_i/elink2/fifo_103x16_rdreq/U0'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_rdreq_0/elink2_top_fifo_103x16_rdreq_0/elink2_top_fifo_103x16_rdreq_0.xdc] for cell 'elink2_top_i/elink2/fifo_103x16_rdreq/U0'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_rresp_0/elink2_top_fifo_103x32_rresp_0/elink2_top_fifo_103x32_rresp_0.xdc] for cell 'elink2_top_i/elink2/fifo_103x32_rresp/U0'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_rresp_0/elink2_top_fifo_103x32_rresp_0/elink2_top_fifo_103x32_rresp_0.xdc] for cell 'elink2_top_i/elink2/fifo_103x32_rresp/U0'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_rdreq_0/elink2_top_fifo_103x32_rdreq_0/elink2_top_fifo_103x32_rdreq_0.xdc] for cell 'elink2_top_i/elink2/fifo_103x32_rdreq/U0'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_rdreq_0/elink2_top_fifo_103x32_rdreq_0/elink2_top_fifo_103x32_rdreq_0.xdc] for cell 'elink2_top_i/elink2/fifo_103x32_rdreq/U0'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_processing_system7_0_0/elink2_top_processing_system7_0_0.xdc] for cell 'elink2_top_i/processing_system7_0/inst'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_processing_system7_0_0/elink2_top_processing_system7_0_0.xdc] for cell 'elink2_top_i/processing_system7_0/inst'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_proc_sys_reset_0_0/elink2_top_proc_sys_reset_0_0_board.xdc] for cell 'elink2_top_i/proc_sys_reset_0'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_proc_sys_reset_0_0/elink2_top_proc_sys_reset_0_0_board.xdc] for cell 'elink2_top_i/proc_sys_reset_0'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_proc_sys_reset_0_0/elink2_top_proc_sys_reset_0_0.xdc] for cell 'elink2_top_i/proc_sys_reset_0'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_proc_sys_reset_0_0/elink2_top_proc_sys_reset_0_0.xdc] for cell 'elink2_top_i/proc_sys_reset_0'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_axi_vdma_0_0/elink2_top_axi_vdma_0_0.xdc] for cell 'elink2_top_i/axi_vdma_0/U0'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_axi_vdma_0_0/elink2_top_axi_vdma_0_0.xdc] for cell 'elink2_top_i/axi_vdma_0/U0'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/constrs_1/imports/constraints/parallella_timing.xdc]
get_clocks: Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1557.824 ; gain = 439.488 ; free physical = 157 ; free virtual = 3982
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/constrs_1/imports/constraints/parallella_timing.xdc]
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/constrs_1/imports/constraints/parallella_z70x0_loc.xdc]
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/constrs_1/imports/constraints/parallella_z70x0_loc.xdc]
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/constrs_1/imports/constraints/parallella_z7020_loc.xdc]
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/constrs_1/imports/constraints/parallella_z7020_loc.xdc]
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/constrs_1/imports/constraints/parallella_rpi_cam.xdc]
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/constrs_1/imports/constraints/parallella_rpi_cam.xdc]
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_write_0/elink2_top_fifo_103x32_write_0/elink2_top_fifo_103x32_write_0_clocks.xdc] for cell 'elink2_top_i/elink2/fifo_103x32_write/U0'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_write_0/elink2_top_fifo_103x32_write_0/elink2_top_fifo_103x32_write_0_clocks.xdc] for cell 'elink2_top_i/elink2/fifo_103x32_write/U0'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_rresp_0/elink2_top_fifo_103x16_rresp_0/elink2_top_fifo_103x16_rresp_0_clocks.xdc] for cell 'elink2_top_i/elink2/fifo_103x16_rresp/U0'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_rresp_0/elink2_top_fifo_103x16_rresp_0/elink2_top_fifo_103x16_rresp_0_clocks.xdc] for cell 'elink2_top_i/elink2/fifo_103x16_rresp/U0'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_write_0/elink2_top_fifo_103x16_write_0/elink2_top_fifo_103x16_write_0_clocks.xdc] for cell 'elink2_top_i/elink2/fifo_103x16_write/U0'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_write_0/elink2_top_fifo_103x16_write_0/elink2_top_fifo_103x16_write_0_clocks.xdc] for cell 'elink2_top_i/elink2/fifo_103x16_write/U0'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_rdreq_0/elink2_top_fifo_103x16_rdreq_0/elink2_top_fifo_103x16_rdreq_0_clocks.xdc] for cell 'elink2_top_i/elink2/fifo_103x16_rdreq/U0'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_rdreq_0/elink2_top_fifo_103x16_rdreq_0/elink2_top_fifo_103x16_rdreq_0_clocks.xdc] for cell 'elink2_top_i/elink2/fifo_103x16_rdreq/U0'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_rresp_0/elink2_top_fifo_103x32_rresp_0/elink2_top_fifo_103x32_rresp_0_clocks.xdc] for cell 'elink2_top_i/elink2/fifo_103x32_rresp/U0'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_rresp_0/elink2_top_fifo_103x32_rresp_0/elink2_top_fifo_103x32_rresp_0_clocks.xdc] for cell 'elink2_top_i/elink2/fifo_103x32_rresp/U0'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_rdreq_0/elink2_top_fifo_103x32_rdreq_0/elink2_top_fifo_103x32_rdreq_0_clocks.xdc] for cell 'elink2_top_i/elink2/fifo_103x32_rdreq/U0'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_rdreq_0/elink2_top_fifo_103x32_rdreq_0/elink2_top_fifo_103x32_rdreq_0_clocks.xdc] for cell 'elink2_top_i/elink2/fifo_103x32_rdreq/U0'
Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_axi_vdma_0_0/elink2_top_axi_vdma_0_0_clocks.xdc] for cell 'elink2_top_i/axi_vdma_0/U0'
Finished Parsing XDC File [/tmp/v/parviv/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_axi_vdma_0_0/elink2_top_axi_vdma_0_0_clocks.xdc] for cell 'elink2_top_i/axi_vdma_0/U0'
Generating merged BMM file for the design top 'elink2_top_wrapper'...
CRITICAL WARNING: [Memdata 28-122] data2mem failed with a parsing error. Check the bmm file or the bmm_info_* properties on the BRAM components. The design BRAM components initialization strings have not been updated.
link_design: Time (s): cpu = 00:00:36 ; elapsed = 00:01:01 . Memory (MB): peak = 1557.828 ; gain = 737.473 ; free physical = 150 ; free virtual = 3953
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.80 . Memory (MB): peak = 1557.844 ; gain = 0.000 ; free physical = 157 ; free virtual = 3965

Starting Logic Optimization Task

Phase 1 Retarget
Phase 1 Retarget | Checksum: 126f38ac2

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:02 . Memory (MB): peak = 1557.844 ; gain = 0.000 ; free physical = 160 ; free virtual = 3968

Phase 2 Constant Propagation
Phase 2 Constant Propagation | Checksum: 1a8a28046

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1557.844 ; gain = 0.000 ; free physical = 157 ; free virtual = 3965

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1478faca4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1557.844 ; gain = 0.000 ; free physical = 156 ; free virtual = 3965
Ending Logic Optimization Task | Checksum: 1478faca4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1557.844 ; gain = 0.000 ; free physical = 156 ; free virtual = 3965
Implement Debug Cores | Checksum: 13010a864
Logic Optimization | Checksum: 13010a864

Starting Power Optimization Task


Starting PowerOpt Patch Enables Task
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 15f4942c5

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1578.898 ; gain = 0.000 ; free physical = 135 ; free virtual = 3946
Ending Power Optimization Task | Checksum: 15f4942c5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1578.898 ; gain = 21.055 ; free physical = 135 ; free virtual = 3946
0 Infos, 18 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1578.898 ; gain = 21.070 ; free physical = 135 ; free virtual = 3946
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1578.902 ; gain = 0.000 ; free physical = 115 ; free virtual = 3947
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1578.902 ; gain = 0.000 ; free physical = 150 ; free virtual = 3966
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command place_design
WARNING: [Drc 23-20] Rule violation (CKLD-2) Clock Net has direct IO Driver - Clock net elink2_top_i/elink2/eio_rx_0/inst/rx_lclk is directly driven by an IO rather than a Clock Buffer. Driver(s): elink2_top_i/elink2/eio_rx_0/inst/ibufds_rxlclk/O2000

Starting Placer Task

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: b664035e

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1578.918 ; gain = 0.000 ; free physical = 160 ; free virtual = 3977

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1578.918 ; gain = 0.000 ; free physical = 160 ; free virtual = 3977
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1578.918 ; gain = 0.000 ; free physical = 162 ; free virtual = 3978

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 1e274b48

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:01 . Memory (MB): peak = 1578.918 ; gain = 0.000 ; free physical = 162 ; free virtual = 3978
WARNING: [Constraints 18-1079] Register elink2_top_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and elink2_top_i/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register elink2_top_i/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and elink2_top_i/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 1e274b48

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1578.918 ; gain = 0.000 ; free physical = 150 ; free virtual = 3967

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 1e274b48

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1578.918 ; gain = 0.000 ; free physical = 149 ; free virtual = 3966

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 2c616308

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1578.918 ; gain = 0.000 ; free physical = 149 ; free virtual = 3966
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 110e74547

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1578.918 ; gain = 0.000 ; free physical = 149 ; free virtual = 3966

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 13faf1de7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1578.918 ; gain = 0.000 ; free physical = 136 ; free virtual = 3953
Phase 2.1.2.1 Place Init Design | Checksum: 153474d9a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1578.918 ; gain = 0.000 ; free physical = 135 ; free virtual = 3953
Phase 2.1.2 Build Placer Netlist Model | Checksum: 153474d9a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1578.918 ; gain = 0.000 ; free physical = 135 ; free virtual = 3953

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 218c43a40

Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1578.918 ; gain = 0.000 ; free physical = 135 ; free virtual = 3953
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 229936502

Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1578.918 ; gain = 0.000 ; free physical = 135 ; free virtual = 3953
Phase 2.1 Placer Initialization Core | Checksum: 229936502

Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1578.918 ; gain = 0.000 ; free physical = 135 ; free virtual = 3953
Phase 2 Placer Initialization | Checksum: 229936502

Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1578.918 ; gain = 0.000 ; free physical = 135 ; free virtual = 3953

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 2cb8da1b9

Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 1578.918 ; gain = 0.000 ; free physical = 128 ; free virtual = 3946

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 2cb8da1b9

Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 1578.918 ; gain = 0.000 ; free physical = 128 ; free virtual = 3946

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 27f388f15

Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 1578.918 ; gain = 0.000 ; free physical = 111 ; free virtual = 3930

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 30cbb6cbc

Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 1578.918 ; gain = 0.000 ; free physical = 111 ; free virtual = 3930

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 30cbb6cbc

Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 1578.918 ; gain = 0.000 ; free physical = 111 ; free virtual = 3930

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 291f67f7d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:50 . Memory (MB): peak = 1578.918 ; gain = 0.000 ; free physical = 105 ; free virtual = 3924

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 29785be83

Time (s): cpu = 00:00:39 ; elapsed = 00:00:51 . Memory (MB): peak = 1578.918 ; gain = 0.000 ; free physical = 106 ; free virtual = 3924

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 2759ee525

Time (s): cpu = 00:00:43 ; elapsed = 00:00:56 . Memory (MB): peak = 1578.918 ; gain = 0.000 ; free physical = 99 ; free virtual = 3918
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 2759ee525

Time (s): cpu = 00:00:43 ; elapsed = 00:00:56 . Memory (MB): peak = 1578.918 ; gain = 0.000 ; free physical = 99 ; free virtual = 3918

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 2759ee525

Time (s): cpu = 00:00:43 ; elapsed = 00:00:56 . Memory (MB): peak = 1578.918 ; gain = 0.000 ; free physical = 98 ; free virtual = 3917

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 2759ee525

Time (s): cpu = 00:00:43 ; elapsed = 00:00:56 . Memory (MB): peak = 1578.918 ; gain = 0.000 ; free physical = 98 ; free virtual = 3917
Phase 4.6 Small Shape Detail Placement | Checksum: 2759ee525

Time (s): cpu = 00:00:43 ; elapsed = 00:00:56 . Memory (MB): peak = 1578.918 ; gain = 0.000 ; free physical = 98 ; free virtual = 3917

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 2759ee525

Time (s): cpu = 00:00:44 ; elapsed = 00:00:57 . Memory (MB): peak = 1578.918 ; gain = 0.000 ; free physical = 98 ; free virtual = 3917
Phase 4 Detail Placement | Checksum: 2759ee525

Time (s): cpu = 00:00:44 ; elapsed = 00:00:57 . Memory (MB): peak = 1578.918 ; gain = 0.000 ; free physical = 98 ; free virtual = 3917

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 2174873da

Time (s): cpu = 00:00:44 ; elapsed = 00:00:57 . Memory (MB): peak = 1578.918 ; gain = 0.000 ; free physical = 98 ; free virtual = 3917

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 2174873da

Time (s): cpu = 00:00:44 ; elapsed = 00:00:57 . Memory (MB): peak = 1578.918 ; gain = 0.000 ; free physical = 98 ; free virtual = 3917

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 21fabc1b4

Time (s): cpu = 00:00:48 ; elapsed = 00:01:03 . Memory (MB): peak = 1578.918 ; gain = 0.000 ; free physical = 90 ; free virtual = 3909
Phase 5.2.2 Post Placement Optimization | Checksum: 21fabc1b4

Time (s): cpu = 00:00:48 ; elapsed = 00:01:04 . Memory (MB): peak = 1578.918 ; gain = 0.000 ; free physical = 90 ; free virtual = 3910
Phase 5.2 Post Commit Optimization | Checksum: 21fabc1b4

Time (s): cpu = 00:00:48 ; elapsed = 00:01:04 . Memory (MB): peak = 1578.918 ; gain = 0.000 ; free physical = 90 ; free virtual = 3910

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 21fabc1b4

Time (s): cpu = 00:00:48 ; elapsed = 00:01:04 . Memory (MB): peak = 1578.918 ; gain = 0.000 ; free physical = 90 ; free virtual = 3910

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 21fabc1b4

Time (s): cpu = 00:00:49 ; elapsed = 00:01:04 . Memory (MB): peak = 1578.918 ; gain = 0.000 ; free physical = 90 ; free virtual = 3910

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 21fabc1b4

Time (s): cpu = 00:00:49 ; elapsed = 00:01:04 . Memory (MB): peak = 1578.918 ; gain = 0.000 ; free physical = 90 ; free virtual = 3910
Phase 5.5 Placer Reporting | Checksum: 21fabc1b4

Time (s): cpu = 00:00:49 ; elapsed = 00:01:04 . Memory (MB): peak = 1578.918 ; gain = 0.000 ; free physical = 90 ; free virtual = 3910

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 238f405d5

Time (s): cpu = 00:00:49 ; elapsed = 00:01:04 . Memory (MB): peak = 1578.918 ; gain = 0.000 ; free physical = 90 ; free virtual = 3910
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 238f405d5

Time (s): cpu = 00:00:49 ; elapsed = 00:01:04 . Memory (MB): peak = 1578.918 ; gain = 0.000 ; free physical = 87 ; free virtual = 3906
Ending Placer Task | Checksum: 145fe5680

Time (s): cpu = 00:00:49 ; elapsed = 00:01:04 . Memory (MB): peak = 1578.918 ; gain = 0.000 ; free physical = 89 ; free virtual = 3908
0 Infos, 38 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:09 . Memory (MB): peak = 1578.918 ; gain = 0.016 ; free physical = 89 ; free virtual = 3908
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1578.918 ; gain = 0.000 ; free physical = 78 ; free virtual = 3929
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1578.918 ; gain = 0.000 ; free physical = 105 ; free virtual = 3928
report_utilization: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1578.918 ; gain = 0.000 ; free physical = 105 ; free virtual = 3928
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1578.918 ; gain = 0.000 ; free physical = 105 ; free virtual = 3928
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
WARNING: [Drc 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;


Starting Routing Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f507b28f

Time (s): cpu = 00:00:39 ; elapsed = 00:00:53 . Memory (MB): peak = 1692.570 ; gain = 113.652 ; free physical = 64 ; free virtual = 3842

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f507b28f

Time (s): cpu = 00:00:39 ; elapsed = 00:00:54 . Memory (MB): peak = 1697.570 ; gain = 118.652 ; free physical = 61 ; free virtual = 3839

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: f507b28f

Time (s): cpu = 00:00:39 ; elapsed = 00:00:54 . Memory (MB): peak = 1700.570 ; gain = 121.652 ; free physical = 59 ; free virtual = 3837
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 8f238a3a

Time (s): cpu = 00:00:49 ; elapsed = 00:01:10 . Memory (MB): peak = 1732.625 ; gain = 153.707 ; free physical = 68 ; free virtual = 3801
Phase 2 Router Initialization | Checksum: 143bb9733

Time (s): cpu = 00:00:53 ; elapsed = 00:01:14 . Memory (MB): peak = 1732.625 ; gain = 153.707 ; free physical = 68 ; free virtual = 3800

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 18872e303

Time (s): cpu = 00:00:55 ; elapsed = 00:01:17 . Memory (MB): peak = 1732.625 ; gain = 153.707 ; free physical = 67 ; free virtual = 3799

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 653
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 144231a45

Time (s): cpu = 00:01:02 ; elapsed = 00:01:25 . Memory (MB): peak = 1732.625 ; gain = 153.707 ; free physical = 68 ; free virtual = 3800
Phase 4.1 Global Iteration 0 | Checksum: 15516ae69

Time (s): cpu = 00:01:02 ; elapsed = 00:01:25 . Memory (MB): peak = 1732.625 ; gain = 153.707 ; free physical = 68 ; free virtual = 3800

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: de3ae9aa

Time (s): cpu = 00:01:02 ; elapsed = 00:01:26 . Memory (MB): peak = 1732.625 ; gain = 153.707 ; free physical = 68 ; free virtual = 3800
Phase 4.2 Global Iteration 1 | Checksum: 75777b48

Time (s): cpu = 00:01:02 ; elapsed = 00:01:26 . Memory (MB): peak = 1732.625 ; gain = 153.707 ; free physical = 67 ; free virtual = 3800
Phase 4 Rip-up And Reroute | Checksum: 75777b48

Time (s): cpu = 00:01:02 ; elapsed = 00:01:26 . Memory (MB): peak = 1732.625 ; gain = 153.707 ; free physical = 67 ; free virtual = 3800

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: e0d6bd5b

Time (s): cpu = 00:01:04 ; elapsed = 00:01:28 . Memory (MB): peak = 1732.625 ; gain = 153.707 ; free physical = 65 ; free virtual = 3798
Phase 5 Delay CleanUp | Checksum: e0d6bd5b

Time (s): cpu = 00:01:04 ; elapsed = 00:01:28 . Memory (MB): peak = 1732.625 ; gain = 153.707 ; free physical = 67 ; free virtual = 3799

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: e0d6bd5b

Time (s): cpu = 00:01:04 ; elapsed = 00:01:28 . Memory (MB): peak = 1732.625 ; gain = 153.707 ; free physical = 67 ; free virtual = 3799

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 14d6bd279

Time (s): cpu = 00:01:06 ; elapsed = 00:01:30 . Memory (MB): peak = 1732.625 ; gain = 153.707 ; free physical = 67 ; free virtual = 3799
Phase 7 Post Hold Fix | Checksum: 15fc544e7

Time (s): cpu = 00:01:06 ; elapsed = 00:01:30 . Memory (MB): peak = 1732.625 ; gain = 153.707 ; free physical = 67 ; free virtual = 3799

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.69758 %
  Global Horizontal Routing Utilization  = 2.95208 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 7c501058

Time (s): cpu = 00:01:06 ; elapsed = 00:01:30 . Memory (MB): peak = 1732.625 ; gain = 153.707 ; free physical = 67 ; free virtual = 3799

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 7c501058

Time (s): cpu = 00:01:06 ; elapsed = 00:01:30 . Memory (MB): peak = 1732.625 ; gain = 153.707 ; free physical = 67 ; free virtual = 3799

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: d6228133

Time (s): cpu = 00:01:07 ; elapsed = 00:01:31 . Memory (MB): peak = 1732.625 ; gain = 153.707 ; free physical = 67 ; free virtual = 3799

Phase 11 Post Router Timing
Phase 11 Post Router Timing | Checksum: d6228133

Time (s): cpu = 00:01:07 ; elapsed = 00:01:31 . Memory (MB): peak = 1732.625 ; gain = 153.707 ; free physical = 67 ; free virtual = 3799

Routing Is Done.

Time (s): cpu = 00:01:07 ; elapsed = 00:01:31 . Memory (MB): peak = 1754.461 ; gain = 175.543 ; free physical = 66 ; free virtual = 3799
0 Infos, 39 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:36 . Memory (MB): peak = 1754.461 ; gain = 175.543 ; free physical = 66 ; free virtual = 3799
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1754.461 ; gain = 0.000 ; free physical = 52 ; free virtual = 3800
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1754.461 ; gain = 0.000 ; free physical = 96 ; free virtual = 3801
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1754.461 ; gain = 0.000 ; free physical = 90 ; free virtual = 3799
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
