{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 26 00:26:16 2017 " "Info: Processing started: Sun Nov 26 00:26:16 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off labfor_top -c labfor_top " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off labfor_top -c labfor_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "lpm_counter0.qip " "Warning: Tcl Script File lpm_counter0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lpm_counter0.qip " "Info: set_global_assignment -name QIP_FILE lpm_counter0.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "lpm_decode0.qip " "Warning: Tcl Script File lpm_decode0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lpm_decode0.qip " "Info: set_global_assignment -name QIP_FILE lpm_decode0.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "lpm_mux0.qip " "Warning: Tcl Script File lpm_mux0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lpm_mux0.qip " "Info: set_global_assignment -name QIP_FILE lpm_mux0.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/digitaldevices/labs/further/spds/src/sm_cpu.v 4 4 " "Info: Found 4 design units, including 4 entities, in source file /desktop/digitaldevices/labs/further/spds/src/sm_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_cpu " "Info: Found entity 1: sm_cpu" {  } { { "../../src/sm_cpu.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_cpu.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 sm_control " "Info: Found entity 2: sm_control" {  } { { "../../src/sm_cpu.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_cpu.v" 123 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 sm_alu " "Info: Found entity 3: sm_alu" {  } { { "../../src/sm_cpu.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_cpu.v" 177 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 sm_register_file " "Info: Found entity 4: sm_register_file" {  } { { "../../src/sm_cpu.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_cpu.v" 209 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/digitaldevices/labs/further/spds/src/sm_hex_display.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file /desktop/digitaldevices/labs/further/spds/src/sm_hex_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_hex_display " "Info: Found entity 1: sm_hex_display" {  } { { "../../src/sm_hex_display.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_hex_display.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 sm_hex_display_8 " "Info: Found entity 2: sm_hex_display_8" {  } { { "../../src/sm_hex_display.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_hex_display.v" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/digitaldevices/labs/further/spds/src/sm_register.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file /desktop/digitaldevices/labs/further/spds/src/sm_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_register " "Info: Found entity 1: sm_register" {  } { { "../../src/sm_register.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_register.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 sm_register_we " "Info: Found entity 2: sm_register_we" {  } { { "../../src/sm_register.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_register.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/digitaldevices/labs/further/spds/src/sm_rom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /desktop/digitaldevices/labs/further/spds/src/sm_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_rom " "Info: Found entity 1: sm_rom" {  } { { "../../src/sm_rom.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_rom.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/digitaldevices/labs/further/spds/src/sm_top.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file /desktop/digitaldevices/labs/further/spds/src/sm_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_top " "Info: Found entity 1: sm_top" {  } { { "../../src/sm_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_top.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 sm_metafilter " "Info: Found entity 2: sm_metafilter" {  } { { "../../src/sm_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_top.v" 55 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 sm_clk_divider " "Info: Found entity 3: sm_clk_divider" {  } { { "../../src/sm_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_top.v" 74 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfor_top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file labfor_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfor_top " "Info: Found entity 1: labfor_top" {  } { { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/digitaldevices/labs/further/spds/src/ram_2port.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /desktop/digitaldevices/labs/further/spds/src/ram_2port.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_2port " "Info: Found entity 1: ram_2port" {  } { { "../../src/ram_2port.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/ram_2port.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/digitaldevices/labs/further/spds/src/ram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /desktop/digitaldevices/labs/further/spds/src/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Info: Found entity 1: ram" {  } { { "../../src/ram.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/ram.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "labfor_top " "Info: Elaborating entity \"labfor_top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX0_D labfor_top.v(61) " "Warning (10036): Verilog HDL or VHDL warning at labfor_top.v(61): object \"HEX0_D\" assigned a value but never read" {  } { { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX1_D labfor_top.v(62) " "Warning (10036): Verilog HDL or VHDL warning at labfor_top.v(62): object \"HEX1_D\" assigned a value but never read" {  } { { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_top sm_top:sm_top " "Info: Elaborating entity \"sm_top\" for hierarchy \"sm_top:sm_top\"" {  } { { "labfor_top.v" "sm_top" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 54 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_metafilter sm_top:sm_top\|sm_metafilter:f0 " "Info: Elaborating entity \"sm_metafilter\" for hierarchy \"sm_top:sm_top\|sm_metafilter:f0\"" {  } { { "../../src/sm_top.v" "f0" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_top.v" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_metafilter sm_top:sm_top\|sm_metafilter:f1 " "Info: Elaborating entity \"sm_metafilter\" for hierarchy \"sm_top:sm_top\|sm_metafilter:f1\"" {  } { { "../../src/sm_top.v" "f1" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_top.v" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_metafilter sm_top:sm_top\|sm_metafilter:f2 " "Info: Elaborating entity \"sm_metafilter\" for hierarchy \"sm_top:sm_top\|sm_metafilter:f2\"" {  } { { "../../src/sm_top.v" "f2" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_top.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_clk_divider sm_top:sm_top\|sm_clk_divider:sm_clk_divider " "Info: Elaborating entity \"sm_clk_divider\" for hierarchy \"sm_top:sm_top\|sm_clk_divider:sm_clk_divider\"" {  } { { "../../src/sm_top.v" "sm_clk_divider" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_top.v" 33 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_register_we sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr " "Info: Elaborating entity \"sm_register_we\" for hierarchy \"sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\"" {  } { { "../../src/sm_top.v" "r_cntr" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_top.v" 87 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_rom sm_top:sm_top\|sm_rom:reset_rom " "Info: Elaborating entity \"sm_rom\" for hierarchy \"sm_top:sm_top\|sm_rom:reset_rom\"" {  } { { "../../src/sm_top.v" "reset_rom" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_top.v" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "8 63 0 sm_rom.v(14) " "Warning (10850): Verilog HDL warning at sm_rom.v(14): number of words (8) in memory file does not match the number of elements in the address range \[63:0\]" {  } { { "../../src/sm_rom.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_rom.v" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 sm_rom.v(10) " "Warning (10030): Net \"rom.data_a\" at sm_rom.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "../../src/sm_rom.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_rom.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 sm_rom.v(10) " "Warning (10030): Net \"rom.waddr_a\" at sm_rom.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "../../src/sm_rom.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_rom.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 sm_rom.v(10) " "Warning (10030): Net \"rom.we_a\" at sm_rom.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "../../src/sm_rom.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_rom.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_cpu sm_top:sm_top\|sm_cpu:sm_cpu " "Info: Elaborating entity \"sm_cpu\" for hierarchy \"sm_top:sm_top\|sm_cpu:sm_cpu\"" {  } { { "../../src/sm_top.v" "sm_cpu" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_top.v" 50 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_register sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register:r_pc " "Info: Elaborating entity \"sm_register\" for hierarchy \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register:r_pc\"" {  } { { "../../src/sm_cpu.v" "r_pc" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_cpu.v" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_register_file sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf " "Info: Elaborating entity \"sm_register_file\" for hierarchy \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\"" {  } { { "../../src/sm_cpu.v" "rf" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_cpu.v" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_alu sm_top:sm_top\|sm_cpu:sm_cpu\|sm_alu:alu " "Info: Elaborating entity \"sm_alu\" for hierarchy \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_alu:alu\"" {  } { { "../../src/sm_cpu.v" "alu" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_cpu.v" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_control sm_top:sm_top\|sm_cpu:sm_cpu\|sm_control:sm_control " "Info: Elaborating entity \"sm_control\" for hierarchy \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_control:sm_control\"" {  } { { "../../src/sm_cpu.v" "sm_control" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_cpu.v" 104 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram " "Info: Elaborating entity \"ram\" for hierarchy \"sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\"" {  } { { "../../src/sm_cpu.v" "ram" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_cpu.v" 119 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_hex_display sm_hex_display:digit_1 " "Info: Elaborating entity \"sm_hex_display\" for hierarchy \"sm_hex_display:digit_1\"" {  } { { "labfor_top.v" "digit_1" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "labfor_top.ram0_sm_rom_e96ad487.hdl.mif " "Warning: Memory Initialization File or Hexadecimal (Intel-Format) File \"labfor_top.ram0_sm_rom_e96ad487.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 0 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|ram~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|ram~0\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Info: Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Info: Parameter WIDTH_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Info: Parameter WIDTH_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Info: Parameter WIDTHAD_A set to 4" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Info: Parameter WIDTHAD_B set to 4" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Info: Parameter NUMWORDS_A set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Info: Parameter NUMWORDS_B set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info: Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Info: Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Info: Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "../../src/ram.v" "ram~0" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/ram.v" 14 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0 " "Info: Elaborated megafunction instantiation \"sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0 " "Info: Instantiated megafunction \"sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Info: Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Info: Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Info: Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Info: Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Info: Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Info: Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Info: Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Info: Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info: Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k2p1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_k2p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k2p1 " "Info: Found entity 1: altsyncram_k2p1" {  } { { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a8 " "Warning (14320): Synthesized away node \"sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 294 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../../src/sm_cpu.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_cpu.v" 119 0 0 } } { "../../src/sm_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_top.v" 50 0 0 } } { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a9 " "Warning (14320): Synthesized away node \"sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 326 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../../src/sm_cpu.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_cpu.v" 119 0 0 } } { "../../src/sm_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_top.v" 50 0 0 } } { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a10 " "Warning (14320): Synthesized away node \"sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../../src/sm_cpu.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_cpu.v" 119 0 0 } } { "../../src/sm_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_top.v" 50 0 0 } } { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a11 " "Warning (14320): Synthesized away node \"sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 390 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../../src/sm_cpu.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_cpu.v" 119 0 0 } } { "../../src/sm_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_top.v" 50 0 0 } } { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a12 " "Warning (14320): Synthesized away node \"sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 422 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../../src/sm_cpu.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_cpu.v" 119 0 0 } } { "../../src/sm_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_top.v" 50 0 0 } } { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a13 " "Warning (14320): Synthesized away node \"sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../../src/sm_cpu.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_cpu.v" 119 0 0 } } { "../../src/sm_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_top.v" 50 0 0 } } { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a14 " "Warning (14320): Synthesized away node \"sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 486 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../../src/sm_cpu.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_cpu.v" 119 0 0 } } { "../../src/sm_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_top.v" 50 0 0 } } { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a15 " "Warning (14320): Synthesized away node \"sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../../src/sm_cpu.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_cpu.v" 119 0 0 } } { "../../src/sm_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_top.v" 50 0 0 } } { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a16 " "Warning (14320): Synthesized away node \"sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 550 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../../src/sm_cpu.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_cpu.v" 119 0 0 } } { "../../src/sm_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_top.v" 50 0 0 } } { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a17 " "Warning (14320): Synthesized away node \"sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 582 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../../src/sm_cpu.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_cpu.v" 119 0 0 } } { "../../src/sm_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_top.v" 50 0 0 } } { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a18 " "Warning (14320): Synthesized away node \"sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 614 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../../src/sm_cpu.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_cpu.v" 119 0 0 } } { "../../src/sm_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_top.v" 50 0 0 } } { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a19 " "Warning (14320): Synthesized away node \"sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../../src/sm_cpu.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_cpu.v" 119 0 0 } } { "../../src/sm_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_top.v" 50 0 0 } } { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a20 " "Warning (14320): Synthesized away node \"sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 678 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../../src/sm_cpu.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_cpu.v" 119 0 0 } } { "../../src/sm_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_top.v" 50 0 0 } } { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a21 " "Warning (14320): Synthesized away node \"sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 710 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../../src/sm_cpu.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_cpu.v" 119 0 0 } } { "../../src/sm_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_top.v" 50 0 0 } } { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a22 " "Warning (14320): Synthesized away node \"sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 742 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../../src/sm_cpu.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_cpu.v" 119 0 0 } } { "../../src/sm_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_top.v" 50 0 0 } } { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a23 " "Warning (14320): Synthesized away node \"sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 774 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../../src/sm_cpu.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_cpu.v" 119 0 0 } } { "../../src/sm_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_top.v" 50 0 0 } } { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a24 " "Warning (14320): Synthesized away node \"sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 806 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../../src/sm_cpu.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_cpu.v" 119 0 0 } } { "../../src/sm_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_top.v" 50 0 0 } } { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a25 " "Warning (14320): Synthesized away node \"sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 838 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../../src/sm_cpu.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_cpu.v" 119 0 0 } } { "../../src/sm_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_top.v" 50 0 0 } } { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a26 " "Warning (14320): Synthesized away node \"sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 870 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../../src/sm_cpu.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_cpu.v" 119 0 0 } } { "../../src/sm_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_top.v" 50 0 0 } } { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a27 " "Warning (14320): Synthesized away node \"sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 902 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../../src/sm_cpu.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_cpu.v" 119 0 0 } } { "../../src/sm_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_top.v" 50 0 0 } } { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a28 " "Warning (14320): Synthesized away node \"sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 934 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../../src/sm_cpu.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_cpu.v" 119 0 0 } } { "../../src/sm_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_top.v" 50 0 0 } } { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a29 " "Warning (14320): Synthesized away node \"sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 966 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../../src/sm_cpu.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_cpu.v" 119 0 0 } } { "../../src/sm_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_top.v" 50 0 0 } } { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a30 " "Warning (14320): Synthesized away node \"sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 998 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../../src/sm_cpu.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_cpu.v" 119 0 0 } } { "../../src/sm_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_top.v" 50 0 0 } } { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a31 " "Warning (14320): Synthesized away node \"sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 1030 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "../../src/sm_cpu.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_cpu.v" 119 0 0 } } { "../../src/sm_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_top.v" 50 0 0 } } { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 54 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "IND_1H VCC " "Warning (13410): Pin \"IND_1H\" is stuck at VCC" {  } { { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "IND_2H VCC " "Warning (13410): Pin \"IND_2H\" is stuck at VCC" {  } { { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1029 100 " "Info: 1029 registers lost all their fanouts during netlist optimizations. The first 100 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[31\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[31\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[30\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[30\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[29\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[29\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[28\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[28\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[27\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[27\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[26\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[26\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[25\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[25\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[24\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[24\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[23\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[23\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[22\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[22\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[21\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[21\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[20\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[20\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[19\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[19\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[18\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[18\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[17\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[17\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[16\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[16\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[15\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[15\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[14\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[14\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[13\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[13\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[12\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[12\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[11\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[11\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[10\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[10\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[9\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[9\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[7\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[7\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[6\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[6\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[5\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[5\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[4\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[4\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[3\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[3\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[2\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[2\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[1\]\[0\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[1\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[31\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[31\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[30\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[30\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[29\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[29\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[28\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[28\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[27\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[27\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[26\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[26\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[25\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[25\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[24\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[24\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[23\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[23\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[22\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[22\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[21\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[21\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[20\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[20\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[19\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[19\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[18\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[18\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[17\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[17\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[16\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[16\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[15\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[15\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[14\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[14\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[13\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[13\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[12\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[12\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[11\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[11\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[10\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[10\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[9\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[9\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[7\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[7\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[6\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[6\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[5\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[5\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[4\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[4\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[3\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[3\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[2\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[2\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[1\]\[1\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[1\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[31\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[31\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[30\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[30\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[29\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[29\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[28\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[28\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[27\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[27\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[26\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[26\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[25\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[25\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[24\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[24\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[23\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[23\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[22\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[22\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[21\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[21\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[20\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[20\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[19\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[19\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[18\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[18\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[17\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[17\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[16\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[16\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[15\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[15\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[14\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[14\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[13\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[13\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[12\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[12\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[11\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[11\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[10\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[10\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[9\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[9\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[7\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[7\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[6\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[6\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[5\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[5\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[4\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[4\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[3\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[3\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[2\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[2\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[1\]\[2\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[1\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[31\]\[3\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[31\]\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[30\]\[3\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[30\]\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[29\]\[3\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[29\]\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[28\]\[3\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[28\]\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[27\]\[3\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[27\]\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[26\]\[3\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[26\]\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[25\]\[3\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[25\]\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[24\]\[3\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[24\]\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[23\]\[3\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[23\]\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[22\]\[3\] " "Info: Register \"sm_top:sm_top\|sm_cpu:sm_cpu\|sm_register_file:rf\|rf\[22\]\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_LIST_TRUNCATED" "100 " "Info: List truncated at 100 items" {  } {  } 0 0 "List truncated at %1!d! items" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1 " "Warning (15610): No output dependent on input pin \"D1\"" {  } { { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C2 " "Warning (15610): No output dependent on input pin \"C2\"" {  } { { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "85 " "Info: Implemented 85 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Info: Implemented 24 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Info: Implemented 44 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Info: Peak virtual memory: 245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 26 00:26:19 2017 " "Info: Processing ended: Sun Nov 26 00:26:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 26 00:26:20 2017 " "Info: Processing started: Sun Nov 26 00:26:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off labfor_top -c labfor_top " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off labfor_top -c labfor_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "labfor_top EP1C3T144C8 " "Info: Selected device EP1C3T144C8 for design \"labfor_top\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0 " "Info: Atom \"sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a1 " "Info: Atom \"sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a2 " "Info: Atom \"sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a3 " "Info: Atom \"sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a4 " "Info: Atom \"sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a5 " "Info: Atom \"sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a6 " "Info: Atom \"sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a7 " "Info: Atom \"sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C3T144A8 " "Info: Device EP1C3T144A8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6T144C8 " "Info: Device EP1C6T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 12 " "Info: Pin ~nCSO~ is reserved at location 12" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/" 0 { } { { 0 { 0 ""} 0 272 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 25 " "Info: Pin ~ASDO~ is reserved at location 25" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/" 0 { } { { 0 { 0 ""} 0 273 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK Global clock in PIN 16 " "Info: Automatically promoted signal \"CLK\" to use Global clock in PIN 16" {  } { { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 2 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\] Global clock " "Info: Automatically promoted some destinations of signal \"sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\] " "Info: Destination \"sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\]\" may be non-global or may not use global clock" {  } { { "../../src/sm_register.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_register.v" 30 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LED\[0\] " "Info: Destination \"LED\[0\]\" may be non-global or may not use global clock" {  } { { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 12 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "../../src/sm_register.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_register.v" 30 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "A2 Global clock " "Info: Automatically promoted signal \"A2\" to use Global clock" {  } { { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 7 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "A2 " "Info: Pin \"A2\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { A2 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "A2" } } } } { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 7 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/" 0 { } { { 0 { 0 ""} 0 71 3016 4146 0}  }  } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Button " "Warning: Node \"Button\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Button" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK_enable " "Warning: Node \"CLK_enable\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_enable" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.536 ns memory memory " "Info: Estimated most critical path is memory to memory delay of 5.536 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_address_reg3 1 MEM M4K_X13_Y1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y1; Fanout = 1; MEM Node = 'sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_address_reg3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg3 } "NODE_NAME" } } { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.317 ns) 4.317 ns sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~PORTBDATAOUT0 2 MEM M4K_X13_Y1 9 " "Info: 2: + IC(0.000 ns) + CELL(4.317 ns) = 4.317 ns; Loc. = M4K_X13_Y1; Fanout = 9; MEM Node = 'sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~PORTBDATAOUT0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg3 sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~PORTBDATAOUT0 } "NODE_NAME" } } { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.819 ns) + CELL(0.400 ns) 5.536 ns sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_datain_reg0 3 MEM M4K_X13_Y1 1 " "Info: 3: + IC(0.819 ns) + CELL(0.400 ns) = 5.536 ns; Loc. = M4K_X13_Y1; Fanout = 1; MEM Node = 'sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.219 ns" { sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~PORTBDATAOUT0 sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.717 ns ( 85.21 % ) " "Info: Total cell delay = 4.717 ns ( 85.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.819 ns ( 14.79 % ) " "Info: Total interconnect delay = 0.819 ns ( 14.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.536 ns" { sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg3 sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~PORTBDATAOUT0 sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X14_Y0 X27_Y14 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X27_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "251 " "Info: Peak virtual memory: 251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 26 00:26:21 2017 " "Info: Processing ended: Sun Nov 26 00:26:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 26 00:26:21 2017 " "Info: Processing started: Sun Nov 26 00:26:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off labfor_top -c labfor_top " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off labfor_top -c labfor_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Peak virtual memory: 208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 26 00:26:22 2017 " "Info: Processing ended: Sun Nov 26 00:26:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 26 00:26:23 2017 " "Info: Processing started: Sun Nov 26 00:26:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off labfor_top -c labfor_top --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off labfor_top -c labfor_top --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\] " "Info: Detected ripple clock \"sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\]\" as buffer" {  } { { "../../src/sm_register.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_register.v" 30 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK memory sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_address_reg0 memory sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_datain_reg3 148.96 MHz 6.713 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 148.96 MHz between source memory \"sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_address_reg0\" and destination memory \"sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_datain_reg3\" (period= 6.713 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.952 ns + Longest memory memory " "Info: + Longest memory to memory delay is 5.952 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X13_Y1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y1; Fanout = 8; MEM Node = 'sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.317 ns) 4.317 ns sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a3~PORTBDATAOUT0 2 MEM M4K_X13_Y1 9 " "Info: 2: + IC(0.000 ns) + CELL(4.317 ns) = 4.317 ns; Loc. = M4K_X13_Y1; Fanout = 9; MEM Node = 'sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a3~PORTBDATAOUT0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a3~PORTBDATAOUT0 } "NODE_NAME" } } { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 134 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.235 ns) + CELL(0.400 ns) 5.952 ns sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_datain_reg3 3 MEM M4K_X13_Y1 1 " "Info: 3: + IC(1.235 ns) + CELL(0.400 ns) = 5.952 ns; Loc. = M4K_X13_Y1; Fanout = 1; MEM Node = 'sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_datain_reg3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.635 ns" { sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a3~PORTBDATAOUT0 sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.717 ns ( 79.25 % ) " "Info: Total cell delay = 4.717 ns ( 79.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.235 ns ( 20.75 % ) " "Info: Total interconnect delay = 1.235 ns ( 20.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.952 ns" { sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a3~PORTBDATAOUT0 sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.952 ns" { sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 {} sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a3~PORTBDATAOUT0 {} sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg3 {} } { 0.000ns 0.000ns 1.235ns } { 0.000ns 4.317ns 0.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.018 ns - Smallest " "Info: - Smallest clock skew is -0.018 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 8.422 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK\" to destination memory is 8.422 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_16 29 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 29; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.935 ns) 2.967 ns sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\] 2 REG LC_X16_Y4_N7 44 " "Info: 2: + IC(0.563 ns) + CELL(0.935 ns) = 2.967 ns; Loc. = LC_X16_Y4_N7; Fanout = 44; REG Node = 'sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] } "NODE_NAME" } } { "../../src/sm_register.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_register.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.755 ns) + CELL(0.700 ns) 8.422 ns sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_datain_reg3 3 MEM M4K_X13_Y1 1 " "Info: 3: + IC(4.755 ns) + CELL(0.700 ns) = 8.422 ns; Loc. = M4K_X13_Y1; Fanout = 1; MEM Node = 'sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_datain_reg3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.455 ns" { sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.104 ns ( 36.86 % ) " "Info: Total cell delay = 3.104 ns ( 36.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.318 ns ( 63.14 % ) " "Info: Total interconnect delay = 5.318 ns ( 63.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.422 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.422 ns" { CLK {} CLK~out0 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] {} sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg3 {} } { 0.000ns 0.000ns 0.563ns 4.755ns } { 0.000ns 1.469ns 0.935ns 0.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 8.440 ns - Longest memory " "Info: - Longest clock path from clock \"CLK\" to source memory is 8.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_16 29 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 29; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.935 ns) 2.967 ns sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\] 2 REG LC_X16_Y4_N7 44 " "Info: 2: + IC(0.563 ns) + CELL(0.935 ns) = 2.967 ns; Loc. = LC_X16_Y4_N7; Fanout = 44; REG Node = 'sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] } "NODE_NAME" } } { "../../src/sm_register.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_register.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.755 ns) + CELL(0.718 ns) 8.440 ns sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M4K_X13_Y1 8 " "Info: 3: + IC(4.755 ns) + CELL(0.718 ns) = 8.440 ns; Loc. = M4K_X13_Y1; Fanout = 8; MEM Node = 'sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.473 ns" { sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.122 ns ( 36.99 % ) " "Info: Total cell delay = 3.122 ns ( 36.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.318 ns ( 63.01 % ) " "Info: Total interconnect delay = 5.318 ns ( 63.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.440 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.440 ns" { CLK {} CLK~out0 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] {} sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.563ns 4.755ns } { 0.000ns 1.469ns 0.935ns 0.718ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.422 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.422 ns" { CLK {} CLK~out0 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] {} sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg3 {} } { 0.000ns 0.000ns 0.563ns 4.755ns } { 0.000ns 1.469ns 0.935ns 0.700ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.440 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.440 ns" { CLK {} CLK~out0 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] {} sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.563ns 4.755ns } { 0.000ns 1.469ns 0.935ns 0.718ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns + " "Info: + Micro clock to output delay of source is 0.650 ns" {  } { { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.952 ns" { sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a3~PORTBDATAOUT0 sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.952 ns" { sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 {} sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a3~PORTBDATAOUT0 {} sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg3 {} } { 0.000ns 0.000ns 1.235ns } { 0.000ns 4.317ns 0.400ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.422 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.422 ns" { CLK {} CLK~out0 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] {} sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_datain_reg3 {} } { 0.000ns 0.000ns 0.563ns 4.755ns } { 0.000ns 1.469ns 0.935ns 0.700ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.440 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.440 ns" { CLK {} CLK~out0 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] {} sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.563ns 4.755ns } { 0.000ns 1.469ns 0.935ns 0.718ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sm_top:sm_top\|sm_metafilter:f1\|data\[0\] B2 CLK 4.487 ns register " "Info: tsu for register \"sm_top:sm_top\|sm_metafilter:f1\|data\[0\]\" (data pin = \"B2\", clock pin = \"CLK\") is 4.487 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.232 ns + Longest pin register " "Info: + Longest pin to register delay is 7.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns B2 1 PIN PIN_55 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_55; Fanout = 1; PIN Node = 'B2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2 } "NODE_NAME" } } { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.448 ns) + CELL(0.309 ns) 7.232 ns sm_top:sm_top\|sm_metafilter:f1\|data\[0\] 2 REG LC_X15_Y6_N2 1 " "Info: 2: + IC(5.448 ns) + CELL(0.309 ns) = 7.232 ns; Loc. = LC_X15_Y6_N2; Fanout = 1; REG Node = 'sm_top:sm_top\|sm_metafilter:f1\|data\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.757 ns" { B2 sm_top:sm_top|sm_metafilter:f1|data[0] } "NODE_NAME" } } { "../../src/sm_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_top.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.784 ns ( 24.67 % ) " "Info: Total cell delay = 1.784 ns ( 24.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.448 ns ( 75.33 % ) " "Info: Total interconnect delay = 5.448 ns ( 75.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.232 ns" { B2 sm_top:sm_top|sm_metafilter:f1|data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.232 ns" { B2 {} B2~out0 {} sm_top:sm_top|sm_metafilter:f1|data[0] {} } { 0.000ns 0.000ns 5.448ns } { 0.000ns 1.475ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "../../src/sm_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_top.v" 66 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.782 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_16 29 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 29; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns sm_top:sm_top\|sm_metafilter:f1\|data\[0\] 2 REG LC_X15_Y6_N2 1 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X15_Y6_N2; Fanout = 1; REG Node = 'sm_top:sm_top\|sm_metafilter:f1\|data\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { CLK sm_top:sm_top|sm_metafilter:f1|data[0] } "NODE_NAME" } } { "../../src/sm_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_top.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { CLK sm_top:sm_top|sm_metafilter:f1|data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { CLK {} CLK~out0 {} sm_top:sm_top|sm_metafilter:f1|data[0] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.232 ns" { B2 sm_top:sm_top|sm_metafilter:f1|data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.232 ns" { B2 {} B2~out0 {} sm_top:sm_top|sm_metafilter:f1|data[0] {} } { 0.000ns 0.000ns 5.448ns } { 0.000ns 1.475ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { CLK sm_top:sm_top|sm_metafilter:f1|data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { CLK {} CLK~out0 {} sm_top:sm_top|sm_metafilter:f1|data[0] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK IND_1C sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_address_reg0 21.246 ns memory " "Info: tco from clock \"CLK\" to destination pin \"IND_1C\" through memory \"sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_address_reg0\" is 21.246 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 8.440 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to source memory is 8.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_16 29 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 29; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.935 ns) 2.967 ns sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\] 2 REG LC_X16_Y4_N7 44 " "Info: 2: + IC(0.563 ns) + CELL(0.935 ns) = 2.967 ns; Loc. = LC_X16_Y4_N7; Fanout = 44; REG Node = 'sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] } "NODE_NAME" } } { "../../src/sm_register.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_register.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.755 ns) + CELL(0.718 ns) 8.440 ns sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M4K_X13_Y1 8 " "Info: 3: + IC(4.755 ns) + CELL(0.718 ns) = 8.440 ns; Loc. = M4K_X13_Y1; Fanout = 8; MEM Node = 'sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.473 ns" { sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.122 ns ( 36.99 % ) " "Info: Total cell delay = 3.122 ns ( 36.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.318 ns ( 63.01 % ) " "Info: Total interconnect delay = 5.318 ns ( 63.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.440 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.440 ns" { CLK {} CLK~out0 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] {} sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.563ns 4.755ns } { 0.000ns 1.469ns 0.935ns 0.718ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns + " "Info: + Micro clock to output delay of source is 0.650 ns" {  } { { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.156 ns + Longest memory pin " "Info: + Longest memory to pin delay is 12.156 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X13_Y1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y1; Fanout = 8; MEM Node = 'sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.317 ns) 4.317 ns sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a6~PORTBDATAOUT0 2 MEM M4K_X13_Y1 9 " "Info: 2: + IC(0.000 ns) + CELL(4.317 ns) = 4.317 ns; Loc. = M4K_X13_Y1; Fanout = 9; MEM Node = 'sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a6~PORTBDATAOUT0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a6~PORTBDATAOUT0 } "NODE_NAME" } } { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 230 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.344 ns) + CELL(0.590 ns) 8.251 ns sm_hex_display:digit_1\|WideOr2~0 3 COMB LC_X23_Y11_N5 1 " "Info: 3: + IC(3.344 ns) + CELL(0.590 ns) = 8.251 ns; Loc. = LC_X23_Y11_N5; Fanout = 1; COMB Node = 'sm_hex_display:digit_1\|WideOr2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.934 ns" { sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a6~PORTBDATAOUT0 sm_hex_display:digit_1|WideOr2~0 } "NODE_NAME" } } { "../../src/sm_hex_display.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_hex_display.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.781 ns) + CELL(2.124 ns) 12.156 ns IND_1C 4 PIN PIN_108 0 " "Info: 4: + IC(1.781 ns) + CELL(2.124 ns) = 12.156 ns; Loc. = PIN_108; Fanout = 0; PIN Node = 'IND_1C'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.905 ns" { sm_hex_display:digit_1|WideOr2~0 IND_1C } "NODE_NAME" } } { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.031 ns ( 57.84 % ) " "Info: Total cell delay = 7.031 ns ( 57.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.125 ns ( 42.16 % ) " "Info: Total interconnect delay = 5.125 ns ( 42.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.156 ns" { sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a6~PORTBDATAOUT0 sm_hex_display:digit_1|WideOr2~0 IND_1C } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.156 ns" { sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 {} sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a6~PORTBDATAOUT0 {} sm_hex_display:digit_1|WideOr2~0 {} IND_1C {} } { 0.000ns 0.000ns 3.344ns 1.781ns } { 0.000ns 4.317ns 0.590ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.440 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.440 ns" { CLK {} CLK~out0 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] {} sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.563ns 4.755ns } { 0.000ns 1.469ns 0.935ns 0.718ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.156 ns" { sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a6~PORTBDATAOUT0 sm_hex_display:digit_1|WideOr2~0 IND_1C } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.156 ns" { sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg0 {} sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a6~PORTBDATAOUT0 {} sm_hex_display:digit_1|WideOr2~0 {} IND_1C {} } { 0.000ns 0.000ns 3.344ns 1.781ns } { 0.000ns 4.317ns 0.590ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_address_reg2 B1 CLK 1.048 ns memory " "Info: th for memory \"sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_address_reg2\" (data pin = \"B1\", clock pin = \"CLK\") is 1.048 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 8.440 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to destination memory is 8.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_16 29 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 29; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.935 ns) 2.967 ns sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\] 2 REG LC_X16_Y4_N7 44 " "Info: 2: + IC(0.563 ns) + CELL(0.935 ns) = 2.967 ns; Loc. = LC_X16_Y4_N7; Fanout = 44; REG Node = 'sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\|q\[26\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] } "NODE_NAME" } } { "../../src/sm_register.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/src/sm_register.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.755 ns) + CELL(0.718 ns) 8.440 ns sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_address_reg2 3 MEM M4K_X13_Y1 8 " "Info: 3: + IC(4.755 ns) + CELL(0.718 ns) = 8.440 ns; Loc. = M4K_X13_Y1; Fanout = 8; MEM Node = 'sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_address_reg2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.473 ns" { sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 } "NODE_NAME" } } { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.122 ns ( 36.99 % ) " "Info: Total cell delay = 3.122 ns ( 36.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.318 ns ( 63.01 % ) " "Info: Total interconnect delay = 5.318 ns ( 63.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.440 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.440 ns" { CLK {} CLK~out0 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] {} sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 {} } { 0.000ns 0.000ns 0.563ns 4.755ns } { 0.000ns 1.469ns 0.935ns 0.718ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.055 ns + " "Info: + Micro hold delay of destination is 0.055 ns" {  } { { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.447 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 7.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns B1 1 PIN PIN_51 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_51; Fanout = 1; PIN Node = 'B1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1 } "NODE_NAME" } } { "labfor_top.v" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/labfor_top.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.642 ns) + CELL(0.330 ns) 7.447 ns sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_address_reg2 2 MEM M4K_X13_Y1 8 " "Info: 2: + IC(5.642 ns) + CELL(0.330 ns) = 7.447 ns; Loc. = M4K_X13_Y1; Fanout = 8; MEM Node = 'sm_top:sm_top\|sm_cpu:sm_cpu\|ram:ram\|altsyncram:ram_rtl_0\|altsyncram_k2p1:auto_generated\|ram_block1a0~portb_address_reg2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.972 ns" { B1 sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 } "NODE_NAME" } } { "db/altsyncram_k2p1.tdf" "" { Text "D:/Desktop/DigitalDevices/Labs/Further/SPDS/board/labfor/db/altsyncram_k2p1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.805 ns ( 24.24 % ) " "Info: Total cell delay = 1.805 ns ( 24.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.642 ns ( 75.76 % ) " "Info: Total interconnect delay = 5.642 ns ( 75.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.447 ns" { B1 sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.447 ns" { B1 {} B1~out0 {} sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 {} } { 0.000ns 0.000ns 5.642ns } { 0.000ns 1.475ns 0.330ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.440 ns" { CLK sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.440 ns" { CLK {} CLK~out0 {} sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] {} sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 {} } { 0.000ns 0.000ns 0.563ns 4.755ns } { 0.000ns 1.469ns 0.935ns 0.718ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.447 ns" { B1 sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.447 ns" { B1 {} B1~out0 {} sm_top:sm_top|sm_cpu:sm_cpu|ram:ram|altsyncram:ram_rtl_0|altsyncram_k2p1:auto_generated|ram_block1a0~portb_address_reg2 {} } { 0.000ns 0.000ns 5.642ns } { 0.000ns 1.475ns 0.330ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 26 00:26:23 2017 " "Info: Processing ended: Sun Nov 26 00:26:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 51 s " "Info: Quartus II Full Compilation was successful. 0 errors, 51 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
