;redcode
;assert 1
	SUB 1005, @1020
	SPL 1001, 1010
	SLT <122, <8006
	MOV -65, <-60
	DJN -1, <-3036
	SLT <122, <8006
	SPL 1001, 1010
	SLT <122, <8006
	MOV -65, <-60
	DJN -1, <-3036
	DJN -1, <-3036
	DJN -1, <-3036
	DJN -1, <-3036
	JMZ 128, @-8006
	DJN -1, <-3036
	SLT <122, <8006
	MOV 8022, <-31
	MOV 8128, <-4
	MOV <3131, 103
	SLT <122, <8006
	SPL 1001, 1010
	SUB #1001, -1009
	MOV <3131, 103
	MOV 8022, <-31
	MOV <3131, 103
	SUB @1015, 1000
	MOV <3131, 103
	MOV 8128, <-4
	MOV <3131, 103
	SUB @125, 106
	MOV 8022, <-31
	MOV <3131, 103
	MOV -65, <-60
	DJN -1, <-3036
	DJN -1, <-3036
	DJN -1, <-3036
	DJN -1, <-3036
	JMZ 128, @-8006
	DJN -1, <-3036
	SUB 1005, @1020
	DJN -1, <-3036
	SUB @1015, 1000
	SUB @1015, 1000
	MOV <3131, 103
	SUB @12, @1101
	MOV <3131, 103
	MOV <3131, 103
	MOV <3131, 103
	SUB @1015, 1000
	MOV <3131, 103
	MOV 8128, <-4
	MOV 8022, <-31
	SUB #1001, 1009
	SUB @1015, 1000
	SUB <1000, @-1108
	MOV <3131, 103
	SLT <122, <8006
	DJN -1, <-3036
	SPL 1001, 1010
	SLT <122, <8006
	SPL 1501, 1010
	DJN -1, <-3036
	SLT -1012, @60
	SUB 1005, @1020
	SUB 1005, @1020
