Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Oct  2 17:29:00 2018
| Host         : ubuntu running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing -file ./report/matrixmul_timing_synth.rpt
| Design       : matrixmul
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.006ns  (required time - arrival time)
  Source:                 j_reg_89_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/CEP
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.386ns  (logic 0.791ns (33.156%)  route 1.595ns (66.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 8.924 - 8.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.973     0.973    ap_clk
                         FDRE                                         r  j_reg_89_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 f  j_reg_89_reg[0]/Q
                         net (fo=16, unplaced)        0.795     2.264    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/j_reg_89_reg[0]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.559 r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p_i_1/O
                         net (fo=1, unplaced)         0.800     3.359    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p_i_1_n_2
                         DSP48E1                                      r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/CEP
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=28, unset)           0.924     8.924    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/ap_clk
                         DSP48E1                                      r  matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p/CLK
                         clock pessimism              0.000     8.924    
                         clock uncertainty           -0.035     8.889    
                         DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.524     8.365    matrixmul_mac_mulbkb_U1/matrixmul_mac_mulbkb_DSP48_0_U/p
  -------------------------------------------------------------------
                         required time                          8.365    
                         arrival time                          -3.359    
  -------------------------------------------------------------------
                         slack                                  5.006    




