// Seed: 223686543
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  input wire id_15;
  output logic [7:0] id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_14[-1] = id_16;
endmodule
module module_0 #(
    parameter id_1 = 32'd56
) (
    output wor id_0,
    input uwire _id_1,
    output supply0 id_2,
    output wire id_3
    , id_5
);
  wire module_1;
  ;
  wire id_6;
  xor primCall (id_2, id_11, id_6, id_5, id_10, id_7, \id_9 , id_8);
  always @(*) id_5 <= id_1;
  logic [7:0] id_7;
  assign id_6 = id_7[-1'b0 : 1];
  wire id_8;
  wire \id_9 ;
  ;
  localparam id_10 = -1;
  wire id_11 = (-1) - \id_9 ;
  assign id_6 = id_7[-1];
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_8,
      id_8,
      \id_9 ,
      id_6,
      id_10,
      id_10,
      id_8,
      \id_9 ,
      id_11,
      id_11,
      id_7,
      id_8,
      id_11
  );
  logic [id_1 : -1] id_12 = 1 && id_7;
endmodule
