

# This file is used by the simulation model as well as the ispLEVER bitstream
# generation process to automatically initialize the PCS quad to the mode
# selected in the IPexpress. This file is expected to be modified by the
# end user to adjust the PCS quad to the final design requirements.
# channel_0 is in "8b10b" mode
# channel_1 is in "8b10b" mode
# channel_2 is in "8b10b" mode
# channel_3 is in "8b10b" mode

ch0 13 03  # Powerup Channel
ch0 00 00
ch1 13 03  # Powerup Channel
ch1 00 00
ch2 13 03  # Powerup Channel
ch2 00 00
ch3 13 03  # Powerup Channel
ch3 00 00
quad 00 00
quad 01 E4  
quad 28 40  # Reference clock multiplier
quad 29 11  # FPGA sourced refclk
quad 02 00  # ref_pclk source is ch0
quad 04 00  # MCA enable 4 channels

quad 18 10  # 8b10b Mode
quad 14 FF  # Word Alignment Mask
quad 15 7c  # +ve K
quad 16 b6  # -ve K
quad 17 36

quad 19 8C  # Enable word_align_en port, FPGA bus width is 16-bit/20-bit

#quad 1e 01  #SOP EOP only 1 word 24.04.2008
#quad 1f ff
#quad 20 7c
#quad 21 7c
#quad 22 5
#quad 23 7c
#quad 24 7c
#quad 25 5


ch0 14 90  # 16% pre-emphasis 
ch0 15 10  # +6dB equalization
ch1 14 90  # 16% pre-emphasis 
ch1 15 10  # +6dB equalization
ch2 14 90  # 16% pre-emphasis 
ch2 15 10  # +6dB equalization
ch3 14 90  # 16% pre-emphasis 
ch3 15 10  # +6dB equalization

# These lines must appear last in the autoconfig file.  These lines apply the correct 
# reset sequence to the PCS block upon bitstream configuration
quad 41 00  # de-assert serdes_rst
quad 40 ff  # assert datapath reset for all channels
quad 40 00  # de-assert datapath reset for all channels



