<profile>
  <RunData>
    <RUN_TYPE>synth</RUN_TYPE>
    <VIVADO_VERSION>v.2023.2</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>4.249</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>4.249</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>4.249</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>5.751</SLACK_FINAL>
    <SLACK_ROUTE/>
    <SLACK_SYNTH>5.751</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>NA</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>5.751</WNS_FINAL>
    <WNS_ROUTE>NA</WNS_ROUTE>
    <WNS_SYNTH>5.751</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>3</BRAM>
      <CLB>0</CLB>
      <DSP>3</DSP>
      <FF>3299</FF>
      <LATCH>0</LATCH>
      <LUT>2234</LUT>
      <SRL>393</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>730</BRAM>
      <CLB>0</CLB>
      <DSP>740</DSP>
      <FF>269200</FF>
      <LUT>134600</LUT>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="kernel" DISPNAME="inst" RTLNAME="kernel">
      <SubModules count="4">control_s_axi_U gmem0_m_axi_U gmem1_m_axi_U mul_32s_32s_32_1_1_U1</SubModules>
      <Resources BRAM="3" DSP="3" FF="3299" LUT="2234"/>
      <LocalResources DSP="1" FF="289" LUT="25"/>
    </RtlModule>
    <RtlModule CELL="inst/control_s_axi_U" BINDMODULE="kernel_control_s_axi" DEPTH="1" TYPE="resource" MODULENAME="control_s_axi" DISPNAME="control_s_axi_U" RTLNAME="kernel_control_s_axi">
      <Resources FF="235" LUT="206"/>
      <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
    </RtlModule>
    <RtlModule CELL="inst/gmem0_m_axi_U" BINDMODULE="kernel_gmem0_m_axi" DEPTH="1" TYPE="resource" MODULENAME="gmem0_m_axi" DISPNAME="gmem0_m_axi_U" RTLNAME="kernel_gmem0_m_axi">
      <Resources BRAM="2" FF="1923" LUT="1406"/>
      <BindNode BINDTYPE="adapter" BRAM="4" BUNDLEDNAME="gmem0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
    </RtlModule>
    <RtlModule CELL="inst/gmem1_m_axi_U" BINDMODULE="kernel_gmem1_m_axi" DEPTH="1" TYPE="resource" MODULENAME="gmem1_m_axi" DISPNAME="gmem1_m_axi_U" RTLNAME="kernel_gmem1_m_axi">
      <Resources BRAM="1" FF="852" LUT="582"/>
      <BindNode BINDTYPE="adapter" BRAM="4" BUNDLEDNAME="gmem1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
    </RtlModule>
    <RtlModule CELL="inst/mul_32s_32s_32_1_1_U1" BINDMODULE="kernel_mul_32s_32s_32_1_1" DEPTH="1" TYPE="resource" MODULENAME="mul_32s_32s_32_1_1" DISPNAME="mul_32s_32s_32_1_1_U1" RTLNAME="kernel_mul_32s_32s_32_1_1">
      <Resources DSP="2" LUT="15"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_23_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U1" SOURCE="mult_vector.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln24"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="3.153" DATAPATH_LOGIC_DELAY="3.098" DATAPATH_NET_DELAY="0.055" ENDPOINT_PIN="mul_ln24_reg_355_reg/PCIN[0]" LOGIC_LEVELS="0" MAX_FANOUT="1" SLACK="5.751" STARTPOINT_PIN="mul_32s_32s_32_1_1_U1/tmp_product__0/CLK">
      <CELL NAME="mul_32s_32s_32_1_1_U1/tmp_product__0" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="30"/>
      <CELL NAME="mul_ln24_reg_355_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="30"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="3.153" DATAPATH_LOGIC_DELAY="3.098" DATAPATH_NET_DELAY="0.055" ENDPOINT_PIN="mul_ln24_reg_355_reg/PCIN[10]" LOGIC_LEVELS="0" MAX_FANOUT="1" SLACK="5.751" STARTPOINT_PIN="mul_32s_32s_32_1_1_U1/tmp_product__0/CLK">
      <CELL NAME="mul_32s_32s_32_1_1_U1/tmp_product__0" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="30"/>
      <CELL NAME="mul_ln24_reg_355_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="30"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="3.153" DATAPATH_LOGIC_DELAY="3.098" DATAPATH_NET_DELAY="0.055" ENDPOINT_PIN="mul_ln24_reg_355_reg/PCIN[11]" LOGIC_LEVELS="0" MAX_FANOUT="1" SLACK="5.751" STARTPOINT_PIN="mul_32s_32s_32_1_1_U1/tmp_product__0/CLK">
      <CELL NAME="mul_32s_32s_32_1_1_U1/tmp_product__0" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="30"/>
      <CELL NAME="mul_ln24_reg_355_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="30"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="3.153" DATAPATH_LOGIC_DELAY="3.098" DATAPATH_NET_DELAY="0.055" ENDPOINT_PIN="mul_ln24_reg_355_reg/PCIN[12]" LOGIC_LEVELS="0" MAX_FANOUT="1" SLACK="5.751" STARTPOINT_PIN="mul_32s_32s_32_1_1_U1/tmp_product__0/CLK">
      <CELL NAME="mul_32s_32s_32_1_1_U1/tmp_product__0" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="30"/>
      <CELL NAME="mul_ln24_reg_355_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="30"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="3.153" DATAPATH_LOGIC_DELAY="3.098" DATAPATH_NET_DELAY="0.055" ENDPOINT_PIN="mul_ln24_reg_355_reg/PCIN[13]" LOGIC_LEVELS="0" MAX_FANOUT="1" SLACK="5.751" STARTPOINT_PIN="mul_32s_32s_32_1_1_U1/tmp_product__0/CLK">
      <CELL NAME="mul_32s_32s_32_1_1_U1/tmp_product__0" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="30"/>
      <CELL NAME="mul_ln24_reg_355_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="30"/>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/kernel_design_analysis_synth.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/kernel_failfast_synth.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/kernel_timing_synth.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/kernel_timing_paths_synth.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/kernel_utilization_synth.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/kernel_utilization_hierarchical_synth.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Mon Jan 06 14:49:01 -03 2025"/>
    <item NAME="Version" VALUE="2023.2 (Build 4023990 on Oct 11 2023)"/>
    <item NAME="Project" VALUE="mult_vector"/>
    <item NAME="Solution" VALUE="solution1 (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="artix7"/>
    <item NAME="Target device" VALUE="xc7a200t-fbg484-3"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="RTL Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

