Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Mar 22 11:32:27 2019
| Host         : ubuntu running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file PulseCounter_wrapper_control_sets_placed.rpt
| Design       : PulseCounter_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|      8 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |              16 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              12 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+---------------------------------------------+------------------+------------------+----------------+
|              Clock Signal              |                Enable Signal                | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------------------------+---------------------------------------------+------------------+------------------+----------------+
|  nolabel_line48/genblk1[1].u1/Q_reg[3] |                                             |                  |                1 |              2 |
|  sysclk_IBUF_BUFG                      | nolabel_line48/genblk1[1].u1/Out_i_1_n_0    | btn_IBUF[0]      |                1 |              2 |
|  sysclk_IBUF_BUFG                      | nolabel_line48/genblk1[1].u2/Out_i_1__0_n_0 | btn_IBUF[0]      |                1 |              2 |
|  sysclk_IBUF_BUFG                      | nolabel_line48/genblk1[1].u1/E[0]           | btn_IBUF[0]      |                2 |              8 |
|  sysclk_IBUF_BUFG                      |                                             | btn_IBUF[0]      |                1 |             16 |
+----------------------------------------+---------------------------------------------+------------------+------------------+----------------+


