$date
	Fri Apr 17 16:31:56 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module shiftR_tb $end
$scope module r01 $end
$var wire 4 ! a [3:0] $end
$var wire 4 " out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 "
b1 !
$end
#50
b100 "
b1000 !
#100
b1 "
b10 !
#150
