--------------------------------------------------------------------------------
Release 14.6 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.6/ISE_DS/ISE/bin/lin/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.09 2013-06-08)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 548 paths analyzed, 106 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.440ns.
--------------------------------------------------------------------------------
Slack:                  3.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               transmitter/data_reg_0 (FF)
  Destination:          transmitter/tx_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.253ns (Levels of Logic = 1)
  Clock Path Skew:      -0.152ns (1.566 - 1.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: transmitter/data_reg_0 to transmitter/tx_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y81.AQ      Tcko                  0.518   transmitter/data_reg<5>
                                                       transmitter/data_reg_0
    SLICE_X57Y108.A1     net (fanout=1)        2.294   transmitter/data_reg<0>
    SLICE_X57Y108.A      Tilo                  0.124   transmitter/tx_next
                                                       transmitter/tx_next1
    OLOGIC_X0Y146.D1     net (fanout=1)        2.483   transmitter/tx_next
    OLOGIC_X0Y146.CLK    Todck                 0.834   transmitter/tx_reg
                                                       transmitter/tx_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.253ns (1.476ns logic, 4.777ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  4.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               freqDiv/bitCount_0 (FF)
  Destination:          transmitter/data_reg_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.607ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (1.599 - 1.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: freqDiv/bitCount_0 to transmitter/data_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y108.AQ     Tcko                  0.518   freqDiv/bitCount<13>
                                                       freqDiv/bitCount_0
    SLICE_X46Y108.D2     net (fanout=2)        0.822   freqDiv/bitCount<0>
    SLICE_X46Y108.D      Tilo                  0.124   freqDiv/bitCount<13>
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>1
    SLICE_X49Y108.D2     net (fanout=7)        0.838   freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>
    SLICE_X49Y108.D      Tilo                  0.124   freqDiv/bitCount[13]_GND_2_o_equal_2_o
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>3
    SLICE_X51Y108.A5     net (fanout=3)        0.573   freqDiv/bitCount[13]_GND_2_o_equal_2_o
    SLICE_X51Y108.AMUX   Tilo                  0.320   transmitter/state_reg_FSM_FFd2
                                                       transmitter/_n0094_inv1
    SLICE_X84Y81.CE      net (fanout=1)        2.119   transmitter/_n0094_inv
    SLICE_X84Y81.CLK     Tceck                 0.169   transmitter/data_reg<5>
                                                       transmitter/data_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      5.607ns (1.255ns logic, 4.352ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  4.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               freqDiv/bitCount_0 (FF)
  Destination:          transmitter/data_reg_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.607ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (1.599 - 1.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: freqDiv/bitCount_0 to transmitter/data_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y108.AQ     Tcko                  0.518   freqDiv/bitCount<13>
                                                       freqDiv/bitCount_0
    SLICE_X46Y108.D2     net (fanout=2)        0.822   freqDiv/bitCount<0>
    SLICE_X46Y108.D      Tilo                  0.124   freqDiv/bitCount<13>
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>1
    SLICE_X49Y108.D2     net (fanout=7)        0.838   freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>
    SLICE_X49Y108.D      Tilo                  0.124   freqDiv/bitCount[13]_GND_2_o_equal_2_o
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>3
    SLICE_X51Y108.A5     net (fanout=3)        0.573   freqDiv/bitCount[13]_GND_2_o_equal_2_o
    SLICE_X51Y108.AMUX   Tilo                  0.320   transmitter/state_reg_FSM_FFd2
                                                       transmitter/_n0094_inv1
    SLICE_X84Y81.CE      net (fanout=1)        2.119   transmitter/_n0094_inv
    SLICE_X84Y81.CLK     Tceck                 0.169   transmitter/data_reg<5>
                                                       transmitter/data_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      5.607ns (1.255ns logic, 4.352ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  4.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               freqDiv/bitCount_0 (FF)
  Destination:          transmitter/data_reg_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.607ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (1.599 - 1.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: freqDiv/bitCount_0 to transmitter/data_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y108.AQ     Tcko                  0.518   freqDiv/bitCount<13>
                                                       freqDiv/bitCount_0
    SLICE_X46Y108.D2     net (fanout=2)        0.822   freqDiv/bitCount<0>
    SLICE_X46Y108.D      Tilo                  0.124   freqDiv/bitCount<13>
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>1
    SLICE_X49Y108.D2     net (fanout=7)        0.838   freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>
    SLICE_X49Y108.D      Tilo                  0.124   freqDiv/bitCount[13]_GND_2_o_equal_2_o
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>3
    SLICE_X51Y108.A5     net (fanout=3)        0.573   freqDiv/bitCount[13]_GND_2_o_equal_2_o
    SLICE_X51Y108.AMUX   Tilo                  0.320   transmitter/state_reg_FSM_FFd2
                                                       transmitter/_n0094_inv1
    SLICE_X84Y81.CE      net (fanout=1)        2.119   transmitter/_n0094_inv
    SLICE_X84Y81.CLK     Tceck                 0.169   transmitter/data_reg<5>
                                                       transmitter/data_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      5.607ns (1.255ns logic, 4.352ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  4.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               freqDiv/bitCount_0 (FF)
  Destination:          transmitter/data_reg_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.607ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (1.599 - 1.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: freqDiv/bitCount_0 to transmitter/data_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y108.AQ     Tcko                  0.518   freqDiv/bitCount<13>
                                                       freqDiv/bitCount_0
    SLICE_X46Y108.D2     net (fanout=2)        0.822   freqDiv/bitCount<0>
    SLICE_X46Y108.D      Tilo                  0.124   freqDiv/bitCount<13>
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>1
    SLICE_X49Y108.D2     net (fanout=7)        0.838   freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>
    SLICE_X49Y108.D      Tilo                  0.124   freqDiv/bitCount[13]_GND_2_o_equal_2_o
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>3
    SLICE_X51Y108.A5     net (fanout=3)        0.573   freqDiv/bitCount[13]_GND_2_o_equal_2_o
    SLICE_X51Y108.AMUX   Tilo                  0.320   transmitter/state_reg_FSM_FFd2
                                                       transmitter/_n0094_inv1
    SLICE_X84Y81.CE      net (fanout=1)        2.119   transmitter/_n0094_inv
    SLICE_X84Y81.CLK     Tceck                 0.169   transmitter/data_reg<5>
                                                       transmitter/data_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      5.607ns (1.255ns logic, 4.352ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  4.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               freqDiv/bitCount_0 (FF)
  Destination:          transmitter/data_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.607ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (1.599 - 1.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: freqDiv/bitCount_0 to transmitter/data_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y108.AQ     Tcko                  0.518   freqDiv/bitCount<13>
                                                       freqDiv/bitCount_0
    SLICE_X46Y108.D2     net (fanout=2)        0.822   freqDiv/bitCount<0>
    SLICE_X46Y108.D      Tilo                  0.124   freqDiv/bitCount<13>
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>1
    SLICE_X49Y108.D2     net (fanout=7)        0.838   freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>
    SLICE_X49Y108.D      Tilo                  0.124   freqDiv/bitCount[13]_GND_2_o_equal_2_o
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>3
    SLICE_X51Y108.A5     net (fanout=3)        0.573   freqDiv/bitCount[13]_GND_2_o_equal_2_o
    SLICE_X51Y108.AMUX   Tilo                  0.320   transmitter/state_reg_FSM_FFd2
                                                       transmitter/_n0094_inv1
    SLICE_X84Y81.CE      net (fanout=1)        2.119   transmitter/_n0094_inv
    SLICE_X84Y81.CLK     Tceck                 0.169   transmitter/data_reg<5>
                                                       transmitter/data_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      5.607ns (1.255ns logic, 4.352ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  4.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               freqDiv/bitCount_0 (FF)
  Destination:          transmitter/data_reg_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.607ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (1.599 - 1.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: freqDiv/bitCount_0 to transmitter/data_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y108.AQ     Tcko                  0.518   freqDiv/bitCount<13>
                                                       freqDiv/bitCount_0
    SLICE_X46Y108.D2     net (fanout=2)        0.822   freqDiv/bitCount<0>
    SLICE_X46Y108.D      Tilo                  0.124   freqDiv/bitCount<13>
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>1
    SLICE_X49Y108.D2     net (fanout=7)        0.838   freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>
    SLICE_X49Y108.D      Tilo                  0.124   freqDiv/bitCount[13]_GND_2_o_equal_2_o
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>3
    SLICE_X51Y108.A5     net (fanout=3)        0.573   freqDiv/bitCount[13]_GND_2_o_equal_2_o
    SLICE_X51Y108.AMUX   Tilo                  0.320   transmitter/state_reg_FSM_FFd2
                                                       transmitter/_n0094_inv1
    SLICE_X84Y81.CE      net (fanout=1)        2.119   transmitter/_n0094_inv
    SLICE_X84Y81.CLK     Tceck                 0.169   transmitter/data_reg<5>
                                                       transmitter/data_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      5.607ns (1.255ns logic, 4.352ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  4.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               freqDiv/bitCount_0 (FF)
  Destination:          transmitter/data_reg_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.607ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (1.599 - 1.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: freqDiv/bitCount_0 to transmitter/data_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y108.AQ     Tcko                  0.518   freqDiv/bitCount<13>
                                                       freqDiv/bitCount_0
    SLICE_X46Y108.D2     net (fanout=2)        0.822   freqDiv/bitCount<0>
    SLICE_X46Y108.D      Tilo                  0.124   freqDiv/bitCount<13>
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>1
    SLICE_X49Y108.D2     net (fanout=7)        0.838   freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>
    SLICE_X49Y108.D      Tilo                  0.124   freqDiv/bitCount[13]_GND_2_o_equal_2_o
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>3
    SLICE_X51Y108.A5     net (fanout=3)        0.573   freqDiv/bitCount[13]_GND_2_o_equal_2_o
    SLICE_X51Y108.AMUX   Tilo                  0.320   transmitter/state_reg_FSM_FFd2
                                                       transmitter/_n0094_inv1
    SLICE_X84Y81.CE      net (fanout=1)        2.119   transmitter/_n0094_inv
    SLICE_X84Y81.CLK     Tceck                 0.169   transmitter/data_reg<5>
                                                       transmitter/data_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      5.607ns (1.255ns logic, 4.352ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  4.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               freqDiv/bitCount_0 (FF)
  Destination:          transmitter/data_reg_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.607ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (1.599 - 1.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: freqDiv/bitCount_0 to transmitter/data_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y108.AQ     Tcko                  0.518   freqDiv/bitCount<13>
                                                       freqDiv/bitCount_0
    SLICE_X46Y108.D2     net (fanout=2)        0.822   freqDiv/bitCount<0>
    SLICE_X46Y108.D      Tilo                  0.124   freqDiv/bitCount<13>
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>1
    SLICE_X49Y108.D2     net (fanout=7)        0.838   freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>
    SLICE_X49Y108.D      Tilo                  0.124   freqDiv/bitCount[13]_GND_2_o_equal_2_o
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>3
    SLICE_X51Y108.A5     net (fanout=3)        0.573   freqDiv/bitCount[13]_GND_2_o_equal_2_o
    SLICE_X51Y108.AMUX   Tilo                  0.320   transmitter/state_reg_FSM_FFd2
                                                       transmitter/_n0094_inv1
    SLICE_X84Y81.CE      net (fanout=1)        2.119   transmitter/_n0094_inv
    SLICE_X84Y81.CLK     Tceck                 0.169   transmitter/data_reg<5>
                                                       transmitter/data_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.607ns (1.255ns logic, 4.352ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  4.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               freqDiv/bitCount_5 (FF)
  Destination:          transmitter/data_reg_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.556ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (1.599 - 1.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: freqDiv/bitCount_5 to transmitter/data_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y108.BQ     Tcko                  0.456   freqDiv/bitCount<11>
                                                       freqDiv/bitCount_5
    SLICE_X46Y108.D1     net (fanout=2)        0.833   freqDiv/bitCount<5>
    SLICE_X46Y108.D      Tilo                  0.124   freqDiv/bitCount<13>
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>1
    SLICE_X49Y108.D2     net (fanout=7)        0.838   freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>
    SLICE_X49Y108.D      Tilo                  0.124   freqDiv/bitCount[13]_GND_2_o_equal_2_o
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>3
    SLICE_X51Y108.A5     net (fanout=3)        0.573   freqDiv/bitCount[13]_GND_2_o_equal_2_o
    SLICE_X51Y108.AMUX   Tilo                  0.320   transmitter/state_reg_FSM_FFd2
                                                       transmitter/_n0094_inv1
    SLICE_X84Y81.CE      net (fanout=1)        2.119   transmitter/_n0094_inv
    SLICE_X84Y81.CLK     Tceck                 0.169   transmitter/data_reg<5>
                                                       transmitter/data_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.556ns (1.193ns logic, 4.363ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  4.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               freqDiv/bitCount_5 (FF)
  Destination:          transmitter/data_reg_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.556ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (1.599 - 1.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: freqDiv/bitCount_5 to transmitter/data_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y108.BQ     Tcko                  0.456   freqDiv/bitCount<11>
                                                       freqDiv/bitCount_5
    SLICE_X46Y108.D1     net (fanout=2)        0.833   freqDiv/bitCount<5>
    SLICE_X46Y108.D      Tilo                  0.124   freqDiv/bitCount<13>
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>1
    SLICE_X49Y108.D2     net (fanout=7)        0.838   freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>
    SLICE_X49Y108.D      Tilo                  0.124   freqDiv/bitCount[13]_GND_2_o_equal_2_o
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>3
    SLICE_X51Y108.A5     net (fanout=3)        0.573   freqDiv/bitCount[13]_GND_2_o_equal_2_o
    SLICE_X51Y108.AMUX   Tilo                  0.320   transmitter/state_reg_FSM_FFd2
                                                       transmitter/_n0094_inv1
    SLICE_X84Y81.CE      net (fanout=1)        2.119   transmitter/_n0094_inv
    SLICE_X84Y81.CLK     Tceck                 0.169   transmitter/data_reg<5>
                                                       transmitter/data_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      5.556ns (1.193ns logic, 4.363ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  4.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               freqDiv/bitCount_5 (FF)
  Destination:          transmitter/data_reg_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.556ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (1.599 - 1.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: freqDiv/bitCount_5 to transmitter/data_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y108.BQ     Tcko                  0.456   freqDiv/bitCount<11>
                                                       freqDiv/bitCount_5
    SLICE_X46Y108.D1     net (fanout=2)        0.833   freqDiv/bitCount<5>
    SLICE_X46Y108.D      Tilo                  0.124   freqDiv/bitCount<13>
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>1
    SLICE_X49Y108.D2     net (fanout=7)        0.838   freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>
    SLICE_X49Y108.D      Tilo                  0.124   freqDiv/bitCount[13]_GND_2_o_equal_2_o
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>3
    SLICE_X51Y108.A5     net (fanout=3)        0.573   freqDiv/bitCount[13]_GND_2_o_equal_2_o
    SLICE_X51Y108.AMUX   Tilo                  0.320   transmitter/state_reg_FSM_FFd2
                                                       transmitter/_n0094_inv1
    SLICE_X84Y81.CE      net (fanout=1)        2.119   transmitter/_n0094_inv
    SLICE_X84Y81.CLK     Tceck                 0.169   transmitter/data_reg<5>
                                                       transmitter/data_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      5.556ns (1.193ns logic, 4.363ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  4.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               freqDiv/bitCount_5 (FF)
  Destination:          transmitter/data_reg_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.556ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (1.599 - 1.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: freqDiv/bitCount_5 to transmitter/data_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y108.BQ     Tcko                  0.456   freqDiv/bitCount<11>
                                                       freqDiv/bitCount_5
    SLICE_X46Y108.D1     net (fanout=2)        0.833   freqDiv/bitCount<5>
    SLICE_X46Y108.D      Tilo                  0.124   freqDiv/bitCount<13>
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>1
    SLICE_X49Y108.D2     net (fanout=7)        0.838   freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>
    SLICE_X49Y108.D      Tilo                  0.124   freqDiv/bitCount[13]_GND_2_o_equal_2_o
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>3
    SLICE_X51Y108.A5     net (fanout=3)        0.573   freqDiv/bitCount[13]_GND_2_o_equal_2_o
    SLICE_X51Y108.AMUX   Tilo                  0.320   transmitter/state_reg_FSM_FFd2
                                                       transmitter/_n0094_inv1
    SLICE_X84Y81.CE      net (fanout=1)        2.119   transmitter/_n0094_inv
    SLICE_X84Y81.CLK     Tceck                 0.169   transmitter/data_reg<5>
                                                       transmitter/data_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      5.556ns (1.193ns logic, 4.363ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  4.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               freqDiv/bitCount_5 (FF)
  Destination:          transmitter/data_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.556ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (1.599 - 1.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: freqDiv/bitCount_5 to transmitter/data_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y108.BQ     Tcko                  0.456   freqDiv/bitCount<11>
                                                       freqDiv/bitCount_5
    SLICE_X46Y108.D1     net (fanout=2)        0.833   freqDiv/bitCount<5>
    SLICE_X46Y108.D      Tilo                  0.124   freqDiv/bitCount<13>
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>1
    SLICE_X49Y108.D2     net (fanout=7)        0.838   freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>
    SLICE_X49Y108.D      Tilo                  0.124   freqDiv/bitCount[13]_GND_2_o_equal_2_o
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>3
    SLICE_X51Y108.A5     net (fanout=3)        0.573   freqDiv/bitCount[13]_GND_2_o_equal_2_o
    SLICE_X51Y108.AMUX   Tilo                  0.320   transmitter/state_reg_FSM_FFd2
                                                       transmitter/_n0094_inv1
    SLICE_X84Y81.CE      net (fanout=1)        2.119   transmitter/_n0094_inv
    SLICE_X84Y81.CLK     Tceck                 0.169   transmitter/data_reg<5>
                                                       transmitter/data_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      5.556ns (1.193ns logic, 4.363ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  4.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               freqDiv/bitCount_5 (FF)
  Destination:          transmitter/data_reg_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.556ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (1.599 - 1.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: freqDiv/bitCount_5 to transmitter/data_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y108.BQ     Tcko                  0.456   freqDiv/bitCount<11>
                                                       freqDiv/bitCount_5
    SLICE_X46Y108.D1     net (fanout=2)        0.833   freqDiv/bitCount<5>
    SLICE_X46Y108.D      Tilo                  0.124   freqDiv/bitCount<13>
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>1
    SLICE_X49Y108.D2     net (fanout=7)        0.838   freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>
    SLICE_X49Y108.D      Tilo                  0.124   freqDiv/bitCount[13]_GND_2_o_equal_2_o
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>3
    SLICE_X51Y108.A5     net (fanout=3)        0.573   freqDiv/bitCount[13]_GND_2_o_equal_2_o
    SLICE_X51Y108.AMUX   Tilo                  0.320   transmitter/state_reg_FSM_FFd2
                                                       transmitter/_n0094_inv1
    SLICE_X84Y81.CE      net (fanout=1)        2.119   transmitter/_n0094_inv
    SLICE_X84Y81.CLK     Tceck                 0.169   transmitter/data_reg<5>
                                                       transmitter/data_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      5.556ns (1.193ns logic, 4.363ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  4.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               freqDiv/bitCount_5 (FF)
  Destination:          transmitter/data_reg_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.556ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (1.599 - 1.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: freqDiv/bitCount_5 to transmitter/data_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y108.BQ     Tcko                  0.456   freqDiv/bitCount<11>
                                                       freqDiv/bitCount_5
    SLICE_X46Y108.D1     net (fanout=2)        0.833   freqDiv/bitCount<5>
    SLICE_X46Y108.D      Tilo                  0.124   freqDiv/bitCount<13>
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>1
    SLICE_X49Y108.D2     net (fanout=7)        0.838   freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>
    SLICE_X49Y108.D      Tilo                  0.124   freqDiv/bitCount[13]_GND_2_o_equal_2_o
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>3
    SLICE_X51Y108.A5     net (fanout=3)        0.573   freqDiv/bitCount[13]_GND_2_o_equal_2_o
    SLICE_X51Y108.AMUX   Tilo                  0.320   transmitter/state_reg_FSM_FFd2
                                                       transmitter/_n0094_inv1
    SLICE_X84Y81.CE      net (fanout=1)        2.119   transmitter/_n0094_inv
    SLICE_X84Y81.CLK     Tceck                 0.169   transmitter/data_reg<5>
                                                       transmitter/data_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      5.556ns (1.193ns logic, 4.363ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  4.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               freqDiv/bitCount_5 (FF)
  Destination:          transmitter/data_reg_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.556ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (1.599 - 1.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: freqDiv/bitCount_5 to transmitter/data_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y108.BQ     Tcko                  0.456   freqDiv/bitCount<11>
                                                       freqDiv/bitCount_5
    SLICE_X46Y108.D1     net (fanout=2)        0.833   freqDiv/bitCount<5>
    SLICE_X46Y108.D      Tilo                  0.124   freqDiv/bitCount<13>
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>1
    SLICE_X49Y108.D2     net (fanout=7)        0.838   freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>
    SLICE_X49Y108.D      Tilo                  0.124   freqDiv/bitCount[13]_GND_2_o_equal_2_o
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>3
    SLICE_X51Y108.A5     net (fanout=3)        0.573   freqDiv/bitCount[13]_GND_2_o_equal_2_o
    SLICE_X51Y108.AMUX   Tilo                  0.320   transmitter/state_reg_FSM_FFd2
                                                       transmitter/_n0094_inv1
    SLICE_X84Y81.CE      net (fanout=1)        2.119   transmitter/_n0094_inv
    SLICE_X84Y81.CLK     Tceck                 0.169   transmitter/data_reg<5>
                                                       transmitter/data_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      5.556ns (1.193ns logic, 4.363ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  4.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               freqDiv/bitCount_3 (FF)
  Destination:          transmitter/data_reg_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.401ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (1.599 - 1.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: freqDiv/bitCount_3 to transmitter/data_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y107.DQ     Tcko                  0.456   freqDiv/bitCount<3>
                                                       freqDiv/bitCount_3
    SLICE_X46Y108.D3     net (fanout=2)        0.678   freqDiv/bitCount<3>
    SLICE_X46Y108.D      Tilo                  0.124   freqDiv/bitCount<13>
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>1
    SLICE_X49Y108.D2     net (fanout=7)        0.838   freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>
    SLICE_X49Y108.D      Tilo                  0.124   freqDiv/bitCount[13]_GND_2_o_equal_2_o
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>3
    SLICE_X51Y108.A5     net (fanout=3)        0.573   freqDiv/bitCount[13]_GND_2_o_equal_2_o
    SLICE_X51Y108.AMUX   Tilo                  0.320   transmitter/state_reg_FSM_FFd2
                                                       transmitter/_n0094_inv1
    SLICE_X84Y81.CE      net (fanout=1)        2.119   transmitter/_n0094_inv
    SLICE_X84Y81.CLK     Tceck                 0.169   transmitter/data_reg<5>
                                                       transmitter/data_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.401ns (1.193ns logic, 4.208ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  4.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               freqDiv/bitCount_3 (FF)
  Destination:          transmitter/data_reg_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.401ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (1.599 - 1.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: freqDiv/bitCount_3 to transmitter/data_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y107.DQ     Tcko                  0.456   freqDiv/bitCount<3>
                                                       freqDiv/bitCount_3
    SLICE_X46Y108.D3     net (fanout=2)        0.678   freqDiv/bitCount<3>
    SLICE_X46Y108.D      Tilo                  0.124   freqDiv/bitCount<13>
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>1
    SLICE_X49Y108.D2     net (fanout=7)        0.838   freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>
    SLICE_X49Y108.D      Tilo                  0.124   freqDiv/bitCount[13]_GND_2_o_equal_2_o
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>3
    SLICE_X51Y108.A5     net (fanout=3)        0.573   freqDiv/bitCount[13]_GND_2_o_equal_2_o
    SLICE_X51Y108.AMUX   Tilo                  0.320   transmitter/state_reg_FSM_FFd2
                                                       transmitter/_n0094_inv1
    SLICE_X84Y81.CE      net (fanout=1)        2.119   transmitter/_n0094_inv
    SLICE_X84Y81.CLK     Tceck                 0.169   transmitter/data_reg<5>
                                                       transmitter/data_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      5.401ns (1.193ns logic, 4.208ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  4.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               freqDiv/bitCount_3 (FF)
  Destination:          transmitter/data_reg_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.401ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (1.599 - 1.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: freqDiv/bitCount_3 to transmitter/data_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y107.DQ     Tcko                  0.456   freqDiv/bitCount<3>
                                                       freqDiv/bitCount_3
    SLICE_X46Y108.D3     net (fanout=2)        0.678   freqDiv/bitCount<3>
    SLICE_X46Y108.D      Tilo                  0.124   freqDiv/bitCount<13>
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>1
    SLICE_X49Y108.D2     net (fanout=7)        0.838   freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>
    SLICE_X49Y108.D      Tilo                  0.124   freqDiv/bitCount[13]_GND_2_o_equal_2_o
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>3
    SLICE_X51Y108.A5     net (fanout=3)        0.573   freqDiv/bitCount[13]_GND_2_o_equal_2_o
    SLICE_X51Y108.AMUX   Tilo                  0.320   transmitter/state_reg_FSM_FFd2
                                                       transmitter/_n0094_inv1
    SLICE_X84Y81.CE      net (fanout=1)        2.119   transmitter/_n0094_inv
    SLICE_X84Y81.CLK     Tceck                 0.169   transmitter/data_reg<5>
                                                       transmitter/data_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      5.401ns (1.193ns logic, 4.208ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  4.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               freqDiv/bitCount_3 (FF)
  Destination:          transmitter/data_reg_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.401ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (1.599 - 1.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: freqDiv/bitCount_3 to transmitter/data_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y107.DQ     Tcko                  0.456   freqDiv/bitCount<3>
                                                       freqDiv/bitCount_3
    SLICE_X46Y108.D3     net (fanout=2)        0.678   freqDiv/bitCount<3>
    SLICE_X46Y108.D      Tilo                  0.124   freqDiv/bitCount<13>
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>1
    SLICE_X49Y108.D2     net (fanout=7)        0.838   freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>
    SLICE_X49Y108.D      Tilo                  0.124   freqDiv/bitCount[13]_GND_2_o_equal_2_o
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>3
    SLICE_X51Y108.A5     net (fanout=3)        0.573   freqDiv/bitCount[13]_GND_2_o_equal_2_o
    SLICE_X51Y108.AMUX   Tilo                  0.320   transmitter/state_reg_FSM_FFd2
                                                       transmitter/_n0094_inv1
    SLICE_X84Y81.CE      net (fanout=1)        2.119   transmitter/_n0094_inv
    SLICE_X84Y81.CLK     Tceck                 0.169   transmitter/data_reg<5>
                                                       transmitter/data_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      5.401ns (1.193ns logic, 4.208ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  4.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               freqDiv/bitCount_3 (FF)
  Destination:          transmitter/data_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.401ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (1.599 - 1.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: freqDiv/bitCount_3 to transmitter/data_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y107.DQ     Tcko                  0.456   freqDiv/bitCount<3>
                                                       freqDiv/bitCount_3
    SLICE_X46Y108.D3     net (fanout=2)        0.678   freqDiv/bitCount<3>
    SLICE_X46Y108.D      Tilo                  0.124   freqDiv/bitCount<13>
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>1
    SLICE_X49Y108.D2     net (fanout=7)        0.838   freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>
    SLICE_X49Y108.D      Tilo                  0.124   freqDiv/bitCount[13]_GND_2_o_equal_2_o
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>3
    SLICE_X51Y108.A5     net (fanout=3)        0.573   freqDiv/bitCount[13]_GND_2_o_equal_2_o
    SLICE_X51Y108.AMUX   Tilo                  0.320   transmitter/state_reg_FSM_FFd2
                                                       transmitter/_n0094_inv1
    SLICE_X84Y81.CE      net (fanout=1)        2.119   transmitter/_n0094_inv
    SLICE_X84Y81.CLK     Tceck                 0.169   transmitter/data_reg<5>
                                                       transmitter/data_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      5.401ns (1.193ns logic, 4.208ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  4.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               freqDiv/bitCount_3 (FF)
  Destination:          transmitter/data_reg_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.401ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (1.599 - 1.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: freqDiv/bitCount_3 to transmitter/data_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y107.DQ     Tcko                  0.456   freqDiv/bitCount<3>
                                                       freqDiv/bitCount_3
    SLICE_X46Y108.D3     net (fanout=2)        0.678   freqDiv/bitCount<3>
    SLICE_X46Y108.D      Tilo                  0.124   freqDiv/bitCount<13>
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>1
    SLICE_X49Y108.D2     net (fanout=7)        0.838   freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>
    SLICE_X49Y108.D      Tilo                  0.124   freqDiv/bitCount[13]_GND_2_o_equal_2_o
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>3
    SLICE_X51Y108.A5     net (fanout=3)        0.573   freqDiv/bitCount[13]_GND_2_o_equal_2_o
    SLICE_X51Y108.AMUX   Tilo                  0.320   transmitter/state_reg_FSM_FFd2
                                                       transmitter/_n0094_inv1
    SLICE_X84Y81.CE      net (fanout=1)        2.119   transmitter/_n0094_inv
    SLICE_X84Y81.CLK     Tceck                 0.169   transmitter/data_reg<5>
                                                       transmitter/data_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      5.401ns (1.193ns logic, 4.208ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  4.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               freqDiv/bitCount_3 (FF)
  Destination:          transmitter/data_reg_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.401ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (1.599 - 1.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: freqDiv/bitCount_3 to transmitter/data_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y107.DQ     Tcko                  0.456   freqDiv/bitCount<3>
                                                       freqDiv/bitCount_3
    SLICE_X46Y108.D3     net (fanout=2)        0.678   freqDiv/bitCount<3>
    SLICE_X46Y108.D      Tilo                  0.124   freqDiv/bitCount<13>
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>1
    SLICE_X49Y108.D2     net (fanout=7)        0.838   freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>
    SLICE_X49Y108.D      Tilo                  0.124   freqDiv/bitCount[13]_GND_2_o_equal_2_o
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>3
    SLICE_X51Y108.A5     net (fanout=3)        0.573   freqDiv/bitCount[13]_GND_2_o_equal_2_o
    SLICE_X51Y108.AMUX   Tilo                  0.320   transmitter/state_reg_FSM_FFd2
                                                       transmitter/_n0094_inv1
    SLICE_X84Y81.CE      net (fanout=1)        2.119   transmitter/_n0094_inv
    SLICE_X84Y81.CLK     Tceck                 0.169   transmitter/data_reg<5>
                                                       transmitter/data_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      5.401ns (1.193ns logic, 4.208ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  4.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               freqDiv/bitCount_3 (FF)
  Destination:          transmitter/data_reg_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.401ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (1.599 - 1.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: freqDiv/bitCount_3 to transmitter/data_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y107.DQ     Tcko                  0.456   freqDiv/bitCount<3>
                                                       freqDiv/bitCount_3
    SLICE_X46Y108.D3     net (fanout=2)        0.678   freqDiv/bitCount<3>
    SLICE_X46Y108.D      Tilo                  0.124   freqDiv/bitCount<13>
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>1
    SLICE_X49Y108.D2     net (fanout=7)        0.838   freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>
    SLICE_X49Y108.D      Tilo                  0.124   freqDiv/bitCount[13]_GND_2_o_equal_2_o
                                                       freqDiv/bitCount[13]_GND_2_o_equal_2_o<13>3
    SLICE_X51Y108.A5     net (fanout=3)        0.573   freqDiv/bitCount[13]_GND_2_o_equal_2_o
    SLICE_X51Y108.AMUX   Tilo                  0.320   transmitter/state_reg_FSM_FFd2
                                                       transmitter/_n0094_inv1
    SLICE_X84Y81.CE      net (fanout=1)        2.119   transmitter/_n0094_inv
    SLICE_X84Y81.CLK     Tceck                 0.169   transmitter/data_reg<5>
                                                       transmitter/data_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      5.401ns (1.193ns logic, 4.208ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: transmitter/tx_reg/CLK
  Logical resource: transmitter/tx_reg/CK
  Location pin: OLOGIC_X0Y146.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.526ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.737ns (Tospwh)
  Physical resource: transmitter/tx_reg/SR
  Logical resource: transmitter/tx_reg/SR
  Location pin: OLOGIC_X0Y146.SR
  Clock network: rst_INV_18_o
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: freqDiv/bitCount<3>/CLK
  Logical resource: freqDiv/bitCount_1/CK
  Location pin: SLICE_X47Y107.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: freqDiv/bitCount<3>/CLK
  Logical resource: freqDiv/bitCount_1/CK
  Location pin: SLICE_X47Y107.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: freqDiv/bitCount<3>/CLK
  Logical resource: freqDiv/bitCount_1/CK
  Location pin: SLICE_X47Y107.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: freqDiv/bitCount<3>/CLK
  Logical resource: freqDiv/bitCount_2/CK
  Location pin: SLICE_X47Y107.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: freqDiv/bitCount<3>/CLK
  Logical resource: freqDiv/bitCount_2/CK
  Location pin: SLICE_X47Y107.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: freqDiv/bitCount<3>/CLK
  Logical resource: freqDiv/bitCount_2/CK
  Location pin: SLICE_X47Y107.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: freqDiv/bitCount<3>/CLK
  Logical resource: freqDiv/bitCount_3/CK
  Location pin: SLICE_X47Y107.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: freqDiv/bitCount<3>/CLK
  Logical resource: freqDiv/bitCount_3/CK
  Location pin: SLICE_X47Y107.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: freqDiv/bitCount<3>/CLK
  Logical resource: freqDiv/bitCount_3/CK
  Location pin: SLICE_X47Y107.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: freqDiv/bitCount<6>/CLK
  Logical resource: freqDiv/bitCount_6/CK
  Location pin: SLICE_X47Y108.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: freqDiv/bitCount<6>/CLK
  Logical resource: freqDiv/bitCount_6/CK
  Location pin: SLICE_X47Y108.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: freqDiv/bitCount<6>/CLK
  Logical resource: freqDiv/bitCount_6/CK
  Location pin: SLICE_X47Y108.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: freqDiv/bitCount<10>/CLK
  Logical resource: freqDiv/bitCount_8/CK
  Location pin: SLICE_X47Y109.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: freqDiv/bitCount<10>/CLK
  Logical resource: freqDiv/bitCount_8/CK
  Location pin: SLICE_X47Y109.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: freqDiv/bitCount<10>/CLK
  Logical resource: freqDiv/bitCount_8/CK
  Location pin: SLICE_X47Y109.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: freqDiv/bitCount<10>/CLK
  Logical resource: freqDiv/bitCount_9/CK
  Location pin: SLICE_X47Y109.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: freqDiv/bitCount<10>/CLK
  Logical resource: freqDiv/bitCount_9/CK
  Location pin: SLICE_X47Y109.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: freqDiv/bitCount<10>/CLK
  Logical resource: freqDiv/bitCount_9/CK
  Location pin: SLICE_X47Y109.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: freqDiv/bitCount<10>/CLK
  Logical resource: freqDiv/bitCount_10/CK
  Location pin: SLICE_X47Y109.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: freqDiv/bitCount<10>/CLK
  Logical resource: freqDiv/bitCount_10/CK
  Location pin: SLICE_X47Y109.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: freqDiv/bitCount<10>/CLK
  Logical resource: freqDiv/bitCount_10/CK
  Location pin: SLICE_X47Y109.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: freqDiv/bitCount<12>/CLK
  Logical resource: freqDiv/bitCount_12/CK
  Location pin: SLICE_X47Y110.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.440|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 548 paths, 0 nets, and 116 connections

Design statistics:
   Minimum period:   6.440ns{1}   (Maximum frequency: 155.280MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jan 29 10:08:13 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 398 MB



