INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/bin/xilinx_reports/link
	Log files: /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/bin/xilinx_reports/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/bin/gemm_base.xclbin.link_summary, at Fri Oct 29 10:38:51 2021
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Fri Oct 29 10:38:51 2021
INFO: [v++ 60-1315] Creating rulecheck session with output '/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/bin/xilinx_reports/link/v++_link_gemm_base_guidance.html', at Fri Oct 29 10:38:52 2021
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/hw/xilinx_u280_xdma_201920_3.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [10:39:00] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/xilinx_tmp_compile/gemm_base.xo --config /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm --target hw --output_dir /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/int --temp_dir /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Fri Oct 29 10:39:03 2021
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/xilinx_tmp_compile/gemm_base.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [10:39:03] build_xd_ip_db started: /opt/Xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/sys_link/xilinx_u280_xdma_201920_3.hpfm -clkid 0 -ip /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/sys_link/iprepo/xilinx_com_hls_gemm0_1_0,gemm0 -o /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [10:39:11] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1695.129 ; gain = 0.000 ; free physical = 82912 ; free virtual = 351360
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [10:39:11] cfgen started: /opt/Xilinx/Vitis/2020.2/bin/cfgen  -nk gemm0:3 -slr gemm0_1:SLR0 -slr gemm0_2:SLR1 -slr gemm0_3:SLR2 -sp gemm0_1.m_axi_gmem0:DDR[0] -sp gemm0_1.m_axi_gmem1:DDR[1] -sp gemm0_1.m_axi_gmem2:DDR[0] -sp gemm0_1.m_axi_gmem3:DDR[1] -sp gemm0_2.m_axi_gmem0:DDR[0] -sp gemm0_2.m_axi_gmem1:DDR[1] -sp gemm0_2.m_axi_gmem2:DDR[0] -sp gemm0_2.m_axi_gmem3:DDR[1] -sp gemm0_3.m_axi_gmem0:DDR[0] -sp gemm0_3.m_axi_gmem1:DDR[1] -sp gemm0_3.m_axi_gmem2:DDR[0] -sp gemm0_3.m_axi_gmem3:DDR[1] -dmclkid 0 -r /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: gemm0, num: 3  {gemm0_1 gemm0_2 gemm0_3}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: gemm0_1, k_port: m_axi_gmem0, sptag: DDR[0]
INFO: [CFGEN 83-0]   kernel: gemm0_1, k_port: m_axi_gmem1, sptag: DDR[1]
INFO: [CFGEN 83-0]   kernel: gemm0_1, k_port: m_axi_gmem2, sptag: DDR[0]
INFO: [CFGEN 83-0]   kernel: gemm0_1, k_port: m_axi_gmem3, sptag: DDR[1]
INFO: [CFGEN 83-0]   kernel: gemm0_2, k_port: m_axi_gmem0, sptag: DDR[0]
INFO: [CFGEN 83-0]   kernel: gemm0_2, k_port: m_axi_gmem1, sptag: DDR[1]
INFO: [CFGEN 83-0]   kernel: gemm0_2, k_port: m_axi_gmem2, sptag: DDR[0]
INFO: [CFGEN 83-0]   kernel: gemm0_2, k_port: m_axi_gmem3, sptag: DDR[1]
INFO: [CFGEN 83-0]   kernel: gemm0_3, k_port: m_axi_gmem0, sptag: DDR[0]
INFO: [CFGEN 83-0]   kernel: gemm0_3, k_port: m_axi_gmem1, sptag: DDR[1]
INFO: [CFGEN 83-0]   kernel: gemm0_3, k_port: m_axi_gmem2, sptag: DDR[0]
INFO: [CFGEN 83-0]   kernel: gemm0_3, k_port: m_axi_gmem3, sptag: DDR[1]
INFO: [CFGEN 83-0] SLR Specs: 
INFO: [CFGEN 83-0]   instance: gemm0_1, SLR: SLR0
INFO: [CFGEN 83-0]   instance: gemm0_2, SLR: SLR1
INFO: [CFGEN 83-0]   instance: gemm0_3, SLR: SLR2
INFO: [CFGEN 83-2228] Creating mapping for argument gemm0_1.a to DDR[0] for directive gemm0_1.m_axi_gmem0:DDR[0]
INFO: [CFGEN 83-2228] Creating mapping for argument gemm0_1.b to DDR[1] for directive gemm0_1.m_axi_gmem1:DDR[1]
INFO: [CFGEN 83-2228] Creating mapping for argument gemm0_1.c to DDR[0] for directive gemm0_1.m_axi_gmem2:DDR[0]
INFO: [CFGEN 83-2228] Creating mapping for argument gemm0_1.c_out to DDR[1] for directive gemm0_1.m_axi_gmem3:DDR[1]
INFO: [CFGEN 83-2228] Creating mapping for argument gemm0_2.a to DDR[0] for directive gemm0_2.m_axi_gmem0:DDR[0]
INFO: [CFGEN 83-2228] Creating mapping for argument gemm0_2.b to DDR[1] for directive gemm0_2.m_axi_gmem1:DDR[1]
INFO: [CFGEN 83-2228] Creating mapping for argument gemm0_2.c to DDR[0] for directive gemm0_2.m_axi_gmem2:DDR[0]
INFO: [CFGEN 83-2228] Creating mapping for argument gemm0_2.c_out to DDR[1] for directive gemm0_2.m_axi_gmem3:DDR[1]
INFO: [CFGEN 83-2228] Creating mapping for argument gemm0_3.a to DDR[0] for directive gemm0_3.m_axi_gmem0:DDR[0]
INFO: [CFGEN 83-2228] Creating mapping for argument gemm0_3.b to DDR[1] for directive gemm0_3.m_axi_gmem1:DDR[1]
INFO: [CFGEN 83-2228] Creating mapping for argument gemm0_3.c to DDR[0] for directive gemm0_3.m_axi_gmem2:DDR[0]
INFO: [CFGEN 83-2228] Creating mapping for argument gemm0_3.c_out to DDR[1] for directive gemm0_3.m_axi_gmem3:DDR[1]
INFO: [SYSTEM_LINK 82-37] [10:39:18] cfgen finished successfully
Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1695.129 ; gain = 0.000 ; free physical = 96328 ; free virtual = 360468
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [10:39:18] cf2bd started: /opt/Xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/sys_link/_sysl/.xsd --temp_dir /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/sys_link --output_dir /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/int --target_bd pfm_dynamic.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd pfm_dynamic.bd -dn dr -dp /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [10:39:22] cf2bd finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1695.129 ; gain = 0.000 ; free physical = 96714 ; free virtual = 360819
INFO: [v++ 60-1441] [10:39:22] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1584.984 ; gain = 0.000 ; free physical = 96761 ; free virtual = 360861
INFO: [v++ 60-1443] [10:39:22] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/int/sdsl.dat -rtd /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/int/cf2sw.rtd -nofilter /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/int/cf2sw_full.rtd -xclbin /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/int/xclbin_orig.xml -o /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/run_link
INFO: [v++ 60-1441] [10:39:27] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1584.984 ; gain = 0.000 ; free physical = 98063 ; free virtual = 362092
INFO: [v++ 60-1443] [10:39:27] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/run_link
INFO: [v++ 60-1441] [10:39:29] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1584.984 ; gain = 0.000 ; free physical = 99295 ; free virtual = 363297
INFO: [v++ 60-1443] [10:39:29] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u280_xdma_201920_3 --remote_ip_cache /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/.ipcache --output_dir /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/int --log_dir /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/bin/xilinx_reports/logs/link --report_dir /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/bin/xilinx_reports/link --config /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/int/vplConfig.ini -k /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link --no-info --iprepo /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/int/xo/ip_repo/xilinx_com_hls_gemm0_1_0 --messageDb /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/run_link/vpl.pb /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-74] Compiler Version string: 2020.2
INFO: [VPL 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/.local/hw_platform
WARNING: /opt/Xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[10:39:53] Run vpl: Step create_project: Started
Creating Vivado project.
[10:39:56] Run vpl: Step create_project: Completed
[10:39:56] Run vpl: Step create_bd: Started
[10:40:43] Run vpl: Step create_bd: Completed
[10:40:43] Run vpl: Step update_bd: Started
[10:40:44] Run vpl: Step update_bd: Completed
[10:40:44] Run vpl: Step generate_target: Started
[10:42:00] Run vpl: Step generate_target: RUNNING...
[10:43:15] Run vpl: Step generate_target: RUNNING...
[10:43:20] Run vpl: Step generate_target: Completed
[10:43:20] Run vpl: Step config_hw_runs: Started
[10:43:42] Run vpl: Step config_hw_runs: Completed
[10:43:42] Run vpl: Step synth: Started
[10:44:13] Block-level synthesis in progress, 0 of 119 jobs complete, 40 jobs running.
[10:44:43] Block-level synthesis in progress, 0 of 119 jobs complete, 40 jobs running.
[10:45:14] Block-level synthesis in progress, 0 of 119 jobs complete, 40 jobs running.
[10:45:44] Block-level synthesis in progress, 11 of 119 jobs complete, 35 jobs running.
[10:46:14] Block-level synthesis in progress, 40 of 119 jobs complete, 24 jobs running.
[10:46:45] Block-level synthesis in progress, 55 of 119 jobs complete, 28 jobs running.
[10:47:16] Block-level synthesis in progress, 56 of 119 jobs complete, 39 jobs running.
[10:47:47] Block-level synthesis in progress, 58 of 119 jobs complete, 38 jobs running.
[10:48:19] Block-level synthesis in progress, 63 of 119 jobs complete, 36 jobs running.
[10:48:50] Block-level synthesis in progress, 65 of 119 jobs complete, 38 jobs running.
[10:49:21] Block-level synthesis in progress, 68 of 119 jobs complete, 36 jobs running.
[10:49:52] Block-level synthesis in progress, 69 of 119 jobs complete, 35 jobs running.
[10:50:23] Block-level synthesis in progress, 70 of 119 jobs complete, 36 jobs running.
[10:50:54] Block-level synthesis in progress, 74 of 119 jobs complete, 34 jobs running.
[10:51:25] Block-level synthesis in progress, 89 of 119 jobs complete, 23 jobs running.
[10:51:55] Block-level synthesis in progress, 98 of 119 jobs complete, 16 jobs running.
[10:52:26] Block-level synthesis in progress, 105 of 119 jobs complete, 13 jobs running.
[10:52:56] Block-level synthesis in progress, 110 of 119 jobs complete, 8 jobs running.
[10:53:27] Block-level synthesis in progress, 110 of 119 jobs complete, 8 jobs running.
[10:53:57] Block-level synthesis in progress, 111 of 119 jobs complete, 7 jobs running.
[10:54:28] Block-level synthesis in progress, 112 of 119 jobs complete, 6 jobs running.
[10:54:58] Block-level synthesis in progress, 112 of 119 jobs complete, 6 jobs running.
[10:55:29] Block-level synthesis in progress, 113 of 119 jobs complete, 5 jobs running.
[10:55:59] Block-level synthesis in progress, 113 of 119 jobs complete, 5 jobs running.
[10:56:30] Block-level synthesis in progress, 113 of 119 jobs complete, 5 jobs running.
[10:57:01] Block-level synthesis in progress, 114 of 119 jobs complete, 4 jobs running.
[10:57:31] Block-level synthesis in progress, 115 of 119 jobs complete, 3 jobs running.
[10:58:02] Block-level synthesis in progress, 115 of 119 jobs complete, 4 jobs running.
[10:58:32] Block-level synthesis in progress, 115 of 119 jobs complete, 4 jobs running.
[10:59:03] Block-level synthesis in progress, 115 of 119 jobs complete, 4 jobs running.
[10:59:33] Block-level synthesis in progress, 116 of 119 jobs complete, 3 jobs running.
[11:00:04] Block-level synthesis in progress, 116 of 119 jobs complete, 3 jobs running.
[11:00:34] Block-level synthesis in progress, 116 of 119 jobs complete, 3 jobs running.
[11:01:05] Block-level synthesis in progress, 116 of 119 jobs complete, 3 jobs running.
[11:01:35] Block-level synthesis in progress, 116 of 119 jobs complete, 3 jobs running.
[11:02:06] Block-level synthesis in progress, 116 of 119 jobs complete, 3 jobs running.
[11:02:36] Block-level synthesis in progress, 116 of 119 jobs complete, 3 jobs running.
[11:03:07] Block-level synthesis in progress, 116 of 119 jobs complete, 3 jobs running.
[11:03:37] Block-level synthesis in progress, 116 of 119 jobs complete, 3 jobs running.
[11:04:08] Block-level synthesis in progress, 116 of 119 jobs complete, 3 jobs running.
[11:04:38] Block-level synthesis in progress, 116 of 119 jobs complete, 3 jobs running.
[11:05:09] Block-level synthesis in progress, 116 of 119 jobs complete, 3 jobs running.
[11:05:39] Block-level synthesis in progress, 116 of 119 jobs complete, 3 jobs running.
[11:06:10] Block-level synthesis in progress, 116 of 119 jobs complete, 3 jobs running.
[11:06:40] Block-level synthesis in progress, 116 of 119 jobs complete, 3 jobs running.
[11:07:11] Block-level synthesis in progress, 116 of 119 jobs complete, 3 jobs running.
[11:07:41] Block-level synthesis in progress, 116 of 119 jobs complete, 3 jobs running.
[11:08:12] Block-level synthesis in progress, 117 of 119 jobs complete, 2 jobs running.
[11:08:42] Block-level synthesis in progress, 117 of 119 jobs complete, 2 jobs running.
[11:09:13] Block-level synthesis in progress, 118 of 119 jobs complete, 1 job running.
[11:09:43] Block-level synthesis in progress, 119 of 119 jobs complete, 0 jobs running.
[11:10:14] Top-level synthesis in progress.
[11:10:44] Top-level synthesis in progress.
[11:11:15] Top-level synthesis in progress.
[11:11:41] Run vpl: Step synth: Completed
[11:11:41] Run vpl: Step impl: Started
[11:34:20] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 54m 48s 

[11:34:20] Starting logic optimization..
[11:35:22] Phase 1 Generate And Synthesize MIG Cores
[11:46:24] Phase 2 Generate And Synthesize Debug Cores
[11:51:06] Phase 3 Retarget
[11:51:37] Phase 4 Constant propagation
[11:52:08] Phase 5 Sweep
[11:53:42] Phase 6 BUFG optimization
[11:54:14] Phase 7 Shift Register Optimization
[11:54:14] Phase 8 Post Processing Netlist
[12:07:52] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 33m 32s 

[12:07:52] Starting logic placement..
[12:08:55] Phase 1 Placer Initialization
[12:08:55] Phase 1.1 Placer Initialization Netlist Sorting
[12:13:06] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[12:14:40] Phase 1.3 Build Placer Netlist Model
[12:17:47] Phase 1.4 Constrain Clocks/Macros
[12:18:19] Phase 2 Global Placement
[12:18:19] Phase 2.1 Floorplanning
[12:19:53] Phase 2.1.1 Partition Driven Placement
[12:19:53] Phase 2.1.1.1 PBP: Partition Driven Placement
[12:24:06] Phase 2.1.1.2 PBP: Clock Region Placement
[12:25:42] Phase 2.1.1.3 PBP: Compute Congestion
[12:26:14] Phase 2.1.1.4 PBP: UpdateTiming
[12:26:46] Phase 2.1.1.5 PBP: Add part constraints
[12:27:18] Phase 2.2 Update Timing before SLR Path Opt
[12:27:18] Phase 2.3 Global Placement Core
[12:43:06] Phase 2.3.1 Physical Synthesis In Placer
[12:52:02] Phase 3 Detail Placement
[12:52:02] Phase 3.1 Commit Multi Column Macros
[12:52:02] Phase 3.2 Commit Most Macros & LUTRAMs
[12:54:39] Phase 3.3 Small Shape DP
[12:54:39] Phase 3.3.1 Small Shape Clustering
[12:56:13] Phase 3.3.2 Flow Legalize Slice Clusters
[12:56:13] Phase 3.3.3 Slice Area Swap
[12:58:20] Phase 3.4 Place Remaining
[12:58:20] Phase 3.5 Re-assign LUT pins
[12:58:51] Phase 3.6 Pipeline Register Optimization
[12:58:51] Phase 3.7 Fast Optimization
[13:00:58] Phase 4 Post Placement Optimization and Clean-Up
[13:00:58] Phase 4.1 Post Commit Optimization
[13:03:35] Phase 4.1.1 Post Placement Optimization
[13:04:07] Phase 4.1.1.1 BUFG Insertion
[13:04:07] Phase 1 Physical Synthesis Initialization
[13:04:38] Phase 4.1.1.2 BUFG Replication
[13:07:17] Phase 4.1.1.3 Replication
[13:10:29] Phase 4.2 Post Placement Cleanup
[13:11:01] Phase 4.3 Placer Reporting
[13:11:01] Phase 4.3.1 Print Estimated Congestion
[13:11:01] Phase 4.4 Final Placement Cleanup
[13:34:11] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 01h 26m 17s 

[13:34:11] Starting logic routing..
[13:36:17] Phase 1 Build RT Design
[13:39:26] Phase 2 Router Initialization
[13:39:26] Phase 2.1 Fix Topology Constraints
[13:39:57] Phase 2.2 Pre Route Cleanup
[13:40:29] Phase 2.3 Global Clock Net Routing
[13:41:31] Phase 2.4 Update Timing
[13:46:14] Phase 2.5 Update Timing for Bus Skew
[13:46:14] Phase 2.5.1 Update Timing
[13:48:20] Phase 3 Initial Routing
[13:48:20] Phase 3.1 Global Routing
[13:51:29] Phase 4 Rip-up And Reroute
[13:51:29] Phase 4.1 Global Iteration 0
[14:16:08] Phase 4.2 Global Iteration 1
[14:21:22] Phase 4.3 Global Iteration 2
[14:26:37] Phase 4.4 Global Iteration 3
[14:30:49] Phase 4.5 Global Iteration 4
[14:36:03] Phase 4.6 Global Iteration 5
[14:38:09] Phase 5 Delay and Skew Optimization
[14:38:09] Phase 5.1 Delay CleanUp
[14:38:09] Phase 5.1.1 Update Timing
[14:40:15] Phase 5.1.2 Update Timing
[14:42:21] Phase 5.2 Clock Skew Optimization
[14:42:53] Phase 6 Post Hold Fix
[14:42:53] Phase 6.1 Hold Fix Iter
[14:42:53] Phase 6.1.1 Update Timing
[14:45:30] Phase 6.1.2 Lut RouteThru Assignment for hold
[14:46:33] Phase 6.2 Additional Hold Fix
[14:49:42] Phase 7 Leaf Clock Prog Delay Opt
[14:52:52] Phase 7.1 Delay CleanUp
[14:52:52] Phase 7.1.1 Update Timing
[14:54:26] Phase 7.1.2 Update Timing
[14:56:32] Phase 7.2 Hold Fix Iter
[14:56:32] Phase 7.2.1 Update Timing
[14:58:38] Phase 7.2.2 Lut RouteThru Assignment for hold
[14:59:42] Phase 7.3 Additional Hold Fix
[15:04:57] Phase 7.4 Global Iteration for Hold
[15:04:57] Phase 7.4.1 Update Timing
[15:09:40] Phase 8 Route finalize
[15:10:12] Phase 9 Verifying routed nets
[15:10:44] Phase 10 Depositing Routes
[15:11:47] Phase 11 Post Router Timing
[15:13:21] Phase 12 Physical Synthesis in Router
[15:13:21] Phase 12.1 Physical Synthesis Initialization
[15:15:28] Phase 12.2 Critical Path Optimization
[15:17:34] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 01h 43m 22s 

[15:17:34] Starting bitstream generation..
Starting optional post-route physical design optimization.
[15:46:26] Phase 1 Physical Synthesis Initialization
[15:51:10] Phase 2 Critical Path Optimization
Finished optional post-route physical design optimization.
[16:15:51] Creating bitmap...
[16:25:50] Writing bitstream ./pfm_top_i_dynamic_region_my_rm_partial.bit...
[16:25:50] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 01h 08m 16s 
[16:25:59] Run vpl: Step impl: Completed
[16:26:01] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [16:26:02] Run run_link: Step vpl: Completed
Time (s): cpu = 00:14:38 ; elapsed = 05:46:31 . Memory (MB): peak = 1584.984 ; gain = 0.000 ; free physical = 102581 ; free virtual = 355696
INFO: [v++ 60-1443] [16:26:02] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/run_link
INFO: [v++ 60-991] clock name 'clkwiz_kernel_clk_out1' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clkwiz_kernel2_clk_out1' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_out1_pfm_top_clkwiz_hbm_aclk_0' (clock ID '') is being mapped to clock name 'clk_out1_pfm_top_clkwiz_hbm_aclk_0' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: clk_out1_pfm_top_clkwiz_hbm_aclk_0 = 450, Kernel (DATA) clock: clkwiz_kernel_clk_out1 = 291, Kernel (KERNEL) clock: clkwiz_kernel2_clk_out1 = 500
INFO: [v++ 60-1453] Command Line: cf2sw -a /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/int/address_map.xml -sdsl /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/int/sdsl.dat -xclbin /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/int/xclbin_orig.xml -rtd /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/int/gemm_base.rtd -o /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/int/gemm_base.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/int/gemm_base.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [16:26:06] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1584.984 ; gain = 0.000 ; free physical = 102702 ; free virtual = 355818
INFO: [v++ 60-1443] [16:26:06] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/int/gemm_base.rtd --append-section :JSON:/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/int/gemm_base_xml.rtd --add-section BUILD_METADATA:JSON:/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/int/gemm_base_build.rtd --add-section EMBEDDED_METADATA:RAW:/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/int/gemm_base.xml --add-section SYSTEM_METADATA:RAW:/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/int/systemDiagramModelSlrBaseAddress.json --output /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/bin/gemm_base.xclbin
INFO: [v++ 60-1454] Run Directory: /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/run_link
XRT Build Version: 2.9.317 (2020.2_PU1)
       Build Date: 2021-03-13 05:10:45
          Hash ID: b0230e59e22351fb957dc46a6e68d7560e5f630c
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 296 bytes
Format : JSON
File   : '/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 72359659 bytes
Format : RAW
File   : '/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/int/gemm_base_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 5298 bytes
Format : JSON
File   : '/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/int/gemm_base_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 27617 bytes
Format : RAW
File   : '/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/int/gemm_base.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 21292 bytes
Format : RAW
File   : '/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (72444984 bytes) to the output file: /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/bin/gemm_base.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [16:26:06] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1584.984 ; gain = 0.000 ; free physical = 103105 ; free virtual = 356290
INFO: [v++ 60-1443] [16:26:06] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/bin/gemm_base.xclbin.info --input /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/bin/gemm_base.xclbin
INFO: [v++ 60-1454] Run Directory: /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/run_link
INFO: [v++ 60-1441] [16:26:06] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.71 . Memory (MB): peak = 1584.984 ; gain = 0.000 ; free physical = 105864 ; free virtual = 359048
INFO: [v++ 60-1443] [16:26:06] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/run_link
INFO: [v++ 60-1441] [16:26:07] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1584.984 ; gain = 0.000 ; free physical = 105857 ; free virtual = 359042
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/bin/xilinx_reports/link/system_estimate_gemm_base.xtxt
INFO: [v++ 60-586] Created /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/bin/gemm_base.ltx
INFO: [v++ 60-586] Created /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/bin/gemm_base.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/bin/xilinx_reports/link/v++_link_gemm_base_guidance.html
	Timing Report: /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/bin/xilinx_reports/link/imp/impl_1_xilinx_u280_xdma_201920_3_bb_locked_timing_summary_routed.rpt
	Vivado Log: /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/bin/xilinx_reports/logs/link/vivado.log
	Steps Log File: /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/bin/xilinx_reports/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/bin/gemm_base.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 5h 47m 26s
