[{"commit":{"message":"Rename some tmp1 to tmp"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"75f8437e419daf82fbc22fec4d3da08385cf3661"},{"commit":{"message":"Merge remote-tracking branch 'upstream\/master' into JDK-8307609"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"04ff93331204c8bdf571a7f177a51897bc7ea1a6"},{"commit":{"message":"Remove masked vmaskall"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"f1dd69ea186d0975d6e179dca56d8c6cc509a196"},{"commit":{"message":"Add vmask_lasttrue"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"f831f83c1bf2ec31730cc200be7f512226ed05b7"},{"commit":{"message":"Add some comments"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"1fc880e3f07bb0443405cfd14aed26751ce7bbca"},{"commit":{"message":"Merge remote-tracking branch 'upstream\/master' into JDK-8307609"},"files":[],"sha":"5df8a4f8c9f0a5d2f03ff069344042d1815d4932"},{"commit":{"message":"Adjust some params order in c2_MacroAssembler_riscv"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"6549fb31a423fd45d995266d541e90cae34c6f43"},{"commit":{"message":"Adjust some function in c2_MacroAssembler_riscv"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"2274099a4d1c72081d999de4dbdbec791ebafed8"},{"commit":{"message":"Remove trailing whitespace"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"}],"sha":"2b09a4e35282986475e42e2747da44d010176fce"},{"commit":{"message":"Fix minmax_fp_masked_v"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"c1d74b71b975072c38132736d74c438fbdab2c8a"},{"commit":{"message":"Change some iRegI to iRegIorL2I and small refactoring of minmax_fp_masked_v"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"486ebe7f5d3bc5aa44c1d3f71bda8e20730f6f9b"},{"commit":{"message":"Remove debug warning"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"}],"sha":"c4351ee1dc4bc8f1f3fdbbc37a87b78cb1021b09"},{"commit":{"message":"Merge master and resolve conflict"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"4a15c29a7eb4620961fecc86fded7e9d62c976e4"},{"commit":{"message":"Optimize call point of vfclass and adjust the parameters of c2 instruct"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"93fbca23687f1584b2cbb63d06b92333c0ed6dc2"},{"commit":{"message":"Remove VectorTest"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"19e4bf12abad576af777381d5c3260dec93dba3b"},{"commit":{"message":"Merge remote-tracking branch 'upstream\/master' into JDK-8307609"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"83e2de22183fa904034f5c19971a9995be9b68d0"},{"commit":{"message":"Optimize vmask_gen_imm"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"9edae01334dc58c8c0ec796b2db18e3faf431bfc"},{"commit":{"message":"Add VectorTest"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"fee5a54fb5040a7ab7fc9b9e65a9d8d9f6d22448"},{"commit":{"message":"FFix some vsetvli_helper location"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"e468332ca2ac5ce0bd3ffab052591777e7e5dce6"},{"commit":{"message":"Remove useless INSN and simplify gather load"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"b662983cd291d5649cef24e066a91b7427f18a5c"},{"commit":{"message":"Refactor match_rule_supported_vector"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"ecbb666369784fedd6966923045c7dbb1aef6906"},{"commit":{"message":"8307609: RISC-V: Added support for Extract, Compress, Expand and other nodes for Vector API"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"cbe6e4edc677e134f41f9199525c57c8e38bb2f4"}]