// Seed: 788947114
module module_0 (
    output tri0 id_0,
    output tri0 id_1,
    output wor  id_2,
    output tri0 id_3
);
  logic id_5;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    output tri1 id_2,
    input supply1 id_3,
    output tri id_4,
    input wor id_5,
    input tri0 id_6,
    output supply1 id_7
);
  wire id_9;
  ;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_4,
      id_0
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    input  uwire id_0,
    input  tri0  id_1,
    output tri0  id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
