// Seed: 3885074473
module module_0;
  wire id_1;
  logic [7:0] id_2 = id_2[1];
  wand id_3 = 1 > 1;
  assign id_3 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    input wor id_2,
    output wand id_3,
    output tri id_4,
    input supply0 id_5,
    input tri0 id_6,
    output tri1 id_7,
    input supply1 id_8
);
  wire id_10;
  wire id_11;
  module_0 modCall_1 ();
  tri id_12;
  assign id_12 = 1;
  always @* $display;
endmodule
