// Seed: 4183634968
module module_0 ();
  wire id_1;
  logic id_2, id_3;
  assign id_3 = -1;
endmodule
module module_1 (
    input  tri   id_0,
    input  uwire id_1,
    input  logic id_2,
    output logic id_3,
    input  tri0  id_4
);
  always id_3.id_2 <= -1'd0;
  not primCall (id_3, id_4);
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
module module_2 #(
    parameter id_3 = 32'd14
) (
    id_1[-1 : id_3],
    id_2,
    _id_3,
    id_4
);
  inout wire id_4;
  inout wire _id_3;
  inout wire id_2;
  input logic [7:0] id_1;
  module_0 modCall_1 ();
  parameter id_5 = 1;
endmodule
