`include "B_HBM_TWO_STACK_INTF_defines.vh"

reg [`HBM_TWO_STACK_INTF_DATA_SZ-1:0] ATTR [0:`HBM_TWO_STACK_INTF_ADDR_N-1];
reg [`HBM_TWO_STACK_INTF__CLK_SEL_00_SZ:1] CLK_SEL_00_REG = CLK_SEL_00;
reg [`HBM_TWO_STACK_INTF__CLK_SEL_01_SZ:1] CLK_SEL_01_REG = CLK_SEL_01;
reg [`HBM_TWO_STACK_INTF__CLK_SEL_02_SZ:1] CLK_SEL_02_REG = CLK_SEL_02;
reg [`HBM_TWO_STACK_INTF__CLK_SEL_03_SZ:1] CLK_SEL_03_REG = CLK_SEL_03;
reg [`HBM_TWO_STACK_INTF__CLK_SEL_04_SZ:1] CLK_SEL_04_REG = CLK_SEL_04;
reg [`HBM_TWO_STACK_INTF__CLK_SEL_05_SZ:1] CLK_SEL_05_REG = CLK_SEL_05;
reg [`HBM_TWO_STACK_INTF__CLK_SEL_06_SZ:1] CLK_SEL_06_REG = CLK_SEL_06;
reg [`HBM_TWO_STACK_INTF__CLK_SEL_07_SZ:1] CLK_SEL_07_REG = CLK_SEL_07;
reg [`HBM_TWO_STACK_INTF__CLK_SEL_08_SZ:1] CLK_SEL_08_REG = CLK_SEL_08;
reg [`HBM_TWO_STACK_INTF__CLK_SEL_09_SZ:1] CLK_SEL_09_REG = CLK_SEL_09;
reg [`HBM_TWO_STACK_INTF__CLK_SEL_10_SZ:1] CLK_SEL_10_REG = CLK_SEL_10;
reg [`HBM_TWO_STACK_INTF__CLK_SEL_11_SZ:1] CLK_SEL_11_REG = CLK_SEL_11;
reg [`HBM_TWO_STACK_INTF__CLK_SEL_12_SZ:1] CLK_SEL_12_REG = CLK_SEL_12;
reg [`HBM_TWO_STACK_INTF__CLK_SEL_13_SZ:1] CLK_SEL_13_REG = CLK_SEL_13;
reg [`HBM_TWO_STACK_INTF__CLK_SEL_14_SZ:1] CLK_SEL_14_REG = CLK_SEL_14;
reg [`HBM_TWO_STACK_INTF__CLK_SEL_15_SZ:1] CLK_SEL_15_REG = CLK_SEL_15;
reg [`HBM_TWO_STACK_INTF__CLK_SEL_16_SZ:1] CLK_SEL_16_REG = CLK_SEL_16;
reg [`HBM_TWO_STACK_INTF__CLK_SEL_17_SZ:1] CLK_SEL_17_REG = CLK_SEL_17;
reg [`HBM_TWO_STACK_INTF__CLK_SEL_18_SZ:1] CLK_SEL_18_REG = CLK_SEL_18;
reg [`HBM_TWO_STACK_INTF__CLK_SEL_19_SZ:1] CLK_SEL_19_REG = CLK_SEL_19;
reg [`HBM_TWO_STACK_INTF__CLK_SEL_20_SZ:1] CLK_SEL_20_REG = CLK_SEL_20;
reg [`HBM_TWO_STACK_INTF__CLK_SEL_21_SZ:1] CLK_SEL_21_REG = CLK_SEL_21;
reg [`HBM_TWO_STACK_INTF__CLK_SEL_22_SZ:1] CLK_SEL_22_REG = CLK_SEL_22;
reg [`HBM_TWO_STACK_INTF__CLK_SEL_23_SZ:1] CLK_SEL_23_REG = CLK_SEL_23;
reg [`HBM_TWO_STACK_INTF__CLK_SEL_24_SZ:1] CLK_SEL_24_REG = CLK_SEL_24;
reg [`HBM_TWO_STACK_INTF__CLK_SEL_25_SZ:1] CLK_SEL_25_REG = CLK_SEL_25;
reg [`HBM_TWO_STACK_INTF__CLK_SEL_26_SZ:1] CLK_SEL_26_REG = CLK_SEL_26;
reg [`HBM_TWO_STACK_INTF__CLK_SEL_27_SZ:1] CLK_SEL_27_REG = CLK_SEL_27;
reg [`HBM_TWO_STACK_INTF__CLK_SEL_28_SZ:1] CLK_SEL_28_REG = CLK_SEL_28;
reg [`HBM_TWO_STACK_INTF__CLK_SEL_29_SZ:1] CLK_SEL_29_REG = CLK_SEL_29;
reg [`HBM_TWO_STACK_INTF__CLK_SEL_30_SZ:1] CLK_SEL_30_REG = CLK_SEL_30;
reg [`HBM_TWO_STACK_INTF__CLK_SEL_31_SZ:1] CLK_SEL_31_REG = CLK_SEL_31;
reg [`HBM_TWO_STACK_INTF__DATARATE_00_SZ-1:0] DATARATE_00_REG = DATARATE_00;
reg [`HBM_TWO_STACK_INTF__DATARATE_01_SZ-1:0] DATARATE_01_REG = DATARATE_01;
reg [`HBM_TWO_STACK_INTF__DATARATE_02_SZ-1:0] DATARATE_02_REG = DATARATE_02;
reg [`HBM_TWO_STACK_INTF__DATARATE_03_SZ-1:0] DATARATE_03_REG = DATARATE_03;
reg [`HBM_TWO_STACK_INTF__DATARATE_04_SZ-1:0] DATARATE_04_REG = DATARATE_04;
reg [`HBM_TWO_STACK_INTF__DATARATE_05_SZ-1:0] DATARATE_05_REG = DATARATE_05;
reg [`HBM_TWO_STACK_INTF__DATARATE_06_SZ-1:0] DATARATE_06_REG = DATARATE_06;
reg [`HBM_TWO_STACK_INTF__DATARATE_07_SZ-1:0] DATARATE_07_REG = DATARATE_07;
reg [`HBM_TWO_STACK_INTF__DATARATE_08_SZ-1:0] DATARATE_08_REG = DATARATE_08;
reg [`HBM_TWO_STACK_INTF__DATARATE_09_SZ-1:0] DATARATE_09_REG = DATARATE_09;
reg [`HBM_TWO_STACK_INTF__DATARATE_10_SZ-1:0] DATARATE_10_REG = DATARATE_10;
reg [`HBM_TWO_STACK_INTF__DATARATE_11_SZ-1:0] DATARATE_11_REG = DATARATE_11;
reg [`HBM_TWO_STACK_INTF__DATARATE_12_SZ-1:0] DATARATE_12_REG = DATARATE_12;
reg [`HBM_TWO_STACK_INTF__DATARATE_13_SZ-1:0] DATARATE_13_REG = DATARATE_13;
reg [`HBM_TWO_STACK_INTF__DATARATE_14_SZ-1:0] DATARATE_14_REG = DATARATE_14;
reg [`HBM_TWO_STACK_INTF__DATARATE_15_SZ-1:0] DATARATE_15_REG = DATARATE_15;
reg [`HBM_TWO_STACK_INTF__DA_LOCKOUT_0_SZ:1] DA_LOCKOUT_0_REG = DA_LOCKOUT_0;
reg [`HBM_TWO_STACK_INTF__DA_LOCKOUT_1_SZ:1] DA_LOCKOUT_1_REG = DA_LOCKOUT_1;
reg IS_APB_0_PCLK_INVERTED_REG = IS_APB_0_PCLK_INVERTED;
reg IS_APB_0_PRESET_N_INVERTED_REG = IS_APB_0_PRESET_N_INVERTED;
reg IS_APB_1_PCLK_INVERTED_REG = IS_APB_1_PCLK_INVERTED;
reg IS_APB_1_PRESET_N_INVERTED_REG = IS_APB_1_PRESET_N_INVERTED;
reg IS_AXI_00_ACLK_INVERTED_REG = IS_AXI_00_ACLK_INVERTED;
reg IS_AXI_00_ARESET_N_INVERTED_REG = IS_AXI_00_ARESET_N_INVERTED;
reg IS_AXI_01_ACLK_INVERTED_REG = IS_AXI_01_ACLK_INVERTED;
reg IS_AXI_01_ARESET_N_INVERTED_REG = IS_AXI_01_ARESET_N_INVERTED;
reg IS_AXI_02_ACLK_INVERTED_REG = IS_AXI_02_ACLK_INVERTED;
reg IS_AXI_02_ARESET_N_INVERTED_REG = IS_AXI_02_ARESET_N_INVERTED;
reg IS_AXI_03_ACLK_INVERTED_REG = IS_AXI_03_ACLK_INVERTED;
reg IS_AXI_03_ARESET_N_INVERTED_REG = IS_AXI_03_ARESET_N_INVERTED;
reg IS_AXI_04_ACLK_INVERTED_REG = IS_AXI_04_ACLK_INVERTED;
reg IS_AXI_04_ARESET_N_INVERTED_REG = IS_AXI_04_ARESET_N_INVERTED;
reg IS_AXI_05_ACLK_INVERTED_REG = IS_AXI_05_ACLK_INVERTED;
reg IS_AXI_05_ARESET_N_INVERTED_REG = IS_AXI_05_ARESET_N_INVERTED;
reg IS_AXI_06_ACLK_INVERTED_REG = IS_AXI_06_ACLK_INVERTED;
reg IS_AXI_06_ARESET_N_INVERTED_REG = IS_AXI_06_ARESET_N_INVERTED;
reg IS_AXI_07_ACLK_INVERTED_REG = IS_AXI_07_ACLK_INVERTED;
reg IS_AXI_07_ARESET_N_INVERTED_REG = IS_AXI_07_ARESET_N_INVERTED;
reg IS_AXI_08_ACLK_INVERTED_REG = IS_AXI_08_ACLK_INVERTED;
reg IS_AXI_08_ARESET_N_INVERTED_REG = IS_AXI_08_ARESET_N_INVERTED;
reg IS_AXI_09_ACLK_INVERTED_REG = IS_AXI_09_ACLK_INVERTED;
reg IS_AXI_09_ARESET_N_INVERTED_REG = IS_AXI_09_ARESET_N_INVERTED;
reg IS_AXI_10_ACLK_INVERTED_REG = IS_AXI_10_ACLK_INVERTED;
reg IS_AXI_10_ARESET_N_INVERTED_REG = IS_AXI_10_ARESET_N_INVERTED;
reg IS_AXI_11_ACLK_INVERTED_REG = IS_AXI_11_ACLK_INVERTED;
reg IS_AXI_11_ARESET_N_INVERTED_REG = IS_AXI_11_ARESET_N_INVERTED;
reg IS_AXI_12_ACLK_INVERTED_REG = IS_AXI_12_ACLK_INVERTED;
reg IS_AXI_12_ARESET_N_INVERTED_REG = IS_AXI_12_ARESET_N_INVERTED;
reg IS_AXI_13_ACLK_INVERTED_REG = IS_AXI_13_ACLK_INVERTED;
reg IS_AXI_13_ARESET_N_INVERTED_REG = IS_AXI_13_ARESET_N_INVERTED;
reg IS_AXI_14_ACLK_INVERTED_REG = IS_AXI_14_ACLK_INVERTED;
reg IS_AXI_14_ARESET_N_INVERTED_REG = IS_AXI_14_ARESET_N_INVERTED;
reg IS_AXI_15_ACLK_INVERTED_REG = IS_AXI_15_ACLK_INVERTED;
reg IS_AXI_15_ARESET_N_INVERTED_REG = IS_AXI_15_ARESET_N_INVERTED;
reg IS_AXI_16_ACLK_INVERTED_REG = IS_AXI_16_ACLK_INVERTED;
reg IS_AXI_16_ARESET_N_INVERTED_REG = IS_AXI_16_ARESET_N_INVERTED;
reg IS_AXI_17_ACLK_INVERTED_REG = IS_AXI_17_ACLK_INVERTED;
reg IS_AXI_17_ARESET_N_INVERTED_REG = IS_AXI_17_ARESET_N_INVERTED;
reg IS_AXI_18_ACLK_INVERTED_REG = IS_AXI_18_ACLK_INVERTED;
reg IS_AXI_18_ARESET_N_INVERTED_REG = IS_AXI_18_ARESET_N_INVERTED;
reg IS_AXI_19_ACLK_INVERTED_REG = IS_AXI_19_ACLK_INVERTED;
reg IS_AXI_19_ARESET_N_INVERTED_REG = IS_AXI_19_ARESET_N_INVERTED;
reg IS_AXI_20_ACLK_INVERTED_REG = IS_AXI_20_ACLK_INVERTED;
reg IS_AXI_20_ARESET_N_INVERTED_REG = IS_AXI_20_ARESET_N_INVERTED;
reg IS_AXI_21_ACLK_INVERTED_REG = IS_AXI_21_ACLK_INVERTED;
reg IS_AXI_21_ARESET_N_INVERTED_REG = IS_AXI_21_ARESET_N_INVERTED;
reg IS_AXI_22_ACLK_INVERTED_REG = IS_AXI_22_ACLK_INVERTED;
reg IS_AXI_22_ARESET_N_INVERTED_REG = IS_AXI_22_ARESET_N_INVERTED;
reg IS_AXI_23_ACLK_INVERTED_REG = IS_AXI_23_ACLK_INVERTED;
reg IS_AXI_23_ARESET_N_INVERTED_REG = IS_AXI_23_ARESET_N_INVERTED;
reg IS_AXI_24_ACLK_INVERTED_REG = IS_AXI_24_ACLK_INVERTED;
reg IS_AXI_24_ARESET_N_INVERTED_REG = IS_AXI_24_ARESET_N_INVERTED;
reg IS_AXI_25_ACLK_INVERTED_REG = IS_AXI_25_ACLK_INVERTED;
reg IS_AXI_25_ARESET_N_INVERTED_REG = IS_AXI_25_ARESET_N_INVERTED;
reg IS_AXI_26_ACLK_INVERTED_REG = IS_AXI_26_ACLK_INVERTED;
reg IS_AXI_26_ARESET_N_INVERTED_REG = IS_AXI_26_ARESET_N_INVERTED;
reg IS_AXI_27_ACLK_INVERTED_REG = IS_AXI_27_ACLK_INVERTED;
reg IS_AXI_27_ARESET_N_INVERTED_REG = IS_AXI_27_ARESET_N_INVERTED;
reg IS_AXI_28_ACLK_INVERTED_REG = IS_AXI_28_ACLK_INVERTED;
reg IS_AXI_28_ARESET_N_INVERTED_REG = IS_AXI_28_ARESET_N_INVERTED;
reg IS_AXI_29_ACLK_INVERTED_REG = IS_AXI_29_ACLK_INVERTED;
reg IS_AXI_29_ARESET_N_INVERTED_REG = IS_AXI_29_ARESET_N_INVERTED;
reg IS_AXI_30_ACLK_INVERTED_REG = IS_AXI_30_ACLK_INVERTED;
reg IS_AXI_30_ARESET_N_INVERTED_REG = IS_AXI_30_ARESET_N_INVERTED;
reg IS_AXI_31_ACLK_INVERTED_REG = IS_AXI_31_ACLK_INVERTED;
reg IS_AXI_31_ARESET_N_INVERTED_REG = IS_AXI_31_ARESET_N_INVERTED;
reg [`HBM_TWO_STACK_INTF__MC_ENABLE_00_SZ:1] MC_ENABLE_00_REG = MC_ENABLE_00;
reg [`HBM_TWO_STACK_INTF__MC_ENABLE_01_SZ:1] MC_ENABLE_01_REG = MC_ENABLE_01;
reg [`HBM_TWO_STACK_INTF__MC_ENABLE_02_SZ:1] MC_ENABLE_02_REG = MC_ENABLE_02;
reg [`HBM_TWO_STACK_INTF__MC_ENABLE_03_SZ:1] MC_ENABLE_03_REG = MC_ENABLE_03;
reg [`HBM_TWO_STACK_INTF__MC_ENABLE_04_SZ:1] MC_ENABLE_04_REG = MC_ENABLE_04;
reg [`HBM_TWO_STACK_INTF__MC_ENABLE_05_SZ:1] MC_ENABLE_05_REG = MC_ENABLE_05;
reg [`HBM_TWO_STACK_INTF__MC_ENABLE_06_SZ:1] MC_ENABLE_06_REG = MC_ENABLE_06;
reg [`HBM_TWO_STACK_INTF__MC_ENABLE_07_SZ:1] MC_ENABLE_07_REG = MC_ENABLE_07;
reg [`HBM_TWO_STACK_INTF__MC_ENABLE_08_SZ:1] MC_ENABLE_08_REG = MC_ENABLE_08;
reg [`HBM_TWO_STACK_INTF__MC_ENABLE_09_SZ:1] MC_ENABLE_09_REG = MC_ENABLE_09;
reg [`HBM_TWO_STACK_INTF__MC_ENABLE_10_SZ:1] MC_ENABLE_10_REG = MC_ENABLE_10;
reg [`HBM_TWO_STACK_INTF__MC_ENABLE_11_SZ:1] MC_ENABLE_11_REG = MC_ENABLE_11;
reg [`HBM_TWO_STACK_INTF__MC_ENABLE_12_SZ:1] MC_ENABLE_12_REG = MC_ENABLE_12;
reg [`HBM_TWO_STACK_INTF__MC_ENABLE_13_SZ:1] MC_ENABLE_13_REG = MC_ENABLE_13;
reg [`HBM_TWO_STACK_INTF__MC_ENABLE_14_SZ:1] MC_ENABLE_14_REG = MC_ENABLE_14;
reg [`HBM_TWO_STACK_INTF__MC_ENABLE_15_SZ:1] MC_ENABLE_15_REG = MC_ENABLE_15;
reg [`HBM_TWO_STACK_INTF__MC_ENABLE_APB_00_SZ:1] MC_ENABLE_APB_00_REG = MC_ENABLE_APB_00;
reg [`HBM_TWO_STACK_INTF__MC_ENABLE_APB_01_SZ:1] MC_ENABLE_APB_01_REG = MC_ENABLE_APB_01;
reg [`HBM_TWO_STACK_INTF__PAGEHIT_PERCENT_00_SZ-1:0] PAGEHIT_PERCENT_00_REG = PAGEHIT_PERCENT_00;
reg [`HBM_TWO_STACK_INTF__PAGEHIT_PERCENT_01_SZ-1:0] PAGEHIT_PERCENT_01_REG = PAGEHIT_PERCENT_01;
reg [`HBM_TWO_STACK_INTF__PHY_ENABLE_00_SZ:1] PHY_ENABLE_00_REG = PHY_ENABLE_00;
reg [`HBM_TWO_STACK_INTF__PHY_ENABLE_01_SZ:1] PHY_ENABLE_01_REG = PHY_ENABLE_01;
reg [`HBM_TWO_STACK_INTF__PHY_ENABLE_02_SZ:1] PHY_ENABLE_02_REG = PHY_ENABLE_02;
reg [`HBM_TWO_STACK_INTF__PHY_ENABLE_03_SZ:1] PHY_ENABLE_03_REG = PHY_ENABLE_03;
reg [`HBM_TWO_STACK_INTF__PHY_ENABLE_04_SZ:1] PHY_ENABLE_04_REG = PHY_ENABLE_04;
reg [`HBM_TWO_STACK_INTF__PHY_ENABLE_05_SZ:1] PHY_ENABLE_05_REG = PHY_ENABLE_05;
reg [`HBM_TWO_STACK_INTF__PHY_ENABLE_06_SZ:1] PHY_ENABLE_06_REG = PHY_ENABLE_06;
reg [`HBM_TWO_STACK_INTF__PHY_ENABLE_07_SZ:1] PHY_ENABLE_07_REG = PHY_ENABLE_07;
reg [`HBM_TWO_STACK_INTF__PHY_ENABLE_08_SZ:1] PHY_ENABLE_08_REG = PHY_ENABLE_08;
reg [`HBM_TWO_STACK_INTF__PHY_ENABLE_09_SZ:1] PHY_ENABLE_09_REG = PHY_ENABLE_09;
reg [`HBM_TWO_STACK_INTF__PHY_ENABLE_10_SZ:1] PHY_ENABLE_10_REG = PHY_ENABLE_10;
reg [`HBM_TWO_STACK_INTF__PHY_ENABLE_11_SZ:1] PHY_ENABLE_11_REG = PHY_ENABLE_11;
reg [`HBM_TWO_STACK_INTF__PHY_ENABLE_12_SZ:1] PHY_ENABLE_12_REG = PHY_ENABLE_12;
reg [`HBM_TWO_STACK_INTF__PHY_ENABLE_13_SZ:1] PHY_ENABLE_13_REG = PHY_ENABLE_13;
reg [`HBM_TWO_STACK_INTF__PHY_ENABLE_14_SZ:1] PHY_ENABLE_14_REG = PHY_ENABLE_14;
reg [`HBM_TWO_STACK_INTF__PHY_ENABLE_15_SZ:1] PHY_ENABLE_15_REG = PHY_ENABLE_15;
reg [`HBM_TWO_STACK_INTF__PHY_ENABLE_16_SZ:1] PHY_ENABLE_16_REG = PHY_ENABLE_16;
reg [`HBM_TWO_STACK_INTF__PHY_ENABLE_17_SZ:1] PHY_ENABLE_17_REG = PHY_ENABLE_17;
reg [`HBM_TWO_STACK_INTF__PHY_ENABLE_18_SZ:1] PHY_ENABLE_18_REG = PHY_ENABLE_18;
reg [`HBM_TWO_STACK_INTF__PHY_ENABLE_19_SZ:1] PHY_ENABLE_19_REG = PHY_ENABLE_19;
reg [`HBM_TWO_STACK_INTF__PHY_ENABLE_20_SZ:1] PHY_ENABLE_20_REG = PHY_ENABLE_20;
reg [`HBM_TWO_STACK_INTF__PHY_ENABLE_21_SZ:1] PHY_ENABLE_21_REG = PHY_ENABLE_21;
reg [`HBM_TWO_STACK_INTF__PHY_ENABLE_22_SZ:1] PHY_ENABLE_22_REG = PHY_ENABLE_22;
reg [`HBM_TWO_STACK_INTF__PHY_ENABLE_23_SZ:1] PHY_ENABLE_23_REG = PHY_ENABLE_23;
reg [`HBM_TWO_STACK_INTF__PHY_ENABLE_24_SZ:1] PHY_ENABLE_24_REG = PHY_ENABLE_24;
reg [`HBM_TWO_STACK_INTF__PHY_ENABLE_25_SZ:1] PHY_ENABLE_25_REG = PHY_ENABLE_25;
reg [`HBM_TWO_STACK_INTF__PHY_ENABLE_26_SZ:1] PHY_ENABLE_26_REG = PHY_ENABLE_26;
reg [`HBM_TWO_STACK_INTF__PHY_ENABLE_27_SZ:1] PHY_ENABLE_27_REG = PHY_ENABLE_27;
reg [`HBM_TWO_STACK_INTF__PHY_ENABLE_28_SZ:1] PHY_ENABLE_28_REG = PHY_ENABLE_28;
reg [`HBM_TWO_STACK_INTF__PHY_ENABLE_29_SZ:1] PHY_ENABLE_29_REG = PHY_ENABLE_29;
reg [`HBM_TWO_STACK_INTF__PHY_ENABLE_30_SZ:1] PHY_ENABLE_30_REG = PHY_ENABLE_30;
reg [`HBM_TWO_STACK_INTF__PHY_ENABLE_31_SZ:1] PHY_ENABLE_31_REG = PHY_ENABLE_31;
reg [`HBM_TWO_STACK_INTF__PHY_ENABLE_APB_00_SZ:1] PHY_ENABLE_APB_00_REG = PHY_ENABLE_APB_00;
reg [`HBM_TWO_STACK_INTF__PHY_ENABLE_APB_01_SZ:1] PHY_ENABLE_APB_01_REG = PHY_ENABLE_APB_01;
reg [`HBM_TWO_STACK_INTF__PHY_PCLK_INVERT_01_SZ:1] PHY_PCLK_INVERT_01_REG = PHY_PCLK_INVERT_01;
reg [`HBM_TWO_STACK_INTF__PHY_PCLK_INVERT_02_SZ:1] PHY_PCLK_INVERT_02_REG = PHY_PCLK_INVERT_02;
reg [`HBM_TWO_STACK_INTF__READ_PERCENT_00_SZ-1:0] READ_PERCENT_00_REG = READ_PERCENT_00;
reg [`HBM_TWO_STACK_INTF__READ_PERCENT_01_SZ-1:0] READ_PERCENT_01_REG = READ_PERCENT_01;
reg [`HBM_TWO_STACK_INTF__READ_PERCENT_02_SZ-1:0] READ_PERCENT_02_REG = READ_PERCENT_02;
reg [`HBM_TWO_STACK_INTF__READ_PERCENT_03_SZ-1:0] READ_PERCENT_03_REG = READ_PERCENT_03;
reg [`HBM_TWO_STACK_INTF__READ_PERCENT_04_SZ-1:0] READ_PERCENT_04_REG = READ_PERCENT_04;
reg [`HBM_TWO_STACK_INTF__READ_PERCENT_05_SZ-1:0] READ_PERCENT_05_REG = READ_PERCENT_05;
reg [`HBM_TWO_STACK_INTF__READ_PERCENT_06_SZ-1:0] READ_PERCENT_06_REG = READ_PERCENT_06;
reg [`HBM_TWO_STACK_INTF__READ_PERCENT_07_SZ-1:0] READ_PERCENT_07_REG = READ_PERCENT_07;
reg [`HBM_TWO_STACK_INTF__READ_PERCENT_08_SZ-1:0] READ_PERCENT_08_REG = READ_PERCENT_08;
reg [`HBM_TWO_STACK_INTF__READ_PERCENT_09_SZ-1:0] READ_PERCENT_09_REG = READ_PERCENT_09;
reg [`HBM_TWO_STACK_INTF__READ_PERCENT_10_SZ-1:0] READ_PERCENT_10_REG = READ_PERCENT_10;
reg [`HBM_TWO_STACK_INTF__READ_PERCENT_11_SZ-1:0] READ_PERCENT_11_REG = READ_PERCENT_11;
reg [`HBM_TWO_STACK_INTF__READ_PERCENT_12_SZ-1:0] READ_PERCENT_12_REG = READ_PERCENT_12;
reg [`HBM_TWO_STACK_INTF__READ_PERCENT_13_SZ-1:0] READ_PERCENT_13_REG = READ_PERCENT_13;
reg [`HBM_TWO_STACK_INTF__READ_PERCENT_14_SZ-1:0] READ_PERCENT_14_REG = READ_PERCENT_14;
reg [`HBM_TWO_STACK_INTF__READ_PERCENT_15_SZ-1:0] READ_PERCENT_15_REG = READ_PERCENT_15;
reg [`HBM_TWO_STACK_INTF__READ_PERCENT_16_SZ-1:0] READ_PERCENT_16_REG = READ_PERCENT_16;
reg [`HBM_TWO_STACK_INTF__READ_PERCENT_17_SZ-1:0] READ_PERCENT_17_REG = READ_PERCENT_17;
reg [`HBM_TWO_STACK_INTF__READ_PERCENT_18_SZ-1:0] READ_PERCENT_18_REG = READ_PERCENT_18;
reg [`HBM_TWO_STACK_INTF__READ_PERCENT_19_SZ-1:0] READ_PERCENT_19_REG = READ_PERCENT_19;
reg [`HBM_TWO_STACK_INTF__READ_PERCENT_20_SZ-1:0] READ_PERCENT_20_REG = READ_PERCENT_20;
reg [`HBM_TWO_STACK_INTF__READ_PERCENT_21_SZ-1:0] READ_PERCENT_21_REG = READ_PERCENT_21;
reg [`HBM_TWO_STACK_INTF__READ_PERCENT_22_SZ-1:0] READ_PERCENT_22_REG = READ_PERCENT_22;
reg [`HBM_TWO_STACK_INTF__READ_PERCENT_23_SZ-1:0] READ_PERCENT_23_REG = READ_PERCENT_23;
reg [`HBM_TWO_STACK_INTF__READ_PERCENT_24_SZ-1:0] READ_PERCENT_24_REG = READ_PERCENT_24;
reg [`HBM_TWO_STACK_INTF__READ_PERCENT_25_SZ-1:0] READ_PERCENT_25_REG = READ_PERCENT_25;
reg [`HBM_TWO_STACK_INTF__READ_PERCENT_26_SZ-1:0] READ_PERCENT_26_REG = READ_PERCENT_26;
reg [`HBM_TWO_STACK_INTF__READ_PERCENT_27_SZ-1:0] READ_PERCENT_27_REG = READ_PERCENT_27;
reg [`HBM_TWO_STACK_INTF__READ_PERCENT_28_SZ-1:0] READ_PERCENT_28_REG = READ_PERCENT_28;
reg [`HBM_TWO_STACK_INTF__READ_PERCENT_29_SZ-1:0] READ_PERCENT_29_REG = READ_PERCENT_29;
reg [`HBM_TWO_STACK_INTF__READ_PERCENT_30_SZ-1:0] READ_PERCENT_30_REG = READ_PERCENT_30;
reg [`HBM_TWO_STACK_INTF__READ_PERCENT_31_SZ-1:0] READ_PERCENT_31_REG = READ_PERCENT_31;
reg [`HBM_TWO_STACK_INTF__SIM_DEVICE_SZ:1] SIM_DEVICE_REG = SIM_DEVICE;
reg [`HBM_TWO_STACK_INTF__SWITCH_ENABLE_00_SZ:1] SWITCH_ENABLE_00_REG = SWITCH_ENABLE_00;
reg [`HBM_TWO_STACK_INTF__SWITCH_ENABLE_01_SZ:1] SWITCH_ENABLE_01_REG = SWITCH_ENABLE_01;
reg [`HBM_TWO_STACK_INTF__WRITE_PERCENT_00_SZ-1:0] WRITE_PERCENT_00_REG = WRITE_PERCENT_00;
reg [`HBM_TWO_STACK_INTF__WRITE_PERCENT_01_SZ-1:0] WRITE_PERCENT_01_REG = WRITE_PERCENT_01;
reg [`HBM_TWO_STACK_INTF__WRITE_PERCENT_02_SZ-1:0] WRITE_PERCENT_02_REG = WRITE_PERCENT_02;
reg [`HBM_TWO_STACK_INTF__WRITE_PERCENT_03_SZ-1:0] WRITE_PERCENT_03_REG = WRITE_PERCENT_03;
reg [`HBM_TWO_STACK_INTF__WRITE_PERCENT_04_SZ-1:0] WRITE_PERCENT_04_REG = WRITE_PERCENT_04;
reg [`HBM_TWO_STACK_INTF__WRITE_PERCENT_05_SZ-1:0] WRITE_PERCENT_05_REG = WRITE_PERCENT_05;
reg [`HBM_TWO_STACK_INTF__WRITE_PERCENT_06_SZ-1:0] WRITE_PERCENT_06_REG = WRITE_PERCENT_06;
reg [`HBM_TWO_STACK_INTF__WRITE_PERCENT_07_SZ-1:0] WRITE_PERCENT_07_REG = WRITE_PERCENT_07;
reg [`HBM_TWO_STACK_INTF__WRITE_PERCENT_08_SZ-1:0] WRITE_PERCENT_08_REG = WRITE_PERCENT_08;
reg [`HBM_TWO_STACK_INTF__WRITE_PERCENT_09_SZ-1:0] WRITE_PERCENT_09_REG = WRITE_PERCENT_09;
reg [`HBM_TWO_STACK_INTF__WRITE_PERCENT_10_SZ-1:0] WRITE_PERCENT_10_REG = WRITE_PERCENT_10;
reg [`HBM_TWO_STACK_INTF__WRITE_PERCENT_11_SZ-1:0] WRITE_PERCENT_11_REG = WRITE_PERCENT_11;
reg [`HBM_TWO_STACK_INTF__WRITE_PERCENT_12_SZ-1:0] WRITE_PERCENT_12_REG = WRITE_PERCENT_12;
reg [`HBM_TWO_STACK_INTF__WRITE_PERCENT_13_SZ-1:0] WRITE_PERCENT_13_REG = WRITE_PERCENT_13;
reg [`HBM_TWO_STACK_INTF__WRITE_PERCENT_14_SZ-1:0] WRITE_PERCENT_14_REG = WRITE_PERCENT_14;
reg [`HBM_TWO_STACK_INTF__WRITE_PERCENT_15_SZ-1:0] WRITE_PERCENT_15_REG = WRITE_PERCENT_15;
reg [`HBM_TWO_STACK_INTF__WRITE_PERCENT_16_SZ-1:0] WRITE_PERCENT_16_REG = WRITE_PERCENT_16;
reg [`HBM_TWO_STACK_INTF__WRITE_PERCENT_17_SZ-1:0] WRITE_PERCENT_17_REG = WRITE_PERCENT_17;
reg [`HBM_TWO_STACK_INTF__WRITE_PERCENT_18_SZ-1:0] WRITE_PERCENT_18_REG = WRITE_PERCENT_18;
reg [`HBM_TWO_STACK_INTF__WRITE_PERCENT_19_SZ-1:0] WRITE_PERCENT_19_REG = WRITE_PERCENT_19;
reg [`HBM_TWO_STACK_INTF__WRITE_PERCENT_20_SZ-1:0] WRITE_PERCENT_20_REG = WRITE_PERCENT_20;
reg [`HBM_TWO_STACK_INTF__WRITE_PERCENT_21_SZ-1:0] WRITE_PERCENT_21_REG = WRITE_PERCENT_21;
reg [`HBM_TWO_STACK_INTF__WRITE_PERCENT_22_SZ-1:0] WRITE_PERCENT_22_REG = WRITE_PERCENT_22;
reg [`HBM_TWO_STACK_INTF__WRITE_PERCENT_23_SZ-1:0] WRITE_PERCENT_23_REG = WRITE_PERCENT_23;
reg [`HBM_TWO_STACK_INTF__WRITE_PERCENT_24_SZ-1:0] WRITE_PERCENT_24_REG = WRITE_PERCENT_24;
reg [`HBM_TWO_STACK_INTF__WRITE_PERCENT_25_SZ-1:0] WRITE_PERCENT_25_REG = WRITE_PERCENT_25;
reg [`HBM_TWO_STACK_INTF__WRITE_PERCENT_26_SZ-1:0] WRITE_PERCENT_26_REG = WRITE_PERCENT_26;
reg [`HBM_TWO_STACK_INTF__WRITE_PERCENT_27_SZ-1:0] WRITE_PERCENT_27_REG = WRITE_PERCENT_27;
reg [`HBM_TWO_STACK_INTF__WRITE_PERCENT_28_SZ-1:0] WRITE_PERCENT_28_REG = WRITE_PERCENT_28;
reg [`HBM_TWO_STACK_INTF__WRITE_PERCENT_29_SZ-1:0] WRITE_PERCENT_29_REG = WRITE_PERCENT_29;
reg [`HBM_TWO_STACK_INTF__WRITE_PERCENT_30_SZ-1:0] WRITE_PERCENT_30_REG = WRITE_PERCENT_30;
reg [`HBM_TWO_STACK_INTF__WRITE_PERCENT_31_SZ-1:0] WRITE_PERCENT_31_REG = WRITE_PERCENT_31;

initial begin
  ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_00] = CLK_SEL_00;
  ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_01] = CLK_SEL_01;
  ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_02] = CLK_SEL_02;
  ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_03] = CLK_SEL_03;
  ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_04] = CLK_SEL_04;
  ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_05] = CLK_SEL_05;
  ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_06] = CLK_SEL_06;
  ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_07] = CLK_SEL_07;
  ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_08] = CLK_SEL_08;
  ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_09] = CLK_SEL_09;
  ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_10] = CLK_SEL_10;
  ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_11] = CLK_SEL_11;
  ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_12] = CLK_SEL_12;
  ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_13] = CLK_SEL_13;
  ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_14] = CLK_SEL_14;
  ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_15] = CLK_SEL_15;
  ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_16] = CLK_SEL_16;
  ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_17] = CLK_SEL_17;
  ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_18] = CLK_SEL_18;
  ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_19] = CLK_SEL_19;
  ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_20] = CLK_SEL_20;
  ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_21] = CLK_SEL_21;
  ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_22] = CLK_SEL_22;
  ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_23] = CLK_SEL_23;
  ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_24] = CLK_SEL_24;
  ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_25] = CLK_SEL_25;
  ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_26] = CLK_SEL_26;
  ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_27] = CLK_SEL_27;
  ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_28] = CLK_SEL_28;
  ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_29] = CLK_SEL_29;
  ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_30] = CLK_SEL_30;
  ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_31] = CLK_SEL_31;
  ATTR[`HBM_TWO_STACK_INTF__DATARATE_00] = DATARATE_00;
  ATTR[`HBM_TWO_STACK_INTF__DATARATE_01] = DATARATE_01;
  ATTR[`HBM_TWO_STACK_INTF__DATARATE_02] = DATARATE_02;
  ATTR[`HBM_TWO_STACK_INTF__DATARATE_03] = DATARATE_03;
  ATTR[`HBM_TWO_STACK_INTF__DATARATE_04] = DATARATE_04;
  ATTR[`HBM_TWO_STACK_INTF__DATARATE_05] = DATARATE_05;
  ATTR[`HBM_TWO_STACK_INTF__DATARATE_06] = DATARATE_06;
  ATTR[`HBM_TWO_STACK_INTF__DATARATE_07] = DATARATE_07;
  ATTR[`HBM_TWO_STACK_INTF__DATARATE_08] = DATARATE_08;
  ATTR[`HBM_TWO_STACK_INTF__DATARATE_09] = DATARATE_09;
  ATTR[`HBM_TWO_STACK_INTF__DATARATE_10] = DATARATE_10;
  ATTR[`HBM_TWO_STACK_INTF__DATARATE_11] = DATARATE_11;
  ATTR[`HBM_TWO_STACK_INTF__DATARATE_12] = DATARATE_12;
  ATTR[`HBM_TWO_STACK_INTF__DATARATE_13] = DATARATE_13;
  ATTR[`HBM_TWO_STACK_INTF__DATARATE_14] = DATARATE_14;
  ATTR[`HBM_TWO_STACK_INTF__DATARATE_15] = DATARATE_15;
  ATTR[`HBM_TWO_STACK_INTF__DA_LOCKOUT_0] = DA_LOCKOUT_0;
  ATTR[`HBM_TWO_STACK_INTF__DA_LOCKOUT_1] = DA_LOCKOUT_1;
  ATTR[`HBM_TWO_STACK_INTF__IS_APB_0_PCLK_INVERTED] = IS_APB_0_PCLK_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_APB_0_PRESET_N_INVERTED] = IS_APB_0_PRESET_N_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_APB_1_PCLK_INVERTED] = IS_APB_1_PCLK_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_APB_1_PRESET_N_INVERTED] = IS_APB_1_PRESET_N_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_00_ACLK_INVERTED] = IS_AXI_00_ACLK_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_00_ARESET_N_INVERTED] = IS_AXI_00_ARESET_N_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_01_ACLK_INVERTED] = IS_AXI_01_ACLK_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_01_ARESET_N_INVERTED] = IS_AXI_01_ARESET_N_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_02_ACLK_INVERTED] = IS_AXI_02_ACLK_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_02_ARESET_N_INVERTED] = IS_AXI_02_ARESET_N_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_03_ACLK_INVERTED] = IS_AXI_03_ACLK_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_03_ARESET_N_INVERTED] = IS_AXI_03_ARESET_N_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_04_ACLK_INVERTED] = IS_AXI_04_ACLK_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_04_ARESET_N_INVERTED] = IS_AXI_04_ARESET_N_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_05_ACLK_INVERTED] = IS_AXI_05_ACLK_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_05_ARESET_N_INVERTED] = IS_AXI_05_ARESET_N_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_06_ACLK_INVERTED] = IS_AXI_06_ACLK_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_06_ARESET_N_INVERTED] = IS_AXI_06_ARESET_N_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_07_ACLK_INVERTED] = IS_AXI_07_ACLK_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_07_ARESET_N_INVERTED] = IS_AXI_07_ARESET_N_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_08_ACLK_INVERTED] = IS_AXI_08_ACLK_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_08_ARESET_N_INVERTED] = IS_AXI_08_ARESET_N_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_09_ACLK_INVERTED] = IS_AXI_09_ACLK_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_09_ARESET_N_INVERTED] = IS_AXI_09_ARESET_N_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_10_ACLK_INVERTED] = IS_AXI_10_ACLK_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_10_ARESET_N_INVERTED] = IS_AXI_10_ARESET_N_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_11_ACLK_INVERTED] = IS_AXI_11_ACLK_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_11_ARESET_N_INVERTED] = IS_AXI_11_ARESET_N_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_12_ACLK_INVERTED] = IS_AXI_12_ACLK_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_12_ARESET_N_INVERTED] = IS_AXI_12_ARESET_N_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_13_ACLK_INVERTED] = IS_AXI_13_ACLK_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_13_ARESET_N_INVERTED] = IS_AXI_13_ARESET_N_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_14_ACLK_INVERTED] = IS_AXI_14_ACLK_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_14_ARESET_N_INVERTED] = IS_AXI_14_ARESET_N_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_15_ACLK_INVERTED] = IS_AXI_15_ACLK_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_15_ARESET_N_INVERTED] = IS_AXI_15_ARESET_N_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_16_ACLK_INVERTED] = IS_AXI_16_ACLK_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_16_ARESET_N_INVERTED] = IS_AXI_16_ARESET_N_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_17_ACLK_INVERTED] = IS_AXI_17_ACLK_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_17_ARESET_N_INVERTED] = IS_AXI_17_ARESET_N_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_18_ACLK_INVERTED] = IS_AXI_18_ACLK_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_18_ARESET_N_INVERTED] = IS_AXI_18_ARESET_N_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_19_ACLK_INVERTED] = IS_AXI_19_ACLK_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_19_ARESET_N_INVERTED] = IS_AXI_19_ARESET_N_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_20_ACLK_INVERTED] = IS_AXI_20_ACLK_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_20_ARESET_N_INVERTED] = IS_AXI_20_ARESET_N_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_21_ACLK_INVERTED] = IS_AXI_21_ACLK_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_21_ARESET_N_INVERTED] = IS_AXI_21_ARESET_N_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_22_ACLK_INVERTED] = IS_AXI_22_ACLK_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_22_ARESET_N_INVERTED] = IS_AXI_22_ARESET_N_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_23_ACLK_INVERTED] = IS_AXI_23_ACLK_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_23_ARESET_N_INVERTED] = IS_AXI_23_ARESET_N_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_24_ACLK_INVERTED] = IS_AXI_24_ACLK_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_24_ARESET_N_INVERTED] = IS_AXI_24_ARESET_N_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_25_ACLK_INVERTED] = IS_AXI_25_ACLK_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_25_ARESET_N_INVERTED] = IS_AXI_25_ARESET_N_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_26_ACLK_INVERTED] = IS_AXI_26_ACLK_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_26_ARESET_N_INVERTED] = IS_AXI_26_ARESET_N_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_27_ACLK_INVERTED] = IS_AXI_27_ACLK_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_27_ARESET_N_INVERTED] = IS_AXI_27_ARESET_N_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_28_ACLK_INVERTED] = IS_AXI_28_ACLK_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_28_ARESET_N_INVERTED] = IS_AXI_28_ARESET_N_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_29_ACLK_INVERTED] = IS_AXI_29_ACLK_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_29_ARESET_N_INVERTED] = IS_AXI_29_ARESET_N_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_30_ACLK_INVERTED] = IS_AXI_30_ACLK_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_30_ARESET_N_INVERTED] = IS_AXI_30_ARESET_N_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_31_ACLK_INVERTED] = IS_AXI_31_ACLK_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__IS_AXI_31_ARESET_N_INVERTED] = IS_AXI_31_ARESET_N_INVERTED;
  ATTR[`HBM_TWO_STACK_INTF__MC_ENABLE_00] = MC_ENABLE_00;
  ATTR[`HBM_TWO_STACK_INTF__MC_ENABLE_01] = MC_ENABLE_01;
  ATTR[`HBM_TWO_STACK_INTF__MC_ENABLE_02] = MC_ENABLE_02;
  ATTR[`HBM_TWO_STACK_INTF__MC_ENABLE_03] = MC_ENABLE_03;
  ATTR[`HBM_TWO_STACK_INTF__MC_ENABLE_04] = MC_ENABLE_04;
  ATTR[`HBM_TWO_STACK_INTF__MC_ENABLE_05] = MC_ENABLE_05;
  ATTR[`HBM_TWO_STACK_INTF__MC_ENABLE_06] = MC_ENABLE_06;
  ATTR[`HBM_TWO_STACK_INTF__MC_ENABLE_07] = MC_ENABLE_07;
  ATTR[`HBM_TWO_STACK_INTF__MC_ENABLE_08] = MC_ENABLE_08;
  ATTR[`HBM_TWO_STACK_INTF__MC_ENABLE_09] = MC_ENABLE_09;
  ATTR[`HBM_TWO_STACK_INTF__MC_ENABLE_10] = MC_ENABLE_10;
  ATTR[`HBM_TWO_STACK_INTF__MC_ENABLE_11] = MC_ENABLE_11;
  ATTR[`HBM_TWO_STACK_INTF__MC_ENABLE_12] = MC_ENABLE_12;
  ATTR[`HBM_TWO_STACK_INTF__MC_ENABLE_13] = MC_ENABLE_13;
  ATTR[`HBM_TWO_STACK_INTF__MC_ENABLE_14] = MC_ENABLE_14;
  ATTR[`HBM_TWO_STACK_INTF__MC_ENABLE_15] = MC_ENABLE_15;
  ATTR[`HBM_TWO_STACK_INTF__MC_ENABLE_APB_00] = MC_ENABLE_APB_00;
  ATTR[`HBM_TWO_STACK_INTF__MC_ENABLE_APB_01] = MC_ENABLE_APB_01;
  ATTR[`HBM_TWO_STACK_INTF__PAGEHIT_PERCENT_00] = PAGEHIT_PERCENT_00;
  ATTR[`HBM_TWO_STACK_INTF__PAGEHIT_PERCENT_01] = PAGEHIT_PERCENT_01;
  ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_00] = PHY_ENABLE_00;
  ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_01] = PHY_ENABLE_01;
  ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_02] = PHY_ENABLE_02;
  ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_03] = PHY_ENABLE_03;
  ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_04] = PHY_ENABLE_04;
  ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_05] = PHY_ENABLE_05;
  ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_06] = PHY_ENABLE_06;
  ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_07] = PHY_ENABLE_07;
  ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_08] = PHY_ENABLE_08;
  ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_09] = PHY_ENABLE_09;
  ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_10] = PHY_ENABLE_10;
  ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_11] = PHY_ENABLE_11;
  ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_12] = PHY_ENABLE_12;
  ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_13] = PHY_ENABLE_13;
  ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_14] = PHY_ENABLE_14;
  ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_15] = PHY_ENABLE_15;
  ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_16] = PHY_ENABLE_16;
  ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_17] = PHY_ENABLE_17;
  ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_18] = PHY_ENABLE_18;
  ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_19] = PHY_ENABLE_19;
  ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_20] = PHY_ENABLE_20;
  ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_21] = PHY_ENABLE_21;
  ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_22] = PHY_ENABLE_22;
  ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_23] = PHY_ENABLE_23;
  ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_24] = PHY_ENABLE_24;
  ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_25] = PHY_ENABLE_25;
  ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_26] = PHY_ENABLE_26;
  ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_27] = PHY_ENABLE_27;
  ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_28] = PHY_ENABLE_28;
  ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_29] = PHY_ENABLE_29;
  ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_30] = PHY_ENABLE_30;
  ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_31] = PHY_ENABLE_31;
  ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_APB_00] = PHY_ENABLE_APB_00;
  ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_APB_01] = PHY_ENABLE_APB_01;
  ATTR[`HBM_TWO_STACK_INTF__PHY_PCLK_INVERT_01] = PHY_PCLK_INVERT_01;
  ATTR[`HBM_TWO_STACK_INTF__PHY_PCLK_INVERT_02] = PHY_PCLK_INVERT_02;
  ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_00] = READ_PERCENT_00;
  ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_01] = READ_PERCENT_01;
  ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_02] = READ_PERCENT_02;
  ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_03] = READ_PERCENT_03;
  ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_04] = READ_PERCENT_04;
  ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_05] = READ_PERCENT_05;
  ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_06] = READ_PERCENT_06;
  ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_07] = READ_PERCENT_07;
  ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_08] = READ_PERCENT_08;
  ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_09] = READ_PERCENT_09;
  ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_10] = READ_PERCENT_10;
  ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_11] = READ_PERCENT_11;
  ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_12] = READ_PERCENT_12;
  ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_13] = READ_PERCENT_13;
  ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_14] = READ_PERCENT_14;
  ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_15] = READ_PERCENT_15;
  ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_16] = READ_PERCENT_16;
  ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_17] = READ_PERCENT_17;
  ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_18] = READ_PERCENT_18;
  ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_19] = READ_PERCENT_19;
  ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_20] = READ_PERCENT_20;
  ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_21] = READ_PERCENT_21;
  ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_22] = READ_PERCENT_22;
  ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_23] = READ_PERCENT_23;
  ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_24] = READ_PERCENT_24;
  ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_25] = READ_PERCENT_25;
  ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_26] = READ_PERCENT_26;
  ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_27] = READ_PERCENT_27;
  ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_28] = READ_PERCENT_28;
  ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_29] = READ_PERCENT_29;
  ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_30] = READ_PERCENT_30;
  ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_31] = READ_PERCENT_31;
  ATTR[`HBM_TWO_STACK_INTF__SIM_DEVICE] = SIM_DEVICE;
  ATTR[`HBM_TWO_STACK_INTF__SWITCH_ENABLE_00] = SWITCH_ENABLE_00;
  ATTR[`HBM_TWO_STACK_INTF__SWITCH_ENABLE_01] = SWITCH_ENABLE_01;
  ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_00] = WRITE_PERCENT_00;
  ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_01] = WRITE_PERCENT_01;
  ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_02] = WRITE_PERCENT_02;
  ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_03] = WRITE_PERCENT_03;
  ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_04] = WRITE_PERCENT_04;
  ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_05] = WRITE_PERCENT_05;
  ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_06] = WRITE_PERCENT_06;
  ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_07] = WRITE_PERCENT_07;
  ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_08] = WRITE_PERCENT_08;
  ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_09] = WRITE_PERCENT_09;
  ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_10] = WRITE_PERCENT_10;
  ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_11] = WRITE_PERCENT_11;
  ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_12] = WRITE_PERCENT_12;
  ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_13] = WRITE_PERCENT_13;
  ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_14] = WRITE_PERCENT_14;
  ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_15] = WRITE_PERCENT_15;
  ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_16] = WRITE_PERCENT_16;
  ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_17] = WRITE_PERCENT_17;
  ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_18] = WRITE_PERCENT_18;
  ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_19] = WRITE_PERCENT_19;
  ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_20] = WRITE_PERCENT_20;
  ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_21] = WRITE_PERCENT_21;
  ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_22] = WRITE_PERCENT_22;
  ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_23] = WRITE_PERCENT_23;
  ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_24] = WRITE_PERCENT_24;
  ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_25] = WRITE_PERCENT_25;
  ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_26] = WRITE_PERCENT_26;
  ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_27] = WRITE_PERCENT_27;
  ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_28] = WRITE_PERCENT_28;
  ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_29] = WRITE_PERCENT_29;
  ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_30] = WRITE_PERCENT_30;
  ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_31] = WRITE_PERCENT_31;
end

always @(trig_attr) begin
  CLK_SEL_00_REG = ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_00];
  CLK_SEL_01_REG = ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_01];
  CLK_SEL_02_REG = ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_02];
  CLK_SEL_03_REG = ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_03];
  CLK_SEL_04_REG = ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_04];
  CLK_SEL_05_REG = ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_05];
  CLK_SEL_06_REG = ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_06];
  CLK_SEL_07_REG = ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_07];
  CLK_SEL_08_REG = ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_08];
  CLK_SEL_09_REG = ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_09];
  CLK_SEL_10_REG = ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_10];
  CLK_SEL_11_REG = ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_11];
  CLK_SEL_12_REG = ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_12];
  CLK_SEL_13_REG = ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_13];
  CLK_SEL_14_REG = ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_14];
  CLK_SEL_15_REG = ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_15];
  CLK_SEL_16_REG = ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_16];
  CLK_SEL_17_REG = ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_17];
  CLK_SEL_18_REG = ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_18];
  CLK_SEL_19_REG = ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_19];
  CLK_SEL_20_REG = ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_20];
  CLK_SEL_21_REG = ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_21];
  CLK_SEL_22_REG = ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_22];
  CLK_SEL_23_REG = ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_23];
  CLK_SEL_24_REG = ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_24];
  CLK_SEL_25_REG = ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_25];
  CLK_SEL_26_REG = ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_26];
  CLK_SEL_27_REG = ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_27];
  CLK_SEL_28_REG = ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_28];
  CLK_SEL_29_REG = ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_29];
  CLK_SEL_30_REG = ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_30];
  CLK_SEL_31_REG = ATTR[`HBM_TWO_STACK_INTF__CLK_SEL_31];
  DATARATE_00_REG = ATTR[`HBM_TWO_STACK_INTF__DATARATE_00];
  DATARATE_01_REG = ATTR[`HBM_TWO_STACK_INTF__DATARATE_01];
  DATARATE_02_REG = ATTR[`HBM_TWO_STACK_INTF__DATARATE_02];
  DATARATE_03_REG = ATTR[`HBM_TWO_STACK_INTF__DATARATE_03];
  DATARATE_04_REG = ATTR[`HBM_TWO_STACK_INTF__DATARATE_04];
  DATARATE_05_REG = ATTR[`HBM_TWO_STACK_INTF__DATARATE_05];
  DATARATE_06_REG = ATTR[`HBM_TWO_STACK_INTF__DATARATE_06];
  DATARATE_07_REG = ATTR[`HBM_TWO_STACK_INTF__DATARATE_07];
  DATARATE_08_REG = ATTR[`HBM_TWO_STACK_INTF__DATARATE_08];
  DATARATE_09_REG = ATTR[`HBM_TWO_STACK_INTF__DATARATE_09];
  DATARATE_10_REG = ATTR[`HBM_TWO_STACK_INTF__DATARATE_10];
  DATARATE_11_REG = ATTR[`HBM_TWO_STACK_INTF__DATARATE_11];
  DATARATE_12_REG = ATTR[`HBM_TWO_STACK_INTF__DATARATE_12];
  DATARATE_13_REG = ATTR[`HBM_TWO_STACK_INTF__DATARATE_13];
  DATARATE_14_REG = ATTR[`HBM_TWO_STACK_INTF__DATARATE_14];
  DATARATE_15_REG = ATTR[`HBM_TWO_STACK_INTF__DATARATE_15];
  DA_LOCKOUT_0_REG = ATTR[`HBM_TWO_STACK_INTF__DA_LOCKOUT_0];
  DA_LOCKOUT_1_REG = ATTR[`HBM_TWO_STACK_INTF__DA_LOCKOUT_1];
  IS_APB_0_PCLK_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_APB_0_PCLK_INVERTED];
  IS_APB_0_PRESET_N_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_APB_0_PRESET_N_INVERTED];
  IS_APB_1_PCLK_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_APB_1_PCLK_INVERTED];
  IS_APB_1_PRESET_N_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_APB_1_PRESET_N_INVERTED];
  IS_AXI_00_ACLK_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_00_ACLK_INVERTED];
  IS_AXI_00_ARESET_N_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_00_ARESET_N_INVERTED];
  IS_AXI_01_ACLK_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_01_ACLK_INVERTED];
  IS_AXI_01_ARESET_N_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_01_ARESET_N_INVERTED];
  IS_AXI_02_ACLK_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_02_ACLK_INVERTED];
  IS_AXI_02_ARESET_N_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_02_ARESET_N_INVERTED];
  IS_AXI_03_ACLK_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_03_ACLK_INVERTED];
  IS_AXI_03_ARESET_N_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_03_ARESET_N_INVERTED];
  IS_AXI_04_ACLK_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_04_ACLK_INVERTED];
  IS_AXI_04_ARESET_N_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_04_ARESET_N_INVERTED];
  IS_AXI_05_ACLK_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_05_ACLK_INVERTED];
  IS_AXI_05_ARESET_N_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_05_ARESET_N_INVERTED];
  IS_AXI_06_ACLK_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_06_ACLK_INVERTED];
  IS_AXI_06_ARESET_N_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_06_ARESET_N_INVERTED];
  IS_AXI_07_ACLK_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_07_ACLK_INVERTED];
  IS_AXI_07_ARESET_N_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_07_ARESET_N_INVERTED];
  IS_AXI_08_ACLK_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_08_ACLK_INVERTED];
  IS_AXI_08_ARESET_N_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_08_ARESET_N_INVERTED];
  IS_AXI_09_ACLK_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_09_ACLK_INVERTED];
  IS_AXI_09_ARESET_N_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_09_ARESET_N_INVERTED];
  IS_AXI_10_ACLK_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_10_ACLK_INVERTED];
  IS_AXI_10_ARESET_N_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_10_ARESET_N_INVERTED];
  IS_AXI_11_ACLK_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_11_ACLK_INVERTED];
  IS_AXI_11_ARESET_N_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_11_ARESET_N_INVERTED];
  IS_AXI_12_ACLK_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_12_ACLK_INVERTED];
  IS_AXI_12_ARESET_N_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_12_ARESET_N_INVERTED];
  IS_AXI_13_ACLK_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_13_ACLK_INVERTED];
  IS_AXI_13_ARESET_N_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_13_ARESET_N_INVERTED];
  IS_AXI_14_ACLK_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_14_ACLK_INVERTED];
  IS_AXI_14_ARESET_N_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_14_ARESET_N_INVERTED];
  IS_AXI_15_ACLK_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_15_ACLK_INVERTED];
  IS_AXI_15_ARESET_N_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_15_ARESET_N_INVERTED];
  IS_AXI_16_ACLK_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_16_ACLK_INVERTED];
  IS_AXI_16_ARESET_N_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_16_ARESET_N_INVERTED];
  IS_AXI_17_ACLK_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_17_ACLK_INVERTED];
  IS_AXI_17_ARESET_N_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_17_ARESET_N_INVERTED];
  IS_AXI_18_ACLK_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_18_ACLK_INVERTED];
  IS_AXI_18_ARESET_N_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_18_ARESET_N_INVERTED];
  IS_AXI_19_ACLK_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_19_ACLK_INVERTED];
  IS_AXI_19_ARESET_N_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_19_ARESET_N_INVERTED];
  IS_AXI_20_ACLK_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_20_ACLK_INVERTED];
  IS_AXI_20_ARESET_N_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_20_ARESET_N_INVERTED];
  IS_AXI_21_ACLK_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_21_ACLK_INVERTED];
  IS_AXI_21_ARESET_N_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_21_ARESET_N_INVERTED];
  IS_AXI_22_ACLK_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_22_ACLK_INVERTED];
  IS_AXI_22_ARESET_N_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_22_ARESET_N_INVERTED];
  IS_AXI_23_ACLK_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_23_ACLK_INVERTED];
  IS_AXI_23_ARESET_N_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_23_ARESET_N_INVERTED];
  IS_AXI_24_ACLK_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_24_ACLK_INVERTED];
  IS_AXI_24_ARESET_N_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_24_ARESET_N_INVERTED];
  IS_AXI_25_ACLK_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_25_ACLK_INVERTED];
  IS_AXI_25_ARESET_N_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_25_ARESET_N_INVERTED];
  IS_AXI_26_ACLK_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_26_ACLK_INVERTED];
  IS_AXI_26_ARESET_N_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_26_ARESET_N_INVERTED];
  IS_AXI_27_ACLK_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_27_ACLK_INVERTED];
  IS_AXI_27_ARESET_N_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_27_ARESET_N_INVERTED];
  IS_AXI_28_ACLK_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_28_ACLK_INVERTED];
  IS_AXI_28_ARESET_N_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_28_ARESET_N_INVERTED];
  IS_AXI_29_ACLK_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_29_ACLK_INVERTED];
  IS_AXI_29_ARESET_N_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_29_ARESET_N_INVERTED];
  IS_AXI_30_ACLK_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_30_ACLK_INVERTED];
  IS_AXI_30_ARESET_N_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_30_ARESET_N_INVERTED];
  IS_AXI_31_ACLK_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_31_ACLK_INVERTED];
  IS_AXI_31_ARESET_N_INVERTED_REG = ATTR[`HBM_TWO_STACK_INTF__IS_AXI_31_ARESET_N_INVERTED];
  MC_ENABLE_00_REG = ATTR[`HBM_TWO_STACK_INTF__MC_ENABLE_00];
  MC_ENABLE_01_REG = ATTR[`HBM_TWO_STACK_INTF__MC_ENABLE_01];
  MC_ENABLE_02_REG = ATTR[`HBM_TWO_STACK_INTF__MC_ENABLE_02];
  MC_ENABLE_03_REG = ATTR[`HBM_TWO_STACK_INTF__MC_ENABLE_03];
  MC_ENABLE_04_REG = ATTR[`HBM_TWO_STACK_INTF__MC_ENABLE_04];
  MC_ENABLE_05_REG = ATTR[`HBM_TWO_STACK_INTF__MC_ENABLE_05];
  MC_ENABLE_06_REG = ATTR[`HBM_TWO_STACK_INTF__MC_ENABLE_06];
  MC_ENABLE_07_REG = ATTR[`HBM_TWO_STACK_INTF__MC_ENABLE_07];
  MC_ENABLE_08_REG = ATTR[`HBM_TWO_STACK_INTF__MC_ENABLE_08];
  MC_ENABLE_09_REG = ATTR[`HBM_TWO_STACK_INTF__MC_ENABLE_09];
  MC_ENABLE_10_REG = ATTR[`HBM_TWO_STACK_INTF__MC_ENABLE_10];
  MC_ENABLE_11_REG = ATTR[`HBM_TWO_STACK_INTF__MC_ENABLE_11];
  MC_ENABLE_12_REG = ATTR[`HBM_TWO_STACK_INTF__MC_ENABLE_12];
  MC_ENABLE_13_REG = ATTR[`HBM_TWO_STACK_INTF__MC_ENABLE_13];
  MC_ENABLE_14_REG = ATTR[`HBM_TWO_STACK_INTF__MC_ENABLE_14];
  MC_ENABLE_15_REG = ATTR[`HBM_TWO_STACK_INTF__MC_ENABLE_15];
  MC_ENABLE_APB_00_REG = ATTR[`HBM_TWO_STACK_INTF__MC_ENABLE_APB_00];
  MC_ENABLE_APB_01_REG = ATTR[`HBM_TWO_STACK_INTF__MC_ENABLE_APB_01];
  PAGEHIT_PERCENT_00_REG = ATTR[`HBM_TWO_STACK_INTF__PAGEHIT_PERCENT_00];
  PAGEHIT_PERCENT_01_REG = ATTR[`HBM_TWO_STACK_INTF__PAGEHIT_PERCENT_01];
  PHY_ENABLE_00_REG = ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_00];
  PHY_ENABLE_01_REG = ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_01];
  PHY_ENABLE_02_REG = ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_02];
  PHY_ENABLE_03_REG = ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_03];
  PHY_ENABLE_04_REG = ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_04];
  PHY_ENABLE_05_REG = ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_05];
  PHY_ENABLE_06_REG = ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_06];
  PHY_ENABLE_07_REG = ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_07];
  PHY_ENABLE_08_REG = ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_08];
  PHY_ENABLE_09_REG = ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_09];
  PHY_ENABLE_10_REG = ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_10];
  PHY_ENABLE_11_REG = ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_11];
  PHY_ENABLE_12_REG = ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_12];
  PHY_ENABLE_13_REG = ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_13];
  PHY_ENABLE_14_REG = ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_14];
  PHY_ENABLE_15_REG = ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_15];
  PHY_ENABLE_16_REG = ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_16];
  PHY_ENABLE_17_REG = ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_17];
  PHY_ENABLE_18_REG = ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_18];
  PHY_ENABLE_19_REG = ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_19];
  PHY_ENABLE_20_REG = ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_20];
  PHY_ENABLE_21_REG = ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_21];
  PHY_ENABLE_22_REG = ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_22];
  PHY_ENABLE_23_REG = ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_23];
  PHY_ENABLE_24_REG = ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_24];
  PHY_ENABLE_25_REG = ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_25];
  PHY_ENABLE_26_REG = ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_26];
  PHY_ENABLE_27_REG = ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_27];
  PHY_ENABLE_28_REG = ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_28];
  PHY_ENABLE_29_REG = ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_29];
  PHY_ENABLE_30_REG = ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_30];
  PHY_ENABLE_31_REG = ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_31];
  PHY_ENABLE_APB_00_REG = ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_APB_00];
  PHY_ENABLE_APB_01_REG = ATTR[`HBM_TWO_STACK_INTF__PHY_ENABLE_APB_01];
  PHY_PCLK_INVERT_01_REG = ATTR[`HBM_TWO_STACK_INTF__PHY_PCLK_INVERT_01];
  PHY_PCLK_INVERT_02_REG = ATTR[`HBM_TWO_STACK_INTF__PHY_PCLK_INVERT_02];
  READ_PERCENT_00_REG = ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_00];
  READ_PERCENT_01_REG = ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_01];
  READ_PERCENT_02_REG = ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_02];
  READ_PERCENT_03_REG = ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_03];
  READ_PERCENT_04_REG = ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_04];
  READ_PERCENT_05_REG = ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_05];
  READ_PERCENT_06_REG = ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_06];
  READ_PERCENT_07_REG = ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_07];
  READ_PERCENT_08_REG = ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_08];
  READ_PERCENT_09_REG = ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_09];
  READ_PERCENT_10_REG = ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_10];
  READ_PERCENT_11_REG = ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_11];
  READ_PERCENT_12_REG = ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_12];
  READ_PERCENT_13_REG = ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_13];
  READ_PERCENT_14_REG = ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_14];
  READ_PERCENT_15_REG = ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_15];
  READ_PERCENT_16_REG = ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_16];
  READ_PERCENT_17_REG = ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_17];
  READ_PERCENT_18_REG = ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_18];
  READ_PERCENT_19_REG = ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_19];
  READ_PERCENT_20_REG = ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_20];
  READ_PERCENT_21_REG = ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_21];
  READ_PERCENT_22_REG = ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_22];
  READ_PERCENT_23_REG = ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_23];
  READ_PERCENT_24_REG = ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_24];
  READ_PERCENT_25_REG = ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_25];
  READ_PERCENT_26_REG = ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_26];
  READ_PERCENT_27_REG = ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_27];
  READ_PERCENT_28_REG = ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_28];
  READ_PERCENT_29_REG = ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_29];
  READ_PERCENT_30_REG = ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_30];
  READ_PERCENT_31_REG = ATTR[`HBM_TWO_STACK_INTF__READ_PERCENT_31];
  SIM_DEVICE_REG = ATTR[`HBM_TWO_STACK_INTF__SIM_DEVICE];
  SWITCH_ENABLE_00_REG = ATTR[`HBM_TWO_STACK_INTF__SWITCH_ENABLE_00];
  SWITCH_ENABLE_01_REG = ATTR[`HBM_TWO_STACK_INTF__SWITCH_ENABLE_01];
  WRITE_PERCENT_00_REG = ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_00];
  WRITE_PERCENT_01_REG = ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_01];
  WRITE_PERCENT_02_REG = ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_02];
  WRITE_PERCENT_03_REG = ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_03];
  WRITE_PERCENT_04_REG = ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_04];
  WRITE_PERCENT_05_REG = ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_05];
  WRITE_PERCENT_06_REG = ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_06];
  WRITE_PERCENT_07_REG = ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_07];
  WRITE_PERCENT_08_REG = ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_08];
  WRITE_PERCENT_09_REG = ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_09];
  WRITE_PERCENT_10_REG = ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_10];
  WRITE_PERCENT_11_REG = ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_11];
  WRITE_PERCENT_12_REG = ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_12];
  WRITE_PERCENT_13_REG = ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_13];
  WRITE_PERCENT_14_REG = ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_14];
  WRITE_PERCENT_15_REG = ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_15];
  WRITE_PERCENT_16_REG = ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_16];
  WRITE_PERCENT_17_REG = ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_17];
  WRITE_PERCENT_18_REG = ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_18];
  WRITE_PERCENT_19_REG = ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_19];
  WRITE_PERCENT_20_REG = ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_20];
  WRITE_PERCENT_21_REG = ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_21];
  WRITE_PERCENT_22_REG = ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_22];
  WRITE_PERCENT_23_REG = ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_23];
  WRITE_PERCENT_24_REG = ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_24];
  WRITE_PERCENT_25_REG = ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_25];
  WRITE_PERCENT_26_REG = ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_26];
  WRITE_PERCENT_27_REG = ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_27];
  WRITE_PERCENT_28_REG = ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_28];
  WRITE_PERCENT_29_REG = ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_29];
  WRITE_PERCENT_30_REG = ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_30];
  WRITE_PERCENT_31_REG = ATTR[`HBM_TWO_STACK_INTF__WRITE_PERCENT_31];
end

// procedures to override, read attribute values

task write_attr;
  input  [`HBM_TWO_STACK_INTF_ADDR_SZ-1:0] addr;
  input  [`HBM_TWO_STACK_INTF_DATA_SZ-1:0] data;
  begin
    ATTR[addr] = data;
    trig_attr = ~trig_attr; // to be removed
  end
endtask

function [`HBM_TWO_STACK_INTF_DATA_SZ-1:0] read_attr;
  input  [`HBM_TWO_STACK_INTF_ADDR_SZ-1:0] addr;
  begin
    read_attr = ATTR[addr];
  end
endfunction

task commit_attr;
  begin
trig_attr = ~trig_attr;
  end
endtask
