{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 178 04/27/2006 SJ Web Edition " "Info: Version 6.0 Build 178 04/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 21 11:22:52 2018 " "Info: Processing started: Sat Jul 21 11:22:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off fzyDigital -c fzyDigital --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off fzyDigital -c fzyDigital --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 16 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "cset " "Info: Assuming node \"cset\" is an undefined clock" {  } { { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 16 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "cset" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "s " "Info: Assuming node \"s\" is an undefined clock" {  } { { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 17 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "s" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "m " "Info: Assuming node \"m\" is an undefined clock" {  } { { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 17 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "m" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "h " "Info: Assuming node \"h\" is an undefined clock" {  } { { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 17 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "h" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_B " "Info: Assuming node \"CLOCK_B\" is an undefined clock" {  } { { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 24 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "CLOCK_B" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_D " "Info: Assuming node \"CLOCK_D\" is an undefined clock" {  } { { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 24 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "CLOCK_D" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_A " "Info: Assuming node \"CLOCK_A\" is an undefined clock" {  } { { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 24 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "CLOCK_A" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_C " "Info: Assuming node \"CLOCK_C\" is an undefined clock" {  } { { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 24 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "CLOCK_C" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "EN " "Info: Assuming node \"EN\" is an undefined clock" {  } { { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 21 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "EN" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "S_SET " "Info: Assuming node \"S_SET\" is an undefined clock" {  } { { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 21 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "S_SET" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "M_SET " "Info: Assuming node \"M_SET\" is an undefined clock" {  } { { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 21 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "M_SET" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "H_SET " "Info: Assuming node \"H_SET\" is an undefined clock" {  } { { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 21 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "H_SET" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "rst " "Info: Assuming node \"rst\" is an undefined clock" {  } { { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 16 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "rst" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "10 " "Warning: Found 10 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "backclock:bcak_user\|rclk~164 " "Info: Detected gated clock \"backclock:bcak_user\|rclk~164\" as buffer" {  } { { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 5 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "backclock:bcak_user\|rclk~164" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "backclock:bcak_user\|rclk~165 " "Info: Detected gated clock \"backclock:bcak_user\|rclk~165\" as buffer" {  } { { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 5 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "backclock:bcak_user\|rclk~165" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "LCD1602:Lcd1602\|clk_2ms " "Info: Detected ripple clock \"LCD1602:Lcd1602\|clk_2ms\" as buffer" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 17 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "LCD1602:Lcd1602\|clk_2ms" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "m_60:minute\|count " "Info: Detected ripple clock \"m_60:minute\|count\" as buffer" {  } { { "m_60.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_60.v" 5 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "m_60:minute\|count" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "clk_h " "Info: Detected gated clock \"clk_h\" as buffer" {  } { { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 83 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "clk_h" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "s_1:clk_s1\|always0~0 " "Info: Detected gated clock \"s_1:clk_s1\|always0~0\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "s_1:clk_s1\|always0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "m_60:second\|count " "Info: Detected ripple clock \"m_60:second\|count\" as buffer" {  } { { "m_60.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_60.v" 5 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "m_60:second\|count" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "clk_s " "Info: Detected gated clock \"clk_s\" as buffer" {  } { { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 81 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "clk_s" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "s_1:clk_s1\|out_1 " "Info: Detected ripple clock \"s_1:clk_s1\|out_1\" as buffer" {  } { { "s_1.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/s_1.v" 4 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "s_1:clk_s1\|out_1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "clk_m " "Info: Detected gated clock \"clk_m\" as buffer" {  } { { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 82 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "clk_m" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register m_24:hour\|ql\[3\] register LCD1602:Lcd1602\|Data_Buf\[81\] 68.61 MHz 14.575 ns Internal " "Info: Clock \"clk\" has Internal fmax of 68.61 MHz between source register \"m_24:hour\|ql\[3\]\" and destination register \"LCD1602:Lcd1602\|Data_Buf\[81\]\" (period= 14.575 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.581 ns + Longest register register " "Info: + Longest register to register delay is 1.581 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns m_24:hour\|ql\[3\] 1 REG LCFF_X35_Y12_N25 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y12_N25; Fanout = 7; REG Node = 'm_24:hour\|ql\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { m_24:hour|ql[3] } "NODE_NAME" } } { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.275 ns) 0.622 ns m_24:hour\|count~21 2 COMB LCCOMB_X35_Y12_N20 2 " "Info: 2: + IC(0.347 ns) + CELL(0.275 ns) = 0.622 ns; Loc. = LCCOMB_X35_Y12_N20; Fanout = 2; COMB Node = 'm_24:hour\|count~21'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.622 ns" { m_24:hour|ql[3] m_24:hour|count~21 } "NODE_NAME" } } { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.150 ns) 1.497 ns LCD1602:Lcd1602\|Selector58~68 3 COMB LCCOMB_X34_Y13_N14 1 " "Info: 3: + IC(0.725 ns) + CELL(0.150 ns) = 1.497 ns; Loc. = LCCOMB_X34_Y13_N14; Fanout = 1; COMB Node = 'LCD1602:Lcd1602\|Selector58~68'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.875 ns" { m_24:hour|count~21 LCD1602:Lcd1602|Selector58~68 } "NODE_NAME" } } { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.581 ns LCD1602:Lcd1602\|Data_Buf\[81\] 4 REG LCFF_X34_Y13_N15 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.581 ns; Loc. = LCFF_X34_Y13_N15; Fanout = 1; REG Node = 'LCD1602:Lcd1602\|Data_Buf\[81\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.084 ns" { LCD1602:Lcd1602|Selector58~68 LCD1602:Lcd1602|Data_Buf[81] } "NODE_NAME" } } { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.509 ns ( 32.19 % ) " "Info: Total cell delay = 0.509 ns ( 32.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.072 ns ( 67.81 % ) " "Info: Total interconnect delay = 1.072 ns ( 67.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.581 ns" { m_24:hour|ql[3] m_24:hour|count~21 LCD1602:Lcd1602|Selector58~68 LCD1602:Lcd1602|Data_Buf[81] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.581 ns" { m_24:hour|ql[3] m_24:hour|count~21 LCD1602:Lcd1602|Selector58~68 LCD1602:Lcd1602|Data_Buf[81] } { 0.000ns 0.347ns 0.725ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.084ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-12.780 ns - Smallest " "Info: - Smallest clock skew is -12.780 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.335 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.335 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 18 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 18; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.787 ns) 2.943 ns LCD1602:Lcd1602\|clk_2ms 3 REG LCFF_X28_Y16_N7 3 " "Info: 3: + IC(1.039 ns) + CELL(0.787 ns) = 2.943 ns; Loc. = LCFF_X28_Y16_N7; Fanout = 3; REG Node = 'LCD1602:Lcd1602\|clk_2ms'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.826 ns" { clk~clkctrl LCD1602:Lcd1602|clk_2ms } "NODE_NAME" } } { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.853 ns) + CELL(0.000 ns) 4.796 ns LCD1602:Lcd1602\|clk_2ms~clkctrl 4 COMB CLKCTRL_G1 120 " "Info: 4: + IC(1.853 ns) + CELL(0.000 ns) = 4.796 ns; Loc. = CLKCTRL_G1; Fanout = 120; COMB Node = 'LCD1602:Lcd1602\|clk_2ms~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.853 ns" { LCD1602:Lcd1602|clk_2ms LCD1602:Lcd1602|clk_2ms~clkctrl } "NODE_NAME" } } { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.537 ns) 6.335 ns LCD1602:Lcd1602\|Data_Buf\[81\] 5 REG LCFF_X34_Y13_N15 1 " "Info: 5: + IC(1.002 ns) + CELL(0.537 ns) = 6.335 ns; Loc. = LCFF_X34_Y13_N15; Fanout = 1; REG Node = 'LCD1602:Lcd1602\|Data_Buf\[81\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.539 ns" { LCD1602:Lcd1602|clk_2ms~clkctrl LCD1602:Lcd1602|Data_Buf[81] } "NODE_NAME" } } { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.67 % ) " "Info: Total cell delay = 2.323 ns ( 36.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.012 ns ( 63.33 % ) " "Info: Total interconnect delay = 4.012 ns ( 63.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.335 ns" { clk clk~clkctrl LCD1602:Lcd1602|clk_2ms LCD1602:Lcd1602|clk_2ms~clkctrl LCD1602:Lcd1602|Data_Buf[81] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.335 ns" { clk clk~combout clk~clkctrl LCD1602:Lcd1602|clk_2ms LCD1602:Lcd1602|clk_2ms~clkctrl LCD1602:Lcd1602|Data_Buf[81] } { 0.000ns 0.000ns 0.118ns 1.039ns 1.853ns 1.002ns } { 0.000ns 0.999ns 0.000ns 0.787ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 19.115 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 19.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.150 ns) 2.597 ns s_1:clk_s1\|always0~0 2 COMB LCCOMB_X33_Y17_N28 1 " "Info: 2: + IC(1.448 ns) + CELL(0.150 ns) = 2.597 ns; Loc. = LCCOMB_X33_Y17_N28; Fanout = 1; COMB Node = 's_1:clk_s1\|always0~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.598 ns" { clk s_1:clk_s1|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.787 ns) + CELL(0.000 ns) 4.384 ns s_1:clk_s1\|always0~0clkctrl 3 COMB CLKCTRL_G11 33 " "Info: 3: + IC(1.787 ns) + CELL(0.000 ns) = 4.384 ns; Loc. = CLKCTRL_G11; Fanout = 33; COMB Node = 's_1:clk_s1\|always0~0clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.787 ns" { s_1:clk_s1|always0~0 s_1:clk_s1|always0~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.787 ns) 6.176 ns s_1:clk_s1\|out_1 4 REG LCFF_X34_Y17_N17 55 " "Info: 4: + IC(1.005 ns) + CELL(0.787 ns) = 6.176 ns; Loc. = LCFF_X34_Y17_N17; Fanout = 55; REG Node = 's_1:clk_s1\|out_1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.792 ns" { s_1:clk_s1|always0~0clkctrl s_1:clk_s1|out_1 } "NODE_NAME" } } { "s_1.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/s_1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.149 ns) 7.057 ns clk_s 5 COMB LCCOMB_X33_Y17_N24 1 " "Info: 5: + IC(0.732 ns) + CELL(0.149 ns) = 7.057 ns; Loc. = LCCOMB_X33_Y17_N24; Fanout = 1; COMB Node = 'clk_s'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.881 ns" { s_1:clk_s1|out_1 clk_s } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.806 ns) + CELL(0.000 ns) 8.863 ns clk_s~clkctrl 6 COMB CLKCTRL_G4 9 " "Info: 6: + IC(1.806 ns) + CELL(0.000 ns) = 8.863 ns; Loc. = CLKCTRL_G4; Fanout = 9; COMB Node = 'clk_s~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.806 ns" { clk_s clk_s~clkctrl } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.787 ns) 10.670 ns m_60:second\|count 7 REG LCFF_X33_Y17_N3 1 " "Info: 7: + IC(1.020 ns) + CELL(0.787 ns) = 10.670 ns; Loc. = LCFF_X33_Y17_N3; Fanout = 1; REG Node = 'm_60:second\|count'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.807 ns" { clk_s~clkctrl m_60:second|count } "NODE_NAME" } } { "m_60.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_60.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.149 ns) 11.122 ns clk_m 8 COMB LCCOMB_X33_Y17_N30 1 " "Info: 8: + IC(0.303 ns) + CELL(0.149 ns) = 11.122 ns; Loc. = LCCOMB_X33_Y17_N30; Fanout = 1; COMB Node = 'clk_m'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.452 ns" { m_60:second|count clk_m } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.696 ns) + CELL(0.000 ns) 12.818 ns clk_m~clkctrl 9 COMB CLKCTRL_G13 9 " "Info: 9: + IC(1.696 ns) + CELL(0.000 ns) = 12.818 ns; Loc. = CLKCTRL_G13; Fanout = 9; COMB Node = 'clk_m~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.696 ns" { clk_m clk_m~clkctrl } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.787 ns) 14.629 ns m_60:minute\|count 10 REG LCFF_X36_Y17_N29 1 " "Info: 10: + IC(1.024 ns) + CELL(0.787 ns) = 14.629 ns; Loc. = LCFF_X36_Y17_N29; Fanout = 1; REG Node = 'm_60:minute\|count'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.811 ns" { clk_m~clkctrl m_60:minute|count } "NODE_NAME" } } { "m_60.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_60.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.438 ns) 15.806 ns clk_h 11 COMB LCCOMB_X33_Y17_N10 1 " "Info: 11: + IC(0.739 ns) + CELL(0.438 ns) = 15.806 ns; Loc. = LCCOMB_X33_Y17_N10; Fanout = 1; COMB Node = 'clk_h'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.177 ns" { m_60:minute|count clk_h } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.787 ns) + CELL(0.000 ns) 17.593 ns clk_h~clkctrl 12 COMB CLKCTRL_G9 8 " "Info: 12: + IC(1.787 ns) + CELL(0.000 ns) = 17.593 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'clk_h~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.787 ns" { clk_h clk_h~clkctrl } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.537 ns) 19.115 ns m_24:hour\|ql\[3\] 13 REG LCFF_X35_Y12_N25 7 " "Info: 13: + IC(0.985 ns) + CELL(0.537 ns) = 19.115 ns; Loc. = LCFF_X35_Y12_N25; Fanout = 7; REG Node = 'm_24:hour\|ql\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.522 ns" { clk_h~clkctrl m_24:hour|ql[3] } "NODE_NAME" } } { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.783 ns ( 25.02 % ) " "Info: Total cell delay = 4.783 ns ( 25.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.332 ns ( 74.98 % ) " "Info: Total interconnect delay = 14.332 ns ( 74.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "19.115 ns" { clk s_1:clk_s1|always0~0 s_1:clk_s1|always0~0clkctrl s_1:clk_s1|out_1 clk_s clk_s~clkctrl m_60:second|count clk_m clk_m~clkctrl m_60:minute|count clk_h clk_h~clkctrl m_24:hour|ql[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "19.115 ns" { clk clk~combout s_1:clk_s1|always0~0 s_1:clk_s1|always0~0clkctrl s_1:clk_s1|out_1 clk_s clk_s~clkctrl m_60:second|count clk_m clk_m~clkctrl m_60:minute|count clk_h clk_h~clkctrl m_24:hour|ql[3] } { 0.000ns 0.000ns 1.448ns 1.787ns 1.005ns 0.732ns 1.806ns 1.020ns 0.303ns 1.696ns 1.024ns 0.739ns 1.787ns 0.985ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.787ns 0.149ns 0.000ns 0.787ns 0.149ns 0.000ns 0.787ns 0.438ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.335 ns" { clk clk~clkctrl LCD1602:Lcd1602|clk_2ms LCD1602:Lcd1602|clk_2ms~clkctrl LCD1602:Lcd1602|Data_Buf[81] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.335 ns" { clk clk~combout clk~clkctrl LCD1602:Lcd1602|clk_2ms LCD1602:Lcd1602|clk_2ms~clkctrl LCD1602:Lcd1602|Data_Buf[81] } { 0.000ns 0.000ns 0.118ns 1.039ns 1.853ns 1.002ns } { 0.000ns 0.999ns 0.000ns 0.787ns 0.000ns 0.537ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "19.115 ns" { clk s_1:clk_s1|always0~0 s_1:clk_s1|always0~0clkctrl s_1:clk_s1|out_1 clk_s clk_s~clkctrl m_60:second|count clk_m clk_m~clkctrl m_60:minute|count clk_h clk_h~clkctrl m_24:hour|ql[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "19.115 ns" { clk clk~combout s_1:clk_s1|always0~0 s_1:clk_s1|always0~0clkctrl s_1:clk_s1|out_1 clk_s clk_s~clkctrl m_60:second|count clk_m clk_m~clkctrl m_60:minute|count clk_h clk_h~clkctrl m_24:hour|ql[3] } { 0.000ns 0.000ns 1.448ns 1.787ns 1.005ns 0.732ns 1.806ns 1.020ns 0.303ns 1.696ns 1.024ns 0.739ns 1.787ns 0.985ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.787ns 0.149ns 0.000ns 0.787ns 0.149ns 0.000ns 0.787ns 0.438ns 0.000ns 0.537ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 50 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.581 ns" { m_24:hour|ql[3] m_24:hour|count~21 LCD1602:Lcd1602|Selector58~68 LCD1602:Lcd1602|Data_Buf[81] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.581 ns" { m_24:hour|ql[3] m_24:hour|count~21 LCD1602:Lcd1602|Selector58~68 LCD1602:Lcd1602|Data_Buf[81] } { 0.000ns 0.347ns 0.725ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.084ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.335 ns" { clk clk~clkctrl LCD1602:Lcd1602|clk_2ms LCD1602:Lcd1602|clk_2ms~clkctrl LCD1602:Lcd1602|Data_Buf[81] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.335 ns" { clk clk~combout clk~clkctrl LCD1602:Lcd1602|clk_2ms LCD1602:Lcd1602|clk_2ms~clkctrl LCD1602:Lcd1602|Data_Buf[81] } { 0.000ns 0.000ns 0.118ns 1.039ns 1.853ns 1.002ns } { 0.000ns 0.999ns 0.000ns 0.787ns 0.000ns 0.537ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "19.115 ns" { clk s_1:clk_s1|always0~0 s_1:clk_s1|always0~0clkctrl s_1:clk_s1|out_1 clk_s clk_s~clkctrl m_60:second|count clk_m clk_m~clkctrl m_60:minute|count clk_h clk_h~clkctrl m_24:hour|ql[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "19.115 ns" { clk clk~combout s_1:clk_s1|always0~0 s_1:clk_s1|always0~0clkctrl s_1:clk_s1|out_1 clk_s clk_s~clkctrl m_60:second|count clk_m clk_m~clkctrl m_60:minute|count clk_h clk_h~clkctrl m_24:hour|ql[3] } { 0.000ns 0.000ns 1.448ns 1.787ns 1.005ns 0.732ns 1.806ns 1.020ns 0.303ns 1.696ns 1.024ns 0.739ns 1.787ns 0.985ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.787ns 0.149ns 0.000ns 0.787ns 0.149ns 0.000ns 0.787ns 0.438ns 0.000ns 0.537ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "cset register m_24:hour\|ql\[1\] register m_24:hour\|ql\[2\] 64.67 MHz 15.463 ns Internal " "Info: Clock \"cset\" has Internal fmax of 64.67 MHz between source register \"m_24:hour\|ql\[1\]\" and destination register \"m_24:hour\|ql\[2\]\" (period= 15.463 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.042 ns + Longest register register " "Info: + Longest register to register delay is 2.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns m_24:hour\|ql\[1\] 1 REG LCFF_X35_Y12_N27 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y12_N27; Fanout = 7; REG Node = 'm_24:hour\|ql\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { m_24:hour|ql[1] } "NODE_NAME" } } { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.789 ns) + CELL(0.271 ns) 1.060 ns m_24:hour\|Add1~104 2 COMB LCCOMB_X35_Y13_N16 1 " "Info: 2: + IC(0.789 ns) + CELL(0.271 ns) = 1.060 ns; Loc. = LCCOMB_X35_Y13_N16; Fanout = 1; COMB Node = 'm_24:hour\|Add1~104'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.060 ns" { m_24:hour|ql[1] m_24:hour|Add1~104 } "NODE_NAME" } } { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.438 ns) 1.958 ns m_24:hour\|ql~121 3 COMB LCCOMB_X35_Y12_N22 1 " "Info: 3: + IC(0.460 ns) + CELL(0.438 ns) = 1.958 ns; Loc. = LCCOMB_X35_Y12_N22; Fanout = 1; COMB Node = 'm_24:hour\|ql~121'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.898 ns" { m_24:hour|Add1~104 m_24:hour|ql~121 } "NODE_NAME" } } { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.042 ns m_24:hour\|ql\[2\] 4 REG LCFF_X35_Y12_N23 7 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 2.042 ns; Loc. = LCFF_X35_Y12_N23; Fanout = 7; REG Node = 'm_24:hour\|ql\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.084 ns" { m_24:hour|ql~121 m_24:hour|ql[2] } "NODE_NAME" } } { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.793 ns ( 38.83 % ) " "Info: Total cell delay = 0.793 ns ( 38.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.249 ns ( 61.17 % ) " "Info: Total interconnect delay = 1.249 ns ( 61.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.042 ns" { m_24:hour|ql[1] m_24:hour|Add1~104 m_24:hour|ql~121 m_24:hour|ql[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.042 ns" { m_24:hour|ql[1] m_24:hour|Add1~104 m_24:hour|ql~121 m_24:hour|ql[2] } { 0.000ns 0.789ns 0.460ns 0.000ns } { 0.000ns 0.271ns 0.438ns 0.084ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-13.207 ns - Smallest " "Info: - Smallest clock skew is -13.207 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cset destination 6.132 ns + Shortest register " "Info: + Shortest clock path from clock \"cset\" to destination register is 6.132 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns cset 1 CLK PIN_N26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 4; CLK Node = 'cset'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { cset } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.549 ns) + CELL(0.275 ns) 2.823 ns clk_h 2 COMB LCCOMB_X33_Y17_N10 1 " "Info: 2: + IC(1.549 ns) + CELL(0.275 ns) = 2.823 ns; Loc. = LCCOMB_X33_Y17_N10; Fanout = 1; COMB Node = 'clk_h'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.824 ns" { cset clk_h } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.787 ns) + CELL(0.000 ns) 4.610 ns clk_h~clkctrl 3 COMB CLKCTRL_G9 8 " "Info: 3: + IC(1.787 ns) + CELL(0.000 ns) = 4.610 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'clk_h~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.787 ns" { clk_h clk_h~clkctrl } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.537 ns) 6.132 ns m_24:hour\|ql\[2\] 4 REG LCFF_X35_Y12_N23 7 " "Info: 4: + IC(0.985 ns) + CELL(0.537 ns) = 6.132 ns; Loc. = LCFF_X35_Y12_N23; Fanout = 7; REG Node = 'm_24:hour\|ql\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.522 ns" { clk_h~clkctrl m_24:hour|ql[2] } "NODE_NAME" } } { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.811 ns ( 29.53 % ) " "Info: Total cell delay = 1.811 ns ( 29.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.321 ns ( 70.47 % ) " "Info: Total interconnect delay = 4.321 ns ( 70.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.132 ns" { cset clk_h clk_h~clkctrl m_24:hour|ql[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.132 ns" { cset cset~combout clk_h clk_h~clkctrl m_24:hour|ql[2] } { 0.000ns 0.000ns 1.549ns 1.787ns 0.985ns } { 0.000ns 0.999ns 0.275ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cset source 19.339 ns - Longest register " "Info: - Longest clock path from clock \"cset\" to source register is 19.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns cset 1 CLK PIN_N26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 4; CLK Node = 'cset'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { cset } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.547 ns) + CELL(0.275 ns) 2.821 ns s_1:clk_s1\|always0~0 2 COMB LCCOMB_X33_Y17_N28 1 " "Info: 2: + IC(1.547 ns) + CELL(0.275 ns) = 2.821 ns; Loc. = LCCOMB_X33_Y17_N28; Fanout = 1; COMB Node = 's_1:clk_s1\|always0~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.822 ns" { cset s_1:clk_s1|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.787 ns) + CELL(0.000 ns) 4.608 ns s_1:clk_s1\|always0~0clkctrl 3 COMB CLKCTRL_G11 33 " "Info: 3: + IC(1.787 ns) + CELL(0.000 ns) = 4.608 ns; Loc. = CLKCTRL_G11; Fanout = 33; COMB Node = 's_1:clk_s1\|always0~0clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.787 ns" { s_1:clk_s1|always0~0 s_1:clk_s1|always0~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.787 ns) 6.400 ns s_1:clk_s1\|out_1 4 REG LCFF_X34_Y17_N17 55 " "Info: 4: + IC(1.005 ns) + CELL(0.787 ns) = 6.400 ns; Loc. = LCFF_X34_Y17_N17; Fanout = 55; REG Node = 's_1:clk_s1\|out_1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.792 ns" { s_1:clk_s1|always0~0clkctrl s_1:clk_s1|out_1 } "NODE_NAME" } } { "s_1.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/s_1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.149 ns) 7.281 ns clk_s 5 COMB LCCOMB_X33_Y17_N24 1 " "Info: 5: + IC(0.732 ns) + CELL(0.149 ns) = 7.281 ns; Loc. = LCCOMB_X33_Y17_N24; Fanout = 1; COMB Node = 'clk_s'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.881 ns" { s_1:clk_s1|out_1 clk_s } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.806 ns) + CELL(0.000 ns) 9.087 ns clk_s~clkctrl 6 COMB CLKCTRL_G4 9 " "Info: 6: + IC(1.806 ns) + CELL(0.000 ns) = 9.087 ns; Loc. = CLKCTRL_G4; Fanout = 9; COMB Node = 'clk_s~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.806 ns" { clk_s clk_s~clkctrl } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.787 ns) 10.894 ns m_60:second\|count 7 REG LCFF_X33_Y17_N3 1 " "Info: 7: + IC(1.020 ns) + CELL(0.787 ns) = 10.894 ns; Loc. = LCFF_X33_Y17_N3; Fanout = 1; REG Node = 'm_60:second\|count'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.807 ns" { clk_s~clkctrl m_60:second|count } "NODE_NAME" } } { "m_60.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_60.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.149 ns) 11.346 ns clk_m 8 COMB LCCOMB_X33_Y17_N30 1 " "Info: 8: + IC(0.303 ns) + CELL(0.149 ns) = 11.346 ns; Loc. = LCCOMB_X33_Y17_N30; Fanout = 1; COMB Node = 'clk_m'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.452 ns" { m_60:second|count clk_m } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.696 ns) + CELL(0.000 ns) 13.042 ns clk_m~clkctrl 9 COMB CLKCTRL_G13 9 " "Info: 9: + IC(1.696 ns) + CELL(0.000 ns) = 13.042 ns; Loc. = CLKCTRL_G13; Fanout = 9; COMB Node = 'clk_m~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.696 ns" { clk_m clk_m~clkctrl } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.787 ns) 14.853 ns m_60:minute\|count 10 REG LCFF_X36_Y17_N29 1 " "Info: 10: + IC(1.024 ns) + CELL(0.787 ns) = 14.853 ns; Loc. = LCFF_X36_Y17_N29; Fanout = 1; REG Node = 'm_60:minute\|count'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.811 ns" { clk_m~clkctrl m_60:minute|count } "NODE_NAME" } } { "m_60.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_60.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.438 ns) 16.030 ns clk_h 11 COMB LCCOMB_X33_Y17_N10 1 " "Info: 11: + IC(0.739 ns) + CELL(0.438 ns) = 16.030 ns; Loc. = LCCOMB_X33_Y17_N10; Fanout = 1; COMB Node = 'clk_h'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.177 ns" { m_60:minute|count clk_h } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.787 ns) + CELL(0.000 ns) 17.817 ns clk_h~clkctrl 12 COMB CLKCTRL_G9 8 " "Info: 12: + IC(1.787 ns) + CELL(0.000 ns) = 17.817 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'clk_h~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.787 ns" { clk_h clk_h~clkctrl } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.537 ns) 19.339 ns m_24:hour\|ql\[1\] 13 REG LCFF_X35_Y12_N27 7 " "Info: 13: + IC(0.985 ns) + CELL(0.537 ns) = 19.339 ns; Loc. = LCFF_X35_Y12_N27; Fanout = 7; REG Node = 'm_24:hour\|ql\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.522 ns" { clk_h~clkctrl m_24:hour|ql[1] } "NODE_NAME" } } { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.908 ns ( 25.38 % ) " "Info: Total cell delay = 4.908 ns ( 25.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.431 ns ( 74.62 % ) " "Info: Total interconnect delay = 14.431 ns ( 74.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "19.339 ns" { cset s_1:clk_s1|always0~0 s_1:clk_s1|always0~0clkctrl s_1:clk_s1|out_1 clk_s clk_s~clkctrl m_60:second|count clk_m clk_m~clkctrl m_60:minute|count clk_h clk_h~clkctrl m_24:hour|ql[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "19.339 ns" { cset cset~combout s_1:clk_s1|always0~0 s_1:clk_s1|always0~0clkctrl s_1:clk_s1|out_1 clk_s clk_s~clkctrl m_60:second|count clk_m clk_m~clkctrl m_60:minute|count clk_h clk_h~clkctrl m_24:hour|ql[1] } { 0.000ns 0.000ns 1.547ns 1.787ns 1.005ns 0.732ns 1.806ns 1.020ns 0.303ns 1.696ns 1.024ns 0.739ns 1.787ns 0.985ns } { 0.000ns 0.999ns 0.275ns 0.000ns 0.787ns 0.149ns 0.000ns 0.787ns 0.149ns 0.000ns 0.787ns 0.438ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.132 ns" { cset clk_h clk_h~clkctrl m_24:hour|ql[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.132 ns" { cset cset~combout clk_h clk_h~clkctrl m_24:hour|ql[2] } { 0.000ns 0.000ns 1.549ns 1.787ns 0.985ns } { 0.000ns 0.999ns 0.275ns 0.000ns 0.537ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "19.339 ns" { cset s_1:clk_s1|always0~0 s_1:clk_s1|always0~0clkctrl s_1:clk_s1|out_1 clk_s clk_s~clkctrl m_60:second|count clk_m clk_m~clkctrl m_60:minute|count clk_h clk_h~clkctrl m_24:hour|ql[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "19.339 ns" { cset cset~combout s_1:clk_s1|always0~0 s_1:clk_s1|always0~0clkctrl s_1:clk_s1|out_1 clk_s clk_s~clkctrl m_60:second|count clk_m clk_m~clkctrl m_60:minute|count clk_h clk_h~clkctrl m_24:hour|ql[1] } { 0.000ns 0.000ns 1.547ns 1.787ns 1.005ns 0.732ns 1.806ns 1.020ns 0.303ns 1.696ns 1.024ns 0.739ns 1.787ns 0.985ns } { 0.000ns 0.999ns 0.275ns 0.000ns 0.787ns 0.149ns 0.000ns 0.787ns 0.149ns 0.000ns 0.787ns 0.438ns 0.000ns 0.537ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.042 ns" { m_24:hour|ql[1] m_24:hour|Add1~104 m_24:hour|ql~121 m_24:hour|ql[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.042 ns" { m_24:hour|ql[1] m_24:hour|Add1~104 m_24:hour|ql~121 m_24:hour|ql[2] } { 0.000ns 0.789ns 0.460ns 0.000ns } { 0.000ns 0.271ns 0.438ns 0.084ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.132 ns" { cset clk_h clk_h~clkctrl m_24:hour|ql[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.132 ns" { cset cset~combout clk_h clk_h~clkctrl m_24:hour|ql[2] } { 0.000ns 0.000ns 1.549ns 1.787ns 0.985ns } { 0.000ns 0.999ns 0.275ns 0.000ns 0.537ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "19.339 ns" { cset s_1:clk_s1|always0~0 s_1:clk_s1|always0~0clkctrl s_1:clk_s1|out_1 clk_s clk_s~clkctrl m_60:second|count clk_m clk_m~clkctrl m_60:minute|count clk_h clk_h~clkctrl m_24:hour|ql[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "19.339 ns" { cset cset~combout s_1:clk_s1|always0~0 s_1:clk_s1|always0~0clkctrl s_1:clk_s1|out_1 clk_s clk_s~clkctrl m_60:second|count clk_m clk_m~clkctrl m_60:minute|count clk_h clk_h~clkctrl m_24:hour|ql[1] } { 0.000ns 0.000ns 1.547ns 1.787ns 1.005ns 0.732ns 1.806ns 1.020ns 0.303ns 1.696ns 1.024ns 0.739ns 1.787ns 0.985ns } { 0.000ns 0.999ns 0.275ns 0.000ns 0.787ns 0.149ns 0.000ns 0.787ns 0.149ns 0.000ns 0.787ns 0.438ns 0.000ns 0.537ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "s register m_24:hour\|ql\[1\] register m_24:hour\|ql\[2\] 443.26 MHz 2.256 ns Internal " "Info: Clock \"s\" has Internal fmax of 443.26 MHz between source register \"m_24:hour\|ql\[1\]\" and destination register \"m_24:hour\|ql\[2\]\" (period= 2.256 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.042 ns + Longest register register " "Info: + Longest register to register delay is 2.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns m_24:hour\|ql\[1\] 1 REG LCFF_X35_Y12_N27 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y12_N27; Fanout = 7; REG Node = 'm_24:hour\|ql\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { m_24:hour|ql[1] } "NODE_NAME" } } { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.789 ns) + CELL(0.271 ns) 1.060 ns m_24:hour\|Add1~104 2 COMB LCCOMB_X35_Y13_N16 1 " "Info: 2: + IC(0.789 ns) + CELL(0.271 ns) = 1.060 ns; Loc. = LCCOMB_X35_Y13_N16; Fanout = 1; COMB Node = 'm_24:hour\|Add1~104'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.060 ns" { m_24:hour|ql[1] m_24:hour|Add1~104 } "NODE_NAME" } } { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.438 ns) 1.958 ns m_24:hour\|ql~121 3 COMB LCCOMB_X35_Y12_N22 1 " "Info: 3: + IC(0.460 ns) + CELL(0.438 ns) = 1.958 ns; Loc. = LCCOMB_X35_Y12_N22; Fanout = 1; COMB Node = 'm_24:hour\|ql~121'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.898 ns" { m_24:hour|Add1~104 m_24:hour|ql~121 } "NODE_NAME" } } { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.042 ns m_24:hour\|ql\[2\] 4 REG LCFF_X35_Y12_N23 7 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 2.042 ns; Loc. = LCFF_X35_Y12_N23; Fanout = 7; REG Node = 'm_24:hour\|ql\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.084 ns" { m_24:hour|ql~121 m_24:hour|ql[2] } "NODE_NAME" } } { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.793 ns ( 38.83 % ) " "Info: Total cell delay = 0.793 ns ( 38.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.249 ns ( 61.17 % ) " "Info: Total interconnect delay = 1.249 ns ( 61.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.042 ns" { m_24:hour|ql[1] m_24:hour|Add1~104 m_24:hour|ql~121 m_24:hour|ql[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.042 ns" { m_24:hour|ql[1] m_24:hour|Add1~104 m_24:hour|ql~121 m_24:hour|ql[2] } { 0.000ns 0.789ns 0.460ns 0.000ns } { 0.000ns 0.271ns 0.438ns 0.084ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s destination 15.856 ns + Shortest register " "Info: + Shortest clock path from clock \"s\" to destination register is 15.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns s 1 CLK PIN_G26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; CLK Node = 's'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { s } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.523 ns) + CELL(0.413 ns) 3.798 ns clk_s 2 COMB LCCOMB_X33_Y17_N24 1 " "Info: 2: + IC(2.523 ns) + CELL(0.413 ns) = 3.798 ns; Loc. = LCCOMB_X33_Y17_N24; Fanout = 1; COMB Node = 'clk_s'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.936 ns" { s clk_s } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.806 ns) + CELL(0.000 ns) 5.604 ns clk_s~clkctrl 3 COMB CLKCTRL_G4 9 " "Info: 3: + IC(1.806 ns) + CELL(0.000 ns) = 5.604 ns; Loc. = CLKCTRL_G4; Fanout = 9; COMB Node = 'clk_s~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.806 ns" { clk_s clk_s~clkctrl } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.787 ns) 7.411 ns m_60:second\|count 4 REG LCFF_X33_Y17_N3 1 " "Info: 4: + IC(1.020 ns) + CELL(0.787 ns) = 7.411 ns; Loc. = LCFF_X33_Y17_N3; Fanout = 1; REG Node = 'm_60:second\|count'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.807 ns" { clk_s~clkctrl m_60:second|count } "NODE_NAME" } } { "m_60.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_60.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.149 ns) 7.863 ns clk_m 5 COMB LCCOMB_X33_Y17_N30 1 " "Info: 5: + IC(0.303 ns) + CELL(0.149 ns) = 7.863 ns; Loc. = LCCOMB_X33_Y17_N30; Fanout = 1; COMB Node = 'clk_m'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.452 ns" { m_60:second|count clk_m } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.696 ns) + CELL(0.000 ns) 9.559 ns clk_m~clkctrl 6 COMB CLKCTRL_G13 9 " "Info: 6: + IC(1.696 ns) + CELL(0.000 ns) = 9.559 ns; Loc. = CLKCTRL_G13; Fanout = 9; COMB Node = 'clk_m~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.696 ns" { clk_m clk_m~clkctrl } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.787 ns) 11.370 ns m_60:minute\|count 7 REG LCFF_X36_Y17_N29 1 " "Info: 7: + IC(1.024 ns) + CELL(0.787 ns) = 11.370 ns; Loc. = LCFF_X36_Y17_N29; Fanout = 1; REG Node = 'm_60:minute\|count'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.811 ns" { clk_m~clkctrl m_60:minute|count } "NODE_NAME" } } { "m_60.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_60.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.438 ns) 12.547 ns clk_h 8 COMB LCCOMB_X33_Y17_N10 1 " "Info: 8: + IC(0.739 ns) + CELL(0.438 ns) = 12.547 ns; Loc. = LCCOMB_X33_Y17_N10; Fanout = 1; COMB Node = 'clk_h'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.177 ns" { m_60:minute|count clk_h } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.787 ns) + CELL(0.000 ns) 14.334 ns clk_h~clkctrl 9 COMB CLKCTRL_G9 8 " "Info: 9: + IC(1.787 ns) + CELL(0.000 ns) = 14.334 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'clk_h~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.787 ns" { clk_h clk_h~clkctrl } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.537 ns) 15.856 ns m_24:hour\|ql\[2\] 10 REG LCFF_X35_Y12_N23 7 " "Info: 10: + IC(0.985 ns) + CELL(0.537 ns) = 15.856 ns; Loc. = LCFF_X35_Y12_N23; Fanout = 7; REG Node = 'm_24:hour\|ql\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.522 ns" { clk_h~clkctrl m_24:hour|ql[2] } "NODE_NAME" } } { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.973 ns ( 25.06 % ) " "Info: Total cell delay = 3.973 ns ( 25.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.883 ns ( 74.94 % ) " "Info: Total interconnect delay = 11.883 ns ( 74.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "15.856 ns" { s clk_s clk_s~clkctrl m_60:second|count clk_m clk_m~clkctrl m_60:minute|count clk_h clk_h~clkctrl m_24:hour|ql[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "15.856 ns" { s s~combout clk_s clk_s~clkctrl m_60:second|count clk_m clk_m~clkctrl m_60:minute|count clk_h clk_h~clkctrl m_24:hour|ql[2] } { 0.000ns 0.000ns 2.523ns 1.806ns 1.020ns 0.303ns 1.696ns 1.024ns 0.739ns 1.787ns 0.985ns } { 0.000ns 0.862ns 0.413ns 0.000ns 0.787ns 0.149ns 0.000ns 0.787ns 0.438ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s source 15.856 ns - Longest register " "Info: - Longest clock path from clock \"s\" to source register is 15.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns s 1 CLK PIN_G26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; CLK Node = 's'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { s } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.523 ns) + CELL(0.413 ns) 3.798 ns clk_s 2 COMB LCCOMB_X33_Y17_N24 1 " "Info: 2: + IC(2.523 ns) + CELL(0.413 ns) = 3.798 ns; Loc. = LCCOMB_X33_Y17_N24; Fanout = 1; COMB Node = 'clk_s'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.936 ns" { s clk_s } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.806 ns) + CELL(0.000 ns) 5.604 ns clk_s~clkctrl 3 COMB CLKCTRL_G4 9 " "Info: 3: + IC(1.806 ns) + CELL(0.000 ns) = 5.604 ns; Loc. = CLKCTRL_G4; Fanout = 9; COMB Node = 'clk_s~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.806 ns" { clk_s clk_s~clkctrl } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.787 ns) 7.411 ns m_60:second\|count 4 REG LCFF_X33_Y17_N3 1 " "Info: 4: + IC(1.020 ns) + CELL(0.787 ns) = 7.411 ns; Loc. = LCFF_X33_Y17_N3; Fanout = 1; REG Node = 'm_60:second\|count'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.807 ns" { clk_s~clkctrl m_60:second|count } "NODE_NAME" } } { "m_60.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_60.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.149 ns) 7.863 ns clk_m 5 COMB LCCOMB_X33_Y17_N30 1 " "Info: 5: + IC(0.303 ns) + CELL(0.149 ns) = 7.863 ns; Loc. = LCCOMB_X33_Y17_N30; Fanout = 1; COMB Node = 'clk_m'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.452 ns" { m_60:second|count clk_m } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.696 ns) + CELL(0.000 ns) 9.559 ns clk_m~clkctrl 6 COMB CLKCTRL_G13 9 " "Info: 6: + IC(1.696 ns) + CELL(0.000 ns) = 9.559 ns; Loc. = CLKCTRL_G13; Fanout = 9; COMB Node = 'clk_m~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.696 ns" { clk_m clk_m~clkctrl } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.787 ns) 11.370 ns m_60:minute\|count 7 REG LCFF_X36_Y17_N29 1 " "Info: 7: + IC(1.024 ns) + CELL(0.787 ns) = 11.370 ns; Loc. = LCFF_X36_Y17_N29; Fanout = 1; REG Node = 'm_60:minute\|count'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.811 ns" { clk_m~clkctrl m_60:minute|count } "NODE_NAME" } } { "m_60.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_60.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.438 ns) 12.547 ns clk_h 8 COMB LCCOMB_X33_Y17_N10 1 " "Info: 8: + IC(0.739 ns) + CELL(0.438 ns) = 12.547 ns; Loc. = LCCOMB_X33_Y17_N10; Fanout = 1; COMB Node = 'clk_h'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.177 ns" { m_60:minute|count clk_h } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.787 ns) + CELL(0.000 ns) 14.334 ns clk_h~clkctrl 9 COMB CLKCTRL_G9 8 " "Info: 9: + IC(1.787 ns) + CELL(0.000 ns) = 14.334 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'clk_h~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.787 ns" { clk_h clk_h~clkctrl } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.537 ns) 15.856 ns m_24:hour\|ql\[1\] 10 REG LCFF_X35_Y12_N27 7 " "Info: 10: + IC(0.985 ns) + CELL(0.537 ns) = 15.856 ns; Loc. = LCFF_X35_Y12_N27; Fanout = 7; REG Node = 'm_24:hour\|ql\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.522 ns" { clk_h~clkctrl m_24:hour|ql[1] } "NODE_NAME" } } { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.973 ns ( 25.06 % ) " "Info: Total cell delay = 3.973 ns ( 25.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.883 ns ( 74.94 % ) " "Info: Total interconnect delay = 11.883 ns ( 74.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "15.856 ns" { s clk_s clk_s~clkctrl m_60:second|count clk_m clk_m~clkctrl m_60:minute|count clk_h clk_h~clkctrl m_24:hour|ql[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "15.856 ns" { s s~combout clk_s clk_s~clkctrl m_60:second|count clk_m clk_m~clkctrl m_60:minute|count clk_h clk_h~clkctrl m_24:hour|ql[1] } { 0.000ns 0.000ns 2.523ns 1.806ns 1.020ns 0.303ns 1.696ns 1.024ns 0.739ns 1.787ns 0.985ns } { 0.000ns 0.862ns 0.413ns 0.000ns 0.787ns 0.149ns 0.000ns 0.787ns 0.438ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "15.856 ns" { s clk_s clk_s~clkctrl m_60:second|count clk_m clk_m~clkctrl m_60:minute|count clk_h clk_h~clkctrl m_24:hour|ql[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "15.856 ns" { s s~combout clk_s clk_s~clkctrl m_60:second|count clk_m clk_m~clkctrl m_60:minute|count clk_h clk_h~clkctrl m_24:hour|ql[2] } { 0.000ns 0.000ns 2.523ns 1.806ns 1.020ns 0.303ns 1.696ns 1.024ns 0.739ns 1.787ns 0.985ns } { 0.000ns 0.862ns 0.413ns 0.000ns 0.787ns 0.149ns 0.000ns 0.787ns 0.438ns 0.000ns 0.537ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "15.856 ns" { s clk_s clk_s~clkctrl m_60:second|count clk_m clk_m~clkctrl m_60:minute|count clk_h clk_h~clkctrl m_24:hour|ql[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "15.856 ns" { s s~combout clk_s clk_s~clkctrl m_60:second|count clk_m clk_m~clkctrl m_60:minute|count clk_h clk_h~clkctrl m_24:hour|ql[1] } { 0.000ns 0.000ns 2.523ns 1.806ns 1.020ns 0.303ns 1.696ns 1.024ns 0.739ns 1.787ns 0.985ns } { 0.000ns 0.862ns 0.413ns 0.000ns 0.787ns 0.149ns 0.000ns 0.787ns 0.438ns 0.000ns 0.537ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.042 ns" { m_24:hour|ql[1] m_24:hour|Add1~104 m_24:hour|ql~121 m_24:hour|ql[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.042 ns" { m_24:hour|ql[1] m_24:hour|Add1~104 m_24:hour|ql~121 m_24:hour|ql[2] } { 0.000ns 0.789ns 0.460ns 0.000ns } { 0.000ns 0.271ns 0.438ns 0.084ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "15.856 ns" { s clk_s clk_s~clkctrl m_60:second|count clk_m clk_m~clkctrl m_60:minute|count clk_h clk_h~clkctrl m_24:hour|ql[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "15.856 ns" { s s~combout clk_s clk_s~clkctrl m_60:second|count clk_m clk_m~clkctrl m_60:minute|count clk_h clk_h~clkctrl m_24:hour|ql[2] } { 0.000ns 0.000ns 2.523ns 1.806ns 1.020ns 0.303ns 1.696ns 1.024ns 0.739ns 1.787ns 0.985ns } { 0.000ns 0.862ns 0.413ns 0.000ns 0.787ns 0.149ns 0.000ns 0.787ns 0.438ns 0.000ns 0.537ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "15.856 ns" { s clk_s clk_s~clkctrl m_60:second|count clk_m clk_m~clkctrl m_60:minute|count clk_h clk_h~clkctrl m_24:hour|ql[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "15.856 ns" { s s~combout clk_s clk_s~clkctrl m_60:second|count clk_m clk_m~clkctrl m_60:minute|count clk_h clk_h~clkctrl m_24:hour|ql[1] } { 0.000ns 0.000ns 2.523ns 1.806ns 1.020ns 0.303ns 1.696ns 1.024ns 0.739ns 1.787ns 0.985ns } { 0.000ns 0.862ns 0.413ns 0.000ns 0.787ns 0.149ns 0.000ns 0.787ns 0.438ns 0.000ns 0.537ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "m register m_24:hour\|ql\[1\] register m_24:hour\|ql\[2\] 443.26 MHz 2.256 ns Internal " "Info: Clock \"m\" has Internal fmax of 443.26 MHz between source register \"m_24:hour\|ql\[1\]\" and destination register \"m_24:hour\|ql\[2\]\" (period= 2.256 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.042 ns + Longest register register " "Info: + Longest register to register delay is 2.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns m_24:hour\|ql\[1\] 1 REG LCFF_X35_Y12_N27 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y12_N27; Fanout = 7; REG Node = 'm_24:hour\|ql\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { m_24:hour|ql[1] } "NODE_NAME" } } { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.789 ns) + CELL(0.271 ns) 1.060 ns m_24:hour\|Add1~104 2 COMB LCCOMB_X35_Y13_N16 1 " "Info: 2: + IC(0.789 ns) + CELL(0.271 ns) = 1.060 ns; Loc. = LCCOMB_X35_Y13_N16; Fanout = 1; COMB Node = 'm_24:hour\|Add1~104'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.060 ns" { m_24:hour|ql[1] m_24:hour|Add1~104 } "NODE_NAME" } } { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.438 ns) 1.958 ns m_24:hour\|ql~121 3 COMB LCCOMB_X35_Y12_N22 1 " "Info: 3: + IC(0.460 ns) + CELL(0.438 ns) = 1.958 ns; Loc. = LCCOMB_X35_Y12_N22; Fanout = 1; COMB Node = 'm_24:hour\|ql~121'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.898 ns" { m_24:hour|Add1~104 m_24:hour|ql~121 } "NODE_NAME" } } { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.042 ns m_24:hour\|ql\[2\] 4 REG LCFF_X35_Y12_N23 7 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 2.042 ns; Loc. = LCFF_X35_Y12_N23; Fanout = 7; REG Node = 'm_24:hour\|ql\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.084 ns" { m_24:hour|ql~121 m_24:hour|ql[2] } "NODE_NAME" } } { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.793 ns ( 38.83 % ) " "Info: Total cell delay = 0.793 ns ( 38.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.249 ns ( 61.17 % ) " "Info: Total interconnect delay = 1.249 ns ( 61.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.042 ns" { m_24:hour|ql[1] m_24:hour|Add1~104 m_24:hour|ql~121 m_24:hour|ql[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.042 ns" { m_24:hour|ql[1] m_24:hour|Add1~104 m_24:hour|ql~121 m_24:hour|ql[2] } { 0.000ns 0.789ns 0.460ns 0.000ns } { 0.000ns 0.271ns 0.438ns 0.084ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "m destination 11.046 ns + Shortest register " "Info: + Shortest clock path from clock \"m\" to destination register is 11.046 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns m 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'm'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { m } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.818 ns) + CELL(0.393 ns) 3.053 ns clk_m 2 COMB LCCOMB_X33_Y17_N30 1 " "Info: 2: + IC(1.818 ns) + CELL(0.393 ns) = 3.053 ns; Loc. = LCCOMB_X33_Y17_N30; Fanout = 1; COMB Node = 'clk_m'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.211 ns" { m clk_m } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.696 ns) + CELL(0.000 ns) 4.749 ns clk_m~clkctrl 3 COMB CLKCTRL_G13 9 " "Info: 3: + IC(1.696 ns) + CELL(0.000 ns) = 4.749 ns; Loc. = CLKCTRL_G13; Fanout = 9; COMB Node = 'clk_m~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.696 ns" { clk_m clk_m~clkctrl } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.787 ns) 6.560 ns m_60:minute\|count 4 REG LCFF_X36_Y17_N29 1 " "Info: 4: + IC(1.024 ns) + CELL(0.787 ns) = 6.560 ns; Loc. = LCFF_X36_Y17_N29; Fanout = 1; REG Node = 'm_60:minute\|count'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.811 ns" { clk_m~clkctrl m_60:minute|count } "NODE_NAME" } } { "m_60.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_60.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.438 ns) 7.737 ns clk_h 5 COMB LCCOMB_X33_Y17_N10 1 " "Info: 5: + IC(0.739 ns) + CELL(0.438 ns) = 7.737 ns; Loc. = LCCOMB_X33_Y17_N10; Fanout = 1; COMB Node = 'clk_h'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.177 ns" { m_60:minute|count clk_h } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.787 ns) + CELL(0.000 ns) 9.524 ns clk_h~clkctrl 6 COMB CLKCTRL_G9 8 " "Info: 6: + IC(1.787 ns) + CELL(0.000 ns) = 9.524 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'clk_h~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.787 ns" { clk_h clk_h~clkctrl } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.537 ns) 11.046 ns m_24:hour\|ql\[2\] 7 REG LCFF_X35_Y12_N23 7 " "Info: 7: + IC(0.985 ns) + CELL(0.537 ns) = 11.046 ns; Loc. = LCFF_X35_Y12_N23; Fanout = 7; REG Node = 'm_24:hour\|ql\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.522 ns" { clk_h~clkctrl m_24:hour|ql[2] } "NODE_NAME" } } { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.997 ns ( 27.13 % ) " "Info: Total cell delay = 2.997 ns ( 27.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.049 ns ( 72.87 % ) " "Info: Total interconnect delay = 8.049 ns ( 72.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.046 ns" { m clk_m clk_m~clkctrl m_60:minute|count clk_h clk_h~clkctrl m_24:hour|ql[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.046 ns" { m m~combout clk_m clk_m~clkctrl m_60:minute|count clk_h clk_h~clkctrl m_24:hour|ql[2] } { 0.000ns 0.000ns 1.818ns 1.696ns 1.024ns 0.739ns 1.787ns 0.985ns } { 0.000ns 0.842ns 0.393ns 0.000ns 0.787ns 0.438ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "m source 11.046 ns - Longest register " "Info: - Longest clock path from clock \"m\" to source register is 11.046 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns m 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'm'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { m } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.818 ns) + CELL(0.393 ns) 3.053 ns clk_m 2 COMB LCCOMB_X33_Y17_N30 1 " "Info: 2: + IC(1.818 ns) + CELL(0.393 ns) = 3.053 ns; Loc. = LCCOMB_X33_Y17_N30; Fanout = 1; COMB Node = 'clk_m'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.211 ns" { m clk_m } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.696 ns) + CELL(0.000 ns) 4.749 ns clk_m~clkctrl 3 COMB CLKCTRL_G13 9 " "Info: 3: + IC(1.696 ns) + CELL(0.000 ns) = 4.749 ns; Loc. = CLKCTRL_G13; Fanout = 9; COMB Node = 'clk_m~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.696 ns" { clk_m clk_m~clkctrl } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.787 ns) 6.560 ns m_60:minute\|count 4 REG LCFF_X36_Y17_N29 1 " "Info: 4: + IC(1.024 ns) + CELL(0.787 ns) = 6.560 ns; Loc. = LCFF_X36_Y17_N29; Fanout = 1; REG Node = 'm_60:minute\|count'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.811 ns" { clk_m~clkctrl m_60:minute|count } "NODE_NAME" } } { "m_60.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_60.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.438 ns) 7.737 ns clk_h 5 COMB LCCOMB_X33_Y17_N10 1 " "Info: 5: + IC(0.739 ns) + CELL(0.438 ns) = 7.737 ns; Loc. = LCCOMB_X33_Y17_N10; Fanout = 1; COMB Node = 'clk_h'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.177 ns" { m_60:minute|count clk_h } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.787 ns) + CELL(0.000 ns) 9.524 ns clk_h~clkctrl 6 COMB CLKCTRL_G9 8 " "Info: 6: + IC(1.787 ns) + CELL(0.000 ns) = 9.524 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'clk_h~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.787 ns" { clk_h clk_h~clkctrl } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.537 ns) 11.046 ns m_24:hour\|ql\[1\] 7 REG LCFF_X35_Y12_N27 7 " "Info: 7: + IC(0.985 ns) + CELL(0.537 ns) = 11.046 ns; Loc. = LCFF_X35_Y12_N27; Fanout = 7; REG Node = 'm_24:hour\|ql\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.522 ns" { clk_h~clkctrl m_24:hour|ql[1] } "NODE_NAME" } } { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.997 ns ( 27.13 % ) " "Info: Total cell delay = 2.997 ns ( 27.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.049 ns ( 72.87 % ) " "Info: Total interconnect delay = 8.049 ns ( 72.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.046 ns" { m clk_m clk_m~clkctrl m_60:minute|count clk_h clk_h~clkctrl m_24:hour|ql[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.046 ns" { m m~combout clk_m clk_m~clkctrl m_60:minute|count clk_h clk_h~clkctrl m_24:hour|ql[1] } { 0.000ns 0.000ns 1.818ns 1.696ns 1.024ns 0.739ns 1.787ns 0.985ns } { 0.000ns 0.842ns 0.393ns 0.000ns 0.787ns 0.438ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.046 ns" { m clk_m clk_m~clkctrl m_60:minute|count clk_h clk_h~clkctrl m_24:hour|ql[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.046 ns" { m m~combout clk_m clk_m~clkctrl m_60:minute|count clk_h clk_h~clkctrl m_24:hour|ql[2] } { 0.000ns 0.000ns 1.818ns 1.696ns 1.024ns 0.739ns 1.787ns 0.985ns } { 0.000ns 0.842ns 0.393ns 0.000ns 0.787ns 0.438ns 0.000ns 0.537ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.046 ns" { m clk_m clk_m~clkctrl m_60:minute|count clk_h clk_h~clkctrl m_24:hour|ql[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.046 ns" { m m~combout clk_m clk_m~clkctrl m_60:minute|count clk_h clk_h~clkctrl m_24:hour|ql[1] } { 0.000ns 0.000ns 1.818ns 1.696ns 1.024ns 0.739ns 1.787ns 0.985ns } { 0.000ns 0.842ns 0.393ns 0.000ns 0.787ns 0.438ns 0.000ns 0.537ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.042 ns" { m_24:hour|ql[1] m_24:hour|Add1~104 m_24:hour|ql~121 m_24:hour|ql[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.042 ns" { m_24:hour|ql[1] m_24:hour|Add1~104 m_24:hour|ql~121 m_24:hour|ql[2] } { 0.000ns 0.789ns 0.460ns 0.000ns } { 0.000ns 0.271ns 0.438ns 0.084ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.046 ns" { m clk_m clk_m~clkctrl m_60:minute|count clk_h clk_h~clkctrl m_24:hour|ql[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.046 ns" { m m~combout clk_m clk_m~clkctrl m_60:minute|count clk_h clk_h~clkctrl m_24:hour|ql[2] } { 0.000ns 0.000ns 1.818ns 1.696ns 1.024ns 0.739ns 1.787ns 0.985ns } { 0.000ns 0.842ns 0.393ns 0.000ns 0.787ns 0.438ns 0.000ns 0.537ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.046 ns" { m clk_m clk_m~clkctrl m_60:minute|count clk_h clk_h~clkctrl m_24:hour|ql[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.046 ns" { m m~combout clk_m clk_m~clkctrl m_60:minute|count clk_h clk_h~clkctrl m_24:hour|ql[1] } { 0.000ns 0.000ns 1.818ns 1.696ns 1.024ns 0.739ns 1.787ns 0.985ns } { 0.000ns 0.842ns 0.393ns 0.000ns 0.787ns 0.438ns 0.000ns 0.537ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "h register m_24:hour\|ql\[1\] register m_24:hour\|ql\[2\] 443.26 MHz 2.256 ns Internal " "Info: Clock \"h\" has Internal fmax of 443.26 MHz between source register \"m_24:hour\|ql\[1\]\" and destination register \"m_24:hour\|ql\[2\]\" (period= 2.256 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.042 ns + Longest register register " "Info: + Longest register to register delay is 2.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns m_24:hour\|ql\[1\] 1 REG LCFF_X35_Y12_N27 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y12_N27; Fanout = 7; REG Node = 'm_24:hour\|ql\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { m_24:hour|ql[1] } "NODE_NAME" } } { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.789 ns) + CELL(0.271 ns) 1.060 ns m_24:hour\|Add1~104 2 COMB LCCOMB_X35_Y13_N16 1 " "Info: 2: + IC(0.789 ns) + CELL(0.271 ns) = 1.060 ns; Loc. = LCCOMB_X35_Y13_N16; Fanout = 1; COMB Node = 'm_24:hour\|Add1~104'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.060 ns" { m_24:hour|ql[1] m_24:hour|Add1~104 } "NODE_NAME" } } { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.438 ns) 1.958 ns m_24:hour\|ql~121 3 COMB LCCOMB_X35_Y12_N22 1 " "Info: 3: + IC(0.460 ns) + CELL(0.438 ns) = 1.958 ns; Loc. = LCCOMB_X35_Y12_N22; Fanout = 1; COMB Node = 'm_24:hour\|ql~121'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.898 ns" { m_24:hour|Add1~104 m_24:hour|ql~121 } "NODE_NAME" } } { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.042 ns m_24:hour\|ql\[2\] 4 REG LCFF_X35_Y12_N23 7 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 2.042 ns; Loc. = LCFF_X35_Y12_N23; Fanout = 7; REG Node = 'm_24:hour\|ql\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.084 ns" { m_24:hour|ql~121 m_24:hour|ql[2] } "NODE_NAME" } } { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.793 ns ( 38.83 % ) " "Info: Total cell delay = 0.793 ns ( 38.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.249 ns ( 61.17 % ) " "Info: Total interconnect delay = 1.249 ns ( 61.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.042 ns" { m_24:hour|ql[1] m_24:hour|Add1~104 m_24:hour|ql~121 m_24:hour|ql[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.042 ns" { m_24:hour|ql[1] m_24:hour|Add1~104 m_24:hour|ql~121 m_24:hour|ql[2] } { 0.000ns 0.789ns 0.460ns 0.000ns } { 0.000ns 0.271ns 0.438ns 0.084ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "h destination 6.210 ns + Shortest register " "Info: + Shortest clock path from clock \"h\" to destination register is 6.210 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns h 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'h'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { h } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.909 ns) + CELL(0.150 ns) 2.901 ns clk_h 2 COMB LCCOMB_X33_Y17_N10 1 " "Info: 2: + IC(1.909 ns) + CELL(0.150 ns) = 2.901 ns; Loc. = LCCOMB_X33_Y17_N10; Fanout = 1; COMB Node = 'clk_h'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.059 ns" { h clk_h } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.787 ns) + CELL(0.000 ns) 4.688 ns clk_h~clkctrl 3 COMB CLKCTRL_G9 8 " "Info: 3: + IC(1.787 ns) + CELL(0.000 ns) = 4.688 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'clk_h~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.787 ns" { clk_h clk_h~clkctrl } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.537 ns) 6.210 ns m_24:hour\|ql\[2\] 4 REG LCFF_X35_Y12_N23 7 " "Info: 4: + IC(0.985 ns) + CELL(0.537 ns) = 6.210 ns; Loc. = LCFF_X35_Y12_N23; Fanout = 7; REG Node = 'm_24:hour\|ql\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.522 ns" { clk_h~clkctrl m_24:hour|ql[2] } "NODE_NAME" } } { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.529 ns ( 24.62 % ) " "Info: Total cell delay = 1.529 ns ( 24.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.681 ns ( 75.38 % ) " "Info: Total interconnect delay = 4.681 ns ( 75.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.210 ns" { h clk_h clk_h~clkctrl m_24:hour|ql[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.210 ns" { h h~combout clk_h clk_h~clkctrl m_24:hour|ql[2] } { 0.000ns 0.000ns 1.909ns 1.787ns 0.985ns } { 0.000ns 0.842ns 0.150ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "h source 6.210 ns - Longest register " "Info: - Longest clock path from clock \"h\" to source register is 6.210 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns h 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'h'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { h } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.909 ns) + CELL(0.150 ns) 2.901 ns clk_h 2 COMB LCCOMB_X33_Y17_N10 1 " "Info: 2: + IC(1.909 ns) + CELL(0.150 ns) = 2.901 ns; Loc. = LCCOMB_X33_Y17_N10; Fanout = 1; COMB Node = 'clk_h'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.059 ns" { h clk_h } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.787 ns) + CELL(0.000 ns) 4.688 ns clk_h~clkctrl 3 COMB CLKCTRL_G9 8 " "Info: 3: + IC(1.787 ns) + CELL(0.000 ns) = 4.688 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'clk_h~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.787 ns" { clk_h clk_h~clkctrl } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.537 ns) 6.210 ns m_24:hour\|ql\[1\] 4 REG LCFF_X35_Y12_N27 7 " "Info: 4: + IC(0.985 ns) + CELL(0.537 ns) = 6.210 ns; Loc. = LCFF_X35_Y12_N27; Fanout = 7; REG Node = 'm_24:hour\|ql\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.522 ns" { clk_h~clkctrl m_24:hour|ql[1] } "NODE_NAME" } } { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.529 ns ( 24.62 % ) " "Info: Total cell delay = 1.529 ns ( 24.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.681 ns ( 75.38 % ) " "Info: Total interconnect delay = 4.681 ns ( 75.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.210 ns" { h clk_h clk_h~clkctrl m_24:hour|ql[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.210 ns" { h h~combout clk_h clk_h~clkctrl m_24:hour|ql[1] } { 0.000ns 0.000ns 1.909ns 1.787ns 0.985ns } { 0.000ns 0.842ns 0.150ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.210 ns" { h clk_h clk_h~clkctrl m_24:hour|ql[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.210 ns" { h h~combout clk_h clk_h~clkctrl m_24:hour|ql[2] } { 0.000ns 0.000ns 1.909ns 1.787ns 0.985ns } { 0.000ns 0.842ns 0.150ns 0.000ns 0.537ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.210 ns" { h clk_h clk_h~clkctrl m_24:hour|ql[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.210 ns" { h h~combout clk_h clk_h~clkctrl m_24:hour|ql[1] } { 0.000ns 0.000ns 1.909ns 1.787ns 0.985ns } { 0.000ns 0.842ns 0.150ns 0.000ns 0.537ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.042 ns" { m_24:hour|ql[1] m_24:hour|Add1~104 m_24:hour|ql~121 m_24:hour|ql[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.042 ns" { m_24:hour|ql[1] m_24:hour|Add1~104 m_24:hour|ql~121 m_24:hour|ql[2] } { 0.000ns 0.789ns 0.460ns 0.000ns } { 0.000ns 0.271ns 0.438ns 0.084ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.210 ns" { h clk_h clk_h~clkctrl m_24:hour|ql[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.210 ns" { h h~combout clk_h clk_h~clkctrl m_24:hour|ql[2] } { 0.000ns 0.000ns 1.909ns 1.787ns 0.985ns } { 0.000ns 0.842ns 0.150ns 0.000ns 0.537ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.210 ns" { h clk_h clk_h~clkctrl m_24:hour|ql[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.210 ns" { h h~combout clk_h clk_h~clkctrl m_24:hour|ql[1] } { 0.000ns 0.000ns 1.909ns 1.787ns 0.985ns } { 0.000ns 0.842ns 0.150ns 0.000ns 0.537ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLOCK_B register register clock:clock_user\|Hl\[0\] clock:clock_user\|Hl\[2\] 420.17 MHz Internal " "Info: Clock \"CLOCK_B\" Internal fmax is restricted to 420.17 MHz between source register \"clock:clock_user\|Hl\[0\]\" and destination register \"clock:clock_user\|Hl\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.868 ns + Longest register register " "Info: + Longest register to register delay is 0.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock:clock_user\|Hl\[0\] 1 REG LCFF_X36_Y12_N11 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y12_N11; Fanout = 6; REG Node = 'clock:clock_user\|Hl\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clock:clock_user|Hl[0] } "NODE_NAME" } } { "clock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clock.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.346 ns) + CELL(0.438 ns) 0.784 ns clock:clock_user\|Hl~142 2 COMB LCCOMB_X36_Y12_N18 1 " "Info: 2: + IC(0.346 ns) + CELL(0.438 ns) = 0.784 ns; Loc. = LCCOMB_X36_Y12_N18; Fanout = 1; COMB Node = 'clock:clock_user\|Hl~142'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.784 ns" { clock:clock_user|Hl[0] clock:clock_user|Hl~142 } "NODE_NAME" } } { "clock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.868 ns clock:clock_user\|Hl\[2\] 3 REG LCFF_X36_Y12_N19 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.868 ns; Loc. = LCFF_X36_Y12_N19; Fanout = 4; REG Node = 'clock:clock_user\|Hl\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.084 ns" { clock:clock_user|Hl~142 clock:clock_user|Hl[2] } "NODE_NAME" } } { "clock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clock.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.522 ns ( 60.14 % ) " "Info: Total cell delay = 0.522 ns ( 60.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.346 ns ( 39.86 % ) " "Info: Total interconnect delay = 0.346 ns ( 39.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.868 ns" { clock:clock_user|Hl[0] clock:clock_user|Hl~142 clock:clock_user|Hl[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.868 ns" { clock:clock_user|Hl[0] clock:clock_user|Hl~142 clock:clock_user|Hl[2] } { 0.000ns 0.346ns 0.000ns } { 0.000ns 0.438ns 0.084ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_B destination 2.650 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_B\" to destination register is 2.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_B 1 CLK PIN_AF14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 1; CLK Node = 'CLOCK_B'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLOCK_B } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns CLOCK_B~clkctrl 2 COMB CLKCTRL_G14 4 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'CLOCK_B~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_B CLOCK_B~clkctrl } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.537 ns) 2.650 ns clock:clock_user\|Hl\[2\] 3 REG LCFF_X36_Y12_N19 4 " "Info: 3: + IC(1.001 ns) + CELL(0.537 ns) = 2.650 ns; Loc. = LCFF_X36_Y12_N19; Fanout = 4; REG Node = 'clock:clock_user\|Hl\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.538 ns" { CLOCK_B~clkctrl clock:clock_user|Hl[2] } "NODE_NAME" } } { "clock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clock.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.96 % ) " "Info: Total cell delay = 1.536 ns ( 57.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.114 ns ( 42.04 % ) " "Info: Total interconnect delay = 1.114 ns ( 42.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.650 ns" { CLOCK_B CLOCK_B~clkctrl clock:clock_user|Hl[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.650 ns" { CLOCK_B CLOCK_B~combout CLOCK_B~clkctrl clock:clock_user|Hl[2] } { 0.000ns 0.000ns 0.113ns 1.001ns } { 0.000ns 0.999ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_B source 2.650 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_B\" to source register is 2.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_B 1 CLK PIN_AF14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 1; CLK Node = 'CLOCK_B'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLOCK_B } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns CLOCK_B~clkctrl 2 COMB CLKCTRL_G14 4 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'CLOCK_B~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_B CLOCK_B~clkctrl } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.537 ns) 2.650 ns clock:clock_user\|Hl\[0\] 3 REG LCFF_X36_Y12_N11 6 " "Info: 3: + IC(1.001 ns) + CELL(0.537 ns) = 2.650 ns; Loc. = LCFF_X36_Y12_N11; Fanout = 6; REG Node = 'clock:clock_user\|Hl\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.538 ns" { CLOCK_B~clkctrl clock:clock_user|Hl[0] } "NODE_NAME" } } { "clock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clock.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.96 % ) " "Info: Total cell delay = 1.536 ns ( 57.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.114 ns ( 42.04 % ) " "Info: Total interconnect delay = 1.114 ns ( 42.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.650 ns" { CLOCK_B CLOCK_B~clkctrl clock:clock_user|Hl[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.650 ns" { CLOCK_B CLOCK_B~combout CLOCK_B~clkctrl clock:clock_user|Hl[0] } { 0.000ns 0.000ns 0.113ns 1.001ns } { 0.000ns 0.999ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.650 ns" { CLOCK_B CLOCK_B~clkctrl clock:clock_user|Hl[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.650 ns" { CLOCK_B CLOCK_B~combout CLOCK_B~clkctrl clock:clock_user|Hl[2] } { 0.000ns 0.000ns 0.113ns 1.001ns } { 0.000ns 0.999ns 0.000ns 0.537ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.650 ns" { CLOCK_B CLOCK_B~clkctrl clock:clock_user|Hl[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.650 ns" { CLOCK_B CLOCK_B~combout CLOCK_B~clkctrl clock:clock_user|Hl[0] } { 0.000ns 0.000ns 0.113ns 1.001ns } { 0.000ns 0.999ns 0.000ns 0.537ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "clock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clock.v" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "clock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clock.v" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.868 ns" { clock:clock_user|Hl[0] clock:clock_user|Hl~142 clock:clock_user|Hl[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.868 ns" { clock:clock_user|Hl[0] clock:clock_user|Hl~142 clock:clock_user|Hl[2] } { 0.000ns 0.346ns 0.000ns } { 0.000ns 0.438ns 0.084ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.650 ns" { CLOCK_B CLOCK_B~clkctrl clock:clock_user|Hl[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.650 ns" { CLOCK_B CLOCK_B~combout CLOCK_B~clkctrl clock:clock_user|Hl[2] } { 0.000ns 0.000ns 0.113ns 1.001ns } { 0.000ns 0.999ns 0.000ns 0.537ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.650 ns" { CLOCK_B CLOCK_B~clkctrl clock:clock_user|Hl[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.650 ns" { CLOCK_B CLOCK_B~combout CLOCK_B~clkctrl clock:clock_user|Hl[0] } { 0.000ns 0.000ns 0.113ns 1.001ns } { 0.000ns 0.999ns 0.000ns 0.537ns } } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clock:clock_user|Hl[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { clock:clock_user|Hl[2] } {  } {  } } } { "clock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clock.v" 31 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLOCK_D register register clock:clock_user\|Ml\[0\] clock:clock_user\|Ml\[1\] 420.17 MHz Internal " "Info: Clock \"CLOCK_D\" Internal fmax is restricted to 420.17 MHz between source register \"clock:clock_user\|Ml\[0\]\" and destination register \"clock:clock_user\|Ml\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.895 ns + Longest register register " "Info: + Longest register to register delay is 0.895 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock:clock_user\|Ml\[0\] 1 REG LCFF_X36_Y13_N21 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y13_N21; Fanout = 6; REG Node = 'clock:clock_user\|Ml\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clock:clock_user|Ml[0] } "NODE_NAME" } } { "clock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clock.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.438 ns) 0.811 ns clock:clock_user\|Ml~92 2 COMB LCCOMB_X36_Y13_N12 1 " "Info: 2: + IC(0.373 ns) + CELL(0.438 ns) = 0.811 ns; Loc. = LCCOMB_X36_Y13_N12; Fanout = 1; COMB Node = 'clock:clock_user\|Ml~92'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.811 ns" { clock:clock_user|Ml[0] clock:clock_user|Ml~92 } "NODE_NAME" } } { "clock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.895 ns clock:clock_user\|Ml\[1\] 3 REG LCFF_X36_Y13_N13 5 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.895 ns; Loc. = LCFF_X36_Y13_N13; Fanout = 5; REG Node = 'clock:clock_user\|Ml\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.084 ns" { clock:clock_user|Ml~92 clock:clock_user|Ml[1] } "NODE_NAME" } } { "clock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clock.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.522 ns ( 58.32 % ) " "Info: Total cell delay = 0.522 ns ( 58.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.373 ns ( 41.68 % ) " "Info: Total interconnect delay = 0.373 ns ( 41.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.895 ns" { clock:clock_user|Ml[0] clock:clock_user|Ml~92 clock:clock_user|Ml[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.895 ns" { clock:clock_user|Ml[0] clock:clock_user|Ml~92 clock:clock_user|Ml[1] } { 0.000ns 0.373ns 0.000ns } { 0.000ns 0.438ns 0.084ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_D destination 2.661 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_D\" to destination register is 2.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_D 1 CLK PIN_P25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 1; CLK Node = 'CLOCK_D'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLOCK_D } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_D~clkctrl 2 COMB CLKCTRL_G7 4 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'CLOCK_D~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_D CLOCK_D~clkctrl } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 2.661 ns clock:clock_user\|Ml\[1\] 3 REG LCFF_X36_Y13_N13 5 " "Info: 3: + IC(1.007 ns) + CELL(0.537 ns) = 2.661 ns; Loc. = LCFF_X36_Y13_N13; Fanout = 5; REG Node = 'clock:clock_user\|Ml\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.544 ns" { CLOCK_D~clkctrl clock:clock_user|Ml[1] } "NODE_NAME" } } { "clock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clock.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.72 % ) " "Info: Total cell delay = 1.536 ns ( 57.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.125 ns ( 42.28 % ) " "Info: Total interconnect delay = 1.125 ns ( 42.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.661 ns" { CLOCK_D CLOCK_D~clkctrl clock:clock_user|Ml[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.661 ns" { CLOCK_D CLOCK_D~combout CLOCK_D~clkctrl clock:clock_user|Ml[1] } { 0.000ns 0.000ns 0.118ns 1.007ns } { 0.000ns 0.999ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_D source 2.661 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_D\" to source register is 2.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_D 1 CLK PIN_P25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 1; CLK Node = 'CLOCK_D'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLOCK_D } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_D~clkctrl 2 COMB CLKCTRL_G7 4 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'CLOCK_D~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_D CLOCK_D~clkctrl } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 2.661 ns clock:clock_user\|Ml\[0\] 3 REG LCFF_X36_Y13_N21 6 " "Info: 3: + IC(1.007 ns) + CELL(0.537 ns) = 2.661 ns; Loc. = LCFF_X36_Y13_N21; Fanout = 6; REG Node = 'clock:clock_user\|Ml\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.544 ns" { CLOCK_D~clkctrl clock:clock_user|Ml[0] } "NODE_NAME" } } { "clock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clock.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.72 % ) " "Info: Total cell delay = 1.536 ns ( 57.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.125 ns ( 42.28 % ) " "Info: Total interconnect delay = 1.125 ns ( 42.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.661 ns" { CLOCK_D CLOCK_D~clkctrl clock:clock_user|Ml[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.661 ns" { CLOCK_D CLOCK_D~combout CLOCK_D~clkctrl clock:clock_user|Ml[0] } { 0.000ns 0.000ns 0.118ns 1.007ns } { 0.000ns 0.999ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.661 ns" { CLOCK_D CLOCK_D~clkctrl clock:clock_user|Ml[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.661 ns" { CLOCK_D CLOCK_D~combout CLOCK_D~clkctrl clock:clock_user|Ml[1] } { 0.000ns 0.000ns 0.118ns 1.007ns } { 0.000ns 0.999ns 0.000ns 0.537ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.661 ns" { CLOCK_D CLOCK_D~clkctrl clock:clock_user|Ml[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.661 ns" { CLOCK_D CLOCK_D~combout CLOCK_D~clkctrl clock:clock_user|Ml[0] } { 0.000ns 0.000ns 0.118ns 1.007ns } { 0.000ns 0.999ns 0.000ns 0.537ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "clock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clock.v" 51 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "clock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clock.v" 51 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.895 ns" { clock:clock_user|Ml[0] clock:clock_user|Ml~92 clock:clock_user|Ml[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.895 ns" { clock:clock_user|Ml[0] clock:clock_user|Ml~92 clock:clock_user|Ml[1] } { 0.000ns 0.373ns 0.000ns } { 0.000ns 0.438ns 0.084ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.661 ns" { CLOCK_D CLOCK_D~clkctrl clock:clock_user|Ml[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.661 ns" { CLOCK_D CLOCK_D~combout CLOCK_D~clkctrl clock:clock_user|Ml[1] } { 0.000ns 0.000ns 0.118ns 1.007ns } { 0.000ns 0.999ns 0.000ns 0.537ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.661 ns" { CLOCK_D CLOCK_D~clkctrl clock:clock_user|Ml[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.661 ns" { CLOCK_D CLOCK_D~combout CLOCK_D~clkctrl clock:clock_user|Ml[0] } { 0.000ns 0.000ns 0.118ns 1.007ns } { 0.000ns 0.999ns 0.000ns 0.537ns } } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clock:clock_user|Ml[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { clock:clock_user|Ml[1] } {  } {  } } } { "clock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clock.v" 51 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLOCK_A register register clock:clock_user\|Hh\[0\] clock:clock_user\|Hh\[1\] 420.17 MHz Internal " "Info: Clock \"CLOCK_A\" Internal fmax is restricted to 420.17 MHz between source register \"clock:clock_user\|Hh\[0\]\" and destination register \"clock:clock_user\|Hh\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.712 ns + Longest register register " "Info: + Longest register to register delay is 0.712 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock:clock_user\|Hh\[0\] 1 REG LCFF_X34_Y18_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y18_N5; Fanout = 4; REG Node = 'clock:clock_user\|Hh\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clock:clock_user|Hh[0] } "NODE_NAME" } } { "clock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clock.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.346 ns) + CELL(0.366 ns) 0.712 ns clock:clock_user\|Hh\[1\] 2 REG LCFF_X34_Y18_N1 3 " "Info: 2: + IC(0.346 ns) + CELL(0.366 ns) = 0.712 ns; Loc. = LCFF_X34_Y18_N1; Fanout = 3; REG Node = 'clock:clock_user\|Hh\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.712 ns" { clock:clock_user|Hh[0] clock:clock_user|Hh[1] } "NODE_NAME" } } { "clock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clock.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 51.40 % ) " "Info: Total cell delay = 0.366 ns ( 51.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.346 ns ( 48.60 % ) " "Info: Total interconnect delay = 0.346 ns ( 48.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.712 ns" { clock:clock_user|Hh[0] clock:clock_user|Hh[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.712 ns" { clock:clock_user|Hh[0] clock:clock_user|Hh[1] } { 0.000ns 0.346ns } { 0.000ns 0.366ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_A destination 2.665 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_A\" to destination register is 2.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLOCK_A 1 CLK PIN_AD13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 1; CLK Node = 'CLOCK_A'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLOCK_A } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.107 ns CLOCK_A~clkctrl 2 COMB CLKCTRL_G15 2 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.107 ns; Loc. = CLKCTRL_G15; Fanout = 2; COMB Node = 'CLOCK_A~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_A CLOCK_A~clkctrl } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 2.665 ns clock:clock_user\|Hh\[1\] 3 REG LCFF_X34_Y18_N1 3 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.665 ns; Loc. = LCFF_X34_Y18_N1; Fanout = 3; REG Node = 'clock:clock_user\|Hh\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.558 ns" { CLOCK_A~clkctrl clock:clock_user|Hh[1] } "NODE_NAME" } } { "clock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clock.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 57.26 % ) " "Info: Total cell delay = 1.526 ns ( 57.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.139 ns ( 42.74 % ) " "Info: Total interconnect delay = 1.139 ns ( 42.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.665 ns" { CLOCK_A CLOCK_A~clkctrl clock:clock_user|Hh[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.665 ns" { CLOCK_A CLOCK_A~combout CLOCK_A~clkctrl clock:clock_user|Hh[1] } { 0.000ns 0.000ns 0.118ns 1.021ns } { 0.000ns 0.989ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_A source 2.665 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_A\" to source register is 2.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLOCK_A 1 CLK PIN_AD13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 1; CLK Node = 'CLOCK_A'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLOCK_A } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.107 ns CLOCK_A~clkctrl 2 COMB CLKCTRL_G15 2 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.107 ns; Loc. = CLKCTRL_G15; Fanout = 2; COMB Node = 'CLOCK_A~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_A CLOCK_A~clkctrl } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 2.665 ns clock:clock_user\|Hh\[0\] 3 REG LCFF_X34_Y18_N5 4 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.665 ns; Loc. = LCFF_X34_Y18_N5; Fanout = 4; REG Node = 'clock:clock_user\|Hh\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.558 ns" { CLOCK_A~clkctrl clock:clock_user|Hh[0] } "NODE_NAME" } } { "clock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clock.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 57.26 % ) " "Info: Total cell delay = 1.526 ns ( 57.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.139 ns ( 42.74 % ) " "Info: Total interconnect delay = 1.139 ns ( 42.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.665 ns" { CLOCK_A CLOCK_A~clkctrl clock:clock_user|Hh[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.665 ns" { CLOCK_A CLOCK_A~combout CLOCK_A~clkctrl clock:clock_user|Hh[0] } { 0.000ns 0.000ns 0.118ns 1.021ns } { 0.000ns 0.989ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.665 ns" { CLOCK_A CLOCK_A~clkctrl clock:clock_user|Hh[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.665 ns" { CLOCK_A CLOCK_A~combout CLOCK_A~clkctrl clock:clock_user|Hh[1] } { 0.000ns 0.000ns 0.118ns 1.021ns } { 0.000ns 0.989ns 0.000ns 0.537ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.665 ns" { CLOCK_A CLOCK_A~clkctrl clock:clock_user|Hh[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.665 ns" { CLOCK_A CLOCK_A~combout CLOCK_A~clkctrl clock:clock_user|Hh[0] } { 0.000ns 0.000ns 0.118ns 1.021ns } { 0.000ns 0.989ns 0.000ns 0.537ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "clock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clock.v" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "clock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clock.v" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.712 ns" { clock:clock_user|Hh[0] clock:clock_user|Hh[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.712 ns" { clock:clock_user|Hh[0] clock:clock_user|Hh[1] } { 0.000ns 0.346ns } { 0.000ns 0.366ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.665 ns" { CLOCK_A CLOCK_A~clkctrl clock:clock_user|Hh[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.665 ns" { CLOCK_A CLOCK_A~combout CLOCK_A~clkctrl clock:clock_user|Hh[1] } { 0.000ns 0.000ns 0.118ns 1.021ns } { 0.000ns 0.989ns 0.000ns 0.537ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.665 ns" { CLOCK_A CLOCK_A~clkctrl clock:clock_user|Hh[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.665 ns" { CLOCK_A CLOCK_A~combout CLOCK_A~clkctrl clock:clock_user|Hh[0] } { 0.000ns 0.000ns 0.118ns 1.021ns } { 0.000ns 0.989ns 0.000ns 0.537ns } } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clock:clock_user|Hh[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { clock:clock_user|Hh[1] } {  } {  } } } { "clock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clock.v" 20 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLOCK_C register register clock:clock_user\|Mh\[0\] clock:clock_user\|Mh\[1\] 420.17 MHz Internal " "Info: Clock \"CLOCK_C\" Internal fmax is restricted to 420.17 MHz between source register \"clock:clock_user\|Mh\[0\]\" and destination register \"clock:clock_user\|Mh\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.871 ns + Longest register register " "Info: + Longest register to register delay is 0.871 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock:clock_user\|Mh\[0\] 1 REG LCFF_X36_Y11_N13 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y11_N13; Fanout = 6; REG Node = 'clock:clock_user\|Mh\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clock:clock_user|Mh[0] } "NODE_NAME" } } { "clock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clock.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.349 ns) + CELL(0.438 ns) 0.787 ns clock:clock_user\|Mh~92 2 COMB LCCOMB_X36_Y11_N0 1 " "Info: 2: + IC(0.349 ns) + CELL(0.438 ns) = 0.787 ns; Loc. = LCCOMB_X36_Y11_N0; Fanout = 1; COMB Node = 'clock:clock_user\|Mh~92'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.787 ns" { clock:clock_user|Mh[0] clock:clock_user|Mh~92 } "NODE_NAME" } } { "clock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clock.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.871 ns clock:clock_user\|Mh\[1\] 3 REG LCFF_X36_Y11_N1 5 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.871 ns; Loc. = LCFF_X36_Y11_N1; Fanout = 5; REG Node = 'clock:clock_user\|Mh\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.084 ns" { clock:clock_user|Mh~92 clock:clock_user|Mh[1] } "NODE_NAME" } } { "clock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clock.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.522 ns ( 59.93 % ) " "Info: Total cell delay = 0.522 ns ( 59.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.349 ns ( 40.07 % ) " "Info: Total interconnect delay = 0.349 ns ( 40.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.871 ns" { clock:clock_user|Mh[0] clock:clock_user|Mh~92 clock:clock_user|Mh[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.871 ns" { clock:clock_user|Mh[0] clock:clock_user|Mh~92 clock:clock_user|Mh[1] } { 0.000ns 0.349ns 0.000ns } { 0.000ns 0.438ns 0.084ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_C destination 2.649 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_C\" to destination register is 2.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_C 1 CLK PIN_AE14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 1; CLK Node = 'CLOCK_C'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLOCK_C } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_C~clkctrl 2 COMB CLKCTRL_G12 4 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G12; Fanout = 4; COMB Node = 'CLOCK_C~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_C CLOCK_C~clkctrl } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.537 ns) 2.649 ns clock:clock_user\|Mh\[1\] 3 REG LCFF_X36_Y11_N1 5 " "Info: 3: + IC(0.995 ns) + CELL(0.537 ns) = 2.649 ns; Loc. = LCFF_X36_Y11_N1; Fanout = 5; REG Node = 'clock:clock_user\|Mh\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.532 ns" { CLOCK_C~clkctrl clock:clock_user|Mh[1] } "NODE_NAME" } } { "clock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clock.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.98 % ) " "Info: Total cell delay = 1.536 ns ( 57.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.113 ns ( 42.02 % ) " "Info: Total interconnect delay = 1.113 ns ( 42.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.649 ns" { CLOCK_C CLOCK_C~clkctrl clock:clock_user|Mh[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.649 ns" { CLOCK_C CLOCK_C~combout CLOCK_C~clkctrl clock:clock_user|Mh[1] } { 0.000ns 0.000ns 0.118ns 0.995ns } { 0.000ns 0.999ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_C source 2.649 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_C\" to source register is 2.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_C 1 CLK PIN_AE14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 1; CLK Node = 'CLOCK_C'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CLOCK_C } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_C~clkctrl 2 COMB CLKCTRL_G12 4 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G12; Fanout = 4; COMB Node = 'CLOCK_C~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_C CLOCK_C~clkctrl } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.537 ns) 2.649 ns clock:clock_user\|Mh\[0\] 3 REG LCFF_X36_Y11_N13 6 " "Info: 3: + IC(0.995 ns) + CELL(0.537 ns) = 2.649 ns; Loc. = LCFF_X36_Y11_N13; Fanout = 6; REG Node = 'clock:clock_user\|Mh\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.532 ns" { CLOCK_C~clkctrl clock:clock_user|Mh[0] } "NODE_NAME" } } { "clock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clock.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.98 % ) " "Info: Total cell delay = 1.536 ns ( 57.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.113 ns ( 42.02 % ) " "Info: Total interconnect delay = 1.113 ns ( 42.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.649 ns" { CLOCK_C CLOCK_C~clkctrl clock:clock_user|Mh[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.649 ns" { CLOCK_C CLOCK_C~combout CLOCK_C~clkctrl clock:clock_user|Mh[0] } { 0.000ns 0.000ns 0.118ns 0.995ns } { 0.000ns 0.999ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.649 ns" { CLOCK_C CLOCK_C~clkctrl clock:clock_user|Mh[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.649 ns" { CLOCK_C CLOCK_C~combout CLOCK_C~clkctrl clock:clock_user|Mh[1] } { 0.000ns 0.000ns 0.118ns 0.995ns } { 0.000ns 0.999ns 0.000ns 0.537ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.649 ns" { CLOCK_C CLOCK_C~clkctrl clock:clock_user|Mh[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.649 ns" { CLOCK_C CLOCK_C~combout CLOCK_C~clkctrl clock:clock_user|Mh[0] } { 0.000ns 0.000ns 0.118ns 0.995ns } { 0.000ns 0.999ns 0.000ns 0.537ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "clock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clock.v" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "clock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clock.v" 41 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.871 ns" { clock:clock_user|Mh[0] clock:clock_user|Mh~92 clock:clock_user|Mh[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.871 ns" { clock:clock_user|Mh[0] clock:clock_user|Mh~92 clock:clock_user|Mh[1] } { 0.000ns 0.349ns 0.000ns } { 0.000ns 0.438ns 0.084ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.649 ns" { CLOCK_C CLOCK_C~clkctrl clock:clock_user|Mh[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.649 ns" { CLOCK_C CLOCK_C~combout CLOCK_C~clkctrl clock:clock_user|Mh[1] } { 0.000ns 0.000ns 0.118ns 0.995ns } { 0.000ns 0.999ns 0.000ns 0.537ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.649 ns" { CLOCK_C CLOCK_C~clkctrl clock:clock_user|Mh[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.649 ns" { CLOCK_C CLOCK_C~combout CLOCK_C~clkctrl clock:clock_user|Mh[0] } { 0.000ns 0.000ns 0.118ns 0.995ns } { 0.000ns 0.999ns 0.000ns 0.537ns } } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clock:clock_user|Mh[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { clock:clock_user|Mh[1] } {  } {  } } } { "clock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clock.v" 41 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "EN register backclock:bcak_user\|M_h\[2\] register backclock:bcak_user\|H_l\[0\] 260.96 MHz 3.832 ns Internal " "Info: Clock \"EN\" has Internal fmax of 260.96 MHz between source register \"backclock:bcak_user\|M_h\[2\]\" and destination register \"backclock:bcak_user\|H_l\[0\]\" (period= 3.832 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.619 ns + Longest register register " "Info: + Longest register to register delay is 3.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns backclock:bcak_user\|M_h\[2\] 1 REG LCFF_X35_Y17_N5 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y17_N5; Fanout = 6; REG Node = 'backclock:bcak_user\|M_h\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { backclock:bcak_user|M_h[2] } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.398 ns) 1.219 ns backclock:bcak_user\|Equal3~100 2 COMB LCCOMB_X35_Y15_N20 3 " "Info: 2: + IC(0.821 ns) + CELL(0.398 ns) = 1.219 ns; Loc. = LCCOMB_X35_Y15_N20; Fanout = 3; COMB Node = 'backclock:bcak_user\|Equal3~100'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.219 ns" { backclock:bcak_user|M_h[2] backclock:bcak_user|Equal3~100 } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.275 ns) 1.767 ns backclock:bcak_user\|H_h\[0\]~882 3 COMB LCCOMB_X35_Y15_N6 2 " "Info: 3: + IC(0.273 ns) + CELL(0.275 ns) = 1.767 ns; Loc. = LCCOMB_X35_Y15_N6; Fanout = 2; COMB Node = 'backclock:bcak_user\|H_h\[0\]~882'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.548 ns" { backclock:bcak_user|Equal3~100 backclock:bcak_user|H_h[0]~882 } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 2.177 ns backclock:bcak_user\|H_l\[3\]~999 4 COMB LCCOMB_X35_Y15_N28 4 " "Info: 4: + IC(0.260 ns) + CELL(0.150 ns) = 2.177 ns; Loc. = LCCOMB_X35_Y15_N28; Fanout = 4; COMB Node = 'backclock:bcak_user\|H_l\[3\]~999'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.410 ns" { backclock:bcak_user|H_h[0]~882 backclock:bcak_user|H_l[3]~999 } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.660 ns) 3.619 ns backclock:bcak_user\|H_l\[0\] 5 REG LCFF_X34_Y18_N17 5 " "Info: 5: + IC(0.782 ns) + CELL(0.660 ns) = 3.619 ns; Loc. = LCFF_X34_Y18_N17; Fanout = 5; REG Node = 'backclock:bcak_user\|H_l\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.442 ns" { backclock:bcak_user|H_l[3]~999 backclock:bcak_user|H_l[0] } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.483 ns ( 40.98 % ) " "Info: Total cell delay = 1.483 ns ( 40.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.136 ns ( 59.02 % ) " "Info: Total interconnect delay = 2.136 ns ( 59.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.619 ns" { backclock:bcak_user|M_h[2] backclock:bcak_user|Equal3~100 backclock:bcak_user|H_h[0]~882 backclock:bcak_user|H_l[3]~999 backclock:bcak_user|H_l[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.619 ns" { backclock:bcak_user|M_h[2] backclock:bcak_user|Equal3~100 backclock:bcak_user|H_h[0]~882 backclock:bcak_user|H_l[3]~999 backclock:bcak_user|H_l[0] } { 0.000ns 0.821ns 0.273ns 0.260ns 0.782ns } { 0.000ns 0.398ns 0.275ns 0.150ns 0.660ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "EN destination 6.170 ns + Shortest register " "Info: + Shortest clock path from clock \"EN\" to destination register is 6.170 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns EN 1 CLK PIN_A13 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_A13; Fanout = 8; CLK Node = 'EN'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.724 ns) + CELL(0.150 ns) 2.873 ns backclock:bcak_user\|rclk~165 2 COMB LCCOMB_X34_Y17_N0 1 " "Info: 2: + IC(1.724 ns) + CELL(0.150 ns) = 2.873 ns; Loc. = LCCOMB_X34_Y17_N0; Fanout = 1; COMB Node = 'backclock:bcak_user\|rclk~165'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.874 ns" { EN backclock:bcak_user|rclk~165 } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.753 ns) + CELL(0.000 ns) 4.626 ns backclock:bcak_user\|rclk~165clkctrl 3 COMB CLKCTRL_G8 25 " "Info: 3: + IC(1.753 ns) + CELL(0.000 ns) = 4.626 ns; Loc. = CLKCTRL_G8; Fanout = 25; COMB Node = 'backclock:bcak_user\|rclk~165clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.753 ns" { backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 6.170 ns backclock:bcak_user\|H_l\[0\] 4 REG LCFF_X34_Y18_N17 5 " "Info: 4: + IC(1.007 ns) + CELL(0.537 ns) = 6.170 ns; Loc. = LCFF_X34_Y18_N17; Fanout = 5; REG Node = 'backclock:bcak_user\|H_l\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.544 ns" { backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|H_l[0] } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 27.33 % ) " "Info: Total cell delay = 1.686 ns ( 27.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.484 ns ( 72.67 % ) " "Info: Total interconnect delay = 4.484 ns ( 72.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.170 ns" { EN backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|H_l[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.170 ns" { EN EN~combout backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|H_l[0] } { 0.000ns 0.000ns 1.724ns 1.753ns 1.007ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "EN source 6.169 ns - Longest register " "Info: - Longest clock path from clock \"EN\" to source register is 6.169 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns EN 1 CLK PIN_A13 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_A13; Fanout = 8; CLK Node = 'EN'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.724 ns) + CELL(0.150 ns) 2.873 ns backclock:bcak_user\|rclk~165 2 COMB LCCOMB_X34_Y17_N0 1 " "Info: 2: + IC(1.724 ns) + CELL(0.150 ns) = 2.873 ns; Loc. = LCCOMB_X34_Y17_N0; Fanout = 1; COMB Node = 'backclock:bcak_user\|rclk~165'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.874 ns" { EN backclock:bcak_user|rclk~165 } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.753 ns) + CELL(0.000 ns) 4.626 ns backclock:bcak_user\|rclk~165clkctrl 3 COMB CLKCTRL_G8 25 " "Info: 3: + IC(1.753 ns) + CELL(0.000 ns) = 4.626 ns; Loc. = CLKCTRL_G8; Fanout = 25; COMB Node = 'backclock:bcak_user\|rclk~165clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.753 ns" { backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 6.169 ns backclock:bcak_user\|M_h\[2\] 4 REG LCFF_X35_Y17_N5 6 " "Info: 4: + IC(1.006 ns) + CELL(0.537 ns) = 6.169 ns; Loc. = LCFF_X35_Y17_N5; Fanout = 6; REG Node = 'backclock:bcak_user\|M_h\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.543 ns" { backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|M_h[2] } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 27.33 % ) " "Info: Total cell delay = 1.686 ns ( 27.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.483 ns ( 72.67 % ) " "Info: Total interconnect delay = 4.483 ns ( 72.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.169 ns" { EN backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|M_h[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.169 ns" { EN EN~combout backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|M_h[2] } { 0.000ns 0.000ns 1.724ns 1.753ns 1.006ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.170 ns" { EN backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|H_l[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.170 ns" { EN EN~combout backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|H_l[0] } { 0.000ns 0.000ns 1.724ns 1.753ns 1.007ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.169 ns" { EN backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|M_h[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.169 ns" { EN EN~combout backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|M_h[2] } { 0.000ns 0.000ns 1.724ns 1.753ns 1.006ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.619 ns" { backclock:bcak_user|M_h[2] backclock:bcak_user|Equal3~100 backclock:bcak_user|H_h[0]~882 backclock:bcak_user|H_l[3]~999 backclock:bcak_user|H_l[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.619 ns" { backclock:bcak_user|M_h[2] backclock:bcak_user|Equal3~100 backclock:bcak_user|H_h[0]~882 backclock:bcak_user|H_l[3]~999 backclock:bcak_user|H_l[0] } { 0.000ns 0.821ns 0.273ns 0.260ns 0.782ns } { 0.000ns 0.398ns 0.275ns 0.150ns 0.660ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.170 ns" { EN backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|H_l[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.170 ns" { EN EN~combout backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|H_l[0] } { 0.000ns 0.000ns 1.724ns 1.753ns 1.007ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.169 ns" { EN backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|M_h[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.169 ns" { EN EN~combout backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|M_h[2] } { 0.000ns 0.000ns 1.724ns 1.753ns 1.006ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "S_SET register backclock:bcak_user\|M_h\[2\] register backclock:bcak_user\|H_l\[0\] 260.96 MHz 3.832 ns Internal " "Info: Clock \"S_SET\" has Internal fmax of 260.96 MHz between source register \"backclock:bcak_user\|M_h\[2\]\" and destination register \"backclock:bcak_user\|H_l\[0\]\" (period= 3.832 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.619 ns + Longest register register " "Info: + Longest register to register delay is 3.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns backclock:bcak_user\|M_h\[2\] 1 REG LCFF_X35_Y17_N5 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y17_N5; Fanout = 6; REG Node = 'backclock:bcak_user\|M_h\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { backclock:bcak_user|M_h[2] } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.398 ns) 1.219 ns backclock:bcak_user\|Equal3~100 2 COMB LCCOMB_X35_Y15_N20 3 " "Info: 2: + IC(0.821 ns) + CELL(0.398 ns) = 1.219 ns; Loc. = LCCOMB_X35_Y15_N20; Fanout = 3; COMB Node = 'backclock:bcak_user\|Equal3~100'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.219 ns" { backclock:bcak_user|M_h[2] backclock:bcak_user|Equal3~100 } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.275 ns) 1.767 ns backclock:bcak_user\|H_h\[0\]~882 3 COMB LCCOMB_X35_Y15_N6 2 " "Info: 3: + IC(0.273 ns) + CELL(0.275 ns) = 1.767 ns; Loc. = LCCOMB_X35_Y15_N6; Fanout = 2; COMB Node = 'backclock:bcak_user\|H_h\[0\]~882'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.548 ns" { backclock:bcak_user|Equal3~100 backclock:bcak_user|H_h[0]~882 } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 2.177 ns backclock:bcak_user\|H_l\[3\]~999 4 COMB LCCOMB_X35_Y15_N28 4 " "Info: 4: + IC(0.260 ns) + CELL(0.150 ns) = 2.177 ns; Loc. = LCCOMB_X35_Y15_N28; Fanout = 4; COMB Node = 'backclock:bcak_user\|H_l\[3\]~999'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.410 ns" { backclock:bcak_user|H_h[0]~882 backclock:bcak_user|H_l[3]~999 } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.660 ns) 3.619 ns backclock:bcak_user\|H_l\[0\] 5 REG LCFF_X34_Y18_N17 5 " "Info: 5: + IC(0.782 ns) + CELL(0.660 ns) = 3.619 ns; Loc. = LCFF_X34_Y18_N17; Fanout = 5; REG Node = 'backclock:bcak_user\|H_l\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.442 ns" { backclock:bcak_user|H_l[3]~999 backclock:bcak_user|H_l[0] } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.483 ns ( 40.98 % ) " "Info: Total cell delay = 1.483 ns ( 40.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.136 ns ( 59.02 % ) " "Info: Total interconnect delay = 2.136 ns ( 59.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.619 ns" { backclock:bcak_user|M_h[2] backclock:bcak_user|Equal3~100 backclock:bcak_user|H_h[0]~882 backclock:bcak_user|H_l[3]~999 backclock:bcak_user|H_l[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.619 ns" { backclock:bcak_user|M_h[2] backclock:bcak_user|Equal3~100 backclock:bcak_user|H_h[0]~882 backclock:bcak_user|H_l[3]~999 backclock:bcak_user|H_l[0] } { 0.000ns 0.821ns 0.273ns 0.260ns 0.782ns } { 0.000ns 0.398ns 0.275ns 0.150ns 0.660ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S_SET destination 6.239 ns + Shortest register " "Info: + Shortest clock path from clock \"S_SET\" to destination register is 6.239 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns S_SET 1 CLK PIN_AC13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 2; CLK Node = 'S_SET'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { S_SET } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.126 ns) + CELL(0.150 ns) 2.265 ns backclock:bcak_user\|rclk~164 2 COMB LCCOMB_X34_Y17_N30 1 " "Info: 2: + IC(1.126 ns) + CELL(0.150 ns) = 2.265 ns; Loc. = LCCOMB_X34_Y17_N30; Fanout = 1; COMB Node = 'backclock:bcak_user\|rclk~164'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.276 ns" { S_SET backclock:bcak_user|rclk~164 } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.420 ns) 2.942 ns backclock:bcak_user\|rclk~165 3 COMB LCCOMB_X34_Y17_N0 1 " "Info: 3: + IC(0.257 ns) + CELL(0.420 ns) = 2.942 ns; Loc. = LCCOMB_X34_Y17_N0; Fanout = 1; COMB Node = 'backclock:bcak_user\|rclk~165'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.677 ns" { backclock:bcak_user|rclk~164 backclock:bcak_user|rclk~165 } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.753 ns) + CELL(0.000 ns) 4.695 ns backclock:bcak_user\|rclk~165clkctrl 4 COMB CLKCTRL_G8 25 " "Info: 4: + IC(1.753 ns) + CELL(0.000 ns) = 4.695 ns; Loc. = CLKCTRL_G8; Fanout = 25; COMB Node = 'backclock:bcak_user\|rclk~165clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.753 ns" { backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 6.239 ns backclock:bcak_user\|H_l\[0\] 5 REG LCFF_X34_Y18_N17 5 " "Info: 5: + IC(1.007 ns) + CELL(0.537 ns) = 6.239 ns; Loc. = LCFF_X34_Y18_N17; Fanout = 5; REG Node = 'backclock:bcak_user\|H_l\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.544 ns" { backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|H_l[0] } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.096 ns ( 33.60 % ) " "Info: Total cell delay = 2.096 ns ( 33.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.143 ns ( 66.40 % ) " "Info: Total interconnect delay = 4.143 ns ( 66.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.239 ns" { S_SET backclock:bcak_user|rclk~164 backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|H_l[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.239 ns" { S_SET S_SET~combout backclock:bcak_user|rclk~164 backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|H_l[0] } { 0.000ns 0.000ns 1.126ns 0.257ns 1.753ns 1.007ns } { 0.000ns 0.989ns 0.150ns 0.420ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S_SET source 6.238 ns - Longest register " "Info: - Longest clock path from clock \"S_SET\" to source register is 6.238 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns S_SET 1 CLK PIN_AC13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 2; CLK Node = 'S_SET'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { S_SET } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.126 ns) + CELL(0.150 ns) 2.265 ns backclock:bcak_user\|rclk~164 2 COMB LCCOMB_X34_Y17_N30 1 " "Info: 2: + IC(1.126 ns) + CELL(0.150 ns) = 2.265 ns; Loc. = LCCOMB_X34_Y17_N30; Fanout = 1; COMB Node = 'backclock:bcak_user\|rclk~164'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.276 ns" { S_SET backclock:bcak_user|rclk~164 } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.420 ns) 2.942 ns backclock:bcak_user\|rclk~165 3 COMB LCCOMB_X34_Y17_N0 1 " "Info: 3: + IC(0.257 ns) + CELL(0.420 ns) = 2.942 ns; Loc. = LCCOMB_X34_Y17_N0; Fanout = 1; COMB Node = 'backclock:bcak_user\|rclk~165'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.677 ns" { backclock:bcak_user|rclk~164 backclock:bcak_user|rclk~165 } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.753 ns) + CELL(0.000 ns) 4.695 ns backclock:bcak_user\|rclk~165clkctrl 4 COMB CLKCTRL_G8 25 " "Info: 4: + IC(1.753 ns) + CELL(0.000 ns) = 4.695 ns; Loc. = CLKCTRL_G8; Fanout = 25; COMB Node = 'backclock:bcak_user\|rclk~165clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.753 ns" { backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 6.238 ns backclock:bcak_user\|M_h\[2\] 5 REG LCFF_X35_Y17_N5 6 " "Info: 5: + IC(1.006 ns) + CELL(0.537 ns) = 6.238 ns; Loc. = LCFF_X35_Y17_N5; Fanout = 6; REG Node = 'backclock:bcak_user\|M_h\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.543 ns" { backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|M_h[2] } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.096 ns ( 33.60 % ) " "Info: Total cell delay = 2.096 ns ( 33.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.142 ns ( 66.40 % ) " "Info: Total interconnect delay = 4.142 ns ( 66.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.238 ns" { S_SET backclock:bcak_user|rclk~164 backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|M_h[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.238 ns" { S_SET S_SET~combout backclock:bcak_user|rclk~164 backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|M_h[2] } { 0.000ns 0.000ns 1.126ns 0.257ns 1.753ns 1.006ns } { 0.000ns 0.989ns 0.150ns 0.420ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.239 ns" { S_SET backclock:bcak_user|rclk~164 backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|H_l[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.239 ns" { S_SET S_SET~combout backclock:bcak_user|rclk~164 backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|H_l[0] } { 0.000ns 0.000ns 1.126ns 0.257ns 1.753ns 1.007ns } { 0.000ns 0.989ns 0.150ns 0.420ns 0.000ns 0.537ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.238 ns" { S_SET backclock:bcak_user|rclk~164 backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|M_h[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.238 ns" { S_SET S_SET~combout backclock:bcak_user|rclk~164 backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|M_h[2] } { 0.000ns 0.000ns 1.126ns 0.257ns 1.753ns 1.006ns } { 0.000ns 0.989ns 0.150ns 0.420ns 0.000ns 0.537ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.619 ns" { backclock:bcak_user|M_h[2] backclock:bcak_user|Equal3~100 backclock:bcak_user|H_h[0]~882 backclock:bcak_user|H_l[3]~999 backclock:bcak_user|H_l[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.619 ns" { backclock:bcak_user|M_h[2] backclock:bcak_user|Equal3~100 backclock:bcak_user|H_h[0]~882 backclock:bcak_user|H_l[3]~999 backclock:bcak_user|H_l[0] } { 0.000ns 0.821ns 0.273ns 0.260ns 0.782ns } { 0.000ns 0.398ns 0.275ns 0.150ns 0.660ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.239 ns" { S_SET backclock:bcak_user|rclk~164 backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|H_l[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.239 ns" { S_SET S_SET~combout backclock:bcak_user|rclk~164 backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|H_l[0] } { 0.000ns 0.000ns 1.126ns 0.257ns 1.753ns 1.007ns } { 0.000ns 0.989ns 0.150ns 0.420ns 0.000ns 0.537ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.238 ns" { S_SET backclock:bcak_user|rclk~164 backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|M_h[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.238 ns" { S_SET S_SET~combout backclock:bcak_user|rclk~164 backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|M_h[2] } { 0.000ns 0.000ns 1.126ns 0.257ns 1.753ns 1.006ns } { 0.000ns 0.989ns 0.150ns 0.420ns 0.000ns 0.537ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "M_SET register backclock:bcak_user\|M_h\[2\] register backclock:bcak_user\|H_l\[0\] 260.96 MHz 3.832 ns Internal " "Info: Clock \"M_SET\" has Internal fmax of 260.96 MHz between source register \"backclock:bcak_user\|M_h\[2\]\" and destination register \"backclock:bcak_user\|H_l\[0\]\" (period= 3.832 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.619 ns + Longest register register " "Info: + Longest register to register delay is 3.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns backclock:bcak_user\|M_h\[2\] 1 REG LCFF_X35_Y17_N5 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y17_N5; Fanout = 6; REG Node = 'backclock:bcak_user\|M_h\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { backclock:bcak_user|M_h[2] } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.398 ns) 1.219 ns backclock:bcak_user\|Equal3~100 2 COMB LCCOMB_X35_Y15_N20 3 " "Info: 2: + IC(0.821 ns) + CELL(0.398 ns) = 1.219 ns; Loc. = LCCOMB_X35_Y15_N20; Fanout = 3; COMB Node = 'backclock:bcak_user\|Equal3~100'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.219 ns" { backclock:bcak_user|M_h[2] backclock:bcak_user|Equal3~100 } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.275 ns) 1.767 ns backclock:bcak_user\|H_h\[0\]~882 3 COMB LCCOMB_X35_Y15_N6 2 " "Info: 3: + IC(0.273 ns) + CELL(0.275 ns) = 1.767 ns; Loc. = LCCOMB_X35_Y15_N6; Fanout = 2; COMB Node = 'backclock:bcak_user\|H_h\[0\]~882'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.548 ns" { backclock:bcak_user|Equal3~100 backclock:bcak_user|H_h[0]~882 } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 2.177 ns backclock:bcak_user\|H_l\[3\]~999 4 COMB LCCOMB_X35_Y15_N28 4 " "Info: 4: + IC(0.260 ns) + CELL(0.150 ns) = 2.177 ns; Loc. = LCCOMB_X35_Y15_N28; Fanout = 4; COMB Node = 'backclock:bcak_user\|H_l\[3\]~999'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.410 ns" { backclock:bcak_user|H_h[0]~882 backclock:bcak_user|H_l[3]~999 } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.660 ns) 3.619 ns backclock:bcak_user\|H_l\[0\] 5 REG LCFF_X34_Y18_N17 5 " "Info: 5: + IC(0.782 ns) + CELL(0.660 ns) = 3.619 ns; Loc. = LCFF_X34_Y18_N17; Fanout = 5; REG Node = 'backclock:bcak_user\|H_l\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.442 ns" { backclock:bcak_user|H_l[3]~999 backclock:bcak_user|H_l[0] } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.483 ns ( 40.98 % ) " "Info: Total cell delay = 1.483 ns ( 40.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.136 ns ( 59.02 % ) " "Info: Total interconnect delay = 2.136 ns ( 59.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.619 ns" { backclock:bcak_user|M_h[2] backclock:bcak_user|Equal3~100 backclock:bcak_user|H_h[0]~882 backclock:bcak_user|H_l[3]~999 backclock:bcak_user|H_l[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.619 ns" { backclock:bcak_user|M_h[2] backclock:bcak_user|Equal3~100 backclock:bcak_user|H_h[0]~882 backclock:bcak_user|H_l[3]~999 backclock:bcak_user|H_l[0] } { 0.000ns 0.821ns 0.273ns 0.260ns 0.782ns } { 0.000ns 0.398ns 0.275ns 0.150ns 0.660ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "M_SET destination 6.749 ns + Shortest register " "Info: + Shortest clock path from clock \"M_SET\" to destination register is 6.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns M_SET 1 CLK PIN_C13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 4; CLK Node = 'M_SET'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { M_SET } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.521 ns) + CELL(0.275 ns) 2.775 ns backclock:bcak_user\|rclk~164 2 COMB LCCOMB_X34_Y17_N30 1 " "Info: 2: + IC(1.521 ns) + CELL(0.275 ns) = 2.775 ns; Loc. = LCCOMB_X34_Y17_N30; Fanout = 1; COMB Node = 'backclock:bcak_user\|rclk~164'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.796 ns" { M_SET backclock:bcak_user|rclk~164 } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.420 ns) 3.452 ns backclock:bcak_user\|rclk~165 3 COMB LCCOMB_X34_Y17_N0 1 " "Info: 3: + IC(0.257 ns) + CELL(0.420 ns) = 3.452 ns; Loc. = LCCOMB_X34_Y17_N0; Fanout = 1; COMB Node = 'backclock:bcak_user\|rclk~165'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.677 ns" { backclock:bcak_user|rclk~164 backclock:bcak_user|rclk~165 } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.753 ns) + CELL(0.000 ns) 5.205 ns backclock:bcak_user\|rclk~165clkctrl 4 COMB CLKCTRL_G8 25 " "Info: 4: + IC(1.753 ns) + CELL(0.000 ns) = 5.205 ns; Loc. = CLKCTRL_G8; Fanout = 25; COMB Node = 'backclock:bcak_user\|rclk~165clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.753 ns" { backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 6.749 ns backclock:bcak_user\|H_l\[0\] 5 REG LCFF_X34_Y18_N17 5 " "Info: 5: + IC(1.007 ns) + CELL(0.537 ns) = 6.749 ns; Loc. = LCFF_X34_Y18_N17; Fanout = 5; REG Node = 'backclock:bcak_user\|H_l\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.544 ns" { backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|H_l[0] } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.211 ns ( 32.76 % ) " "Info: Total cell delay = 2.211 ns ( 32.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.538 ns ( 67.24 % ) " "Info: Total interconnect delay = 4.538 ns ( 67.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.749 ns" { M_SET backclock:bcak_user|rclk~164 backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|H_l[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.749 ns" { M_SET M_SET~combout backclock:bcak_user|rclk~164 backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|H_l[0] } { 0.000ns 0.000ns 1.521ns 0.257ns 1.753ns 1.007ns } { 0.000ns 0.979ns 0.275ns 0.420ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "M_SET source 6.748 ns - Longest register " "Info: - Longest clock path from clock \"M_SET\" to source register is 6.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns M_SET 1 CLK PIN_C13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 4; CLK Node = 'M_SET'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { M_SET } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.521 ns) + CELL(0.275 ns) 2.775 ns backclock:bcak_user\|rclk~164 2 COMB LCCOMB_X34_Y17_N30 1 " "Info: 2: + IC(1.521 ns) + CELL(0.275 ns) = 2.775 ns; Loc. = LCCOMB_X34_Y17_N30; Fanout = 1; COMB Node = 'backclock:bcak_user\|rclk~164'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.796 ns" { M_SET backclock:bcak_user|rclk~164 } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.420 ns) 3.452 ns backclock:bcak_user\|rclk~165 3 COMB LCCOMB_X34_Y17_N0 1 " "Info: 3: + IC(0.257 ns) + CELL(0.420 ns) = 3.452 ns; Loc. = LCCOMB_X34_Y17_N0; Fanout = 1; COMB Node = 'backclock:bcak_user\|rclk~165'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.677 ns" { backclock:bcak_user|rclk~164 backclock:bcak_user|rclk~165 } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.753 ns) + CELL(0.000 ns) 5.205 ns backclock:bcak_user\|rclk~165clkctrl 4 COMB CLKCTRL_G8 25 " "Info: 4: + IC(1.753 ns) + CELL(0.000 ns) = 5.205 ns; Loc. = CLKCTRL_G8; Fanout = 25; COMB Node = 'backclock:bcak_user\|rclk~165clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.753 ns" { backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 6.748 ns backclock:bcak_user\|M_h\[2\] 5 REG LCFF_X35_Y17_N5 6 " "Info: 5: + IC(1.006 ns) + CELL(0.537 ns) = 6.748 ns; Loc. = LCFF_X35_Y17_N5; Fanout = 6; REG Node = 'backclock:bcak_user\|M_h\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.543 ns" { backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|M_h[2] } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.211 ns ( 32.77 % ) " "Info: Total cell delay = 2.211 ns ( 32.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.537 ns ( 67.23 % ) " "Info: Total interconnect delay = 4.537 ns ( 67.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.748 ns" { M_SET backclock:bcak_user|rclk~164 backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|M_h[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.748 ns" { M_SET M_SET~combout backclock:bcak_user|rclk~164 backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|M_h[2] } { 0.000ns 0.000ns 1.521ns 0.257ns 1.753ns 1.006ns } { 0.000ns 0.979ns 0.275ns 0.420ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.749 ns" { M_SET backclock:bcak_user|rclk~164 backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|H_l[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.749 ns" { M_SET M_SET~combout backclock:bcak_user|rclk~164 backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|H_l[0] } { 0.000ns 0.000ns 1.521ns 0.257ns 1.753ns 1.007ns } { 0.000ns 0.979ns 0.275ns 0.420ns 0.000ns 0.537ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.748 ns" { M_SET backclock:bcak_user|rclk~164 backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|M_h[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.748 ns" { M_SET M_SET~combout backclock:bcak_user|rclk~164 backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|M_h[2] } { 0.000ns 0.000ns 1.521ns 0.257ns 1.753ns 1.006ns } { 0.000ns 0.979ns 0.275ns 0.420ns 0.000ns 0.537ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.619 ns" { backclock:bcak_user|M_h[2] backclock:bcak_user|Equal3~100 backclock:bcak_user|H_h[0]~882 backclock:bcak_user|H_l[3]~999 backclock:bcak_user|H_l[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.619 ns" { backclock:bcak_user|M_h[2] backclock:bcak_user|Equal3~100 backclock:bcak_user|H_h[0]~882 backclock:bcak_user|H_l[3]~999 backclock:bcak_user|H_l[0] } { 0.000ns 0.821ns 0.273ns 0.260ns 0.782ns } { 0.000ns 0.398ns 0.275ns 0.150ns 0.660ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.749 ns" { M_SET backclock:bcak_user|rclk~164 backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|H_l[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.749 ns" { M_SET M_SET~combout backclock:bcak_user|rclk~164 backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|H_l[0] } { 0.000ns 0.000ns 1.521ns 0.257ns 1.753ns 1.007ns } { 0.000ns 0.979ns 0.275ns 0.420ns 0.000ns 0.537ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.748 ns" { M_SET backclock:bcak_user|rclk~164 backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|M_h[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.748 ns" { M_SET M_SET~combout backclock:bcak_user|rclk~164 backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|M_h[2] } { 0.000ns 0.000ns 1.521ns 0.257ns 1.753ns 1.006ns } { 0.000ns 0.979ns 0.275ns 0.420ns 0.000ns 0.537ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "H_SET register backclock:bcak_user\|M_h\[2\] register backclock:bcak_user\|H_l\[0\] 260.96 MHz 3.832 ns Internal " "Info: Clock \"H_SET\" has Internal fmax of 260.96 MHz between source register \"backclock:bcak_user\|M_h\[2\]\" and destination register \"backclock:bcak_user\|H_l\[0\]\" (period= 3.832 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.619 ns + Longest register register " "Info: + Longest register to register delay is 3.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns backclock:bcak_user\|M_h\[2\] 1 REG LCFF_X35_Y17_N5 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y17_N5; Fanout = 6; REG Node = 'backclock:bcak_user\|M_h\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { backclock:bcak_user|M_h[2] } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.398 ns) 1.219 ns backclock:bcak_user\|Equal3~100 2 COMB LCCOMB_X35_Y15_N20 3 " "Info: 2: + IC(0.821 ns) + CELL(0.398 ns) = 1.219 ns; Loc. = LCCOMB_X35_Y15_N20; Fanout = 3; COMB Node = 'backclock:bcak_user\|Equal3~100'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.219 ns" { backclock:bcak_user|M_h[2] backclock:bcak_user|Equal3~100 } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.275 ns) 1.767 ns backclock:bcak_user\|H_h\[0\]~882 3 COMB LCCOMB_X35_Y15_N6 2 " "Info: 3: + IC(0.273 ns) + CELL(0.275 ns) = 1.767 ns; Loc. = LCCOMB_X35_Y15_N6; Fanout = 2; COMB Node = 'backclock:bcak_user\|H_h\[0\]~882'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.548 ns" { backclock:bcak_user|Equal3~100 backclock:bcak_user|H_h[0]~882 } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 2.177 ns backclock:bcak_user\|H_l\[3\]~999 4 COMB LCCOMB_X35_Y15_N28 4 " "Info: 4: + IC(0.260 ns) + CELL(0.150 ns) = 2.177 ns; Loc. = LCCOMB_X35_Y15_N28; Fanout = 4; COMB Node = 'backclock:bcak_user\|H_l\[3\]~999'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.410 ns" { backclock:bcak_user|H_h[0]~882 backclock:bcak_user|H_l[3]~999 } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.660 ns) 3.619 ns backclock:bcak_user\|H_l\[0\] 5 REG LCFF_X34_Y18_N17 5 " "Info: 5: + IC(0.782 ns) + CELL(0.660 ns) = 3.619 ns; Loc. = LCFF_X34_Y18_N17; Fanout = 5; REG Node = 'backclock:bcak_user\|H_l\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.442 ns" { backclock:bcak_user|H_l[3]~999 backclock:bcak_user|H_l[0] } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.483 ns ( 40.98 % ) " "Info: Total cell delay = 1.483 ns ( 40.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.136 ns ( 59.02 % ) " "Info: Total interconnect delay = 2.136 ns ( 59.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.619 ns" { backclock:bcak_user|M_h[2] backclock:bcak_user|Equal3~100 backclock:bcak_user|H_h[0]~882 backclock:bcak_user|H_l[3]~999 backclock:bcak_user|H_l[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.619 ns" { backclock:bcak_user|M_h[2] backclock:bcak_user|Equal3~100 backclock:bcak_user|H_h[0]~882 backclock:bcak_user|H_l[3]~999 backclock:bcak_user|H_l[0] } { 0.000ns 0.821ns 0.273ns 0.260ns 0.782ns } { 0.000ns 0.398ns 0.275ns 0.150ns 0.660ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "H_SET destination 6.796 ns + Shortest register " "Info: + Shortest clock path from clock \"H_SET\" to destination register is 6.796 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns H_SET 1 CLK PIN_B13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_B13; Fanout = 5; CLK Node = 'H_SET'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { H_SET } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.403 ns) + CELL(0.420 ns) 2.822 ns backclock:bcak_user\|rclk~164 2 COMB LCCOMB_X34_Y17_N30 1 " "Info: 2: + IC(1.403 ns) + CELL(0.420 ns) = 2.822 ns; Loc. = LCCOMB_X34_Y17_N30; Fanout = 1; COMB Node = 'backclock:bcak_user\|rclk~164'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.823 ns" { H_SET backclock:bcak_user|rclk~164 } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.420 ns) 3.499 ns backclock:bcak_user\|rclk~165 3 COMB LCCOMB_X34_Y17_N0 1 " "Info: 3: + IC(0.257 ns) + CELL(0.420 ns) = 3.499 ns; Loc. = LCCOMB_X34_Y17_N0; Fanout = 1; COMB Node = 'backclock:bcak_user\|rclk~165'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.677 ns" { backclock:bcak_user|rclk~164 backclock:bcak_user|rclk~165 } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.753 ns) + CELL(0.000 ns) 5.252 ns backclock:bcak_user\|rclk~165clkctrl 4 COMB CLKCTRL_G8 25 " "Info: 4: + IC(1.753 ns) + CELL(0.000 ns) = 5.252 ns; Loc. = CLKCTRL_G8; Fanout = 25; COMB Node = 'backclock:bcak_user\|rclk~165clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.753 ns" { backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 6.796 ns backclock:bcak_user\|H_l\[0\] 5 REG LCFF_X34_Y18_N17 5 " "Info: 5: + IC(1.007 ns) + CELL(0.537 ns) = 6.796 ns; Loc. = LCFF_X34_Y18_N17; Fanout = 5; REG Node = 'backclock:bcak_user\|H_l\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.544 ns" { backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|H_l[0] } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.376 ns ( 34.96 % ) " "Info: Total cell delay = 2.376 ns ( 34.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.420 ns ( 65.04 % ) " "Info: Total interconnect delay = 4.420 ns ( 65.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.796 ns" { H_SET backclock:bcak_user|rclk~164 backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|H_l[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.796 ns" { H_SET H_SET~combout backclock:bcak_user|rclk~164 backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|H_l[0] } { 0.000ns 0.000ns 1.403ns 0.257ns 1.753ns 1.007ns } { 0.000ns 0.999ns 0.420ns 0.420ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "H_SET source 6.795 ns - Longest register " "Info: - Longest clock path from clock \"H_SET\" to source register is 6.795 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns H_SET 1 CLK PIN_B13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_B13; Fanout = 5; CLK Node = 'H_SET'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { H_SET } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.403 ns) + CELL(0.420 ns) 2.822 ns backclock:bcak_user\|rclk~164 2 COMB LCCOMB_X34_Y17_N30 1 " "Info: 2: + IC(1.403 ns) + CELL(0.420 ns) = 2.822 ns; Loc. = LCCOMB_X34_Y17_N30; Fanout = 1; COMB Node = 'backclock:bcak_user\|rclk~164'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.823 ns" { H_SET backclock:bcak_user|rclk~164 } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.420 ns) 3.499 ns backclock:bcak_user\|rclk~165 3 COMB LCCOMB_X34_Y17_N0 1 " "Info: 3: + IC(0.257 ns) + CELL(0.420 ns) = 3.499 ns; Loc. = LCCOMB_X34_Y17_N0; Fanout = 1; COMB Node = 'backclock:bcak_user\|rclk~165'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.677 ns" { backclock:bcak_user|rclk~164 backclock:bcak_user|rclk~165 } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.753 ns) + CELL(0.000 ns) 5.252 ns backclock:bcak_user\|rclk~165clkctrl 4 COMB CLKCTRL_G8 25 " "Info: 4: + IC(1.753 ns) + CELL(0.000 ns) = 5.252 ns; Loc. = CLKCTRL_G8; Fanout = 25; COMB Node = 'backclock:bcak_user\|rclk~165clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.753 ns" { backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 6.795 ns backclock:bcak_user\|M_h\[2\] 5 REG LCFF_X35_Y17_N5 6 " "Info: 5: + IC(1.006 ns) + CELL(0.537 ns) = 6.795 ns; Loc. = LCFF_X35_Y17_N5; Fanout = 6; REG Node = 'backclock:bcak_user\|M_h\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.543 ns" { backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|M_h[2] } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.376 ns ( 34.97 % ) " "Info: Total cell delay = 2.376 ns ( 34.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.419 ns ( 65.03 % ) " "Info: Total interconnect delay = 4.419 ns ( 65.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.795 ns" { H_SET backclock:bcak_user|rclk~164 backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|M_h[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.795 ns" { H_SET H_SET~combout backclock:bcak_user|rclk~164 backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|M_h[2] } { 0.000ns 0.000ns 1.403ns 0.257ns 1.753ns 1.006ns } { 0.000ns 0.999ns 0.420ns 0.420ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.796 ns" { H_SET backclock:bcak_user|rclk~164 backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|H_l[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.796 ns" { H_SET H_SET~combout backclock:bcak_user|rclk~164 backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|H_l[0] } { 0.000ns 0.000ns 1.403ns 0.257ns 1.753ns 1.007ns } { 0.000ns 0.999ns 0.420ns 0.420ns 0.000ns 0.537ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.795 ns" { H_SET backclock:bcak_user|rclk~164 backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|M_h[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.795 ns" { H_SET H_SET~combout backclock:bcak_user|rclk~164 backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|M_h[2] } { 0.000ns 0.000ns 1.403ns 0.257ns 1.753ns 1.006ns } { 0.000ns 0.999ns 0.420ns 0.420ns 0.000ns 0.537ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.619 ns" { backclock:bcak_user|M_h[2] backclock:bcak_user|Equal3~100 backclock:bcak_user|H_h[0]~882 backclock:bcak_user|H_l[3]~999 backclock:bcak_user|H_l[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.619 ns" { backclock:bcak_user|M_h[2] backclock:bcak_user|Equal3~100 backclock:bcak_user|H_h[0]~882 backclock:bcak_user|H_l[3]~999 backclock:bcak_user|H_l[0] } { 0.000ns 0.821ns 0.273ns 0.260ns 0.782ns } { 0.000ns 0.398ns 0.275ns 0.150ns 0.660ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.796 ns" { H_SET backclock:bcak_user|rclk~164 backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|H_l[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.796 ns" { H_SET H_SET~combout backclock:bcak_user|rclk~164 backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|H_l[0] } { 0.000ns 0.000ns 1.403ns 0.257ns 1.753ns 1.007ns } { 0.000ns 0.999ns 0.420ns 0.420ns 0.000ns 0.537ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.795 ns" { H_SET backclock:bcak_user|rclk~164 backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|M_h[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.795 ns" { H_SET H_SET~combout backclock:bcak_user|rclk~164 backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|M_h[2] } { 0.000ns 0.000ns 1.403ns 0.257ns 1.753ns 1.006ns } { 0.000ns 0.999ns 0.420ns 0.420ns 0.000ns 0.537ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "rst register backclock:bcak_user\|M_h\[2\] register backclock:bcak_user\|H_l\[0\] 260.96 MHz 3.832 ns Internal " "Info: Clock \"rst\" has Internal fmax of 260.96 MHz between source register \"backclock:bcak_user\|M_h\[2\]\" and destination register \"backclock:bcak_user\|H_l\[0\]\" (period= 3.832 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.619 ns + Longest register register " "Info: + Longest register to register delay is 3.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns backclock:bcak_user\|M_h\[2\] 1 REG LCFF_X35_Y17_N5 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y17_N5; Fanout = 6; REG Node = 'backclock:bcak_user\|M_h\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { backclock:bcak_user|M_h[2] } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.398 ns) 1.219 ns backclock:bcak_user\|Equal3~100 2 COMB LCCOMB_X35_Y15_N20 3 " "Info: 2: + IC(0.821 ns) + CELL(0.398 ns) = 1.219 ns; Loc. = LCCOMB_X35_Y15_N20; Fanout = 3; COMB Node = 'backclock:bcak_user\|Equal3~100'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.219 ns" { backclock:bcak_user|M_h[2] backclock:bcak_user|Equal3~100 } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.275 ns) 1.767 ns backclock:bcak_user\|H_h\[0\]~882 3 COMB LCCOMB_X35_Y15_N6 2 " "Info: 3: + IC(0.273 ns) + CELL(0.275 ns) = 1.767 ns; Loc. = LCCOMB_X35_Y15_N6; Fanout = 2; COMB Node = 'backclock:bcak_user\|H_h\[0\]~882'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.548 ns" { backclock:bcak_user|Equal3~100 backclock:bcak_user|H_h[0]~882 } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 2.177 ns backclock:bcak_user\|H_l\[3\]~999 4 COMB LCCOMB_X35_Y15_N28 4 " "Info: 4: + IC(0.260 ns) + CELL(0.150 ns) = 2.177 ns; Loc. = LCCOMB_X35_Y15_N28; Fanout = 4; COMB Node = 'backclock:bcak_user\|H_l\[3\]~999'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.410 ns" { backclock:bcak_user|H_h[0]~882 backclock:bcak_user|H_l[3]~999 } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.660 ns) 3.619 ns backclock:bcak_user\|H_l\[0\] 5 REG LCFF_X34_Y18_N17 5 " "Info: 5: + IC(0.782 ns) + CELL(0.660 ns) = 3.619 ns; Loc. = LCFF_X34_Y18_N17; Fanout = 5; REG Node = 'backclock:bcak_user\|H_l\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.442 ns" { backclock:bcak_user|H_l[3]~999 backclock:bcak_user|H_l[0] } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.483 ns ( 40.98 % ) " "Info: Total cell delay = 1.483 ns ( 40.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.136 ns ( 59.02 % ) " "Info: Total interconnect delay = 2.136 ns ( 59.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.619 ns" { backclock:bcak_user|M_h[2] backclock:bcak_user|Equal3~100 backclock:bcak_user|H_h[0]~882 backclock:bcak_user|H_l[3]~999 backclock:bcak_user|H_l[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.619 ns" { backclock:bcak_user|M_h[2] backclock:bcak_user|Equal3~100 backclock:bcak_user|H_h[0]~882 backclock:bcak_user|H_l[3]~999 backclock:bcak_user|H_l[0] } { 0.000ns 0.821ns 0.273ns 0.260ns 0.782ns } { 0.000ns 0.398ns 0.275ns 0.150ns 0.660ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rst destination 6.275 ns + Shortest register " "Info: + Shortest clock path from clock \"rst\" to destination register is 6.275 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns rst 1 CLK PIN_N25 32 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 32; CLK Node = 'rst'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.541 ns) + CELL(0.438 ns) 2.978 ns backclock:bcak_user\|rclk~165 2 COMB LCCOMB_X34_Y17_N0 1 " "Info: 2: + IC(1.541 ns) + CELL(0.438 ns) = 2.978 ns; Loc. = LCCOMB_X34_Y17_N0; Fanout = 1; COMB Node = 'backclock:bcak_user\|rclk~165'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.979 ns" { rst backclock:bcak_user|rclk~165 } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.753 ns) + CELL(0.000 ns) 4.731 ns backclock:bcak_user\|rclk~165clkctrl 3 COMB CLKCTRL_G8 25 " "Info: 3: + IC(1.753 ns) + CELL(0.000 ns) = 4.731 ns; Loc. = CLKCTRL_G8; Fanout = 25; COMB Node = 'backclock:bcak_user\|rclk~165clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.753 ns" { backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 6.275 ns backclock:bcak_user\|H_l\[0\] 4 REG LCFF_X34_Y18_N17 5 " "Info: 4: + IC(1.007 ns) + CELL(0.537 ns) = 6.275 ns; Loc. = LCFF_X34_Y18_N17; Fanout = 5; REG Node = 'backclock:bcak_user\|H_l\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.544 ns" { backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|H_l[0] } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.974 ns ( 31.46 % ) " "Info: Total cell delay = 1.974 ns ( 31.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.301 ns ( 68.54 % ) " "Info: Total interconnect delay = 4.301 ns ( 68.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.275 ns" { rst backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|H_l[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.275 ns" { rst rst~combout backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|H_l[0] } { 0.000ns 0.000ns 1.541ns 1.753ns 1.007ns } { 0.000ns 0.999ns 0.438ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rst source 6.274 ns - Longest register " "Info: - Longest clock path from clock \"rst\" to source register is 6.274 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns rst 1 CLK PIN_N25 32 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 32; CLK Node = 'rst'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.541 ns) + CELL(0.438 ns) 2.978 ns backclock:bcak_user\|rclk~165 2 COMB LCCOMB_X34_Y17_N0 1 " "Info: 2: + IC(1.541 ns) + CELL(0.438 ns) = 2.978 ns; Loc. = LCCOMB_X34_Y17_N0; Fanout = 1; COMB Node = 'backclock:bcak_user\|rclk~165'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.979 ns" { rst backclock:bcak_user|rclk~165 } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.753 ns) + CELL(0.000 ns) 4.731 ns backclock:bcak_user\|rclk~165clkctrl 3 COMB CLKCTRL_G8 25 " "Info: 3: + IC(1.753 ns) + CELL(0.000 ns) = 4.731 ns; Loc. = CLKCTRL_G8; Fanout = 25; COMB Node = 'backclock:bcak_user\|rclk~165clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.753 ns" { backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 6.274 ns backclock:bcak_user\|M_h\[2\] 4 REG LCFF_X35_Y17_N5 6 " "Info: 4: + IC(1.006 ns) + CELL(0.537 ns) = 6.274 ns; Loc. = LCFF_X35_Y17_N5; Fanout = 6; REG Node = 'backclock:bcak_user\|M_h\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.543 ns" { backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|M_h[2] } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.974 ns ( 31.46 % ) " "Info: Total cell delay = 1.974 ns ( 31.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.300 ns ( 68.54 % ) " "Info: Total interconnect delay = 4.300 ns ( 68.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.274 ns" { rst backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|M_h[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.274 ns" { rst rst~combout backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|M_h[2] } { 0.000ns 0.000ns 1.541ns 1.753ns 1.006ns } { 0.000ns 0.999ns 0.438ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.275 ns" { rst backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|H_l[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.275 ns" { rst rst~combout backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|H_l[0] } { 0.000ns 0.000ns 1.541ns 1.753ns 1.007ns } { 0.000ns 0.999ns 0.438ns 0.000ns 0.537ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.274 ns" { rst backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|M_h[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.274 ns" { rst rst~combout backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|M_h[2] } { 0.000ns 0.000ns 1.541ns 1.753ns 1.006ns } { 0.000ns 0.999ns 0.438ns 0.000ns 0.537ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.619 ns" { backclock:bcak_user|M_h[2] backclock:bcak_user|Equal3~100 backclock:bcak_user|H_h[0]~882 backclock:bcak_user|H_l[3]~999 backclock:bcak_user|H_l[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.619 ns" { backclock:bcak_user|M_h[2] backclock:bcak_user|Equal3~100 backclock:bcak_user|H_h[0]~882 backclock:bcak_user|H_l[3]~999 backclock:bcak_user|H_l[0] } { 0.000ns 0.821ns 0.273ns 0.260ns 0.782ns } { 0.000ns 0.398ns 0.275ns 0.150ns 0.660ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.275 ns" { rst backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|H_l[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.275 ns" { rst rst~combout backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|H_l[0] } { 0.000ns 0.000ns 1.541ns 1.753ns 1.007ns } { 0.000ns 0.999ns 0.438ns 0.000ns 0.537ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.274 ns" { rst backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|M_h[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.274 ns" { rst rst~combout backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|M_h[2] } { 0.000ns 0.000ns 1.541ns 1.753ns 1.006ns } { 0.000ns 0.999ns 0.438ns 0.000ns 0.537ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 25 " "Warning: Circuit may not operate. Detected 25 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "s_1:clk_s1\|out_1 backclock:bcak_user\|H_h\[3\] clk 3.023 ns " "Info: Found hold time violation between source  pin or register \"s_1:clk_s1\|out_1\" and destination pin or register \"backclock:bcak_user\|H_h\[3\]\" for clock \"clk\" (Hold time is 3.023 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.144 ns + Largest " "Info: + Largest clock skew is 4.144 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.070 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.070 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.150 ns) 2.597 ns s_1:clk_s1\|always0~0 2 COMB LCCOMB_X33_Y17_N28 1 " "Info: 2: + IC(1.448 ns) + CELL(0.150 ns) = 2.597 ns; Loc. = LCCOMB_X33_Y17_N28; Fanout = 1; COMB Node = 's_1:clk_s1\|always0~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.598 ns" { clk s_1:clk_s1|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.787 ns) + CELL(0.000 ns) 4.384 ns s_1:clk_s1\|always0~0clkctrl 3 COMB CLKCTRL_G11 33 " "Info: 3: + IC(1.787 ns) + CELL(0.000 ns) = 4.384 ns; Loc. = CLKCTRL_G11; Fanout = 33; COMB Node = 's_1:clk_s1\|always0~0clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.787 ns" { s_1:clk_s1|always0~0 s_1:clk_s1|always0~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.787 ns) 6.176 ns s_1:clk_s1\|out_1 4 REG LCFF_X34_Y17_N17 55 " "Info: 4: + IC(1.005 ns) + CELL(0.787 ns) = 6.176 ns; Loc. = LCFF_X34_Y17_N17; Fanout = 55; REG Node = 's_1:clk_s1\|out_1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.792 ns" { s_1:clk_s1|always0~0clkctrl s_1:clk_s1|out_1 } "NODE_NAME" } } { "s_1.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/s_1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.271 ns) 6.783 ns backclock:bcak_user\|rclk~165 5 COMB LCCOMB_X34_Y17_N0 1 " "Info: 5: + IC(0.336 ns) + CELL(0.271 ns) = 6.783 ns; Loc. = LCCOMB_X34_Y17_N0; Fanout = 1; COMB Node = 'backclock:bcak_user\|rclk~165'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.607 ns" { s_1:clk_s1|out_1 backclock:bcak_user|rclk~165 } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.753 ns) + CELL(0.000 ns) 8.536 ns backclock:bcak_user\|rclk~165clkctrl 6 COMB CLKCTRL_G8 25 " "Info: 6: + IC(1.753 ns) + CELL(0.000 ns) = 8.536 ns; Loc. = CLKCTRL_G8; Fanout = 25; COMB Node = 'backclock:bcak_user\|rclk~165clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.753 ns" { backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.537 ns) 10.070 ns backclock:bcak_user\|H_h\[3\] 7 REG LCFF_X35_Y14_N17 5 " "Info: 7: + IC(0.997 ns) + CELL(0.537 ns) = 10.070 ns; Loc. = LCFF_X35_Y14_N17; Fanout = 5; REG Node = 'backclock:bcak_user\|H_h\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.534 ns" { backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|H_h[3] } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.744 ns ( 27.25 % ) " "Info: Total cell delay = 2.744 ns ( 27.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.326 ns ( 72.75 % ) " "Info: Total interconnect delay = 7.326 ns ( 72.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.070 ns" { clk s_1:clk_s1|always0~0 s_1:clk_s1|always0~0clkctrl s_1:clk_s1|out_1 backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|H_h[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.070 ns" { clk clk~combout s_1:clk_s1|always0~0 s_1:clk_s1|always0~0clkctrl s_1:clk_s1|out_1 backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|H_h[3] } { 0.000ns 0.000ns 1.448ns 1.787ns 1.005ns 0.336ns 1.753ns 0.997ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.787ns 0.271ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.926 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 5.926 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.150 ns) 2.597 ns s_1:clk_s1\|always0~0 2 COMB LCCOMB_X33_Y17_N28 1 " "Info: 2: + IC(1.448 ns) + CELL(0.150 ns) = 2.597 ns; Loc. = LCCOMB_X33_Y17_N28; Fanout = 1; COMB Node = 's_1:clk_s1\|always0~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.598 ns" { clk s_1:clk_s1|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.787 ns) + CELL(0.000 ns) 4.384 ns s_1:clk_s1\|always0~0clkctrl 3 COMB CLKCTRL_G11 33 " "Info: 3: + IC(1.787 ns) + CELL(0.000 ns) = 4.384 ns; Loc. = CLKCTRL_G11; Fanout = 33; COMB Node = 's_1:clk_s1\|always0~0clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.787 ns" { s_1:clk_s1|always0~0 s_1:clk_s1|always0~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 5.926 ns s_1:clk_s1\|out_1 4 REG LCFF_X34_Y17_N17 55 " "Info: 4: + IC(1.005 ns) + CELL(0.537 ns) = 5.926 ns; Loc. = LCFF_X34_Y17_N17; Fanout = 55; REG Node = 's_1:clk_s1\|out_1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.542 ns" { s_1:clk_s1|always0~0clkctrl s_1:clk_s1|out_1 } "NODE_NAME" } } { "s_1.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/s_1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 28.45 % ) " "Info: Total cell delay = 1.686 ns ( 28.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.240 ns ( 71.55 % ) " "Info: Total interconnect delay = 4.240 ns ( 71.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.926 ns" { clk s_1:clk_s1|always0~0 s_1:clk_s1|always0~0clkctrl s_1:clk_s1|out_1 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.926 ns" { clk clk~combout s_1:clk_s1|always0~0 s_1:clk_s1|always0~0clkctrl s_1:clk_s1|out_1 } { 0.000ns 0.000ns 1.448ns 1.787ns 1.005ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.070 ns" { clk s_1:clk_s1|always0~0 s_1:clk_s1|always0~0clkctrl s_1:clk_s1|out_1 backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|H_h[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.070 ns" { clk clk~combout s_1:clk_s1|always0~0 s_1:clk_s1|always0~0clkctrl s_1:clk_s1|out_1 backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|H_h[3] } { 0.000ns 0.000ns 1.448ns 1.787ns 1.005ns 0.336ns 1.753ns 0.997ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.787ns 0.271ns 0.000ns 0.537ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.926 ns" { clk s_1:clk_s1|always0~0 s_1:clk_s1|always0~0clkctrl s_1:clk_s1|out_1 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.926 ns" { clk clk~combout s_1:clk_s1|always0~0 s_1:clk_s1|always0~0clkctrl s_1:clk_s1|out_1 } { 0.000ns 0.000ns 1.448ns 1.787ns 1.005ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "s_1.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/s_1.v" 4 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.137 ns - Shortest register register " "Info: - Shortest register to register delay is 1.137 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns s_1:clk_s1\|out_1 1 REG LCFF_X34_Y17_N17 55 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y17_N17; Fanout = 55; REG Node = 's_1:clk_s1\|out_1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { s_1:clk_s1|out_1 } "NODE_NAME" } } { "s_1.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/s_1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.150 ns) 1.053 ns backclock:bcak_user\|H_h\[3\]~344 2 COMB LCCOMB_X35_Y14_N16 1 " "Info: 2: + IC(0.903 ns) + CELL(0.150 ns) = 1.053 ns; Loc. = LCCOMB_X35_Y14_N16; Fanout = 1; COMB Node = 'backclock:bcak_user\|H_h\[3\]~344'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.053 ns" { s_1:clk_s1|out_1 backclock:bcak_user|H_h[3]~344 } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.137 ns backclock:bcak_user\|H_h\[3\] 3 REG LCFF_X35_Y14_N17 5 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.137 ns; Loc. = LCFF_X35_Y14_N17; Fanout = 5; REG Node = 'backclock:bcak_user\|H_h\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.084 ns" { backclock:bcak_user|H_h[3]~344 backclock:bcak_user|H_h[3] } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 20.58 % ) " "Info: Total cell delay = 0.234 ns ( 20.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.903 ns ( 79.42 % ) " "Info: Total interconnect delay = 0.903 ns ( 79.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.137 ns" { s_1:clk_s1|out_1 backclock:bcak_user|H_h[3]~344 backclock:bcak_user|H_h[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.137 ns" { s_1:clk_s1|out_1 backclock:bcak_user|H_h[3]~344 backclock:bcak_user|H_h[3] } { 0.000ns 0.903ns 0.000ns } { 0.000ns 0.150ns 0.084ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.070 ns" { clk s_1:clk_s1|always0~0 s_1:clk_s1|always0~0clkctrl s_1:clk_s1|out_1 backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|H_h[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.070 ns" { clk clk~combout s_1:clk_s1|always0~0 s_1:clk_s1|always0~0clkctrl s_1:clk_s1|out_1 backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|H_h[3] } { 0.000ns 0.000ns 1.448ns 1.787ns 1.005ns 0.336ns 1.753ns 0.997ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.787ns 0.271ns 0.000ns 0.537ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.926 ns" { clk s_1:clk_s1|always0~0 s_1:clk_s1|always0~0clkctrl s_1:clk_s1|out_1 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.926 ns" { clk clk~combout s_1:clk_s1|always0~0 s_1:clk_s1|always0~0clkctrl s_1:clk_s1|out_1 } { 0.000ns 0.000ns 1.448ns 1.787ns 1.005ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.137 ns" { s_1:clk_s1|out_1 backclock:bcak_user|H_h[3]~344 backclock:bcak_user|H_h[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "1.137 ns" { s_1:clk_s1|out_1 backclock:bcak_user|H_h[3]~344 backclock:bcak_user|H_h[3] } { 0.000ns 0.903ns 0.000ns } { 0.000ns 0.150ns 0.084ns } } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "cset 180 " "Warning: Circuit may not operate. Detected 180 non-operational path(s) clocked by clock \"cset\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "m_24:hour\|ql\[2\] m_24:hour\|ql\[2\] cset 12.816 ns " "Info: Found hold time violation between source  pin or register \"m_24:hour\|ql\[2\]\" and destination pin or register \"m_24:hour\|ql\[2\]\" for clock \"cset\" (Hold time is 12.816 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "13.207 ns + Largest " "Info: + Largest clock skew is 13.207 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cset destination 19.339 ns + Longest register " "Info: + Longest clock path from clock \"cset\" to destination register is 19.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns cset 1 CLK PIN_N26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 4; CLK Node = 'cset'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { cset } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.547 ns) + CELL(0.275 ns) 2.821 ns s_1:clk_s1\|always0~0 2 COMB LCCOMB_X33_Y17_N28 1 " "Info: 2: + IC(1.547 ns) + CELL(0.275 ns) = 2.821 ns; Loc. = LCCOMB_X33_Y17_N28; Fanout = 1; COMB Node = 's_1:clk_s1\|always0~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.822 ns" { cset s_1:clk_s1|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.787 ns) + CELL(0.000 ns) 4.608 ns s_1:clk_s1\|always0~0clkctrl 3 COMB CLKCTRL_G11 33 " "Info: 3: + IC(1.787 ns) + CELL(0.000 ns) = 4.608 ns; Loc. = CLKCTRL_G11; Fanout = 33; COMB Node = 's_1:clk_s1\|always0~0clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.787 ns" { s_1:clk_s1|always0~0 s_1:clk_s1|always0~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.787 ns) 6.400 ns s_1:clk_s1\|out_1 4 REG LCFF_X34_Y17_N17 55 " "Info: 4: + IC(1.005 ns) + CELL(0.787 ns) = 6.400 ns; Loc. = LCFF_X34_Y17_N17; Fanout = 55; REG Node = 's_1:clk_s1\|out_1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.792 ns" { s_1:clk_s1|always0~0clkctrl s_1:clk_s1|out_1 } "NODE_NAME" } } { "s_1.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/s_1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.149 ns) 7.281 ns clk_s 5 COMB LCCOMB_X33_Y17_N24 1 " "Info: 5: + IC(0.732 ns) + CELL(0.149 ns) = 7.281 ns; Loc. = LCCOMB_X33_Y17_N24; Fanout = 1; COMB Node = 'clk_s'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.881 ns" { s_1:clk_s1|out_1 clk_s } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.806 ns) + CELL(0.000 ns) 9.087 ns clk_s~clkctrl 6 COMB CLKCTRL_G4 9 " "Info: 6: + IC(1.806 ns) + CELL(0.000 ns) = 9.087 ns; Loc. = CLKCTRL_G4; Fanout = 9; COMB Node = 'clk_s~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.806 ns" { clk_s clk_s~clkctrl } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.787 ns) 10.894 ns m_60:second\|count 7 REG LCFF_X33_Y17_N3 1 " "Info: 7: + IC(1.020 ns) + CELL(0.787 ns) = 10.894 ns; Loc. = LCFF_X33_Y17_N3; Fanout = 1; REG Node = 'm_60:second\|count'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.807 ns" { clk_s~clkctrl m_60:second|count } "NODE_NAME" } } { "m_60.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_60.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.149 ns) 11.346 ns clk_m 8 COMB LCCOMB_X33_Y17_N30 1 " "Info: 8: + IC(0.303 ns) + CELL(0.149 ns) = 11.346 ns; Loc. = LCCOMB_X33_Y17_N30; Fanout = 1; COMB Node = 'clk_m'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.452 ns" { m_60:second|count clk_m } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.696 ns) + CELL(0.000 ns) 13.042 ns clk_m~clkctrl 9 COMB CLKCTRL_G13 9 " "Info: 9: + IC(1.696 ns) + CELL(0.000 ns) = 13.042 ns; Loc. = CLKCTRL_G13; Fanout = 9; COMB Node = 'clk_m~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.696 ns" { clk_m clk_m~clkctrl } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.787 ns) 14.853 ns m_60:minute\|count 10 REG LCFF_X36_Y17_N29 1 " "Info: 10: + IC(1.024 ns) + CELL(0.787 ns) = 14.853 ns; Loc. = LCFF_X36_Y17_N29; Fanout = 1; REG Node = 'm_60:minute\|count'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.811 ns" { clk_m~clkctrl m_60:minute|count } "NODE_NAME" } } { "m_60.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_60.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.438 ns) 16.030 ns clk_h 11 COMB LCCOMB_X33_Y17_N10 1 " "Info: 11: + IC(0.739 ns) + CELL(0.438 ns) = 16.030 ns; Loc. = LCCOMB_X33_Y17_N10; Fanout = 1; COMB Node = 'clk_h'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.177 ns" { m_60:minute|count clk_h } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.787 ns) + CELL(0.000 ns) 17.817 ns clk_h~clkctrl 12 COMB CLKCTRL_G9 8 " "Info: 12: + IC(1.787 ns) + CELL(0.000 ns) = 17.817 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'clk_h~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.787 ns" { clk_h clk_h~clkctrl } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.537 ns) 19.339 ns m_24:hour\|ql\[2\] 13 REG LCFF_X35_Y12_N23 7 " "Info: 13: + IC(0.985 ns) + CELL(0.537 ns) = 19.339 ns; Loc. = LCFF_X35_Y12_N23; Fanout = 7; REG Node = 'm_24:hour\|ql\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.522 ns" { clk_h~clkctrl m_24:hour|ql[2] } "NODE_NAME" } } { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.908 ns ( 25.38 % ) " "Info: Total cell delay = 4.908 ns ( 25.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.431 ns ( 74.62 % ) " "Info: Total interconnect delay = 14.431 ns ( 74.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "19.339 ns" { cset s_1:clk_s1|always0~0 s_1:clk_s1|always0~0clkctrl s_1:clk_s1|out_1 clk_s clk_s~clkctrl m_60:second|count clk_m clk_m~clkctrl m_60:minute|count clk_h clk_h~clkctrl m_24:hour|ql[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "19.339 ns" { cset cset~combout s_1:clk_s1|always0~0 s_1:clk_s1|always0~0clkctrl s_1:clk_s1|out_1 clk_s clk_s~clkctrl m_60:second|count clk_m clk_m~clkctrl m_60:minute|count clk_h clk_h~clkctrl m_24:hour|ql[2] } { 0.000ns 0.000ns 1.547ns 1.787ns 1.005ns 0.732ns 1.806ns 1.020ns 0.303ns 1.696ns 1.024ns 0.739ns 1.787ns 0.985ns } { 0.000ns 0.999ns 0.275ns 0.000ns 0.787ns 0.149ns 0.000ns 0.787ns 0.149ns 0.000ns 0.787ns 0.438ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cset source 6.132 ns - Shortest register " "Info: - Shortest clock path from clock \"cset\" to source register is 6.132 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns cset 1 CLK PIN_N26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 4; CLK Node = 'cset'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { cset } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.549 ns) + CELL(0.275 ns) 2.823 ns clk_h 2 COMB LCCOMB_X33_Y17_N10 1 " "Info: 2: + IC(1.549 ns) + CELL(0.275 ns) = 2.823 ns; Loc. = LCCOMB_X33_Y17_N10; Fanout = 1; COMB Node = 'clk_h'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.824 ns" { cset clk_h } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.787 ns) + CELL(0.000 ns) 4.610 ns clk_h~clkctrl 3 COMB CLKCTRL_G9 8 " "Info: 3: + IC(1.787 ns) + CELL(0.000 ns) = 4.610 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'clk_h~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.787 ns" { clk_h clk_h~clkctrl } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.537 ns) 6.132 ns m_24:hour\|ql\[2\] 4 REG LCFF_X35_Y12_N23 7 " "Info: 4: + IC(0.985 ns) + CELL(0.537 ns) = 6.132 ns; Loc. = LCFF_X35_Y12_N23; Fanout = 7; REG Node = 'm_24:hour\|ql\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.522 ns" { clk_h~clkctrl m_24:hour|ql[2] } "NODE_NAME" } } { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.811 ns ( 29.53 % ) " "Info: Total cell delay = 1.811 ns ( 29.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.321 ns ( 70.47 % ) " "Info: Total interconnect delay = 4.321 ns ( 70.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.132 ns" { cset clk_h clk_h~clkctrl m_24:hour|ql[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.132 ns" { cset cset~combout clk_h clk_h~clkctrl m_24:hour|ql[2] } { 0.000ns 0.000ns 1.549ns 1.787ns 0.985ns } { 0.000ns 0.999ns 0.275ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "19.339 ns" { cset s_1:clk_s1|always0~0 s_1:clk_s1|always0~0clkctrl s_1:clk_s1|out_1 clk_s clk_s~clkctrl m_60:second|count clk_m clk_m~clkctrl m_60:minute|count clk_h clk_h~clkctrl m_24:hour|ql[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "19.339 ns" { cset cset~combout s_1:clk_s1|always0~0 s_1:clk_s1|always0~0clkctrl s_1:clk_s1|out_1 clk_s clk_s~clkctrl m_60:second|count clk_m clk_m~clkctrl m_60:minute|count clk_h clk_h~clkctrl m_24:hour|ql[2] } { 0.000ns 0.000ns 1.547ns 1.787ns 1.005ns 0.732ns 1.806ns 1.020ns 0.303ns 1.696ns 1.024ns 0.739ns 1.787ns 0.985ns } { 0.000ns 0.999ns 0.275ns 0.000ns 0.787ns 0.149ns 0.000ns 0.787ns 0.149ns 0.000ns 0.787ns 0.438ns 0.000ns 0.537ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.132 ns" { cset clk_h clk_h~clkctrl m_24:hour|ql[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.132 ns" { cset cset~combout clk_h clk_h~clkctrl m_24:hour|ql[2] } { 0.000ns 0.000ns 1.549ns 1.787ns 0.985ns } { 0.000ns 0.999ns 0.275ns 0.000ns 0.537ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns - Shortest register register " "Info: - Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns m_24:hour\|ql\[2\] 1 REG LCFF_X35_Y12_N23 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y12_N23; Fanout = 7; REG Node = 'm_24:hour\|ql\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { m_24:hour|ql[2] } "NODE_NAME" } } { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns m_24:hour\|ql~121 2 COMB LCCOMB_X35_Y12_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X35_Y12_N22; Fanout = 1; COMB Node = 'm_24:hour\|ql~121'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.323 ns" { m_24:hour|ql[2] m_24:hour|ql~121 } "NODE_NAME" } } { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns m_24:hour\|ql\[2\] 3 REG LCFF_X35_Y12_N23 7 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X35_Y12_N23; Fanout = 7; REG Node = 'm_24:hour\|ql\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.084 ns" { m_24:hour|ql~121 m_24:hour|ql[2] } "NODE_NAME" } } { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.407 ns" { m_24:hour|ql[2] m_24:hour|ql~121 m_24:hour|ql[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.407 ns" { m_24:hour|ql[2] m_24:hour|ql~121 m_24:hour|ql[2] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "19.339 ns" { cset s_1:clk_s1|always0~0 s_1:clk_s1|always0~0clkctrl s_1:clk_s1|out_1 clk_s clk_s~clkctrl m_60:second|count clk_m clk_m~clkctrl m_60:minute|count clk_h clk_h~clkctrl m_24:hour|ql[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "19.339 ns" { cset cset~combout s_1:clk_s1|always0~0 s_1:clk_s1|always0~0clkctrl s_1:clk_s1|out_1 clk_s clk_s~clkctrl m_60:second|count clk_m clk_m~clkctrl m_60:minute|count clk_h clk_h~clkctrl m_24:hour|ql[2] } { 0.000ns 0.000ns 1.547ns 1.787ns 1.005ns 0.732ns 1.806ns 1.020ns 0.303ns 1.696ns 1.024ns 0.739ns 1.787ns 0.985ns } { 0.000ns 0.999ns 0.275ns 0.000ns 0.787ns 0.149ns 0.000ns 0.787ns 0.149ns 0.000ns 0.787ns 0.438ns 0.000ns 0.537ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.132 ns" { cset clk_h clk_h~clkctrl m_24:hour|ql[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.132 ns" { cset cset~combout clk_h clk_h~clkctrl m_24:hour|ql[2] } { 0.000ns 0.000ns 1.549ns 1.787ns 0.985ns } { 0.000ns 0.999ns 0.275ns 0.000ns 0.537ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.407 ns" { m_24:hour|ql[2] m_24:hour|ql~121 m_24:hour|ql[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.407 ns" { m_24:hour|ql[2] m_24:hour|ql~121 m_24:hour|ql[2] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "backclock:bcak_user\|S_l\[0\] EN EN -0.131 ns register " "Info: tsu for register \"backclock:bcak_user\|S_l\[0\]\" (data pin = \"EN\", clock pin = \"EN\") is -0.131 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.069 ns + Longest pin register " "Info: + Longest pin to register delay is 6.069 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns EN 1 CLK PIN_A13 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_A13; Fanout = 8; CLK Node = 'EN'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.737 ns) + CELL(0.438 ns) 4.174 ns backclock:bcak_user\|S_l\[3\]~615 2 COMB LCCOMB_X34_Y17_N20 4 " "Info: 2: + IC(2.737 ns) + CELL(0.438 ns) = 4.174 ns; Loc. = LCCOMB_X34_Y17_N20; Fanout = 4; COMB Node = 'backclock:bcak_user\|S_l\[3\]~615'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.175 ns" { EN backclock:bcak_user|S_l[3]~615 } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.235 ns) + CELL(0.660 ns) 6.069 ns backclock:bcak_user\|S_l\[0\] 3 REG LCFF_X35_Y15_N25 11 " "Info: 3: + IC(1.235 ns) + CELL(0.660 ns) = 6.069 ns; Loc. = LCFF_X35_Y15_N25; Fanout = 11; REG Node = 'backclock:bcak_user\|S_l\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.895 ns" { backclock:bcak_user|S_l[3]~615 backclock:bcak_user|S_l[0] } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.097 ns ( 34.55 % ) " "Info: Total cell delay = 2.097 ns ( 34.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.972 ns ( 65.45 % ) " "Info: Total interconnect delay = 3.972 ns ( 65.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.069 ns" { EN backclock:bcak_user|S_l[3]~615 backclock:bcak_user|S_l[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.069 ns" { EN EN~combout backclock:bcak_user|S_l[3]~615 backclock:bcak_user|S_l[0] } { 0.000ns 0.000ns 2.737ns 1.235ns } { 0.000ns 0.999ns 0.438ns 0.660ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "EN destination 6.164 ns - Shortest register " "Info: - Shortest clock path from clock \"EN\" to destination register is 6.164 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns EN 1 CLK PIN_A13 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_A13; Fanout = 8; CLK Node = 'EN'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.724 ns) + CELL(0.150 ns) 2.873 ns backclock:bcak_user\|rclk~165 2 COMB LCCOMB_X34_Y17_N0 1 " "Info: 2: + IC(1.724 ns) + CELL(0.150 ns) = 2.873 ns; Loc. = LCCOMB_X34_Y17_N0; Fanout = 1; COMB Node = 'backclock:bcak_user\|rclk~165'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.874 ns" { EN backclock:bcak_user|rclk~165 } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.753 ns) + CELL(0.000 ns) 4.626 ns backclock:bcak_user\|rclk~165clkctrl 3 COMB CLKCTRL_G8 25 " "Info: 3: + IC(1.753 ns) + CELL(0.000 ns) = 4.626 ns; Loc. = CLKCTRL_G8; Fanout = 25; COMB Node = 'backclock:bcak_user\|rclk~165clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.753 ns" { backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.537 ns) 6.164 ns backclock:bcak_user\|S_l\[0\] 4 REG LCFF_X35_Y15_N25 11 " "Info: 4: + IC(1.001 ns) + CELL(0.537 ns) = 6.164 ns; Loc. = LCFF_X35_Y15_N25; Fanout = 11; REG Node = 'backclock:bcak_user\|S_l\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.538 ns" { backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|S_l[0] } "NODE_NAME" } } { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 27.35 % ) " "Info: Total cell delay = 1.686 ns ( 27.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.478 ns ( 72.65 % ) " "Info: Total interconnect delay = 4.478 ns ( 72.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.164 ns" { EN backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|S_l[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.164 ns" { EN EN~combout backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|S_l[0] } { 0.000ns 0.000ns 1.724ns 1.753ns 1.001ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.069 ns" { EN backclock:bcak_user|S_l[3]~615 backclock:bcak_user|S_l[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.069 ns" { EN EN~combout backclock:bcak_user|S_l[3]~615 backclock:bcak_user|S_l[0] } { 0.000ns 0.000ns 2.737ns 1.235ns } { 0.000ns 0.999ns 0.438ns 0.660ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.164 ns" { EN backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|S_l[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.164 ns" { EN EN~combout backclock:bcak_user|rclk~165 backclock:bcak_user|rclk~165clkctrl backclock:bcak_user|S_l[0] } { 0.000ns 0.000ns 1.724ns 1.753ns 1.001ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "cset speaker m_24:hour\|qh\[2\] 28.719 ns register " "Info: tco from clock \"cset\" to destination pin \"speaker\" through register \"m_24:hour\|qh\[2\]\" is 28.719 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cset source 19.339 ns + Longest register " "Info: + Longest clock path from clock \"cset\" to source register is 19.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns cset 1 CLK PIN_N26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 4; CLK Node = 'cset'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { cset } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.547 ns) + CELL(0.275 ns) 2.821 ns s_1:clk_s1\|always0~0 2 COMB LCCOMB_X33_Y17_N28 1 " "Info: 2: + IC(1.547 ns) + CELL(0.275 ns) = 2.821 ns; Loc. = LCCOMB_X33_Y17_N28; Fanout = 1; COMB Node = 's_1:clk_s1\|always0~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.822 ns" { cset s_1:clk_s1|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.787 ns) + CELL(0.000 ns) 4.608 ns s_1:clk_s1\|always0~0clkctrl 3 COMB CLKCTRL_G11 33 " "Info: 3: + IC(1.787 ns) + CELL(0.000 ns) = 4.608 ns; Loc. = CLKCTRL_G11; Fanout = 33; COMB Node = 's_1:clk_s1\|always0~0clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.787 ns" { s_1:clk_s1|always0~0 s_1:clk_s1|always0~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.787 ns) 6.400 ns s_1:clk_s1\|out_1 4 REG LCFF_X34_Y17_N17 55 " "Info: 4: + IC(1.005 ns) + CELL(0.787 ns) = 6.400 ns; Loc. = LCFF_X34_Y17_N17; Fanout = 55; REG Node = 's_1:clk_s1\|out_1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.792 ns" { s_1:clk_s1|always0~0clkctrl s_1:clk_s1|out_1 } "NODE_NAME" } } { "s_1.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/s_1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.149 ns) 7.281 ns clk_s 5 COMB LCCOMB_X33_Y17_N24 1 " "Info: 5: + IC(0.732 ns) + CELL(0.149 ns) = 7.281 ns; Loc. = LCCOMB_X33_Y17_N24; Fanout = 1; COMB Node = 'clk_s'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.881 ns" { s_1:clk_s1|out_1 clk_s } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.806 ns) + CELL(0.000 ns) 9.087 ns clk_s~clkctrl 6 COMB CLKCTRL_G4 9 " "Info: 6: + IC(1.806 ns) + CELL(0.000 ns) = 9.087 ns; Loc. = CLKCTRL_G4; Fanout = 9; COMB Node = 'clk_s~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.806 ns" { clk_s clk_s~clkctrl } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.787 ns) 10.894 ns m_60:second\|count 7 REG LCFF_X33_Y17_N3 1 " "Info: 7: + IC(1.020 ns) + CELL(0.787 ns) = 10.894 ns; Loc. = LCFF_X33_Y17_N3; Fanout = 1; REG Node = 'm_60:second\|count'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.807 ns" { clk_s~clkctrl m_60:second|count } "NODE_NAME" } } { "m_60.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_60.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.149 ns) 11.346 ns clk_m 8 COMB LCCOMB_X33_Y17_N30 1 " "Info: 8: + IC(0.303 ns) + CELL(0.149 ns) = 11.346 ns; Loc. = LCCOMB_X33_Y17_N30; Fanout = 1; COMB Node = 'clk_m'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.452 ns" { m_60:second|count clk_m } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.696 ns) + CELL(0.000 ns) 13.042 ns clk_m~clkctrl 9 COMB CLKCTRL_G13 9 " "Info: 9: + IC(1.696 ns) + CELL(0.000 ns) = 13.042 ns; Loc. = CLKCTRL_G13; Fanout = 9; COMB Node = 'clk_m~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.696 ns" { clk_m clk_m~clkctrl } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.787 ns) 14.853 ns m_60:minute\|count 10 REG LCFF_X36_Y17_N29 1 " "Info: 10: + IC(1.024 ns) + CELL(0.787 ns) = 14.853 ns; Loc. = LCFF_X36_Y17_N29; Fanout = 1; REG Node = 'm_60:minute\|count'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.811 ns" { clk_m~clkctrl m_60:minute|count } "NODE_NAME" } } { "m_60.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_60.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.438 ns) 16.030 ns clk_h 11 COMB LCCOMB_X33_Y17_N10 1 " "Info: 11: + IC(0.739 ns) + CELL(0.438 ns) = 16.030 ns; Loc. = LCCOMB_X33_Y17_N10; Fanout = 1; COMB Node = 'clk_h'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.177 ns" { m_60:minute|count clk_h } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.787 ns) + CELL(0.000 ns) 17.817 ns clk_h~clkctrl 12 COMB CLKCTRL_G9 8 " "Info: 12: + IC(1.787 ns) + CELL(0.000 ns) = 17.817 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'clk_h~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.787 ns" { clk_h clk_h~clkctrl } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.537 ns) 19.339 ns m_24:hour\|qh\[2\] 13 REG LCFF_X35_Y12_N15 6 " "Info: 13: + IC(0.985 ns) + CELL(0.537 ns) = 19.339 ns; Loc. = LCFF_X35_Y12_N15; Fanout = 6; REG Node = 'm_24:hour\|qh\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.522 ns" { clk_h~clkctrl m_24:hour|qh[2] } "NODE_NAME" } } { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.908 ns ( 25.38 % ) " "Info: Total cell delay = 4.908 ns ( 25.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.431 ns ( 74.62 % ) " "Info: Total interconnect delay = 14.431 ns ( 74.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "19.339 ns" { cset s_1:clk_s1|always0~0 s_1:clk_s1|always0~0clkctrl s_1:clk_s1|out_1 clk_s clk_s~clkctrl m_60:second|count clk_m clk_m~clkctrl m_60:minute|count clk_h clk_h~clkctrl m_24:hour|qh[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "19.339 ns" { cset cset~combout s_1:clk_s1|always0~0 s_1:clk_s1|always0~0clkctrl s_1:clk_s1|out_1 clk_s clk_s~clkctrl m_60:second|count clk_m clk_m~clkctrl m_60:minute|count clk_h clk_h~clkctrl m_24:hour|qh[2] } { 0.000ns 0.000ns 1.547ns 1.787ns 1.005ns 0.732ns 1.806ns 1.020ns 0.303ns 1.696ns 1.024ns 0.739ns 1.787ns 0.985ns } { 0.000ns 0.999ns 0.275ns 0.000ns 0.787ns 0.149ns 0.000ns 0.787ns 0.149ns 0.000ns 0.787ns 0.438ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.130 ns + Longest register pin " "Info: + Longest register to pin delay is 9.130 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns m_24:hour\|qh\[2\] 1 REG LCFF_X35_Y12_N15 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y12_N15; Fanout = 6; REG Node = 'm_24:hour\|qh\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { m_24:hour|qh[2] } "NODE_NAME" } } { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.398 ns) 1.489 ns clock:clock_user\|en~116 2 COMB LCCOMB_X36_Y11_N18 1 " "Info: 2: + IC(1.091 ns) + CELL(0.398 ns) = 1.489 ns; Loc. = LCCOMB_X36_Y11_N18; Fanout = 1; COMB Node = 'clock:clock_user\|en~116'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.489 ns" { m_24:hour|qh[2] clock:clock_user|en~116 } "NODE_NAME" } } { "clock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clock.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 1.886 ns clock:clock_user\|en~117 3 COMB LCCOMB_X36_Y11_N24 1 " "Info: 3: + IC(0.247 ns) + CELL(0.150 ns) = 1.886 ns; Loc. = LCCOMB_X36_Y11_N24; Fanout = 1; COMB Node = 'clock:clock_user\|en~117'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.397 ns" { clock:clock_user|en~116 clock:clock_user|en~117 } "NODE_NAME" } } { "clock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clock.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.410 ns) 3.045 ns clock:clock_user\|en 4 COMB LCCOMB_X36_Y12_N22 2 " "Info: 4: + IC(0.749 ns) + CELL(0.410 ns) = 3.045 ns; Loc. = LCCOMB_X36_Y12_N22; Fanout = 2; COMB Node = 'clock:clock_user\|en'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.159 ns" { clock:clock_user|en~117 clock:clock_user|en } "NODE_NAME" } } { "clock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clock.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.275 ns) 4.300 ns speaker~9 5 COMB LCCOMB_X35_Y14_N0 1 " "Info: 5: + IC(0.980 ns) + CELL(0.275 ns) = 4.300 ns; Loc. = LCCOMB_X35_Y14_N0; Fanout = 1; COMB Node = 'speaker~9'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.255 ns" { clock:clock_user|en speaker~9 } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.168 ns) + CELL(2.662 ns) 9.130 ns speaker 6 PIN PIN_D25 0 " "Info: 6: + IC(2.168 ns) + CELL(2.662 ns) = 9.130 ns; Loc. = PIN_D25; Fanout = 0; PIN Node = 'speaker'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.830 ns" { speaker~9 speaker } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.895 ns ( 42.66 % ) " "Info: Total cell delay = 3.895 ns ( 42.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.235 ns ( 57.34 % ) " "Info: Total interconnect delay = 5.235 ns ( 57.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.130 ns" { m_24:hour|qh[2] clock:clock_user|en~116 clock:clock_user|en~117 clock:clock_user|en speaker~9 speaker } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.130 ns" { m_24:hour|qh[2] clock:clock_user|en~116 clock:clock_user|en~117 clock:clock_user|en speaker~9 speaker } { 0.000ns 1.091ns 0.247ns 0.749ns 0.980ns 2.168ns } { 0.000ns 0.398ns 0.150ns 0.410ns 0.275ns 2.662ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "19.339 ns" { cset s_1:clk_s1|always0~0 s_1:clk_s1|always0~0clkctrl s_1:clk_s1|out_1 clk_s clk_s~clkctrl m_60:second|count clk_m clk_m~clkctrl m_60:minute|count clk_h clk_h~clkctrl m_24:hour|qh[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "19.339 ns" { cset cset~combout s_1:clk_s1|always0~0 s_1:clk_s1|always0~0clkctrl s_1:clk_s1|out_1 clk_s clk_s~clkctrl m_60:second|count clk_m clk_m~clkctrl m_60:minute|count clk_h clk_h~clkctrl m_24:hour|qh[2] } { 0.000ns 0.000ns 1.547ns 1.787ns 1.005ns 0.732ns 1.806ns 1.020ns 0.303ns 1.696ns 1.024ns 0.739ns 1.787ns 0.985ns } { 0.000ns 0.999ns 0.275ns 0.000ns 0.787ns 0.149ns 0.000ns 0.787ns 0.149ns 0.000ns 0.787ns 0.438ns 0.000ns 0.537ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.130 ns" { m_24:hour|qh[2] clock:clock_user|en~116 clock:clock_user|en~117 clock:clock_user|en speaker~9 speaker } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.130 ns" { m_24:hour|qh[2] clock:clock_user|en~116 clock:clock_user|en~117 clock:clock_user|en speaker~9 speaker } { 0.000ns 1.091ns 0.247ns 0.749ns 0.980ns 2.168ns } { 0.000ns 0.398ns 0.150ns 0.410ns 0.275ns 2.662ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "EN_DECORDER out_mlz\[0\] 16.168 ns Longest " "Info: Longest tpd from source pin \"EN_DECORDER\" to destination pin \"out_mlz\[0\]\" is 16.168 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns EN_DECORDER 1 PIN PIN_V2 33 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 33; PIN Node = 'EN_DECORDER'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { EN_DECORDER } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.381 ns) + CELL(0.150 ns) 7.383 ns decorderview_4\[0\]~65 2 COMB LCCOMB_X36_Y12_N16 7 " "Info: 2: + IC(6.381 ns) + CELL(0.150 ns) = 7.383 ns; Loc. = LCCOMB_X36_Y12_N16; Fanout = 7; COMB Node = 'decorderview_4\[0\]~65'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.531 ns" { EN_DECORDER decorderview_4[0]~65 } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.989 ns) + CELL(0.150 ns) 10.522 ns decorder:decorder_4\|Y~24 3 COMB LCCOMB_X36_Y12_N6 1 " "Info: 3: + IC(2.989 ns) + CELL(0.150 ns) = 10.522 ns; Loc. = LCCOMB_X36_Y12_N6; Fanout = 1; COMB Node = 'decorder:decorder_4\|Y~24'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.139 ns" { decorderview_4[0]~65 decorder:decorder_4|Y~24 } "NODE_NAME" } } { "decorder.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/decorder.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.014 ns) + CELL(2.632 ns) 16.168 ns out_mlz\[0\] 4 PIN PIN_U9 0 " "Info: 4: + IC(3.014 ns) + CELL(2.632 ns) = 16.168 ns; Loc. = PIN_U9; Fanout = 0; PIN Node = 'out_mlz\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.646 ns" { decorder:decorder_4|Y~24 out_mlz[0] } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.784 ns ( 23.40 % ) " "Info: Total cell delay = 3.784 ns ( 23.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.384 ns ( 76.60 % ) " "Info: Total interconnect delay = 12.384 ns ( 76.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "16.168 ns" { EN_DECORDER decorderview_4[0]~65 decorder:decorder_4|Y~24 out_mlz[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "16.168 ns" { EN_DECORDER EN_DECORDER~combout decorderview_4[0]~65 decorder:decorder_4|Y~24 out_mlz[0] } { 0.000ns 0.000ns 6.381ns 2.989ns 3.014ns } { 0.000ns 0.852ns 0.150ns 0.150ns 2.632ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "m_60:minute\|count rst cset 10.727 ns register " "Info: th for register \"m_60:minute\|count\" (data pin = \"rst\", clock pin = \"cset\") is 10.727 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cset destination 14.603 ns + Longest register " "Info: + Longest clock path from clock \"cset\" to destination register is 14.603 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns cset 1 CLK PIN_N26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 4; CLK Node = 'cset'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { cset } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.547 ns) + CELL(0.275 ns) 2.821 ns s_1:clk_s1\|always0~0 2 COMB LCCOMB_X33_Y17_N28 1 " "Info: 2: + IC(1.547 ns) + CELL(0.275 ns) = 2.821 ns; Loc. = LCCOMB_X33_Y17_N28; Fanout = 1; COMB Node = 's_1:clk_s1\|always0~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.822 ns" { cset s_1:clk_s1|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.787 ns) + CELL(0.000 ns) 4.608 ns s_1:clk_s1\|always0~0clkctrl 3 COMB CLKCTRL_G11 33 " "Info: 3: + IC(1.787 ns) + CELL(0.000 ns) = 4.608 ns; Loc. = CLKCTRL_G11; Fanout = 33; COMB Node = 's_1:clk_s1\|always0~0clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.787 ns" { s_1:clk_s1|always0~0 s_1:clk_s1|always0~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.787 ns) 6.400 ns s_1:clk_s1\|out_1 4 REG LCFF_X34_Y17_N17 55 " "Info: 4: + IC(1.005 ns) + CELL(0.787 ns) = 6.400 ns; Loc. = LCFF_X34_Y17_N17; Fanout = 55; REG Node = 's_1:clk_s1\|out_1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.792 ns" { s_1:clk_s1|always0~0clkctrl s_1:clk_s1|out_1 } "NODE_NAME" } } { "s_1.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/s_1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.149 ns) 7.281 ns clk_s 5 COMB LCCOMB_X33_Y17_N24 1 " "Info: 5: + IC(0.732 ns) + CELL(0.149 ns) = 7.281 ns; Loc. = LCCOMB_X33_Y17_N24; Fanout = 1; COMB Node = 'clk_s'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.881 ns" { s_1:clk_s1|out_1 clk_s } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.806 ns) + CELL(0.000 ns) 9.087 ns clk_s~clkctrl 6 COMB CLKCTRL_G4 9 " "Info: 6: + IC(1.806 ns) + CELL(0.000 ns) = 9.087 ns; Loc. = CLKCTRL_G4; Fanout = 9; COMB Node = 'clk_s~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.806 ns" { clk_s clk_s~clkctrl } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.787 ns) 10.894 ns m_60:second\|count 7 REG LCFF_X33_Y17_N3 1 " "Info: 7: + IC(1.020 ns) + CELL(0.787 ns) = 10.894 ns; Loc. = LCFF_X33_Y17_N3; Fanout = 1; REG Node = 'm_60:second\|count'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.807 ns" { clk_s~clkctrl m_60:second|count } "NODE_NAME" } } { "m_60.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_60.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.149 ns) 11.346 ns clk_m 8 COMB LCCOMB_X33_Y17_N30 1 " "Info: 8: + IC(0.303 ns) + CELL(0.149 ns) = 11.346 ns; Loc. = LCCOMB_X33_Y17_N30; Fanout = 1; COMB Node = 'clk_m'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.452 ns" { m_60:second|count clk_m } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.696 ns) + CELL(0.000 ns) 13.042 ns clk_m~clkctrl 9 COMB CLKCTRL_G13 9 " "Info: 9: + IC(1.696 ns) + CELL(0.000 ns) = 13.042 ns; Loc. = CLKCTRL_G13; Fanout = 9; COMB Node = 'clk_m~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.696 ns" { clk_m clk_m~clkctrl } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 14.603 ns m_60:minute\|count 10 REG LCFF_X36_Y17_N29 1 " "Info: 10: + IC(1.024 ns) + CELL(0.537 ns) = 14.603 ns; Loc. = LCFF_X36_Y17_N29; Fanout = 1; REG Node = 'm_60:minute\|count'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.561 ns" { clk_m~clkctrl m_60:minute|count } "NODE_NAME" } } { "m_60.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_60.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.683 ns ( 25.22 % ) " "Info: Total cell delay = 3.683 ns ( 25.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.920 ns ( 74.78 % ) " "Info: Total interconnect delay = 10.920 ns ( 74.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "14.603 ns" { cset s_1:clk_s1|always0~0 s_1:clk_s1|always0~0clkctrl s_1:clk_s1|out_1 clk_s clk_s~clkctrl m_60:second|count clk_m clk_m~clkctrl m_60:minute|count } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "14.603 ns" { cset cset~combout s_1:clk_s1|always0~0 s_1:clk_s1|always0~0clkctrl s_1:clk_s1|out_1 clk_s clk_s~clkctrl m_60:second|count clk_m clk_m~clkctrl m_60:minute|count } { 0.000ns 0.000ns 1.547ns 1.787ns 1.005ns 0.732ns 1.806ns 1.020ns 0.303ns 1.696ns 1.024ns } { 0.000ns 0.999ns 0.275ns 0.000ns 0.787ns 0.149ns 0.000ns 0.787ns 0.149ns 0.000ns 0.537ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "m_60.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_60.v" 5 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.142 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.142 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns rst 1 CLK PIN_N25 32 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 32; CLK Node = 'rst'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.483 ns) + CELL(0.660 ns) 4.142 ns m_60:minute\|count 2 REG LCFF_X36_Y17_N29 1 " "Info: 2: + IC(2.483 ns) + CELL(0.660 ns) = 4.142 ns; Loc. = LCFF_X36_Y17_N29; Fanout = 1; REG Node = 'm_60:minute\|count'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.143 ns" { rst m_60:minute|count } "NODE_NAME" } } { "m_60.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_60.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 40.05 % ) " "Info: Total cell delay = 1.659 ns ( 40.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.483 ns ( 59.95 % ) " "Info: Total interconnect delay = 2.483 ns ( 59.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.142 ns" { rst m_60:minute|count } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.142 ns" { rst rst~combout m_60:minute|count } { 0.000ns 0.000ns 2.483ns } { 0.000ns 0.999ns 0.660ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "14.603 ns" { cset s_1:clk_s1|always0~0 s_1:clk_s1|always0~0clkctrl s_1:clk_s1|out_1 clk_s clk_s~clkctrl m_60:second|count clk_m clk_m~clkctrl m_60:minute|count } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "14.603 ns" { cset cset~combout s_1:clk_s1|always0~0 s_1:clk_s1|always0~0clkctrl s_1:clk_s1|out_1 clk_s clk_s~clkctrl m_60:second|count clk_m clk_m~clkctrl m_60:minute|count } { 0.000ns 0.000ns 1.547ns 1.787ns 1.005ns 0.732ns 1.806ns 1.020ns 0.303ns 1.696ns 1.024ns } { 0.000ns 0.999ns 0.275ns 0.000ns 0.787ns 0.149ns 0.000ns 0.787ns 0.149ns 0.000ns 0.537ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.142 ns" { rst m_60:minute|count } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.142 ns" { rst rst~combout m_60:minute|count } { 0.000ns 0.000ns 2.483ns } { 0.000ns 0.999ns 0.660ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 21 11:22:52 2018 " "Info: Processing ended: Sat Jul 21 11:22:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
