INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:00:40 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.278ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.170ns period=6.340ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.170ns period=6.340ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.340ns  (clk rise@6.340ns - clk rise@0.000ns)
  Data Path Delay:        6.263ns  (logic 1.970ns (31.457%)  route 4.293ns (68.543%))
  Logic Levels:           17  (CARRY4=5 LUT3=3 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.823 - 6.340 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2027, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X22Y203        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y203        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=20, routed)          0.403     1.165    lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q
    SLICE_X23Y202        LUT4 (Prop_lut4_I0_O)        0.043     1.208 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8/O
                         net (fo=1, routed)           0.000     1.208    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8_n_0
    SLICE_X23Y202        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.459 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.459    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X23Y203        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     1.604 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/O[3]
                         net (fo=5, routed)           0.189     1.793    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_4
    SLICE_X22Y201        LUT3 (Prop_lut3_I1_O)        0.120     1.913 r  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_7/O
                         net (fo=33, routed)          0.493     2.406    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_0
    SLICE_X22Y205        LUT6 (Prop_lut6_I1_O)        0.043     2.449 r  lsq1/handshake_lsq_lsq1_core/dataReg[13]_i_2/O
                         net (fo=2, routed)           0.430     2.879    lsq1/handshake_lsq_lsq1_core/dataReg[13]_i_2_n_0
    SLICE_X24Y206        LUT5 (Prop_lut5_I2_O)        0.043     2.922 r  lsq1/handshake_lsq_lsq1_core/level4_c1[16]_i_2/O
                         net (fo=9, routed)           0.441     3.364    lsq1/handshake_lsq_lsq1_core/dataReg_reg[13]_0
    SLICE_X26Y207        LUT4 (Prop_lut4_I0_O)        0.043     3.407 r  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_7/O
                         net (fo=1, routed)           0.410     3.817    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_7_n_0
    SLICE_X28Y208        LUT6 (Prop_lut6_I0_O)        0.043     3.860 f  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4/O
                         net (fo=2, routed)           0.310     4.170    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4_n_0
    SLICE_X26Y208        LUT5 (Prop_lut5_I4_O)        0.043     4.213 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.216     4.429    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X27Y209        LUT3 (Prop_lut3_I0_O)        0.043     4.472 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.472    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X27Y209        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     4.659 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.659    addf0/operator/ltOp_carry__2_n_0
    SLICE_X27Y210        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.786 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=87, routed)          0.189     4.975    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X26Y209        LUT6 (Prop_lut6_I5_O)        0.130     5.105 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_3/O
                         net (fo=1, routed)           0.252     5.357    addf0/operator/p_1_in[1]
    SLICE_X25Y207        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.251     5.608 r  addf0/operator/_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.331     5.939    addf0/operator/RightShifterComponent/O[1]
    SLICE_X24Y208        LUT4 (Prop_lut4_I0_O)        0.118     6.057 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.182     6.238    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X25Y209        LUT5 (Prop_lut5_I0_O)        0.043     6.281 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.175     6.456    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X25Y210        LUT3 (Prop_lut3_I1_O)        0.043     6.499 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.271     6.771    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X27Y209        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.340     6.340 r  
                                                      0.000     6.340 r  clk (IN)
                         net (fo=2027, unset)         0.483     6.823    addf0/operator/RightShifterComponent/clk
    SLICE_X27Y209        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000     6.823    
                         clock uncertainty           -0.035     6.787    
    SLICE_X27Y209        FDRE (Setup_fdre_C_R)       -0.295     6.492    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                          6.492    
                         arrival time                          -6.771    
  -------------------------------------------------------------------
                         slack                                 -0.278    




