<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="main_design_auto_pc_1_synth_1" LaunchDir="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="main_design_auto_ss_k_0_synth_1" LaunchDir="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_auto_ss_k_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="main_design_auto_ss_k_1_synth_1" LaunchDir="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_auto_ss_k_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="main_design_auto_ss_k_2_synth_1" LaunchDir="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_auto_ss_k_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="main_design_auto_ss_slid_0_synth_1" LaunchDir="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_auto_ss_slid_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="main_design_auto_ss_slidr_0_synth_1" LaunchDir="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_auto_ss_slidr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="main_design_auto_ss_slidr_1_synth_1" LaunchDir="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_auto_ss_slidr_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="main_design_auto_ss_slidr_2_synth_1" LaunchDir="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_auto_ss_slidr_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="main_design_auto_us_0_synth_1" LaunchDir="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_auto_us_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="main_design_auto_us_1_synth_1" LaunchDir="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_auto_us_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="main_design_auto_us_2_synth_1" LaunchDir="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_auto_us_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="main_design_axi_dma_0_0_synth_1" LaunchDir="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_axi_dma_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="main_design_lvds_clkin_0_ibuf_1_synth_1" LaunchDir="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_lvds_clkin_0_ibuf_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="main_design_lvds_clkin_0_ibuf_4_synth_1" LaunchDir="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_lvds_clkin_0_ibuf_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="main_design_lvds_clkin_0_ibuf_1_synth_1"/>
	</Run>
	<Run Id="main_design_lvds_dout0_0_ibuf_0_synth_1" LaunchDir="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_lvds_dout0_0_ibuf_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="main_design_lvds_clkin_0_ibuf_1_synth_1"/>
	</Run>
	<Run Id="main_design_lvds_dout0_0_ibuf_1_synth_1" LaunchDir="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_lvds_dout0_0_ibuf_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="main_design_lvds_clkin_0_ibuf_1_synth_1"/>
	</Run>
	<Run Id="main_design_lvds_dout0_0_ibuf_3_synth_1" LaunchDir="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_lvds_dout0_0_ibuf_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="main_design_lvds_clkin_0_ibuf_1_synth_1"/>
	</Run>
	<Run Id="main_design_lvds_dout1_0_ibuf_1_synth_1" LaunchDir="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_lvds_dout1_0_ibuf_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="main_design_lvds_clkin_0_ibuf_1_synth_1"/>
	</Run>
	<Run Id="main_design_lvds_dout1_0_ibuf_3_synth_1" LaunchDir="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_lvds_dout1_0_ibuf_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="main_design_lvds_clkin_0_ibuf_1_synth_1"/>
	</Run>
	<Run Id="main_design_lvds_dout2_0_ibuf_1_synth_1" LaunchDir="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_lvds_dout2_0_ibuf_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="main_design_lvds_clkin_0_ibuf_1_synth_1"/>
	</Run>
	<Run Id="main_design_lvds_dout3_0_ibuf_1_synth_1" LaunchDir="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_lvds_dout3_0_ibuf_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="main_design_lvds_clkin_0_ibuf_1_synth_1"/>
	</Run>
	<Run Id="main_design_lvds_sync_0_ibuf1_0_synth_1" LaunchDir="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_lvds_sync_0_ibuf1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="main_design_lvds_clkin_0_ibuf_1_synth_1"/>
	</Run>
	<Run Id="main_design_lvds_sync_0_ibuf_1_synth_1" LaunchDir="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_lvds_sync_0_ibuf_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="main_design_lvds_clkin_0_ibuf_1_synth_1"/>
	</Run>
	<Run Id="main_design_noip_ctrl_0_0_synth_1" LaunchDir="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_noip_ctrl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="main_design_noip_lvds_stream_0_0_synth_1" LaunchDir="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_noip_lvds_stream_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="main_design_noip_lvds_stream_0_1_synth_1" LaunchDir="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_noip_lvds_stream_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="main_design_noip_lvds_stream_0_0_synth_1"/>
	</Run>
	<Run Id="main_design_processing_system7_0_0_synth_1" LaunchDir="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="main_design_util_ds_buf_0_2_synth_1" LaunchDir="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_util_ds_buf_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="main_design_lvds_clkin_0_ibuf_1_synth_1"/>
	</Run>
	<Run Id="main_design_xbar_1_synth_1" LaunchDir="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_xbar_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="main_design_xbar_2_synth_1" LaunchDir="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_xbar_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="main_design_xbar_3_synth_1" LaunchDir="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_xbar_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="main_design_xbar_4_synth_1" LaunchDir="/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_xbar_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
		<Parameter Name="general.ignorePathLengthChecks" Val="true" Type="bool"/>
		<Parameter Name="general.shortenLongPath" Val="true" Type="bool"/>
	</Parameters>
	<ProductInfo Name="vivado"/>
</Runs>

