TimeQuest Timing Analyzer report for Question1
Fri May 20 12:18:12 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'NewLCD:inst3|LCD_Display:inst|CLK_400HZ'
 12. Slow Model Setup: 'CLK~'
 13. Slow Model Setup: 'CLK50'
 14. Slow Model Hold: 'CLK50'
 15. Slow Model Hold: 'CLK~'
 16. Slow Model Hold: 'NewLCD:inst3|LCD_Display:inst|CLK_400HZ'
 17. Slow Model Minimum Pulse Width: 'CLK~'
 18. Slow Model Minimum Pulse Width: 'NewLCD:inst3|LCD_Display:inst|CLK_400HZ'
 19. Slow Model Minimum Pulse Width: 'CLK50'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Output Enable Times
 25. Minimum Output Enable Times
 26. Output Disable Times
 27. Minimum Output Disable Times
 28. Fast Model Setup Summary
 29. Fast Model Hold Summary
 30. Fast Model Recovery Summary
 31. Fast Model Removal Summary
 32. Fast Model Minimum Pulse Width Summary
 33. Fast Model Setup: 'NewLCD:inst3|LCD_Display:inst|CLK_400HZ'
 34. Fast Model Setup: 'CLK~'
 35. Fast Model Setup: 'CLK50'
 36. Fast Model Hold: 'CLK50'
 37. Fast Model Hold: 'CLK~'
 38. Fast Model Hold: 'NewLCD:inst3|LCD_Display:inst|CLK_400HZ'
 39. Fast Model Minimum Pulse Width: 'CLK~'
 40. Fast Model Minimum Pulse Width: 'NewLCD:inst3|LCD_Display:inst|CLK_400HZ'
 41. Fast Model Minimum Pulse Width: 'CLK50'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Output Enable Times
 47. Minimum Output Enable Times
 48. Output Disable Times
 49. Minimum Output Disable Times
 50. Multicorner Timing Analysis Summary
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Setup Transfers
 56. Hold Transfers
 57. Report TCCS
 58. Report RSKM
 59. Unconstrained Paths
 60. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Question1                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                           ;
+-----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------+
; Clock Name                              ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                     ;
+-----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------+
; CLK50                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK50 }                                   ;
; CLK~                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK~ }                                    ;
; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { NewLCD:inst3|LCD_Display:inst|CLK_400HZ } ;
+-----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                       ;
+------------+-----------------+-----------------------------------------+------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                              ; Note                                                 ;
+------------+-----------------+-----------------------------------------+------------------------------------------------------+
; 151.65 MHz ; 151.65 MHz      ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;                                                      ;
; 208.64 MHz ; 200.0 MHz       ; CLK~                                    ; limit due to low minimum pulse width violation (tcl) ;
; 289.44 MHz ; 289.44 MHz      ; CLK50                                   ;                                                      ;
+------------+-----------------+-----------------------------------------+------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------+
; Slow Model Setup Summary                                         ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; -6.373 ; -92.029       ;
; CLK~                                    ; -3.793 ; -131.831      ;
; CLK50                                   ; -2.455 ; -46.215       ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Slow Model Hold Summary                                          ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; CLK50                                   ; -2.525 ; -2.525        ;
; CLK~                                    ; 0.391  ; 0.000         ;
; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.391  ; 0.000         ;
+-----------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                           ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; CLK~                                    ; -2.000 ; -139.222      ;
; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; -1.423 ; -53.230       ;
; CLK50                                   ; -1.380 ; -22.380       ;
+-----------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'NewLCD:inst3|LCD_Display:inst|CLK_400HZ'                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -6.373 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg          ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.408     ; 6.501      ;
; -6.373 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.408     ; 6.501      ;
; -6.373 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.408     ; 6.501      ;
; -6.373 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.408     ; 6.501      ;
; -6.373 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.408     ; 6.501      ;
; -6.373 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.408     ; 6.501      ;
; -6.373 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.408     ; 6.501      ;
; -6.373 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.408     ; 6.501      ;
; -6.373 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.408     ; 6.501      ;
; -6.165 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg          ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.408     ; 6.293      ;
; -6.165 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.408     ; 6.293      ;
; -6.165 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.408     ; 6.293      ;
; -6.165 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.408     ; 6.293      ;
; -6.165 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.408     ; 6.293      ;
; -6.165 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.408     ; 6.293      ;
; -6.165 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.408     ; 6.293      ;
; -6.165 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.408     ; 6.293      ;
; -6.165 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.408     ; 6.293      ;
; -6.031 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg          ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.408     ; 6.159      ;
; -6.031 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.408     ; 6.159      ;
; -6.031 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.408     ; 6.159      ;
; -6.031 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.408     ; 6.159      ;
; -6.031 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.408     ; 6.159      ;
; -6.031 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.408     ; 6.159      ;
; -6.031 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.408     ; 6.159      ;
; -6.031 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.408     ; 6.159      ;
; -6.031 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.408     ; 6.159      ;
; -5.872 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg          ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.409     ; 5.999      ;
; -5.872 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg          ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.409     ; 5.999      ;
; -5.872 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.409     ; 5.999      ;
; -5.872 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.409     ; 5.999      ;
; -5.872 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.409     ; 5.999      ;
; -5.872 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.409     ; 5.999      ;
; -5.872 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.409     ; 5.999      ;
; -5.872 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.409     ; 5.999      ;
; -5.872 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.409     ; 5.999      ;
; -5.872 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.409     ; 5.999      ;
; -5.872 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.409     ; 5.999      ;
; -5.872 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.409     ; 5.999      ;
; -5.872 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.409     ; 5.999      ;
; -5.872 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.409     ; 5.999      ;
; -5.872 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.409     ; 5.999      ;
; -5.872 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.409     ; 5.999      ;
; -5.872 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.409     ; 5.999      ;
; -5.872 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.409     ; 5.999      ;
; -5.869 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg          ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.409     ; 5.996      ;
; -5.869 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.409     ; 5.996      ;
; -5.869 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.409     ; 5.996      ;
; -5.869 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.409     ; 5.996      ;
; -5.869 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.409     ; 5.996      ;
; -5.869 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.409     ; 5.996      ;
; -5.869 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.409     ; 5.996      ;
; -5.869 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.409     ; 5.996      ;
; -5.869 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.409     ; 5.996      ;
; -5.866 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg          ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.409     ; 5.993      ;
; -5.866 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.409     ; 5.993      ;
; -5.866 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.409     ; 5.993      ;
; -5.866 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.409     ; 5.993      ;
; -5.866 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.409     ; 5.993      ;
; -5.866 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.409     ; 5.993      ;
; -5.866 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.409     ; 5.993      ;
; -5.866 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.409     ; 5.993      ;
; -5.866 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.409     ; 5.993      ;
; -5.594 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.066     ; 6.564      ;
; -5.594 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.066     ; 6.564      ;
; -5.594 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.066     ; 6.564      ;
; -5.594 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.066     ; 6.564      ;
; -5.594 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.066     ; 6.564      ;
; -5.437 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.066     ; 6.407      ;
; -5.437 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.066     ; 6.407      ;
; -5.437 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.066     ; 6.407      ;
; -5.437 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.066     ; 6.407      ;
; -5.437 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.066     ; 6.407      ;
; -5.303 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.066     ; 6.273      ;
; -5.303 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.066     ; 6.273      ;
; -5.303 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.066     ; 6.273      ;
; -5.303 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.066     ; 6.273      ;
; -5.303 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.066     ; 6.273      ;
; -5.109 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.067     ; 6.078      ;
; -5.109 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.067     ; 6.078      ;
; -5.109 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.067     ; 6.078      ;
; -5.109 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.067     ; 6.078      ;
; -5.109 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.067     ; 6.078      ;
; -5.109 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.067     ; 6.078      ;
; -5.109 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.067     ; 6.078      ;
; -5.109 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.067     ; 6.078      ;
; -5.109 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.067     ; 6.078      ;
; -5.109 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.067     ; 6.078      ;
; -5.106 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.067     ; 6.075      ;
; -5.106 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.067     ; 6.075      ;
; -5.106 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.067     ; 6.075      ;
; -5.106 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.067     ; 6.075      ;
; -5.106 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.067     ; 6.075      ;
; -5.100 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.067     ; 6.069      ;
; -5.100 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.067     ; 6.069      ;
; -5.100 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.067     ; 6.069      ;
; -5.100 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.067     ; 6.069      ;
; -5.100 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.067     ; 6.069      ;
; -4.778 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.055     ; 5.759      ;
; -4.778 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.055     ; 5.759      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK~'                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.793 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; Sorter:inst|BubbleSort:BS|dataB[3] ; CLK~         ; CLK~        ; 1.000        ; 0.009      ; 4.838      ;
; -3.793 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ; Sorter:inst|BubbleSort:BS|dataB[3] ; CLK~         ; CLK~        ; 1.000        ; 0.009      ; 4.838      ;
; -3.793 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ; Sorter:inst|BubbleSort:BS|dataB[3] ; CLK~         ; CLK~        ; 1.000        ; 0.009      ; 4.838      ;
; -3.793 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ; Sorter:inst|BubbleSort:BS|dataB[3] ; CLK~         ; CLK~        ; 1.000        ; 0.009      ; 4.838      ;
; -3.793 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ; Sorter:inst|BubbleSort:BS|dataB[3] ; CLK~         ; CLK~        ; 1.000        ; 0.009      ; 4.838      ;
; -3.793 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ; Sorter:inst|BubbleSort:BS|dataB[3] ; CLK~         ; CLK~        ; 1.000        ; 0.009      ; 4.838      ;
; -3.793 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ; Sorter:inst|BubbleSort:BS|dataB[3] ; CLK~         ; CLK~        ; 1.000        ; 0.009      ; 4.838      ;
; -3.793 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ; Sorter:inst|BubbleSort:BS|dataB[3] ; CLK~         ; CLK~        ; 1.000        ; 0.009      ; 4.838      ;
; -3.793 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ; Sorter:inst|BubbleSort:BS|dataB[3] ; CLK~         ; CLK~        ; 1.000        ; 0.009      ; 4.838      ;
; -3.790 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; Sorter:inst|BubbleSort:BS|dataA[3] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.836      ;
; -3.790 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ; Sorter:inst|BubbleSort:BS|dataA[3] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.836      ;
; -3.790 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ; Sorter:inst|BubbleSort:BS|dataA[3] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.836      ;
; -3.790 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ; Sorter:inst|BubbleSort:BS|dataA[3] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.836      ;
; -3.790 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ; Sorter:inst|BubbleSort:BS|dataA[3] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.836      ;
; -3.790 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ; Sorter:inst|BubbleSort:BS|dataA[3] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.836      ;
; -3.790 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ; Sorter:inst|BubbleSort:BS|dataA[3] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.836      ;
; -3.790 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ; Sorter:inst|BubbleSort:BS|dataA[3] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.836      ;
; -3.790 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ; Sorter:inst|BubbleSort:BS|dataA[3] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.836      ;
; -3.720 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; Sorter:inst|BubbleSort:BS|dataB[6] ; CLK~         ; CLK~        ; 1.000        ; 0.009      ; 4.765      ;
; -3.720 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ; Sorter:inst|BubbleSort:BS|dataB[6] ; CLK~         ; CLK~        ; 1.000        ; 0.009      ; 4.765      ;
; -3.720 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ; Sorter:inst|BubbleSort:BS|dataB[6] ; CLK~         ; CLK~        ; 1.000        ; 0.009      ; 4.765      ;
; -3.720 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ; Sorter:inst|BubbleSort:BS|dataB[6] ; CLK~         ; CLK~        ; 1.000        ; 0.009      ; 4.765      ;
; -3.720 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ; Sorter:inst|BubbleSort:BS|dataB[6] ; CLK~         ; CLK~        ; 1.000        ; 0.009      ; 4.765      ;
; -3.720 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ; Sorter:inst|BubbleSort:BS|dataB[6] ; CLK~         ; CLK~        ; 1.000        ; 0.009      ; 4.765      ;
; -3.720 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ; Sorter:inst|BubbleSort:BS|dataB[6] ; CLK~         ; CLK~        ; 1.000        ; 0.009      ; 4.765      ;
; -3.720 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ; Sorter:inst|BubbleSort:BS|dataB[6] ; CLK~         ; CLK~        ; 1.000        ; 0.009      ; 4.765      ;
; -3.720 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ; Sorter:inst|BubbleSort:BS|dataB[6] ; CLK~         ; CLK~        ; 1.000        ; 0.009      ; 4.765      ;
; -3.715 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; Sorter:inst|BubbleSort:BS|dataA[6] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.761      ;
; -3.715 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ; Sorter:inst|BubbleSort:BS|dataA[6] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.761      ;
; -3.715 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ; Sorter:inst|BubbleSort:BS|dataA[6] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.761      ;
; -3.715 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ; Sorter:inst|BubbleSort:BS|dataA[6] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.761      ;
; -3.715 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ; Sorter:inst|BubbleSort:BS|dataA[6] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.761      ;
; -3.715 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ; Sorter:inst|BubbleSort:BS|dataA[6] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.761      ;
; -3.715 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ; Sorter:inst|BubbleSort:BS|dataA[6] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.761      ;
; -3.715 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ; Sorter:inst|BubbleSort:BS|dataA[6] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.761      ;
; -3.715 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ; Sorter:inst|BubbleSort:BS|dataA[6] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.761      ;
; -3.689 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; Sorter:inst|BubbleSort:BS|dataB[1] ; CLK~         ; CLK~        ; 1.000        ; 0.009      ; 4.734      ;
; -3.689 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ; Sorter:inst|BubbleSort:BS|dataB[1] ; CLK~         ; CLK~        ; 1.000        ; 0.009      ; 4.734      ;
; -3.689 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ; Sorter:inst|BubbleSort:BS|dataB[1] ; CLK~         ; CLK~        ; 1.000        ; 0.009      ; 4.734      ;
; -3.689 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ; Sorter:inst|BubbleSort:BS|dataB[1] ; CLK~         ; CLK~        ; 1.000        ; 0.009      ; 4.734      ;
; -3.689 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ; Sorter:inst|BubbleSort:BS|dataB[1] ; CLK~         ; CLK~        ; 1.000        ; 0.009      ; 4.734      ;
; -3.689 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ; Sorter:inst|BubbleSort:BS|dataB[1] ; CLK~         ; CLK~        ; 1.000        ; 0.009      ; 4.734      ;
; -3.689 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ; Sorter:inst|BubbleSort:BS|dataB[1] ; CLK~         ; CLK~        ; 1.000        ; 0.009      ; 4.734      ;
; -3.689 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ; Sorter:inst|BubbleSort:BS|dataB[1] ; CLK~         ; CLK~        ; 1.000        ; 0.009      ; 4.734      ;
; -3.689 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ; Sorter:inst|BubbleSort:BS|dataB[1] ; CLK~         ; CLK~        ; 1.000        ; 0.009      ; 4.734      ;
; -3.686 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; Sorter:inst|BubbleSort:BS|dataA[1] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.732      ;
; -3.686 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ; Sorter:inst|BubbleSort:BS|dataA[1] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.732      ;
; -3.686 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ; Sorter:inst|BubbleSort:BS|dataA[1] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.732      ;
; -3.686 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ; Sorter:inst|BubbleSort:BS|dataA[1] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.732      ;
; -3.686 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ; Sorter:inst|BubbleSort:BS|dataA[1] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.732      ;
; -3.686 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ; Sorter:inst|BubbleSort:BS|dataA[1] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.732      ;
; -3.686 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ; Sorter:inst|BubbleSort:BS|dataA[1] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.732      ;
; -3.686 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ; Sorter:inst|BubbleSort:BS|dataA[1] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.732      ;
; -3.686 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ; Sorter:inst|BubbleSort:BS|dataA[1] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.732      ;
; -3.498 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; Sorter:inst|BubbleSort:BS|dataB[5] ; CLK~         ; CLK~        ; 1.000        ; 0.009      ; 4.543      ;
; -3.498 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ; Sorter:inst|BubbleSort:BS|dataB[5] ; CLK~         ; CLK~        ; 1.000        ; 0.009      ; 4.543      ;
; -3.498 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ; Sorter:inst|BubbleSort:BS|dataB[5] ; CLK~         ; CLK~        ; 1.000        ; 0.009      ; 4.543      ;
; -3.498 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ; Sorter:inst|BubbleSort:BS|dataB[5] ; CLK~         ; CLK~        ; 1.000        ; 0.009      ; 4.543      ;
; -3.498 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ; Sorter:inst|BubbleSort:BS|dataB[5] ; CLK~         ; CLK~        ; 1.000        ; 0.009      ; 4.543      ;
; -3.498 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ; Sorter:inst|BubbleSort:BS|dataB[5] ; CLK~         ; CLK~        ; 1.000        ; 0.009      ; 4.543      ;
; -3.498 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ; Sorter:inst|BubbleSort:BS|dataB[5] ; CLK~         ; CLK~        ; 1.000        ; 0.009      ; 4.543      ;
; -3.498 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ; Sorter:inst|BubbleSort:BS|dataB[5] ; CLK~         ; CLK~        ; 1.000        ; 0.009      ; 4.543      ;
; -3.498 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ; Sorter:inst|BubbleSort:BS|dataB[5] ; CLK~         ; CLK~        ; 1.000        ; 0.009      ; 4.543      ;
; -3.496 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; Sorter:inst|BubbleSort:BS|dataA[5] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.542      ;
; -3.496 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ; Sorter:inst|BubbleSort:BS|dataA[5] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.542      ;
; -3.496 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ; Sorter:inst|BubbleSort:BS|dataA[5] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.542      ;
; -3.496 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ; Sorter:inst|BubbleSort:BS|dataA[5] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.542      ;
; -3.496 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ; Sorter:inst|BubbleSort:BS|dataA[5] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.542      ;
; -3.496 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ; Sorter:inst|BubbleSort:BS|dataA[5] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.542      ;
; -3.496 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ; Sorter:inst|BubbleSort:BS|dataA[5] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.542      ;
; -3.496 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ; Sorter:inst|BubbleSort:BS|dataA[5] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.542      ;
; -3.496 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ; Sorter:inst|BubbleSort:BS|dataA[5] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.542      ;
; -3.260 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; Sorter:inst|BubbleSort:BS|dataB[7] ; CLK~         ; CLK~        ; 1.000        ; 0.009      ; 4.305      ;
; -3.260 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ; Sorter:inst|BubbleSort:BS|dataB[7] ; CLK~         ; CLK~        ; 1.000        ; 0.009      ; 4.305      ;
; -3.260 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ; Sorter:inst|BubbleSort:BS|dataB[7] ; CLK~         ; CLK~        ; 1.000        ; 0.009      ; 4.305      ;
; -3.260 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ; Sorter:inst|BubbleSort:BS|dataB[7] ; CLK~         ; CLK~        ; 1.000        ; 0.009      ; 4.305      ;
; -3.260 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ; Sorter:inst|BubbleSort:BS|dataB[7] ; CLK~         ; CLK~        ; 1.000        ; 0.009      ; 4.305      ;
; -3.260 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ; Sorter:inst|BubbleSort:BS|dataB[7] ; CLK~         ; CLK~        ; 1.000        ; 0.009      ; 4.305      ;
; -3.260 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ; Sorter:inst|BubbleSort:BS|dataB[7] ; CLK~         ; CLK~        ; 1.000        ; 0.009      ; 4.305      ;
; -3.260 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ; Sorter:inst|BubbleSort:BS|dataB[7] ; CLK~         ; CLK~        ; 1.000        ; 0.009      ; 4.305      ;
; -3.260 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ; Sorter:inst|BubbleSort:BS|dataB[7] ; CLK~         ; CLK~        ; 1.000        ; 0.009      ; 4.305      ;
; -3.258 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; Sorter:inst|BubbleSort:BS|dataA[7] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.304      ;
; -3.258 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ; Sorter:inst|BubbleSort:BS|dataA[7] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.304      ;
; -3.258 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ; Sorter:inst|BubbleSort:BS|dataA[7] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.304      ;
; -3.258 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ; Sorter:inst|BubbleSort:BS|dataA[7] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.304      ;
; -3.258 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ; Sorter:inst|BubbleSort:BS|dataA[7] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.304      ;
; -3.258 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ; Sorter:inst|BubbleSort:BS|dataA[7] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.304      ;
; -3.258 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ; Sorter:inst|BubbleSort:BS|dataA[7] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.304      ;
; -3.258 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ; Sorter:inst|BubbleSort:BS|dataA[7] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.304      ;
; -3.258 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ; Sorter:inst|BubbleSort:BS|dataA[7] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.304      ;
; -3.237 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; Sorter:inst|BubbleSort:BS|dataA[0] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.283      ;
; -3.237 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ; Sorter:inst|BubbleSort:BS|dataA[0] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.283      ;
; -3.237 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ; Sorter:inst|BubbleSort:BS|dataA[0] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.283      ;
; -3.237 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ; Sorter:inst|BubbleSort:BS|dataA[0] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.283      ;
; -3.237 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ; Sorter:inst|BubbleSort:BS|dataA[0] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.283      ;
; -3.237 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ; Sorter:inst|BubbleSort:BS|dataA[0] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.283      ;
; -3.237 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ; Sorter:inst|BubbleSort:BS|dataA[0] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.283      ;
; -3.237 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ; Sorter:inst|BubbleSort:BS|dataA[0] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.283      ;
; -3.237 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ; Sorter:inst|BubbleSort:BS|dataA[0] ; CLK~         ; CLK~        ; 1.000        ; 0.010      ; 4.283      ;
; -3.234 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; Sorter:inst|BubbleSort:BS|dataB[0] ; CLK~         ; CLK~        ; 1.000        ; 0.009      ; 4.279      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK50'                                                                                                                                                            ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.455 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.491      ;
; -2.455 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.491      ;
; -2.455 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.491      ;
; -2.455 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.491      ;
; -2.455 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.491      ;
; -2.455 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.491      ;
; -2.455 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.491      ;
; -2.455 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.491      ;
; -2.455 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.491      ;
; -2.455 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.491      ;
; -2.407 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.443      ;
; -2.407 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.443      ;
; -2.407 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.443      ;
; -2.407 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.443      ;
; -2.407 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.443      ;
; -2.407 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.443      ;
; -2.407 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.443      ;
; -2.407 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.443      ;
; -2.407 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.443      ;
; -2.407 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.443      ;
; -2.280 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.316      ;
; -2.280 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.316      ;
; -2.280 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.316      ;
; -2.280 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.316      ;
; -2.280 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.316      ;
; -2.280 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.316      ;
; -2.280 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.316      ;
; -2.280 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.316      ;
; -2.280 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.316      ;
; -2.280 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.316      ;
; -2.257 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.293      ;
; -2.257 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.293      ;
; -2.257 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.293      ;
; -2.257 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.293      ;
; -2.257 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.293      ;
; -2.257 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.293      ;
; -2.257 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.293      ;
; -2.257 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.293      ;
; -2.257 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.293      ;
; -2.257 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.293      ;
; -2.241 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 3.270      ;
; -2.241 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 3.270      ;
; -2.241 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 3.270      ;
; -2.241 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 3.270      ;
; -2.241 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 3.270      ;
; -2.241 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 3.270      ;
; -2.241 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 3.270      ;
; -2.241 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 3.270      ;
; -2.241 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 3.270      ;
; -2.241 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 3.270      ;
; -2.238 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 3.267      ;
; -2.238 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 3.267      ;
; -2.238 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 3.267      ;
; -2.238 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 3.267      ;
; -2.238 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 3.267      ;
; -2.238 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 3.267      ;
; -2.238 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 3.267      ;
; -2.238 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 3.267      ;
; -2.238 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 3.267      ;
; -2.238 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 3.267      ;
; -2.218 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.254      ;
; -2.218 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.254      ;
; -2.218 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.254      ;
; -2.218 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.254      ;
; -2.218 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.254      ;
; -2.218 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.254      ;
; -2.218 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.254      ;
; -2.218 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.254      ;
; -2.218 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.254      ;
; -2.218 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.254      ;
; -2.190 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 3.219      ;
; -2.190 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 3.219      ;
; -2.190 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 3.219      ;
; -2.190 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 3.219      ;
; -2.190 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 3.219      ;
; -2.190 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 3.219      ;
; -2.190 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 3.219      ;
; -2.190 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 3.219      ;
; -2.190 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 3.219      ;
; -2.190 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 3.219      ;
; -2.141 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.177      ;
; -2.141 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.177      ;
; -2.141 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.177      ;
; -2.141 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.177      ;
; -2.141 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.177      ;
; -2.141 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.177      ;
; -2.141 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.177      ;
; -2.141 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.177      ;
; -2.141 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.177      ;
; -2.141 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.177      ;
; -2.139 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.175      ;
; -2.139 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.175      ;
; -2.139 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.175      ;
; -2.139 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.175      ;
; -2.139 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.175      ;
; -2.139 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.175      ;
; -2.139 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.175      ;
; -2.139 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.175      ;
; -2.139 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.175      ;
; -2.139 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.175      ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK50'                                                                                                                                                                                        ;
+--------+---------------------------------------------------+---------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; -2.525 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; CLK50       ; 0.000        ; 2.666      ; 0.657      ;
; -2.025 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; CLK50       ; -0.500       ; 2.666      ; 0.657      ;
; 0.526  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.792      ;
; 0.794  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[1]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.060      ;
; 0.797  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.063      ;
; 0.806  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.072      ;
; 0.809  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.075      ;
; 0.809  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.075      ;
; 0.813  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.079      ;
; 0.814  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.080      ;
; 0.827  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[0]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.093      ;
; 0.830  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.096      ;
; 0.844  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.110      ;
; 0.845  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.111      ;
; 0.845  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.111      ;
; 0.845  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.111      ;
; 0.846  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.112      ;
; 0.981  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.247      ;
; 0.984  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.250      ;
; 1.180  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.446      ;
; 1.189  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.455      ;
; 1.192  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.458      ;
; 1.192  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.458      ;
; 1.196  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.462      ;
; 1.197  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.463      ;
; 1.213  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[1]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.479      ;
; 1.216  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.482      ;
; 1.230  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.496      ;
; 1.231  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.497      ;
; 1.231  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.497      ;
; 1.231  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.497      ;
; 1.232  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.498      ;
; 1.232  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.498      ;
; 1.251  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.517      ;
; 1.260  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.526      ;
; 1.263  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.529      ;
; 1.263  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.529      ;
; 1.267  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.533      ;
; 1.268  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.534      ;
; 1.269  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.535      ;
; 1.289  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.555      ;
; 1.301  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.567      ;
; 1.302  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.568      ;
; 1.302  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.568      ;
; 1.302  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.568      ;
; 1.303  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.569      ;
; 1.322  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.588      ;
; 1.334  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.600      ;
; 1.334  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.600      ;
; 1.338  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.604      ;
; 1.339  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.605      ;
; 1.340  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.606      ;
; 1.342  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; CLK50                                   ; CLK50       ; 0.000        ; -0.007     ; 1.601      ;
; 1.360  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.626      ;
; 1.367  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.633      ;
; 1.372  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.638      ;
; 1.372  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.638      ;
; 1.373  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.639      ;
; 1.373  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.639      ;
; 1.374  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.640      ;
; 1.391  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.657      ;
; 1.393  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.659      ;
; 1.405  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.671      ;
; 1.405  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.671      ;
; 1.409  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.675      ;
; 1.411  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.677      ;
; 1.413  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50                                   ; CLK50       ; 0.000        ; -0.007     ; 1.672      ;
; 1.413  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; CLK50                                   ; CLK50       ; 0.000        ; -0.007     ; 1.672      ;
; 1.438  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.704      ;
; 1.443  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.709      ;
; 1.443  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.709      ;
; 1.444  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.710      ;
; 1.444  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.710      ;
; 1.455  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; CLK50                                   ; CLK50       ; 0.000        ; -0.007     ; 1.714      ;
; 1.461  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.727      ;
; 1.462  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.728      ;
; 1.464  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.730      ;
; 1.476  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.742      ;
; 1.480  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.746      ;
; 1.482  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.748      ;
; 1.484  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50                                   ; CLK50       ; 0.000        ; -0.007     ; 1.743      ;
; 1.484  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50                                   ; CLK50       ; 0.000        ; -0.007     ; 1.743      ;
; 1.498  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.764      ;
; 1.509  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.775      ;
; 1.514  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.780      ;
; 1.514  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.780      ;
; 1.515  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.781      ;
; 1.526  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50                                   ; CLK50       ; 0.000        ; -0.007     ; 1.785      ;
; 1.527  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; CLK50                                   ; CLK50       ; 0.000        ; -0.007     ; 1.786      ;
; 1.532  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.798      ;
; 1.535  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.801      ;
; 1.547  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.813      ;
; 1.553  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.819      ;
; 1.555  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50                                   ; CLK50       ; 0.000        ; -0.007     ; 1.814      ;
; 1.555  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50                                   ; CLK50       ; 0.000        ; -0.007     ; 1.814      ;
; 1.558  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; CLK50                                   ; CLK50       ; 0.000        ; -0.007     ; 1.817      ;
+--------+---------------------------------------------------+---------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK~'                                                                                                                                                                                                                             ;
+-------+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; Sorter:inst|BubbleSort:BS|delay             ; Sorter:inst|BubbleSort:BS|delay                                                                                         ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sorter:inst|BubbleSort:BS|state.GetA        ; Sorter:inst|BubbleSort:BS|state.GetA                                                                                    ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sorter:inst|BubbleSort:BS|Flag              ; Sorter:inst|BubbleSort:BS|Flag                                                                                          ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sorter:inst|BubbleSort:BS|state.GetB        ; Sorter:inst|BubbleSort:BS|state.GetB                                                                                    ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.657      ;
; 0.540 ; Sorter:inst|BubbleSort:BS|state.GetB        ; Sorter:inst|BubbleSort:BS|delay                                                                                         ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.806      ;
; 0.547 ; Sorter:inst|BubbleSort:BS|state.WriteA      ; Sorter:inst|BubbleSort:BS|state.CheckLoop                                                                               ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.813      ;
; 0.672 ; Sorter:inst|BubbleSort:BS|state.SendAddrB_w ; Sorter:inst|BubbleSort:BS|state.WriteB                                                                                  ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.938      ;
; 0.676 ; Sorter:inst|BubbleSort:BS|state.WriteB      ; Sorter:inst|BubbleSort:BS|state.SendAddrA_w                                                                             ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.942      ;
; 0.694 ; Sorter:inst|BubbleSort:BS|state.CheckLoop   ; Sorter:inst|BubbleSort:BS|state.SendAddrA_r                                                                             ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.960      ;
; 0.694 ; Sorter:inst|BubbleSort:BS|state.CheckLoop   ; Sorter:inst|BubbleSort:BS|state.Compare                                                                                 ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.960      ;
; 0.696 ; Sorter:inst|BubbleSort:BS|state.CheckLoop   ; Sorter:inst|BubbleSort:BS|state.SendAddrB_r                                                                             ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.962      ;
; 0.697 ; Sorter:inst|BubbleSort:BS|state.CheckLoop   ; Sorter:inst|BubbleSort:BS|state.Waiting                                                                                 ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.963      ;
; 0.700 ; Sorter:inst|BubbleSort:BS|state.CheckLoop   ; Sorter:inst|BubbleSort:BS|state.CheckFlag                                                                               ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.966      ;
; 0.704 ; Sorter:inst|BubbleSort:BS|state.CheckLoop   ; Sorter:inst|BubbleSort:BS|state.SendAddrB_w                                                                             ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.970      ;
; 0.795 ; Sorter:inst|BubbleSort:BS|delay             ; Sorter:inst|BubbleSort:BS|state.GetA                                                                                    ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.061      ;
; 0.796 ; Sorter:inst|BubbleSort:BS|delay             ; Sorter:inst|BubbleSort:BS|state.GetB                                                                                    ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.062      ;
; 0.814 ; Sorter:inst|BubbleSort:BS|state.GetA        ; Sorter:inst|BubbleSort:BS|delay                                                                                         ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.080      ;
; 0.843 ; Sorter:inst|BubbleSort:BS|count[3]          ; Sorter:inst|BubbleSort:BS|count[3]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.109      ;
; 0.846 ; Sorter:inst|BubbleSort:BS|count[5]          ; Sorter:inst|BubbleSort:BS|count[5]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; Sorter:inst|BubbleSort:BS|state.SendAddrA_w ; Sorter:inst|BubbleSort:BS|state.WriteA                                                                                  ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.112      ;
; 0.848 ; Sorter:inst|BubbleSort:BS|count[1]          ; Sorter:inst|BubbleSort:BS|count[1]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.114      ;
; 0.849 ; Sorter:inst|BubbleSort:BS|count[7]          ; Sorter:inst|BubbleSort:BS|count[7]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.115      ;
; 0.850 ; Sorter:inst|BubbleSort:BS|count[0]          ; Sorter:inst|BubbleSort:BS|count[0]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.116      ;
; 0.868 ; Sorter:inst|BubbleSort:BS|state.Compare     ; Sorter:inst|BubbleSort:BS|state.CheckLoop                                                                               ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.134      ;
; 0.875 ; Sorter:inst|BubbleSort:BS|state.Compare     ; Sorter:inst|BubbleSort:BS|Flag                                                                                          ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.141      ;
; 0.875 ; Sorter:inst|BubbleSort:BS|state.Compare     ; Sorter:inst|BubbleSort:BS|state.SendAddrB_w                                                                             ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.141      ;
; 0.927 ; Sorter:inst|BubbleSort:BS|state.SendAddrB_r ; Sorter:inst|BubbleSort:BS|state.GetB                                                                                    ; CLK~         ; CLK~        ; 0.000        ; -0.231     ; 0.962      ;
; 0.936 ; Sorter:inst|BubbleSort:BS|state.SendAddrA_r ; Sorter:inst|BubbleSort:BS|state.GetA                                                                                    ; CLK~         ; CLK~        ; 0.000        ; -0.231     ; 0.971      ;
; 0.995 ; Sorter:inst|BubbleSort:BS|count[7]          ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ; CLK~         ; CLK~        ; 0.000        ; 0.002      ; 1.231      ;
; 0.998 ; Sorter:inst|BubbleSort:BS|count[0]          ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK~         ; CLK~        ; 0.000        ; 0.002      ; 1.234      ;
; 0.999 ; Sorter:inst|BubbleSort:BS|count[1]          ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ; CLK~         ; CLK~        ; 0.000        ; 0.002      ; 1.235      ;
; 1.002 ; Sorter:inst|BubbleSort:BS|count[3]          ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ; CLK~         ; CLK~        ; 0.000        ; 0.002      ; 1.238      ;
; 1.003 ; Sorter:inst|BubbleSort:BS|count[4]          ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ; CLK~         ; CLK~        ; 0.000        ; 0.002      ; 1.239      ;
; 1.006 ; Sorter:inst|BubbleSort:BS|count[5]          ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ; CLK~         ; CLK~        ; 0.000        ; 0.002      ; 1.242      ;
; 1.014 ; Sorter:inst|BubbleSort:BS|count[6]          ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ; CLK~         ; CLK~        ; 0.000        ; 0.002      ; 1.250      ;
; 1.026 ; Sorter:inst|BubbleSort:BS|count[4]          ; Sorter:inst|BubbleSort:BS|count[4]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.292      ;
; 1.032 ; Sorter:inst|BubbleSort:BS|count[6]          ; Sorter:inst|BubbleSort:BS|count[6]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.298      ;
; 1.051 ; Sorter:inst|BubbleSort:BS|state.GetB        ; Sorter:inst|BubbleSort:BS|state.Compare                                                                                 ; CLK~         ; CLK~        ; 0.000        ; 0.231      ; 1.548      ;
; 1.054 ; Sorter:inst|BubbleSort:BS|state.GetA        ; Sorter:inst|BubbleSort:BS|state.SendAddrB_r                                                                             ; CLK~         ; CLK~        ; 0.000        ; 0.231      ; 1.551      ;
; 1.071 ; Sorter:inst|BubbleSort:BS|count[2]          ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ; CLK~         ; CLK~        ; 0.000        ; 0.002      ; 1.307      ;
; 1.101 ; Sorter:inst|BubbleSort:BS|delay             ; Sorter:inst|BubbleSort:BS|count[7]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.234      ; 1.601      ;
; 1.169 ; Sorter:inst|BubbleSort:BS|state.GetB        ; Sorter:inst|BubbleSort:BS|Flag                                                                                          ; CLK~         ; CLK~        ; 0.000        ; 0.231      ; 1.666      ;
; 1.220 ; Sorter:inst|BubbleSort:BS|dataB[4]          ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK~         ; CLK~        ; 0.000        ; -0.010     ; 1.444      ;
; 1.220 ; Sorter:inst|BubbleSort:BS|dataB[0]          ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK~         ; CLK~        ; 0.000        ; -0.010     ; 1.444      ;
; 1.222 ; Sorter:inst|BubbleSort:BS|dataB[6]          ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLK~         ; CLK~        ; 0.000        ; -0.010     ; 1.446      ;
; 1.223 ; Sorter:inst|BubbleSort:BS|dataB[3]          ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK~         ; CLK~        ; 0.000        ; -0.010     ; 1.447      ;
; 1.227 ; Sorter:inst|BubbleSort:BS|dataB[1]          ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK~         ; CLK~        ; 0.000        ; -0.010     ; 1.451      ;
; 1.230 ; Sorter:inst|BubbleSort:BS|dataB[7]          ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLK~         ; CLK~        ; 0.000        ; -0.010     ; 1.454      ;
; 1.231 ; Sorter:inst|BubbleSort:BS|count[3]          ; Sorter:inst|BubbleSort:BS|count[4]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.497      ;
; 1.234 ; Sorter:inst|BubbleSort:BS|count[5]          ; Sorter:inst|BubbleSort:BS|count[6]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.500      ;
; 1.236 ; Sorter:inst|BubbleSort:BS|dataB[2]          ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK~         ; CLK~        ; 0.000        ; -0.010     ; 1.460      ;
; 1.236 ; Sorter:inst|BubbleSort:BS|count[1]          ; Sorter:inst|BubbleSort:BS|count[2]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.502      ;
; 1.236 ; Sorter:inst|BubbleSort:BS|count[0]          ; Sorter:inst|BubbleSort:BS|count[1]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.502      ;
; 1.240 ; Sorter:inst|BubbleSort:BS|dataB[5]          ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK~         ; CLK~        ; 0.000        ; -0.010     ; 1.464      ;
; 1.253 ; Sorter:inst|BubbleSort:BS|state.WriteB      ; Sorter:inst|BubbleSort:BS|count[7]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.003      ; 1.522      ;
; 1.289 ; Sorter:inst|BubbleSort:BS|count[2]          ; Sorter:inst|BubbleSort:BS|count[2]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.555      ;
; 1.302 ; Sorter:inst|BubbleSort:BS|count[3]          ; Sorter:inst|BubbleSort:BS|count[5]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.568      ;
; 1.305 ; Sorter:inst|BubbleSort:BS|count[5]          ; Sorter:inst|BubbleSort:BS|count[7]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.571      ;
; 1.307 ; Sorter:inst|BubbleSort:BS|count[0]          ; Sorter:inst|BubbleSort:BS|count[2]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.573      ;
; 1.364 ; Sorter:inst|BubbleSort:BS|dataA[7]          ; Sorter:inst|BubbleSort:BS|Flag                                                                                          ; CLK~         ; CLK~        ; 0.000        ; -0.015     ; 1.615      ;
; 1.365 ; Sorter:inst|BubbleSort:BS|dataA[3]          ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK~         ; CLK~        ; 0.000        ; -0.011     ; 1.588      ;
; 1.366 ; Sorter:inst|BubbleSort:BS|state.GetA        ; Sorter:inst|BubbleSort:BS|count[7]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.234      ; 1.866      ;
; 1.372 ; Sorter:inst|BubbleSort:BS|delay             ; Sorter:inst|BubbleSort:BS|count[1]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.234      ; 1.872      ;
; 1.372 ; Sorter:inst|BubbleSort:BS|delay             ; Sorter:inst|BubbleSort:BS|count[2]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.234      ; 1.872      ;
; 1.373 ; Sorter:inst|BubbleSort:BS|count[3]          ; Sorter:inst|BubbleSort:BS|count[6]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.639      ;
; 1.374 ; Sorter:inst|BubbleSort:BS|delay             ; Sorter:inst|BubbleSort:BS|count[6]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.234      ; 1.874      ;
; 1.375 ; Sorter:inst|BubbleSort:BS|delay             ; Sorter:inst|BubbleSort:BS|count[3]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.234      ; 1.875      ;
; 1.375 ; Sorter:inst|BubbleSort:BS|delay             ; Sorter:inst|BubbleSort:BS|count[5]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.234      ; 1.875      ;
; 1.375 ; Sorter:inst|BubbleSort:BS|delay             ; Sorter:inst|BubbleSort:BS|count[4]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.234      ; 1.875      ;
; 1.395 ; Sorter:inst|BubbleSort:BS|count[1]          ; Sorter:inst|BubbleSort:BS|count[3]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.661      ;
; 1.412 ; Sorter:inst|BubbleSort:BS|count[4]          ; Sorter:inst|BubbleSort:BS|count[5]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.678      ;
; 1.418 ; Sorter:inst|BubbleSort:BS|count[6]          ; Sorter:inst|BubbleSort:BS|count[7]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.684      ;
; 1.421 ; Sorter:inst|BubbleSort:BS|state.Waiting     ; Sorter:inst|BubbleSort:BS|state.Waiting                                                                                 ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.687      ;
; 1.425 ; Sorter:inst|BubbleSort:BS|state.Waiting     ; Sorter:inst|BubbleSort:BS|state.SendAddrA_r                                                                             ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.691      ;
; 1.444 ; Sorter:inst|BubbleSort:BS|count[3]          ; Sorter:inst|BubbleSort:BS|count[7]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.710      ;
; 1.466 ; Sorter:inst|BubbleSort:BS|count[1]          ; Sorter:inst|BubbleSort:BS|count[4]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.732      ;
; 1.466 ; Sorter:inst|BubbleSort:BS|count[0]          ; Sorter:inst|BubbleSort:BS|count[3]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.732      ;
; 1.483 ; Sorter:inst|BubbleSort:BS|count[4]          ; Sorter:inst|BubbleSort:BS|count[6]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.749      ;
; 1.485 ; Sorter:inst|BubbleSort:BS|dataA[7]          ; Sorter:inst|BubbleSort:BS|state.CheckLoop                                                                               ; CLK~         ; CLK~        ; 0.000        ; -0.015     ; 1.736      ;
; 1.503 ; Sorter:inst|BubbleSort:BS|state.CheckFlag   ; Sorter:inst|BubbleSort:BS|Flag                                                                                          ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.769      ;
; 1.504 ; Sorter:inst|BubbleSort:BS|state.GetB        ; Sorter:inst|BubbleSort:BS|dataB[0]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.245      ; 2.015      ;
; 1.504 ; Sorter:inst|BubbleSort:BS|state.GetB        ; Sorter:inst|BubbleSort:BS|dataB[1]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.245      ; 2.015      ;
; 1.504 ; Sorter:inst|BubbleSort:BS|state.GetB        ; Sorter:inst|BubbleSort:BS|dataB[2]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.245      ; 2.015      ;
; 1.504 ; Sorter:inst|BubbleSort:BS|state.GetB        ; Sorter:inst|BubbleSort:BS|dataB[3]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.245      ; 2.015      ;
; 1.504 ; Sorter:inst|BubbleSort:BS|state.GetB        ; Sorter:inst|BubbleSort:BS|dataB[4]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.245      ; 2.015      ;
; 1.504 ; Sorter:inst|BubbleSort:BS|state.GetB        ; Sorter:inst|BubbleSort:BS|dataB[5]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.245      ; 2.015      ;
; 1.504 ; Sorter:inst|BubbleSort:BS|state.GetB        ; Sorter:inst|BubbleSort:BS|dataB[6]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.245      ; 2.015      ;
; 1.504 ; Sorter:inst|BubbleSort:BS|state.GetB        ; Sorter:inst|BubbleSort:BS|dataB[7]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.245      ; 2.015      ;
; 1.508 ; Sorter:inst|BubbleSort:BS|state.GetA        ; Sorter:inst|BubbleSort:BS|Flag                                                                                          ; CLK~         ; CLK~        ; 0.000        ; 0.231      ; 2.005      ;
; 1.524 ; Sorter:inst|BubbleSort:BS|state.GetA        ; Sorter:inst|BubbleSort:BS|dataA[0]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.246      ; 2.036      ;
; 1.524 ; Sorter:inst|BubbleSort:BS|state.GetA        ; Sorter:inst|BubbleSort:BS|dataA[1]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.246      ; 2.036      ;
; 1.524 ; Sorter:inst|BubbleSort:BS|state.GetA        ; Sorter:inst|BubbleSort:BS|dataA[2]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.246      ; 2.036      ;
; 1.524 ; Sorter:inst|BubbleSort:BS|state.GetA        ; Sorter:inst|BubbleSort:BS|dataA[3]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.246      ; 2.036      ;
; 1.524 ; Sorter:inst|BubbleSort:BS|state.GetA        ; Sorter:inst|BubbleSort:BS|dataA[4]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.246      ; 2.036      ;
; 1.524 ; Sorter:inst|BubbleSort:BS|state.GetA        ; Sorter:inst|BubbleSort:BS|dataA[5]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.246      ; 2.036      ;
; 1.524 ; Sorter:inst|BubbleSort:BS|state.GetA        ; Sorter:inst|BubbleSort:BS|dataA[6]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.246      ; 2.036      ;
; 1.524 ; Sorter:inst|BubbleSort:BS|state.GetA        ; Sorter:inst|BubbleSort:BS|dataA[7]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.246      ; 2.036      ;
; 1.524 ; Sorter:inst|BubbleSort:BS|state.Waiting     ; Sorter:inst|BubbleSort:BS|Flag                                                                                          ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.790      ;
; 1.524 ; Sorter:inst|BubbleSort:BS|state.WriteB      ; Sorter:inst|BubbleSort:BS|count[1]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.003      ; 1.793      ;
; 1.524 ; Sorter:inst|BubbleSort:BS|state.WriteB      ; Sorter:inst|BubbleSort:BS|count[2]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.003      ; 1.793      ;
+-------+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'NewLCD:inst3|LCD_Display:inst|CLK_400HZ'                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                                                                                    ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.391 ; NewLCD:inst3|LCD_Display:inst|next_command.LINE2         ; NewLCD:inst3|LCD_Display:inst|next_command.LINE2                                                                           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2        ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3        ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET      ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF   ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF                                                                     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR                                                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON    ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON                                                                      ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET      ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]              ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]              ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]              ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]              ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]              ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|LCD_RS                     ; NewLCD:inst3|LCD_Display:inst|LCD_RS                                                                                       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|LCD_E                      ; NewLCD:inst3|LCD_Display:inst|LCD_E                                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]          ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]          ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.517 ; NewLCD:inst3|LCD_Display:inst|next_command.LINE2         ; NewLCD:inst3|LCD_Display:inst|state.LINE2                                                                                  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.783      ;
; 0.527 ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET      ; NewLCD:inst3|LCD_Display:inst|state.MODE_SET                                                                               ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.793      ;
; 0.528 ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String  ; NewLCD:inst3|LCD_Display:inst|state.Print_String                                                                           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.794      ;
; 0.594 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.RESET3                                                                                 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.860      ;
; 0.594 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_CLEAR                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.860      ;
; 0.597 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.RESET2                                                                                 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.863      ;
; 0.599 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_OFF                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.865      ;
; 0.602 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.FUNC_SET                                                                               ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.868      ;
; 0.649 ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3        ; NewLCD:inst3|LCD_Display:inst|state.RESET3                                                                                 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.915      ;
; 0.654 ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2        ; NewLCD:inst3|LCD_Display:inst|state.RESET2                                                                                 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.920      ;
; 0.693 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]              ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.055      ; 0.982      ;
; 0.695 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]              ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.055      ; 0.984      ;
; 0.695 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]              ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.055      ; 0.984      ;
; 0.695 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]              ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.055      ; 0.984      ;
; 0.696 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON    ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_ON                                                                             ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.002      ; 0.964      ;
; 0.780 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|state.HOLD                                                                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.002     ; 1.044      ;
; 0.780 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.002     ; 1.044      ;
; 0.782 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.002     ; 1.046      ;
; 0.788 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR                                                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.002     ; 1.052      ;
; 0.789 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.002     ; 1.053      ;
; 0.789 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON                                                                      ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.002     ; 1.053      ;
; 0.790 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|LCD_E                                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.002     ; 1.054      ;
; 0.791 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF                                                                     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.002     ; 1.055      ;
; 0.795 ; NewLCD:inst3|LCD_Display:inst|state.FUNC_SET             ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF                                                                     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.061      ;
; 0.798 ; NewLCD:inst3|LCD_Display:inst|state.RESET2               ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.064      ;
; 0.798 ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_OFF          ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR                                                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.064      ;
; 0.803 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF   ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_OFF                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.069      ;
; 0.810 ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET      ; NewLCD:inst3|LCD_Display:inst|state.FUNC_SET                                                                               ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.076      ;
; 0.813 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_CLEAR                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.079      ;
; 0.849 ; NewLCD:inst3|LCD_Display:inst|state.RESET1               ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.115      ;
; 0.855 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.121      ;
; 0.859 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.125      ;
; 0.873 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON                                                                      ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.139      ;
; 0.873 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|LCD_E                                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.139      ;
; 0.874 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.140      ;
; 0.938 ; NewLCD:inst3|LCD_Display:inst|state.LINE2                ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.204      ;
; 0.960 ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME   ; NewLCD:inst3|LCD_Display:inst|state.RETURN_HOME                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.004     ; 1.222      ;
; 1.002 ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_ON           ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.008      ; 1.276      ;
; 1.010 ; NewLCD:inst3|LCD_Display:inst|state.RESET3               ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.276      ;
; 1.011 ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_CLEAR        ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON                                                                      ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.277      ;
; 1.026 ; NewLCD:inst3|LCD_Display:inst|state.RETURN_HOME          ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.292      ;
; 1.038 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.304      ;
; 1.041 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF                                                                     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.307      ;
; 1.041 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR                                                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.307      ;
; 1.056 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|LCD_RS                                                                                       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.004     ; 1.318      ;
; 1.057 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|next_command.LINE2                                                                           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.004     ; 1.319      ;
; 1.098 ; NewLCD:inst3|LCD_Display:inst|state.RESET3               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.003      ; 1.367      ;
; 1.099 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]              ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String                                                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.365      ;
; 1.099 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]              ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.365      ;
; 1.127 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E                                                                             ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.393      ;
; 1.201 ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String  ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String                                                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.467      ;
; 1.260 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.526      ;
; 1.294 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.560      ;
; 1.295 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.561      ;
; 1.296 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.562      ;
; 1.298 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.564      ;
; 1.300 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String                                                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.566      ;
; 1.362 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.001      ; 1.629      ;
; 1.394 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|LCD_RW_INT                                                                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.660      ;
; 1.394 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.660      ;
; 1.394 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.660      ;
; 1.415 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.Print_String                                                                           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.014      ; 1.695      ;
; 1.437 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.MODE_SET                                                                               ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.010      ; 1.713      ;
; 1.438 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.LINE2                                                                                  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.010      ; 1.714      ;
; 1.440 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.RETURN_HOME                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.010      ; 1.716      ;
; 1.509 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]          ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.775      ;
; 1.531 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]              ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.055      ; 1.820      ;
; 1.573 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.008      ; 1.847      ;
; 1.576 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|LCD_RS                                                                                       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.008      ; 1.850      ;
; 1.576 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.008      ; 1.850      ;
; 1.583 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.010      ; 1.859      ;
; 1.584 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.010      ; 1.860      ;
; 1.585 ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_OFF          ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.003      ; 1.854      ;
; 1.587 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|LCD_RS                                                                                       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.010      ; 1.863      ;
; 1.589 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.012     ; 1.843      ;
; 1.590 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.012     ; 1.844      ;
; 1.599 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.011     ; 1.854      ;
; 1.636 ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_ON           ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.001      ; 1.903      ;
; 1.657 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]              ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String                                                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.923      ;
; 1.657 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]              ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.923      ;
; 1.667 ; NewLCD:inst3|LCD_Display:inst|state.FUNC_SET             ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.003      ; 1.936      ;
; 1.675 ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_ON           ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.001      ; 1.942      ;
+-------+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK~'                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; CLK~  ; Rise       ; CLK~                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|Flag                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|Flag                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|count[0]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|count[0]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|count[1]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|count[1]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|count[2]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|count[2]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|count[3]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|count[3]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|count[4]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|count[4]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|count[5]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|count[5]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|count[6]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|count[6]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|count[7]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|count[7]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataA[0]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataA[0]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataA[1]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataA[1]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataA[2]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataA[2]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataA[3]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataA[3]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataA[4]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataA[4]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataA[5]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataA[5]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataA[6]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataA[6]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataA[7]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataA[7]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataB[0]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataB[0]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataB[1]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataB[1]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataB[2]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataB[2]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataB[3]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataB[3]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataB[4]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataB[4]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataB[5]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataB[5]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataB[6]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataB[6]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataB[7]                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'NewLCD:inst3|LCD_Display:inst|CLK_400HZ'                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|LCD_E                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|LCD_E                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|LCD_RS                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|LCD_RS                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|LCD_RW_INT                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|LCD_RW_INT                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.LINE2                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.LINE2                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_CLEAR                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_CLEAR                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_OFF                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_OFF                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_ON                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_ON                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.FUNC_SET                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.FUNC_SET                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.HOLD                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.HOLD                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.LINE2                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.LINE2                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.MODE_SET                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.MODE_SET                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.Print_String                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.Print_String                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RESET1                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RESET1                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RESET2                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RESET2                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RESET3                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RESET3                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RETURN_HOME                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RETURN_HOME                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[0]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[0]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[1]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[1]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[2]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[2]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[3]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[3]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[4]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[4]|clk                                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK50'                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK50 ; Rise       ; CLK50                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; CLK50|combout                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; CLK50|combout                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; CLK50~clkctrl|inclk[0]                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; CLK50~clkctrl|inclk[0]                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; CLK50~clkctrl|outclk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; CLK50~clkctrl|outclk                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_400HZ|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_400HZ|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[0]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[0]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[10]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[10]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[11]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[11]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[12]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[12]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[13]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[13]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[14]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[14]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[15]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[15]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[16]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[16]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[17]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[17]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[18]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[18]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[19]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[19]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[1]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[1]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[2]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[2]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[3]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[3]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[4]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[4]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[5]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[5]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[6]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[6]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[7]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[7]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[8]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[8]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[9]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[9]|clk                 ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                  ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; reset~    ; CLK50                                   ; 5.900  ; 5.900  ; Rise       ; CLK50                                   ;
; A[*]      ; CLK~                                    ; 3.963  ; 3.963  ; Fall       ; CLK~                                    ;
;  A[0]     ; CLK~                                    ; -0.932 ; -0.932 ; Fall       ; CLK~                                    ;
;  A[1]     ; CLK~                                    ; -0.902 ; -0.902 ; Fall       ; CLK~                                    ;
;  A[2]     ; CLK~                                    ; -0.318 ; -0.318 ; Fall       ; CLK~                                    ;
;  A[3]     ; CLK~                                    ; -0.333 ; -0.333 ; Fall       ; CLK~                                    ;
;  A[4]     ; CLK~                                    ; -0.230 ; -0.230 ; Fall       ; CLK~                                    ;
;  A[5]     ; CLK~                                    ; 3.780  ; 3.780  ; Fall       ; CLK~                                    ;
;  A[6]     ; CLK~                                    ; 3.963  ; 3.963  ; Fall       ; CLK~                                    ;
;  A[7]     ; CLK~                                    ; 3.699  ; 3.699  ; Fall       ; CLK~                                    ;
; B[*]      ; CLK~                                    ; 5.458  ; 5.458  ; Fall       ; CLK~                                    ;
;  B[0]     ; CLK~                                    ; 1.444  ; 1.444  ; Fall       ; CLK~                                    ;
;  B[1]     ; CLK~                                    ; 1.089  ; 1.089  ; Fall       ; CLK~                                    ;
;  B[2]     ; CLK~                                    ; 1.305  ; 1.305  ; Fall       ; CLK~                                    ;
;  B[3]     ; CLK~                                    ; 1.385  ; 1.385  ; Fall       ; CLK~                                    ;
;  B[4]     ; CLK~                                    ; 5.458  ; 5.458  ; Fall       ; CLK~                                    ;
;  B[5]     ; CLK~                                    ; 1.045  ; 1.045  ; Fall       ; CLK~                                    ;
;  B[6]     ; CLK~                                    ; 1.011  ; 1.011  ; Fall       ; CLK~                                    ;
;  B[7]     ; CLK~                                    ; 0.335  ; 0.335  ; Fall       ; CLK~                                    ;
; Launch    ; CLK~                                    ; 5.185  ; 5.185  ; Fall       ; CLK~                                    ;
; reset~    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.264  ; 4.264  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; reset~    ; CLK50                                   ; -4.495 ; -4.495 ; Rise       ; CLK50                                   ;
; A[*]      ; CLK~                                    ; 1.162  ; 1.162  ; Fall       ; CLK~                                    ;
;  A[0]     ; CLK~                                    ; 1.162  ; 1.162  ; Fall       ; CLK~                                    ;
;  A[1]     ; CLK~                                    ; 1.132  ; 1.132  ; Fall       ; CLK~                                    ;
;  A[2]     ; CLK~                                    ; 0.548  ; 0.548  ; Fall       ; CLK~                                    ;
;  A[3]     ; CLK~                                    ; 0.563  ; 0.563  ; Fall       ; CLK~                                    ;
;  A[4]     ; CLK~                                    ; 0.460  ; 0.460  ; Fall       ; CLK~                                    ;
;  A[5]     ; CLK~                                    ; -3.550 ; -3.550 ; Fall       ; CLK~                                    ;
;  A[6]     ; CLK~                                    ; -3.733 ; -3.733 ; Fall       ; CLK~                                    ;
;  A[7]     ; CLK~                                    ; -3.469 ; -3.469 ; Fall       ; CLK~                                    ;
; B[*]      ; CLK~                                    ; -0.099 ; -0.099 ; Fall       ; CLK~                                    ;
;  B[0]     ; CLK~                                    ; -1.208 ; -1.208 ; Fall       ; CLK~                                    ;
;  B[1]     ; CLK~                                    ; -0.853 ; -0.853 ; Fall       ; CLK~                                    ;
;  B[2]     ; CLK~                                    ; -1.069 ; -1.069 ; Fall       ; CLK~                                    ;
;  B[3]     ; CLK~                                    ; -1.149 ; -1.149 ; Fall       ; CLK~                                    ;
;  B[4]     ; CLK~                                    ; -5.222 ; -5.222 ; Fall       ; CLK~                                    ;
;  B[5]     ; CLK~                                    ; -0.809 ; -0.809 ; Fall       ; CLK~                                    ;
;  B[6]     ; CLK~                                    ; -0.775 ; -0.775 ; Fall       ; CLK~                                    ;
;  B[7]     ; CLK~                                    ; -0.099 ; -0.099 ; Fall       ; CLK~                                    ;
; Launch    ; CLK~                                    ; -4.950 ; -4.950 ; Fall       ; CLK~                                    ;
; reset~    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; -4.034 ; -4.034 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Complete  ; CLK~                                    ; 9.140  ; 9.140  ; Fall       ; CLK~                                    ;
; Data[*]   ; CLK~                                    ; 11.241 ; 11.241 ; Fall       ; CLK~                                    ;
;  Data[0]  ; CLK~                                    ; 10.926 ; 10.926 ; Fall       ; CLK~                                    ;
;  Data[1]  ; CLK~                                    ; 11.241 ; 11.241 ; Fall       ; CLK~                                    ;
;  Data[2]  ; CLK~                                    ; 10.975 ; 10.975 ; Fall       ; CLK~                                    ;
;  Data[3]  ; CLK~                                    ; 10.960 ; 10.960 ; Fall       ; CLK~                                    ;
;  Data[4]  ; CLK~                                    ; 11.008 ; 11.008 ; Fall       ; CLK~                                    ;
;  Data[5]  ; CLK~                                    ; 11.197 ; 11.197 ; Fall       ; CLK~                                    ;
;  Data[6]  ; CLK~                                    ; 10.951 ; 10.951 ; Fall       ; CLK~                                    ;
;  Data[7]  ; CLK~                                    ; 10.957 ; 10.957 ; Fall       ; CLK~                                    ;
; DBUS[*]   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.369  ; 8.369  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.876  ; 7.876  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.097  ; 8.097  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.336  ; 8.336  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.369  ; 8.369  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.848  ; 7.848  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.869  ; 7.869  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.500  ; 7.500  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.195  ; 8.195  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_E     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.163  ; 7.163  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_RS    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.182  ; 7.182  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_RW    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.048  ; 8.048  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Complete  ; CLK~                                    ; 9.140  ; 9.140  ; Fall       ; CLK~                                    ;
; Data[*]   ; CLK~                                    ; 10.926 ; 10.926 ; Fall       ; CLK~                                    ;
;  Data[0]  ; CLK~                                    ; 10.926 ; 10.926 ; Fall       ; CLK~                                    ;
;  Data[1]  ; CLK~                                    ; 11.241 ; 11.241 ; Fall       ; CLK~                                    ;
;  Data[2]  ; CLK~                                    ; 10.975 ; 10.975 ; Fall       ; CLK~                                    ;
;  Data[3]  ; CLK~                                    ; 10.960 ; 10.960 ; Fall       ; CLK~                                    ;
;  Data[4]  ; CLK~                                    ; 11.008 ; 11.008 ; Fall       ; CLK~                                    ;
;  Data[5]  ; CLK~                                    ; 11.197 ; 11.197 ; Fall       ; CLK~                                    ;
;  Data[6]  ; CLK~                                    ; 10.951 ; 10.951 ; Fall       ; CLK~                                    ;
;  Data[7]  ; CLK~                                    ; 10.957 ; 10.957 ; Fall       ; CLK~                                    ;
; DBUS[*]   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.500  ; 7.500  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.876  ; 7.876  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.097  ; 8.097  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.336  ; 8.336  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.369  ; 8.369  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.848  ; 7.848  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.869  ; 7.869  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.500  ; 7.500  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.195  ; 8.195  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_E     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.163  ; 7.163  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_RS    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.182  ; 7.182  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_RW    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.048  ; 8.048  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                       ;
+-----------+-----------------------------------------+-------+------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise  ; Fall ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+-------+------+------------+-----------------------------------------+
; DBUS[*]   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.009 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.009 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.009 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.132 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.132 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.112 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.122 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.132 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.147 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+-------+------+------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                               ;
+-----------+-----------------------------------------+-------+------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise  ; Fall ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+-------+------+------------+-----------------------------------------+
; DBUS[*]   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.009 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.009 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.009 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.132 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.132 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.112 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.122 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.132 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.147 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+-------+------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                               ;
+-----------+-----------------------------------------+-----------+-----------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+-----------+-----------+------------+-----------------------------------------+
; DBUS[*]   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.009     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.009     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.009     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.132     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.132     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.112     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.122     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.132     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.147     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+-----------+-----------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                       ;
+-----------+-----------------------------------------+-----------+-----------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+-----------+-----------+------------+-----------------------------------------+
; DBUS[*]   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.009     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.009     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.009     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.132     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.132     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.112     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.122     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.132     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.147     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+-----------+-----------+------------+-----------------------------------------+


+------------------------------------------------------------------+
; Fast Model Setup Summary                                         ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; -3.061 ; -38.334       ;
; CLK~                                    ; -1.812 ; -51.299       ;
; CLK50                                   ; -0.585 ; -9.837        ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Fast Model Hold Summary                                          ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; CLK50                                   ; -1.569 ; -1.569        ;
; CLK~                                    ; 0.215  ; 0.000         ;
; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.215  ; 0.000         ;
+-----------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                           ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; CLK~                                    ; -2.000 ; -139.222      ;
; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; -1.423 ; -53.230       ;
; CLK50                                   ; -1.380 ; -22.380       ;
+-----------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'NewLCD:inst3|LCD_Display:inst|CLK_400HZ'                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -3.061 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg          ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.145     ; 3.448      ;
; -3.061 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.145     ; 3.448      ;
; -3.061 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.145     ; 3.448      ;
; -3.061 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.145     ; 3.448      ;
; -3.061 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.145     ; 3.448      ;
; -3.061 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.145     ; 3.448      ;
; -3.061 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.145     ; 3.448      ;
; -3.061 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.145     ; 3.448      ;
; -3.061 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.145     ; 3.448      ;
; -2.993 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg          ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.145     ; 3.380      ;
; -2.993 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.145     ; 3.380      ;
; -2.993 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.145     ; 3.380      ;
; -2.993 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.145     ; 3.380      ;
; -2.993 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.145     ; 3.380      ;
; -2.993 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.145     ; 3.380      ;
; -2.993 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.145     ; 3.380      ;
; -2.993 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.145     ; 3.380      ;
; -2.993 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.145     ; 3.380      ;
; -2.923 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg          ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.145     ; 3.310      ;
; -2.923 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.145     ; 3.310      ;
; -2.923 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.145     ; 3.310      ;
; -2.923 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.145     ; 3.310      ;
; -2.923 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.145     ; 3.310      ;
; -2.923 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.145     ; 3.310      ;
; -2.923 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.145     ; 3.310      ;
; -2.923 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.145     ; 3.310      ;
; -2.923 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.145     ; 3.310      ;
; -2.856 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg          ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.146     ; 3.242      ;
; -2.856 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg          ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.146     ; 3.242      ;
; -2.856 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.146     ; 3.242      ;
; -2.856 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.146     ; 3.242      ;
; -2.856 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.146     ; 3.242      ;
; -2.856 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.146     ; 3.242      ;
; -2.856 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.146     ; 3.242      ;
; -2.856 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.146     ; 3.242      ;
; -2.856 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.146     ; 3.242      ;
; -2.856 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.146     ; 3.242      ;
; -2.856 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.146     ; 3.242      ;
; -2.856 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.146     ; 3.242      ;
; -2.856 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.146     ; 3.242      ;
; -2.856 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.146     ; 3.242      ;
; -2.856 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.146     ; 3.242      ;
; -2.856 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.146     ; 3.242      ;
; -2.856 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.146     ; 3.242      ;
; -2.856 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.146     ; 3.242      ;
; -2.853 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg          ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.146     ; 3.239      ;
; -2.853 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.146     ; 3.239      ;
; -2.853 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.146     ; 3.239      ;
; -2.853 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.146     ; 3.239      ;
; -2.853 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.146     ; 3.239      ;
; -2.853 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.146     ; 3.239      ;
; -2.853 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.146     ; 3.239      ;
; -2.853 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.146     ; 3.239      ;
; -2.853 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.146     ; 3.239      ;
; -2.852 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg          ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.146     ; 3.238      ;
; -2.852 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.146     ; 3.238      ;
; -2.852 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.146     ; 3.238      ;
; -2.852 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.146     ; 3.238      ;
; -2.852 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.146     ; 3.238      ;
; -2.852 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.146     ; 3.238      ;
; -2.852 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.146     ; 3.238      ;
; -2.852 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.146     ; 3.238      ;
; -2.852 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7    ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.146     ; 3.238      ;
; -2.554 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.513      ;
; -2.554 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.513      ;
; -2.554 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.513      ;
; -2.554 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.513      ;
; -2.554 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.513      ;
; -2.509 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.468      ;
; -2.509 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.468      ;
; -2.509 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.468      ;
; -2.509 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.468      ;
; -2.509 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.468      ;
; -2.439 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.398      ;
; -2.439 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.398      ;
; -2.439 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.398      ;
; -2.439 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.398      ;
; -2.439 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.073     ; 3.398      ;
; -2.362 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.074     ; 3.320      ;
; -2.362 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.074     ; 3.320      ;
; -2.362 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.074     ; 3.320      ;
; -2.362 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.074     ; 3.320      ;
; -2.362 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.074     ; 3.320      ;
; -2.362 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.074     ; 3.320      ;
; -2.362 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.074     ; 3.320      ;
; -2.362 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.074     ; 3.320      ;
; -2.362 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.074     ; 3.320      ;
; -2.362 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.074     ; 3.320      ;
; -2.359 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.074     ; 3.317      ;
; -2.359 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.074     ; 3.317      ;
; -2.359 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.074     ; 3.317      ;
; -2.359 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.074     ; 3.317      ;
; -2.359 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.074     ; 3.317      ;
; -2.354 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.074     ; 3.312      ;
; -2.354 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.074     ; 3.312      ;
; -2.354 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.074     ; 3.312      ;
; -2.354 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.074     ; 3.312      ;
; -2.354 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.074     ; 3.312      ;
; -2.201 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.062     ; 3.171      ;
; -2.201 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.062     ; 3.171      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK~'                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.812 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; Sorter:inst|BubbleSort:BS|dataB[3] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.810      ;
; -1.812 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; Sorter:inst|BubbleSort:BS|dataA[3] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.810      ;
; -1.812 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ; Sorter:inst|BubbleSort:BS|dataB[3] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.810      ;
; -1.812 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ; Sorter:inst|BubbleSort:BS|dataB[3] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.810      ;
; -1.812 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ; Sorter:inst|BubbleSort:BS|dataB[3] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.810      ;
; -1.812 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ; Sorter:inst|BubbleSort:BS|dataB[3] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.810      ;
; -1.812 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ; Sorter:inst|BubbleSort:BS|dataB[3] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.810      ;
; -1.812 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ; Sorter:inst|BubbleSort:BS|dataB[3] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.810      ;
; -1.812 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ; Sorter:inst|BubbleSort:BS|dataB[3] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.810      ;
; -1.812 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ; Sorter:inst|BubbleSort:BS|dataB[3] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.810      ;
; -1.812 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ; Sorter:inst|BubbleSort:BS|dataA[3] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.810      ;
; -1.812 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ; Sorter:inst|BubbleSort:BS|dataA[3] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.810      ;
; -1.812 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ; Sorter:inst|BubbleSort:BS|dataA[3] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.810      ;
; -1.812 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ; Sorter:inst|BubbleSort:BS|dataA[3] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.810      ;
; -1.812 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ; Sorter:inst|BubbleSort:BS|dataA[3] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.810      ;
; -1.812 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ; Sorter:inst|BubbleSort:BS|dataA[3] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.810      ;
; -1.812 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ; Sorter:inst|BubbleSort:BS|dataA[3] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.810      ;
; -1.812 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ; Sorter:inst|BubbleSort:BS|dataA[3] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.810      ;
; -1.781 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; Sorter:inst|BubbleSort:BS|dataB[6] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.779      ;
; -1.781 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ; Sorter:inst|BubbleSort:BS|dataB[6] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.779      ;
; -1.781 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ; Sorter:inst|BubbleSort:BS|dataB[6] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.779      ;
; -1.781 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ; Sorter:inst|BubbleSort:BS|dataB[6] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.779      ;
; -1.781 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ; Sorter:inst|BubbleSort:BS|dataB[6] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.779      ;
; -1.781 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ; Sorter:inst|BubbleSort:BS|dataB[6] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.779      ;
; -1.781 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ; Sorter:inst|BubbleSort:BS|dataB[6] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.779      ;
; -1.781 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ; Sorter:inst|BubbleSort:BS|dataB[6] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.779      ;
; -1.781 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ; Sorter:inst|BubbleSort:BS|dataB[6] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.779      ;
; -1.777 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; Sorter:inst|BubbleSort:BS|dataA[6] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.775      ;
; -1.777 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ; Sorter:inst|BubbleSort:BS|dataA[6] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.775      ;
; -1.777 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ; Sorter:inst|BubbleSort:BS|dataA[6] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.775      ;
; -1.777 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ; Sorter:inst|BubbleSort:BS|dataA[6] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.775      ;
; -1.777 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ; Sorter:inst|BubbleSort:BS|dataA[6] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.775      ;
; -1.777 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ; Sorter:inst|BubbleSort:BS|dataA[6] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.775      ;
; -1.777 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ; Sorter:inst|BubbleSort:BS|dataA[6] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.775      ;
; -1.777 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ; Sorter:inst|BubbleSort:BS|dataA[6] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.775      ;
; -1.777 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ; Sorter:inst|BubbleSort:BS|dataA[6] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.775      ;
; -1.758 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; Sorter:inst|BubbleSort:BS|dataB[1] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.756      ;
; -1.758 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ; Sorter:inst|BubbleSort:BS|dataB[1] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.756      ;
; -1.758 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ; Sorter:inst|BubbleSort:BS|dataB[1] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.756      ;
; -1.758 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ; Sorter:inst|BubbleSort:BS|dataB[1] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.756      ;
; -1.758 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ; Sorter:inst|BubbleSort:BS|dataB[1] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.756      ;
; -1.758 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ; Sorter:inst|BubbleSort:BS|dataB[1] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.756      ;
; -1.758 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ; Sorter:inst|BubbleSort:BS|dataB[1] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.756      ;
; -1.758 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ; Sorter:inst|BubbleSort:BS|dataB[1] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.756      ;
; -1.758 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ; Sorter:inst|BubbleSort:BS|dataB[1] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.756      ;
; -1.756 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; Sorter:inst|BubbleSort:BS|dataA[1] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.754      ;
; -1.756 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ; Sorter:inst|BubbleSort:BS|dataA[1] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.754      ;
; -1.756 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ; Sorter:inst|BubbleSort:BS|dataA[1] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.754      ;
; -1.756 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ; Sorter:inst|BubbleSort:BS|dataA[1] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.754      ;
; -1.756 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ; Sorter:inst|BubbleSort:BS|dataA[1] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.754      ;
; -1.756 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ; Sorter:inst|BubbleSort:BS|dataA[1] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.754      ;
; -1.756 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ; Sorter:inst|BubbleSort:BS|dataA[1] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.754      ;
; -1.756 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ; Sorter:inst|BubbleSort:BS|dataA[1] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.754      ;
; -1.756 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ; Sorter:inst|BubbleSort:BS|dataA[1] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.754      ;
; -1.695 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; Sorter:inst|BubbleSort:BS|dataB[5] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.693      ;
; -1.695 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ; Sorter:inst|BubbleSort:BS|dataB[5] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.693      ;
; -1.695 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ; Sorter:inst|BubbleSort:BS|dataB[5] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.693      ;
; -1.695 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ; Sorter:inst|BubbleSort:BS|dataB[5] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.693      ;
; -1.695 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ; Sorter:inst|BubbleSort:BS|dataB[5] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.693      ;
; -1.695 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ; Sorter:inst|BubbleSort:BS|dataB[5] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.693      ;
; -1.695 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ; Sorter:inst|BubbleSort:BS|dataB[5] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.693      ;
; -1.695 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ; Sorter:inst|BubbleSort:BS|dataB[5] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.693      ;
; -1.695 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ; Sorter:inst|BubbleSort:BS|dataB[5] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.693      ;
; -1.694 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; Sorter:inst|BubbleSort:BS|dataA[5] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.692      ;
; -1.694 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ; Sorter:inst|BubbleSort:BS|dataA[5] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.692      ;
; -1.694 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ; Sorter:inst|BubbleSort:BS|dataA[5] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.692      ;
; -1.694 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ; Sorter:inst|BubbleSort:BS|dataA[5] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.692      ;
; -1.694 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ; Sorter:inst|BubbleSort:BS|dataA[5] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.692      ;
; -1.694 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ; Sorter:inst|BubbleSort:BS|dataA[5] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.692      ;
; -1.694 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ; Sorter:inst|BubbleSort:BS|dataA[5] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.692      ;
; -1.694 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ; Sorter:inst|BubbleSort:BS|dataA[5] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.692      ;
; -1.694 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ; Sorter:inst|BubbleSort:BS|dataA[5] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.692      ;
; -1.573 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; Sorter:inst|BubbleSort:BS|dataB[7] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.571      ;
; -1.573 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ; Sorter:inst|BubbleSort:BS|dataB[7] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.571      ;
; -1.573 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ; Sorter:inst|BubbleSort:BS|dataB[7] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.571      ;
; -1.573 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ; Sorter:inst|BubbleSort:BS|dataB[7] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.571      ;
; -1.573 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ; Sorter:inst|BubbleSort:BS|dataB[7] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.571      ;
; -1.573 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ; Sorter:inst|BubbleSort:BS|dataB[7] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.571      ;
; -1.573 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ; Sorter:inst|BubbleSort:BS|dataB[7] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.571      ;
; -1.573 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ; Sorter:inst|BubbleSort:BS|dataB[7] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.571      ;
; -1.573 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ; Sorter:inst|BubbleSort:BS|dataB[7] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.571      ;
; -1.572 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; Sorter:inst|BubbleSort:BS|dataA[7] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.570      ;
; -1.572 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ; Sorter:inst|BubbleSort:BS|dataA[7] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.570      ;
; -1.572 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ; Sorter:inst|BubbleSort:BS|dataA[7] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.570      ;
; -1.572 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ; Sorter:inst|BubbleSort:BS|dataA[7] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.570      ;
; -1.572 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ; Sorter:inst|BubbleSort:BS|dataA[7] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.570      ;
; -1.572 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ; Sorter:inst|BubbleSort:BS|dataA[7] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.570      ;
; -1.572 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ; Sorter:inst|BubbleSort:BS|dataA[7] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.570      ;
; -1.572 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ; Sorter:inst|BubbleSort:BS|dataA[7] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.570      ;
; -1.572 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ; Sorter:inst|BubbleSort:BS|dataA[7] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.570      ;
; -1.564 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; Sorter:inst|BubbleSort:BS|dataA[0] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.562      ;
; -1.564 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ; Sorter:inst|BubbleSort:BS|dataA[0] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.562      ;
; -1.564 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ; Sorter:inst|BubbleSort:BS|dataA[0] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.562      ;
; -1.564 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ; Sorter:inst|BubbleSort:BS|dataA[0] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.562      ;
; -1.564 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ; Sorter:inst|BubbleSort:BS|dataA[0] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.562      ;
; -1.564 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ; Sorter:inst|BubbleSort:BS|dataA[0] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.562      ;
; -1.564 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ; Sorter:inst|BubbleSort:BS|dataA[0] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.562      ;
; -1.564 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ; Sorter:inst|BubbleSort:BS|dataA[0] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.562      ;
; -1.564 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ; Sorter:inst|BubbleSort:BS|dataA[0] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.562      ;
; -1.560 ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; Sorter:inst|BubbleSort:BS|dataB[0] ; CLK~         ; CLK~        ; 1.000        ; -0.034     ; 2.558      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK50'                                                                                                                                                            ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.585 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.617      ;
; -0.585 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.617      ;
; -0.585 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.617      ;
; -0.585 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.617      ;
; -0.585 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.617      ;
; -0.585 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.617      ;
; -0.585 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.617      ;
; -0.585 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.617      ;
; -0.585 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.617      ;
; -0.585 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.617      ;
; -0.564 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.596      ;
; -0.564 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.596      ;
; -0.564 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.596      ;
; -0.564 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.596      ;
; -0.564 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.596      ;
; -0.564 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.596      ;
; -0.564 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.596      ;
; -0.564 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.596      ;
; -0.564 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.596      ;
; -0.564 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.596      ;
; -0.535 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.567      ;
; -0.535 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.567      ;
; -0.535 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.567      ;
; -0.535 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.567      ;
; -0.535 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.567      ;
; -0.535 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.567      ;
; -0.535 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.567      ;
; -0.535 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.567      ;
; -0.535 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.567      ;
; -0.535 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.567      ;
; -0.524 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.556      ;
; -0.524 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.556      ;
; -0.524 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.556      ;
; -0.524 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.556      ;
; -0.524 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.556      ;
; -0.524 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.556      ;
; -0.524 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.556      ;
; -0.524 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.556      ;
; -0.524 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.556      ;
; -0.524 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.556      ;
; -0.517 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 1.542      ;
; -0.517 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 1.542      ;
; -0.517 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 1.542      ;
; -0.517 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 1.542      ;
; -0.517 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 1.542      ;
; -0.517 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 1.542      ;
; -0.517 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 1.542      ;
; -0.517 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 1.542      ;
; -0.517 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 1.542      ;
; -0.517 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 1.542      ;
; -0.506 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.538      ;
; -0.506 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.538      ;
; -0.506 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.538      ;
; -0.506 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.538      ;
; -0.506 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.538      ;
; -0.506 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.538      ;
; -0.506 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.538      ;
; -0.506 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.538      ;
; -0.506 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.538      ;
; -0.506 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.538      ;
; -0.498 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 1.523      ;
; -0.498 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 1.523      ;
; -0.498 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 1.523      ;
; -0.498 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 1.523      ;
; -0.498 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 1.523      ;
; -0.498 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 1.523      ;
; -0.498 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 1.523      ;
; -0.498 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 1.523      ;
; -0.498 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 1.523      ;
; -0.498 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 1.523      ;
; -0.497 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 1.522      ;
; -0.497 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 1.522      ;
; -0.497 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 1.522      ;
; -0.497 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 1.522      ;
; -0.497 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 1.522      ;
; -0.497 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 1.522      ;
; -0.497 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 1.522      ;
; -0.497 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 1.522      ;
; -0.497 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 1.522      ;
; -0.497 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50        ; CLK50       ; 1.000        ; -0.007     ; 1.522      ;
; -0.465 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.497      ;
; -0.465 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.497      ;
; -0.465 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.497      ;
; -0.465 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.497      ;
; -0.465 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.497      ;
; -0.465 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.497      ;
; -0.465 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.497      ;
; -0.465 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.497      ;
; -0.465 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.497      ;
; -0.465 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.497      ;
; -0.449 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.481      ;
; -0.449 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.481      ;
; -0.449 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.481      ;
; -0.449 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.481      ;
; -0.449 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.481      ;
; -0.449 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.481      ;
; -0.449 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.481      ;
; -0.449 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.481      ;
; -0.449 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.481      ;
; -0.449 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.481      ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK50'                                                                                                                                                                                        ;
+--------+---------------------------------------------------+---------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; -1.569 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; CLK50       ; 0.000        ; 1.643      ; 0.367      ;
; -1.069 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; CLK50       ; -0.500       ; 1.643      ; 0.367      ;
; 0.243  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.395      ;
; 0.356  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[1]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.508      ;
; 0.357  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.509      ;
; 0.362  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.516      ;
; 0.367  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[0]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.520      ;
; 0.376  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.528      ;
; 0.377  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.529      ;
; 0.378  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.530      ;
; 0.441  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.593      ;
; 0.445  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.597      ;
; 0.495  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.647      ;
; 0.500  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.652      ;
; 0.500  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.652      ;
; 0.501  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.653      ;
; 0.502  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.654      ;
; 0.505  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.657      ;
; 0.506  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.658      ;
; 0.507  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[1]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.659      ;
; 0.508  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.660      ;
; 0.516  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.668      ;
; 0.517  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.669      ;
; 0.518  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.670      ;
; 0.518  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.670      ;
; 0.518  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.670      ;
; 0.518  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.670      ;
; 0.530  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.682      ;
; 0.535  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.687      ;
; 0.536  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.688      ;
; 0.537  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.689      ;
; 0.540  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.692      ;
; 0.541  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.693      ;
; 0.549  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.701      ;
; 0.551  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.703      ;
; 0.552  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.704      ;
; 0.553  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.705      ;
; 0.553  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.705      ;
; 0.553  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.705      ;
; 0.561  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.713      ;
; 0.565  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.717      ;
; 0.571  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.723      ;
; 0.572  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.724      ;
; 0.575  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.727      ;
; 0.576  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.728      ;
; 0.579  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.731      ;
; 0.584  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.736      ;
; 0.586  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.738      ;
; 0.587  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.739      ;
; 0.588  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.740      ;
; 0.588  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.740      ;
; 0.594  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; CLK50                                   ; CLK50       ; 0.000        ; -0.007     ; 0.739      ;
; 0.596  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.748      ;
; 0.600  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.752      ;
; 0.601  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.753      ;
; 0.606  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.758      ;
; 0.607  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.759      ;
; 0.610  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.762      ;
; 0.612  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.764      ;
; 0.614  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.766      ;
; 0.619  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.771      ;
; 0.621  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.773      ;
; 0.622  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.774      ;
; 0.623  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.775      ;
; 0.629  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50                                   ; CLK50       ; 0.000        ; -0.007     ; 0.774      ;
; 0.629  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; CLK50                                   ; CLK50       ; 0.000        ; -0.007     ; 0.774      ;
; 0.635  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.787      ;
; 0.636  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.788      ;
; 0.637  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; CLK50                                   ; CLK50       ; 0.000        ; -0.007     ; 0.782      ;
; 0.641  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.793      ;
; 0.645  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.797      ;
; 0.647  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.799      ;
; 0.647  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.799      ;
; 0.649  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.801      ;
; 0.654  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.806      ;
; 0.656  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.808      ;
; 0.658  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.810      ;
; 0.664  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50                                   ; CLK50       ; 0.000        ; -0.007     ; 0.809      ;
; 0.664  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50                                   ; CLK50       ; 0.000        ; -0.007     ; 0.809      ;
; 0.670  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.822      ;
; 0.670  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.822      ;
; 0.671  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.823      ;
; 0.672  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50                                   ; CLK50       ; 0.000        ; -0.007     ; 0.817      ;
; 0.676  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.828      ;
; 0.682  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; CLK50                                   ; CLK50       ; 0.000        ; -0.007     ; 0.827      ;
; 0.682  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.834      ;
; 0.684  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.836      ;
; 0.689  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.841      ;
; 0.691  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.843      ;
; 0.699  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50                                   ; CLK50       ; 0.000        ; -0.007     ; 0.844      ;
+--------+---------------------------------------------------+---------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK~'                                                                                                                                                                                                                             ;
+-------+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; Sorter:inst|BubbleSort:BS|delay             ; Sorter:inst|BubbleSort:BS|delay                                                                                         ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sorter:inst|BubbleSort:BS|state.GetA        ; Sorter:inst|BubbleSort:BS|state.GetA                                                                                    ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sorter:inst|BubbleSort:BS|Flag              ; Sorter:inst|BubbleSort:BS|Flag                                                                                          ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sorter:inst|BubbleSort:BS|state.GetB        ; Sorter:inst|BubbleSort:BS|state.GetB                                                                                    ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.367      ;
; 0.250 ; Sorter:inst|BubbleSort:BS|state.GetB        ; Sorter:inst|BubbleSort:BS|delay                                                                                         ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.402      ;
; 0.256 ; Sorter:inst|BubbleSort:BS|state.WriteA      ; Sorter:inst|BubbleSort:BS|state.CheckLoop                                                                               ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.408      ;
; 0.314 ; Sorter:inst|BubbleSort:BS|state.CheckLoop   ; Sorter:inst|BubbleSort:BS|state.SendAddrA_r                                                                             ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.466      ;
; 0.315 ; Sorter:inst|BubbleSort:BS|state.CheckLoop   ; Sorter:inst|BubbleSort:BS|state.Compare                                                                                 ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.467      ;
; 0.316 ; Sorter:inst|BubbleSort:BS|state.CheckLoop   ; Sorter:inst|BubbleSort:BS|state.SendAddrB_r                                                                             ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.468      ;
; 0.322 ; Sorter:inst|BubbleSort:BS|state.CheckLoop   ; Sorter:inst|BubbleSort:BS|state.Waiting                                                                                 ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.474      ;
; 0.324 ; Sorter:inst|BubbleSort:BS|state.CheckLoop   ; Sorter:inst|BubbleSort:BS|state.SendAddrB_w                                                                             ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.476      ;
; 0.333 ; Sorter:inst|BubbleSort:BS|state.SendAddrB_w ; Sorter:inst|BubbleSort:BS|state.WriteB                                                                                  ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.485      ;
; 0.336 ; Sorter:inst|BubbleSort:BS|state.WriteB      ; Sorter:inst|BubbleSort:BS|state.SendAddrA_w                                                                             ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.488      ;
; 0.350 ; Sorter:inst|BubbleSort:BS|state.CheckLoop   ; Sorter:inst|BubbleSort:BS|state.CheckFlag                                                                               ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.502      ;
; 0.367 ; Sorter:inst|BubbleSort:BS|state.GetA        ; Sorter:inst|BubbleSort:BS|delay                                                                                         ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.519      ;
; 0.372 ; Sorter:inst|BubbleSort:BS|delay             ; Sorter:inst|BubbleSort:BS|state.GetA                                                                                    ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; Sorter:inst|BubbleSort:BS|delay             ; Sorter:inst|BubbleSort:BS|state.GetB                                                                                    ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; Sorter:inst|BubbleSort:BS|count[3]          ; Sorter:inst|BubbleSort:BS|count[3]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.527      ;
; 0.378 ; Sorter:inst|BubbleSort:BS|count[0]          ; Sorter:inst|BubbleSort:BS|count[0]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; Sorter:inst|BubbleSort:BS|count[5]          ; Sorter:inst|BubbleSort:BS|count[5]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; Sorter:inst|BubbleSort:BS|count[7]          ; Sorter:inst|BubbleSort:BS|count[7]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; Sorter:inst|BubbleSort:BS|count[1]          ; Sorter:inst|BubbleSort:BS|count[1]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.531      ;
; 0.388 ; Sorter:inst|BubbleSort:BS|state.Compare     ; Sorter:inst|BubbleSort:BS|state.CheckLoop                                                                               ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.540      ;
; 0.396 ; Sorter:inst|BubbleSort:BS|state.Compare     ; Sorter:inst|BubbleSort:BS|Flag                                                                                          ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.548      ;
; 0.404 ; Sorter:inst|BubbleSort:BS|state.Compare     ; Sorter:inst|BubbleSort:BS|state.SendAddrB_w                                                                             ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.556      ;
; 0.410 ; Sorter:inst|BubbleSort:BS|state.SendAddrA_w ; Sorter:inst|BubbleSort:BS|state.WriteA                                                                                  ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.562      ;
; 0.418 ; Sorter:inst|BubbleSort:BS|state.SendAddrB_r ; Sorter:inst|BubbleSort:BS|state.GetB                                                                                    ; CLK~         ; CLK~        ; 0.000        ; -0.100     ; 0.470      ;
; 0.422 ; Sorter:inst|BubbleSort:BS|state.SendAddrA_r ; Sorter:inst|BubbleSort:BS|state.GetA                                                                                    ; CLK~         ; CLK~        ; 0.000        ; -0.100     ; 0.474      ;
; 0.427 ; Sorter:inst|BubbleSort:BS|count[0]          ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK~         ; CLK~        ; 0.000        ; 0.042      ; 0.607      ;
; 0.428 ; Sorter:inst|BubbleSort:BS|count[7]          ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ; CLK~         ; CLK~        ; 0.000        ; 0.042      ; 0.608      ;
; 0.431 ; Sorter:inst|BubbleSort:BS|count[1]          ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ; CLK~         ; CLK~        ; 0.000        ; 0.042      ; 0.611      ;
; 0.433 ; Sorter:inst|BubbleSort:BS|count[4]          ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ; CLK~         ; CLK~        ; 0.000        ; 0.042      ; 0.613      ;
; 0.433 ; Sorter:inst|BubbleSort:BS|count[3]          ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ; CLK~         ; CLK~        ; 0.000        ; 0.042      ; 0.613      ;
; 0.435 ; Sorter:inst|BubbleSort:BS|count[5]          ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ; CLK~         ; CLK~        ; 0.000        ; 0.042      ; 0.615      ;
; 0.438 ; Sorter:inst|BubbleSort:BS|count[6]          ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ; CLK~         ; CLK~        ; 0.000        ; 0.042      ; 0.618      ;
; 0.457 ; Sorter:inst|BubbleSort:BS|count[4]          ; Sorter:inst|BubbleSort:BS|count[4]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.609      ;
; 0.459 ; Sorter:inst|BubbleSort:BS|count[6]          ; Sorter:inst|BubbleSort:BS|count[6]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.611      ;
; 0.477 ; Sorter:inst|BubbleSort:BS|count[2]          ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ; CLK~         ; CLK~        ; 0.000        ; 0.042      ; 0.657      ;
; 0.480 ; Sorter:inst|BubbleSort:BS|state.GetA        ; Sorter:inst|BubbleSort:BS|state.SendAddrB_r                                                                             ; CLK~         ; CLK~        ; 0.000        ; 0.100      ; 0.732      ;
; 0.493 ; Sorter:inst|BubbleSort:BS|state.GetB        ; Sorter:inst|BubbleSort:BS|state.Compare                                                                                 ; CLK~         ; CLK~        ; 0.000        ; 0.100      ; 0.745      ;
; 0.506 ; Sorter:inst|BubbleSort:BS|delay             ; Sorter:inst|BubbleSort:BS|count[7]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.100      ; 0.758      ;
; 0.515 ; Sorter:inst|BubbleSort:BS|count[3]          ; Sorter:inst|BubbleSort:BS|count[4]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.667      ;
; 0.518 ; Sorter:inst|BubbleSort:BS|count[0]          ; Sorter:inst|BubbleSort:BS|count[1]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; Sorter:inst|BubbleSort:BS|count[5]          ; Sorter:inst|BubbleSort:BS|count[6]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.670      ;
; 0.519 ; Sorter:inst|BubbleSort:BS|count[1]          ; Sorter:inst|BubbleSort:BS|count[2]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.671      ;
; 0.522 ; Sorter:inst|BubbleSort:BS|state.GetB        ; Sorter:inst|BubbleSort:BS|Flag                                                                                          ; CLK~         ; CLK~        ; 0.000        ; 0.100      ; 0.774      ;
; 0.540 ; Sorter:inst|BubbleSort:BS|dataB[0]          ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK~         ; CLK~        ; 0.000        ; 0.033      ; 0.711      ;
; 0.541 ; Sorter:inst|BubbleSort:BS|dataB[4]          ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK~         ; CLK~        ; 0.000        ; 0.033      ; 0.712      ;
; 0.541 ; Sorter:inst|BubbleSort:BS|dataB[3]          ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK~         ; CLK~        ; 0.000        ; 0.033      ; 0.712      ;
; 0.542 ; Sorter:inst|BubbleSort:BS|dataB[6]          ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLK~         ; CLK~        ; 0.000        ; 0.033      ; 0.713      ;
; 0.542 ; Sorter:inst|BubbleSort:BS|dataB[1]          ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK~         ; CLK~        ; 0.000        ; 0.033      ; 0.713      ;
; 0.546 ; Sorter:inst|BubbleSort:BS|dataB[7]          ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLK~         ; CLK~        ; 0.000        ; 0.033      ; 0.717      ;
; 0.549 ; Sorter:inst|BubbleSort:BS|dataB[5]          ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK~         ; CLK~        ; 0.000        ; 0.033      ; 0.720      ;
; 0.550 ; Sorter:inst|BubbleSort:BS|count[3]          ; Sorter:inst|BubbleSort:BS|count[5]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.702      ;
; 0.551 ; Sorter:inst|BubbleSort:BS|dataB[2]          ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK~         ; CLK~        ; 0.000        ; 0.033      ; 0.722      ;
; 0.553 ; Sorter:inst|BubbleSort:BS|count[5]          ; Sorter:inst|BubbleSort:BS|count[7]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.705      ;
; 0.553 ; Sorter:inst|BubbleSort:BS|count[0]          ; Sorter:inst|BubbleSort:BS|count[2]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.705      ;
; 0.572 ; Sorter:inst|BubbleSort:BS|dataA[3]          ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK~         ; CLK~        ; 0.000        ; 0.033      ; 0.743      ;
; 0.578 ; Sorter:inst|BubbleSort:BS|state.WriteB      ; Sorter:inst|BubbleSort:BS|count[7]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.730      ;
; 0.585 ; Sorter:inst|BubbleSort:BS|count[3]          ; Sorter:inst|BubbleSort:BS|count[6]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.737      ;
; 0.590 ; Sorter:inst|BubbleSort:BS|count[2]          ; Sorter:inst|BubbleSort:BS|count[2]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.742      ;
; 0.597 ; Sorter:inst|BubbleSort:BS|count[4]          ; Sorter:inst|BubbleSort:BS|count[5]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.749      ;
; 0.599 ; Sorter:inst|BubbleSort:BS|count[6]          ; Sorter:inst|BubbleSort:BS|count[7]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.751      ;
; 0.605 ; Sorter:inst|BubbleSort:BS|dataA[7]          ; Sorter:inst|BubbleSort:BS|Flag                                                                                          ; CLK~         ; CLK~        ; 0.000        ; -0.008     ; 0.749      ;
; 0.613 ; Sorter:inst|BubbleSort:BS|count[1]          ; Sorter:inst|BubbleSort:BS|count[3]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.765      ;
; 0.620 ; Sorter:inst|BubbleSort:BS|count[3]          ; Sorter:inst|BubbleSort:BS|count[7]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.772      ;
; 0.622 ; Sorter:inst|BubbleSort:BS|delay             ; Sorter:inst|BubbleSort:BS|count[1]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.100      ; 0.874      ;
; 0.622 ; Sorter:inst|BubbleSort:BS|delay             ; Sorter:inst|BubbleSort:BS|count[2]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.100      ; 0.874      ;
; 0.624 ; Sorter:inst|BubbleSort:BS|delay             ; Sorter:inst|BubbleSort:BS|count[5]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.100      ; 0.876      ;
; 0.624 ; Sorter:inst|BubbleSort:BS|delay             ; Sorter:inst|BubbleSort:BS|count[4]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.100      ; 0.876      ;
; 0.624 ; Sorter:inst|BubbleSort:BS|delay             ; Sorter:inst|BubbleSort:BS|count[6]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.100      ; 0.876      ;
; 0.625 ; Sorter:inst|BubbleSort:BS|delay             ; Sorter:inst|BubbleSort:BS|count[3]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.100      ; 0.877      ;
; 0.630 ; Sorter:inst|BubbleSort:BS|state.GetA        ; Sorter:inst|BubbleSort:BS|count[7]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.100      ; 0.882      ;
; 0.632 ; Sorter:inst|BubbleSort:BS|count[4]          ; Sorter:inst|BubbleSort:BS|count[6]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.784      ;
; 0.647 ; Sorter:inst|BubbleSort:BS|count[0]          ; Sorter:inst|BubbleSort:BS|count[3]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.799      ;
; 0.648 ; Sorter:inst|BubbleSort:BS|count[1]          ; Sorter:inst|BubbleSort:BS|count[4]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.800      ;
; 0.651 ; Sorter:inst|BubbleSort:BS|state.Waiting     ; Sorter:inst|BubbleSort:BS|state.Waiting                                                                                 ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.803      ;
; 0.652 ; Sorter:inst|BubbleSort:BS|dataA[7]          ; Sorter:inst|BubbleSort:BS|state.CheckLoop                                                                               ; CLK~         ; CLK~        ; 0.000        ; -0.008     ; 0.796      ;
; 0.660 ; Sorter:inst|BubbleSort:BS|state.Waiting     ; Sorter:inst|BubbleSort:BS|state.SendAddrA_r                                                                             ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.812      ;
; 0.667 ; Sorter:inst|BubbleSort:BS|count[4]          ; Sorter:inst|BubbleSort:BS|count[7]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.819      ;
; 0.669 ; Sorter:inst|BubbleSort:BS|state.Waiting     ; Sorter:inst|BubbleSort:BS|Flag                                                                                          ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.821      ;
; 0.669 ; Sorter:inst|BubbleSort:BS|state.CheckFlag   ; Sorter:inst|BubbleSort:BS|Flag                                                                                          ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.821      ;
; 0.677 ; Sorter:inst|BubbleSort:BS|state.GetA        ; Sorter:inst|BubbleSort:BS|Flag                                                                                          ; CLK~         ; CLK~        ; 0.000        ; 0.100      ; 0.929      ;
; 0.682 ; Sorter:inst|BubbleSort:BS|count[0]          ; Sorter:inst|BubbleSort:BS|count[4]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.834      ;
; 0.683 ; Sorter:inst|BubbleSort:BS|count[1]          ; Sorter:inst|BubbleSort:BS|count[5]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.835      ;
; 0.684 ; Sorter:inst|BubbleSort:BS|state.WriteA      ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; CLK~         ; CLK~        ; 0.000        ; 0.042      ; 0.864      ;
; 0.694 ; Sorter:inst|BubbleSort:BS|state.WriteB      ; Sorter:inst|BubbleSort:BS|count[1]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.846      ;
; 0.694 ; Sorter:inst|BubbleSort:BS|state.WriteB      ; Sorter:inst|BubbleSort:BS|count[2]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.846      ;
; 0.696 ; Sorter:inst|BubbleSort:BS|state.WriteB      ; Sorter:inst|BubbleSort:BS|count[5]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.848      ;
; 0.696 ; Sorter:inst|BubbleSort:BS|state.WriteB      ; Sorter:inst|BubbleSort:BS|count[4]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.848      ;
; 0.696 ; Sorter:inst|BubbleSort:BS|state.WriteB      ; Sorter:inst|BubbleSort:BS|count[6]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.848      ;
; 0.697 ; Sorter:inst|BubbleSort:BS|dataA[0]          ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK~         ; CLK~        ; 0.000        ; 0.033      ; 0.868      ;
; 0.697 ; Sorter:inst|BubbleSort:BS|state.WriteB      ; Sorter:inst|BubbleSort:BS|count[3]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.849      ;
; 0.699 ; Sorter:inst|BubbleSort:BS|dataA[7]          ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLK~         ; CLK~        ; 0.000        ; 0.033      ; 0.870      ;
; 0.704 ; Sorter:inst|BubbleSort:BS|dataA[5]          ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK~         ; CLK~        ; 0.000        ; 0.033      ; 0.875      ;
; 0.705 ; Sorter:inst|BubbleSort:BS|dataA[2]          ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK~         ; CLK~        ; 0.000        ; 0.033      ; 0.876      ;
; 0.717 ; Sorter:inst|BubbleSort:BS|count[0]          ; Sorter:inst|BubbleSort:BS|count[5]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.869      ;
; 0.718 ; Sorter:inst|BubbleSort:BS|count[1]          ; Sorter:inst|BubbleSort:BS|count[6]                                                                                      ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.870      ;
; 0.729 ; Sorter:inst|BubbleSort:BS|dataB[7]          ; Sorter:inst|BubbleSort:BS|Flag                                                                                          ; CLK~         ; CLK~        ; 0.000        ; -0.008     ; 0.873      ;
; 0.730 ; Sorter:inst|BubbleSort:BS|state.WriteB      ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ; CLK~         ; CLK~        ; 0.000        ; 0.042      ; 0.910      ;
+-------+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'NewLCD:inst3|LCD_Display:inst|CLK_400HZ'                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                                                                                    ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.215 ; NewLCD:inst3|LCD_Display:inst|next_command.LINE2         ; NewLCD:inst3|LCD_Display:inst|next_command.LINE2                                                                           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2        ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3        ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET      ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF   ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF                                                                     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR                                                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON    ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON                                                                      ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET      ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]              ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]              ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]              ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]              ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]              ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|LCD_RS                     ; NewLCD:inst3|LCD_Display:inst|LCD_RS                                                                                       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|LCD_E                      ; NewLCD:inst3|LCD_Display:inst|LCD_E                                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]          ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]          ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; NewLCD:inst3|LCD_Display:inst|next_command.LINE2         ; NewLCD:inst3|LCD_Display:inst|state.LINE2                                                                                  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.390      ;
; 0.244 ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET      ; NewLCD:inst3|LCD_Display:inst|state.MODE_SET                                                                               ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String  ; NewLCD:inst3|LCD_Display:inst|state.Print_String                                                                           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.397      ;
; 0.278 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.RESET3                                                                                 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.430      ;
; 0.278 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_CLEAR                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.430      ;
; 0.280 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.RESET2                                                                                 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.432      ;
; 0.282 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_OFF                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.434      ;
; 0.284 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.FUNC_SET                                                                               ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.436      ;
; 0.288 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]              ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.062      ; 0.488      ;
; 0.289 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]              ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.062      ; 0.489      ;
; 0.289 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]              ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.062      ; 0.489      ;
; 0.290 ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2        ; NewLCD:inst3|LCD_Display:inst|state.RESET2                                                                                 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.442      ;
; 0.291 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]              ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.062      ; 0.491      ;
; 0.315 ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3        ; NewLCD:inst3|LCD_Display:inst|state.RESET3                                                                                 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.467      ;
; 0.318 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON    ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_ON                                                                             ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.001      ; 0.471      ;
; 0.355 ; NewLCD:inst3|LCD_Display:inst|state.FUNC_SET             ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF                                                                     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_OFF          ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR                                                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; NewLCD:inst3|LCD_Display:inst|state.RESET2               ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.509      ;
; 0.363 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|state.HOLD                                                                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.001     ; 0.514      ;
; 0.364 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.001     ; 0.515      ;
; 0.366 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.001     ; 0.517      ;
; 0.372 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.001     ; 0.523      ;
; 0.372 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|LCD_E                                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.001     ; 0.523      ;
; 0.373 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF                                                                     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.001     ; 0.524      ;
; 0.373 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR                                                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.001     ; 0.524      ;
; 0.373 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON                                                                      ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.001     ; 0.524      ;
; 0.378 ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET      ; NewLCD:inst3|LCD_Display:inst|state.FUNC_SET                                                                               ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.530      ;
; 0.381 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_CLEAR                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.533      ;
; 0.383 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.535      ;
; 0.383 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF   ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_OFF                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.535      ;
; 0.386 ; NewLCD:inst3|LCD_Display:inst|state.RESET1               ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.538      ;
; 0.393 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.545      ;
; 0.401 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.553      ;
; 0.401 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON                                                                      ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.553      ;
; 0.401 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|LCD_E                                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.553      ;
; 0.417 ; NewLCD:inst3|LCD_Display:inst|state.LINE2                ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.569      ;
; 0.443 ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME   ; NewLCD:inst3|LCD_Display:inst|state.RETURN_HOME                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.004     ; 0.591      ;
; 0.450 ; NewLCD:inst3|LCD_Display:inst|state.RESET3               ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.602      ;
; 0.451 ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_CLEAR        ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON                                                                      ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.603      ;
; 0.451 ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_ON           ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.008      ; 0.611      ;
; 0.461 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.613      ;
; 0.461 ; NewLCD:inst3|LCD_Display:inst|state.RETURN_HOME          ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.613      ;
; 0.464 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR                                                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.616      ;
; 0.465 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF                                                                     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.617      ;
; 0.478 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]              ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String                                                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.630      ;
; 0.479 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]              ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.631      ;
; 0.499 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|next_command.LINE2                                                                           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.004     ; 0.647      ;
; 0.500 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|LCD_RS                                                                                       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.004     ; 0.648      ;
; 0.509 ; NewLCD:inst3|LCD_Display:inst|state.RESET3               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.002      ; 0.663      ;
; 0.528 ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String  ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String                                                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.680      ;
; 0.532 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E                                                                             ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.684      ;
; 0.554 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.706      ;
; 0.578 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.730      ;
; 0.579 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.731      ;
; 0.580 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.732      ;
; 0.580 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.732      ;
; 0.582 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.734      ;
; 0.584 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String                                                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.736      ;
; 0.627 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.001      ; 0.780      ;
; 0.657 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]          ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.809      ;
; 0.664 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.Print_String                                                                           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.013      ; 0.829      ;
; 0.672 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]              ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.062      ; 0.872      ;
; 0.675 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.LINE2                                                                                  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.009      ; 0.836      ;
; 0.675 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.MODE_SET                                                                               ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.009      ; 0.836      ;
; 0.678 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.RETURN_HOME                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.009      ; 0.839      ;
; 0.701 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.008      ; 0.861      ;
; 0.703 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|LCD_RS                                                                                       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.008      ; 0.863      ;
; 0.704 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.008      ; 0.864      ;
; 0.712 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|LCD_RW_INT                                                                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.864      ;
; 0.712 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.864      ;
; 0.712 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.864      ;
; 0.719 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.009      ; 0.880      ;
; 0.720 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.012     ; 0.860      ;
; 0.720 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.012     ; 0.860      ;
; 0.720 ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_OFF          ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.002      ; 0.874      ;
; 0.721 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.009      ; 0.882      ;
; 0.723 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|LCD_RS                                                                                       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.009      ; 0.884      ;
; 0.725 ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_ON           ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.001      ; 0.878      ;
; 0.727 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.011     ; 0.868      ;
; 0.736 ; NewLCD:inst3|LCD_Display:inst|state.LINE2                ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String                                                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.004      ; 0.892      ;
; 0.740 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]              ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String                                                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.892      ;
; 0.741 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]              ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.893      ;
; 0.742 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.001      ; 0.895      ;
+-------+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK~'                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|RAM265x8:RAM|altsyncram:altsyncram_component|altsyncram_rtc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; CLK~  ; Rise       ; CLK~                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|Flag                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|Flag                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|count[0]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|count[0]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|count[1]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|count[1]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|count[2]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|count[2]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|count[3]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|count[3]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|count[4]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|count[4]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|count[5]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|count[5]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|count[6]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|count[6]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|count[7]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|count[7]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataA[0]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataA[0]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataA[1]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataA[1]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataA[2]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataA[2]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataA[3]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataA[3]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataA[4]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataA[4]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataA[5]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataA[5]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataA[6]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataA[6]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataA[7]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataA[7]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataB[0]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataB[0]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataB[1]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataB[1]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataB[2]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataB[2]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataB[3]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataB[3]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataB[4]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataB[4]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataB[5]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataB[5]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataB[6]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataB[6]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; Sorter:inst|BubbleSort:BS|dataB[7]                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'NewLCD:inst3|LCD_Display:inst|CLK_400HZ'                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|LCD_E                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|LCD_E                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|LCD_RS                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|LCD_RS                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|LCD_RW_INT                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|LCD_RW_INT                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.LINE2                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.LINE2                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_CLEAR                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_CLEAR                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_OFF                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_OFF                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_ON                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_ON                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.FUNC_SET                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.FUNC_SET                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.HOLD                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.HOLD                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.LINE2                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.LINE2                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.MODE_SET                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.MODE_SET                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.Print_String                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.Print_String                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RESET1                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RESET1                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RESET2                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RESET2                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RESET3                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RESET3                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RETURN_HOME                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RETURN_HOME                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[0]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[0]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[1]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[1]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[2]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[2]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[3]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[3]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[4]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[4]|clk                                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK50'                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK50 ; Rise       ; CLK50                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; CLK50|combout                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; CLK50|combout                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; CLK50~clkctrl|inclk[0]                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; CLK50~clkctrl|inclk[0]                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; CLK50~clkctrl|outclk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; CLK50~clkctrl|outclk                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_400HZ|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_400HZ|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[0]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[0]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[10]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[10]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[11]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[11]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[12]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[12]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[13]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[13]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[14]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[14]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[15]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[15]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[16]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[16]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[17]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[17]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[18]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[18]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[19]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[19]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[1]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[1]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[2]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[2]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[3]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[3]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[4]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[4]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[5]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[5]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[6]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[6]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[7]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[7]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[8]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[8]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[9]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[9]|clk                 ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                  ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; reset~    ; CLK50                                   ; 3.116  ; 3.116  ; Rise       ; CLK50                                   ;
; A[*]      ; CLK~                                    ; 2.386  ; 2.386  ; Fall       ; CLK~                                    ;
;  A[0]     ; CLK~                                    ; -0.563 ; -0.563 ; Fall       ; CLK~                                    ;
;  A[1]     ; CLK~                                    ; -0.547 ; -0.547 ; Fall       ; CLK~                                    ;
;  A[2]     ; CLK~                                    ; -0.222 ; -0.222 ; Fall       ; CLK~                                    ;
;  A[3]     ; CLK~                                    ; -0.228 ; -0.228 ; Fall       ; CLK~                                    ;
;  A[4]     ; CLK~                                    ; -0.162 ; -0.162 ; Fall       ; CLK~                                    ;
;  A[5]     ; CLK~                                    ; 2.312  ; 2.312  ; Fall       ; CLK~                                    ;
;  A[6]     ; CLK~                                    ; 2.386  ; 2.386  ; Fall       ; CLK~                                    ;
;  A[7]     ; CLK~                                    ; 2.268  ; 2.268  ; Fall       ; CLK~                                    ;
; B[*]      ; CLK~                                    ; 3.001  ; 3.001  ; Fall       ; CLK~                                    ;
;  B[0]     ; CLK~                                    ; 0.570  ; 0.570  ; Fall       ; CLK~                                    ;
;  B[1]     ; CLK~                                    ; 0.367  ; 0.367  ; Fall       ; CLK~                                    ;
;  B[2]     ; CLK~                                    ; 0.466  ; 0.466  ; Fall       ; CLK~                                    ;
;  B[3]     ; CLK~                                    ; 0.501  ; 0.501  ; Fall       ; CLK~                                    ;
;  B[4]     ; CLK~                                    ; 3.001  ; 3.001  ; Fall       ; CLK~                                    ;
;  B[5]     ; CLK~                                    ; 0.369  ; 0.369  ; Fall       ; CLK~                                    ;
;  B[6]     ; CLK~                                    ; 0.404  ; 0.404  ; Fall       ; CLK~                                    ;
;  B[7]     ; CLK~                                    ; -0.028 ; -0.028 ; Fall       ; CLK~                                    ;
; Launch    ; CLK~                                    ; 2.897  ; 2.897  ; Fall       ; CLK~                                    ;
; reset~    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 2.455  ; 2.455  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; reset~    ; CLK50                                   ; -2.498 ; -2.498 ; Rise       ; CLK50                                   ;
; A[*]      ; CLK~                                    ; 0.683  ; 0.683  ; Fall       ; CLK~                                    ;
;  A[0]     ; CLK~                                    ; 0.683  ; 0.683  ; Fall       ; CLK~                                    ;
;  A[1]     ; CLK~                                    ; 0.667  ; 0.667  ; Fall       ; CLK~                                    ;
;  A[2]     ; CLK~                                    ; 0.342  ; 0.342  ; Fall       ; CLK~                                    ;
;  A[3]     ; CLK~                                    ; 0.348  ; 0.348  ; Fall       ; CLK~                                    ;
;  A[4]     ; CLK~                                    ; 0.282  ; 0.282  ; Fall       ; CLK~                                    ;
;  A[5]     ; CLK~                                    ; -2.192 ; -2.192 ; Fall       ; CLK~                                    ;
;  A[6]     ; CLK~                                    ; -2.266 ; -2.266 ; Fall       ; CLK~                                    ;
;  A[7]     ; CLK~                                    ; -2.148 ; -2.148 ; Fall       ; CLK~                                    ;
; B[*]      ; CLK~                                    ; 0.152  ; 0.152  ; Fall       ; CLK~                                    ;
;  B[0]     ; CLK~                                    ; -0.446 ; -0.446 ; Fall       ; CLK~                                    ;
;  B[1]     ; CLK~                                    ; -0.243 ; -0.243 ; Fall       ; CLK~                                    ;
;  B[2]     ; CLK~                                    ; -0.342 ; -0.342 ; Fall       ; CLK~                                    ;
;  B[3]     ; CLK~                                    ; -0.377 ; -0.377 ; Fall       ; CLK~                                    ;
;  B[4]     ; CLK~                                    ; -2.877 ; -2.877 ; Fall       ; CLK~                                    ;
;  B[5]     ; CLK~                                    ; -0.245 ; -0.245 ; Fall       ; CLK~                                    ;
;  B[6]     ; CLK~                                    ; -0.280 ; -0.280 ; Fall       ; CLK~                                    ;
;  B[7]     ; CLK~                                    ; 0.152  ; 0.152  ; Fall       ; CLK~                                    ;
; Launch    ; CLK~                                    ; -2.774 ; -2.774 ; Fall       ; CLK~                                    ;
; reset~    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; -2.335 ; -2.335 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                      ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Complete  ; CLK~                                    ; 4.894 ; 4.894 ; Fall       ; CLK~                                    ;
; Data[*]   ; CLK~                                    ; 6.321 ; 6.321 ; Fall       ; CLK~                                    ;
;  Data[0]  ; CLK~                                    ; 6.157 ; 6.157 ; Fall       ; CLK~                                    ;
;  Data[1]  ; CLK~                                    ; 6.321 ; 6.321 ; Fall       ; CLK~                                    ;
;  Data[2]  ; CLK~                                    ; 6.211 ; 6.211 ; Fall       ; CLK~                                    ;
;  Data[3]  ; CLK~                                    ; 6.172 ; 6.172 ; Fall       ; CLK~                                    ;
;  Data[4]  ; CLK~                                    ; 6.226 ; 6.226 ; Fall       ; CLK~                                    ;
;  Data[5]  ; CLK~                                    ; 6.286 ; 6.286 ; Fall       ; CLK~                                    ;
;  Data[6]  ; CLK~                                    ; 6.174 ; 6.174 ; Fall       ; CLK~                                    ;
;  Data[7]  ; CLK~                                    ; 6.170 ; 6.170 ; Fall       ; CLK~                                    ;
; DBUS[*]   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.435 ; 4.435 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.208 ; 4.208 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.306 ; 4.306 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.414 ; 4.414 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.435 ; 4.435 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.213 ; 4.213 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.207 ; 4.207 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.081 ; 4.081 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.371 ; 4.371 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_E     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.916 ; 3.916 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_RS    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.936 ; 3.936 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_RW    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.275 ; 4.275 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                              ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Complete  ; CLK~                                    ; 4.894 ; 4.894 ; Fall       ; CLK~                                    ;
; Data[*]   ; CLK~                                    ; 6.157 ; 6.157 ; Fall       ; CLK~                                    ;
;  Data[0]  ; CLK~                                    ; 6.157 ; 6.157 ; Fall       ; CLK~                                    ;
;  Data[1]  ; CLK~                                    ; 6.321 ; 6.321 ; Fall       ; CLK~                                    ;
;  Data[2]  ; CLK~                                    ; 6.211 ; 6.211 ; Fall       ; CLK~                                    ;
;  Data[3]  ; CLK~                                    ; 6.172 ; 6.172 ; Fall       ; CLK~                                    ;
;  Data[4]  ; CLK~                                    ; 6.226 ; 6.226 ; Fall       ; CLK~                                    ;
;  Data[5]  ; CLK~                                    ; 6.286 ; 6.286 ; Fall       ; CLK~                                    ;
;  Data[6]  ; CLK~                                    ; 6.174 ; 6.174 ; Fall       ; CLK~                                    ;
;  Data[7]  ; CLK~                                    ; 6.170 ; 6.170 ; Fall       ; CLK~                                    ;
; DBUS[*]   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.081 ; 4.081 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.208 ; 4.208 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.306 ; 4.306 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.414 ; 4.414 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.435 ; 4.435 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.213 ; 4.213 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.207 ; 4.207 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.081 ; 4.081 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.371 ; 4.371 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_E     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.916 ; 3.916 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_RS    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.936 ; 3.936 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_RW    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.275 ; 4.275 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                       ;
+-----------+-----------------------------------------+-------+------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise  ; Fall ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+-------+------+------------+-----------------------------------------+
; DBUS[*]   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.231 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.231 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.231 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.298 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.298 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.278 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.288 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.298 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.311 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+-------+------+------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                               ;
+-----------+-----------------------------------------+-------+------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise  ; Fall ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+-------+------+------------+-----------------------------------------+
; DBUS[*]   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.231 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.231 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.231 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.298 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.298 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.278 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.288 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.298 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.311 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+-------+------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                               ;
+-----------+-----------------------------------------+-----------+-----------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+-----------+-----------+------------+-----------------------------------------+
; DBUS[*]   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.231     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.231     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.231     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.298     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.298     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.278     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.288     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.298     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.311     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+-----------+-----------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                       ;
+-----------+-----------------------------------------+-----------+-----------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+-----------+-----------+------------+-----------------------------------------+
; DBUS[*]   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.231     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.231     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.231     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.298     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.298     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.278     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.288     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.298     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.311     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+-----------+-----------+------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                     ;
+------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                    ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                         ; -6.373   ; -2.525 ; N/A      ; N/A     ; -2.000              ;
;  CLK50                                   ; -2.455   ; -2.525 ; N/A      ; N/A     ; -1.380              ;
;  CLK~                                    ; -3.793   ; 0.215  ; N/A      ; N/A     ; -2.000              ;
;  NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; -6.373   ; 0.215  ; N/A      ; N/A     ; -1.423              ;
; Design-wide TNS                          ; -270.075 ; -2.525 ; 0.0      ; 0.0     ; -214.832            ;
;  CLK50                                   ; -46.215  ; -2.525 ; N/A      ; N/A     ; -22.380             ;
;  CLK~                                    ; -131.831 ; 0.000  ; N/A      ; N/A     ; -139.222            ;
;  NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; -92.029  ; 0.000  ; N/A      ; N/A     ; -53.230             ;
+------------------------------------------+----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                  ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; reset~    ; CLK50                                   ; 5.900  ; 5.900  ; Rise       ; CLK50                                   ;
; A[*]      ; CLK~                                    ; 3.963  ; 3.963  ; Fall       ; CLK~                                    ;
;  A[0]     ; CLK~                                    ; -0.563 ; -0.563 ; Fall       ; CLK~                                    ;
;  A[1]     ; CLK~                                    ; -0.547 ; -0.547 ; Fall       ; CLK~                                    ;
;  A[2]     ; CLK~                                    ; -0.222 ; -0.222 ; Fall       ; CLK~                                    ;
;  A[3]     ; CLK~                                    ; -0.228 ; -0.228 ; Fall       ; CLK~                                    ;
;  A[4]     ; CLK~                                    ; -0.162 ; -0.162 ; Fall       ; CLK~                                    ;
;  A[5]     ; CLK~                                    ; 3.780  ; 3.780  ; Fall       ; CLK~                                    ;
;  A[6]     ; CLK~                                    ; 3.963  ; 3.963  ; Fall       ; CLK~                                    ;
;  A[7]     ; CLK~                                    ; 3.699  ; 3.699  ; Fall       ; CLK~                                    ;
; B[*]      ; CLK~                                    ; 5.458  ; 5.458  ; Fall       ; CLK~                                    ;
;  B[0]     ; CLK~                                    ; 1.444  ; 1.444  ; Fall       ; CLK~                                    ;
;  B[1]     ; CLK~                                    ; 1.089  ; 1.089  ; Fall       ; CLK~                                    ;
;  B[2]     ; CLK~                                    ; 1.305  ; 1.305  ; Fall       ; CLK~                                    ;
;  B[3]     ; CLK~                                    ; 1.385  ; 1.385  ; Fall       ; CLK~                                    ;
;  B[4]     ; CLK~                                    ; 5.458  ; 5.458  ; Fall       ; CLK~                                    ;
;  B[5]     ; CLK~                                    ; 1.045  ; 1.045  ; Fall       ; CLK~                                    ;
;  B[6]     ; CLK~                                    ; 1.011  ; 1.011  ; Fall       ; CLK~                                    ;
;  B[7]     ; CLK~                                    ; 0.335  ; 0.335  ; Fall       ; CLK~                                    ;
; Launch    ; CLK~                                    ; 5.185  ; 5.185  ; Fall       ; CLK~                                    ;
; reset~    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.264  ; 4.264  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; reset~    ; CLK50                                   ; -2.498 ; -2.498 ; Rise       ; CLK50                                   ;
; A[*]      ; CLK~                                    ; 1.162  ; 1.162  ; Fall       ; CLK~                                    ;
;  A[0]     ; CLK~                                    ; 1.162  ; 1.162  ; Fall       ; CLK~                                    ;
;  A[1]     ; CLK~                                    ; 1.132  ; 1.132  ; Fall       ; CLK~                                    ;
;  A[2]     ; CLK~                                    ; 0.548  ; 0.548  ; Fall       ; CLK~                                    ;
;  A[3]     ; CLK~                                    ; 0.563  ; 0.563  ; Fall       ; CLK~                                    ;
;  A[4]     ; CLK~                                    ; 0.460  ; 0.460  ; Fall       ; CLK~                                    ;
;  A[5]     ; CLK~                                    ; -2.192 ; -2.192 ; Fall       ; CLK~                                    ;
;  A[6]     ; CLK~                                    ; -2.266 ; -2.266 ; Fall       ; CLK~                                    ;
;  A[7]     ; CLK~                                    ; -2.148 ; -2.148 ; Fall       ; CLK~                                    ;
; B[*]      ; CLK~                                    ; 0.152  ; 0.152  ; Fall       ; CLK~                                    ;
;  B[0]     ; CLK~                                    ; -0.446 ; -0.446 ; Fall       ; CLK~                                    ;
;  B[1]     ; CLK~                                    ; -0.243 ; -0.243 ; Fall       ; CLK~                                    ;
;  B[2]     ; CLK~                                    ; -0.342 ; -0.342 ; Fall       ; CLK~                                    ;
;  B[3]     ; CLK~                                    ; -0.377 ; -0.377 ; Fall       ; CLK~                                    ;
;  B[4]     ; CLK~                                    ; -2.877 ; -2.877 ; Fall       ; CLK~                                    ;
;  B[5]     ; CLK~                                    ; -0.245 ; -0.245 ; Fall       ; CLK~                                    ;
;  B[6]     ; CLK~                                    ; -0.280 ; -0.280 ; Fall       ; CLK~                                    ;
;  B[7]     ; CLK~                                    ; 0.152  ; 0.152  ; Fall       ; CLK~                                    ;
; Launch    ; CLK~                                    ; -2.774 ; -2.774 ; Fall       ; CLK~                                    ;
; reset~    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; -2.335 ; -2.335 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Complete  ; CLK~                                    ; 9.140  ; 9.140  ; Fall       ; CLK~                                    ;
; Data[*]   ; CLK~                                    ; 11.241 ; 11.241 ; Fall       ; CLK~                                    ;
;  Data[0]  ; CLK~                                    ; 10.926 ; 10.926 ; Fall       ; CLK~                                    ;
;  Data[1]  ; CLK~                                    ; 11.241 ; 11.241 ; Fall       ; CLK~                                    ;
;  Data[2]  ; CLK~                                    ; 10.975 ; 10.975 ; Fall       ; CLK~                                    ;
;  Data[3]  ; CLK~                                    ; 10.960 ; 10.960 ; Fall       ; CLK~                                    ;
;  Data[4]  ; CLK~                                    ; 11.008 ; 11.008 ; Fall       ; CLK~                                    ;
;  Data[5]  ; CLK~                                    ; 11.197 ; 11.197 ; Fall       ; CLK~                                    ;
;  Data[6]  ; CLK~                                    ; 10.951 ; 10.951 ; Fall       ; CLK~                                    ;
;  Data[7]  ; CLK~                                    ; 10.957 ; 10.957 ; Fall       ; CLK~                                    ;
; DBUS[*]   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.369  ; 8.369  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.876  ; 7.876  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.097  ; 8.097  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.336  ; 8.336  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.369  ; 8.369  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.848  ; 7.848  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.869  ; 7.869  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.500  ; 7.500  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.195  ; 8.195  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_E     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.163  ; 7.163  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_RS    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.182  ; 7.182  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_RW    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.048  ; 8.048  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                              ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Complete  ; CLK~                                    ; 4.894 ; 4.894 ; Fall       ; CLK~                                    ;
; Data[*]   ; CLK~                                    ; 6.157 ; 6.157 ; Fall       ; CLK~                                    ;
;  Data[0]  ; CLK~                                    ; 6.157 ; 6.157 ; Fall       ; CLK~                                    ;
;  Data[1]  ; CLK~                                    ; 6.321 ; 6.321 ; Fall       ; CLK~                                    ;
;  Data[2]  ; CLK~                                    ; 6.211 ; 6.211 ; Fall       ; CLK~                                    ;
;  Data[3]  ; CLK~                                    ; 6.172 ; 6.172 ; Fall       ; CLK~                                    ;
;  Data[4]  ; CLK~                                    ; 6.226 ; 6.226 ; Fall       ; CLK~                                    ;
;  Data[5]  ; CLK~                                    ; 6.286 ; 6.286 ; Fall       ; CLK~                                    ;
;  Data[6]  ; CLK~                                    ; 6.174 ; 6.174 ; Fall       ; CLK~                                    ;
;  Data[7]  ; CLK~                                    ; 6.170 ; 6.170 ; Fall       ; CLK~                                    ;
; DBUS[*]   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.081 ; 4.081 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.208 ; 4.208 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.306 ; 4.306 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.414 ; 4.414 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.435 ; 4.435 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.213 ; 4.213 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.207 ; 4.207 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.081 ; 4.081 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.371 ; 4.371 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_E     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.916 ; 3.916 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_RS    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.936 ; 3.936 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_RW    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.275 ; 4.275 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                               ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; CLK50                                   ; CLK50                                   ; 609      ; 0        ; 0        ; 0        ;
; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; CLK50                                   ; 1        ; 1        ; 0        ; 0        ;
; CLK~                                    ; CLK~                                    ; 0        ; 0        ; 0        ; 805      ;
; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0        ; 576      ; 0        ; 0        ;
; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1651     ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; CLK50                                   ; CLK50                                   ; 609      ; 0        ; 0        ; 0        ;
; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; CLK50                                   ; 1        ; 1        ; 0        ; 0        ;
; CLK~                                    ; CLK~                                    ; 0        ; 0        ; 0        ; 805      ;
; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0        ; 576      ; 0        ; 0        ;
; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1651     ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 135   ; 135  ;
; Unconstrained Output Ports      ; 20    ; 20   ;
; Unconstrained Output Port Paths ; 92    ; 92   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri May 20 12:18:11 2022
Info: Command: quartus_sta Question1 -c Question1
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Question1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK~ CLK~
    Info (332105): create_clock -period 1.000 -name CLK50 CLK50
    Info (332105): create_clock -period 1.000 -name NewLCD:inst3|LCD_Display:inst|CLK_400HZ NewLCD:inst3|LCD_Display:inst|CLK_400HZ
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.373
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.373       -92.029 NewLCD:inst3|LCD_Display:inst|CLK_400HZ 
    Info (332119):    -3.793      -131.831 CLK~ 
    Info (332119):    -2.455       -46.215 CLK50 
Info (332146): Worst-case hold slack is -2.525
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.525        -2.525 CLK50 
    Info (332119):     0.391         0.000 CLK~ 
    Info (332119):     0.391         0.000 NewLCD:inst3|LCD_Display:inst|CLK_400HZ 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -139.222 CLK~ 
    Info (332119):    -1.423       -53.230 NewLCD:inst3|LCD_Display:inst|CLK_400HZ 
    Info (332119):    -1.380       -22.380 CLK50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.061
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.061       -38.334 NewLCD:inst3|LCD_Display:inst|CLK_400HZ 
    Info (332119):    -1.812       -51.299 CLK~ 
    Info (332119):    -0.585        -9.837 CLK50 
Info (332146): Worst-case hold slack is -1.569
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.569        -1.569 CLK50 
    Info (332119):     0.215         0.000 CLK~ 
    Info (332119):     0.215         0.000 NewLCD:inst3|LCD_Display:inst|CLK_400HZ 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -139.222 CLK~ 
    Info (332119):    -1.423       -53.230 NewLCD:inst3|LCD_Display:inst|CLK_400HZ 
    Info (332119):    -1.380       -22.380 CLK50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4547 megabytes
    Info: Processing ended: Fri May 20 12:18:12 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


