INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/emanessam26/Desktop/verilog/lab4/lab4.srcs/sources_1/new/Dec4to16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dec4to16
ERROR: [VRFC 10-3627] part-select of memory 't' is not allowed [C:/Users/emanessam26/Desktop/verilog/lab4/lab4.srcs/sources_1/new/Dec4to16.v:8]
ERROR: [VRFC 10-8530] module 'Dec4to16' is ignored due to previous errors [C:/Users/emanessam26/Desktop/verilog/lab4/lab4.srcs/sources_1/new/Dec4to16.v:1]
