
---------- Begin Simulation Statistics ----------
final_tick                                12685369000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 241196                       # Simulator instruction rate (inst/s)
host_mem_usage                                 711916                       # Number of bytes of host memory used
host_op_rate                                   248683                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    41.46                       # Real time elapsed on the host
host_tick_rate                              305964204                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      10310462                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012685                       # Number of seconds simulated
sim_ticks                                 12685369000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.730382                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  422992                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               530528                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 19                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             39069                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            551078                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              12036                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           81986                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            69950                       # Number of indirect misses.
system.cpu.branchPred.lookups                  741943                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   45628                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4721                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000001                       # Number of instructions committed
system.cpu.committedOps                      10310462                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.268537                       # CPI: cycles per instruction
system.cpu.discardedOps                        109806                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4937909                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           3787742                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           627091                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          826732                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.788310                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         12685369                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 5703517     55.32%     55.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                  27933      0.27%     55.59% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    376      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    466      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    378      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd             38175      0.37%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp             30516      0.30%     56.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt             23769      0.23%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv              8755      0.08%     56.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc            70752      0.69%     57.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            10139      0.10%     57.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.11%     57.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     57.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     57.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     57.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     57.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     57.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     57.48% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     57.48% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     57.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     57.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     57.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     57.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     57.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     57.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     57.48% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     57.48% # Class of committed instruction
system.cpu.op_class_0::MemRead                3584531     34.77%     92.24% # Class of committed instruction
system.cpu.op_class_0::MemWrite                799987      7.76%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10310462                       # Class of committed instruction
system.cpu.tickCycles                        11858637                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          8654                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          126                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         8598                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        22239                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  12685369000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3033                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5621                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5621                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3033                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        17308                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  17308                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       276928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  276928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8654                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8654    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8654                       # Request fanout histogram
system.membus.respLayer1.occupancy           28685500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             8654000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  12685369000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              5733                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         5916                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1841                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             823                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7926                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7926                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2824                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2909                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         7489                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        28409                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 35898                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       149280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       536032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 685312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            13659                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010542                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.102138                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  13515     98.95%     98.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    144      1.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              13659                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           29996000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          21676993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5648000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  12685369000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  707                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 4292                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4999                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 707                       # number of overall hits
system.l2.overall_hits::.cpu.data                4292                       # number of overall hits
system.l2.overall_hits::total                    4999                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2117                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               6543                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8660                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2117                       # number of overall misses
system.l2.overall_misses::.cpu.data              6543                       # number of overall misses
system.l2.overall_misses::total                  8660                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    206501000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    643415000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        849916000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    206501000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    643415000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       849916000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2824                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            10835                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                13659                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2824                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           10835                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               13659                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.749646                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.603876                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.634014                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.749646                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.603876                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.634014                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97544.166273                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 98336.390035                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98142.725173                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97544.166273                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 98336.390035                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98142.725173                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2117                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          6537                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8654                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2117                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         6537                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8654                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    164161000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    512154000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    676315000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    164161000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    512154000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    676315000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.749646                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.603323                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.633575                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.749646                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.603323                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.633575                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77544.166273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78346.948141                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78150.566212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77544.166273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78346.948141                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78150.566212                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         5916                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             5916                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         5916                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         5916                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1773                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1773                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1773                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1773                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              2305                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2305                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            5621                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5621                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    549119000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     549119000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          7926                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7926                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.709185                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.709185                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 97690.624444                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97690.624444                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         5621                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5621                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    436699000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    436699000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.709185                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.709185                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77690.624444                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77690.624444                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            707                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                707                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2117                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2117                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    206501000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    206501000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2824                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2824                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.749646                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.749646                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97544.166273                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97544.166273                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2117                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2117                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    164161000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    164161000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.749646                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.749646                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77544.166273                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77544.166273                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1987                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1987                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          922                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             922                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     94296000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     94296000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         2909                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2909                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.316947                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.316947                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 102273.318872                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102273.318872                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          916                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          916                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     75455000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     75455000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.314885                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.314885                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82374.454148                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82374.454148                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  12685369000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6710.111234                       # Cycle average of tags in use
system.l2.tags.total_refs                       22107                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8654                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.554541                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      2018.616405                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4691.494829                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.015401                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.035793                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.051194                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8654                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4157                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4482                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.066025                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     97106                       # Number of tag accesses
system.l2.tags.data_accesses                    97106                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12685369000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          67744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         209184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             276928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        67744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         67744                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            2117                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6537                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8654                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           5340326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          16490179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              21830504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      5340326                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5340326                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          5340326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         16490179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             21830504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2117.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6537.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000578000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               20556                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8654                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8654                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     69975000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   43270000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               232237500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8085.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26835.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     6651                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  8654                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2003                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    276.513230                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   185.759081                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   286.703180                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          516     25.76%     25.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          893     44.58%     70.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          210     10.48%     80.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           83      4.14%     84.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           42      2.10%     87.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           23      1.15%     88.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           24      1.20%     89.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           17      0.85%     90.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          195      9.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2003                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 553856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  276928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        43.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     21.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12035800000                       # Total gap between requests
system.mem_ctrls.avgGap                    1390778.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        67744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       209184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 5340325.535662383772                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 16490178.567135099322                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2117                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6537                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     55550500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    176687000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26240.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27028.76                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    76.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              5997600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3187800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            26160960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1001248560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1286289930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3787990560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         6110875410                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        481.726264                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9835355000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    423540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2426474000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              8303820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              4413585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            35628600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1001248560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1543546320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3571353600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6164494485                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        485.953107                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9270229250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    423540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2991599750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     12685369000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12685369000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2137296                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2137296                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2137296                       # number of overall hits
system.cpu.icache.overall_hits::total         2137296                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2824                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2824                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2824                       # number of overall misses
system.cpu.icache.overall_misses::total          2824                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    235627000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    235627000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    235627000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    235627000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2140120                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2140120                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2140120                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2140120                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001320                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001320                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001320                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001320                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 83437.322946                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 83437.322946                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 83437.322946                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 83437.322946                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1841                       # number of writebacks
system.cpu.icache.writebacks::total              1841                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         2824                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2824                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2824                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2824                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    229979000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    229979000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    229979000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    229979000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001320                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001320                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001320                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001320                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 81437.322946                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81437.322946                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 81437.322946                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81437.322946                       # average overall mshr miss latency
system.cpu.icache.replacements                   1841                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2137296                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2137296                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2824                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2824                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    235627000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    235627000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2140120                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2140120                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001320                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001320                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 83437.322946                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 83437.322946                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2824                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2824                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    229979000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    229979000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001320                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001320                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 81437.322946                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81437.322946                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12685369000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           971.794755                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2140120                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2824                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            757.832861                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   971.794755                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.949018                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.949018                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          983                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          150                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          805                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.959961                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4283064                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4283064                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12685369000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12685369000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12685369000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4258763                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4258763                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4259778                       # number of overall hits
system.cpu.dcache.overall_hits::total         4259778                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        14950                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          14950                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        15082                       # number of overall misses
system.cpu.dcache.overall_misses::total         15082                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1108666000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1108666000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1108666000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1108666000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4273713                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4273713                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4274860                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4274860                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003498                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003498                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003528                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003528                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74158.260870                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74158.260870                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73509.216284                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73509.216284                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          415                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   103.750000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5916                       # number of writebacks
system.cpu.dcache.writebacks::total              5916                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4244                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4244                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4244                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4244                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        10706                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10706                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        10834                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10834                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    750811000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    750811000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    766103000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    766103000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002505                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002505                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002534                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002534                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70129.927144                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70129.927144                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70712.848440                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70712.848440                       # average overall mshr miss latency
system.cpu.dcache.replacements                   6739                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3528894                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3528894                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2896                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2896                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    146359000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    146359000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3531790                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3531790                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000820                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000820                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 50538.328729                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50538.328729                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          116                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          116                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2780                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2780                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    129502000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    129502000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000787                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000787                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 46583.453237                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46583.453237                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       729869                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         729869                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        12054                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12054                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    962307000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    962307000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       741923                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       741923                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016247                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016247                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79833.001493                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79833.001493                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4128                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4128                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         7926                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7926                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    621309000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    621309000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010683                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010683                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78388.720666                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78388.720666                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1015                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1015                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          132                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          132                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1147                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1147                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.115083                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.115083                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          128                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          128                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     15292000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     15292000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.111595                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.111595                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 119468.750000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 119468.750000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12685369000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          3339.573748                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4270944                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             10835                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            394.180341                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  3339.573748                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.815326                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.815326                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         3761                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          311                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8561219                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8561219                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  12685369000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12685369000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
