#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Sep 27 13:25:56 2023
# Process ID: 20076
# Current directory: D:/Github/FPGA-IP-TwoRAM/ip_2port_ram/prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11476 D:\Github\FPGA-IP-TwoRAM\ip_2port_ram\prj\ip_2port_ram.xpr
# Log file: D:/Github/FPGA-IP-TwoRAM/ip_2port_ram/prj/vivado.log
# Journal file: D:/Github/FPGA-IP-TwoRAM/ip_2port_ram/prj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Github/FPGA-IP-TwoRAM/ip_2port_ram/prj/ip_2port_ram.xpr
INFO: [Project 1-313] Project file moved from 'E:/FPGA/z2/ip_2port_ram/prj' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1107.277 ; gain = 0.000
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 27 13:26:21 2023...
