0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Kartik/Desktop/Digital Design labs/Lab 6/Q3/Q3.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Kartik/Desktop/Digital Design labs/Lab 6/Q3/Q3.srcs/sources_1/new/serial_adder.v,1646412794,verilog,,C:/Users/Kartik/Desktop/Digital Design labs/Lab 6/Q3/Q3.srcs/sources_1/new/test_serial_adder.v,,dff;fa;serial_adder;shift;sipo,,,,,,,,
C:/Users/Kartik/Desktop/Digital Design labs/Lab 6/Q3/Q3.srcs/sources_1/new/test_serial_adder.v,1646412794,verilog,,,,test_serial_adder,,,,,,,,
