// Seed: 1911760549
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_17 = 1'b0;
  wire id_18;
  assign id_5 = 1;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input uwire id_2,
    input tri1 id_3,
    input tri id_4,
    input tri id_5,
    input tri1 id_6,
    output wire id_7,
    output wire id_8,
    input supply0 id_9,
    input wire id_10,
    output tri1 id_11,
    output wor id_12,
    inout uwire id_13,
    input wand id_14
    , id_19,
    output tri1 id_15,
    input tri1 id_16,
    output tri id_17
);
  id_20(
      1, ~1, 1, 1
  );
  assign id_19 = 1;
  assign id_11 = id_9;
  wire id_21;
  wire id_22, id_23, id_24;
  module_0(
      id_23,
      id_19,
      id_22,
      id_24,
      id_23,
      id_24,
      id_19,
      id_24,
      id_23,
      id_21,
      id_23,
      id_22,
      id_23,
      id_24,
      id_23,
      id_19,
      id_19
  );
endmodule
