[0m[[0m[0mdebug[0m] [0m[0m> Exec(runMain my_sa_light.Mine_To_Verilog, Some(beda4395-a103-4cac-9d63-2d91a57e0217), Some(CommandSource(console0)))[0m
[0m[[0m[0mdebug[0m] [0m[0mEvaluating tasks: Compile / runMain[0m
[0m[[0m[0mdebug[0m] [0m[0mRunning task... Cancel: Signal, check cycles: false, forcegc: true[0m
[0m[[0m[0minfo[0m] [0m[0mcompiling 1 Scala source to /home/harry09119/chisel/target/scala-2.12/classes ...[0m
[0m[[0m[32msuccess[0m] [0m[0mTotal time: 9 s, completed Mar 19, 2025, 4:21:29 PM[0m
[0m[[0m[0mdebug[0m] [0m[0m> Exec(shell, None, None)[0m
[0m[[0m[0mdebug[0m] [0m[0mForcing garbage collection...[0m
