ARM GAS  C:\Users\clay0\AppData\Local\Temp\ccoZIQbr.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 2
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"system_stm32f4xx.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.SystemInit,"ax",%progbits
  20              		.align	1
  21              		.p2align 2,,3
  22              		.global	SystemInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	SystemInit:
  28              	.LFB130:
  29              		.file 1 "CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c"
   1:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /**
   2:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   ******************************************************************************
   3:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @file    system_stm32f4xx.c
   4:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @author  MCD Application Team
   5:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @brief   CMSIS Cortex-M4 Device Peripheral Access Layer System Source File.
   6:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *
   7:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *   This file provides two functions and one global variable to be called from 
   8:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *   user application:
   9:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *      - SystemInit(): This function is called at startup just after reset and 
  10:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *                      before branch to main program. This call is made inside
  11:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *                      the "startup_stm32f4xx.s" file.
  12:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *
  13:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  14:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *                                  by the user application to setup the SysTick 
  15:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *                                  timer or configure other parameters.
  16:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *                                     
  17:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  18:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *                                 be called whenever the core clock is changed
  19:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *                                 during program execution.
  20:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *
  21:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *
  22:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   ******************************************************************************
  23:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @attention
  24:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *
  25:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * Copyright (c) 2017 STMicroelectronics.
  26:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * All rights reserved.
  27:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *
  28:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * This software is licensed under terms that can be found in the LICENSE file
  29:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * in the root directory of this software component.
ARM GAS  C:\Users\clay0\AppData\Local\Temp\ccoZIQbr.s 			page 2


  30:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  31:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *
  32:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   ******************************************************************************
  33:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   */
  34:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
  35:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /** @addtogroup CMSIS
  36:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @{
  37:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   */
  38:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
  39:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /** @addtogroup stm32f4xx_system
  40:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @{
  41:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   */  
  42:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   
  43:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Includes
  44:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @{
  45:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   */
  46:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
  47:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
  48:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #include "stm32f4xx.h"
  49:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
  50:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #if !defined  (HSE_VALUE) 
  51:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   #define HSE_VALUE    ((uint32_t)25000000) /*!< Default value of the External oscillator in Hz */
  52:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #endif /* HSE_VALUE */
  53:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
  54:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #if !defined  (HSI_VALUE)
  55:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   #define HSI_VALUE    ((uint32_t)16000000) /*!< Value of the Internal oscillator in Hz*/
  56:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #endif /* HSI_VALUE */
  57:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
  58:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /**
  59:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @}
  60:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   */
  61:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
  62:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_TypesDefinitions
  63:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @{
  64:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   */
  65:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
  66:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /**
  67:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @}
  68:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   */
  69:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
  70:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Defines
  71:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @{
  72:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   */
  73:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
  74:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /************************* Miscellaneous Configuration ************************/
  75:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to use external SRAM or SDRAM as data memory  */
  76:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)\
  77:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****  || defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)\
  78:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****  || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx)
  79:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /* #define DATA_IN_ExtSRAM */
  80:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #endif /* STM32F40xxx || STM32F41xxx || STM32F42xxx || STM32F43xxx || STM32F469xx || STM32F479xx ||
  81:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****           STM32F412Zx || STM32F412Vx */
  82:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****  
  83:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)\
  84:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****  || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
  85:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /* #define DATA_IN_ExtSDRAM */
  86:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx ||
ARM GAS  C:\Users\clay0\AppData\Local\Temp\ccoZIQbr.s 			page 3


  87:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****           STM32F479xx */
  88:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
  89:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /* Note: Following vector table addresses must be defined in line with linker
  90:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****          configuration. */
  91:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to relocate the vector table
  92:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****      anywhere in Flash or Sram, else the vector table is kept at the automatic
  93:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****      remap of boot address selected */
  94:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /* #define USER_VECT_TAB_ADDRESS */
  95:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
  96:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
  97:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table
  98:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****      in Sram else user remap will be done in Flash. */
  99:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /* #define VECT_TAB_SRAM */
 100:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #if defined(VECT_TAB_SRAM)
 101:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #define VECT_TAB_BASE_ADDRESS   SRAM_BASE       /*!< Vector Table base address field.
 102:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****                                                      This value must be a multiple of 0x200. */
 103:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table base offset field.
 104:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****                                                      This value must be a multiple of 0x200. */
 105:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #else
 106:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #define VECT_TAB_BASE_ADDRESS   FLASH_BASE      /*!< Vector Table base address field.
 107:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****                                                      This value must be a multiple of 0x200. */
 108:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table base offset field.
 109:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****                                                      This value must be a multiple of 0x200. */
 110:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #endif /* VECT_TAB_SRAM */
 111:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
 112:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /******************************************************************************/
 113:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 114:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /**
 115:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @}
 116:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   */
 117:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 118:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Macros
 119:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @{
 120:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   */
 121:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 122:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /**
 123:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @}
 124:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   */
 125:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 126:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Variables
 127:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @{
 128:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   */
 129:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   /* This variable is updated in three ways:
 130:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 131:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 132:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency 
 133:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****          Note: If you use this function to configure the system clock; then there
 134:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
 135:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****                variable is updated automatically.
 136:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   */
 137:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** uint32_t SystemCoreClock = 16000000;
 138:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** const uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 139:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** const uint8_t APBPrescTable[8]  = {0, 0, 0, 0, 1, 2, 3, 4};
 140:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /**
 141:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @}
 142:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   */
 143:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
ARM GAS  C:\Users\clay0\AppData\Local\Temp\ccoZIQbr.s 			page 4


 144:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_FunctionPrototypes
 145:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @{
 146:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   */
 147:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 148:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
 149:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   static void SystemInit_ExtMemCtl(void); 
 150:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
 151:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 152:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /**
 153:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @}
 154:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   */
 155:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 156:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Functions
 157:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @{
 158:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   */
 159:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 160:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /**
 161:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @brief  Setup the microcontroller system
 162:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *         Initialize the FPU setting, vector table location and External memory 
 163:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *         configuration.
 164:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @param  None
 165:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @retval None
 166:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   */
 167:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** void SystemInit(void)
 168:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** {
  30              		.loc 1 168 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 169:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   /* FPU settings ------------------------------------------------------------*/
 170:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 171:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  35              		.loc 1 171 5 view .LVU1
  36              		.loc 1 171 16 is_stmt 0 view .LVU2
  37 0000 034A     		ldr	r2, .L3
  38 0002 D2F88830 		ldr	r3, [r2, #136]
  39 0006 43F47003 		orr	r3, r3, #15728640
  40 000a C2F88830 		str	r3, [r2, #136]
 172:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   #endif
 173:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 174:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
 175:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   SystemInit_ExtMemCtl(); 
 176:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
 177:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 178:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   /* Configure the Vector Table location -------------------------------------*/
 179:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
 180:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM 
 181:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
 182:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** }
  41              		.loc 1 182 1 view .LVU3
  42 000e 7047     		bx	lr
  43              	.L4:
  44              		.align	2
  45              	.L3:
  46 0010 00ED00E0 		.word	-536810240
  47              		.cfi_endproc
ARM GAS  C:\Users\clay0\AppData\Local\Temp\ccoZIQbr.s 			page 5


  48              	.LFE130:
  50              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
  51              		.align	1
  52              		.p2align 2,,3
  53              		.global	SystemCoreClockUpdate
  54              		.syntax unified
  55              		.thumb
  56              		.thumb_func
  58              	SystemCoreClockUpdate:
  59              	.LFB131:
 183:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 184:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /**
 185:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****    * @brief  Update SystemCoreClock variable according to Clock Register Values.
 186:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 187:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 188:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *         other parameters.
 189:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *           
 190:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 191:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 192:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *         based on this variable will be incorrect.         
 193:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *     
 194:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @note   - The system frequency computed by this function is not the real 
 195:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *           frequency in the chip. It is calculated based on the predefined 
 196:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *           constant and the selected clock source:
 197:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *             
 198:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 199:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *                                              
 200:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 201:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *                          
 202:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 203:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
 204:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *         
 205:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
 206:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *             16 MHz) but the real value may vary depending on the variations
 207:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *             in voltage and temperature.   
 208:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *    
 209:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32f4xx_hal_conf.h file (its value
 210:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *              depends on the application requirements), user has to ensure that HSE_VALUE
 211:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *              is same as the real frequency of the crystal used. Otherwise, this function
 212:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *              may have wrong result.
 213:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *                
 214:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *         - The result of this function could be not correct when using fractional
 215:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *           value for HSE crystal.
 216:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *     
 217:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @param  None
 218:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @retval None
 219:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   */
 220:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** void SystemCoreClockUpdate(void)
 221:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** {
  60              		.loc 1 221 1 is_stmt 1 view -0
  61              		.cfi_startproc
  62              		@ args = 0, pretend = 0, frame = 0
  63              		@ frame_needed = 0, uses_anonymous_args = 0
  64              		@ link register save eliminated.
 222:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
  65              		.loc 1 222 3 view .LVU5
  66              	.LVL0:
ARM GAS  C:\Users\clay0\AppData\Local\Temp\ccoZIQbr.s 			page 6


 223:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   
 224:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 225:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
  67              		.loc 1 225 3 view .LVU6
  68              		.loc 1 225 12 is_stmt 0 view .LVU7
  69 0000 164A     		ldr	r2, .L12
  70 0002 9368     		ldr	r3, [r2, #8]
  71              		.loc 1 225 7 view .LVU8
  72 0004 03F00C03 		and	r3, r3, #12
  73              	.LVL1:
 226:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 227:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   switch (tmp)
  74              		.loc 1 227 3 is_stmt 1 view .LVU9
  75 0008 042B     		cmp	r3, #4
  76 000a 0CD0     		beq	.L9
  77 000c 082B     		cmp	r3, #8
  78 000e 0CD0     		beq	.L11
  79 0010 134B     		ldr	r3, .L12+4
  80              	.LVL2:
  81              	.L6:
 228:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   {
 229:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     case 0x00:  /* HSI used as system clock source */
 230:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       SystemCoreClock = HSI_VALUE;
 231:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       break;
 232:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     case 0x04:  /* HSE used as system clock source */
 233:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       SystemCoreClock = HSE_VALUE;
 234:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       break;
 235:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     case 0x08:  /* PLL used as system clock source */
 236:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 237:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
 238:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****          SYSCLK = PLL_VCO / PLL_P
 239:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****          */    
 240:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 241:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 242:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       
 243:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       if (pllsource != 0)
 244:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       {
 245:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****         /* HSE used as PLL clock source */
 246:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 247:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       }
 248:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       else
 249:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       {
 250:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****         /* HSI used as PLL clock source */
 251:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 252:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       }
 253:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 254:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 255:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 256:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       break;
 257:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     default:
 258:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       SystemCoreClock = HSI_VALUE;
 259:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       break;
 260:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   }
 261:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   /* Compute HCLK frequency --------------------------------------------------*/
 262:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   /* Get HCLK prescaler */
 263:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
  82              		.loc 1 263 3 view .LVU10
ARM GAS  C:\Users\clay0\AppData\Local\Temp\ccoZIQbr.s 			page 7


  83              		.loc 1 263 28 is_stmt 0 view .LVU11
  84 0012 124A     		ldr	r2, .L12
  85              		.loc 1 263 22 view .LVU12
  86 0014 1348     		ldr	r0, .L12+8
  87              		.loc 1 263 28 view .LVU13
  88 0016 9268     		ldr	r2, [r2, #8]
  89              	.LVL3:
 264:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   /* HCLK frequency */
 265:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   SystemCoreClock >>= tmp;
  90              		.loc 1 265 3 is_stmt 1 view .LVU14
  91              		.loc 1 265 19 is_stmt 0 view .LVU15
  92 0018 1349     		ldr	r1, .L12+12
 263:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   /* HCLK frequency */
  93              		.loc 1 263 52 view .LVU16
  94 001a C2F30312 		ubfx	r2, r2, #4, #4
  95              	.LVL4:
 263:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   /* HCLK frequency */
  96              		.loc 1 263 7 view .LVU17
  97 001e 825C     		ldrb	r2, [r0, r2]	@ zero_extendqisi2
  98              		.loc 1 265 19 view .LVU18
  99 0020 D340     		lsrs	r3, r3, r2
 100 0022 0B60     		str	r3, [r1]
 266:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** }
 101              		.loc 1 266 1 view .LVU19
 102 0024 7047     		bx	lr
 103              	.LVL5:
 104              	.L9:
 227:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   {
 105              		.loc 1 227 3 view .LVU20
 106 0026 114B     		ldr	r3, .L12+16
 107              	.LVL6:
 227:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   {
 108              		.loc 1 227 3 view .LVU21
 109 0028 F3E7     		b	.L6
 110              	.LVL7:
 111              	.L11:
 240:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 112              		.loc 1 240 7 is_stmt 1 view .LVU22
 240:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 113              		.loc 1 240 23 is_stmt 0 view .LVU23
 114 002a 5368     		ldr	r3, [r2, #4]
 115              	.LVL8:
 241:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       
 116              		.loc 1 241 7 is_stmt 1 view .LVU24
 241:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       
 117              		.loc 1 241 17 is_stmt 0 view .LVU25
 118 002c 5168     		ldr	r1, [r2, #4]
 243:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       {
 119              		.loc 1 243 10 view .LVU26
 120 002e 13F4800F 		tst	r3, #4194304
 241:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       
 121              		.loc 1 241 12 view .LVU27
 122 0032 01F03F01 		and	r1, r1, #63
 123              	.LVL9:
 243:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       {
 124              		.loc 1 243 7 is_stmt 1 view .LVU28
 246:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       }
ARM GAS  C:\Users\clay0\AppData\Local\Temp\ccoZIQbr.s 			page 8


 125              		.loc 1 246 9 view .LVU29
 251:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       }
 126              		.loc 1 251 9 view .LVU30
 246:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       }
 127              		.loc 1 246 44 is_stmt 0 view .LVU31
 128 0036 5368     		ldr	r3, [r2, #4]
 129              	.LVL10:
 246:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       }
 130              		.loc 1 246 29 view .LVU32
 131 0038 14BF     		ite	ne
 132 003a 0C4A     		ldrne	r2, .L12+16
 251:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       }
 133              		.loc 1 251 29 view .LVU33
 134 003c 084A     		ldreq	r2, .L12+4
 135 003e B2FBF1F1 		udiv	r1, r2, r1
 136              	.LVL11:
 254:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 137              		.loc 1 254 20 view .LVU34
 138 0042 064A     		ldr	r2, .L12
 139 0044 5268     		ldr	r2, [r2, #4]
 254:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 140              		.loc 1 254 50 view .LVU35
 141 0046 C2F30142 		ubfx	r2, r2, #16, #2
 251:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       }
 142              		.loc 1 251 74 view .LVU36
 143 004a C3F38813 		ubfx	r3, r3, #6, #9
 254:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 144              		.loc 1 254 56 view .LVU37
 145 004e 0132     		adds	r2, r2, #1
 251:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       }
 146              		.loc 1 251 16 view .LVU38
 147 0050 01FB03F3 		mul	r3, r1, r3
 148              	.LVL12:
 254:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 149              		.loc 1 254 7 is_stmt 1 view .LVU39
 255:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       break;
 150              		.loc 1 255 7 view .LVU40
 254:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 151              		.loc 1 254 12 is_stmt 0 view .LVU41
 152 0054 5200     		lsls	r2, r2, #1
 255:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       break;
 153              		.loc 1 255 31 view .LVU42
 154 0056 B3FBF2F3 		udiv	r3, r3, r2
 155              	.LVL13:
 256:CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     default:
 156              		.loc 1 256 7 is_stmt 1 view .LVU43
 157 005a DAE7     		b	.L6
 158              	.L13:
 159              		.align	2
 160              	.L12:
 161 005c 00380240 		.word	1073887232
 162 0060 0024F400 		.word	16000000
 163 0064 00000000 		.word	.LANCHOR1
 164 0068 00000000 		.word	.LANCHOR0
 165 006c 40787D01 		.word	25000000
 166              		.cfi_endproc
 167              	.LFE131:
ARM GAS  C:\Users\clay0\AppData\Local\Temp\ccoZIQbr.s 			page 9


 169              		.global	APBPrescTable
 170              		.global	AHBPrescTable
 171              		.global	SystemCoreClock
 172              		.section	.data.SystemCoreClock,"aw"
 173              		.align	2
 174              		.set	.LANCHOR0,. + 0
 177              	SystemCoreClock:
 178 0000 0024F400 		.word	16000000
 179              		.section	.rodata.AHBPrescTable,"a"
 180              		.align	2
 181              		.set	.LANCHOR1,. + 0
 184              	AHBPrescTable:
 185 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 185      00000000 
 185      01020304 
 185      06
 186 000d 070809   		.ascii	"\007\010\011"
 187              		.section	.rodata.APBPrescTable,"a"
 188              		.align	2
 191              	APBPrescTable:
 192 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004"
 192      01020304 
 193              		.text
 194              	.Letext0:
 195              		.file 2 "d:\\gcc arm\\10 2021.10\\arm-none-eabi\\include\\machine\\_default_types.h"
 196              		.file 3 "d:\\gcc arm\\10 2021.10\\arm-none-eabi\\include\\sys\\_stdint.h"
 197              		.file 4 "CMSIS/Include/core_cm4.h"
 198              		.file 5 "CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 199              		.file 6 "CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
ARM GAS  C:\Users\clay0\AppData\Local\Temp\ccoZIQbr.s 			page 10


DEFINED SYMBOLS
                            *ABS*:00000000 system_stm32f4xx.c
C:\Users\clay0\AppData\Local\Temp\ccoZIQbr.s:20     .text.SystemInit:00000000 $t
C:\Users\clay0\AppData\Local\Temp\ccoZIQbr.s:27     .text.SystemInit:00000000 SystemInit
C:\Users\clay0\AppData\Local\Temp\ccoZIQbr.s:46     .text.SystemInit:00000010 $d
C:\Users\clay0\AppData\Local\Temp\ccoZIQbr.s:51     .text.SystemCoreClockUpdate:00000000 $t
C:\Users\clay0\AppData\Local\Temp\ccoZIQbr.s:58     .text.SystemCoreClockUpdate:00000000 SystemCoreClockUpdate
C:\Users\clay0\AppData\Local\Temp\ccoZIQbr.s:161    .text.SystemCoreClockUpdate:0000005c $d
C:\Users\clay0\AppData\Local\Temp\ccoZIQbr.s:191    .rodata.APBPrescTable:00000000 APBPrescTable
C:\Users\clay0\AppData\Local\Temp\ccoZIQbr.s:184    .rodata.AHBPrescTable:00000000 AHBPrescTable
C:\Users\clay0\AppData\Local\Temp\ccoZIQbr.s:177    .data.SystemCoreClock:00000000 SystemCoreClock
C:\Users\clay0\AppData\Local\Temp\ccoZIQbr.s:173    .data.SystemCoreClock:00000000 $d
C:\Users\clay0\AppData\Local\Temp\ccoZIQbr.s:180    .rodata.AHBPrescTable:00000000 $d
C:\Users\clay0\AppData\Local\Temp\ccoZIQbr.s:188    .rodata.APBPrescTable:00000000 $d

NO UNDEFINED SYMBOLS
