

================================================================
== Vitis HLS Report for 'KBEST_Pipeline_VITIS_LOOP_373_5'
================================================================
* Date:           Wed May 25 23:55:33 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  30.00 ns|  2.874 ns|     8.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|       10|  90.000 ns|  0.300 us|    3|   10|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_373_5  |        1|        8|         2|          1|          1|  1 ~ 8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%dist_V = alloca i32 1"   --->   Operation 5 'alloca' 'dist_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_16_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %i_16"   --->   Operation 7 'read' 'i_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_reload153_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload153"   --->   Operation 8 'read' 'p_reload153_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_reload159_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload159"   --->   Operation 9 'read' 'p_reload159_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_reload158_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload158"   --->   Operation 10 'read' 'p_reload158_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_reload157_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload157"   --->   Operation 11 'read' 'p_reload157_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_reload156_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload156"   --->   Operation 12 'read' 'p_reload156_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_reload155_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload155"   --->   Operation 13 'read' 'p_reload155_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_reload154_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload154"   --->   Operation 14 'read' 'p_reload154_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%select_ln358_58_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %select_ln358_58"   --->   Operation 15 'read' 'select_ln358_58_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_reload160_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload160"   --->   Operation 16 'read' 'p_reload160_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_reload166_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload166"   --->   Operation 17 'read' 'p_reload166_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_reload165_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload165"   --->   Operation 18 'read' 'p_reload165_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_reload164_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload164"   --->   Operation 19 'read' 'p_reload164_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_reload163_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload163"   --->   Operation 20 'read' 'p_reload163_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_reload162_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload162"   --->   Operation 21 'read' 'p_reload162_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_reload161_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload161"   --->   Operation 22 'read' 'p_reload161_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%select_ln358_18_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %select_ln358_18"   --->   Operation 23 'read' 'select_ln358_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_reload167_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload167"   --->   Operation 24 'read' 'p_reload167_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_reload173_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload173"   --->   Operation 25 'read' 'p_reload173_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_reload172_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload172"   --->   Operation 26 'read' 'p_reload172_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_reload171_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload171"   --->   Operation 27 'read' 'p_reload171_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_reload170_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload170"   --->   Operation 28 'read' 'p_reload170_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_reload169_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload169"   --->   Operation 29 'read' 'p_reload169_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_reload168_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload168"   --->   Operation 30 'read' 'p_reload168_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%select_ln358_39_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %select_ln358_39"   --->   Operation 31 'read' 'select_ln358_39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_reload174_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload174"   --->   Operation 32 'read' 'p_reload174_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_reload180_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload180"   --->   Operation 33 'read' 'p_reload180_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_reload179_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload179"   --->   Operation 34 'read' 'p_reload179_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_reload178_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload178"   --->   Operation 35 'read' 'p_reload178_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_reload177_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload177"   --->   Operation 36 'read' 'p_reload177_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_reload176_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload176"   --->   Operation 37 'read' 'p_reload176_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_reload175_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload175"   --->   Operation 38 'read' 'p_reload175_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%select_ln358_37_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %select_ln358_37"   --->   Operation 39 'read' 'select_ln358_37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln712_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln712"   --->   Operation 40 'read' 'zext_ln712_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln352_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln352"   --->   Operation 41 'read' 'zext_ln352_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln352_cast = zext i3 %zext_ln352_read"   --->   Operation 42 'zext' 'zext_ln352_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %zext_ln352_cast, i64 %j"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %dist_V"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 45 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.23>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%j_4 = load i64 %j"   --->   Operation 46 'load' 'j_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln712 = trunc i64 %j_4"   --->   Operation 47 'trunc' 'trunc_ln712' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.78ns)   --->   "%add_ln712 = add i6 %zext_ln712_read, i6 %trunc_ln712"   --->   Operation 48 'add' 'add_ln712' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln712_1 = zext i6 %add_ln712"   --->   Operation 49 'zext' 'zext_ln712_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%R_addr = getelementptr i16 %R, i64 0, i64 %zext_ln712_1"   --->   Operation 50 'getelementptr' 'R_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 51 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.13ns)   --->   "%icmp_ln373 = icmp_eq  i64 %j_4, i64 8" [src/QRD.cpp:373]   --->   Operation 52 'icmp' 'icmp_ln373' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 0"   --->   Operation 53 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln373 = br i1 %icmp_ln373, void %.split40, void %._crit_edge14.exitStub" [src/QRD.cpp:373]   --->   Operation 54 'br' 'br_ln373' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.72ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i64, i32 %select_ln358_37_read, i32 %p_reload175_read, i32 %p_reload176_read, i32 %p_reload177_read, i32 %p_reload178_read, i32 %p_reload179_read, i32 %p_reload180_read, i32 %p_reload174_read, i64 %j_4" [src/QRD.cpp:374]   --->   Operation 55 'mux' 'tmp_s' <Predicate = (!icmp_ln373)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.72ns)   --->   "%tmp_34 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i64, i32 %select_ln358_39_read, i32 %p_reload168_read, i32 %p_reload169_read, i32 %p_reload170_read, i32 %p_reload171_read, i32 %p_reload172_read, i32 %p_reload173_read, i32 %p_reload167_read, i64 %j_4" [src/QRD.cpp:374]   --->   Operation 56 'mux' 'tmp_34' <Predicate = (!icmp_ln373)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.72ns)   --->   "%tmp_35 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i64, i32 %select_ln358_18_read, i32 %p_reload161_read, i32 %p_reload162_read, i32 %p_reload163_read, i32 %p_reload164_read, i32 %p_reload165_read, i32 %p_reload166_read, i32 %p_reload160_read, i64 %j_4" [src/QRD.cpp:374]   --->   Operation 57 'mux' 'tmp_35' <Predicate = (!icmp_ln373)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.72ns)   --->   "%tmp_36 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i64, i32 %select_ln358_58_read, i32 %p_reload154_read, i32 %p_reload155_read, i32 %p_reload156_read, i32 %p_reload157_read, i32 %p_reload158_read, i32 %p_reload159_read, i32 %p_reload153_read, i64 %j_4" [src/QRD.cpp:374]   --->   Operation 58 'mux' 'tmp_36' <Predicate = (!icmp_ln373)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.52ns)   --->   "%tmp_37 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %tmp_s, i32 %tmp_34, i32 %tmp_35, i32 %tmp_36, i2 %i_16_read" [src/QRD.cpp:374]   --->   Operation 59 'mux' 'tmp_37' <Predicate = (!icmp_ln373)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.99ns)   --->   "%icmp_ln374 = icmp_eq  i32 %tmp_37, i32 1" [src/QRD.cpp:374]   --->   Operation 60 'icmp' 'icmp_ln374' <Predicate = (!icmp_ln373)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [2/2] (1.23ns)   --->   "%R_load = load i6 %R_addr"   --->   Operation 61 'load' 'R_load' <Predicate = (!icmp_ln373)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 62 [1/1] (1.08ns)   --->   "%add_ln373 = add i64 %j_4, i64 1" [src/QRD.cpp:373]   --->   Operation 62 'add' 'add_ln373' <Predicate = (!icmp_ln373)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln373 = store i64 %add_ln373, i64 %j" [src/QRD.cpp:373]   --->   Operation 63 'store' 'store_ln373' <Predicate = (!icmp_ln373)> <Delay = 0.42>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%dist_V_load_1 = load i16 %dist_V"   --->   Operation 72 'load' 'dist_V_load_1' <Predicate = (icmp_ln373)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %dist_V_out, i16 %dist_V_load_1"   --->   Operation 73 'write' 'write_ln0' <Predicate = (icmp_ln373)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 74 'ret' 'ret_ln0' <Predicate = (icmp_ln373)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.87>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%dist_V_load = load i16 %dist_V"   --->   Operation 64 'load' 'dist_V_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln343 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [src/QRD.cpp:343]   --->   Operation 65 'specloopname' 'specloopname_ln343' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/2] (1.23ns)   --->   "%R_load = load i6 %R_addr"   --->   Operation 66 'load' 'R_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 67 [1/1] (0.85ns)   --->   "%dist_V_1 = add i16 %R_load, i16 %dist_V_load"   --->   Operation 67 'add' 'dist_V_1' <Predicate = (icmp_ln374)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.85ns)   --->   "%dist_V_2 = sub i16 %dist_V_load, i16 %R_load"   --->   Operation 68 'sub' 'dist_V_2' <Predicate = (!icmp_ln374)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.35ns)   --->   "%dist_V_3 = select i1 %icmp_ln374, i16 %dist_V_1, i16 %dist_V_2" [src/QRD.cpp:374]   --->   Operation 69 'select' 'dist_V_3' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln374 = store i16 %dist_V_3, i16 %dist_V" [src/QRD.cpp:374]   --->   Operation 70 'store' 'store_ln374' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 71 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30ns, clock uncertainty: 8.1ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('j') [39]  (0 ns)
	'store' operation ('store_ln0') of variable 'zext_ln352_cast' on local variable 'j' [76]  (0.427 ns)

 <State 2>: 2.24ns
The critical path consists of the following:
	'load' operation ('j') on local variable 'j' [80]  (0 ns)
	'mux' operation ('tmp_35', src/QRD.cpp:374) [94]  (0.721 ns)
	'mux' operation ('tmp_37', src/QRD.cpp:374) [96]  (0.525 ns)
	'icmp' operation ('icmp_ln374', src/QRD.cpp:374) [97]  (0.991 ns)

 <State 3>: 2.87ns
The critical path consists of the following:
	'load' operation ('R_load') on array 'R' [98]  (1.24 ns)
	'add' operation ('dist.V') [99]  (0.853 ns)
	'select' operation ('dist.V', src/QRD.cpp:374) [101]  (0.357 ns)
	'store' operation ('store_ln374', src/QRD.cpp:374) of variable 'dist.V', src/QRD.cpp:374 on local variable 'dist.V' [104]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
