<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - butterbp.v</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../butterbp.v" target="rtwreport_document_frame" id="linkToText_plain">butterbp.v</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">// </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">// File Name: hdlsrc2/untitled/butterbp.v</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">// Created: 2020-12-08 10:07:10</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">// </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">// Generated by MATLAB 9.9 and HDL Coder 3.17</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">// </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">// </span>
</span><span><a class="LN" id="9">    9   </a><span class="CT">// -- -------------------------------------------------------------</span>
</span><span><a class="LN" id="10">   10   </a><span class="CT">// -- Rate and Clocking Details</span>
</span><span><a class="LN" id="11">   11   </a><span class="CT">// -- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">// Model base rate: 0.0125</span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">// Target subsystem base rate: 0.0125</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">// </span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">// </span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">// Clock Enable  Sample Time</span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">// -- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="CT">// ce_out        0.1</span>
</span><span><a class="LN" id="19">   19   </a><span class="CT">// -- -------------------------------------------------------------</span>
</span><span><a class="LN" id="20">   20   </a><span class="CT">// </span>
</span><span><a class="LN" id="21">   21   </a><span class="CT">// </span>
</span><span><a class="LN" id="22">   22   </a><span class="CT">// Output Signal                 Clock Enable  Sample Time</span>
</span><span><a class="LN" id="23">   23   </a><span class="CT">// -- -------------------------------------------------------------</span>
</span><span><a class="LN" id="24">   24   </a><span class="CT">// Out                           ce_out        0.1</span>
</span><span><a class="LN" id="25">   25   </a><span class="CT">// -- -------------------------------------------------------------</span>
</span><span><a class="LN" id="26">   26   </a><span class="CT">// </span>
</span><span><a class="LN" id="27">   27   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" id="28">   28   </a>
</span><span><a class="LN" id="29">   29   </a>
</span><span><a class="LN" id="30">   30   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" id="31">   31   </a><span class="CT">// </span>
</span><span><a class="LN" id="32">   32   </a><span class="CT">// Module: butterbp</span>
</span><span><a class="LN" id="33">   33   </a><span class="CT">// Source Path: untitled/butterbp</span>
</span><span><a class="LN" id="34">   34   </a><span class="CT">// Hierarchy Level: 0</span>
</span><span><a class="LN" id="35">   35   </a><span class="CT">// </span>
</span><span><a class="LN" id="36">   36   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" id="37">   37   </a>
</span><span><a class="LN" id="38">   38   </a>`timescale 1 ns / 1 ns
</span><span><a class="LN" id="39">   39   </a>
</span><span><a class="LN" id="40">   40   </a><span class="KW">module</span> butterbp
</span><span><a class="LN" id="41">   41   </a>          (clk,
</span><span><a class="LN" id="42">   42   </a>           reset,
</span><span><a class="LN" id="43">   43   </a>           clk_enable,
</span><span><a class="LN" id="44">   44   </a>           In,
</span><span><a class="LN" id="45">   45   </a>           ce_out,
</span><span><a class="LN" id="46">   46   </a>           Out);
</span><span><a class="LN" id="47">   47   </a>
</span><span><a class="LN" id="48">   48   </a>
</span><span><a class="LN" id="49">   49   </a>  <span class="KW">input</span>   clk;
</span><span><a class="LN" id="50">   50   </a>  <span class="KW">input</span>   reset;
</span><span><a class="LN" id="51">   51   </a>  <span class="KW">input</span>   clk_enable;
</span><span><a class="LN" id="52">   52   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [13:0] In;  <span class="CT">// sfix14_En13</span>
</span><span><a class="LN" id="53">   53   </a>  <span class="KW">output</span>  ce_out;
</span><span><a class="LN" id="54">   54   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [17:0] Out;  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" id="55">   55   </a>
</span><span><a class="LN" id="56">   56   </a>
</span><span><a class="LN" id="57">   57   </a>  <span class="KW">wire</span> enb;
</span><span><a class="LN" id="58">   58   </a>  <span class="KW">wire</span> enb_8_1_1;
</span><span><a class="LN" id="59">   59   </a>  <span class="KW">wire</span> enb_1_1_1;
</span><span><a class="LN" id="60">   60   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] filter_out1_reg;  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" id="61">   61   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] filter_out1;  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" id="62">   62   </a>
</span><span><a class="LN" id="63">   63   </a>
</span><span><a class="LN" id="64">   64   </a>  butterbp_tc u_butterbp_tc (.clk(clk),
</span><span><a class="LN" id="65">   65   </a>                             .reset(reset),
</span><span><a class="LN" id="66">   66   </a>                             .clk_enable(clk_enable),
</span><span><a class="LN" id="67">   67   </a>                             .enb_8_1_1(enb_8_1_1),
</span><span><a class="LN" id="68">   68   </a>                             .enb(enb),
</span><span><a class="LN" id="69">   69   </a>                             .enb_1_1_1(enb_1_1_1)
</span><span><a class="LN" id="70">   70   </a>                             );
</span><span><a class="LN" id="71">   71   </a>
</span><span><a class="LN" id="72" href="matlab:coder.internal.code2model('untitled:4')" name="code2model">   72   </a>  filter u_filter (.clk(clk),
</span><span><a class="LN" id="73" href="matlab:coder.internal.code2model('untitled:4')" name="code2model">   73   </a>                   .enb_8_1_1(enb_8_1_1),
</span><span><a class="LN" id="74" href="matlab:coder.internal.code2model('untitled:4')" name="code2model">   74   </a>                   .reset(reset),
</span><span><a class="LN" id="75" href="matlab:coder.internal.code2model('untitled:4')" name="code2model">   75   </a>                   .filter_in(In),  <span class="CT">// sfix14_En13</span>
</span><span><a class="LN" id="76" href="matlab:coder.internal.code2model('untitled:4')" name="code2model">   76   </a>                   .filter_out(filter_out1_reg)  <span class="CT">// sfix18_En13</span>
</span><span><a class="LN" id="77" href="matlab:coder.internal.code2model('untitled:4')" name="code2model">   77   </a>                   );
</span><span><a class="LN" id="78">   78   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="79">   79   </a>    <span class="KW">begin</span> : filter_reg_process
</span><span><a class="LN" id="80">   80   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="81">   81   </a>        filter_out1 &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="82">   82   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="83">   83   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="84">   84   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="85">   85   </a>          filter_out1 &lt;= filter_out1_reg;
</span><span><a class="LN" id="86">   86   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="87">   87   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="88">   88   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="89">   89   </a>
</span><span><a class="LN" id="90">   90   </a>
</span><span><a class="LN" id="91">   91   </a>
</span><span><a class="LN" id="92">   92   </a>  <span class="KW">assign</span> Out = filter_out1;
</span><span><a class="LN" id="93">   93   </a>
</span><span><a class="LN" id="94">   94   </a>  <span class="KW">assign</span> ce_out = enb_1_1_1;
</span><span><a class="LN" id="95">   95   </a>
</span><span><a class="LN" id="96">   96   </a><span class="KW">endmodule</span>  <span class="CT">// butterbp</span>
</span><span><a class="LN" id="97">   97   </a>
</span><span><a class="LN" id="98">   98   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
