[06/13 12:50:09      0s] 
[06/13 12:50:09      0s] Cadence Innovus(TM) Implementation System.
[06/13 12:50:09      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[06/13 12:50:09      0s] 
[06/13 12:50:09      0s] Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
[06/13 12:50:09      0s] Options:	
[06/13 12:50:09      0s] Date:		Thu Jun 13 12:50:09 2019
[06/13 12:50:09      0s] Host:		localhost.localdomain (x86_64 w/Linux 3.10.0-957.5.1.el7.x86_64) (1core*8cpus*Westmere E56xx/L56xx/X56xx (Nehalem-C) 4096KB)
[06/13 12:50:09      0s] OS:		CentOS Linux release 7.6.1810 (Core) 
[06/13 12:50:09      0s] 
[06/13 12:50:09      0s] License:
[06/13 12:50:09      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[06/13 12:50:09      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[06/13 12:50:36     22s] @(#)CDS: Innovus v17.11-s080_1 (64bit) 08/04/2017 11:13 (Linux 2.6.18-194.el5)
[06/13 12:50:36     22s] @(#)CDS: NanoRoute 17.11-s080_1 NR170721-2155/17_11-UB (database version 2.30, 390.7.1) {superthreading v1.44}
[06/13 12:50:36     22s] @(#)CDS: AAE 17.11-s034 (64bit) 08/04/2017 (Linux 2.6.18-194.el5)
[06/13 12:50:36     22s] @(#)CDS: CTE 17.11-s053_1 () Aug  1 2017 23:31:41 ( )
[06/13 12:50:36     22s] @(#)CDS: SYNTECH 17.11-s012_1 () Jul 21 2017 02:29:12 ( )
[06/13 12:50:36     22s] @(#)CDS: CPE v17.11-s095
[06/13 12:50:36     22s] @(#)CDS: IQRC/TQRC 16.1.1-s215 (64bit) Thu Jul  6 20:18:10 PDT 2017 (Linux 2.6.18-194.el5)
[06/13 12:50:36     22s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[06/13 12:50:36     22s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[06/13 12:50:36     22s] @(#)CDS: RCDB 11.10
[06/13 12:50:36     22s] --- Running on localhost.localdomain (x86_64 w/Linux 3.10.0-957.5.1.el7.x86_64) (1core*8cpus*Westmere E56xx/L56xx/X56xx (Nehalem-C) 4096KB) ---
[06/13 12:50:36     22s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_9636_localhost.localdomain_ms19.15_J29QaL.

[06/13 12:50:36     22s] Change the soft stacksize limit to 0.2%RAM (96 mbytes). Set global soft_stack_size_limit to change the value.
[06/13 12:50:38     23s] 
[06/13 12:50:38     23s] **INFO:  MMMC transition support version v31-84 
[06/13 12:50:38     23s] 
[06/13 12:50:38     23s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[06/13 12:50:38     23s] <CMD> suppressMessage ENCEXT-2799
[06/13 12:50:38     24s] <CMD> getDrawView
[06/13 12:50:38     24s] <CMD> loadWorkspace -name Physical
[06/13 12:50:38     24s] <CMD> win
[06/13 12:51:13     28s] <CMD> set defHierChar /
[06/13 12:51:13     28s] Set Default Input Pin Transition as 0.1 ps.
[06/13 12:51:13     28s] <CMD> set delaycal_input_transition_delay 0.1ps
[06/13 12:51:13     28s] <CMD> set fpIsMaxIoHeight 0
[06/13 12:51:13     28s] <CMD> set init_gnd_net gnd
[06/13 12:51:13     28s] <CMD> set init_mmmc_file Default.view
[06/13 12:51:13     28s] <CMD> set init_oa_search_lib {}
[06/13 12:51:13     28s] <CMD> set init_pwr_net vdd
[06/13 12:51:13     28s] <CMD> set init_verilog sum.v
[06/13 12:51:13     28s] <CMD> set init_lef_file /software/dk/nangate45/lef/NangateOpenCellLibrary.lef
[06/13 12:51:14     28s] <CMD> init_design
[06/13 12:51:14     28s] #% Begin Load MMMC data ... (date=06/13 12:51:14, mem=414.8M)
[06/13 12:51:14     28s] #% End Load MMMC data ... (date=06/13 12:51:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=414.9M, current mem=414.9M)
[06/13 12:51:14     28s] 
[06/13 12:51:14     28s] Loading LEF file /software/dk/nangate45/lef/NangateOpenCellLibrary.lef ...
[06/13 12:51:14     28s] Set DBUPerIGU to M2 pitch 380.
[06/13 12:51:14     28s] 
[06/13 12:51:14     28s] viaInitial starts at Thu Jun 13 12:51:14 2019
viaInitial ends at Thu Jun 13 12:51:14 2019
Loading view definition file from Default.view
[06/13 12:51:14     28s] Reading libsTYP timing library '/software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib' ...
[06/13 12:51:14     28s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/13 12:51:14     28s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/13 12:51:14     28s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/13 12:51:14     28s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/13 12:51:14     28s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/13 12:51:14     28s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/13 12:51:14     28s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/13 12:51:14     28s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/13 12:51:14     28s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/13 12:51:14     28s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/13 12:51:14     28s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/13 12:51:14     28s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/13 12:51:14     28s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/13 12:51:14     28s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/13 12:51:14     28s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/13 12:51:14     28s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/13 12:51:14     28s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/13 12:51:14     28s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/13 12:51:14     28s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/13 12:51:14     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[06/13 12:51:14     29s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[06/13 12:51:16     31s] Read 134 cells in library 'NangateOpenCellLibrary' 
[06/13 12:51:17     31s] *** End library_loading (cpu=0.04min, real=0.05min, mem=20.5M, fe_cpu=0.52min, fe_real=1.13min, fe_mem=528.8M) ***
[06/13 12:51:17     31s] #% Begin Load netlist data ... (date=06/13 12:51:17, mem=508.5M)
[06/13 12:51:17     31s] *** Begin netlist parsing (mem=528.8M) ***
[06/13 12:51:17     31s] Created 134 new cells from 1 timing libraries.
[06/13 12:51:17     31s] Reading netlist ...
[06/13 12:51:17     31s] Backslashed names will retain backslash and a trailing blank character.
[06/13 12:51:17     31s] Reading verilog netlist 'sum.v'
[06/13 12:51:17     31s] 
[06/13 12:51:17     31s] *** Memory Usage v#1 (Current mem = 528.754M, initial mem = 179.684M) ***
[06/13 12:51:17     31s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=528.8M) ***
[06/13 12:51:17     31s] #% End Load netlist data ... (date=06/13 12:51:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=508.5M, current mem=438.1M)
[06/13 12:51:17     31s] Top level cell is SUM.
[06/13 12:51:17     31s] Hooked 134 DB cells to tlib cells.
[06/13 12:51:17     31s] Starting recursive module instantiation check.
[06/13 12:51:17     31s] No recursion found.
[06/13 12:51:17     31s] Building hierarchical netlist for Cell SUM ...
[06/13 12:51:17     31s] *** Netlist is unique.
[06/13 12:51:17     31s] ** info: there are 264 modules.
[06/13 12:51:17     31s] ** info: there are 1109 stdCell insts.
[06/13 12:51:17     31s] 
[06/13 12:51:17     31s] *** Memory Usage v#1 (Current mem = 559.426M, initial mem = 179.684M) ***
[06/13 12:51:17     31s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[06/13 12:51:17     31s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[06/13 12:51:17     31s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[06/13 12:51:17     31s] Set Default Net Delay as 1000 ps.
[06/13 12:51:17     31s] Set Default Net Load as 0.5 pF. 
[06/13 12:51:17     31s] Set Default Input Pin Transition as 0.1 ps.
[06/13 12:51:17     31s] Extraction setup Delayed 
[06/13 12:51:17     31s] *Info: initialize multi-corner CTS.
[06/13 12:51:18     32s] Reading timing constraints file 'SUM.sdc' ...
[06/13 12:51:18     32s] Current (total cpu=0:00:32.1, real=0:01:09, peak res=566.1M, current mem=566.1M)
[06/13 12:51:18     32s] INFO (CTE): Constraints read successfully.
[06/13 12:51:18     32s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=573.9M, current mem=573.9M)
[06/13 12:51:18     32s] Current (total cpu=0:00:32.2, real=0:01:09, peak res=573.9M, current mem=573.9M)
[06/13 12:51:18     32s] Creating Cell Server ...(0, 1, 1, 1)
[06/13 12:51:18     32s] Summary for sequential cells identification: 
[06/13 12:51:18     32s]   Identified SBFF number: 16
[06/13 12:51:18     32s]   Identified MBFF number: 0
[06/13 12:51:18     32s]   Identified SB Latch number: 0
[06/13 12:51:18     32s]   Identified MB Latch number: 0
[06/13 12:51:18     32s]   Not identified SBFF number: 0
[06/13 12:51:18     32s]   Not identified MBFF number: 0
[06/13 12:51:18     32s]   Not identified SB Latch number: 0
[06/13 12:51:18     32s]   Not identified MB Latch number: 0
[06/13 12:51:18     32s]   Number of sequential cells which are not FFs: 13
[06/13 12:51:18     32s] Total number of combinational cells: 99
[06/13 12:51:18     32s] Total number of sequential cells: 29
[06/13 12:51:18     32s] Total number of tristate cells: 6
[06/13 12:51:18     32s] Total number of level shifter cells: 0
[06/13 12:51:18     32s] Total number of power gating cells: 0
[06/13 12:51:18     32s] Total number of isolation cells: 0
[06/13 12:51:18     32s] Total number of power switch cells: 0
[06/13 12:51:18     32s] Total number of pulse generator cells: 0
[06/13 12:51:18     32s] Total number of always on buffers: 0
[06/13 12:51:18     32s] Total number of retention cells: 0
[06/13 12:51:18     32s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[06/13 12:51:18     32s] Total number of usable buffers: 9
[06/13 12:51:18     32s] List of unusable buffers:
[06/13 12:51:18     32s] Total number of unusable buffers: 0
[06/13 12:51:18     32s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[06/13 12:51:18     32s] Total number of usable inverters: 6
[06/13 12:51:18     32s] List of unusable inverters:
[06/13 12:51:18     32s] Total number of unusable inverters: 0
[06/13 12:51:18     32s] List of identified usable delay cells:
[06/13 12:51:18     32s] Total number of identified usable delay cells: 0
[06/13 12:51:18     32s] List of identified unusable delay cells:
[06/13 12:51:18     32s] Total number of identified unusable delay cells: 0
[06/13 12:51:18     32s] Creating Cell Server, finished. 
[06/13 12:51:18     32s] 
[06/13 12:51:18     32s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[06/13 12:51:18     32s] Deleting Cell Server ...
[06/13 12:51:18     32s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[06/13 12:51:18     32s] Extraction setup Started 
[06/13 12:51:18     32s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[06/13 12:51:18     32s] Reading Capacitance Table File /software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
[06/13 12:51:18     32s] Cap table was created using Encounter 08.10-p004_1.
[06/13 12:51:18     32s] Process name: master_techFreePDK45.
[06/13 12:51:18     32s] Importing multi-corner RC tables ... 
[06/13 12:51:18     32s] Summary of Active RC-Corners : 
[06/13 12:51:18     32s]  
[06/13 12:51:18     32s]  Analysis View: default
[06/13 12:51:18     32s]     RC-Corner Name        : standard
[06/13 12:51:18     32s]     RC-Corner Index       : 0
[06/13 12:51:18     32s]     RC-Corner Temperature : 300 Celsius
[06/13 12:51:18     32s]     RC-Corner Cap Table   : '/software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
[06/13 12:51:18     32s]     RC-Corner PreRoute Res Factor         : 1
[06/13 12:51:18     32s]     RC-Corner PreRoute Cap Factor         : 1
[06/13 12:51:18     32s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/13 12:51:18     32s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/13 12:51:18     32s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/13 12:51:18     32s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/13 12:51:18     32s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/13 12:51:18     32s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/13 12:51:18     32s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/13 12:51:18     32s] 
[06/13 12:51:18     32s] *** Summary of all messages that are not suppressed in this session:
[06/13 12:51:18     32s] Severity  ID               Count  Summary                                  
[06/13 12:51:18     32s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[06/13 12:51:18     32s] *** Message Summary: 20 warning(s), 0 error(s)
[06/13 12:51:18     32s] 
[06/13 12:52:08     38s] <CMD> set init_io_file SUM_routed
[06/13 12:52:08     38s] <CMD> init_design
[06/13 12:52:08     38s] **WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[06/13 12:52:08     38s] 
[06/13 12:52:08     38s] *** Summary of all messages that are not suppressed in this session:
[06/13 12:52:08     38s] Severity  ID               Count  Summary                                  
[06/13 12:52:08     38s] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[06/13 12:52:08     38s] *** Message Summary: 1 warning(s), 0 error(s)
[06/13 12:52:08     38s] 
[06/13 12:53:00     45s] <CMD> restoreDesign /home/ms19.15/MS/gr15_lab06/ex6.1/SUM_routed.dat SUM
[06/13 12:53:00     45s] #% Begin load design ... (date=06/13 12:53:00, mem=676.2M)
[06/13 12:53:00     45s] Resetting process node dependent CCOpt properties.
[06/13 12:53:00     45s] Reset to color id 0 for maprca (RCA) and all their descendants.
[06/13 12:53:00     45s] Free PSO.
[06/13 12:53:00     45s] Reset cap table.
[06/13 12:53:00     45s] Cleaning up the current multi-corner RC extraction setup.
[06/13 12:53:00     45s] Resetting process node dependent CCOpt properties.
[06/13 12:53:01     45s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[06/13 12:53:01     46s] Set DBUPerIGU to 1000.
[06/13 12:53:01     46s] Set net toggle Scale Factor to 1.00
[06/13 12:53:01     46s] Set Shrink Factor to 1.00000
[06/13 12:53:01     46s] Set net toggle Scale Factor to 1.00
[06/13 12:53:01     46s] Set Shrink Factor to 1.00000
[06/13 12:53:01     46s] Set net toggle Scale Factor to 1.00
[06/13 12:53:01     46s] Set Shrink Factor to 1.00000
[06/13 12:53:01     46s] 
[06/13 12:53:01     46s] *** Memory Usage v#1 (Current mem = 708.379M, initial mem = 179.684M) ***
[06/13 12:53:01     46s] 
[06/13 12:53:01     46s] 
[06/13 12:53:01     46s] Info (SM2C): Status of key globals:
[06/13 12:53:01     46s] 	 MMMC-by-default flow     : 1
[06/13 12:53:01     46s] 	 Default MMMC objs envvar : 0
[06/13 12:53:01     46s] 	 Data portability         : 0
[06/13 12:53:01     46s] 	 MMMC PV Emulation        : 0
[06/13 12:53:01     46s] 	 MMMC debug               : 0
[06/13 12:53:01     46s] 	 Init_Design flow         : 1
[06/13 12:53:01     46s] 
[06/13 12:53:01     46s] 
[06/13 12:53:01     46s] 	 CTE SM2C global          : false
[06/13 12:53:01     46s] 	 Reporting view filter    : false
[06/13 12:53:01     46s] Set Default Input Pin Transition as 0.1 ps.
[06/13 12:53:01     46s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[06/13 12:53:02     46s] % Begin Load MMMC data ... (date=06/13 12:53:02, mem=689.7M)
[06/13 12:53:02     46s] % End Load MMMC data ... (date=06/13 12:53:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=689.7M, current mem=564.2M)
[06/13 12:53:02     46s] 
[06/13 12:53:02     46s] Loading LEF file /home/ms19.15/MS/gr15_lab06/ex6.1/SUM_routed.dat/libs/lef/NangateOpenCellLibrary.lef ...
[06/13 12:53:02     46s] Set DBUPerIGU to M2 pitch 380.
[06/13 12:53:02     46s] 
[06/13 12:53:02     46s] viaInitial starts at Thu Jun 13 12:53:02 2019
viaInitial ends at Thu Jun 13 12:53:02 2019
Loading view definition file from /home/ms19.15/MS/gr15_lab06/ex6.1/SUM_routed.dat/viewDefinition.tcl
[06/13 12:53:02     46s] Reading libsTYP timing library '/software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib' ...
[06/13 12:53:04     48s] Read 134 cells in library 'NangateOpenCellLibrary' 
[06/13 12:53:04     48s] *** End library_loading (cpu=0.04min, real=0.03min, mem=11.0M, fe_cpu=0.82min, fe_real=2.92min, fe_mem=722.5M) ***
[06/13 12:53:04     49s] % Begin Load netlist data ... (date=06/13 12:53:04, mem=554.9M)
[06/13 12:53:04     49s] *** Begin netlist parsing (mem=722.5M) ***
[06/13 12:53:04     49s] Created 134 new cells from 1 timing libraries.
[06/13 12:53:04     49s] Reading netlist ...
[06/13 12:53:04     49s] Backslashed names will retain backslash and a trailing blank character.
[06/13 12:53:04     49s] Reading verilogBinary netlist '/home/ms19.15/MS/gr15_lab06/ex6.1/SUM_routed.dat/SUM.v.bin'
[06/13 12:53:04     49s] Reading binary database version 1
[06/13 12:53:04     49s] 
[06/13 12:53:04     49s] *** Memory Usage v#1 (Current mem = 728.480M, initial mem = 179.684M) ***
[06/13 12:53:04     49s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=728.5M) ***
[06/13 12:53:04     49s] % End Load netlist data ... (date=06/13 12:53:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=557.9M, current mem=557.9M)
[06/13 12:53:04     49s] Top level cell is SUM.
[06/13 12:53:04     49s] Hooked 134 DB cells to tlib cells.
[06/13 12:53:04     49s] Starting recursive module instantiation check.
[06/13 12:53:04     49s] No recursion found.
[06/13 12:53:04     49s] Building hierarchical netlist for Cell SUM ...
[06/13 12:53:04     49s] *** Netlist is unique.
[06/13 12:53:04     49s] ** info: there are 264 modules.
[06/13 12:53:04     49s] ** info: there are 1345 stdCell insts.
[06/13 12:53:04     49s] 
[06/13 12:53:04     49s] *** Memory Usage v#1 (Current mem = 748.238M, initial mem = 179.684M) ***
[06/13 12:53:04     49s] *info: set bottom ioPad orient R0
[06/13 12:53:04     49s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[06/13 12:53:04     49s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[06/13 12:53:04     49s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[06/13 12:53:04     49s] Set Default Net Delay as 1000 ps.
[06/13 12:53:04     49s] Set Default Net Load as 0.5 pF. 
[06/13 12:53:04     49s] Set Default Input Pin Transition as 0.1 ps.
[06/13 12:53:05     49s] Loading preference file /home/ms19.15/MS/gr15_lab06/ex6.1/SUM_routed.dat/gui.pref.tcl ...
[06/13 12:53:05     49s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[06/13 12:53:05     49s] addRing command will ignore shorts while creating rings.
[06/13 12:53:05     49s] addRing command will disallow rings to go over rows.
[06/13 12:53:05     49s] addRing command will consider rows while creating rings.
[06/13 12:53:05     49s] The ring targets are set to core/block ring wires.
[06/13 12:53:05     49s] addStripe will allow jog to connect padcore ring and block ring.
[06/13 12:53:05     49s] Stripes will not extend to closest target.
[06/13 12:53:05     49s] When breaking rings, the power planner will consider the existence of blocks.
[06/13 12:53:05     49s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[06/13 12:53:05     49s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[06/13 12:53:05     49s] Stripes will not be created over regions without power planning wires.
[06/13 12:53:05     49s] Offset for stripe breaking is set to 0.
[06/13 12:53:05     49s] Stripes will stop at the boundary of the specified area.
[06/13 12:53:05     49s] AddStripe segment minimum length set to 1
[06/13 12:53:05     49s] The power planner will set stripe antenna targets to none (no trimming allowed).
[06/13 12:53:05     49s] **WARN: analysis view default not found, use default_view_setup
[06/13 12:53:05     49s] Extraction setup Started 
[06/13 12:53:05     49s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[06/13 12:53:05     49s] Reading Capacitance Table File /home/ms19.15/MS/gr15_lab06/ex6.1/SUM_routed.dat/libs/mmmc/NCSU_FreePDK_45nm.capTbl ...
[06/13 12:53:05     49s] Cap table was created using Encounter 08.10-p004_1.
[06/13 12:53:05     49s] Process name: master_techFreePDK45.
[06/13 12:53:05     49s] Importing multi-corner RC tables ... 
[06/13 12:53:05     49s] Summary of Active RC-Corners : 
[06/13 12:53:05     49s]  
[06/13 12:53:05     49s]  Analysis View: default
[06/13 12:53:05     49s]     RC-Corner Name        : standard
[06/13 12:53:05     49s]     RC-Corner Index       : 0
[06/13 12:53:05     49s]     RC-Corner Temperature : 300 Celsius
[06/13 12:53:05     49s]     RC-Corner Cap Table   : '/home/ms19.15/MS/gr15_lab06/ex6.1/SUM_routed.dat/libs/mmmc/NCSU_FreePDK_45nm.capTbl'
[06/13 12:53:05     49s]     RC-Corner PreRoute Res Factor         : 1
[06/13 12:53:05     49s]     RC-Corner PreRoute Cap Factor         : 1
[06/13 12:53:05     49s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/13 12:53:05     49s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/13 12:53:05     49s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/13 12:53:05     49s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/13 12:53:05     49s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/13 12:53:05     49s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/13 12:53:05     49s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/13 12:53:05     49s] *Info: initialize multi-corner CTS.
[06/13 12:53:05     50s] Reading timing constraints file '/home/ms19.15/MS/gr15_lab06/ex6.1/SUM_routed.dat/libs/mmmc/SUM.sdc' ...
[06/13 12:53:05     50s] Current (total cpu=0:00:50.2, real=0:02:56, peak res=689.7M, current mem=679.6M)
[06/13 12:53:05     50s] INFO (CTE): Constraints read successfully.
[06/13 12:53:05     50s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=681.0M, current mem=681.0M)
[06/13 12:53:05     50s] Current (total cpu=0:00:50.3, real=0:02:56, peak res=689.7M, current mem=681.0M)
[06/13 12:53:05     50s] Creating Cell Server ...(0, 1, 1, 1)
[06/13 12:53:05     50s] Summary for sequential cells identification: 
[06/13 12:53:05     50s]   Identified SBFF number: 16
[06/13 12:53:05     50s]   Identified MBFF number: 0
[06/13 12:53:05     50s]   Identified SB Latch number: 0
[06/13 12:53:05     50s]   Identified MB Latch number: 0
[06/13 12:53:05     50s]   Not identified SBFF number: 0
[06/13 12:53:05     50s]   Not identified MBFF number: 0
[06/13 12:53:05     50s]   Not identified SB Latch number: 0
[06/13 12:53:05     50s]   Not identified MB Latch number: 0
[06/13 12:53:05     50s]   Number of sequential cells which are not FFs: 13
[06/13 12:53:05     50s] Total number of combinational cells: 99
[06/13 12:53:05     50s] Total number of sequential cells: 29
[06/13 12:53:05     50s] Total number of tristate cells: 6
[06/13 12:53:05     50s] Total number of level shifter cells: 0
[06/13 12:53:05     50s] Total number of power gating cells: 0
[06/13 12:53:05     50s] Total number of isolation cells: 0
[06/13 12:53:05     50s] Total number of power switch cells: 0
[06/13 12:53:05     50s] Total number of pulse generator cells: 0
[06/13 12:53:05     50s] Total number of always on buffers: 0
[06/13 12:53:05     50s] Total number of retention cells: 0
[06/13 12:53:05     50s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[06/13 12:53:05     50s] Total number of usable buffers: 9
[06/13 12:53:05     50s] List of unusable buffers:
[06/13 12:53:05     50s] Total number of unusable buffers: 0
[06/13 12:53:05     50s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[06/13 12:53:06     50s] Total number of usable inverters: 6
[06/13 12:53:06     50s] List of unusable inverters:
[06/13 12:53:06     50s] Total number of unusable inverters: 0
[06/13 12:53:06     50s] List of identified usable delay cells:
[06/13 12:53:06     50s] Total number of identified usable delay cells: 0
[06/13 12:53:06     50s] List of identified unusable delay cells:
[06/13 12:53:06     50s] Total number of identified unusable delay cells: 0
[06/13 12:53:06     50s] Creating Cell Server, finished. 
[06/13 12:53:06     50s] 
[06/13 12:53:06     50s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[06/13 12:53:06     50s] Deleting Cell Server ...
[06/13 12:53:06     50s] % Begin Load floorplan data ... (date=06/13 12:53:06, mem=681.8M)
[06/13 12:53:06     50s] Reading floorplan file - /home/ms19.15/MS/gr15_lab06/ex6.1/SUM_routed.dat/SUM.fp.gz (mem = 859.8M).
[06/13 12:53:06     50s] % Begin Load floorplan data ... (date=06/13 12:53:06, mem=681.8M)
[06/13 12:53:06     50s] *info: reset 1606 existing net BottomPreferredLayer and AvoidDetour
[06/13 12:53:06     50s] Deleting old partition specification.
[06/13 12:53:06     50s] Set FPlanBox to (0 0 151620 143360)
[06/13 12:53:06     50s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[06/13 12:53:06     50s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[06/13 12:53:06     50s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[06/13 12:53:06     50s]  ... processed partition successfully.
[06/13 12:53:06     50s] Reading binary special route file /home/ms19.15/MS/gr15_lab06/ex6.1/SUM_routed.dat/SUM.fp.spr.gz (Created by Innovus v17.11-s080_1 on Wed Jun 12 18:34:55 2019, version: 1)
[06/13 12:53:06     50s] Extracting standard cell pins and blockage ...... 
[06/13 12:53:06     50s] Pin and blockage extraction finished
[06/13 12:53:06     50s] % End Load floorplan data ... (date=06/13 12:53:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=683.5M, current mem=683.5M)
[06/13 12:53:06     50s] % End Load floorplan data ... (date=06/13 12:53:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=683.5M, current mem=683.5M)
[06/13 12:53:06     50s] % Begin Load SymbolTable ... (date=06/13 12:53:06, mem=683.5M)
[06/13 12:53:06     50s] % End Load SymbolTable ... (date=06/13 12:53:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=683.8M, current mem=683.8M)
[06/13 12:53:06     50s] % Begin Load placement data ... (date=06/13 12:53:06, mem=683.8M)
[06/13 12:53:06     50s] Reading placement file - /home/ms19.15/MS/gr15_lab06/ex6.1/SUM_routed.dat/SUM.place.gz.
[06/13 12:53:06     50s] ** Reading stdCellPlacement_binary (Created by Innovus v17.11-s080_1 on Wed Jun 12 18:34:56 2019, version# 1) ...
[06/13 12:53:06     50s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=859.8M) ***
[06/13 12:53:06     50s] Total net length = 2.750e+04 (1.490e+04 1.260e+04) (ext = 2.110e+04)
[06/13 12:53:06     50s] % End Load placement data ... (date=06/13 12:53:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=684.5M, current mem=684.5M)
[06/13 12:53:06     50s] % Begin Load routing data ... (date=06/13 12:53:06, mem=684.5M)
[06/13 12:53:06     50s] Reading routing file - /home/ms19.15/MS/gr15_lab06/ex6.1/SUM_routed.dat/SUM.route.gz.
[06/13 12:53:06     50s] Reading Innovus routing data (Created by Innovus v17.11-s080_1 on Wed Jun 12 18:34:56 2019 Format: 16.2) ...
[06/13 12:53:06     50s] Suppress "**WARN ..." messages.
[06/13 12:53:06     50s] routingBox: (0 0) (151620 143360)
[06/13 12:53:06     50s] coreBox:    (10260 10080) (141360 133280)
[06/13 12:53:06     50s] Un-suppress "**WARN ..." messages.
[06/13 12:53:06     50s] *** Total 1606 nets are successfully restored.
[06/13 12:53:06     50s] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=859.8M) ***
[06/13 12:53:06     50s] % End Load routing data ... (date=06/13 12:53:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=691.7M, current mem=691.7M)
[06/13 12:53:06     50s] Reading property file /home/ms19.15/MS/gr15_lab06/ex6.1/SUM_routed.dat/SUM.prop
[06/13 12:53:06     50s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=859.8M) ***
[06/13 12:53:06     50s] Set Default Input Pin Transition as 0.1 ps.
[06/13 12:53:06     51s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[06/13 12:53:06     51s] Initializing multi-corner capacitance tables ... 
[06/13 12:53:06     51s] Initializing multi-corner resistance tables ...
[06/13 12:53:06     51s] % Begin Load power constraints ... (date=06/13 12:53:06, mem=692.2M)
[06/13 12:53:07     51s] % End Load power constraints ... (date=06/13 12:53:06, total cpu=0:00:00.0, real=0:00:01.0, peak res=692.2M, current mem=688.4M)
[06/13 12:53:07     51s] Start generating vias ...
[06/13 12:53:07     51s] #Skip building auto via since it is not turned on.
[06/13 12:53:07     51s] Via generation completed.
[06/13 12:53:07     51s] % Begin load AAE data ... (date=06/13 12:53:07, mem=693.0M)
[06/13 12:53:07     51s] AAE DB initialization (MEM=882.105 CPU=0:00:00.2 REAL=0:00:00.0) 
[06/13 12:53:07     51s] % End load AAE data ... (date=06/13 12:53:07, total cpu=0:00:00.2, real=0:00:00.0, peak res=693.0M, current mem=692.1M)
[06/13 12:53:07     51s] Creating Cell Server ...(0, 1, 1, 1)
[06/13 12:53:07     51s] Summary for sequential cells identification: 
[06/13 12:53:07     51s]   Identified SBFF number: 16
[06/13 12:53:07     51s]   Identified MBFF number: 0
[06/13 12:53:07     51s]   Identified SB Latch number: 0
[06/13 12:53:07     51s]   Identified MB Latch number: 0
[06/13 12:53:07     51s]   Not identified SBFF number: 0
[06/13 12:53:07     51s]   Not identified MBFF number: 0
[06/13 12:53:07     51s]   Not identified SB Latch number: 0
[06/13 12:53:07     51s]   Not identified MB Latch number: 0
[06/13 12:53:07     51s]   Number of sequential cells which are not FFs: 13
[06/13 12:53:07     51s] Total number of combinational cells: 99
[06/13 12:53:07     51s] Total number of sequential cells: 29
[06/13 12:53:07     51s] Total number of tristate cells: 6
[06/13 12:53:07     51s] Total number of level shifter cells: 0
[06/13 12:53:07     51s] Total number of power gating cells: 0
[06/13 12:53:07     51s] Total number of isolation cells: 0
[06/13 12:53:07     51s] Total number of power switch cells: 0
[06/13 12:53:07     51s] Total number of pulse generator cells: 0
[06/13 12:53:07     51s] Total number of always on buffers: 0
[06/13 12:53:07     51s] Total number of retention cells: 0
[06/13 12:53:07     51s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[06/13 12:53:07     51s] Total number of usable buffers: 9
[06/13 12:53:07     51s] List of unusable buffers:
[06/13 12:53:07     51s] Total number of unusable buffers: 0
[06/13 12:53:07     51s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[06/13 12:53:07     51s] Total number of usable inverters: 6
[06/13 12:53:07     51s] List of unusable inverters:
[06/13 12:53:07     51s] Total number of unusable inverters: 0
[06/13 12:53:07     51s] List of identified usable delay cells:
[06/13 12:53:07     51s] Total number of identified usable delay cells: 0
[06/13 12:53:07     51s] List of identified unusable delay cells:
[06/13 12:53:07     51s] Total number of identified unusable delay cells: 0
[06/13 12:53:07     51s] Creating Cell Server, finished. 
[06/13 12:53:07     51s] 
[06/13 12:53:07     51s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[06/13 12:53:07     51s] Deleting Cell Server ...
[06/13 12:53:07     51s] #% End load design ... (date=06/13 12:53:07, total cpu=0:00:05.8, real=0:00:07.0, peak res=693.0M, current mem=692.2M)
[06/13 12:53:07     51s] 
[06/13 12:53:07     51s] *** Summary of all messages that are not suppressed in this session:
[06/13 12:53:07     51s] Severity  ID               Count  Summary                                  
[06/13 12:53:07     51s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[06/13 12:53:07     51s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[06/13 12:53:07     51s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[06/13 12:53:07     51s] *** Message Summary: 4 warning(s), 0 error(s)
[06/13 12:53:07     51s] 
[06/13 12:53:09     51s] <CMD> init_design
[06/13 12:53:09     51s] **WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[06/13 12:53:09     51s] 
[06/13 12:53:09     51s] *** Summary of all messages that are not suppressed in this session:
[06/13 12:53:09     51s] Severity  ID               Count  Summary                                  
[06/13 12:53:09     51s] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[06/13 12:53:09     51s] *** Message Summary: 1 warning(s), 0 error(s)
[06/13 12:53:09     51s] 
[06/13 12:53:12     52s] 
[06/13 12:53:12     52s] *** Memory Usage v#1 (Current mem = 890.105M, initial mem = 179.684M) ***
[06/13 12:53:12     52s] 
[06/13 12:53:12     52s] *** Summary of all messages that are not suppressed in this session:
[06/13 12:53:12     52s] Severity  ID               Count  Summary                                  
[06/13 12:53:12     52s] WARNING   IMPSYT-7329          2  Cannot load design with init_design, aft...
[06/13 12:53:12     52s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[06/13 12:53:12     52s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[06/13 12:53:12     52s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[06/13 12:53:12     52s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[06/13 12:53:12     52s] *** Message Summary: 26 warning(s), 0 error(s)
[06/13 12:53:12     52s] 
[06/13 12:53:12     52s] --- Ending "Innovus" (totcpu=0:00:52.4, real=0:03:03, mem=890.1M) ---
