// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design internal header
// See Vm_topsim.h for the primary calling header

#ifndef VERILATED_VM_TOPSIM___024ROOT_H_
#define VERILATED_VM_TOPSIM___024ROOT_H_  // guard

#include "verilated.h"

class Vm_topsim__Syms;
class Vm_topsim_m_cpummu;


class Vm_topsim___024root final : public VerilatedModule {
  public:
    // CELLS
    Vm_topsim_m_cpummu* __PVT__m_topsim__DOT__core0;
    Vm_topsim_m_cpummu* __PVT__m_topsim__DOT__core1;

    // DESIGN SPECIFIC STATE
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        VL_IN8(CLK,0,0);
        CData/*0:0*/ m_topsim__DOT__pll_clk;
        VL_IN8(RST_X,0,0);
        CData/*0:0*/ m_topsim__DOT__CLK;
        CData/*0:0*/ m_topsim__DOT__RST_X;
        CData/*0:0*/ m_topsim__DOT__w_txd;
        CData/*0:0*/ m_topsim__DOT__w_rxd;
        CData/*0:0*/ m_topsim__DOT__clk_sdram;
        CData/*0:0*/ m_topsim__DOT__MAX7219_CLK;
        CData/*0:0*/ m_topsim__DOT__MAX7219_DATA;
        CData/*0:0*/ m_topsim__DOT__MAX7219_LOAD;
        CData/*0:0*/ m_topsim__DOT__w_init_done;
        CData/*3:0*/ m_topsim__DOT__bus_cpustate0;
        CData/*3:0*/ m_topsim__DOT__bus_cpustate1;
        CData/*3:0*/ m_topsim__DOT__w_bus_cpustate;
        CData/*0:0*/ m_topsim__DOT__w_data_we;
        CData/*0:0*/ m_topsim__DOT__bus_data_we0;
        CData/*0:0*/ m_topsim__DOT__bus_data_we1;
        CData/*0:0*/ m_topsim__DOT__w_data_le;
        CData/*0:0*/ m_topsim__DOT__bus_data_le0;
        CData/*0:0*/ m_topsim__DOT__bus_data_le1;
        CData/*3:0*/ m_topsim__DOT__bus_data_busy0;
        CData/*3:0*/ m_topsim__DOT__bus_data_busy1;
        CData/*0:0*/ m_topsim__DOT__w_clint_we0;
        CData/*0:0*/ m_topsim__DOT__w_clint_we1;
        CData/*1:0*/ m_topsim__DOT__w_tlb_req;
        CData/*1:0*/ m_topsim__DOT__bus_tlb_req0;
        CData/*1:0*/ m_topsim__DOT__bus_tlb_req1;
        CData/*0:0*/ m_topsim__DOT__w_tlb_busy;
        CData/*0:0*/ m_topsim__DOT__bus_tlb_busy0;
        CData/*0:0*/ m_topsim__DOT__bus_tlb_busy1;
        CData/*0:0*/ m_topsim__DOT__w_plic_we;
        CData/*0:0*/ m_topsim__DOT__bus_plic_we0;
        CData/*0:0*/ m_topsim__DOT__bus_plic_we1;
        CData/*0:0*/ m_topsim__DOT__w_dram_we_t;
        CData/*0:0*/ m_topsim__DOT__bus_dram_we_t0;
        CData/*0:0*/ m_topsim__DOT__bus_dram_we_t1;
        CData/*0:0*/ m_topsim__DOT__w_dram_busy;
        CData/*0:0*/ m_topsim__DOT__bus_dram_busy0;
        CData/*0:0*/ m_topsim__DOT__bus_dram_busy1;
        CData/*2:0*/ m_topsim__DOT__w_dram_ctrl;
        CData/*2:0*/ m_topsim__DOT__bus_dram_ctrl0;
        CData/*2:0*/ m_topsim__DOT__bus_dram_ctrl1;
        CData/*0:0*/ m_topsim__DOT__w_dram_le;
        CData/*0:0*/ m_topsim__DOT__bus_dram_le0;
        CData/*0:0*/ m_topsim__DOT__bus_dram_le1;
        CData/*0:0*/ m_topsim__DOT__w_reserved0;
        CData/*0:0*/ m_topsim__DOT__w_reserved1;
        CData/*0:0*/ m_topsim__DOT__w_hart_sc0;
        CData/*0:0*/ m_topsim__DOT__w_hart_sc1;
        CData/*0:0*/ m_topsim__DOT__w_ipi_taken0;
        CData/*0:0*/ m_topsim__DOT__w_ipi_taken1;
        CData/*0:0*/ m_topsim__DOT__w_tx_ready;
        CData/*0:0*/ m_topsim__DOT__w_plic_aces;
        CData/*0:0*/ m_topsim__DOT__r_plic_aces_t;
        CData/*5:0*/ m_topsim__DOT__r_consf_cnts;
        CData/*7:0*/ m_topsim__DOT__r_char_value;
        CData/*0:0*/ m_topsim__DOT__r_uart_we;
        CData/*7:0*/ m_topsim__DOT__r_uart_data;
        CData/*0:0*/ m_topsim__DOT__w_key_we;
        CData/*7:0*/ m_topsim__DOT__w_key_data;
        CData/*3:0*/ m_topsim__DOT__w_dev;
        CData/*3:0*/ m_topsim__DOT__w_virt;
        CData/*0:0*/ m_topsim__DOT__r_data_le;
    };
    struct {
        CData/*0:0*/ m_topsim__DOT__r_data_we;
        CData/*3:0*/ m_topsim__DOT__r_data_busy;
        CData/*3:0*/ m_topsim__DOT__r_dev;
        CData/*3:0*/ m_topsim__DOT__r_virt;
        CData/*0:0*/ m_topsim__DOT__w_isread;
        CData/*0:0*/ m_topsim__DOT__w_iswrite;
        CData/*0:0*/ m_topsim__DOT__r_wait_ready;
        CData/*0:0*/ m_topsim__DOT__r_finish;
        CData/*0:0*/ m_topsim__DOT__w_pl_init_done;
        CData/*0:0*/ m_topsim__DOT__w_pl_init_we;
        CData/*4:0*/ m_topsim__DOT__r_consf_head;
        CData/*4:0*/ m_topsim__DOT__r_consf_tail;
        CData/*0:0*/ m_topsim__DOT__r_consf_en;
        CData/*0:0*/ m_topsim__DOT__w_file_we;
        CData/*0:0*/ m_topsim__DOT__r_key_we;
        CData/*7:0*/ m_topsim__DOT__r_key_data;
        CData/*0:0*/ m_topsim__DOT__r_sd_init_we;
        CData/*2:0*/ m_topsim__DOT__r_init_state;
        CData/*0:0*/ m_topsim__DOT__r_bbl_done;
        CData/*0:0*/ m_topsim__DOT__r_bblsd_done;
        CData/*0:0*/ m_topsim__DOT__r_disk_done;
        CData/*0:0*/ m_topsim__DOT__w_zero_we;
        CData/*0:0*/ m_topsim__DOT__r_zero_we;
        CData/*0:0*/ m_topsim__DOT__r_zero_done;
        CData/*2:0*/ m_topsim__DOT__w_init_state;
        CData/*0:0*/ m_topsim__DOT__r_set_dram_le;
        CData/*0:0*/ m_topsim__DOT__calib_done;
        CData/*2:0*/ m_topsim__DOT__w_dram_ctrl_t;
        CData/*0:0*/ m_topsim__DOT__w_wr_en;
        CData/*0:0*/ m_topsim__DOT__sdram_fail;
        CData/*0:0*/ m_topsim__DOT__w_late_refresh;
        CData/*7:0*/ m_topsim__DOT__w_mem_state;
        CData/*0:0*/ m_topsim__DOT__ba__DOT__CLK;
        CData/*0:0*/ m_topsim__DOT__ba__DOT__RST_X;
        CData/*0:0*/ m_topsim__DOT__ba__DOT__w_init_done;
        CData/*0:0*/ m_topsim__DOT__ba__DOT__w_tx_ready;
        CData/*0:0*/ m_topsim__DOT__ba__DOT__w_data_we;
        CData/*0:0*/ m_topsim__DOT__ba__DOT__w_data_le;
        CData/*3:0*/ m_topsim__DOT__ba__DOT__w_data_busy;
        CData/*3:0*/ m_topsim__DOT__ba__DOT__bus_data_busy0;
        CData/*3:0*/ m_topsim__DOT__ba__DOT__bus_data_busy1;
        CData/*1:0*/ m_topsim__DOT__ba__DOT__w_tlb_req;
        CData/*0:0*/ m_topsim__DOT__ba__DOT__w_tlb_busy;
        CData/*0:0*/ m_topsim__DOT__ba__DOT__w_plic_aces;
        CData/*0:0*/ m_topsim__DOT__ba__DOT__r_plic_aces_t;
        CData/*0:0*/ m_topsim__DOT__ba__DOT__w_plic_we;
        CData/*0:0*/ m_topsim__DOT__ba__DOT__w_dram_we_t;
        CData/*0:0*/ m_topsim__DOT__ba__DOT__w_dram_busy;
        CData/*2:0*/ m_topsim__DOT__ba__DOT__w_dram_ctrl;
        CData/*0:0*/ m_topsim__DOT__ba__DOT__w_dram_le;
        CData/*3:0*/ m_topsim__DOT__ba__DOT__bus_cpustate0;
        CData/*0:0*/ m_topsim__DOT__ba__DOT__bus_data_we0;
        CData/*0:0*/ m_topsim__DOT__ba__DOT__bus_data_le0;
        CData/*1:0*/ m_topsim__DOT__ba__DOT__bus_tlb_req0;
        CData/*0:0*/ m_topsim__DOT__ba__DOT__bus_tlb_busy0;
        CData/*0:0*/ m_topsim__DOT__ba__DOT__bus_plic_we0;
        CData/*0:0*/ m_topsim__DOT__ba__DOT__bus_dram_we_t0;
        CData/*0:0*/ m_topsim__DOT__ba__DOT__bus_dram_busy0;
        CData/*2:0*/ m_topsim__DOT__ba__DOT__bus_dram_ctrl0;
        CData/*0:0*/ m_topsim__DOT__ba__DOT__bus_dram_le0;
        CData/*3:0*/ m_topsim__DOT__ba__DOT__bus_cpustate1;
        CData/*0:0*/ m_topsim__DOT__ba__DOT__bus_data_we1;
        CData/*0:0*/ m_topsim__DOT__ba__DOT__bus_data_le1;
        CData/*1:0*/ m_topsim__DOT__ba__DOT__bus_tlb_req1;
    };
    struct {
        CData/*0:0*/ m_topsim__DOT__ba__DOT__bus_tlb_busy1;
        CData/*0:0*/ m_topsim__DOT__ba__DOT__bus_plic_we1;
        CData/*0:0*/ m_topsim__DOT__ba__DOT__bus_dram_we_t1;
        CData/*0:0*/ m_topsim__DOT__ba__DOT__bus_dram_busy1;
        CData/*2:0*/ m_topsim__DOT__ba__DOT__bus_dram_ctrl1;
        CData/*0:0*/ m_topsim__DOT__ba__DOT__bus_dram_le1;
        CData/*7:0*/ m_topsim__DOT__ba__DOT__state;
        CData/*0:0*/ m_topsim__DOT__ba__DOT__w_sys_busy;
        CData/*0:0*/ m_topsim__DOT__ba__DOT__r_pending_req0;
        CData/*0:0*/ m_topsim__DOT__ba__DOT__r_pending_req1;
        CData/*3:0*/ m_topsim__DOT__ba__DOT__w_bus_cpustate;
        CData/*0:0*/ m_topsim__DOT__ba__DOT__r_ba_dram_we_t0;
        CData/*0:0*/ m_topsim__DOT__ba__DOT__r_ba_dram_we_t1;
        CData/*0:0*/ m_topsim__DOT__ba__DOT__r_ba_dram_we_t0_aux;
        CData/*0:0*/ m_topsim__DOT__ba__DOT__r_ba_dram_we_t1_aux;
        CData/*0:0*/ m_topsim__DOT__ba__DOT__r_ba_dram_le0;
        CData/*0:0*/ m_topsim__DOT__ba__DOT__r_ba_dram_le1;
        CData/*0:0*/ m_topsim__DOT__ba__DOT__r_ba_dram_le0_aux;
        CData/*0:0*/ m_topsim__DOT__ba__DOT__r_ba_dram_le1_aux;
        CData/*2:0*/ m_topsim__DOT__ba__DOT__r_bus_dram_ctrl0;
        CData/*2:0*/ m_topsim__DOT__ba__DOT__r_bus_dram_ctrl1;
        CData/*0:0*/ m_topsim__DOT__ba__DOT__r_ba_data_we0;
        CData/*0:0*/ m_topsim__DOT__ba__DOT__r_ba_data_we1;
        CData/*0:0*/ m_topsim__DOT__ba__DOT__r_ba_data_we0_aux;
        CData/*0:0*/ m_topsim__DOT__ba__DOT__r_ba_data_we1_aux;
        CData/*0:0*/ m_topsim__DOT__ba__DOT__r_ba_data_le0;
        CData/*0:0*/ m_topsim__DOT__ba__DOT__r_ba_data_le1;
        CData/*0:0*/ m_topsim__DOT__ba__DOT__r_ba_data_le0_aux;
        CData/*0:0*/ m_topsim__DOT__ba__DOT__r_ba_data_le1_aux;
        CData/*0:0*/ m_topsim__DOT__UartTx0__DOT__CLK;
        CData/*0:0*/ m_topsim__DOT__UartTx0__DOT__RST_X;
        CData/*7:0*/ m_topsim__DOT__UartTx0__DOT__DATA;
        CData/*0:0*/ m_topsim__DOT__UartTx0__DOT__WE;
        CData/*0:0*/ m_topsim__DOT__UartTx0__DOT__TXD;
        CData/*0:0*/ m_topsim__DOT__UartTx0__DOT__READY;
        CData/*3:0*/ m_topsim__DOT__UartTx0__DOT__cnt;
        CData/*0:0*/ m_topsim__DOT__ploader__DOT__CLK;
        CData/*0:0*/ m_topsim__DOT__ploader__DOT__RST_X;
        CData/*0:0*/ m_topsim__DOT__ploader__DOT__RXD;
        CData/*0:0*/ m_topsim__DOT__ploader__DOT__WE;
        CData/*0:0*/ m_topsim__DOT__ploader__DOT__DONE;
        CData/*0:0*/ m_topsim__DOT__ploader__DOT__KEY_WE;
        CData/*7:0*/ m_topsim__DOT__ploader__DOT__KEY_DATA;
        CData/*0:0*/ m_topsim__DOT__ploader__DOT__SER_EN;
        CData/*7:0*/ m_topsim__DOT__ploader__DOT__SER_DATA;
        CData/*0:0*/ m_topsim__DOT__ploader__DOT__serc__DOT__CLK;
        CData/*0:0*/ m_topsim__DOT__ploader__DOT__serc__DOT__RST_X;
        CData/*0:0*/ m_topsim__DOT__ploader__DOT__serc__DOT__RXD;
        CData/*7:0*/ m_topsim__DOT__ploader__DOT__serc__DOT__DATA;
        CData/*0:0*/ m_topsim__DOT__ploader__DOT__serc__DOT__EN;
        CData/*3:0*/ m_topsim__DOT__ploader__DOT__serc__DOT__stage;
        CData/*0:0*/ m_topsim__DOT__rf__DOT__clk;
        CData/*0:0*/ m_topsim__DOT__rf__DOT__r_consf_en;
        CData/*0:0*/ m_topsim__DOT__rf__DOT__we;
        CData/*0:0*/ m_topsim__DOT__rf__DOT__boot_done;
        CData/*0:0*/ m_topsim__DOT__dram_con__DOT__i_rd_en;
        CData/*0:0*/ m_topsim__DOT__dram_con__DOT__i_wr_en;
        CData/*0:0*/ m_topsim__DOT__dram_con__DOT__o_busy;
        CData/*2:0*/ m_topsim__DOT__dram_con__DOT__i_ctrl;
        CData/*2:0*/ m_topsim__DOT__dram_con__DOT__sys_state;
        CData/*3:0*/ m_topsim__DOT__dram_con__DOT__w_bus_cpustate;
        CData/*7:0*/ m_topsim__DOT__dram_con__DOT__mem_state;
        CData/*0:0*/ m_topsim__DOT__dram_con__DOT__r_late_refresh;
        CData/*0:0*/ m_topsim__DOT__dram_con__DOT__clk;
    };
    struct {
        CData/*0:0*/ m_topsim__DOT__dram_con__DOT__rst_x;
        CData/*0:0*/ m_topsim__DOT__dram_con__DOT__clk_sdram;
        CData/*0:0*/ m_topsim__DOT__dram_con__DOT__o_init_calib_complete;
        CData/*0:0*/ m_topsim__DOT__dram_con__DOT__sdram_fail;
        CData/*0:0*/ m_topsim__DOT__dram_con__DOT__r_we;
        CData/*0:0*/ m_topsim__DOT__dram_con__DOT__r_rd;
        CData/*0:0*/ m_topsim__DOT__dram_con__DOT__w_busy;
        CData/*3:0*/ m_topsim__DOT__dram_con__DOT__r_mask;
        CData/*2:0*/ m_topsim__DOT__dram_con__DOT__r_ctrl;
        CData/*0:0*/ m_topsim__DOT__dram_con__DOT__r_stall;
        CData/*7:0*/ m_topsim__DOT__dram_con__DOT__state_next;
        CData/*7:0*/ m_topsim__DOT__dram_con__DOT__state;
        CData/*0:0*/ m_topsim__DOT__dram_con__DOT__r_refresh;
        CData/*0:0*/ m_topsim__DOT__dram_con__DOT__read_request;
        CData/*0:0*/ m_topsim__DOT__dram_con__DOT__write_request;
        CData/*0:0*/ m_topsim__DOT__dram_con__DOT__idbmem__DOT__CLK;
        CData/*0:0*/ m_topsim__DOT__dram_con__DOT__idbmem__DOT__w_we;
        CData/*0:0*/ m_topsim__DOT__dram_con__DOT__idbmem__DOT__w_le;
        CData/*3:0*/ m_topsim__DOT__dram_con__DOT__idbmem__DOT__w_mask;
        CData/*0:0*/ m_topsim__DOT__dram_con__DOT__idbmem__DOT__w_stall;
        CData/*0:0*/ m_topsim__DOT__dram_con__DOT__idbmem__DOT__w_refresh;
        CData/*0:0*/ m_topsim__DOT__dram_con__DOT__idbmem__DOT__idbmem__DOT__CLK;
        CData/*0:0*/ m_topsim__DOT__dram_con__DOT__idbmem__DOT__idbmem__DOT__w_we;
        CData/*0:0*/ m_topsim__DOT__dram_con__DOT__idbmem__DOT__idbmem__DOT__w_le;
        CData/*3:0*/ m_topsim__DOT__dram_con__DOT__idbmem__DOT__idbmem__DOT__w_mask;
        CData/*0:0*/ m_topsim__DOT__dram_con__DOT__idbmem__DOT__idbmem__DOT__w_stall;
        CData/*0:0*/ m_topsim__DOT__dram_con__DOT__idbmem__DOT__idbmem__DOT__w_refresh;
        CData/*3:0*/ m_topsim__DOT__dram_con__DOT__idbmem__DOT__idbmem__DOT__r_mask;
        CData/*7:0*/ m_topsim__DOT__dram_con__DOT__idbmem__DOT__idbmem__DOT__r_refresh_cnt;
        CData/*0:0*/ m_topsim__DOT__dram_con__DOT__idbmem__DOT__idbmem__DOT__r_stall;
        CData/*7:0*/ m_topsim__DOT__dram_con__DOT__idbmem__DOT__idbmem__DOT__w_data3;
        CData/*7:0*/ m_topsim__DOT__dram_con__DOT__idbmem__DOT__idbmem__DOT__w_data2;
        CData/*7:0*/ m_topsim__DOT__dram_con__DOT__idbmem__DOT__idbmem__DOT__w_data1;
        CData/*7:0*/ m_topsim__DOT__dram_con__DOT__idbmem__DOT__idbmem__DOT__w_data0;
        CData/*7:0*/ m_topsim__DOT__dram_con__DOT__idbmem__DOT__idbmem__DOT__state;
        CData/*0:0*/ __Vtrigrprev__TOP__m_topsim__DOT__pll_clk;
        CData/*0:0*/ __Vtrigrprev__TOP__CLK;
        CData/*0:0*/ __Vtrigrprev__TOP__m_topsim__DOT__core0__CLK;
        CData/*0:0*/ __Vtrigrprev__TOP__m_topsim__DOT__core1__CLK;
        CData/*0:0*/ __VactContinue;
        SData/*8:0*/ m_topsim__DOT__UartTx0__DOT__cmd;
        SData/*12:0*/ m_topsim__DOT__ploader__DOT__serc__DOT__cnt;
        SData/*11:0*/ m_topsim__DOT__ploader__DOT__serc__DOT__cnt_start;
        SData/*12:0*/ m_topsim__DOT__ploader__DOT__serc__DOT__waitcnt;
        IData/*31:0*/ m_topsim__DOT__bus_core_ir_0;
        IData/*31:0*/ m_topsim__DOT__bus_core_ir_1;
        IData/*31:0*/ m_topsim__DOT__w_mem_paddr;
        IData/*31:0*/ m_topsim__DOT__bus_mem_paddr0;
        IData/*31:0*/ m_topsim__DOT__bus_mem_paddr1;
        IData/*31:0*/ m_topsim__DOT__w_data_wdata;
        IData/*31:0*/ m_topsim__DOT__bus_data_wdata0;
        IData/*31:0*/ m_topsim__DOT__bus_data_wdata1;
        IData/*31:0*/ m_topsim__DOT__w_data_data;
        IData/*31:0*/ m_topsim__DOT__bus_data_data0;
        IData/*31:0*/ m_topsim__DOT__bus_data_data1;
        IData/*31:0*/ m_topsim__DOT__w_mip;
        IData/*31:0*/ m_topsim__DOT__w_wmip;
        IData/*31:0*/ m_topsim__DOT__bus_mip0;
        IData/*31:0*/ m_topsim__DOT__bus_wmip0;
        IData/*31:0*/ m_topsim__DOT__bus_mip1;
        IData/*31:0*/ m_topsim__DOT__bus_wmip1;
        IData/*31:0*/ m_topsim__DOT__w_dram_addr;
        IData/*31:0*/ m_topsim__DOT__bus_dram_addr0;
        IData/*31:0*/ m_topsim__DOT__bus_dram_addr1;
    };
    struct {
        IData/*31:0*/ m_topsim__DOT__w_dram_wdata;
        IData/*31:0*/ m_topsim__DOT__bus_dram_wdata0;
        IData/*31:0*/ m_topsim__DOT__bus_dram_wdata1;
        IData/*31:0*/ m_topsim__DOT__w_dram_odata;
        IData/*31:0*/ m_topsim__DOT__bus_dram_odata0;
        IData/*31:0*/ m_topsim__DOT__bus_dram_odata1;
        IData/*31:0*/ m_topsim__DOT__w_pc0;
        IData/*31:0*/ m_topsim__DOT__w_pc1;
        IData/*31:0*/ m_topsim__DOT__w_ir0;
        IData/*31:0*/ m_topsim__DOT__w_ir1;
        IData/*31:0*/ m_topsim__DOT__w_pc_stip0;
        IData/*31:0*/ m_topsim__DOT__w_pc_stip1;
        IData/*31:0*/ m_topsim__DOT__w_load_res0;
        IData/*31:0*/ m_topsim__DOT__w_load_res1;
        IData/*31:0*/ m_topsim__DOT__w_grant;
        IData/*31:0*/ m_topsim__DOT__bus_ipi;
        IData/*31:0*/ m_topsim__DOT__r_plic_odata;
        IData/*31:0*/ m_topsim__DOT__r_clint_odata;
        IData/*27:0*/ m_topsim__DOT__w_offset;
        IData/*31:0*/ m_topsim__DOT__r_mem_paddr;
        IData/*31:0*/ m_topsim__DOT__r_data_data;
        IData/*31:0*/ m_topsim__DOT__r_max_displays;
        IData/*31:0*/ m_topsim__DOT__r_ipi;
        IData/*31:0*/ m_topsim__DOT__w_pl_init_addr;
        IData/*31:0*/ m_topsim__DOT__w_pl_init_data;
        IData/*31:0*/ m_topsim__DOT__i;
        IData/*31:0*/ m_topsim__DOT__r_sd_init_data;
        IData/*31:0*/ m_topsim__DOT__r_initaddr;
        IData/*31:0*/ m_topsim__DOT__r_initaddr3;
        IData/*31:0*/ m_topsim__DOT__r_checksum;
        IData/*31:0*/ m_topsim__DOT__r_sd_checksum;
        IData/*31:0*/ m_topsim__DOT__w_checksum;
        IData/*31:0*/ m_topsim__DOT__w_sd_checksum;
        IData/*31:0*/ m_topsim__DOT__r_initaddr2;
        IData/*31:0*/ m_topsim__DOT__r_zeroaddr;
        IData/*31:0*/ m_topsim__DOT__w_dram_addr_t;
        IData/*31:0*/ m_topsim__DOT__w_dram_addr_t2;
        IData/*31:0*/ m_topsim__DOT__w_dram_wdata_t;
        IData/*31:0*/ m_topsim__DOT__old_mem_paddr;
        IData/*31:0*/ m_topsim__DOT__old_data_data;
        IData/*31:0*/ m_topsim__DOT__old_pc0;
        IData/*31:0*/ m_topsim__DOT__rcnt;
        IData/*31:0*/ m_topsim__DOT__ba__DOT__w_grant;
        IData/*31:0*/ m_topsim__DOT__ba__DOT__w_mem_paddr;
        IData/*31:0*/ m_topsim__DOT__ba__DOT__w_data_wdata;
        IData/*31:0*/ m_topsim__DOT__ba__DOT__w_data_data;
        IData/*31:0*/ m_topsim__DOT__ba__DOT__w_mip;
        IData/*31:0*/ m_topsim__DOT__ba__DOT__w_wmip;
        IData/*31:0*/ m_topsim__DOT__ba__DOT__w_dram_addr;
        IData/*31:0*/ m_topsim__DOT__ba__DOT__w_dram_wdata;
        IData/*31:0*/ m_topsim__DOT__ba__DOT__w_dram_odata;
        IData/*31:0*/ m_topsim__DOT__ba__DOT__bus_core_ir0;
        IData/*31:0*/ m_topsim__DOT__ba__DOT__bus_mem_paddr0;
        IData/*31:0*/ m_topsim__DOT__ba__DOT__bus_data_wdata0;
        IData/*31:0*/ m_topsim__DOT__ba__DOT__bus_data_data0;
        IData/*31:0*/ m_topsim__DOT__ba__DOT__bus_mip0;
        IData/*31:0*/ m_topsim__DOT__ba__DOT__bus_wmip0;
        IData/*31:0*/ m_topsim__DOT__ba__DOT__bus_dram_addr0;
        IData/*31:0*/ m_topsim__DOT__ba__DOT__bus_dram_wdata0;
        IData/*31:0*/ m_topsim__DOT__ba__DOT__bus_dram_odata0;
        IData/*31:0*/ m_topsim__DOT__ba__DOT__bus_core_ir1;
        IData/*31:0*/ m_topsim__DOT__ba__DOT__bus_mem_paddr1;
        IData/*31:0*/ m_topsim__DOT__ba__DOT__bus_data_wdata1;
        IData/*31:0*/ m_topsim__DOT__ba__DOT__bus_data_data1;
    };
    struct {
        IData/*31:0*/ m_topsim__DOT__ba__DOT__bus_mip1;
        IData/*31:0*/ m_topsim__DOT__ba__DOT__bus_wmip1;
        IData/*31:0*/ m_topsim__DOT__ba__DOT__bus_dram_addr1;
        IData/*31:0*/ m_topsim__DOT__ba__DOT__bus_dram_wdata1;
        IData/*31:0*/ m_topsim__DOT__ba__DOT__bus_dram_odata1;
        IData/*31:0*/ m_topsim__DOT__ba__DOT__grant;
        IData/*31:0*/ m_topsim__DOT__ba__DOT__w_core_ir;
        IData/*31:0*/ m_topsim__DOT__ba__DOT__r_bus_dram_addr0;
        IData/*31:0*/ m_topsim__DOT__ba__DOT__r_bus_dram_addr1;
        IData/*31:0*/ m_topsim__DOT__ba__DOT__r_bus_dram_wdata0;
        IData/*31:0*/ m_topsim__DOT__ba__DOT__r_bus_dram_wdata1;
        IData/*31:0*/ m_topsim__DOT__ba__DOT__r_bus_dram_odata0;
        IData/*31:0*/ m_topsim__DOT__ba__DOT__r_bus_dram_odata1;
        IData/*31:0*/ m_topsim__DOT__ba__DOT__r_bus_mem_paddr0;
        IData/*31:0*/ m_topsim__DOT__ba__DOT__r_bus_mem_paddr1;
        IData/*31:0*/ m_topsim__DOT__ba__DOT__r_bus_data_wdata0;
        IData/*31:0*/ m_topsim__DOT__ba__DOT__r_bus_data_wdata1;
        IData/*31:0*/ m_topsim__DOT__ba__DOT__r_bus_data_data0;
        IData/*31:0*/ m_topsim__DOT__ba__DOT__r_bus_data_data1;
        IData/*31:0*/ m_topsim__DOT__UartTx0__DOT__waitnum;
        IData/*31:0*/ m_topsim__DOT__ploader__DOT__ADDR;
        IData/*31:0*/ m_topsim__DOT__ploader__DOT__DATA;
        IData/*31:0*/ m_topsim__DOT__ploader__DOT__waddr;
        IData/*31:0*/ m_topsim__DOT__rf__DOT__c;
        IData/*31:0*/ m_topsim__DOT__rf__DOT__oldc;
        IData/*31:0*/ m_topsim__DOT__rf__DOT__fid;
        IData/*31:0*/ m_topsim__DOT__rf__DOT__fcmd;
        IData/*31:0*/ m_topsim__DOT__rf__DOT__n;
        IData/*31:0*/ m_topsim__DOT__rf__DOT__i;
        VlWide<25>/*799:0*/ m_topsim__DOT__rf__DOT__line;
        IData/*31:0*/ m_topsim__DOT__dram_con__DOT__i_addr;
        IData/*31:0*/ m_topsim__DOT__dram_con__DOT__i_data;
        IData/*31:0*/ m_topsim__DOT__dram_con__DOT__o_data;
        IData/*31:0*/ m_topsim__DOT__dram_con__DOT__w_mtime;
        IData/*31:0*/ m_topsim__DOT__dram_con__DOT__w_dram_odata;
        IData/*31:0*/ m_topsim__DOT__dram_con__DOT__r_dram_odata1;
        IData/*23:0*/ m_topsim__DOT__dram_con__DOT__r_dram_odata2;
        IData/*31:0*/ m_topsim__DOT__dram_con__DOT__r_maddr;
        IData/*31:0*/ m_topsim__DOT__dram_con__DOT__r_addr;
        IData/*31:0*/ m_topsim__DOT__dram_con__DOT__w_odata;
        IData/*31:0*/ m_topsim__DOT__dram_con__DOT__r_wdata;
        IData/*31:0*/ m_topsim__DOT__dram_con__DOT__r_wdata_ui;
        IData/*31:0*/ m_topsim__DOT__dram_con__DOT__r_refreshcnt;
        IData/*31:0*/ m_topsim__DOT__dram_con__DOT__i;
        IData/*31:0*/ m_topsim__DOT__dram_con__DOT__j;
        IData/*31:0*/ m_topsim__DOT__dram_con__DOT__idbmem__DOT__w_addr;
        IData/*31:0*/ m_topsim__DOT__dram_con__DOT__idbmem__DOT__w_odata;
        IData/*31:0*/ m_topsim__DOT__dram_con__DOT__idbmem__DOT__w_wdata;
        IData/*31:0*/ m_topsim__DOT__dram_con__DOT__idbmem__DOT__w_mtime;
        IData/*31:0*/ m_topsim__DOT__dram_con__DOT__idbmem__DOT__idbmem__DOT__w_addr;
        IData/*31:0*/ m_topsim__DOT__dram_con__DOT__idbmem__DOT__idbmem__DOT__w_odata;
        IData/*31:0*/ m_topsim__DOT__dram_con__DOT__idbmem__DOT__idbmem__DOT__w_wdata;
        IData/*31:0*/ m_topsim__DOT__dram_con__DOT__idbmem__DOT__idbmem__DOT__w_mtime;
        IData/*31:0*/ m_topsim__DOT__dram_con__DOT__idbmem__DOT__idbmem__DOT__r_cnt;
        IData/*31:0*/ m_topsim__DOT__dram_con__DOT__idbmem__DOT__idbmem__DOT__r_odata;
        IData/*31:0*/ m_topsim__DOT__dram_con__DOT__idbmem__DOT__idbmem__DOT__r_maddr;
        IData/*31:0*/ m_topsim__DOT__dram_con__DOT__idbmem__DOT__idbmem__DOT__r_wdata;
        IData/*31:0*/ __VstlIterCount;
        IData/*31:0*/ __VicoIterCount;
        IData/*31:0*/ __VactIterCount;
        QData/*63:0*/ m_topsim__DOT__w_mtimecmp0;
        QData/*63:0*/ m_topsim__DOT__w_mtimecmp1;
        QData/*63:0*/ m_topsim__DOT__w_wmtimecmp0;
        QData/*63:0*/ m_topsim__DOT__w_wmtimecmp1;
    };
    struct {
        QData/*63:0*/ m_topsim__DOT__mtime;
        QData/*63:0*/ m_topsim__DOT__w_mtime;
        QData/*63:0*/ m_topsim__DOT__old_w_mtime;
        QData/*63:0*/ m_topsim__DOT__ba__DOT__w_mtime;
        QData/*63:0*/ m_topsim__DOT__rf__DOT__w_mtime;
        QData/*63:0*/ m_topsim__DOT__rf__DOT__min_time;
        QData/*63:0*/ m_topsim__DOT__rf__DOT__wait_delay;
        VlUnpacked<CData/*7:0*/, 32> m_topsim__DOT__cons_fifo;
        VlUnpacked<CData/*7:0*/, 32> m_topsim__DOT__rf__DOT__fifo;
        VlUnpacked<CData/*7:0*/, 8388608> m_topsim__DOT__dram_con__DOT__mem_bbl;
        VlUnpacked<CData/*7:0*/, 67108864> m_topsim__DOT__dram_con__DOT__mem_disk;
        VlUnpacked<CData/*7:0*/, 8388608> m_topsim__DOT__dram_con__DOT__idbmem__DOT__idbmem__DOT__mem;
    };
    VlTriggerVec<1> __VstlTriggered;
    VlTriggerVec<1> __VicoTriggered;
    VlTriggerVec<4> __VactTriggered;
    VlTriggerVec<4> __VnbaTriggered;

    // INTERNAL VARIABLES
    Vm_topsim__Syms* const vlSymsp;

    // PARAMETERS
    static constexpr IData/*31:0*/ m_topsim__DOT__dram_con__DOT__idbmem__DOT__MEM_SIZE = 0x00800000U;
    static constexpr IData/*31:0*/ m_topsim__DOT__dram_con__DOT__idbmem__DOT__idbmem__DOT__MEM_SIZE = 0x00800000U;

    // CONSTRUCTORS
    Vm_topsim___024root(Vm_topsim__Syms* symsp, const char* name);
    ~Vm_topsim___024root();
    VL_UNCOPYABLE(Vm_topsim___024root);

    // INTERNAL METHODS
    void __Vconfigure(bool first);
} VL_ATTR_ALIGNED(VL_CACHE_LINE_BYTES);


#endif  // guard
