INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:47:10 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.017ns  (required time - arrival time)
  Source:                 load0/data_tehb/dataReg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.295ns period=6.590ns})
  Destination:            buffer11/dataReg_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.295ns period=6.590ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.590ns  (clk rise@6.590ns - clk rise@0.000ns)
  Data Path Delay:        6.378ns  (logic 1.382ns (21.670%)  route 4.996ns (78.330%))
  Logic Levels:           18  (CARRY4=1 LUT3=2 LUT4=1 LUT5=7 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.073 - 6.590 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1658, unset)         0.508     0.508    load0/data_tehb/clk
    SLICE_X16Y136        FDRE                                         r  load0/data_tehb/dataReg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y136        FDRE (Prop_fdre_C_Q)         0.232     0.740 r  load0/data_tehb/dataReg_reg[25]/Q
                         net (fo=1, routed)           0.396     1.136    mem_controller4/read_arbiter/data/Memory_reg[0][31][25]
    SLICE_X15Y134        LUT5 (Prop_lut5_I3_O)        0.122     1.258 r  mem_controller4/read_arbiter/data/data_tehb/Memory[0][25]_i_1/O
                         net (fo=10, routed)          0.278     1.537    buffer0/fifo/load0_dataOut[25]
    SLICE_X13Y133        LUT5 (Prop_lut5_I1_O)        0.043     1.580 r  buffer0/fifo/Memory[0][25]_i_1/O
                         net (fo=5, routed)           0.263     1.843    buffer83/fifo/D[25]
    SLICE_X12Y133        LUT5 (Prop_lut5_I0_O)        0.043     1.886 r  buffer83/fifo/dataReg[25]_i_1__0/O
                         net (fo=2, routed)           0.183     2.069    init16/control/D[25]
    SLICE_X12Y135        LUT3 (Prop_lut3_I0_O)        0.043     2.112 r  init16/control/Memory[0][25]_i_1__0/O
                         net (fo=4, routed)           0.193     2.304    buffer84/fifo/init16_outs[25]
    SLICE_X10Y135        LUT5 (Prop_lut5_I1_O)        0.043     2.347 r  buffer84/fifo/Memory[0][25]_i_1__1/O
                         net (fo=4, routed)           0.426     2.773    buffer85/fifo/init17_outs[25]
    SLICE_X3Y139         LUT5 (Prop_lut5_I1_O)        0.043     2.816 r  buffer85/fifo/Memory[0][25]_i_1__2/O
                         net (fo=4, routed)           0.263     3.079    buffer86/fifo/init18_outs[25]
    SLICE_X4Y139         LUT5 (Prop_lut5_I1_O)        0.043     3.122 r  buffer86/fifo/Memory[0][25]_i_1__3/O
                         net (fo=4, routed)           0.256     3.378    init20/control/init19_outs[17]
    SLICE_X6Y137         LUT6 (Prop_lut6_I4_O)        0.043     3.421 r  init20/control/Memory[0][0]_i_19__0/O
                         net (fo=1, routed)           0.304     3.725    cmpi7/Memory_reg[0][0]_i_2_2
    SLICE_X6Y136         LUT6 (Prop_lut6_I4_O)        0.043     3.768 r  cmpi7/Memory[0][0]_i_6/O
                         net (fo=1, routed)           0.000     3.768    cmpi7/Memory[0][0]_i_6_n_0
    SLICE_X6Y136         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.261     4.029 f  cmpi7/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=6, routed)           0.337     4.367    buffer72/fifo/result[0]
    SLICE_X6Y139         LUT3 (Prop_lut3_I0_O)        0.122     4.489 f  buffer72/fifo/transmitValue_i_5__7/O
                         net (fo=2, routed)           0.173     4.662    buffer72/fifo/transmitValue_i_5__7_n_0
    SLICE_X7Y140         LUT6 (Prop_lut6_I1_O)        0.043     4.705 r  buffer72/fifo/transmitValue_i_7__4/O
                         net (fo=2, routed)           0.095     4.800    buffer72/fifo/Empty_reg_1
    SLICE_X7Y140         LUT4 (Prop_lut4_I0_O)        0.043     4.843 r  buffer72/fifo/transmitValue_i_3__30/O
                         net (fo=2, routed)           0.435     5.277    buffer72/fifo/transmitValue_i_3__30_n_0
    SLICE_X7Y153         LUT5 (Prop_lut5_I3_O)        0.043     5.320 f  buffer72/fifo/transmitValue_i_2__43/O
                         net (fo=6, routed)           0.220     5.541    fork6/control/generateBlocks[3].regblock/buffer40_outs_ready
    SLICE_X9Y153         LUT6 (Prop_lut6_I4_O)        0.043     5.584 r  fork6/control/generateBlocks[3].regblock/transmitValue_i_15/O
                         net (fo=1, routed)           0.401     5.984    fork6/control/generateBlocks[16].regblock/transmitValue_reg_4
    SLICE_X11Y144        LUT6 (Prop_lut6_I3_O)        0.043     6.027 f  fork6/control/generateBlocks[16].regblock/transmitValue_i_6__1/O
                         net (fo=2, routed)           0.254     6.281    fork6/control/generateBlocks[8].regblock/transmitValue_reg_5
    SLICE_X11Y141        LUT6 (Prop_lut6_I4_O)        0.043     6.324 f  fork6/control/generateBlocks[8].regblock/fullReg_i_4__7/O
                         net (fo=28, routed)          0.220     6.544    fork4/control/generateBlocks[1].regblock/cmpi0_result_ready
    SLICE_X11Y143        LUT6 (Prop_lut6_I1_O)        0.043     6.587 r  fork4/control/generateBlocks[1].regblock/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.298     6.886    buffer11/E[0]
    SLICE_X10Y143        FDRE                                         r  buffer11/dataReg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.590     6.590 r  
                                                      0.000     6.590 r  clk (IN)
                         net (fo=1658, unset)         0.483     7.073    buffer11/clk
    SLICE_X10Y143        FDRE                                         r  buffer11/dataReg_reg[21]/C
                         clock pessimism              0.000     7.073    
                         clock uncertainty           -0.035     7.037    
    SLICE_X10Y143        FDRE (Setup_fdre_C_CE)      -0.169     6.868    buffer11/dataReg_reg[21]
  -------------------------------------------------------------------
                         required time                          6.868    
                         arrival time                          -6.886    
  -------------------------------------------------------------------
                         slack                                 -0.017    




