INFO: [Common 17-701] A license check has taken more than 10 seconds to complete. This may indicate that there is a performance issue with one or more license servers listed in XILINXD_LICENSE_FILE or LM_LICENSE_FILE, or that the license servers are just not responding at all. Try setting the FLEXLM_DIAGNOSTICS environment variable to 3 and running Vivado again to get more information.
#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Fri Jan 09 22:02:41 2015
# Process ID: 5900
# Log file: E:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/System/System.runs/impl_1/base_zynq_design_wrapper.vdi
# Journal file: E:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/System/System.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source base_zynq_design_wrapper.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at E:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at E:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at E:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 125 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from E:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from E:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from E:/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from E:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from E:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from E:/Xilinx/Vivado/2014.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [e:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/System/System.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_processing_system7_0_0/base_zynq_design_processing_system7_0_0.xdc] for cell 'base_zynq_design_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/System/System.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_processing_system7_0_0/base_zynq_design_processing_system7_0_0.xdc] for cell 'base_zynq_design_i/processing_system7_0/inst'
Parsing XDC File [e:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/System/System.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_gpio_0_0/base_zynq_design_axi_gpio_0_0_board.xdc] for cell 'base_zynq_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [e:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/System/System.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_gpio_0_0/base_zynq_design_axi_gpio_0_0_board.xdc] for cell 'base_zynq_design_i/axi_gpio_0/U0'
Parsing XDC File [e:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/System/System.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_gpio_0_0/base_zynq_design_axi_gpio_0_0.xdc] for cell 'base_zynq_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [e:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/System/System.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_gpio_0_0/base_zynq_design_axi_gpio_0_0.xdc] for cell 'base_zynq_design_i/axi_gpio_0/U0'
Parsing XDC File [e:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/System/System.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_rst_processing_system7_0_100M_0/base_zynq_design_rst_processing_system7_0_100M_0_board.xdc] for cell 'base_zynq_design_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [e:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/System/System.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_rst_processing_system7_0_100M_0/base_zynq_design_rst_processing_system7_0_100M_0_board.xdc] for cell 'base_zynq_design_i/rst_processing_system7_0_100M'
Parsing XDC File [e:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/System/System.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_rst_processing_system7_0_100M_0/base_zynq_design_rst_processing_system7_0_100M_0.xdc] for cell 'base_zynq_design_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [e:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/System/System.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_rst_processing_system7_0_100M_0/base_zynq_design_rst_processing_system7_0_100M_0.xdc] for cell 'base_zynq_design_i/rst_processing_system7_0_100M'
Parsing XDC File [E:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/System/System.srcs/constrs_1/new/base_zynq_design_wrapper.xdc]
Finished Parsing XDC File [E:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/System/System.srcs/constrs_1/new/base_zynq_design_wrapper.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'base_zynq_design_wrapper'...
WARNING: [Runs 36-115] Could not delete directory 'E:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/System/System.runs/impl_1/.Xil/Vivado-5900-SUPER-PC/dcp_3'.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:37 ; elapsed = 00:01:18 . Memory (MB): peak = 500.324 ; gain = 317.488
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 500.324 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19517b502

Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 978.289 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 80 cells.
Phase 2 Constant Propagation | Checksum: 25c388c27

Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 978.289 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 827 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 655 unconnected cells.
Phase 3 Sweep | Checksum: 17c3d5abb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:36 . Memory (MB): peak = 978.289 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 17c3d5abb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:36 . Memory (MB): peak = 978.289 ; gain = 0.000
Implement Debug Cores | Checksum: 22bc3b5ad
Logic Optimization | Checksum: 22bc3b5ad

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 19 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 38
Ending PowerOpt Patch Enables Task | Checksum: 17c3d5abb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 990.238 ; gain = 0.000
Ending Power Optimization Task | Checksum: 17c3d5abb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 990.238 ; gain = 11.949
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:16 ; elapsed = 00:03:38 . Memory (MB): peak = 990.238 ; gain = 489.914
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 990.238 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 990.238 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/System/System.runs/impl_1/base_zynq_design_wrapper_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 990.238 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 125cecfe6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.863 . Memory (MB): peak = 990.238 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 990.238 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 990.238 ; gain = 0.000

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: e230cc1a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 990.238 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: e230cc1a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1014.324 ; gain = 24.086

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: e230cc1a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1014.324 ; gain = 24.086

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 31813a51

Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1014.324 ; gain = 24.086
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4723c973

Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1014.324 ; gain = 24.086

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 53212e48

Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1014.324 ; gain = 24.086
Phase 2.1.2.1 Place Init Design | Checksum: b4aa400f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1014.324 ; gain = 24.086
Phase 2.1.2 Build Placer Netlist Model | Checksum: b4aa400f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1014.324 ; gain = 24.086

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: b4aa400f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1014.324 ; gain = 24.086
Phase 2.1.3 Constrain Clocks/Macros | Checksum: b4aa400f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1014.324 ; gain = 24.086
Phase 2.1 Placer Initialization Core | Checksum: b4aa400f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1014.324 ; gain = 24.086
Phase 2 Placer Initialization | Checksum: b4aa400f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1014.324 ; gain = 24.086

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: a8cc30a9

Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1014.324 ; gain = 24.086

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: a8cc30a9

Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1014.324 ; gain = 24.086

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 6fc160cd

Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 1014.324 ; gain = 24.086

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 145fcf86e

Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1014.324 ; gain = 24.086

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 145fcf86e

Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1014.324 ; gain = 24.086

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 131dc4fdb

Time (s): cpu = 00:01:02 ; elapsed = 00:01:02 . Memory (MB): peak = 1014.324 ; gain = 24.086

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 63294aca

Time (s): cpu = 00:01:02 ; elapsed = 00:01:02 . Memory (MB): peak = 1014.324 ; gain = 24.086

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 3bbcaf6a

Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 1014.324 ; gain = 24.086
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 3bbcaf6a

Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 1014.324 ; gain = 24.086

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 3bbcaf6a

Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 1014.324 ; gain = 24.086

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 3bbcaf6a

Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 1014.324 ; gain = 24.086
Phase 4.6 Small Shape Detail Placement | Checksum: 3bbcaf6a

Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 1014.324 ; gain = 24.086

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 3bbcaf6a

Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 1014.324 ; gain = 24.086
Phase 4 Detail Placement | Checksum: 3bbcaf6a

Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 1014.324 ; gain = 24.086

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 52303b5b

Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 1014.324 ; gain = 24.086

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 52303b5b

Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 1014.324 ; gain = 24.086

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.734. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: c7091b6c

Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 1014.324 ; gain = 24.086
Phase 5.2.2 Post Placement Optimization | Checksum: c7091b6c

Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 1014.324 ; gain = 24.086
Phase 5.2 Post Commit Optimization | Checksum: c7091b6c

Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 1014.324 ; gain = 24.086

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: c7091b6c

Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 1014.324 ; gain = 24.086

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: c7091b6c

Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 1014.324 ; gain = 24.086

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: c7091b6c

Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 1014.324 ; gain = 24.086
Phase 5.5 Placer Reporting | Checksum: c7091b6c

Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 1014.324 ; gain = 24.086

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 18b6e08d4

Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 1014.324 ; gain = 24.086
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 18b6e08d4

Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 1014.324 ; gain = 24.086
Ending Placer Task | Checksum: f6c4219c

Time (s): cpu = 00:00:00 ; elapsed = 00:01:21 . Memory (MB): peak = 1014.324 ; gain = 24.086
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:26 ; elapsed = 00:01:26 . Memory (MB): peak = 1014.324 ; gain = 24.086
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1014.324 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1014.324 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.340 . Memory (MB): peak = 1014.324 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1014.324 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1014.324 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e0097c11

Time (s): cpu = 00:01:28 ; elapsed = 00:01:26 . Memory (MB): peak = 1120.941 ; gain = 106.617

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e0097c11

Time (s): cpu = 00:01:28 ; elapsed = 00:01:27 . Memory (MB): peak = 1122.141 ; gain = 107.816

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: e0097c11

Time (s): cpu = 00:01:28 ; elapsed = 00:01:27 . Memory (MB): peak = 1130.273 ; gain = 115.949
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: b442f693

Time (s): cpu = 00:01:41 ; elapsed = 00:01:37 . Memory (MB): peak = 1157.305 ; gain = 142.980
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.753  | TNS=0      | WHS=-0.358 | THS=-110   |

Phase 2 Router Initialization | Checksum: d17969b3

Time (s): cpu = 00:01:46 ; elapsed = 00:01:40 . Memory (MB): peak = 1157.305 ; gain = 142.980

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: cc3a0f79

Time (s): cpu = 00:01:52 ; elapsed = 00:01:43 . Memory (MB): peak = 1157.305 ; gain = 142.980

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 982
 Number of Nodes with overlaps = 172
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1cd2852c6

Time (s): cpu = 00:02:13 ; elapsed = 00:01:55 . Memory (MB): peak = 1157.305 ; gain = 142.980
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.607  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19bde3953

Time (s): cpu = 00:02:13 ; elapsed = 00:01:56 . Memory (MB): peak = 1157.305 ; gain = 142.980

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 19f4bf871

Time (s): cpu = 00:02:14 ; elapsed = 00:01:57 . Memory (MB): peak = 1157.305 ; gain = 142.980
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.607  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 157f57668

Time (s): cpu = 00:02:14 ; elapsed = 00:01:57 . Memory (MB): peak = 1157.305 ; gain = 142.980
Phase 4 Rip-up And Reroute | Checksum: 157f57668

Time (s): cpu = 00:02:14 ; elapsed = 00:01:57 . Memory (MB): peak = 1157.305 ; gain = 142.980

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: dd80318a

Time (s): cpu = 00:02:15 ; elapsed = 00:01:57 . Memory (MB): peak = 1157.305 ; gain = 142.980
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.722  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: dd80318a

Time (s): cpu = 00:02:15 ; elapsed = 00:01:57 . Memory (MB): peak = 1157.305 ; gain = 142.980

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: dd80318a

Time (s): cpu = 00:02:15 ; elapsed = 00:01:57 . Memory (MB): peak = 1157.305 ; gain = 142.980

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 17b0b53a1

Time (s): cpu = 00:02:17 ; elapsed = 00:01:58 . Memory (MB): peak = 1157.305 ; gain = 142.980
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.722  | TNS=0      | WHS=0.031  | THS=0      |

Phase 7 Post Hold Fix | Checksum: d9826ecf

Time (s): cpu = 00:02:17 ; elapsed = 00:01:58 . Memory (MB): peak = 1157.305 ; gain = 142.980

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.57161 %
  Global Horizontal Routing Utilization  = 2.0131 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 16920e900

Time (s): cpu = 00:02:17 ; elapsed = 00:01:58 . Memory (MB): peak = 1157.305 ; gain = 142.980

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 16920e900

Time (s): cpu = 00:02:17 ; elapsed = 00:01:58 . Memory (MB): peak = 1157.305 ; gain = 142.980

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 12f5b5423

Time (s): cpu = 00:02:19 ; elapsed = 00:02:00 . Memory (MB): peak = 1157.305 ; gain = 142.980

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.722  | TNS=0      | WHS=0.031  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 12f5b5423

Time (s): cpu = 00:02:19 ; elapsed = 00:02:00 . Memory (MB): peak = 1157.305 ; gain = 142.980
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:02:02 . Memory (MB): peak = 1157.305 ; gain = 142.980
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:23 ; elapsed = 00:02:05 . Memory (MB): peak = 1157.305 ; gain = 142.980
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1157.305 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1157.305 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Dropbox/Dropbox/Projects/Complex/ZedBoard/fsearch/FPGA/System/System.runs/impl_1/base_zynq_design_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1157.305 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1157.305 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1161.617 ; gain = 4.313
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [Drc 23-20] Rule violation (RTSTAT-10) No routable loads - 54 net(s) have no routable loads. The problem net(s) are base_zynq_design_i/processing_system7_0/inst/ENET0_PTP_DELAY_REQ_RX, base_zynq_design_i/processing_system7_0/inst/ENET0_PTP_DELAY_REQ_TX, base_zynq_design_i/processing_system7_0/inst/ENET0_PTP_PDELAY_REQ_RX, base_zynq_design_i/processing_system7_0/inst/ENET0_PTP_PDELAY_REQ_TX, base_zynq_design_i/processing_system7_0/inst/ENET0_PTP_PDELAY_RESP_RX, base_zynq_design_i/processing_system7_0/inst/ENET0_PTP_PDELAY_RESP_TX, base_zynq_design_i/processing_system7_0/inst/ENET0_PTP_SYNC_FRAME_RX, base_zynq_design_i/processing_system7_0/inst/ENET0_PTP_SYNC_FRAME_TX, base_zynq_design_i/processing_system7_0/inst/ENET0_SOF_RX, base_zynq_design_i/processing_system7_0/inst/ENET0_SOF_TX, base_zynq_design_i/processing_system7_0/inst/M_AXI_GP0_ARCACHE, base_zynq_design_i/processing_system7_0/inst/M_AXI_GP0_ARLOCK, base_zynq_design_i/processing_system7_0/inst/M_AXI_GP0_ARPROT, base_zynq_design_i/processing_system7_0/inst/M_AXI_GP0_ARQOS, base_zynq_design_i/processing_system7_0/inst/M_AXI_GP0_AWCACHE (the first 15 of 24 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
