Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Aug  7 22:02:19 2023
| Host         : DEDSEC3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |           24 |
| No           | No                    | Yes                    |              12 |            4 |
| No           | Yes                   | No                     |              59 |           19 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               1 |            1 |
| Yes          | Yes                   | No                     |              59 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-----------------------------+-----------------------------------------+------------------+----------------+
|    Clock Signal    |        Enable Signal        |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+--------------------+-----------------------------+-----------------------------------------+------------------+----------------+
|  i2s/bclk_OBUF     | i2s/ws_r                    | rst_IBUF                                |                1 |              1 |
|  cw0/inst/clk_out1 | midi_proc/uart_r/sel        | midi_proc/uart_r/bitCnterReg[3]_i_1_n_0 |                1 |              4 |
|  cw0/inst/clk_out2 |                             | rst_IBUF                                |                1 |              5 |
|  i2s/bclk_OBUF     |                             | rst_IBUF                                |                3 |              7 |
|  cw0/inst/clk_out1 | midi_proc/uart_r/E[0]       | rst_IBUF                                |                2 |              7 |
|  cw0/inst/clk_out1 | adsr/_GEN_4                 | rst_IBUF                                |                6 |             16 |
|  cw0/inst/clk_out1 | adsr/out[15]_i_2_n_0        | adsr/out[15]_i_1_n_0                    |                4 |             16 |
|  cw0/inst/clk_out1 | osc1/run_tick0_carry__1_n_1 | rst_IBUF                                |                5 |             16 |
|  cw0/inst/clk_out1 |                             |                                         |               24 |             25 |
|  cw0/inst/clk_out1 |                             | rst_IBUF                                |               11 |             27 |
|  cw0/inst/clk_out1 |                             | osc1/idx_reg_rep_i_1_n_0                |                8 |             32 |
+--------------------+-----------------------------+-----------------------------------------+------------------+----------------+


