\hypertarget{group___l_l_w_u___peripheral}{}\section{L\+L\+W\+U}
\label{group___l_l_w_u___peripheral}\index{L\+L\+W\+U@{L\+L\+W\+U}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___l_l_w_u___register___accessor___macros}{L\+L\+W\+U -\/ Register accessor macros}
\item 
\hyperlink{group___l_l_w_u___register___masks}{L\+L\+W\+U Register Masks}
\end{DoxyCompactItemize}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_l_l_w_u___mem_map}{L\+L\+W\+U\+\_\+\+Mem\+Map}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___l_l_w_u___peripheral_ga89c97b9e8756088cb3d8617c022ae6ac}{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}~((\hyperlink{group___l_l_w_u___peripheral_ga03cfefad45ecbfeb2cd16eb85ccfe186}{L\+L\+W\+U\+\_\+\+Mem\+Map\+Ptr})0x4007\+C000u)
\item 
\#define \hyperlink{group___l_l_w_u___peripheral_ga4826d688973513cc02a2f1d4f67c336b}{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S}~\{ \hyperlink{group___l_l_w_u___peripheral_ga89c97b9e8756088cb3d8617c022ae6ac}{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R} \}
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \hyperlink{struct_l_l_w_u___mem_map}{L\+L\+W\+U\+\_\+\+Mem\+Map} $\ast$ \hyperlink{group___l_l_w_u___peripheral_ga03cfefad45ecbfeb2cd16eb85ccfe186}{L\+L\+W\+U\+\_\+\+Mem\+Map\+Ptr}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\hypertarget{group___l_l_w_u___peripheral_ga89c97b9e8756088cb3d8617c022ae6ac}{}\index{L\+L\+W\+U@{L\+L\+W\+U}!L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R@{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}}
\index{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R@{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}!L\+L\+W\+U@{L\+L\+W\+U}}
\subsubsection[{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R~(({\bf L\+L\+W\+U\+\_\+\+Mem\+Map\+Ptr})0x4007\+C000u)}\label{group___l_l_w_u___peripheral_ga89c97b9e8756088cb3d8617c022ae6ac}
Peripheral L\+L\+W\+U base pointer \hypertarget{group___l_l_w_u___peripheral_ga4826d688973513cc02a2f1d4f67c336b}{}\index{L\+L\+W\+U@{L\+L\+W\+U}!L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S@{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S}}
\index{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S@{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S}!L\+L\+W\+U@{L\+L\+W\+U}}
\subsubsection[{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S~\{ {\bf L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R} \}}\label{group___l_l_w_u___peripheral_ga4826d688973513cc02a2f1d4f67c336b}
Array initializer of L\+L\+W\+U peripheral base pointers 

\subsection{Typedef Documentation}
\hypertarget{group___l_l_w_u___peripheral_ga03cfefad45ecbfeb2cd16eb85ccfe186}{}\index{L\+L\+W\+U@{L\+L\+W\+U}!L\+L\+W\+U\+\_\+\+Mem\+Map\+Ptr@{L\+L\+W\+U\+\_\+\+Mem\+Map\+Ptr}}
\index{L\+L\+W\+U\+\_\+\+Mem\+Map\+Ptr@{L\+L\+W\+U\+\_\+\+Mem\+Map\+Ptr}!L\+L\+W\+U@{L\+L\+W\+U}}
\subsubsection[{L\+L\+W\+U\+\_\+\+Mem\+Map\+Ptr}]{\setlength{\rightskip}{0pt plus 5cm}typedef struct {\bf L\+L\+W\+U\+\_\+\+Mem\+Map}$\ast$ {\bf L\+L\+W\+U\+\_\+\+Mem\+Map\+Ptr}}\label{group___l_l_w_u___peripheral_ga03cfefad45ecbfeb2cd16eb85ccfe186}
L\+L\+W\+U -\/ Peripheral register structure 