Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jan 18 15:25:50 2022
| Host         : lsriw-rysy running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_control_sets -verbose -file tsr_wrapper_control_sets_placed.rpt
| Design       : tsr_wrapper
| Device       : xc7z010
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   110 |
| Unused register locations in slices containing registers |   211 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      2 |            4 |
|      4 |            8 |
|      5 |           13 |
|      6 |            2 |
|      7 |            3 |
|      8 |           44 |
|      9 |            1 |
|     10 |            1 |
|     11 |            4 |
|     12 |            1 |
|     13 |            2 |
|     14 |            2 |
|    16+ |           22 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             409 |          160 |
| No           | No                    | Yes                    |              28 |           18 |
| No           | Yes                   | No                     |             127 |           59 |
| Yes          | No                    | No                     |             343 |          106 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             506 |          183 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                          Clock Signal                         |                                                                       Enable Signal                                                                       |                                                                 Set/Reset Signal                                                                 | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                        | tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0               |                1 |              1 |
|  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                           | tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pIDLY_LD_i_1_n_0                                                                         |                1 |              1 |
|  tsr_i/clk_wiz_0/inst/clk_out1                                |                                                                                                                                                           | tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[1]                                                                         |                1 |              1 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                  |                1 |              2 |
|  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                           | tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/in0                                                                                                            |                1 |              2 |
|  tsr_i/clk_wiz_0/inst/clk_out1                                |                                                                                                                                                           | tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aRst_int                                                                                          |                1 |              2 |
|  tsr_i/clk_wiz_0/inst/clk_out1                                |                                                                                                                                                           | tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                        |                1 |              2 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                           | tsr_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                2 |              4 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_awready0                                                                         | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                         |                1 |              4 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_arready0                                                                         | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                         |                1 |              4 |
|  tsr_i/clk_wiz_0/inst/clk_out1                                | tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_2__0_n_0                                                 | tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SS[0]                                                                      |                1 |              4 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                           | tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                4 |              4 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                           | tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                4 |              4 |
|  tsr_i/clk_wiz_0/inst/clk_out1                                | tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_onehot_sState_reg[3]                                                                    |                                                                                                                                                  |                1 |              4 |
|  tsr_i/clk_wiz_0/inst/clk_out1                                | tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods[3]_i_2_n_0                                                    | tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SS[0]                                                                      |                1 |              4 |
|  tsr_i/clk_wiz_0/inst/clk_out1                                | tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt[4]_i_1_n_0                                                                                                   | tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                        |                1 |              5 |
|  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                        | tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenRst                                                                              |                2 |              5 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                          | tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                2 |              5 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                   | tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                  | tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |
|  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdEn                                                                                            | tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                           |                1 |              5 |
|  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0                                                                          |                                                                                                                                                  |                2 |              5 |
|  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                        | tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst                                                                              |                1 |              5 |
|  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pRdEn                                                                                            | tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                           |                1 |              5 |
|  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                        | tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenRst                                                                              |                1 |              5 |
|  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0                                                                          |                                                                                                                                                  |                2 |              5 |
|  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdEn                                                                                            | tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                           |                2 |              5 |
|  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                                                                             |                                                                                                                                                  |                2 |              5 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                           | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                         |                3 |              6 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | tsr_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |
|  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                           | tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst                                                                               |                3 |              7 |
|  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                           | tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst                                                                               |                3 |              7 |
|  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                           | tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst                                                                               |                3 |              7 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                 | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                         |                2 |              8 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                  |                5 |              8 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                  |                3 |              8 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                 | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                         |                3 |              8 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                 | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                         |                4 |              8 |
|  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                           | tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/SR[0]                                                                                   |                4 |              8 |
|  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                           | tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pMeRdy_int_reg_1[0]                                                                     |                3 |              8 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                 | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                         |                4 |              8 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/p_1_in[15]                                                                           | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                         |                3 |              8 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                  | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                         |                3 |              8 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                  | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                         |                5 |              8 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                 | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                         |                4 |              8 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                 | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                         |                4 |              8 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                  | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                         |                4 |              8 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                 | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                         |                2 |              8 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                 | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                         |                3 |              8 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                 | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                         |                5 |              8 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                 | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                         |                3 |              8 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/p_1_in[23]                                                                           | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                         |                3 |              8 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/p_1_in[31]                                                                           | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                         |                3 |              8 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                 | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                         |                2 |              8 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                 | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                         |                4 |              8 |
|  tsr_i/clk_wiz_0/inst/clk_out1                                | tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0                                                                         |                                                                                                                                                  |                2 |              8 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                  | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                         |                2 |              8 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                  | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                         |                3 |              8 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                  |                4 |              8 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                  |                3 |              8 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                 | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                         |                3 |              8 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                 | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                         |                3 |              8 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                 | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                         |                2 |              8 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                 | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                         |                2 |              8 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                 | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                         |                5 |              8 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                 | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                         |                3 |              8 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                 | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                         |                2 |              8 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/p_1_in[7]                                                                            | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                         |                3 |              8 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                 | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                         |                2 |              8 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                  | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                         |                5 |              8 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                 | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                         |                4 |              8 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                 | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                         |                4 |              8 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                 | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                         |                3 |              8 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                  | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                         |                5 |              8 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                  | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                         |                6 |              8 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                 | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                         |                2 |              8 |
|  tsr_i/clk_wiz_0/inst/clk_out1                                |                                                                                                                                                           | tsr_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                       |                6 |              9 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                           | tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |
|  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                           | tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/SR[0]                                                                                   |                5 |             11 |
|  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[10]_i_1_n_0                                                                                | tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg_n_0                                                                                    |                2 |             11 |
|  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1__0_n_0                                                                             | tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg_n_0                                                                                    |                2 |             11 |
|  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[10]_i_1__1_n_0                                                                             | tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg_n_0                                                                                    |                3 |             11 |
|  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                           | tsr_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                       |                8 |             12 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                  |                4 |             13 |
|  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                           | tsr_i/median5x5_0/inst/BRAM/position0_carry__0_n_3                                                                                               |                4 |             13 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                  |                3 |             14 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                  |                3 |             14 |
|  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                           | tsr_i/video_mux_0/de_out                                                                                                                         |                8 |             16 |
|  tsr_i/clk_wiz_0/inst/clk_out1                                | tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/E[0]                                                                                        |                                                                                                                                                  |                5 |             16 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                  |                3 |             16 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                          |                                                                                                                                                  |                8 |             17 |
|  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                           | tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                           |                7 |             21 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                        |                                                                                                                                                  |                8 |             21 |
|  tsr_i/clk_wiz_0/inst/clk_out1                                | tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0                                                                                     | tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                |                6 |             24 |
|  tsr_i/clk_wiz_0/inst/clk_out1                                | tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0                                                                                     | tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                |                6 |             24 |
|  tsr_i/clk_wiz_0/inst/clk_out1                                | tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0                                                                                        | tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                |                6 |             24 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]       |                                                                                                                                                  |                8 |             28 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                  |                7 |             28 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                  |                8 |             28 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                  |                6 |             28 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                      | tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                         |               16 |             32 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                  |                9 |             32 |
|  tsr_i/clk_wiz_0/inst/clk_out1                                |                                                                                                                                                           |                                                                                                                                                  |               24 |             38 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                  |               13 |             45 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    | tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                  |               13 |             45 |
|  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pAllVld                                                                                           |                                                                                                                                                  |                6 |             48 |
|  tsr_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                           |                                                                                                                                                  |               43 |            110 |
|  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                                                                           |                                                                                                                                                  |               45 |            125 |
|  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                           |                                                                                                                                                  |               49 |            145 |
+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


