// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "vio,Vivado 2020.2" *)
module vio_fft(clk, probe_in0, probe_in1, probe_in2, probe_in3, 
  probe_in4, probe_in5, probe_in6, probe_in7, probe_in8, probe_in9, probe_in10, probe_in11, 
  probe_in12, probe_in13, probe_in14, probe_in15, probe_in16, probe_in17, probe_in18, probe_in19, 
  probe_in20, probe_in21, probe_in22, probe_in23, probe_in24, probe_in25, probe_in26, probe_in27, 
  probe_in28, probe_in29, probe_in30, probe_in31, probe_in32, probe_out0);
  input clk;
  input [12:0]probe_in0;
  input [12:0]probe_in1;
  input [12:0]probe_in2;
  input [12:0]probe_in3;
  input [12:0]probe_in4;
  input [12:0]probe_in5;
  input [12:0]probe_in6;
  input [12:0]probe_in7;
  input [12:0]probe_in8;
  input [12:0]probe_in9;
  input [12:0]probe_in10;
  input [12:0]probe_in11;
  input [12:0]probe_in12;
  input [12:0]probe_in13;
  input [12:0]probe_in14;
  input [12:0]probe_in15;
  input [12:0]probe_in16;
  input [12:0]probe_in17;
  input [12:0]probe_in18;
  input [12:0]probe_in19;
  input [12:0]probe_in20;
  input [12:0]probe_in21;
  input [12:0]probe_in22;
  input [12:0]probe_in23;
  input [12:0]probe_in24;
  input [12:0]probe_in25;
  input [12:0]probe_in26;
  input [12:0]probe_in27;
  input [12:0]probe_in28;
  input [12:0]probe_in29;
  input [12:0]probe_in30;
  input [12:0]probe_in31;
  input [0:0]probe_in32;
  output [0:0]probe_out0;
endmodule
