
---------- Begin Simulation Statistics ----------
final_tick                               572575289466500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  34516                       # Simulator instruction rate (inst/s)
host_mem_usage                                 879004                       # Number of bytes of host memory used
host_op_rate                                    77583                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   289.72                       # Real time elapsed on the host
host_tick_rate                               27530858                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      22477223                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007976                       # Number of seconds simulated
sim_ticks                                  7976212750                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            14                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          14                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     12                       # Number of float alu accesses
system.cpu.num_fp_insts                            12                       # number of float instructions
system.cpu.num_fp_register_reads                   22                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  10                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  18                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  2                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         4     28.57%     28.57% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   2     14.29%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  2     14.29%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::MemRead                        2     14.29%     71.43% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     71.43% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   2     14.29%     85.71% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  2     14.29%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         14                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        91605                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        187606                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        35122                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          807                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        40219                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        28153                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        35122                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6969                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           45717                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            5126                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           60                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            196484                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           329218                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          807                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              19425                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1563413                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       468940                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22477209                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     15857373                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.417461                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.650130                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     11201035     70.64%     70.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       669557      4.22%     74.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       819446      5.17%     80.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       259651      1.64%     81.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       559289      3.53%     85.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       259179      1.63%     86.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       331169      2.09%     88.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       194634      1.23%     90.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1563413      9.86%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     15857373                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           21302588                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          320                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10363628                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7651059                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          637      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3034818     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          658      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          328      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        47722      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5476750     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        11440      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4002198     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       657061      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        55633      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6993998     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2195966      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22477209                       # Class of committed instruction
system.switch_cpus.commit.refs                9902658                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22477209                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.595240                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.595240                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      12054328                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23108451                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           754050                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2492252                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           6083                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        612173                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7786172                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1499                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2367905                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   572                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               45717                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1084063                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              14801798                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           114                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10473633                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           12166                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.002866                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1111125                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        33279                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.656555                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     15919006                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.463971                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.948337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         12442056     78.16%     78.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           104741      0.66%     78.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           213479      1.34%     80.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           171163      1.08%     81.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           177000      1.11%     82.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           140199      0.88%     83.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           219769      1.38%     84.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            72621      0.46%     85.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2377978     14.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     15919006                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          35989638                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         19173314                       # number of floating regfile writes
system.switch_cpus.idleCycles                   33399                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          839                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            37003                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.449481                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10305253                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2367905                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          333782                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7789690                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            1                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2418959                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23042282                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7937348                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         4668                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23122709                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3344                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3795554                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           6083                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       3804745                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        28384                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       567298                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          239                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       138603                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       167350                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          239                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          148                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          691                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28945687                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              22920921                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606024                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17541769                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.436832                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               22963924                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21283574                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1345038                       # number of integer regfile writes
system.switch_cpus.ipc                       0.626865                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.626865                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        41140      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3237401     14.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          658      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         2691      0.01%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        47746      0.21%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5476998     23.68%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        11440      0.05%     38.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4002314     17.31%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       762048      3.30%     58.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        94613      0.41%     59.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      7176890     31.03%     90.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2273443      9.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23127382                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22504764                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     44070917                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     21444950                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21671183                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1040681                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044998                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             451      0.04%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       122621     11.78%     11.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       262098     25.19%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          89614      8.61%     45.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11663      1.12%     46.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       495861     47.65%     94.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        58373      5.61%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1622159                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     19143964                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1475971                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1936331                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23038423                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23127382                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         3859                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       564993                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          435                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         3539                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       270621                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     15919006                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.452816                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.392403                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     10532876     66.17%     66.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       687676      4.32%     70.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       706726      4.44%     74.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       647871      4.07%     78.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       887865      5.58%     84.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       696969      4.38%     88.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       774250      4.86%     93.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       477348      3.00%     96.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       507425      3.19%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     15919006                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.449774                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1084063                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        22665                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        94151                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7789690                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2418959                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10612973                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 15952405                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4199554                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20390800                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         184505                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1032145                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        3064196                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         13432                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67937663                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23064534                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     20906181                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2817035                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4578685                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           6083                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7864069                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           515295                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     36040396                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     21167998                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3778431                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             37173549                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            45954022                       # The number of ROB writes
system.switch_cpus.timesIdled                     337                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       113425                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1853                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       228154                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1853                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 572575289466500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              69170                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28813                       # Transaction distribution
system.membus.trans_dist::CleanEvict            62792                       # Transaction distribution
system.membus.trans_dist::ReadExReq             26831                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26831                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         69170                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       283607                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       283607                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 283607                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7988096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7988096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7988096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             96001                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   96001    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               96001                       # Request fanout histogram
system.membus.reqLayer2.occupancy           319814000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          532654000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7976212750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572575289466500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 572575289466500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 572575289466500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             83067                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        65158                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          140801                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            31662                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           31662                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           396                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        82671                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       341975                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                342883                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9643392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9676160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           92650                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1844032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           207379                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008935                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.094104                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 205526     99.11%     99.11% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1853      0.89%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             207379                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          150535500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         171495000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            591000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 572575289466500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           31                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        18697                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18728                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           31                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        18697                       # number of overall hits
system.l2.overall_hits::total                   18728                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          363                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        95633                       # number of demand (read+write) misses
system.l2.demand_misses::total                  96001                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          363                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        95633                       # number of overall misses
system.l2.overall_misses::total                 96001                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     28628500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   9735039000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9763667500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     28628500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   9735039000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9763667500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          394                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       114330                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               114729                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          394                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       114330                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              114729                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.921320                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.836465                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.836763                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.921320                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.836465                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.836763                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 78866.391185                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101795.813161                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101703.810377                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 78866.391185                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101795.813161                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101703.810377                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28813                       # number of writebacks
system.l2.writebacks::total                     28813                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          363                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        95633                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             95996                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          363                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        95633                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            95996                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     24998500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   8778709000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8803707500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     24998500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   8778709000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8803707500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.921320                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.836465                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.836720                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.921320                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.836465                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.836720                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68866.391185                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91795.813161                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91709.107671                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68866.391185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91795.813161                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91709.107671                       # average overall mshr miss latency
system.l2.replacements                          92650                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        36345                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            36345                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        36345                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        36345                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          116                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              116                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          116                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          116                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          808                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           808                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         4831                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4831                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        26830                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               26831                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2644760000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2644760000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        31661                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             31662                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.847415                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.847420                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98574.729780                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98571.055868                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        26830                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          26830                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2376460000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2376460000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.847415                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.847388                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88574.729780                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88574.729780                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           31                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 31                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          363                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              365                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     28628500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     28628500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          394                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            396                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.921320                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.921717                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 78866.391185                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78434.246575                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          363                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          363                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     24998500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24998500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.921320                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.916667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68866.391185                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68866.391185                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        13866                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13866                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        68803                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           68805                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   7090279000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7090279000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        82669                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         82671                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.832271                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.832275                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 103051.887272                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103048.891796                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        68803                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        68803                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   6402249000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6402249000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.832271                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.832251                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 93051.887272                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93051.887272                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 572575289466500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3984.669874                       # Cycle average of tags in use
system.l2.tags.total_refs                      218760                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     92650                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.361144                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              572567313254500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.419399                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.092513                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.185700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    15.121610                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3945.850651                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005718                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003692                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.963342                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972820                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          882                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3124                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1009362                       # Number of tag accesses
system.l2.tags.data_accesses                  1009362                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 572575289466500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        23232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      6120512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6144064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        23232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1844032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1844032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          363                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        95633                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               96001                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        28813                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              28813                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             16048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             24072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      2912661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    767345630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             770298410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        16048                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      2912661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2928708                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      231191426                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            231191426                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      231191426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            16048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            24072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      2912661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    767345630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1001489836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     28813.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       363.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     95632.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000167620750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1721                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1721                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              195830                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              27101                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       95996                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28813                       # Number of write requests accepted
system.mem_ctrls.readBursts                     95996                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28813                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1747                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.77                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3027707000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  479975000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4827613250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31540.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50290.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    12219                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   21617                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 12.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 95996                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28813                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   53187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   21062                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   12830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8891                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        90944                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     87.811400                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    75.284569                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    78.045858                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        78534     86.35%     86.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7162      7.88%     94.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3513      3.86%     98.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1061      1.17%     99.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          379      0.42%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          152      0.17%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           77      0.08%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           28      0.03%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           38      0.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        90944                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1721                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      55.777455                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.612413                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     62.689396                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1706     99.13%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           11      0.64%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      0.17%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1721                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1721                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.733295                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.698396                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.105110                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1154     67.05%     67.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               38      2.21%     69.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              384     22.31%     91.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              124      7.21%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               21      1.22%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1721                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6143680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1843072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6143744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1844032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       770.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       231.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    770.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    231.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7976049500                       # Total gap between requests
system.mem_ctrls.avgGap                      63906.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        23232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      6120448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1843072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 2912660.523003226146                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 767337606.434833407402                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 231071068.158255934715                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          363                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        95633                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        28813                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     10056750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4817556500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 189722824250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27704.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50375.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6584625.84                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    27.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            331445940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            176141130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           353330040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           78012900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     629391360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3581345910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         46969440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5196636720                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        651.516814                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     93668750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    266240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7616293750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            317987040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            168991350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           332074260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           72312660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     629391360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3579874740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         48173760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5148805170                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        645.520040                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     96713750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    266240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7613248750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 572567313253750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     7976202500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 572575289466500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1083660                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1083672                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1083660                       # number of overall hits
system.cpu.icache.overall_hits::total         1083672                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          403                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            405                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          403                       # number of overall misses
system.cpu.icache.overall_misses::total           405                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     30410000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     30410000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     30410000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     30410000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           14                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1084063                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1084077                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           14                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1084063                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1084077                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000374                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000374                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 75459.057072                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75086.419753                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 75459.057072                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75086.419753                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          116                       # number of writebacks
system.cpu.icache.writebacks::total               116                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            9                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          394                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          394                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          394                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          394                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     29557500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     29557500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     29557500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     29557500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000363                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000363                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 75019.035533                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75019.035533                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 75019.035533                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75019.035533                       # average overall mshr miss latency
system.cpu.icache.replacements                    116                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1083660                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1083672                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          403                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           405                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     30410000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     30410000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           14                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1084063                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1084077                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000374                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 75459.057072                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75086.419753                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          394                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          394                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     29557500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     29557500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000363                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 75019.035533                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75019.035533                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 572575289466500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003865                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               46725                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            402.801724                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      572567313254500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000028                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003837                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          280                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          271                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.546875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2168550                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2168550                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572575289466500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572575289466500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572575289466500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 572575289466500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572575289466500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572575289466500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 572575289466500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9285269                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9285272                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9299608                       # number of overall hits
system.cpu.dcache.overall_hits::total         9299611                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       167810                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         167813                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       170833                       # number of overall misses
system.cpu.dcache.overall_misses::total        170836                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  14298443686                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14298443686                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  14298443686                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14298443686                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9453079                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9453085                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9470441                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9470447                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017752                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017752                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018039                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018039                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 85206.147941                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 85204.624707                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 83698.370256                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83696.900454                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1883273                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             28835                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    65.312051                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        36345                       # number of writebacks
system.cpu.dcache.writebacks::total             36345                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        54766                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        54766                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        54766                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        54766                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       113044                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       113044                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       114330                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       114330                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   9995113686                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9995113686                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  10108857686                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10108857686                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011958                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011958                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012072                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012072                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 88417.905294                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88417.905294                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 88418.242683                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88418.242683                       # average overall mshr miss latency
system.cpu.dcache.replacements                 113309                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      7065360                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7065362                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       136122                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        136124                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  11521601000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11521601000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7201482                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7201486                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018902                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018902                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 84641.725805                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 84640.482207                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        54739                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        54739                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        81383                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        81383                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   7250525500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7250525500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011301                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011301                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 89091.401153                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89091.401153                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2219909                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2219910                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        31688                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        31689                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2776842686                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2776842686                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2251597                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2251599                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014074                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014074                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 87630.733590                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87627.968254                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           27                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           27                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        31661                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        31661                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2744588186                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2744588186                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014062                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014062                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 86686.718234                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86686.718234                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        14339                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         14339                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3023                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3023                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        17362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        17362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.174116                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.174116                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1286                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1286                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    113744000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    113744000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074070                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074070                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 88447.900467                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 88447.900467                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 572575289466500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.014149                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8702230                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            113309                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.800872                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      572567313256500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.014147                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          590                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          325                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19055227                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19055227                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               572599394661000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  50073                       # Simulator instruction rate (inst/s)
host_mem_usage                                 907980                       # Number of bytes of host memory used
host_op_rate                                   111484                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   798.83                       # Real time elapsed on the host
host_tick_rate                               30175766                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000010                       # Number of instructions simulated
sim_ops                                      89056221                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024105                       # Number of seconds simulated
sim_ticks                                 24105194500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       309314                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        618867                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       549870                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           31                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        15632                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       575474                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       442940                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       549870                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       106930                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          618436                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           27619                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         5449                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           2649102                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          2442906                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        15865                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             454061                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4692311                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          966                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1800013                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999999                       # Number of instructions committed
system.switch_cpus.commit.committedOps       66578998                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     47802418                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.392796                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.636496                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     34048884     71.23%     71.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1956695      4.09%     75.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2336463      4.89%     80.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       936081      1.96%     82.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1600447      3.35%     85.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       740971      1.55%     87.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       937959      1.96%     89.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       552607      1.16%     90.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4692311      9.82%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     47802418                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           60635765                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         9144                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31819159                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              21764873                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        11104      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     11374500     17.08%     17.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        14727      0.02%     17.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          385      0.00%     17.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       257221      0.39%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          786      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       141999      0.21%     17.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     17.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4944      0.01%     17.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         5205      0.01%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     15240856     22.89%     40.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     40.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp       256000      0.38%     41.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           15      0.00%     41.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        31811      0.05%     41.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     41.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     11145042     16.74%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2022512      3.04%     60.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       187929      0.28%     61.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     19742361     29.65%     90.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6141569      9.22%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     66578998                       # Class of committed instruction
system.switch_cpus.commit.refs               28094371                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps              66578998                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.607013                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.607013                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      36440124                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69027332                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2273386                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7458315                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          31718                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1842220                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            22204815                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5143                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             6684288                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1745                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              618436                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3133810                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              44761302                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2979                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           55                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               31838892                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          314                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1579                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           63436                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.012828                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3250795                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       470559                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.660416                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     48045763                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.454012                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.929416                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         37506032     78.06%     78.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           305758      0.64%     78.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           605450      1.26%     79.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           749447      1.56%     81.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           530964      1.11%     82.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           424556      0.88%     83.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           652441      1.36%     84.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           236095      0.49%     85.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7035020     14.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     48045763                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         102059598                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         54711670                       # number of floating regfile writes
system.switch_cpus.idleCycles                  164626                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        24801                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           525338                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.425499                       # Inst execution rate
system.switch_cpus.iew.exec_refs             29303929                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            6684288                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1012712                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      22231984                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           36                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          533                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      6841695                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     68662532                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      22619641                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        50213                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      68723854                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           9548                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      11426543                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          31718                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      11453252                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        78679                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1582081                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          135                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          777                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       467115                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       512197                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          777                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         9075                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        15726                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          85815070                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68139442                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.609894                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52338116                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.413377                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               68270897                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         63425620                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         6227774                       # number of integer regfile writes
system.switch_cpus.ipc                       0.622272                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.622272                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       134321      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12195844     17.73%     17.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        14880      0.02%     17.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           410      0.00%     17.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       281696      0.41%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          819      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       142979      0.21%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         5146      0.01%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5379      0.01%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           77      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     15241537     22.16%     40.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     40.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       256000      0.37%     41.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           20      0.00%     41.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        31811      0.05%     41.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     11145341     16.21%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2352002      3.42%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       311381      0.45%     61.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     20279895     29.49%     90.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6374530      9.27%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       68774068                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        64054331                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    125500347                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     61085498                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     61891307                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             2907512                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.042276                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           19291      0.66%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            701      0.02%      0.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           364      0.01%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            1      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       340573     11.71%     12.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       726281     24.98%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         243935      8.39%     45.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         35049      1.21%     46.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1377763     47.39%     94.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       163554      5.63%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        7492928                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     63005964                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      7053944                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      8855517                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           68650931                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          68774068                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        11601                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2083530                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4901                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        10635                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1265071                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     48045763                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.431428                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.378039                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     31937856     66.47%     66.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2170352      4.52%     70.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2075115      4.32%     75.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1908909      3.97%     79.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2648563      5.51%     84.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2106317      4.38%     89.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2286038      4.76%     93.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1416210      2.95%     96.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1496403      3.11%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     48045763                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.426540                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3134077                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   390                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        70669                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       283461                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     22231984                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      6841695                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31019673                       # number of misc regfile reads
system.switch_cpus.numCycles                 48210389                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        14172164                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61730478                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         738315                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3116295                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        8238775                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        119156                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     199530155                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       68850376                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     63887787                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8418357                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       13299964                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          31718                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      22307026                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          2157309                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    102317214                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     63484769                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          203                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           32                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11278098                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           34                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            111289438                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           137001755                       # The number of ROB writes
system.switch_cpus.timesIdled                    1841                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       350957                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5126                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       702150                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5127                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  24105194500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             230119                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        88668                       # Transaction distribution
system.membus.trans_dist::CleanEvict           220645                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79435                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79435                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        230119                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       928421                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       928421                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 928421                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25486208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     25486208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25486208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            309554                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  309554    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              309554                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1030781500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1706693500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  24105194500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  24105194500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  24105194500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  24105194500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            259717                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       193467                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2891                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          467607                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            91474                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           91474                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3125                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       256592                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9139                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1044202                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1053341                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       384896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     28983360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               29368256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          313010                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5674880                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           664201                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007733                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.087612                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 659066     99.23%     99.23% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5134      0.77%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             664201                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          458765000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         522100000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4687500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  24105194500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1093                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        40542                       # number of demand (read+write) hits
system.l2.demand_hits::total                    41635                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1093                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        40542                       # number of overall hits
system.l2.overall_hits::total                   41635                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         2030                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       307524                       # number of demand (read+write) misses
system.l2.demand_misses::total                 309554                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         2030                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       307524                       # number of overall misses
system.l2.overall_misses::total                309554                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    165859000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  30503759500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30669618500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    165859000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  30503759500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30669618500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3123                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       348066                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               351189                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3123                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       348066                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              351189                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.650016                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.883522                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.881446                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.650016                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.883522                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.881446                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81703.940887                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 99191.476112                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99076.795971                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81703.940887                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 99191.476112                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99076.795971                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               88668                       # number of writebacks
system.l2.writebacks::total                     88668                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         2030                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       307524                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            309554                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         2030                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       307524                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           309554                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    145559000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  27428519500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  27574078500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    145559000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  27428519500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  27574078500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.650016                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.883522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.881446                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.650016                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.883522                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.881446                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71703.940887                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 89191.476112                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89076.795971                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71703.940887                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 89191.476112                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89076.795971                       # average overall mshr miss latency
system.l2.replacements                         313008                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       104799                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           104799                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       104799                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       104799                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2890                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2890                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2890                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2890                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1429                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1429                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data        12039                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12039                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        79435                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79435                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   7859373500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7859373500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        91474                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             91474                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.868389                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.868389                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98940.939133                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98940.939133                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        79435                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79435                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   7065023500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7065023500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.868389                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.868389                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88940.939133                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88940.939133                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1093                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1093                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         2030                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2030                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    165859000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    165859000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3123                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3123                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.650016                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.650016                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81703.940887                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81703.940887                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         2030                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2030                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    145559000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    145559000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.650016                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.650016                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71703.940887                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71703.940887                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        28503                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             28503                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       228089                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          228089                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  22644386000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  22644386000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       256592                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        256592                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.888917                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.888917                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 99278.728917                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99278.728917                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       228089                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       228089                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  20363496000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  20363496000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.888917                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.888917                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 89278.728917                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89278.728917                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  24105194500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                      709303                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    317104                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.236815                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.956111                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    16.077079                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4049.966809                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007314                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.988761                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          901                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3073                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3121592                       # Number of tag accesses
system.l2.tags.data_accesses                  3121592                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  24105194500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       129920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     19681536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19811456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       129920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        129920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5674752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5674752                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         2030                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       307524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              309554                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        88668                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              88668                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      5389710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    816485260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             821874970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      5389710                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5389710                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      235416147                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            235416147                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      235416147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      5389710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    816485260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1057291116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     88659.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      2030.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    307398.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001808448500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5339                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5339                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              633827                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              83412                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      309554                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      88668                       # Number of write requests accepted
system.mem_ctrls.readBursts                    309554                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    88668                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    126                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     9                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             19654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             19443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             19034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             20094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             21854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            22100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            19391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5350                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.42                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8965144250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1547140000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14766919250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28973.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47723.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    66099                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   66271                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 21.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                309554                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                88668                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  168276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   73022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   42503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   25553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       265712                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     95.882941                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.300088                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   112.777504                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       226521     85.25%     85.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        21003      7.90%     93.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10978      4.13%     97.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3116      1.17%     98.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1180      0.44%     98.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          513      0.19%     99.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          265      0.10%     99.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          177      0.07%     99.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1959      0.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       265712                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5339                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      57.951489                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     49.764154                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    208.704979                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          5335     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            1      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5339                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5339                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.604795                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.575329                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.013779                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3842     71.96%     71.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              112      2.10%     74.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1062     19.89%     93.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              301      5.64%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               20      0.37%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5339                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19803392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8064                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5673792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19811456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5674752                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       821.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       235.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    821.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    235.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   24105279000                       # Total gap between requests
system.mem_ctrls.avgGap                      60532.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       129920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     19673472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5673792                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 5389709.674402336590                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 816150726.350704193115                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 235376321.066399186850                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         2030                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       307524                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        88668                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     62000000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  14704919250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 590715081750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     30541.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     47817.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6662099.99                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    33.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            974809920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            518119965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1138979940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          241712100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1902925440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      10619868360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        313347360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        15709763085                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        651.716919                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    725051750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    804960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  22575182750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            922366620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            490257075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1070335980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          221056560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1902925440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      10612059360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        319923360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        15538924395                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        644.629704                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    743310500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    804960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  22556924000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 572567313253750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    32081397000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 572599394661000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4213848                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4213860                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4213848                       # number of overall hits
system.cpu.icache.overall_hits::total         4213860                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4024                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4026                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4024                       # number of overall misses
system.cpu.icache.overall_misses::total          4026                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    239696000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    239696000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    239696000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    239696000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           14                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4217872                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4217886                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           14                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4217872                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4217886                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000954                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000955                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000954                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000955                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 59566.600398                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59537.009439                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 59566.600398                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59537.009439                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          839                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    59.928571                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3007                       # number of writebacks
system.cpu.icache.writebacks::total              3007                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          505                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          505                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          505                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          505                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3519                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3519                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3519                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3519                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    211688500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    211688500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    211688500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    211688500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000834                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000834                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000834                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000834                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 60155.868144                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60155.868144                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 60155.868144                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60155.868144                       # average overall mshr miss latency
system.cpu.icache.replacements                   3007                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4213848                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4213860                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4024                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4026                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    239696000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    239696000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           14                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4217872                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4217886                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000954                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000955                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 59566.600398                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59537.009439                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          505                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          505                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3519                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3519                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    211688500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    211688500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000834                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000834                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 60155.868144                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60155.868144                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 572599394661000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.019164                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4217381                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3521                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1197.779324                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      572567313254500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000081                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.019083                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000037                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000037                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          496                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8439293                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8439293                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572599394661000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572599394661000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572599394661000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 572599394661000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572599394661000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572599394661000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 572599394661000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     35478745                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35478748                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     35535858                       # number of overall hits
system.cpu.dcache.overall_hits::total        35535861                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       874352                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         874355                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       886455                       # number of overall misses
system.cpu.dcache.overall_misses::total        886458                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  70108712799                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  70108712799                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  70108712799                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  70108712799                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     36353097                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36353103                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     36422313                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36422319                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.024052                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024052                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.024338                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024338                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 80183.624900                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80183.349782                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 79088.857076                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79088.589419                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7244286                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            108988                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    66.468657                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       141144                       # number of writebacks
system.cpu.dcache.writebacks::total            141144                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       417080                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       417080                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       417080                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       417080                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       457272                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       457272                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       462398                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       462398                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  41113051301                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  41113051301                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  41575595801                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  41575595801                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012579                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012579                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012695                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012695                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 89909.400315                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89909.400315                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 89913.009574                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89913.009574                       # average overall mshr miss latency
system.cpu.dcache.replacements                 461375                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     27020891                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27020893                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       751109                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        751111                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  59112020000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  59112020000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     27772000                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27772004                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.027046                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027046                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 78699.656109                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78699.446553                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       416974                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       416974                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       334135                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       334135                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  30242098000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  30242098000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.012031                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012031                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 90508.620767                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 90508.620767                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8457854                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8457855                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       123243                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       123244                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  10996692799                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10996692799                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8581097                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8581099                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014362                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014362                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 89227.727327                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 89227.003335                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          106                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          106                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       123137                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       123137                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  10870953301                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10870953301                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014350                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014350                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 88283.402235                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88283.402235                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        57113                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         57113                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        12103                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        12103                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        69216                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        69216                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.174858                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.174858                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5126                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5126                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    462544500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    462544500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074058                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074058                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 90234.978541                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 90234.978541                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 572599394661000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.057256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35998262                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            462399                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             77.851081                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      572567313256500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.057255                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000056                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000056                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          529                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          378                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          73307037                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         73307037                       # Number of data accesses

---------- End Simulation Statistics   ----------
