

================================================================
== Vitis HLS Report for 'bubble_sort'
================================================================
* Date:           Mon Feb 24 14:44:02 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prac
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg225-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.050 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        1|  2196266|  10.000 ns|  21.963 ms|    2|  2196267|       no|
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+----------+-----+-----+-----------------------------------------------+
        |                                                 |                                      |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                   |
        |                     Instance                    |                Module                |   min   |   max   |    min    |    max   | min | max |                      Type                     |
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+----------+-----+-----+-----------------------------------------------+
        |grp_bubble_sort_Pipeline_VITIS_LOOP_61_1_fu_233  |bubble_sort_Pipeline_VITIS_LOOP_61_1  |        3|       41|  30.000 ns|  0.410 us|    2|   40|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_bubble_sort_Pipeline_VITIS_LOOP_21_4_fu_239  |bubble_sort_Pipeline_VITIS_LOOP_21_4  |        3|       77|  30.000 ns|  0.770 us|    2|   76|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_bubble_sort_Pipeline_VITIS_LOOP_39_6_fu_250  |bubble_sort_Pipeline_VITIS_LOOP_39_6  |        3|       77|  30.000 ns|  0.770 us|    2|   76|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        +----------------------+---------+---------+------------+-----------+-----------+--------+----------+
        |                      |  Latency (cycles) |  Iteration |  Initiation Interval  |  Trip  |          |
        |       Loop Name      |   min   |   max   |   Latency  |  achieved |   target  |  Count | Pipelined|
        +----------------------+---------+---------+------------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_9_1      |        0|  2196222|  3 ~ 115590|          -|          -|  0 ~ 19|        no|
        | + VITIS_LOOP_14_2    |        0|   115587|    7 ~ 6083|          -|          -|  0 ~ 19|        no|
        |  ++ VITIS_LOOP_18_3  |        0|     3038|      8 ~ 82|          -|          -|  0 ~ 37|        no|
        |  ++ VITIS_LOOP_36_5  |        0|     3038|      8 ~ 82|          -|          -|  0 ~ 37|        no|
        +----------------------+---------+---------+------------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    366|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|     48|    372|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|    347|    -|
|Register         |        -|   -|    177|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    225|   1085|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      6|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+----+----+-----+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP| FF | LUT | URAM|
    +-------------------------------------------------+--------------------------------------+---------+----+----+-----+-----+
    |grp_bubble_sort_Pipeline_VITIS_LOOP_21_4_fu_239  |bubble_sort_Pipeline_VITIS_LOOP_21_4  |        0|   0|  16|  124|    0|
    |grp_bubble_sort_Pipeline_VITIS_LOOP_39_6_fu_250  |bubble_sort_Pipeline_VITIS_LOOP_39_6  |        0|   0|  16|  124|    0|
    |grp_bubble_sort_Pipeline_VITIS_LOOP_61_1_fu_233  |bubble_sort_Pipeline_VITIS_LOOP_61_1  |        0|   0|  16|  124|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+----+-----+-----+
    |Total                                            |                                      |        0|   0|  48|  372|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln14_1_fu_373_p2              |         +|   0|  0|  13|           5|           1|
    |add_ln14_fu_283_p2                |         +|   0|  0|  13|           5|           1|
    |add_ln18_fu_352_p2                |         +|   0|  0|  13|           5|           1|
    |add_ln36_fu_402_p2                |         +|   0|  0|  13|           5|           1|
    |add_ln9_fu_306_p2                 |         +|   0|  0|  13|           5|           1|
    |ap_block_state20_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln14_fu_300_p2               |      icmp|   0|  0|  13|           5|           5|
    |icmp_ln17_fu_324_p2               |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln18_1_fu_335_p2             |      icmp|   0|  0|  13|           5|           5|
    |icmp_ln18_fu_330_p2               |      icmp|   0|  0|  13|           5|           5|
    |icmp_ln19_fu_346_p2               |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln27_fu_367_p2               |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln35_fu_379_p2               |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln36_fu_385_p2               |      icmp|   0|  0|  13|           5|           5|
    |icmp_ln37_fu_396_p2               |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln57_fu_294_p2               |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln9_fu_277_p2                |      icmp|   0|  0|  13|           5|           5|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 366|         243|         192|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |A_1_reg_187                              |    9|          2|   32|         64|
    |A_2_reg_153                              |    9|          2|   32|         64|
    |M_address0                               |   20|          4|    5|         20|
    |M_address0_local                         |   31|          6|    5|         30|
    |M_address1                               |    9|          2|    5|         10|
    |M_address1_local                         |   14|          3|    5|         15|
    |M_ce0                                    |   20|          4|    1|          4|
    |M_ce1                                    |    9|          2|    1|          2|
    |ap_NS_fsm                                |  106|         21|    1|         21|
    |ap_phi_mux_storemerge1_ph_phi_fu_213_p4  |    9|          2|    4|          8|
    |ap_phi_mux_storemerge1_phi_fu_225_p4     |    9|          2|    5|         10|
    |errorFlag_o                              |   25|          5|    7|         35|
    |errorFlag_o_preg                         |   14|          3|    6|         18|
    |indvars_iv33_fu_82                       |    9|          2|    5|         10|
    |j_reg_143                                |    9|          2|    5|         10|
    |k_1_reg_164                              |    9|          2|    5|         10|
    |k_3_reg_199                              |    9|          2|    5|         10|
    |k_fu_78                                  |    9|          2|    5|         10|
    |storemerge1_ph_reg_209                   |    9|          2|    4|          8|
    |storemerge1_reg_221                      |    9|          2|    5|         10|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    |  347|         72|  143|        369|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |A_1_reg_187                                                   |  32|   0|   32|          0|
    |A_2_reg_153                                                   |  32|   0|   32|          0|
    |M_addr_3_reg_492                                              |   5|   0|    5|          0|
    |M_addr_reg_452                                                |   5|   0|    5|          0|
    |add_ln14_1_reg_517                                            |   5|   0|    5|          0|
    |add_ln14_reg_447                                              |   5|   0|    5|          0|
    |add_ln18_reg_500                                              |   5|   0|    5|          0|
    |add_ln36_reg_538                                              |   5|   0|    5|          0|
    |ap_CS_fsm                                                     |  20|   0|   20|          0|
    |errorFlag_o_preg                                              |   6|   0|   32|         26|
    |grp_bubble_sort_Pipeline_VITIS_LOOP_21_4_fu_239_ap_start_reg  |   1|   0|    1|          0|
    |grp_bubble_sort_Pipeline_VITIS_LOOP_39_6_fu_250_ap_start_reg  |   1|   0|    1|          0|
    |grp_bubble_sort_Pipeline_VITIS_LOOP_61_1_fu_233_ap_start_reg  |   1|   0|    1|          0|
    |i_reg_431                                                     |   5|   0|    5|          0|
    |icmp_ln17_reg_475                                             |   1|   0|    1|          0|
    |icmp_ln18_1_reg_483                                           |   1|   0|    1|          0|
    |icmp_ln18_reg_479                                             |   1|   0|    1|          0|
    |icmp_ln35_reg_522                                             |   1|   0|    1|          0|
    |icmp_ln37_reg_534                                             |   1|   0|    1|          0|
    |icmp_ln57_reg_458                                             |   1|   0|    1|          0|
    |icmp_ln9_reg_443                                              |   1|   0|    1|          0|
    |indvars_iv33_fu_82                                            |   5|   0|    5|          0|
    |j_reg_143                                                     |   5|   0|    5|          0|
    |k_1_reg_164                                                   |   5|   0|    5|          0|
    |k_3_reg_199                                                   |   5|   0|    5|          0|
    |k_fu_78                                                       |   5|   0|    5|          0|
    |storemerge1_ph_reg_209                                        |   4|   0|    6|          2|
    |storemerge1_reg_221                                           |   5|   0|    6|          1|
    |storemerge2_reg_174                                           |   1|   0|    6|          5|
    |targetBlock2_reg_543                                          |   1|   0|    1|          0|
    |targetBlock_reg_505                                           |   1|   0|    1|          0|
    |zext_ln14_reg_470                                             |   5|   0|   64|         59|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         | 177|   0|  270|         93|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|   bubble_sort|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|   bubble_sort|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|   bubble_sort|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|   bubble_sort|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|   bubble_sort|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|   bubble_sort|  return value|
|M_address0   |  out|    5|   ap_memory|             M|         array|
|M_ce0        |  out|    1|   ap_memory|             M|         array|
|M_we0        |  out|    1|   ap_memory|             M|         array|
|M_d0         |  out|   32|   ap_memory|             M|         array|
|M_q0         |   in|   32|   ap_memory|             M|         array|
|M_address1   |  out|    5|   ap_memory|             M|         array|
|M_ce1        |  out|    1|   ap_memory|             M|         array|
|M_we1        |  out|    1|   ap_memory|             M|         array|
|M_d1         |  out|   32|   ap_memory|             M|         array|
|M_q1         |   in|   32|   ap_memory|             M|         array|
|errorFlag_i  |   in|   32|     ap_none|     errorFlag|       pointer|
|errorFlag_o  |  out|   32|     ap_none|     errorFlag|       pointer|
+-------------+-----+-----+------------+--------------+--------------+

