Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Sep 24 22:42:50 2023
| Host         : LAPTOP-LQMFOCT1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    17          
TIMING-18  Warning           Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (17)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (33)
5. checking no_input_delay (1)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (17)
-------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: nolabel_line83/SC/clk_control_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (33)
-------------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.051        0.000                      0                  194        0.153        0.000                      0                  194        4.500        0.000                       0                   105  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               5.051        0.000                      0                  194        0.153        0.000                      0                  194        4.500        0.000                       0                   105  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        5.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.051ns  (required time - arrival time)
  Source:                 sendData_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/spiData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.964ns  (logic 1.356ns (27.315%)  route 3.608ns (72.685%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 14.556 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.831     5.078    clock_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  sendData_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.419     5.497 r  sendData_reg[5]/Q
                         net (fo=96, routed)          2.048     7.545    nolabel_line83/CR/spiData_reg[3][5]
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.297     7.842 r  nolabel_line83/CR/i_/spiData[2]_i_17/O
                         net (fo=1, routed)           0.000     7.842    nolabel_line83/CR/i_/spiData[2]_i_17_n_0
    SLICE_X1Y37          MUXF7 (Prop_muxf7_I1_O)      0.217     8.059 r  nolabel_line83/CR/i_/spiData_reg[2]_i_8/O
                         net (fo=1, routed)           0.950     9.009    nolabel_line83/CR/CBM[42]
    SLICE_X3Y37          LUT6 (Prop_lut6_I4_O)        0.299     9.308 r  nolabel_line83/CR/spiData[2]_i_4/O
                         net (fo=1, routed)           0.611     9.919    nolabel_line83/CR/spiData[2]_i_4_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I5_O)        0.124    10.043 r  nolabel_line83/CR/spiData[2]_i_1/O
                         net (fo=1, routed)           0.000    10.043    nolabel_line83/spiData_0[2]
    SLICE_X4Y37          FDRE                                         r  nolabel_line83/spiData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.651    14.556    nolabel_line83/clock_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  nolabel_line83/spiData_reg[2]/C
                         clock pessimism              0.496    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X4Y37          FDRE (Setup_fdre_C_D)        0.077    15.094    nolabel_line83/spiData_reg[2]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -10.043    
  -------------------------------------------------------------------
                         slack                                  5.051    

Slack (MET) :             5.178ns  (required time - arrival time)
  Source:                 sendData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/spiData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.843ns  (logic 1.353ns (27.935%)  route 3.490ns (72.065%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 14.557 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.831     5.078    clock_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  sendData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.419     5.497 r  sendData_reg[3]/Q
                         net (fo=96, routed)          1.942     7.440    nolabel_line83/CR/spiData_reg[3][3]
    SLICE_X2Y33          LUT6 (Prop_lut6_I2_O)        0.299     7.739 r  nolabel_line83/CR/i_/spiData[3]_i_21/O
                         net (fo=1, routed)           0.000     7.739    nolabel_line83/CR/i_/spiData[3]_i_21_n_0
    SLICE_X2Y33          MUXF7 (Prop_muxf7_I1_O)      0.214     7.953 r  nolabel_line83/CR/i_/spiData_reg[3]_i_9/O
                         net (fo=1, routed)           0.814     8.766    nolabel_line83/CR/CBM[11]
    SLICE_X2Y34          LUT6 (Prop_lut6_I0_O)        0.297     9.063 r  nolabel_line83/CR/spiData[3]_i_3/O
                         net (fo=1, routed)           0.735     9.798    nolabel_line83/CR/spiData[3]_i_3_n_0
    SLICE_X4Y38          LUT5 (Prop_lut5_I3_O)        0.124     9.922 r  nolabel_line83/CR/spiData[3]_i_1/O
                         net (fo=1, routed)           0.000     9.922    nolabel_line83/spiData_0[3]
    SLICE_X4Y38          FDRE                                         r  nolabel_line83/spiData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.652    14.557    nolabel_line83/clock_IBUF_BUFG
    SLICE_X4Y38          FDRE                                         r  nolabel_line83/spiData_reg[3]/C
                         clock pessimism              0.499    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X4Y38          FDRE (Setup_fdre_C_D)        0.079    15.100    nolabel_line83/spiData_reg[3]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -9.922    
  -------------------------------------------------------------------
                         slack                                  5.178    

Slack (MET) :             5.192ns  (required time - arrival time)
  Source:                 sendData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/spiData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.832ns  (logic 1.353ns (28.002%)  route 3.479ns (71.998%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 14.557 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.831     5.078    clock_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  sendData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.419     5.497 r  sendData_reg[3]/Q
                         net (fo=96, routed)          1.932     7.429    nolabel_line83/CR/spiData_reg[3][3]
    SLICE_X4Y33          LUT6 (Prop_lut6_I2_O)        0.299     7.728 r  nolabel_line83/CR/i_/spiData[6]_i_17/O
                         net (fo=1, routed)           0.000     7.728    nolabel_line83/CR/i_/spiData[6]_i_17_n_0
    SLICE_X4Y33          MUXF7 (Prop_muxf7_I1_O)      0.214     7.942 r  nolabel_line83/CR/i_/spiData_reg[6]_i_10/O
                         net (fo=1, routed)           0.828     8.770    nolabel_line83/CR/CBM[38]
    SLICE_X3Y34          LUT6 (Prop_lut6_I0_O)        0.297     9.067 r  nolabel_line83/CR/spiData[6]_i_5/O
                         net (fo=1, routed)           0.719     9.786    nolabel_line83/CR/spiData[6]_i_5_n_0
    SLICE_X4Y38          LUT5 (Prop_lut5_I3_O)        0.124     9.910 r  nolabel_line83/CR/spiData[6]_i_1/O
                         net (fo=1, routed)           0.000     9.910    nolabel_line83/spiData_0[6]
    SLICE_X4Y38          FDRE                                         r  nolabel_line83/spiData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.652    14.557    nolabel_line83/clock_IBUF_BUFG
    SLICE_X4Y38          FDRE                                         r  nolabel_line83/spiData_reg[6]/C
                         clock pessimism              0.499    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X4Y38          FDRE (Setup_fdre_C_D)        0.081    15.102    nolabel_line83/spiData_reg[6]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                  5.192    

Slack (MET) :             5.235ns  (required time - arrival time)
  Source:                 sendData_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/spiData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.784ns  (logic 1.356ns (28.343%)  route 3.428ns (71.657%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.558ns = ( 14.558 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.831     5.078    clock_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  sendData_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.419     5.497 r  sendData_reg[5]/Q
                         net (fo=96, routed)          2.098     7.595    nolabel_line83/CR/spiData_reg[3][5]
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.297     7.892 r  nolabel_line83/CR/i_/spiData[0]_i_15/O
                         net (fo=1, routed)           0.000     7.892    nolabel_line83/CR/i_/spiData[0]_i_15_n_0
    SLICE_X1Y36          MUXF7 (Prop_muxf7_I1_O)      0.217     8.109 r  nolabel_line83/CR/i_/spiData_reg[0]_i_7/O
                         net (fo=1, routed)           0.597     8.707    nolabel_line83/CR/CBM[8]
    SLICE_X4Y36          LUT6 (Prop_lut6_I4_O)        0.299     9.006 f  nolabel_line83/CR/spiData[0]_i_2/O
                         net (fo=1, routed)           0.733     9.739    nolabel_line83/CR/spiData[0]_i_2_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I0_O)        0.124     9.863 r  nolabel_line83/CR/spiData[0]_i_1/O
                         net (fo=1, routed)           0.000     9.863    nolabel_line83/spiData_0[0]
    SLICE_X4Y39          FDRE                                         r  nolabel_line83/spiData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.653    14.558    nolabel_line83/clock_IBUF_BUFG
    SLICE_X4Y39          FDRE                                         r  nolabel_line83/spiData_reg[0]/C
                         clock pessimism              0.496    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X4Y39          FDRE (Setup_fdre_C_D)        0.079    15.098    nolabel_line83/spiData_reg[0]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.863    
  -------------------------------------------------------------------
                         slack                                  5.235    

Slack (MET) :             5.446ns  (required time - arrival time)
  Source:                 sendData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/spiData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 1.506ns (32.940%)  route 3.066ns (67.060%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.558ns = ( 14.558 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.831     5.078    clock_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  sendData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.419     5.497 r  sendData_reg[3]/Q
                         net (fo=96, routed)          1.717     7.215    nolabel_line83/CR/spiData_reg[3][3]
    SLICE_X6Y34          LUT6 (Prop_lut6_I2_O)        0.299     7.514 r  nolabel_line83/CR/i_/spiData[1]_i_22/O
                         net (fo=1, routed)           0.000     7.514    nolabel_line83/CR/i_/spiData[1]_i_22_n_0
    SLICE_X6Y34          MUXF7 (Prop_muxf7_I1_O)      0.247     7.761 r  nolabel_line83/CR/i_/spiData_reg[1]_i_11/O
                         net (fo=1, routed)           0.000     7.761    nolabel_line83/CR/CBM[25]
    SLICE_X6Y34          MUXF8 (Prop_muxf8_I0_O)      0.098     7.859 r  nolabel_line83/CR/spiData_reg[1]_i_6/O
                         net (fo=1, routed)           0.417     8.276    nolabel_line83/CR/spiData_reg[1]_i_6_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I0_O)        0.319     8.595 r  nolabel_line83/CR/spiData[1]_i_3/O
                         net (fo=1, routed)           0.931     9.526    nolabel_line83/CR/spiData[1]_i_3_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I3_O)        0.124     9.650 r  nolabel_line83/CR/spiData[1]_i_1/O
                         net (fo=1, routed)           0.000     9.650    nolabel_line83/spiData_0[1]
    SLICE_X4Y40          FDRE                                         r  nolabel_line83/spiData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.653    14.558    nolabel_line83/clock_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  nolabel_line83/spiData_reg[1]/C
                         clock pessimism              0.496    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X4Y40          FDRE (Setup_fdre_C_D)        0.077    15.096    nolabel_line83/spiData_reg[1]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -9.650    
  -------------------------------------------------------------------
                         slack                                  5.446    

Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 nolabel_line83/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/spiData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.309ns  (logic 0.580ns (13.461%)  route 3.729ns (86.539%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.558ns = ( 14.558 - 10.000 ) 
    Source Clock Delay      (SCD):    4.997ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.750     4.997    nolabel_line83/clock_IBUF_BUFG
    SLICE_X9Y38          FDRE                                         r  nolabel_line83/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.456     5.453 r  nolabel_line83/state_reg[2]/Q
                         net (fo=48, routed)          2.541     7.994    nolabel_line83/state_reg_n_0_[2]
    SLICE_X8Y39          LUT5 (Prop_lut5_I2_O)        0.124     8.118 r  nolabel_line83/g0_b0/O
                         net (fo=9, routed)           1.188     9.306    nolabel_line83/g0_b0_n_0
    SLICE_X4Y40          FDRE                                         r  nolabel_line83/spiData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.653    14.558    nolabel_line83/clock_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  nolabel_line83/spiData_reg[1]/C
                         clock pessimism              0.457    15.015    
                         clock uncertainty           -0.035    14.980    
    SLICE_X4Y40          FDRE (Setup_fdre_C_CE)      -0.169    14.811    nolabel_line83/spiData_reg[1]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.528ns  (required time - arrival time)
  Source:                 sendData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/spiData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 1.358ns (30.231%)  route 3.134ns (69.769%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 14.557 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.831     5.078    clock_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  sendData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.419     5.497 r  sendData_reg[3]/Q
                         net (fo=96, routed)          1.865     7.363    nolabel_line83/CR/spiData_reg[3][3]
    SLICE_X7Y34          LUT6 (Prop_lut6_I2_O)        0.299     7.662 r  nolabel_line83/CR/i_/spiData[4]_i_20/O
                         net (fo=1, routed)           0.000     7.662    nolabel_line83/CR/i_/spiData[4]_i_20_n_0
    SLICE_X7Y34          MUXF7 (Prop_muxf7_I1_O)      0.217     7.879 r  nolabel_line83/CR/i_/spiData_reg[4]_i_9/O
                         net (fo=1, routed)           0.810     8.689    nolabel_line83/CR/CBM[36]
    SLICE_X7Y35          LUT6 (Prop_lut6_I0_O)        0.299     8.988 r  nolabel_line83/CR/spiData[4]_i_4/O
                         net (fo=1, routed)           0.459     9.446    nolabel_line83/CR/spiData[4]_i_4_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I4_O)        0.124     9.570 r  nolabel_line83/CR/spiData[4]_i_1/O
                         net (fo=1, routed)           0.000     9.570    nolabel_line83/spiData_0[4]
    SLICE_X4Y38          FDRE                                         r  nolabel_line83/spiData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.652    14.557    nolabel_line83/clock_IBUF_BUFG
    SLICE_X4Y38          FDRE                                         r  nolabel_line83/spiData_reg[4]/C
                         clock pessimism              0.499    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X4Y38          FDRE (Setup_fdre_C_D)        0.077    15.098    nolabel_line83/spiData_reg[4]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.570    
  -------------------------------------------------------------------
                         slack                                  5.528    

Slack (MET) :             5.616ns  (required time - arrival time)
  Source:                 nolabel_line83/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/spiData_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.580ns (13.821%)  route 3.616ns (86.179%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 14.557 - 10.000 ) 
    Source Clock Delay      (SCD):    4.997ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.750     4.997    nolabel_line83/clock_IBUF_BUFG
    SLICE_X9Y38          FDRE                                         r  nolabel_line83/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.456     5.453 r  nolabel_line83/state_reg[2]/Q
                         net (fo=48, routed)          2.541     7.994    nolabel_line83/state_reg_n_0_[2]
    SLICE_X8Y39          LUT5 (Prop_lut5_I2_O)        0.124     8.118 r  nolabel_line83/g0_b0/O
                         net (fo=9, routed)           1.076     9.194    nolabel_line83/g0_b0_n_0
    SLICE_X4Y38          FDRE                                         r  nolabel_line83/spiData_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.652    14.557    nolabel_line83/clock_IBUF_BUFG
    SLICE_X4Y38          FDRE                                         r  nolabel_line83/spiData_reg[3]/C
                         clock pessimism              0.457    15.014    
                         clock uncertainty           -0.035    14.979    
    SLICE_X4Y38          FDRE (Setup_fdre_C_CE)      -0.169    14.810    nolabel_line83/spiData_reg[3]
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                  5.616    

Slack (MET) :             5.616ns  (required time - arrival time)
  Source:                 nolabel_line83/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/spiData_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.580ns (13.821%)  route 3.616ns (86.179%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 14.557 - 10.000 ) 
    Source Clock Delay      (SCD):    4.997ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.750     4.997    nolabel_line83/clock_IBUF_BUFG
    SLICE_X9Y38          FDRE                                         r  nolabel_line83/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.456     5.453 r  nolabel_line83/state_reg[2]/Q
                         net (fo=48, routed)          2.541     7.994    nolabel_line83/state_reg_n_0_[2]
    SLICE_X8Y39          LUT5 (Prop_lut5_I2_O)        0.124     8.118 r  nolabel_line83/g0_b0/O
                         net (fo=9, routed)           1.076     9.194    nolabel_line83/g0_b0_n_0
    SLICE_X4Y38          FDRE                                         r  nolabel_line83/spiData_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.652    14.557    nolabel_line83/clock_IBUF_BUFG
    SLICE_X4Y38          FDRE                                         r  nolabel_line83/spiData_reg[4]/C
                         clock pessimism              0.457    15.014    
                         clock uncertainty           -0.035    14.979    
    SLICE_X4Y38          FDRE (Setup_fdre_C_CE)      -0.169    14.810    nolabel_line83/spiData_reg[4]
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                  5.616    

Slack (MET) :             5.616ns  (required time - arrival time)
  Source:                 nolabel_line83/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/spiData_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.580ns (13.821%)  route 3.616ns (86.179%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 14.557 - 10.000 ) 
    Source Clock Delay      (SCD):    4.997ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.750     4.997    nolabel_line83/clock_IBUF_BUFG
    SLICE_X9Y38          FDRE                                         r  nolabel_line83/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.456     5.453 r  nolabel_line83/state_reg[2]/Q
                         net (fo=48, routed)          2.541     7.994    nolabel_line83/state_reg_n_0_[2]
    SLICE_X8Y39          LUT5 (Prop_lut5_I2_O)        0.124     8.118 r  nolabel_line83/g0_b0/O
                         net (fo=9, routed)           1.076     9.194    nolabel_line83/g0_b0_n_0
    SLICE_X4Y38          FDRE                                         r  nolabel_line83/spiData_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.652    14.557    nolabel_line83/clock_IBUF_BUFG
    SLICE_X4Y38          FDRE                                         r  nolabel_line83/spiData_reg[6]/C
                         clock pessimism              0.457    15.014    
                         clock uncertainty           -0.035    14.979    
    SLICE_X4Y38          FDRE (Setup_fdre_C_CE)      -0.169    14.810    nolabel_line83/spiData_reg[6]
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                  5.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 nolabel_line83/nextState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.592     1.485    nolabel_line83/clock_IBUF_BUFG
    SLICE_X8Y38          FDRE                                         r  nolabel_line83/nextState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.164     1.649 r  nolabel_line83/nextState_reg[2]/Q
                         net (fo=1, routed)           0.049     1.698    nolabel_line83/nextState[2]
    SLICE_X9Y38          LUT6 (Prop_lut6_I1_O)        0.045     1.743 r  nolabel_line83/state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.743    nolabel_line83/state[2]_i_1_n_0
    SLICE_X9Y38          FDRE                                         r  nolabel_line83/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.861     2.002    nolabel_line83/clock_IBUF_BUFG
    SLICE_X9Y38          FDRE                                         r  nolabel_line83/state_reg[2]/C
                         clock pessimism             -0.504     1.498    
    SLICE_X9Y38          FDRE (Hold_fdre_C_D)         0.092     1.590    nolabel_line83/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 nolabel_line83/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/nextState_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.189ns (56.282%)  route 0.147ns (43.718%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.592     1.485    nolabel_line83/clock_IBUF_BUFG
    SLICE_X9Y38          FDRE                                         r  nolabel_line83/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.141     1.626 r  nolabel_line83/state_reg[1]/Q
                         net (fo=40, routed)          0.147     1.773    nolabel_line83/state_reg_n_0_[1]
    SLICE_X8Y38          LUT5 (Prop_lut5_I4_O)        0.048     1.821 r  nolabel_line83/nextState[4]_i_2/O
                         net (fo=1, routed)           0.000     1.821    nolabel_line83/nextState_1[4]
    SLICE_X8Y38          FDRE                                         r  nolabel_line83/nextState_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.861     2.002    nolabel_line83/clock_IBUF_BUFG
    SLICE_X8Y38          FDRE                                         r  nolabel_line83/nextState_reg[4]/C
                         clock pessimism             -0.504     1.498    
    SLICE_X8Y38          FDRE (Hold_fdre_C_D)         0.131     1.629    nolabel_line83/nextState_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 nolabel_line83/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/nextState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.846%)  route 0.147ns (44.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.592     1.485    nolabel_line83/clock_IBUF_BUFG
    SLICE_X9Y38          FDRE                                         r  nolabel_line83/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.141     1.626 r  nolabel_line83/state_reg[4]/Q
                         net (fo=40, routed)          0.147     1.773    nolabel_line83/state_reg_n_0_[4]
    SLICE_X8Y38          LUT6 (Prop_lut6_I1_O)        0.045     1.818 r  nolabel_line83/nextState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.818    nolabel_line83/nextState_1[0]
    SLICE_X8Y38          FDRE                                         r  nolabel_line83/nextState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.861     2.002    nolabel_line83/clock_IBUF_BUFG
    SLICE_X8Y38          FDRE                                         r  nolabel_line83/nextState_reg[0]/C
                         clock pessimism             -0.504     1.498    
    SLICE_X8Y38          FDRE (Hold_fdre_C_D)         0.121     1.619    nolabel_line83/nextState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 nolabel_line83/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/nextState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.888%)  route 0.147ns (44.112%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.592     1.485    nolabel_line83/clock_IBUF_BUFG
    SLICE_X9Y38          FDRE                                         r  nolabel_line83/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.141     1.626 r  nolabel_line83/state_reg[1]/Q
                         net (fo=40, routed)          0.147     1.773    nolabel_line83/state_reg_n_0_[1]
    SLICE_X8Y38          LUT5 (Prop_lut5_I4_O)        0.045     1.818 r  nolabel_line83/nextState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.818    nolabel_line83/nextState_1[1]
    SLICE_X8Y38          FDRE                                         r  nolabel_line83/nextState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.861     2.002    nolabel_line83/clock_IBUF_BUFG
    SLICE_X8Y38          FDRE                                         r  nolabel_line83/nextState_reg[1]/C
                         clock pessimism             -0.504     1.498    
    SLICE_X8Y38          FDRE (Hold_fdre_C_D)         0.120     1.618    nolabel_line83/nextState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 nolabel_line83/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/nextState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.224%)  route 0.151ns (44.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.592     1.485    nolabel_line83/clock_IBUF_BUFG
    SLICE_X9Y38          FDRE                                         r  nolabel_line83/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.141     1.626 r  nolabel_line83/state_reg[1]/Q
                         net (fo=40, routed)          0.151     1.777    nolabel_line83/state_reg_n_0_[1]
    SLICE_X8Y38          LUT5 (Prop_lut5_I2_O)        0.045     1.822 r  nolabel_line83/nextState[2]_i_1/O
                         net (fo=1, routed)           0.000     1.822    nolabel_line83/nextState_1[2]
    SLICE_X8Y38          FDRE                                         r  nolabel_line83/nextState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.861     2.002    nolabel_line83/clock_IBUF_BUFG
    SLICE_X8Y38          FDRE                                         r  nolabel_line83/nextState_reg[2]/C
                         clock pessimism             -0.504     1.498    
    SLICE_X8Y38          FDRE (Hold_fdre_C_D)         0.121     1.619    nolabel_line83/nextState_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 nolabel_line83/currPage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/currPage_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.114%)  route 0.134ns (41.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.622     1.515    nolabel_line83/clock_IBUF_BUFG
    SLICE_X7Y40          FDRE                                         r  nolabel_line83/currPage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  nolabel_line83/currPage_reg[0]/Q
                         net (fo=3, routed)           0.134     1.790    nolabel_line83/currPage[0]
    SLICE_X7Y40          LUT6 (Prop_lut6_I5_O)        0.045     1.835 r  nolabel_line83/currPage[0]_i_1/O
                         net (fo=1, routed)           0.000     1.835    nolabel_line83/currPage[0]_i_1_n_0
    SLICE_X7Y40          FDRE                                         r  nolabel_line83/currPage_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.891     2.032    nolabel_line83/clock_IBUF_BUFG
    SLICE_X7Y40          FDRE                                         r  nolabel_line83/currPage_reg[0]/C
                         clock pessimism             -0.517     1.515    
    SLICE_X7Y40          FDRE (Hold_fdre_C_D)         0.092     1.607    nolabel_line83/currPage_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 nolabel_line83/currPage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/spiData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.784%)  route 0.195ns (51.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.622     1.515    nolabel_line83/clock_IBUF_BUFG
    SLICE_X7Y40          FDRE                                         r  nolabel_line83/currPage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  nolabel_line83/currPage_reg[1]/Q
                         net (fo=2, routed)           0.195     1.851    nolabel_line83/CR/currPage[0]
    SLICE_X4Y40          LUT6 (Prop_lut6_I2_O)        0.045     1.896 r  nolabel_line83/CR/spiData[1]_i_1/O
                         net (fo=1, routed)           0.000     1.896    nolabel_line83/spiData_0[1]
    SLICE_X4Y40          FDRE                                         r  nolabel_line83/spiData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.891     2.032    nolabel_line83/clock_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  nolabel_line83/spiData_reg[1]/C
                         clock pessimism             -0.501     1.531    
    SLICE_X4Y40          FDRE (Hold_fdre_C_D)         0.120     1.651    nolabel_line83/spiData_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 bcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sendData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.776%)  route 0.147ns (41.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.621     1.514    clock_IBUF_BUFG
    SLICE_X6Y38          FDRE                                         r  bcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164     1.678 f  bcount_reg[2]/Q
                         net (fo=9, routed)           0.147     1.824    bcount_reg[2]
    SLICE_X5Y38          LUT3 (Prop_lut3_I2_O)        0.045     1.869 r  sendData[6]_i_2/O
                         net (fo=1, routed)           0.000     1.869    sendData[6]_i_2_n_0
    SLICE_X5Y38          FDRE                                         r  sendData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.890     2.031    clock_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  sendData_reg[6]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X5Y38          FDRE (Hold_fdre_C_D)         0.092     1.622    sendData_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 nolabel_line83/pageCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/pageCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.227ns (66.676%)  route 0.113ns (33.324%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.623     1.516    nolabel_line83/clock_IBUF_BUFG
    SLICE_X7Y43          FDRE                                         r  nolabel_line83/pageCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.128     1.644 r  nolabel_line83/pageCount_reg[3]/Q
                         net (fo=5, routed)           0.113     1.757    nolabel_line83/pageCount_reg_n_0_[3]
    SLICE_X7Y43          LUT6 (Prop_lut6_I4_O)        0.099     1.856 r  nolabel_line83/pageCount[4]_i_1/O
                         net (fo=1, routed)           0.000     1.856    nolabel_line83/pageCount[4]_i_1_n_0
    SLICE_X7Y43          FDRE                                         r  nolabel_line83/pageCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.892     2.033    nolabel_line83/clock_IBUF_BUFG
    SLICE_X7Y43          FDRE                                         r  nolabel_line83/pageCount_reg[4]/C
                         clock pessimism             -0.517     1.516    
    SLICE_X7Y43          FDRE (Hold_fdre_C_D)         0.092     1.608    nolabel_line83/pageCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 nolabel_line83/sendDone_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.189ns (50.840%)  route 0.183ns (49.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.621     1.514    nolabel_line83/clock_IBUF_BUFG
    SLICE_X7Y38          FDRE                                         r  nolabel_line83/sendDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141     1.655 f  nolabel_line83/sendDone_reg/Q
                         net (fo=9, routed)           0.183     1.838    nolabel_line83/sendDone
    SLICE_X7Y40          LUT3 (Prop_lut3_I2_O)        0.048     1.886 r  nolabel_line83/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.886    nolabel_line83_n_6
    SLICE_X7Y40          FDRE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.891     2.032    clock_IBUF_BUFG
    SLICE_X7Y40          FDRE                                         r  FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.501     1.531    
    SLICE_X7Y40          FDRE (Hold_fdre_C_D)         0.105     1.636    FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y40    FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y41    FSM_sequential_state_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X6Y38    bcount_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y40    bcount_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y40    bcount_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y41    bcount_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y41    bcount_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y41    bcount_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y41    bcount_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y40    FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y40    FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y41    FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y41    FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y38    bcount_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y38    bcount_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y40    bcount_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y40    bcount_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y40    bcount_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y40    bcount_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y40    FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y40    FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y41    FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y41    FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y38    bcount_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y38    bcount_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y40    bcount_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y40    bcount_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y40    bcount_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y40    bcount_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line83/SC/shiftReg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.604ns  (logic 1.057ns (13.901%)  route 6.547ns (86.099%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=82, routed)          5.819     6.752    nolabel_line83/SC/reset_IBUF
    SLICE_X3Y40          LUT4 (Prop_lut4_I0_O)        0.124     6.876 r  nolabel_line83/SC/shiftReg[7]_i_1/O
                         net (fo=8, routed)           0.728     7.604    nolabel_line83/SC/shiftReg[7]_i_1_n_0
    SLICE_X3Y39          FDRE                                         r  nolabel_line83/SC/shiftReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line83/SC/shiftReg_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.604ns  (logic 1.057ns (13.901%)  route 6.547ns (86.099%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=82, routed)          5.819     6.752    nolabel_line83/SC/reset_IBUF
    SLICE_X3Y40          LUT4 (Prop_lut4_I0_O)        0.124     6.876 r  nolabel_line83/SC/shiftReg[7]_i_1/O
                         net (fo=8, routed)           0.728     7.604    nolabel_line83/SC/shiftReg[7]_i_1_n_0
    SLICE_X3Y39          FDRE                                         r  nolabel_line83/SC/shiftReg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line83/SC/shiftReg_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.604ns  (logic 1.057ns (13.901%)  route 6.547ns (86.099%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=82, routed)          5.819     6.752    nolabel_line83/SC/reset_IBUF
    SLICE_X3Y40          LUT4 (Prop_lut4_I0_O)        0.124     6.876 r  nolabel_line83/SC/shiftReg[7]_i_1/O
                         net (fo=8, routed)           0.728     7.604    nolabel_line83/SC/shiftReg[7]_i_1_n_0
    SLICE_X3Y39          FDRE                                         r  nolabel_line83/SC/shiftReg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line83/SC/shiftReg_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.604ns  (logic 1.057ns (13.901%)  route 6.547ns (86.099%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=82, routed)          5.819     6.752    nolabel_line83/SC/reset_IBUF
    SLICE_X3Y40          LUT4 (Prop_lut4_I0_O)        0.124     6.876 r  nolabel_line83/SC/shiftReg[7]_i_1/O
                         net (fo=8, routed)           0.728     7.604    nolabel_line83/SC/shiftReg[7]_i_1_n_0
    SLICE_X3Y39          FDRE                                         r  nolabel_line83/SC/shiftReg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line83/SC/shiftReg_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.604ns  (logic 1.057ns (13.901%)  route 6.547ns (86.099%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=82, routed)          5.819     6.752    nolabel_line83/SC/reset_IBUF
    SLICE_X3Y40          LUT4 (Prop_lut4_I0_O)        0.124     6.876 r  nolabel_line83/SC/shiftReg[7]_i_1/O
                         net (fo=8, routed)           0.728     7.604    nolabel_line83/SC/shiftReg[7]_i_1_n_0
    SLICE_X3Y39          FDRE                                         r  nolabel_line83/SC/shiftReg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line83/SC/done_send_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.455ns  (logic 1.057ns (14.179%)  route 6.398ns (85.821%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=82, routed)          6.398     7.331    nolabel_line83/SC/reset_IBUF
    SLICE_X1Y40          LUT4 (Prop_lut4_I3_O)        0.124     7.455 r  nolabel_line83/SC/done_send_i_1/O
                         net (fo=1, routed)           0.000     7.455    nolabel_line83/SC/done_send_i_1_n_0
    SLICE_X1Y40          FDRE                                         r  nolabel_line83/SC/done_send_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line83/SC/shiftReg_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.415ns  (logic 1.057ns (14.256%)  route 6.358ns (85.744%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=82, routed)          5.819     6.752    nolabel_line83/SC/reset_IBUF
    SLICE_X3Y40          LUT4 (Prop_lut4_I0_O)        0.124     6.876 r  nolabel_line83/SC/shiftReg[7]_i_1/O
                         net (fo=8, routed)           0.538     7.415    nolabel_line83/SC/shiftReg[7]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  nolabel_line83/SC/shiftReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line83/SC/shiftReg_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.415ns  (logic 1.057ns (14.256%)  route 6.358ns (85.744%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=82, routed)          5.819     6.752    nolabel_line83/SC/reset_IBUF
    SLICE_X3Y40          LUT4 (Prop_lut4_I0_O)        0.124     6.876 r  nolabel_line83/SC/shiftReg[7]_i_1/O
                         net (fo=8, routed)           0.538     7.415    nolabel_line83/SC/shiftReg[7]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  nolabel_line83/SC/shiftReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line83/SC/shiftReg_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.415ns  (logic 1.057ns (14.256%)  route 6.358ns (85.744%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=82, routed)          5.819     6.752    nolabel_line83/SC/reset_IBUF
    SLICE_X3Y40          LUT4 (Prop_lut4_I0_O)        0.124     6.876 r  nolabel_line83/SC/shiftReg[7]_i_1/O
                         net (fo=8, routed)           0.538     7.415    nolabel_line83/SC/shiftReg[7]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  nolabel_line83/SC/shiftReg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line83/SC/CE_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.998ns  (logic 1.049ns (14.990%)  route 5.949ns (85.010%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=82, routed)          5.949     6.882    nolabel_line83/SC/reset_IBUF
    SLICE_X0Y39          LUT4 (Prop_lut4_I3_O)        0.116     6.998 r  nolabel_line83/SC/CE_i_1/O
                         net (fo=1, routed)           0.000     6.998    nolabel_line83/SC/CE_i_1_n_0
    SLICE_X0Y39          FDRE                                         r  nolabel_line83/SC/CE_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line83/SC/shiftReg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line83/SC/shiftReg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.212ns (80.884%)  route 0.050ns (19.116%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE                         0.000     0.000 r  nolabel_line83/SC/shiftReg_reg[3]/C
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  nolabel_line83/SC/shiftReg_reg[3]/Q
                         net (fo=1, routed)           0.050     0.217    nolabel_line83/SC/shiftReg_reg_n_0_[3]
    SLICE_X3Y39          LUT4 (Prop_lut4_I0_O)        0.045     0.262 r  nolabel_line83/SC/shiftReg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.262    nolabel_line83/SC/shiftReg__0[4]
    SLICE_X3Y39          FDRE                                         r  nolabel_line83/SC/shiftReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line83/SC/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line83/SC/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.232ns (73.581%)  route 0.083ns (26.419%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE                         0.000     0.000 r  nolabel_line83/SC/FSM_onehot_state_reg[2]/C
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.133     0.133 r  nolabel_line83/SC/FSM_onehot_state_reg[2]/Q
                         net (fo=5, routed)           0.083     0.216    nolabel_line83/SC/FSM_onehot_state_reg_n_0_[2]
    SLICE_X3Y40          LUT5 (Prop_lut5_I2_O)        0.099     0.315 r  nolabel_line83/SC/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.315    nolabel_line83/SC/FSM_onehot_state[0]_i_1_n_0
    SLICE_X3Y40          FDSE                                         r  nolabel_line83/SC/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line83/SC/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line83/SC/shiftReg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.191ns (54.903%)  route 0.157ns (45.097%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE                         0.000     0.000 r  nolabel_line83/SC/FSM_onehot_state_reg[1]/C
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  nolabel_line83/SC/FSM_onehot_state_reg[1]/Q
                         net (fo=16, routed)          0.157     0.303    nolabel_line83/SC/FSM_onehot_state_reg_n_0_[1]
    SLICE_X2Y40          LUT4 (Prop_lut4_I1_O)        0.045     0.348 r  nolabel_line83/SC/shiftReg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.348    nolabel_line83/SC/shiftReg__0[2]
    SLICE_X2Y40          FDRE                                         r  nolabel_line83/SC/shiftReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line83/SC/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line83/SC/shiftReg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.191ns (54.279%)  route 0.161ns (45.721%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE                         0.000     0.000 r  nolabel_line83/SC/FSM_onehot_state_reg[1]/C
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  nolabel_line83/SC/FSM_onehot_state_reg[1]/Q
                         net (fo=16, routed)          0.161     0.307    nolabel_line83/SC/FSM_onehot_state_reg_n_0_[1]
    SLICE_X2Y40          LUT4 (Prop_lut4_I1_O)        0.045     0.352 r  nolabel_line83/SC/shiftReg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.352    nolabel_line83/SC/shiftReg__0[1]
    SLICE_X2Y40          FDRE                                         r  nolabel_line83/SC/shiftReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line83/SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line83/SC/done_send_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.191ns (53.159%)  route 0.168ns (46.841%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE                         0.000     0.000 r  nolabel_line83/SC/done_send_reg/C
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  nolabel_line83/SC/done_send_reg/Q
                         net (fo=11, routed)          0.168     0.314    nolabel_line83/SC/spidone
    SLICE_X1Y40          LUT4 (Prop_lut4_I0_O)        0.045     0.359 r  nolabel_line83/SC/done_send_i_1/O
                         net (fo=1, routed)           0.000     0.359    nolabel_line83/SC/done_send_i_1_n_0
    SLICE_X1Y40          FDRE                                         r  nolabel_line83/SC/done_send_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line83/SC/CE_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line83/SC/CE_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.210ns (56.285%)  route 0.163ns (43.715%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE                         0.000     0.000 r  nolabel_line83/SC/CE_reg/C
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  nolabel_line83/SC/CE_reg/Q
                         net (fo=2, routed)           0.163     0.330    nolabel_line83/SC/CE_reg_n_0
    SLICE_X0Y39          LUT4 (Prop_lut4_I0_O)        0.043     0.373 r  nolabel_line83/SC/CE_i_1/O
                         net (fo=1, routed)           0.000     0.373    nolabel_line83/SC/CE_i_1_n_0
    SLICE_X0Y39          FDRE                                         r  nolabel_line83/SC/CE_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line83/SC/shiftReg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line83/SC/shiftReg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.192ns (50.108%)  route 0.191ns (49.892%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE                         0.000     0.000 r  nolabel_line83/SC/shiftReg_reg[6]/C
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  nolabel_line83/SC/shiftReg_reg[6]/Q
                         net (fo=1, routed)           0.191     0.337    nolabel_line83/SC/shiftReg_reg_n_0_[6]
    SLICE_X3Y39          LUT4 (Prop_lut4_I0_O)        0.046     0.383 r  nolabel_line83/SC/shiftReg[7]_i_2/O
                         net (fo=1, routed)           0.000     0.383    nolabel_line83/SC/shiftReg__0[7]
    SLICE_X3Y39          FDRE                                         r  nolabel_line83/SC/shiftReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line83/SC/shiftReg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line83/SC/shiftReg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.191ns (49.306%)  route 0.196ns (50.694%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE                         0.000     0.000 r  nolabel_line83/SC/shiftReg_reg[4]/C
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  nolabel_line83/SC/shiftReg_reg[4]/Q
                         net (fo=1, routed)           0.196     0.342    nolabel_line83/SC/shiftReg_reg_n_0_[4]
    SLICE_X3Y39          LUT4 (Prop_lut4_I0_O)        0.045     0.387 r  nolabel_line83/SC/shiftReg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.387    nolabel_line83/SC/shiftReg__0[5]
    SLICE_X3Y39          FDRE                                         r  nolabel_line83/SC/shiftReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line83/SC/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line83/SC/spi_data_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.146ns (37.104%)  route 0.247ns (62.896%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE                         0.000     0.000 r  nolabel_line83/SC/FSM_onehot_state_reg[1]/C
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  nolabel_line83/SC/FSM_onehot_state_reg[1]/Q
                         net (fo=16, routed)          0.247     0.393    nolabel_line83/SC/FSM_onehot_state_reg_n_0_[1]
    SLICE_X1Y39          FDSE                                         r  nolabel_line83/SC/spi_data_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line83/SC/shiftReg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line83/SC/shiftReg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.212ns (52.195%)  route 0.194ns (47.805%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE                         0.000     0.000 r  nolabel_line83/SC/shiftReg_reg[2]/C
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  nolabel_line83/SC/shiftReg_reg[2]/Q
                         net (fo=1, routed)           0.194     0.361    nolabel_line83/SC/shiftReg_reg_n_0_[2]
    SLICE_X2Y39          LUT4 (Prop_lut4_I0_O)        0.045     0.406 r  nolabel_line83/SC/shiftReg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.406    nolabel_line83/SC/shiftReg__0[3]
    SLICE_X2Y39          FDRE                                         r  nolabel_line83/SC/shiftReg_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line83/SC/clk_control_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_spi_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.205ns  (logic 3.272ns (52.731%)  route 2.933ns (47.269%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.832     5.079    nolabel_line83/SC/clock_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  nolabel_line83/SC/clk_control_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.456     5.535 r  nolabel_line83/SC/clk_control_reg/Q
                         net (fo=19, routed)          1.066     6.602    nolabel_line83/SC/clk_control
    SLICE_X0Y39          LUT2 (Prop_lut2_I0_O)        0.124     6.726 r  nolabel_line83/SC/oled_spi_clk_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.867     8.592    oled_spi_clk_OBUF
    AB12                 OBUF (Prop_obuf_I_O)         2.692    11.284 r  oled_spi_clk_OBUF_inst/O
                         net (fo=0)                   0.000    11.284    oled_spi_clk
    AB12                                                              r  oled_spi_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line83/oled_vbat_reg/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_vbat
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.120ns  (logic 3.290ns (64.253%)  route 1.830ns (35.747%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.833     5.080    nolabel_line83/clock_IBUF_BUFG
    SLICE_X4Y41          FDSE                                         r  nolabel_line83/oled_vbat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDSE (Prop_fdse_C_Q)         0.518     5.598 r  nolabel_line83/oled_vbat_reg/Q
                         net (fo=1, routed)           1.830     7.429    oled_vbat_OBUF
    U11                  OBUF (Prop_obuf_I_O)         2.772    10.201 r  oled_vbat_OBUF_inst/O
                         net (fo=0)                   0.000    10.201    oled_vbat
    U11                                                               r  oled_vbat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line83/oled_resetn_reg/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_resetn
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.138ns  (logic 3.072ns (59.791%)  route 2.066ns (40.209%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.751     4.998    nolabel_line83/clock_IBUF_BUFG
    SLICE_X9Y39          FDSE                                         r  nolabel_line83/oled_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDSE (Prop_fdse_C_Q)         0.456     5.454 r  nolabel_line83/oled_resetn_reg/Q
                         net (fo=1, routed)           2.066     7.520    oled_resetn_OBUF
    U9                   OBUF (Prop_obuf_I_O)         2.616    10.136 r  oled_resetn_OBUF_inst/O
                         net (fo=0)                   0.000    10.136    oled_resetn
    U9                                                                r  oled_resetn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line83/oled_dcn_reg/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_dcn
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.087ns  (logic 3.150ns (61.937%)  route 1.936ns (38.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.751     4.998    nolabel_line83/clock_IBUF_BUFG
    SLICE_X8Y39          FDSE                                         r  nolabel_line83/oled_dcn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDSE (Prop_fdse_C_Q)         0.518     5.516 r  nolabel_line83/oled_dcn_reg/Q
                         net (fo=1, routed)           1.936     7.453    oled_dcn_OBUF
    U10                  OBUF (Prop_obuf_I_O)         2.632    10.085 r  oled_dcn_OBUF_inst/O
                         net (fo=0)                   0.000    10.085    oled_dcn
    U10                                                               r  oled_dcn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line83/oled_vdd_reg/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_vdd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.891ns  (logic 3.221ns (65.848%)  route 1.670ns (34.152%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.834     5.081    nolabel_line83/clock_IBUF_BUFG
    SLICE_X1Y41          FDSE                                         r  nolabel_line83/oled_vdd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDSE (Prop_fdse_C_Q)         0.456     5.537 r  nolabel_line83/oled_vdd_reg/Q
                         net (fo=1, routed)           1.670     7.208    oled_vdd_OBUF
    U12                  OBUF (Prop_obuf_I_O)         2.765     9.972 r  oled_vdd_OBUF_inst/O
                         net (fo=0)                   0.000     9.972    oled_vdd
    U12                                                               r  oled_vdd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line83/spiLoadData_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/SC/shiftReg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.302ns  (logic 0.580ns (25.191%)  route 1.722ns (74.809%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.832     5.079    nolabel_line83/clock_IBUF_BUFG
    SLICE_X7Y39          FDRE                                         r  nolabel_line83/spiLoadData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.456     5.535 r  nolabel_line83/spiLoadData_reg/Q
                         net (fo=8, routed)           0.995     6.530    nolabel_line83/SC/spiLoadData
    SLICE_X3Y40          LUT4 (Prop_lut4_I1_O)        0.124     6.654 r  nolabel_line83/SC/shiftReg[7]_i_1/O
                         net (fo=8, routed)           0.728     7.382    nolabel_line83/SC/shiftReg[7]_i_1_n_0
    SLICE_X3Y39          FDRE                                         r  nolabel_line83/SC/shiftReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line83/spiLoadData_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/SC/shiftReg_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.302ns  (logic 0.580ns (25.191%)  route 1.722ns (74.809%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.832     5.079    nolabel_line83/clock_IBUF_BUFG
    SLICE_X7Y39          FDRE                                         r  nolabel_line83/spiLoadData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.456     5.535 r  nolabel_line83/spiLoadData_reg/Q
                         net (fo=8, routed)           0.995     6.530    nolabel_line83/SC/spiLoadData
    SLICE_X3Y40          LUT4 (Prop_lut4_I1_O)        0.124     6.654 r  nolabel_line83/SC/shiftReg[7]_i_1/O
                         net (fo=8, routed)           0.728     7.382    nolabel_line83/SC/shiftReg[7]_i_1_n_0
    SLICE_X3Y39          FDRE                                         r  nolabel_line83/SC/shiftReg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line83/spiLoadData_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/SC/shiftReg_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.302ns  (logic 0.580ns (25.191%)  route 1.722ns (74.809%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.832     5.079    nolabel_line83/clock_IBUF_BUFG
    SLICE_X7Y39          FDRE                                         r  nolabel_line83/spiLoadData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.456     5.535 r  nolabel_line83/spiLoadData_reg/Q
                         net (fo=8, routed)           0.995     6.530    nolabel_line83/SC/spiLoadData
    SLICE_X3Y40          LUT4 (Prop_lut4_I1_O)        0.124     6.654 r  nolabel_line83/SC/shiftReg[7]_i_1/O
                         net (fo=8, routed)           0.728     7.382    nolabel_line83/SC/shiftReg[7]_i_1_n_0
    SLICE_X3Y39          FDRE                                         r  nolabel_line83/SC/shiftReg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line83/spiLoadData_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/SC/shiftReg_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.302ns  (logic 0.580ns (25.191%)  route 1.722ns (74.809%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.832     5.079    nolabel_line83/clock_IBUF_BUFG
    SLICE_X7Y39          FDRE                                         r  nolabel_line83/spiLoadData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.456     5.535 r  nolabel_line83/spiLoadData_reg/Q
                         net (fo=8, routed)           0.995     6.530    nolabel_line83/SC/spiLoadData
    SLICE_X3Y40          LUT4 (Prop_lut4_I1_O)        0.124     6.654 r  nolabel_line83/SC/shiftReg[7]_i_1/O
                         net (fo=8, routed)           0.728     7.382    nolabel_line83/SC/shiftReg[7]_i_1_n_0
    SLICE_X3Y39          FDRE                                         r  nolabel_line83/SC/shiftReg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line83/spiLoadData_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/SC/shiftReg_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.302ns  (logic 0.580ns (25.191%)  route 1.722ns (74.809%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.832     5.079    nolabel_line83/clock_IBUF_BUFG
    SLICE_X7Y39          FDRE                                         r  nolabel_line83/spiLoadData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.456     5.535 r  nolabel_line83/spiLoadData_reg/Q
                         net (fo=8, routed)           0.995     6.530    nolabel_line83/SC/spiLoadData
    SLICE_X3Y40          LUT4 (Prop_lut4_I1_O)        0.124     6.654 r  nolabel_line83/SC/shiftReg[7]_i_1/O
                         net (fo=8, routed)           0.728     7.382    nolabel_line83/SC/shiftReg[7]_i_1_n_0
    SLICE_X3Y39          FDRE                                         r  nolabel_line83/SC/shiftReg_reg[7]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line83/spiData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/SC/shiftReg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.209ns (65.240%)  route 0.111ns (34.760%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.621     1.514    nolabel_line83/clock_IBUF_BUFG
    SLICE_X4Y38          FDRE                                         r  nolabel_line83/spiData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.164     1.678 r  nolabel_line83/spiData_reg[6]/Q
                         net (fo=1, routed)           0.111     1.789    nolabel_line83/SC/shiftReg_reg[7]_0[6]
    SLICE_X3Y39          LUT4 (Prop_lut4_I2_O)        0.045     1.834 r  nolabel_line83/SC/shiftReg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.834    nolabel_line83/SC/shiftReg__0[6]
    SLICE_X3Y39          FDRE                                         r  nolabel_line83/SC/shiftReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line83/spiData_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/SC/shiftReg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.209ns (54.922%)  route 0.172ns (45.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.620     1.513    nolabel_line83/clock_IBUF_BUFG
    SLICE_X6Y37          FDRE                                         r  nolabel_line83/spiData_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  nolabel_line83/spiData_reg[5]/Q
                         net (fo=1, routed)           0.172     1.848    nolabel_line83/SC/shiftReg_reg[7]_0[5]
    SLICE_X3Y39          LUT4 (Prop_lut4_I2_O)        0.045     1.893 r  nolabel_line83/SC/shiftReg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.893    nolabel_line83/SC/shiftReg__0[5]
    SLICE_X3Y39          FDRE                                         r  nolabel_line83/SC/shiftReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line83/spiData_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/SC/shiftReg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.183ns (45.898%)  route 0.216ns (54.102%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.621     1.514    nolabel_line83/clock_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  nolabel_line83/spiData_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  nolabel_line83/spiData_reg[7]/Q
                         net (fo=1, routed)           0.216     1.871    nolabel_line83/SC/shiftReg_reg[7]_0[7]
    SLICE_X3Y39          LUT4 (Prop_lut4_I2_O)        0.042     1.913 r  nolabel_line83/SC/shiftReg[7]_i_2/O
                         net (fo=1, routed)           0.000     1.913    nolabel_line83/SC/shiftReg__0[7]
    SLICE_X3Y39          FDRE                                         r  nolabel_line83/SC/shiftReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line83/spiData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/SC/shiftReg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.209ns (49.020%)  route 0.217ns (50.980%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.621     1.514    nolabel_line83/clock_IBUF_BUFG
    SLICE_X4Y38          FDRE                                         r  nolabel_line83/spiData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.164     1.678 r  nolabel_line83/spiData_reg[4]/Q
                         net (fo=1, routed)           0.217     1.895    nolabel_line83/SC/shiftReg_reg[7]_0[4]
    SLICE_X3Y39          LUT4 (Prop_lut4_I2_O)        0.045     1.940 r  nolabel_line83/SC/shiftReg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.940    nolabel_line83/SC/shiftReg__0[4]
    SLICE_X3Y39          FDRE                                         r  nolabel_line83/SC/shiftReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line83/spiData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/SC/shiftReg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.209ns (48.340%)  route 0.223ns (51.660%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.621     1.514    nolabel_line83/clock_IBUF_BUFG
    SLICE_X4Y38          FDRE                                         r  nolabel_line83/spiData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.164     1.678 r  nolabel_line83/spiData_reg[3]/Q
                         net (fo=1, routed)           0.223     1.901    nolabel_line83/SC/shiftReg_reg[7]_0[3]
    SLICE_X2Y39          LUT4 (Prop_lut4_I2_O)        0.045     1.946 r  nolabel_line83/SC/shiftReg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.946    nolabel_line83/SC/shiftReg__0[3]
    SLICE_X2Y39          FDRE                                         r  nolabel_line83/SC/shiftReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line83/spiLoadData_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/SC/done_send_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.186ns (41.901%)  route 0.258ns (58.099%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.621     1.514    nolabel_line83/clock_IBUF_BUFG
    SLICE_X7Y39          FDRE                                         r  nolabel_line83/spiLoadData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  nolabel_line83/spiLoadData_reg/Q
                         net (fo=8, routed)           0.258     1.913    nolabel_line83/SC/spiLoadData
    SLICE_X1Y40          LUT4 (Prop_lut4_I2_O)        0.045     1.958 r  nolabel_line83/SC/done_send_i_1/O
                         net (fo=1, routed)           0.000     1.958    nolabel_line83/SC/done_send_i_1_n_0
    SLICE_X1Y40          FDRE                                         r  nolabel_line83/SC/done_send_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line83/spiLoadData_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/SC/dcount_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.447ns  (logic 0.186ns (41.620%)  route 0.261ns (58.380%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.621     1.514    nolabel_line83/clock_IBUF_BUFG
    SLICE_X7Y39          FDRE                                         r  nolabel_line83/spiLoadData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.141     1.655 f  nolabel_line83/spiLoadData_reg/Q
                         net (fo=8, routed)           0.261     1.916    nolabel_line83/SC/spiLoadData
    SLICE_X0Y40          LUT6 (Prop_lut6_I1_O)        0.045     1.961 r  nolabel_line83/SC/dcount[2]_i_1/O
                         net (fo=1, routed)           0.000     1.961    nolabel_line83/SC/dcount[2]_i_1_n_0
    SLICE_X0Y40          FDRE                                         r  nolabel_line83/SC/dcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line83/spiLoadData_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/SC/dcount_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.449ns  (logic 0.186ns (41.435%)  route 0.263ns (58.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.621     1.514    nolabel_line83/clock_IBUF_BUFG
    SLICE_X7Y39          FDRE                                         r  nolabel_line83/spiLoadData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.141     1.655 f  nolabel_line83/spiLoadData_reg/Q
                         net (fo=8, routed)           0.263     1.918    nolabel_line83/SC/spiLoadData
    SLICE_X0Y40          LUT6 (Prop_lut6_I1_O)        0.045     1.963 r  nolabel_line83/SC/dcount[1]_i_1/O
                         net (fo=1, routed)           0.000     1.963    nolabel_line83/SC/dcount[1]_i_1_n_0
    SLICE_X0Y40          FDRE                                         r  nolabel_line83/SC/dcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line83/spiLoadData_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/SC/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.186ns (40.723%)  route 0.271ns (59.277%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.621     1.514    nolabel_line83/clock_IBUF_BUFG
    SLICE_X7Y39          FDRE                                         r  nolabel_line83/spiLoadData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.141     1.655 f  nolabel_line83/spiLoadData_reg/Q
                         net (fo=8, routed)           0.271     1.926    nolabel_line83/SC/spiLoadData
    SLICE_X3Y40          LUT5 (Prop_lut5_I3_O)        0.045     1.971 r  nolabel_line83/SC/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.971    nolabel_line83/SC/FSM_onehot_state[0]_i_1_n_0
    SLICE_X3Y40          FDSE                                         r  nolabel_line83/SC/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line83/spiLoadData_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/SC/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.186ns (40.723%)  route 0.271ns (59.277%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.621     1.514    nolabel_line83/clock_IBUF_BUFG
    SLICE_X7Y39          FDRE                                         r  nolabel_line83/spiLoadData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  nolabel_line83/spiLoadData_reg/Q
                         net (fo=8, routed)           0.271     1.926    nolabel_line83/SC/spiLoadData
    SLICE_X3Y40          LUT5 (Prop_lut5_I3_O)        0.045     1.971 r  nolabel_line83/SC/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.971    nolabel_line83/SC/FSM_onehot_state[1]_i_1_n_0
    SLICE_X3Y40          FDRE                                         r  nolabel_line83/SC/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay           103 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line83/startDelay_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.767ns  (logic 1.057ns (13.609%)  route 6.710ns (86.391%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=82, routed)          6.710     7.643    nolabel_line83/DG/reset_IBUF
    SLICE_X8Y37          LUT6 (Prop_lut6_I5_O)        0.124     7.767 r  nolabel_line83/DG/startDelay_i_1/O
                         net (fo=1, routed)           0.000     7.767    nolabel_line83/DG_n_1
    SLICE_X8Y37          FDRE                                         r  nolabel_line83/startDelay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.573     4.478    nolabel_line83/clock_IBUF_BUFG
    SLICE_X8Y37          FDRE                                         r  nolabel_line83/startDelay_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line83/bcount_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.672ns  (logic 1.085ns (14.143%)  route 6.587ns (85.857%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=82, routed)          6.053     6.986    nolabel_line83/SC/reset_IBUF
    SLICE_X7Y39          LUT4 (Prop_lut4_I0_O)        0.152     7.138 r  nolabel_line83/SC/bcount[3]_i_1/O
                         net (fo=4, routed)           0.534     7.672    nolabel_line83/SC_n_8
    SLICE_X7Y37          FDRE                                         r  nolabel_line83/bcount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.651     4.556    nolabel_line83/clock_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  nolabel_line83/bcount_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line83/bcount_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.672ns  (logic 1.085ns (14.143%)  route 6.587ns (85.857%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=82, routed)          6.053     6.986    nolabel_line83/SC/reset_IBUF
    SLICE_X7Y39          LUT4 (Prop_lut4_I0_O)        0.152     7.138 r  nolabel_line83/SC/bcount[3]_i_1/O
                         net (fo=4, routed)           0.534     7.672    nolabel_line83/SC_n_8
    SLICE_X7Y37          FDRE                                         r  nolabel_line83/bcount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.651     4.556    nolabel_line83/clock_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  nolabel_line83/bcount_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line83/bcount_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.672ns  (logic 1.085ns (14.143%)  route 6.587ns (85.857%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=82, routed)          6.053     6.986    nolabel_line83/SC/reset_IBUF
    SLICE_X7Y39          LUT4 (Prop_lut4_I0_O)        0.152     7.138 r  nolabel_line83/SC/bcount[3]_i_1/O
                         net (fo=4, routed)           0.534     7.672    nolabel_line83/SC_n_8
    SLICE_X7Y37          FDRE                                         r  nolabel_line83/bcount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.651     4.556    nolabel_line83/clock_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  nolabel_line83/bcount_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line83/bcount_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.614ns  (logic 1.085ns (14.250%)  route 6.529ns (85.750%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=82, routed)          6.053     6.986    nolabel_line83/SC/reset_IBUF
    SLICE_X7Y39          LUT4 (Prop_lut4_I0_O)        0.152     7.138 r  nolabel_line83/SC/bcount[3]_i_1/O
                         net (fo=4, routed)           0.477     7.614    nolabel_line83/SC_n_8
    SLICE_X5Y37          FDRE                                         r  nolabel_line83/bcount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.651     4.556    nolabel_line83/clock_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  nolabel_line83/bcount_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sendData_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.412ns  (logic 1.086ns (14.652%)  route 6.326ns (85.348%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=82, routed)          5.799     6.732    nolabel_line83/reset_IBUF
    SLICE_X5Y40          LUT4 (Prop_lut4_I3_O)        0.153     6.885 r  nolabel_line83/sendData[6]_i_1/O
                         net (fo=7, routed)           0.527     7.412    nolabel_line83_n_8
    SLICE_X5Y38          FDRE                                         r  sendData_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.652     4.557    clock_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  sendData_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sendData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.412ns  (logic 1.086ns (14.652%)  route 6.326ns (85.348%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=82, routed)          5.799     6.732    nolabel_line83/reset_IBUF
    SLICE_X5Y40          LUT4 (Prop_lut4_I3_O)        0.153     6.885 r  nolabel_line83/sendData[6]_i_1/O
                         net (fo=7, routed)           0.527     7.412    nolabel_line83_n_8
    SLICE_X5Y38          FDRE                                         r  sendData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.652     4.557    clock_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  sendData_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sendData_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.412ns  (logic 1.086ns (14.652%)  route 6.326ns (85.348%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=82, routed)          5.799     6.732    nolabel_line83/reset_IBUF
    SLICE_X5Y40          LUT4 (Prop_lut4_I3_O)        0.153     6.885 r  nolabel_line83/sendData[6]_i_1/O
                         net (fo=7, routed)           0.527     7.412    nolabel_line83_n_8
    SLICE_X5Y38          FDRE                                         r  sendData_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.652     4.557    clock_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  sendData_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sendData_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.412ns  (logic 1.086ns (14.652%)  route 6.326ns (85.348%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=82, routed)          5.799     6.732    nolabel_line83/reset_IBUF
    SLICE_X5Y40          LUT4 (Prop_lut4_I3_O)        0.153     6.885 r  nolabel_line83/sendData[6]_i_1/O
                         net (fo=7, routed)           0.527     7.412    nolabel_line83_n_8
    SLICE_X5Y38          FDRE                                         r  sendData_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.652     4.557    clock_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  sendData_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sendData_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.412ns  (logic 1.086ns (14.652%)  route 6.326ns (85.348%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=82, routed)          5.799     6.732    nolabel_line83/reset_IBUF
    SLICE_X5Y40          LUT4 (Prop_lut4_I3_O)        0.153     6.885 r  nolabel_line83/sendData[6]_i_1/O
                         net (fo=7, routed)           0.527     7.412    nolabel_line83_n_8
    SLICE_X5Y38          FDRE                                         r  sendData_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.905 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.652     4.557    clock_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  sendData_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line83/SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line83/currPage_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.397ns  (logic 0.191ns (48.145%)  route 0.206ns (51.855%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE                         0.000     0.000 r  nolabel_line83/SC/done_send_reg/C
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  nolabel_line83/SC/done_send_reg/Q
                         net (fo=11, routed)          0.206     0.352    nolabel_line83/spidone
    SLICE_X7Y40          LUT6 (Prop_lut6_I1_O)        0.045     0.397 r  nolabel_line83/currPage[1]_i_1/O
                         net (fo=1, routed)           0.000     0.397    nolabel_line83/currPage[1]_i_1_n_0
    SLICE_X7Y40          FDRE                                         r  nolabel_line83/currPage_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.891     2.032    nolabel_line83/clock_IBUF_BUFG
    SLICE_X7Y40          FDRE                                         r  nolabel_line83/currPage_reg[1]/C

Slack:                    inf
  Source:                 nolabel_line83/SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line83/sendDone_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.490ns  (logic 0.191ns (38.977%)  route 0.299ns (61.023%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE                         0.000     0.000 r  nolabel_line83/SC/done_send_reg/C
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  nolabel_line83/SC/done_send_reg/Q
                         net (fo=11, routed)          0.299     0.445    nolabel_line83/SC/spidone
    SLICE_X7Y38          LUT5 (Prop_lut5_I3_O)        0.045     0.490 r  nolabel_line83/SC/sendDone_i_1/O
                         net (fo=1, routed)           0.000     0.490    nolabel_line83/SC_n_7
    SLICE_X7Y38          FDRE                                         r  nolabel_line83/sendDone_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.890     2.031    nolabel_line83/clock_IBUF_BUFG
    SLICE_X7Y38          FDRE                                         r  nolabel_line83/sendDone_reg/C

Slack:                    inf
  Source:                 nolabel_line83/SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line83/currPage_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.567ns  (logic 0.191ns (33.703%)  route 0.376ns (66.297%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE                         0.000     0.000 r  nolabel_line83/SC/done_send_reg/C
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  nolabel_line83/SC/done_send_reg/Q
                         net (fo=11, routed)          0.376     0.522    nolabel_line83/spidone
    SLICE_X7Y40          LUT6 (Prop_lut6_I4_O)        0.045     0.567 r  nolabel_line83/currPage[0]_i_1/O
                         net (fo=1, routed)           0.000     0.567    nolabel_line83/currPage[0]_i_1_n_0
    SLICE_X7Y40          FDRE                                         r  nolabel_line83/currPage_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.891     2.032    nolabel_line83/clock_IBUF_BUFG
    SLICE_X7Y40          FDRE                                         r  nolabel_line83/currPage_reg[0]/C

Slack:                    inf
  Source:                 nolabel_line83/SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line83/spiLoadData_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.641ns  (logic 0.189ns (29.496%)  route 0.452ns (70.504%))
  Logic Levels:           2  (FDRE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE                         0.000     0.000 r  nolabel_line83/SC/done_send_reg/C
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  nolabel_line83/SC/done_send_reg/Q
                         net (fo=11, routed)          0.303     0.449    nolabel_line83/SC/spidone
    SLICE_X7Y39          LUT1 (Prop_lut1_I0_O)        0.043     0.492 r  nolabel_line83/SC/spiLoadData_i_1/O
                         net (fo=1, routed)           0.149     0.641    nolabel_line83/data2
    SLICE_X7Y39          FDRE                                         r  nolabel_line83/spiLoadData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.890     2.031    nolabel_line83/clock_IBUF_BUFG
    SLICE_X7Y39          FDRE                                         r  nolabel_line83/spiLoadData_reg/C

Slack:                    inf
  Source:                 nolabel_line83/SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line83/state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.856ns  (logic 0.236ns (27.581%)  route 0.620ns (72.419%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE                         0.000     0.000 r  nolabel_line83/SC/done_send_reg/C
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  nolabel_line83/SC/done_send_reg/Q
                         net (fo=11, routed)          0.303     0.449    nolabel_line83/SC/spidone
    SLICE_X7Y39          LUT5 (Prop_lut5_I0_O)        0.045     0.494 r  nolabel_line83/SC/state[4]_i_3/O
                         net (fo=1, routed)           0.052     0.546    nolabel_line83/SC/state[4]_i_3_n_0
    SLICE_X7Y39          LUT4 (Prop_lut4_I0_O)        0.045     0.591 r  nolabel_line83/SC/state[4]_i_1/O
                         net (fo=5, routed)           0.265     0.856    nolabel_line83/state_2
    SLICE_X8Y40          FDRE                                         r  nolabel_line83/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.862     2.003    nolabel_line83/clock_IBUF_BUFG
    SLICE_X8Y40          FDRE                                         r  nolabel_line83/state_reg[0]/C

Slack:                    inf
  Source:                 nolabel_line83/SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line83/state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.236ns (26.295%)  route 0.661ns (73.705%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE                         0.000     0.000 r  nolabel_line83/SC/done_send_reg/C
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  nolabel_line83/SC/done_send_reg/Q
                         net (fo=11, routed)          0.303     0.449    nolabel_line83/SC/spidone
    SLICE_X7Y39          LUT5 (Prop_lut5_I0_O)        0.045     0.494 r  nolabel_line83/SC/state[4]_i_3/O
                         net (fo=1, routed)           0.052     0.546    nolabel_line83/SC/state[4]_i_3_n_0
    SLICE_X7Y39          LUT4 (Prop_lut4_I0_O)        0.045     0.591 r  nolabel_line83/SC/state[4]_i_1/O
                         net (fo=5, routed)           0.307     0.897    nolabel_line83/state_2
    SLICE_X9Y38          FDRE                                         r  nolabel_line83/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.861     2.002    nolabel_line83/clock_IBUF_BUFG
    SLICE_X9Y38          FDRE                                         r  nolabel_line83/state_reg[1]/C

Slack:                    inf
  Source:                 nolabel_line83/SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line83/state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.236ns (26.295%)  route 0.661ns (73.705%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE                         0.000     0.000 r  nolabel_line83/SC/done_send_reg/C
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  nolabel_line83/SC/done_send_reg/Q
                         net (fo=11, routed)          0.303     0.449    nolabel_line83/SC/spidone
    SLICE_X7Y39          LUT5 (Prop_lut5_I0_O)        0.045     0.494 r  nolabel_line83/SC/state[4]_i_3/O
                         net (fo=1, routed)           0.052     0.546    nolabel_line83/SC/state[4]_i_3_n_0
    SLICE_X7Y39          LUT4 (Prop_lut4_I0_O)        0.045     0.591 r  nolabel_line83/SC/state[4]_i_1/O
                         net (fo=5, routed)           0.307     0.897    nolabel_line83/state_2
    SLICE_X9Y38          FDRE                                         r  nolabel_line83/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.861     2.002    nolabel_line83/clock_IBUF_BUFG
    SLICE_X9Y38          FDRE                                         r  nolabel_line83/state_reg[2]/C

Slack:                    inf
  Source:                 nolabel_line83/SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line83/state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.236ns (26.295%)  route 0.661ns (73.705%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE                         0.000     0.000 r  nolabel_line83/SC/done_send_reg/C
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  nolabel_line83/SC/done_send_reg/Q
                         net (fo=11, routed)          0.303     0.449    nolabel_line83/SC/spidone
    SLICE_X7Y39          LUT5 (Prop_lut5_I0_O)        0.045     0.494 r  nolabel_line83/SC/state[4]_i_3/O
                         net (fo=1, routed)           0.052     0.546    nolabel_line83/SC/state[4]_i_3_n_0
    SLICE_X7Y39          LUT4 (Prop_lut4_I0_O)        0.045     0.591 r  nolabel_line83/SC/state[4]_i_1/O
                         net (fo=5, routed)           0.307     0.897    nolabel_line83/state_2
    SLICE_X9Y38          FDRE                                         r  nolabel_line83/state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.861     2.002    nolabel_line83/clock_IBUF_BUFG
    SLICE_X9Y38          FDRE                                         r  nolabel_line83/state_reg[3]/C

Slack:                    inf
  Source:                 nolabel_line83/SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line83/state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.236ns (26.295%)  route 0.661ns (73.705%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE                         0.000     0.000 r  nolabel_line83/SC/done_send_reg/C
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  nolabel_line83/SC/done_send_reg/Q
                         net (fo=11, routed)          0.303     0.449    nolabel_line83/SC/spidone
    SLICE_X7Y39          LUT5 (Prop_lut5_I0_O)        0.045     0.494 r  nolabel_line83/SC/state[4]_i_3/O
                         net (fo=1, routed)           0.052     0.546    nolabel_line83/SC/state[4]_i_3_n_0
    SLICE_X7Y39          LUT4 (Prop_lut4_I0_O)        0.045     0.591 r  nolabel_line83/SC/state[4]_i_1/O
                         net (fo=5, routed)           0.307     0.897    nolabel_line83/state_2
    SLICE_X9Y38          FDRE                                         r  nolabel_line83/state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.861     2.002    nolabel_line83/clock_IBUF_BUFG
    SLICE_X9Y38          FDRE                                         r  nolabel_line83/state_reg[4]/C

Slack:                    inf
  Source:                 nolabel_line83/SC/done_send_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line83/oled_resetn_reg/CE
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.191ns (20.918%)  route 0.722ns (79.082%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE                         0.000     0.000 r  nolabel_line83/SC/done_send_reg/C
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  nolabel_line83/SC/done_send_reg/Q
                         net (fo=11, routed)          0.530     0.676    nolabel_line83/SC/spidone
    SLICE_X9Y39          LUT6 (Prop_lut6_I3_O)        0.045     0.721 r  nolabel_line83/SC/oled_resetn_i_1/O
                         net (fo=1, routed)           0.193     0.913    nolabel_line83/SC_n_6
    SLICE_X9Y39          FDSE                                         r  nolabel_line83/oled_resetn_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clock_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.861     2.002    nolabel_line83/clock_IBUF_BUFG
    SLICE_X9Y39          FDSE                                         r  nolabel_line83/oled_resetn_reg/C





