
Rpi_com.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008098  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000260  08008230  08008230  00009230  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008490  08008490  0000a158  2**0
                  CONTENTS
  4 .ARM          00000008  08008490  08008490  00009490  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008498  08008498  0000a158  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008498  08008498  00009498  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800849c  0800849c  0000949c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000158  20000000  080084a0  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001de4  20000158  080085f8  0000a158  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001f3c  080085f8  0000af3c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a158  2**0
                  CONTENTS, READONLY
 12 .debug_info   000130c7  00000000  00000000  0000a188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003138  00000000  00000000  0001d24f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010e8  00000000  00000000  00020388  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ce0  00000000  00000000  00021470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018aa8  00000000  00000000  00022150  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014cfe  00000000  00000000  0003abf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008fbfb  00000000  00000000  0004f8f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000df4f1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000048d4  00000000  00000000  000df534  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  000e3e08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000158 	.word	0x20000158
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08008218 	.word	0x08008218

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	2000015c 	.word	0x2000015c
 80001d4:	08008218 	.word	0x08008218

080001d8 <strcmp>:
 80001d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e0:	2a01      	cmp	r2, #1
 80001e2:	bf28      	it	cs
 80001e4:	429a      	cmpcs	r2, r3
 80001e6:	d0f7      	beq.n	80001d8 <strcmp>
 80001e8:	1ad0      	subs	r0, r2, r3
 80001ea:	4770      	bx	lr

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000200:	f000 b96a 	b.w	80004d8 <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	9d08      	ldr	r5, [sp, #32]
 8000222:	460c      	mov	r4, r1
 8000224:	2b00      	cmp	r3, #0
 8000226:	d14e      	bne.n	80002c6 <__udivmoddi4+0xaa>
 8000228:	4694      	mov	ip, r2
 800022a:	458c      	cmp	ip, r1
 800022c:	4686      	mov	lr, r0
 800022e:	fab2 f282 	clz	r2, r2
 8000232:	d962      	bls.n	80002fa <__udivmoddi4+0xde>
 8000234:	b14a      	cbz	r2, 800024a <__udivmoddi4+0x2e>
 8000236:	f1c2 0320 	rsb	r3, r2, #32
 800023a:	4091      	lsls	r1, r2
 800023c:	fa20 f303 	lsr.w	r3, r0, r3
 8000240:	fa0c fc02 	lsl.w	ip, ip, r2
 8000244:	4319      	orrs	r1, r3
 8000246:	fa00 fe02 	lsl.w	lr, r0, r2
 800024a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800024e:	fa1f f68c 	uxth.w	r6, ip
 8000252:	fbb1 f4f7 	udiv	r4, r1, r7
 8000256:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800025a:	fb07 1114 	mls	r1, r7, r4, r1
 800025e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000262:	fb04 f106 	mul.w	r1, r4, r6
 8000266:	4299      	cmp	r1, r3
 8000268:	d90a      	bls.n	8000280 <__udivmoddi4+0x64>
 800026a:	eb1c 0303 	adds.w	r3, ip, r3
 800026e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000272:	f080 8112 	bcs.w	800049a <__udivmoddi4+0x27e>
 8000276:	4299      	cmp	r1, r3
 8000278:	f240 810f 	bls.w	800049a <__udivmoddi4+0x27e>
 800027c:	3c02      	subs	r4, #2
 800027e:	4463      	add	r3, ip
 8000280:	1a59      	subs	r1, r3, r1
 8000282:	fa1f f38e 	uxth.w	r3, lr
 8000286:	fbb1 f0f7 	udiv	r0, r1, r7
 800028a:	fb07 1110 	mls	r1, r7, r0, r1
 800028e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000292:	fb00 f606 	mul.w	r6, r0, r6
 8000296:	429e      	cmp	r6, r3
 8000298:	d90a      	bls.n	80002b0 <__udivmoddi4+0x94>
 800029a:	eb1c 0303 	adds.w	r3, ip, r3
 800029e:	f100 31ff 	add.w	r1, r0, #4294967295
 80002a2:	f080 80fc 	bcs.w	800049e <__udivmoddi4+0x282>
 80002a6:	429e      	cmp	r6, r3
 80002a8:	f240 80f9 	bls.w	800049e <__udivmoddi4+0x282>
 80002ac:	4463      	add	r3, ip
 80002ae:	3802      	subs	r0, #2
 80002b0:	1b9b      	subs	r3, r3, r6
 80002b2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002b6:	2100      	movs	r1, #0
 80002b8:	b11d      	cbz	r5, 80002c2 <__udivmoddi4+0xa6>
 80002ba:	40d3      	lsrs	r3, r2
 80002bc:	2200      	movs	r2, #0
 80002be:	e9c5 3200 	strd	r3, r2, [r5]
 80002c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d905      	bls.n	80002d6 <__udivmoddi4+0xba>
 80002ca:	b10d      	cbz	r5, 80002d0 <__udivmoddi4+0xb4>
 80002cc:	e9c5 0100 	strd	r0, r1, [r5]
 80002d0:	2100      	movs	r1, #0
 80002d2:	4608      	mov	r0, r1
 80002d4:	e7f5      	b.n	80002c2 <__udivmoddi4+0xa6>
 80002d6:	fab3 f183 	clz	r1, r3
 80002da:	2900      	cmp	r1, #0
 80002dc:	d146      	bne.n	800036c <__udivmoddi4+0x150>
 80002de:	42a3      	cmp	r3, r4
 80002e0:	d302      	bcc.n	80002e8 <__udivmoddi4+0xcc>
 80002e2:	4290      	cmp	r0, r2
 80002e4:	f0c0 80f0 	bcc.w	80004c8 <__udivmoddi4+0x2ac>
 80002e8:	1a86      	subs	r6, r0, r2
 80002ea:	eb64 0303 	sbc.w	r3, r4, r3
 80002ee:	2001      	movs	r0, #1
 80002f0:	2d00      	cmp	r5, #0
 80002f2:	d0e6      	beq.n	80002c2 <__udivmoddi4+0xa6>
 80002f4:	e9c5 6300 	strd	r6, r3, [r5]
 80002f8:	e7e3      	b.n	80002c2 <__udivmoddi4+0xa6>
 80002fa:	2a00      	cmp	r2, #0
 80002fc:	f040 8090 	bne.w	8000420 <__udivmoddi4+0x204>
 8000300:	eba1 040c 	sub.w	r4, r1, ip
 8000304:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000308:	fa1f f78c 	uxth.w	r7, ip
 800030c:	2101      	movs	r1, #1
 800030e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000312:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000316:	fb08 4416 	mls	r4, r8, r6, r4
 800031a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800031e:	fb07 f006 	mul.w	r0, r7, r6
 8000322:	4298      	cmp	r0, r3
 8000324:	d908      	bls.n	8000338 <__udivmoddi4+0x11c>
 8000326:	eb1c 0303 	adds.w	r3, ip, r3
 800032a:	f106 34ff 	add.w	r4, r6, #4294967295
 800032e:	d202      	bcs.n	8000336 <__udivmoddi4+0x11a>
 8000330:	4298      	cmp	r0, r3
 8000332:	f200 80cd 	bhi.w	80004d0 <__udivmoddi4+0x2b4>
 8000336:	4626      	mov	r6, r4
 8000338:	1a1c      	subs	r4, r3, r0
 800033a:	fa1f f38e 	uxth.w	r3, lr
 800033e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000342:	fb08 4410 	mls	r4, r8, r0, r4
 8000346:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800034a:	fb00 f707 	mul.w	r7, r0, r7
 800034e:	429f      	cmp	r7, r3
 8000350:	d908      	bls.n	8000364 <__udivmoddi4+0x148>
 8000352:	eb1c 0303 	adds.w	r3, ip, r3
 8000356:	f100 34ff 	add.w	r4, r0, #4294967295
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x146>
 800035c:	429f      	cmp	r7, r3
 800035e:	f200 80b0 	bhi.w	80004c2 <__udivmoddi4+0x2a6>
 8000362:	4620      	mov	r0, r4
 8000364:	1bdb      	subs	r3, r3, r7
 8000366:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800036a:	e7a5      	b.n	80002b8 <__udivmoddi4+0x9c>
 800036c:	f1c1 0620 	rsb	r6, r1, #32
 8000370:	408b      	lsls	r3, r1
 8000372:	fa22 f706 	lsr.w	r7, r2, r6
 8000376:	431f      	orrs	r7, r3
 8000378:	fa20 fc06 	lsr.w	ip, r0, r6
 800037c:	fa04 f301 	lsl.w	r3, r4, r1
 8000380:	ea43 030c 	orr.w	r3, r3, ip
 8000384:	40f4      	lsrs	r4, r6
 8000386:	fa00 f801 	lsl.w	r8, r0, r1
 800038a:	0c38      	lsrs	r0, r7, #16
 800038c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000390:	fbb4 fef0 	udiv	lr, r4, r0
 8000394:	fa1f fc87 	uxth.w	ip, r7
 8000398:	fb00 441e 	mls	r4, r0, lr, r4
 800039c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003a0:	fb0e f90c 	mul.w	r9, lr, ip
 80003a4:	45a1      	cmp	r9, r4
 80003a6:	fa02 f201 	lsl.w	r2, r2, r1
 80003aa:	d90a      	bls.n	80003c2 <__udivmoddi4+0x1a6>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003b2:	f080 8084 	bcs.w	80004be <__udivmoddi4+0x2a2>
 80003b6:	45a1      	cmp	r9, r4
 80003b8:	f240 8081 	bls.w	80004be <__udivmoddi4+0x2a2>
 80003bc:	f1ae 0e02 	sub.w	lr, lr, #2
 80003c0:	443c      	add	r4, r7
 80003c2:	eba4 0409 	sub.w	r4, r4, r9
 80003c6:	fa1f f983 	uxth.w	r9, r3
 80003ca:	fbb4 f3f0 	udiv	r3, r4, r0
 80003ce:	fb00 4413 	mls	r4, r0, r3, r4
 80003d2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003d6:	fb03 fc0c 	mul.w	ip, r3, ip
 80003da:	45a4      	cmp	ip, r4
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x1d2>
 80003de:	193c      	adds	r4, r7, r4
 80003e0:	f103 30ff 	add.w	r0, r3, #4294967295
 80003e4:	d267      	bcs.n	80004b6 <__udivmoddi4+0x29a>
 80003e6:	45a4      	cmp	ip, r4
 80003e8:	d965      	bls.n	80004b6 <__udivmoddi4+0x29a>
 80003ea:	3b02      	subs	r3, #2
 80003ec:	443c      	add	r4, r7
 80003ee:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003f2:	fba0 9302 	umull	r9, r3, r0, r2
 80003f6:	eba4 040c 	sub.w	r4, r4, ip
 80003fa:	429c      	cmp	r4, r3
 80003fc:	46ce      	mov	lr, r9
 80003fe:	469c      	mov	ip, r3
 8000400:	d351      	bcc.n	80004a6 <__udivmoddi4+0x28a>
 8000402:	d04e      	beq.n	80004a2 <__udivmoddi4+0x286>
 8000404:	b155      	cbz	r5, 800041c <__udivmoddi4+0x200>
 8000406:	ebb8 030e 	subs.w	r3, r8, lr
 800040a:	eb64 040c 	sbc.w	r4, r4, ip
 800040e:	fa04 f606 	lsl.w	r6, r4, r6
 8000412:	40cb      	lsrs	r3, r1
 8000414:	431e      	orrs	r6, r3
 8000416:	40cc      	lsrs	r4, r1
 8000418:	e9c5 6400 	strd	r6, r4, [r5]
 800041c:	2100      	movs	r1, #0
 800041e:	e750      	b.n	80002c2 <__udivmoddi4+0xa6>
 8000420:	f1c2 0320 	rsb	r3, r2, #32
 8000424:	fa20 f103 	lsr.w	r1, r0, r3
 8000428:	fa0c fc02 	lsl.w	ip, ip, r2
 800042c:	fa24 f303 	lsr.w	r3, r4, r3
 8000430:	4094      	lsls	r4, r2
 8000432:	430c      	orrs	r4, r1
 8000434:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000438:	fa00 fe02 	lsl.w	lr, r0, r2
 800043c:	fa1f f78c 	uxth.w	r7, ip
 8000440:	fbb3 f0f8 	udiv	r0, r3, r8
 8000444:	fb08 3110 	mls	r1, r8, r0, r3
 8000448:	0c23      	lsrs	r3, r4, #16
 800044a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800044e:	fb00 f107 	mul.w	r1, r0, r7
 8000452:	4299      	cmp	r1, r3
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x24c>
 8000456:	eb1c 0303 	adds.w	r3, ip, r3
 800045a:	f100 36ff 	add.w	r6, r0, #4294967295
 800045e:	d22c      	bcs.n	80004ba <__udivmoddi4+0x29e>
 8000460:	4299      	cmp	r1, r3
 8000462:	d92a      	bls.n	80004ba <__udivmoddi4+0x29e>
 8000464:	3802      	subs	r0, #2
 8000466:	4463      	add	r3, ip
 8000468:	1a5b      	subs	r3, r3, r1
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000470:	fb08 3311 	mls	r3, r8, r1, r3
 8000474:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000478:	fb01 f307 	mul.w	r3, r1, r7
 800047c:	42a3      	cmp	r3, r4
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x276>
 8000480:	eb1c 0404 	adds.w	r4, ip, r4
 8000484:	f101 36ff 	add.w	r6, r1, #4294967295
 8000488:	d213      	bcs.n	80004b2 <__udivmoddi4+0x296>
 800048a:	42a3      	cmp	r3, r4
 800048c:	d911      	bls.n	80004b2 <__udivmoddi4+0x296>
 800048e:	3902      	subs	r1, #2
 8000490:	4464      	add	r4, ip
 8000492:	1ae4      	subs	r4, r4, r3
 8000494:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000498:	e739      	b.n	800030e <__udivmoddi4+0xf2>
 800049a:	4604      	mov	r4, r0
 800049c:	e6f0      	b.n	8000280 <__udivmoddi4+0x64>
 800049e:	4608      	mov	r0, r1
 80004a0:	e706      	b.n	80002b0 <__udivmoddi4+0x94>
 80004a2:	45c8      	cmp	r8, r9
 80004a4:	d2ae      	bcs.n	8000404 <__udivmoddi4+0x1e8>
 80004a6:	ebb9 0e02 	subs.w	lr, r9, r2
 80004aa:	eb63 0c07 	sbc.w	ip, r3, r7
 80004ae:	3801      	subs	r0, #1
 80004b0:	e7a8      	b.n	8000404 <__udivmoddi4+0x1e8>
 80004b2:	4631      	mov	r1, r6
 80004b4:	e7ed      	b.n	8000492 <__udivmoddi4+0x276>
 80004b6:	4603      	mov	r3, r0
 80004b8:	e799      	b.n	80003ee <__udivmoddi4+0x1d2>
 80004ba:	4630      	mov	r0, r6
 80004bc:	e7d4      	b.n	8000468 <__udivmoddi4+0x24c>
 80004be:	46d6      	mov	lr, sl
 80004c0:	e77f      	b.n	80003c2 <__udivmoddi4+0x1a6>
 80004c2:	4463      	add	r3, ip
 80004c4:	3802      	subs	r0, #2
 80004c6:	e74d      	b.n	8000364 <__udivmoddi4+0x148>
 80004c8:	4606      	mov	r6, r0
 80004ca:	4623      	mov	r3, r4
 80004cc:	4608      	mov	r0, r1
 80004ce:	e70f      	b.n	80002f0 <__udivmoddi4+0xd4>
 80004d0:	3e02      	subs	r6, #2
 80004d2:	4463      	add	r3, ip
 80004d4:	e730      	b.n	8000338 <__udivmoddi4+0x11c>
 80004d6:	bf00      	nop

080004d8 <__aeabi_idiv0>:
 80004d8:	4770      	bx	lr
 80004da:	bf00      	nop

080004dc <delay_us>:
//    last_up_state = up_state;
//    last_down_state = down_state;
//}

void delay_us(uint32_t us)
{
 80004dc:	b580      	push	{r7, lr}
 80004de:	b084      	sub	sp, #16
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	6078      	str	r0, [r7, #4]
  uint32_t start = DWT->CYCCNT;
 80004e4:	4b0d      	ldr	r3, [pc, #52]	@ (800051c <delay_us+0x40>)
 80004e6:	685b      	ldr	r3, [r3, #4]
 80004e8:	60fb      	str	r3, [r7, #12]
  uint32_t ticks = us * (HAL_RCC_GetHCLKFreq() / 1000000);
 80004ea:	f002 fe3f 	bl	800316c <HAL_RCC_GetHCLKFreq>
 80004ee:	4603      	mov	r3, r0
 80004f0:	4a0b      	ldr	r2, [pc, #44]	@ (8000520 <delay_us+0x44>)
 80004f2:	fba2 2303 	umull	r2, r3, r2, r3
 80004f6:	0c9a      	lsrs	r2, r3, #18
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	fb02 f303 	mul.w	r3, r2, r3
 80004fe:	60bb      	str	r3, [r7, #8]
  while ((DWT->CYCCNT - start) < ticks);
 8000500:	bf00      	nop
 8000502:	4b06      	ldr	r3, [pc, #24]	@ (800051c <delay_us+0x40>)
 8000504:	685a      	ldr	r2, [r3, #4]
 8000506:	68fb      	ldr	r3, [r7, #12]
 8000508:	1ad3      	subs	r3, r2, r3
 800050a:	68ba      	ldr	r2, [r7, #8]
 800050c:	429a      	cmp	r2, r3
 800050e:	d8f8      	bhi.n	8000502 <delay_us+0x26>
}
 8000510:	bf00      	nop
 8000512:	bf00      	nop
 8000514:	3710      	adds	r7, #16
 8000516:	46bd      	mov	sp, r7
 8000518:	bd80      	pop	{r7, pc}
 800051a:	bf00      	nop
 800051c:	e0001000 	.word	0xe0001000
 8000520:	431bde83 	.word	0x431bde83

08000524 <singleStep>:
void singleStep(int dir, int speed_us)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	b082      	sub	sp, #8
 8000528:	af00      	add	r7, sp, #0
 800052a:	6078      	str	r0, [r7, #4]
 800052c:	6039      	str	r1, [r7, #0]
  HAL_GPIO_WritePin(DIR_PORT, DIR_PIN, dir ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	2b00      	cmp	r3, #0
 8000532:	bf14      	ite	ne
 8000534:	2301      	movne	r3, #1
 8000536:	2300      	moveq	r3, #0
 8000538:	b2db      	uxtb	r3, r3
 800053a:	461a      	mov	r2, r3
 800053c:	2101      	movs	r1, #1
 800053e:	480c      	ldr	r0, [pc, #48]	@ (8000570 <singleStep+0x4c>)
 8000540:	f000 ff6c 	bl	800141c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(STEP_PORT, STEP_PIN, GPIO_PIN_SET);
 8000544:	2201      	movs	r2, #1
 8000546:	2102      	movs	r1, #2
 8000548:	4809      	ldr	r0, [pc, #36]	@ (8000570 <singleStep+0x4c>)
 800054a:	f000 ff67 	bl	800141c <HAL_GPIO_WritePin>
  delay_us(speed_us);
 800054e:	683b      	ldr	r3, [r7, #0]
 8000550:	4618      	mov	r0, r3
 8000552:	f7ff ffc3 	bl	80004dc <delay_us>
  HAL_GPIO_WritePin(STEP_PORT, STEP_PIN, GPIO_PIN_RESET);
 8000556:	2200      	movs	r2, #0
 8000558:	2102      	movs	r1, #2
 800055a:	4805      	ldr	r0, [pc, #20]	@ (8000570 <singleStep+0x4c>)
 800055c:	f000 ff5e 	bl	800141c <HAL_GPIO_WritePin>
  delay_us(speed_us);
 8000560:	683b      	ldr	r3, [r7, #0]
 8000562:	4618      	mov	r0, r3
 8000564:	f7ff ffba 	bl	80004dc <delay_us>
}
 8000568:	bf00      	nop
 800056a:	3708      	adds	r7, #8
 800056c:	46bd      	mov	sp, r7
 800056e:	bd80      	pop	{r7, pc}
 8000570:	40020000 	.word	0x40020000

08000574 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b084      	sub	sp, #16
 8000578:	af00      	add	r7, sp, #0
 800057a:	4603      	mov	r3, r0
 800057c:	80fb      	strh	r3, [r7, #6]
    uint32_t current = HAL_GetTick();
 800057e:	f000 fc87 	bl	8000e90 <HAL_GetTick>
 8000582:	60f8      	str	r0, [r7, #12]

    if (GPIO_Pin == UP_LIMIT_PIN)
 8000584:	88fb      	ldrh	r3, [r7, #6]
 8000586:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800058a:	d110      	bne.n	80005ae <HAL_GPIO_EXTI_Callback+0x3a>
    {
        if ((current - lastDebounceUp) > debounceDelay)
 800058c:	4b14      	ldr	r3, [pc, #80]	@ (80005e0 <HAL_GPIO_EXTI_Callback+0x6c>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	68fa      	ldr	r2, [r7, #12]
 8000592:	1ad3      	subs	r3, r2, r3
 8000594:	2232      	movs	r2, #50	@ 0x32
 8000596:	4293      	cmp	r3, r2
 8000598:	d91d      	bls.n	80005d6 <HAL_GPIO_EXTI_Callback+0x62>
        {
            lastDebounceUp = current;
 800059a:	4a11      	ldr	r2, [pc, #68]	@ (80005e0 <HAL_GPIO_EXTI_Callback+0x6c>)
 800059c:	68fb      	ldr	r3, [r7, #12]
 800059e:	6013      	str	r3, [r2, #0]
            up_limit_reached = 1;         // tell main loop we hit top limit
 80005a0:	4b10      	ldr	r3, [pc, #64]	@ (80005e4 <HAL_GPIO_EXTI_Callback+0x70>)
 80005a2:	2201      	movs	r2, #1
 80005a4:	701a      	strb	r2, [r3, #0]
            //up_limit_reported = 0;// allow main to report once
            down_limit_reached = 0;
 80005a6:	4b10      	ldr	r3, [pc, #64]	@ (80005e8 <HAL_GPIO_EXTI_Callback+0x74>)
 80005a8:	2200      	movs	r2, #0
 80005aa:	701a      	strb	r2, [r3, #0]
            down_limit_reached = 1;
            //down_limit_reported = 0;
            up_limit_reached = 0;
        }
    }
}
 80005ac:	e013      	b.n	80005d6 <HAL_GPIO_EXTI_Callback+0x62>
    else if (GPIO_Pin == DOWN_LIMIT_PIN)
 80005ae:	88fb      	ldrh	r3, [r7, #6]
 80005b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80005b4:	d10f      	bne.n	80005d6 <HAL_GPIO_EXTI_Callback+0x62>
        if ((current - lastDebounceDown) > debounceDelay)
 80005b6:	4b0d      	ldr	r3, [pc, #52]	@ (80005ec <HAL_GPIO_EXTI_Callback+0x78>)
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	68fa      	ldr	r2, [r7, #12]
 80005bc:	1ad3      	subs	r3, r2, r3
 80005be:	2232      	movs	r2, #50	@ 0x32
 80005c0:	4293      	cmp	r3, r2
 80005c2:	d908      	bls.n	80005d6 <HAL_GPIO_EXTI_Callback+0x62>
            lastDebounceDown = current;
 80005c4:	4a09      	ldr	r2, [pc, #36]	@ (80005ec <HAL_GPIO_EXTI_Callback+0x78>)
 80005c6:	68fb      	ldr	r3, [r7, #12]
 80005c8:	6013      	str	r3, [r2, #0]
            down_limit_reached = 1;
 80005ca:	4b07      	ldr	r3, [pc, #28]	@ (80005e8 <HAL_GPIO_EXTI_Callback+0x74>)
 80005cc:	2201      	movs	r2, #1
 80005ce:	701a      	strb	r2, [r3, #0]
            up_limit_reached = 0;
 80005d0:	4b04      	ldr	r3, [pc, #16]	@ (80005e4 <HAL_GPIO_EXTI_Callback+0x70>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	701a      	strb	r2, [r3, #0]
}
 80005d6:	bf00      	nop
 80005d8:	3710      	adds	r7, #16
 80005da:	46bd      	mov	sp, r7
 80005dc:	bd80      	pop	{r7, pc}
 80005de:	bf00      	nop
 80005e0:	20000210 	.word	0x20000210
 80005e4:	20000204 	.word	0x20000204
 80005e8:	20000205 	.word	0x20000205
 80005ec:	20000214 	.word	0x20000214

080005f0 <set_motor_speed_fw>:
int set_motor_speed_fw(uint32_t speed_percent) {
 80005f0:	b480      	push	{r7}
 80005f2:	b085      	sub	sp, #20
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
    if (speed_percent > 100) speed_percent = 100;
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	2b64      	cmp	r3, #100	@ 0x64
 80005fc:	d901      	bls.n	8000602 <set_motor_speed_fw+0x12>
 80005fe:	2364      	movs	r3, #100	@ 0x64
 8000600:	607b      	str	r3, [r7, #4]

    // Map 0–100 → 1000–1500 µs
    uint32_t pulse = MID_PULSE + ((MAX_PULSE - MID_PULSE) * speed_percent) / 100;
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000608:	fb02 f303 	mul.w	r3, r2, r3
 800060c:	4a06      	ldr	r2, [pc, #24]	@ (8000628 <set_motor_speed_fw+0x38>)
 800060e:	fba2 2303 	umull	r2, r3, r2, r3
 8000612:	095b      	lsrs	r3, r3, #5
 8000614:	f203 53dc 	addw	r3, r3, #1500	@ 0x5dc
 8000618:	60fb      	str	r3, [r7, #12]

    return pulse;
 800061a:	68fb      	ldr	r3, [r7, #12]

}
 800061c:	4618      	mov	r0, r3
 800061e:	3714      	adds	r7, #20
 8000620:	46bd      	mov	sp, r7
 8000622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000626:	4770      	bx	lr
 8000628:	51eb851f 	.word	0x51eb851f

0800062c <set_motor_speed_bw>:
int set_motor_speed_bw(uint32_t speed_percent) {
 800062c:	b480      	push	{r7}
 800062e:	b085      	sub	sp, #20
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
    if (speed_percent > 100) speed_percent = 100;
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	2b64      	cmp	r3, #100	@ 0x64
 8000638:	d901      	bls.n	800063e <set_motor_speed_bw+0x12>
 800063a:	2364      	movs	r3, #100	@ 0x64
 800063c:	607b      	str	r3, [r7, #4]

    // Map 0–100 → 1000–1500 µs
    uint32_t pulse = MID_PULSE - ((MAX_PULSE - MID_PULSE) * speed_percent) / 100;
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000644:	fb02 f303 	mul.w	r3, r2, r3
 8000648:	4a07      	ldr	r2, [pc, #28]	@ (8000668 <set_motor_speed_bw+0x3c>)
 800064a:	fba2 2303 	umull	r2, r3, r2, r3
 800064e:	095b      	lsrs	r3, r3, #5
 8000650:	f5c3 63bb 	rsb	r3, r3, #1496	@ 0x5d8
 8000654:	3304      	adds	r3, #4
 8000656:	60fb      	str	r3, [r7, #12]

    return pulse;
 8000658:	68fb      	ldr	r3, [r7, #12]

}
 800065a:	4618      	mov	r0, r3
 800065c:	3714      	adds	r7, #20
 800065e:	46bd      	mov	sp, r7
 8000660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000664:	4770      	bx	lr
 8000666:	bf00      	nop
 8000668:	51eb851f 	.word	0x51eb851f

0800066c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b082      	sub	sp, #8
 8000670:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000672:	f000 fba7 	bl	8000dc4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000676:	f000 f8c1 	bl	80007fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800067a:	f000 f9d9 	bl	8000a30 <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 800067e:	f006 fe5b 	bl	8007338 <MX_USB_DEVICE_Init>
  MX_TIM3_Init();
 8000682:	f000 f97b 	bl	800097c <MX_TIM3_Init>
  MX_TIM2_Init();
 8000686:	f000 f921 	bl	80008cc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(EN_PORT, EN_PIN, GPIO_PIN_SET);  // Disable
 800068a:	2201      	movs	r2, #1
 800068c:	2104      	movs	r1, #4
 800068e:	484d      	ldr	r0, [pc, #308]	@ (80007c4 <main+0x158>)
 8000690:	f000 fec4 	bl	800141c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DIR_PORT, DIR_PIN, GPIO_PIN_RESET);
 8000694:	2200      	movs	r2, #0
 8000696:	2101      	movs	r1, #1
 8000698:	484a      	ldr	r0, [pc, #296]	@ (80007c4 <main+0x158>)
 800069a:	f000 febf 	bl	800141c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(STEP_PORT, STEP_PIN, GPIO_PIN_RESET);
 800069e:	2200      	movs	r2, #0
 80006a0:	2102      	movs	r1, #2
 80006a2:	4848      	ldr	r0, [pc, #288]	@ (80007c4 <main+0x158>)
 80006a4:	f000 feba 	bl	800141c <HAL_GPIO_WritePin>

      //HAL_GPIO_WritePin(EN_PORT, EN_PIN, GPIO_PIN_RESET); // Enable driver

      // Enable DWT Cycle Counter for microsecond delay
      CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80006a8:	4b47      	ldr	r3, [pc, #284]	@ (80007c8 <main+0x15c>)
 80006aa:	68db      	ldr	r3, [r3, #12]
 80006ac:	4a46      	ldr	r2, [pc, #280]	@ (80007c8 <main+0x15c>)
 80006ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80006b2:	60d3      	str	r3, [r2, #12]
      DWT->CYCCNT = 0;
 80006b4:	4b45      	ldr	r3, [pc, #276]	@ (80007cc <main+0x160>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	605a      	str	r2, [r3, #4]
      DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80006ba:	4b44      	ldr	r3, [pc, #272]	@ (80007cc <main+0x160>)
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	4a43      	ldr	r2, [pc, #268]	@ (80007cc <main+0x160>)
 80006c0:	f043 0301 	orr.w	r3, r3, #1
 80006c4:	6013      	str	r3, [r2, #0]

      HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80006c6:	2100      	movs	r1, #0
 80006c8:	4841      	ldr	r0, [pc, #260]	@ (80007d0 <main+0x164>)
 80006ca:	f002 fdab 	bl	8003224 <HAL_TIM_PWM_Start>
      HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80006ce:	2100      	movs	r1, #0
 80006d0:	4840      	ldr	r0, [pc, #256]	@ (80007d4 <main+0x168>)
 80006d2:	f002 fda7 	bl	8003224 <HAL_TIM_PWM_Start>
        startTime = HAL_GetTick();
 80006d6:	f000 fbdb 	bl	8000e90 <HAL_GetTick>
 80006da:	4603      	mov	r3, r0
 80006dc:	4a3e      	ldr	r2, [pc, #248]	@ (80007d8 <main+0x16c>)
 80006de:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN WHILE */
  while (1)
  {

//	  check_limit_switches();
	  if (up_limit_reached)
 80006e0:	4b3e      	ldr	r3, [pc, #248]	@ (80007dc <main+0x170>)
 80006e2:	781b      	ldrb	r3, [r3, #0]
 80006e4:	b2db      	uxtb	r3, r3
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d008      	beq.n	80006fc <main+0x90>
	      {
	          // disable driver (active low enable in your code)
	          HAL_GPIO_WritePin(EN_PORT, EN_PIN, GPIO_PIN_SET); // disable motor driver
 80006ea:	2201      	movs	r2, #1
 80006ec:	2104      	movs	r1, #4
 80006ee:	4835      	ldr	r0, [pc, #212]	@ (80007c4 <main+0x158>)
 80006f0:	f000 fe94 	bl	800141c <HAL_GPIO_WritePin>
//	              CDC_Transmit_FS((uint8_t*)"LIMIT:UP\n", (uint16_t)strlen("LIMIT:UP\n"));
//	              up_limit_reported = 1;
//	          }

	          // do not step
	          HAL_Delay(1); // small delay to keep loop friendly
 80006f4:	2001      	movs	r0, #1
 80006f6:	f000 fbd7 	bl	8000ea8 <HAL_Delay>
 80006fa:	e023      	b.n	8000744 <main+0xd8>
	      }
	      else if (down_limit_reached)
 80006fc:	4b38      	ldr	r3, [pc, #224]	@ (80007e0 <main+0x174>)
 80006fe:	781b      	ldrb	r3, [r3, #0]
 8000700:	b2db      	uxtb	r3, r3
 8000702:	2b00      	cmp	r3, #0
 8000704:	d008      	beq.n	8000718 <main+0xac>
	      {
	          HAL_GPIO_WritePin(EN_PORT, EN_PIN, GPIO_PIN_SET); // disable driver
 8000706:	2201      	movs	r2, #1
 8000708:	2104      	movs	r1, #4
 800070a:	482e      	ldr	r0, [pc, #184]	@ (80007c4 <main+0x158>)
 800070c:	f000 fe86 	bl	800141c <HAL_GPIO_WritePin>
//	          if (!down_limit_reported)
//	          {
//	              CDC_Transmit_FS((uint8_t*)"LIMIT:DOWN\n", (uint16_t)strlen("LIMIT:DOWN\n"));
//	              down_limit_reported = 1;
//	          }
	          HAL_Delay(1);
 8000710:	2001      	movs	r0, #1
 8000712:	f000 fbc9 	bl	8000ea8 <HAL_Delay>
 8000716:	e015      	b.n	8000744 <main+0xd8>
	      }
	      else
	      {
	          // normal stepping: ensure driver enabled (active low)

	          if(stop) HAL_GPIO_WritePin(EN_PORT, EN_PIN, GPIO_PIN_SET); // disable motor driver
 8000718:	4b32      	ldr	r3, [pc, #200]	@ (80007e4 <main+0x178>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	2b00      	cmp	r3, #0
 800071e:	d005      	beq.n	800072c <main+0xc0>
 8000720:	2201      	movs	r2, #1
 8000722:	2104      	movs	r1, #4
 8000724:	4827      	ldr	r0, [pc, #156]	@ (80007c4 <main+0x158>)
 8000726:	f000 fe79 	bl	800141c <HAL_GPIO_WritePin>
 800072a:	e004      	b.n	8000736 <main+0xca>
	          else HAL_GPIO_WritePin(EN_PORT, EN_PIN, GPIO_PIN_RESET);
 800072c:	2200      	movs	r2, #0
 800072e:	2104      	movs	r1, #4
 8000730:	4824      	ldr	r0, [pc, #144]	@ (80007c4 <main+0x158>)
 8000732:	f000 fe73 	bl	800141c <HAL_GPIO_WritePin>
	          // do one step (existing function)
	          singleStep(direction, 1000);
 8000736:	4b2c      	ldr	r3, [pc, #176]	@ (80007e8 <main+0x17c>)
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800073e:	4618      	mov	r0, r3
 8000740:	f7ff fef0 	bl	8000524 <singleStep>
	      }

	  uint32_t elapsed = HAL_GetTick() - startTime;
 8000744:	f000 fba4 	bl	8000e90 <HAL_GetTick>
 8000748:	4602      	mov	r2, r0
 800074a:	4b23      	ldr	r3, [pc, #140]	@ (80007d8 <main+0x16c>)
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	1ad3      	subs	r3, r2, r3
 8000750:	603b      	str	r3, [r7, #0]
	  	  	      uint32_t pulse_width;

	  	  	      if (elapsed < STAY_LOW_TIME)
 8000752:	683b      	ldr	r3, [r7, #0]
 8000754:	f241 3287 	movw	r2, #4999	@ 0x1387
 8000758:	4293      	cmp	r3, r2
 800075a:	d803      	bhi.n	8000764 <main+0xf8>
	  	  	      {
	  	  	        pulse_width = MID_PULSE;
 800075c:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8000760:	607b      	str	r3, [r7, #4]
 8000762:	e012      	b.n	800078a <main+0x11e>
	  	  	      }
	  	  	     else
	  	  	      {
	  	  	    	 if (fw_bw) pulse_width = set_motor_speed_fw(speed);
 8000764:	4b21      	ldr	r3, [pc, #132]	@ (80007ec <main+0x180>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	2b00      	cmp	r3, #0
 800076a:	d007      	beq.n	800077c <main+0x110>
 800076c:	4b20      	ldr	r3, [pc, #128]	@ (80007f0 <main+0x184>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	4618      	mov	r0, r3
 8000772:	f7ff ff3d 	bl	80005f0 <set_motor_speed_fw>
 8000776:	4603      	mov	r3, r0
 8000778:	607b      	str	r3, [r7, #4]
 800077a:	e006      	b.n	800078a <main+0x11e>
	  	  	    	 else pulse_width = set_motor_speed_bw(speed);
 800077c:	4b1c      	ldr	r3, [pc, #112]	@ (80007f0 <main+0x184>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	4618      	mov	r0, r3
 8000782:	f7ff ff53 	bl	800062c <set_motor_speed_bw>
 8000786:	4603      	mov	r3, r0
 8000788:	607b      	str	r3, [r7, #4]
	  	  	      }

	  	  	      // Set pulse width (duty cycle)
	  	  	      if(fw_mot_start) __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, pulse_width);
 800078a:	4b1a      	ldr	r3, [pc, #104]	@ (80007f4 <main+0x188>)
 800078c:	781b      	ldrb	r3, [r3, #0]
 800078e:	2b00      	cmp	r3, #0
 8000790:	d004      	beq.n	800079c <main+0x130>
 8000792:	4b0f      	ldr	r3, [pc, #60]	@ (80007d0 <main+0x164>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	687a      	ldr	r2, [r7, #4]
 8000798:	635a      	str	r2, [r3, #52]	@ 0x34
 800079a:	e004      	b.n	80007a6 <main+0x13a>
	  	  	      else __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, MID_PULSE);
 800079c:	4b0c      	ldr	r3, [pc, #48]	@ (80007d0 <main+0x164>)
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80007a4:	635a      	str	r2, [r3, #52]	@ 0x34
	  	  	      if(light) __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 5000);
 80007a6:	4b14      	ldr	r3, [pc, #80]	@ (80007f8 <main+0x18c>)
 80007a8:	781b      	ldrb	r3, [r3, #0]
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d005      	beq.n	80007ba <main+0x14e>
 80007ae:	4b09      	ldr	r3, [pc, #36]	@ (80007d4 <main+0x168>)
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80007b6:	635a      	str	r2, [r3, #52]	@ 0x34
 80007b8:	e792      	b.n	80006e0 <main+0x74>
	  	  	      else __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 80007ba:	4b06      	ldr	r3, [pc, #24]	@ (80007d4 <main+0x168>)
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	2200      	movs	r2, #0
 80007c0:	635a      	str	r2, [r3, #52]	@ 0x34
  {
 80007c2:	e78d      	b.n	80006e0 <main+0x74>
 80007c4:	40020000 	.word	0x40020000
 80007c8:	e000edf0 	.word	0xe000edf0
 80007cc:	e0001000 	.word	0xe0001000
 80007d0:	200001bc 	.word	0x200001bc
 80007d4:	20000174 	.word	0x20000174
 80007d8:	20000208 	.word	0x20000208
 80007dc:	20000204 	.word	0x20000204
 80007e0:	20000205 	.word	0x20000205
 80007e4:	20000004 	.word	0x20000004
 80007e8:	20000008 	.word	0x20000008
 80007ec:	20000000 	.word	0x20000000
 80007f0:	2000020c 	.word	0x2000020c
 80007f4:	20000219 	.word	0x20000219
 80007f8:	20000218 	.word	0x20000218

080007fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b094      	sub	sp, #80	@ 0x50
 8000800:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000802:	f107 0320 	add.w	r3, r7, #32
 8000806:	2230      	movs	r2, #48	@ 0x30
 8000808:	2100      	movs	r1, #0
 800080a:	4618      	mov	r0, r3
 800080c:	f007 fcac 	bl	8008168 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000810:	f107 030c 	add.w	r3, r7, #12
 8000814:	2200      	movs	r2, #0
 8000816:	601a      	str	r2, [r3, #0]
 8000818:	605a      	str	r2, [r3, #4]
 800081a:	609a      	str	r2, [r3, #8]
 800081c:	60da      	str	r2, [r3, #12]
 800081e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000820:	2300      	movs	r3, #0
 8000822:	60bb      	str	r3, [r7, #8]
 8000824:	4b27      	ldr	r3, [pc, #156]	@ (80008c4 <SystemClock_Config+0xc8>)
 8000826:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000828:	4a26      	ldr	r2, [pc, #152]	@ (80008c4 <SystemClock_Config+0xc8>)
 800082a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800082e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000830:	4b24      	ldr	r3, [pc, #144]	@ (80008c4 <SystemClock_Config+0xc8>)
 8000832:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000834:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000838:	60bb      	str	r3, [r7, #8]
 800083a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800083c:	2300      	movs	r3, #0
 800083e:	607b      	str	r3, [r7, #4]
 8000840:	4b21      	ldr	r3, [pc, #132]	@ (80008c8 <SystemClock_Config+0xcc>)
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	4a20      	ldr	r2, [pc, #128]	@ (80008c8 <SystemClock_Config+0xcc>)
 8000846:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800084a:	6013      	str	r3, [r2, #0]
 800084c:	4b1e      	ldr	r3, [pc, #120]	@ (80008c8 <SystemClock_Config+0xcc>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000854:	607b      	str	r3, [r7, #4]
 8000856:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000858:	2301      	movs	r3, #1
 800085a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800085c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000860:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000862:	2302      	movs	r3, #2
 8000864:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000866:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800086a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 800086c:	2319      	movs	r3, #25
 800086e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000870:	23c0      	movs	r3, #192	@ 0xc0
 8000872:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000874:	2302      	movs	r3, #2
 8000876:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000878:	2304      	movs	r3, #4
 800087a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800087c:	f107 0320 	add.w	r3, r7, #32
 8000880:	4618      	mov	r0, r3
 8000882:	f002 f84f 	bl	8002924 <HAL_RCC_OscConfig>
 8000886:	4603      	mov	r3, r0
 8000888:	2b00      	cmp	r3, #0
 800088a:	d001      	beq.n	8000890 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800088c:	f000 f946 	bl	8000b1c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000890:	230f      	movs	r3, #15
 8000892:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000894:	2302      	movs	r3, #2
 8000896:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000898:	2300      	movs	r3, #0
 800089a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800089c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008a0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008a2:	2300      	movs	r3, #0
 80008a4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80008a6:	f107 030c 	add.w	r3, r7, #12
 80008aa:	2103      	movs	r1, #3
 80008ac:	4618      	mov	r0, r3
 80008ae:	f002 fab1 	bl	8002e14 <HAL_RCC_ClockConfig>
 80008b2:	4603      	mov	r3, r0
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d001      	beq.n	80008bc <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80008b8:	f000 f930 	bl	8000b1c <Error_Handler>
  }
}
 80008bc:	bf00      	nop
 80008be:	3750      	adds	r7, #80	@ 0x50
 80008c0:	46bd      	mov	sp, r7
 80008c2:	bd80      	pop	{r7, pc}
 80008c4:	40023800 	.word	0x40023800
 80008c8:	40007000 	.word	0x40007000

080008cc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b08a      	sub	sp, #40	@ 0x28
 80008d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008d2:	f107 0320 	add.w	r3, r7, #32
 80008d6:	2200      	movs	r2, #0
 80008d8:	601a      	str	r2, [r3, #0]
 80008da:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80008dc:	1d3b      	adds	r3, r7, #4
 80008de:	2200      	movs	r2, #0
 80008e0:	601a      	str	r2, [r3, #0]
 80008e2:	605a      	str	r2, [r3, #4]
 80008e4:	609a      	str	r2, [r3, #8]
 80008e6:	60da      	str	r2, [r3, #12]
 80008e8:	611a      	str	r2, [r3, #16]
 80008ea:	615a      	str	r2, [r3, #20]
 80008ec:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80008ee:	4b22      	ldr	r3, [pc, #136]	@ (8000978 <MX_TIM2_Init+0xac>)
 80008f0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80008f4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 95;
 80008f6:	4b20      	ldr	r3, [pc, #128]	@ (8000978 <MX_TIM2_Init+0xac>)
 80008f8:	225f      	movs	r2, #95	@ 0x5f
 80008fa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008fc:	4b1e      	ldr	r3, [pc, #120]	@ (8000978 <MX_TIM2_Init+0xac>)
 80008fe:	2200      	movs	r2, #0
 8000900:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19999;
 8000902:	4b1d      	ldr	r3, [pc, #116]	@ (8000978 <MX_TIM2_Init+0xac>)
 8000904:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000908:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800090a:	4b1b      	ldr	r3, [pc, #108]	@ (8000978 <MX_TIM2_Init+0xac>)
 800090c:	2200      	movs	r2, #0
 800090e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000910:	4b19      	ldr	r3, [pc, #100]	@ (8000978 <MX_TIM2_Init+0xac>)
 8000912:	2200      	movs	r2, #0
 8000914:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000916:	4818      	ldr	r0, [pc, #96]	@ (8000978 <MX_TIM2_Init+0xac>)
 8000918:	f002 fc34 	bl	8003184 <HAL_TIM_PWM_Init>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d001      	beq.n	8000926 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8000922:	f000 f8fb 	bl	8000b1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000926:	2300      	movs	r3, #0
 8000928:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800092a:	2300      	movs	r3, #0
 800092c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800092e:	f107 0320 	add.w	r3, r7, #32
 8000932:	4619      	mov	r1, r3
 8000934:	4810      	ldr	r0, [pc, #64]	@ (8000978 <MX_TIM2_Init+0xac>)
 8000936:	f003 f941 	bl	8003bbc <HAL_TIMEx_MasterConfigSynchronization>
 800093a:	4603      	mov	r3, r0
 800093c:	2b00      	cmp	r3, #0
 800093e:	d001      	beq.n	8000944 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8000940:	f000 f8ec 	bl	8000b1c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000944:	2360      	movs	r3, #96	@ 0x60
 8000946:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000948:	2300      	movs	r3, #0
 800094a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800094c:	2300      	movs	r3, #0
 800094e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000950:	2300      	movs	r3, #0
 8000952:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000954:	1d3b      	adds	r3, r7, #4
 8000956:	2200      	movs	r2, #0
 8000958:	4619      	mov	r1, r3
 800095a:	4807      	ldr	r0, [pc, #28]	@ (8000978 <MX_TIM2_Init+0xac>)
 800095c:	f002 fe02 	bl	8003564 <HAL_TIM_PWM_ConfigChannel>
 8000960:	4603      	mov	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d001      	beq.n	800096a <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8000966:	f000 f8d9 	bl	8000b1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800096a:	4803      	ldr	r0, [pc, #12]	@ (8000978 <MX_TIM2_Init+0xac>)
 800096c:	f000 f940 	bl	8000bf0 <HAL_TIM_MspPostInit>

}
 8000970:	bf00      	nop
 8000972:	3728      	adds	r7, #40	@ 0x28
 8000974:	46bd      	mov	sp, r7
 8000976:	bd80      	pop	{r7, pc}
 8000978:	20000174 	.word	0x20000174

0800097c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b08a      	sub	sp, #40	@ 0x28
 8000980:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000982:	f107 0320 	add.w	r3, r7, #32
 8000986:	2200      	movs	r2, #0
 8000988:	601a      	str	r2, [r3, #0]
 800098a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800098c:	1d3b      	adds	r3, r7, #4
 800098e:	2200      	movs	r2, #0
 8000990:	601a      	str	r2, [r3, #0]
 8000992:	605a      	str	r2, [r3, #4]
 8000994:	609a      	str	r2, [r3, #8]
 8000996:	60da      	str	r2, [r3, #12]
 8000998:	611a      	str	r2, [r3, #16]
 800099a:	615a      	str	r2, [r3, #20]
 800099c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800099e:	4b22      	ldr	r3, [pc, #136]	@ (8000a28 <MX_TIM3_Init+0xac>)
 80009a0:	4a22      	ldr	r2, [pc, #136]	@ (8000a2c <MX_TIM3_Init+0xb0>)
 80009a2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 95;
 80009a4:	4b20      	ldr	r3, [pc, #128]	@ (8000a28 <MX_TIM3_Init+0xac>)
 80009a6:	225f      	movs	r2, #95	@ 0x5f
 80009a8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009aa:	4b1f      	ldr	r3, [pc, #124]	@ (8000a28 <MX_TIM3_Init+0xac>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 19999;
 80009b0:	4b1d      	ldr	r3, [pc, #116]	@ (8000a28 <MX_TIM3_Init+0xac>)
 80009b2:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80009b6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009b8:	4b1b      	ldr	r3, [pc, #108]	@ (8000a28 <MX_TIM3_Init+0xac>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009be:	4b1a      	ldr	r3, [pc, #104]	@ (8000a28 <MX_TIM3_Init+0xac>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80009c4:	4818      	ldr	r0, [pc, #96]	@ (8000a28 <MX_TIM3_Init+0xac>)
 80009c6:	f002 fbdd 	bl	8003184 <HAL_TIM_PWM_Init>
 80009ca:	4603      	mov	r3, r0
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d001      	beq.n	80009d4 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80009d0:	f000 f8a4 	bl	8000b1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009d4:	2300      	movs	r3, #0
 80009d6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009d8:	2300      	movs	r3, #0
 80009da:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80009dc:	f107 0320 	add.w	r3, r7, #32
 80009e0:	4619      	mov	r1, r3
 80009e2:	4811      	ldr	r0, [pc, #68]	@ (8000a28 <MX_TIM3_Init+0xac>)
 80009e4:	f003 f8ea 	bl	8003bbc <HAL_TIMEx_MasterConfigSynchronization>
 80009e8:	4603      	mov	r3, r0
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d001      	beq.n	80009f2 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80009ee:	f000 f895 	bl	8000b1c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80009f2:	2360      	movs	r3, #96	@ 0x60
 80009f4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80009f6:	2300      	movs	r3, #0
 80009f8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80009fa:	2300      	movs	r3, #0
 80009fc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80009fe:	2300      	movs	r3, #0
 8000a00:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a02:	1d3b      	adds	r3, r7, #4
 8000a04:	2200      	movs	r2, #0
 8000a06:	4619      	mov	r1, r3
 8000a08:	4807      	ldr	r0, [pc, #28]	@ (8000a28 <MX_TIM3_Init+0xac>)
 8000a0a:	f002 fdab 	bl	8003564 <HAL_TIM_PWM_ConfigChannel>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d001      	beq.n	8000a18 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8000a14:	f000 f882 	bl	8000b1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000a18:	4803      	ldr	r0, [pc, #12]	@ (8000a28 <MX_TIM3_Init+0xac>)
 8000a1a:	f000 f8e9 	bl	8000bf0 <HAL_TIM_MspPostInit>

}
 8000a1e:	bf00      	nop
 8000a20:	3728      	adds	r7, #40	@ 0x28
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd80      	pop	{r7, pc}
 8000a26:	bf00      	nop
 8000a28:	200001bc 	.word	0x200001bc
 8000a2c:	40000400 	.word	0x40000400

08000a30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b088      	sub	sp, #32
 8000a34:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a36:	f107 030c 	add.w	r3, r7, #12
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	601a      	str	r2, [r3, #0]
 8000a3e:	605a      	str	r2, [r3, #4]
 8000a40:	609a      	str	r2, [r3, #8]
 8000a42:	60da      	str	r2, [r3, #12]
 8000a44:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a46:	2300      	movs	r3, #0
 8000a48:	60bb      	str	r3, [r7, #8]
 8000a4a:	4b31      	ldr	r3, [pc, #196]	@ (8000b10 <MX_GPIO_Init+0xe0>)
 8000a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a4e:	4a30      	ldr	r2, [pc, #192]	@ (8000b10 <MX_GPIO_Init+0xe0>)
 8000a50:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a56:	4b2e      	ldr	r3, [pc, #184]	@ (8000b10 <MX_GPIO_Init+0xe0>)
 8000a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a5e:	60bb      	str	r3, [r7, #8]
 8000a60:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a62:	2300      	movs	r3, #0
 8000a64:	607b      	str	r3, [r7, #4]
 8000a66:	4b2a      	ldr	r3, [pc, #168]	@ (8000b10 <MX_GPIO_Init+0xe0>)
 8000a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a6a:	4a29      	ldr	r2, [pc, #164]	@ (8000b10 <MX_GPIO_Init+0xe0>)
 8000a6c:	f043 0301 	orr.w	r3, r3, #1
 8000a70:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a72:	4b27      	ldr	r3, [pc, #156]	@ (8000b10 <MX_GPIO_Init+0xe0>)
 8000a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a76:	f003 0301 	and.w	r3, r3, #1
 8000a7a:	607b      	str	r3, [r7, #4]
 8000a7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a7e:	2300      	movs	r3, #0
 8000a80:	603b      	str	r3, [r7, #0]
 8000a82:	4b23      	ldr	r3, [pc, #140]	@ (8000b10 <MX_GPIO_Init+0xe0>)
 8000a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a86:	4a22      	ldr	r2, [pc, #136]	@ (8000b10 <MX_GPIO_Init+0xe0>)
 8000a88:	f043 0302 	orr.w	r3, r3, #2
 8000a8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a8e:	4b20      	ldr	r3, [pc, #128]	@ (8000b10 <MX_GPIO_Init+0xe0>)
 8000a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a92:	f003 0302 	and.w	r3, r3, #2
 8000a96:	603b      	str	r3, [r7, #0]
 8000a98:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	2107      	movs	r1, #7
 8000a9e:	481d      	ldr	r0, [pc, #116]	@ (8000b14 <MX_GPIO_Init+0xe4>)
 8000aa0:	f000 fcbc 	bl	800141c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000aa4:	2307      	movs	r3, #7
 8000aa6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aa8:	2301      	movs	r3, #1
 8000aaa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aac:	2300      	movs	r3, #0
 8000aae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ab4:	f107 030c 	add.w	r3, r7, #12
 8000ab8:	4619      	mov	r1, r3
 8000aba:	4816      	ldr	r0, [pc, #88]	@ (8000b14 <MX_GPIO_Init+0xe4>)
 8000abc:	f000 fb2a 	bl	8001114 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000ac0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ac4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ac6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000aca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000acc:	2300      	movs	r3, #0
 8000ace:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ad0:	f107 030c 	add.w	r3, r7, #12
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	4810      	ldr	r0, [pc, #64]	@ (8000b18 <MX_GPIO_Init+0xe8>)
 8000ad8:	f000 fb1c 	bl	8001114 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000adc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ae0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ae2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000ae6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000ae8:	2302      	movs	r3, #2
 8000aea:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aec:	f107 030c 	add.w	r3, r7, #12
 8000af0:	4619      	mov	r1, r3
 8000af2:	4809      	ldr	r0, [pc, #36]	@ (8000b18 <MX_GPIO_Init+0xe8>)
 8000af4:	f000 fb0e 	bl	8001114 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000af8:	2200      	movs	r2, #0
 8000afa:	2100      	movs	r1, #0
 8000afc:	2028      	movs	r0, #40	@ 0x28
 8000afe:	f000 fad2 	bl	80010a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000b02:	2028      	movs	r0, #40	@ 0x28
 8000b04:	f000 faeb 	bl	80010de <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000b08:	bf00      	nop
 8000b0a:	3720      	adds	r7, #32
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	bd80      	pop	{r7, pc}
 8000b10:	40023800 	.word	0x40023800
 8000b14:	40020000 	.word	0x40020000
 8000b18:	40020400 	.word	0x40020400

08000b1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b20:	b672      	cpsid	i
}
 8000b22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b24:	bf00      	nop
 8000b26:	e7fd      	b.n	8000b24 <Error_Handler+0x8>

08000b28 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	b083      	sub	sp, #12
 8000b2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b2e:	2300      	movs	r3, #0
 8000b30:	607b      	str	r3, [r7, #4]
 8000b32:	4b10      	ldr	r3, [pc, #64]	@ (8000b74 <HAL_MspInit+0x4c>)
 8000b34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b36:	4a0f      	ldr	r2, [pc, #60]	@ (8000b74 <HAL_MspInit+0x4c>)
 8000b38:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b3c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b3e:	4b0d      	ldr	r3, [pc, #52]	@ (8000b74 <HAL_MspInit+0x4c>)
 8000b40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b42:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b46:	607b      	str	r3, [r7, #4]
 8000b48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	603b      	str	r3, [r7, #0]
 8000b4e:	4b09      	ldr	r3, [pc, #36]	@ (8000b74 <HAL_MspInit+0x4c>)
 8000b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b52:	4a08      	ldr	r2, [pc, #32]	@ (8000b74 <HAL_MspInit+0x4c>)
 8000b54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b58:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b5a:	4b06      	ldr	r3, [pc, #24]	@ (8000b74 <HAL_MspInit+0x4c>)
 8000b5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b62:	603b      	str	r3, [r7, #0]
 8000b64:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b66:	bf00      	nop
 8000b68:	370c      	adds	r7, #12
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b70:	4770      	bx	lr
 8000b72:	bf00      	nop
 8000b74:	40023800 	.word	0x40023800

08000b78 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b084      	sub	sp, #16
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000b88:	d10e      	bne.n	8000ba8 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	60fb      	str	r3, [r7, #12]
 8000b8e:	4b16      	ldr	r3, [pc, #88]	@ (8000be8 <HAL_TIM_PWM_MspInit+0x70>)
 8000b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b92:	4a15      	ldr	r2, [pc, #84]	@ (8000be8 <HAL_TIM_PWM_MspInit+0x70>)
 8000b94:	f043 0301 	orr.w	r3, r3, #1
 8000b98:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b9a:	4b13      	ldr	r3, [pc, #76]	@ (8000be8 <HAL_TIM_PWM_MspInit+0x70>)
 8000b9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b9e:	f003 0301 	and.w	r3, r3, #1
 8000ba2:	60fb      	str	r3, [r7, #12]
 8000ba4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000ba6:	e01a      	b.n	8000bde <HAL_TIM_PWM_MspInit+0x66>
  else if(htim_pwm->Instance==TIM3)
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	4a0f      	ldr	r2, [pc, #60]	@ (8000bec <HAL_TIM_PWM_MspInit+0x74>)
 8000bae:	4293      	cmp	r3, r2
 8000bb0:	d115      	bne.n	8000bde <HAL_TIM_PWM_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	60bb      	str	r3, [r7, #8]
 8000bb6:	4b0c      	ldr	r3, [pc, #48]	@ (8000be8 <HAL_TIM_PWM_MspInit+0x70>)
 8000bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bba:	4a0b      	ldr	r2, [pc, #44]	@ (8000be8 <HAL_TIM_PWM_MspInit+0x70>)
 8000bbc:	f043 0302 	orr.w	r3, r3, #2
 8000bc0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bc2:	4b09      	ldr	r3, [pc, #36]	@ (8000be8 <HAL_TIM_PWM_MspInit+0x70>)
 8000bc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bc6:	f003 0302 	and.w	r3, r3, #2
 8000bca:	60bb      	str	r3, [r7, #8]
 8000bcc:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000bce:	2200      	movs	r2, #0
 8000bd0:	2100      	movs	r1, #0
 8000bd2:	201d      	movs	r0, #29
 8000bd4:	f000 fa67 	bl	80010a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000bd8:	201d      	movs	r0, #29
 8000bda:	f000 fa80 	bl	80010de <HAL_NVIC_EnableIRQ>
}
 8000bde:	bf00      	nop
 8000be0:	3710      	adds	r7, #16
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	40023800 	.word	0x40023800
 8000bec:	40000400 	.word	0x40000400

08000bf0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b08a      	sub	sp, #40	@ 0x28
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bf8:	f107 0314 	add.w	r3, r7, #20
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	601a      	str	r2, [r3, #0]
 8000c00:	605a      	str	r2, [r3, #4]
 8000c02:	609a      	str	r2, [r3, #8]
 8000c04:	60da      	str	r2, [r3, #12]
 8000c06:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000c10:	d11e      	bne.n	8000c50 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c12:	2300      	movs	r3, #0
 8000c14:	613b      	str	r3, [r7, #16]
 8000c16:	4b22      	ldr	r3, [pc, #136]	@ (8000ca0 <HAL_TIM_MspPostInit+0xb0>)
 8000c18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c1a:	4a21      	ldr	r2, [pc, #132]	@ (8000ca0 <HAL_TIM_MspPostInit+0xb0>)
 8000c1c:	f043 0301 	orr.w	r3, r3, #1
 8000c20:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c22:	4b1f      	ldr	r3, [pc, #124]	@ (8000ca0 <HAL_TIM_MspPostInit+0xb0>)
 8000c24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c26:	f003 0301 	and.w	r3, r3, #1
 8000c2a:	613b      	str	r3, [r7, #16]
 8000c2c:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000c2e:	2320      	movs	r3, #32
 8000c30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c32:	2302      	movs	r3, #2
 8000c34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c36:	2300      	movs	r3, #0
 8000c38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000c3e:	2301      	movs	r3, #1
 8000c40:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c42:	f107 0314 	add.w	r3, r7, #20
 8000c46:	4619      	mov	r1, r3
 8000c48:	4816      	ldr	r0, [pc, #88]	@ (8000ca4 <HAL_TIM_MspPostInit+0xb4>)
 8000c4a:	f000 fa63 	bl	8001114 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000c4e:	e022      	b.n	8000c96 <HAL_TIM_MspPostInit+0xa6>
  else if(htim->Instance==TIM3)
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	4a14      	ldr	r2, [pc, #80]	@ (8000ca8 <HAL_TIM_MspPostInit+0xb8>)
 8000c56:	4293      	cmp	r3, r2
 8000c58:	d11d      	bne.n	8000c96 <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	60fb      	str	r3, [r7, #12]
 8000c5e:	4b10      	ldr	r3, [pc, #64]	@ (8000ca0 <HAL_TIM_MspPostInit+0xb0>)
 8000c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c62:	4a0f      	ldr	r2, [pc, #60]	@ (8000ca0 <HAL_TIM_MspPostInit+0xb0>)
 8000c64:	f043 0301 	orr.w	r3, r3, #1
 8000c68:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c6a:	4b0d      	ldr	r3, [pc, #52]	@ (8000ca0 <HAL_TIM_MspPostInit+0xb0>)
 8000c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c6e:	f003 0301 	and.w	r3, r3, #1
 8000c72:	60fb      	str	r3, [r7, #12]
 8000c74:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000c76:	2340      	movs	r3, #64	@ 0x40
 8000c78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c7a:	2302      	movs	r3, #2
 8000c7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c82:	2300      	movs	r3, #0
 8000c84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000c86:	2302      	movs	r3, #2
 8000c88:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c8a:	f107 0314 	add.w	r3, r7, #20
 8000c8e:	4619      	mov	r1, r3
 8000c90:	4804      	ldr	r0, [pc, #16]	@ (8000ca4 <HAL_TIM_MspPostInit+0xb4>)
 8000c92:	f000 fa3f 	bl	8001114 <HAL_GPIO_Init>
}
 8000c96:	bf00      	nop
 8000c98:	3728      	adds	r7, #40	@ 0x28
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd80      	pop	{r7, pc}
 8000c9e:	bf00      	nop
 8000ca0:	40023800 	.word	0x40023800
 8000ca4:	40020000 	.word	0x40020000
 8000ca8:	40000400 	.word	0x40000400

08000cac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cac:	b480      	push	{r7}
 8000cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000cb0:	bf00      	nop
 8000cb2:	e7fd      	b.n	8000cb0 <NMI_Handler+0x4>

08000cb4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cb8:	bf00      	nop
 8000cba:	e7fd      	b.n	8000cb8 <HardFault_Handler+0x4>

08000cbc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cc0:	bf00      	nop
 8000cc2:	e7fd      	b.n	8000cc0 <MemManage_Handler+0x4>

08000cc4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cc8:	bf00      	nop
 8000cca:	e7fd      	b.n	8000cc8 <BusFault_Handler+0x4>

08000ccc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cd0:	bf00      	nop
 8000cd2:	e7fd      	b.n	8000cd0 <UsageFault_Handler+0x4>

08000cd4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cd8:	bf00      	nop
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce0:	4770      	bx	lr

08000ce2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ce2:	b480      	push	{r7}
 8000ce4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ce6:	bf00      	nop
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cee:	4770      	bx	lr

08000cf0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cf4:	bf00      	nop
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfc:	4770      	bx	lr

08000cfe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cfe:	b580      	push	{r7, lr}
 8000d00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d02:	f000 f8b1 	bl	8000e68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d06:	bf00      	nop
 8000d08:	bd80      	pop	{r7, pc}
	...

08000d0c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000d10:	4802      	ldr	r0, [pc, #8]	@ (8000d1c <TIM3_IRQHandler+0x10>)
 8000d12:	f002 fb37 	bl	8003384 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000d16:	bf00      	nop
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	200001bc 	.word	0x200001bc

08000d20 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8000d24:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8000d28:	f000 fb92 	bl	8001450 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8000d2c:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8000d30:	f000 fb8e 	bl	8001450 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000d34:	bf00      	nop
 8000d36:	bd80      	pop	{r7, pc}

08000d38 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000d3c:	4802      	ldr	r0, [pc, #8]	@ (8000d48 <OTG_FS_IRQHandler+0x10>)
 8000d3e:	f000 fce3 	bl	8001708 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000d42:	bf00      	nop
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	bf00      	nop
 8000d48:	20001700 	.word	0x20001700

08000d4c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d50:	4b06      	ldr	r3, [pc, #24]	@ (8000d6c <SystemInit+0x20>)
 8000d52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d56:	4a05      	ldr	r2, [pc, #20]	@ (8000d6c <SystemInit+0x20>)
 8000d58:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d5c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d60:	bf00      	nop
 8000d62:	46bd      	mov	sp, r7
 8000d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d68:	4770      	bx	lr
 8000d6a:	bf00      	nop
 8000d6c:	e000ed00 	.word	0xe000ed00

08000d70 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d70:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000da8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000d74:	f7ff ffea 	bl	8000d4c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d78:	480c      	ldr	r0, [pc, #48]	@ (8000dac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000d7a:	490d      	ldr	r1, [pc, #52]	@ (8000db0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d7c:	4a0d      	ldr	r2, [pc, #52]	@ (8000db4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d80:	e002      	b.n	8000d88 <LoopCopyDataInit>

08000d82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d86:	3304      	adds	r3, #4

08000d88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d8c:	d3f9      	bcc.n	8000d82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d8e:	4a0a      	ldr	r2, [pc, #40]	@ (8000db8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000d90:	4c0a      	ldr	r4, [pc, #40]	@ (8000dbc <LoopFillZerobss+0x22>)
  movs r3, #0
 8000d92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d94:	e001      	b.n	8000d9a <LoopFillZerobss>

08000d96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d98:	3204      	adds	r2, #4

08000d9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d9c:	d3fb      	bcc.n	8000d96 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d9e:	f007 fa17 	bl	80081d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000da2:	f7ff fc63 	bl	800066c <main>
  bx  lr    
 8000da6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000da8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000dac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000db0:	20000158 	.word	0x20000158
  ldr r2, =_sidata
 8000db4:	080084a0 	.word	0x080084a0
  ldr r2, =_sbss
 8000db8:	20000158 	.word	0x20000158
  ldr r4, =_ebss
 8000dbc:	20001f3c 	.word	0x20001f3c

08000dc0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000dc0:	e7fe      	b.n	8000dc0 <ADC_IRQHandler>
	...

08000dc4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000dc8:	4b0e      	ldr	r3, [pc, #56]	@ (8000e04 <HAL_Init+0x40>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	4a0d      	ldr	r2, [pc, #52]	@ (8000e04 <HAL_Init+0x40>)
 8000dce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000dd2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000dd4:	4b0b      	ldr	r3, [pc, #44]	@ (8000e04 <HAL_Init+0x40>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	4a0a      	ldr	r2, [pc, #40]	@ (8000e04 <HAL_Init+0x40>)
 8000dda:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000dde:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000de0:	4b08      	ldr	r3, [pc, #32]	@ (8000e04 <HAL_Init+0x40>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	4a07      	ldr	r2, [pc, #28]	@ (8000e04 <HAL_Init+0x40>)
 8000de6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000dea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dec:	2003      	movs	r0, #3
 8000dee:	f000 f94f 	bl	8001090 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000df2:	200f      	movs	r0, #15
 8000df4:	f000 f808 	bl	8000e08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000df8:	f7ff fe96 	bl	8000b28 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000dfc:	2300      	movs	r3, #0
}
 8000dfe:	4618      	mov	r0, r3
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	40023c00 	.word	0x40023c00

08000e08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b082      	sub	sp, #8
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e10:	4b12      	ldr	r3, [pc, #72]	@ (8000e5c <HAL_InitTick+0x54>)
 8000e12:	681a      	ldr	r2, [r3, #0]
 8000e14:	4b12      	ldr	r3, [pc, #72]	@ (8000e60 <HAL_InitTick+0x58>)
 8000e16:	781b      	ldrb	r3, [r3, #0]
 8000e18:	4619      	mov	r1, r3
 8000e1a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e22:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e26:	4618      	mov	r0, r3
 8000e28:	f000 f967 	bl	80010fa <HAL_SYSTICK_Config>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d001      	beq.n	8000e36 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e32:	2301      	movs	r3, #1
 8000e34:	e00e      	b.n	8000e54 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	2b0f      	cmp	r3, #15
 8000e3a:	d80a      	bhi.n	8000e52 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	6879      	ldr	r1, [r7, #4]
 8000e40:	f04f 30ff 	mov.w	r0, #4294967295
 8000e44:	f000 f92f 	bl	80010a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e48:	4a06      	ldr	r2, [pc, #24]	@ (8000e64 <HAL_InitTick+0x5c>)
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	e000      	b.n	8000e54 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e52:	2301      	movs	r3, #1
}
 8000e54:	4618      	mov	r0, r3
 8000e56:	3708      	adds	r7, #8
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	bd80      	pop	{r7, pc}
 8000e5c:	2000000c 	.word	0x2000000c
 8000e60:	20000014 	.word	0x20000014
 8000e64:	20000010 	.word	0x20000010

08000e68 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e6c:	4b06      	ldr	r3, [pc, #24]	@ (8000e88 <HAL_IncTick+0x20>)
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	461a      	mov	r2, r3
 8000e72:	4b06      	ldr	r3, [pc, #24]	@ (8000e8c <HAL_IncTick+0x24>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	4413      	add	r3, r2
 8000e78:	4a04      	ldr	r2, [pc, #16]	@ (8000e8c <HAL_IncTick+0x24>)
 8000e7a:	6013      	str	r3, [r2, #0]
}
 8000e7c:	bf00      	nop
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e84:	4770      	bx	lr
 8000e86:	bf00      	nop
 8000e88:	20000014 	.word	0x20000014
 8000e8c:	2000021c 	.word	0x2000021c

08000e90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0
  return uwTick;
 8000e94:	4b03      	ldr	r3, [pc, #12]	@ (8000ea4 <HAL_GetTick+0x14>)
 8000e96:	681b      	ldr	r3, [r3, #0]
}
 8000e98:	4618      	mov	r0, r3
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop
 8000ea4:	2000021c 	.word	0x2000021c

08000ea8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b084      	sub	sp, #16
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000eb0:	f7ff ffee 	bl	8000e90 <HAL_GetTick>
 8000eb4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000eba:	68fb      	ldr	r3, [r7, #12]
 8000ebc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ec0:	d005      	beq.n	8000ece <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ec2:	4b0a      	ldr	r3, [pc, #40]	@ (8000eec <HAL_Delay+0x44>)
 8000ec4:	781b      	ldrb	r3, [r3, #0]
 8000ec6:	461a      	mov	r2, r3
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	4413      	add	r3, r2
 8000ecc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000ece:	bf00      	nop
 8000ed0:	f7ff ffde 	bl	8000e90 <HAL_GetTick>
 8000ed4:	4602      	mov	r2, r0
 8000ed6:	68bb      	ldr	r3, [r7, #8]
 8000ed8:	1ad3      	subs	r3, r2, r3
 8000eda:	68fa      	ldr	r2, [r7, #12]
 8000edc:	429a      	cmp	r2, r3
 8000ede:	d8f7      	bhi.n	8000ed0 <HAL_Delay+0x28>
  {
  }
}
 8000ee0:	bf00      	nop
 8000ee2:	bf00      	nop
 8000ee4:	3710      	adds	r7, #16
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	20000014 	.word	0x20000014

08000ef0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b085      	sub	sp, #20
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	f003 0307 	and.w	r3, r3, #7
 8000efe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f00:	4b0c      	ldr	r3, [pc, #48]	@ (8000f34 <__NVIC_SetPriorityGrouping+0x44>)
 8000f02:	68db      	ldr	r3, [r3, #12]
 8000f04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f06:	68ba      	ldr	r2, [r7, #8]
 8000f08:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f0c:	4013      	ands	r3, r2
 8000f0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f14:	68bb      	ldr	r3, [r7, #8]
 8000f16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f18:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000f1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f22:	4a04      	ldr	r2, [pc, #16]	@ (8000f34 <__NVIC_SetPriorityGrouping+0x44>)
 8000f24:	68bb      	ldr	r3, [r7, #8]
 8000f26:	60d3      	str	r3, [r2, #12]
}
 8000f28:	bf00      	nop
 8000f2a:	3714      	adds	r7, #20
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f32:	4770      	bx	lr
 8000f34:	e000ed00 	.word	0xe000ed00

08000f38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f3c:	4b04      	ldr	r3, [pc, #16]	@ (8000f50 <__NVIC_GetPriorityGrouping+0x18>)
 8000f3e:	68db      	ldr	r3, [r3, #12]
 8000f40:	0a1b      	lsrs	r3, r3, #8
 8000f42:	f003 0307 	and.w	r3, r3, #7
}
 8000f46:	4618      	mov	r0, r3
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4e:	4770      	bx	lr
 8000f50:	e000ed00 	.word	0xe000ed00

08000f54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f54:	b480      	push	{r7}
 8000f56:	b083      	sub	sp, #12
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	db0b      	blt.n	8000f7e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f66:	79fb      	ldrb	r3, [r7, #7]
 8000f68:	f003 021f 	and.w	r2, r3, #31
 8000f6c:	4907      	ldr	r1, [pc, #28]	@ (8000f8c <__NVIC_EnableIRQ+0x38>)
 8000f6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f72:	095b      	lsrs	r3, r3, #5
 8000f74:	2001      	movs	r0, #1
 8000f76:	fa00 f202 	lsl.w	r2, r0, r2
 8000f7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000f7e:	bf00      	nop
 8000f80:	370c      	adds	r7, #12
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop
 8000f8c:	e000e100 	.word	0xe000e100

08000f90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f90:	b480      	push	{r7}
 8000f92:	b083      	sub	sp, #12
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	4603      	mov	r3, r0
 8000f98:	6039      	str	r1, [r7, #0]
 8000f9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	db0a      	blt.n	8000fba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fa4:	683b      	ldr	r3, [r7, #0]
 8000fa6:	b2da      	uxtb	r2, r3
 8000fa8:	490c      	ldr	r1, [pc, #48]	@ (8000fdc <__NVIC_SetPriority+0x4c>)
 8000faa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fae:	0112      	lsls	r2, r2, #4
 8000fb0:	b2d2      	uxtb	r2, r2
 8000fb2:	440b      	add	r3, r1
 8000fb4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fb8:	e00a      	b.n	8000fd0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	b2da      	uxtb	r2, r3
 8000fbe:	4908      	ldr	r1, [pc, #32]	@ (8000fe0 <__NVIC_SetPriority+0x50>)
 8000fc0:	79fb      	ldrb	r3, [r7, #7]
 8000fc2:	f003 030f 	and.w	r3, r3, #15
 8000fc6:	3b04      	subs	r3, #4
 8000fc8:	0112      	lsls	r2, r2, #4
 8000fca:	b2d2      	uxtb	r2, r2
 8000fcc:	440b      	add	r3, r1
 8000fce:	761a      	strb	r2, [r3, #24]
}
 8000fd0:	bf00      	nop
 8000fd2:	370c      	adds	r7, #12
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fda:	4770      	bx	lr
 8000fdc:	e000e100 	.word	0xe000e100
 8000fe0:	e000ed00 	.word	0xe000ed00

08000fe4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b089      	sub	sp, #36	@ 0x24
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	60f8      	str	r0, [r7, #12]
 8000fec:	60b9      	str	r1, [r7, #8]
 8000fee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	f003 0307 	and.w	r3, r3, #7
 8000ff6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ff8:	69fb      	ldr	r3, [r7, #28]
 8000ffa:	f1c3 0307 	rsb	r3, r3, #7
 8000ffe:	2b04      	cmp	r3, #4
 8001000:	bf28      	it	cs
 8001002:	2304      	movcs	r3, #4
 8001004:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001006:	69fb      	ldr	r3, [r7, #28]
 8001008:	3304      	adds	r3, #4
 800100a:	2b06      	cmp	r3, #6
 800100c:	d902      	bls.n	8001014 <NVIC_EncodePriority+0x30>
 800100e:	69fb      	ldr	r3, [r7, #28]
 8001010:	3b03      	subs	r3, #3
 8001012:	e000      	b.n	8001016 <NVIC_EncodePriority+0x32>
 8001014:	2300      	movs	r3, #0
 8001016:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001018:	f04f 32ff 	mov.w	r2, #4294967295
 800101c:	69bb      	ldr	r3, [r7, #24]
 800101e:	fa02 f303 	lsl.w	r3, r2, r3
 8001022:	43da      	mvns	r2, r3
 8001024:	68bb      	ldr	r3, [r7, #8]
 8001026:	401a      	ands	r2, r3
 8001028:	697b      	ldr	r3, [r7, #20]
 800102a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800102c:	f04f 31ff 	mov.w	r1, #4294967295
 8001030:	697b      	ldr	r3, [r7, #20]
 8001032:	fa01 f303 	lsl.w	r3, r1, r3
 8001036:	43d9      	mvns	r1, r3
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800103c:	4313      	orrs	r3, r2
         );
}
 800103e:	4618      	mov	r0, r3
 8001040:	3724      	adds	r7, #36	@ 0x24
 8001042:	46bd      	mov	sp, r7
 8001044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001048:	4770      	bx	lr
	...

0800104c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	3b01      	subs	r3, #1
 8001058:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800105c:	d301      	bcc.n	8001062 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800105e:	2301      	movs	r3, #1
 8001060:	e00f      	b.n	8001082 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001062:	4a0a      	ldr	r2, [pc, #40]	@ (800108c <SysTick_Config+0x40>)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	3b01      	subs	r3, #1
 8001068:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800106a:	210f      	movs	r1, #15
 800106c:	f04f 30ff 	mov.w	r0, #4294967295
 8001070:	f7ff ff8e 	bl	8000f90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001074:	4b05      	ldr	r3, [pc, #20]	@ (800108c <SysTick_Config+0x40>)
 8001076:	2200      	movs	r2, #0
 8001078:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800107a:	4b04      	ldr	r3, [pc, #16]	@ (800108c <SysTick_Config+0x40>)
 800107c:	2207      	movs	r2, #7
 800107e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001080:	2300      	movs	r3, #0
}
 8001082:	4618      	mov	r0, r3
 8001084:	3708      	adds	r7, #8
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	e000e010 	.word	0xe000e010

08001090 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001098:	6878      	ldr	r0, [r7, #4]
 800109a:	f7ff ff29 	bl	8000ef0 <__NVIC_SetPriorityGrouping>
}
 800109e:	bf00      	nop
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}

080010a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010a6:	b580      	push	{r7, lr}
 80010a8:	b086      	sub	sp, #24
 80010aa:	af00      	add	r7, sp, #0
 80010ac:	4603      	mov	r3, r0
 80010ae:	60b9      	str	r1, [r7, #8]
 80010b0:	607a      	str	r2, [r7, #4]
 80010b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010b4:	2300      	movs	r3, #0
 80010b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010b8:	f7ff ff3e 	bl	8000f38 <__NVIC_GetPriorityGrouping>
 80010bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010be:	687a      	ldr	r2, [r7, #4]
 80010c0:	68b9      	ldr	r1, [r7, #8]
 80010c2:	6978      	ldr	r0, [r7, #20]
 80010c4:	f7ff ff8e 	bl	8000fe4 <NVIC_EncodePriority>
 80010c8:	4602      	mov	r2, r0
 80010ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010ce:	4611      	mov	r1, r2
 80010d0:	4618      	mov	r0, r3
 80010d2:	f7ff ff5d 	bl	8000f90 <__NVIC_SetPriority>
}
 80010d6:	bf00      	nop
 80010d8:	3718      	adds	r7, #24
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}

080010de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010de:	b580      	push	{r7, lr}
 80010e0:	b082      	sub	sp, #8
 80010e2:	af00      	add	r7, sp, #0
 80010e4:	4603      	mov	r3, r0
 80010e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ec:	4618      	mov	r0, r3
 80010ee:	f7ff ff31 	bl	8000f54 <__NVIC_EnableIRQ>
}
 80010f2:	bf00      	nop
 80010f4:	3708      	adds	r7, #8
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}

080010fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010fa:	b580      	push	{r7, lr}
 80010fc:	b082      	sub	sp, #8
 80010fe:	af00      	add	r7, sp, #0
 8001100:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001102:	6878      	ldr	r0, [r7, #4]
 8001104:	f7ff ffa2 	bl	800104c <SysTick_Config>
 8001108:	4603      	mov	r3, r0
}
 800110a:	4618      	mov	r0, r3
 800110c:	3708      	adds	r7, #8
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
	...

08001114 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001114:	b480      	push	{r7}
 8001116:	b089      	sub	sp, #36	@ 0x24
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
 800111c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800111e:	2300      	movs	r3, #0
 8001120:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001122:	2300      	movs	r3, #0
 8001124:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001126:	2300      	movs	r3, #0
 8001128:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800112a:	2300      	movs	r3, #0
 800112c:	61fb      	str	r3, [r7, #28]
 800112e:	e159      	b.n	80013e4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001130:	2201      	movs	r2, #1
 8001132:	69fb      	ldr	r3, [r7, #28]
 8001134:	fa02 f303 	lsl.w	r3, r2, r3
 8001138:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800113a:	683b      	ldr	r3, [r7, #0]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	697a      	ldr	r2, [r7, #20]
 8001140:	4013      	ands	r3, r2
 8001142:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001144:	693a      	ldr	r2, [r7, #16]
 8001146:	697b      	ldr	r3, [r7, #20]
 8001148:	429a      	cmp	r2, r3
 800114a:	f040 8148 	bne.w	80013de <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	685b      	ldr	r3, [r3, #4]
 8001152:	f003 0303 	and.w	r3, r3, #3
 8001156:	2b01      	cmp	r3, #1
 8001158:	d005      	beq.n	8001166 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	685b      	ldr	r3, [r3, #4]
 800115e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001162:	2b02      	cmp	r3, #2
 8001164:	d130      	bne.n	80011c8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	689b      	ldr	r3, [r3, #8]
 800116a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800116c:	69fb      	ldr	r3, [r7, #28]
 800116e:	005b      	lsls	r3, r3, #1
 8001170:	2203      	movs	r2, #3
 8001172:	fa02 f303 	lsl.w	r3, r2, r3
 8001176:	43db      	mvns	r3, r3
 8001178:	69ba      	ldr	r2, [r7, #24]
 800117a:	4013      	ands	r3, r2
 800117c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800117e:	683b      	ldr	r3, [r7, #0]
 8001180:	68da      	ldr	r2, [r3, #12]
 8001182:	69fb      	ldr	r3, [r7, #28]
 8001184:	005b      	lsls	r3, r3, #1
 8001186:	fa02 f303 	lsl.w	r3, r2, r3
 800118a:	69ba      	ldr	r2, [r7, #24]
 800118c:	4313      	orrs	r3, r2
 800118e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	69ba      	ldr	r2, [r7, #24]
 8001194:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800119c:	2201      	movs	r2, #1
 800119e:	69fb      	ldr	r3, [r7, #28]
 80011a0:	fa02 f303 	lsl.w	r3, r2, r3
 80011a4:	43db      	mvns	r3, r3
 80011a6:	69ba      	ldr	r2, [r7, #24]
 80011a8:	4013      	ands	r3, r2
 80011aa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	685b      	ldr	r3, [r3, #4]
 80011b0:	091b      	lsrs	r3, r3, #4
 80011b2:	f003 0201 	and.w	r2, r3, #1
 80011b6:	69fb      	ldr	r3, [r7, #28]
 80011b8:	fa02 f303 	lsl.w	r3, r2, r3
 80011bc:	69ba      	ldr	r2, [r7, #24]
 80011be:	4313      	orrs	r3, r2
 80011c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	69ba      	ldr	r2, [r7, #24]
 80011c6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	685b      	ldr	r3, [r3, #4]
 80011cc:	f003 0303 	and.w	r3, r3, #3
 80011d0:	2b03      	cmp	r3, #3
 80011d2:	d017      	beq.n	8001204 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	68db      	ldr	r3, [r3, #12]
 80011d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80011da:	69fb      	ldr	r3, [r7, #28]
 80011dc:	005b      	lsls	r3, r3, #1
 80011de:	2203      	movs	r2, #3
 80011e0:	fa02 f303 	lsl.w	r3, r2, r3
 80011e4:	43db      	mvns	r3, r3
 80011e6:	69ba      	ldr	r2, [r7, #24]
 80011e8:	4013      	ands	r3, r2
 80011ea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	689a      	ldr	r2, [r3, #8]
 80011f0:	69fb      	ldr	r3, [r7, #28]
 80011f2:	005b      	lsls	r3, r3, #1
 80011f4:	fa02 f303 	lsl.w	r3, r2, r3
 80011f8:	69ba      	ldr	r2, [r7, #24]
 80011fa:	4313      	orrs	r3, r2
 80011fc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	69ba      	ldr	r2, [r7, #24]
 8001202:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	685b      	ldr	r3, [r3, #4]
 8001208:	f003 0303 	and.w	r3, r3, #3
 800120c:	2b02      	cmp	r3, #2
 800120e:	d123      	bne.n	8001258 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001210:	69fb      	ldr	r3, [r7, #28]
 8001212:	08da      	lsrs	r2, r3, #3
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	3208      	adds	r2, #8
 8001218:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800121c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800121e:	69fb      	ldr	r3, [r7, #28]
 8001220:	f003 0307 	and.w	r3, r3, #7
 8001224:	009b      	lsls	r3, r3, #2
 8001226:	220f      	movs	r2, #15
 8001228:	fa02 f303 	lsl.w	r3, r2, r3
 800122c:	43db      	mvns	r3, r3
 800122e:	69ba      	ldr	r2, [r7, #24]
 8001230:	4013      	ands	r3, r2
 8001232:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	691a      	ldr	r2, [r3, #16]
 8001238:	69fb      	ldr	r3, [r7, #28]
 800123a:	f003 0307 	and.w	r3, r3, #7
 800123e:	009b      	lsls	r3, r3, #2
 8001240:	fa02 f303 	lsl.w	r3, r2, r3
 8001244:	69ba      	ldr	r2, [r7, #24]
 8001246:	4313      	orrs	r3, r2
 8001248:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800124a:	69fb      	ldr	r3, [r7, #28]
 800124c:	08da      	lsrs	r2, r3, #3
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	3208      	adds	r2, #8
 8001252:	69b9      	ldr	r1, [r7, #24]
 8001254:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800125e:	69fb      	ldr	r3, [r7, #28]
 8001260:	005b      	lsls	r3, r3, #1
 8001262:	2203      	movs	r2, #3
 8001264:	fa02 f303 	lsl.w	r3, r2, r3
 8001268:	43db      	mvns	r3, r3
 800126a:	69ba      	ldr	r2, [r7, #24]
 800126c:	4013      	ands	r3, r2
 800126e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	685b      	ldr	r3, [r3, #4]
 8001274:	f003 0203 	and.w	r2, r3, #3
 8001278:	69fb      	ldr	r3, [r7, #28]
 800127a:	005b      	lsls	r3, r3, #1
 800127c:	fa02 f303 	lsl.w	r3, r2, r3
 8001280:	69ba      	ldr	r2, [r7, #24]
 8001282:	4313      	orrs	r3, r2
 8001284:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	69ba      	ldr	r2, [r7, #24]
 800128a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	685b      	ldr	r3, [r3, #4]
 8001290:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001294:	2b00      	cmp	r3, #0
 8001296:	f000 80a2 	beq.w	80013de <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800129a:	2300      	movs	r3, #0
 800129c:	60fb      	str	r3, [r7, #12]
 800129e:	4b57      	ldr	r3, [pc, #348]	@ (80013fc <HAL_GPIO_Init+0x2e8>)
 80012a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012a2:	4a56      	ldr	r2, [pc, #344]	@ (80013fc <HAL_GPIO_Init+0x2e8>)
 80012a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80012aa:	4b54      	ldr	r3, [pc, #336]	@ (80013fc <HAL_GPIO_Init+0x2e8>)
 80012ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80012b2:	60fb      	str	r3, [r7, #12]
 80012b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80012b6:	4a52      	ldr	r2, [pc, #328]	@ (8001400 <HAL_GPIO_Init+0x2ec>)
 80012b8:	69fb      	ldr	r3, [r7, #28]
 80012ba:	089b      	lsrs	r3, r3, #2
 80012bc:	3302      	adds	r3, #2
 80012be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80012c4:	69fb      	ldr	r3, [r7, #28]
 80012c6:	f003 0303 	and.w	r3, r3, #3
 80012ca:	009b      	lsls	r3, r3, #2
 80012cc:	220f      	movs	r2, #15
 80012ce:	fa02 f303 	lsl.w	r3, r2, r3
 80012d2:	43db      	mvns	r3, r3
 80012d4:	69ba      	ldr	r2, [r7, #24]
 80012d6:	4013      	ands	r3, r2
 80012d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	4a49      	ldr	r2, [pc, #292]	@ (8001404 <HAL_GPIO_Init+0x2f0>)
 80012de:	4293      	cmp	r3, r2
 80012e0:	d019      	beq.n	8001316 <HAL_GPIO_Init+0x202>
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	4a48      	ldr	r2, [pc, #288]	@ (8001408 <HAL_GPIO_Init+0x2f4>)
 80012e6:	4293      	cmp	r3, r2
 80012e8:	d013      	beq.n	8001312 <HAL_GPIO_Init+0x1fe>
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	4a47      	ldr	r2, [pc, #284]	@ (800140c <HAL_GPIO_Init+0x2f8>)
 80012ee:	4293      	cmp	r3, r2
 80012f0:	d00d      	beq.n	800130e <HAL_GPIO_Init+0x1fa>
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	4a46      	ldr	r2, [pc, #280]	@ (8001410 <HAL_GPIO_Init+0x2fc>)
 80012f6:	4293      	cmp	r3, r2
 80012f8:	d007      	beq.n	800130a <HAL_GPIO_Init+0x1f6>
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	4a45      	ldr	r2, [pc, #276]	@ (8001414 <HAL_GPIO_Init+0x300>)
 80012fe:	4293      	cmp	r3, r2
 8001300:	d101      	bne.n	8001306 <HAL_GPIO_Init+0x1f2>
 8001302:	2304      	movs	r3, #4
 8001304:	e008      	b.n	8001318 <HAL_GPIO_Init+0x204>
 8001306:	2307      	movs	r3, #7
 8001308:	e006      	b.n	8001318 <HAL_GPIO_Init+0x204>
 800130a:	2303      	movs	r3, #3
 800130c:	e004      	b.n	8001318 <HAL_GPIO_Init+0x204>
 800130e:	2302      	movs	r3, #2
 8001310:	e002      	b.n	8001318 <HAL_GPIO_Init+0x204>
 8001312:	2301      	movs	r3, #1
 8001314:	e000      	b.n	8001318 <HAL_GPIO_Init+0x204>
 8001316:	2300      	movs	r3, #0
 8001318:	69fa      	ldr	r2, [r7, #28]
 800131a:	f002 0203 	and.w	r2, r2, #3
 800131e:	0092      	lsls	r2, r2, #2
 8001320:	4093      	lsls	r3, r2
 8001322:	69ba      	ldr	r2, [r7, #24]
 8001324:	4313      	orrs	r3, r2
 8001326:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001328:	4935      	ldr	r1, [pc, #212]	@ (8001400 <HAL_GPIO_Init+0x2ec>)
 800132a:	69fb      	ldr	r3, [r7, #28]
 800132c:	089b      	lsrs	r3, r3, #2
 800132e:	3302      	adds	r3, #2
 8001330:	69ba      	ldr	r2, [r7, #24]
 8001332:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001336:	4b38      	ldr	r3, [pc, #224]	@ (8001418 <HAL_GPIO_Init+0x304>)
 8001338:	689b      	ldr	r3, [r3, #8]
 800133a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800133c:	693b      	ldr	r3, [r7, #16]
 800133e:	43db      	mvns	r3, r3
 8001340:	69ba      	ldr	r2, [r7, #24]
 8001342:	4013      	ands	r3, r2
 8001344:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	685b      	ldr	r3, [r3, #4]
 800134a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800134e:	2b00      	cmp	r3, #0
 8001350:	d003      	beq.n	800135a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001352:	69ba      	ldr	r2, [r7, #24]
 8001354:	693b      	ldr	r3, [r7, #16]
 8001356:	4313      	orrs	r3, r2
 8001358:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800135a:	4a2f      	ldr	r2, [pc, #188]	@ (8001418 <HAL_GPIO_Init+0x304>)
 800135c:	69bb      	ldr	r3, [r7, #24]
 800135e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001360:	4b2d      	ldr	r3, [pc, #180]	@ (8001418 <HAL_GPIO_Init+0x304>)
 8001362:	68db      	ldr	r3, [r3, #12]
 8001364:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001366:	693b      	ldr	r3, [r7, #16]
 8001368:	43db      	mvns	r3, r3
 800136a:	69ba      	ldr	r2, [r7, #24]
 800136c:	4013      	ands	r3, r2
 800136e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	685b      	ldr	r3, [r3, #4]
 8001374:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001378:	2b00      	cmp	r3, #0
 800137a:	d003      	beq.n	8001384 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800137c:	69ba      	ldr	r2, [r7, #24]
 800137e:	693b      	ldr	r3, [r7, #16]
 8001380:	4313      	orrs	r3, r2
 8001382:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001384:	4a24      	ldr	r2, [pc, #144]	@ (8001418 <HAL_GPIO_Init+0x304>)
 8001386:	69bb      	ldr	r3, [r7, #24]
 8001388:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800138a:	4b23      	ldr	r3, [pc, #140]	@ (8001418 <HAL_GPIO_Init+0x304>)
 800138c:	685b      	ldr	r3, [r3, #4]
 800138e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001390:	693b      	ldr	r3, [r7, #16]
 8001392:	43db      	mvns	r3, r3
 8001394:	69ba      	ldr	r2, [r7, #24]
 8001396:	4013      	ands	r3, r2
 8001398:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800139a:	683b      	ldr	r3, [r7, #0]
 800139c:	685b      	ldr	r3, [r3, #4]
 800139e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d003      	beq.n	80013ae <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80013a6:	69ba      	ldr	r2, [r7, #24]
 80013a8:	693b      	ldr	r3, [r7, #16]
 80013aa:	4313      	orrs	r3, r2
 80013ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80013ae:	4a1a      	ldr	r2, [pc, #104]	@ (8001418 <HAL_GPIO_Init+0x304>)
 80013b0:	69bb      	ldr	r3, [r7, #24]
 80013b2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80013b4:	4b18      	ldr	r3, [pc, #96]	@ (8001418 <HAL_GPIO_Init+0x304>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013ba:	693b      	ldr	r3, [r7, #16]
 80013bc:	43db      	mvns	r3, r3
 80013be:	69ba      	ldr	r2, [r7, #24]
 80013c0:	4013      	ands	r3, r2
 80013c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d003      	beq.n	80013d8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80013d0:	69ba      	ldr	r2, [r7, #24]
 80013d2:	693b      	ldr	r3, [r7, #16]
 80013d4:	4313      	orrs	r3, r2
 80013d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80013d8:	4a0f      	ldr	r2, [pc, #60]	@ (8001418 <HAL_GPIO_Init+0x304>)
 80013da:	69bb      	ldr	r3, [r7, #24]
 80013dc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80013de:	69fb      	ldr	r3, [r7, #28]
 80013e0:	3301      	adds	r3, #1
 80013e2:	61fb      	str	r3, [r7, #28]
 80013e4:	69fb      	ldr	r3, [r7, #28]
 80013e6:	2b0f      	cmp	r3, #15
 80013e8:	f67f aea2 	bls.w	8001130 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80013ec:	bf00      	nop
 80013ee:	bf00      	nop
 80013f0:	3724      	adds	r7, #36	@ 0x24
 80013f2:	46bd      	mov	sp, r7
 80013f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f8:	4770      	bx	lr
 80013fa:	bf00      	nop
 80013fc:	40023800 	.word	0x40023800
 8001400:	40013800 	.word	0x40013800
 8001404:	40020000 	.word	0x40020000
 8001408:	40020400 	.word	0x40020400
 800140c:	40020800 	.word	0x40020800
 8001410:	40020c00 	.word	0x40020c00
 8001414:	40021000 	.word	0x40021000
 8001418:	40013c00 	.word	0x40013c00

0800141c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800141c:	b480      	push	{r7}
 800141e:	b083      	sub	sp, #12
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
 8001424:	460b      	mov	r3, r1
 8001426:	807b      	strh	r3, [r7, #2]
 8001428:	4613      	mov	r3, r2
 800142a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800142c:	787b      	ldrb	r3, [r7, #1]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d003      	beq.n	800143a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001432:	887a      	ldrh	r2, [r7, #2]
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001438:	e003      	b.n	8001442 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800143a:	887b      	ldrh	r3, [r7, #2]
 800143c:	041a      	lsls	r2, r3, #16
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	619a      	str	r2, [r3, #24]
}
 8001442:	bf00      	nop
 8001444:	370c      	adds	r7, #12
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr
	...

08001450 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b082      	sub	sp, #8
 8001454:	af00      	add	r7, sp, #0
 8001456:	4603      	mov	r3, r0
 8001458:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800145a:	4b08      	ldr	r3, [pc, #32]	@ (800147c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800145c:	695a      	ldr	r2, [r3, #20]
 800145e:	88fb      	ldrh	r3, [r7, #6]
 8001460:	4013      	ands	r3, r2
 8001462:	2b00      	cmp	r3, #0
 8001464:	d006      	beq.n	8001474 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001466:	4a05      	ldr	r2, [pc, #20]	@ (800147c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001468:	88fb      	ldrh	r3, [r7, #6]
 800146a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800146c:	88fb      	ldrh	r3, [r7, #6]
 800146e:	4618      	mov	r0, r3
 8001470:	f7ff f880 	bl	8000574 <HAL_GPIO_EXTI_Callback>
  }
}
 8001474:	bf00      	nop
 8001476:	3708      	adds	r7, #8
 8001478:	46bd      	mov	sp, r7
 800147a:	bd80      	pop	{r7, pc}
 800147c:	40013c00 	.word	0x40013c00

08001480 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b086      	sub	sp, #24
 8001484:	af02      	add	r7, sp, #8
 8001486:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d101      	bne.n	8001492 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800148e:	2301      	movs	r3, #1
 8001490:	e101      	b.n	8001696 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800149e:	b2db      	uxtb	r3, r3
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d106      	bne.n	80014b2 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2200      	movs	r2, #0
 80014a8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80014ac:	6878      	ldr	r0, [r7, #4]
 80014ae:	f006 fac9 	bl	8007a44 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	2203      	movs	r2, #3
 80014b6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80014ba:	68bb      	ldr	r3, [r7, #8]
 80014bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80014c0:	d102      	bne.n	80014c8 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	2200      	movs	r2, #0
 80014c6:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4618      	mov	r0, r3
 80014ce:	f002 fd0e 	bl	8003eee <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	6818      	ldr	r0, [r3, #0]
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	7c1a      	ldrb	r2, [r3, #16]
 80014da:	f88d 2000 	strb.w	r2, [sp]
 80014de:	3304      	adds	r3, #4
 80014e0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80014e2:	f002 fbed 	bl	8003cc0 <USB_CoreInit>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d005      	beq.n	80014f8 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	2202      	movs	r2, #2
 80014f0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80014f4:	2301      	movs	r3, #1
 80014f6:	e0ce      	b.n	8001696 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	2100      	movs	r1, #0
 80014fe:	4618      	mov	r0, r3
 8001500:	f002 fd06 	bl	8003f10 <USB_SetCurrentMode>
 8001504:	4603      	mov	r3, r0
 8001506:	2b00      	cmp	r3, #0
 8001508:	d005      	beq.n	8001516 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	2202      	movs	r2, #2
 800150e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001512:	2301      	movs	r3, #1
 8001514:	e0bf      	b.n	8001696 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001516:	2300      	movs	r3, #0
 8001518:	73fb      	strb	r3, [r7, #15]
 800151a:	e04a      	b.n	80015b2 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800151c:	7bfa      	ldrb	r2, [r7, #15]
 800151e:	6879      	ldr	r1, [r7, #4]
 8001520:	4613      	mov	r3, r2
 8001522:	00db      	lsls	r3, r3, #3
 8001524:	4413      	add	r3, r2
 8001526:	009b      	lsls	r3, r3, #2
 8001528:	440b      	add	r3, r1
 800152a:	3315      	adds	r3, #21
 800152c:	2201      	movs	r2, #1
 800152e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001530:	7bfa      	ldrb	r2, [r7, #15]
 8001532:	6879      	ldr	r1, [r7, #4]
 8001534:	4613      	mov	r3, r2
 8001536:	00db      	lsls	r3, r3, #3
 8001538:	4413      	add	r3, r2
 800153a:	009b      	lsls	r3, r3, #2
 800153c:	440b      	add	r3, r1
 800153e:	3314      	adds	r3, #20
 8001540:	7bfa      	ldrb	r2, [r7, #15]
 8001542:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001544:	7bfa      	ldrb	r2, [r7, #15]
 8001546:	7bfb      	ldrb	r3, [r7, #15]
 8001548:	b298      	uxth	r0, r3
 800154a:	6879      	ldr	r1, [r7, #4]
 800154c:	4613      	mov	r3, r2
 800154e:	00db      	lsls	r3, r3, #3
 8001550:	4413      	add	r3, r2
 8001552:	009b      	lsls	r3, r3, #2
 8001554:	440b      	add	r3, r1
 8001556:	332e      	adds	r3, #46	@ 0x2e
 8001558:	4602      	mov	r2, r0
 800155a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800155c:	7bfa      	ldrb	r2, [r7, #15]
 800155e:	6879      	ldr	r1, [r7, #4]
 8001560:	4613      	mov	r3, r2
 8001562:	00db      	lsls	r3, r3, #3
 8001564:	4413      	add	r3, r2
 8001566:	009b      	lsls	r3, r3, #2
 8001568:	440b      	add	r3, r1
 800156a:	3318      	adds	r3, #24
 800156c:	2200      	movs	r2, #0
 800156e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001570:	7bfa      	ldrb	r2, [r7, #15]
 8001572:	6879      	ldr	r1, [r7, #4]
 8001574:	4613      	mov	r3, r2
 8001576:	00db      	lsls	r3, r3, #3
 8001578:	4413      	add	r3, r2
 800157a:	009b      	lsls	r3, r3, #2
 800157c:	440b      	add	r3, r1
 800157e:	331c      	adds	r3, #28
 8001580:	2200      	movs	r2, #0
 8001582:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001584:	7bfa      	ldrb	r2, [r7, #15]
 8001586:	6879      	ldr	r1, [r7, #4]
 8001588:	4613      	mov	r3, r2
 800158a:	00db      	lsls	r3, r3, #3
 800158c:	4413      	add	r3, r2
 800158e:	009b      	lsls	r3, r3, #2
 8001590:	440b      	add	r3, r1
 8001592:	3320      	adds	r3, #32
 8001594:	2200      	movs	r2, #0
 8001596:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001598:	7bfa      	ldrb	r2, [r7, #15]
 800159a:	6879      	ldr	r1, [r7, #4]
 800159c:	4613      	mov	r3, r2
 800159e:	00db      	lsls	r3, r3, #3
 80015a0:	4413      	add	r3, r2
 80015a2:	009b      	lsls	r3, r3, #2
 80015a4:	440b      	add	r3, r1
 80015a6:	3324      	adds	r3, #36	@ 0x24
 80015a8:	2200      	movs	r2, #0
 80015aa:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80015ac:	7bfb      	ldrb	r3, [r7, #15]
 80015ae:	3301      	adds	r3, #1
 80015b0:	73fb      	strb	r3, [r7, #15]
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	791b      	ldrb	r3, [r3, #4]
 80015b6:	7bfa      	ldrb	r2, [r7, #15]
 80015b8:	429a      	cmp	r2, r3
 80015ba:	d3af      	bcc.n	800151c <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80015bc:	2300      	movs	r3, #0
 80015be:	73fb      	strb	r3, [r7, #15]
 80015c0:	e044      	b.n	800164c <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80015c2:	7bfa      	ldrb	r2, [r7, #15]
 80015c4:	6879      	ldr	r1, [r7, #4]
 80015c6:	4613      	mov	r3, r2
 80015c8:	00db      	lsls	r3, r3, #3
 80015ca:	4413      	add	r3, r2
 80015cc:	009b      	lsls	r3, r3, #2
 80015ce:	440b      	add	r3, r1
 80015d0:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80015d4:	2200      	movs	r2, #0
 80015d6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80015d8:	7bfa      	ldrb	r2, [r7, #15]
 80015da:	6879      	ldr	r1, [r7, #4]
 80015dc:	4613      	mov	r3, r2
 80015de:	00db      	lsls	r3, r3, #3
 80015e0:	4413      	add	r3, r2
 80015e2:	009b      	lsls	r3, r3, #2
 80015e4:	440b      	add	r3, r1
 80015e6:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80015ea:	7bfa      	ldrb	r2, [r7, #15]
 80015ec:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80015ee:	7bfa      	ldrb	r2, [r7, #15]
 80015f0:	6879      	ldr	r1, [r7, #4]
 80015f2:	4613      	mov	r3, r2
 80015f4:	00db      	lsls	r3, r3, #3
 80015f6:	4413      	add	r3, r2
 80015f8:	009b      	lsls	r3, r3, #2
 80015fa:	440b      	add	r3, r1
 80015fc:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001600:	2200      	movs	r2, #0
 8001602:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001604:	7bfa      	ldrb	r2, [r7, #15]
 8001606:	6879      	ldr	r1, [r7, #4]
 8001608:	4613      	mov	r3, r2
 800160a:	00db      	lsls	r3, r3, #3
 800160c:	4413      	add	r3, r2
 800160e:	009b      	lsls	r3, r3, #2
 8001610:	440b      	add	r3, r1
 8001612:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8001616:	2200      	movs	r2, #0
 8001618:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800161a:	7bfa      	ldrb	r2, [r7, #15]
 800161c:	6879      	ldr	r1, [r7, #4]
 800161e:	4613      	mov	r3, r2
 8001620:	00db      	lsls	r3, r3, #3
 8001622:	4413      	add	r3, r2
 8001624:	009b      	lsls	r3, r3, #2
 8001626:	440b      	add	r3, r1
 8001628:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800162c:	2200      	movs	r2, #0
 800162e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001630:	7bfa      	ldrb	r2, [r7, #15]
 8001632:	6879      	ldr	r1, [r7, #4]
 8001634:	4613      	mov	r3, r2
 8001636:	00db      	lsls	r3, r3, #3
 8001638:	4413      	add	r3, r2
 800163a:	009b      	lsls	r3, r3, #2
 800163c:	440b      	add	r3, r1
 800163e:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001642:	2200      	movs	r2, #0
 8001644:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001646:	7bfb      	ldrb	r3, [r7, #15]
 8001648:	3301      	adds	r3, #1
 800164a:	73fb      	strb	r3, [r7, #15]
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	791b      	ldrb	r3, [r3, #4]
 8001650:	7bfa      	ldrb	r2, [r7, #15]
 8001652:	429a      	cmp	r2, r3
 8001654:	d3b5      	bcc.n	80015c2 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	6818      	ldr	r0, [r3, #0]
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	7c1a      	ldrb	r2, [r3, #16]
 800165e:	f88d 2000 	strb.w	r2, [sp]
 8001662:	3304      	adds	r3, #4
 8001664:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001666:	f002 fc9f 	bl	8003fa8 <USB_DevInit>
 800166a:	4603      	mov	r3, r0
 800166c:	2b00      	cmp	r3, #0
 800166e:	d005      	beq.n	800167c <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	2202      	movs	r2, #2
 8001674:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001678:	2301      	movs	r3, #1
 800167a:	e00c      	b.n	8001696 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	2200      	movs	r2, #0
 8001680:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	2201      	movs	r2, #1
 8001686:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	4618      	mov	r0, r3
 8001690:	f003 fce9 	bl	8005066 <USB_DevDisconnect>

  return HAL_OK;
 8001694:	2300      	movs	r3, #0
}
 8001696:	4618      	mov	r0, r3
 8001698:	3710      	adds	r7, #16
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}

0800169e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800169e:	b580      	push	{r7, lr}
 80016a0:	b084      	sub	sp, #16
 80016a2:	af00      	add	r7, sp, #0
 80016a4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80016b2:	2b01      	cmp	r3, #1
 80016b4:	d101      	bne.n	80016ba <HAL_PCD_Start+0x1c>
 80016b6:	2302      	movs	r3, #2
 80016b8:	e022      	b.n	8001700 <HAL_PCD_Start+0x62>
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	2201      	movs	r2, #1
 80016be:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	68db      	ldr	r3, [r3, #12]
 80016c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d009      	beq.n	80016e2 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80016d2:	2b01      	cmp	r3, #1
 80016d4:	d105      	bne.n	80016e2 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80016da:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	4618      	mov	r0, r3
 80016e8:	f002 fbf0 	bl	8003ecc <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4618      	mov	r0, r3
 80016f2:	f003 fc97 	bl	8005024 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	2200      	movs	r2, #0
 80016fa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80016fe:	2300      	movs	r3, #0
}
 8001700:	4618      	mov	r0, r3
 8001702:	3710      	adds	r7, #16
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}

08001708 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001708:	b590      	push	{r4, r7, lr}
 800170a:	b08d      	sub	sp, #52	@ 0x34
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001716:	6a3b      	ldr	r3, [r7, #32]
 8001718:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	4618      	mov	r0, r3
 8001720:	f003 fd55 	bl	80051ce <USB_GetMode>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	f040 848c 	bne.w	8002044 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	4618      	mov	r0, r3
 8001732:	f003 fcb9 	bl	80050a8 <USB_ReadInterrupts>
 8001736:	4603      	mov	r3, r0
 8001738:	2b00      	cmp	r3, #0
 800173a:	f000 8482 	beq.w	8002042 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800173e:	69fb      	ldr	r3, [r7, #28]
 8001740:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001744:	689b      	ldr	r3, [r3, #8]
 8001746:	0a1b      	lsrs	r3, r3, #8
 8001748:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	4618      	mov	r0, r3
 8001758:	f003 fca6 	bl	80050a8 <USB_ReadInterrupts>
 800175c:	4603      	mov	r3, r0
 800175e:	f003 0302 	and.w	r3, r3, #2
 8001762:	2b02      	cmp	r3, #2
 8001764:	d107      	bne.n	8001776 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	695a      	ldr	r2, [r3, #20]
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	f002 0202 	and.w	r2, r2, #2
 8001774:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	4618      	mov	r0, r3
 800177c:	f003 fc94 	bl	80050a8 <USB_ReadInterrupts>
 8001780:	4603      	mov	r3, r0
 8001782:	f003 0310 	and.w	r3, r3, #16
 8001786:	2b10      	cmp	r3, #16
 8001788:	d161      	bne.n	800184e <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	699a      	ldr	r2, [r3, #24]
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f022 0210 	bic.w	r2, r2, #16
 8001798:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800179a:	6a3b      	ldr	r3, [r7, #32]
 800179c:	6a1b      	ldr	r3, [r3, #32]
 800179e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80017a0:	69bb      	ldr	r3, [r7, #24]
 80017a2:	f003 020f 	and.w	r2, r3, #15
 80017a6:	4613      	mov	r3, r2
 80017a8:	00db      	lsls	r3, r3, #3
 80017aa:	4413      	add	r3, r2
 80017ac:	009b      	lsls	r3, r3, #2
 80017ae:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80017b2:	687a      	ldr	r2, [r7, #4]
 80017b4:	4413      	add	r3, r2
 80017b6:	3304      	adds	r3, #4
 80017b8:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80017ba:	69bb      	ldr	r3, [r7, #24]
 80017bc:	0c5b      	lsrs	r3, r3, #17
 80017be:	f003 030f 	and.w	r3, r3, #15
 80017c2:	2b02      	cmp	r3, #2
 80017c4:	d124      	bne.n	8001810 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80017c6:	69ba      	ldr	r2, [r7, #24]
 80017c8:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80017cc:	4013      	ands	r3, r2
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d035      	beq.n	800183e <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80017d2:	697b      	ldr	r3, [r7, #20]
 80017d4:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80017d6:	69bb      	ldr	r3, [r7, #24]
 80017d8:	091b      	lsrs	r3, r3, #4
 80017da:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80017dc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80017e0:	b29b      	uxth	r3, r3
 80017e2:	461a      	mov	r2, r3
 80017e4:	6a38      	ldr	r0, [r7, #32]
 80017e6:	f003 facb 	bl	8004d80 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80017ea:	697b      	ldr	r3, [r7, #20]
 80017ec:	68da      	ldr	r2, [r3, #12]
 80017ee:	69bb      	ldr	r3, [r7, #24]
 80017f0:	091b      	lsrs	r3, r3, #4
 80017f2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80017f6:	441a      	add	r2, r3
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80017fc:	697b      	ldr	r3, [r7, #20]
 80017fe:	695a      	ldr	r2, [r3, #20]
 8001800:	69bb      	ldr	r3, [r7, #24]
 8001802:	091b      	lsrs	r3, r3, #4
 8001804:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001808:	441a      	add	r2, r3
 800180a:	697b      	ldr	r3, [r7, #20]
 800180c:	615a      	str	r2, [r3, #20]
 800180e:	e016      	b.n	800183e <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8001810:	69bb      	ldr	r3, [r7, #24]
 8001812:	0c5b      	lsrs	r3, r3, #17
 8001814:	f003 030f 	and.w	r3, r3, #15
 8001818:	2b06      	cmp	r3, #6
 800181a:	d110      	bne.n	800183e <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001822:	2208      	movs	r2, #8
 8001824:	4619      	mov	r1, r3
 8001826:	6a38      	ldr	r0, [r7, #32]
 8001828:	f003 faaa 	bl	8004d80 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800182c:	697b      	ldr	r3, [r7, #20]
 800182e:	695a      	ldr	r2, [r3, #20]
 8001830:	69bb      	ldr	r3, [r7, #24]
 8001832:	091b      	lsrs	r3, r3, #4
 8001834:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001838:	441a      	add	r2, r3
 800183a:	697b      	ldr	r3, [r7, #20]
 800183c:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	699a      	ldr	r2, [r3, #24]
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f042 0210 	orr.w	r2, r2, #16
 800184c:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	4618      	mov	r0, r3
 8001854:	f003 fc28 	bl	80050a8 <USB_ReadInterrupts>
 8001858:	4603      	mov	r3, r0
 800185a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800185e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8001862:	f040 80a7 	bne.w	80019b4 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8001866:	2300      	movs	r3, #0
 8001868:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4618      	mov	r0, r3
 8001870:	f003 fc2d 	bl	80050ce <USB_ReadDevAllOutEpInterrupt>
 8001874:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8001876:	e099      	b.n	80019ac <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001878:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800187a:	f003 0301 	and.w	r3, r3, #1
 800187e:	2b00      	cmp	r3, #0
 8001880:	f000 808e 	beq.w	80019a0 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800188a:	b2d2      	uxtb	r2, r2
 800188c:	4611      	mov	r1, r2
 800188e:	4618      	mov	r0, r3
 8001890:	f003 fc51 	bl	8005136 <USB_ReadDevOutEPInterrupt>
 8001894:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001896:	693b      	ldr	r3, [r7, #16]
 8001898:	f003 0301 	and.w	r3, r3, #1
 800189c:	2b00      	cmp	r3, #0
 800189e:	d00c      	beq.n	80018ba <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80018a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018a2:	015a      	lsls	r2, r3, #5
 80018a4:	69fb      	ldr	r3, [r7, #28]
 80018a6:	4413      	add	r3, r2
 80018a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80018ac:	461a      	mov	r2, r3
 80018ae:	2301      	movs	r3, #1
 80018b0:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80018b2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80018b4:	6878      	ldr	r0, [r7, #4]
 80018b6:	f000 fea3 	bl	8002600 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80018ba:	693b      	ldr	r3, [r7, #16]
 80018bc:	f003 0308 	and.w	r3, r3, #8
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d00c      	beq.n	80018de <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80018c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018c6:	015a      	lsls	r2, r3, #5
 80018c8:	69fb      	ldr	r3, [r7, #28]
 80018ca:	4413      	add	r3, r2
 80018cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80018d0:	461a      	mov	r2, r3
 80018d2:	2308      	movs	r3, #8
 80018d4:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80018d6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80018d8:	6878      	ldr	r0, [r7, #4]
 80018da:	f000 ff79 	bl	80027d0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80018de:	693b      	ldr	r3, [r7, #16]
 80018e0:	f003 0310 	and.w	r3, r3, #16
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d008      	beq.n	80018fa <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80018e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018ea:	015a      	lsls	r2, r3, #5
 80018ec:	69fb      	ldr	r3, [r7, #28]
 80018ee:	4413      	add	r3, r2
 80018f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80018f4:	461a      	mov	r2, r3
 80018f6:	2310      	movs	r3, #16
 80018f8:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80018fa:	693b      	ldr	r3, [r7, #16]
 80018fc:	f003 0302 	and.w	r3, r3, #2
 8001900:	2b00      	cmp	r3, #0
 8001902:	d030      	beq.n	8001966 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8001904:	6a3b      	ldr	r3, [r7, #32]
 8001906:	695b      	ldr	r3, [r3, #20]
 8001908:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800190c:	2b80      	cmp	r3, #128	@ 0x80
 800190e:	d109      	bne.n	8001924 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8001910:	69fb      	ldr	r3, [r7, #28]
 8001912:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001916:	685b      	ldr	r3, [r3, #4]
 8001918:	69fa      	ldr	r2, [r7, #28]
 800191a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800191e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001922:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8001924:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001926:	4613      	mov	r3, r2
 8001928:	00db      	lsls	r3, r3, #3
 800192a:	4413      	add	r3, r2
 800192c:	009b      	lsls	r3, r3, #2
 800192e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001932:	687a      	ldr	r2, [r7, #4]
 8001934:	4413      	add	r3, r2
 8001936:	3304      	adds	r3, #4
 8001938:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800193a:	697b      	ldr	r3, [r7, #20]
 800193c:	78db      	ldrb	r3, [r3, #3]
 800193e:	2b01      	cmp	r3, #1
 8001940:	d108      	bne.n	8001954 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8001942:	697b      	ldr	r3, [r7, #20]
 8001944:	2200      	movs	r2, #0
 8001946:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8001948:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800194a:	b2db      	uxtb	r3, r3
 800194c:	4619      	mov	r1, r3
 800194e:	6878      	ldr	r0, [r7, #4]
 8001950:	f006 f974 	bl	8007c3c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8001954:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001956:	015a      	lsls	r2, r3, #5
 8001958:	69fb      	ldr	r3, [r7, #28]
 800195a:	4413      	add	r3, r2
 800195c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001960:	461a      	mov	r2, r3
 8001962:	2302      	movs	r3, #2
 8001964:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001966:	693b      	ldr	r3, [r7, #16]
 8001968:	f003 0320 	and.w	r3, r3, #32
 800196c:	2b00      	cmp	r3, #0
 800196e:	d008      	beq.n	8001982 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001972:	015a      	lsls	r2, r3, #5
 8001974:	69fb      	ldr	r3, [r7, #28]
 8001976:	4413      	add	r3, r2
 8001978:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800197c:	461a      	mov	r2, r3
 800197e:	2320      	movs	r3, #32
 8001980:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8001982:	693b      	ldr	r3, [r7, #16]
 8001984:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001988:	2b00      	cmp	r3, #0
 800198a:	d009      	beq.n	80019a0 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800198c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800198e:	015a      	lsls	r2, r3, #5
 8001990:	69fb      	ldr	r3, [r7, #28]
 8001992:	4413      	add	r3, r2
 8001994:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001998:	461a      	mov	r2, r3
 800199a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800199e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80019a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019a2:	3301      	adds	r3, #1
 80019a4:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80019a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019a8:	085b      	lsrs	r3, r3, #1
 80019aa:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80019ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	f47f af62 	bne.w	8001878 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4618      	mov	r0, r3
 80019ba:	f003 fb75 	bl	80050a8 <USB_ReadInterrupts>
 80019be:	4603      	mov	r3, r0
 80019c0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80019c4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80019c8:	f040 80db 	bne.w	8001b82 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4618      	mov	r0, r3
 80019d2:	f003 fb96 	bl	8005102 <USB_ReadDevAllInEpInterrupt>
 80019d6:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80019d8:	2300      	movs	r3, #0
 80019da:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80019dc:	e0cd      	b.n	8001b7a <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80019de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019e0:	f003 0301 	and.w	r3, r3, #1
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	f000 80c2 	beq.w	8001b6e <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80019f0:	b2d2      	uxtb	r2, r2
 80019f2:	4611      	mov	r1, r2
 80019f4:	4618      	mov	r0, r3
 80019f6:	f003 fbbc 	bl	8005172 <USB_ReadDevInEPInterrupt>
 80019fa:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80019fc:	693b      	ldr	r3, [r7, #16]
 80019fe:	f003 0301 	and.w	r3, r3, #1
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d057      	beq.n	8001ab6 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a08:	f003 030f 	and.w	r3, r3, #15
 8001a0c:	2201      	movs	r2, #1
 8001a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a12:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001a14:	69fb      	ldr	r3, [r7, #28]
 8001a16:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001a1a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	43db      	mvns	r3, r3
 8001a20:	69f9      	ldr	r1, [r7, #28]
 8001a22:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8001a26:	4013      	ands	r3, r2
 8001a28:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8001a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a2c:	015a      	lsls	r2, r3, #5
 8001a2e:	69fb      	ldr	r3, [r7, #28]
 8001a30:	4413      	add	r3, r2
 8001a32:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001a36:	461a      	mov	r2, r3
 8001a38:	2301      	movs	r3, #1
 8001a3a:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	799b      	ldrb	r3, [r3, #6]
 8001a40:	2b01      	cmp	r3, #1
 8001a42:	d132      	bne.n	8001aaa <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8001a44:	6879      	ldr	r1, [r7, #4]
 8001a46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001a48:	4613      	mov	r3, r2
 8001a4a:	00db      	lsls	r3, r3, #3
 8001a4c:	4413      	add	r3, r2
 8001a4e:	009b      	lsls	r3, r3, #2
 8001a50:	440b      	add	r3, r1
 8001a52:	3320      	adds	r3, #32
 8001a54:	6819      	ldr	r1, [r3, #0]
 8001a56:	6878      	ldr	r0, [r7, #4]
 8001a58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001a5a:	4613      	mov	r3, r2
 8001a5c:	00db      	lsls	r3, r3, #3
 8001a5e:	4413      	add	r3, r2
 8001a60:	009b      	lsls	r3, r3, #2
 8001a62:	4403      	add	r3, r0
 8001a64:	331c      	adds	r3, #28
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	4419      	add	r1, r3
 8001a6a:	6878      	ldr	r0, [r7, #4]
 8001a6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001a6e:	4613      	mov	r3, r2
 8001a70:	00db      	lsls	r3, r3, #3
 8001a72:	4413      	add	r3, r2
 8001a74:	009b      	lsls	r3, r3, #2
 8001a76:	4403      	add	r3, r0
 8001a78:	3320      	adds	r3, #32
 8001a7a:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8001a7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d113      	bne.n	8001aaa <HAL_PCD_IRQHandler+0x3a2>
 8001a82:	6879      	ldr	r1, [r7, #4]
 8001a84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001a86:	4613      	mov	r3, r2
 8001a88:	00db      	lsls	r3, r3, #3
 8001a8a:	4413      	add	r3, r2
 8001a8c:	009b      	lsls	r3, r3, #2
 8001a8e:	440b      	add	r3, r1
 8001a90:	3324      	adds	r3, #36	@ 0x24
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d108      	bne.n	8001aaa <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	6818      	ldr	r0, [r3, #0]
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001aa2:	461a      	mov	r2, r3
 8001aa4:	2101      	movs	r1, #1
 8001aa6:	f003 fbc3 	bl	8005230 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8001aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001aac:	b2db      	uxtb	r3, r3
 8001aae:	4619      	mov	r1, r3
 8001ab0:	6878      	ldr	r0, [r7, #4]
 8001ab2:	f006 f848 	bl	8007b46 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8001ab6:	693b      	ldr	r3, [r7, #16]
 8001ab8:	f003 0308 	and.w	r3, r3, #8
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d008      	beq.n	8001ad2 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8001ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ac2:	015a      	lsls	r2, r3, #5
 8001ac4:	69fb      	ldr	r3, [r7, #28]
 8001ac6:	4413      	add	r3, r2
 8001ac8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001acc:	461a      	mov	r2, r3
 8001ace:	2308      	movs	r3, #8
 8001ad0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8001ad2:	693b      	ldr	r3, [r7, #16]
 8001ad4:	f003 0310 	and.w	r3, r3, #16
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d008      	beq.n	8001aee <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8001adc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ade:	015a      	lsls	r2, r3, #5
 8001ae0:	69fb      	ldr	r3, [r7, #28]
 8001ae2:	4413      	add	r3, r2
 8001ae4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001ae8:	461a      	mov	r2, r3
 8001aea:	2310      	movs	r3, #16
 8001aec:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8001aee:	693b      	ldr	r3, [r7, #16]
 8001af0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d008      	beq.n	8001b0a <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8001af8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001afa:	015a      	lsls	r2, r3, #5
 8001afc:	69fb      	ldr	r3, [r7, #28]
 8001afe:	4413      	add	r3, r2
 8001b00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001b04:	461a      	mov	r2, r3
 8001b06:	2340      	movs	r3, #64	@ 0x40
 8001b08:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8001b0a:	693b      	ldr	r3, [r7, #16]
 8001b0c:	f003 0302 	and.w	r3, r3, #2
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d023      	beq.n	8001b5c <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8001b14:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001b16:	6a38      	ldr	r0, [r7, #32]
 8001b18:	f002 fbaa 	bl	8004270 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8001b1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b1e:	4613      	mov	r3, r2
 8001b20:	00db      	lsls	r3, r3, #3
 8001b22:	4413      	add	r3, r2
 8001b24:	009b      	lsls	r3, r3, #2
 8001b26:	3310      	adds	r3, #16
 8001b28:	687a      	ldr	r2, [r7, #4]
 8001b2a:	4413      	add	r3, r2
 8001b2c:	3304      	adds	r3, #4
 8001b2e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001b30:	697b      	ldr	r3, [r7, #20]
 8001b32:	78db      	ldrb	r3, [r3, #3]
 8001b34:	2b01      	cmp	r3, #1
 8001b36:	d108      	bne.n	8001b4a <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8001b38:	697b      	ldr	r3, [r7, #20]
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8001b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b40:	b2db      	uxtb	r3, r3
 8001b42:	4619      	mov	r1, r3
 8001b44:	6878      	ldr	r0, [r7, #4]
 8001b46:	f006 f88b 	bl	8007c60 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8001b4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b4c:	015a      	lsls	r2, r3, #5
 8001b4e:	69fb      	ldr	r3, [r7, #28]
 8001b50:	4413      	add	r3, r2
 8001b52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001b56:	461a      	mov	r2, r3
 8001b58:	2302      	movs	r3, #2
 8001b5a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8001b5c:	693b      	ldr	r3, [r7, #16]
 8001b5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d003      	beq.n	8001b6e <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8001b66:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001b68:	6878      	ldr	r0, [r7, #4]
 8001b6a:	f000 fcbd 	bl	80024e8 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8001b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b70:	3301      	adds	r3, #1
 8001b72:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8001b74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b76:	085b      	lsrs	r3, r3, #1
 8001b78:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001b7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	f47f af2e 	bne.w	80019de <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	4618      	mov	r0, r3
 8001b88:	f003 fa8e 	bl	80050a8 <USB_ReadInterrupts>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8001b92:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001b96:	d122      	bne.n	8001bde <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001b98:	69fb      	ldr	r3, [r7, #28]
 8001b9a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001b9e:	685b      	ldr	r3, [r3, #4]
 8001ba0:	69fa      	ldr	r2, [r7, #28]
 8001ba2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001ba6:	f023 0301 	bic.w	r3, r3, #1
 8001baa:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8001bb2:	2b01      	cmp	r3, #1
 8001bb4:	d108      	bne.n	8001bc8 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	2200      	movs	r2, #0
 8001bba:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8001bbe:	2100      	movs	r1, #0
 8001bc0:	6878      	ldr	r0, [r7, #4]
 8001bc2:	f000 fea3 	bl	800290c <HAL_PCDEx_LPM_Callback>
 8001bc6:	e002      	b.n	8001bce <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8001bc8:	6878      	ldr	r0, [r7, #4]
 8001bca:	f006 f829 	bl	8007c20 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	695a      	ldr	r2, [r3, #20]
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8001bdc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4618      	mov	r0, r3
 8001be4:	f003 fa60 	bl	80050a8 <USB_ReadInterrupts>
 8001be8:	4603      	mov	r3, r0
 8001bea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001bee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001bf2:	d112      	bne.n	8001c1a <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8001bf4:	69fb      	ldr	r3, [r7, #28]
 8001bf6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001bfa:	689b      	ldr	r3, [r3, #8]
 8001bfc:	f003 0301 	and.w	r3, r3, #1
 8001c00:	2b01      	cmp	r3, #1
 8001c02:	d102      	bne.n	8001c0a <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001c04:	6878      	ldr	r0, [r7, #4]
 8001c06:	f005 ffe5 	bl	8007bd4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	695a      	ldr	r2, [r3, #20]
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8001c18:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f003 fa42 	bl	80050a8 <USB_ReadInterrupts>
 8001c24:	4603      	mov	r3, r0
 8001c26:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001c2e:	f040 80b7 	bne.w	8001da0 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001c32:	69fb      	ldr	r3, [r7, #28]
 8001c34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	69fa      	ldr	r2, [r7, #28]
 8001c3c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001c40:	f023 0301 	bic.w	r3, r3, #1
 8001c44:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	2110      	movs	r1, #16
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f002 fb0f 	bl	8004270 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c52:	2300      	movs	r3, #0
 8001c54:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001c56:	e046      	b.n	8001ce6 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8001c58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c5a:	015a      	lsls	r2, r3, #5
 8001c5c:	69fb      	ldr	r3, [r7, #28]
 8001c5e:	4413      	add	r3, r2
 8001c60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001c64:	461a      	mov	r2, r3
 8001c66:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8001c6a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8001c6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c6e:	015a      	lsls	r2, r3, #5
 8001c70:	69fb      	ldr	r3, [r7, #28]
 8001c72:	4413      	add	r3, r2
 8001c74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001c7c:	0151      	lsls	r1, r2, #5
 8001c7e:	69fa      	ldr	r2, [r7, #28]
 8001c80:	440a      	add	r2, r1
 8001c82:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8001c86:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001c8a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8001c8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c8e:	015a      	lsls	r2, r3, #5
 8001c90:	69fb      	ldr	r3, [r7, #28]
 8001c92:	4413      	add	r3, r2
 8001c94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001c98:	461a      	mov	r2, r3
 8001c9a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8001c9e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8001ca0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ca2:	015a      	lsls	r2, r3, #5
 8001ca4:	69fb      	ldr	r3, [r7, #28]
 8001ca6:	4413      	add	r3, r2
 8001ca8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001cb0:	0151      	lsls	r1, r2, #5
 8001cb2:	69fa      	ldr	r2, [r7, #28]
 8001cb4:	440a      	add	r2, r1
 8001cb6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8001cba:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001cbe:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8001cc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cc2:	015a      	lsls	r2, r3, #5
 8001cc4:	69fb      	ldr	r3, [r7, #28]
 8001cc6:	4413      	add	r3, r2
 8001cc8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001cd0:	0151      	lsls	r1, r2, #5
 8001cd2:	69fa      	ldr	r2, [r7, #28]
 8001cd4:	440a      	add	r2, r1
 8001cd6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8001cda:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001cde:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001ce0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ce2:	3301      	adds	r3, #1
 8001ce4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	791b      	ldrb	r3, [r3, #4]
 8001cea:	461a      	mov	r2, r3
 8001cec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d3b2      	bcc.n	8001c58 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8001cf2:	69fb      	ldr	r3, [r7, #28]
 8001cf4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001cf8:	69db      	ldr	r3, [r3, #28]
 8001cfa:	69fa      	ldr	r2, [r7, #28]
 8001cfc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001d00:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8001d04:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	7bdb      	ldrb	r3, [r3, #15]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d016      	beq.n	8001d3c <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8001d0e:	69fb      	ldr	r3, [r7, #28]
 8001d10:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001d14:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001d18:	69fa      	ldr	r2, [r7, #28]
 8001d1a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001d1e:	f043 030b 	orr.w	r3, r3, #11
 8001d22:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8001d26:	69fb      	ldr	r3, [r7, #28]
 8001d28:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001d2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d2e:	69fa      	ldr	r2, [r7, #28]
 8001d30:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001d34:	f043 030b 	orr.w	r3, r3, #11
 8001d38:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d3a:	e015      	b.n	8001d68 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8001d3c:	69fb      	ldr	r3, [r7, #28]
 8001d3e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001d42:	695b      	ldr	r3, [r3, #20]
 8001d44:	69fa      	ldr	r2, [r7, #28]
 8001d46:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001d4a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001d4e:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8001d52:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8001d54:	69fb      	ldr	r3, [r7, #28]
 8001d56:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001d5a:	691b      	ldr	r3, [r3, #16]
 8001d5c:	69fa      	ldr	r2, [r7, #28]
 8001d5e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001d62:	f043 030b 	orr.w	r3, r3, #11
 8001d66:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8001d68:	69fb      	ldr	r3, [r7, #28]
 8001d6a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	69fa      	ldr	r2, [r7, #28]
 8001d72:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001d76:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8001d7a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	6818      	ldr	r0, [r3, #0]
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8001d8a:	461a      	mov	r2, r3
 8001d8c:	f003 fa50 	bl	8005230 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	695a      	ldr	r2, [r3, #20]
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8001d9e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4618      	mov	r0, r3
 8001da6:	f003 f97f 	bl	80050a8 <USB_ReadInterrupts>
 8001daa:	4603      	mov	r3, r0
 8001dac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001db0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001db4:	d123      	bne.n	8001dfe <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f003 fa15 	bl	80051ea <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f002 facc 	bl	8004362 <USB_GetDevSpeed>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	461a      	mov	r2, r3
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681c      	ldr	r4, [r3, #0]
 8001dd6:	f001 f9c9 	bl	800316c <HAL_RCC_GetHCLKFreq>
 8001dda:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001de0:	461a      	mov	r2, r3
 8001de2:	4620      	mov	r0, r4
 8001de4:	f001 ffd0 	bl	8003d88 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8001de8:	6878      	ldr	r0, [r7, #4]
 8001dea:	f005 fed4 	bl	8007b96 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	695a      	ldr	r2, [r3, #20]
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8001dfc:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4618      	mov	r0, r3
 8001e04:	f003 f950 	bl	80050a8 <USB_ReadInterrupts>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	f003 0308 	and.w	r3, r3, #8
 8001e0e:	2b08      	cmp	r3, #8
 8001e10:	d10a      	bne.n	8001e28 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8001e12:	6878      	ldr	r0, [r7, #4]
 8001e14:	f005 feb1 	bl	8007b7a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	695a      	ldr	r2, [r3, #20]
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f002 0208 	and.w	r2, r2, #8
 8001e26:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f003 f93b 	bl	80050a8 <USB_ReadInterrupts>
 8001e32:	4603      	mov	r3, r0
 8001e34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e38:	2b80      	cmp	r3, #128	@ 0x80
 8001e3a:	d123      	bne.n	8001e84 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8001e3c:	6a3b      	ldr	r3, [r7, #32]
 8001e3e:	699b      	ldr	r3, [r3, #24]
 8001e40:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001e44:	6a3b      	ldr	r3, [r7, #32]
 8001e46:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001e48:	2301      	movs	r3, #1
 8001e4a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e4c:	e014      	b.n	8001e78 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8001e4e:	6879      	ldr	r1, [r7, #4]
 8001e50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e52:	4613      	mov	r3, r2
 8001e54:	00db      	lsls	r3, r3, #3
 8001e56:	4413      	add	r3, r2
 8001e58:	009b      	lsls	r3, r3, #2
 8001e5a:	440b      	add	r3, r1
 8001e5c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8001e60:	781b      	ldrb	r3, [r3, #0]
 8001e62:	2b01      	cmp	r3, #1
 8001e64:	d105      	bne.n	8001e72 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8001e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e68:	b2db      	uxtb	r3, r3
 8001e6a:	4619      	mov	r1, r3
 8001e6c:	6878      	ldr	r0, [r7, #4]
 8001e6e:	f000 fb0a 	bl	8002486 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e74:	3301      	adds	r3, #1
 8001e76:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	791b      	ldrb	r3, [r3, #4]
 8001e7c:	461a      	mov	r2, r3
 8001e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d3e4      	bcc.n	8001e4e <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f003 f90d 	bl	80050a8 <USB_ReadInterrupts>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e94:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001e98:	d13c      	bne.n	8001f14 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e9e:	e02b      	b.n	8001ef8 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8001ea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ea2:	015a      	lsls	r2, r3, #5
 8001ea4:	69fb      	ldr	r3, [r7, #28]
 8001ea6:	4413      	add	r3, r2
 8001ea8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8001eb0:	6879      	ldr	r1, [r7, #4]
 8001eb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001eb4:	4613      	mov	r3, r2
 8001eb6:	00db      	lsls	r3, r3, #3
 8001eb8:	4413      	add	r3, r2
 8001eba:	009b      	lsls	r3, r3, #2
 8001ebc:	440b      	add	r3, r1
 8001ebe:	3318      	adds	r3, #24
 8001ec0:	781b      	ldrb	r3, [r3, #0]
 8001ec2:	2b01      	cmp	r3, #1
 8001ec4:	d115      	bne.n	8001ef2 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8001ec6:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	da12      	bge.n	8001ef2 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8001ecc:	6879      	ldr	r1, [r7, #4]
 8001ece:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ed0:	4613      	mov	r3, r2
 8001ed2:	00db      	lsls	r3, r3, #3
 8001ed4:	4413      	add	r3, r2
 8001ed6:	009b      	lsls	r3, r3, #2
 8001ed8:	440b      	add	r3, r1
 8001eda:	3317      	adds	r3, #23
 8001edc:	2201      	movs	r2, #1
 8001ede:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8001ee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ee2:	b2db      	uxtb	r3, r3
 8001ee4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001ee8:	b2db      	uxtb	r3, r3
 8001eea:	4619      	mov	r1, r3
 8001eec:	6878      	ldr	r0, [r7, #4]
 8001eee:	f000 faca 	bl	8002486 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ef4:	3301      	adds	r3, #1
 8001ef6:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	791b      	ldrb	r3, [r3, #4]
 8001efc:	461a      	mov	r2, r3
 8001efe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f00:	4293      	cmp	r3, r2
 8001f02:	d3cd      	bcc.n	8001ea0 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	695a      	ldr	r2, [r3, #20]
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8001f12:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f003 f8c5 	bl	80050a8 <USB_ReadInterrupts>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f24:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001f28:	d156      	bne.n	8001fd8 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f2e:	e045      	b.n	8001fbc <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8001f30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f32:	015a      	lsls	r2, r3, #5
 8001f34:	69fb      	ldr	r3, [r7, #28]
 8001f36:	4413      	add	r3, r2
 8001f38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8001f40:	6879      	ldr	r1, [r7, #4]
 8001f42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f44:	4613      	mov	r3, r2
 8001f46:	00db      	lsls	r3, r3, #3
 8001f48:	4413      	add	r3, r2
 8001f4a:	009b      	lsls	r3, r3, #2
 8001f4c:	440b      	add	r3, r1
 8001f4e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001f52:	781b      	ldrb	r3, [r3, #0]
 8001f54:	2b01      	cmp	r3, #1
 8001f56:	d12e      	bne.n	8001fb6 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8001f58:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	da2b      	bge.n	8001fb6 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8001f5e:	69bb      	ldr	r3, [r7, #24]
 8001f60:	0c1a      	lsrs	r2, r3, #16
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8001f68:	4053      	eors	r3, r2
 8001f6a:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d121      	bne.n	8001fb6 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8001f72:	6879      	ldr	r1, [r7, #4]
 8001f74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f76:	4613      	mov	r3, r2
 8001f78:	00db      	lsls	r3, r3, #3
 8001f7a:	4413      	add	r3, r2
 8001f7c:	009b      	lsls	r3, r3, #2
 8001f7e:	440b      	add	r3, r1
 8001f80:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8001f84:	2201      	movs	r2, #1
 8001f86:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8001f88:	6a3b      	ldr	r3, [r7, #32]
 8001f8a:	699b      	ldr	r3, [r3, #24]
 8001f8c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8001f90:	6a3b      	ldr	r3, [r7, #32]
 8001f92:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8001f94:	6a3b      	ldr	r3, [r7, #32]
 8001f96:	695b      	ldr	r3, [r3, #20]
 8001f98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d10a      	bne.n	8001fb6 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8001fa0:	69fb      	ldr	r3, [r7, #28]
 8001fa2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	69fa      	ldr	r2, [r7, #28]
 8001faa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001fae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001fb2:	6053      	str	r3, [r2, #4]
            break;
 8001fb4:	e008      	b.n	8001fc8 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fb8:	3301      	adds	r3, #1
 8001fba:	627b      	str	r3, [r7, #36]	@ 0x24
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	791b      	ldrb	r3, [r3, #4]
 8001fc0:	461a      	mov	r2, r3
 8001fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	d3b3      	bcc.n	8001f30 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	695a      	ldr	r2, [r3, #20]
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8001fd6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f003 f863 	bl	80050a8 <USB_ReadInterrupts>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001fe8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001fec:	d10a      	bne.n	8002004 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8001fee:	6878      	ldr	r0, [r7, #4]
 8001ff0:	f005 fe48 	bl	8007c84 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	695a      	ldr	r2, [r3, #20]
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002002:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4618      	mov	r0, r3
 800200a:	f003 f84d 	bl	80050a8 <USB_ReadInterrupts>
 800200e:	4603      	mov	r3, r0
 8002010:	f003 0304 	and.w	r3, r3, #4
 8002014:	2b04      	cmp	r3, #4
 8002016:	d115      	bne.n	8002044 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002020:	69bb      	ldr	r3, [r7, #24]
 8002022:	f003 0304 	and.w	r3, r3, #4
 8002026:	2b00      	cmp	r3, #0
 8002028:	d002      	beq.n	8002030 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800202a:	6878      	ldr	r0, [r7, #4]
 800202c:	f005 fe38 	bl	8007ca0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	6859      	ldr	r1, [r3, #4]
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	69ba      	ldr	r2, [r7, #24]
 800203c:	430a      	orrs	r2, r1
 800203e:	605a      	str	r2, [r3, #4]
 8002040:	e000      	b.n	8002044 <HAL_PCD_IRQHandler+0x93c>
      return;
 8002042:	bf00      	nop
    }
  }
}
 8002044:	3734      	adds	r7, #52	@ 0x34
 8002046:	46bd      	mov	sp, r7
 8002048:	bd90      	pop	{r4, r7, pc}

0800204a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800204a:	b580      	push	{r7, lr}
 800204c:	b082      	sub	sp, #8
 800204e:	af00      	add	r7, sp, #0
 8002050:	6078      	str	r0, [r7, #4]
 8002052:	460b      	mov	r3, r1
 8002054:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800205c:	2b01      	cmp	r3, #1
 800205e:	d101      	bne.n	8002064 <HAL_PCD_SetAddress+0x1a>
 8002060:	2302      	movs	r3, #2
 8002062:	e012      	b.n	800208a <HAL_PCD_SetAddress+0x40>
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2201      	movs	r2, #1
 8002068:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	78fa      	ldrb	r2, [r7, #3]
 8002070:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	78fa      	ldrb	r2, [r7, #3]
 8002078:	4611      	mov	r1, r2
 800207a:	4618      	mov	r0, r3
 800207c:	f002 ffac 	bl	8004fd8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2200      	movs	r2, #0
 8002084:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002088:	2300      	movs	r3, #0
}
 800208a:	4618      	mov	r0, r3
 800208c:	3708      	adds	r7, #8
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}

08002092 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002092:	b580      	push	{r7, lr}
 8002094:	b084      	sub	sp, #16
 8002096:	af00      	add	r7, sp, #0
 8002098:	6078      	str	r0, [r7, #4]
 800209a:	4608      	mov	r0, r1
 800209c:	4611      	mov	r1, r2
 800209e:	461a      	mov	r2, r3
 80020a0:	4603      	mov	r3, r0
 80020a2:	70fb      	strb	r3, [r7, #3]
 80020a4:	460b      	mov	r3, r1
 80020a6:	803b      	strh	r3, [r7, #0]
 80020a8:	4613      	mov	r3, r2
 80020aa:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80020ac:	2300      	movs	r3, #0
 80020ae:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80020b0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	da0f      	bge.n	80020d8 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80020b8:	78fb      	ldrb	r3, [r7, #3]
 80020ba:	f003 020f 	and.w	r2, r3, #15
 80020be:	4613      	mov	r3, r2
 80020c0:	00db      	lsls	r3, r3, #3
 80020c2:	4413      	add	r3, r2
 80020c4:	009b      	lsls	r3, r3, #2
 80020c6:	3310      	adds	r3, #16
 80020c8:	687a      	ldr	r2, [r7, #4]
 80020ca:	4413      	add	r3, r2
 80020cc:	3304      	adds	r3, #4
 80020ce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	2201      	movs	r2, #1
 80020d4:	705a      	strb	r2, [r3, #1]
 80020d6:	e00f      	b.n	80020f8 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80020d8:	78fb      	ldrb	r3, [r7, #3]
 80020da:	f003 020f 	and.w	r2, r3, #15
 80020de:	4613      	mov	r3, r2
 80020e0:	00db      	lsls	r3, r3, #3
 80020e2:	4413      	add	r3, r2
 80020e4:	009b      	lsls	r3, r3, #2
 80020e6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80020ea:	687a      	ldr	r2, [r7, #4]
 80020ec:	4413      	add	r3, r2
 80020ee:	3304      	adds	r3, #4
 80020f0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	2200      	movs	r2, #0
 80020f6:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80020f8:	78fb      	ldrb	r3, [r7, #3]
 80020fa:	f003 030f 	and.w	r3, r3, #15
 80020fe:	b2da      	uxtb	r2, r3
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8002104:	883b      	ldrh	r3, [r7, #0]
 8002106:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	78ba      	ldrb	r2, [r7, #2]
 8002112:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	785b      	ldrb	r3, [r3, #1]
 8002118:	2b00      	cmp	r3, #0
 800211a:	d004      	beq.n	8002126 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	781b      	ldrb	r3, [r3, #0]
 8002120:	461a      	mov	r2, r3
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002126:	78bb      	ldrb	r3, [r7, #2]
 8002128:	2b02      	cmp	r3, #2
 800212a:	d102      	bne.n	8002132 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	2200      	movs	r2, #0
 8002130:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002138:	2b01      	cmp	r3, #1
 800213a:	d101      	bne.n	8002140 <HAL_PCD_EP_Open+0xae>
 800213c:	2302      	movs	r3, #2
 800213e:	e00e      	b.n	800215e <HAL_PCD_EP_Open+0xcc>
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2201      	movs	r2, #1
 8002144:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	68f9      	ldr	r1, [r7, #12]
 800214e:	4618      	mov	r0, r3
 8002150:	f002 f92c 	bl	80043ac <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2200      	movs	r2, #0
 8002158:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800215c:	7afb      	ldrb	r3, [r7, #11]
}
 800215e:	4618      	mov	r0, r3
 8002160:	3710      	adds	r7, #16
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}

08002166 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002166:	b580      	push	{r7, lr}
 8002168:	b084      	sub	sp, #16
 800216a:	af00      	add	r7, sp, #0
 800216c:	6078      	str	r0, [r7, #4]
 800216e:	460b      	mov	r3, r1
 8002170:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002172:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002176:	2b00      	cmp	r3, #0
 8002178:	da0f      	bge.n	800219a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800217a:	78fb      	ldrb	r3, [r7, #3]
 800217c:	f003 020f 	and.w	r2, r3, #15
 8002180:	4613      	mov	r3, r2
 8002182:	00db      	lsls	r3, r3, #3
 8002184:	4413      	add	r3, r2
 8002186:	009b      	lsls	r3, r3, #2
 8002188:	3310      	adds	r3, #16
 800218a:	687a      	ldr	r2, [r7, #4]
 800218c:	4413      	add	r3, r2
 800218e:	3304      	adds	r3, #4
 8002190:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	2201      	movs	r2, #1
 8002196:	705a      	strb	r2, [r3, #1]
 8002198:	e00f      	b.n	80021ba <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800219a:	78fb      	ldrb	r3, [r7, #3]
 800219c:	f003 020f 	and.w	r2, r3, #15
 80021a0:	4613      	mov	r3, r2
 80021a2:	00db      	lsls	r3, r3, #3
 80021a4:	4413      	add	r3, r2
 80021a6:	009b      	lsls	r3, r3, #2
 80021a8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80021ac:	687a      	ldr	r2, [r7, #4]
 80021ae:	4413      	add	r3, r2
 80021b0:	3304      	adds	r3, #4
 80021b2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	2200      	movs	r2, #0
 80021b8:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80021ba:	78fb      	ldrb	r3, [r7, #3]
 80021bc:	f003 030f 	and.w	r3, r3, #15
 80021c0:	b2da      	uxtb	r2, r3
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80021cc:	2b01      	cmp	r3, #1
 80021ce:	d101      	bne.n	80021d4 <HAL_PCD_EP_Close+0x6e>
 80021d0:	2302      	movs	r3, #2
 80021d2:	e00e      	b.n	80021f2 <HAL_PCD_EP_Close+0x8c>
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2201      	movs	r2, #1
 80021d8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	68f9      	ldr	r1, [r7, #12]
 80021e2:	4618      	mov	r0, r3
 80021e4:	f002 f96a 	bl	80044bc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2200      	movs	r2, #0
 80021ec:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80021f0:	2300      	movs	r3, #0
}
 80021f2:	4618      	mov	r0, r3
 80021f4:	3710      	adds	r7, #16
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}

080021fa <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80021fa:	b580      	push	{r7, lr}
 80021fc:	b086      	sub	sp, #24
 80021fe:	af00      	add	r7, sp, #0
 8002200:	60f8      	str	r0, [r7, #12]
 8002202:	607a      	str	r2, [r7, #4]
 8002204:	603b      	str	r3, [r7, #0]
 8002206:	460b      	mov	r3, r1
 8002208:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800220a:	7afb      	ldrb	r3, [r7, #11]
 800220c:	f003 020f 	and.w	r2, r3, #15
 8002210:	4613      	mov	r3, r2
 8002212:	00db      	lsls	r3, r3, #3
 8002214:	4413      	add	r3, r2
 8002216:	009b      	lsls	r3, r3, #2
 8002218:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800221c:	68fa      	ldr	r2, [r7, #12]
 800221e:	4413      	add	r3, r2
 8002220:	3304      	adds	r3, #4
 8002222:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002224:	697b      	ldr	r3, [r7, #20]
 8002226:	687a      	ldr	r2, [r7, #4]
 8002228:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800222a:	697b      	ldr	r3, [r7, #20]
 800222c:	683a      	ldr	r2, [r7, #0]
 800222e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002230:	697b      	ldr	r3, [r7, #20]
 8002232:	2200      	movs	r2, #0
 8002234:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8002236:	697b      	ldr	r3, [r7, #20]
 8002238:	2200      	movs	r2, #0
 800223a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800223c:	7afb      	ldrb	r3, [r7, #11]
 800223e:	f003 030f 	and.w	r3, r3, #15
 8002242:	b2da      	uxtb	r2, r3
 8002244:	697b      	ldr	r3, [r7, #20]
 8002246:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	799b      	ldrb	r3, [r3, #6]
 800224c:	2b01      	cmp	r3, #1
 800224e:	d102      	bne.n	8002256 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002250:	687a      	ldr	r2, [r7, #4]
 8002252:	697b      	ldr	r3, [r7, #20]
 8002254:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	6818      	ldr	r0, [r3, #0]
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	799b      	ldrb	r3, [r3, #6]
 800225e:	461a      	mov	r2, r3
 8002260:	6979      	ldr	r1, [r7, #20]
 8002262:	f002 fa07 	bl	8004674 <USB_EPStartXfer>

  return HAL_OK;
 8002266:	2300      	movs	r3, #0
}
 8002268:	4618      	mov	r0, r3
 800226a:	3718      	adds	r7, #24
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}

08002270 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8002270:	b480      	push	{r7}
 8002272:	b083      	sub	sp, #12
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
 8002278:	460b      	mov	r3, r1
 800227a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800227c:	78fb      	ldrb	r3, [r7, #3]
 800227e:	f003 020f 	and.w	r2, r3, #15
 8002282:	6879      	ldr	r1, [r7, #4]
 8002284:	4613      	mov	r3, r2
 8002286:	00db      	lsls	r3, r3, #3
 8002288:	4413      	add	r3, r2
 800228a:	009b      	lsls	r3, r3, #2
 800228c:	440b      	add	r3, r1
 800228e:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8002292:	681b      	ldr	r3, [r3, #0]
}
 8002294:	4618      	mov	r0, r3
 8002296:	370c      	adds	r7, #12
 8002298:	46bd      	mov	sp, r7
 800229a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229e:	4770      	bx	lr

080022a0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b086      	sub	sp, #24
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	60f8      	str	r0, [r7, #12]
 80022a8:	607a      	str	r2, [r7, #4]
 80022aa:	603b      	str	r3, [r7, #0]
 80022ac:	460b      	mov	r3, r1
 80022ae:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80022b0:	7afb      	ldrb	r3, [r7, #11]
 80022b2:	f003 020f 	and.w	r2, r3, #15
 80022b6:	4613      	mov	r3, r2
 80022b8:	00db      	lsls	r3, r3, #3
 80022ba:	4413      	add	r3, r2
 80022bc:	009b      	lsls	r3, r3, #2
 80022be:	3310      	adds	r3, #16
 80022c0:	68fa      	ldr	r2, [r7, #12]
 80022c2:	4413      	add	r3, r2
 80022c4:	3304      	adds	r3, #4
 80022c6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80022c8:	697b      	ldr	r3, [r7, #20]
 80022ca:	687a      	ldr	r2, [r7, #4]
 80022cc:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	683a      	ldr	r2, [r7, #0]
 80022d2:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80022d4:	697b      	ldr	r3, [r7, #20]
 80022d6:	2200      	movs	r2, #0
 80022d8:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80022da:	697b      	ldr	r3, [r7, #20]
 80022dc:	2201      	movs	r2, #1
 80022de:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80022e0:	7afb      	ldrb	r3, [r7, #11]
 80022e2:	f003 030f 	and.w	r3, r3, #15
 80022e6:	b2da      	uxtb	r2, r3
 80022e8:	697b      	ldr	r3, [r7, #20]
 80022ea:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	799b      	ldrb	r3, [r3, #6]
 80022f0:	2b01      	cmp	r3, #1
 80022f2:	d102      	bne.n	80022fa <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80022f4:	687a      	ldr	r2, [r7, #4]
 80022f6:	697b      	ldr	r3, [r7, #20]
 80022f8:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	6818      	ldr	r0, [r3, #0]
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	799b      	ldrb	r3, [r3, #6]
 8002302:	461a      	mov	r2, r3
 8002304:	6979      	ldr	r1, [r7, #20]
 8002306:	f002 f9b5 	bl	8004674 <USB_EPStartXfer>

  return HAL_OK;
 800230a:	2300      	movs	r3, #0
}
 800230c:	4618      	mov	r0, r3
 800230e:	3718      	adds	r7, #24
 8002310:	46bd      	mov	sp, r7
 8002312:	bd80      	pop	{r7, pc}

08002314 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b084      	sub	sp, #16
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
 800231c:	460b      	mov	r3, r1
 800231e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002320:	78fb      	ldrb	r3, [r7, #3]
 8002322:	f003 030f 	and.w	r3, r3, #15
 8002326:	687a      	ldr	r2, [r7, #4]
 8002328:	7912      	ldrb	r2, [r2, #4]
 800232a:	4293      	cmp	r3, r2
 800232c:	d901      	bls.n	8002332 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800232e:	2301      	movs	r3, #1
 8002330:	e04f      	b.n	80023d2 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002332:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002336:	2b00      	cmp	r3, #0
 8002338:	da0f      	bge.n	800235a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800233a:	78fb      	ldrb	r3, [r7, #3]
 800233c:	f003 020f 	and.w	r2, r3, #15
 8002340:	4613      	mov	r3, r2
 8002342:	00db      	lsls	r3, r3, #3
 8002344:	4413      	add	r3, r2
 8002346:	009b      	lsls	r3, r3, #2
 8002348:	3310      	adds	r3, #16
 800234a:	687a      	ldr	r2, [r7, #4]
 800234c:	4413      	add	r3, r2
 800234e:	3304      	adds	r3, #4
 8002350:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	2201      	movs	r2, #1
 8002356:	705a      	strb	r2, [r3, #1]
 8002358:	e00d      	b.n	8002376 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800235a:	78fa      	ldrb	r2, [r7, #3]
 800235c:	4613      	mov	r3, r2
 800235e:	00db      	lsls	r3, r3, #3
 8002360:	4413      	add	r3, r2
 8002362:	009b      	lsls	r3, r3, #2
 8002364:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002368:	687a      	ldr	r2, [r7, #4]
 800236a:	4413      	add	r3, r2
 800236c:	3304      	adds	r3, #4
 800236e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	2200      	movs	r2, #0
 8002374:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	2201      	movs	r2, #1
 800237a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800237c:	78fb      	ldrb	r3, [r7, #3]
 800237e:	f003 030f 	and.w	r3, r3, #15
 8002382:	b2da      	uxtb	r2, r3
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800238e:	2b01      	cmp	r3, #1
 8002390:	d101      	bne.n	8002396 <HAL_PCD_EP_SetStall+0x82>
 8002392:	2302      	movs	r3, #2
 8002394:	e01d      	b.n	80023d2 <HAL_PCD_EP_SetStall+0xbe>
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2201      	movs	r2, #1
 800239a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	68f9      	ldr	r1, [r7, #12]
 80023a4:	4618      	mov	r0, r3
 80023a6:	f002 fd43 	bl	8004e30 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80023aa:	78fb      	ldrb	r3, [r7, #3]
 80023ac:	f003 030f 	and.w	r3, r3, #15
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d109      	bne.n	80023c8 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6818      	ldr	r0, [r3, #0]
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	7999      	ldrb	r1, [r3, #6]
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80023c2:	461a      	mov	r2, r3
 80023c4:	f002 ff34 	bl	8005230 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2200      	movs	r2, #0
 80023cc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80023d0:	2300      	movs	r3, #0
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	3710      	adds	r7, #16
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}

080023da <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80023da:	b580      	push	{r7, lr}
 80023dc:	b084      	sub	sp, #16
 80023de:	af00      	add	r7, sp, #0
 80023e0:	6078      	str	r0, [r7, #4]
 80023e2:	460b      	mov	r3, r1
 80023e4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80023e6:	78fb      	ldrb	r3, [r7, #3]
 80023e8:	f003 030f 	and.w	r3, r3, #15
 80023ec:	687a      	ldr	r2, [r7, #4]
 80023ee:	7912      	ldrb	r2, [r2, #4]
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d901      	bls.n	80023f8 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80023f4:	2301      	movs	r3, #1
 80023f6:	e042      	b.n	800247e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80023f8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	da0f      	bge.n	8002420 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002400:	78fb      	ldrb	r3, [r7, #3]
 8002402:	f003 020f 	and.w	r2, r3, #15
 8002406:	4613      	mov	r3, r2
 8002408:	00db      	lsls	r3, r3, #3
 800240a:	4413      	add	r3, r2
 800240c:	009b      	lsls	r3, r3, #2
 800240e:	3310      	adds	r3, #16
 8002410:	687a      	ldr	r2, [r7, #4]
 8002412:	4413      	add	r3, r2
 8002414:	3304      	adds	r3, #4
 8002416:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	2201      	movs	r2, #1
 800241c:	705a      	strb	r2, [r3, #1]
 800241e:	e00f      	b.n	8002440 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002420:	78fb      	ldrb	r3, [r7, #3]
 8002422:	f003 020f 	and.w	r2, r3, #15
 8002426:	4613      	mov	r3, r2
 8002428:	00db      	lsls	r3, r3, #3
 800242a:	4413      	add	r3, r2
 800242c:	009b      	lsls	r3, r3, #2
 800242e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002432:	687a      	ldr	r2, [r7, #4]
 8002434:	4413      	add	r3, r2
 8002436:	3304      	adds	r3, #4
 8002438:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	2200      	movs	r2, #0
 800243e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	2200      	movs	r2, #0
 8002444:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002446:	78fb      	ldrb	r3, [r7, #3]
 8002448:	f003 030f 	and.w	r3, r3, #15
 800244c:	b2da      	uxtb	r2, r3
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002458:	2b01      	cmp	r3, #1
 800245a:	d101      	bne.n	8002460 <HAL_PCD_EP_ClrStall+0x86>
 800245c:	2302      	movs	r3, #2
 800245e:	e00e      	b.n	800247e <HAL_PCD_EP_ClrStall+0xa4>
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2201      	movs	r2, #1
 8002464:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	68f9      	ldr	r1, [r7, #12]
 800246e:	4618      	mov	r0, r3
 8002470:	f002 fd4c 	bl	8004f0c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2200      	movs	r2, #0
 8002478:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800247c:	2300      	movs	r3, #0
}
 800247e:	4618      	mov	r0, r3
 8002480:	3710      	adds	r7, #16
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}

08002486 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002486:	b580      	push	{r7, lr}
 8002488:	b084      	sub	sp, #16
 800248a:	af00      	add	r7, sp, #0
 800248c:	6078      	str	r0, [r7, #4]
 800248e:	460b      	mov	r3, r1
 8002490:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8002492:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002496:	2b00      	cmp	r3, #0
 8002498:	da0c      	bge.n	80024b4 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800249a:	78fb      	ldrb	r3, [r7, #3]
 800249c:	f003 020f 	and.w	r2, r3, #15
 80024a0:	4613      	mov	r3, r2
 80024a2:	00db      	lsls	r3, r3, #3
 80024a4:	4413      	add	r3, r2
 80024a6:	009b      	lsls	r3, r3, #2
 80024a8:	3310      	adds	r3, #16
 80024aa:	687a      	ldr	r2, [r7, #4]
 80024ac:	4413      	add	r3, r2
 80024ae:	3304      	adds	r3, #4
 80024b0:	60fb      	str	r3, [r7, #12]
 80024b2:	e00c      	b.n	80024ce <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80024b4:	78fb      	ldrb	r3, [r7, #3]
 80024b6:	f003 020f 	and.w	r2, r3, #15
 80024ba:	4613      	mov	r3, r2
 80024bc:	00db      	lsls	r3, r3, #3
 80024be:	4413      	add	r3, r2
 80024c0:	009b      	lsls	r3, r3, #2
 80024c2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80024c6:	687a      	ldr	r2, [r7, #4]
 80024c8:	4413      	add	r3, r2
 80024ca:	3304      	adds	r3, #4
 80024cc:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	68f9      	ldr	r1, [r7, #12]
 80024d4:	4618      	mov	r0, r3
 80024d6:	f002 fb6b 	bl	8004bb0 <USB_EPStopXfer>
 80024da:	4603      	mov	r3, r0
 80024dc:	72fb      	strb	r3, [r7, #11]

  return ret;
 80024de:	7afb      	ldrb	r3, [r7, #11]
}
 80024e0:	4618      	mov	r0, r3
 80024e2:	3710      	adds	r7, #16
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}

080024e8 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b08a      	sub	sp, #40	@ 0x28
 80024ec:	af02      	add	r7, sp, #8
 80024ee:	6078      	str	r0, [r7, #4]
 80024f0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80024f8:	697b      	ldr	r3, [r7, #20]
 80024fa:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80024fc:	683a      	ldr	r2, [r7, #0]
 80024fe:	4613      	mov	r3, r2
 8002500:	00db      	lsls	r3, r3, #3
 8002502:	4413      	add	r3, r2
 8002504:	009b      	lsls	r3, r3, #2
 8002506:	3310      	adds	r3, #16
 8002508:	687a      	ldr	r2, [r7, #4]
 800250a:	4413      	add	r3, r2
 800250c:	3304      	adds	r3, #4
 800250e:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	695a      	ldr	r2, [r3, #20]
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	691b      	ldr	r3, [r3, #16]
 8002518:	429a      	cmp	r2, r3
 800251a:	d901      	bls.n	8002520 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800251c:	2301      	movs	r3, #1
 800251e:	e06b      	b.n	80025f8 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	691a      	ldr	r2, [r3, #16]
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	695b      	ldr	r3, [r3, #20]
 8002528:	1ad3      	subs	r3, r2, r3
 800252a:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	689b      	ldr	r3, [r3, #8]
 8002530:	69fa      	ldr	r2, [r7, #28]
 8002532:	429a      	cmp	r2, r3
 8002534:	d902      	bls.n	800253c <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	689b      	ldr	r3, [r3, #8]
 800253a:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800253c:	69fb      	ldr	r3, [r7, #28]
 800253e:	3303      	adds	r3, #3
 8002540:	089b      	lsrs	r3, r3, #2
 8002542:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002544:	e02a      	b.n	800259c <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	691a      	ldr	r2, [r3, #16]
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	695b      	ldr	r3, [r3, #20]
 800254e:	1ad3      	subs	r3, r2, r3
 8002550:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	689b      	ldr	r3, [r3, #8]
 8002556:	69fa      	ldr	r2, [r7, #28]
 8002558:	429a      	cmp	r2, r3
 800255a:	d902      	bls.n	8002562 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	689b      	ldr	r3, [r3, #8]
 8002560:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002562:	69fb      	ldr	r3, [r7, #28]
 8002564:	3303      	adds	r3, #3
 8002566:	089b      	lsrs	r3, r3, #2
 8002568:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	68d9      	ldr	r1, [r3, #12]
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	b2da      	uxtb	r2, r3
 8002572:	69fb      	ldr	r3, [r7, #28]
 8002574:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800257a:	9300      	str	r3, [sp, #0]
 800257c:	4603      	mov	r3, r0
 800257e:	6978      	ldr	r0, [r7, #20]
 8002580:	f002 fbc0 	bl	8004d04 <USB_WritePacket>

    ep->xfer_buff  += len;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	68da      	ldr	r2, [r3, #12]
 8002588:	69fb      	ldr	r3, [r7, #28]
 800258a:	441a      	add	r2, r3
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	695a      	ldr	r2, [r3, #20]
 8002594:	69fb      	ldr	r3, [r7, #28]
 8002596:	441a      	add	r2, r3
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	015a      	lsls	r2, r3, #5
 80025a0:	693b      	ldr	r3, [r7, #16]
 80025a2:	4413      	add	r3, r2
 80025a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80025a8:	699b      	ldr	r3, [r3, #24]
 80025aa:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80025ac:	69ba      	ldr	r2, [r7, #24]
 80025ae:	429a      	cmp	r2, r3
 80025b0:	d809      	bhi.n	80025c6 <PCD_WriteEmptyTxFifo+0xde>
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	695a      	ldr	r2, [r3, #20]
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80025ba:	429a      	cmp	r2, r3
 80025bc:	d203      	bcs.n	80025c6 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	691b      	ldr	r3, [r3, #16]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d1bf      	bne.n	8002546 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	691a      	ldr	r2, [r3, #16]
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	695b      	ldr	r3, [r3, #20]
 80025ce:	429a      	cmp	r2, r3
 80025d0:	d811      	bhi.n	80025f6 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	f003 030f 	and.w	r3, r3, #15
 80025d8:	2201      	movs	r2, #1
 80025da:	fa02 f303 	lsl.w	r3, r2, r3
 80025de:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80025e0:	693b      	ldr	r3, [r7, #16]
 80025e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80025e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80025e8:	68bb      	ldr	r3, [r7, #8]
 80025ea:	43db      	mvns	r3, r3
 80025ec:	6939      	ldr	r1, [r7, #16]
 80025ee:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80025f2:	4013      	ands	r3, r2
 80025f4:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80025f6:	2300      	movs	r3, #0
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	3720      	adds	r7, #32
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bd80      	pop	{r7, pc}

08002600 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b088      	sub	sp, #32
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
 8002608:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002610:	69fb      	ldr	r3, [r7, #28]
 8002612:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002614:	69fb      	ldr	r3, [r7, #28]
 8002616:	333c      	adds	r3, #60	@ 0x3c
 8002618:	3304      	adds	r3, #4
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	015a      	lsls	r2, r3, #5
 8002622:	69bb      	ldr	r3, [r7, #24]
 8002624:	4413      	add	r3, r2
 8002626:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800262a:	689b      	ldr	r3, [r3, #8]
 800262c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	799b      	ldrb	r3, [r3, #6]
 8002632:	2b01      	cmp	r3, #1
 8002634:	d17b      	bne.n	800272e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8002636:	693b      	ldr	r3, [r7, #16]
 8002638:	f003 0308 	and.w	r3, r3, #8
 800263c:	2b00      	cmp	r3, #0
 800263e:	d015      	beq.n	800266c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002640:	697b      	ldr	r3, [r7, #20]
 8002642:	4a61      	ldr	r2, [pc, #388]	@ (80027c8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002644:	4293      	cmp	r3, r2
 8002646:	f240 80b9 	bls.w	80027bc <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002650:	2b00      	cmp	r3, #0
 8002652:	f000 80b3 	beq.w	80027bc <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	015a      	lsls	r2, r3, #5
 800265a:	69bb      	ldr	r3, [r7, #24]
 800265c:	4413      	add	r3, r2
 800265e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002662:	461a      	mov	r2, r3
 8002664:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002668:	6093      	str	r3, [r2, #8]
 800266a:	e0a7      	b.n	80027bc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800266c:	693b      	ldr	r3, [r7, #16]
 800266e:	f003 0320 	and.w	r3, r3, #32
 8002672:	2b00      	cmp	r3, #0
 8002674:	d009      	beq.n	800268a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	015a      	lsls	r2, r3, #5
 800267a:	69bb      	ldr	r3, [r7, #24]
 800267c:	4413      	add	r3, r2
 800267e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002682:	461a      	mov	r2, r3
 8002684:	2320      	movs	r3, #32
 8002686:	6093      	str	r3, [r2, #8]
 8002688:	e098      	b.n	80027bc <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800268a:	693b      	ldr	r3, [r7, #16]
 800268c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002690:	2b00      	cmp	r3, #0
 8002692:	f040 8093 	bne.w	80027bc <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002696:	697b      	ldr	r3, [r7, #20]
 8002698:	4a4b      	ldr	r2, [pc, #300]	@ (80027c8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800269a:	4293      	cmp	r3, r2
 800269c:	d90f      	bls.n	80026be <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800269e:	693b      	ldr	r3, [r7, #16]
 80026a0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d00a      	beq.n	80026be <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	015a      	lsls	r2, r3, #5
 80026ac:	69bb      	ldr	r3, [r7, #24]
 80026ae:	4413      	add	r3, r2
 80026b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80026b4:	461a      	mov	r2, r3
 80026b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80026ba:	6093      	str	r3, [r2, #8]
 80026bc:	e07e      	b.n	80027bc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80026be:	683a      	ldr	r2, [r7, #0]
 80026c0:	4613      	mov	r3, r2
 80026c2:	00db      	lsls	r3, r3, #3
 80026c4:	4413      	add	r3, r2
 80026c6:	009b      	lsls	r3, r3, #2
 80026c8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80026cc:	687a      	ldr	r2, [r7, #4]
 80026ce:	4413      	add	r3, r2
 80026d0:	3304      	adds	r3, #4
 80026d2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	6a1a      	ldr	r2, [r3, #32]
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	0159      	lsls	r1, r3, #5
 80026dc:	69bb      	ldr	r3, [r7, #24]
 80026de:	440b      	add	r3, r1
 80026e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80026e4:	691b      	ldr	r3, [r3, #16]
 80026e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026ea:	1ad2      	subs	r2, r2, r3
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d114      	bne.n	8002720 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	691b      	ldr	r3, [r3, #16]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d109      	bne.n	8002712 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6818      	ldr	r0, [r3, #0]
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002708:	461a      	mov	r2, r3
 800270a:	2101      	movs	r1, #1
 800270c:	f002 fd90 	bl	8005230 <USB_EP0_OutStart>
 8002710:	e006      	b.n	8002720 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	68da      	ldr	r2, [r3, #12]
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	695b      	ldr	r3, [r3, #20]
 800271a:	441a      	add	r2, r3
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	b2db      	uxtb	r3, r3
 8002724:	4619      	mov	r1, r3
 8002726:	6878      	ldr	r0, [r7, #4]
 8002728:	f005 f9f2 	bl	8007b10 <HAL_PCD_DataOutStageCallback>
 800272c:	e046      	b.n	80027bc <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800272e:	697b      	ldr	r3, [r7, #20]
 8002730:	4a26      	ldr	r2, [pc, #152]	@ (80027cc <PCD_EP_OutXfrComplete_int+0x1cc>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d124      	bne.n	8002780 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8002736:	693b      	ldr	r3, [r7, #16]
 8002738:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800273c:	2b00      	cmp	r3, #0
 800273e:	d00a      	beq.n	8002756 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	015a      	lsls	r2, r3, #5
 8002744:	69bb      	ldr	r3, [r7, #24]
 8002746:	4413      	add	r3, r2
 8002748:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800274c:	461a      	mov	r2, r3
 800274e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002752:	6093      	str	r3, [r2, #8]
 8002754:	e032      	b.n	80027bc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002756:	693b      	ldr	r3, [r7, #16]
 8002758:	f003 0320 	and.w	r3, r3, #32
 800275c:	2b00      	cmp	r3, #0
 800275e:	d008      	beq.n	8002772 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	015a      	lsls	r2, r3, #5
 8002764:	69bb      	ldr	r3, [r7, #24]
 8002766:	4413      	add	r3, r2
 8002768:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800276c:	461a      	mov	r2, r3
 800276e:	2320      	movs	r3, #32
 8002770:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	b2db      	uxtb	r3, r3
 8002776:	4619      	mov	r1, r3
 8002778:	6878      	ldr	r0, [r7, #4]
 800277a:	f005 f9c9 	bl	8007b10 <HAL_PCD_DataOutStageCallback>
 800277e:	e01d      	b.n	80027bc <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d114      	bne.n	80027b0 <PCD_EP_OutXfrComplete_int+0x1b0>
 8002786:	6879      	ldr	r1, [r7, #4]
 8002788:	683a      	ldr	r2, [r7, #0]
 800278a:	4613      	mov	r3, r2
 800278c:	00db      	lsls	r3, r3, #3
 800278e:	4413      	add	r3, r2
 8002790:	009b      	lsls	r3, r3, #2
 8002792:	440b      	add	r3, r1
 8002794:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d108      	bne.n	80027b0 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6818      	ldr	r0, [r3, #0]
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80027a8:	461a      	mov	r2, r3
 80027aa:	2100      	movs	r1, #0
 80027ac:	f002 fd40 	bl	8005230 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	b2db      	uxtb	r3, r3
 80027b4:	4619      	mov	r1, r3
 80027b6:	6878      	ldr	r0, [r7, #4]
 80027b8:	f005 f9aa 	bl	8007b10 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80027bc:	2300      	movs	r3, #0
}
 80027be:	4618      	mov	r0, r3
 80027c0:	3720      	adds	r7, #32
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}
 80027c6:	bf00      	nop
 80027c8:	4f54300a 	.word	0x4f54300a
 80027cc:	4f54310a 	.word	0x4f54310a

080027d0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b086      	sub	sp, #24
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
 80027d8:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80027e0:	697b      	ldr	r3, [r7, #20]
 80027e2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80027e4:	697b      	ldr	r3, [r7, #20]
 80027e6:	333c      	adds	r3, #60	@ 0x3c
 80027e8:	3304      	adds	r3, #4
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	015a      	lsls	r2, r3, #5
 80027f2:	693b      	ldr	r3, [r7, #16]
 80027f4:	4413      	add	r3, r2
 80027f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80027fa:	689b      	ldr	r3, [r3, #8]
 80027fc:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	4a15      	ldr	r2, [pc, #84]	@ (8002858 <PCD_EP_OutSetupPacket_int+0x88>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d90e      	bls.n	8002824 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002806:	68bb      	ldr	r3, [r7, #8]
 8002808:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800280c:	2b00      	cmp	r3, #0
 800280e:	d009      	beq.n	8002824 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	015a      	lsls	r2, r3, #5
 8002814:	693b      	ldr	r3, [r7, #16]
 8002816:	4413      	add	r3, r2
 8002818:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800281c:	461a      	mov	r2, r3
 800281e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002822:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8002824:	6878      	ldr	r0, [r7, #4]
 8002826:	f005 f961 	bl	8007aec <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	4a0a      	ldr	r2, [pc, #40]	@ (8002858 <PCD_EP_OutSetupPacket_int+0x88>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d90c      	bls.n	800284c <PCD_EP_OutSetupPacket_int+0x7c>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	799b      	ldrb	r3, [r3, #6]
 8002836:	2b01      	cmp	r3, #1
 8002838:	d108      	bne.n	800284c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6818      	ldr	r0, [r3, #0]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002844:	461a      	mov	r2, r3
 8002846:	2101      	movs	r1, #1
 8002848:	f002 fcf2 	bl	8005230 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800284c:	2300      	movs	r3, #0
}
 800284e:	4618      	mov	r0, r3
 8002850:	3718      	adds	r7, #24
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}
 8002856:	bf00      	nop
 8002858:	4f54300a 	.word	0x4f54300a

0800285c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800285c:	b480      	push	{r7}
 800285e:	b085      	sub	sp, #20
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
 8002864:	460b      	mov	r3, r1
 8002866:	70fb      	strb	r3, [r7, #3]
 8002868:	4613      	mov	r3, r2
 800286a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002872:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8002874:	78fb      	ldrb	r3, [r7, #3]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d107      	bne.n	800288a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800287a:	883b      	ldrh	r3, [r7, #0]
 800287c:	0419      	lsls	r1, r3, #16
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	68ba      	ldr	r2, [r7, #8]
 8002884:	430a      	orrs	r2, r1
 8002886:	629a      	str	r2, [r3, #40]	@ 0x28
 8002888:	e028      	b.n	80028dc <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002890:	0c1b      	lsrs	r3, r3, #16
 8002892:	68ba      	ldr	r2, [r7, #8]
 8002894:	4413      	add	r3, r2
 8002896:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002898:	2300      	movs	r3, #0
 800289a:	73fb      	strb	r3, [r7, #15]
 800289c:	e00d      	b.n	80028ba <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681a      	ldr	r2, [r3, #0]
 80028a2:	7bfb      	ldrb	r3, [r7, #15]
 80028a4:	3340      	adds	r3, #64	@ 0x40
 80028a6:	009b      	lsls	r3, r3, #2
 80028a8:	4413      	add	r3, r2
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	0c1b      	lsrs	r3, r3, #16
 80028ae:	68ba      	ldr	r2, [r7, #8]
 80028b0:	4413      	add	r3, r2
 80028b2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80028b4:	7bfb      	ldrb	r3, [r7, #15]
 80028b6:	3301      	adds	r3, #1
 80028b8:	73fb      	strb	r3, [r7, #15]
 80028ba:	7bfa      	ldrb	r2, [r7, #15]
 80028bc:	78fb      	ldrb	r3, [r7, #3]
 80028be:	3b01      	subs	r3, #1
 80028c0:	429a      	cmp	r2, r3
 80028c2:	d3ec      	bcc.n	800289e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80028c4:	883b      	ldrh	r3, [r7, #0]
 80028c6:	0418      	lsls	r0, r3, #16
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6819      	ldr	r1, [r3, #0]
 80028cc:	78fb      	ldrb	r3, [r7, #3]
 80028ce:	3b01      	subs	r3, #1
 80028d0:	68ba      	ldr	r2, [r7, #8]
 80028d2:	4302      	orrs	r2, r0
 80028d4:	3340      	adds	r3, #64	@ 0x40
 80028d6:	009b      	lsls	r3, r3, #2
 80028d8:	440b      	add	r3, r1
 80028da:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80028dc:	2300      	movs	r3, #0
}
 80028de:	4618      	mov	r0, r3
 80028e0:	3714      	adds	r7, #20
 80028e2:	46bd      	mov	sp, r7
 80028e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e8:	4770      	bx	lr

080028ea <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80028ea:	b480      	push	{r7}
 80028ec:	b083      	sub	sp, #12
 80028ee:	af00      	add	r7, sp, #0
 80028f0:	6078      	str	r0, [r7, #4]
 80028f2:	460b      	mov	r3, r1
 80028f4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	887a      	ldrh	r2, [r7, #2]
 80028fc:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80028fe:	2300      	movs	r3, #0
}
 8002900:	4618      	mov	r0, r3
 8002902:	370c      	adds	r7, #12
 8002904:	46bd      	mov	sp, r7
 8002906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290a:	4770      	bx	lr

0800290c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800290c:	b480      	push	{r7}
 800290e:	b083      	sub	sp, #12
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
 8002914:	460b      	mov	r3, r1
 8002916:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8002918:	bf00      	nop
 800291a:	370c      	adds	r7, #12
 800291c:	46bd      	mov	sp, r7
 800291e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002922:	4770      	bx	lr

08002924 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b086      	sub	sp, #24
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d101      	bne.n	8002936 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002932:	2301      	movs	r3, #1
 8002934:	e267      	b.n	8002e06 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f003 0301 	and.w	r3, r3, #1
 800293e:	2b00      	cmp	r3, #0
 8002940:	d075      	beq.n	8002a2e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002942:	4b88      	ldr	r3, [pc, #544]	@ (8002b64 <HAL_RCC_OscConfig+0x240>)
 8002944:	689b      	ldr	r3, [r3, #8]
 8002946:	f003 030c 	and.w	r3, r3, #12
 800294a:	2b04      	cmp	r3, #4
 800294c:	d00c      	beq.n	8002968 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800294e:	4b85      	ldr	r3, [pc, #532]	@ (8002b64 <HAL_RCC_OscConfig+0x240>)
 8002950:	689b      	ldr	r3, [r3, #8]
 8002952:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002956:	2b08      	cmp	r3, #8
 8002958:	d112      	bne.n	8002980 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800295a:	4b82      	ldr	r3, [pc, #520]	@ (8002b64 <HAL_RCC_OscConfig+0x240>)
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002962:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002966:	d10b      	bne.n	8002980 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002968:	4b7e      	ldr	r3, [pc, #504]	@ (8002b64 <HAL_RCC_OscConfig+0x240>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002970:	2b00      	cmp	r3, #0
 8002972:	d05b      	beq.n	8002a2c <HAL_RCC_OscConfig+0x108>
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d157      	bne.n	8002a2c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800297c:	2301      	movs	r3, #1
 800297e:	e242      	b.n	8002e06 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	685b      	ldr	r3, [r3, #4]
 8002984:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002988:	d106      	bne.n	8002998 <HAL_RCC_OscConfig+0x74>
 800298a:	4b76      	ldr	r3, [pc, #472]	@ (8002b64 <HAL_RCC_OscConfig+0x240>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	4a75      	ldr	r2, [pc, #468]	@ (8002b64 <HAL_RCC_OscConfig+0x240>)
 8002990:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002994:	6013      	str	r3, [r2, #0]
 8002996:	e01d      	b.n	80029d4 <HAL_RCC_OscConfig+0xb0>
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80029a0:	d10c      	bne.n	80029bc <HAL_RCC_OscConfig+0x98>
 80029a2:	4b70      	ldr	r3, [pc, #448]	@ (8002b64 <HAL_RCC_OscConfig+0x240>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4a6f      	ldr	r2, [pc, #444]	@ (8002b64 <HAL_RCC_OscConfig+0x240>)
 80029a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80029ac:	6013      	str	r3, [r2, #0]
 80029ae:	4b6d      	ldr	r3, [pc, #436]	@ (8002b64 <HAL_RCC_OscConfig+0x240>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4a6c      	ldr	r2, [pc, #432]	@ (8002b64 <HAL_RCC_OscConfig+0x240>)
 80029b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029b8:	6013      	str	r3, [r2, #0]
 80029ba:	e00b      	b.n	80029d4 <HAL_RCC_OscConfig+0xb0>
 80029bc:	4b69      	ldr	r3, [pc, #420]	@ (8002b64 <HAL_RCC_OscConfig+0x240>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a68      	ldr	r2, [pc, #416]	@ (8002b64 <HAL_RCC_OscConfig+0x240>)
 80029c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80029c6:	6013      	str	r3, [r2, #0]
 80029c8:	4b66      	ldr	r3, [pc, #408]	@ (8002b64 <HAL_RCC_OscConfig+0x240>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4a65      	ldr	r2, [pc, #404]	@ (8002b64 <HAL_RCC_OscConfig+0x240>)
 80029ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80029d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d013      	beq.n	8002a04 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029dc:	f7fe fa58 	bl	8000e90 <HAL_GetTick>
 80029e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029e2:	e008      	b.n	80029f6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029e4:	f7fe fa54 	bl	8000e90 <HAL_GetTick>
 80029e8:	4602      	mov	r2, r0
 80029ea:	693b      	ldr	r3, [r7, #16]
 80029ec:	1ad3      	subs	r3, r2, r3
 80029ee:	2b64      	cmp	r3, #100	@ 0x64
 80029f0:	d901      	bls.n	80029f6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80029f2:	2303      	movs	r3, #3
 80029f4:	e207      	b.n	8002e06 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029f6:	4b5b      	ldr	r3, [pc, #364]	@ (8002b64 <HAL_RCC_OscConfig+0x240>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d0f0      	beq.n	80029e4 <HAL_RCC_OscConfig+0xc0>
 8002a02:	e014      	b.n	8002a2e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a04:	f7fe fa44 	bl	8000e90 <HAL_GetTick>
 8002a08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a0a:	e008      	b.n	8002a1e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a0c:	f7fe fa40 	bl	8000e90 <HAL_GetTick>
 8002a10:	4602      	mov	r2, r0
 8002a12:	693b      	ldr	r3, [r7, #16]
 8002a14:	1ad3      	subs	r3, r2, r3
 8002a16:	2b64      	cmp	r3, #100	@ 0x64
 8002a18:	d901      	bls.n	8002a1e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002a1a:	2303      	movs	r3, #3
 8002a1c:	e1f3      	b.n	8002e06 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a1e:	4b51      	ldr	r3, [pc, #324]	@ (8002b64 <HAL_RCC_OscConfig+0x240>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d1f0      	bne.n	8002a0c <HAL_RCC_OscConfig+0xe8>
 8002a2a:	e000      	b.n	8002a2e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f003 0302 	and.w	r3, r3, #2
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d063      	beq.n	8002b02 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002a3a:	4b4a      	ldr	r3, [pc, #296]	@ (8002b64 <HAL_RCC_OscConfig+0x240>)
 8002a3c:	689b      	ldr	r3, [r3, #8]
 8002a3e:	f003 030c 	and.w	r3, r3, #12
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d00b      	beq.n	8002a5e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a46:	4b47      	ldr	r3, [pc, #284]	@ (8002b64 <HAL_RCC_OscConfig+0x240>)
 8002a48:	689b      	ldr	r3, [r3, #8]
 8002a4a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002a4e:	2b08      	cmp	r3, #8
 8002a50:	d11c      	bne.n	8002a8c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a52:	4b44      	ldr	r3, [pc, #272]	@ (8002b64 <HAL_RCC_OscConfig+0x240>)
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d116      	bne.n	8002a8c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a5e:	4b41      	ldr	r3, [pc, #260]	@ (8002b64 <HAL_RCC_OscConfig+0x240>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f003 0302 	and.w	r3, r3, #2
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d005      	beq.n	8002a76 <HAL_RCC_OscConfig+0x152>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	68db      	ldr	r3, [r3, #12]
 8002a6e:	2b01      	cmp	r3, #1
 8002a70:	d001      	beq.n	8002a76 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002a72:	2301      	movs	r3, #1
 8002a74:	e1c7      	b.n	8002e06 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a76:	4b3b      	ldr	r3, [pc, #236]	@ (8002b64 <HAL_RCC_OscConfig+0x240>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	691b      	ldr	r3, [r3, #16]
 8002a82:	00db      	lsls	r3, r3, #3
 8002a84:	4937      	ldr	r1, [pc, #220]	@ (8002b64 <HAL_RCC_OscConfig+0x240>)
 8002a86:	4313      	orrs	r3, r2
 8002a88:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a8a:	e03a      	b.n	8002b02 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	68db      	ldr	r3, [r3, #12]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d020      	beq.n	8002ad6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a94:	4b34      	ldr	r3, [pc, #208]	@ (8002b68 <HAL_RCC_OscConfig+0x244>)
 8002a96:	2201      	movs	r2, #1
 8002a98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a9a:	f7fe f9f9 	bl	8000e90 <HAL_GetTick>
 8002a9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002aa0:	e008      	b.n	8002ab4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002aa2:	f7fe f9f5 	bl	8000e90 <HAL_GetTick>
 8002aa6:	4602      	mov	r2, r0
 8002aa8:	693b      	ldr	r3, [r7, #16]
 8002aaa:	1ad3      	subs	r3, r2, r3
 8002aac:	2b02      	cmp	r3, #2
 8002aae:	d901      	bls.n	8002ab4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002ab0:	2303      	movs	r3, #3
 8002ab2:	e1a8      	b.n	8002e06 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ab4:	4b2b      	ldr	r3, [pc, #172]	@ (8002b64 <HAL_RCC_OscConfig+0x240>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f003 0302 	and.w	r3, r3, #2
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d0f0      	beq.n	8002aa2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ac0:	4b28      	ldr	r3, [pc, #160]	@ (8002b64 <HAL_RCC_OscConfig+0x240>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	691b      	ldr	r3, [r3, #16]
 8002acc:	00db      	lsls	r3, r3, #3
 8002ace:	4925      	ldr	r1, [pc, #148]	@ (8002b64 <HAL_RCC_OscConfig+0x240>)
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	600b      	str	r3, [r1, #0]
 8002ad4:	e015      	b.n	8002b02 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ad6:	4b24      	ldr	r3, [pc, #144]	@ (8002b68 <HAL_RCC_OscConfig+0x244>)
 8002ad8:	2200      	movs	r2, #0
 8002ada:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002adc:	f7fe f9d8 	bl	8000e90 <HAL_GetTick>
 8002ae0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ae2:	e008      	b.n	8002af6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ae4:	f7fe f9d4 	bl	8000e90 <HAL_GetTick>
 8002ae8:	4602      	mov	r2, r0
 8002aea:	693b      	ldr	r3, [r7, #16]
 8002aec:	1ad3      	subs	r3, r2, r3
 8002aee:	2b02      	cmp	r3, #2
 8002af0:	d901      	bls.n	8002af6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002af2:	2303      	movs	r3, #3
 8002af4:	e187      	b.n	8002e06 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002af6:	4b1b      	ldr	r3, [pc, #108]	@ (8002b64 <HAL_RCC_OscConfig+0x240>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f003 0302 	and.w	r3, r3, #2
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d1f0      	bne.n	8002ae4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f003 0308 	and.w	r3, r3, #8
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d036      	beq.n	8002b7c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	695b      	ldr	r3, [r3, #20]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d016      	beq.n	8002b44 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b16:	4b15      	ldr	r3, [pc, #84]	@ (8002b6c <HAL_RCC_OscConfig+0x248>)
 8002b18:	2201      	movs	r2, #1
 8002b1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b1c:	f7fe f9b8 	bl	8000e90 <HAL_GetTick>
 8002b20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b22:	e008      	b.n	8002b36 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b24:	f7fe f9b4 	bl	8000e90 <HAL_GetTick>
 8002b28:	4602      	mov	r2, r0
 8002b2a:	693b      	ldr	r3, [r7, #16]
 8002b2c:	1ad3      	subs	r3, r2, r3
 8002b2e:	2b02      	cmp	r3, #2
 8002b30:	d901      	bls.n	8002b36 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002b32:	2303      	movs	r3, #3
 8002b34:	e167      	b.n	8002e06 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b36:	4b0b      	ldr	r3, [pc, #44]	@ (8002b64 <HAL_RCC_OscConfig+0x240>)
 8002b38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b3a:	f003 0302 	and.w	r3, r3, #2
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d0f0      	beq.n	8002b24 <HAL_RCC_OscConfig+0x200>
 8002b42:	e01b      	b.n	8002b7c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b44:	4b09      	ldr	r3, [pc, #36]	@ (8002b6c <HAL_RCC_OscConfig+0x248>)
 8002b46:	2200      	movs	r2, #0
 8002b48:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b4a:	f7fe f9a1 	bl	8000e90 <HAL_GetTick>
 8002b4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b50:	e00e      	b.n	8002b70 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b52:	f7fe f99d 	bl	8000e90 <HAL_GetTick>
 8002b56:	4602      	mov	r2, r0
 8002b58:	693b      	ldr	r3, [r7, #16]
 8002b5a:	1ad3      	subs	r3, r2, r3
 8002b5c:	2b02      	cmp	r3, #2
 8002b5e:	d907      	bls.n	8002b70 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002b60:	2303      	movs	r3, #3
 8002b62:	e150      	b.n	8002e06 <HAL_RCC_OscConfig+0x4e2>
 8002b64:	40023800 	.word	0x40023800
 8002b68:	42470000 	.word	0x42470000
 8002b6c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b70:	4b88      	ldr	r3, [pc, #544]	@ (8002d94 <HAL_RCC_OscConfig+0x470>)
 8002b72:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b74:	f003 0302 	and.w	r3, r3, #2
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d1ea      	bne.n	8002b52 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f003 0304 	and.w	r3, r3, #4
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	f000 8097 	beq.w	8002cb8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b8e:	4b81      	ldr	r3, [pc, #516]	@ (8002d94 <HAL_RCC_OscConfig+0x470>)
 8002b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d10f      	bne.n	8002bba <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	60bb      	str	r3, [r7, #8]
 8002b9e:	4b7d      	ldr	r3, [pc, #500]	@ (8002d94 <HAL_RCC_OscConfig+0x470>)
 8002ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ba2:	4a7c      	ldr	r2, [pc, #496]	@ (8002d94 <HAL_RCC_OscConfig+0x470>)
 8002ba4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ba8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002baa:	4b7a      	ldr	r3, [pc, #488]	@ (8002d94 <HAL_RCC_OscConfig+0x470>)
 8002bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bb2:	60bb      	str	r3, [r7, #8]
 8002bb4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bba:	4b77      	ldr	r3, [pc, #476]	@ (8002d98 <HAL_RCC_OscConfig+0x474>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d118      	bne.n	8002bf8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002bc6:	4b74      	ldr	r3, [pc, #464]	@ (8002d98 <HAL_RCC_OscConfig+0x474>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4a73      	ldr	r2, [pc, #460]	@ (8002d98 <HAL_RCC_OscConfig+0x474>)
 8002bcc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002bd0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002bd2:	f7fe f95d 	bl	8000e90 <HAL_GetTick>
 8002bd6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bd8:	e008      	b.n	8002bec <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bda:	f7fe f959 	bl	8000e90 <HAL_GetTick>
 8002bde:	4602      	mov	r2, r0
 8002be0:	693b      	ldr	r3, [r7, #16]
 8002be2:	1ad3      	subs	r3, r2, r3
 8002be4:	2b02      	cmp	r3, #2
 8002be6:	d901      	bls.n	8002bec <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002be8:	2303      	movs	r3, #3
 8002bea:	e10c      	b.n	8002e06 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bec:	4b6a      	ldr	r3, [pc, #424]	@ (8002d98 <HAL_RCC_OscConfig+0x474>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d0f0      	beq.n	8002bda <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	689b      	ldr	r3, [r3, #8]
 8002bfc:	2b01      	cmp	r3, #1
 8002bfe:	d106      	bne.n	8002c0e <HAL_RCC_OscConfig+0x2ea>
 8002c00:	4b64      	ldr	r3, [pc, #400]	@ (8002d94 <HAL_RCC_OscConfig+0x470>)
 8002c02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c04:	4a63      	ldr	r2, [pc, #396]	@ (8002d94 <HAL_RCC_OscConfig+0x470>)
 8002c06:	f043 0301 	orr.w	r3, r3, #1
 8002c0a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c0c:	e01c      	b.n	8002c48 <HAL_RCC_OscConfig+0x324>
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	689b      	ldr	r3, [r3, #8]
 8002c12:	2b05      	cmp	r3, #5
 8002c14:	d10c      	bne.n	8002c30 <HAL_RCC_OscConfig+0x30c>
 8002c16:	4b5f      	ldr	r3, [pc, #380]	@ (8002d94 <HAL_RCC_OscConfig+0x470>)
 8002c18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c1a:	4a5e      	ldr	r2, [pc, #376]	@ (8002d94 <HAL_RCC_OscConfig+0x470>)
 8002c1c:	f043 0304 	orr.w	r3, r3, #4
 8002c20:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c22:	4b5c      	ldr	r3, [pc, #368]	@ (8002d94 <HAL_RCC_OscConfig+0x470>)
 8002c24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c26:	4a5b      	ldr	r2, [pc, #364]	@ (8002d94 <HAL_RCC_OscConfig+0x470>)
 8002c28:	f043 0301 	orr.w	r3, r3, #1
 8002c2c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c2e:	e00b      	b.n	8002c48 <HAL_RCC_OscConfig+0x324>
 8002c30:	4b58      	ldr	r3, [pc, #352]	@ (8002d94 <HAL_RCC_OscConfig+0x470>)
 8002c32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c34:	4a57      	ldr	r2, [pc, #348]	@ (8002d94 <HAL_RCC_OscConfig+0x470>)
 8002c36:	f023 0301 	bic.w	r3, r3, #1
 8002c3a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c3c:	4b55      	ldr	r3, [pc, #340]	@ (8002d94 <HAL_RCC_OscConfig+0x470>)
 8002c3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c40:	4a54      	ldr	r2, [pc, #336]	@ (8002d94 <HAL_RCC_OscConfig+0x470>)
 8002c42:	f023 0304 	bic.w	r3, r3, #4
 8002c46:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	689b      	ldr	r3, [r3, #8]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d015      	beq.n	8002c7c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c50:	f7fe f91e 	bl	8000e90 <HAL_GetTick>
 8002c54:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c56:	e00a      	b.n	8002c6e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c58:	f7fe f91a 	bl	8000e90 <HAL_GetTick>
 8002c5c:	4602      	mov	r2, r0
 8002c5e:	693b      	ldr	r3, [r7, #16]
 8002c60:	1ad3      	subs	r3, r2, r3
 8002c62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d901      	bls.n	8002c6e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002c6a:	2303      	movs	r3, #3
 8002c6c:	e0cb      	b.n	8002e06 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c6e:	4b49      	ldr	r3, [pc, #292]	@ (8002d94 <HAL_RCC_OscConfig+0x470>)
 8002c70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c72:	f003 0302 	and.w	r3, r3, #2
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d0ee      	beq.n	8002c58 <HAL_RCC_OscConfig+0x334>
 8002c7a:	e014      	b.n	8002ca6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c7c:	f7fe f908 	bl	8000e90 <HAL_GetTick>
 8002c80:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c82:	e00a      	b.n	8002c9a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c84:	f7fe f904 	bl	8000e90 <HAL_GetTick>
 8002c88:	4602      	mov	r2, r0
 8002c8a:	693b      	ldr	r3, [r7, #16]
 8002c8c:	1ad3      	subs	r3, r2, r3
 8002c8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d901      	bls.n	8002c9a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002c96:	2303      	movs	r3, #3
 8002c98:	e0b5      	b.n	8002e06 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c9a:	4b3e      	ldr	r3, [pc, #248]	@ (8002d94 <HAL_RCC_OscConfig+0x470>)
 8002c9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c9e:	f003 0302 	and.w	r3, r3, #2
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d1ee      	bne.n	8002c84 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002ca6:	7dfb      	ldrb	r3, [r7, #23]
 8002ca8:	2b01      	cmp	r3, #1
 8002caa:	d105      	bne.n	8002cb8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002cac:	4b39      	ldr	r3, [pc, #228]	@ (8002d94 <HAL_RCC_OscConfig+0x470>)
 8002cae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cb0:	4a38      	ldr	r2, [pc, #224]	@ (8002d94 <HAL_RCC_OscConfig+0x470>)
 8002cb2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002cb6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	699b      	ldr	r3, [r3, #24]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	f000 80a1 	beq.w	8002e04 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002cc2:	4b34      	ldr	r3, [pc, #208]	@ (8002d94 <HAL_RCC_OscConfig+0x470>)
 8002cc4:	689b      	ldr	r3, [r3, #8]
 8002cc6:	f003 030c 	and.w	r3, r3, #12
 8002cca:	2b08      	cmp	r3, #8
 8002ccc:	d05c      	beq.n	8002d88 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	699b      	ldr	r3, [r3, #24]
 8002cd2:	2b02      	cmp	r3, #2
 8002cd4:	d141      	bne.n	8002d5a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cd6:	4b31      	ldr	r3, [pc, #196]	@ (8002d9c <HAL_RCC_OscConfig+0x478>)
 8002cd8:	2200      	movs	r2, #0
 8002cda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cdc:	f7fe f8d8 	bl	8000e90 <HAL_GetTick>
 8002ce0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ce2:	e008      	b.n	8002cf6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ce4:	f7fe f8d4 	bl	8000e90 <HAL_GetTick>
 8002ce8:	4602      	mov	r2, r0
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	1ad3      	subs	r3, r2, r3
 8002cee:	2b02      	cmp	r3, #2
 8002cf0:	d901      	bls.n	8002cf6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002cf2:	2303      	movs	r3, #3
 8002cf4:	e087      	b.n	8002e06 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cf6:	4b27      	ldr	r3, [pc, #156]	@ (8002d94 <HAL_RCC_OscConfig+0x470>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d1f0      	bne.n	8002ce4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	69da      	ldr	r2, [r3, #28]
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6a1b      	ldr	r3, [r3, #32]
 8002d0a:	431a      	orrs	r2, r3
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d10:	019b      	lsls	r3, r3, #6
 8002d12:	431a      	orrs	r2, r3
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d18:	085b      	lsrs	r3, r3, #1
 8002d1a:	3b01      	subs	r3, #1
 8002d1c:	041b      	lsls	r3, r3, #16
 8002d1e:	431a      	orrs	r2, r3
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d24:	061b      	lsls	r3, r3, #24
 8002d26:	491b      	ldr	r1, [pc, #108]	@ (8002d94 <HAL_RCC_OscConfig+0x470>)
 8002d28:	4313      	orrs	r3, r2
 8002d2a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d2c:	4b1b      	ldr	r3, [pc, #108]	@ (8002d9c <HAL_RCC_OscConfig+0x478>)
 8002d2e:	2201      	movs	r2, #1
 8002d30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d32:	f7fe f8ad 	bl	8000e90 <HAL_GetTick>
 8002d36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d38:	e008      	b.n	8002d4c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d3a:	f7fe f8a9 	bl	8000e90 <HAL_GetTick>
 8002d3e:	4602      	mov	r2, r0
 8002d40:	693b      	ldr	r3, [r7, #16]
 8002d42:	1ad3      	subs	r3, r2, r3
 8002d44:	2b02      	cmp	r3, #2
 8002d46:	d901      	bls.n	8002d4c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002d48:	2303      	movs	r3, #3
 8002d4a:	e05c      	b.n	8002e06 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d4c:	4b11      	ldr	r3, [pc, #68]	@ (8002d94 <HAL_RCC_OscConfig+0x470>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d0f0      	beq.n	8002d3a <HAL_RCC_OscConfig+0x416>
 8002d58:	e054      	b.n	8002e04 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d5a:	4b10      	ldr	r3, [pc, #64]	@ (8002d9c <HAL_RCC_OscConfig+0x478>)
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d60:	f7fe f896 	bl	8000e90 <HAL_GetTick>
 8002d64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d66:	e008      	b.n	8002d7a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d68:	f7fe f892 	bl	8000e90 <HAL_GetTick>
 8002d6c:	4602      	mov	r2, r0
 8002d6e:	693b      	ldr	r3, [r7, #16]
 8002d70:	1ad3      	subs	r3, r2, r3
 8002d72:	2b02      	cmp	r3, #2
 8002d74:	d901      	bls.n	8002d7a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002d76:	2303      	movs	r3, #3
 8002d78:	e045      	b.n	8002e06 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d7a:	4b06      	ldr	r3, [pc, #24]	@ (8002d94 <HAL_RCC_OscConfig+0x470>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d1f0      	bne.n	8002d68 <HAL_RCC_OscConfig+0x444>
 8002d86:	e03d      	b.n	8002e04 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	699b      	ldr	r3, [r3, #24]
 8002d8c:	2b01      	cmp	r3, #1
 8002d8e:	d107      	bne.n	8002da0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002d90:	2301      	movs	r3, #1
 8002d92:	e038      	b.n	8002e06 <HAL_RCC_OscConfig+0x4e2>
 8002d94:	40023800 	.word	0x40023800
 8002d98:	40007000 	.word	0x40007000
 8002d9c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002da0:	4b1b      	ldr	r3, [pc, #108]	@ (8002e10 <HAL_RCC_OscConfig+0x4ec>)
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	699b      	ldr	r3, [r3, #24]
 8002daa:	2b01      	cmp	r3, #1
 8002dac:	d028      	beq.n	8002e00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002db8:	429a      	cmp	r2, r3
 8002dba:	d121      	bne.n	8002e00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dc6:	429a      	cmp	r2, r3
 8002dc8:	d11a      	bne.n	8002e00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002dca:	68fa      	ldr	r2, [r7, #12]
 8002dcc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002dd0:	4013      	ands	r3, r2
 8002dd2:	687a      	ldr	r2, [r7, #4]
 8002dd4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002dd6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d111      	bne.n	8002e00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002de6:	085b      	lsrs	r3, r3, #1
 8002de8:	3b01      	subs	r3, #1
 8002dea:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002dec:	429a      	cmp	r2, r3
 8002dee:	d107      	bne.n	8002e00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dfa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002dfc:	429a      	cmp	r2, r3
 8002dfe:	d001      	beq.n	8002e04 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002e00:	2301      	movs	r3, #1
 8002e02:	e000      	b.n	8002e06 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002e04:	2300      	movs	r3, #0
}
 8002e06:	4618      	mov	r0, r3
 8002e08:	3718      	adds	r7, #24
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bd80      	pop	{r7, pc}
 8002e0e:	bf00      	nop
 8002e10:	40023800 	.word	0x40023800

08002e14 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b084      	sub	sp, #16
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
 8002e1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d101      	bne.n	8002e28 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e24:	2301      	movs	r3, #1
 8002e26:	e0cc      	b.n	8002fc2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002e28:	4b68      	ldr	r3, [pc, #416]	@ (8002fcc <HAL_RCC_ClockConfig+0x1b8>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f003 0307 	and.w	r3, r3, #7
 8002e30:	683a      	ldr	r2, [r7, #0]
 8002e32:	429a      	cmp	r2, r3
 8002e34:	d90c      	bls.n	8002e50 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e36:	4b65      	ldr	r3, [pc, #404]	@ (8002fcc <HAL_RCC_ClockConfig+0x1b8>)
 8002e38:	683a      	ldr	r2, [r7, #0]
 8002e3a:	b2d2      	uxtb	r2, r2
 8002e3c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e3e:	4b63      	ldr	r3, [pc, #396]	@ (8002fcc <HAL_RCC_ClockConfig+0x1b8>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f003 0307 	and.w	r3, r3, #7
 8002e46:	683a      	ldr	r2, [r7, #0]
 8002e48:	429a      	cmp	r2, r3
 8002e4a:	d001      	beq.n	8002e50 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	e0b8      	b.n	8002fc2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f003 0302 	and.w	r3, r3, #2
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d020      	beq.n	8002e9e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f003 0304 	and.w	r3, r3, #4
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d005      	beq.n	8002e74 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e68:	4b59      	ldr	r3, [pc, #356]	@ (8002fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8002e6a:	689b      	ldr	r3, [r3, #8]
 8002e6c:	4a58      	ldr	r2, [pc, #352]	@ (8002fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8002e6e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002e72:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f003 0308 	and.w	r3, r3, #8
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d005      	beq.n	8002e8c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002e80:	4b53      	ldr	r3, [pc, #332]	@ (8002fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8002e82:	689b      	ldr	r3, [r3, #8]
 8002e84:	4a52      	ldr	r2, [pc, #328]	@ (8002fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8002e86:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002e8a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e8c:	4b50      	ldr	r3, [pc, #320]	@ (8002fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8002e8e:	689b      	ldr	r3, [r3, #8]
 8002e90:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	689b      	ldr	r3, [r3, #8]
 8002e98:	494d      	ldr	r1, [pc, #308]	@ (8002fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f003 0301 	and.w	r3, r3, #1
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d044      	beq.n	8002f34 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	685b      	ldr	r3, [r3, #4]
 8002eae:	2b01      	cmp	r3, #1
 8002eb0:	d107      	bne.n	8002ec2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002eb2:	4b47      	ldr	r3, [pc, #284]	@ (8002fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d119      	bne.n	8002ef2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	e07f      	b.n	8002fc2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	2b02      	cmp	r3, #2
 8002ec8:	d003      	beq.n	8002ed2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ece:	2b03      	cmp	r3, #3
 8002ed0:	d107      	bne.n	8002ee2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ed2:	4b3f      	ldr	r3, [pc, #252]	@ (8002fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d109      	bne.n	8002ef2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	e06f      	b.n	8002fc2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ee2:	4b3b      	ldr	r3, [pc, #236]	@ (8002fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f003 0302 	and.w	r3, r3, #2
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d101      	bne.n	8002ef2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	e067      	b.n	8002fc2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ef2:	4b37      	ldr	r3, [pc, #220]	@ (8002fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8002ef4:	689b      	ldr	r3, [r3, #8]
 8002ef6:	f023 0203 	bic.w	r2, r3, #3
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	4934      	ldr	r1, [pc, #208]	@ (8002fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8002f00:	4313      	orrs	r3, r2
 8002f02:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f04:	f7fd ffc4 	bl	8000e90 <HAL_GetTick>
 8002f08:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f0a:	e00a      	b.n	8002f22 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f0c:	f7fd ffc0 	bl	8000e90 <HAL_GetTick>
 8002f10:	4602      	mov	r2, r0
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	1ad3      	subs	r3, r2, r3
 8002f16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d901      	bls.n	8002f22 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002f1e:	2303      	movs	r3, #3
 8002f20:	e04f      	b.n	8002fc2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f22:	4b2b      	ldr	r3, [pc, #172]	@ (8002fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8002f24:	689b      	ldr	r3, [r3, #8]
 8002f26:	f003 020c 	and.w	r2, r3, #12
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	009b      	lsls	r3, r3, #2
 8002f30:	429a      	cmp	r2, r3
 8002f32:	d1eb      	bne.n	8002f0c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002f34:	4b25      	ldr	r3, [pc, #148]	@ (8002fcc <HAL_RCC_ClockConfig+0x1b8>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f003 0307 	and.w	r3, r3, #7
 8002f3c:	683a      	ldr	r2, [r7, #0]
 8002f3e:	429a      	cmp	r2, r3
 8002f40:	d20c      	bcs.n	8002f5c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f42:	4b22      	ldr	r3, [pc, #136]	@ (8002fcc <HAL_RCC_ClockConfig+0x1b8>)
 8002f44:	683a      	ldr	r2, [r7, #0]
 8002f46:	b2d2      	uxtb	r2, r2
 8002f48:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f4a:	4b20      	ldr	r3, [pc, #128]	@ (8002fcc <HAL_RCC_ClockConfig+0x1b8>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f003 0307 	and.w	r3, r3, #7
 8002f52:	683a      	ldr	r2, [r7, #0]
 8002f54:	429a      	cmp	r2, r3
 8002f56:	d001      	beq.n	8002f5c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002f58:	2301      	movs	r3, #1
 8002f5a:	e032      	b.n	8002fc2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f003 0304 	and.w	r3, r3, #4
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d008      	beq.n	8002f7a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f68:	4b19      	ldr	r3, [pc, #100]	@ (8002fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8002f6a:	689b      	ldr	r3, [r3, #8]
 8002f6c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	68db      	ldr	r3, [r3, #12]
 8002f74:	4916      	ldr	r1, [pc, #88]	@ (8002fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8002f76:	4313      	orrs	r3, r2
 8002f78:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f003 0308 	and.w	r3, r3, #8
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d009      	beq.n	8002f9a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f86:	4b12      	ldr	r3, [pc, #72]	@ (8002fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8002f88:	689b      	ldr	r3, [r3, #8]
 8002f8a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	691b      	ldr	r3, [r3, #16]
 8002f92:	00db      	lsls	r3, r3, #3
 8002f94:	490e      	ldr	r1, [pc, #56]	@ (8002fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8002f96:	4313      	orrs	r3, r2
 8002f98:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002f9a:	f000 f821 	bl	8002fe0 <HAL_RCC_GetSysClockFreq>
 8002f9e:	4602      	mov	r2, r0
 8002fa0:	4b0b      	ldr	r3, [pc, #44]	@ (8002fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8002fa2:	689b      	ldr	r3, [r3, #8]
 8002fa4:	091b      	lsrs	r3, r3, #4
 8002fa6:	f003 030f 	and.w	r3, r3, #15
 8002faa:	490a      	ldr	r1, [pc, #40]	@ (8002fd4 <HAL_RCC_ClockConfig+0x1c0>)
 8002fac:	5ccb      	ldrb	r3, [r1, r3]
 8002fae:	fa22 f303 	lsr.w	r3, r2, r3
 8002fb2:	4a09      	ldr	r2, [pc, #36]	@ (8002fd8 <HAL_RCC_ClockConfig+0x1c4>)
 8002fb4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002fb6:	4b09      	ldr	r3, [pc, #36]	@ (8002fdc <HAL_RCC_ClockConfig+0x1c8>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4618      	mov	r0, r3
 8002fbc:	f7fd ff24 	bl	8000e08 <HAL_InitTick>

  return HAL_OK;
 8002fc0:	2300      	movs	r3, #0
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	3710      	adds	r7, #16
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	bf00      	nop
 8002fcc:	40023c00 	.word	0x40023c00
 8002fd0:	40023800 	.word	0x40023800
 8002fd4:	0800837c 	.word	0x0800837c
 8002fd8:	2000000c 	.word	0x2000000c
 8002fdc:	20000010 	.word	0x20000010

08002fe0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002fe0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002fe4:	b090      	sub	sp, #64	@ 0x40
 8002fe6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002fe8:	2300      	movs	r3, #0
 8002fea:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002fec:	2300      	movs	r3, #0
 8002fee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002ff8:	4b59      	ldr	r3, [pc, #356]	@ (8003160 <HAL_RCC_GetSysClockFreq+0x180>)
 8002ffa:	689b      	ldr	r3, [r3, #8]
 8002ffc:	f003 030c 	and.w	r3, r3, #12
 8003000:	2b08      	cmp	r3, #8
 8003002:	d00d      	beq.n	8003020 <HAL_RCC_GetSysClockFreq+0x40>
 8003004:	2b08      	cmp	r3, #8
 8003006:	f200 80a1 	bhi.w	800314c <HAL_RCC_GetSysClockFreq+0x16c>
 800300a:	2b00      	cmp	r3, #0
 800300c:	d002      	beq.n	8003014 <HAL_RCC_GetSysClockFreq+0x34>
 800300e:	2b04      	cmp	r3, #4
 8003010:	d003      	beq.n	800301a <HAL_RCC_GetSysClockFreq+0x3a>
 8003012:	e09b      	b.n	800314c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003014:	4b53      	ldr	r3, [pc, #332]	@ (8003164 <HAL_RCC_GetSysClockFreq+0x184>)
 8003016:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003018:	e09b      	b.n	8003152 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800301a:	4b53      	ldr	r3, [pc, #332]	@ (8003168 <HAL_RCC_GetSysClockFreq+0x188>)
 800301c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800301e:	e098      	b.n	8003152 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003020:	4b4f      	ldr	r3, [pc, #316]	@ (8003160 <HAL_RCC_GetSysClockFreq+0x180>)
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003028:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800302a:	4b4d      	ldr	r3, [pc, #308]	@ (8003160 <HAL_RCC_GetSysClockFreq+0x180>)
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003032:	2b00      	cmp	r3, #0
 8003034:	d028      	beq.n	8003088 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003036:	4b4a      	ldr	r3, [pc, #296]	@ (8003160 <HAL_RCC_GetSysClockFreq+0x180>)
 8003038:	685b      	ldr	r3, [r3, #4]
 800303a:	099b      	lsrs	r3, r3, #6
 800303c:	2200      	movs	r2, #0
 800303e:	623b      	str	r3, [r7, #32]
 8003040:	627a      	str	r2, [r7, #36]	@ 0x24
 8003042:	6a3b      	ldr	r3, [r7, #32]
 8003044:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003048:	2100      	movs	r1, #0
 800304a:	4b47      	ldr	r3, [pc, #284]	@ (8003168 <HAL_RCC_GetSysClockFreq+0x188>)
 800304c:	fb03 f201 	mul.w	r2, r3, r1
 8003050:	2300      	movs	r3, #0
 8003052:	fb00 f303 	mul.w	r3, r0, r3
 8003056:	4413      	add	r3, r2
 8003058:	4a43      	ldr	r2, [pc, #268]	@ (8003168 <HAL_RCC_GetSysClockFreq+0x188>)
 800305a:	fba0 1202 	umull	r1, r2, r0, r2
 800305e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003060:	460a      	mov	r2, r1
 8003062:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003064:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003066:	4413      	add	r3, r2
 8003068:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800306a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800306c:	2200      	movs	r2, #0
 800306e:	61bb      	str	r3, [r7, #24]
 8003070:	61fa      	str	r2, [r7, #28]
 8003072:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003076:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800307a:	f7fd f8b7 	bl	80001ec <__aeabi_uldivmod>
 800307e:	4602      	mov	r2, r0
 8003080:	460b      	mov	r3, r1
 8003082:	4613      	mov	r3, r2
 8003084:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003086:	e053      	b.n	8003130 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003088:	4b35      	ldr	r3, [pc, #212]	@ (8003160 <HAL_RCC_GetSysClockFreq+0x180>)
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	099b      	lsrs	r3, r3, #6
 800308e:	2200      	movs	r2, #0
 8003090:	613b      	str	r3, [r7, #16]
 8003092:	617a      	str	r2, [r7, #20]
 8003094:	693b      	ldr	r3, [r7, #16]
 8003096:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800309a:	f04f 0b00 	mov.w	fp, #0
 800309e:	4652      	mov	r2, sl
 80030a0:	465b      	mov	r3, fp
 80030a2:	f04f 0000 	mov.w	r0, #0
 80030a6:	f04f 0100 	mov.w	r1, #0
 80030aa:	0159      	lsls	r1, r3, #5
 80030ac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80030b0:	0150      	lsls	r0, r2, #5
 80030b2:	4602      	mov	r2, r0
 80030b4:	460b      	mov	r3, r1
 80030b6:	ebb2 080a 	subs.w	r8, r2, sl
 80030ba:	eb63 090b 	sbc.w	r9, r3, fp
 80030be:	f04f 0200 	mov.w	r2, #0
 80030c2:	f04f 0300 	mov.w	r3, #0
 80030c6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80030ca:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80030ce:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80030d2:	ebb2 0408 	subs.w	r4, r2, r8
 80030d6:	eb63 0509 	sbc.w	r5, r3, r9
 80030da:	f04f 0200 	mov.w	r2, #0
 80030de:	f04f 0300 	mov.w	r3, #0
 80030e2:	00eb      	lsls	r3, r5, #3
 80030e4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80030e8:	00e2      	lsls	r2, r4, #3
 80030ea:	4614      	mov	r4, r2
 80030ec:	461d      	mov	r5, r3
 80030ee:	eb14 030a 	adds.w	r3, r4, sl
 80030f2:	603b      	str	r3, [r7, #0]
 80030f4:	eb45 030b 	adc.w	r3, r5, fp
 80030f8:	607b      	str	r3, [r7, #4]
 80030fa:	f04f 0200 	mov.w	r2, #0
 80030fe:	f04f 0300 	mov.w	r3, #0
 8003102:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003106:	4629      	mov	r1, r5
 8003108:	028b      	lsls	r3, r1, #10
 800310a:	4621      	mov	r1, r4
 800310c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003110:	4621      	mov	r1, r4
 8003112:	028a      	lsls	r2, r1, #10
 8003114:	4610      	mov	r0, r2
 8003116:	4619      	mov	r1, r3
 8003118:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800311a:	2200      	movs	r2, #0
 800311c:	60bb      	str	r3, [r7, #8]
 800311e:	60fa      	str	r2, [r7, #12]
 8003120:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003124:	f7fd f862 	bl	80001ec <__aeabi_uldivmod>
 8003128:	4602      	mov	r2, r0
 800312a:	460b      	mov	r3, r1
 800312c:	4613      	mov	r3, r2
 800312e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003130:	4b0b      	ldr	r3, [pc, #44]	@ (8003160 <HAL_RCC_GetSysClockFreq+0x180>)
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	0c1b      	lsrs	r3, r3, #16
 8003136:	f003 0303 	and.w	r3, r3, #3
 800313a:	3301      	adds	r3, #1
 800313c:	005b      	lsls	r3, r3, #1
 800313e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003140:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003142:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003144:	fbb2 f3f3 	udiv	r3, r2, r3
 8003148:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800314a:	e002      	b.n	8003152 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800314c:	4b05      	ldr	r3, [pc, #20]	@ (8003164 <HAL_RCC_GetSysClockFreq+0x184>)
 800314e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003150:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003152:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003154:	4618      	mov	r0, r3
 8003156:	3740      	adds	r7, #64	@ 0x40
 8003158:	46bd      	mov	sp, r7
 800315a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800315e:	bf00      	nop
 8003160:	40023800 	.word	0x40023800
 8003164:	00f42400 	.word	0x00f42400
 8003168:	017d7840 	.word	0x017d7840

0800316c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800316c:	b480      	push	{r7}
 800316e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003170:	4b03      	ldr	r3, [pc, #12]	@ (8003180 <HAL_RCC_GetHCLKFreq+0x14>)
 8003172:	681b      	ldr	r3, [r3, #0]
}
 8003174:	4618      	mov	r0, r3
 8003176:	46bd      	mov	sp, r7
 8003178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317c:	4770      	bx	lr
 800317e:	bf00      	nop
 8003180:	2000000c 	.word	0x2000000c

08003184 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b082      	sub	sp, #8
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d101      	bne.n	8003196 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003192:	2301      	movs	r3, #1
 8003194:	e041      	b.n	800321a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800319c:	b2db      	uxtb	r3, r3
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d106      	bne.n	80031b0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2200      	movs	r2, #0
 80031a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80031aa:	6878      	ldr	r0, [r7, #4]
 80031ac:	f7fd fce4 	bl	8000b78 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2202      	movs	r2, #2
 80031b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681a      	ldr	r2, [r3, #0]
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	3304      	adds	r3, #4
 80031c0:	4619      	mov	r1, r3
 80031c2:	4610      	mov	r0, r2
 80031c4:	f000 fac2 	bl	800374c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2201      	movs	r2, #1
 80031cc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2201      	movs	r2, #1
 80031d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2201      	movs	r2, #1
 80031dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2201      	movs	r2, #1
 80031e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2201      	movs	r2, #1
 80031ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2201      	movs	r2, #1
 80031f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2201      	movs	r2, #1
 80031fc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2201      	movs	r2, #1
 8003204:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2201      	movs	r2, #1
 800320c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2201      	movs	r2, #1
 8003214:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003218:	2300      	movs	r3, #0
}
 800321a:	4618      	mov	r0, r3
 800321c:	3708      	adds	r7, #8
 800321e:	46bd      	mov	sp, r7
 8003220:	bd80      	pop	{r7, pc}
	...

08003224 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b084      	sub	sp, #16
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
 800322c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d109      	bne.n	8003248 <HAL_TIM_PWM_Start+0x24>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800323a:	b2db      	uxtb	r3, r3
 800323c:	2b01      	cmp	r3, #1
 800323e:	bf14      	ite	ne
 8003240:	2301      	movne	r3, #1
 8003242:	2300      	moveq	r3, #0
 8003244:	b2db      	uxtb	r3, r3
 8003246:	e022      	b.n	800328e <HAL_TIM_PWM_Start+0x6a>
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	2b04      	cmp	r3, #4
 800324c:	d109      	bne.n	8003262 <HAL_TIM_PWM_Start+0x3e>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003254:	b2db      	uxtb	r3, r3
 8003256:	2b01      	cmp	r3, #1
 8003258:	bf14      	ite	ne
 800325a:	2301      	movne	r3, #1
 800325c:	2300      	moveq	r3, #0
 800325e:	b2db      	uxtb	r3, r3
 8003260:	e015      	b.n	800328e <HAL_TIM_PWM_Start+0x6a>
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	2b08      	cmp	r3, #8
 8003266:	d109      	bne.n	800327c <HAL_TIM_PWM_Start+0x58>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800326e:	b2db      	uxtb	r3, r3
 8003270:	2b01      	cmp	r3, #1
 8003272:	bf14      	ite	ne
 8003274:	2301      	movne	r3, #1
 8003276:	2300      	moveq	r3, #0
 8003278:	b2db      	uxtb	r3, r3
 800327a:	e008      	b.n	800328e <HAL_TIM_PWM_Start+0x6a>
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003282:	b2db      	uxtb	r3, r3
 8003284:	2b01      	cmp	r3, #1
 8003286:	bf14      	ite	ne
 8003288:	2301      	movne	r3, #1
 800328a:	2300      	moveq	r3, #0
 800328c:	b2db      	uxtb	r3, r3
 800328e:	2b00      	cmp	r3, #0
 8003290:	d001      	beq.n	8003296 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003292:	2301      	movs	r3, #1
 8003294:	e068      	b.n	8003368 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	2b00      	cmp	r3, #0
 800329a:	d104      	bne.n	80032a6 <HAL_TIM_PWM_Start+0x82>
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2202      	movs	r2, #2
 80032a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80032a4:	e013      	b.n	80032ce <HAL_TIM_PWM_Start+0xaa>
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	2b04      	cmp	r3, #4
 80032aa:	d104      	bne.n	80032b6 <HAL_TIM_PWM_Start+0x92>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2202      	movs	r2, #2
 80032b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80032b4:	e00b      	b.n	80032ce <HAL_TIM_PWM_Start+0xaa>
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	2b08      	cmp	r3, #8
 80032ba:	d104      	bne.n	80032c6 <HAL_TIM_PWM_Start+0xa2>
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2202      	movs	r2, #2
 80032c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80032c4:	e003      	b.n	80032ce <HAL_TIM_PWM_Start+0xaa>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2202      	movs	r2, #2
 80032ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	2201      	movs	r2, #1
 80032d4:	6839      	ldr	r1, [r7, #0]
 80032d6:	4618      	mov	r0, r3
 80032d8:	f000 fc4a 	bl	8003b70 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	4a23      	ldr	r2, [pc, #140]	@ (8003370 <HAL_TIM_PWM_Start+0x14c>)
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d107      	bne.n	80032f6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80032f4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	4a1d      	ldr	r2, [pc, #116]	@ (8003370 <HAL_TIM_PWM_Start+0x14c>)
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d018      	beq.n	8003332 <HAL_TIM_PWM_Start+0x10e>
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003308:	d013      	beq.n	8003332 <HAL_TIM_PWM_Start+0x10e>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	4a19      	ldr	r2, [pc, #100]	@ (8003374 <HAL_TIM_PWM_Start+0x150>)
 8003310:	4293      	cmp	r3, r2
 8003312:	d00e      	beq.n	8003332 <HAL_TIM_PWM_Start+0x10e>
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4a17      	ldr	r2, [pc, #92]	@ (8003378 <HAL_TIM_PWM_Start+0x154>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d009      	beq.n	8003332 <HAL_TIM_PWM_Start+0x10e>
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4a16      	ldr	r2, [pc, #88]	@ (800337c <HAL_TIM_PWM_Start+0x158>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d004      	beq.n	8003332 <HAL_TIM_PWM_Start+0x10e>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4a14      	ldr	r2, [pc, #80]	@ (8003380 <HAL_TIM_PWM_Start+0x15c>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d111      	bne.n	8003356 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	689b      	ldr	r3, [r3, #8]
 8003338:	f003 0307 	and.w	r3, r3, #7
 800333c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	2b06      	cmp	r3, #6
 8003342:	d010      	beq.n	8003366 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	681a      	ldr	r2, [r3, #0]
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f042 0201 	orr.w	r2, r2, #1
 8003352:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003354:	e007      	b.n	8003366 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	681a      	ldr	r2, [r3, #0]
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f042 0201 	orr.w	r2, r2, #1
 8003364:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003366:	2300      	movs	r3, #0
}
 8003368:	4618      	mov	r0, r3
 800336a:	3710      	adds	r7, #16
 800336c:	46bd      	mov	sp, r7
 800336e:	bd80      	pop	{r7, pc}
 8003370:	40010000 	.word	0x40010000
 8003374:	40000400 	.word	0x40000400
 8003378:	40000800 	.word	0x40000800
 800337c:	40000c00 	.word	0x40000c00
 8003380:	40014000 	.word	0x40014000

08003384 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b084      	sub	sp, #16
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	68db      	ldr	r3, [r3, #12]
 8003392:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	691b      	ldr	r3, [r3, #16]
 800339a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800339c:	68bb      	ldr	r3, [r7, #8]
 800339e:	f003 0302 	and.w	r3, r3, #2
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d020      	beq.n	80033e8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	f003 0302 	and.w	r3, r3, #2
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d01b      	beq.n	80033e8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f06f 0202 	mvn.w	r2, #2
 80033b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2201      	movs	r2, #1
 80033be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	699b      	ldr	r3, [r3, #24]
 80033c6:	f003 0303 	and.w	r3, r3, #3
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d003      	beq.n	80033d6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80033ce:	6878      	ldr	r0, [r7, #4]
 80033d0:	f000 f99e 	bl	8003710 <HAL_TIM_IC_CaptureCallback>
 80033d4:	e005      	b.n	80033e2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80033d6:	6878      	ldr	r0, [r7, #4]
 80033d8:	f000 f990 	bl	80036fc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033dc:	6878      	ldr	r0, [r7, #4]
 80033de:	f000 f9a1 	bl	8003724 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2200      	movs	r2, #0
 80033e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80033e8:	68bb      	ldr	r3, [r7, #8]
 80033ea:	f003 0304 	and.w	r3, r3, #4
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d020      	beq.n	8003434 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	f003 0304 	and.w	r3, r3, #4
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d01b      	beq.n	8003434 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f06f 0204 	mvn.w	r2, #4
 8003404:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2202      	movs	r2, #2
 800340a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	699b      	ldr	r3, [r3, #24]
 8003412:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003416:	2b00      	cmp	r3, #0
 8003418:	d003      	beq.n	8003422 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800341a:	6878      	ldr	r0, [r7, #4]
 800341c:	f000 f978 	bl	8003710 <HAL_TIM_IC_CaptureCallback>
 8003420:	e005      	b.n	800342e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003422:	6878      	ldr	r0, [r7, #4]
 8003424:	f000 f96a 	bl	80036fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003428:	6878      	ldr	r0, [r7, #4]
 800342a:	f000 f97b 	bl	8003724 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2200      	movs	r2, #0
 8003432:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	f003 0308 	and.w	r3, r3, #8
 800343a:	2b00      	cmp	r3, #0
 800343c:	d020      	beq.n	8003480 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	f003 0308 	and.w	r3, r3, #8
 8003444:	2b00      	cmp	r3, #0
 8003446:	d01b      	beq.n	8003480 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f06f 0208 	mvn.w	r2, #8
 8003450:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2204      	movs	r2, #4
 8003456:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	69db      	ldr	r3, [r3, #28]
 800345e:	f003 0303 	and.w	r3, r3, #3
 8003462:	2b00      	cmp	r3, #0
 8003464:	d003      	beq.n	800346e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003466:	6878      	ldr	r0, [r7, #4]
 8003468:	f000 f952 	bl	8003710 <HAL_TIM_IC_CaptureCallback>
 800346c:	e005      	b.n	800347a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800346e:	6878      	ldr	r0, [r7, #4]
 8003470:	f000 f944 	bl	80036fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003474:	6878      	ldr	r0, [r7, #4]
 8003476:	f000 f955 	bl	8003724 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2200      	movs	r2, #0
 800347e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003480:	68bb      	ldr	r3, [r7, #8]
 8003482:	f003 0310 	and.w	r3, r3, #16
 8003486:	2b00      	cmp	r3, #0
 8003488:	d020      	beq.n	80034cc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	f003 0310 	and.w	r3, r3, #16
 8003490:	2b00      	cmp	r3, #0
 8003492:	d01b      	beq.n	80034cc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f06f 0210 	mvn.w	r2, #16
 800349c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2208      	movs	r2, #8
 80034a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	69db      	ldr	r3, [r3, #28]
 80034aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d003      	beq.n	80034ba <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034b2:	6878      	ldr	r0, [r7, #4]
 80034b4:	f000 f92c 	bl	8003710 <HAL_TIM_IC_CaptureCallback>
 80034b8:	e005      	b.n	80034c6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034ba:	6878      	ldr	r0, [r7, #4]
 80034bc:	f000 f91e 	bl	80036fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034c0:	6878      	ldr	r0, [r7, #4]
 80034c2:	f000 f92f 	bl	8003724 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2200      	movs	r2, #0
 80034ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80034cc:	68bb      	ldr	r3, [r7, #8]
 80034ce:	f003 0301 	and.w	r3, r3, #1
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d00c      	beq.n	80034f0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	f003 0301 	and.w	r3, r3, #1
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d007      	beq.n	80034f0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f06f 0201 	mvn.w	r2, #1
 80034e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80034ea:	6878      	ldr	r0, [r7, #4]
 80034ec:	f000 f8fc 	bl	80036e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80034f0:	68bb      	ldr	r3, [r7, #8]
 80034f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d00c      	beq.n	8003514 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003500:	2b00      	cmp	r3, #0
 8003502:	d007      	beq.n	8003514 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800350c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800350e:	6878      	ldr	r0, [r7, #4]
 8003510:	f000 fbcc 	bl	8003cac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003514:	68bb      	ldr	r3, [r7, #8]
 8003516:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800351a:	2b00      	cmp	r3, #0
 800351c:	d00c      	beq.n	8003538 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003524:	2b00      	cmp	r3, #0
 8003526:	d007      	beq.n	8003538 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003530:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003532:	6878      	ldr	r0, [r7, #4]
 8003534:	f000 f900 	bl	8003738 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003538:	68bb      	ldr	r3, [r7, #8]
 800353a:	f003 0320 	and.w	r3, r3, #32
 800353e:	2b00      	cmp	r3, #0
 8003540:	d00c      	beq.n	800355c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	f003 0320 	and.w	r3, r3, #32
 8003548:	2b00      	cmp	r3, #0
 800354a:	d007      	beq.n	800355c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f06f 0220 	mvn.w	r2, #32
 8003554:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003556:	6878      	ldr	r0, [r7, #4]
 8003558:	f000 fb9e 	bl	8003c98 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800355c:	bf00      	nop
 800355e:	3710      	adds	r7, #16
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}

08003564 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b086      	sub	sp, #24
 8003568:	af00      	add	r7, sp, #0
 800356a:	60f8      	str	r0, [r7, #12]
 800356c:	60b9      	str	r1, [r7, #8]
 800356e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003570:	2300      	movs	r3, #0
 8003572:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800357a:	2b01      	cmp	r3, #1
 800357c:	d101      	bne.n	8003582 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800357e:	2302      	movs	r3, #2
 8003580:	e0ae      	b.n	80036e0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	2201      	movs	r2, #1
 8003586:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2b0c      	cmp	r3, #12
 800358e:	f200 809f 	bhi.w	80036d0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003592:	a201      	add	r2, pc, #4	@ (adr r2, 8003598 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003594:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003598:	080035cd 	.word	0x080035cd
 800359c:	080036d1 	.word	0x080036d1
 80035a0:	080036d1 	.word	0x080036d1
 80035a4:	080036d1 	.word	0x080036d1
 80035a8:	0800360d 	.word	0x0800360d
 80035ac:	080036d1 	.word	0x080036d1
 80035b0:	080036d1 	.word	0x080036d1
 80035b4:	080036d1 	.word	0x080036d1
 80035b8:	0800364f 	.word	0x0800364f
 80035bc:	080036d1 	.word	0x080036d1
 80035c0:	080036d1 	.word	0x080036d1
 80035c4:	080036d1 	.word	0x080036d1
 80035c8:	0800368f 	.word	0x0800368f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	68b9      	ldr	r1, [r7, #8]
 80035d2:	4618      	mov	r0, r3
 80035d4:	f000 f940 	bl	8003858 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	699a      	ldr	r2, [r3, #24]
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f042 0208 	orr.w	r2, r2, #8
 80035e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	699a      	ldr	r2, [r3, #24]
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f022 0204 	bic.w	r2, r2, #4
 80035f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	6999      	ldr	r1, [r3, #24]
 80035fe:	68bb      	ldr	r3, [r7, #8]
 8003600:	691a      	ldr	r2, [r3, #16]
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	430a      	orrs	r2, r1
 8003608:	619a      	str	r2, [r3, #24]
      break;
 800360a:	e064      	b.n	80036d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	68b9      	ldr	r1, [r7, #8]
 8003612:	4618      	mov	r0, r3
 8003614:	f000 f986 	bl	8003924 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	699a      	ldr	r2, [r3, #24]
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003626:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	699a      	ldr	r2, [r3, #24]
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003636:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	6999      	ldr	r1, [r3, #24]
 800363e:	68bb      	ldr	r3, [r7, #8]
 8003640:	691b      	ldr	r3, [r3, #16]
 8003642:	021a      	lsls	r2, r3, #8
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	430a      	orrs	r2, r1
 800364a:	619a      	str	r2, [r3, #24]
      break;
 800364c:	e043      	b.n	80036d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	68b9      	ldr	r1, [r7, #8]
 8003654:	4618      	mov	r0, r3
 8003656:	f000 f9d1 	bl	80039fc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	69da      	ldr	r2, [r3, #28]
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f042 0208 	orr.w	r2, r2, #8
 8003668:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	69da      	ldr	r2, [r3, #28]
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f022 0204 	bic.w	r2, r2, #4
 8003678:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	69d9      	ldr	r1, [r3, #28]
 8003680:	68bb      	ldr	r3, [r7, #8]
 8003682:	691a      	ldr	r2, [r3, #16]
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	430a      	orrs	r2, r1
 800368a:	61da      	str	r2, [r3, #28]
      break;
 800368c:	e023      	b.n	80036d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	68b9      	ldr	r1, [r7, #8]
 8003694:	4618      	mov	r0, r3
 8003696:	f000 fa1b 	bl	8003ad0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	69da      	ldr	r2, [r3, #28]
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80036a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	69da      	ldr	r2, [r3, #28]
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	69d9      	ldr	r1, [r3, #28]
 80036c0:	68bb      	ldr	r3, [r7, #8]
 80036c2:	691b      	ldr	r3, [r3, #16]
 80036c4:	021a      	lsls	r2, r3, #8
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	430a      	orrs	r2, r1
 80036cc:	61da      	str	r2, [r3, #28]
      break;
 80036ce:	e002      	b.n	80036d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80036d0:	2301      	movs	r3, #1
 80036d2:	75fb      	strb	r3, [r7, #23]
      break;
 80036d4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	2200      	movs	r2, #0
 80036da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80036de:	7dfb      	ldrb	r3, [r7, #23]
}
 80036e0:	4618      	mov	r0, r3
 80036e2:	3718      	adds	r7, #24
 80036e4:	46bd      	mov	sp, r7
 80036e6:	bd80      	pop	{r7, pc}

080036e8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80036e8:	b480      	push	{r7}
 80036ea:	b083      	sub	sp, #12
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80036f0:	bf00      	nop
 80036f2:	370c      	adds	r7, #12
 80036f4:	46bd      	mov	sp, r7
 80036f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fa:	4770      	bx	lr

080036fc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b083      	sub	sp, #12
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003704:	bf00      	nop
 8003706:	370c      	adds	r7, #12
 8003708:	46bd      	mov	sp, r7
 800370a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370e:	4770      	bx	lr

08003710 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003710:	b480      	push	{r7}
 8003712:	b083      	sub	sp, #12
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003718:	bf00      	nop
 800371a:	370c      	adds	r7, #12
 800371c:	46bd      	mov	sp, r7
 800371e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003722:	4770      	bx	lr

08003724 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003724:	b480      	push	{r7}
 8003726:	b083      	sub	sp, #12
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800372c:	bf00      	nop
 800372e:	370c      	adds	r7, #12
 8003730:	46bd      	mov	sp, r7
 8003732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003736:	4770      	bx	lr

08003738 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003738:	b480      	push	{r7}
 800373a:	b083      	sub	sp, #12
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003740:	bf00      	nop
 8003742:	370c      	adds	r7, #12
 8003744:	46bd      	mov	sp, r7
 8003746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374a:	4770      	bx	lr

0800374c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800374c:	b480      	push	{r7}
 800374e:	b085      	sub	sp, #20
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
 8003754:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	4a37      	ldr	r2, [pc, #220]	@ (800383c <TIM_Base_SetConfig+0xf0>)
 8003760:	4293      	cmp	r3, r2
 8003762:	d00f      	beq.n	8003784 <TIM_Base_SetConfig+0x38>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800376a:	d00b      	beq.n	8003784 <TIM_Base_SetConfig+0x38>
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	4a34      	ldr	r2, [pc, #208]	@ (8003840 <TIM_Base_SetConfig+0xf4>)
 8003770:	4293      	cmp	r3, r2
 8003772:	d007      	beq.n	8003784 <TIM_Base_SetConfig+0x38>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	4a33      	ldr	r2, [pc, #204]	@ (8003844 <TIM_Base_SetConfig+0xf8>)
 8003778:	4293      	cmp	r3, r2
 800377a:	d003      	beq.n	8003784 <TIM_Base_SetConfig+0x38>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	4a32      	ldr	r2, [pc, #200]	@ (8003848 <TIM_Base_SetConfig+0xfc>)
 8003780:	4293      	cmp	r3, r2
 8003782:	d108      	bne.n	8003796 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800378a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	68fa      	ldr	r2, [r7, #12]
 8003792:	4313      	orrs	r3, r2
 8003794:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	4a28      	ldr	r2, [pc, #160]	@ (800383c <TIM_Base_SetConfig+0xf0>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d01b      	beq.n	80037d6 <TIM_Base_SetConfig+0x8a>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037a4:	d017      	beq.n	80037d6 <TIM_Base_SetConfig+0x8a>
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	4a25      	ldr	r2, [pc, #148]	@ (8003840 <TIM_Base_SetConfig+0xf4>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d013      	beq.n	80037d6 <TIM_Base_SetConfig+0x8a>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	4a24      	ldr	r2, [pc, #144]	@ (8003844 <TIM_Base_SetConfig+0xf8>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d00f      	beq.n	80037d6 <TIM_Base_SetConfig+0x8a>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	4a23      	ldr	r2, [pc, #140]	@ (8003848 <TIM_Base_SetConfig+0xfc>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d00b      	beq.n	80037d6 <TIM_Base_SetConfig+0x8a>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	4a22      	ldr	r2, [pc, #136]	@ (800384c <TIM_Base_SetConfig+0x100>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d007      	beq.n	80037d6 <TIM_Base_SetConfig+0x8a>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	4a21      	ldr	r2, [pc, #132]	@ (8003850 <TIM_Base_SetConfig+0x104>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d003      	beq.n	80037d6 <TIM_Base_SetConfig+0x8a>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	4a20      	ldr	r2, [pc, #128]	@ (8003854 <TIM_Base_SetConfig+0x108>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d108      	bne.n	80037e8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80037dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	68db      	ldr	r3, [r3, #12]
 80037e2:	68fa      	ldr	r2, [r7, #12]
 80037e4:	4313      	orrs	r3, r2
 80037e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	695b      	ldr	r3, [r3, #20]
 80037f2:	4313      	orrs	r3, r2
 80037f4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	689a      	ldr	r2, [r3, #8]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	681a      	ldr	r2, [r3, #0]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	4a0c      	ldr	r2, [pc, #48]	@ (800383c <TIM_Base_SetConfig+0xf0>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d103      	bne.n	8003816 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	691a      	ldr	r2, [r3, #16]
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f043 0204 	orr.w	r2, r3, #4
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2201      	movs	r2, #1
 8003826:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	68fa      	ldr	r2, [r7, #12]
 800382c:	601a      	str	r2, [r3, #0]
}
 800382e:	bf00      	nop
 8003830:	3714      	adds	r7, #20
 8003832:	46bd      	mov	sp, r7
 8003834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003838:	4770      	bx	lr
 800383a:	bf00      	nop
 800383c:	40010000 	.word	0x40010000
 8003840:	40000400 	.word	0x40000400
 8003844:	40000800 	.word	0x40000800
 8003848:	40000c00 	.word	0x40000c00
 800384c:	40014000 	.word	0x40014000
 8003850:	40014400 	.word	0x40014400
 8003854:	40014800 	.word	0x40014800

08003858 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003858:	b480      	push	{r7}
 800385a:	b087      	sub	sp, #28
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
 8003860:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6a1b      	ldr	r3, [r3, #32]
 8003866:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6a1b      	ldr	r3, [r3, #32]
 800386c:	f023 0201 	bic.w	r2, r3, #1
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	699b      	ldr	r3, [r3, #24]
 800387e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003886:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	f023 0303 	bic.w	r3, r3, #3
 800388e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	68fa      	ldr	r2, [r7, #12]
 8003896:	4313      	orrs	r3, r2
 8003898:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800389a:	697b      	ldr	r3, [r7, #20]
 800389c:	f023 0302 	bic.w	r3, r3, #2
 80038a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	689b      	ldr	r3, [r3, #8]
 80038a6:	697a      	ldr	r2, [r7, #20]
 80038a8:	4313      	orrs	r3, r2
 80038aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	4a1c      	ldr	r2, [pc, #112]	@ (8003920 <TIM_OC1_SetConfig+0xc8>)
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d10c      	bne.n	80038ce <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80038b4:	697b      	ldr	r3, [r7, #20]
 80038b6:	f023 0308 	bic.w	r3, r3, #8
 80038ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	68db      	ldr	r3, [r3, #12]
 80038c0:	697a      	ldr	r2, [r7, #20]
 80038c2:	4313      	orrs	r3, r2
 80038c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80038c6:	697b      	ldr	r3, [r7, #20]
 80038c8:	f023 0304 	bic.w	r3, r3, #4
 80038cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	4a13      	ldr	r2, [pc, #76]	@ (8003920 <TIM_OC1_SetConfig+0xc8>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d111      	bne.n	80038fa <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80038d6:	693b      	ldr	r3, [r7, #16]
 80038d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80038dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80038e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	695b      	ldr	r3, [r3, #20]
 80038ea:	693a      	ldr	r2, [r7, #16]
 80038ec:	4313      	orrs	r3, r2
 80038ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	699b      	ldr	r3, [r3, #24]
 80038f4:	693a      	ldr	r2, [r7, #16]
 80038f6:	4313      	orrs	r3, r2
 80038f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	693a      	ldr	r2, [r7, #16]
 80038fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	68fa      	ldr	r2, [r7, #12]
 8003904:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	685a      	ldr	r2, [r3, #4]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	697a      	ldr	r2, [r7, #20]
 8003912:	621a      	str	r2, [r3, #32]
}
 8003914:	bf00      	nop
 8003916:	371c      	adds	r7, #28
 8003918:	46bd      	mov	sp, r7
 800391a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391e:	4770      	bx	lr
 8003920:	40010000 	.word	0x40010000

08003924 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003924:	b480      	push	{r7}
 8003926:	b087      	sub	sp, #28
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
 800392c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6a1b      	ldr	r3, [r3, #32]
 8003932:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6a1b      	ldr	r3, [r3, #32]
 8003938:	f023 0210 	bic.w	r2, r3, #16
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	699b      	ldr	r3, [r3, #24]
 800394a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003952:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800395a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	021b      	lsls	r3, r3, #8
 8003962:	68fa      	ldr	r2, [r7, #12]
 8003964:	4313      	orrs	r3, r2
 8003966:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003968:	697b      	ldr	r3, [r7, #20]
 800396a:	f023 0320 	bic.w	r3, r3, #32
 800396e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	689b      	ldr	r3, [r3, #8]
 8003974:	011b      	lsls	r3, r3, #4
 8003976:	697a      	ldr	r2, [r7, #20]
 8003978:	4313      	orrs	r3, r2
 800397a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	4a1e      	ldr	r2, [pc, #120]	@ (80039f8 <TIM_OC2_SetConfig+0xd4>)
 8003980:	4293      	cmp	r3, r2
 8003982:	d10d      	bne.n	80039a0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003984:	697b      	ldr	r3, [r7, #20]
 8003986:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800398a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	68db      	ldr	r3, [r3, #12]
 8003990:	011b      	lsls	r3, r3, #4
 8003992:	697a      	ldr	r2, [r7, #20]
 8003994:	4313      	orrs	r3, r2
 8003996:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003998:	697b      	ldr	r3, [r7, #20]
 800399a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800399e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	4a15      	ldr	r2, [pc, #84]	@ (80039f8 <TIM_OC2_SetConfig+0xd4>)
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d113      	bne.n	80039d0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80039a8:	693b      	ldr	r3, [r7, #16]
 80039aa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80039ae:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80039b0:	693b      	ldr	r3, [r7, #16]
 80039b2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80039b6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	695b      	ldr	r3, [r3, #20]
 80039bc:	009b      	lsls	r3, r3, #2
 80039be:	693a      	ldr	r2, [r7, #16]
 80039c0:	4313      	orrs	r3, r2
 80039c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	699b      	ldr	r3, [r3, #24]
 80039c8:	009b      	lsls	r3, r3, #2
 80039ca:	693a      	ldr	r2, [r7, #16]
 80039cc:	4313      	orrs	r3, r2
 80039ce:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	693a      	ldr	r2, [r7, #16]
 80039d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	68fa      	ldr	r2, [r7, #12]
 80039da:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	685a      	ldr	r2, [r3, #4]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	697a      	ldr	r2, [r7, #20]
 80039e8:	621a      	str	r2, [r3, #32]
}
 80039ea:	bf00      	nop
 80039ec:	371c      	adds	r7, #28
 80039ee:	46bd      	mov	sp, r7
 80039f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f4:	4770      	bx	lr
 80039f6:	bf00      	nop
 80039f8:	40010000 	.word	0x40010000

080039fc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80039fc:	b480      	push	{r7}
 80039fe:	b087      	sub	sp, #28
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
 8003a04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6a1b      	ldr	r3, [r3, #32]
 8003a0a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6a1b      	ldr	r3, [r3, #32]
 8003a10:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	685b      	ldr	r3, [r3, #4]
 8003a1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	69db      	ldr	r3, [r3, #28]
 8003a22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	f023 0303 	bic.w	r3, r3, #3
 8003a32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	68fa      	ldr	r2, [r7, #12]
 8003a3a:	4313      	orrs	r3, r2
 8003a3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003a3e:	697b      	ldr	r3, [r7, #20]
 8003a40:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003a44:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	689b      	ldr	r3, [r3, #8]
 8003a4a:	021b      	lsls	r3, r3, #8
 8003a4c:	697a      	ldr	r2, [r7, #20]
 8003a4e:	4313      	orrs	r3, r2
 8003a50:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	4a1d      	ldr	r2, [pc, #116]	@ (8003acc <TIM_OC3_SetConfig+0xd0>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d10d      	bne.n	8003a76 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003a5a:	697b      	ldr	r3, [r7, #20]
 8003a5c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003a60:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	68db      	ldr	r3, [r3, #12]
 8003a66:	021b      	lsls	r3, r3, #8
 8003a68:	697a      	ldr	r2, [r7, #20]
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003a6e:	697b      	ldr	r3, [r7, #20]
 8003a70:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003a74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	4a14      	ldr	r2, [pc, #80]	@ (8003acc <TIM_OC3_SetConfig+0xd0>)
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d113      	bne.n	8003aa6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003a7e:	693b      	ldr	r3, [r7, #16]
 8003a80:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003a84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003a86:	693b      	ldr	r3, [r7, #16]
 8003a88:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003a8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	695b      	ldr	r3, [r3, #20]
 8003a92:	011b      	lsls	r3, r3, #4
 8003a94:	693a      	ldr	r2, [r7, #16]
 8003a96:	4313      	orrs	r3, r2
 8003a98:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	699b      	ldr	r3, [r3, #24]
 8003a9e:	011b      	lsls	r3, r3, #4
 8003aa0:	693a      	ldr	r2, [r7, #16]
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	693a      	ldr	r2, [r7, #16]
 8003aaa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	68fa      	ldr	r2, [r7, #12]
 8003ab0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	685a      	ldr	r2, [r3, #4]
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	697a      	ldr	r2, [r7, #20]
 8003abe:	621a      	str	r2, [r3, #32]
}
 8003ac0:	bf00      	nop
 8003ac2:	371c      	adds	r7, #28
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aca:	4770      	bx	lr
 8003acc:	40010000 	.word	0x40010000

08003ad0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	b087      	sub	sp, #28
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
 8003ad8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6a1b      	ldr	r3, [r3, #32]
 8003ade:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6a1b      	ldr	r3, [r3, #32]
 8003ae4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	69db      	ldr	r3, [r3, #28]
 8003af6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003afe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b06:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	021b      	lsls	r3, r3, #8
 8003b0e:	68fa      	ldr	r2, [r7, #12]
 8003b10:	4313      	orrs	r3, r2
 8003b12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003b14:	693b      	ldr	r3, [r7, #16]
 8003b16:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003b1a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	689b      	ldr	r3, [r3, #8]
 8003b20:	031b      	lsls	r3, r3, #12
 8003b22:	693a      	ldr	r2, [r7, #16]
 8003b24:	4313      	orrs	r3, r2
 8003b26:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	4a10      	ldr	r2, [pc, #64]	@ (8003b6c <TIM_OC4_SetConfig+0x9c>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d109      	bne.n	8003b44 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003b30:	697b      	ldr	r3, [r7, #20]
 8003b32:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003b36:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	695b      	ldr	r3, [r3, #20]
 8003b3c:	019b      	lsls	r3, r3, #6
 8003b3e:	697a      	ldr	r2, [r7, #20]
 8003b40:	4313      	orrs	r3, r2
 8003b42:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	697a      	ldr	r2, [r7, #20]
 8003b48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	68fa      	ldr	r2, [r7, #12]
 8003b4e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	685a      	ldr	r2, [r3, #4]
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	693a      	ldr	r2, [r7, #16]
 8003b5c:	621a      	str	r2, [r3, #32]
}
 8003b5e:	bf00      	nop
 8003b60:	371c      	adds	r7, #28
 8003b62:	46bd      	mov	sp, r7
 8003b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b68:	4770      	bx	lr
 8003b6a:	bf00      	nop
 8003b6c:	40010000 	.word	0x40010000

08003b70 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003b70:	b480      	push	{r7}
 8003b72:	b087      	sub	sp, #28
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	60f8      	str	r0, [r7, #12]
 8003b78:	60b9      	str	r1, [r7, #8]
 8003b7a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003b7c:	68bb      	ldr	r3, [r7, #8]
 8003b7e:	f003 031f 	and.w	r3, r3, #31
 8003b82:	2201      	movs	r2, #1
 8003b84:	fa02 f303 	lsl.w	r3, r2, r3
 8003b88:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	6a1a      	ldr	r2, [r3, #32]
 8003b8e:	697b      	ldr	r3, [r7, #20]
 8003b90:	43db      	mvns	r3, r3
 8003b92:	401a      	ands	r2, r3
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	6a1a      	ldr	r2, [r3, #32]
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	f003 031f 	and.w	r3, r3, #31
 8003ba2:	6879      	ldr	r1, [r7, #4]
 8003ba4:	fa01 f303 	lsl.w	r3, r1, r3
 8003ba8:	431a      	orrs	r2, r3
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	621a      	str	r2, [r3, #32]
}
 8003bae:	bf00      	nop
 8003bb0:	371c      	adds	r7, #28
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb8:	4770      	bx	lr
	...

08003bbc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b085      	sub	sp, #20
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
 8003bc4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003bcc:	2b01      	cmp	r3, #1
 8003bce:	d101      	bne.n	8003bd4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003bd0:	2302      	movs	r3, #2
 8003bd2:	e050      	b.n	8003c76 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2201      	movs	r2, #1
 8003bd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2202      	movs	r2, #2
 8003be0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	685b      	ldr	r3, [r3, #4]
 8003bea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	689b      	ldr	r3, [r3, #8]
 8003bf2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003bfa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	68fa      	ldr	r2, [r7, #12]
 8003c02:	4313      	orrs	r3, r2
 8003c04:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	68fa      	ldr	r2, [r7, #12]
 8003c0c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	4a1c      	ldr	r2, [pc, #112]	@ (8003c84 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d018      	beq.n	8003c4a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c20:	d013      	beq.n	8003c4a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	4a18      	ldr	r2, [pc, #96]	@ (8003c88 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003c28:	4293      	cmp	r3, r2
 8003c2a:	d00e      	beq.n	8003c4a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4a16      	ldr	r2, [pc, #88]	@ (8003c8c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d009      	beq.n	8003c4a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4a15      	ldr	r2, [pc, #84]	@ (8003c90 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003c3c:	4293      	cmp	r3, r2
 8003c3e:	d004      	beq.n	8003c4a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	4a13      	ldr	r2, [pc, #76]	@ (8003c94 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d10c      	bne.n	8003c64 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003c4a:	68bb      	ldr	r3, [r7, #8]
 8003c4c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003c50:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	68ba      	ldr	r2, [r7, #8]
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	68ba      	ldr	r2, [r7, #8]
 8003c62:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2201      	movs	r2, #1
 8003c68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2200      	movs	r2, #0
 8003c70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003c74:	2300      	movs	r3, #0
}
 8003c76:	4618      	mov	r0, r3
 8003c78:	3714      	adds	r7, #20
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c80:	4770      	bx	lr
 8003c82:	bf00      	nop
 8003c84:	40010000 	.word	0x40010000
 8003c88:	40000400 	.word	0x40000400
 8003c8c:	40000800 	.word	0x40000800
 8003c90:	40000c00 	.word	0x40000c00
 8003c94:	40014000 	.word	0x40014000

08003c98 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b083      	sub	sp, #12
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003ca0:	bf00      	nop
 8003ca2:	370c      	adds	r7, #12
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003caa:	4770      	bx	lr

08003cac <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b083      	sub	sp, #12
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003cb4:	bf00      	nop
 8003cb6:	370c      	adds	r7, #12
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbe:	4770      	bx	lr

08003cc0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003cc0:	b084      	sub	sp, #16
 8003cc2:	b580      	push	{r7, lr}
 8003cc4:	b084      	sub	sp, #16
 8003cc6:	af00      	add	r7, sp, #0
 8003cc8:	6078      	str	r0, [r7, #4]
 8003cca:	f107 001c 	add.w	r0, r7, #28
 8003cce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003cd2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8003cd6:	2b01      	cmp	r3, #1
 8003cd8:	d123      	bne.n	8003d22 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cde:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	68db      	ldr	r3, [r3, #12]
 8003cea:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8003cee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003cf2:	687a      	ldr	r2, [r7, #4]
 8003cf4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	68db      	ldr	r3, [r3, #12]
 8003cfa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8003d02:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003d06:	2b01      	cmp	r3, #1
 8003d08:	d105      	bne.n	8003d16 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	68db      	ldr	r3, [r3, #12]
 8003d0e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003d16:	6878      	ldr	r0, [r7, #4]
 8003d18:	f001 fae8 	bl	80052ec <USB_CoreReset>
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	73fb      	strb	r3, [r7, #15]
 8003d20:	e01b      	b.n	8003d5a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	68db      	ldr	r3, [r3, #12]
 8003d26:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003d2e:	6878      	ldr	r0, [r7, #4]
 8003d30:	f001 fadc 	bl	80052ec <USB_CoreReset>
 8003d34:	4603      	mov	r3, r0
 8003d36:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8003d38:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d106      	bne.n	8003d4e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d44:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	639a      	str	r2, [r3, #56]	@ 0x38
 8003d4c:	e005      	b.n	8003d5a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d52:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8003d5a:	7fbb      	ldrb	r3, [r7, #30]
 8003d5c:	2b01      	cmp	r3, #1
 8003d5e:	d10b      	bne.n	8003d78 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	689b      	ldr	r3, [r3, #8]
 8003d64:	f043 0206 	orr.w	r2, r3, #6
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	689b      	ldr	r3, [r3, #8]
 8003d70:	f043 0220 	orr.w	r2, r3, #32
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003d78:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	3710      	adds	r7, #16
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003d84:	b004      	add	sp, #16
 8003d86:	4770      	bx	lr

08003d88 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8003d88:	b480      	push	{r7}
 8003d8a:	b087      	sub	sp, #28
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	60f8      	str	r0, [r7, #12]
 8003d90:	60b9      	str	r1, [r7, #8]
 8003d92:	4613      	mov	r3, r2
 8003d94:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8003d96:	79fb      	ldrb	r3, [r7, #7]
 8003d98:	2b02      	cmp	r3, #2
 8003d9a:	d165      	bne.n	8003e68 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	4a41      	ldr	r2, [pc, #260]	@ (8003ea4 <USB_SetTurnaroundTime+0x11c>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d906      	bls.n	8003db2 <USB_SetTurnaroundTime+0x2a>
 8003da4:	68bb      	ldr	r3, [r7, #8]
 8003da6:	4a40      	ldr	r2, [pc, #256]	@ (8003ea8 <USB_SetTurnaroundTime+0x120>)
 8003da8:	4293      	cmp	r3, r2
 8003daa:	d202      	bcs.n	8003db2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8003dac:	230f      	movs	r3, #15
 8003dae:	617b      	str	r3, [r7, #20]
 8003db0:	e062      	b.n	8003e78 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8003db2:	68bb      	ldr	r3, [r7, #8]
 8003db4:	4a3c      	ldr	r2, [pc, #240]	@ (8003ea8 <USB_SetTurnaroundTime+0x120>)
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d306      	bcc.n	8003dc8 <USB_SetTurnaroundTime+0x40>
 8003dba:	68bb      	ldr	r3, [r7, #8]
 8003dbc:	4a3b      	ldr	r2, [pc, #236]	@ (8003eac <USB_SetTurnaroundTime+0x124>)
 8003dbe:	4293      	cmp	r3, r2
 8003dc0:	d202      	bcs.n	8003dc8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8003dc2:	230e      	movs	r3, #14
 8003dc4:	617b      	str	r3, [r7, #20]
 8003dc6:	e057      	b.n	8003e78 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8003dc8:	68bb      	ldr	r3, [r7, #8]
 8003dca:	4a38      	ldr	r2, [pc, #224]	@ (8003eac <USB_SetTurnaroundTime+0x124>)
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d306      	bcc.n	8003dde <USB_SetTurnaroundTime+0x56>
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	4a37      	ldr	r2, [pc, #220]	@ (8003eb0 <USB_SetTurnaroundTime+0x128>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d202      	bcs.n	8003dde <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8003dd8:	230d      	movs	r3, #13
 8003dda:	617b      	str	r3, [r7, #20]
 8003ddc:	e04c      	b.n	8003e78 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8003dde:	68bb      	ldr	r3, [r7, #8]
 8003de0:	4a33      	ldr	r2, [pc, #204]	@ (8003eb0 <USB_SetTurnaroundTime+0x128>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d306      	bcc.n	8003df4 <USB_SetTurnaroundTime+0x6c>
 8003de6:	68bb      	ldr	r3, [r7, #8]
 8003de8:	4a32      	ldr	r2, [pc, #200]	@ (8003eb4 <USB_SetTurnaroundTime+0x12c>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d802      	bhi.n	8003df4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8003dee:	230c      	movs	r3, #12
 8003df0:	617b      	str	r3, [r7, #20]
 8003df2:	e041      	b.n	8003e78 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8003df4:	68bb      	ldr	r3, [r7, #8]
 8003df6:	4a2f      	ldr	r2, [pc, #188]	@ (8003eb4 <USB_SetTurnaroundTime+0x12c>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d906      	bls.n	8003e0a <USB_SetTurnaroundTime+0x82>
 8003dfc:	68bb      	ldr	r3, [r7, #8]
 8003dfe:	4a2e      	ldr	r2, [pc, #184]	@ (8003eb8 <USB_SetTurnaroundTime+0x130>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d802      	bhi.n	8003e0a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8003e04:	230b      	movs	r3, #11
 8003e06:	617b      	str	r3, [r7, #20]
 8003e08:	e036      	b.n	8003e78 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8003e0a:	68bb      	ldr	r3, [r7, #8]
 8003e0c:	4a2a      	ldr	r2, [pc, #168]	@ (8003eb8 <USB_SetTurnaroundTime+0x130>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d906      	bls.n	8003e20 <USB_SetTurnaroundTime+0x98>
 8003e12:	68bb      	ldr	r3, [r7, #8]
 8003e14:	4a29      	ldr	r2, [pc, #164]	@ (8003ebc <USB_SetTurnaroundTime+0x134>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d802      	bhi.n	8003e20 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8003e1a:	230a      	movs	r3, #10
 8003e1c:	617b      	str	r3, [r7, #20]
 8003e1e:	e02b      	b.n	8003e78 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8003e20:	68bb      	ldr	r3, [r7, #8]
 8003e22:	4a26      	ldr	r2, [pc, #152]	@ (8003ebc <USB_SetTurnaroundTime+0x134>)
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d906      	bls.n	8003e36 <USB_SetTurnaroundTime+0xae>
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	4a25      	ldr	r2, [pc, #148]	@ (8003ec0 <USB_SetTurnaroundTime+0x138>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d202      	bcs.n	8003e36 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8003e30:	2309      	movs	r3, #9
 8003e32:	617b      	str	r3, [r7, #20]
 8003e34:	e020      	b.n	8003e78 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8003e36:	68bb      	ldr	r3, [r7, #8]
 8003e38:	4a21      	ldr	r2, [pc, #132]	@ (8003ec0 <USB_SetTurnaroundTime+0x138>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d306      	bcc.n	8003e4c <USB_SetTurnaroundTime+0xc4>
 8003e3e:	68bb      	ldr	r3, [r7, #8]
 8003e40:	4a20      	ldr	r2, [pc, #128]	@ (8003ec4 <USB_SetTurnaroundTime+0x13c>)
 8003e42:	4293      	cmp	r3, r2
 8003e44:	d802      	bhi.n	8003e4c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8003e46:	2308      	movs	r3, #8
 8003e48:	617b      	str	r3, [r7, #20]
 8003e4a:	e015      	b.n	8003e78 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	4a1d      	ldr	r2, [pc, #116]	@ (8003ec4 <USB_SetTurnaroundTime+0x13c>)
 8003e50:	4293      	cmp	r3, r2
 8003e52:	d906      	bls.n	8003e62 <USB_SetTurnaroundTime+0xda>
 8003e54:	68bb      	ldr	r3, [r7, #8]
 8003e56:	4a1c      	ldr	r2, [pc, #112]	@ (8003ec8 <USB_SetTurnaroundTime+0x140>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d202      	bcs.n	8003e62 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8003e5c:	2307      	movs	r3, #7
 8003e5e:	617b      	str	r3, [r7, #20]
 8003e60:	e00a      	b.n	8003e78 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8003e62:	2306      	movs	r3, #6
 8003e64:	617b      	str	r3, [r7, #20]
 8003e66:	e007      	b.n	8003e78 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8003e68:	79fb      	ldrb	r3, [r7, #7]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d102      	bne.n	8003e74 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8003e6e:	2309      	movs	r3, #9
 8003e70:	617b      	str	r3, [r7, #20]
 8003e72:	e001      	b.n	8003e78 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8003e74:	2309      	movs	r3, #9
 8003e76:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	68db      	ldr	r3, [r3, #12]
 8003e7c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	68da      	ldr	r2, [r3, #12]
 8003e88:	697b      	ldr	r3, [r7, #20]
 8003e8a:	029b      	lsls	r3, r3, #10
 8003e8c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8003e90:	431a      	orrs	r2, r3
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003e96:	2300      	movs	r3, #0
}
 8003e98:	4618      	mov	r0, r3
 8003e9a:	371c      	adds	r7, #28
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea2:	4770      	bx	lr
 8003ea4:	00d8acbf 	.word	0x00d8acbf
 8003ea8:	00e4e1c0 	.word	0x00e4e1c0
 8003eac:	00f42400 	.word	0x00f42400
 8003eb0:	01067380 	.word	0x01067380
 8003eb4:	011a499f 	.word	0x011a499f
 8003eb8:	01312cff 	.word	0x01312cff
 8003ebc:	014ca43f 	.word	0x014ca43f
 8003ec0:	016e3600 	.word	0x016e3600
 8003ec4:	01a6ab1f 	.word	0x01a6ab1f
 8003ec8:	01e84800 	.word	0x01e84800

08003ecc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003ecc:	b480      	push	{r7}
 8003ece:	b083      	sub	sp, #12
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	689b      	ldr	r3, [r3, #8]
 8003ed8:	f043 0201 	orr.w	r2, r3, #1
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003ee0:	2300      	movs	r3, #0
}
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	370c      	adds	r7, #12
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eec:	4770      	bx	lr

08003eee <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003eee:	b480      	push	{r7}
 8003ef0:	b083      	sub	sp, #12
 8003ef2:	af00      	add	r7, sp, #0
 8003ef4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	689b      	ldr	r3, [r3, #8]
 8003efa:	f023 0201 	bic.w	r2, r3, #1
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003f02:	2300      	movs	r3, #0
}
 8003f04:	4618      	mov	r0, r3
 8003f06:	370c      	adds	r7, #12
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0e:	4770      	bx	lr

08003f10 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b084      	sub	sp, #16
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
 8003f18:	460b      	mov	r3, r1
 8003f1a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	68db      	ldr	r3, [r3, #12]
 8003f24:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8003f2c:	78fb      	ldrb	r3, [r7, #3]
 8003f2e:	2b01      	cmp	r3, #1
 8003f30:	d115      	bne.n	8003f5e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	68db      	ldr	r3, [r3, #12]
 8003f36:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003f3e:	200a      	movs	r0, #10
 8003f40:	f7fc ffb2 	bl	8000ea8 <HAL_Delay>
      ms += 10U;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	330a      	adds	r3, #10
 8003f48:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003f4a:	6878      	ldr	r0, [r7, #4]
 8003f4c:	f001 f93f 	bl	80051ce <USB_GetMode>
 8003f50:	4603      	mov	r3, r0
 8003f52:	2b01      	cmp	r3, #1
 8003f54:	d01e      	beq.n	8003f94 <USB_SetCurrentMode+0x84>
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	2bc7      	cmp	r3, #199	@ 0xc7
 8003f5a:	d9f0      	bls.n	8003f3e <USB_SetCurrentMode+0x2e>
 8003f5c:	e01a      	b.n	8003f94 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8003f5e:	78fb      	ldrb	r3, [r7, #3]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d115      	bne.n	8003f90 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	68db      	ldr	r3, [r3, #12]
 8003f68:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003f70:	200a      	movs	r0, #10
 8003f72:	f7fc ff99 	bl	8000ea8 <HAL_Delay>
      ms += 10U;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	330a      	adds	r3, #10
 8003f7a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003f7c:	6878      	ldr	r0, [r7, #4]
 8003f7e:	f001 f926 	bl	80051ce <USB_GetMode>
 8003f82:	4603      	mov	r3, r0
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d005      	beq.n	8003f94 <USB_SetCurrentMode+0x84>
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	2bc7      	cmp	r3, #199	@ 0xc7
 8003f8c:	d9f0      	bls.n	8003f70 <USB_SetCurrentMode+0x60>
 8003f8e:	e001      	b.n	8003f94 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8003f90:	2301      	movs	r3, #1
 8003f92:	e005      	b.n	8003fa0 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	2bc8      	cmp	r3, #200	@ 0xc8
 8003f98:	d101      	bne.n	8003f9e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	e000      	b.n	8003fa0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8003f9e:	2300      	movs	r3, #0
}
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	3710      	adds	r7, #16
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	bd80      	pop	{r7, pc}

08003fa8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003fa8:	b084      	sub	sp, #16
 8003faa:	b580      	push	{r7, lr}
 8003fac:	b086      	sub	sp, #24
 8003fae:	af00      	add	r7, sp, #0
 8003fb0:	6078      	str	r0, [r7, #4]
 8003fb2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8003fb6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8003fba:	2300      	movs	r3, #0
 8003fbc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	613b      	str	r3, [r7, #16]
 8003fc6:	e009      	b.n	8003fdc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8003fc8:	687a      	ldr	r2, [r7, #4]
 8003fca:	693b      	ldr	r3, [r7, #16]
 8003fcc:	3340      	adds	r3, #64	@ 0x40
 8003fce:	009b      	lsls	r3, r3, #2
 8003fd0:	4413      	add	r3, r2
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	3301      	adds	r3, #1
 8003fda:	613b      	str	r3, [r7, #16]
 8003fdc:	693b      	ldr	r3, [r7, #16]
 8003fde:	2b0e      	cmp	r3, #14
 8003fe0:	d9f2      	bls.n	8003fc8 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8003fe2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d11c      	bne.n	8004024 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	68fa      	ldr	r2, [r7, #12]
 8003ff4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003ff8:	f043 0302 	orr.w	r3, r3, #2
 8003ffc:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004002:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800400e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800401a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	639a      	str	r2, [r3, #56]	@ 0x38
 8004022:	e00b      	b.n	800403c <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004028:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004034:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004042:	461a      	mov	r2, r3
 8004044:	2300      	movs	r3, #0
 8004046:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004048:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800404c:	2b01      	cmp	r3, #1
 800404e:	d10d      	bne.n	800406c <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004050:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004054:	2b00      	cmp	r3, #0
 8004056:	d104      	bne.n	8004062 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004058:	2100      	movs	r1, #0
 800405a:	6878      	ldr	r0, [r7, #4]
 800405c:	f000 f968 	bl	8004330 <USB_SetDevSpeed>
 8004060:	e008      	b.n	8004074 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004062:	2101      	movs	r1, #1
 8004064:	6878      	ldr	r0, [r7, #4]
 8004066:	f000 f963 	bl	8004330 <USB_SetDevSpeed>
 800406a:	e003      	b.n	8004074 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800406c:	2103      	movs	r1, #3
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	f000 f95e 	bl	8004330 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004074:	2110      	movs	r1, #16
 8004076:	6878      	ldr	r0, [r7, #4]
 8004078:	f000 f8fa 	bl	8004270 <USB_FlushTxFifo>
 800407c:	4603      	mov	r3, r0
 800407e:	2b00      	cmp	r3, #0
 8004080:	d001      	beq.n	8004086 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8004082:	2301      	movs	r3, #1
 8004084:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004086:	6878      	ldr	r0, [r7, #4]
 8004088:	f000 f924 	bl	80042d4 <USB_FlushRxFifo>
 800408c:	4603      	mov	r3, r0
 800408e:	2b00      	cmp	r3, #0
 8004090:	d001      	beq.n	8004096 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8004092:	2301      	movs	r3, #1
 8004094:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800409c:	461a      	mov	r2, r3
 800409e:	2300      	movs	r3, #0
 80040a0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80040a8:	461a      	mov	r2, r3
 80040aa:	2300      	movs	r3, #0
 80040ac:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80040b4:	461a      	mov	r2, r3
 80040b6:	2300      	movs	r3, #0
 80040b8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80040ba:	2300      	movs	r3, #0
 80040bc:	613b      	str	r3, [r7, #16]
 80040be:	e043      	b.n	8004148 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80040c0:	693b      	ldr	r3, [r7, #16]
 80040c2:	015a      	lsls	r2, r3, #5
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	4413      	add	r3, r2
 80040c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80040d2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80040d6:	d118      	bne.n	800410a <USB_DevInit+0x162>
    {
      if (i == 0U)
 80040d8:	693b      	ldr	r3, [r7, #16]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d10a      	bne.n	80040f4 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80040de:	693b      	ldr	r3, [r7, #16]
 80040e0:	015a      	lsls	r2, r3, #5
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	4413      	add	r3, r2
 80040e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80040ea:	461a      	mov	r2, r3
 80040ec:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80040f0:	6013      	str	r3, [r2, #0]
 80040f2:	e013      	b.n	800411c <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	015a      	lsls	r2, r3, #5
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	4413      	add	r3, r2
 80040fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004100:	461a      	mov	r2, r3
 8004102:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004106:	6013      	str	r3, [r2, #0]
 8004108:	e008      	b.n	800411c <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800410a:	693b      	ldr	r3, [r7, #16]
 800410c:	015a      	lsls	r2, r3, #5
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	4413      	add	r3, r2
 8004112:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004116:	461a      	mov	r2, r3
 8004118:	2300      	movs	r3, #0
 800411a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800411c:	693b      	ldr	r3, [r7, #16]
 800411e:	015a      	lsls	r2, r3, #5
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	4413      	add	r3, r2
 8004124:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004128:	461a      	mov	r2, r3
 800412a:	2300      	movs	r3, #0
 800412c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800412e:	693b      	ldr	r3, [r7, #16]
 8004130:	015a      	lsls	r2, r3, #5
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	4413      	add	r3, r2
 8004136:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800413a:	461a      	mov	r2, r3
 800413c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004140:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004142:	693b      	ldr	r3, [r7, #16]
 8004144:	3301      	adds	r3, #1
 8004146:	613b      	str	r3, [r7, #16]
 8004148:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800414c:	461a      	mov	r2, r3
 800414e:	693b      	ldr	r3, [r7, #16]
 8004150:	4293      	cmp	r3, r2
 8004152:	d3b5      	bcc.n	80040c0 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004154:	2300      	movs	r3, #0
 8004156:	613b      	str	r3, [r7, #16]
 8004158:	e043      	b.n	80041e2 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800415a:	693b      	ldr	r3, [r7, #16]
 800415c:	015a      	lsls	r2, r3, #5
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	4413      	add	r3, r2
 8004162:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800416c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004170:	d118      	bne.n	80041a4 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8004172:	693b      	ldr	r3, [r7, #16]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d10a      	bne.n	800418e <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004178:	693b      	ldr	r3, [r7, #16]
 800417a:	015a      	lsls	r2, r3, #5
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	4413      	add	r3, r2
 8004180:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004184:	461a      	mov	r2, r3
 8004186:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800418a:	6013      	str	r3, [r2, #0]
 800418c:	e013      	b.n	80041b6 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800418e:	693b      	ldr	r3, [r7, #16]
 8004190:	015a      	lsls	r2, r3, #5
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	4413      	add	r3, r2
 8004196:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800419a:	461a      	mov	r2, r3
 800419c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80041a0:	6013      	str	r3, [r2, #0]
 80041a2:	e008      	b.n	80041b6 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80041a4:	693b      	ldr	r3, [r7, #16]
 80041a6:	015a      	lsls	r2, r3, #5
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	4413      	add	r3, r2
 80041ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80041b0:	461a      	mov	r2, r3
 80041b2:	2300      	movs	r3, #0
 80041b4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80041b6:	693b      	ldr	r3, [r7, #16]
 80041b8:	015a      	lsls	r2, r3, #5
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	4413      	add	r3, r2
 80041be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80041c2:	461a      	mov	r2, r3
 80041c4:	2300      	movs	r3, #0
 80041c6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80041c8:	693b      	ldr	r3, [r7, #16]
 80041ca:	015a      	lsls	r2, r3, #5
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	4413      	add	r3, r2
 80041d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80041d4:	461a      	mov	r2, r3
 80041d6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80041da:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80041dc:	693b      	ldr	r3, [r7, #16]
 80041de:	3301      	adds	r3, #1
 80041e0:	613b      	str	r3, [r7, #16]
 80041e2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80041e6:	461a      	mov	r2, r3
 80041e8:	693b      	ldr	r3, [r7, #16]
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d3b5      	bcc.n	800415a <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80041f4:	691b      	ldr	r3, [r3, #16]
 80041f6:	68fa      	ldr	r2, [r7, #12]
 80041f8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80041fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004200:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2200      	movs	r2, #0
 8004206:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800420e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004210:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004214:	2b00      	cmp	r3, #0
 8004216:	d105      	bne.n	8004224 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	699b      	ldr	r3, [r3, #24]
 800421c:	f043 0210 	orr.w	r2, r3, #16
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	699a      	ldr	r2, [r3, #24]
 8004228:	4b10      	ldr	r3, [pc, #64]	@ (800426c <USB_DevInit+0x2c4>)
 800422a:	4313      	orrs	r3, r2
 800422c:	687a      	ldr	r2, [r7, #4]
 800422e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004230:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8004234:	2b00      	cmp	r3, #0
 8004236:	d005      	beq.n	8004244 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	699b      	ldr	r3, [r3, #24]
 800423c:	f043 0208 	orr.w	r2, r3, #8
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004244:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004248:	2b01      	cmp	r3, #1
 800424a:	d107      	bne.n	800425c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	699b      	ldr	r3, [r3, #24]
 8004250:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004254:	f043 0304 	orr.w	r3, r3, #4
 8004258:	687a      	ldr	r2, [r7, #4]
 800425a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800425c:	7dfb      	ldrb	r3, [r7, #23]
}
 800425e:	4618      	mov	r0, r3
 8004260:	3718      	adds	r7, #24
 8004262:	46bd      	mov	sp, r7
 8004264:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004268:	b004      	add	sp, #16
 800426a:	4770      	bx	lr
 800426c:	803c3800 	.word	0x803c3800

08004270 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004270:	b480      	push	{r7}
 8004272:	b085      	sub	sp, #20
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
 8004278:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800427a:	2300      	movs	r3, #0
 800427c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	3301      	adds	r3, #1
 8004282:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800428a:	d901      	bls.n	8004290 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800428c:	2303      	movs	r3, #3
 800428e:	e01b      	b.n	80042c8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	691b      	ldr	r3, [r3, #16]
 8004294:	2b00      	cmp	r3, #0
 8004296:	daf2      	bge.n	800427e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004298:	2300      	movs	r3, #0
 800429a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	019b      	lsls	r3, r3, #6
 80042a0:	f043 0220 	orr.w	r2, r3, #32
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	3301      	adds	r3, #1
 80042ac:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80042b4:	d901      	bls.n	80042ba <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80042b6:	2303      	movs	r3, #3
 80042b8:	e006      	b.n	80042c8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	691b      	ldr	r3, [r3, #16]
 80042be:	f003 0320 	and.w	r3, r3, #32
 80042c2:	2b20      	cmp	r3, #32
 80042c4:	d0f0      	beq.n	80042a8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80042c6:	2300      	movs	r3, #0
}
 80042c8:	4618      	mov	r0, r3
 80042ca:	3714      	adds	r7, #20
 80042cc:	46bd      	mov	sp, r7
 80042ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d2:	4770      	bx	lr

080042d4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80042d4:	b480      	push	{r7}
 80042d6:	b085      	sub	sp, #20
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80042dc:	2300      	movs	r3, #0
 80042de:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	3301      	adds	r3, #1
 80042e4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80042ec:	d901      	bls.n	80042f2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80042ee:	2303      	movs	r3, #3
 80042f0:	e018      	b.n	8004324 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	691b      	ldr	r3, [r3, #16]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	daf2      	bge.n	80042e0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80042fa:	2300      	movs	r3, #0
 80042fc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2210      	movs	r2, #16
 8004302:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	3301      	adds	r3, #1
 8004308:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004310:	d901      	bls.n	8004316 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004312:	2303      	movs	r3, #3
 8004314:	e006      	b.n	8004324 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	691b      	ldr	r3, [r3, #16]
 800431a:	f003 0310 	and.w	r3, r3, #16
 800431e:	2b10      	cmp	r3, #16
 8004320:	d0f0      	beq.n	8004304 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004322:	2300      	movs	r3, #0
}
 8004324:	4618      	mov	r0, r3
 8004326:	3714      	adds	r7, #20
 8004328:	46bd      	mov	sp, r7
 800432a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432e:	4770      	bx	lr

08004330 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004330:	b480      	push	{r7}
 8004332:	b085      	sub	sp, #20
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
 8004338:	460b      	mov	r3, r1
 800433a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004346:	681a      	ldr	r2, [r3, #0]
 8004348:	78fb      	ldrb	r3, [r7, #3]
 800434a:	68f9      	ldr	r1, [r7, #12]
 800434c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004350:	4313      	orrs	r3, r2
 8004352:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004354:	2300      	movs	r3, #0
}
 8004356:	4618      	mov	r0, r3
 8004358:	3714      	adds	r7, #20
 800435a:	46bd      	mov	sp, r7
 800435c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004360:	4770      	bx	lr

08004362 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8004362:	b480      	push	{r7}
 8004364:	b087      	sub	sp, #28
 8004366:	af00      	add	r7, sp, #0
 8004368:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800436e:	693b      	ldr	r3, [r7, #16]
 8004370:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004374:	689b      	ldr	r3, [r3, #8]
 8004376:	f003 0306 	and.w	r3, r3, #6
 800437a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d102      	bne.n	8004388 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8004382:	2300      	movs	r3, #0
 8004384:	75fb      	strb	r3, [r7, #23]
 8004386:	e00a      	b.n	800439e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	2b02      	cmp	r3, #2
 800438c:	d002      	beq.n	8004394 <USB_GetDevSpeed+0x32>
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	2b06      	cmp	r3, #6
 8004392:	d102      	bne.n	800439a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8004394:	2302      	movs	r3, #2
 8004396:	75fb      	strb	r3, [r7, #23]
 8004398:	e001      	b.n	800439e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800439a:	230f      	movs	r3, #15
 800439c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800439e:	7dfb      	ldrb	r3, [r7, #23]
}
 80043a0:	4618      	mov	r0, r3
 80043a2:	371c      	adds	r7, #28
 80043a4:	46bd      	mov	sp, r7
 80043a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043aa:	4770      	bx	lr

080043ac <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80043ac:	b480      	push	{r7}
 80043ae:	b085      	sub	sp, #20
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
 80043b4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	781b      	ldrb	r3, [r3, #0]
 80043be:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	785b      	ldrb	r3, [r3, #1]
 80043c4:	2b01      	cmp	r3, #1
 80043c6:	d13a      	bne.n	800443e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80043ce:	69da      	ldr	r2, [r3, #28]
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	781b      	ldrb	r3, [r3, #0]
 80043d4:	f003 030f 	and.w	r3, r3, #15
 80043d8:	2101      	movs	r1, #1
 80043da:	fa01 f303 	lsl.w	r3, r1, r3
 80043de:	b29b      	uxth	r3, r3
 80043e0:	68f9      	ldr	r1, [r7, #12]
 80043e2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80043e6:	4313      	orrs	r3, r2
 80043e8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80043ea:	68bb      	ldr	r3, [r7, #8]
 80043ec:	015a      	lsls	r2, r3, #5
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	4413      	add	r3, r2
 80043f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d155      	bne.n	80044ac <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004400:	68bb      	ldr	r3, [r7, #8]
 8004402:	015a      	lsls	r2, r3, #5
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	4413      	add	r3, r2
 8004408:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800440c:	681a      	ldr	r2, [r3, #0]
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	689b      	ldr	r3, [r3, #8]
 8004412:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	791b      	ldrb	r3, [r3, #4]
 800441a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800441c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800441e:	68bb      	ldr	r3, [r7, #8]
 8004420:	059b      	lsls	r3, r3, #22
 8004422:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004424:	4313      	orrs	r3, r2
 8004426:	68ba      	ldr	r2, [r7, #8]
 8004428:	0151      	lsls	r1, r2, #5
 800442a:	68fa      	ldr	r2, [r7, #12]
 800442c:	440a      	add	r2, r1
 800442e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004432:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004436:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800443a:	6013      	str	r3, [r2, #0]
 800443c:	e036      	b.n	80044ac <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004444:	69da      	ldr	r2, [r3, #28]
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	781b      	ldrb	r3, [r3, #0]
 800444a:	f003 030f 	and.w	r3, r3, #15
 800444e:	2101      	movs	r1, #1
 8004450:	fa01 f303 	lsl.w	r3, r1, r3
 8004454:	041b      	lsls	r3, r3, #16
 8004456:	68f9      	ldr	r1, [r7, #12]
 8004458:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800445c:	4313      	orrs	r3, r2
 800445e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8004460:	68bb      	ldr	r3, [r7, #8]
 8004462:	015a      	lsls	r2, r3, #5
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	4413      	add	r3, r2
 8004468:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004472:	2b00      	cmp	r3, #0
 8004474:	d11a      	bne.n	80044ac <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004476:	68bb      	ldr	r3, [r7, #8]
 8004478:	015a      	lsls	r2, r3, #5
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	4413      	add	r3, r2
 800447e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004482:	681a      	ldr	r2, [r3, #0]
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	689b      	ldr	r3, [r3, #8]
 8004488:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	791b      	ldrb	r3, [r3, #4]
 8004490:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004492:	430b      	orrs	r3, r1
 8004494:	4313      	orrs	r3, r2
 8004496:	68ba      	ldr	r2, [r7, #8]
 8004498:	0151      	lsls	r1, r2, #5
 800449a:	68fa      	ldr	r2, [r7, #12]
 800449c:	440a      	add	r2, r1
 800449e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80044a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80044a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80044aa:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80044ac:	2300      	movs	r3, #0
}
 80044ae:	4618      	mov	r0, r3
 80044b0:	3714      	adds	r7, #20
 80044b2:	46bd      	mov	sp, r7
 80044b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b8:	4770      	bx	lr
	...

080044bc <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80044bc:	b480      	push	{r7}
 80044be:	b085      	sub	sp, #20
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
 80044c4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	781b      	ldrb	r3, [r3, #0]
 80044ce:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	785b      	ldrb	r3, [r3, #1]
 80044d4:	2b01      	cmp	r3, #1
 80044d6:	d161      	bne.n	800459c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80044d8:	68bb      	ldr	r3, [r7, #8]
 80044da:	015a      	lsls	r2, r3, #5
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	4413      	add	r3, r2
 80044e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80044ea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80044ee:	d11f      	bne.n	8004530 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	015a      	lsls	r2, r3, #5
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	4413      	add	r3, r2
 80044f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	68ba      	ldr	r2, [r7, #8]
 8004500:	0151      	lsls	r1, r2, #5
 8004502:	68fa      	ldr	r2, [r7, #12]
 8004504:	440a      	add	r2, r1
 8004506:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800450a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800450e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8004510:	68bb      	ldr	r3, [r7, #8]
 8004512:	015a      	lsls	r2, r3, #5
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	4413      	add	r3, r2
 8004518:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	68ba      	ldr	r2, [r7, #8]
 8004520:	0151      	lsls	r1, r2, #5
 8004522:	68fa      	ldr	r2, [r7, #12]
 8004524:	440a      	add	r2, r1
 8004526:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800452a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800452e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004536:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	781b      	ldrb	r3, [r3, #0]
 800453c:	f003 030f 	and.w	r3, r3, #15
 8004540:	2101      	movs	r1, #1
 8004542:	fa01 f303 	lsl.w	r3, r1, r3
 8004546:	b29b      	uxth	r3, r3
 8004548:	43db      	mvns	r3, r3
 800454a:	68f9      	ldr	r1, [r7, #12]
 800454c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004550:	4013      	ands	r3, r2
 8004552:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800455a:	69da      	ldr	r2, [r3, #28]
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	781b      	ldrb	r3, [r3, #0]
 8004560:	f003 030f 	and.w	r3, r3, #15
 8004564:	2101      	movs	r1, #1
 8004566:	fa01 f303 	lsl.w	r3, r1, r3
 800456a:	b29b      	uxth	r3, r3
 800456c:	43db      	mvns	r3, r3
 800456e:	68f9      	ldr	r1, [r7, #12]
 8004570:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004574:	4013      	ands	r3, r2
 8004576:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8004578:	68bb      	ldr	r3, [r7, #8]
 800457a:	015a      	lsls	r2, r3, #5
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	4413      	add	r3, r2
 8004580:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004584:	681a      	ldr	r2, [r3, #0]
 8004586:	68bb      	ldr	r3, [r7, #8]
 8004588:	0159      	lsls	r1, r3, #5
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	440b      	add	r3, r1
 800458e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004592:	4619      	mov	r1, r3
 8004594:	4b35      	ldr	r3, [pc, #212]	@ (800466c <USB_DeactivateEndpoint+0x1b0>)
 8004596:	4013      	ands	r3, r2
 8004598:	600b      	str	r3, [r1, #0]
 800459a:	e060      	b.n	800465e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800459c:	68bb      	ldr	r3, [r7, #8]
 800459e:	015a      	lsls	r2, r3, #5
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	4413      	add	r3, r2
 80045a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80045ae:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80045b2:	d11f      	bne.n	80045f4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80045b4:	68bb      	ldr	r3, [r7, #8]
 80045b6:	015a      	lsls	r2, r3, #5
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	4413      	add	r3, r2
 80045bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	68ba      	ldr	r2, [r7, #8]
 80045c4:	0151      	lsls	r1, r2, #5
 80045c6:	68fa      	ldr	r2, [r7, #12]
 80045c8:	440a      	add	r2, r1
 80045ca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80045ce:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80045d2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80045d4:	68bb      	ldr	r3, [r7, #8]
 80045d6:	015a      	lsls	r2, r3, #5
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	4413      	add	r3, r2
 80045dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	68ba      	ldr	r2, [r7, #8]
 80045e4:	0151      	lsls	r1, r2, #5
 80045e6:	68fa      	ldr	r2, [r7, #12]
 80045e8:	440a      	add	r2, r1
 80045ea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80045ee:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80045f2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80045fa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	781b      	ldrb	r3, [r3, #0]
 8004600:	f003 030f 	and.w	r3, r3, #15
 8004604:	2101      	movs	r1, #1
 8004606:	fa01 f303 	lsl.w	r3, r1, r3
 800460a:	041b      	lsls	r3, r3, #16
 800460c:	43db      	mvns	r3, r3
 800460e:	68f9      	ldr	r1, [r7, #12]
 8004610:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004614:	4013      	ands	r3, r2
 8004616:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800461e:	69da      	ldr	r2, [r3, #28]
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	781b      	ldrb	r3, [r3, #0]
 8004624:	f003 030f 	and.w	r3, r3, #15
 8004628:	2101      	movs	r1, #1
 800462a:	fa01 f303 	lsl.w	r3, r1, r3
 800462e:	041b      	lsls	r3, r3, #16
 8004630:	43db      	mvns	r3, r3
 8004632:	68f9      	ldr	r1, [r7, #12]
 8004634:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004638:	4013      	ands	r3, r2
 800463a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	015a      	lsls	r2, r3, #5
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	4413      	add	r3, r2
 8004644:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004648:	681a      	ldr	r2, [r3, #0]
 800464a:	68bb      	ldr	r3, [r7, #8]
 800464c:	0159      	lsls	r1, r3, #5
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	440b      	add	r3, r1
 8004652:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004656:	4619      	mov	r1, r3
 8004658:	4b05      	ldr	r3, [pc, #20]	@ (8004670 <USB_DeactivateEndpoint+0x1b4>)
 800465a:	4013      	ands	r3, r2
 800465c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800465e:	2300      	movs	r3, #0
}
 8004660:	4618      	mov	r0, r3
 8004662:	3714      	adds	r7, #20
 8004664:	46bd      	mov	sp, r7
 8004666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466a:	4770      	bx	lr
 800466c:	ec337800 	.word	0xec337800
 8004670:	eff37800 	.word	0xeff37800

08004674 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b08a      	sub	sp, #40	@ 0x28
 8004678:	af02      	add	r7, sp, #8
 800467a:	60f8      	str	r0, [r7, #12]
 800467c:	60b9      	str	r1, [r7, #8]
 800467e:	4613      	mov	r3, r2
 8004680:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8004686:	68bb      	ldr	r3, [r7, #8]
 8004688:	781b      	ldrb	r3, [r3, #0]
 800468a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	785b      	ldrb	r3, [r3, #1]
 8004690:	2b01      	cmp	r3, #1
 8004692:	f040 817f 	bne.w	8004994 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8004696:	68bb      	ldr	r3, [r7, #8]
 8004698:	691b      	ldr	r3, [r3, #16]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d132      	bne.n	8004704 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800469e:	69bb      	ldr	r3, [r7, #24]
 80046a0:	015a      	lsls	r2, r3, #5
 80046a2:	69fb      	ldr	r3, [r7, #28]
 80046a4:	4413      	add	r3, r2
 80046a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80046aa:	691b      	ldr	r3, [r3, #16]
 80046ac:	69ba      	ldr	r2, [r7, #24]
 80046ae:	0151      	lsls	r1, r2, #5
 80046b0:	69fa      	ldr	r2, [r7, #28]
 80046b2:	440a      	add	r2, r1
 80046b4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80046b8:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80046bc:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80046c0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80046c2:	69bb      	ldr	r3, [r7, #24]
 80046c4:	015a      	lsls	r2, r3, #5
 80046c6:	69fb      	ldr	r3, [r7, #28]
 80046c8:	4413      	add	r3, r2
 80046ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80046ce:	691b      	ldr	r3, [r3, #16]
 80046d0:	69ba      	ldr	r2, [r7, #24]
 80046d2:	0151      	lsls	r1, r2, #5
 80046d4:	69fa      	ldr	r2, [r7, #28]
 80046d6:	440a      	add	r2, r1
 80046d8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80046dc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80046e0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80046e2:	69bb      	ldr	r3, [r7, #24]
 80046e4:	015a      	lsls	r2, r3, #5
 80046e6:	69fb      	ldr	r3, [r7, #28]
 80046e8:	4413      	add	r3, r2
 80046ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80046ee:	691b      	ldr	r3, [r3, #16]
 80046f0:	69ba      	ldr	r2, [r7, #24]
 80046f2:	0151      	lsls	r1, r2, #5
 80046f4:	69fa      	ldr	r2, [r7, #28]
 80046f6:	440a      	add	r2, r1
 80046f8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80046fc:	0cdb      	lsrs	r3, r3, #19
 80046fe:	04db      	lsls	r3, r3, #19
 8004700:	6113      	str	r3, [r2, #16]
 8004702:	e097      	b.n	8004834 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004704:	69bb      	ldr	r3, [r7, #24]
 8004706:	015a      	lsls	r2, r3, #5
 8004708:	69fb      	ldr	r3, [r7, #28]
 800470a:	4413      	add	r3, r2
 800470c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004710:	691b      	ldr	r3, [r3, #16]
 8004712:	69ba      	ldr	r2, [r7, #24]
 8004714:	0151      	lsls	r1, r2, #5
 8004716:	69fa      	ldr	r2, [r7, #28]
 8004718:	440a      	add	r2, r1
 800471a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800471e:	0cdb      	lsrs	r3, r3, #19
 8004720:	04db      	lsls	r3, r3, #19
 8004722:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004724:	69bb      	ldr	r3, [r7, #24]
 8004726:	015a      	lsls	r2, r3, #5
 8004728:	69fb      	ldr	r3, [r7, #28]
 800472a:	4413      	add	r3, r2
 800472c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004730:	691b      	ldr	r3, [r3, #16]
 8004732:	69ba      	ldr	r2, [r7, #24]
 8004734:	0151      	lsls	r1, r2, #5
 8004736:	69fa      	ldr	r2, [r7, #28]
 8004738:	440a      	add	r2, r1
 800473a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800473e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8004742:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8004746:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8004748:	69bb      	ldr	r3, [r7, #24]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d11a      	bne.n	8004784 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800474e:	68bb      	ldr	r3, [r7, #8]
 8004750:	691a      	ldr	r2, [r3, #16]
 8004752:	68bb      	ldr	r3, [r7, #8]
 8004754:	689b      	ldr	r3, [r3, #8]
 8004756:	429a      	cmp	r2, r3
 8004758:	d903      	bls.n	8004762 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800475a:	68bb      	ldr	r3, [r7, #8]
 800475c:	689a      	ldr	r2, [r3, #8]
 800475e:	68bb      	ldr	r3, [r7, #8]
 8004760:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004762:	69bb      	ldr	r3, [r7, #24]
 8004764:	015a      	lsls	r2, r3, #5
 8004766:	69fb      	ldr	r3, [r7, #28]
 8004768:	4413      	add	r3, r2
 800476a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800476e:	691b      	ldr	r3, [r3, #16]
 8004770:	69ba      	ldr	r2, [r7, #24]
 8004772:	0151      	lsls	r1, r2, #5
 8004774:	69fa      	ldr	r2, [r7, #28]
 8004776:	440a      	add	r2, r1
 8004778:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800477c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004780:	6113      	str	r3, [r2, #16]
 8004782:	e044      	b.n	800480e <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8004784:	68bb      	ldr	r3, [r7, #8]
 8004786:	691a      	ldr	r2, [r3, #16]
 8004788:	68bb      	ldr	r3, [r7, #8]
 800478a:	689b      	ldr	r3, [r3, #8]
 800478c:	4413      	add	r3, r2
 800478e:	1e5a      	subs	r2, r3, #1
 8004790:	68bb      	ldr	r3, [r7, #8]
 8004792:	689b      	ldr	r3, [r3, #8]
 8004794:	fbb2 f3f3 	udiv	r3, r2, r3
 8004798:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800479a:	69bb      	ldr	r3, [r7, #24]
 800479c:	015a      	lsls	r2, r3, #5
 800479e:	69fb      	ldr	r3, [r7, #28]
 80047a0:	4413      	add	r3, r2
 80047a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80047a6:	691a      	ldr	r2, [r3, #16]
 80047a8:	8afb      	ldrh	r3, [r7, #22]
 80047aa:	04d9      	lsls	r1, r3, #19
 80047ac:	4ba4      	ldr	r3, [pc, #656]	@ (8004a40 <USB_EPStartXfer+0x3cc>)
 80047ae:	400b      	ands	r3, r1
 80047b0:	69b9      	ldr	r1, [r7, #24]
 80047b2:	0148      	lsls	r0, r1, #5
 80047b4:	69f9      	ldr	r1, [r7, #28]
 80047b6:	4401      	add	r1, r0
 80047b8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80047bc:	4313      	orrs	r3, r2
 80047be:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80047c0:	68bb      	ldr	r3, [r7, #8]
 80047c2:	791b      	ldrb	r3, [r3, #4]
 80047c4:	2b01      	cmp	r3, #1
 80047c6:	d122      	bne.n	800480e <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80047c8:	69bb      	ldr	r3, [r7, #24]
 80047ca:	015a      	lsls	r2, r3, #5
 80047cc:	69fb      	ldr	r3, [r7, #28]
 80047ce:	4413      	add	r3, r2
 80047d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80047d4:	691b      	ldr	r3, [r3, #16]
 80047d6:	69ba      	ldr	r2, [r7, #24]
 80047d8:	0151      	lsls	r1, r2, #5
 80047da:	69fa      	ldr	r2, [r7, #28]
 80047dc:	440a      	add	r2, r1
 80047de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80047e2:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80047e6:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 80047e8:	69bb      	ldr	r3, [r7, #24]
 80047ea:	015a      	lsls	r2, r3, #5
 80047ec:	69fb      	ldr	r3, [r7, #28]
 80047ee:	4413      	add	r3, r2
 80047f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80047f4:	691a      	ldr	r2, [r3, #16]
 80047f6:	8afb      	ldrh	r3, [r7, #22]
 80047f8:	075b      	lsls	r3, r3, #29
 80047fa:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80047fe:	69b9      	ldr	r1, [r7, #24]
 8004800:	0148      	lsls	r0, r1, #5
 8004802:	69f9      	ldr	r1, [r7, #28]
 8004804:	4401      	add	r1, r0
 8004806:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800480a:	4313      	orrs	r3, r2
 800480c:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800480e:	69bb      	ldr	r3, [r7, #24]
 8004810:	015a      	lsls	r2, r3, #5
 8004812:	69fb      	ldr	r3, [r7, #28]
 8004814:	4413      	add	r3, r2
 8004816:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800481a:	691a      	ldr	r2, [r3, #16]
 800481c:	68bb      	ldr	r3, [r7, #8]
 800481e:	691b      	ldr	r3, [r3, #16]
 8004820:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004824:	69b9      	ldr	r1, [r7, #24]
 8004826:	0148      	lsls	r0, r1, #5
 8004828:	69f9      	ldr	r1, [r7, #28]
 800482a:	4401      	add	r1, r0
 800482c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8004830:	4313      	orrs	r3, r2
 8004832:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8004834:	79fb      	ldrb	r3, [r7, #7]
 8004836:	2b01      	cmp	r3, #1
 8004838:	d14b      	bne.n	80048d2 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800483a:	68bb      	ldr	r3, [r7, #8]
 800483c:	69db      	ldr	r3, [r3, #28]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d009      	beq.n	8004856 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8004842:	69bb      	ldr	r3, [r7, #24]
 8004844:	015a      	lsls	r2, r3, #5
 8004846:	69fb      	ldr	r3, [r7, #28]
 8004848:	4413      	add	r3, r2
 800484a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800484e:	461a      	mov	r2, r3
 8004850:	68bb      	ldr	r3, [r7, #8]
 8004852:	69db      	ldr	r3, [r3, #28]
 8004854:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8004856:	68bb      	ldr	r3, [r7, #8]
 8004858:	791b      	ldrb	r3, [r3, #4]
 800485a:	2b01      	cmp	r3, #1
 800485c:	d128      	bne.n	80048b0 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800485e:	69fb      	ldr	r3, [r7, #28]
 8004860:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004864:	689b      	ldr	r3, [r3, #8]
 8004866:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800486a:	2b00      	cmp	r3, #0
 800486c:	d110      	bne.n	8004890 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800486e:	69bb      	ldr	r3, [r7, #24]
 8004870:	015a      	lsls	r2, r3, #5
 8004872:	69fb      	ldr	r3, [r7, #28]
 8004874:	4413      	add	r3, r2
 8004876:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	69ba      	ldr	r2, [r7, #24]
 800487e:	0151      	lsls	r1, r2, #5
 8004880:	69fa      	ldr	r2, [r7, #28]
 8004882:	440a      	add	r2, r1
 8004884:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004888:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800488c:	6013      	str	r3, [r2, #0]
 800488e:	e00f      	b.n	80048b0 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004890:	69bb      	ldr	r3, [r7, #24]
 8004892:	015a      	lsls	r2, r3, #5
 8004894:	69fb      	ldr	r3, [r7, #28]
 8004896:	4413      	add	r3, r2
 8004898:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	69ba      	ldr	r2, [r7, #24]
 80048a0:	0151      	lsls	r1, r2, #5
 80048a2:	69fa      	ldr	r2, [r7, #28]
 80048a4:	440a      	add	r2, r1
 80048a6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80048aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80048ae:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80048b0:	69bb      	ldr	r3, [r7, #24]
 80048b2:	015a      	lsls	r2, r3, #5
 80048b4:	69fb      	ldr	r3, [r7, #28]
 80048b6:	4413      	add	r3, r2
 80048b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	69ba      	ldr	r2, [r7, #24]
 80048c0:	0151      	lsls	r1, r2, #5
 80048c2:	69fa      	ldr	r2, [r7, #28]
 80048c4:	440a      	add	r2, r1
 80048c6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80048ca:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80048ce:	6013      	str	r3, [r2, #0]
 80048d0:	e166      	b.n	8004ba0 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80048d2:	69bb      	ldr	r3, [r7, #24]
 80048d4:	015a      	lsls	r2, r3, #5
 80048d6:	69fb      	ldr	r3, [r7, #28]
 80048d8:	4413      	add	r3, r2
 80048da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	69ba      	ldr	r2, [r7, #24]
 80048e2:	0151      	lsls	r1, r2, #5
 80048e4:	69fa      	ldr	r2, [r7, #28]
 80048e6:	440a      	add	r2, r1
 80048e8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80048ec:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80048f0:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80048f2:	68bb      	ldr	r3, [r7, #8]
 80048f4:	791b      	ldrb	r3, [r3, #4]
 80048f6:	2b01      	cmp	r3, #1
 80048f8:	d015      	beq.n	8004926 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80048fa:	68bb      	ldr	r3, [r7, #8]
 80048fc:	691b      	ldr	r3, [r3, #16]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	f000 814e 	beq.w	8004ba0 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8004904:	69fb      	ldr	r3, [r7, #28]
 8004906:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800490a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800490c:	68bb      	ldr	r3, [r7, #8]
 800490e:	781b      	ldrb	r3, [r3, #0]
 8004910:	f003 030f 	and.w	r3, r3, #15
 8004914:	2101      	movs	r1, #1
 8004916:	fa01 f303 	lsl.w	r3, r1, r3
 800491a:	69f9      	ldr	r1, [r7, #28]
 800491c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004920:	4313      	orrs	r3, r2
 8004922:	634b      	str	r3, [r1, #52]	@ 0x34
 8004924:	e13c      	b.n	8004ba0 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004926:	69fb      	ldr	r3, [r7, #28]
 8004928:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800492c:	689b      	ldr	r3, [r3, #8]
 800492e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004932:	2b00      	cmp	r3, #0
 8004934:	d110      	bne.n	8004958 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004936:	69bb      	ldr	r3, [r7, #24]
 8004938:	015a      	lsls	r2, r3, #5
 800493a:	69fb      	ldr	r3, [r7, #28]
 800493c:	4413      	add	r3, r2
 800493e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	69ba      	ldr	r2, [r7, #24]
 8004946:	0151      	lsls	r1, r2, #5
 8004948:	69fa      	ldr	r2, [r7, #28]
 800494a:	440a      	add	r2, r1
 800494c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004950:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004954:	6013      	str	r3, [r2, #0]
 8004956:	e00f      	b.n	8004978 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004958:	69bb      	ldr	r3, [r7, #24]
 800495a:	015a      	lsls	r2, r3, #5
 800495c:	69fb      	ldr	r3, [r7, #28]
 800495e:	4413      	add	r3, r2
 8004960:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	69ba      	ldr	r2, [r7, #24]
 8004968:	0151      	lsls	r1, r2, #5
 800496a:	69fa      	ldr	r2, [r7, #28]
 800496c:	440a      	add	r2, r1
 800496e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004972:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004976:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8004978:	68bb      	ldr	r3, [r7, #8]
 800497a:	68d9      	ldr	r1, [r3, #12]
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	781a      	ldrb	r2, [r3, #0]
 8004980:	68bb      	ldr	r3, [r7, #8]
 8004982:	691b      	ldr	r3, [r3, #16]
 8004984:	b298      	uxth	r0, r3
 8004986:	79fb      	ldrb	r3, [r7, #7]
 8004988:	9300      	str	r3, [sp, #0]
 800498a:	4603      	mov	r3, r0
 800498c:	68f8      	ldr	r0, [r7, #12]
 800498e:	f000 f9b9 	bl	8004d04 <USB_WritePacket>
 8004992:	e105      	b.n	8004ba0 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8004994:	69bb      	ldr	r3, [r7, #24]
 8004996:	015a      	lsls	r2, r3, #5
 8004998:	69fb      	ldr	r3, [r7, #28]
 800499a:	4413      	add	r3, r2
 800499c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80049a0:	691b      	ldr	r3, [r3, #16]
 80049a2:	69ba      	ldr	r2, [r7, #24]
 80049a4:	0151      	lsls	r1, r2, #5
 80049a6:	69fa      	ldr	r2, [r7, #28]
 80049a8:	440a      	add	r2, r1
 80049aa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80049ae:	0cdb      	lsrs	r3, r3, #19
 80049b0:	04db      	lsls	r3, r3, #19
 80049b2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80049b4:	69bb      	ldr	r3, [r7, #24]
 80049b6:	015a      	lsls	r2, r3, #5
 80049b8:	69fb      	ldr	r3, [r7, #28]
 80049ba:	4413      	add	r3, r2
 80049bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80049c0:	691b      	ldr	r3, [r3, #16]
 80049c2:	69ba      	ldr	r2, [r7, #24]
 80049c4:	0151      	lsls	r1, r2, #5
 80049c6:	69fa      	ldr	r2, [r7, #28]
 80049c8:	440a      	add	r2, r1
 80049ca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80049ce:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80049d2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80049d6:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 80049d8:	69bb      	ldr	r3, [r7, #24]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d132      	bne.n	8004a44 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 80049de:	68bb      	ldr	r3, [r7, #8]
 80049e0:	691b      	ldr	r3, [r3, #16]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d003      	beq.n	80049ee <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 80049e6:	68bb      	ldr	r3, [r7, #8]
 80049e8:	689a      	ldr	r2, [r3, #8]
 80049ea:	68bb      	ldr	r3, [r7, #8]
 80049ec:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80049ee:	68bb      	ldr	r3, [r7, #8]
 80049f0:	689a      	ldr	r2, [r3, #8]
 80049f2:	68bb      	ldr	r3, [r7, #8]
 80049f4:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80049f6:	69bb      	ldr	r3, [r7, #24]
 80049f8:	015a      	lsls	r2, r3, #5
 80049fa:	69fb      	ldr	r3, [r7, #28]
 80049fc:	4413      	add	r3, r2
 80049fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a02:	691a      	ldr	r2, [r3, #16]
 8004a04:	68bb      	ldr	r3, [r7, #8]
 8004a06:	6a1b      	ldr	r3, [r3, #32]
 8004a08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a0c:	69b9      	ldr	r1, [r7, #24]
 8004a0e:	0148      	lsls	r0, r1, #5
 8004a10:	69f9      	ldr	r1, [r7, #28]
 8004a12:	4401      	add	r1, r0
 8004a14:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004a18:	4313      	orrs	r3, r2
 8004a1a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004a1c:	69bb      	ldr	r3, [r7, #24]
 8004a1e:	015a      	lsls	r2, r3, #5
 8004a20:	69fb      	ldr	r3, [r7, #28]
 8004a22:	4413      	add	r3, r2
 8004a24:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a28:	691b      	ldr	r3, [r3, #16]
 8004a2a:	69ba      	ldr	r2, [r7, #24]
 8004a2c:	0151      	lsls	r1, r2, #5
 8004a2e:	69fa      	ldr	r2, [r7, #28]
 8004a30:	440a      	add	r2, r1
 8004a32:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004a36:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004a3a:	6113      	str	r3, [r2, #16]
 8004a3c:	e062      	b.n	8004b04 <USB_EPStartXfer+0x490>
 8004a3e:	bf00      	nop
 8004a40:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8004a44:	68bb      	ldr	r3, [r7, #8]
 8004a46:	691b      	ldr	r3, [r3, #16]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d123      	bne.n	8004a94 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8004a4c:	69bb      	ldr	r3, [r7, #24]
 8004a4e:	015a      	lsls	r2, r3, #5
 8004a50:	69fb      	ldr	r3, [r7, #28]
 8004a52:	4413      	add	r3, r2
 8004a54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a58:	691a      	ldr	r2, [r3, #16]
 8004a5a:	68bb      	ldr	r3, [r7, #8]
 8004a5c:	689b      	ldr	r3, [r3, #8]
 8004a5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a62:	69b9      	ldr	r1, [r7, #24]
 8004a64:	0148      	lsls	r0, r1, #5
 8004a66:	69f9      	ldr	r1, [r7, #28]
 8004a68:	4401      	add	r1, r0
 8004a6a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004a6e:	4313      	orrs	r3, r2
 8004a70:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004a72:	69bb      	ldr	r3, [r7, #24]
 8004a74:	015a      	lsls	r2, r3, #5
 8004a76:	69fb      	ldr	r3, [r7, #28]
 8004a78:	4413      	add	r3, r2
 8004a7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a7e:	691b      	ldr	r3, [r3, #16]
 8004a80:	69ba      	ldr	r2, [r7, #24]
 8004a82:	0151      	lsls	r1, r2, #5
 8004a84:	69fa      	ldr	r2, [r7, #28]
 8004a86:	440a      	add	r2, r1
 8004a88:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004a8c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004a90:	6113      	str	r3, [r2, #16]
 8004a92:	e037      	b.n	8004b04 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8004a94:	68bb      	ldr	r3, [r7, #8]
 8004a96:	691a      	ldr	r2, [r3, #16]
 8004a98:	68bb      	ldr	r3, [r7, #8]
 8004a9a:	689b      	ldr	r3, [r3, #8]
 8004a9c:	4413      	add	r3, r2
 8004a9e:	1e5a      	subs	r2, r3, #1
 8004aa0:	68bb      	ldr	r3, [r7, #8]
 8004aa2:	689b      	ldr	r3, [r3, #8]
 8004aa4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004aa8:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8004aaa:	68bb      	ldr	r3, [r7, #8]
 8004aac:	689b      	ldr	r3, [r3, #8]
 8004aae:	8afa      	ldrh	r2, [r7, #22]
 8004ab0:	fb03 f202 	mul.w	r2, r3, r2
 8004ab4:	68bb      	ldr	r3, [r7, #8]
 8004ab6:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8004ab8:	69bb      	ldr	r3, [r7, #24]
 8004aba:	015a      	lsls	r2, r3, #5
 8004abc:	69fb      	ldr	r3, [r7, #28]
 8004abe:	4413      	add	r3, r2
 8004ac0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ac4:	691a      	ldr	r2, [r3, #16]
 8004ac6:	8afb      	ldrh	r3, [r7, #22]
 8004ac8:	04d9      	lsls	r1, r3, #19
 8004aca:	4b38      	ldr	r3, [pc, #224]	@ (8004bac <USB_EPStartXfer+0x538>)
 8004acc:	400b      	ands	r3, r1
 8004ace:	69b9      	ldr	r1, [r7, #24]
 8004ad0:	0148      	lsls	r0, r1, #5
 8004ad2:	69f9      	ldr	r1, [r7, #28]
 8004ad4:	4401      	add	r1, r0
 8004ad6:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004ada:	4313      	orrs	r3, r2
 8004adc:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8004ade:	69bb      	ldr	r3, [r7, #24]
 8004ae0:	015a      	lsls	r2, r3, #5
 8004ae2:	69fb      	ldr	r3, [r7, #28]
 8004ae4:	4413      	add	r3, r2
 8004ae6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004aea:	691a      	ldr	r2, [r3, #16]
 8004aec:	68bb      	ldr	r3, [r7, #8]
 8004aee:	6a1b      	ldr	r3, [r3, #32]
 8004af0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004af4:	69b9      	ldr	r1, [r7, #24]
 8004af6:	0148      	lsls	r0, r1, #5
 8004af8:	69f9      	ldr	r1, [r7, #28]
 8004afa:	4401      	add	r1, r0
 8004afc:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004b00:	4313      	orrs	r3, r2
 8004b02:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8004b04:	79fb      	ldrb	r3, [r7, #7]
 8004b06:	2b01      	cmp	r3, #1
 8004b08:	d10d      	bne.n	8004b26 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8004b0a:	68bb      	ldr	r3, [r7, #8]
 8004b0c:	68db      	ldr	r3, [r3, #12]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d009      	beq.n	8004b26 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8004b12:	68bb      	ldr	r3, [r7, #8]
 8004b14:	68d9      	ldr	r1, [r3, #12]
 8004b16:	69bb      	ldr	r3, [r7, #24]
 8004b18:	015a      	lsls	r2, r3, #5
 8004b1a:	69fb      	ldr	r3, [r7, #28]
 8004b1c:	4413      	add	r3, r2
 8004b1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b22:	460a      	mov	r2, r1
 8004b24:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8004b26:	68bb      	ldr	r3, [r7, #8]
 8004b28:	791b      	ldrb	r3, [r3, #4]
 8004b2a:	2b01      	cmp	r3, #1
 8004b2c:	d128      	bne.n	8004b80 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004b2e:	69fb      	ldr	r3, [r7, #28]
 8004b30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b34:	689b      	ldr	r3, [r3, #8]
 8004b36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d110      	bne.n	8004b60 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8004b3e:	69bb      	ldr	r3, [r7, #24]
 8004b40:	015a      	lsls	r2, r3, #5
 8004b42:	69fb      	ldr	r3, [r7, #28]
 8004b44:	4413      	add	r3, r2
 8004b46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	69ba      	ldr	r2, [r7, #24]
 8004b4e:	0151      	lsls	r1, r2, #5
 8004b50:	69fa      	ldr	r2, [r7, #28]
 8004b52:	440a      	add	r2, r1
 8004b54:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004b58:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004b5c:	6013      	str	r3, [r2, #0]
 8004b5e:	e00f      	b.n	8004b80 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8004b60:	69bb      	ldr	r3, [r7, #24]
 8004b62:	015a      	lsls	r2, r3, #5
 8004b64:	69fb      	ldr	r3, [r7, #28]
 8004b66:	4413      	add	r3, r2
 8004b68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	69ba      	ldr	r2, [r7, #24]
 8004b70:	0151      	lsls	r1, r2, #5
 8004b72:	69fa      	ldr	r2, [r7, #28]
 8004b74:	440a      	add	r2, r1
 8004b76:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004b7a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b7e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8004b80:	69bb      	ldr	r3, [r7, #24]
 8004b82:	015a      	lsls	r2, r3, #5
 8004b84:	69fb      	ldr	r3, [r7, #28]
 8004b86:	4413      	add	r3, r2
 8004b88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	69ba      	ldr	r2, [r7, #24]
 8004b90:	0151      	lsls	r1, r2, #5
 8004b92:	69fa      	ldr	r2, [r7, #28]
 8004b94:	440a      	add	r2, r1
 8004b96:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004b9a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8004b9e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004ba0:	2300      	movs	r3, #0
}
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	3720      	adds	r7, #32
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	bd80      	pop	{r7, pc}
 8004baa:	bf00      	nop
 8004bac:	1ff80000 	.word	0x1ff80000

08004bb0 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	b087      	sub	sp, #28
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
 8004bb8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004bba:	2300      	movs	r3, #0
 8004bbc:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	785b      	ldrb	r3, [r3, #1]
 8004bca:	2b01      	cmp	r3, #1
 8004bcc:	d14a      	bne.n	8004c64 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	781b      	ldrb	r3, [r3, #0]
 8004bd2:	015a      	lsls	r2, r3, #5
 8004bd4:	693b      	ldr	r3, [r7, #16]
 8004bd6:	4413      	add	r3, r2
 8004bd8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004be2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004be6:	f040 8086 	bne.w	8004cf6 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	781b      	ldrb	r3, [r3, #0]
 8004bee:	015a      	lsls	r2, r3, #5
 8004bf0:	693b      	ldr	r3, [r7, #16]
 8004bf2:	4413      	add	r3, r2
 8004bf4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	683a      	ldr	r2, [r7, #0]
 8004bfc:	7812      	ldrb	r2, [r2, #0]
 8004bfe:	0151      	lsls	r1, r2, #5
 8004c00:	693a      	ldr	r2, [r7, #16]
 8004c02:	440a      	add	r2, r1
 8004c04:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004c08:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004c0c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	781b      	ldrb	r3, [r3, #0]
 8004c12:	015a      	lsls	r2, r3, #5
 8004c14:	693b      	ldr	r3, [r7, #16]
 8004c16:	4413      	add	r3, r2
 8004c18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	683a      	ldr	r2, [r7, #0]
 8004c20:	7812      	ldrb	r2, [r2, #0]
 8004c22:	0151      	lsls	r1, r2, #5
 8004c24:	693a      	ldr	r2, [r7, #16]
 8004c26:	440a      	add	r2, r1
 8004c28:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004c2c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004c30:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	3301      	adds	r3, #1
 8004c36:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	f242 7210 	movw	r2, #10000	@ 0x2710
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d902      	bls.n	8004c48 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8004c42:	2301      	movs	r3, #1
 8004c44:	75fb      	strb	r3, [r7, #23]
          break;
 8004c46:	e056      	b.n	8004cf6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	781b      	ldrb	r3, [r3, #0]
 8004c4c:	015a      	lsls	r2, r3, #5
 8004c4e:	693b      	ldr	r3, [r7, #16]
 8004c50:	4413      	add	r3, r2
 8004c52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004c5c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004c60:	d0e7      	beq.n	8004c32 <USB_EPStopXfer+0x82>
 8004c62:	e048      	b.n	8004cf6 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	781b      	ldrb	r3, [r3, #0]
 8004c68:	015a      	lsls	r2, r3, #5
 8004c6a:	693b      	ldr	r3, [r7, #16]
 8004c6c:	4413      	add	r3, r2
 8004c6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004c78:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004c7c:	d13b      	bne.n	8004cf6 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	781b      	ldrb	r3, [r3, #0]
 8004c82:	015a      	lsls	r2, r3, #5
 8004c84:	693b      	ldr	r3, [r7, #16]
 8004c86:	4413      	add	r3, r2
 8004c88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	683a      	ldr	r2, [r7, #0]
 8004c90:	7812      	ldrb	r2, [r2, #0]
 8004c92:	0151      	lsls	r1, r2, #5
 8004c94:	693a      	ldr	r2, [r7, #16]
 8004c96:	440a      	add	r2, r1
 8004c98:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004c9c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004ca0:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	781b      	ldrb	r3, [r3, #0]
 8004ca6:	015a      	lsls	r2, r3, #5
 8004ca8:	693b      	ldr	r3, [r7, #16]
 8004caa:	4413      	add	r3, r2
 8004cac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	683a      	ldr	r2, [r7, #0]
 8004cb4:	7812      	ldrb	r2, [r2, #0]
 8004cb6:	0151      	lsls	r1, r2, #5
 8004cb8:	693a      	ldr	r2, [r7, #16]
 8004cba:	440a      	add	r2, r1
 8004cbc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004cc0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004cc4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	3301      	adds	r3, #1
 8004cca:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	f242 7210 	movw	r2, #10000	@ 0x2710
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d902      	bls.n	8004cdc <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	75fb      	strb	r3, [r7, #23]
          break;
 8004cda:	e00c      	b.n	8004cf6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	781b      	ldrb	r3, [r3, #0]
 8004ce0:	015a      	lsls	r2, r3, #5
 8004ce2:	693b      	ldr	r3, [r7, #16]
 8004ce4:	4413      	add	r3, r2
 8004ce6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004cf0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004cf4:	d0e7      	beq.n	8004cc6 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8004cf6:	7dfb      	ldrb	r3, [r7, #23]
}
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	371c      	adds	r7, #28
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d02:	4770      	bx	lr

08004d04 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8004d04:	b480      	push	{r7}
 8004d06:	b089      	sub	sp, #36	@ 0x24
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	60f8      	str	r0, [r7, #12]
 8004d0c:	60b9      	str	r1, [r7, #8]
 8004d0e:	4611      	mov	r1, r2
 8004d10:	461a      	mov	r2, r3
 8004d12:	460b      	mov	r3, r1
 8004d14:	71fb      	strb	r3, [r7, #7]
 8004d16:	4613      	mov	r3, r2
 8004d18:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8004d1e:	68bb      	ldr	r3, [r7, #8]
 8004d20:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8004d22:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d123      	bne.n	8004d72 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8004d2a:	88bb      	ldrh	r3, [r7, #4]
 8004d2c:	3303      	adds	r3, #3
 8004d2e:	089b      	lsrs	r3, r3, #2
 8004d30:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8004d32:	2300      	movs	r3, #0
 8004d34:	61bb      	str	r3, [r7, #24]
 8004d36:	e018      	b.n	8004d6a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8004d38:	79fb      	ldrb	r3, [r7, #7]
 8004d3a:	031a      	lsls	r2, r3, #12
 8004d3c:	697b      	ldr	r3, [r7, #20]
 8004d3e:	4413      	add	r3, r2
 8004d40:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004d44:	461a      	mov	r2, r3
 8004d46:	69fb      	ldr	r3, [r7, #28]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	6013      	str	r3, [r2, #0]
      pSrc++;
 8004d4c:	69fb      	ldr	r3, [r7, #28]
 8004d4e:	3301      	adds	r3, #1
 8004d50:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004d52:	69fb      	ldr	r3, [r7, #28]
 8004d54:	3301      	adds	r3, #1
 8004d56:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004d58:	69fb      	ldr	r3, [r7, #28]
 8004d5a:	3301      	adds	r3, #1
 8004d5c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004d5e:	69fb      	ldr	r3, [r7, #28]
 8004d60:	3301      	adds	r3, #1
 8004d62:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8004d64:	69bb      	ldr	r3, [r7, #24]
 8004d66:	3301      	adds	r3, #1
 8004d68:	61bb      	str	r3, [r7, #24]
 8004d6a:	69ba      	ldr	r2, [r7, #24]
 8004d6c:	693b      	ldr	r3, [r7, #16]
 8004d6e:	429a      	cmp	r2, r3
 8004d70:	d3e2      	bcc.n	8004d38 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8004d72:	2300      	movs	r3, #0
}
 8004d74:	4618      	mov	r0, r3
 8004d76:	3724      	adds	r7, #36	@ 0x24
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7e:	4770      	bx	lr

08004d80 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8004d80:	b480      	push	{r7}
 8004d82:	b08b      	sub	sp, #44	@ 0x2c
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	60f8      	str	r0, [r7, #12]
 8004d88:	60b9      	str	r1, [r7, #8]
 8004d8a:	4613      	mov	r3, r2
 8004d8c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8004d92:	68bb      	ldr	r3, [r7, #8]
 8004d94:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8004d96:	88fb      	ldrh	r3, [r7, #6]
 8004d98:	089b      	lsrs	r3, r3, #2
 8004d9a:	b29b      	uxth	r3, r3
 8004d9c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8004d9e:	88fb      	ldrh	r3, [r7, #6]
 8004da0:	f003 0303 	and.w	r3, r3, #3
 8004da4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8004da6:	2300      	movs	r3, #0
 8004da8:	623b      	str	r3, [r7, #32]
 8004daa:	e014      	b.n	8004dd6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8004dac:	69bb      	ldr	r3, [r7, #24]
 8004dae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004db2:	681a      	ldr	r2, [r3, #0]
 8004db4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004db6:	601a      	str	r2, [r3, #0]
    pDest++;
 8004db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dba:	3301      	adds	r3, #1
 8004dbc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8004dbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dc0:	3301      	adds	r3, #1
 8004dc2:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8004dc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dc6:	3301      	adds	r3, #1
 8004dc8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8004dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dcc:	3301      	adds	r3, #1
 8004dce:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8004dd0:	6a3b      	ldr	r3, [r7, #32]
 8004dd2:	3301      	adds	r3, #1
 8004dd4:	623b      	str	r3, [r7, #32]
 8004dd6:	6a3a      	ldr	r2, [r7, #32]
 8004dd8:	697b      	ldr	r3, [r7, #20]
 8004dda:	429a      	cmp	r2, r3
 8004ddc:	d3e6      	bcc.n	8004dac <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8004dde:	8bfb      	ldrh	r3, [r7, #30]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d01e      	beq.n	8004e22 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8004de4:	2300      	movs	r3, #0
 8004de6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8004de8:	69bb      	ldr	r3, [r7, #24]
 8004dea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004dee:	461a      	mov	r2, r3
 8004df0:	f107 0310 	add.w	r3, r7, #16
 8004df4:	6812      	ldr	r2, [r2, #0]
 8004df6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8004df8:	693a      	ldr	r2, [r7, #16]
 8004dfa:	6a3b      	ldr	r3, [r7, #32]
 8004dfc:	b2db      	uxtb	r3, r3
 8004dfe:	00db      	lsls	r3, r3, #3
 8004e00:	fa22 f303 	lsr.w	r3, r2, r3
 8004e04:	b2da      	uxtb	r2, r3
 8004e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e08:	701a      	strb	r2, [r3, #0]
      i++;
 8004e0a:	6a3b      	ldr	r3, [r7, #32]
 8004e0c:	3301      	adds	r3, #1
 8004e0e:	623b      	str	r3, [r7, #32]
      pDest++;
 8004e10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e12:	3301      	adds	r3, #1
 8004e14:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8004e16:	8bfb      	ldrh	r3, [r7, #30]
 8004e18:	3b01      	subs	r3, #1
 8004e1a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8004e1c:	8bfb      	ldrh	r3, [r7, #30]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d1ea      	bne.n	8004df8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8004e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004e24:	4618      	mov	r0, r3
 8004e26:	372c      	adds	r7, #44	@ 0x2c
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2e:	4770      	bx	lr

08004e30 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8004e30:	b480      	push	{r7}
 8004e32:	b085      	sub	sp, #20
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
 8004e38:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	781b      	ldrb	r3, [r3, #0]
 8004e42:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	785b      	ldrb	r3, [r3, #1]
 8004e48:	2b01      	cmp	r3, #1
 8004e4a:	d12c      	bne.n	8004ea6 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8004e4c:	68bb      	ldr	r3, [r7, #8]
 8004e4e:	015a      	lsls	r2, r3, #5
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	4413      	add	r3, r2
 8004e54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	db12      	blt.n	8004e84 <USB_EPSetStall+0x54>
 8004e5e:	68bb      	ldr	r3, [r7, #8]
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d00f      	beq.n	8004e84 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8004e64:	68bb      	ldr	r3, [r7, #8]
 8004e66:	015a      	lsls	r2, r3, #5
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	4413      	add	r3, r2
 8004e6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	68ba      	ldr	r2, [r7, #8]
 8004e74:	0151      	lsls	r1, r2, #5
 8004e76:	68fa      	ldr	r2, [r7, #12]
 8004e78:	440a      	add	r2, r1
 8004e7a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004e7e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004e82:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8004e84:	68bb      	ldr	r3, [r7, #8]
 8004e86:	015a      	lsls	r2, r3, #5
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	4413      	add	r3, r2
 8004e8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	68ba      	ldr	r2, [r7, #8]
 8004e94:	0151      	lsls	r1, r2, #5
 8004e96:	68fa      	ldr	r2, [r7, #12]
 8004e98:	440a      	add	r2, r1
 8004e9a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004e9e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004ea2:	6013      	str	r3, [r2, #0]
 8004ea4:	e02b      	b.n	8004efe <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8004ea6:	68bb      	ldr	r3, [r7, #8]
 8004ea8:	015a      	lsls	r2, r3, #5
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	4413      	add	r3, r2
 8004eae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	db12      	blt.n	8004ede <USB_EPSetStall+0xae>
 8004eb8:	68bb      	ldr	r3, [r7, #8]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d00f      	beq.n	8004ede <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8004ebe:	68bb      	ldr	r3, [r7, #8]
 8004ec0:	015a      	lsls	r2, r3, #5
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	4413      	add	r3, r2
 8004ec6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	68ba      	ldr	r2, [r7, #8]
 8004ece:	0151      	lsls	r1, r2, #5
 8004ed0:	68fa      	ldr	r2, [r7, #12]
 8004ed2:	440a      	add	r2, r1
 8004ed4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004ed8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004edc:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8004ede:	68bb      	ldr	r3, [r7, #8]
 8004ee0:	015a      	lsls	r2, r3, #5
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	4413      	add	r3, r2
 8004ee6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	68ba      	ldr	r2, [r7, #8]
 8004eee:	0151      	lsls	r1, r2, #5
 8004ef0:	68fa      	ldr	r2, [r7, #12]
 8004ef2:	440a      	add	r2, r1
 8004ef4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004ef8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004efc:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004efe:	2300      	movs	r3, #0
}
 8004f00:	4618      	mov	r0, r3
 8004f02:	3714      	adds	r7, #20
 8004f04:	46bd      	mov	sp, r7
 8004f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0a:	4770      	bx	lr

08004f0c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	b085      	sub	sp, #20
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
 8004f14:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	781b      	ldrb	r3, [r3, #0]
 8004f1e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	785b      	ldrb	r3, [r3, #1]
 8004f24:	2b01      	cmp	r3, #1
 8004f26:	d128      	bne.n	8004f7a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004f28:	68bb      	ldr	r3, [r7, #8]
 8004f2a:	015a      	lsls	r2, r3, #5
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	4413      	add	r3, r2
 8004f30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	68ba      	ldr	r2, [r7, #8]
 8004f38:	0151      	lsls	r1, r2, #5
 8004f3a:	68fa      	ldr	r2, [r7, #12]
 8004f3c:	440a      	add	r2, r1
 8004f3e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004f42:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004f46:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	791b      	ldrb	r3, [r3, #4]
 8004f4c:	2b03      	cmp	r3, #3
 8004f4e:	d003      	beq.n	8004f58 <USB_EPClearStall+0x4c>
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	791b      	ldrb	r3, [r3, #4]
 8004f54:	2b02      	cmp	r3, #2
 8004f56:	d138      	bne.n	8004fca <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8004f58:	68bb      	ldr	r3, [r7, #8]
 8004f5a:	015a      	lsls	r2, r3, #5
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	4413      	add	r3, r2
 8004f60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	68ba      	ldr	r2, [r7, #8]
 8004f68:	0151      	lsls	r1, r2, #5
 8004f6a:	68fa      	ldr	r2, [r7, #12]
 8004f6c:	440a      	add	r2, r1
 8004f6e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004f72:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f76:	6013      	str	r3, [r2, #0]
 8004f78:	e027      	b.n	8004fca <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004f7a:	68bb      	ldr	r3, [r7, #8]
 8004f7c:	015a      	lsls	r2, r3, #5
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	4413      	add	r3, r2
 8004f82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	68ba      	ldr	r2, [r7, #8]
 8004f8a:	0151      	lsls	r1, r2, #5
 8004f8c:	68fa      	ldr	r2, [r7, #12]
 8004f8e:	440a      	add	r2, r1
 8004f90:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004f94:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004f98:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	791b      	ldrb	r3, [r3, #4]
 8004f9e:	2b03      	cmp	r3, #3
 8004fa0:	d003      	beq.n	8004faa <USB_EPClearStall+0x9e>
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	791b      	ldrb	r3, [r3, #4]
 8004fa6:	2b02      	cmp	r3, #2
 8004fa8:	d10f      	bne.n	8004fca <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8004faa:	68bb      	ldr	r3, [r7, #8]
 8004fac:	015a      	lsls	r2, r3, #5
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	4413      	add	r3, r2
 8004fb2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	68ba      	ldr	r2, [r7, #8]
 8004fba:	0151      	lsls	r1, r2, #5
 8004fbc:	68fa      	ldr	r2, [r7, #12]
 8004fbe:	440a      	add	r2, r1
 8004fc0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004fc4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004fc8:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8004fca:	2300      	movs	r3, #0
}
 8004fcc:	4618      	mov	r0, r3
 8004fce:	3714      	adds	r7, #20
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd6:	4770      	bx	lr

08004fd8 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8004fd8:	b480      	push	{r7}
 8004fda:	b085      	sub	sp, #20
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
 8004fe0:	460b      	mov	r3, r1
 8004fe2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	68fa      	ldr	r2, [r7, #12]
 8004ff2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004ff6:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004ffa:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005002:	681a      	ldr	r2, [r3, #0]
 8005004:	78fb      	ldrb	r3, [r7, #3]
 8005006:	011b      	lsls	r3, r3, #4
 8005008:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800500c:	68f9      	ldr	r1, [r7, #12]
 800500e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005012:	4313      	orrs	r3, r2
 8005014:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8005016:	2300      	movs	r3, #0
}
 8005018:	4618      	mov	r0, r3
 800501a:	3714      	adds	r7, #20
 800501c:	46bd      	mov	sp, r7
 800501e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005022:	4770      	bx	lr

08005024 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8005024:	b480      	push	{r7}
 8005026:	b085      	sub	sp, #20
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	68fa      	ldr	r2, [r7, #12]
 800503a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800503e:	f023 0303 	bic.w	r3, r3, #3
 8005042:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800504a:	685b      	ldr	r3, [r3, #4]
 800504c:	68fa      	ldr	r2, [r7, #12]
 800504e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005052:	f023 0302 	bic.w	r3, r3, #2
 8005056:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005058:	2300      	movs	r3, #0
}
 800505a:	4618      	mov	r0, r3
 800505c:	3714      	adds	r7, #20
 800505e:	46bd      	mov	sp, r7
 8005060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005064:	4770      	bx	lr

08005066 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8005066:	b480      	push	{r7}
 8005068:	b085      	sub	sp, #20
 800506a:	af00      	add	r7, sp, #0
 800506c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	68fa      	ldr	r2, [r7, #12]
 800507c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005080:	f023 0303 	bic.w	r3, r3, #3
 8005084:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800508c:	685b      	ldr	r3, [r3, #4]
 800508e:	68fa      	ldr	r2, [r7, #12]
 8005090:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005094:	f043 0302 	orr.w	r3, r3, #2
 8005098:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800509a:	2300      	movs	r3, #0
}
 800509c:	4618      	mov	r0, r3
 800509e:	3714      	adds	r7, #20
 80050a0:	46bd      	mov	sp, r7
 80050a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a6:	4770      	bx	lr

080050a8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80050a8:	b480      	push	{r7}
 80050aa:	b085      	sub	sp, #20
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	695b      	ldr	r3, [r3, #20]
 80050b4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	699b      	ldr	r3, [r3, #24]
 80050ba:	68fa      	ldr	r2, [r7, #12]
 80050bc:	4013      	ands	r3, r2
 80050be:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80050c0:	68fb      	ldr	r3, [r7, #12]
}
 80050c2:	4618      	mov	r0, r3
 80050c4:	3714      	adds	r7, #20
 80050c6:	46bd      	mov	sp, r7
 80050c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050cc:	4770      	bx	lr

080050ce <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80050ce:	b480      	push	{r7}
 80050d0:	b085      	sub	sp, #20
 80050d2:	af00      	add	r7, sp, #0
 80050d4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80050e0:	699b      	ldr	r3, [r3, #24]
 80050e2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80050ea:	69db      	ldr	r3, [r3, #28]
 80050ec:	68ba      	ldr	r2, [r7, #8]
 80050ee:	4013      	ands	r3, r2
 80050f0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	0c1b      	lsrs	r3, r3, #16
}
 80050f6:	4618      	mov	r0, r3
 80050f8:	3714      	adds	r7, #20
 80050fa:	46bd      	mov	sp, r7
 80050fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005100:	4770      	bx	lr

08005102 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8005102:	b480      	push	{r7}
 8005104:	b085      	sub	sp, #20
 8005106:	af00      	add	r7, sp, #0
 8005108:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005114:	699b      	ldr	r3, [r3, #24]
 8005116:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800511e:	69db      	ldr	r3, [r3, #28]
 8005120:	68ba      	ldr	r2, [r7, #8]
 8005122:	4013      	ands	r3, r2
 8005124:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8005126:	68bb      	ldr	r3, [r7, #8]
 8005128:	b29b      	uxth	r3, r3
}
 800512a:	4618      	mov	r0, r3
 800512c:	3714      	adds	r7, #20
 800512e:	46bd      	mov	sp, r7
 8005130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005134:	4770      	bx	lr

08005136 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005136:	b480      	push	{r7}
 8005138:	b085      	sub	sp, #20
 800513a:	af00      	add	r7, sp, #0
 800513c:	6078      	str	r0, [r7, #4]
 800513e:	460b      	mov	r3, r1
 8005140:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8005146:	78fb      	ldrb	r3, [r7, #3]
 8005148:	015a      	lsls	r2, r3, #5
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	4413      	add	r3, r2
 800514e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005152:	689b      	ldr	r3, [r3, #8]
 8005154:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800515c:	695b      	ldr	r3, [r3, #20]
 800515e:	68ba      	ldr	r2, [r7, #8]
 8005160:	4013      	ands	r3, r2
 8005162:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005164:	68bb      	ldr	r3, [r7, #8]
}
 8005166:	4618      	mov	r0, r3
 8005168:	3714      	adds	r7, #20
 800516a:	46bd      	mov	sp, r7
 800516c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005170:	4770      	bx	lr

08005172 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005172:	b480      	push	{r7}
 8005174:	b087      	sub	sp, #28
 8005176:	af00      	add	r7, sp, #0
 8005178:	6078      	str	r0, [r7, #4]
 800517a:	460b      	mov	r3, r1
 800517c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8005182:	697b      	ldr	r3, [r7, #20]
 8005184:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005188:	691b      	ldr	r3, [r3, #16]
 800518a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800518c:	697b      	ldr	r3, [r7, #20]
 800518e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005192:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005194:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8005196:	78fb      	ldrb	r3, [r7, #3]
 8005198:	f003 030f 	and.w	r3, r3, #15
 800519c:	68fa      	ldr	r2, [r7, #12]
 800519e:	fa22 f303 	lsr.w	r3, r2, r3
 80051a2:	01db      	lsls	r3, r3, #7
 80051a4:	b2db      	uxtb	r3, r3
 80051a6:	693a      	ldr	r2, [r7, #16]
 80051a8:	4313      	orrs	r3, r2
 80051aa:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80051ac:	78fb      	ldrb	r3, [r7, #3]
 80051ae:	015a      	lsls	r2, r3, #5
 80051b0:	697b      	ldr	r3, [r7, #20]
 80051b2:	4413      	add	r3, r2
 80051b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80051b8:	689b      	ldr	r3, [r3, #8]
 80051ba:	693a      	ldr	r2, [r7, #16]
 80051bc:	4013      	ands	r3, r2
 80051be:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80051c0:	68bb      	ldr	r3, [r7, #8]
}
 80051c2:	4618      	mov	r0, r3
 80051c4:	371c      	adds	r7, #28
 80051c6:	46bd      	mov	sp, r7
 80051c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051cc:	4770      	bx	lr

080051ce <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80051ce:	b480      	push	{r7}
 80051d0:	b083      	sub	sp, #12
 80051d2:	af00      	add	r7, sp, #0
 80051d4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	695b      	ldr	r3, [r3, #20]
 80051da:	f003 0301 	and.w	r3, r3, #1
}
 80051de:	4618      	mov	r0, r3
 80051e0:	370c      	adds	r7, #12
 80051e2:	46bd      	mov	sp, r7
 80051e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e8:	4770      	bx	lr

080051ea <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 80051ea:	b480      	push	{r7}
 80051ec:	b085      	sub	sp, #20
 80051ee:	af00      	add	r7, sp, #0
 80051f0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	68fa      	ldr	r2, [r7, #12]
 8005200:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005204:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8005208:	f023 0307 	bic.w	r3, r3, #7
 800520c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005214:	685b      	ldr	r3, [r3, #4]
 8005216:	68fa      	ldr	r2, [r7, #12]
 8005218:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800521c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005220:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005222:	2300      	movs	r3, #0
}
 8005224:	4618      	mov	r0, r3
 8005226:	3714      	adds	r7, #20
 8005228:	46bd      	mov	sp, r7
 800522a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522e:	4770      	bx	lr

08005230 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8005230:	b480      	push	{r7}
 8005232:	b087      	sub	sp, #28
 8005234:	af00      	add	r7, sp, #0
 8005236:	60f8      	str	r0, [r7, #12]
 8005238:	460b      	mov	r3, r1
 800523a:	607a      	str	r2, [r7, #4]
 800523c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	333c      	adds	r3, #60	@ 0x3c
 8005246:	3304      	adds	r3, #4
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800524c:	693b      	ldr	r3, [r7, #16]
 800524e:	4a26      	ldr	r2, [pc, #152]	@ (80052e8 <USB_EP0_OutStart+0xb8>)
 8005250:	4293      	cmp	r3, r2
 8005252:	d90a      	bls.n	800526a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005254:	697b      	ldr	r3, [r7, #20]
 8005256:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005260:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005264:	d101      	bne.n	800526a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8005266:	2300      	movs	r3, #0
 8005268:	e037      	b.n	80052da <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800526a:	697b      	ldr	r3, [r7, #20]
 800526c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005270:	461a      	mov	r2, r3
 8005272:	2300      	movs	r3, #0
 8005274:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005276:	697b      	ldr	r3, [r7, #20]
 8005278:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800527c:	691b      	ldr	r3, [r3, #16]
 800527e:	697a      	ldr	r2, [r7, #20]
 8005280:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005284:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005288:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800528a:	697b      	ldr	r3, [r7, #20]
 800528c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005290:	691b      	ldr	r3, [r3, #16]
 8005292:	697a      	ldr	r2, [r7, #20]
 8005294:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005298:	f043 0318 	orr.w	r3, r3, #24
 800529c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800529e:	697b      	ldr	r3, [r7, #20]
 80052a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052a4:	691b      	ldr	r3, [r3, #16]
 80052a6:	697a      	ldr	r2, [r7, #20]
 80052a8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80052ac:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80052b0:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80052b2:	7afb      	ldrb	r3, [r7, #11]
 80052b4:	2b01      	cmp	r3, #1
 80052b6:	d10f      	bne.n	80052d8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80052b8:	697b      	ldr	r3, [r7, #20]
 80052ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052be:	461a      	mov	r2, r3
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80052c4:	697b      	ldr	r3, [r7, #20]
 80052c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	697a      	ldr	r2, [r7, #20]
 80052ce:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80052d2:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80052d6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80052d8:	2300      	movs	r3, #0
}
 80052da:	4618      	mov	r0, r3
 80052dc:	371c      	adds	r7, #28
 80052de:	46bd      	mov	sp, r7
 80052e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e4:	4770      	bx	lr
 80052e6:	bf00      	nop
 80052e8:	4f54300a 	.word	0x4f54300a

080052ec <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80052ec:	b480      	push	{r7}
 80052ee:	b085      	sub	sp, #20
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80052f4:	2300      	movs	r3, #0
 80052f6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	3301      	adds	r3, #1
 80052fc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005304:	d901      	bls.n	800530a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005306:	2303      	movs	r3, #3
 8005308:	e022      	b.n	8005350 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	691b      	ldr	r3, [r3, #16]
 800530e:	2b00      	cmp	r3, #0
 8005310:	daf2      	bge.n	80052f8 <USB_CoreReset+0xc>

  count = 10U;
 8005312:	230a      	movs	r3, #10
 8005314:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8005316:	e002      	b.n	800531e <USB_CoreReset+0x32>
  {
    count--;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	3b01      	subs	r3, #1
 800531c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	2b00      	cmp	r3, #0
 8005322:	d1f9      	bne.n	8005318 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	691b      	ldr	r3, [r3, #16]
 8005328:	f043 0201 	orr.w	r2, r3, #1
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	3301      	adds	r3, #1
 8005334:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800533c:	d901      	bls.n	8005342 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800533e:	2303      	movs	r3, #3
 8005340:	e006      	b.n	8005350 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	691b      	ldr	r3, [r3, #16]
 8005346:	f003 0301 	and.w	r3, r3, #1
 800534a:	2b01      	cmp	r3, #1
 800534c:	d0f0      	beq.n	8005330 <USB_CoreReset+0x44>

  return HAL_OK;
 800534e:	2300      	movs	r3, #0
}
 8005350:	4618      	mov	r0, r3
 8005352:	3714      	adds	r7, #20
 8005354:	46bd      	mov	sp, r7
 8005356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535a:	4770      	bx	lr

0800535c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b084      	sub	sp, #16
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
 8005364:	460b      	mov	r3, r1
 8005366:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8005368:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800536c:	f002 fe30 	bl	8007fd0 <USBD_static_malloc>
 8005370:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d109      	bne.n	800538c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	32b0      	adds	r2, #176	@ 0xb0
 8005382:	2100      	movs	r1, #0
 8005384:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8005388:	2302      	movs	r3, #2
 800538a:	e0d4      	b.n	8005536 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800538c:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8005390:	2100      	movs	r1, #0
 8005392:	68f8      	ldr	r0, [r7, #12]
 8005394:	f002 fee8 	bl	8008168 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	32b0      	adds	r2, #176	@ 0xb0
 80053a2:	68f9      	ldr	r1, [r7, #12]
 80053a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	32b0      	adds	r2, #176	@ 0xb0
 80053b2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	7c1b      	ldrb	r3, [r3, #16]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d138      	bne.n	8005436 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80053c4:	4b5e      	ldr	r3, [pc, #376]	@ (8005540 <USBD_CDC_Init+0x1e4>)
 80053c6:	7819      	ldrb	r1, [r3, #0]
 80053c8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80053cc:	2202      	movs	r2, #2
 80053ce:	6878      	ldr	r0, [r7, #4]
 80053d0:	f002 fcdb 	bl	8007d8a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80053d4:	4b5a      	ldr	r3, [pc, #360]	@ (8005540 <USBD_CDC_Init+0x1e4>)
 80053d6:	781b      	ldrb	r3, [r3, #0]
 80053d8:	f003 020f 	and.w	r2, r3, #15
 80053dc:	6879      	ldr	r1, [r7, #4]
 80053de:	4613      	mov	r3, r2
 80053e0:	009b      	lsls	r3, r3, #2
 80053e2:	4413      	add	r3, r2
 80053e4:	009b      	lsls	r3, r3, #2
 80053e6:	440b      	add	r3, r1
 80053e8:	3323      	adds	r3, #35	@ 0x23
 80053ea:	2201      	movs	r2, #1
 80053ec:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80053ee:	4b55      	ldr	r3, [pc, #340]	@ (8005544 <USBD_CDC_Init+0x1e8>)
 80053f0:	7819      	ldrb	r1, [r3, #0]
 80053f2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80053f6:	2202      	movs	r2, #2
 80053f8:	6878      	ldr	r0, [r7, #4]
 80053fa:	f002 fcc6 	bl	8007d8a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80053fe:	4b51      	ldr	r3, [pc, #324]	@ (8005544 <USBD_CDC_Init+0x1e8>)
 8005400:	781b      	ldrb	r3, [r3, #0]
 8005402:	f003 020f 	and.w	r2, r3, #15
 8005406:	6879      	ldr	r1, [r7, #4]
 8005408:	4613      	mov	r3, r2
 800540a:	009b      	lsls	r3, r3, #2
 800540c:	4413      	add	r3, r2
 800540e:	009b      	lsls	r3, r3, #2
 8005410:	440b      	add	r3, r1
 8005412:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8005416:	2201      	movs	r2, #1
 8005418:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800541a:	4b4b      	ldr	r3, [pc, #300]	@ (8005548 <USBD_CDC_Init+0x1ec>)
 800541c:	781b      	ldrb	r3, [r3, #0]
 800541e:	f003 020f 	and.w	r2, r3, #15
 8005422:	6879      	ldr	r1, [r7, #4]
 8005424:	4613      	mov	r3, r2
 8005426:	009b      	lsls	r3, r3, #2
 8005428:	4413      	add	r3, r2
 800542a:	009b      	lsls	r3, r3, #2
 800542c:	440b      	add	r3, r1
 800542e:	331c      	adds	r3, #28
 8005430:	2210      	movs	r2, #16
 8005432:	601a      	str	r2, [r3, #0]
 8005434:	e035      	b.n	80054a2 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8005436:	4b42      	ldr	r3, [pc, #264]	@ (8005540 <USBD_CDC_Init+0x1e4>)
 8005438:	7819      	ldrb	r1, [r3, #0]
 800543a:	2340      	movs	r3, #64	@ 0x40
 800543c:	2202      	movs	r2, #2
 800543e:	6878      	ldr	r0, [r7, #4]
 8005440:	f002 fca3 	bl	8007d8a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8005444:	4b3e      	ldr	r3, [pc, #248]	@ (8005540 <USBD_CDC_Init+0x1e4>)
 8005446:	781b      	ldrb	r3, [r3, #0]
 8005448:	f003 020f 	and.w	r2, r3, #15
 800544c:	6879      	ldr	r1, [r7, #4]
 800544e:	4613      	mov	r3, r2
 8005450:	009b      	lsls	r3, r3, #2
 8005452:	4413      	add	r3, r2
 8005454:	009b      	lsls	r3, r3, #2
 8005456:	440b      	add	r3, r1
 8005458:	3323      	adds	r3, #35	@ 0x23
 800545a:	2201      	movs	r2, #1
 800545c:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800545e:	4b39      	ldr	r3, [pc, #228]	@ (8005544 <USBD_CDC_Init+0x1e8>)
 8005460:	7819      	ldrb	r1, [r3, #0]
 8005462:	2340      	movs	r3, #64	@ 0x40
 8005464:	2202      	movs	r2, #2
 8005466:	6878      	ldr	r0, [r7, #4]
 8005468:	f002 fc8f 	bl	8007d8a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800546c:	4b35      	ldr	r3, [pc, #212]	@ (8005544 <USBD_CDC_Init+0x1e8>)
 800546e:	781b      	ldrb	r3, [r3, #0]
 8005470:	f003 020f 	and.w	r2, r3, #15
 8005474:	6879      	ldr	r1, [r7, #4]
 8005476:	4613      	mov	r3, r2
 8005478:	009b      	lsls	r3, r3, #2
 800547a:	4413      	add	r3, r2
 800547c:	009b      	lsls	r3, r3, #2
 800547e:	440b      	add	r3, r1
 8005480:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8005484:	2201      	movs	r2, #1
 8005486:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8005488:	4b2f      	ldr	r3, [pc, #188]	@ (8005548 <USBD_CDC_Init+0x1ec>)
 800548a:	781b      	ldrb	r3, [r3, #0]
 800548c:	f003 020f 	and.w	r2, r3, #15
 8005490:	6879      	ldr	r1, [r7, #4]
 8005492:	4613      	mov	r3, r2
 8005494:	009b      	lsls	r3, r3, #2
 8005496:	4413      	add	r3, r2
 8005498:	009b      	lsls	r3, r3, #2
 800549a:	440b      	add	r3, r1
 800549c:	331c      	adds	r3, #28
 800549e:	2210      	movs	r2, #16
 80054a0:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80054a2:	4b29      	ldr	r3, [pc, #164]	@ (8005548 <USBD_CDC_Init+0x1ec>)
 80054a4:	7819      	ldrb	r1, [r3, #0]
 80054a6:	2308      	movs	r3, #8
 80054a8:	2203      	movs	r2, #3
 80054aa:	6878      	ldr	r0, [r7, #4]
 80054ac:	f002 fc6d 	bl	8007d8a <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80054b0:	4b25      	ldr	r3, [pc, #148]	@ (8005548 <USBD_CDC_Init+0x1ec>)
 80054b2:	781b      	ldrb	r3, [r3, #0]
 80054b4:	f003 020f 	and.w	r2, r3, #15
 80054b8:	6879      	ldr	r1, [r7, #4]
 80054ba:	4613      	mov	r3, r2
 80054bc:	009b      	lsls	r3, r3, #2
 80054be:	4413      	add	r3, r2
 80054c0:	009b      	lsls	r3, r3, #2
 80054c2:	440b      	add	r3, r1
 80054c4:	3323      	adds	r3, #35	@ 0x23
 80054c6:	2201      	movs	r2, #1
 80054c8:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	2200      	movs	r2, #0
 80054ce:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80054d8:	687a      	ldr	r2, [r7, #4]
 80054da:	33b0      	adds	r3, #176	@ 0xb0
 80054dc:	009b      	lsls	r3, r3, #2
 80054de:	4413      	add	r3, r2
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	2200      	movs	r2, #0
 80054ea:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	2200      	movs	r2, #0
 80054f2:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d101      	bne.n	8005504 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8005500:	2302      	movs	r3, #2
 8005502:	e018      	b.n	8005536 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	7c1b      	ldrb	r3, [r3, #16]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d10a      	bne.n	8005522 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800550c:	4b0d      	ldr	r3, [pc, #52]	@ (8005544 <USBD_CDC_Init+0x1e8>)
 800550e:	7819      	ldrb	r1, [r3, #0]
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005516:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800551a:	6878      	ldr	r0, [r7, #4]
 800551c:	f002 fd24 	bl	8007f68 <USBD_LL_PrepareReceive>
 8005520:	e008      	b.n	8005534 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8005522:	4b08      	ldr	r3, [pc, #32]	@ (8005544 <USBD_CDC_Init+0x1e8>)
 8005524:	7819      	ldrb	r1, [r3, #0]
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800552c:	2340      	movs	r3, #64	@ 0x40
 800552e:	6878      	ldr	r0, [r7, #4]
 8005530:	f002 fd1a 	bl	8007f68 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8005534:	2300      	movs	r3, #0
}
 8005536:	4618      	mov	r0, r3
 8005538:	3710      	adds	r7, #16
 800553a:	46bd      	mov	sp, r7
 800553c:	bd80      	pop	{r7, pc}
 800553e:	bf00      	nop
 8005540:	2000009f 	.word	0x2000009f
 8005544:	200000a0 	.word	0x200000a0
 8005548:	200000a1 	.word	0x200000a1

0800554c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b082      	sub	sp, #8
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
 8005554:	460b      	mov	r3, r1
 8005556:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8005558:	4b3a      	ldr	r3, [pc, #232]	@ (8005644 <USBD_CDC_DeInit+0xf8>)
 800555a:	781b      	ldrb	r3, [r3, #0]
 800555c:	4619      	mov	r1, r3
 800555e:	6878      	ldr	r0, [r7, #4]
 8005560:	f002 fc39 	bl	8007dd6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8005564:	4b37      	ldr	r3, [pc, #220]	@ (8005644 <USBD_CDC_DeInit+0xf8>)
 8005566:	781b      	ldrb	r3, [r3, #0]
 8005568:	f003 020f 	and.w	r2, r3, #15
 800556c:	6879      	ldr	r1, [r7, #4]
 800556e:	4613      	mov	r3, r2
 8005570:	009b      	lsls	r3, r3, #2
 8005572:	4413      	add	r3, r2
 8005574:	009b      	lsls	r3, r3, #2
 8005576:	440b      	add	r3, r1
 8005578:	3323      	adds	r3, #35	@ 0x23
 800557a:	2200      	movs	r2, #0
 800557c:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800557e:	4b32      	ldr	r3, [pc, #200]	@ (8005648 <USBD_CDC_DeInit+0xfc>)
 8005580:	781b      	ldrb	r3, [r3, #0]
 8005582:	4619      	mov	r1, r3
 8005584:	6878      	ldr	r0, [r7, #4]
 8005586:	f002 fc26 	bl	8007dd6 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800558a:	4b2f      	ldr	r3, [pc, #188]	@ (8005648 <USBD_CDC_DeInit+0xfc>)
 800558c:	781b      	ldrb	r3, [r3, #0]
 800558e:	f003 020f 	and.w	r2, r3, #15
 8005592:	6879      	ldr	r1, [r7, #4]
 8005594:	4613      	mov	r3, r2
 8005596:	009b      	lsls	r3, r3, #2
 8005598:	4413      	add	r3, r2
 800559a:	009b      	lsls	r3, r3, #2
 800559c:	440b      	add	r3, r1
 800559e:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80055a2:	2200      	movs	r2, #0
 80055a4:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80055a6:	4b29      	ldr	r3, [pc, #164]	@ (800564c <USBD_CDC_DeInit+0x100>)
 80055a8:	781b      	ldrb	r3, [r3, #0]
 80055aa:	4619      	mov	r1, r3
 80055ac:	6878      	ldr	r0, [r7, #4]
 80055ae:	f002 fc12 	bl	8007dd6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80055b2:	4b26      	ldr	r3, [pc, #152]	@ (800564c <USBD_CDC_DeInit+0x100>)
 80055b4:	781b      	ldrb	r3, [r3, #0]
 80055b6:	f003 020f 	and.w	r2, r3, #15
 80055ba:	6879      	ldr	r1, [r7, #4]
 80055bc:	4613      	mov	r3, r2
 80055be:	009b      	lsls	r3, r3, #2
 80055c0:	4413      	add	r3, r2
 80055c2:	009b      	lsls	r3, r3, #2
 80055c4:	440b      	add	r3, r1
 80055c6:	3323      	adds	r3, #35	@ 0x23
 80055c8:	2200      	movs	r2, #0
 80055ca:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80055cc:	4b1f      	ldr	r3, [pc, #124]	@ (800564c <USBD_CDC_DeInit+0x100>)
 80055ce:	781b      	ldrb	r3, [r3, #0]
 80055d0:	f003 020f 	and.w	r2, r3, #15
 80055d4:	6879      	ldr	r1, [r7, #4]
 80055d6:	4613      	mov	r3, r2
 80055d8:	009b      	lsls	r3, r3, #2
 80055da:	4413      	add	r3, r2
 80055dc:	009b      	lsls	r3, r3, #2
 80055de:	440b      	add	r3, r1
 80055e0:	331c      	adds	r3, #28
 80055e2:	2200      	movs	r2, #0
 80055e4:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	32b0      	adds	r2, #176	@ 0xb0
 80055f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d01f      	beq.n	8005638 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80055fe:	687a      	ldr	r2, [r7, #4]
 8005600:	33b0      	adds	r3, #176	@ 0xb0
 8005602:	009b      	lsls	r3, r3, #2
 8005604:	4413      	add	r3, r2
 8005606:	685b      	ldr	r3, [r3, #4]
 8005608:	685b      	ldr	r3, [r3, #4]
 800560a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	32b0      	adds	r2, #176	@ 0xb0
 8005616:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800561a:	4618      	mov	r0, r3
 800561c:	f002 fce6 	bl	8007fec <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	32b0      	adds	r2, #176	@ 0xb0
 800562a:	2100      	movs	r1, #0
 800562c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2200      	movs	r2, #0
 8005634:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8005638:	2300      	movs	r3, #0
}
 800563a:	4618      	mov	r0, r3
 800563c:	3708      	adds	r7, #8
 800563e:	46bd      	mov	sp, r7
 8005640:	bd80      	pop	{r7, pc}
 8005642:	bf00      	nop
 8005644:	2000009f 	.word	0x2000009f
 8005648:	200000a0 	.word	0x200000a0
 800564c:	200000a1 	.word	0x200000a1

08005650 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8005650:	b580      	push	{r7, lr}
 8005652:	b086      	sub	sp, #24
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
 8005658:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	32b0      	adds	r2, #176	@ 0xb0
 8005664:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005668:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800566a:	2300      	movs	r3, #0
 800566c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800566e:	2300      	movs	r3, #0
 8005670:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8005672:	2300      	movs	r3, #0
 8005674:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8005676:	693b      	ldr	r3, [r7, #16]
 8005678:	2b00      	cmp	r3, #0
 800567a:	d101      	bne.n	8005680 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800567c:	2303      	movs	r3, #3
 800567e:	e0bf      	b.n	8005800 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	781b      	ldrb	r3, [r3, #0]
 8005684:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8005688:	2b00      	cmp	r3, #0
 800568a:	d050      	beq.n	800572e <USBD_CDC_Setup+0xde>
 800568c:	2b20      	cmp	r3, #32
 800568e:	f040 80af 	bne.w	80057f0 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	88db      	ldrh	r3, [r3, #6]
 8005696:	2b00      	cmp	r3, #0
 8005698:	d03a      	beq.n	8005710 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800569a:	683b      	ldr	r3, [r7, #0]
 800569c:	781b      	ldrb	r3, [r3, #0]
 800569e:	b25b      	sxtb	r3, r3
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	da1b      	bge.n	80056dc <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80056aa:	687a      	ldr	r2, [r7, #4]
 80056ac:	33b0      	adds	r3, #176	@ 0xb0
 80056ae:	009b      	lsls	r3, r3, #2
 80056b0:	4413      	add	r3, r2
 80056b2:	685b      	ldr	r3, [r3, #4]
 80056b4:	689b      	ldr	r3, [r3, #8]
 80056b6:	683a      	ldr	r2, [r7, #0]
 80056b8:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80056ba:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80056bc:	683a      	ldr	r2, [r7, #0]
 80056be:	88d2      	ldrh	r2, [r2, #6]
 80056c0:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	88db      	ldrh	r3, [r3, #6]
 80056c6:	2b07      	cmp	r3, #7
 80056c8:	bf28      	it	cs
 80056ca:	2307      	movcs	r3, #7
 80056cc:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80056ce:	693b      	ldr	r3, [r7, #16]
 80056d0:	89fa      	ldrh	r2, [r7, #14]
 80056d2:	4619      	mov	r1, r3
 80056d4:	6878      	ldr	r0, [r7, #4]
 80056d6:	f001 fda7 	bl	8007228 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80056da:	e090      	b.n	80057fe <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	785a      	ldrb	r2, [r3, #1]
 80056e0:	693b      	ldr	r3, [r7, #16]
 80056e2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	88db      	ldrh	r3, [r3, #6]
 80056ea:	2b3f      	cmp	r3, #63	@ 0x3f
 80056ec:	d803      	bhi.n	80056f6 <USBD_CDC_Setup+0xa6>
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	88db      	ldrh	r3, [r3, #6]
 80056f2:	b2da      	uxtb	r2, r3
 80056f4:	e000      	b.n	80056f8 <USBD_CDC_Setup+0xa8>
 80056f6:	2240      	movs	r2, #64	@ 0x40
 80056f8:	693b      	ldr	r3, [r7, #16]
 80056fa:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80056fe:	6939      	ldr	r1, [r7, #16]
 8005700:	693b      	ldr	r3, [r7, #16]
 8005702:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8005706:	461a      	mov	r2, r3
 8005708:	6878      	ldr	r0, [r7, #4]
 800570a:	f001 fdbc 	bl	8007286 <USBD_CtlPrepareRx>
      break;
 800570e:	e076      	b.n	80057fe <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005716:	687a      	ldr	r2, [r7, #4]
 8005718:	33b0      	adds	r3, #176	@ 0xb0
 800571a:	009b      	lsls	r3, r3, #2
 800571c:	4413      	add	r3, r2
 800571e:	685b      	ldr	r3, [r3, #4]
 8005720:	689b      	ldr	r3, [r3, #8]
 8005722:	683a      	ldr	r2, [r7, #0]
 8005724:	7850      	ldrb	r0, [r2, #1]
 8005726:	2200      	movs	r2, #0
 8005728:	6839      	ldr	r1, [r7, #0]
 800572a:	4798      	blx	r3
      break;
 800572c:	e067      	b.n	80057fe <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	785b      	ldrb	r3, [r3, #1]
 8005732:	2b0b      	cmp	r3, #11
 8005734:	d851      	bhi.n	80057da <USBD_CDC_Setup+0x18a>
 8005736:	a201      	add	r2, pc, #4	@ (adr r2, 800573c <USBD_CDC_Setup+0xec>)
 8005738:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800573c:	0800576d 	.word	0x0800576d
 8005740:	080057e9 	.word	0x080057e9
 8005744:	080057db 	.word	0x080057db
 8005748:	080057db 	.word	0x080057db
 800574c:	080057db 	.word	0x080057db
 8005750:	080057db 	.word	0x080057db
 8005754:	080057db 	.word	0x080057db
 8005758:	080057db 	.word	0x080057db
 800575c:	080057db 	.word	0x080057db
 8005760:	080057db 	.word	0x080057db
 8005764:	08005797 	.word	0x08005797
 8005768:	080057c1 	.word	0x080057c1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005772:	b2db      	uxtb	r3, r3
 8005774:	2b03      	cmp	r3, #3
 8005776:	d107      	bne.n	8005788 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8005778:	f107 030a 	add.w	r3, r7, #10
 800577c:	2202      	movs	r2, #2
 800577e:	4619      	mov	r1, r3
 8005780:	6878      	ldr	r0, [r7, #4]
 8005782:	f001 fd51 	bl	8007228 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005786:	e032      	b.n	80057ee <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8005788:	6839      	ldr	r1, [r7, #0]
 800578a:	6878      	ldr	r0, [r7, #4]
 800578c:	f001 fccf 	bl	800712e <USBD_CtlError>
            ret = USBD_FAIL;
 8005790:	2303      	movs	r3, #3
 8005792:	75fb      	strb	r3, [r7, #23]
          break;
 8005794:	e02b      	b.n	80057ee <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800579c:	b2db      	uxtb	r3, r3
 800579e:	2b03      	cmp	r3, #3
 80057a0:	d107      	bne.n	80057b2 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80057a2:	f107 030d 	add.w	r3, r7, #13
 80057a6:	2201      	movs	r2, #1
 80057a8:	4619      	mov	r1, r3
 80057aa:	6878      	ldr	r0, [r7, #4]
 80057ac:	f001 fd3c 	bl	8007228 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80057b0:	e01d      	b.n	80057ee <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80057b2:	6839      	ldr	r1, [r7, #0]
 80057b4:	6878      	ldr	r0, [r7, #4]
 80057b6:	f001 fcba 	bl	800712e <USBD_CtlError>
            ret = USBD_FAIL;
 80057ba:	2303      	movs	r3, #3
 80057bc:	75fb      	strb	r3, [r7, #23]
          break;
 80057be:	e016      	b.n	80057ee <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80057c6:	b2db      	uxtb	r3, r3
 80057c8:	2b03      	cmp	r3, #3
 80057ca:	d00f      	beq.n	80057ec <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80057cc:	6839      	ldr	r1, [r7, #0]
 80057ce:	6878      	ldr	r0, [r7, #4]
 80057d0:	f001 fcad 	bl	800712e <USBD_CtlError>
            ret = USBD_FAIL;
 80057d4:	2303      	movs	r3, #3
 80057d6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80057d8:	e008      	b.n	80057ec <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80057da:	6839      	ldr	r1, [r7, #0]
 80057dc:	6878      	ldr	r0, [r7, #4]
 80057de:	f001 fca6 	bl	800712e <USBD_CtlError>
          ret = USBD_FAIL;
 80057e2:	2303      	movs	r3, #3
 80057e4:	75fb      	strb	r3, [r7, #23]
          break;
 80057e6:	e002      	b.n	80057ee <USBD_CDC_Setup+0x19e>
          break;
 80057e8:	bf00      	nop
 80057ea:	e008      	b.n	80057fe <USBD_CDC_Setup+0x1ae>
          break;
 80057ec:	bf00      	nop
      }
      break;
 80057ee:	e006      	b.n	80057fe <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80057f0:	6839      	ldr	r1, [r7, #0]
 80057f2:	6878      	ldr	r0, [r7, #4]
 80057f4:	f001 fc9b 	bl	800712e <USBD_CtlError>
      ret = USBD_FAIL;
 80057f8:	2303      	movs	r3, #3
 80057fa:	75fb      	strb	r3, [r7, #23]
      break;
 80057fc:	bf00      	nop
  }

  return (uint8_t)ret;
 80057fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8005800:	4618      	mov	r0, r3
 8005802:	3718      	adds	r7, #24
 8005804:	46bd      	mov	sp, r7
 8005806:	bd80      	pop	{r7, pc}

08005808 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005808:	b580      	push	{r7, lr}
 800580a:	b084      	sub	sp, #16
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
 8005810:	460b      	mov	r3, r1
 8005812:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800581a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	32b0      	adds	r2, #176	@ 0xb0
 8005826:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d101      	bne.n	8005832 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800582e:	2303      	movs	r3, #3
 8005830:	e065      	b.n	80058fe <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	32b0      	adds	r2, #176	@ 0xb0
 800583c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005840:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8005842:	78fb      	ldrb	r3, [r7, #3]
 8005844:	f003 020f 	and.w	r2, r3, #15
 8005848:	6879      	ldr	r1, [r7, #4]
 800584a:	4613      	mov	r3, r2
 800584c:	009b      	lsls	r3, r3, #2
 800584e:	4413      	add	r3, r2
 8005850:	009b      	lsls	r3, r3, #2
 8005852:	440b      	add	r3, r1
 8005854:	3314      	adds	r3, #20
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d02f      	beq.n	80058bc <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800585c:	78fb      	ldrb	r3, [r7, #3]
 800585e:	f003 020f 	and.w	r2, r3, #15
 8005862:	6879      	ldr	r1, [r7, #4]
 8005864:	4613      	mov	r3, r2
 8005866:	009b      	lsls	r3, r3, #2
 8005868:	4413      	add	r3, r2
 800586a:	009b      	lsls	r3, r3, #2
 800586c:	440b      	add	r3, r1
 800586e:	3314      	adds	r3, #20
 8005870:	681a      	ldr	r2, [r3, #0]
 8005872:	78fb      	ldrb	r3, [r7, #3]
 8005874:	f003 010f 	and.w	r1, r3, #15
 8005878:	68f8      	ldr	r0, [r7, #12]
 800587a:	460b      	mov	r3, r1
 800587c:	00db      	lsls	r3, r3, #3
 800587e:	440b      	add	r3, r1
 8005880:	009b      	lsls	r3, r3, #2
 8005882:	4403      	add	r3, r0
 8005884:	331c      	adds	r3, #28
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	fbb2 f1f3 	udiv	r1, r2, r3
 800588c:	fb01 f303 	mul.w	r3, r1, r3
 8005890:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8005892:	2b00      	cmp	r3, #0
 8005894:	d112      	bne.n	80058bc <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8005896:	78fb      	ldrb	r3, [r7, #3]
 8005898:	f003 020f 	and.w	r2, r3, #15
 800589c:	6879      	ldr	r1, [r7, #4]
 800589e:	4613      	mov	r3, r2
 80058a0:	009b      	lsls	r3, r3, #2
 80058a2:	4413      	add	r3, r2
 80058a4:	009b      	lsls	r3, r3, #2
 80058a6:	440b      	add	r3, r1
 80058a8:	3314      	adds	r3, #20
 80058aa:	2200      	movs	r2, #0
 80058ac:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80058ae:	78f9      	ldrb	r1, [r7, #3]
 80058b0:	2300      	movs	r3, #0
 80058b2:	2200      	movs	r2, #0
 80058b4:	6878      	ldr	r0, [r7, #4]
 80058b6:	f002 fb36 	bl	8007f26 <USBD_LL_Transmit>
 80058ba:	e01f      	b.n	80058fc <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	2200      	movs	r2, #0
 80058c0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80058ca:	687a      	ldr	r2, [r7, #4]
 80058cc:	33b0      	adds	r3, #176	@ 0xb0
 80058ce:	009b      	lsls	r3, r3, #2
 80058d0:	4413      	add	r3, r2
 80058d2:	685b      	ldr	r3, [r3, #4]
 80058d4:	691b      	ldr	r3, [r3, #16]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d010      	beq.n	80058fc <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80058e0:	687a      	ldr	r2, [r7, #4]
 80058e2:	33b0      	adds	r3, #176	@ 0xb0
 80058e4:	009b      	lsls	r3, r3, #2
 80058e6:	4413      	add	r3, r2
 80058e8:	685b      	ldr	r3, [r3, #4]
 80058ea:	691b      	ldr	r3, [r3, #16]
 80058ec:	68ba      	ldr	r2, [r7, #8]
 80058ee:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80058f2:	68ba      	ldr	r2, [r7, #8]
 80058f4:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80058f8:	78fa      	ldrb	r2, [r7, #3]
 80058fa:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80058fc:	2300      	movs	r3, #0
}
 80058fe:	4618      	mov	r0, r3
 8005900:	3710      	adds	r7, #16
 8005902:	46bd      	mov	sp, r7
 8005904:	bd80      	pop	{r7, pc}

08005906 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005906:	b580      	push	{r7, lr}
 8005908:	b084      	sub	sp, #16
 800590a:	af00      	add	r7, sp, #0
 800590c:	6078      	str	r0, [r7, #4]
 800590e:	460b      	mov	r3, r1
 8005910:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	32b0      	adds	r2, #176	@ 0xb0
 800591c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005920:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	32b0      	adds	r2, #176	@ 0xb0
 800592c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005930:	2b00      	cmp	r3, #0
 8005932:	d101      	bne.n	8005938 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8005934:	2303      	movs	r3, #3
 8005936:	e01a      	b.n	800596e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8005938:	78fb      	ldrb	r3, [r7, #3]
 800593a:	4619      	mov	r1, r3
 800593c:	6878      	ldr	r0, [r7, #4]
 800593e:	f002 fb34 	bl	8007faa <USBD_LL_GetRxDataSize>
 8005942:	4602      	mov	r2, r0
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005950:	687a      	ldr	r2, [r7, #4]
 8005952:	33b0      	adds	r3, #176	@ 0xb0
 8005954:	009b      	lsls	r3, r3, #2
 8005956:	4413      	add	r3, r2
 8005958:	685b      	ldr	r3, [r3, #4]
 800595a:	68db      	ldr	r3, [r3, #12]
 800595c:	68fa      	ldr	r2, [r7, #12]
 800595e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8005962:	68fa      	ldr	r2, [r7, #12]
 8005964:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8005968:	4611      	mov	r1, r2
 800596a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800596c:	2300      	movs	r3, #0
}
 800596e:	4618      	mov	r0, r3
 8005970:	3710      	adds	r7, #16
 8005972:	46bd      	mov	sp, r7
 8005974:	bd80      	pop	{r7, pc}

08005976 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8005976:	b580      	push	{r7, lr}
 8005978:	b084      	sub	sp, #16
 800597a:	af00      	add	r7, sp, #0
 800597c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	32b0      	adds	r2, #176	@ 0xb0
 8005988:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800598c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d101      	bne.n	8005998 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8005994:	2303      	movs	r3, #3
 8005996:	e024      	b.n	80059e2 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800599e:	687a      	ldr	r2, [r7, #4]
 80059a0:	33b0      	adds	r3, #176	@ 0xb0
 80059a2:	009b      	lsls	r3, r3, #2
 80059a4:	4413      	add	r3, r2
 80059a6:	685b      	ldr	r3, [r3, #4]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d019      	beq.n	80059e0 <USBD_CDC_EP0_RxReady+0x6a>
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80059b2:	2bff      	cmp	r3, #255	@ 0xff
 80059b4:	d014      	beq.n	80059e0 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80059bc:	687a      	ldr	r2, [r7, #4]
 80059be:	33b0      	adds	r3, #176	@ 0xb0
 80059c0:	009b      	lsls	r3, r3, #2
 80059c2:	4413      	add	r3, r2
 80059c4:	685b      	ldr	r3, [r3, #4]
 80059c6:	689b      	ldr	r3, [r3, #8]
 80059c8:	68fa      	ldr	r2, [r7, #12]
 80059ca:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 80059ce:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80059d0:	68fa      	ldr	r2, [r7, #12]
 80059d2:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80059d6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	22ff      	movs	r2, #255	@ 0xff
 80059dc:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 80059e0:	2300      	movs	r3, #0
}
 80059e2:	4618      	mov	r0, r3
 80059e4:	3710      	adds	r7, #16
 80059e6:	46bd      	mov	sp, r7
 80059e8:	bd80      	pop	{r7, pc}
	...

080059ec <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b086      	sub	sp, #24
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80059f4:	2182      	movs	r1, #130	@ 0x82
 80059f6:	4818      	ldr	r0, [pc, #96]	@ (8005a58 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80059f8:	f000 fd62 	bl	80064c0 <USBD_GetEpDesc>
 80059fc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80059fe:	2101      	movs	r1, #1
 8005a00:	4815      	ldr	r0, [pc, #84]	@ (8005a58 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8005a02:	f000 fd5d 	bl	80064c0 <USBD_GetEpDesc>
 8005a06:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005a08:	2181      	movs	r1, #129	@ 0x81
 8005a0a:	4813      	ldr	r0, [pc, #76]	@ (8005a58 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8005a0c:	f000 fd58 	bl	80064c0 <USBD_GetEpDesc>
 8005a10:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005a12:	697b      	ldr	r3, [r7, #20]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d002      	beq.n	8005a1e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8005a18:	697b      	ldr	r3, [r7, #20]
 8005a1a:	2210      	movs	r2, #16
 8005a1c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005a1e:	693b      	ldr	r3, [r7, #16]
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d006      	beq.n	8005a32 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005a24:	693b      	ldr	r3, [r7, #16]
 8005a26:	2200      	movs	r2, #0
 8005a28:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005a2c:	711a      	strb	r2, [r3, #4]
 8005a2e:	2200      	movs	r2, #0
 8005a30:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d006      	beq.n	8005a46 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005a40:	711a      	strb	r2, [r3, #4]
 8005a42:	2200      	movs	r2, #0
 8005a44:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2243      	movs	r2, #67	@ 0x43
 8005a4a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005a4c:	4b02      	ldr	r3, [pc, #8]	@ (8005a58 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8005a4e:	4618      	mov	r0, r3
 8005a50:	3718      	adds	r7, #24
 8005a52:	46bd      	mov	sp, r7
 8005a54:	bd80      	pop	{r7, pc}
 8005a56:	bf00      	nop
 8005a58:	2000005c 	.word	0x2000005c

08005a5c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b086      	sub	sp, #24
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005a64:	2182      	movs	r1, #130	@ 0x82
 8005a66:	4818      	ldr	r0, [pc, #96]	@ (8005ac8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005a68:	f000 fd2a 	bl	80064c0 <USBD_GetEpDesc>
 8005a6c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005a6e:	2101      	movs	r1, #1
 8005a70:	4815      	ldr	r0, [pc, #84]	@ (8005ac8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005a72:	f000 fd25 	bl	80064c0 <USBD_GetEpDesc>
 8005a76:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005a78:	2181      	movs	r1, #129	@ 0x81
 8005a7a:	4813      	ldr	r0, [pc, #76]	@ (8005ac8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005a7c:	f000 fd20 	bl	80064c0 <USBD_GetEpDesc>
 8005a80:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005a82:	697b      	ldr	r3, [r7, #20]
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d002      	beq.n	8005a8e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8005a88:	697b      	ldr	r3, [r7, #20]
 8005a8a:	2210      	movs	r2, #16
 8005a8c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005a8e:	693b      	ldr	r3, [r7, #16]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d006      	beq.n	8005aa2 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8005a94:	693b      	ldr	r3, [r7, #16]
 8005a96:	2200      	movs	r2, #0
 8005a98:	711a      	strb	r2, [r3, #4]
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	f042 0202 	orr.w	r2, r2, #2
 8005aa0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d006      	beq.n	8005ab6 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	2200      	movs	r2, #0
 8005aac:	711a      	strb	r2, [r3, #4]
 8005aae:	2200      	movs	r2, #0
 8005ab0:	f042 0202 	orr.w	r2, r2, #2
 8005ab4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2243      	movs	r2, #67	@ 0x43
 8005aba:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005abc:	4b02      	ldr	r3, [pc, #8]	@ (8005ac8 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8005abe:	4618      	mov	r0, r3
 8005ac0:	3718      	adds	r7, #24
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	bd80      	pop	{r7, pc}
 8005ac6:	bf00      	nop
 8005ac8:	2000005c 	.word	0x2000005c

08005acc <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b086      	sub	sp, #24
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005ad4:	2182      	movs	r1, #130	@ 0x82
 8005ad6:	4818      	ldr	r0, [pc, #96]	@ (8005b38 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8005ad8:	f000 fcf2 	bl	80064c0 <USBD_GetEpDesc>
 8005adc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005ade:	2101      	movs	r1, #1
 8005ae0:	4815      	ldr	r0, [pc, #84]	@ (8005b38 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8005ae2:	f000 fced 	bl	80064c0 <USBD_GetEpDesc>
 8005ae6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005ae8:	2181      	movs	r1, #129	@ 0x81
 8005aea:	4813      	ldr	r0, [pc, #76]	@ (8005b38 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8005aec:	f000 fce8 	bl	80064c0 <USBD_GetEpDesc>
 8005af0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005af2:	697b      	ldr	r3, [r7, #20]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d002      	beq.n	8005afe <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8005af8:	697b      	ldr	r3, [r7, #20]
 8005afa:	2210      	movs	r2, #16
 8005afc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005afe:	693b      	ldr	r3, [r7, #16]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d006      	beq.n	8005b12 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005b04:	693b      	ldr	r3, [r7, #16]
 8005b06:	2200      	movs	r2, #0
 8005b08:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005b0c:	711a      	strb	r2, [r3, #4]
 8005b0e:	2200      	movs	r2, #0
 8005b10:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d006      	beq.n	8005b26 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005b20:	711a      	strb	r2, [r3, #4]
 8005b22:	2200      	movs	r2, #0
 8005b24:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	2243      	movs	r2, #67	@ 0x43
 8005b2a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005b2c:	4b02      	ldr	r3, [pc, #8]	@ (8005b38 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8005b2e:	4618      	mov	r0, r3
 8005b30:	3718      	adds	r7, #24
 8005b32:	46bd      	mov	sp, r7
 8005b34:	bd80      	pop	{r7, pc}
 8005b36:	bf00      	nop
 8005b38:	2000005c 	.word	0x2000005c

08005b3c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	b083      	sub	sp, #12
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	220a      	movs	r2, #10
 8005b48:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8005b4a:	4b03      	ldr	r3, [pc, #12]	@ (8005b58 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	370c      	adds	r7, #12
 8005b50:	46bd      	mov	sp, r7
 8005b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b56:	4770      	bx	lr
 8005b58:	20000018 	.word	0x20000018

08005b5c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8005b5c:	b480      	push	{r7}
 8005b5e:	b083      	sub	sp, #12
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
 8005b64:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8005b66:	683b      	ldr	r3, [r7, #0]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d101      	bne.n	8005b70 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8005b6c:	2303      	movs	r3, #3
 8005b6e:	e009      	b.n	8005b84 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005b76:	687a      	ldr	r2, [r7, #4]
 8005b78:	33b0      	adds	r3, #176	@ 0xb0
 8005b7a:	009b      	lsls	r3, r3, #2
 8005b7c:	4413      	add	r3, r2
 8005b7e:	683a      	ldr	r2, [r7, #0]
 8005b80:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8005b82:	2300      	movs	r3, #0
}
 8005b84:	4618      	mov	r0, r3
 8005b86:	370c      	adds	r7, #12
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8e:	4770      	bx	lr

08005b90 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8005b90:	b480      	push	{r7}
 8005b92:	b087      	sub	sp, #28
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	60f8      	str	r0, [r7, #12]
 8005b98:	60b9      	str	r1, [r7, #8]
 8005b9a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	32b0      	adds	r2, #176	@ 0xb0
 8005ba6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005baa:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8005bac:	697b      	ldr	r3, [r7, #20]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d101      	bne.n	8005bb6 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8005bb2:	2303      	movs	r3, #3
 8005bb4:	e008      	b.n	8005bc8 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8005bb6:	697b      	ldr	r3, [r7, #20]
 8005bb8:	68ba      	ldr	r2, [r7, #8]
 8005bba:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8005bbe:	697b      	ldr	r3, [r7, #20]
 8005bc0:	687a      	ldr	r2, [r7, #4]
 8005bc2:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8005bc6:	2300      	movs	r3, #0
}
 8005bc8:	4618      	mov	r0, r3
 8005bca:	371c      	adds	r7, #28
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd2:	4770      	bx	lr

08005bd4 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8005bd4:	b480      	push	{r7}
 8005bd6:	b085      	sub	sp, #20
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
 8005bdc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	32b0      	adds	r2, #176	@ 0xb0
 8005be8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005bec:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d101      	bne.n	8005bf8 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8005bf4:	2303      	movs	r3, #3
 8005bf6:	e004      	b.n	8005c02 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	683a      	ldr	r2, [r7, #0]
 8005bfc:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8005c00:	2300      	movs	r3, #0
}
 8005c02:	4618      	mov	r0, r3
 8005c04:	3714      	adds	r7, #20
 8005c06:	46bd      	mov	sp, r7
 8005c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0c:	4770      	bx	lr
	...

08005c10 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b084      	sub	sp, #16
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	32b0      	adds	r2, #176	@ 0xb0
 8005c22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c26:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8005c28:	2301      	movs	r3, #1
 8005c2a:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8005c2c:	68bb      	ldr	r3, [r7, #8]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d101      	bne.n	8005c36 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8005c32:	2303      	movs	r3, #3
 8005c34:	e025      	b.n	8005c82 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8005c36:	68bb      	ldr	r3, [r7, #8]
 8005c38:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d11f      	bne.n	8005c80 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8005c40:	68bb      	ldr	r3, [r7, #8]
 8005c42:	2201      	movs	r2, #1
 8005c44:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8005c48:	4b10      	ldr	r3, [pc, #64]	@ (8005c8c <USBD_CDC_TransmitPacket+0x7c>)
 8005c4a:	781b      	ldrb	r3, [r3, #0]
 8005c4c:	f003 020f 	and.w	r2, r3, #15
 8005c50:	68bb      	ldr	r3, [r7, #8]
 8005c52:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8005c56:	6878      	ldr	r0, [r7, #4]
 8005c58:	4613      	mov	r3, r2
 8005c5a:	009b      	lsls	r3, r3, #2
 8005c5c:	4413      	add	r3, r2
 8005c5e:	009b      	lsls	r3, r3, #2
 8005c60:	4403      	add	r3, r0
 8005c62:	3314      	adds	r3, #20
 8005c64:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8005c66:	4b09      	ldr	r3, [pc, #36]	@ (8005c8c <USBD_CDC_TransmitPacket+0x7c>)
 8005c68:	7819      	ldrb	r1, [r3, #0]
 8005c6a:	68bb      	ldr	r3, [r7, #8]
 8005c6c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8005c70:	68bb      	ldr	r3, [r7, #8]
 8005c72:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8005c76:	6878      	ldr	r0, [r7, #4]
 8005c78:	f002 f955 	bl	8007f26 <USBD_LL_Transmit>

    ret = USBD_OK;
 8005c7c:	2300      	movs	r3, #0
 8005c7e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8005c80:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c82:	4618      	mov	r0, r3
 8005c84:	3710      	adds	r7, #16
 8005c86:	46bd      	mov	sp, r7
 8005c88:	bd80      	pop	{r7, pc}
 8005c8a:	bf00      	nop
 8005c8c:	2000009f 	.word	0x2000009f

08005c90 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8005c90:	b580      	push	{r7, lr}
 8005c92:	b084      	sub	sp, #16
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	32b0      	adds	r2, #176	@ 0xb0
 8005ca2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ca6:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	32b0      	adds	r2, #176	@ 0xb0
 8005cb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d101      	bne.n	8005cbe <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8005cba:	2303      	movs	r3, #3
 8005cbc:	e018      	b.n	8005cf0 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	7c1b      	ldrb	r3, [r3, #16]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d10a      	bne.n	8005cdc <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8005cc6:	4b0c      	ldr	r3, [pc, #48]	@ (8005cf8 <USBD_CDC_ReceivePacket+0x68>)
 8005cc8:	7819      	ldrb	r1, [r3, #0]
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005cd0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005cd4:	6878      	ldr	r0, [r7, #4]
 8005cd6:	f002 f947 	bl	8007f68 <USBD_LL_PrepareReceive>
 8005cda:	e008      	b.n	8005cee <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8005cdc:	4b06      	ldr	r3, [pc, #24]	@ (8005cf8 <USBD_CDC_ReceivePacket+0x68>)
 8005cde:	7819      	ldrb	r1, [r3, #0]
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005ce6:	2340      	movs	r3, #64	@ 0x40
 8005ce8:	6878      	ldr	r0, [r7, #4]
 8005cea:	f002 f93d 	bl	8007f68 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8005cee:	2300      	movs	r3, #0
}
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	3710      	adds	r7, #16
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	bd80      	pop	{r7, pc}
 8005cf8:	200000a0 	.word	0x200000a0

08005cfc <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	b086      	sub	sp, #24
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	60f8      	str	r0, [r7, #12]
 8005d04:	60b9      	str	r1, [r7, #8]
 8005d06:	4613      	mov	r3, r2
 8005d08:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d101      	bne.n	8005d14 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8005d10:	2303      	movs	r3, #3
 8005d12:	e01f      	b.n	8005d54 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	2200      	movs	r2, #0
 8005d18:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	2200      	movs	r2, #0
 8005d28:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8005d2c:	68bb      	ldr	r3, [r7, #8]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d003      	beq.n	8005d3a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	68ba      	ldr	r2, [r7, #8]
 8005d36:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	2201      	movs	r2, #1
 8005d3e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	79fa      	ldrb	r2, [r7, #7]
 8005d46:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8005d48:	68f8      	ldr	r0, [r7, #12]
 8005d4a:	f001 ffb7 	bl	8007cbc <USBD_LL_Init>
 8005d4e:	4603      	mov	r3, r0
 8005d50:	75fb      	strb	r3, [r7, #23]

  return ret;
 8005d52:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d54:	4618      	mov	r0, r3
 8005d56:	3718      	adds	r7, #24
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	bd80      	pop	{r7, pc}

08005d5c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b084      	sub	sp, #16
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
 8005d64:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8005d66:	2300      	movs	r3, #0
 8005d68:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d101      	bne.n	8005d74 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8005d70:	2303      	movs	r3, #3
 8005d72:	e025      	b.n	8005dc0 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	683a      	ldr	r2, [r7, #0]
 8005d78:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	32ae      	adds	r2, #174	@ 0xae
 8005d86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d00f      	beq.n	8005db0 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	32ae      	adds	r2, #174	@ 0xae
 8005d9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005da0:	f107 020e 	add.w	r2, r7, #14
 8005da4:	4610      	mov	r0, r2
 8005da6:	4798      	blx	r3
 8005da8:	4602      	mov	r2, r0
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8005db6:	1c5a      	adds	r2, r3, #1
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8005dbe:	2300      	movs	r3, #0
}
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	3710      	adds	r7, #16
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	bd80      	pop	{r7, pc}

08005dc8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8005dc8:	b580      	push	{r7, lr}
 8005dca:	b082      	sub	sp, #8
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8005dd0:	6878      	ldr	r0, [r7, #4]
 8005dd2:	f001 ffbf 	bl	8007d54 <USBD_LL_Start>
 8005dd6:	4603      	mov	r3, r0
}
 8005dd8:	4618      	mov	r0, r3
 8005dda:	3708      	adds	r7, #8
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	bd80      	pop	{r7, pc}

08005de0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8005de0:	b480      	push	{r7}
 8005de2:	b083      	sub	sp, #12
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8005de8:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8005dea:	4618      	mov	r0, r3
 8005dec:	370c      	adds	r7, #12
 8005dee:	46bd      	mov	sp, r7
 8005df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df4:	4770      	bx	lr

08005df6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005df6:	b580      	push	{r7, lr}
 8005df8:	b084      	sub	sp, #16
 8005dfa:	af00      	add	r7, sp, #0
 8005dfc:	6078      	str	r0, [r7, #4]
 8005dfe:	460b      	mov	r3, r1
 8005e00:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8005e02:	2300      	movs	r3, #0
 8005e04:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d009      	beq.n	8005e24 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	78fa      	ldrb	r2, [r7, #3]
 8005e1a:	4611      	mov	r1, r2
 8005e1c:	6878      	ldr	r0, [r7, #4]
 8005e1e:	4798      	blx	r3
 8005e20:	4603      	mov	r3, r0
 8005e22:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8005e24:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e26:	4618      	mov	r0, r3
 8005e28:	3710      	adds	r7, #16
 8005e2a:	46bd      	mov	sp, r7
 8005e2c:	bd80      	pop	{r7, pc}

08005e2e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005e2e:	b580      	push	{r7, lr}
 8005e30:	b084      	sub	sp, #16
 8005e32:	af00      	add	r7, sp, #0
 8005e34:	6078      	str	r0, [r7, #4]
 8005e36:	460b      	mov	r3, r1
 8005e38:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005e44:	685b      	ldr	r3, [r3, #4]
 8005e46:	78fa      	ldrb	r2, [r7, #3]
 8005e48:	4611      	mov	r1, r2
 8005e4a:	6878      	ldr	r0, [r7, #4]
 8005e4c:	4798      	blx	r3
 8005e4e:	4603      	mov	r3, r0
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d001      	beq.n	8005e58 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8005e54:	2303      	movs	r3, #3
 8005e56:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8005e58:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	3710      	adds	r7, #16
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	bd80      	pop	{r7, pc}

08005e62 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8005e62:	b580      	push	{r7, lr}
 8005e64:	b084      	sub	sp, #16
 8005e66:	af00      	add	r7, sp, #0
 8005e68:	6078      	str	r0, [r7, #4]
 8005e6a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8005e72:	6839      	ldr	r1, [r7, #0]
 8005e74:	4618      	mov	r0, r3
 8005e76:	f001 f920 	bl	80070ba <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2201      	movs	r2, #1
 8005e7e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8005e88:	461a      	mov	r2, r3
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8005e96:	f003 031f 	and.w	r3, r3, #31
 8005e9a:	2b02      	cmp	r3, #2
 8005e9c:	d01a      	beq.n	8005ed4 <USBD_LL_SetupStage+0x72>
 8005e9e:	2b02      	cmp	r3, #2
 8005ea0:	d822      	bhi.n	8005ee8 <USBD_LL_SetupStage+0x86>
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d002      	beq.n	8005eac <USBD_LL_SetupStage+0x4a>
 8005ea6:	2b01      	cmp	r3, #1
 8005ea8:	d00a      	beq.n	8005ec0 <USBD_LL_SetupStage+0x5e>
 8005eaa:	e01d      	b.n	8005ee8 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8005eb2:	4619      	mov	r1, r3
 8005eb4:	6878      	ldr	r0, [r7, #4]
 8005eb6:	f000 fb75 	bl	80065a4 <USBD_StdDevReq>
 8005eba:	4603      	mov	r3, r0
 8005ebc:	73fb      	strb	r3, [r7, #15]
      break;
 8005ebe:	e020      	b.n	8005f02 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8005ec6:	4619      	mov	r1, r3
 8005ec8:	6878      	ldr	r0, [r7, #4]
 8005eca:	f000 fbdd 	bl	8006688 <USBD_StdItfReq>
 8005ece:	4603      	mov	r3, r0
 8005ed0:	73fb      	strb	r3, [r7, #15]
      break;
 8005ed2:	e016      	b.n	8005f02 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8005eda:	4619      	mov	r1, r3
 8005edc:	6878      	ldr	r0, [r7, #4]
 8005ede:	f000 fc3f 	bl	8006760 <USBD_StdEPReq>
 8005ee2:	4603      	mov	r3, r0
 8005ee4:	73fb      	strb	r3, [r7, #15]
      break;
 8005ee6:	e00c      	b.n	8005f02 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8005eee:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8005ef2:	b2db      	uxtb	r3, r3
 8005ef4:	4619      	mov	r1, r3
 8005ef6:	6878      	ldr	r0, [r7, #4]
 8005ef8:	f001 ff8c 	bl	8007e14 <USBD_LL_StallEP>
 8005efc:	4603      	mov	r3, r0
 8005efe:	73fb      	strb	r3, [r7, #15]
      break;
 8005f00:	bf00      	nop
  }

  return ret;
 8005f02:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f04:	4618      	mov	r0, r3
 8005f06:	3710      	adds	r7, #16
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	bd80      	pop	{r7, pc}

08005f0c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b086      	sub	sp, #24
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	60f8      	str	r0, [r7, #12]
 8005f14:	460b      	mov	r3, r1
 8005f16:	607a      	str	r2, [r7, #4]
 8005f18:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8005f1e:	7afb      	ldrb	r3, [r7, #11]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d177      	bne.n	8006014 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8005f2a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8005f32:	2b03      	cmp	r3, #3
 8005f34:	f040 80a1 	bne.w	800607a <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8005f38:	693b      	ldr	r3, [r7, #16]
 8005f3a:	685b      	ldr	r3, [r3, #4]
 8005f3c:	693a      	ldr	r2, [r7, #16]
 8005f3e:	8992      	ldrh	r2, [r2, #12]
 8005f40:	4293      	cmp	r3, r2
 8005f42:	d91c      	bls.n	8005f7e <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8005f44:	693b      	ldr	r3, [r7, #16]
 8005f46:	685b      	ldr	r3, [r3, #4]
 8005f48:	693a      	ldr	r2, [r7, #16]
 8005f4a:	8992      	ldrh	r2, [r2, #12]
 8005f4c:	1a9a      	subs	r2, r3, r2
 8005f4e:	693b      	ldr	r3, [r7, #16]
 8005f50:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8005f52:	693b      	ldr	r3, [r7, #16]
 8005f54:	691b      	ldr	r3, [r3, #16]
 8005f56:	693a      	ldr	r2, [r7, #16]
 8005f58:	8992      	ldrh	r2, [r2, #12]
 8005f5a:	441a      	add	r2, r3
 8005f5c:	693b      	ldr	r3, [r7, #16]
 8005f5e:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8005f60:	693b      	ldr	r3, [r7, #16]
 8005f62:	6919      	ldr	r1, [r3, #16]
 8005f64:	693b      	ldr	r3, [r7, #16]
 8005f66:	899b      	ldrh	r3, [r3, #12]
 8005f68:	461a      	mov	r2, r3
 8005f6a:	693b      	ldr	r3, [r7, #16]
 8005f6c:	685b      	ldr	r3, [r3, #4]
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	bf38      	it	cc
 8005f72:	4613      	movcc	r3, r2
 8005f74:	461a      	mov	r2, r3
 8005f76:	68f8      	ldr	r0, [r7, #12]
 8005f78:	f001 f9a6 	bl	80072c8 <USBD_CtlContinueRx>
 8005f7c:	e07d      	b.n	800607a <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8005f84:	f003 031f 	and.w	r3, r3, #31
 8005f88:	2b02      	cmp	r3, #2
 8005f8a:	d014      	beq.n	8005fb6 <USBD_LL_DataOutStage+0xaa>
 8005f8c:	2b02      	cmp	r3, #2
 8005f8e:	d81d      	bhi.n	8005fcc <USBD_LL_DataOutStage+0xc0>
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d002      	beq.n	8005f9a <USBD_LL_DataOutStage+0x8e>
 8005f94:	2b01      	cmp	r3, #1
 8005f96:	d003      	beq.n	8005fa0 <USBD_LL_DataOutStage+0x94>
 8005f98:	e018      	b.n	8005fcc <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	75bb      	strb	r3, [r7, #22]
            break;
 8005f9e:	e018      	b.n	8005fd2 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8005fa6:	b2db      	uxtb	r3, r3
 8005fa8:	4619      	mov	r1, r3
 8005faa:	68f8      	ldr	r0, [r7, #12]
 8005fac:	f000 fa6e 	bl	800648c <USBD_CoreFindIF>
 8005fb0:	4603      	mov	r3, r0
 8005fb2:	75bb      	strb	r3, [r7, #22]
            break;
 8005fb4:	e00d      	b.n	8005fd2 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8005fbc:	b2db      	uxtb	r3, r3
 8005fbe:	4619      	mov	r1, r3
 8005fc0:	68f8      	ldr	r0, [r7, #12]
 8005fc2:	f000 fa70 	bl	80064a6 <USBD_CoreFindEP>
 8005fc6:	4603      	mov	r3, r0
 8005fc8:	75bb      	strb	r3, [r7, #22]
            break;
 8005fca:	e002      	b.n	8005fd2 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8005fcc:	2300      	movs	r3, #0
 8005fce:	75bb      	strb	r3, [r7, #22]
            break;
 8005fd0:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8005fd2:	7dbb      	ldrb	r3, [r7, #22]
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d119      	bne.n	800600c <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005fde:	b2db      	uxtb	r3, r3
 8005fe0:	2b03      	cmp	r3, #3
 8005fe2:	d113      	bne.n	800600c <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8005fe4:	7dba      	ldrb	r2, [r7, #22]
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	32ae      	adds	r2, #174	@ 0xae
 8005fea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005fee:	691b      	ldr	r3, [r3, #16]
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d00b      	beq.n	800600c <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8005ff4:	7dba      	ldrb	r2, [r7, #22]
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8005ffc:	7dba      	ldrb	r2, [r7, #22]
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	32ae      	adds	r2, #174	@ 0xae
 8006002:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006006:	691b      	ldr	r3, [r3, #16]
 8006008:	68f8      	ldr	r0, [r7, #12]
 800600a:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800600c:	68f8      	ldr	r0, [r7, #12]
 800600e:	f001 f96c 	bl	80072ea <USBD_CtlSendStatus>
 8006012:	e032      	b.n	800607a <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8006014:	7afb      	ldrb	r3, [r7, #11]
 8006016:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800601a:	b2db      	uxtb	r3, r3
 800601c:	4619      	mov	r1, r3
 800601e:	68f8      	ldr	r0, [r7, #12]
 8006020:	f000 fa41 	bl	80064a6 <USBD_CoreFindEP>
 8006024:	4603      	mov	r3, r0
 8006026:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006028:	7dbb      	ldrb	r3, [r7, #22]
 800602a:	2bff      	cmp	r3, #255	@ 0xff
 800602c:	d025      	beq.n	800607a <USBD_LL_DataOutStage+0x16e>
 800602e:	7dbb      	ldrb	r3, [r7, #22]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d122      	bne.n	800607a <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800603a:	b2db      	uxtb	r3, r3
 800603c:	2b03      	cmp	r3, #3
 800603e:	d117      	bne.n	8006070 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8006040:	7dba      	ldrb	r2, [r7, #22]
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	32ae      	adds	r2, #174	@ 0xae
 8006046:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800604a:	699b      	ldr	r3, [r3, #24]
 800604c:	2b00      	cmp	r3, #0
 800604e:	d00f      	beq.n	8006070 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8006050:	7dba      	ldrb	r2, [r7, #22]
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8006058:	7dba      	ldrb	r2, [r7, #22]
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	32ae      	adds	r2, #174	@ 0xae
 800605e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006062:	699b      	ldr	r3, [r3, #24]
 8006064:	7afa      	ldrb	r2, [r7, #11]
 8006066:	4611      	mov	r1, r2
 8006068:	68f8      	ldr	r0, [r7, #12]
 800606a:	4798      	blx	r3
 800606c:	4603      	mov	r3, r0
 800606e:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8006070:	7dfb      	ldrb	r3, [r7, #23]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d001      	beq.n	800607a <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8006076:	7dfb      	ldrb	r3, [r7, #23]
 8006078:	e000      	b.n	800607c <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800607a:	2300      	movs	r3, #0
}
 800607c:	4618      	mov	r0, r3
 800607e:	3718      	adds	r7, #24
 8006080:	46bd      	mov	sp, r7
 8006082:	bd80      	pop	{r7, pc}

08006084 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8006084:	b580      	push	{r7, lr}
 8006086:	b086      	sub	sp, #24
 8006088:	af00      	add	r7, sp, #0
 800608a:	60f8      	str	r0, [r7, #12]
 800608c:	460b      	mov	r3, r1
 800608e:	607a      	str	r2, [r7, #4]
 8006090:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8006092:	7afb      	ldrb	r3, [r7, #11]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d178      	bne.n	800618a <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	3314      	adds	r3, #20
 800609c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80060a4:	2b02      	cmp	r3, #2
 80060a6:	d163      	bne.n	8006170 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 80060a8:	693b      	ldr	r3, [r7, #16]
 80060aa:	685b      	ldr	r3, [r3, #4]
 80060ac:	693a      	ldr	r2, [r7, #16]
 80060ae:	8992      	ldrh	r2, [r2, #12]
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d91c      	bls.n	80060ee <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 80060b4:	693b      	ldr	r3, [r7, #16]
 80060b6:	685b      	ldr	r3, [r3, #4]
 80060b8:	693a      	ldr	r2, [r7, #16]
 80060ba:	8992      	ldrh	r2, [r2, #12]
 80060bc:	1a9a      	subs	r2, r3, r2
 80060be:	693b      	ldr	r3, [r7, #16]
 80060c0:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 80060c2:	693b      	ldr	r3, [r7, #16]
 80060c4:	691b      	ldr	r3, [r3, #16]
 80060c6:	693a      	ldr	r2, [r7, #16]
 80060c8:	8992      	ldrh	r2, [r2, #12]
 80060ca:	441a      	add	r2, r3
 80060cc:	693b      	ldr	r3, [r7, #16]
 80060ce:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 80060d0:	693b      	ldr	r3, [r7, #16]
 80060d2:	6919      	ldr	r1, [r3, #16]
 80060d4:	693b      	ldr	r3, [r7, #16]
 80060d6:	685b      	ldr	r3, [r3, #4]
 80060d8:	461a      	mov	r2, r3
 80060da:	68f8      	ldr	r0, [r7, #12]
 80060dc:	f001 f8c2 	bl	8007264 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80060e0:	2300      	movs	r3, #0
 80060e2:	2200      	movs	r2, #0
 80060e4:	2100      	movs	r1, #0
 80060e6:	68f8      	ldr	r0, [r7, #12]
 80060e8:	f001 ff3e 	bl	8007f68 <USBD_LL_PrepareReceive>
 80060ec:	e040      	b.n	8006170 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80060ee:	693b      	ldr	r3, [r7, #16]
 80060f0:	899b      	ldrh	r3, [r3, #12]
 80060f2:	461a      	mov	r2, r3
 80060f4:	693b      	ldr	r3, [r7, #16]
 80060f6:	685b      	ldr	r3, [r3, #4]
 80060f8:	429a      	cmp	r2, r3
 80060fa:	d11c      	bne.n	8006136 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 80060fc:	693b      	ldr	r3, [r7, #16]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	693a      	ldr	r2, [r7, #16]
 8006102:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8006104:	4293      	cmp	r3, r2
 8006106:	d316      	bcc.n	8006136 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8006108:	693b      	ldr	r3, [r7, #16]
 800610a:	681a      	ldr	r2, [r3, #0]
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8006112:	429a      	cmp	r2, r3
 8006114:	d20f      	bcs.n	8006136 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8006116:	2200      	movs	r2, #0
 8006118:	2100      	movs	r1, #0
 800611a:	68f8      	ldr	r0, [r7, #12]
 800611c:	f001 f8a2 	bl	8007264 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	2200      	movs	r2, #0
 8006124:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006128:	2300      	movs	r3, #0
 800612a:	2200      	movs	r2, #0
 800612c:	2100      	movs	r1, #0
 800612e:	68f8      	ldr	r0, [r7, #12]
 8006130:	f001 ff1a 	bl	8007f68 <USBD_LL_PrepareReceive>
 8006134:	e01c      	b.n	8006170 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800613c:	b2db      	uxtb	r3, r3
 800613e:	2b03      	cmp	r3, #3
 8006140:	d10f      	bne.n	8006162 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006148:	68db      	ldr	r3, [r3, #12]
 800614a:	2b00      	cmp	r3, #0
 800614c:	d009      	beq.n	8006162 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	2200      	movs	r2, #0
 8006152:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800615c:	68db      	ldr	r3, [r3, #12]
 800615e:	68f8      	ldr	r0, [r7, #12]
 8006160:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8006162:	2180      	movs	r1, #128	@ 0x80
 8006164:	68f8      	ldr	r0, [r7, #12]
 8006166:	f001 fe55 	bl	8007e14 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800616a:	68f8      	ldr	r0, [r7, #12]
 800616c:	f001 f8d0 	bl	8007310 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8006176:	2b00      	cmp	r3, #0
 8006178:	d03a      	beq.n	80061f0 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800617a:	68f8      	ldr	r0, [r7, #12]
 800617c:	f7ff fe30 	bl	8005de0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	2200      	movs	r2, #0
 8006184:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8006188:	e032      	b.n	80061f0 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800618a:	7afb      	ldrb	r3, [r7, #11]
 800618c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006190:	b2db      	uxtb	r3, r3
 8006192:	4619      	mov	r1, r3
 8006194:	68f8      	ldr	r0, [r7, #12]
 8006196:	f000 f986 	bl	80064a6 <USBD_CoreFindEP>
 800619a:	4603      	mov	r3, r0
 800619c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800619e:	7dfb      	ldrb	r3, [r7, #23]
 80061a0:	2bff      	cmp	r3, #255	@ 0xff
 80061a2:	d025      	beq.n	80061f0 <USBD_LL_DataInStage+0x16c>
 80061a4:	7dfb      	ldrb	r3, [r7, #23]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d122      	bne.n	80061f0 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80061b0:	b2db      	uxtb	r3, r3
 80061b2:	2b03      	cmp	r3, #3
 80061b4:	d11c      	bne.n	80061f0 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80061b6:	7dfa      	ldrb	r2, [r7, #23]
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	32ae      	adds	r2, #174	@ 0xae
 80061bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80061c0:	695b      	ldr	r3, [r3, #20]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d014      	beq.n	80061f0 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 80061c6:	7dfa      	ldrb	r2, [r7, #23]
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80061ce:	7dfa      	ldrb	r2, [r7, #23]
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	32ae      	adds	r2, #174	@ 0xae
 80061d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80061d8:	695b      	ldr	r3, [r3, #20]
 80061da:	7afa      	ldrb	r2, [r7, #11]
 80061dc:	4611      	mov	r1, r2
 80061de:	68f8      	ldr	r0, [r7, #12]
 80061e0:	4798      	blx	r3
 80061e2:	4603      	mov	r3, r0
 80061e4:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80061e6:	7dbb      	ldrb	r3, [r7, #22]
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d001      	beq.n	80061f0 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 80061ec:	7dbb      	ldrb	r3, [r7, #22]
 80061ee:	e000      	b.n	80061f2 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 80061f0:	2300      	movs	r3, #0
}
 80061f2:	4618      	mov	r0, r3
 80061f4:	3718      	adds	r7, #24
 80061f6:	46bd      	mov	sp, r7
 80061f8:	bd80      	pop	{r7, pc}

080061fa <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80061fa:	b580      	push	{r7, lr}
 80061fc:	b084      	sub	sp, #16
 80061fe:	af00      	add	r7, sp, #0
 8006200:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8006202:	2300      	movs	r3, #0
 8006204:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	2201      	movs	r2, #1
 800620a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	2200      	movs	r2, #0
 8006212:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2200      	movs	r2, #0
 800621a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2200      	movs	r2, #0
 8006220:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2200      	movs	r2, #0
 8006228:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006232:	2b00      	cmp	r3, #0
 8006234:	d014      	beq.n	8006260 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800623c:	685b      	ldr	r3, [r3, #4]
 800623e:	2b00      	cmp	r3, #0
 8006240:	d00e      	beq.n	8006260 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006248:	685b      	ldr	r3, [r3, #4]
 800624a:	687a      	ldr	r2, [r7, #4]
 800624c:	6852      	ldr	r2, [r2, #4]
 800624e:	b2d2      	uxtb	r2, r2
 8006250:	4611      	mov	r1, r2
 8006252:	6878      	ldr	r0, [r7, #4]
 8006254:	4798      	blx	r3
 8006256:	4603      	mov	r3, r0
 8006258:	2b00      	cmp	r3, #0
 800625a:	d001      	beq.n	8006260 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800625c:	2303      	movs	r3, #3
 800625e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006260:	2340      	movs	r3, #64	@ 0x40
 8006262:	2200      	movs	r2, #0
 8006264:	2100      	movs	r1, #0
 8006266:	6878      	ldr	r0, [r7, #4]
 8006268:	f001 fd8f 	bl	8007d8a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2201      	movs	r2, #1
 8006270:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2240      	movs	r2, #64	@ 0x40
 8006278:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800627c:	2340      	movs	r3, #64	@ 0x40
 800627e:	2200      	movs	r2, #0
 8006280:	2180      	movs	r1, #128	@ 0x80
 8006282:	6878      	ldr	r0, [r7, #4]
 8006284:	f001 fd81 	bl	8007d8a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2201      	movs	r2, #1
 800628c:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2240      	movs	r2, #64	@ 0x40
 8006294:	841a      	strh	r2, [r3, #32]

  return ret;
 8006296:	7bfb      	ldrb	r3, [r7, #15]
}
 8006298:	4618      	mov	r0, r3
 800629a:	3710      	adds	r7, #16
 800629c:	46bd      	mov	sp, r7
 800629e:	bd80      	pop	{r7, pc}

080062a0 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80062a0:	b480      	push	{r7}
 80062a2:	b083      	sub	sp, #12
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
 80062a8:	460b      	mov	r3, r1
 80062aa:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	78fa      	ldrb	r2, [r7, #3]
 80062b0:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80062b2:	2300      	movs	r3, #0
}
 80062b4:	4618      	mov	r0, r3
 80062b6:	370c      	adds	r7, #12
 80062b8:	46bd      	mov	sp, r7
 80062ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062be:	4770      	bx	lr

080062c0 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80062c0:	b480      	push	{r7}
 80062c2:	b083      	sub	sp, #12
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80062ce:	b2db      	uxtb	r3, r3
 80062d0:	2b04      	cmp	r3, #4
 80062d2:	d006      	beq.n	80062e2 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80062da:	b2da      	uxtb	r2, r3
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2204      	movs	r2, #4
 80062e6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80062ea:	2300      	movs	r3, #0
}
 80062ec:	4618      	mov	r0, r3
 80062ee:	370c      	adds	r7, #12
 80062f0:	46bd      	mov	sp, r7
 80062f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f6:	4770      	bx	lr

080062f8 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80062f8:	b480      	push	{r7}
 80062fa:	b083      	sub	sp, #12
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006306:	b2db      	uxtb	r3, r3
 8006308:	2b04      	cmp	r3, #4
 800630a:	d106      	bne.n	800631a <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8006312:	b2da      	uxtb	r2, r3
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800631a:	2300      	movs	r3, #0
}
 800631c:	4618      	mov	r0, r3
 800631e:	370c      	adds	r7, #12
 8006320:	46bd      	mov	sp, r7
 8006322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006326:	4770      	bx	lr

08006328 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8006328:	b580      	push	{r7, lr}
 800632a:	b082      	sub	sp, #8
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006336:	b2db      	uxtb	r3, r3
 8006338:	2b03      	cmp	r3, #3
 800633a:	d110      	bne.n	800635e <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006342:	2b00      	cmp	r3, #0
 8006344:	d00b      	beq.n	800635e <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800634c:	69db      	ldr	r3, [r3, #28]
 800634e:	2b00      	cmp	r3, #0
 8006350:	d005      	beq.n	800635e <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006358:	69db      	ldr	r3, [r3, #28]
 800635a:	6878      	ldr	r0, [r7, #4]
 800635c:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800635e:	2300      	movs	r3, #0
}
 8006360:	4618      	mov	r0, r3
 8006362:	3708      	adds	r7, #8
 8006364:	46bd      	mov	sp, r7
 8006366:	bd80      	pop	{r7, pc}

08006368 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b082      	sub	sp, #8
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
 8006370:	460b      	mov	r3, r1
 8006372:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	32ae      	adds	r2, #174	@ 0xae
 800637e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006382:	2b00      	cmp	r3, #0
 8006384:	d101      	bne.n	800638a <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8006386:	2303      	movs	r3, #3
 8006388:	e01c      	b.n	80063c4 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006390:	b2db      	uxtb	r3, r3
 8006392:	2b03      	cmp	r3, #3
 8006394:	d115      	bne.n	80063c2 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	32ae      	adds	r2, #174	@ 0xae
 80063a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80063a4:	6a1b      	ldr	r3, [r3, #32]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d00b      	beq.n	80063c2 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	32ae      	adds	r2, #174	@ 0xae
 80063b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80063b8:	6a1b      	ldr	r3, [r3, #32]
 80063ba:	78fa      	ldrb	r2, [r7, #3]
 80063bc:	4611      	mov	r1, r2
 80063be:	6878      	ldr	r0, [r7, #4]
 80063c0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80063c2:	2300      	movs	r3, #0
}
 80063c4:	4618      	mov	r0, r3
 80063c6:	3708      	adds	r7, #8
 80063c8:	46bd      	mov	sp, r7
 80063ca:	bd80      	pop	{r7, pc}

080063cc <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80063cc:	b580      	push	{r7, lr}
 80063ce:	b082      	sub	sp, #8
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
 80063d4:	460b      	mov	r3, r1
 80063d6:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	32ae      	adds	r2, #174	@ 0xae
 80063e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d101      	bne.n	80063ee <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80063ea:	2303      	movs	r3, #3
 80063ec:	e01c      	b.n	8006428 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80063f4:	b2db      	uxtb	r3, r3
 80063f6:	2b03      	cmp	r3, #3
 80063f8:	d115      	bne.n	8006426 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	32ae      	adds	r2, #174	@ 0xae
 8006404:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800640a:	2b00      	cmp	r3, #0
 800640c:	d00b      	beq.n	8006426 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	32ae      	adds	r2, #174	@ 0xae
 8006418:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800641c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800641e:	78fa      	ldrb	r2, [r7, #3]
 8006420:	4611      	mov	r1, r2
 8006422:	6878      	ldr	r0, [r7, #4]
 8006424:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006426:	2300      	movs	r3, #0
}
 8006428:	4618      	mov	r0, r3
 800642a:	3708      	adds	r7, #8
 800642c:	46bd      	mov	sp, r7
 800642e:	bd80      	pop	{r7, pc}

08006430 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8006430:	b480      	push	{r7}
 8006432:	b083      	sub	sp, #12
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006438:	2300      	movs	r3, #0
}
 800643a:	4618      	mov	r0, r3
 800643c:	370c      	adds	r7, #12
 800643e:	46bd      	mov	sp, r7
 8006440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006444:	4770      	bx	lr

08006446 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8006446:	b580      	push	{r7, lr}
 8006448:	b084      	sub	sp, #16
 800644a:	af00      	add	r7, sp, #0
 800644c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800644e:	2300      	movs	r3, #0
 8006450:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2201      	movs	r2, #1
 8006456:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006460:	2b00      	cmp	r3, #0
 8006462:	d00e      	beq.n	8006482 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800646a:	685b      	ldr	r3, [r3, #4]
 800646c:	687a      	ldr	r2, [r7, #4]
 800646e:	6852      	ldr	r2, [r2, #4]
 8006470:	b2d2      	uxtb	r2, r2
 8006472:	4611      	mov	r1, r2
 8006474:	6878      	ldr	r0, [r7, #4]
 8006476:	4798      	blx	r3
 8006478:	4603      	mov	r3, r0
 800647a:	2b00      	cmp	r3, #0
 800647c:	d001      	beq.n	8006482 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800647e:	2303      	movs	r3, #3
 8006480:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006482:	7bfb      	ldrb	r3, [r7, #15]
}
 8006484:	4618      	mov	r0, r3
 8006486:	3710      	adds	r7, #16
 8006488:	46bd      	mov	sp, r7
 800648a:	bd80      	pop	{r7, pc}

0800648c <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800648c:	b480      	push	{r7}
 800648e:	b083      	sub	sp, #12
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
 8006494:	460b      	mov	r3, r1
 8006496:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8006498:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800649a:	4618      	mov	r0, r3
 800649c:	370c      	adds	r7, #12
 800649e:	46bd      	mov	sp, r7
 80064a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a4:	4770      	bx	lr

080064a6 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80064a6:	b480      	push	{r7}
 80064a8:	b083      	sub	sp, #12
 80064aa:	af00      	add	r7, sp, #0
 80064ac:	6078      	str	r0, [r7, #4]
 80064ae:	460b      	mov	r3, r1
 80064b0:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80064b2:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80064b4:	4618      	mov	r0, r3
 80064b6:	370c      	adds	r7, #12
 80064b8:	46bd      	mov	sp, r7
 80064ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064be:	4770      	bx	lr

080064c0 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b086      	sub	sp, #24
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	6078      	str	r0, [r7, #4]
 80064c8:	460b      	mov	r3, r1
 80064ca:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80064d4:	2300      	movs	r3, #0
 80064d6:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	885b      	ldrh	r3, [r3, #2]
 80064dc:	b29b      	uxth	r3, r3
 80064de:	68fa      	ldr	r2, [r7, #12]
 80064e0:	7812      	ldrb	r2, [r2, #0]
 80064e2:	4293      	cmp	r3, r2
 80064e4:	d91f      	bls.n	8006526 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	781b      	ldrb	r3, [r3, #0]
 80064ea:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80064ec:	e013      	b.n	8006516 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80064ee:	f107 030a 	add.w	r3, r7, #10
 80064f2:	4619      	mov	r1, r3
 80064f4:	6978      	ldr	r0, [r7, #20]
 80064f6:	f000 f81b 	bl	8006530 <USBD_GetNextDesc>
 80064fa:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80064fc:	697b      	ldr	r3, [r7, #20]
 80064fe:	785b      	ldrb	r3, [r3, #1]
 8006500:	2b05      	cmp	r3, #5
 8006502:	d108      	bne.n	8006516 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8006504:	697b      	ldr	r3, [r7, #20]
 8006506:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8006508:	693b      	ldr	r3, [r7, #16]
 800650a:	789b      	ldrb	r3, [r3, #2]
 800650c:	78fa      	ldrb	r2, [r7, #3]
 800650e:	429a      	cmp	r2, r3
 8006510:	d008      	beq.n	8006524 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8006512:	2300      	movs	r3, #0
 8006514:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	885b      	ldrh	r3, [r3, #2]
 800651a:	b29a      	uxth	r2, r3
 800651c:	897b      	ldrh	r3, [r7, #10]
 800651e:	429a      	cmp	r2, r3
 8006520:	d8e5      	bhi.n	80064ee <USBD_GetEpDesc+0x2e>
 8006522:	e000      	b.n	8006526 <USBD_GetEpDesc+0x66>
          break;
 8006524:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8006526:	693b      	ldr	r3, [r7, #16]
}
 8006528:	4618      	mov	r0, r3
 800652a:	3718      	adds	r7, #24
 800652c:	46bd      	mov	sp, r7
 800652e:	bd80      	pop	{r7, pc}

08006530 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8006530:	b480      	push	{r7}
 8006532:	b085      	sub	sp, #20
 8006534:	af00      	add	r7, sp, #0
 8006536:	6078      	str	r0, [r7, #4]
 8006538:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	881b      	ldrh	r3, [r3, #0]
 8006542:	68fa      	ldr	r2, [r7, #12]
 8006544:	7812      	ldrb	r2, [r2, #0]
 8006546:	4413      	add	r3, r2
 8006548:	b29a      	uxth	r2, r3
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	781b      	ldrb	r3, [r3, #0]
 8006552:	461a      	mov	r2, r3
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	4413      	add	r3, r2
 8006558:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800655a:	68fb      	ldr	r3, [r7, #12]
}
 800655c:	4618      	mov	r0, r3
 800655e:	3714      	adds	r7, #20
 8006560:	46bd      	mov	sp, r7
 8006562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006566:	4770      	bx	lr

08006568 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8006568:	b480      	push	{r7}
 800656a:	b087      	sub	sp, #28
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8006574:	697b      	ldr	r3, [r7, #20]
 8006576:	781b      	ldrb	r3, [r3, #0]
 8006578:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800657a:	697b      	ldr	r3, [r7, #20]
 800657c:	3301      	adds	r3, #1
 800657e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8006580:	697b      	ldr	r3, [r7, #20]
 8006582:	781b      	ldrb	r3, [r3, #0]
 8006584:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8006586:	8a3b      	ldrh	r3, [r7, #16]
 8006588:	021b      	lsls	r3, r3, #8
 800658a:	b21a      	sxth	r2, r3
 800658c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006590:	4313      	orrs	r3, r2
 8006592:	b21b      	sxth	r3, r3
 8006594:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8006596:	89fb      	ldrh	r3, [r7, #14]
}
 8006598:	4618      	mov	r0, r3
 800659a:	371c      	adds	r7, #28
 800659c:	46bd      	mov	sp, r7
 800659e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a2:	4770      	bx	lr

080065a4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80065a4:	b580      	push	{r7, lr}
 80065a6:	b084      	sub	sp, #16
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
 80065ac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80065ae:	2300      	movs	r3, #0
 80065b0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80065b2:	683b      	ldr	r3, [r7, #0]
 80065b4:	781b      	ldrb	r3, [r3, #0]
 80065b6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80065ba:	2b40      	cmp	r3, #64	@ 0x40
 80065bc:	d005      	beq.n	80065ca <USBD_StdDevReq+0x26>
 80065be:	2b40      	cmp	r3, #64	@ 0x40
 80065c0:	d857      	bhi.n	8006672 <USBD_StdDevReq+0xce>
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d00f      	beq.n	80065e6 <USBD_StdDevReq+0x42>
 80065c6:	2b20      	cmp	r3, #32
 80065c8:	d153      	bne.n	8006672 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	32ae      	adds	r2, #174	@ 0xae
 80065d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80065d8:	689b      	ldr	r3, [r3, #8]
 80065da:	6839      	ldr	r1, [r7, #0]
 80065dc:	6878      	ldr	r0, [r7, #4]
 80065de:	4798      	blx	r3
 80065e0:	4603      	mov	r3, r0
 80065e2:	73fb      	strb	r3, [r7, #15]
      break;
 80065e4:	e04a      	b.n	800667c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	785b      	ldrb	r3, [r3, #1]
 80065ea:	2b09      	cmp	r3, #9
 80065ec:	d83b      	bhi.n	8006666 <USBD_StdDevReq+0xc2>
 80065ee:	a201      	add	r2, pc, #4	@ (adr r2, 80065f4 <USBD_StdDevReq+0x50>)
 80065f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065f4:	08006649 	.word	0x08006649
 80065f8:	0800665d 	.word	0x0800665d
 80065fc:	08006667 	.word	0x08006667
 8006600:	08006653 	.word	0x08006653
 8006604:	08006667 	.word	0x08006667
 8006608:	08006627 	.word	0x08006627
 800660c:	0800661d 	.word	0x0800661d
 8006610:	08006667 	.word	0x08006667
 8006614:	0800663f 	.word	0x0800663f
 8006618:	08006631 	.word	0x08006631
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800661c:	6839      	ldr	r1, [r7, #0]
 800661e:	6878      	ldr	r0, [r7, #4]
 8006620:	f000 fa3e 	bl	8006aa0 <USBD_GetDescriptor>
          break;
 8006624:	e024      	b.n	8006670 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8006626:	6839      	ldr	r1, [r7, #0]
 8006628:	6878      	ldr	r0, [r7, #4]
 800662a:	f000 fba3 	bl	8006d74 <USBD_SetAddress>
          break;
 800662e:	e01f      	b.n	8006670 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8006630:	6839      	ldr	r1, [r7, #0]
 8006632:	6878      	ldr	r0, [r7, #4]
 8006634:	f000 fbe2 	bl	8006dfc <USBD_SetConfig>
 8006638:	4603      	mov	r3, r0
 800663a:	73fb      	strb	r3, [r7, #15]
          break;
 800663c:	e018      	b.n	8006670 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800663e:	6839      	ldr	r1, [r7, #0]
 8006640:	6878      	ldr	r0, [r7, #4]
 8006642:	f000 fc85 	bl	8006f50 <USBD_GetConfig>
          break;
 8006646:	e013      	b.n	8006670 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8006648:	6839      	ldr	r1, [r7, #0]
 800664a:	6878      	ldr	r0, [r7, #4]
 800664c:	f000 fcb6 	bl	8006fbc <USBD_GetStatus>
          break;
 8006650:	e00e      	b.n	8006670 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8006652:	6839      	ldr	r1, [r7, #0]
 8006654:	6878      	ldr	r0, [r7, #4]
 8006656:	f000 fce5 	bl	8007024 <USBD_SetFeature>
          break;
 800665a:	e009      	b.n	8006670 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800665c:	6839      	ldr	r1, [r7, #0]
 800665e:	6878      	ldr	r0, [r7, #4]
 8006660:	f000 fd09 	bl	8007076 <USBD_ClrFeature>
          break;
 8006664:	e004      	b.n	8006670 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8006666:	6839      	ldr	r1, [r7, #0]
 8006668:	6878      	ldr	r0, [r7, #4]
 800666a:	f000 fd60 	bl	800712e <USBD_CtlError>
          break;
 800666e:	bf00      	nop
      }
      break;
 8006670:	e004      	b.n	800667c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8006672:	6839      	ldr	r1, [r7, #0]
 8006674:	6878      	ldr	r0, [r7, #4]
 8006676:	f000 fd5a 	bl	800712e <USBD_CtlError>
      break;
 800667a:	bf00      	nop
  }

  return ret;
 800667c:	7bfb      	ldrb	r3, [r7, #15]
}
 800667e:	4618      	mov	r0, r3
 8006680:	3710      	adds	r7, #16
 8006682:	46bd      	mov	sp, r7
 8006684:	bd80      	pop	{r7, pc}
 8006686:	bf00      	nop

08006688 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006688:	b580      	push	{r7, lr}
 800668a:	b084      	sub	sp, #16
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]
 8006690:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006692:	2300      	movs	r3, #0
 8006694:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006696:	683b      	ldr	r3, [r7, #0]
 8006698:	781b      	ldrb	r3, [r3, #0]
 800669a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800669e:	2b40      	cmp	r3, #64	@ 0x40
 80066a0:	d005      	beq.n	80066ae <USBD_StdItfReq+0x26>
 80066a2:	2b40      	cmp	r3, #64	@ 0x40
 80066a4:	d852      	bhi.n	800674c <USBD_StdItfReq+0xc4>
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d001      	beq.n	80066ae <USBD_StdItfReq+0x26>
 80066aa:	2b20      	cmp	r3, #32
 80066ac:	d14e      	bne.n	800674c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80066b4:	b2db      	uxtb	r3, r3
 80066b6:	3b01      	subs	r3, #1
 80066b8:	2b02      	cmp	r3, #2
 80066ba:	d840      	bhi.n	800673e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80066bc:	683b      	ldr	r3, [r7, #0]
 80066be:	889b      	ldrh	r3, [r3, #4]
 80066c0:	b2db      	uxtb	r3, r3
 80066c2:	2b01      	cmp	r3, #1
 80066c4:	d836      	bhi.n	8006734 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	889b      	ldrh	r3, [r3, #4]
 80066ca:	b2db      	uxtb	r3, r3
 80066cc:	4619      	mov	r1, r3
 80066ce:	6878      	ldr	r0, [r7, #4]
 80066d0:	f7ff fedc 	bl	800648c <USBD_CoreFindIF>
 80066d4:	4603      	mov	r3, r0
 80066d6:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80066d8:	7bbb      	ldrb	r3, [r7, #14]
 80066da:	2bff      	cmp	r3, #255	@ 0xff
 80066dc:	d01d      	beq.n	800671a <USBD_StdItfReq+0x92>
 80066de:	7bbb      	ldrb	r3, [r7, #14]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d11a      	bne.n	800671a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80066e4:	7bba      	ldrb	r2, [r7, #14]
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	32ae      	adds	r2, #174	@ 0xae
 80066ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80066ee:	689b      	ldr	r3, [r3, #8]
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d00f      	beq.n	8006714 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80066f4:	7bba      	ldrb	r2, [r7, #14]
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80066fc:	7bba      	ldrb	r2, [r7, #14]
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	32ae      	adds	r2, #174	@ 0xae
 8006702:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006706:	689b      	ldr	r3, [r3, #8]
 8006708:	6839      	ldr	r1, [r7, #0]
 800670a:	6878      	ldr	r0, [r7, #4]
 800670c:	4798      	blx	r3
 800670e:	4603      	mov	r3, r0
 8006710:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8006712:	e004      	b.n	800671e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8006714:	2303      	movs	r3, #3
 8006716:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8006718:	e001      	b.n	800671e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800671a:	2303      	movs	r3, #3
 800671c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800671e:	683b      	ldr	r3, [r7, #0]
 8006720:	88db      	ldrh	r3, [r3, #6]
 8006722:	2b00      	cmp	r3, #0
 8006724:	d110      	bne.n	8006748 <USBD_StdItfReq+0xc0>
 8006726:	7bfb      	ldrb	r3, [r7, #15]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d10d      	bne.n	8006748 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800672c:	6878      	ldr	r0, [r7, #4]
 800672e:	f000 fddc 	bl	80072ea <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8006732:	e009      	b.n	8006748 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8006734:	6839      	ldr	r1, [r7, #0]
 8006736:	6878      	ldr	r0, [r7, #4]
 8006738:	f000 fcf9 	bl	800712e <USBD_CtlError>
          break;
 800673c:	e004      	b.n	8006748 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800673e:	6839      	ldr	r1, [r7, #0]
 8006740:	6878      	ldr	r0, [r7, #4]
 8006742:	f000 fcf4 	bl	800712e <USBD_CtlError>
          break;
 8006746:	e000      	b.n	800674a <USBD_StdItfReq+0xc2>
          break;
 8006748:	bf00      	nop
      }
      break;
 800674a:	e004      	b.n	8006756 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800674c:	6839      	ldr	r1, [r7, #0]
 800674e:	6878      	ldr	r0, [r7, #4]
 8006750:	f000 fced 	bl	800712e <USBD_CtlError>
      break;
 8006754:	bf00      	nop
  }

  return ret;
 8006756:	7bfb      	ldrb	r3, [r7, #15]
}
 8006758:	4618      	mov	r0, r3
 800675a:	3710      	adds	r7, #16
 800675c:	46bd      	mov	sp, r7
 800675e:	bd80      	pop	{r7, pc}

08006760 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006760:	b580      	push	{r7, lr}
 8006762:	b084      	sub	sp, #16
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
 8006768:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800676a:	2300      	movs	r3, #0
 800676c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800676e:	683b      	ldr	r3, [r7, #0]
 8006770:	889b      	ldrh	r3, [r3, #4]
 8006772:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006774:	683b      	ldr	r3, [r7, #0]
 8006776:	781b      	ldrb	r3, [r3, #0]
 8006778:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800677c:	2b40      	cmp	r3, #64	@ 0x40
 800677e:	d007      	beq.n	8006790 <USBD_StdEPReq+0x30>
 8006780:	2b40      	cmp	r3, #64	@ 0x40
 8006782:	f200 8181 	bhi.w	8006a88 <USBD_StdEPReq+0x328>
 8006786:	2b00      	cmp	r3, #0
 8006788:	d02a      	beq.n	80067e0 <USBD_StdEPReq+0x80>
 800678a:	2b20      	cmp	r3, #32
 800678c:	f040 817c 	bne.w	8006a88 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8006790:	7bbb      	ldrb	r3, [r7, #14]
 8006792:	4619      	mov	r1, r3
 8006794:	6878      	ldr	r0, [r7, #4]
 8006796:	f7ff fe86 	bl	80064a6 <USBD_CoreFindEP>
 800679a:	4603      	mov	r3, r0
 800679c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800679e:	7b7b      	ldrb	r3, [r7, #13]
 80067a0:	2bff      	cmp	r3, #255	@ 0xff
 80067a2:	f000 8176 	beq.w	8006a92 <USBD_StdEPReq+0x332>
 80067a6:	7b7b      	ldrb	r3, [r7, #13]
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	f040 8172 	bne.w	8006a92 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 80067ae:	7b7a      	ldrb	r2, [r7, #13]
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80067b6:	7b7a      	ldrb	r2, [r7, #13]
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	32ae      	adds	r2, #174	@ 0xae
 80067bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80067c0:	689b      	ldr	r3, [r3, #8]
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	f000 8165 	beq.w	8006a92 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80067c8:	7b7a      	ldrb	r2, [r7, #13]
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	32ae      	adds	r2, #174	@ 0xae
 80067ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80067d2:	689b      	ldr	r3, [r3, #8]
 80067d4:	6839      	ldr	r1, [r7, #0]
 80067d6:	6878      	ldr	r0, [r7, #4]
 80067d8:	4798      	blx	r3
 80067da:	4603      	mov	r3, r0
 80067dc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80067de:	e158      	b.n	8006a92 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80067e0:	683b      	ldr	r3, [r7, #0]
 80067e2:	785b      	ldrb	r3, [r3, #1]
 80067e4:	2b03      	cmp	r3, #3
 80067e6:	d008      	beq.n	80067fa <USBD_StdEPReq+0x9a>
 80067e8:	2b03      	cmp	r3, #3
 80067ea:	f300 8147 	bgt.w	8006a7c <USBD_StdEPReq+0x31c>
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	f000 809b 	beq.w	800692a <USBD_StdEPReq+0x1ca>
 80067f4:	2b01      	cmp	r3, #1
 80067f6:	d03c      	beq.n	8006872 <USBD_StdEPReq+0x112>
 80067f8:	e140      	b.n	8006a7c <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006800:	b2db      	uxtb	r3, r3
 8006802:	2b02      	cmp	r3, #2
 8006804:	d002      	beq.n	800680c <USBD_StdEPReq+0xac>
 8006806:	2b03      	cmp	r3, #3
 8006808:	d016      	beq.n	8006838 <USBD_StdEPReq+0xd8>
 800680a:	e02c      	b.n	8006866 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800680c:	7bbb      	ldrb	r3, [r7, #14]
 800680e:	2b00      	cmp	r3, #0
 8006810:	d00d      	beq.n	800682e <USBD_StdEPReq+0xce>
 8006812:	7bbb      	ldrb	r3, [r7, #14]
 8006814:	2b80      	cmp	r3, #128	@ 0x80
 8006816:	d00a      	beq.n	800682e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006818:	7bbb      	ldrb	r3, [r7, #14]
 800681a:	4619      	mov	r1, r3
 800681c:	6878      	ldr	r0, [r7, #4]
 800681e:	f001 faf9 	bl	8007e14 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006822:	2180      	movs	r1, #128	@ 0x80
 8006824:	6878      	ldr	r0, [r7, #4]
 8006826:	f001 faf5 	bl	8007e14 <USBD_LL_StallEP>
 800682a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800682c:	e020      	b.n	8006870 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800682e:	6839      	ldr	r1, [r7, #0]
 8006830:	6878      	ldr	r0, [r7, #4]
 8006832:	f000 fc7c 	bl	800712e <USBD_CtlError>
              break;
 8006836:	e01b      	b.n	8006870 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	885b      	ldrh	r3, [r3, #2]
 800683c:	2b00      	cmp	r3, #0
 800683e:	d10e      	bne.n	800685e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8006840:	7bbb      	ldrb	r3, [r7, #14]
 8006842:	2b00      	cmp	r3, #0
 8006844:	d00b      	beq.n	800685e <USBD_StdEPReq+0xfe>
 8006846:	7bbb      	ldrb	r3, [r7, #14]
 8006848:	2b80      	cmp	r3, #128	@ 0x80
 800684a:	d008      	beq.n	800685e <USBD_StdEPReq+0xfe>
 800684c:	683b      	ldr	r3, [r7, #0]
 800684e:	88db      	ldrh	r3, [r3, #6]
 8006850:	2b00      	cmp	r3, #0
 8006852:	d104      	bne.n	800685e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8006854:	7bbb      	ldrb	r3, [r7, #14]
 8006856:	4619      	mov	r1, r3
 8006858:	6878      	ldr	r0, [r7, #4]
 800685a:	f001 fadb 	bl	8007e14 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800685e:	6878      	ldr	r0, [r7, #4]
 8006860:	f000 fd43 	bl	80072ea <USBD_CtlSendStatus>

              break;
 8006864:	e004      	b.n	8006870 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8006866:	6839      	ldr	r1, [r7, #0]
 8006868:	6878      	ldr	r0, [r7, #4]
 800686a:	f000 fc60 	bl	800712e <USBD_CtlError>
              break;
 800686e:	bf00      	nop
          }
          break;
 8006870:	e109      	b.n	8006a86 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006878:	b2db      	uxtb	r3, r3
 800687a:	2b02      	cmp	r3, #2
 800687c:	d002      	beq.n	8006884 <USBD_StdEPReq+0x124>
 800687e:	2b03      	cmp	r3, #3
 8006880:	d016      	beq.n	80068b0 <USBD_StdEPReq+0x150>
 8006882:	e04b      	b.n	800691c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006884:	7bbb      	ldrb	r3, [r7, #14]
 8006886:	2b00      	cmp	r3, #0
 8006888:	d00d      	beq.n	80068a6 <USBD_StdEPReq+0x146>
 800688a:	7bbb      	ldrb	r3, [r7, #14]
 800688c:	2b80      	cmp	r3, #128	@ 0x80
 800688e:	d00a      	beq.n	80068a6 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006890:	7bbb      	ldrb	r3, [r7, #14]
 8006892:	4619      	mov	r1, r3
 8006894:	6878      	ldr	r0, [r7, #4]
 8006896:	f001 fabd 	bl	8007e14 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800689a:	2180      	movs	r1, #128	@ 0x80
 800689c:	6878      	ldr	r0, [r7, #4]
 800689e:	f001 fab9 	bl	8007e14 <USBD_LL_StallEP>
 80068a2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80068a4:	e040      	b.n	8006928 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80068a6:	6839      	ldr	r1, [r7, #0]
 80068a8:	6878      	ldr	r0, [r7, #4]
 80068aa:	f000 fc40 	bl	800712e <USBD_CtlError>
              break;
 80068ae:	e03b      	b.n	8006928 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80068b0:	683b      	ldr	r3, [r7, #0]
 80068b2:	885b      	ldrh	r3, [r3, #2]
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d136      	bne.n	8006926 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80068b8:	7bbb      	ldrb	r3, [r7, #14]
 80068ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d004      	beq.n	80068cc <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80068c2:	7bbb      	ldrb	r3, [r7, #14]
 80068c4:	4619      	mov	r1, r3
 80068c6:	6878      	ldr	r0, [r7, #4]
 80068c8:	f001 fac3 	bl	8007e52 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80068cc:	6878      	ldr	r0, [r7, #4]
 80068ce:	f000 fd0c 	bl	80072ea <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80068d2:	7bbb      	ldrb	r3, [r7, #14]
 80068d4:	4619      	mov	r1, r3
 80068d6:	6878      	ldr	r0, [r7, #4]
 80068d8:	f7ff fde5 	bl	80064a6 <USBD_CoreFindEP>
 80068dc:	4603      	mov	r3, r0
 80068de:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80068e0:	7b7b      	ldrb	r3, [r7, #13]
 80068e2:	2bff      	cmp	r3, #255	@ 0xff
 80068e4:	d01f      	beq.n	8006926 <USBD_StdEPReq+0x1c6>
 80068e6:	7b7b      	ldrb	r3, [r7, #13]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d11c      	bne.n	8006926 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80068ec:	7b7a      	ldrb	r2, [r7, #13]
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80068f4:	7b7a      	ldrb	r2, [r7, #13]
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	32ae      	adds	r2, #174	@ 0xae
 80068fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80068fe:	689b      	ldr	r3, [r3, #8]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d010      	beq.n	8006926 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8006904:	7b7a      	ldrb	r2, [r7, #13]
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	32ae      	adds	r2, #174	@ 0xae
 800690a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800690e:	689b      	ldr	r3, [r3, #8]
 8006910:	6839      	ldr	r1, [r7, #0]
 8006912:	6878      	ldr	r0, [r7, #4]
 8006914:	4798      	blx	r3
 8006916:	4603      	mov	r3, r0
 8006918:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800691a:	e004      	b.n	8006926 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800691c:	6839      	ldr	r1, [r7, #0]
 800691e:	6878      	ldr	r0, [r7, #4]
 8006920:	f000 fc05 	bl	800712e <USBD_CtlError>
              break;
 8006924:	e000      	b.n	8006928 <USBD_StdEPReq+0x1c8>
              break;
 8006926:	bf00      	nop
          }
          break;
 8006928:	e0ad      	b.n	8006a86 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006930:	b2db      	uxtb	r3, r3
 8006932:	2b02      	cmp	r3, #2
 8006934:	d002      	beq.n	800693c <USBD_StdEPReq+0x1dc>
 8006936:	2b03      	cmp	r3, #3
 8006938:	d033      	beq.n	80069a2 <USBD_StdEPReq+0x242>
 800693a:	e099      	b.n	8006a70 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800693c:	7bbb      	ldrb	r3, [r7, #14]
 800693e:	2b00      	cmp	r3, #0
 8006940:	d007      	beq.n	8006952 <USBD_StdEPReq+0x1f2>
 8006942:	7bbb      	ldrb	r3, [r7, #14]
 8006944:	2b80      	cmp	r3, #128	@ 0x80
 8006946:	d004      	beq.n	8006952 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8006948:	6839      	ldr	r1, [r7, #0]
 800694a:	6878      	ldr	r0, [r7, #4]
 800694c:	f000 fbef 	bl	800712e <USBD_CtlError>
                break;
 8006950:	e093      	b.n	8006a7a <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006952:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006956:	2b00      	cmp	r3, #0
 8006958:	da0b      	bge.n	8006972 <USBD_StdEPReq+0x212>
 800695a:	7bbb      	ldrb	r3, [r7, #14]
 800695c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006960:	4613      	mov	r3, r2
 8006962:	009b      	lsls	r3, r3, #2
 8006964:	4413      	add	r3, r2
 8006966:	009b      	lsls	r3, r3, #2
 8006968:	3310      	adds	r3, #16
 800696a:	687a      	ldr	r2, [r7, #4]
 800696c:	4413      	add	r3, r2
 800696e:	3304      	adds	r3, #4
 8006970:	e00b      	b.n	800698a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006972:	7bbb      	ldrb	r3, [r7, #14]
 8006974:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006978:	4613      	mov	r3, r2
 800697a:	009b      	lsls	r3, r3, #2
 800697c:	4413      	add	r3, r2
 800697e:	009b      	lsls	r3, r3, #2
 8006980:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006984:	687a      	ldr	r2, [r7, #4]
 8006986:	4413      	add	r3, r2
 8006988:	3304      	adds	r3, #4
 800698a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800698c:	68bb      	ldr	r3, [r7, #8]
 800698e:	2200      	movs	r2, #0
 8006990:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006992:	68bb      	ldr	r3, [r7, #8]
 8006994:	330e      	adds	r3, #14
 8006996:	2202      	movs	r2, #2
 8006998:	4619      	mov	r1, r3
 800699a:	6878      	ldr	r0, [r7, #4]
 800699c:	f000 fc44 	bl	8007228 <USBD_CtlSendData>
              break;
 80069a0:	e06b      	b.n	8006a7a <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80069a2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	da11      	bge.n	80069ce <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80069aa:	7bbb      	ldrb	r3, [r7, #14]
 80069ac:	f003 020f 	and.w	r2, r3, #15
 80069b0:	6879      	ldr	r1, [r7, #4]
 80069b2:	4613      	mov	r3, r2
 80069b4:	009b      	lsls	r3, r3, #2
 80069b6:	4413      	add	r3, r2
 80069b8:	009b      	lsls	r3, r3, #2
 80069ba:	440b      	add	r3, r1
 80069bc:	3323      	adds	r3, #35	@ 0x23
 80069be:	781b      	ldrb	r3, [r3, #0]
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d117      	bne.n	80069f4 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 80069c4:	6839      	ldr	r1, [r7, #0]
 80069c6:	6878      	ldr	r0, [r7, #4]
 80069c8:	f000 fbb1 	bl	800712e <USBD_CtlError>
                  break;
 80069cc:	e055      	b.n	8006a7a <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80069ce:	7bbb      	ldrb	r3, [r7, #14]
 80069d0:	f003 020f 	and.w	r2, r3, #15
 80069d4:	6879      	ldr	r1, [r7, #4]
 80069d6:	4613      	mov	r3, r2
 80069d8:	009b      	lsls	r3, r3, #2
 80069da:	4413      	add	r3, r2
 80069dc:	009b      	lsls	r3, r3, #2
 80069de:	440b      	add	r3, r1
 80069e0:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80069e4:	781b      	ldrb	r3, [r3, #0]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d104      	bne.n	80069f4 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 80069ea:	6839      	ldr	r1, [r7, #0]
 80069ec:	6878      	ldr	r0, [r7, #4]
 80069ee:	f000 fb9e 	bl	800712e <USBD_CtlError>
                  break;
 80069f2:	e042      	b.n	8006a7a <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80069f4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	da0b      	bge.n	8006a14 <USBD_StdEPReq+0x2b4>
 80069fc:	7bbb      	ldrb	r3, [r7, #14]
 80069fe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006a02:	4613      	mov	r3, r2
 8006a04:	009b      	lsls	r3, r3, #2
 8006a06:	4413      	add	r3, r2
 8006a08:	009b      	lsls	r3, r3, #2
 8006a0a:	3310      	adds	r3, #16
 8006a0c:	687a      	ldr	r2, [r7, #4]
 8006a0e:	4413      	add	r3, r2
 8006a10:	3304      	adds	r3, #4
 8006a12:	e00b      	b.n	8006a2c <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006a14:	7bbb      	ldrb	r3, [r7, #14]
 8006a16:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006a1a:	4613      	mov	r3, r2
 8006a1c:	009b      	lsls	r3, r3, #2
 8006a1e:	4413      	add	r3, r2
 8006a20:	009b      	lsls	r3, r3, #2
 8006a22:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006a26:	687a      	ldr	r2, [r7, #4]
 8006a28:	4413      	add	r3, r2
 8006a2a:	3304      	adds	r3, #4
 8006a2c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8006a2e:	7bbb      	ldrb	r3, [r7, #14]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d002      	beq.n	8006a3a <USBD_StdEPReq+0x2da>
 8006a34:	7bbb      	ldrb	r3, [r7, #14]
 8006a36:	2b80      	cmp	r3, #128	@ 0x80
 8006a38:	d103      	bne.n	8006a42 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8006a3a:	68bb      	ldr	r3, [r7, #8]
 8006a3c:	2200      	movs	r2, #0
 8006a3e:	739a      	strb	r2, [r3, #14]
 8006a40:	e00e      	b.n	8006a60 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8006a42:	7bbb      	ldrb	r3, [r7, #14]
 8006a44:	4619      	mov	r1, r3
 8006a46:	6878      	ldr	r0, [r7, #4]
 8006a48:	f001 fa22 	bl	8007e90 <USBD_LL_IsStallEP>
 8006a4c:	4603      	mov	r3, r0
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d003      	beq.n	8006a5a <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8006a52:	68bb      	ldr	r3, [r7, #8]
 8006a54:	2201      	movs	r2, #1
 8006a56:	739a      	strb	r2, [r3, #14]
 8006a58:	e002      	b.n	8006a60 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 8006a5a:	68bb      	ldr	r3, [r7, #8]
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006a60:	68bb      	ldr	r3, [r7, #8]
 8006a62:	330e      	adds	r3, #14
 8006a64:	2202      	movs	r2, #2
 8006a66:	4619      	mov	r1, r3
 8006a68:	6878      	ldr	r0, [r7, #4]
 8006a6a:	f000 fbdd 	bl	8007228 <USBD_CtlSendData>
              break;
 8006a6e:	e004      	b.n	8006a7a <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8006a70:	6839      	ldr	r1, [r7, #0]
 8006a72:	6878      	ldr	r0, [r7, #4]
 8006a74:	f000 fb5b 	bl	800712e <USBD_CtlError>
              break;
 8006a78:	bf00      	nop
          }
          break;
 8006a7a:	e004      	b.n	8006a86 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8006a7c:	6839      	ldr	r1, [r7, #0]
 8006a7e:	6878      	ldr	r0, [r7, #4]
 8006a80:	f000 fb55 	bl	800712e <USBD_CtlError>
          break;
 8006a84:	bf00      	nop
      }
      break;
 8006a86:	e005      	b.n	8006a94 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8006a88:	6839      	ldr	r1, [r7, #0]
 8006a8a:	6878      	ldr	r0, [r7, #4]
 8006a8c:	f000 fb4f 	bl	800712e <USBD_CtlError>
      break;
 8006a90:	e000      	b.n	8006a94 <USBD_StdEPReq+0x334>
      break;
 8006a92:	bf00      	nop
  }

  return ret;
 8006a94:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a96:	4618      	mov	r0, r3
 8006a98:	3710      	adds	r7, #16
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	bd80      	pop	{r7, pc}
	...

08006aa0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006aa0:	b580      	push	{r7, lr}
 8006aa2:	b084      	sub	sp, #16
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
 8006aa8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006aaa:	2300      	movs	r3, #0
 8006aac:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8006aae:	2300      	movs	r3, #0
 8006ab0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8006ab6:	683b      	ldr	r3, [r7, #0]
 8006ab8:	885b      	ldrh	r3, [r3, #2]
 8006aba:	0a1b      	lsrs	r3, r3, #8
 8006abc:	b29b      	uxth	r3, r3
 8006abe:	3b01      	subs	r3, #1
 8006ac0:	2b06      	cmp	r3, #6
 8006ac2:	f200 8128 	bhi.w	8006d16 <USBD_GetDescriptor+0x276>
 8006ac6:	a201      	add	r2, pc, #4	@ (adr r2, 8006acc <USBD_GetDescriptor+0x2c>)
 8006ac8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006acc:	08006ae9 	.word	0x08006ae9
 8006ad0:	08006b01 	.word	0x08006b01
 8006ad4:	08006b41 	.word	0x08006b41
 8006ad8:	08006d17 	.word	0x08006d17
 8006adc:	08006d17 	.word	0x08006d17
 8006ae0:	08006cb7 	.word	0x08006cb7
 8006ae4:	08006ce3 	.word	0x08006ce3
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	687a      	ldr	r2, [r7, #4]
 8006af2:	7c12      	ldrb	r2, [r2, #16]
 8006af4:	f107 0108 	add.w	r1, r7, #8
 8006af8:	4610      	mov	r0, r2
 8006afa:	4798      	blx	r3
 8006afc:	60f8      	str	r0, [r7, #12]
      break;
 8006afe:	e112      	b.n	8006d26 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	7c1b      	ldrb	r3, [r3, #16]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d10d      	bne.n	8006b24 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006b0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b10:	f107 0208 	add.w	r2, r7, #8
 8006b14:	4610      	mov	r0, r2
 8006b16:	4798      	blx	r3
 8006b18:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	3301      	adds	r3, #1
 8006b1e:	2202      	movs	r2, #2
 8006b20:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8006b22:	e100      	b.n	8006d26 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006b2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b2c:	f107 0208 	add.w	r2, r7, #8
 8006b30:	4610      	mov	r0, r2
 8006b32:	4798      	blx	r3
 8006b34:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	3301      	adds	r3, #1
 8006b3a:	2202      	movs	r2, #2
 8006b3c:	701a      	strb	r2, [r3, #0]
      break;
 8006b3e:	e0f2      	b.n	8006d26 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8006b40:	683b      	ldr	r3, [r7, #0]
 8006b42:	885b      	ldrh	r3, [r3, #2]
 8006b44:	b2db      	uxtb	r3, r3
 8006b46:	2b05      	cmp	r3, #5
 8006b48:	f200 80ac 	bhi.w	8006ca4 <USBD_GetDescriptor+0x204>
 8006b4c:	a201      	add	r2, pc, #4	@ (adr r2, 8006b54 <USBD_GetDescriptor+0xb4>)
 8006b4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b52:	bf00      	nop
 8006b54:	08006b6d 	.word	0x08006b6d
 8006b58:	08006ba1 	.word	0x08006ba1
 8006b5c:	08006bd5 	.word	0x08006bd5
 8006b60:	08006c09 	.word	0x08006c09
 8006b64:	08006c3d 	.word	0x08006c3d
 8006b68:	08006c71 	.word	0x08006c71
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006b72:	685b      	ldr	r3, [r3, #4]
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d00b      	beq.n	8006b90 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006b7e:	685b      	ldr	r3, [r3, #4]
 8006b80:	687a      	ldr	r2, [r7, #4]
 8006b82:	7c12      	ldrb	r2, [r2, #16]
 8006b84:	f107 0108 	add.w	r1, r7, #8
 8006b88:	4610      	mov	r0, r2
 8006b8a:	4798      	blx	r3
 8006b8c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006b8e:	e091      	b.n	8006cb4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006b90:	6839      	ldr	r1, [r7, #0]
 8006b92:	6878      	ldr	r0, [r7, #4]
 8006b94:	f000 facb 	bl	800712e <USBD_CtlError>
            err++;
 8006b98:	7afb      	ldrb	r3, [r7, #11]
 8006b9a:	3301      	adds	r3, #1
 8006b9c:	72fb      	strb	r3, [r7, #11]
          break;
 8006b9e:	e089      	b.n	8006cb4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006ba6:	689b      	ldr	r3, [r3, #8]
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d00b      	beq.n	8006bc4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006bb2:	689b      	ldr	r3, [r3, #8]
 8006bb4:	687a      	ldr	r2, [r7, #4]
 8006bb6:	7c12      	ldrb	r2, [r2, #16]
 8006bb8:	f107 0108 	add.w	r1, r7, #8
 8006bbc:	4610      	mov	r0, r2
 8006bbe:	4798      	blx	r3
 8006bc0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006bc2:	e077      	b.n	8006cb4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006bc4:	6839      	ldr	r1, [r7, #0]
 8006bc6:	6878      	ldr	r0, [r7, #4]
 8006bc8:	f000 fab1 	bl	800712e <USBD_CtlError>
            err++;
 8006bcc:	7afb      	ldrb	r3, [r7, #11]
 8006bce:	3301      	adds	r3, #1
 8006bd0:	72fb      	strb	r3, [r7, #11]
          break;
 8006bd2:	e06f      	b.n	8006cb4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006bda:	68db      	ldr	r3, [r3, #12]
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d00b      	beq.n	8006bf8 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006be6:	68db      	ldr	r3, [r3, #12]
 8006be8:	687a      	ldr	r2, [r7, #4]
 8006bea:	7c12      	ldrb	r2, [r2, #16]
 8006bec:	f107 0108 	add.w	r1, r7, #8
 8006bf0:	4610      	mov	r0, r2
 8006bf2:	4798      	blx	r3
 8006bf4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006bf6:	e05d      	b.n	8006cb4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006bf8:	6839      	ldr	r1, [r7, #0]
 8006bfa:	6878      	ldr	r0, [r7, #4]
 8006bfc:	f000 fa97 	bl	800712e <USBD_CtlError>
            err++;
 8006c00:	7afb      	ldrb	r3, [r7, #11]
 8006c02:	3301      	adds	r3, #1
 8006c04:	72fb      	strb	r3, [r7, #11]
          break;
 8006c06:	e055      	b.n	8006cb4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006c0e:	691b      	ldr	r3, [r3, #16]
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d00b      	beq.n	8006c2c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006c1a:	691b      	ldr	r3, [r3, #16]
 8006c1c:	687a      	ldr	r2, [r7, #4]
 8006c1e:	7c12      	ldrb	r2, [r2, #16]
 8006c20:	f107 0108 	add.w	r1, r7, #8
 8006c24:	4610      	mov	r0, r2
 8006c26:	4798      	blx	r3
 8006c28:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006c2a:	e043      	b.n	8006cb4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006c2c:	6839      	ldr	r1, [r7, #0]
 8006c2e:	6878      	ldr	r0, [r7, #4]
 8006c30:	f000 fa7d 	bl	800712e <USBD_CtlError>
            err++;
 8006c34:	7afb      	ldrb	r3, [r7, #11]
 8006c36:	3301      	adds	r3, #1
 8006c38:	72fb      	strb	r3, [r7, #11]
          break;
 8006c3a:	e03b      	b.n	8006cb4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006c42:	695b      	ldr	r3, [r3, #20]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d00b      	beq.n	8006c60 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006c4e:	695b      	ldr	r3, [r3, #20]
 8006c50:	687a      	ldr	r2, [r7, #4]
 8006c52:	7c12      	ldrb	r2, [r2, #16]
 8006c54:	f107 0108 	add.w	r1, r7, #8
 8006c58:	4610      	mov	r0, r2
 8006c5a:	4798      	blx	r3
 8006c5c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006c5e:	e029      	b.n	8006cb4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006c60:	6839      	ldr	r1, [r7, #0]
 8006c62:	6878      	ldr	r0, [r7, #4]
 8006c64:	f000 fa63 	bl	800712e <USBD_CtlError>
            err++;
 8006c68:	7afb      	ldrb	r3, [r7, #11]
 8006c6a:	3301      	adds	r3, #1
 8006c6c:	72fb      	strb	r3, [r7, #11]
          break;
 8006c6e:	e021      	b.n	8006cb4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006c76:	699b      	ldr	r3, [r3, #24]
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d00b      	beq.n	8006c94 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006c82:	699b      	ldr	r3, [r3, #24]
 8006c84:	687a      	ldr	r2, [r7, #4]
 8006c86:	7c12      	ldrb	r2, [r2, #16]
 8006c88:	f107 0108 	add.w	r1, r7, #8
 8006c8c:	4610      	mov	r0, r2
 8006c8e:	4798      	blx	r3
 8006c90:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006c92:	e00f      	b.n	8006cb4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006c94:	6839      	ldr	r1, [r7, #0]
 8006c96:	6878      	ldr	r0, [r7, #4]
 8006c98:	f000 fa49 	bl	800712e <USBD_CtlError>
            err++;
 8006c9c:	7afb      	ldrb	r3, [r7, #11]
 8006c9e:	3301      	adds	r3, #1
 8006ca0:	72fb      	strb	r3, [r7, #11]
          break;
 8006ca2:	e007      	b.n	8006cb4 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8006ca4:	6839      	ldr	r1, [r7, #0]
 8006ca6:	6878      	ldr	r0, [r7, #4]
 8006ca8:	f000 fa41 	bl	800712e <USBD_CtlError>
          err++;
 8006cac:	7afb      	ldrb	r3, [r7, #11]
 8006cae:	3301      	adds	r3, #1
 8006cb0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8006cb2:	bf00      	nop
      }
      break;
 8006cb4:	e037      	b.n	8006d26 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	7c1b      	ldrb	r3, [r3, #16]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d109      	bne.n	8006cd2 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006cc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006cc6:	f107 0208 	add.w	r2, r7, #8
 8006cca:	4610      	mov	r0, r2
 8006ccc:	4798      	blx	r3
 8006cce:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006cd0:	e029      	b.n	8006d26 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8006cd2:	6839      	ldr	r1, [r7, #0]
 8006cd4:	6878      	ldr	r0, [r7, #4]
 8006cd6:	f000 fa2a 	bl	800712e <USBD_CtlError>
        err++;
 8006cda:	7afb      	ldrb	r3, [r7, #11]
 8006cdc:	3301      	adds	r3, #1
 8006cde:	72fb      	strb	r3, [r7, #11]
      break;
 8006ce0:	e021      	b.n	8006d26 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	7c1b      	ldrb	r3, [r3, #16]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d10d      	bne.n	8006d06 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006cf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cf2:	f107 0208 	add.w	r2, r7, #8
 8006cf6:	4610      	mov	r0, r2
 8006cf8:	4798      	blx	r3
 8006cfa:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	3301      	adds	r3, #1
 8006d00:	2207      	movs	r2, #7
 8006d02:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006d04:	e00f      	b.n	8006d26 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8006d06:	6839      	ldr	r1, [r7, #0]
 8006d08:	6878      	ldr	r0, [r7, #4]
 8006d0a:	f000 fa10 	bl	800712e <USBD_CtlError>
        err++;
 8006d0e:	7afb      	ldrb	r3, [r7, #11]
 8006d10:	3301      	adds	r3, #1
 8006d12:	72fb      	strb	r3, [r7, #11]
      break;
 8006d14:	e007      	b.n	8006d26 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8006d16:	6839      	ldr	r1, [r7, #0]
 8006d18:	6878      	ldr	r0, [r7, #4]
 8006d1a:	f000 fa08 	bl	800712e <USBD_CtlError>
      err++;
 8006d1e:	7afb      	ldrb	r3, [r7, #11]
 8006d20:	3301      	adds	r3, #1
 8006d22:	72fb      	strb	r3, [r7, #11]
      break;
 8006d24:	bf00      	nop
  }

  if (err != 0U)
 8006d26:	7afb      	ldrb	r3, [r7, #11]
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d11e      	bne.n	8006d6a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8006d2c:	683b      	ldr	r3, [r7, #0]
 8006d2e:	88db      	ldrh	r3, [r3, #6]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d016      	beq.n	8006d62 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8006d34:	893b      	ldrh	r3, [r7, #8]
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d00e      	beq.n	8006d58 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8006d3a:	683b      	ldr	r3, [r7, #0]
 8006d3c:	88da      	ldrh	r2, [r3, #6]
 8006d3e:	893b      	ldrh	r3, [r7, #8]
 8006d40:	4293      	cmp	r3, r2
 8006d42:	bf28      	it	cs
 8006d44:	4613      	movcs	r3, r2
 8006d46:	b29b      	uxth	r3, r3
 8006d48:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8006d4a:	893b      	ldrh	r3, [r7, #8]
 8006d4c:	461a      	mov	r2, r3
 8006d4e:	68f9      	ldr	r1, [r7, #12]
 8006d50:	6878      	ldr	r0, [r7, #4]
 8006d52:	f000 fa69 	bl	8007228 <USBD_CtlSendData>
 8006d56:	e009      	b.n	8006d6c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8006d58:	6839      	ldr	r1, [r7, #0]
 8006d5a:	6878      	ldr	r0, [r7, #4]
 8006d5c:	f000 f9e7 	bl	800712e <USBD_CtlError>
 8006d60:	e004      	b.n	8006d6c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8006d62:	6878      	ldr	r0, [r7, #4]
 8006d64:	f000 fac1 	bl	80072ea <USBD_CtlSendStatus>
 8006d68:	e000      	b.n	8006d6c <USBD_GetDescriptor+0x2cc>
    return;
 8006d6a:	bf00      	nop
  }
}
 8006d6c:	3710      	adds	r7, #16
 8006d6e:	46bd      	mov	sp, r7
 8006d70:	bd80      	pop	{r7, pc}
 8006d72:	bf00      	nop

08006d74 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006d74:	b580      	push	{r7, lr}
 8006d76:	b084      	sub	sp, #16
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	6078      	str	r0, [r7, #4]
 8006d7c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	889b      	ldrh	r3, [r3, #4]
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d131      	bne.n	8006dea <USBD_SetAddress+0x76>
 8006d86:	683b      	ldr	r3, [r7, #0]
 8006d88:	88db      	ldrh	r3, [r3, #6]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d12d      	bne.n	8006dea <USBD_SetAddress+0x76>
 8006d8e:	683b      	ldr	r3, [r7, #0]
 8006d90:	885b      	ldrh	r3, [r3, #2]
 8006d92:	2b7f      	cmp	r3, #127	@ 0x7f
 8006d94:	d829      	bhi.n	8006dea <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8006d96:	683b      	ldr	r3, [r7, #0]
 8006d98:	885b      	ldrh	r3, [r3, #2]
 8006d9a:	b2db      	uxtb	r3, r3
 8006d9c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006da0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006da8:	b2db      	uxtb	r3, r3
 8006daa:	2b03      	cmp	r3, #3
 8006dac:	d104      	bne.n	8006db8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8006dae:	6839      	ldr	r1, [r7, #0]
 8006db0:	6878      	ldr	r0, [r7, #4]
 8006db2:	f000 f9bc 	bl	800712e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006db6:	e01d      	b.n	8006df4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	7bfa      	ldrb	r2, [r7, #15]
 8006dbc:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8006dc0:	7bfb      	ldrb	r3, [r7, #15]
 8006dc2:	4619      	mov	r1, r3
 8006dc4:	6878      	ldr	r0, [r7, #4]
 8006dc6:	f001 f88f 	bl	8007ee8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8006dca:	6878      	ldr	r0, [r7, #4]
 8006dcc:	f000 fa8d 	bl	80072ea <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8006dd0:	7bfb      	ldrb	r3, [r7, #15]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d004      	beq.n	8006de0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	2202      	movs	r2, #2
 8006dda:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006dde:	e009      	b.n	8006df4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	2201      	movs	r2, #1
 8006de4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006de8:	e004      	b.n	8006df4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8006dea:	6839      	ldr	r1, [r7, #0]
 8006dec:	6878      	ldr	r0, [r7, #4]
 8006dee:	f000 f99e 	bl	800712e <USBD_CtlError>
  }
}
 8006df2:	bf00      	nop
 8006df4:	bf00      	nop
 8006df6:	3710      	adds	r7, #16
 8006df8:	46bd      	mov	sp, r7
 8006dfa:	bd80      	pop	{r7, pc}

08006dfc <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006dfc:	b580      	push	{r7, lr}
 8006dfe:	b084      	sub	sp, #16
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]
 8006e04:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006e06:	2300      	movs	r3, #0
 8006e08:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8006e0a:	683b      	ldr	r3, [r7, #0]
 8006e0c:	885b      	ldrh	r3, [r3, #2]
 8006e0e:	b2da      	uxtb	r2, r3
 8006e10:	4b4e      	ldr	r3, [pc, #312]	@ (8006f4c <USBD_SetConfig+0x150>)
 8006e12:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8006e14:	4b4d      	ldr	r3, [pc, #308]	@ (8006f4c <USBD_SetConfig+0x150>)
 8006e16:	781b      	ldrb	r3, [r3, #0]
 8006e18:	2b01      	cmp	r3, #1
 8006e1a:	d905      	bls.n	8006e28 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8006e1c:	6839      	ldr	r1, [r7, #0]
 8006e1e:	6878      	ldr	r0, [r7, #4]
 8006e20:	f000 f985 	bl	800712e <USBD_CtlError>
    return USBD_FAIL;
 8006e24:	2303      	movs	r3, #3
 8006e26:	e08c      	b.n	8006f42 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006e2e:	b2db      	uxtb	r3, r3
 8006e30:	2b02      	cmp	r3, #2
 8006e32:	d002      	beq.n	8006e3a <USBD_SetConfig+0x3e>
 8006e34:	2b03      	cmp	r3, #3
 8006e36:	d029      	beq.n	8006e8c <USBD_SetConfig+0x90>
 8006e38:	e075      	b.n	8006f26 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8006e3a:	4b44      	ldr	r3, [pc, #272]	@ (8006f4c <USBD_SetConfig+0x150>)
 8006e3c:	781b      	ldrb	r3, [r3, #0]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d020      	beq.n	8006e84 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8006e42:	4b42      	ldr	r3, [pc, #264]	@ (8006f4c <USBD_SetConfig+0x150>)
 8006e44:	781b      	ldrb	r3, [r3, #0]
 8006e46:	461a      	mov	r2, r3
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8006e4c:	4b3f      	ldr	r3, [pc, #252]	@ (8006f4c <USBD_SetConfig+0x150>)
 8006e4e:	781b      	ldrb	r3, [r3, #0]
 8006e50:	4619      	mov	r1, r3
 8006e52:	6878      	ldr	r0, [r7, #4]
 8006e54:	f7fe ffcf 	bl	8005df6 <USBD_SetClassConfig>
 8006e58:	4603      	mov	r3, r0
 8006e5a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8006e5c:	7bfb      	ldrb	r3, [r7, #15]
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d008      	beq.n	8006e74 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8006e62:	6839      	ldr	r1, [r7, #0]
 8006e64:	6878      	ldr	r0, [r7, #4]
 8006e66:	f000 f962 	bl	800712e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	2202      	movs	r2, #2
 8006e6e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8006e72:	e065      	b.n	8006f40 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8006e74:	6878      	ldr	r0, [r7, #4]
 8006e76:	f000 fa38 	bl	80072ea <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	2203      	movs	r2, #3
 8006e7e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8006e82:	e05d      	b.n	8006f40 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8006e84:	6878      	ldr	r0, [r7, #4]
 8006e86:	f000 fa30 	bl	80072ea <USBD_CtlSendStatus>
      break;
 8006e8a:	e059      	b.n	8006f40 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8006e8c:	4b2f      	ldr	r3, [pc, #188]	@ (8006f4c <USBD_SetConfig+0x150>)
 8006e8e:	781b      	ldrb	r3, [r3, #0]
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d112      	bne.n	8006eba <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2202      	movs	r2, #2
 8006e98:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8006e9c:	4b2b      	ldr	r3, [pc, #172]	@ (8006f4c <USBD_SetConfig+0x150>)
 8006e9e:	781b      	ldrb	r3, [r3, #0]
 8006ea0:	461a      	mov	r2, r3
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8006ea6:	4b29      	ldr	r3, [pc, #164]	@ (8006f4c <USBD_SetConfig+0x150>)
 8006ea8:	781b      	ldrb	r3, [r3, #0]
 8006eaa:	4619      	mov	r1, r3
 8006eac:	6878      	ldr	r0, [r7, #4]
 8006eae:	f7fe ffbe 	bl	8005e2e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8006eb2:	6878      	ldr	r0, [r7, #4]
 8006eb4:	f000 fa19 	bl	80072ea <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8006eb8:	e042      	b.n	8006f40 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8006eba:	4b24      	ldr	r3, [pc, #144]	@ (8006f4c <USBD_SetConfig+0x150>)
 8006ebc:	781b      	ldrb	r3, [r3, #0]
 8006ebe:	461a      	mov	r2, r3
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	685b      	ldr	r3, [r3, #4]
 8006ec4:	429a      	cmp	r2, r3
 8006ec6:	d02a      	beq.n	8006f1e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	685b      	ldr	r3, [r3, #4]
 8006ecc:	b2db      	uxtb	r3, r3
 8006ece:	4619      	mov	r1, r3
 8006ed0:	6878      	ldr	r0, [r7, #4]
 8006ed2:	f7fe ffac 	bl	8005e2e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8006ed6:	4b1d      	ldr	r3, [pc, #116]	@ (8006f4c <USBD_SetConfig+0x150>)
 8006ed8:	781b      	ldrb	r3, [r3, #0]
 8006eda:	461a      	mov	r2, r3
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8006ee0:	4b1a      	ldr	r3, [pc, #104]	@ (8006f4c <USBD_SetConfig+0x150>)
 8006ee2:	781b      	ldrb	r3, [r3, #0]
 8006ee4:	4619      	mov	r1, r3
 8006ee6:	6878      	ldr	r0, [r7, #4]
 8006ee8:	f7fe ff85 	bl	8005df6 <USBD_SetClassConfig>
 8006eec:	4603      	mov	r3, r0
 8006eee:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8006ef0:	7bfb      	ldrb	r3, [r7, #15]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d00f      	beq.n	8006f16 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8006ef6:	6839      	ldr	r1, [r7, #0]
 8006ef8:	6878      	ldr	r0, [r7, #4]
 8006efa:	f000 f918 	bl	800712e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	685b      	ldr	r3, [r3, #4]
 8006f02:	b2db      	uxtb	r3, r3
 8006f04:	4619      	mov	r1, r3
 8006f06:	6878      	ldr	r0, [r7, #4]
 8006f08:	f7fe ff91 	bl	8005e2e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2202      	movs	r2, #2
 8006f10:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8006f14:	e014      	b.n	8006f40 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8006f16:	6878      	ldr	r0, [r7, #4]
 8006f18:	f000 f9e7 	bl	80072ea <USBD_CtlSendStatus>
      break;
 8006f1c:	e010      	b.n	8006f40 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8006f1e:	6878      	ldr	r0, [r7, #4]
 8006f20:	f000 f9e3 	bl	80072ea <USBD_CtlSendStatus>
      break;
 8006f24:	e00c      	b.n	8006f40 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8006f26:	6839      	ldr	r1, [r7, #0]
 8006f28:	6878      	ldr	r0, [r7, #4]
 8006f2a:	f000 f900 	bl	800712e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8006f2e:	4b07      	ldr	r3, [pc, #28]	@ (8006f4c <USBD_SetConfig+0x150>)
 8006f30:	781b      	ldrb	r3, [r3, #0]
 8006f32:	4619      	mov	r1, r3
 8006f34:	6878      	ldr	r0, [r7, #4]
 8006f36:	f7fe ff7a 	bl	8005e2e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8006f3a:	2303      	movs	r3, #3
 8006f3c:	73fb      	strb	r3, [r7, #15]
      break;
 8006f3e:	bf00      	nop
  }

  return ret;
 8006f40:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f42:	4618      	mov	r0, r3
 8006f44:	3710      	adds	r7, #16
 8006f46:	46bd      	mov	sp, r7
 8006f48:	bd80      	pop	{r7, pc}
 8006f4a:	bf00      	nop
 8006f4c:	20000220 	.word	0x20000220

08006f50 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006f50:	b580      	push	{r7, lr}
 8006f52:	b082      	sub	sp, #8
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	6078      	str	r0, [r7, #4]
 8006f58:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8006f5a:	683b      	ldr	r3, [r7, #0]
 8006f5c:	88db      	ldrh	r3, [r3, #6]
 8006f5e:	2b01      	cmp	r3, #1
 8006f60:	d004      	beq.n	8006f6c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8006f62:	6839      	ldr	r1, [r7, #0]
 8006f64:	6878      	ldr	r0, [r7, #4]
 8006f66:	f000 f8e2 	bl	800712e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8006f6a:	e023      	b.n	8006fb4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006f72:	b2db      	uxtb	r3, r3
 8006f74:	2b02      	cmp	r3, #2
 8006f76:	dc02      	bgt.n	8006f7e <USBD_GetConfig+0x2e>
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	dc03      	bgt.n	8006f84 <USBD_GetConfig+0x34>
 8006f7c:	e015      	b.n	8006faa <USBD_GetConfig+0x5a>
 8006f7e:	2b03      	cmp	r3, #3
 8006f80:	d00b      	beq.n	8006f9a <USBD_GetConfig+0x4a>
 8006f82:	e012      	b.n	8006faa <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2200      	movs	r2, #0
 8006f88:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	3308      	adds	r3, #8
 8006f8e:	2201      	movs	r2, #1
 8006f90:	4619      	mov	r1, r3
 8006f92:	6878      	ldr	r0, [r7, #4]
 8006f94:	f000 f948 	bl	8007228 <USBD_CtlSendData>
        break;
 8006f98:	e00c      	b.n	8006fb4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	3304      	adds	r3, #4
 8006f9e:	2201      	movs	r2, #1
 8006fa0:	4619      	mov	r1, r3
 8006fa2:	6878      	ldr	r0, [r7, #4]
 8006fa4:	f000 f940 	bl	8007228 <USBD_CtlSendData>
        break;
 8006fa8:	e004      	b.n	8006fb4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8006faa:	6839      	ldr	r1, [r7, #0]
 8006fac:	6878      	ldr	r0, [r7, #4]
 8006fae:	f000 f8be 	bl	800712e <USBD_CtlError>
        break;
 8006fb2:	bf00      	nop
}
 8006fb4:	bf00      	nop
 8006fb6:	3708      	adds	r7, #8
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	bd80      	pop	{r7, pc}

08006fbc <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	b082      	sub	sp, #8
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
 8006fc4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006fcc:	b2db      	uxtb	r3, r3
 8006fce:	3b01      	subs	r3, #1
 8006fd0:	2b02      	cmp	r3, #2
 8006fd2:	d81e      	bhi.n	8007012 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8006fd4:	683b      	ldr	r3, [r7, #0]
 8006fd6:	88db      	ldrh	r3, [r3, #6]
 8006fd8:	2b02      	cmp	r3, #2
 8006fda:	d004      	beq.n	8006fe6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8006fdc:	6839      	ldr	r1, [r7, #0]
 8006fde:	6878      	ldr	r0, [r7, #4]
 8006fe0:	f000 f8a5 	bl	800712e <USBD_CtlError>
        break;
 8006fe4:	e01a      	b.n	800701c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2201      	movs	r2, #1
 8006fea:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d005      	beq.n	8007002 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	68db      	ldr	r3, [r3, #12]
 8006ffa:	f043 0202 	orr.w	r2, r3, #2
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	330c      	adds	r3, #12
 8007006:	2202      	movs	r2, #2
 8007008:	4619      	mov	r1, r3
 800700a:	6878      	ldr	r0, [r7, #4]
 800700c:	f000 f90c 	bl	8007228 <USBD_CtlSendData>
      break;
 8007010:	e004      	b.n	800701c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8007012:	6839      	ldr	r1, [r7, #0]
 8007014:	6878      	ldr	r0, [r7, #4]
 8007016:	f000 f88a 	bl	800712e <USBD_CtlError>
      break;
 800701a:	bf00      	nop
  }
}
 800701c:	bf00      	nop
 800701e:	3708      	adds	r7, #8
 8007020:	46bd      	mov	sp, r7
 8007022:	bd80      	pop	{r7, pc}

08007024 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007024:	b580      	push	{r7, lr}
 8007026:	b082      	sub	sp, #8
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
 800702c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800702e:	683b      	ldr	r3, [r7, #0]
 8007030:	885b      	ldrh	r3, [r3, #2]
 8007032:	2b01      	cmp	r3, #1
 8007034:	d107      	bne.n	8007046 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	2201      	movs	r2, #1
 800703a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800703e:	6878      	ldr	r0, [r7, #4]
 8007040:	f000 f953 	bl	80072ea <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8007044:	e013      	b.n	800706e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8007046:	683b      	ldr	r3, [r7, #0]
 8007048:	885b      	ldrh	r3, [r3, #2]
 800704a:	2b02      	cmp	r3, #2
 800704c:	d10b      	bne.n	8007066 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800704e:	683b      	ldr	r3, [r7, #0]
 8007050:	889b      	ldrh	r3, [r3, #4]
 8007052:	0a1b      	lsrs	r3, r3, #8
 8007054:	b29b      	uxth	r3, r3
 8007056:	b2da      	uxtb	r2, r3
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800705e:	6878      	ldr	r0, [r7, #4]
 8007060:	f000 f943 	bl	80072ea <USBD_CtlSendStatus>
}
 8007064:	e003      	b.n	800706e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8007066:	6839      	ldr	r1, [r7, #0]
 8007068:	6878      	ldr	r0, [r7, #4]
 800706a:	f000 f860 	bl	800712e <USBD_CtlError>
}
 800706e:	bf00      	nop
 8007070:	3708      	adds	r7, #8
 8007072:	46bd      	mov	sp, r7
 8007074:	bd80      	pop	{r7, pc}

08007076 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007076:	b580      	push	{r7, lr}
 8007078:	b082      	sub	sp, #8
 800707a:	af00      	add	r7, sp, #0
 800707c:	6078      	str	r0, [r7, #4]
 800707e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007086:	b2db      	uxtb	r3, r3
 8007088:	3b01      	subs	r3, #1
 800708a:	2b02      	cmp	r3, #2
 800708c:	d80b      	bhi.n	80070a6 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	885b      	ldrh	r3, [r3, #2]
 8007092:	2b01      	cmp	r3, #1
 8007094:	d10c      	bne.n	80070b0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	2200      	movs	r2, #0
 800709a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800709e:	6878      	ldr	r0, [r7, #4]
 80070a0:	f000 f923 	bl	80072ea <USBD_CtlSendStatus>
      }
      break;
 80070a4:	e004      	b.n	80070b0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80070a6:	6839      	ldr	r1, [r7, #0]
 80070a8:	6878      	ldr	r0, [r7, #4]
 80070aa:	f000 f840 	bl	800712e <USBD_CtlError>
      break;
 80070ae:	e000      	b.n	80070b2 <USBD_ClrFeature+0x3c>
      break;
 80070b0:	bf00      	nop
  }
}
 80070b2:	bf00      	nop
 80070b4:	3708      	adds	r7, #8
 80070b6:	46bd      	mov	sp, r7
 80070b8:	bd80      	pop	{r7, pc}

080070ba <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80070ba:	b580      	push	{r7, lr}
 80070bc:	b084      	sub	sp, #16
 80070be:	af00      	add	r7, sp, #0
 80070c0:	6078      	str	r0, [r7, #4]
 80070c2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	781a      	ldrb	r2, [r3, #0]
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	3301      	adds	r3, #1
 80070d4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	781a      	ldrb	r2, [r3, #0]
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	3301      	adds	r3, #1
 80070e2:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80070e4:	68f8      	ldr	r0, [r7, #12]
 80070e6:	f7ff fa3f 	bl	8006568 <SWAPBYTE>
 80070ea:	4603      	mov	r3, r0
 80070ec:	461a      	mov	r2, r3
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	3301      	adds	r3, #1
 80070f6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	3301      	adds	r3, #1
 80070fc:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80070fe:	68f8      	ldr	r0, [r7, #12]
 8007100:	f7ff fa32 	bl	8006568 <SWAPBYTE>
 8007104:	4603      	mov	r3, r0
 8007106:	461a      	mov	r2, r3
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	3301      	adds	r3, #1
 8007110:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	3301      	adds	r3, #1
 8007116:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8007118:	68f8      	ldr	r0, [r7, #12]
 800711a:	f7ff fa25 	bl	8006568 <SWAPBYTE>
 800711e:	4603      	mov	r3, r0
 8007120:	461a      	mov	r2, r3
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	80da      	strh	r2, [r3, #6]
}
 8007126:	bf00      	nop
 8007128:	3710      	adds	r7, #16
 800712a:	46bd      	mov	sp, r7
 800712c:	bd80      	pop	{r7, pc}

0800712e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800712e:	b580      	push	{r7, lr}
 8007130:	b082      	sub	sp, #8
 8007132:	af00      	add	r7, sp, #0
 8007134:	6078      	str	r0, [r7, #4]
 8007136:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8007138:	2180      	movs	r1, #128	@ 0x80
 800713a:	6878      	ldr	r0, [r7, #4]
 800713c:	f000 fe6a 	bl	8007e14 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8007140:	2100      	movs	r1, #0
 8007142:	6878      	ldr	r0, [r7, #4]
 8007144:	f000 fe66 	bl	8007e14 <USBD_LL_StallEP>
}
 8007148:	bf00      	nop
 800714a:	3708      	adds	r7, #8
 800714c:	46bd      	mov	sp, r7
 800714e:	bd80      	pop	{r7, pc}

08007150 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8007150:	b580      	push	{r7, lr}
 8007152:	b086      	sub	sp, #24
 8007154:	af00      	add	r7, sp, #0
 8007156:	60f8      	str	r0, [r7, #12]
 8007158:	60b9      	str	r1, [r7, #8]
 800715a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800715c:	2300      	movs	r3, #0
 800715e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	2b00      	cmp	r3, #0
 8007164:	d042      	beq.n	80071ec <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800716a:	6938      	ldr	r0, [r7, #16]
 800716c:	f000 f842 	bl	80071f4 <USBD_GetLen>
 8007170:	4603      	mov	r3, r0
 8007172:	3301      	adds	r3, #1
 8007174:	005b      	lsls	r3, r3, #1
 8007176:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800717a:	d808      	bhi.n	800718e <USBD_GetString+0x3e>
 800717c:	6938      	ldr	r0, [r7, #16]
 800717e:	f000 f839 	bl	80071f4 <USBD_GetLen>
 8007182:	4603      	mov	r3, r0
 8007184:	3301      	adds	r3, #1
 8007186:	b29b      	uxth	r3, r3
 8007188:	005b      	lsls	r3, r3, #1
 800718a:	b29a      	uxth	r2, r3
 800718c:	e001      	b.n	8007192 <USBD_GetString+0x42>
 800718e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8007196:	7dfb      	ldrb	r3, [r7, #23]
 8007198:	68ba      	ldr	r2, [r7, #8]
 800719a:	4413      	add	r3, r2
 800719c:	687a      	ldr	r2, [r7, #4]
 800719e:	7812      	ldrb	r2, [r2, #0]
 80071a0:	701a      	strb	r2, [r3, #0]
  idx++;
 80071a2:	7dfb      	ldrb	r3, [r7, #23]
 80071a4:	3301      	adds	r3, #1
 80071a6:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80071a8:	7dfb      	ldrb	r3, [r7, #23]
 80071aa:	68ba      	ldr	r2, [r7, #8]
 80071ac:	4413      	add	r3, r2
 80071ae:	2203      	movs	r2, #3
 80071b0:	701a      	strb	r2, [r3, #0]
  idx++;
 80071b2:	7dfb      	ldrb	r3, [r7, #23]
 80071b4:	3301      	adds	r3, #1
 80071b6:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80071b8:	e013      	b.n	80071e2 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 80071ba:	7dfb      	ldrb	r3, [r7, #23]
 80071bc:	68ba      	ldr	r2, [r7, #8]
 80071be:	4413      	add	r3, r2
 80071c0:	693a      	ldr	r2, [r7, #16]
 80071c2:	7812      	ldrb	r2, [r2, #0]
 80071c4:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80071c6:	693b      	ldr	r3, [r7, #16]
 80071c8:	3301      	adds	r3, #1
 80071ca:	613b      	str	r3, [r7, #16]
    idx++;
 80071cc:	7dfb      	ldrb	r3, [r7, #23]
 80071ce:	3301      	adds	r3, #1
 80071d0:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80071d2:	7dfb      	ldrb	r3, [r7, #23]
 80071d4:	68ba      	ldr	r2, [r7, #8]
 80071d6:	4413      	add	r3, r2
 80071d8:	2200      	movs	r2, #0
 80071da:	701a      	strb	r2, [r3, #0]
    idx++;
 80071dc:	7dfb      	ldrb	r3, [r7, #23]
 80071de:	3301      	adds	r3, #1
 80071e0:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80071e2:	693b      	ldr	r3, [r7, #16]
 80071e4:	781b      	ldrb	r3, [r3, #0]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d1e7      	bne.n	80071ba <USBD_GetString+0x6a>
 80071ea:	e000      	b.n	80071ee <USBD_GetString+0x9e>
    return;
 80071ec:	bf00      	nop
  }
}
 80071ee:	3718      	adds	r7, #24
 80071f0:	46bd      	mov	sp, r7
 80071f2:	bd80      	pop	{r7, pc}

080071f4 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80071f4:	b480      	push	{r7}
 80071f6:	b085      	sub	sp, #20
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80071fc:	2300      	movs	r3, #0
 80071fe:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8007204:	e005      	b.n	8007212 <USBD_GetLen+0x1e>
  {
    len++;
 8007206:	7bfb      	ldrb	r3, [r7, #15]
 8007208:	3301      	adds	r3, #1
 800720a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800720c:	68bb      	ldr	r3, [r7, #8]
 800720e:	3301      	adds	r3, #1
 8007210:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8007212:	68bb      	ldr	r3, [r7, #8]
 8007214:	781b      	ldrb	r3, [r3, #0]
 8007216:	2b00      	cmp	r3, #0
 8007218:	d1f5      	bne.n	8007206 <USBD_GetLen+0x12>
  }

  return len;
 800721a:	7bfb      	ldrb	r3, [r7, #15]
}
 800721c:	4618      	mov	r0, r3
 800721e:	3714      	adds	r7, #20
 8007220:	46bd      	mov	sp, r7
 8007222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007226:	4770      	bx	lr

08007228 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8007228:	b580      	push	{r7, lr}
 800722a:	b084      	sub	sp, #16
 800722c:	af00      	add	r7, sp, #0
 800722e:	60f8      	str	r0, [r7, #12]
 8007230:	60b9      	str	r1, [r7, #8]
 8007232:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	2202      	movs	r2, #2
 8007238:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	687a      	ldr	r2, [r7, #4]
 8007240:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	68ba      	ldr	r2, [r7, #8]
 8007246:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	687a      	ldr	r2, [r7, #4]
 800724c:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	68ba      	ldr	r2, [r7, #8]
 8007252:	2100      	movs	r1, #0
 8007254:	68f8      	ldr	r0, [r7, #12]
 8007256:	f000 fe66 	bl	8007f26 <USBD_LL_Transmit>

  return USBD_OK;
 800725a:	2300      	movs	r3, #0
}
 800725c:	4618      	mov	r0, r3
 800725e:	3710      	adds	r7, #16
 8007260:	46bd      	mov	sp, r7
 8007262:	bd80      	pop	{r7, pc}

08007264 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8007264:	b580      	push	{r7, lr}
 8007266:	b084      	sub	sp, #16
 8007268:	af00      	add	r7, sp, #0
 800726a:	60f8      	str	r0, [r7, #12]
 800726c:	60b9      	str	r1, [r7, #8]
 800726e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	68ba      	ldr	r2, [r7, #8]
 8007274:	2100      	movs	r1, #0
 8007276:	68f8      	ldr	r0, [r7, #12]
 8007278:	f000 fe55 	bl	8007f26 <USBD_LL_Transmit>

  return USBD_OK;
 800727c:	2300      	movs	r3, #0
}
 800727e:	4618      	mov	r0, r3
 8007280:	3710      	adds	r7, #16
 8007282:	46bd      	mov	sp, r7
 8007284:	bd80      	pop	{r7, pc}

08007286 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8007286:	b580      	push	{r7, lr}
 8007288:	b084      	sub	sp, #16
 800728a:	af00      	add	r7, sp, #0
 800728c:	60f8      	str	r0, [r7, #12]
 800728e:	60b9      	str	r1, [r7, #8]
 8007290:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	2203      	movs	r2, #3
 8007296:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	687a      	ldr	r2, [r7, #4]
 800729e:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	68ba      	ldr	r2, [r7, #8]
 80072a6:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	687a      	ldr	r2, [r7, #4]
 80072ae:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	68ba      	ldr	r2, [r7, #8]
 80072b6:	2100      	movs	r1, #0
 80072b8:	68f8      	ldr	r0, [r7, #12]
 80072ba:	f000 fe55 	bl	8007f68 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80072be:	2300      	movs	r3, #0
}
 80072c0:	4618      	mov	r0, r3
 80072c2:	3710      	adds	r7, #16
 80072c4:	46bd      	mov	sp, r7
 80072c6:	bd80      	pop	{r7, pc}

080072c8 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80072c8:	b580      	push	{r7, lr}
 80072ca:	b084      	sub	sp, #16
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	60f8      	str	r0, [r7, #12]
 80072d0:	60b9      	str	r1, [r7, #8]
 80072d2:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	68ba      	ldr	r2, [r7, #8]
 80072d8:	2100      	movs	r1, #0
 80072da:	68f8      	ldr	r0, [r7, #12]
 80072dc:	f000 fe44 	bl	8007f68 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80072e0:	2300      	movs	r3, #0
}
 80072e2:	4618      	mov	r0, r3
 80072e4:	3710      	adds	r7, #16
 80072e6:	46bd      	mov	sp, r7
 80072e8:	bd80      	pop	{r7, pc}

080072ea <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80072ea:	b580      	push	{r7, lr}
 80072ec:	b082      	sub	sp, #8
 80072ee:	af00      	add	r7, sp, #0
 80072f0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2204      	movs	r2, #4
 80072f6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80072fa:	2300      	movs	r3, #0
 80072fc:	2200      	movs	r2, #0
 80072fe:	2100      	movs	r1, #0
 8007300:	6878      	ldr	r0, [r7, #4]
 8007302:	f000 fe10 	bl	8007f26 <USBD_LL_Transmit>

  return USBD_OK;
 8007306:	2300      	movs	r3, #0
}
 8007308:	4618      	mov	r0, r3
 800730a:	3708      	adds	r7, #8
 800730c:	46bd      	mov	sp, r7
 800730e:	bd80      	pop	{r7, pc}

08007310 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8007310:	b580      	push	{r7, lr}
 8007312:	b082      	sub	sp, #8
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	2205      	movs	r2, #5
 800731c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007320:	2300      	movs	r3, #0
 8007322:	2200      	movs	r2, #0
 8007324:	2100      	movs	r1, #0
 8007326:	6878      	ldr	r0, [r7, #4]
 8007328:	f000 fe1e 	bl	8007f68 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800732c:	2300      	movs	r3, #0
}
 800732e:	4618      	mov	r0, r3
 8007330:	3708      	adds	r7, #8
 8007332:	46bd      	mov	sp, r7
 8007334:	bd80      	pop	{r7, pc}
	...

08007338 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8007338:	b580      	push	{r7, lr}
 800733a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800733c:	2200      	movs	r2, #0
 800733e:	4912      	ldr	r1, [pc, #72]	@ (8007388 <MX_USB_DEVICE_Init+0x50>)
 8007340:	4812      	ldr	r0, [pc, #72]	@ (800738c <MX_USB_DEVICE_Init+0x54>)
 8007342:	f7fe fcdb 	bl	8005cfc <USBD_Init>
 8007346:	4603      	mov	r3, r0
 8007348:	2b00      	cmp	r3, #0
 800734a:	d001      	beq.n	8007350 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800734c:	f7f9 fbe6 	bl	8000b1c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8007350:	490f      	ldr	r1, [pc, #60]	@ (8007390 <MX_USB_DEVICE_Init+0x58>)
 8007352:	480e      	ldr	r0, [pc, #56]	@ (800738c <MX_USB_DEVICE_Init+0x54>)
 8007354:	f7fe fd02 	bl	8005d5c <USBD_RegisterClass>
 8007358:	4603      	mov	r3, r0
 800735a:	2b00      	cmp	r3, #0
 800735c:	d001      	beq.n	8007362 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800735e:	f7f9 fbdd 	bl	8000b1c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8007362:	490c      	ldr	r1, [pc, #48]	@ (8007394 <MX_USB_DEVICE_Init+0x5c>)
 8007364:	4809      	ldr	r0, [pc, #36]	@ (800738c <MX_USB_DEVICE_Init+0x54>)
 8007366:	f7fe fbf9 	bl	8005b5c <USBD_CDC_RegisterInterface>
 800736a:	4603      	mov	r3, r0
 800736c:	2b00      	cmp	r3, #0
 800736e:	d001      	beq.n	8007374 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8007370:	f7f9 fbd4 	bl	8000b1c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8007374:	4805      	ldr	r0, [pc, #20]	@ (800738c <MX_USB_DEVICE_Init+0x54>)
 8007376:	f7fe fd27 	bl	8005dc8 <USBD_Start>
 800737a:	4603      	mov	r3, r0
 800737c:	2b00      	cmp	r3, #0
 800737e:	d001      	beq.n	8007384 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8007380:	f7f9 fbcc 	bl	8000b1c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8007384:	bf00      	nop
 8007386:	bd80      	pop	{r7, pc}
 8007388:	200000b8 	.word	0x200000b8
 800738c:	20000224 	.word	0x20000224
 8007390:	20000024 	.word	0x20000024
 8007394:	200000a4 	.word	0x200000a4

08007398 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8007398:	b580      	push	{r7, lr}
 800739a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800739c:	2200      	movs	r2, #0
 800739e:	4905      	ldr	r1, [pc, #20]	@ (80073b4 <CDC_Init_FS+0x1c>)
 80073a0:	4805      	ldr	r0, [pc, #20]	@ (80073b8 <CDC_Init_FS+0x20>)
 80073a2:	f7fe fbf5 	bl	8005b90 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80073a6:	4905      	ldr	r1, [pc, #20]	@ (80073bc <CDC_Init_FS+0x24>)
 80073a8:	4803      	ldr	r0, [pc, #12]	@ (80073b8 <CDC_Init_FS+0x20>)
 80073aa:	f7fe fc13 	bl	8005bd4 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80073ae:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80073b0:	4618      	mov	r0, r3
 80073b2:	bd80      	pop	{r7, pc}
 80073b4:	20000d00 	.word	0x20000d00
 80073b8:	20000224 	.word	0x20000224
 80073bc:	20000500 	.word	0x20000500

080073c0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80073c0:	b480      	push	{r7}
 80073c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80073c4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80073c6:	4618      	mov	r0, r3
 80073c8:	46bd      	mov	sp, r7
 80073ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ce:	4770      	bx	lr

080073d0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80073d0:	b480      	push	{r7}
 80073d2:	b083      	sub	sp, #12
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	4603      	mov	r3, r0
 80073d8:	6039      	str	r1, [r7, #0]
 80073da:	71fb      	strb	r3, [r7, #7]
 80073dc:	4613      	mov	r3, r2
 80073de:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80073e0:	79fb      	ldrb	r3, [r7, #7]
 80073e2:	2b23      	cmp	r3, #35	@ 0x23
 80073e4:	d84a      	bhi.n	800747c <CDC_Control_FS+0xac>
 80073e6:	a201      	add	r2, pc, #4	@ (adr r2, 80073ec <CDC_Control_FS+0x1c>)
 80073e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073ec:	0800747d 	.word	0x0800747d
 80073f0:	0800747d 	.word	0x0800747d
 80073f4:	0800747d 	.word	0x0800747d
 80073f8:	0800747d 	.word	0x0800747d
 80073fc:	0800747d 	.word	0x0800747d
 8007400:	0800747d 	.word	0x0800747d
 8007404:	0800747d 	.word	0x0800747d
 8007408:	0800747d 	.word	0x0800747d
 800740c:	0800747d 	.word	0x0800747d
 8007410:	0800747d 	.word	0x0800747d
 8007414:	0800747d 	.word	0x0800747d
 8007418:	0800747d 	.word	0x0800747d
 800741c:	0800747d 	.word	0x0800747d
 8007420:	0800747d 	.word	0x0800747d
 8007424:	0800747d 	.word	0x0800747d
 8007428:	0800747d 	.word	0x0800747d
 800742c:	0800747d 	.word	0x0800747d
 8007430:	0800747d 	.word	0x0800747d
 8007434:	0800747d 	.word	0x0800747d
 8007438:	0800747d 	.word	0x0800747d
 800743c:	0800747d 	.word	0x0800747d
 8007440:	0800747d 	.word	0x0800747d
 8007444:	0800747d 	.word	0x0800747d
 8007448:	0800747d 	.word	0x0800747d
 800744c:	0800747d 	.word	0x0800747d
 8007450:	0800747d 	.word	0x0800747d
 8007454:	0800747d 	.word	0x0800747d
 8007458:	0800747d 	.word	0x0800747d
 800745c:	0800747d 	.word	0x0800747d
 8007460:	0800747d 	.word	0x0800747d
 8007464:	0800747d 	.word	0x0800747d
 8007468:	0800747d 	.word	0x0800747d
 800746c:	0800747d 	.word	0x0800747d
 8007470:	0800747d 	.word	0x0800747d
 8007474:	0800747d 	.word	0x0800747d
 8007478:	0800747d 	.word	0x0800747d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800747c:	bf00      	nop
  }

  return (USBD_OK);
 800747e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8007480:	4618      	mov	r0, r3
 8007482:	370c      	adds	r7, #12
 8007484:	46bd      	mov	sp, r7
 8007486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748a:	4770      	bx	lr

0800748c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b08c      	sub	sp, #48	@ 0x30
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
 8007494:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	 Buf[*Len] = '\0'; // Null-terminate
 8007496:	683b      	ldr	r3, [r7, #0]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	687a      	ldr	r2, [r7, #4]
 800749c:	4413      	add	r3, r2
 800749e:	2200      	movs	r2, #0
 80074a0:	701a      	strb	r2, [r3, #0]

	    // Trim CR/LF
	    for (int i = 0; i < *Len; i++) {
 80074a2:	2300      	movs	r3, #0
 80074a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80074a6:	e014      	b.n	80074d2 <CDC_Receive_FS+0x46>
	        if (Buf[i] == '\r' || Buf[i] == '\n') { Buf[i] = '\0'; break; }
 80074a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074aa:	687a      	ldr	r2, [r7, #4]
 80074ac:	4413      	add	r3, r2
 80074ae:	781b      	ldrb	r3, [r3, #0]
 80074b0:	2b0d      	cmp	r3, #13
 80074b2:	d005      	beq.n	80074c0 <CDC_Receive_FS+0x34>
 80074b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074b6:	687a      	ldr	r2, [r7, #4]
 80074b8:	4413      	add	r3, r2
 80074ba:	781b      	ldrb	r3, [r3, #0]
 80074bc:	2b0a      	cmp	r3, #10
 80074be:	d105      	bne.n	80074cc <CDC_Receive_FS+0x40>
 80074c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074c2:	687a      	ldr	r2, [r7, #4]
 80074c4:	4413      	add	r3, r2
 80074c6:	2200      	movs	r2, #0
 80074c8:	701a      	strb	r2, [r3, #0]
 80074ca:	e007      	b.n	80074dc <CDC_Receive_FS+0x50>
	    for (int i = 0; i < *Len; i++) {
 80074cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074ce:	3301      	adds	r3, #1
 80074d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80074d2:	683b      	ldr	r3, [r7, #0]
 80074d4:	681a      	ldr	r2, [r3, #0]
 80074d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074d8:	429a      	cmp	r2, r3
 80074da:	d8e5      	bhi.n	80074a8 <CDC_Receive_FS+0x1c>
	    }

	    // Lowercase the buffer
	    char cmd[32];
	    strncpy(cmd, (char*)Buf, sizeof(cmd)-1);
 80074dc:	f107 0308 	add.w	r3, r7, #8
 80074e0:	221f      	movs	r2, #31
 80074e2:	6879      	ldr	r1, [r7, #4]
 80074e4:	4618      	mov	r0, r3
 80074e6:	f000 fe59 	bl	800819c <strncpy>
	    cmd[sizeof(cmd)-1] = '\0';
 80074ea:	2300      	movs	r3, #0
 80074ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	    for (int i = 0; cmd[i]; i++) {
 80074f0:	2300      	movs	r3, #0
 80074f2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80074f4:	e01d      	b.n	8007532 <CDC_Receive_FS+0xa6>
	        if (cmd[i] >= 'A' && cmd[i] <= 'Z') cmd[i] += 32;
 80074f6:	f107 0208 	add.w	r2, r7, #8
 80074fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074fc:	4413      	add	r3, r2
 80074fe:	781b      	ldrb	r3, [r3, #0]
 8007500:	2b40      	cmp	r3, #64	@ 0x40
 8007502:	d913      	bls.n	800752c <CDC_Receive_FS+0xa0>
 8007504:	f107 0208 	add.w	r2, r7, #8
 8007508:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800750a:	4413      	add	r3, r2
 800750c:	781b      	ldrb	r3, [r3, #0]
 800750e:	2b5a      	cmp	r3, #90	@ 0x5a
 8007510:	d80c      	bhi.n	800752c <CDC_Receive_FS+0xa0>
 8007512:	f107 0208 	add.w	r2, r7, #8
 8007516:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007518:	4413      	add	r3, r2
 800751a:	781b      	ldrb	r3, [r3, #0]
 800751c:	3320      	adds	r3, #32
 800751e:	b2d9      	uxtb	r1, r3
 8007520:	f107 0208 	add.w	r2, r7, #8
 8007524:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007526:	4413      	add	r3, r2
 8007528:	460a      	mov	r2, r1
 800752a:	701a      	strb	r2, [r3, #0]
	    for (int i = 0; cmd[i]; i++) {
 800752c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800752e:	3301      	adds	r3, #1
 8007530:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007532:	f107 0208 	add.w	r2, r7, #8
 8007536:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007538:	4413      	add	r3, r2
 800753a:	781b      	ldrb	r3, [r3, #0]
 800753c:	2b00      	cmp	r3, #0
 800753e:	d1da      	bne.n	80074f6 <CDC_Receive_FS+0x6a>
	    }

	    if (strncmp((char*)Buf, "speed:", 6) == 0) {
 8007540:	2206      	movs	r2, #6
 8007542:	497b      	ldr	r1, [pc, #492]	@ (8007730 <CDC_Receive_FS+0x2a4>)
 8007544:	6878      	ldr	r0, [r7, #4]
 8007546:	f000 fe17 	bl	8008178 <strncmp>
 800754a:	4603      	mov	r3, r0
 800754c:	2b00      	cmp	r3, #0
 800754e:	d108      	bne.n	8007562 <CDC_Receive_FS+0xd6>
	            speed = atoi((char*)(Buf + 6));
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	3306      	adds	r3, #6
 8007554:	4618      	mov	r0, r3
 8007556:	f000 fd7f 	bl	8008058 <atoi>
 800755a:	4603      	mov	r3, r0
 800755c:	461a      	mov	r2, r3
 800755e:	4b75      	ldr	r3, [pc, #468]	@ (8007734 <CDC_Receive_FS+0x2a8>)
 8007560:	601a      	str	r2, [r3, #0]

	        }

	    if (strcmp(cmd, "forward") == 0) {
 8007562:	f107 0308 	add.w	r3, r7, #8
 8007566:	4974      	ldr	r1, [pc, #464]	@ (8007738 <CDC_Receive_FS+0x2ac>)
 8007568:	4618      	mov	r0, r3
 800756a:	f7f8 fe35 	bl	80001d8 <strcmp>
 800756e:	4603      	mov	r3, r0
 8007570:	2b00      	cmp	r3, #0
 8007572:	d10a      	bne.n	800758a <CDC_Receive_FS+0xfe>
	        //direction = 1;
	    	fw_bw = 1;
 8007574:	4b71      	ldr	r3, [pc, #452]	@ (800773c <CDC_Receive_FS+0x2b0>)
 8007576:	2201      	movs	r2, #1
 8007578:	601a      	str	r2, [r3, #0]
	        down_limit_reached = 0;
 800757a:	4b71      	ldr	r3, [pc, #452]	@ (8007740 <CDC_Receive_FS+0x2b4>)
 800757c:	2200      	movs	r2, #0
 800757e:	701a      	strb	r2, [r3, #0]
	        //down_limit_reported = 0;
	        CDC_Transmit_FS((uint8_t*)"ACK:forward\n", strlen("ACK:forward\n"));
 8007580:	210c      	movs	r1, #12
 8007582:	4870      	ldr	r0, [pc, #448]	@ (8007744 <CDC_Receive_FS+0x2b8>)
 8007584:	f000 f916 	bl	80077b4 <CDC_Transmit_FS>
 8007588:	e0c5      	b.n	8007716 <CDC_Receive_FS+0x28a>
	    }
	    else if (strcmp(cmd, "back") == 0 || strcmp(cmd, "backward") == 0) {
 800758a:	f107 0308 	add.w	r3, r7, #8
 800758e:	496e      	ldr	r1, [pc, #440]	@ (8007748 <CDC_Receive_FS+0x2bc>)
 8007590:	4618      	mov	r0, r3
 8007592:	f7f8 fe21 	bl	80001d8 <strcmp>
 8007596:	4603      	mov	r3, r0
 8007598:	2b00      	cmp	r3, #0
 800759a:	d008      	beq.n	80075ae <CDC_Receive_FS+0x122>
 800759c:	f107 0308 	add.w	r3, r7, #8
 80075a0:	496a      	ldr	r1, [pc, #424]	@ (800774c <CDC_Receive_FS+0x2c0>)
 80075a2:	4618      	mov	r0, r3
 80075a4:	f7f8 fe18 	bl	80001d8 <strcmp>
 80075a8:	4603      	mov	r3, r0
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d10a      	bne.n	80075c4 <CDC_Receive_FS+0x138>
	        //direction = 0;
	    	fw_bw = 0;
 80075ae:	4b63      	ldr	r3, [pc, #396]	@ (800773c <CDC_Receive_FS+0x2b0>)
 80075b0:	2200      	movs	r2, #0
 80075b2:	601a      	str	r2, [r3, #0]
	        up_limit_reached = 0;
 80075b4:	4b66      	ldr	r3, [pc, #408]	@ (8007750 <CDC_Receive_FS+0x2c4>)
 80075b6:	2200      	movs	r2, #0
 80075b8:	701a      	strb	r2, [r3, #0]
	        //up_limit_reported = 0;
	        CDC_Transmit_FS((uint8_t*)"ACK:back\n", strlen("ACK:back\n"));
 80075ba:	2109      	movs	r1, #9
 80075bc:	4865      	ldr	r0, [pc, #404]	@ (8007754 <CDC_Receive_FS+0x2c8>)
 80075be:	f000 f8f9 	bl	80077b4 <CDC_Transmit_FS>
 80075c2:	e0a8      	b.n	8007716 <CDC_Receive_FS+0x28a>
	    }
	    else if (strcmp(cmd, "left") == 0) {
 80075c4:	f107 0308 	add.w	r3, r7, #8
 80075c8:	4963      	ldr	r1, [pc, #396]	@ (8007758 <CDC_Receive_FS+0x2cc>)
 80075ca:	4618      	mov	r0, r3
 80075cc:	f7f8 fe04 	bl	80001d8 <strcmp>
 80075d0:	4603      	mov	r3, r0
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d104      	bne.n	80075e0 <CDC_Receive_FS+0x154>
	        CDC_Transmit_FS((uint8_t*)"ACK:left\n", strlen("ACK:left\n"));
 80075d6:	2109      	movs	r1, #9
 80075d8:	4860      	ldr	r0, [pc, #384]	@ (800775c <CDC_Receive_FS+0x2d0>)
 80075da:	f000 f8eb 	bl	80077b4 <CDC_Transmit_FS>
 80075de:	e09a      	b.n	8007716 <CDC_Receive_FS+0x28a>
	    }
	    else if (strcmp(cmd, "right") == 0) {
 80075e0:	f107 0308 	add.w	r3, r7, #8
 80075e4:	495e      	ldr	r1, [pc, #376]	@ (8007760 <CDC_Receive_FS+0x2d4>)
 80075e6:	4618      	mov	r0, r3
 80075e8:	f7f8 fdf6 	bl	80001d8 <strcmp>
 80075ec:	4603      	mov	r3, r0
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d104      	bne.n	80075fc <CDC_Receive_FS+0x170>
	        CDC_Transmit_FS((uint8_t*)"ACK:right\n", strlen("ACK:right\n"));
 80075f2:	210a      	movs	r1, #10
 80075f4:	485b      	ldr	r0, [pc, #364]	@ (8007764 <CDC_Receive_FS+0x2d8>)
 80075f6:	f000 f8dd 	bl	80077b4 <CDC_Transmit_FS>
 80075fa:	e08c      	b.n	8007716 <CDC_Receive_FS+0x28a>
	    }
	    else if (strcmp(cmd, "up") == 0) {
 80075fc:	f107 0308 	add.w	r3, r7, #8
 8007600:	4959      	ldr	r1, [pc, #356]	@ (8007768 <CDC_Receive_FS+0x2dc>)
 8007602:	4618      	mov	r0, r3
 8007604:	f7f8 fde8 	bl	80001d8 <strcmp>
 8007608:	4603      	mov	r3, r0
 800760a:	2b00      	cmp	r3, #0
 800760c:	d117      	bne.n	800763e <CDC_Receive_FS+0x1b2>
	        if (up_limit_reached) {
 800760e:	4b50      	ldr	r3, [pc, #320]	@ (8007750 <CDC_Receive_FS+0x2c4>)
 8007610:	781b      	ldrb	r3, [r3, #0]
 8007612:	b2db      	uxtb	r3, r3
 8007614:	2b00      	cmp	r3, #0
 8007616:	d004      	beq.n	8007622 <CDC_Receive_FS+0x196>
	            CDC_Transmit_FS((uint8_t*)"LIMIT:UP\n", strlen("LIMIT:UP\n"));
 8007618:	2109      	movs	r1, #9
 800761a:	4854      	ldr	r0, [pc, #336]	@ (800776c <CDC_Receive_FS+0x2e0>)
 800761c:	f000 f8ca 	bl	80077b4 <CDC_Transmit_FS>
 8007620:	e079      	b.n	8007716 <CDC_Receive_FS+0x28a>
	        } else {
	        	stop = 0;
 8007622:	4b53      	ldr	r3, [pc, #332]	@ (8007770 <CDC_Receive_FS+0x2e4>)
 8007624:	2200      	movs	r2, #0
 8007626:	601a      	str	r2, [r3, #0]
	            direction = 1;
 8007628:	4b52      	ldr	r3, [pc, #328]	@ (8007774 <CDC_Receive_FS+0x2e8>)
 800762a:	2201      	movs	r2, #1
 800762c:	601a      	str	r2, [r3, #0]
	            down_limit_reached = 0;
 800762e:	4b44      	ldr	r3, [pc, #272]	@ (8007740 <CDC_Receive_FS+0x2b4>)
 8007630:	2200      	movs	r2, #0
 8007632:	701a      	strb	r2, [r3, #0]
	            //down_limit_reported = 1;
	            CDC_Transmit_FS((uint8_t*)"ACK:up dir=1\n", strlen("ACK:up dir=1\n"));
 8007634:	210d      	movs	r1, #13
 8007636:	4850      	ldr	r0, [pc, #320]	@ (8007778 <CDC_Receive_FS+0x2ec>)
 8007638:	f000 f8bc 	bl	80077b4 <CDC_Transmit_FS>
 800763c:	e06b      	b.n	8007716 <CDC_Receive_FS+0x28a>
	        }
	    }
	    else if (strcmp(cmd, "down") == 0) {
 800763e:	f107 0308 	add.w	r3, r7, #8
 8007642:	494e      	ldr	r1, [pc, #312]	@ (800777c <CDC_Receive_FS+0x2f0>)
 8007644:	4618      	mov	r0, r3
 8007646:	f7f8 fdc7 	bl	80001d8 <strcmp>
 800764a:	4603      	mov	r3, r0
 800764c:	2b00      	cmp	r3, #0
 800764e:	d117      	bne.n	8007680 <CDC_Receive_FS+0x1f4>
	        if (down_limit_reached) {
 8007650:	4b3b      	ldr	r3, [pc, #236]	@ (8007740 <CDC_Receive_FS+0x2b4>)
 8007652:	781b      	ldrb	r3, [r3, #0]
 8007654:	b2db      	uxtb	r3, r3
 8007656:	2b00      	cmp	r3, #0
 8007658:	d004      	beq.n	8007664 <CDC_Receive_FS+0x1d8>
	            CDC_Transmit_FS((uint8_t*)"LIMIT:DOWN\n", strlen("LIMIT:DOWN\n"));
 800765a:	210b      	movs	r1, #11
 800765c:	4848      	ldr	r0, [pc, #288]	@ (8007780 <CDC_Receive_FS+0x2f4>)
 800765e:	f000 f8a9 	bl	80077b4 <CDC_Transmit_FS>
 8007662:	e058      	b.n	8007716 <CDC_Receive_FS+0x28a>
	        } else {
	        	stop = 0;
 8007664:	4b42      	ldr	r3, [pc, #264]	@ (8007770 <CDC_Receive_FS+0x2e4>)
 8007666:	2200      	movs	r2, #0
 8007668:	601a      	str	r2, [r3, #0]
	            direction = 0;
 800766a:	4b42      	ldr	r3, [pc, #264]	@ (8007774 <CDC_Receive_FS+0x2e8>)
 800766c:	2200      	movs	r2, #0
 800766e:	601a      	str	r2, [r3, #0]
	            up_limit_reached = 0;
 8007670:	4b37      	ldr	r3, [pc, #220]	@ (8007750 <CDC_Receive_FS+0x2c4>)
 8007672:	2200      	movs	r2, #0
 8007674:	701a      	strb	r2, [r3, #0]
	            //up_limit_reported = 1;
	            CDC_Transmit_FS((uint8_t*)"ACK:down dir=0\n", strlen("ACK:down dir=0\n"));
 8007676:	210f      	movs	r1, #15
 8007678:	4842      	ldr	r0, [pc, #264]	@ (8007784 <CDC_Receive_FS+0x2f8>)
 800767a:	f000 f89b 	bl	80077b4 <CDC_Transmit_FS>
 800767e:	e04a      	b.n	8007716 <CDC_Receive_FS+0x28a>
	        }
	    }
	    else if (strcmp(cmd, "stop") == 0) {
 8007680:	f107 0308 	add.w	r3, r7, #8
 8007684:	4940      	ldr	r1, [pc, #256]	@ (8007788 <CDC_Receive_FS+0x2fc>)
 8007686:	4618      	mov	r0, r3
 8007688:	f7f8 fda6 	bl	80001d8 <strcmp>
 800768c:	4603      	mov	r3, r0
 800768e:	2b00      	cmp	r3, #0
 8007690:	d107      	bne.n	80076a2 <CDC_Receive_FS+0x216>
	    	stop = 1;
 8007692:	4b37      	ldr	r3, [pc, #220]	@ (8007770 <CDC_Receive_FS+0x2e4>)
 8007694:	2201      	movs	r2, #1
 8007696:	601a      	str	r2, [r3, #0]
	        CDC_Transmit_FS((uint8_t*)"ACK:stop\n", strlen("ACK:stop\n"));
 8007698:	2109      	movs	r1, #9
 800769a:	483c      	ldr	r0, [pc, #240]	@ (800778c <CDC_Receive_FS+0x300>)
 800769c:	f000 f88a 	bl	80077b4 <CDC_Transmit_FS>
 80076a0:	e039      	b.n	8007716 <CDC_Receive_FS+0x28a>
	    }
	    else if (strcmp(cmd, "start") == 0) {
 80076a2:	f107 0308 	add.w	r3, r7, #8
 80076a6:	493a      	ldr	r1, [pc, #232]	@ (8007790 <CDC_Receive_FS+0x304>)
 80076a8:	4618      	mov	r0, r3
 80076aa:	f7f8 fd95 	bl	80001d8 <strcmp>
 80076ae:	4603      	mov	r3, r0
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d10a      	bne.n	80076ca <CDC_Receive_FS+0x23e>
	    	    	stop = 0;
 80076b4:	4b2e      	ldr	r3, [pc, #184]	@ (8007770 <CDC_Receive_FS+0x2e4>)
 80076b6:	2200      	movs	r2, #0
 80076b8:	601a      	str	r2, [r3, #0]
	    	    	fw_mot_start = 1;
 80076ba:	4b36      	ldr	r3, [pc, #216]	@ (8007794 <CDC_Receive_FS+0x308>)
 80076bc:	2201      	movs	r2, #1
 80076be:	701a      	strb	r2, [r3, #0]
	    	    	CDC_Transmit_FS((uint8_t*)"ACK:stop\n", strlen("ACK:stop\n"));
 80076c0:	2109      	movs	r1, #9
 80076c2:	4832      	ldr	r0, [pc, #200]	@ (800778c <CDC_Receive_FS+0x300>)
 80076c4:	f000 f876 	bl	80077b4 <CDC_Transmit_FS>
 80076c8:	e025      	b.n	8007716 <CDC_Receive_FS+0x28a>
	    	    }
	    else if (strcmp(cmd, "lon") == 0) {
 80076ca:	f107 0308 	add.w	r3, r7, #8
 80076ce:	4932      	ldr	r1, [pc, #200]	@ (8007798 <CDC_Receive_FS+0x30c>)
 80076d0:	4618      	mov	r0, r3
 80076d2:	f7f8 fd81 	bl	80001d8 <strcmp>
 80076d6:	4603      	mov	r3, r0
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d107      	bne.n	80076ec <CDC_Receive_FS+0x260>
	    	    	    	light = 1;
 80076dc:	4b2f      	ldr	r3, [pc, #188]	@ (800779c <CDC_Receive_FS+0x310>)
 80076de:	2201      	movs	r2, #1
 80076e0:	701a      	strb	r2, [r3, #0]
	    	    	    	CDC_Transmit_FS((uint8_t*)"ACK:lights_on\n", strlen("ACK:lights_on\n"));
 80076e2:	210e      	movs	r1, #14
 80076e4:	482e      	ldr	r0, [pc, #184]	@ (80077a0 <CDC_Receive_FS+0x314>)
 80076e6:	f000 f865 	bl	80077b4 <CDC_Transmit_FS>
 80076ea:	e014      	b.n	8007716 <CDC_Receive_FS+0x28a>
	    	    	    }
	    else if (strcmp(cmd, "loff") == 0) {
 80076ec:	f107 0308 	add.w	r3, r7, #8
 80076f0:	492c      	ldr	r1, [pc, #176]	@ (80077a4 <CDC_Receive_FS+0x318>)
 80076f2:	4618      	mov	r0, r3
 80076f4:	f7f8 fd70 	bl	80001d8 <strcmp>
 80076f8:	4603      	mov	r3, r0
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d107      	bne.n	800770e <CDC_Receive_FS+0x282>
	   	    	    	    	light = 0;
 80076fe:	4b27      	ldr	r3, [pc, #156]	@ (800779c <CDC_Receive_FS+0x310>)
 8007700:	2200      	movs	r2, #0
 8007702:	701a      	strb	r2, [r3, #0]
	   	    	    	    	CDC_Transmit_FS((uint8_t*)"ACK:lights_off\n", strlen("ACK:lights_off\n"));
 8007704:	210f      	movs	r1, #15
 8007706:	4828      	ldr	r0, [pc, #160]	@ (80077a8 <CDC_Receive_FS+0x31c>)
 8007708:	f000 f854 	bl	80077b4 <CDC_Transmit_FS>
 800770c:	e003      	b.n	8007716 <CDC_Receive_FS+0x28a>
	   	    	    	    }
	    else {
	        CDC_Transmit_FS((uint8_t*)"ACK:unknown\n", strlen("ACK:unknown\n"));
 800770e:	210c      	movs	r1, #12
 8007710:	4826      	ldr	r0, [pc, #152]	@ (80077ac <CDC_Receive_FS+0x320>)
 8007712:	f000 f84f 	bl	80077b4 <CDC_Transmit_FS>
	    }

	    USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8007716:	6879      	ldr	r1, [r7, #4]
 8007718:	4825      	ldr	r0, [pc, #148]	@ (80077b0 <CDC_Receive_FS+0x324>)
 800771a:	f7fe fa5b 	bl	8005bd4 <USBD_CDC_SetRxBuffer>
	    USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800771e:	4824      	ldr	r0, [pc, #144]	@ (80077b0 <CDC_Receive_FS+0x324>)
 8007720:	f7fe fab6 	bl	8005c90 <USBD_CDC_ReceivePacket>
	    return USBD_OK;
 8007724:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8007726:	4618      	mov	r0, r3
 8007728:	3730      	adds	r7, #48	@ 0x30
 800772a:	46bd      	mov	sp, r7
 800772c:	bd80      	pop	{r7, pc}
 800772e:	bf00      	nop
 8007730:	08008230 	.word	0x08008230
 8007734:	2000020c 	.word	0x2000020c
 8007738:	08008238 	.word	0x08008238
 800773c:	20000000 	.word	0x20000000
 8007740:	20000205 	.word	0x20000205
 8007744:	08008240 	.word	0x08008240
 8007748:	08008250 	.word	0x08008250
 800774c:	08008258 	.word	0x08008258
 8007750:	20000204 	.word	0x20000204
 8007754:	08008264 	.word	0x08008264
 8007758:	08008270 	.word	0x08008270
 800775c:	08008278 	.word	0x08008278
 8007760:	08008284 	.word	0x08008284
 8007764:	0800828c 	.word	0x0800828c
 8007768:	08008298 	.word	0x08008298
 800776c:	0800829c 	.word	0x0800829c
 8007770:	20000004 	.word	0x20000004
 8007774:	20000008 	.word	0x20000008
 8007778:	080082a8 	.word	0x080082a8
 800777c:	080082b8 	.word	0x080082b8
 8007780:	080082c0 	.word	0x080082c0
 8007784:	080082cc 	.word	0x080082cc
 8007788:	080082dc 	.word	0x080082dc
 800778c:	080082e4 	.word	0x080082e4
 8007790:	080082f0 	.word	0x080082f0
 8007794:	20000219 	.word	0x20000219
 8007798:	080082f8 	.word	0x080082f8
 800779c:	20000218 	.word	0x20000218
 80077a0:	080082fc 	.word	0x080082fc
 80077a4:	0800830c 	.word	0x0800830c
 80077a8:	08008314 	.word	0x08008314
 80077ac:	08008324 	.word	0x08008324
 80077b0:	20000224 	.word	0x20000224

080077b4 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80077b4:	b580      	push	{r7, lr}
 80077b6:	b084      	sub	sp, #16
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	6078      	str	r0, [r7, #4]
 80077bc:	460b      	mov	r3, r1
 80077be:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80077c0:	2300      	movs	r3, #0
 80077c2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80077c4:	4b0d      	ldr	r3, [pc, #52]	@ (80077fc <CDC_Transmit_FS+0x48>)
 80077c6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80077ca:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80077cc:	68bb      	ldr	r3, [r7, #8]
 80077ce:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d001      	beq.n	80077da <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80077d6:	2301      	movs	r3, #1
 80077d8:	e00b      	b.n	80077f2 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80077da:	887b      	ldrh	r3, [r7, #2]
 80077dc:	461a      	mov	r2, r3
 80077de:	6879      	ldr	r1, [r7, #4]
 80077e0:	4806      	ldr	r0, [pc, #24]	@ (80077fc <CDC_Transmit_FS+0x48>)
 80077e2:	f7fe f9d5 	bl	8005b90 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80077e6:	4805      	ldr	r0, [pc, #20]	@ (80077fc <CDC_Transmit_FS+0x48>)
 80077e8:	f7fe fa12 	bl	8005c10 <USBD_CDC_TransmitPacket>
 80077ec:	4603      	mov	r3, r0
 80077ee:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80077f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80077f2:	4618      	mov	r0, r3
 80077f4:	3710      	adds	r7, #16
 80077f6:	46bd      	mov	sp, r7
 80077f8:	bd80      	pop	{r7, pc}
 80077fa:	bf00      	nop
 80077fc:	20000224 	.word	0x20000224

08007800 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8007800:	b480      	push	{r7}
 8007802:	b087      	sub	sp, #28
 8007804:	af00      	add	r7, sp, #0
 8007806:	60f8      	str	r0, [r7, #12]
 8007808:	60b9      	str	r1, [r7, #8]
 800780a:	4613      	mov	r3, r2
 800780c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800780e:	2300      	movs	r3, #0
 8007810:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8007812:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007816:	4618      	mov	r0, r3
 8007818:	371c      	adds	r7, #28
 800781a:	46bd      	mov	sp, r7
 800781c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007820:	4770      	bx	lr
	...

08007824 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007824:	b480      	push	{r7}
 8007826:	b083      	sub	sp, #12
 8007828:	af00      	add	r7, sp, #0
 800782a:	4603      	mov	r3, r0
 800782c:	6039      	str	r1, [r7, #0]
 800782e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8007830:	683b      	ldr	r3, [r7, #0]
 8007832:	2212      	movs	r2, #18
 8007834:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8007836:	4b03      	ldr	r3, [pc, #12]	@ (8007844 <USBD_FS_DeviceDescriptor+0x20>)
}
 8007838:	4618      	mov	r0, r3
 800783a:	370c      	adds	r7, #12
 800783c:	46bd      	mov	sp, r7
 800783e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007842:	4770      	bx	lr
 8007844:	200000d4 	.word	0x200000d4

08007848 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007848:	b480      	push	{r7}
 800784a:	b083      	sub	sp, #12
 800784c:	af00      	add	r7, sp, #0
 800784e:	4603      	mov	r3, r0
 8007850:	6039      	str	r1, [r7, #0]
 8007852:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8007854:	683b      	ldr	r3, [r7, #0]
 8007856:	2204      	movs	r2, #4
 8007858:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800785a:	4b03      	ldr	r3, [pc, #12]	@ (8007868 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800785c:	4618      	mov	r0, r3
 800785e:	370c      	adds	r7, #12
 8007860:	46bd      	mov	sp, r7
 8007862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007866:	4770      	bx	lr
 8007868:	200000e8 	.word	0x200000e8

0800786c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800786c:	b580      	push	{r7, lr}
 800786e:	b082      	sub	sp, #8
 8007870:	af00      	add	r7, sp, #0
 8007872:	4603      	mov	r3, r0
 8007874:	6039      	str	r1, [r7, #0]
 8007876:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007878:	79fb      	ldrb	r3, [r7, #7]
 800787a:	2b00      	cmp	r3, #0
 800787c:	d105      	bne.n	800788a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800787e:	683a      	ldr	r2, [r7, #0]
 8007880:	4907      	ldr	r1, [pc, #28]	@ (80078a0 <USBD_FS_ProductStrDescriptor+0x34>)
 8007882:	4808      	ldr	r0, [pc, #32]	@ (80078a4 <USBD_FS_ProductStrDescriptor+0x38>)
 8007884:	f7ff fc64 	bl	8007150 <USBD_GetString>
 8007888:	e004      	b.n	8007894 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800788a:	683a      	ldr	r2, [r7, #0]
 800788c:	4904      	ldr	r1, [pc, #16]	@ (80078a0 <USBD_FS_ProductStrDescriptor+0x34>)
 800788e:	4805      	ldr	r0, [pc, #20]	@ (80078a4 <USBD_FS_ProductStrDescriptor+0x38>)
 8007890:	f7ff fc5e 	bl	8007150 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007894:	4b02      	ldr	r3, [pc, #8]	@ (80078a0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8007896:	4618      	mov	r0, r3
 8007898:	3708      	adds	r7, #8
 800789a:	46bd      	mov	sp, r7
 800789c:	bd80      	pop	{r7, pc}
 800789e:	bf00      	nop
 80078a0:	20001500 	.word	0x20001500
 80078a4:	08008334 	.word	0x08008334

080078a8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80078a8:	b580      	push	{r7, lr}
 80078aa:	b082      	sub	sp, #8
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	4603      	mov	r3, r0
 80078b0:	6039      	str	r1, [r7, #0]
 80078b2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80078b4:	683a      	ldr	r2, [r7, #0]
 80078b6:	4904      	ldr	r1, [pc, #16]	@ (80078c8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80078b8:	4804      	ldr	r0, [pc, #16]	@ (80078cc <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80078ba:	f7ff fc49 	bl	8007150 <USBD_GetString>
  return USBD_StrDesc;
 80078be:	4b02      	ldr	r3, [pc, #8]	@ (80078c8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80078c0:	4618      	mov	r0, r3
 80078c2:	3708      	adds	r7, #8
 80078c4:	46bd      	mov	sp, r7
 80078c6:	bd80      	pop	{r7, pc}
 80078c8:	20001500 	.word	0x20001500
 80078cc:	0800834c 	.word	0x0800834c

080078d0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80078d0:	b580      	push	{r7, lr}
 80078d2:	b082      	sub	sp, #8
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	4603      	mov	r3, r0
 80078d8:	6039      	str	r1, [r7, #0]
 80078da:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80078dc:	683b      	ldr	r3, [r7, #0]
 80078de:	221a      	movs	r2, #26
 80078e0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80078e2:	f000 f843 	bl	800796c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80078e6:	4b02      	ldr	r3, [pc, #8]	@ (80078f0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80078e8:	4618      	mov	r0, r3
 80078ea:	3708      	adds	r7, #8
 80078ec:	46bd      	mov	sp, r7
 80078ee:	bd80      	pop	{r7, pc}
 80078f0:	200000ec 	.word	0x200000ec

080078f4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80078f4:	b580      	push	{r7, lr}
 80078f6:	b082      	sub	sp, #8
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	4603      	mov	r3, r0
 80078fc:	6039      	str	r1, [r7, #0]
 80078fe:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8007900:	79fb      	ldrb	r3, [r7, #7]
 8007902:	2b00      	cmp	r3, #0
 8007904:	d105      	bne.n	8007912 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007906:	683a      	ldr	r2, [r7, #0]
 8007908:	4907      	ldr	r1, [pc, #28]	@ (8007928 <USBD_FS_ConfigStrDescriptor+0x34>)
 800790a:	4808      	ldr	r0, [pc, #32]	@ (800792c <USBD_FS_ConfigStrDescriptor+0x38>)
 800790c:	f7ff fc20 	bl	8007150 <USBD_GetString>
 8007910:	e004      	b.n	800791c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007912:	683a      	ldr	r2, [r7, #0]
 8007914:	4904      	ldr	r1, [pc, #16]	@ (8007928 <USBD_FS_ConfigStrDescriptor+0x34>)
 8007916:	4805      	ldr	r0, [pc, #20]	@ (800792c <USBD_FS_ConfigStrDescriptor+0x38>)
 8007918:	f7ff fc1a 	bl	8007150 <USBD_GetString>
  }
  return USBD_StrDesc;
 800791c:	4b02      	ldr	r3, [pc, #8]	@ (8007928 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800791e:	4618      	mov	r0, r3
 8007920:	3708      	adds	r7, #8
 8007922:	46bd      	mov	sp, r7
 8007924:	bd80      	pop	{r7, pc}
 8007926:	bf00      	nop
 8007928:	20001500 	.word	0x20001500
 800792c:	08008360 	.word	0x08008360

08007930 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007930:	b580      	push	{r7, lr}
 8007932:	b082      	sub	sp, #8
 8007934:	af00      	add	r7, sp, #0
 8007936:	4603      	mov	r3, r0
 8007938:	6039      	str	r1, [r7, #0]
 800793a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800793c:	79fb      	ldrb	r3, [r7, #7]
 800793e:	2b00      	cmp	r3, #0
 8007940:	d105      	bne.n	800794e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007942:	683a      	ldr	r2, [r7, #0]
 8007944:	4907      	ldr	r1, [pc, #28]	@ (8007964 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007946:	4808      	ldr	r0, [pc, #32]	@ (8007968 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007948:	f7ff fc02 	bl	8007150 <USBD_GetString>
 800794c:	e004      	b.n	8007958 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800794e:	683a      	ldr	r2, [r7, #0]
 8007950:	4904      	ldr	r1, [pc, #16]	@ (8007964 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007952:	4805      	ldr	r0, [pc, #20]	@ (8007968 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007954:	f7ff fbfc 	bl	8007150 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007958:	4b02      	ldr	r3, [pc, #8]	@ (8007964 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800795a:	4618      	mov	r0, r3
 800795c:	3708      	adds	r7, #8
 800795e:	46bd      	mov	sp, r7
 8007960:	bd80      	pop	{r7, pc}
 8007962:	bf00      	nop
 8007964:	20001500 	.word	0x20001500
 8007968:	0800836c 	.word	0x0800836c

0800796c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800796c:	b580      	push	{r7, lr}
 800796e:	b084      	sub	sp, #16
 8007970:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8007972:	4b0f      	ldr	r3, [pc, #60]	@ (80079b0 <Get_SerialNum+0x44>)
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8007978:	4b0e      	ldr	r3, [pc, #56]	@ (80079b4 <Get_SerialNum+0x48>)
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800797e:	4b0e      	ldr	r3, [pc, #56]	@ (80079b8 <Get_SerialNum+0x4c>)
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8007984:	68fa      	ldr	r2, [r7, #12]
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	4413      	add	r3, r2
 800798a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	2b00      	cmp	r3, #0
 8007990:	d009      	beq.n	80079a6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8007992:	2208      	movs	r2, #8
 8007994:	4909      	ldr	r1, [pc, #36]	@ (80079bc <Get_SerialNum+0x50>)
 8007996:	68f8      	ldr	r0, [r7, #12]
 8007998:	f000 f814 	bl	80079c4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800799c:	2204      	movs	r2, #4
 800799e:	4908      	ldr	r1, [pc, #32]	@ (80079c0 <Get_SerialNum+0x54>)
 80079a0:	68b8      	ldr	r0, [r7, #8]
 80079a2:	f000 f80f 	bl	80079c4 <IntToUnicode>
  }
}
 80079a6:	bf00      	nop
 80079a8:	3710      	adds	r7, #16
 80079aa:	46bd      	mov	sp, r7
 80079ac:	bd80      	pop	{r7, pc}
 80079ae:	bf00      	nop
 80079b0:	1fff7a10 	.word	0x1fff7a10
 80079b4:	1fff7a14 	.word	0x1fff7a14
 80079b8:	1fff7a18 	.word	0x1fff7a18
 80079bc:	200000ee 	.word	0x200000ee
 80079c0:	200000fe 	.word	0x200000fe

080079c4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80079c4:	b480      	push	{r7}
 80079c6:	b087      	sub	sp, #28
 80079c8:	af00      	add	r7, sp, #0
 80079ca:	60f8      	str	r0, [r7, #12]
 80079cc:	60b9      	str	r1, [r7, #8]
 80079ce:	4613      	mov	r3, r2
 80079d0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80079d2:	2300      	movs	r3, #0
 80079d4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80079d6:	2300      	movs	r3, #0
 80079d8:	75fb      	strb	r3, [r7, #23]
 80079da:	e027      	b.n	8007a2c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	0f1b      	lsrs	r3, r3, #28
 80079e0:	2b09      	cmp	r3, #9
 80079e2:	d80b      	bhi.n	80079fc <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	0f1b      	lsrs	r3, r3, #28
 80079e8:	b2da      	uxtb	r2, r3
 80079ea:	7dfb      	ldrb	r3, [r7, #23]
 80079ec:	005b      	lsls	r3, r3, #1
 80079ee:	4619      	mov	r1, r3
 80079f0:	68bb      	ldr	r3, [r7, #8]
 80079f2:	440b      	add	r3, r1
 80079f4:	3230      	adds	r2, #48	@ 0x30
 80079f6:	b2d2      	uxtb	r2, r2
 80079f8:	701a      	strb	r2, [r3, #0]
 80079fa:	e00a      	b.n	8007a12 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	0f1b      	lsrs	r3, r3, #28
 8007a00:	b2da      	uxtb	r2, r3
 8007a02:	7dfb      	ldrb	r3, [r7, #23]
 8007a04:	005b      	lsls	r3, r3, #1
 8007a06:	4619      	mov	r1, r3
 8007a08:	68bb      	ldr	r3, [r7, #8]
 8007a0a:	440b      	add	r3, r1
 8007a0c:	3237      	adds	r2, #55	@ 0x37
 8007a0e:	b2d2      	uxtb	r2, r2
 8007a10:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	011b      	lsls	r3, r3, #4
 8007a16:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8007a18:	7dfb      	ldrb	r3, [r7, #23]
 8007a1a:	005b      	lsls	r3, r3, #1
 8007a1c:	3301      	adds	r3, #1
 8007a1e:	68ba      	ldr	r2, [r7, #8]
 8007a20:	4413      	add	r3, r2
 8007a22:	2200      	movs	r2, #0
 8007a24:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8007a26:	7dfb      	ldrb	r3, [r7, #23]
 8007a28:	3301      	adds	r3, #1
 8007a2a:	75fb      	strb	r3, [r7, #23]
 8007a2c:	7dfa      	ldrb	r2, [r7, #23]
 8007a2e:	79fb      	ldrb	r3, [r7, #7]
 8007a30:	429a      	cmp	r2, r3
 8007a32:	d3d3      	bcc.n	80079dc <IntToUnicode+0x18>
  }
}
 8007a34:	bf00      	nop
 8007a36:	bf00      	nop
 8007a38:	371c      	adds	r7, #28
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a40:	4770      	bx	lr
	...

08007a44 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8007a44:	b580      	push	{r7, lr}
 8007a46:	b08a      	sub	sp, #40	@ 0x28
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007a4c:	f107 0314 	add.w	r3, r7, #20
 8007a50:	2200      	movs	r2, #0
 8007a52:	601a      	str	r2, [r3, #0]
 8007a54:	605a      	str	r2, [r3, #4]
 8007a56:	609a      	str	r2, [r3, #8]
 8007a58:	60da      	str	r2, [r3, #12]
 8007a5a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007a64:	d13a      	bne.n	8007adc <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007a66:	2300      	movs	r3, #0
 8007a68:	613b      	str	r3, [r7, #16]
 8007a6a:	4b1e      	ldr	r3, [pc, #120]	@ (8007ae4 <HAL_PCD_MspInit+0xa0>)
 8007a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a6e:	4a1d      	ldr	r2, [pc, #116]	@ (8007ae4 <HAL_PCD_MspInit+0xa0>)
 8007a70:	f043 0301 	orr.w	r3, r3, #1
 8007a74:	6313      	str	r3, [r2, #48]	@ 0x30
 8007a76:	4b1b      	ldr	r3, [pc, #108]	@ (8007ae4 <HAL_PCD_MspInit+0xa0>)
 8007a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a7a:	f003 0301 	and.w	r3, r3, #1
 8007a7e:	613b      	str	r3, [r7, #16]
 8007a80:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8007a82:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8007a86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007a88:	2302      	movs	r3, #2
 8007a8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007a8c:	2300      	movs	r3, #0
 8007a8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007a90:	2303      	movs	r3, #3
 8007a92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8007a94:	230a      	movs	r3, #10
 8007a96:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007a98:	f107 0314 	add.w	r3, r7, #20
 8007a9c:	4619      	mov	r1, r3
 8007a9e:	4812      	ldr	r0, [pc, #72]	@ (8007ae8 <HAL_PCD_MspInit+0xa4>)
 8007aa0:	f7f9 fb38 	bl	8001114 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8007aa4:	4b0f      	ldr	r3, [pc, #60]	@ (8007ae4 <HAL_PCD_MspInit+0xa0>)
 8007aa6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007aa8:	4a0e      	ldr	r2, [pc, #56]	@ (8007ae4 <HAL_PCD_MspInit+0xa0>)
 8007aaa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007aae:	6353      	str	r3, [r2, #52]	@ 0x34
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	60fb      	str	r3, [r7, #12]
 8007ab4:	4b0b      	ldr	r3, [pc, #44]	@ (8007ae4 <HAL_PCD_MspInit+0xa0>)
 8007ab6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ab8:	4a0a      	ldr	r2, [pc, #40]	@ (8007ae4 <HAL_PCD_MspInit+0xa0>)
 8007aba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007abe:	6453      	str	r3, [r2, #68]	@ 0x44
 8007ac0:	4b08      	ldr	r3, [pc, #32]	@ (8007ae4 <HAL_PCD_MspInit+0xa0>)
 8007ac2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ac4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007ac8:	60fb      	str	r3, [r7, #12]
 8007aca:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8007acc:	2200      	movs	r2, #0
 8007ace:	2100      	movs	r1, #0
 8007ad0:	2043      	movs	r0, #67	@ 0x43
 8007ad2:	f7f9 fae8 	bl	80010a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8007ad6:	2043      	movs	r0, #67	@ 0x43
 8007ad8:	f7f9 fb01 	bl	80010de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8007adc:	bf00      	nop
 8007ade:	3728      	adds	r7, #40	@ 0x28
 8007ae0:	46bd      	mov	sp, r7
 8007ae2:	bd80      	pop	{r7, pc}
 8007ae4:	40023800 	.word	0x40023800
 8007ae8:	40020000 	.word	0x40020000

08007aec <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007aec:	b580      	push	{r7, lr}
 8007aee:	b082      	sub	sp, #8
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007b00:	4619      	mov	r1, r3
 8007b02:	4610      	mov	r0, r2
 8007b04:	f7fe f9ad 	bl	8005e62 <USBD_LL_SetupStage>
}
 8007b08:	bf00      	nop
 8007b0a:	3708      	adds	r7, #8
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	bd80      	pop	{r7, pc}

08007b10 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007b10:	b580      	push	{r7, lr}
 8007b12:	b082      	sub	sp, #8
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	6078      	str	r0, [r7, #4]
 8007b18:	460b      	mov	r3, r1
 8007b1a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8007b22:	78fa      	ldrb	r2, [r7, #3]
 8007b24:	6879      	ldr	r1, [r7, #4]
 8007b26:	4613      	mov	r3, r2
 8007b28:	00db      	lsls	r3, r3, #3
 8007b2a:	4413      	add	r3, r2
 8007b2c:	009b      	lsls	r3, r3, #2
 8007b2e:	440b      	add	r3, r1
 8007b30:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8007b34:	681a      	ldr	r2, [r3, #0]
 8007b36:	78fb      	ldrb	r3, [r7, #3]
 8007b38:	4619      	mov	r1, r3
 8007b3a:	f7fe f9e7 	bl	8005f0c <USBD_LL_DataOutStage>
}
 8007b3e:	bf00      	nop
 8007b40:	3708      	adds	r7, #8
 8007b42:	46bd      	mov	sp, r7
 8007b44:	bd80      	pop	{r7, pc}

08007b46 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007b46:	b580      	push	{r7, lr}
 8007b48:	b082      	sub	sp, #8
 8007b4a:	af00      	add	r7, sp, #0
 8007b4c:	6078      	str	r0, [r7, #4]
 8007b4e:	460b      	mov	r3, r1
 8007b50:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8007b58:	78fa      	ldrb	r2, [r7, #3]
 8007b5a:	6879      	ldr	r1, [r7, #4]
 8007b5c:	4613      	mov	r3, r2
 8007b5e:	00db      	lsls	r3, r3, #3
 8007b60:	4413      	add	r3, r2
 8007b62:	009b      	lsls	r3, r3, #2
 8007b64:	440b      	add	r3, r1
 8007b66:	3320      	adds	r3, #32
 8007b68:	681a      	ldr	r2, [r3, #0]
 8007b6a:	78fb      	ldrb	r3, [r7, #3]
 8007b6c:	4619      	mov	r1, r3
 8007b6e:	f7fe fa89 	bl	8006084 <USBD_LL_DataInStage>
}
 8007b72:	bf00      	nop
 8007b74:	3708      	adds	r7, #8
 8007b76:	46bd      	mov	sp, r7
 8007b78:	bd80      	pop	{r7, pc}

08007b7a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007b7a:	b580      	push	{r7, lr}
 8007b7c:	b082      	sub	sp, #8
 8007b7e:	af00      	add	r7, sp, #0
 8007b80:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007b88:	4618      	mov	r0, r3
 8007b8a:	f7fe fbcd 	bl	8006328 <USBD_LL_SOF>
}
 8007b8e:	bf00      	nop
 8007b90:	3708      	adds	r7, #8
 8007b92:	46bd      	mov	sp, r7
 8007b94:	bd80      	pop	{r7, pc}

08007b96 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007b96:	b580      	push	{r7, lr}
 8007b98:	b084      	sub	sp, #16
 8007b9a:	af00      	add	r7, sp, #0
 8007b9c:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8007b9e:	2301      	movs	r3, #1
 8007ba0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	79db      	ldrb	r3, [r3, #7]
 8007ba6:	2b02      	cmp	r3, #2
 8007ba8:	d001      	beq.n	8007bae <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8007baa:	f7f8 ffb7 	bl	8000b1c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007bb4:	7bfa      	ldrb	r2, [r7, #15]
 8007bb6:	4611      	mov	r1, r2
 8007bb8:	4618      	mov	r0, r3
 8007bba:	f7fe fb71 	bl	80062a0 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007bc4:	4618      	mov	r0, r3
 8007bc6:	f7fe fb18 	bl	80061fa <USBD_LL_Reset>
}
 8007bca:	bf00      	nop
 8007bcc:	3710      	adds	r7, #16
 8007bce:	46bd      	mov	sp, r7
 8007bd0:	bd80      	pop	{r7, pc}
	...

08007bd4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007bd4:	b580      	push	{r7, lr}
 8007bd6:	b082      	sub	sp, #8
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007be2:	4618      	mov	r0, r3
 8007be4:	f7fe fb6c 	bl	80062c0 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	687a      	ldr	r2, [r7, #4]
 8007bf4:	6812      	ldr	r2, [r2, #0]
 8007bf6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007bfa:	f043 0301 	orr.w	r3, r3, #1
 8007bfe:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	7adb      	ldrb	r3, [r3, #11]
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d005      	beq.n	8007c14 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007c08:	4b04      	ldr	r3, [pc, #16]	@ (8007c1c <HAL_PCD_SuspendCallback+0x48>)
 8007c0a:	691b      	ldr	r3, [r3, #16]
 8007c0c:	4a03      	ldr	r2, [pc, #12]	@ (8007c1c <HAL_PCD_SuspendCallback+0x48>)
 8007c0e:	f043 0306 	orr.w	r3, r3, #6
 8007c12:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8007c14:	bf00      	nop
 8007c16:	3708      	adds	r7, #8
 8007c18:	46bd      	mov	sp, r7
 8007c1a:	bd80      	pop	{r7, pc}
 8007c1c:	e000ed00 	.word	0xe000ed00

08007c20 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007c20:	b580      	push	{r7, lr}
 8007c22:	b082      	sub	sp, #8
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007c2e:	4618      	mov	r0, r3
 8007c30:	f7fe fb62 	bl	80062f8 <USBD_LL_Resume>
}
 8007c34:	bf00      	nop
 8007c36:	3708      	adds	r7, #8
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	bd80      	pop	{r7, pc}

08007c3c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007c3c:	b580      	push	{r7, lr}
 8007c3e:	b082      	sub	sp, #8
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	6078      	str	r0, [r7, #4]
 8007c44:	460b      	mov	r3, r1
 8007c46:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007c4e:	78fa      	ldrb	r2, [r7, #3]
 8007c50:	4611      	mov	r1, r2
 8007c52:	4618      	mov	r0, r3
 8007c54:	f7fe fbba 	bl	80063cc <USBD_LL_IsoOUTIncomplete>
}
 8007c58:	bf00      	nop
 8007c5a:	3708      	adds	r7, #8
 8007c5c:	46bd      	mov	sp, r7
 8007c5e:	bd80      	pop	{r7, pc}

08007c60 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007c60:	b580      	push	{r7, lr}
 8007c62:	b082      	sub	sp, #8
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]
 8007c68:	460b      	mov	r3, r1
 8007c6a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007c72:	78fa      	ldrb	r2, [r7, #3]
 8007c74:	4611      	mov	r1, r2
 8007c76:	4618      	mov	r0, r3
 8007c78:	f7fe fb76 	bl	8006368 <USBD_LL_IsoINIncomplete>
}
 8007c7c:	bf00      	nop
 8007c7e:	3708      	adds	r7, #8
 8007c80:	46bd      	mov	sp, r7
 8007c82:	bd80      	pop	{r7, pc}

08007c84 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007c84:	b580      	push	{r7, lr}
 8007c86:	b082      	sub	sp, #8
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007c92:	4618      	mov	r0, r3
 8007c94:	f7fe fbcc 	bl	8006430 <USBD_LL_DevConnected>
}
 8007c98:	bf00      	nop
 8007c9a:	3708      	adds	r7, #8
 8007c9c:	46bd      	mov	sp, r7
 8007c9e:	bd80      	pop	{r7, pc}

08007ca0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007ca0:	b580      	push	{r7, lr}
 8007ca2:	b082      	sub	sp, #8
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007cae:	4618      	mov	r0, r3
 8007cb0:	f7fe fbc9 	bl	8006446 <USBD_LL_DevDisconnected>
}
 8007cb4:	bf00      	nop
 8007cb6:	3708      	adds	r7, #8
 8007cb8:	46bd      	mov	sp, r7
 8007cba:	bd80      	pop	{r7, pc}

08007cbc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8007cbc:	b580      	push	{r7, lr}
 8007cbe:	b082      	sub	sp, #8
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	781b      	ldrb	r3, [r3, #0]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d13c      	bne.n	8007d46 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8007ccc:	4a20      	ldr	r2, [pc, #128]	@ (8007d50 <USBD_LL_Init+0x94>)
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	4a1e      	ldr	r2, [pc, #120]	@ (8007d50 <USBD_LL_Init+0x94>)
 8007cd8:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8007cdc:	4b1c      	ldr	r3, [pc, #112]	@ (8007d50 <USBD_LL_Init+0x94>)
 8007cde:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8007ce2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8007ce4:	4b1a      	ldr	r3, [pc, #104]	@ (8007d50 <USBD_LL_Init+0x94>)
 8007ce6:	2204      	movs	r2, #4
 8007ce8:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8007cea:	4b19      	ldr	r3, [pc, #100]	@ (8007d50 <USBD_LL_Init+0x94>)
 8007cec:	2202      	movs	r2, #2
 8007cee:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8007cf0:	4b17      	ldr	r3, [pc, #92]	@ (8007d50 <USBD_LL_Init+0x94>)
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8007cf6:	4b16      	ldr	r3, [pc, #88]	@ (8007d50 <USBD_LL_Init+0x94>)
 8007cf8:	2202      	movs	r2, #2
 8007cfa:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8007cfc:	4b14      	ldr	r3, [pc, #80]	@ (8007d50 <USBD_LL_Init+0x94>)
 8007cfe:	2200      	movs	r2, #0
 8007d00:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8007d02:	4b13      	ldr	r3, [pc, #76]	@ (8007d50 <USBD_LL_Init+0x94>)
 8007d04:	2200      	movs	r2, #0
 8007d06:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8007d08:	4b11      	ldr	r3, [pc, #68]	@ (8007d50 <USBD_LL_Init+0x94>)
 8007d0a:	2200      	movs	r2, #0
 8007d0c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8007d0e:	4b10      	ldr	r3, [pc, #64]	@ (8007d50 <USBD_LL_Init+0x94>)
 8007d10:	2200      	movs	r2, #0
 8007d12:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8007d14:	4b0e      	ldr	r3, [pc, #56]	@ (8007d50 <USBD_LL_Init+0x94>)
 8007d16:	2200      	movs	r2, #0
 8007d18:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8007d1a:	480d      	ldr	r0, [pc, #52]	@ (8007d50 <USBD_LL_Init+0x94>)
 8007d1c:	f7f9 fbb0 	bl	8001480 <HAL_PCD_Init>
 8007d20:	4603      	mov	r3, r0
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d001      	beq.n	8007d2a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8007d26:	f7f8 fef9 	bl	8000b1c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8007d2a:	2180      	movs	r1, #128	@ 0x80
 8007d2c:	4808      	ldr	r0, [pc, #32]	@ (8007d50 <USBD_LL_Init+0x94>)
 8007d2e:	f7fa fddc 	bl	80028ea <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8007d32:	2240      	movs	r2, #64	@ 0x40
 8007d34:	2100      	movs	r1, #0
 8007d36:	4806      	ldr	r0, [pc, #24]	@ (8007d50 <USBD_LL_Init+0x94>)
 8007d38:	f7fa fd90 	bl	800285c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8007d3c:	2280      	movs	r2, #128	@ 0x80
 8007d3e:	2101      	movs	r1, #1
 8007d40:	4803      	ldr	r0, [pc, #12]	@ (8007d50 <USBD_LL_Init+0x94>)
 8007d42:	f7fa fd8b 	bl	800285c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8007d46:	2300      	movs	r3, #0
}
 8007d48:	4618      	mov	r0, r3
 8007d4a:	3708      	adds	r7, #8
 8007d4c:	46bd      	mov	sp, r7
 8007d4e:	bd80      	pop	{r7, pc}
 8007d50:	20001700 	.word	0x20001700

08007d54 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8007d54:	b580      	push	{r7, lr}
 8007d56:	b084      	sub	sp, #16
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007d5c:	2300      	movs	r3, #0
 8007d5e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007d60:	2300      	movs	r3, #0
 8007d62:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007d6a:	4618      	mov	r0, r3
 8007d6c:	f7f9 fc97 	bl	800169e <HAL_PCD_Start>
 8007d70:	4603      	mov	r3, r0
 8007d72:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007d74:	7bfb      	ldrb	r3, [r7, #15]
 8007d76:	4618      	mov	r0, r3
 8007d78:	f000 f942 	bl	8008000 <USBD_Get_USB_Status>
 8007d7c:	4603      	mov	r3, r0
 8007d7e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007d80:	7bbb      	ldrb	r3, [r7, #14]
}
 8007d82:	4618      	mov	r0, r3
 8007d84:	3710      	adds	r7, #16
 8007d86:	46bd      	mov	sp, r7
 8007d88:	bd80      	pop	{r7, pc}

08007d8a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8007d8a:	b580      	push	{r7, lr}
 8007d8c:	b084      	sub	sp, #16
 8007d8e:	af00      	add	r7, sp, #0
 8007d90:	6078      	str	r0, [r7, #4]
 8007d92:	4608      	mov	r0, r1
 8007d94:	4611      	mov	r1, r2
 8007d96:	461a      	mov	r2, r3
 8007d98:	4603      	mov	r3, r0
 8007d9a:	70fb      	strb	r3, [r7, #3]
 8007d9c:	460b      	mov	r3, r1
 8007d9e:	70bb      	strb	r3, [r7, #2]
 8007da0:	4613      	mov	r3, r2
 8007da2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007da4:	2300      	movs	r3, #0
 8007da6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007da8:	2300      	movs	r3, #0
 8007daa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8007db2:	78bb      	ldrb	r3, [r7, #2]
 8007db4:	883a      	ldrh	r2, [r7, #0]
 8007db6:	78f9      	ldrb	r1, [r7, #3]
 8007db8:	f7fa f96b 	bl	8002092 <HAL_PCD_EP_Open>
 8007dbc:	4603      	mov	r3, r0
 8007dbe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007dc0:	7bfb      	ldrb	r3, [r7, #15]
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	f000 f91c 	bl	8008000 <USBD_Get_USB_Status>
 8007dc8:	4603      	mov	r3, r0
 8007dca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007dcc:	7bbb      	ldrb	r3, [r7, #14]
}
 8007dce:	4618      	mov	r0, r3
 8007dd0:	3710      	adds	r7, #16
 8007dd2:	46bd      	mov	sp, r7
 8007dd4:	bd80      	pop	{r7, pc}

08007dd6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007dd6:	b580      	push	{r7, lr}
 8007dd8:	b084      	sub	sp, #16
 8007dda:	af00      	add	r7, sp, #0
 8007ddc:	6078      	str	r0, [r7, #4]
 8007dde:	460b      	mov	r3, r1
 8007de0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007de2:	2300      	movs	r3, #0
 8007de4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007de6:	2300      	movs	r3, #0
 8007de8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007df0:	78fa      	ldrb	r2, [r7, #3]
 8007df2:	4611      	mov	r1, r2
 8007df4:	4618      	mov	r0, r3
 8007df6:	f7fa f9b6 	bl	8002166 <HAL_PCD_EP_Close>
 8007dfa:	4603      	mov	r3, r0
 8007dfc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007dfe:	7bfb      	ldrb	r3, [r7, #15]
 8007e00:	4618      	mov	r0, r3
 8007e02:	f000 f8fd 	bl	8008000 <USBD_Get_USB_Status>
 8007e06:	4603      	mov	r3, r0
 8007e08:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007e0a:	7bbb      	ldrb	r3, [r7, #14]
}
 8007e0c:	4618      	mov	r0, r3
 8007e0e:	3710      	adds	r7, #16
 8007e10:	46bd      	mov	sp, r7
 8007e12:	bd80      	pop	{r7, pc}

08007e14 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007e14:	b580      	push	{r7, lr}
 8007e16:	b084      	sub	sp, #16
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	6078      	str	r0, [r7, #4]
 8007e1c:	460b      	mov	r3, r1
 8007e1e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007e20:	2300      	movs	r3, #0
 8007e22:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007e24:	2300      	movs	r3, #0
 8007e26:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007e2e:	78fa      	ldrb	r2, [r7, #3]
 8007e30:	4611      	mov	r1, r2
 8007e32:	4618      	mov	r0, r3
 8007e34:	f7fa fa6e 	bl	8002314 <HAL_PCD_EP_SetStall>
 8007e38:	4603      	mov	r3, r0
 8007e3a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007e3c:	7bfb      	ldrb	r3, [r7, #15]
 8007e3e:	4618      	mov	r0, r3
 8007e40:	f000 f8de 	bl	8008000 <USBD_Get_USB_Status>
 8007e44:	4603      	mov	r3, r0
 8007e46:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007e48:	7bbb      	ldrb	r3, [r7, #14]
}
 8007e4a:	4618      	mov	r0, r3
 8007e4c:	3710      	adds	r7, #16
 8007e4e:	46bd      	mov	sp, r7
 8007e50:	bd80      	pop	{r7, pc}

08007e52 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007e52:	b580      	push	{r7, lr}
 8007e54:	b084      	sub	sp, #16
 8007e56:	af00      	add	r7, sp, #0
 8007e58:	6078      	str	r0, [r7, #4]
 8007e5a:	460b      	mov	r3, r1
 8007e5c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007e5e:	2300      	movs	r3, #0
 8007e60:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007e62:	2300      	movs	r3, #0
 8007e64:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007e6c:	78fa      	ldrb	r2, [r7, #3]
 8007e6e:	4611      	mov	r1, r2
 8007e70:	4618      	mov	r0, r3
 8007e72:	f7fa fab2 	bl	80023da <HAL_PCD_EP_ClrStall>
 8007e76:	4603      	mov	r3, r0
 8007e78:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007e7a:	7bfb      	ldrb	r3, [r7, #15]
 8007e7c:	4618      	mov	r0, r3
 8007e7e:	f000 f8bf 	bl	8008000 <USBD_Get_USB_Status>
 8007e82:	4603      	mov	r3, r0
 8007e84:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007e86:	7bbb      	ldrb	r3, [r7, #14]
}
 8007e88:	4618      	mov	r0, r3
 8007e8a:	3710      	adds	r7, #16
 8007e8c:	46bd      	mov	sp, r7
 8007e8e:	bd80      	pop	{r7, pc}

08007e90 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007e90:	b480      	push	{r7}
 8007e92:	b085      	sub	sp, #20
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	6078      	str	r0, [r7, #4]
 8007e98:	460b      	mov	r3, r1
 8007e9a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007ea2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8007ea4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	da0b      	bge.n	8007ec4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8007eac:	78fb      	ldrb	r3, [r7, #3]
 8007eae:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007eb2:	68f9      	ldr	r1, [r7, #12]
 8007eb4:	4613      	mov	r3, r2
 8007eb6:	00db      	lsls	r3, r3, #3
 8007eb8:	4413      	add	r3, r2
 8007eba:	009b      	lsls	r3, r3, #2
 8007ebc:	440b      	add	r3, r1
 8007ebe:	3316      	adds	r3, #22
 8007ec0:	781b      	ldrb	r3, [r3, #0]
 8007ec2:	e00b      	b.n	8007edc <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8007ec4:	78fb      	ldrb	r3, [r7, #3]
 8007ec6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007eca:	68f9      	ldr	r1, [r7, #12]
 8007ecc:	4613      	mov	r3, r2
 8007ece:	00db      	lsls	r3, r3, #3
 8007ed0:	4413      	add	r3, r2
 8007ed2:	009b      	lsls	r3, r3, #2
 8007ed4:	440b      	add	r3, r1
 8007ed6:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8007eda:	781b      	ldrb	r3, [r3, #0]
  }
}
 8007edc:	4618      	mov	r0, r3
 8007ede:	3714      	adds	r7, #20
 8007ee0:	46bd      	mov	sp, r7
 8007ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee6:	4770      	bx	lr

08007ee8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8007ee8:	b580      	push	{r7, lr}
 8007eea:	b084      	sub	sp, #16
 8007eec:	af00      	add	r7, sp, #0
 8007eee:	6078      	str	r0, [r7, #4]
 8007ef0:	460b      	mov	r3, r1
 8007ef2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007ef4:	2300      	movs	r3, #0
 8007ef6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007ef8:	2300      	movs	r3, #0
 8007efa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007f02:	78fa      	ldrb	r2, [r7, #3]
 8007f04:	4611      	mov	r1, r2
 8007f06:	4618      	mov	r0, r3
 8007f08:	f7fa f89f 	bl	800204a <HAL_PCD_SetAddress>
 8007f0c:	4603      	mov	r3, r0
 8007f0e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007f10:	7bfb      	ldrb	r3, [r7, #15]
 8007f12:	4618      	mov	r0, r3
 8007f14:	f000 f874 	bl	8008000 <USBD_Get_USB_Status>
 8007f18:	4603      	mov	r3, r0
 8007f1a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007f1c:	7bbb      	ldrb	r3, [r7, #14]
}
 8007f1e:	4618      	mov	r0, r3
 8007f20:	3710      	adds	r7, #16
 8007f22:	46bd      	mov	sp, r7
 8007f24:	bd80      	pop	{r7, pc}

08007f26 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8007f26:	b580      	push	{r7, lr}
 8007f28:	b086      	sub	sp, #24
 8007f2a:	af00      	add	r7, sp, #0
 8007f2c:	60f8      	str	r0, [r7, #12]
 8007f2e:	607a      	str	r2, [r7, #4]
 8007f30:	603b      	str	r3, [r7, #0]
 8007f32:	460b      	mov	r3, r1
 8007f34:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007f36:	2300      	movs	r3, #0
 8007f38:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007f3a:	2300      	movs	r3, #0
 8007f3c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8007f44:	7af9      	ldrb	r1, [r7, #11]
 8007f46:	683b      	ldr	r3, [r7, #0]
 8007f48:	687a      	ldr	r2, [r7, #4]
 8007f4a:	f7fa f9a9 	bl	80022a0 <HAL_PCD_EP_Transmit>
 8007f4e:	4603      	mov	r3, r0
 8007f50:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007f52:	7dfb      	ldrb	r3, [r7, #23]
 8007f54:	4618      	mov	r0, r3
 8007f56:	f000 f853 	bl	8008000 <USBD_Get_USB_Status>
 8007f5a:	4603      	mov	r3, r0
 8007f5c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8007f5e:	7dbb      	ldrb	r3, [r7, #22]
}
 8007f60:	4618      	mov	r0, r3
 8007f62:	3718      	adds	r7, #24
 8007f64:	46bd      	mov	sp, r7
 8007f66:	bd80      	pop	{r7, pc}

08007f68 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	b086      	sub	sp, #24
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	60f8      	str	r0, [r7, #12]
 8007f70:	607a      	str	r2, [r7, #4]
 8007f72:	603b      	str	r3, [r7, #0]
 8007f74:	460b      	mov	r3, r1
 8007f76:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007f78:	2300      	movs	r3, #0
 8007f7a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8007f86:	7af9      	ldrb	r1, [r7, #11]
 8007f88:	683b      	ldr	r3, [r7, #0]
 8007f8a:	687a      	ldr	r2, [r7, #4]
 8007f8c:	f7fa f935 	bl	80021fa <HAL_PCD_EP_Receive>
 8007f90:	4603      	mov	r3, r0
 8007f92:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007f94:	7dfb      	ldrb	r3, [r7, #23]
 8007f96:	4618      	mov	r0, r3
 8007f98:	f000 f832 	bl	8008000 <USBD_Get_USB_Status>
 8007f9c:	4603      	mov	r3, r0
 8007f9e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8007fa0:	7dbb      	ldrb	r3, [r7, #22]
}
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	3718      	adds	r7, #24
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	bd80      	pop	{r7, pc}

08007faa <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007faa:	b580      	push	{r7, lr}
 8007fac:	b082      	sub	sp, #8
 8007fae:	af00      	add	r7, sp, #0
 8007fb0:	6078      	str	r0, [r7, #4]
 8007fb2:	460b      	mov	r3, r1
 8007fb4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007fbc:	78fa      	ldrb	r2, [r7, #3]
 8007fbe:	4611      	mov	r1, r2
 8007fc0:	4618      	mov	r0, r3
 8007fc2:	f7fa f955 	bl	8002270 <HAL_PCD_EP_GetRxCount>
 8007fc6:	4603      	mov	r3, r0
}
 8007fc8:	4618      	mov	r0, r3
 8007fca:	3708      	adds	r7, #8
 8007fcc:	46bd      	mov	sp, r7
 8007fce:	bd80      	pop	{r7, pc}

08007fd0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8007fd0:	b480      	push	{r7}
 8007fd2:	b083      	sub	sp, #12
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8007fd8:	4b03      	ldr	r3, [pc, #12]	@ (8007fe8 <USBD_static_malloc+0x18>)
}
 8007fda:	4618      	mov	r0, r3
 8007fdc:	370c      	adds	r7, #12
 8007fde:	46bd      	mov	sp, r7
 8007fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe4:	4770      	bx	lr
 8007fe6:	bf00      	nop
 8007fe8:	20001be4 	.word	0x20001be4

08007fec <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8007fec:	b480      	push	{r7}
 8007fee:	b083      	sub	sp, #12
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	6078      	str	r0, [r7, #4]

}
 8007ff4:	bf00      	nop
 8007ff6:	370c      	adds	r7, #12
 8007ff8:	46bd      	mov	sp, r7
 8007ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ffe:	4770      	bx	lr

08008000 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008000:	b480      	push	{r7}
 8008002:	b085      	sub	sp, #20
 8008004:	af00      	add	r7, sp, #0
 8008006:	4603      	mov	r3, r0
 8008008:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800800a:	2300      	movs	r3, #0
 800800c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800800e:	79fb      	ldrb	r3, [r7, #7]
 8008010:	2b03      	cmp	r3, #3
 8008012:	d817      	bhi.n	8008044 <USBD_Get_USB_Status+0x44>
 8008014:	a201      	add	r2, pc, #4	@ (adr r2, 800801c <USBD_Get_USB_Status+0x1c>)
 8008016:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800801a:	bf00      	nop
 800801c:	0800802d 	.word	0x0800802d
 8008020:	08008033 	.word	0x08008033
 8008024:	08008039 	.word	0x08008039
 8008028:	0800803f 	.word	0x0800803f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800802c:	2300      	movs	r3, #0
 800802e:	73fb      	strb	r3, [r7, #15]
    break;
 8008030:	e00b      	b.n	800804a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008032:	2303      	movs	r3, #3
 8008034:	73fb      	strb	r3, [r7, #15]
    break;
 8008036:	e008      	b.n	800804a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008038:	2301      	movs	r3, #1
 800803a:	73fb      	strb	r3, [r7, #15]
    break;
 800803c:	e005      	b.n	800804a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800803e:	2303      	movs	r3, #3
 8008040:	73fb      	strb	r3, [r7, #15]
    break;
 8008042:	e002      	b.n	800804a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8008044:	2303      	movs	r3, #3
 8008046:	73fb      	strb	r3, [r7, #15]
    break;
 8008048:	bf00      	nop
  }
  return usb_status;
 800804a:	7bfb      	ldrb	r3, [r7, #15]
}
 800804c:	4618      	mov	r0, r3
 800804e:	3714      	adds	r7, #20
 8008050:	46bd      	mov	sp, r7
 8008052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008056:	4770      	bx	lr

08008058 <atoi>:
 8008058:	220a      	movs	r2, #10
 800805a:	2100      	movs	r1, #0
 800805c:	f000 b87a 	b.w	8008154 <strtol>

08008060 <_strtol_l.constprop.0>:
 8008060:	2b24      	cmp	r3, #36	@ 0x24
 8008062:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008066:	4686      	mov	lr, r0
 8008068:	4690      	mov	r8, r2
 800806a:	d801      	bhi.n	8008070 <_strtol_l.constprop.0+0x10>
 800806c:	2b01      	cmp	r3, #1
 800806e:	d106      	bne.n	800807e <_strtol_l.constprop.0+0x1e>
 8008070:	f000 f8a8 	bl	80081c4 <__errno>
 8008074:	2316      	movs	r3, #22
 8008076:	6003      	str	r3, [r0, #0]
 8008078:	2000      	movs	r0, #0
 800807a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800807e:	4834      	ldr	r0, [pc, #208]	@ (8008150 <_strtol_l.constprop.0+0xf0>)
 8008080:	460d      	mov	r5, r1
 8008082:	462a      	mov	r2, r5
 8008084:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008088:	5d06      	ldrb	r6, [r0, r4]
 800808a:	f016 0608 	ands.w	r6, r6, #8
 800808e:	d1f8      	bne.n	8008082 <_strtol_l.constprop.0+0x22>
 8008090:	2c2d      	cmp	r4, #45	@ 0x2d
 8008092:	d12d      	bne.n	80080f0 <_strtol_l.constprop.0+0x90>
 8008094:	782c      	ldrb	r4, [r5, #0]
 8008096:	2601      	movs	r6, #1
 8008098:	1c95      	adds	r5, r2, #2
 800809a:	f033 0210 	bics.w	r2, r3, #16
 800809e:	d109      	bne.n	80080b4 <_strtol_l.constprop.0+0x54>
 80080a0:	2c30      	cmp	r4, #48	@ 0x30
 80080a2:	d12a      	bne.n	80080fa <_strtol_l.constprop.0+0x9a>
 80080a4:	782a      	ldrb	r2, [r5, #0]
 80080a6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80080aa:	2a58      	cmp	r2, #88	@ 0x58
 80080ac:	d125      	bne.n	80080fa <_strtol_l.constprop.0+0x9a>
 80080ae:	786c      	ldrb	r4, [r5, #1]
 80080b0:	2310      	movs	r3, #16
 80080b2:	3502      	adds	r5, #2
 80080b4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80080b8:	f10c 3cff 	add.w	ip, ip, #4294967295
 80080bc:	2200      	movs	r2, #0
 80080be:	fbbc f9f3 	udiv	r9, ip, r3
 80080c2:	4610      	mov	r0, r2
 80080c4:	fb03 ca19 	mls	sl, r3, r9, ip
 80080c8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80080cc:	2f09      	cmp	r7, #9
 80080ce:	d81b      	bhi.n	8008108 <_strtol_l.constprop.0+0xa8>
 80080d0:	463c      	mov	r4, r7
 80080d2:	42a3      	cmp	r3, r4
 80080d4:	dd27      	ble.n	8008126 <_strtol_l.constprop.0+0xc6>
 80080d6:	1c57      	adds	r7, r2, #1
 80080d8:	d007      	beq.n	80080ea <_strtol_l.constprop.0+0x8a>
 80080da:	4581      	cmp	r9, r0
 80080dc:	d320      	bcc.n	8008120 <_strtol_l.constprop.0+0xc0>
 80080de:	d101      	bne.n	80080e4 <_strtol_l.constprop.0+0x84>
 80080e0:	45a2      	cmp	sl, r4
 80080e2:	db1d      	blt.n	8008120 <_strtol_l.constprop.0+0xc0>
 80080e4:	fb00 4003 	mla	r0, r0, r3, r4
 80080e8:	2201      	movs	r2, #1
 80080ea:	f815 4b01 	ldrb.w	r4, [r5], #1
 80080ee:	e7eb      	b.n	80080c8 <_strtol_l.constprop.0+0x68>
 80080f0:	2c2b      	cmp	r4, #43	@ 0x2b
 80080f2:	bf04      	itt	eq
 80080f4:	782c      	ldrbeq	r4, [r5, #0]
 80080f6:	1c95      	addeq	r5, r2, #2
 80080f8:	e7cf      	b.n	800809a <_strtol_l.constprop.0+0x3a>
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d1da      	bne.n	80080b4 <_strtol_l.constprop.0+0x54>
 80080fe:	2c30      	cmp	r4, #48	@ 0x30
 8008100:	bf0c      	ite	eq
 8008102:	2308      	moveq	r3, #8
 8008104:	230a      	movne	r3, #10
 8008106:	e7d5      	b.n	80080b4 <_strtol_l.constprop.0+0x54>
 8008108:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800810c:	2f19      	cmp	r7, #25
 800810e:	d801      	bhi.n	8008114 <_strtol_l.constprop.0+0xb4>
 8008110:	3c37      	subs	r4, #55	@ 0x37
 8008112:	e7de      	b.n	80080d2 <_strtol_l.constprop.0+0x72>
 8008114:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008118:	2f19      	cmp	r7, #25
 800811a:	d804      	bhi.n	8008126 <_strtol_l.constprop.0+0xc6>
 800811c:	3c57      	subs	r4, #87	@ 0x57
 800811e:	e7d8      	b.n	80080d2 <_strtol_l.constprop.0+0x72>
 8008120:	f04f 32ff 	mov.w	r2, #4294967295
 8008124:	e7e1      	b.n	80080ea <_strtol_l.constprop.0+0x8a>
 8008126:	1c53      	adds	r3, r2, #1
 8008128:	d108      	bne.n	800813c <_strtol_l.constprop.0+0xdc>
 800812a:	2322      	movs	r3, #34	@ 0x22
 800812c:	f8ce 3000 	str.w	r3, [lr]
 8008130:	4660      	mov	r0, ip
 8008132:	f1b8 0f00 	cmp.w	r8, #0
 8008136:	d0a0      	beq.n	800807a <_strtol_l.constprop.0+0x1a>
 8008138:	1e69      	subs	r1, r5, #1
 800813a:	e006      	b.n	800814a <_strtol_l.constprop.0+0xea>
 800813c:	b106      	cbz	r6, 8008140 <_strtol_l.constprop.0+0xe0>
 800813e:	4240      	negs	r0, r0
 8008140:	f1b8 0f00 	cmp.w	r8, #0
 8008144:	d099      	beq.n	800807a <_strtol_l.constprop.0+0x1a>
 8008146:	2a00      	cmp	r2, #0
 8008148:	d1f6      	bne.n	8008138 <_strtol_l.constprop.0+0xd8>
 800814a:	f8c8 1000 	str.w	r1, [r8]
 800814e:	e794      	b.n	800807a <_strtol_l.constprop.0+0x1a>
 8008150:	0800838d 	.word	0x0800838d

08008154 <strtol>:
 8008154:	4613      	mov	r3, r2
 8008156:	460a      	mov	r2, r1
 8008158:	4601      	mov	r1, r0
 800815a:	4802      	ldr	r0, [pc, #8]	@ (8008164 <strtol+0x10>)
 800815c:	6800      	ldr	r0, [r0, #0]
 800815e:	f7ff bf7f 	b.w	8008060 <_strtol_l.constprop.0>
 8008162:	bf00      	nop
 8008164:	20000108 	.word	0x20000108

08008168 <memset>:
 8008168:	4402      	add	r2, r0
 800816a:	4603      	mov	r3, r0
 800816c:	4293      	cmp	r3, r2
 800816e:	d100      	bne.n	8008172 <memset+0xa>
 8008170:	4770      	bx	lr
 8008172:	f803 1b01 	strb.w	r1, [r3], #1
 8008176:	e7f9      	b.n	800816c <memset+0x4>

08008178 <strncmp>:
 8008178:	b510      	push	{r4, lr}
 800817a:	b16a      	cbz	r2, 8008198 <strncmp+0x20>
 800817c:	3901      	subs	r1, #1
 800817e:	1884      	adds	r4, r0, r2
 8008180:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008184:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008188:	429a      	cmp	r2, r3
 800818a:	d103      	bne.n	8008194 <strncmp+0x1c>
 800818c:	42a0      	cmp	r0, r4
 800818e:	d001      	beq.n	8008194 <strncmp+0x1c>
 8008190:	2a00      	cmp	r2, #0
 8008192:	d1f5      	bne.n	8008180 <strncmp+0x8>
 8008194:	1ad0      	subs	r0, r2, r3
 8008196:	bd10      	pop	{r4, pc}
 8008198:	4610      	mov	r0, r2
 800819a:	e7fc      	b.n	8008196 <strncmp+0x1e>

0800819c <strncpy>:
 800819c:	b510      	push	{r4, lr}
 800819e:	3901      	subs	r1, #1
 80081a0:	4603      	mov	r3, r0
 80081a2:	b132      	cbz	r2, 80081b2 <strncpy+0x16>
 80081a4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80081a8:	f803 4b01 	strb.w	r4, [r3], #1
 80081ac:	3a01      	subs	r2, #1
 80081ae:	2c00      	cmp	r4, #0
 80081b0:	d1f7      	bne.n	80081a2 <strncpy+0x6>
 80081b2:	441a      	add	r2, r3
 80081b4:	2100      	movs	r1, #0
 80081b6:	4293      	cmp	r3, r2
 80081b8:	d100      	bne.n	80081bc <strncpy+0x20>
 80081ba:	bd10      	pop	{r4, pc}
 80081bc:	f803 1b01 	strb.w	r1, [r3], #1
 80081c0:	e7f9      	b.n	80081b6 <strncpy+0x1a>
	...

080081c4 <__errno>:
 80081c4:	4b01      	ldr	r3, [pc, #4]	@ (80081cc <__errno+0x8>)
 80081c6:	6818      	ldr	r0, [r3, #0]
 80081c8:	4770      	bx	lr
 80081ca:	bf00      	nop
 80081cc:	20000108 	.word	0x20000108

080081d0 <__libc_init_array>:
 80081d0:	b570      	push	{r4, r5, r6, lr}
 80081d2:	4d0d      	ldr	r5, [pc, #52]	@ (8008208 <__libc_init_array+0x38>)
 80081d4:	4c0d      	ldr	r4, [pc, #52]	@ (800820c <__libc_init_array+0x3c>)
 80081d6:	1b64      	subs	r4, r4, r5
 80081d8:	10a4      	asrs	r4, r4, #2
 80081da:	2600      	movs	r6, #0
 80081dc:	42a6      	cmp	r6, r4
 80081de:	d109      	bne.n	80081f4 <__libc_init_array+0x24>
 80081e0:	4d0b      	ldr	r5, [pc, #44]	@ (8008210 <__libc_init_array+0x40>)
 80081e2:	4c0c      	ldr	r4, [pc, #48]	@ (8008214 <__libc_init_array+0x44>)
 80081e4:	f000 f818 	bl	8008218 <_init>
 80081e8:	1b64      	subs	r4, r4, r5
 80081ea:	10a4      	asrs	r4, r4, #2
 80081ec:	2600      	movs	r6, #0
 80081ee:	42a6      	cmp	r6, r4
 80081f0:	d105      	bne.n	80081fe <__libc_init_array+0x2e>
 80081f2:	bd70      	pop	{r4, r5, r6, pc}
 80081f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80081f8:	4798      	blx	r3
 80081fa:	3601      	adds	r6, #1
 80081fc:	e7ee      	b.n	80081dc <__libc_init_array+0xc>
 80081fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8008202:	4798      	blx	r3
 8008204:	3601      	adds	r6, #1
 8008206:	e7f2      	b.n	80081ee <__libc_init_array+0x1e>
 8008208:	08008498 	.word	0x08008498
 800820c:	08008498 	.word	0x08008498
 8008210:	08008498 	.word	0x08008498
 8008214:	0800849c 	.word	0x0800849c

08008218 <_init>:
 8008218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800821a:	bf00      	nop
 800821c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800821e:	bc08      	pop	{r3}
 8008220:	469e      	mov	lr, r3
 8008222:	4770      	bx	lr

08008224 <_fini>:
 8008224:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008226:	bf00      	nop
 8008228:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800822a:	bc08      	pop	{r3}
 800822c:	469e      	mov	lr, r3
 800822e:	4770      	bx	lr
