

================================================================
== Vitis HLS Report for 'FIR_HLS'
================================================================
* Date:           Wed Nov 12 23:44:06 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Multirate_v1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.255 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       11|       32|  0.110 us|  0.320 us|   12|   33|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 5 [2/2] (0.00ns)   --->   "%call_ln19 = call void @Block_entry__ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc, i16 %input_r, i16 %output_r, i2 %mod_value_2, i32 %p_ZL19H_filter_FIR_dec_40_0, i32 %p_ZL19H_filter_FIR_dec_40_1, i32 %p_ZL19H_filter_FIR_dec_40_2, i32 %p_ZL19H_filter_FIR_dec_40_3, i32 %p_ZL19H_filter_FIR_dec_40_4, i16 %y1_phase1, i16 %y1_phase2, i16 %y1_phase3, i16 %dec_out, i32 %p_ZL19H_filter_FIR_dec_43_0, i32 %p_ZL19H_filter_FIR_dec_43_1, i32 %p_ZL19H_filter_FIR_dec_43_2, i32 %p_ZL19H_filter_FIR_dec_43_3, i32 %p_ZL19H_filter_FIR_dec_42_0, i32 %p_ZL19H_filter_FIR_dec_42_1, i32 %p_ZL19H_filter_FIR_dec_42_2, i32 %p_ZL19H_filter_FIR_dec_42_3, i32 %p_ZL19H_filter_FIR_dec_41_0, i32 %p_ZL19H_filter_FIR_dec_41_1, i32 %p_ZL19H_filter_FIR_dec_41_2, i32 %p_ZL19H_filter_FIR_dec_41_3, i16 %mod_value_1, i32 %p_ZL19H_filter_FIR_kernel_115, i32 %p_ZL19H_filter_FIR_kernel_114, i32 %p_ZL19H_filter_FIR_kernel_113, i32 %p_ZL19H_filter_FIR_kernel_112, i32 %p_ZL19H_filter_FIR_kernel_111, i32 %p_ZL19H_filter_FIR_kernel_110, i32 %p_ZL19H_filter_FIR_kernel_109, i32 %p_ZL19H_filter_FIR_kernel_108, i32 %p_ZL19H_filter_FIR_kernel_107, i32 %p_ZL19H_filter_FIR_kernel_106, i32 %p_ZL19H_filter_FIR_kernel_105, i32 %p_ZL19H_filter_FIR_kernel_104, i32 %p_ZL19H_filter_FIR_kernel_103, i32 %p_ZL19H_filter_FIR_kernel_102, i32 %p_ZL19H_filter_FIR_kernel_101, i32 %p_ZL19H_filter_FIR_kernel_100, i32 %p_ZL19H_filter_FIR_kernel_99, i32 %p_ZL19H_filter_FIR_kernel_98, i32 %p_ZL19H_filter_FIR_kernel_97, i32 %p_ZL19H_filter_FIR_kernel_96, i32 %p_ZL19H_filter_FIR_kernel_95, i32 %p_ZL19H_filter_FIR_kernel_94, i32 %p_ZL19H_filter_FIR_kernel_93, i32 %p_ZL19H_filter_FIR_kernel_92, i32 %p_ZL19H_filter_FIR_kernel_91, i32 %p_ZL19H_filter_FIR_kernel_90, i32 %p_ZL19H_filter_FIR_kernel_89, i32 %p_ZL19H_filter_FIR_kernel_88, i32 %p_ZL19H_filter_FIR_kernel_87, i32 %p_ZL19H_filter_FIR_kernel_86, i32 %p_ZL19H_filter_FIR_kernel_85, i32 %p_ZL19H_filter_FIR_kernel_84, i32 %p_ZL19H_filter_FIR_kernel_83, i32 %p_ZL19H_filter_FIR_kernel_82, i32 %p_ZL19H_filter_FIR_kernel_81, i32 %p_ZL19H_filter_FIR_kernel_80, i32 %p_ZL19H_filter_FIR_kernel_79, i32 %p_ZL19H_filter_FIR_kernel_78, i32 %p_ZL19H_filter_FIR_kernel_77, i32 %p_ZL19H_filter_FIR_kernel_76, i32 %p_ZL19H_filter_FIR_kernel_75, i32 %p_ZL19H_filter_FIR_kernel_74, i32 %p_ZL19H_filter_FIR_kernel_73, i32 %p_ZL19H_filter_FIR_kernel_72, i32 %p_ZL19H_filter_FIR_kernel_71, i32 %p_ZL19H_filter_FIR_kernel_70, i32 %p_ZL19H_filter_FIR_kernel_69, i32 %p_ZL19H_filter_FIR_kernel_68, i32 %p_ZL19H_filter_FIR_kernel_67, i32 %p_ZL19H_filter_FIR_kernel_66, i32 %p_ZL19H_filter_FIR_kernel_65, i32 %p_ZL19H_filter_FIR_kernel_64, i32 %p_ZL19H_filter_FIR_kernel_63, i32 %p_ZL19H_filter_FIR_kernel_62, i32 %p_ZL19H_filter_FIR_kernel_61, i32 %p_ZL19H_filter_FIR_kernel_60, i32 %p_ZL19H_filter_FIR_kernel_59, i32 %p_ZL19H_filter_FIR_kernel_58, i32 %p_ZL19H_filter_FIR_kernel_57, i32 %p_ZL19H_filter_FIR_kernel_56, i32 %p_ZL19H_filter_FIR_kernel_55, i32 %p_ZL19H_filter_FIR_kernel_54, i32 %p_ZL19H_filter_FIR_kernel_53, i32 %p_ZL19H_filter_FIR_kernel_52, i32 %p_ZL19H_filter_FIR_kernel_51, i32 %p_ZL19H_filter_FIR_kernel_50, i32 %p_ZL19H_filter_FIR_kernel_49, i32 %p_ZL19H_filter_FIR_kernel_48, i32 %p_ZL19H_filter_FIR_kernel_47, i32 %p_ZL19H_filter_FIR_kernel_46, i32 %p_ZL19H_filter_FIR_kernel_45, i32 %p_ZL19H_filter_FIR_kernel_44, i32 %p_ZL19H_filter_FIR_kernel_43, i32 %p_ZL19H_filter_FIR_kernel_42, i32 %p_ZL19H_filter_FIR_kernel_41, i32 %p_ZL19H_filter_FIR_kernel_40, i32 %p_ZL19H_filter_FIR_kernel_39, i32 %p_ZL19H_filter_FIR_kernel_38, i32 %p_ZL19H_filter_FIR_kernel_37, i32 %p_ZL19H_filter_FIR_kernel_36, i32 %p_ZL19H_filter_FIR_kernel_35, i32 %p_ZL19H_filter_FIR_kernel_34, i32 %p_ZL19H_filter_FIR_kernel_33, i32 %p_ZL19H_filter_FIR_kernel_32, i32 %p_ZL19H_filter_FIR_kernel_31, i32 %p_ZL19H_filter_FIR_kernel_30, i32 %p_ZL19H_filter_FIR_kernel_29, i32 %p_ZL19H_filter_FIR_kernel_28, i32 %p_ZL19H_filter_FIR_kernel_27, i32 %p_ZL19H_filter_FIR_kernel_26, i32 %p_ZL19H_filter_FIR_kernel_25, i32 %p_ZL19H_filter_FIR_kernel_24, i32 %p_ZL19H_filter_FIR_kernel_23, i32 %p_ZL19H_filter_FIR_kernel_22, i32 %p_ZL19H_filter_FIR_kernel_21, i32 %p_ZL19H_filter_FIR_kernel_20, i32 %p_ZL19H_filter_FIR_kernel_19, i32 %p_ZL19H_filter_FIR_kernel_18, i32 %p_ZL19H_filter_FIR_kernel_17, i32 %p_ZL19H_filter_FIR_kernel_16, i32 %p_ZL19H_filter_FIR_kernel_15, i32 %p_ZL19H_filter_FIR_kernel_14, i32 %p_ZL19H_filter_FIR_kernel_13, i32 %p_ZL19H_filter_FIR_kernel_12, i32 %p_ZL19H_filter_FIR_kernel_11, i32 %p_ZL19H_filter_FIR_kernel_10, i32 %p_ZL19H_filter_FIR_kernel_9, i32 %p_ZL19H_filter_FIR_kernel_8, i32 %p_ZL19H_filter_FIR_kernel_7, i32 %p_ZL19H_filter_FIR_kernel_6, i32 %p_ZL19H_filter_FIR_kernel_5, i32 %p_ZL19H_filter_FIR_kernel_4, i32 %p_ZL19H_filter_FIR_kernel_3, i32 %p_ZL19H_filter_FIR_kernel_2, i32 %p_ZL19H_filter_FIR_kernel_1, i32 %p_ZL19H_filter_FIR_kernel_0, i16 %kernel_out, i2 %mod_value, i16 %y2, i32 %p_ZL19H_filter_FIR_int_40_0, i32 %p_ZL19H_filter_FIR_int_40_1, i32 %p_ZL19H_filter_FIR_int_40_2, i32 %p_ZL19H_filter_FIR_int_40_3, i32 %p_ZL19H_filter_FIR_int_40_4, i32 %p_ZL19H_filter_FIR_int_41_0, i32 %p_ZL19H_filter_FIR_int_41_1, i32 %p_ZL19H_filter_FIR_int_41_2, i32 %p_ZL19H_filter_FIR_int_41_3, i32 %p_ZL19H_filter_FIR_int_42_0, i32 %p_ZL19H_filter_FIR_int_42_1, i32 %p_ZL19H_filter_FIR_int_42_2, i32 %p_ZL19H_filter_FIR_int_42_3, i32 %p_ZL19H_filter_FIR_int_43_0, i32 %p_ZL19H_filter_FIR_int_43_1, i32 %p_ZL19H_filter_FIR_int_43_2, i32 %p_ZL19H_filter_FIR_int_43_3" [FIR_HLS.cpp:19]   --->   Operation 5 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 6 [1/2] (0.00ns)   --->   "%call_ln19 = call void @Block_entry__ZL16b_FIR_dec_int_43_0_rd_mod_value_fb_proc, i16 %input_r, i16 %output_r, i2 %mod_value_2, i32 %p_ZL19H_filter_FIR_dec_40_0, i32 %p_ZL19H_filter_FIR_dec_40_1, i32 %p_ZL19H_filter_FIR_dec_40_2, i32 %p_ZL19H_filter_FIR_dec_40_3, i32 %p_ZL19H_filter_FIR_dec_40_4, i16 %y1_phase1, i16 %y1_phase2, i16 %y1_phase3, i16 %dec_out, i32 %p_ZL19H_filter_FIR_dec_43_0, i32 %p_ZL19H_filter_FIR_dec_43_1, i32 %p_ZL19H_filter_FIR_dec_43_2, i32 %p_ZL19H_filter_FIR_dec_43_3, i32 %p_ZL19H_filter_FIR_dec_42_0, i32 %p_ZL19H_filter_FIR_dec_42_1, i32 %p_ZL19H_filter_FIR_dec_42_2, i32 %p_ZL19H_filter_FIR_dec_42_3, i32 %p_ZL19H_filter_FIR_dec_41_0, i32 %p_ZL19H_filter_FIR_dec_41_1, i32 %p_ZL19H_filter_FIR_dec_41_2, i32 %p_ZL19H_filter_FIR_dec_41_3, i16 %mod_value_1, i32 %p_ZL19H_filter_FIR_kernel_115, i32 %p_ZL19H_filter_FIR_kernel_114, i32 %p_ZL19H_filter_FIR_kernel_113, i32 %p_ZL19H_filter_FIR_kernel_112, i32 %p_ZL19H_filter_FIR_kernel_111, i32 %p_ZL19H_filter_FIR_kernel_110, i32 %p_ZL19H_filter_FIR_kernel_109, i32 %p_ZL19H_filter_FIR_kernel_108, i32 %p_ZL19H_filter_FIR_kernel_107, i32 %p_ZL19H_filter_FIR_kernel_106, i32 %p_ZL19H_filter_FIR_kernel_105, i32 %p_ZL19H_filter_FIR_kernel_104, i32 %p_ZL19H_filter_FIR_kernel_103, i32 %p_ZL19H_filter_FIR_kernel_102, i32 %p_ZL19H_filter_FIR_kernel_101, i32 %p_ZL19H_filter_FIR_kernel_100, i32 %p_ZL19H_filter_FIR_kernel_99, i32 %p_ZL19H_filter_FIR_kernel_98, i32 %p_ZL19H_filter_FIR_kernel_97, i32 %p_ZL19H_filter_FIR_kernel_96, i32 %p_ZL19H_filter_FIR_kernel_95, i32 %p_ZL19H_filter_FIR_kernel_94, i32 %p_ZL19H_filter_FIR_kernel_93, i32 %p_ZL19H_filter_FIR_kernel_92, i32 %p_ZL19H_filter_FIR_kernel_91, i32 %p_ZL19H_filter_FIR_kernel_90, i32 %p_ZL19H_filter_FIR_kernel_89, i32 %p_ZL19H_filter_FIR_kernel_88, i32 %p_ZL19H_filter_FIR_kernel_87, i32 %p_ZL19H_filter_FIR_kernel_86, i32 %p_ZL19H_filter_FIR_kernel_85, i32 %p_ZL19H_filter_FIR_kernel_84, i32 %p_ZL19H_filter_FIR_kernel_83, i32 %p_ZL19H_filter_FIR_kernel_82, i32 %p_ZL19H_filter_FIR_kernel_81, i32 %p_ZL19H_filter_FIR_kernel_80, i32 %p_ZL19H_filter_FIR_kernel_79, i32 %p_ZL19H_filter_FIR_kernel_78, i32 %p_ZL19H_filter_FIR_kernel_77, i32 %p_ZL19H_filter_FIR_kernel_76, i32 %p_ZL19H_filter_FIR_kernel_75, i32 %p_ZL19H_filter_FIR_kernel_74, i32 %p_ZL19H_filter_FIR_kernel_73, i32 %p_ZL19H_filter_FIR_kernel_72, i32 %p_ZL19H_filter_FIR_kernel_71, i32 %p_ZL19H_filter_FIR_kernel_70, i32 %p_ZL19H_filter_FIR_kernel_69, i32 %p_ZL19H_filter_FIR_kernel_68, i32 %p_ZL19H_filter_FIR_kernel_67, i32 %p_ZL19H_filter_FIR_kernel_66, i32 %p_ZL19H_filter_FIR_kernel_65, i32 %p_ZL19H_filter_FIR_kernel_64, i32 %p_ZL19H_filter_FIR_kernel_63, i32 %p_ZL19H_filter_FIR_kernel_62, i32 %p_ZL19H_filter_FIR_kernel_61, i32 %p_ZL19H_filter_FIR_kernel_60, i32 %p_ZL19H_filter_FIR_kernel_59, i32 %p_ZL19H_filter_FIR_kernel_58, i32 %p_ZL19H_filter_FIR_kernel_57, i32 %p_ZL19H_filter_FIR_kernel_56, i32 %p_ZL19H_filter_FIR_kernel_55, i32 %p_ZL19H_filter_FIR_kernel_54, i32 %p_ZL19H_filter_FIR_kernel_53, i32 %p_ZL19H_filter_FIR_kernel_52, i32 %p_ZL19H_filter_FIR_kernel_51, i32 %p_ZL19H_filter_FIR_kernel_50, i32 %p_ZL19H_filter_FIR_kernel_49, i32 %p_ZL19H_filter_FIR_kernel_48, i32 %p_ZL19H_filter_FIR_kernel_47, i32 %p_ZL19H_filter_FIR_kernel_46, i32 %p_ZL19H_filter_FIR_kernel_45, i32 %p_ZL19H_filter_FIR_kernel_44, i32 %p_ZL19H_filter_FIR_kernel_43, i32 %p_ZL19H_filter_FIR_kernel_42, i32 %p_ZL19H_filter_FIR_kernel_41, i32 %p_ZL19H_filter_FIR_kernel_40, i32 %p_ZL19H_filter_FIR_kernel_39, i32 %p_ZL19H_filter_FIR_kernel_38, i32 %p_ZL19H_filter_FIR_kernel_37, i32 %p_ZL19H_filter_FIR_kernel_36, i32 %p_ZL19H_filter_FIR_kernel_35, i32 %p_ZL19H_filter_FIR_kernel_34, i32 %p_ZL19H_filter_FIR_kernel_33, i32 %p_ZL19H_filter_FIR_kernel_32, i32 %p_ZL19H_filter_FIR_kernel_31, i32 %p_ZL19H_filter_FIR_kernel_30, i32 %p_ZL19H_filter_FIR_kernel_29, i32 %p_ZL19H_filter_FIR_kernel_28, i32 %p_ZL19H_filter_FIR_kernel_27, i32 %p_ZL19H_filter_FIR_kernel_26, i32 %p_ZL19H_filter_FIR_kernel_25, i32 %p_ZL19H_filter_FIR_kernel_24, i32 %p_ZL19H_filter_FIR_kernel_23, i32 %p_ZL19H_filter_FIR_kernel_22, i32 %p_ZL19H_filter_FIR_kernel_21, i32 %p_ZL19H_filter_FIR_kernel_20, i32 %p_ZL19H_filter_FIR_kernel_19, i32 %p_ZL19H_filter_FIR_kernel_18, i32 %p_ZL19H_filter_FIR_kernel_17, i32 %p_ZL19H_filter_FIR_kernel_16, i32 %p_ZL19H_filter_FIR_kernel_15, i32 %p_ZL19H_filter_FIR_kernel_14, i32 %p_ZL19H_filter_FIR_kernel_13, i32 %p_ZL19H_filter_FIR_kernel_12, i32 %p_ZL19H_filter_FIR_kernel_11, i32 %p_ZL19H_filter_FIR_kernel_10, i32 %p_ZL19H_filter_FIR_kernel_9, i32 %p_ZL19H_filter_FIR_kernel_8, i32 %p_ZL19H_filter_FIR_kernel_7, i32 %p_ZL19H_filter_FIR_kernel_6, i32 %p_ZL19H_filter_FIR_kernel_5, i32 %p_ZL19H_filter_FIR_kernel_4, i32 %p_ZL19H_filter_FIR_kernel_3, i32 %p_ZL19H_filter_FIR_kernel_2, i32 %p_ZL19H_filter_FIR_kernel_1, i32 %p_ZL19H_filter_FIR_kernel_0, i16 %kernel_out, i2 %mod_value, i16 %y2, i32 %p_ZL19H_filter_FIR_int_40_0, i32 %p_ZL19H_filter_FIR_int_40_1, i32 %p_ZL19H_filter_FIR_int_40_2, i32 %p_ZL19H_filter_FIR_int_40_3, i32 %p_ZL19H_filter_FIR_int_40_4, i32 %p_ZL19H_filter_FIR_int_41_0, i32 %p_ZL19H_filter_FIR_int_41_1, i32 %p_ZL19H_filter_FIR_int_41_2, i32 %p_ZL19H_filter_FIR_int_41_3, i32 %p_ZL19H_filter_FIR_int_42_0, i32 %p_ZL19H_filter_FIR_int_42_1, i32 %p_ZL19H_filter_FIR_int_42_2, i32 %p_ZL19H_filter_FIR_int_42_3, i32 %p_ZL19H_filter_FIR_int_43_0, i32 %p_ZL19H_filter_FIR_int_43_1, i32 %p_ZL19H_filter_FIR_int_43_2, i32 %p_ZL19H_filter_FIR_int_43_3" [FIR_HLS.cpp:19]   --->   Operation 6 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 7 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln12 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_3" [FIR_HLS.cpp:12]   --->   Operation 7 'specdataflowpipeline' 'specdataflowpipeline_ln12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @dec_out_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %dec_out, i16 %dec_out"   --->   Operation 8 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9 [1/1] (0.00ns)   --->   "%empty_111 = specchannel i32 @_ssdm_op_SpecChannel, void @kernel_out_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %kernel_out, i16 %kernel_out"   --->   Operation 9 'specchannel' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "%spectopmodule_ln8 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [FIR_HLS.cpp:8]   --->   Operation 10 'spectopmodule' 'spectopmodule_ln8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln8 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0" [FIR_HLS.cpp:8]   --->   Operation 11 'specinterface' 'specinterface_ln8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dec_out, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %kernel_out, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln32 = ret" [FIR_HLS.cpp:32]   --->   Operation 18 'ret' 'ret_ln32' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
