#########################################################################################
##  Project    : Collect of various scripts for working with EDA-tools (ASIC/FPGA/etc) ##
##  Link       : https://github.com/iDoka/eda-scripts                                  ##
##  Description: .gitignore                                                            ##
##  Usage      : just rename or add contain to .gitignore                              ##
##  License    : MIT                                                                   ##
#########################################################################################

#ignore generated project
MIPI_CSI2_TX/
#ignore verialtor genrated files
simulation/verilator/obj_dir/
#python junk
simulation/verilator/dev3.8/

#ignore all generated files in Xilinx's IP project except necessary ones
XilinxIPs/clock_wizard/clk_wiz_v5_3_0/
XilinxIPs/clock_wizard/clk_wiz_v5_3_0/*
XilinxIPs/clock_wizard/*.dcp
XilinxIPs/clock_wizard/*.v
XilinxIPs/clock_wizard/*.xdc
XilinxIPs/clock_wizard/*.vhdl
XilinxIPs/selectio_serdes/*.dcp
XilinxIPs/selectio_serdes/*.v
XilinxIPs/selectio_serdes/*.xdc
XilinxIPs/selectio_serdes/*.vhdl
XilinxIPs/clock_wizard/*.xml
XilinxIPs/selectio_serdes/*.xml





## log files
*.log
*.jou
*.rpt
*.vdi

## bitstream
*.bit
*.bin
*.mcs
*.svf
*.image

## netlist
*.edf
*.edif
*.vn
*.vm

## SDF
*.sdf

## sim dump
*.vcd
*.saif
*.tcf
*.wdb

## others
unisims

## C-files
*.elf
*.a
*.sa
*.so
*.lib

## dirs
vivado.cache/
vivado.hw/
vivado.ip_user_files/
vivado.runs/
vivado.sim/

###### for Xilinx Vivado|ISE
.Xil/
.cache/
fsm_encoding.os
tab_*/
webtalk.*
vivado_pid*.str
hs_err_pid*
xelab.*
xsim.*
xvlog.*
*.cache
*.sim
*.runs
*.hw
*.backup.*
*.debug

## checkpoint files
*.dcp

