============================================================
   Tang Dynasty, V4.1.612
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.1.612/bin/td.exe
   Built at =   10:04:02 Apr 19 2018
   Run by =     Administrator
   Run Date =   Sat Jul  7 21:03:34 2018

   Run on =     Y1YBFM96WTED81W
============================================================
CMD-004 : start command "import_device ef2_4.db -package EF2L45LG144B"
VLG-002 : analyze verilog file F:/Anlogic_MCU/Release_To_Custom/V20180707/Anlogic_MCU/Demo/FPGA/FPGA_FreeRTOS/al_ip/sys_pll.v
VLG-002 : analyze verilog file F:/Anlogic_MCU/Release_To_Custom/V20180707/Anlogic_MCU/Demo/FPGA/FPGA_FreeRTOS/al_ip/AL_MCU.v
VLG-002 : analyze verilog file F:/Anlogic_MCU/Release_To_Custom/V20180707/Anlogic_MCU/Demo/FPGA/FPGA_FreeRTOS/src/quick_start.v
CMD-005 : finish command "import_device ef2_4.db -package EF2L45LG144B" in  1.233153s wall, 1.294808s user + 0.140401s system = 1.435209s CPU (116.4%)

CMD-006 : used memory is 104 MB, reserved memory is 81 MB, peak memory is 104 MB
CMD-004 : start command "import_db F:/Anlogic_MCU/Release_To_Custom/V20180707/Anlogic_MCU/Demo/FPGA/FPGA_FreeRTOS/FPGA_FreeRTOS_pr.db"
RUN-001 : Importing design generated by Tang Dynasty, V4.1.389.
RUN-001 : Import IO constraints
RUN-001 : Import Inst constraints
