$date
	Thu Feb 06 00:29:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fa_mx4x1_tb $end
$var wire 1 ! s $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module dut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 & cinbar $end
$var wire 1 ! s $end
$var wire 1 " cout $end
$scope module m1 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 & c $end
$var wire 1 % d $end
$var wire 1 $ s0 $end
$var wire 1 # s1 $end
$var wire 1 ! y $end
$upscope $end
$scope module m2 $end
$var wire 1 ' a $end
$var wire 1 % b $end
$var wire 1 % c $end
$var wire 1 ( d $end
$var wire 1 $ s0 $end
$var wire 1 # s1 $end
$var wire 1 " y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1(
0'
1&
0%
0$
0#
0"
0!
$end
#10000
1!
0&
1%
#20000
1!
1&
0%
1$
#30000
0!
1"
0&
1%
#40000
0"
1&
1!
0%
0$
1#
#50000
0!
1"
0&
1%
#60000
1&
0%
1$
#70000
1!
0&
1%
#80000
