0.7
2020.2
May 22 2024
19:03:11
C:/Users/niran/Documents/Main/Verilog Experiments/full_adder/full_adder.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/Users/niran/Documents/Main/Verilog Experiments/full_adder/full_adder.srcs/sim_1/new/full_adder_tb.v,1718482567,verilog,,,,full_adder_tb,,,,,,,,
C:/Users/niran/Documents/Main/Verilog Experiments/full_adder/full_adder.srcs/sources_1/new/full_adder.v,1718482371,verilog,,C:/Users/niran/Documents/Main/Verilog Experiments/full_adder/full_adder.srcs/sim_1/new/full_adder_tb.v,,full_adder,,,,,,,,
