// Seed: 4014606478
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  id_9(
      .id_0(1), .id_1(1'd0)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  specify
    (id_5 => id_6) = 1;
  endspecify module_0(
      id_3, id_1, id_1, id_6, id_1, id_1, id_5, id_5
  );
endmodule
