<root><simulation><result_generated_time />2023-05-16 18:35:47<layer><layer_spec />{'B': 1, 'K': 546, 'C': 256, 'OY': 3, 'OX': 3, 'IY': 3, 'IX': 3, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />1257984<total_data_size_element />{'W': 139776, 'I': 2304, 'O': 4914}<total_data_reuse />{'W': 9, 'I': 546.0, 'O': 256}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />9/25</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />210</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [672, 1, 1], 'I': [16, 1, 1], 'O': [42, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 21)], [('C', 16), ('K', 2)]], [], []]<I />[[[('K', 21)], [('K', 2)]], [[], [('C', 16)]], [], []]<O />[[[], [('C', 16)]], [[('K', 21)], [('K', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 3), ('OX', 3)], [('C', 2), ('C', 8), ('K', 13)], []]<I />[[], [('OY', 3), ('OX', 3), ('C', 2), ('C', 8), ('K', 13)], []]<O />[[], [('OY', 3), ('OX', 3), ('C', 2), ('C', 8), ('K', 13)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 9, 1, 1], 'I': [42.0, 1.0, 13.0, 1.0], 'O': [16.0, 1, 16, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 1118208, 1118208], 'I': [8, 18432, 18432], 'O': [8, 39312, 39312], 'O_partial': [8, 39312, 0], 'O_final': [0, 0, 39312]}<actual_mem_utilization_individual />{'W': [0.02, 0.03, 0.0], 'I': [0.02, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.04, 0.0], 'I': [0.02, 0.04, 0.0], 'O': [0.02, 0.04, 0.0]}<effective_mem_size_bit />{'W': [8, 559104, 1118208], 'I': [8, 18432, 18432], 'O': [8, 3024, 39312], 'O_partial': [8, 3024, 0], 'O_final': [0, 0, 39312]}<total_unit_count />{'W': [672, 672, 1, 1], 'I': [672, 16, 1, 1], 'O': [672, 42, 1, 1]}<unique_unit_count />{'W': [672, 672, 1, 1], 'I': [16, 16, 1, 1], 'O': [42, 42, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [42.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[139776, 139776], [139776, 139776], [139776, 0]]<I />[[29952, 29952], [29952, 2304], [2304, 0]]<O />[[(73710, 78624), (78624, 73710)], [(73710, 78624), (4914, 0)], [(0, 4914), (0, 0)]]<O_partial />[[(73710, 78624), (78624, 73710)], [(73710, 78624), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (4914, 0)], [(0, 4914), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[17472, 17472], [2184, 2184], [546, 0]]<I />[[3744, 3744], [468, 36], [9, 0]]<O />[[(9214, 9828), (9828, 9214)], [(1152, 1228), (77, 0)], [(0, 19), (0, 0)]]<O_partial />[([9214, 9828], [9828, 9214]), ([1152, 1228], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [77, 0]), ([0, 19], [0, 0])]</mem_access_count_word><mac_count><active />1257984<idle />658944</mac_count></basic_info><energy><total_energy />2784422.1<mem_energy_breakdown><W />[12.2, 432.8, 727.2]<I />[2.6, 52.6, 12.0]<O />[13.3, 243.5, 25.6]</mem_energy_breakdown><MAC_energy><active_MAC />2749953.0<idle_MAC />32947.2<total />2782900.2</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.1929<utilization_without_data_loading />0.2961<utilization_spatial />0.6562<utilization_temporal_with_data_loading />0.2939<mac_utilize_temporal_without_data_loading />0.4512</mac_array_utilization><latency><latency_cycle_with_data_loading />6370<latency_cycle_without_data_loading />4149<ideal_computing_cycle />1872<data_loading><load_cycle_total />2221<load_cycle_individual />{'W': [11, 2184, 0], 'I': [1, 36, 0]}<load_cycle_combined />{'W': 2184, 'I': 36}</data_loading><mem_stalling><mem_stall_cycle_total />2277<mem_stall_cycle_individual />{'W': [[-1871], [-1863, 414], [-1872, -1872]], 'I': [[-1871], [-1871, -1871], [-1872, -1872]], 'O': [[-1872], [-1872, 0], [-1795, -1853]]}<mem_stall_cycle_shared />{'W': [[-1871], [-1863, 2277], [0, 0]], 'I': [[-1871], [-1871, 2277], [0, 0]], 'O': [[-1872], [-1872, 0], [-1795, -1853]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 1118208, 1118208], 'I': [8, 18432, 18432], 'O': [8, 39312, 39312], 'O_partial': [8, 39312, 0], 'O_final': [0, 0, 39312]}<data_size_each_level_total />{'W': [5376, 1118208, 1118208], 'I': [128, 18432, 18432], 'O': [336, 39312, 39312]}<loop_cycles_each_level />{'W': [9, 1872, 1872], 'I': [1, 1872, 1872], 'O': [1, 1872, 1872]}<top_ir_loop_size />{'W': [9, 1, 1], 'I': [1, 13, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.9], [597.3, 597.3], [597.3, 597.3]], 'I': [[8.0, 8.0], [128.0, 9.8], [9.8, 9.8]], 'O': [[8.0, 8.0], [336.0, 21.0], [21.0, 21.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [5376.0, 597.3], [597.3, 597.3]], 'I': [[8.0, 8.0], [128.0, 128.0], [128.0, 9.8]], 'O': [[8.0, 8.0], [336.0, 21.0], [21.0, 21.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.9], [597.3, 597.3], [597.3, 0]], 'I': [[8.0, 8.0], [128.0, 9.8], [9.8, 0]], 'O': [[8.0, 8.0], [336.0, 21.0], [21.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.9], [1082.3, 943.2], [607.2, 21.0]], 'I': [[8.0, 8.0], [1082.3, 943.2], [607.2, 21.0]], 'O': [[8.0, 8.0], [1082.3, 943.2], [607.2, 21.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 1872], [9, 9, 208], [1872, 1872, 1]], 'I': [[1, 1, 1872], [1, 1, 1872], [1872, 1872, 1]], 'O': [[1, 1, 1872], [1, 1, 1872], [1872, 1872, 1]]}<trans_time_real />{'W': [[0, 1, 1872], [[0, 9, 208], [10, 9, 208]], [[2184, 1872, 1], [546, 1872, 1]]], 'I': [[0, 1, 1872], [[0, 1, 1872], [0, 1, 1872]], [[36, 1872, 1], [9, 1872, 1]]], 'O': [[0, 1, 1872], [[0, 1, 1872], [1, 1, 1872]], [[77, 1872, 1], [19, 1872, 1]]]}<single_stall_cycle />{'W': [[-1], [-9, 2], [312, -1326]], 'I': [[-1], [-1, -1], [-1836, -1863]], 'O': [[-1], [-1, 0], [-1795, -1853]]}<single_stall_count />{'W': [1871, 207, 0], 'I': [1871, 1871, 0], 'O': [1872, 1872, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [77, 0]}, 1: {'W': [1863, 0], 'I': [0, 0], 'O': [1872, 77]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-1872, -1872], [-1795, -1872]], 1: [[1863, -1872], [0, -1795]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.8<mem_area_percentage />99.8 %</area></results><elapsed_time_second />0</simulation></root>