// Seed: 3956510433
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wand id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = -1'd0;
  wire id_13 = id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd28
) (
    input  wor   id_0,
    output logic id_1,
    input  tri0  _id_2
);
  assign id_1 = -1'b0;
  wire [id_2 : -1] id_4;
  logic id_5;
  assign id_4 = id_2;
  parameter id_6 = 1;
  final id_1 <= -1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_5,
      id_4,
      id_6,
      id_5,
      id_6,
      id_4,
      id_6
  );
  wire id_7;
  ;
  wire id_8;
endmodule
