
                                    ZeBu (R)
                                   zSimzilla

            Version S-2021.09-T-20240508 for linux64 - May 08, 2024 

                    Copyright (c) 2002 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

# zSimzilla --zebu-work . --generate-graphs 

# start time is Tue May 13 18:34:26 2025




# Build Date : May  7 2024 - 22:15:15
# ---------------------------System Context--------------------------- 
# Cpu        32 x bogomips - 4499.99 AMD EPYC 9754 128-Core Processor
#            Load: 7.58 5.18 5.98 3/946 3040385
#            Hostname: zebutrain-4758-003   OS: Linux 4.18.0-425.3.1.el8.x86_64
# Memory     Total: 261706 MB Free: 243677 MB
#            Swap space: 53247 MB Free Swap space: 51261 MB
#            VmSize: 525 MB VmPeak: 525 MB
# Disk Space Total: 5000 GB Available: 554 GB Used: 4446 GB
#            Free inodes: 11763213
# Stack                                Soft Limit           Hard Limit  
#            Max stack size            unlimited            unlimited            bytes     
# -------------------------------------------------------------------- 


#   step SMZ : Update options by set_app_vars
#   step SMZ : Number of threads 10 is updated from set_app_vars
#   step SMZ : Update options by env
#   step SIMZILLA : --threads: using 10 threads (maximum is 32).
#   step ENV.VAR : LM_LICENSE_FILE=26585@us01genlic:26585@us01snpslmd1
#   step ENV.VAR : SNPSLMD_LICENSE_FILE=26585@us01genlic:26585@us01snpslmd1
#   step ENV.VAR : VCS_HOME=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VCS/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/VCS/vcs/S-2021.09-2-TZ-20240507_Full64
#   step ENV.VAR : VERDI_HOME=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VERDI/VERDI2021.09/ZEBU/08052024/INSTALL/VERDI/verdi/S-2021.09-SP2-10
#   step ENV.VAR : ZEBU_ACTIVATE_EMU_QUEUE=TRUE
#   step ENV.VAR : ZEBU_DEBUG_DYN_GRAPH_LOADING=1
#   step ENV.VAR : ZEBU_DEBUG_USE_AUTO_ZXF=1
#   step ENV.VAR : ZEBU_DEBUG_USE_DFS=1
#   step ENV.VAR : ZEBU_DEBUG_USE_SIMZILLA=1
#   step ENV.VAR : ZEBU_DRIVER_PATH=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/drivers
#   step ENV.VAR : ZEBU_ENABLE_DDR_DMA=true
#   step ENV.VAR : ZEBU_ENABLE_NEW_ZTDB_RB=1
#   step ENV.VAR : ZEBU_IP_ROOT=/global/apps/zebu_vs_2023.03-SP1/
#   step ENV.VAR : ZEBU_ROOT=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64
#   step ENV.VAR : ZEBU_SA_ROOT=/remote/vginterfaces1/zebu_sa/ZebuSaRoot_Q-2020.03
#   step ENV.VAR : ZEBU_SERIALIZED_ZFPGATIMING_BACK_ANNOTATION=1
#   step ENV.VAR : ZEBU_SIMZILLA_VIRTUAL_SLICING=1
#   step ENV.VAR : ZEBU_SYSTEM_DIR=/remote/vginterfaces1/zebu_system_dir/CONFIG.TD/ZSE/zs5_4s.zs_0170
#   step ENV.VAR : ZEBU_XIL=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/ise/ISE_DS
#   step ENV.VAR : ZEBU_XIL_VIVADO=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado/
#   step ENV.VAR : ZEBU_XIL_VIVADO_FRACTAL=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_fractal/
#   step ENV.VAR : ZEBU_XIL_VIVADO_P2=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p2/
#   step ENV.VAR : ZEBU_XIL_VIVADO_P4=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/
#   step SMZ : Disable virtual slicing during graph generation
#   step EDIF LOADER : reading EDIF file '/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/libXilinx.edif.gz'
#   step === Load RTX ( N R E P) : Starting
#   step SIMZILLA : Loading NameDb (RHINODB) from '/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VCS/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/VCS/vcs/S-2021.09-2-TZ-20240507_Full64/linux64/lib/libNameDB.so'...
#   step === Load RTX ( N R E P) : Done in    elapsed:0.18 s    user:0.3 s    system:0.1 s      %cpu:23.23       load:7.58       fm:243535 m      vm:894 m      vm:+63 m      um:390 m      um:+48 m
#   step SMZ : Disable alias optimization.
#   step SMZ : 
#   step === Load equi netlist : Starting
#   step SMZ : reading netlist ./tools/zDB/zTopBuild_equi.edf.gz
#   step ZNF PARSER : reading netlist from ZNF file './tools/zDB/zTopBuild_equi.edf.gz'
#   step === Load equi netlist : Done in    elapsed:0.78 s   user:0.72 s    system:0.5 s      %cpu:99.15       load:7.58       fm:243156 m     vm:1142 m     vm:+248 m      um:638 m     um:+248 m
#   step LINK : Starting
#   step SMZ : linkMacros = 2
#   step EDIF LOADER : reading EDIF file '/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/zSimzilla/edifs/extra_cells.edf.txt'
#   step SMZ : function addelt has 2 representent(s)
#   step SMZ : 	 module fs_macros.addelt: 0 up-insts
#   step SMZ : 	 module fs_macros.nf_addelt: 0 up-insts
#   step SMZ : function addelt3 has 2 representent(s)
#   step SMZ : 	 module fs_macros.addelt3: 0 up-insts
#   step SMZ : 	 module fs_macros.nf_addelt3: 0 up-insts
#   step SMZ : function addelt3_so has 2 representent(s)
#   step SMZ : 	 module fs_macros.addelt3_so: 0 up-insts
#   step SMZ : 	 module fs_macros.nf_addelt3_so: 0 up-insts
#   step SMZ : function addelt_co has 2 representent(s)
#   step SMZ : 	 module fs_macros.addelt_co: 0 up-insts
#   step SMZ : 	 module fs_macros.nf_addelt_co: 0 up-insts
#   step SMZ : function addelt_so has 2 representent(s)
#   step SMZ : 	 module fs_macros.addelt_so: 0 up-insts
#   step SMZ : 	 module fs_macros.nf_addelt_so: 0 up-insts
#   step SMZ : function carry4 has 1 representent(s)
#   step SMZ : 	 module xcve.carry4: 1 up-insts, is blackbox
#   step SMZ : function carry8 has 1 representent(s)
#   step SMZ : 	 module xcve.carry8: 1667 up-insts, is blackbox
#   step SMZ : function encmux16_v5 has 2 representent(s)
#   step SMZ : 	 module fs_macros.encmux16_v5: 0 up-insts
#   step SMZ : 	 module fs_macros.nf_encmux16_v5: 0 up-insts
#   step SMZ : function encmux2 has 1 representent(s)
#   step SMZ : 	 module fs_macros.encmux2: 0 up-insts
#   step SMZ : function encmux22 has 1 representent(s)
#   step SMZ : 	 module fs_macros.encmux22: 0 up-insts
#   step SMZ : function encmux32_v8 has 1 representent(s)
#   step SMZ : 	 module fs_macros.encmux32_v8: 0 up-insts
#   step SMZ : function encmux3_v5 has 1 representent(s)
#   step SMZ : 	 module fs_macros.encmux3_v5: 0 up-insts
#   step SMZ : function encmux4_v5 has 1 representent(s)
#   step SMZ : 	 module fs_macros.encmux4_v5: 0 up-insts
#   step SMZ : function encmux8_v5 has 2 representent(s)
#   step SMZ : 	 module fs_macros.encmux8_v5: 91 up-insts
#   step SMZ : 	 module fs_macros.nf_encmux8_v5: 0 up-insts
#   step SMZ : function lesselt has 2 representent(s)
#   step SMZ : 	 module fs_macros.lesselt: 0 up-insts
#   step SMZ : 	 module fs_macros.nf_lesselt: 0 up-insts
#   step SMZ : function mult18x18 has 1 representent(s)
#   step SMZ : 	 module xcve.mult18x18: 0 up-insts, is blackbox
#   step SMZ : function mult18x18s has 1 representent(s)
#   step SMZ : 	 module xcve.mult18x18s: 0 up-insts, is blackbox
#   step SMZ : function mult18x18sio has 1 representent(s)
#   step SMZ : 	 module xcve.mult18x18sio: 0 up-insts, is blackbox
#   step SMZ : function mult25x18 has 1 representent(s)
#   step SMZ : 	 module fs_macros.mult25x18: 0 up-insts
#   step SMZ : function mult27x18 has 1 representent(s)
#   step SMZ : 	 module fs_macros.mult27x18: 0 up-insts
#   step SMZ : replaced module (old -> new, #up-insts): xcve.carry4 -> simzilla_extra_cells.CARRY4, 1
#   step SMZ : replaced module (old -> new, #up-insts): xcve.carry8 -> simzilla_extra_cells.CARRY8, 1667
#   step LINK : Done in     elapsed:0.5 s    user:0.4 s    system:0.1 s     %cpu:104.58       load:7.58       fm:243128 m     vm:1152 m      vm:+10 m      um:648 m      um:+10 m
#   step === GraphBuilder : Starting
#   step Build WB : Starting
#   step Build WB : Done in     elapsed:0.2 s    user:0.3 s      system:0 s     %cpu:165.52       load:7.58       fm:243109 m     vm:1199 m      vm:+47 m      um:657 m       um:+9 m
#   step Build HW : Starting
#   step SMZ : #hierWires: 571694
#   step SMZ : #equis:     571676
#   step Build HW : Done in     elapsed:0.3 s   user:0.18 s    system:0.1 s     %cpu:732.53       load:7.58       fm:243071 m     vm:1232 m      vm:+33 m      um:689 m      um:+32 m
#   step report unknown models : Starting
#   step SMZ : #unknown behavior driver modules: 60
#   step SMZ : Module zceiMessageInPort_160: 1 occurences
#   step SMZ : Module zebu_force_inject_undriven: 1 occurences
#   step SMZ : Module zebu_bb_mcp_fake_edge_detector: 82 occurences
#   step SMZ : Module alb_mss_fpga_sram_0000_ZMEM_mem_r (memory): 1 occurences
#   step SMZ : Module zceiMessageOutPort_128: 2 occurences
#   step SMZ : Module zceiMessageOutPort_1: 13 occurences
#   step SMZ : Module zceiMessageOutPort_2: 1 occurences
#   step SMZ : Module zebu_clockGen: 1 occurences
#   step SMZ : Module rtlClockControl: 13 occurences
#   step SMZ : Module zceiMessageOutPort_4096: 1 occurences
#   step SMZ : Module zebu_bb_edge_detector: 80 occurences
#   step SMZ : Module zceiMessageOutPort_33: 1 occurences
#   step SMZ : Module zebu_bb_ts_rtl_clock: 3 occurences
#   step SMZ : Module zceiMessageInPort_64: 2 occurences
#   step SMZ : Module alb_mss_mem_lat_0000_ZMEM_i_bdel_mem (memory): 1 occurences
#   step SMZ : Module zz_Encrypt_6_ZMEM_0 (memory): 1 occurences
#   step SMZ : Module zceiMessageInPort_2: 1 occurences
#   step SMZ : Module zebu_bb_front_ed_clk_edge_P_1_U_1: 80 occurences
#   step SMZ : Module zceiMessageOutPort_8: 1 occurences
#   step SMZ : Module zebu_bb_dpi_mcp_fake_edge_detector_2: 8 occurences
#   step SMZ : Module rtlClockControl: 3 occurences
#   step SMZ : Module fpga_sram_0000_ZMEM_mem_r (memory): 1 occurences
#   step SMZ : Module CARRY8: 2649 occurences
#   step SMZ : Module zebu_bb_pclkdut_en_zpl_box: 9 occurences
#   step SMZ : Module zebu_bb_mem_sco: 3 occurences
#   step SMZ : Module zebu_bb_wb_reg: 3 occurences
#   step SMZ : Module ts_runman2_24: 9 occurences
#   step SMZ : Module zceiMessageOutPort_640: 1 occurences
#   step SMZ : Module zebu_bb_revert_en_zpl_box: 9 occurences
#   step SMZ : Module zebu_bb_fm_revert_mode_zpl_box: 9 occurences
#   step SMZ : Module zebu_bb_async_reset_cond: 9 occurences
#   step SMZ : Module fpga_sram_0002_0000_ZMEM_mem_r (memory): 2 occurences
#   step SMZ : Module zceiMessageInPort_35: 1 occurences
#   step SMZ : Module zebu_bb_ts_rtl_clock_no_tol: 9 occurences
#   step SMZ : Module zceiMessageInPort_150: 2 occurences
#   step SMZ : Module zceiMessageOutPort_64: 3 occurences
#   step SMZ : Module zebu_bb_reset_zpl_box: 9 occurences
#   step SMZ : Module zceiTrigger: 1 occurences
#   step SMZ : Module zceiMessageInPort_32: 7 occurences
#   step SMZ : Module zebu_bb_gdelay: 1 occurences
#   step SMZ : Module zz_Encrypt_1_ZMEM_0 (memory): 2 occurences
#   step SMZ : Module zceiMessageOutPort_544: 1 occurences
#   step SMZ : Module alb_mss_mem_lat_0000_ZMEM_i_rdel_mem (memory): 1 occurences
#   step SMZ : Module zebu_bb_pclk_free_zpl_box: 2 occurences
#   step SMZ : Module zebu_bb_pclk_en_zpl_box: 9 occurences
#   step SMZ : Module zebu_reqsig_clock_driverclock: 10 occurences
#   step SMZ : Module fpga_sram_0002_ZMEM_mem_r (memory): 1 occurences
#   step SMZ : Module zceiMessageInPort_6: 3 occurences
#   step SMZ : Module zz_Encrypt_5_ZMEM_0 (memory): 1 occurences
#   step SMZ : Module zceiMessageOutPort_32: 11 occurences
#   step SMZ : Module zceiClockControl: 18 occurences
#   step SMZ : Module zebu_bb_clock_counter_reset_zpl_box: 9 occurences
#   step SMZ : Module zceiMessageInPort_1: 28 occurences
#   step SMZ : Module zebu_bb_ts_cur_time: 1 occurences
#   step SMZ : Module zebu_bb_pclk_ready_in_zpl_box: 9 occurences
#   step SMZ : Module zceiMessageOutPort_3: 3 occurences
#   step SMZ : Module zceiMessageOutPort_65: 1 occurences
#   step SMZ : Module zceiMessageInPort_2516: 1 occurences
#   step SMZ : Module zceiMessageInPort_128: 3 occurences
#   step SMZ : Module fpga_sram_0001_ZMEM_mem_r (memory): 1 occurences
#   step SMZ : #unknown behavior driver instances: 3149
#   step report unknown models : Done in     elapsed:0.5 s    user:0.5 s      system:0 s      %cpu:94.67       load:7.58       fm:243070 m     vm:1232 m       vm:+0 m      um:689 m       um:+0 m
#   step resize cells : Starting
#   step resize cells : Done in     elapsed:0.1 s      user:0 s      system:0 s       %cpu:0.00       load:7.58       fm:243030 m     vm:2000 m     vm:+768 m      um:727 m      um:+38 m
#   step Build indexer for equiID : Starting
#   step SMZ : #EquiID (#unfolded wire on equi netlist): 571676 (851822)
#   step Build indexer for equiID : Done in     elapsed:0.2 s   user:0.16 s      system:0 s     %cpu:682.67       load:7.58       fm:243016 m     vm:2768 m     vm:+768 m      um:740 m      um:+13 m
#   step Set EquiID of cells : Starting
#   step Set EquiID of cells : Done in     elapsed:0.7 s   user:0.69 s      system:0 s     %cpu:999.10       load:7.58       fm:243005 m     vm:3024 m     vm:+256 m      um:744 m       um:+4 m
#   step SMZ : EquiID done with 0 errors
#   step populate cells : Starting
#   step SMZ : ##################################simplified LUT: 189530
#   step SMZ : #LUT3: avg.#products/#ops (nodes): 30777 / 2.14231 / 3.0915 (4.66118)
#   step SMZ : #LUT4: avg.#products/#ops (nodes): 43173 / 2.66479 / 4.84965 (6.44194)
#   step SMZ : #LUT5: avg.#products/#ops (nodes): 36016 / 3.36692 / 7.17212 (9.26169)
#   step SMZ : #LUT6: avg.#products/#ops (nodes): 79564 / 3.51652 / 7.57467 (12.4445)
#   step SMZ : ############################# NOT SIMPLIFIED LUT: 9482
#   step SMZ : #LUT5: avg.#products/#ops (nodes): 1531 / 15.5258 / 76.629 (9.60941)
#   step SMZ : #LUT6: avg.#products/#ops (nodes): 7951 / 20.8393 / 124.036 (15.8772)
#   step SMZ : #LUT5: avg.#products/#ops for min: 1531 / 7.55193 / 23.9667
#   step SMZ : #LUT6: avg.#products/#ops for min: 7951 / 7.96931 / 34.3631
#   step SMZ : #Latch2Combi: 0
#   step SMZ : #FF2Combi: 0
#   step populate cells : Done in    elapsed:0.38 s      user:3 s    system:0.4 s     %cpu:909.75       load:7.58       fm:242875 m     vm:3115 m      vm:+91 m      um:838 m      um:+94 m
#   step Test fanins : Starting
#   step SMZ : DEBUG testFanins 'After populateCells' tested (#NSP cells, #macros)= (441301, 0), detected 0 error(s)
#   step Test fanins : Done in     elapsed:0.1 s   user:0.11 s      system:0 s    %cpu:1035.29       load:7.58       fm:242872 m     vm:3115 m       vm:+0 m      um:838 m       um:+0 m
#   step Populating MacroCells : Starting
#   step Populating MacroCells : Done in     elapsed:0.1 s    user:0.3 s      system:0 s     %cpu:355.56       load:7.58       fm:242857 m     vm:5163 m    vm:+2048 m      um:853 m      um:+15 m
#   step Substituting MacroCells : Starting
#   step SMZ : Total 2805 macro cells are substituted
#   step Substituting MacroCells : Done in     elapsed:0.1 s    user:0.3 s    system:0.1 s     %cpu:673.68       load:7.58       fm:242851 m     vm:5419 m     vm:+256 m      um:858 m       um:+5 m
#   step Optimize with MuDB : Starting
#   step Optimize with MuDB : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:7.58       fm:242851 m     vm:5419 m       vm:+0 m      um:858 m       um:+0 m
#   step Create rtl2Equi : Starting
#   step SMZ : rtl2Equi uses mmap iterator
#   step Create rtl2Equi : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:7.58       fm:242850 m     vm:5426 m       vm:+7 m      um:858 m       um:+0 m
#   step build cell-to-equi map : Starting
#   step build cell-to-equi map : Done in       elapsed:0 s    user:0.1 s      system:0 s     %cpu:246.15       load:7.58       fm:242848 m     vm:5426 m       vm:+0 m      um:860 m       um:+2 m
#   step SCC computation : Starting
#   step SMZ : #SCCs: 0
#   step SCC computation : Done in     elapsed:0.4 s   user:0.36 s    system:0.2 s     %cpu:950.00       load:7.58       fm:242406 m     vm:5426 m       vm:+0 m     um:1295 m     um:+435 m
#   step Compute level of cells for combinational graph : Starting
#   step Compute level of cells for combinational graph : Done in     elapsed:0.5 s    user:0.5 s      system:0 s      %cpu:93.57       load:7.58       fm:242387 m     vm:5426 m       vm:+0 m     um:1295 m       um:+0 m
#   step Remove dead logic : Starting
#   step 	mark poc : Starting
#   step SMZ : Marked 354334 pocs.
#   step 	mark poc : Done in     elapsed:0.3 s    user:0.9 s    system:0.1 s     %cpu:376.47       load:7.58       fm:242369 m     vm:5426 m       vm:+0 m     um:1296 m       um:+1 m
#   step 	trace TFI : Starting
#   step 	trace TFI : Done in       elapsed:0 s    user:0.4 s      system:0 s     %cpu:800.00       load:7.58       fm:242368 m     vm:5426 m       vm:+0 m     um:1296 m       um:+0 m
#   step 	check SCC : Starting
#   step 	check SCC : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:7.58       fm:242369 m     vm:5426 m       vm:+0 m     um:1296 m       um:+0 m
#   step 	mark dead cells : Starting
#   step SMZ : number of const cells detected dead    = 1559
#   step SMZ : number of non-const cells detected dead= 67699
#   step 	mark dead cells : Done in       elapsed:0 s    user:0.1 s      system:0 s     %cpu:800.00       load:7.58       fm:242369 m     vm:5426 m       vm:+0 m     um:1296 m       um:+0 m
#   step 	update equi2Cid : Starting
#   step SMZ : #eids= 39890 mapped to dead cells
#   step 	update equi2Cid : Done in       elapsed:0 s    user:0.3 s      system:0 s    %cpu:1600.00       load:7.58       fm:242368 m     vm:5426 m       vm:+0 m     um:1296 m       um:+0 m
#   step 	remove dead macros : Starting
#   step 	remove dead macros : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:7.58       fm:242368 m     vm:5426 m       vm:+0 m     um:1296 m       um:+0 m
#   step Remove dead logic : Done in     elapsed:0.4 s   user:0.17 s    system:0.1 s     %cpu:509.73       load:7.58       fm:242368 m     vm:5426 m       vm:+0 m     um:1296 m       um:+1 m
#   step Reordering cells : Starting
#   step Sort cells by level : Starting
#   step SMZ : #cells= 612269 (before reordering)
#   step Sort cells by level : Done in     elapsed:0.2 s   user:0.14 s      system:0 s     %cpu:658.82       load:7.58       fm:242362 m     vm:5426 m       vm:+0 m     um:1298 m       um:+0 m
#   step Reorder cells : Starting
#   step Reorder cells : Done in       elapsed:0 s    user:0.6 s      system:0 s     %cpu:738.46       load:7.58       fm:242353 m     vm:5426 m       vm:+0 m     um:1305 m       um:+5 m
#   step SMZ : #cells= 539193 after removing 73076 redundant const cell(s)
#   step check level consistency : Starting
#   step check level consistency : Done in       elapsed:0 s    user:0.3 s      system:0 s    %cpu:1066.67       load:7.58       fm:242353 m     vm:5426 m       vm:+0 m     um:1305 m       um:+0 m
#   step Reordering cells : Done in     elapsed:0.4 s   user:0.29 s      system:0 s     %cpu:627.03       load:7.58       fm:242353 m     vm:5426 m       vm:+0 m     um:1305 m       um:+9 m
#   step insert MID to SCC : Starting
#   step insert MID to SCC : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:7.58       fm:242353 m     vm:5426 m       vm:+0 m     um:1305 m       um:+0 m
#   step SIMZILLA : Load Rtl2Poc interface from /slowfs/us01dwslow023/fpga/lianghao/zebu_install/VCS/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/VCS/vcs/S-2021.09-2-TZ-20240507_Full64/linux64/lib/libNameDB.so...
#   step 	create rtl2Poc : Starting
#   step 	create rtl2Poc : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:7.58       fm:242352 m     vm:5426 m       vm:+0 m     um:1305 m       um:+0 m
#   step SMZ : encryption is enabled in zebu compile.
#   step SMZ : bus idcode is disabled in RhinoDb
#   step SMZ : stitch-mode fsdb is disabled in RhinoDb
#   step SMZ : addition of the zemi3 signals in waveform headers is disabled
#   step build cid2Pocs : Starting
#   step SMZ : #RtlIDs in rtl2equi   = 68410
#   step SMZ : #EquiIDs in rtl2equi  = 571676
#   step SMZ : #EquiIDs in transactor= 0
#   step SMZ : #EquiIDs in graph     = 571676
#   step 	non-zxf flow enables RhinoDb full range of rtlIDs : Starting
#   step 	non-zxf flow enables RhinoDb full range of rtlIDs : Done in    elapsed:0.40 s    user:0.1 s    system:0.2 s       %cpu:7.45       load:7.58       fm:242512 m     vm:5426 m       vm:+0 m     um:1307 m       um:+2 m
#   step 	finalize ranges : Starting
#   step 	finalize ranges : Done in     elapsed:0.5 s    user:0.5 s    system:0.1 s     %cpu:122.29       load:7.58       fm:242472 m     vm:5938 m     vm:+512 m     um:1325 m      um:+18 m
#   step SMZ : #rtlRanges= 5 #rtlIDs= 68040 (min= 2 max= 40196 average= 13608 per rtlRange)
#   step SMZ : maxIdCode 346439 #Regular 338709 #Inverted 7724 #NotFound 0 #Const0 34688 #Const1 1511 #ConstX 0 #Optimized 0 #Memory 8 #Internal 0 #Bus 0
#   step SMZ : #rtlIDs= 68040 assigned idcode  (99.46% of total= 68410)
#   step SMZ : memory of (entries, cid2i, busID2IdCode): (5532 k, 2156 k, 0 k)
#   step 	write full header : Starting
#   step SMZ : write header at './simu/rhino.zwdp'
#   step 	write full header : Done in       elapsed:2 s      user:2 s    system:0.1 s      %cpu:76.92       load:9.85       fm:242100 m     vm:5938 m       vm:+0 m     um:1326 m       um:+1 m
#   step 	save cid2Pocs : Starting
#   step SMZ : save cid2Pocs at './simu/graph.smz/cid2Pocs'
#   step 	save cid2Pocs : Done in     elapsed:0.2 s    user:0.1 s    system:0.1 s      %cpu:78.05       load:9.85       fm:242095 m     vm:5938 m       vm:+0 m     um:1327 m       um:+1 m
#   step build cid2Pocs : Done in       elapsed:3 s      user:2 s    system:0.5 s      %cpu:69.03       load:9.85       fm:242095 m     vm:5938 m     vm:+512 m     um:1327 m      um:+22 m
#   step 	destroy rtl2Poc : Starting
#   step 	destroy rtl2Poc : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:9.85       fm:242095 m     vm:5938 m       vm:+0 m     um:1327 m       um:+0 m
#   step Populate cid2HasPoc : Starting
#   step SMZ : cid2HasPoc size= 539193, #cids has poc= 351160
#   step Populate cid2HasPoc : Done in     elapsed:0.3 s   user:0.14 s    system:0.1 s     %cpu:448.60       load:9.85       fm:242087 m     vm:5938 m       vm:+0 m     um:1328 m       um:+1 m
#   step Test SCCs : Starting
#   step SMZ : Test SCCs: #SCCs (tested, has error)= (0, 0)
#   step Test SCCs : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:9.85       fm:242087 m     vm:5938 m       vm:+0 m     um:1328 m       um:+0 m
#   step SMZ : #watched     : 0
#   step SMZ : #watched (by cid2Pocs): 345753
#   step SMZ : #EquiID         : 571676
#   step SMZ : #HierWires      : 571676
#   step SMZ : #cells          : 539193
#   step SMZ : #macro cells    : 0
#   step SMZ : linkMacros mode : 2
#   step SMZ : #buses          : 0
#   step SMZ : #levels: 274
#   step SMZ : list level/# cells: [0/109156 1/70983 2/17726 3/11876 4/11096 5/7984 6/5912 7/5842 8/8655 9/5614 10/5177 11/5282 12/4586 13/5999 14/8574 15/6577 16/5344 17/4862 18/4634 19/6582 20/5750 21/8646 22/6529 23/6009 24/6468 25/6426 26/8114 27/5224 28/8164 29/8191 30/7790 31/7653 32/7163 33/6250 34/5932 35/2583 36/2772 37/1313 38/1164 39/1979 40/1959 41/1044 42/991 43/425 44/374 45/1382 46/723 47/852 48/279 49/469 50/517 51/272 52/397 53/254 54/238 55/157 56/197 57/200 58/172 59/180 60/177 61/315 62/275 63/305 64/4
#   step SMZ : 75 65/304 66/320 67/344 68/485 69/252 70/274 71/190 72/185 73/158 74/148 75/71 76/69 77/300 78/944 79/3874 80/3626 81/1026 82/1017 83/902 84/905 85/1444 86/1672 87/1818 88/1489 89/1258 90/657 91/610 92/401 93/309 94/445 95/521 96/519 97/505 98/483 99/314 100/213 101/209 102/210 103/188 104/208 105/206 106/236 107/199 108/210 109/239 110/223 111/237 112/254 113/232 114/219 115/193 116/178 117/522 118/515 119/509 120/504 121/462 122/551 123/261 124/121 125/139 126/160 127/176 128/272 129/186 130/150 131/181 1
#   step SMZ : 32/157 133/134 134/119 135/82 136/33 137/28 138/24 139/28 140/18 141/18 142/9 143/11 144/18 145/35 146/50 147/42 148/49 149/42 150/36 151/26 152/143 153/206 154/234 155/1007 156/1110 157/1069 158/989 159/3023 160/3262 161/1857 162/918 163/956 164/760 165/2807 166/2397 167/827 168/1271 169/1060 170/220 171/1972 172/345 173/151 174/203 175/105 176/3652 177/1129 178/464 179/1303 180/1564 181/491 182/268 183/265 184/257 185/759 186/747 187/335 188/628 189/478 190/443 191/1358 192/260 193/238 194/634 195/232 196
#   step SMZ : /381 197/491 198/416 199/294 200/717 201/200 202/196 203/1566 204/199 205/331 206/956 207/137 208/127 209/162 210/614 211/2165 212/194 213/358 214/438 215/429 216/611 217/296 218/365 219/359 220/304 221/487 222/394 223/1291 224/639 225/531 226/497 227/341 228/461 229/423 230/249 231/247 232/231 233/345 234/200 235/533 236/101 237/67 238/63 239/40 240/60 241/71 242/63 243/57 244/49 245/101 246/48 247/54 248/38 249/37 250/35 251/32 252/28 253/32 254/31 255/32 256/28 257/32 258/30 259/28 260/17 261/12 262/6 26
#   step SMZ : 3/6 264/5 265/6 266/6 267/6 268/5 269/6 270/6 271/6 272/4 273/2 ]
#   step SMZ : avg. #cells/level: 1967.86
#   step SMZ : list level/#mcells: []
#   step SMZ : cell distribution (exclusive):
#   step SMZ : #cells (#with coord), avg.#inputs  READ : 2609 (0), 0
#   step SMZ : #cells (#with coord), avg.#inputs  CST  : 4 (0), 0
#   step SMZ : #cells (#with coord), avg.#inputs  XOR  : 7649 (0), 2.79514
#   step SMZ : #cells (#with coord), avg.#inputs  ISOP : 412925 (0), 3.23292, #AND/OR=206515
#   step SMZ : #cells (#with coord), avg.#inputs  LUT  : 9463 (0), 5.83842
#   step SMZ : #cells (#with coord), avg.#inputs  LATCH: 734 (0), 2
#   step SMZ : #cells (#with coord), avg.#inputs  FF   : 105809 (0), 3.39843
#   step SMZ : #cells (#with coord), avg.#inputs  LB   : 0 (0), 0
#   step SMZ : #cells (#with coord), avg.#inputs  PORT : 0 (0), 0
#   step SMZ : #cells (#with coord), avg.#inputs  EDGE_DETECTOR: 0 (0), 0
#   step SMZ : #cells (#with coord), avg.#inputs  ONE_POS_SHIFTER: 0 (0), 0
#   step SMZ : #LUT1 w/o coord / avg.% of 1's: 0 / 0
#   step SMZ : #LUT2 w/o coord / avg.% of 1's: 0 / 0
#   step SMZ : #LUT3 w/o coord / avg.% of 1's: 0 / 0
#   step SMZ : #LUT4 w/o coord / avg.% of 1's: 0 / 0
#   step SMZ : #LUT5 w/o coord / avg.% of 1's: 1529 / 0.485162
#   step SMZ : #LUT6 w/o coord / avg.% of 1's: 7934 / 0.325514
#   step SMZ : SCC size/#LBs distribution: []
#   step SMZ : #PrimarySeq/#PI (0/0) 
#   step SMZ : #PrimarySeq/#Seqs (0/106543) = 0%
#   step SMZ : #FF On Composite Clock: 0
#   step SMZ : #LUTs driven by randomizer: 0
#   step === Write graph : Starting
#   step 	(1. save cid2Pocs) : Starting
#   step SMZ : skip saving cid2Pocs because './simu/graph.smz/cid2Pocs' already exists
#   step 	(1. save cid2Pocs) : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:9.85       fm:242087 m     vm:5938 m       vm:+0 m     um:1328 m       um:+0 m
#   step 	(1b. save cid2HasPoc) : Starting
#   step 	(1b. save cid2HasPoc) : Done in     elapsed:0.1 s      user:0 s      system:0 s       %cpu:0.00       load:9.85       fm:242082 m     vm:5938 m       vm:+0 m     um:1328 m       um:+0 m
#   step 	(2. save eid2HasPoc) : Starting
#   step 	(2. save eid2HasPoc) : Done in       elapsed:0 s    user:0.1 s      system:0 s     %cpu:168.42       load:9.85       fm:242082 m     vm:5938 m       vm:+0 m     um:1328 m       um:+0 m
#   step 	(2. save equi2cid) : Starting
#   step 	(2. save equi2cid) : Done in     elapsed:0.2 s    user:0.1 s      system:0 s      %cpu:66.67       load:9.85       fm:242079 m     vm:5938 m       vm:+0 m     um:1328 m       um:+0 m
#   step 	(3. save graph) : Starting
#   step 	(3. save graph) : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:9.85       fm:242078 m     vm:5938 m       vm:+0 m     um:1328 m       um:+0 m
#   step 	(4. serialize cells) : Starting
#   step SMZ : saving 539193 cell(s) to keyed file by 10 partition(s) w. 10 thread(s)
#   step 	(4. serialize cells) : Done in     elapsed:0.6 s   user:0.10 s      system:0 s     %cpu:168.42       load:9.85       fm:242065 m     vm:5938 m       vm:+0 m     um:1328 m       um:+0 m
#   step === Write graph : Done in     elapsed:0.9 s   user:0.12 s      system:0 s     %cpu:130.61       load:9.85       fm:242065 m     vm:5938 m       vm:+0 m     um:1328 m       um:+0 m
#   step === GraphBuilder : Done in       elapsed:4 s      user:8 s   system:0.16 s     %cpu:195.49       load:9.85       fm:242059 m     vm:5931 m    vm:+4779 m     um:1323 m     um:+675 m
#   step SMZ : Created Archive File ./tools/zCui/zSimzilla_archive.xcui
#   step SMZ : END OF SIMZILLA JOB

#   exec summary :    0 warnings,    0 syntax errors,    0 fatal errors,    0 internal errors
#   exec summary : wall clock 0m6s, user 0m9.199s, sys 0m0.425s
#   exec summary : Total memory: 6066960 kB - RSS memory: 1357724 kB - Data memory: 5518308 kB
#   exec summary : Successful execution

# end time is Tue May 13 18:34:32 2025
