#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Nov  6 14:58:44 2023
# Process ID: 62310
# Current directory: /home/michael/MPSoC4Drones
# Command line: vivado ./hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.xpr
# Log file: /home/michael/MPSoC4Drones/vivado.log
# Journal file: /home/michael/MPSoC4Drones/vivado.jou
#-----------------------------------------------------------
start_gui
open_project ./hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/michael/MPSoC4Drones/src/ImageFilter.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/michael/MPSoC4Drones/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 7295.613 ; gain = 63.336 ; free physical = 9930 ; free virtual = 29701
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
add_files -norecurse /home/michael/MPSoC4Drones/hdl/src/ImageFilter.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/michael/MPSoC4Drones/src/ImageFilter.vhd] -no_script -reset -force -quiet
remove_files  /home/michael/MPSoC4Drones/src/ImageFilter.vhd
open_bd_design {/home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.srcs/sources_1/bd/u96v2_sbc_mp4d/u96v2_sbc_mp4d.bd}
Reading block design file </home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.srcs/sources_1/bd/u96v2_sbc_mp4d/u96v2_sbc_mp4d.bd>...
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_100M
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:module_ref:ImageFilter:1.0 - ImageFilter_0
Successfully read diagram <u96v2_sbc_mp4d> from block design file </home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.srcs/sources_1/bd/u96v2_sbc_mp4d/u96v2_sbc_mp4d.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8708.992 ; gain = 1221.172 ; free physical = 9743 ; free virtual = 29514
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Nov  6 15:02:59 2023] Launched synth_1...
Run output will be captured here: /home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.runs/synth_1/runme.log
[Mon Nov  6 15:02:59 2023] Launched impl_1...
Run output will be captured here: /home/michael/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.26 . Memory (MB): peak = 9258.039 ; gain = 0.000 ; free physical = 9047 ; free virtual = 28820
INFO: [Netlist 29-17] Analyzing 115 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 9573.133 ; gain = 0.000 ; free physical = 8659 ; free virtual = 28432
Restored from archive | CPU: 1.380000 secs | Memory: 15.875969 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 9573.133 ; gain = 0.000 ; free physical = 8659 ; free virtual = 28432
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 9984.625 ; gain = 0.000 ; free physical = 8301 ; free virtual = 28075
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 94 instances were transformed.
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 94 instances

open_run: Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 10254.973 ; gain = 1481.934 ; free physical = 8154 ; free virtual = 27930
open_report: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 10845.508 ; gain = 354.387 ; free physical = 7751 ; free virtual = 27527
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov  6 15:08:17 2023...
