// Seed: 2076988795
module module_0;
  final $signed(77);
  ;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input uwire id_2,
    output supply0 id_3
);
  assign id_3 = id_0;
  always force id_3 = 1 & -1;
  module_0 modCall_1 ();
  assign id_3 = id_2 ? id_2 : 1'b0;
  logic id_5 = id_0;
  always @(posedge -1 or negedge id_1) id_5 = -1 == id_5;
endmodule
module module_2 (
    input  tri1 id_0
    , id_3,
    output tri0 id_1
);
  parameter id_4 = -1;
  module_0 modCall_1 ();
  logic id_5;
  ;
  assign id_3 = id_0;
  assign id_1 = -1;
endmodule
