set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property BITSTREAM.CONFIG.UNUSEDPIN Pullnone [current_design]

set_property IOSTANDARD LVCMOS25 [get_ports FPGA_RESET]
set_property PACKAGE_PIN M19 [get_ports FPGA_RESET]
set_property IOSTANDARD LVCMOS25 [get_ports USER_SMA_CLOCK]
set_property PACKAGE_PIN R28 [get_ports USER_SMA_CLOCK]
set_property IOSTANDARD LVDS_25 [get_ports FPGA_MASTER_CLOCK_P]
set_property IOSTANDARD LVDS_25 [get_ports FPGA_MASTER_CLOCK_N]
set_property PACKAGE_PIN U27 [get_ports FPGA_MASTER_CLOCK_P]
set_property PACKAGE_PIN U28 [get_ports FPGA_MASTER_CLOCK_N]

set_property IOSTANDARD LVCMOS33 [get_ports HMC7044_SYNC]
set_property PACKAGE_PIN G19 [get_ports HMC7044_SYNC]
set_property IOSTANDARD LVCMOS33 [get_ports HMC7044_RESET]
set_property PACKAGE_PIN K18 [get_ports HMC7044_RESET]
set_property IOSTANDARD LVCMOS33 [get_ports HMC7044_SLEN]
set_property PACKAGE_PIN J18 [get_ports HMC7044_SLEN]
set_property IOSTANDARD LVCMOS33 [get_ports HMC7044_SCLK]
set_property PACKAGE_PIN H20 [get_ports HMC7044_SCLK]
set_property IOSTANDARD LVCMOS33 [get_ports HMC7044_SDATA]
set_property PACKAGE_PIN G20 [get_ports HMC7044_SDATA]
set_property IOSTANDARD LVCMOS33 [get_ports HMC7044_GPIO1]
set_property PACKAGE_PIN J17 [get_ports HMC7044_GPIO1]
set_property IOSTANDARD LVCMOS33 [get_ports HMC7044_GPIO2]
set_property PACKAGE_PIN H17 [get_ports HMC7044_GPIO2]

#set_property PACKAGE_PIN R8 [get_ports SRIO_MGT_REFCLK_C_P]
#set_property PACKAGE_PIN R7 [get_ports SRIO_MGT_REFCLK_C_N]
#set_property PACKAGE_PIN Y2 [get_ports {DSP_FPGA_SRIO_RX_P[0]}]
#set_property PACKAGE_PIN Y1 [get_ports {DSP_FPGA_SRIO_RX_N[0]}]
#set_property PACKAGE_PIN V2 [get_ports {DSP_FPGA_SRIO_RX_P[1]}]
#set_property PACKAGE_PIN V1 [get_ports {DSP_FPGA_SRIO_RX_N[1]}]
#set_property PACKAGE_PIN AA4 [get_ports {DSP_FPGA_SRIO_TX_P[0]}]
#set_property PACKAGE_PIN AA3 [get_ports {DSP_FPGA_SRIO_TX_N[0]}]
#set_property PACKAGE_PIN Y6 [get_ports {DSP_FPGA_SRIO_TX_P[1]}]
#set_property PACKAGE_PIN Y5 [get_ports {DSP_FPGA_SRIO_TX_N[1]}]

set_property PACKAGE_PIN G8 [get_ports SFP_MGT_REFCLK0_C_P]
set_property PACKAGE_PIN G7 [get_ports SFP_MGT_REFCLK0_C_N]
#set_property PACKAGE_PIN K5 [get_ports FPGA_SFP1_RX_N]
#set_property PACKAGE_PIN K6 [get_ports FPGA_SFP1_RX_P]
#set_property PACKAGE_PIN K1 [get_ports FPGA_SFP1_TX_N]
#set_property PACKAGE_PIN K2 [get_ports FPGA_SFP1_TX_P]
set_property PACKAGE_PIN F6 [get_ports FPGA_SFP4_RX_P]
set_property PACKAGE_PIN F5 [get_ports FPGA_SFP4_RX_N]
set_property PACKAGE_PIN F2 [get_ports FPGA_SFP4_TX_P]
set_property PACKAGE_PIN F1 [get_ports FPGA_SFP4_TX_N]
set_property PACKAGE_PIN C8 [get_ports SFP_MGT_REFCLK1_C_P]
set_property PACKAGE_PIN C7 [get_ports SFP_MGT_REFCLK1_C_N]
set_property PACKAGE_PIN E3 [get_ports FPGA_SFP2_RX_N]
set_property PACKAGE_PIN E4 [get_ports FPGA_SFP2_RX_P]
set_property PACKAGE_PIN D1 [get_ports FPGA_SFP2_TX_N]
set_property PACKAGE_PIN D2 [get_ports FPGA_SFP2_TX_P]
set_property PACKAGE_PIN D5 [get_ports FPGA_SFP3_RX_N]
set_property PACKAGE_PIN D6 [get_ports FPGA_SFP3_RX_P]
set_property PACKAGE_PIN C3 [get_ports FPGA_SFP3_TX_N]
set_property PACKAGE_PIN C4 [get_ports FPGA_SFP3_TX_P]
#
#set_property IOSTANDARD LVCMOS33 [get_ports FPGA_SFP1_TX_FAULT]
#set_property PACKAGE_PIN F23 [get_ports FPGA_SFP1_TX_FAULT]
#set_property IOSTANDARD LVCMOS33 [get_ports FPGA_SFP1_MOD_DETECT]
#set_property PACKAGE_PIN A23 [get_ports FPGA_SFP1_MOD_DETECT]
#set_property IOSTANDARD LVCMOS33 [get_ports FPGA_SFP1_LOS]
#set_property PACKAGE_PIN E23 [get_ports FPGA_SFP1_LOS]
#set_property IOSTANDARD LVCMOS33 [get_ports FPGA_SFP1_IIC_SCL]
#set_property PACKAGE_PIN G24 [get_ports FPGA_SFP1_IIC_SCL]
#set_property IOSTANDARD LVCMOS33 [get_ports FPGA_SFP1_IIC_SDA]
#set_property PACKAGE_PIN B27 [get_ports FPGA_SFP1_IIC_SDA]
#
set_property IOSTANDARD LVCMOS33 [get_ports FPGA_SFP2_TX_FAULT]
set_property PACKAGE_PIN D23 [get_ports FPGA_SFP2_TX_FAULT]
set_property IOSTANDARD LVCMOS33 [get_ports FPGA_SFP2_MOD_DETECT]
set_property PACKAGE_PIN E25 [get_ports FPGA_SFP2_MOD_DETECT]
set_property IOSTANDARD LVCMOS33 [get_ports FPGA_SFP2_LOS]
set_property PACKAGE_PIN G23 [get_ports FPGA_SFP2_LOS]
set_property IOSTANDARD LVCMOS33 [get_ports FPGA_SFP2_IIC_SCL]
set_property PACKAGE_PIN A27 [get_ports FPGA_SFP2_IIC_SCL]
set_property IOSTANDARD LVCMOS33 [get_ports FPGA_SFP2_IIC_SDA]
set_property PACKAGE_PIN C24 [get_ports FPGA_SFP2_IIC_SDA]
#
set_property IOSTANDARD LVCMOS33 [get_ports FPGA_SFP3_TX_FAULT]
set_property PACKAGE_PIN B24 [get_ports FPGA_SFP3_TX_FAULT]
set_property IOSTANDARD LVCMOS33 [get_ports FPGA_SFP3_MOD_DETECT]
set_property PACKAGE_PIN A28 [get_ports FPGA_SFP3_MOD_DETECT]
set_property IOSTANDARD LVCMOS33 [get_ports FPGA_SFP3_LOS]
set_property PACKAGE_PIN D26 [get_ports FPGA_SFP3_LOS]
set_property IOSTANDARD LVCMOS33 [get_ports FPGA_SFP3_IIC_SCL]
set_property PACKAGE_PIN D28 [get_ports FPGA_SFP3_IIC_SCL]
set_property IOSTANDARD LVCMOS33 [get_ports FPGA_SFP3_IIC_SDA]
set_property PACKAGE_PIN C29 [get_ports FPGA_SFP3_IIC_SDA]
#
set_property IOSTANDARD LVCMOS33 [get_ports FPGA_SFP4_TX_FAULT]
set_property PACKAGE_PIN C26 [get_ports FPGA_SFP4_TX_FAULT]
set_property IOSTANDARD LVCMOS33 [get_ports FPGA_SFP4_MOD_DETECT]
set_property PACKAGE_PIN B25 [get_ports FPGA_SFP4_MOD_DETECT]
set_property IOSTANDARD LVCMOS33 [get_ports FPGA_SFP4_LOS]
set_property PACKAGE_PIN E28 [get_ports FPGA_SFP4_LOS]
set_property IOSTANDARD LVCMOS33 [get_ports FPGA_SFP4_IIC_SCL]
set_property PACKAGE_PIN B29 [get_ports FPGA_SFP4_IIC_SCL]
set_property IOSTANDARD LVCMOS33 [get_ports FPGA_SFP4_IIC_SDA]
set_property PACKAGE_PIN D29 [get_ports FPGA_SFP4_IIC_SDA]
#
set_property IOSTANDARD LVCMOS25 [get_ports EDS_CLK_P]
set_property PACKAGE_PIN AG29 [get_ports EDS_CLK_P]
set_property IOSTANDARD LVDS_25 [get_ports {EDS_DATA_P[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {EDS_DATA_N[0]}]
set_property PACKAGE_PIN AA25 [get_ports {EDS_DATA_P[0]}]
set_property PACKAGE_PIN AB25 [get_ports {EDS_DATA_N[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {EDS_DATA_P[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {EDS_DATA_N[1]}]
set_property PACKAGE_PIN AD29 [get_ports {EDS_DATA_P[1]}]
set_property PACKAGE_PIN AE29 [get_ports {EDS_DATA_N[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {EDS_DATA_P[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {EDS_DATA_N[2]}]
set_property PACKAGE_PIN Y26 [get_ports {EDS_DATA_P[2]}]
set_property PACKAGE_PIN AA26 [get_ports {EDS_DATA_N[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {EDS_DATA_P[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {EDS_DATA_N[3]}]
set_property PACKAGE_PIN AA27 [get_ports {EDS_DATA_P[3]}]
set_property PACKAGE_PIN AB28 [get_ports {EDS_DATA_N[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports EDS_TC_P]
set_property PACKAGE_PIN AD27 [get_ports EDS_TC_P]
set_property IOSTANDARD LVCMOS25 [get_ports EDS_TFG_P]
set_property PACKAGE_PIN AG30 [get_ports EDS_TFG_P]
set_property IOSTANDARD LVDS_25 [get_ports EDS_CC1_P]
set_property IOSTANDARD LVDS_25 [get_ports EDS_CC1_N]
set_property PACKAGE_PIN AB29 [get_ports EDS_CC1_P]
set_property PACKAGE_PIN AB30 [get_ports EDS_CC1_N]
set_property IOSTANDARD LVDS_25 [get_ports EDS_CC2_P]
set_property IOSTANDARD LVDS_25 [get_ports EDS_CC2_N]
set_property PACKAGE_PIN Y28 [get_ports EDS_CC2_P]
set_property PACKAGE_PIN AA28 [get_ports EDS_CC2_N]
set_property IOSTANDARD LVDS_25 [get_ports EDS_CC3_P]
set_property IOSTANDARD LVDS_25 [get_ports EDS_CC3_N]
set_property PACKAGE_PIN Y30 [get_ports EDS_CC3_P]
set_property PACKAGE_PIN AA30 [get_ports EDS_CC3_N]
set_property IOSTANDARD LVDS_25 [get_ports EDS_CC4_P]
set_property IOSTANDARD LVDS_25 [get_ports EDS_CC4_N]
set_property PACKAGE_PIN W29 [get_ports EDS_CC4_P]
set_property PACKAGE_PIN Y29 [get_ports EDS_CC4_N]
#
set_property IOSTANDARD LVCMOS25 [get_ports BPSi_CLK_P]
set_property PACKAGE_PIN AF22 [get_ports BPSi_CLK_P]
set_property IOSTANDARD LVCMOS25 [get_ports BPSi_MCLK_P]
set_property PACKAGE_PIN AG25 [get_ports BPSi_MCLK_P]
set_property IOSTANDARD LVCMOS25 [get_ports BPSi_MOSI_P]
set_property PACKAGE_PIN AE23 [get_ports BPSi_MOSI_P]
set_property IOSTANDARD LVDS_25 [get_ports BPSi_SCLK_P]
set_property IOSTANDARD LVDS_25 [get_ports BPSi_SCLK_N]
set_property PACKAGE_PIN Y21 [get_ports BPSi_SCLK_P]
set_property PACKAGE_PIN AA21 [get_ports BPSi_SCLK_N]
set_property IOSTANDARD LVDS_25 [get_ports BPSi_MISO_P]
set_property IOSTANDARD LVDS_25 [get_ports BPSi_MISO_N]
set_property PACKAGE_PIN Y23 [get_ports BPSi_MISO_P]
set_property PACKAGE_PIN Y24 [get_ports BPSi_MISO_N]
#
set_property IOSTANDARD LVCMOS25 [get_ports BPSr1_CLK_P]
set_property PACKAGE_PIN AJ28 [get_ports BPSr1_CLK_P]
set_property IOSTANDARD LVCMOS25 [get_ports BPSr1_MCLK_P]
set_property PACKAGE_PIN AC20 [get_ports BPSr1_MCLK_P]
set_property IOSTANDARD LVCMOS25 [get_ports BPSr1_MOSI_P]
set_property PACKAGE_PIN AD23 [get_ports BPSr1_MOSI_P]
set_property IOSTANDARD LVDS_25 [get_ports BPSr1_SCLK_P]
set_property IOSTANDARD LVDS_25 [get_ports BPSr1_SCLK_N]
set_property PACKAGE_PIN AB24 [get_ports BPSr1_SCLK_P]
set_property PACKAGE_PIN AC25 [get_ports BPSr1_SCLK_N]
set_property IOSTANDARD LVDS_25 [get_ports BPSr1_MISO_P]
set_property IOSTANDARD LVDS_25 [get_ports BPSr1_MISO_N]
set_property PACKAGE_PIN AC22 [get_ports BPSr1_MISO_P]
set_property PACKAGE_PIN AD22 [get_ports BPSr1_MISO_N]
#
set_property IOSTANDARD LVCMOS25 [get_ports BPSr2_CLK_P]
set_property PACKAGE_PIN AB22 [get_ports BPSr2_CLK_P]
set_property IOSTANDARD LVCMOS25 [get_ports BPSr2_MCLK_P]
set_property PACKAGE_PIN AJ22 [get_ports BPSr2_MCLK_P]
set_property IOSTANDARD LVCMOS25 [get_ports BPSr2_MOSI_P]
set_property PACKAGE_PIN AA22 [get_ports BPSr2_MOSI_P]
set_property IOSTANDARD LVDS_25 [get_ports BPSr2_SCLK_P]
set_property IOSTANDARD LVDS_25 [get_ports BPSr2_SCLK_N]
set_property PACKAGE_PIN AG22 [get_ports BPSr2_SCLK_P]
set_property PACKAGE_PIN AH22 [get_ports BPSr2_SCLK_N]
set_property IOSTANDARD LVDS_25 [get_ports BPSr2_MISO_P]
set_property IOSTANDARD LVDS_25 [get_ports BPSr2_MISO_N]
set_property PACKAGE_PIN AF20 [get_ports BPSr2_MISO_P]
set_property PACKAGE_PIN AF21 [get_ports BPSr2_MISO_N]
#
#set_property IOSTANDARD LVCMOS25 [get_ports RF_ENABLE_1]
#set_property PACKAGE_PIN T25 [get_ports RF_ENABLE_1]
#set_property IOSTANDARD LVCMOS25 [get_ports RF_FAULT_1]
#set_property PACKAGE_PIN U25 [get_ports RF_FAULT_1]
#set_property IOSTANDARD LVCMOS33 [get_ports RF_ENABLE_2]
#set_property PACKAGE_PIN G17 [get_ports RF_ENABLE_2]
#set_property IOSTANDARD LVCMOS33 [get_ports RF_FAULT_2]
#set_property PACKAGE_PIN F17 [get_ports RF_FAULT_2]
#set_property IOSTANDARD LVCMOS33 [get_ports RF_ENABLE_3]
#set_property PACKAGE_PIN C20 [get_ports RF_ENABLE_3]
#set_property IOSTANDARD LVCMOS33 [get_ports RF_FAULT_3]
#set_property PACKAGE_PIN B20 [get_ports RF_FAULT_3]
#set_property IOSTANDARD LVCMOS33 [get_ports RF_ENABLE_4]
#set_property PACKAGE_PIN A16 [get_ports RF_ENABLE_4]
#set_property IOSTANDARD LVCMOS33 [get_ports RF_FAULT_4]
#set_property PACKAGE_PIN A17 [get_ports RF_FAULT_4]
#
# MCLK <====== MOSI
set_property IOSTANDARD LVCMOS25 [get_ports {IO_PMT_SPI_MCLK_P[1]}]
set_property PACKAGE_PIN AA20 [get_ports {IO_PMT_SPI_MCLK_P[1]}]
# MOSI <====== CSN
set_property IOSTANDARD LVCMOS25 [get_ports {IO_PMT_SPI_MOSI_P[1]}]
set_property PACKAGE_PIN N29 [get_ports {IO_PMT_SPI_MOSI_P[1]}]
# SCLK <====== CLK
set_property IOSTANDARD LVDS_25 [get_ports {IO_PMT_SPI_SCLK_P[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {IO_PMT_SPI_SCLK_N[1]}]
set_property PACKAGE_PIN V19 [get_ports {IO_PMT_SPI_SCLK_P[1]}]
set_property PACKAGE_PIN V20 [get_ports {IO_PMT_SPI_SCLK_N[1]}]
# MISO <====== RF_FPS_TRIGGER
set_property IOSTANDARD LVDS_25 [get_ports {IO_PMT_SPI_MISO_P[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {IO_PMT_SPI_MISO_N[1]}]
set_property PACKAGE_PIN V25 [get_ports {IO_PMT_SPI_MISO_P[1]}]
set_property PACKAGE_PIN W26 [get_ports {IO_PMT_SPI_MISO_N[1]}]

# ENCODE MCLK <====== RF_SYNC
set_property IOSTANDARD LVCMOS25 [get_ports {IO_ENCODE_SPI_MCLK_P[1]}]
set_property PACKAGE_PIN N27 [get_ports {IO_ENCODE_SPI_MCLK_P[1]}]
# ENCODE MOSI <====== MISO
set_property IOSTANDARD LVCMOS25 [get_ports {IO_ENCODE_SPI_MOSI_P[1]}]
set_property PACKAGE_PIN N21 [get_ports {IO_ENCODE_SPI_MOSI_P[1]}]

# # ACC SCLK <====== RF_Mod_in_fixed
set_property IOSTANDARD LVDS_25 [get_ports {IO_ACC_SPI_SCLK_P[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {IO_ACC_SPI_SCLK_N[1]}]
set_property PACKAGE_PIN W21 [get_ports {IO_ACC_SPI_SCLK_P[1]}]
set_property PACKAGE_PIN W22 [get_ports {IO_ACC_SPI_SCLK_N[1]}]

# # ACC MISO <====== RF_Mod_in_variable
set_property IOSTANDARD LVDS_25 [get_ports {IO_ACC_SPI_MISO_P[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {IO_ACC_SPI_MISO_N[1]}]
set_property PACKAGE_PIN V29 [get_ports {IO_ACC_SPI_MISO_P[1]}]
set_property PACKAGE_PIN V30 [get_ports {IO_ACC_SPI_MISO_N[1]}]
#
#
#
# MCLK <====== MOSI
set_property IOSTANDARD LVCMOS25 [get_ports {IO_PMT_SPI_MCLK_P[2]}]
set_property PACKAGE_PIN M29 [get_ports {IO_PMT_SPI_MCLK_P[2]}]
# MOSI <====== CSN
set_property IOSTANDARD LVCMOS25 [get_ports {IO_PMT_SPI_MOSI_P[2]}]
set_property PACKAGE_PIN M24 [get_ports {IO_PMT_SPI_MOSI_P[2]}]
# SCLK <====== CLK
set_property IOSTANDARD LVDS_25 [get_ports {IO_PMT_SPI_SCLK_P[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {IO_PMT_SPI_SCLK_N[2]}]
set_property PACKAGE_PIN K28 [get_ports {IO_PMT_SPI_SCLK_P[2]}]
set_property PACKAGE_PIN K29 [get_ports {IO_PMT_SPI_SCLK_N[2]}]
# MISO <====== RF_FPS_TRIGGER
set_property IOSTANDARD LVDS_25 [get_ports {IO_PMT_SPI_MISO_P[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {IO_PMT_SPI_MISO_N[2]}]
set_property PACKAGE_PIN N25 [get_ports {IO_PMT_SPI_MISO_P[2]}]
set_property PACKAGE_PIN N26 [get_ports {IO_PMT_SPI_MISO_N[2]}]

# ENCODE MCLK <====== RF_SYNC
set_property IOSTANDARD LVCMOS25 [get_ports {IO_ENCODE_SPI_MCLK_P[2]}]
set_property PACKAGE_PIN V21 [get_ports {IO_ENCODE_SPI_MCLK_P[2]}]
# ENCODE MOSI <====== MISO
set_property IOSTANDARD LVCMOS25 [get_ports {IO_ENCODE_SPI_MOSI_P[2]}]
set_property PACKAGE_PIN AC29 [get_ports {IO_ENCODE_SPI_MOSI_P[2]}]

# # ACC SCLK <====== RF_Mod_in_fixed
set_property IOSTANDARD LVDS_25 [get_ports {IO_ACC_SPI_SCLK_P[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {IO_ACC_SPI_SCLK_N[2]}]
set_property PACKAGE_PIN M28 [get_ports {IO_ACC_SPI_SCLK_P[2]}]
set_property PACKAGE_PIN L28 [get_ports {IO_ACC_SPI_SCLK_N[2]}]
# # ACC MISO <====== RF_Mod_in_variable
set_property IOSTANDARD LVDS_25 [get_ports {IO_ACC_SPI_MISO_P[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {IO_ACC_SPI_MISO_N[2]}]
set_property PACKAGE_PIN K26 [get_ports {IO_ACC_SPI_MISO_P[2]}]
set_property PACKAGE_PIN J26 [get_ports {IO_ACC_SPI_MISO_N[2]}]
#
#
#
# MCLK <====== MOSI
set_property IOSTANDARD LVCMOS25 [get_ports {IO_PMT_SPI_MCLK_P[3]}]
set_property PACKAGE_PIN U24 [get_ports {IO_PMT_SPI_MCLK_P[3]}]
# MOSI <====== CSN
set_property IOSTANDARD LVCMOS25 [get_ports {IO_PMT_SPI_MOSI_P[3]}]
set_property PACKAGE_PIN W23 [get_ports {IO_PMT_SPI_MOSI_P[3]}]
# SCLK <====== CLK
set_property IOSTANDARD LVDS_25 [get_ports {IO_PMT_SPI_SCLK_P[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {IO_PMT_SPI_SCLK_N[3]}]
set_property PACKAGE_PIN AE28 [get_ports {IO_PMT_SPI_SCLK_P[3]}]
set_property PACKAGE_PIN AF28 [get_ports {IO_PMT_SPI_SCLK_N[3]}]
# MISO <====== RF_FPS_TRIGGER
set_property IOSTANDARD LVDS_25 [get_ports {IO_PMT_SPI_MISO_P[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {IO_PMT_SPI_MISO_N[3]}]
set_property PACKAGE_PIN AK29 [get_ports {IO_PMT_SPI_MISO_P[3]}]
set_property PACKAGE_PIN AK30 [get_ports {IO_PMT_SPI_MISO_N[3]}]

# ENCODE MCLK <====== RF_SYNC
set_property IOSTANDARD LVCMOS25 [get_ports {IO_ENCODE_SPI_MCLK_P[3]}]
set_property PACKAGE_PIN W27 [get_ports {IO_ENCODE_SPI_MCLK_P[3]}]
# ENCODE MOSI <======> MISO
set_property IOSTANDARD LVCMOS25 [get_ports {IO_ENCODE_SPI_MOSI_P[3]}]
set_property PACKAGE_PIN AE30 [get_ports {IO_ENCODE_SPI_MOSI_P[3]}]

# # ACC SCLK <====== RF_Mod_in_fixed
set_property IOSTANDARD LVDS_25 [get_ports {IO_ACC_SPI_SCLK_P[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {IO_ACC_SPI_SCLK_N[3]}]
set_property PACKAGE_PIN AC26 [get_ports {IO_ACC_SPI_SCLK_P[3]}]
set_property PACKAGE_PIN AD26 [get_ports {IO_ACC_SPI_SCLK_N[3]}]
# # ACC MISO <====== RF_Mod_in_variable
set_property IOSTANDARD LVDS_25 [get_ports {IO_ACC_SPI_MISO_P[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {IO_ACC_SPI_MISO_N[3]}]
set_property PACKAGE_PIN AB27 [get_ports {IO_ACC_SPI_MISO_P[3]}]
set_property PACKAGE_PIN AC27 [get_ports {IO_ACC_SPI_MISO_N[3]}]
#
#
#
# MCLK <====== MOSI
set_property IOSTANDARD LVCMOS25 [get_ports {IO_PMT_SPI_MCLK_P[4]}]
set_property PACKAGE_PIN L30 [get_ports {IO_PMT_SPI_MCLK_P[4]}]
# MOSI <====== CSN
set_property IOSTANDARD LVCMOS25 [get_ports {IO_PMT_SPI_MOSI_P[4]}]
set_property PACKAGE_PIN M22 [get_ports {IO_PMT_SPI_MOSI_P[4]}]
# SCLK <====== CLK
set_property IOSTANDARD LVDS_25 [get_ports {IO_PMT_SPI_SCLK_P[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {IO_PMT_SPI_SCLK_N[4]}]
set_property PACKAGE_PIN P23 [get_ports {IO_PMT_SPI_SCLK_P[4]}]
set_property PACKAGE_PIN N24 [get_ports {IO_PMT_SPI_SCLK_N[4]}]
# MISO <====== RF_FPS_TRIGGER
set_property IOSTANDARD LVDS_25 [get_ports {IO_PMT_SPI_MISO_P[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {IO_PMT_SPI_MISO_N[4]}]
set_property PACKAGE_PIN L26 [get_ports {IO_PMT_SPI_MISO_P[4]}]
set_property PACKAGE_PIN L27 [get_ports {IO_PMT_SPI_MISO_N[4]}]

# ENCODE MCLK <====== RF_SYNC
set_property IOSTANDARD LVCMOS25 [get_ports {IO_ENCODE_SPI_MCLK_P[4]}]
set_property PACKAGE_PIN U22 [get_ports {IO_ENCODE_SPI_MCLK_P[4]}]
# ENCODE MOSI <======> MISO
set_property IOSTANDARD LVCMOS25 [get_ports {IO_ENCODE_SPI_MOSI_P[4]}]
set_property PACKAGE_PIN L25 [get_ports {IO_ENCODE_SPI_MOSI_P[4]}]

# # ACC SCLK <====== RF_Mod_in_fixed
set_property IOSTANDARD LVDS_25 [get_ports {IO_ACC_SPI_SCLK_P[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {IO_ACC_SPI_SCLK_N[4]}]
set_property PACKAGE_PIN N19 [get_ports {IO_ACC_SPI_SCLK_P[4]}]
set_property PACKAGE_PIN N20 [get_ports {IO_ACC_SPI_SCLK_N[4]}]
# # ACC MISO <====== RF_Mod_in_variable
set_property IOSTANDARD LVDS_25 [get_ports {IO_ACC_SPI_MISO_P[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {IO_ACC_SPI_MISO_N[4]}]
set_property PACKAGE_PIN P21 [get_ports {IO_ACC_SPI_MISO_P[4]}]
set_property PACKAGE_PIN P22 [get_ports {IO_ACC_SPI_MISO_N[4]}]
#
#
#
#set_property IOSTANDARD LVCMOS25 [get_ports RF_Mod_in_variable_LS]
#set_property PACKAGE_PIN K30 [get_ports RF_Mod_in_variable_LS]
set_property IOSTANDARD LVCMOS25 [get_ports RF_Enable_LS]
set_property PACKAGE_PIN K25 [get_ports RF_Enable_LS]
#set_property IOSTANDARD LVCMOS25 [get_ports RF_fault_LS]
#set_property PACKAGE_PIN M30 [get_ports RF_fault_LS]
#set_property IOSTANDARD LVCMOS25 [get_ports RF_ready_LS]
#set_property PACKAGE_PIN M27 [get_ports RF_ready_LS]
set_property IOSTANDARD LVCMOS25 [get_ports RF_emission_LS]
set_property PACKAGE_PIN N30 [get_ports RF_emission_LS]
#set_property IOSTANDARD LVCMOS25 [get_ports RF_SYNC_LS]
#set_property PACKAGE_PIN N22 [get_ports RF_SYNC_LS]
set_property IOSTANDARD LVCMOS33 [get_ports UART_TX]
set_property PACKAGE_PIN F26 [get_ports UART_TX]
set_property IOSTANDARD LVCMOS33 [get_ports UART_RX]
set_property PACKAGE_PIN E26 [get_ports UART_RX]
#
set_property IOSTANDARD LVCMOS33 [get_ports AD5445_R_Wn]
set_property PACKAGE_PIN L18 [get_ports AD5445_R_Wn]
set_property IOSTANDARD LVCMOS33 [get_ports AD5445_CSn]
set_property PACKAGE_PIN K19 [get_ports AD5445_CSn]
set_property IOSTANDARD LVCMOS33 [get_ports {AD5445_DB[0]}]
set_property PACKAGE_PIN K20 [get_ports {AD5445_DB[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {AD5445_DB[1]}]
set_property PACKAGE_PIN H21 [get_ports {AD5445_DB[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {AD5445_DB[2]}]
set_property PACKAGE_PIN H22 [get_ports {AD5445_DB[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {AD5445_DB[3]}]
set_property PACKAGE_PIN D21 [get_ports {AD5445_DB[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {AD5445_DB[4]}]
set_property PACKAGE_PIN C21 [get_ports {AD5445_DB[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {AD5445_DB[5]}]
set_property PACKAGE_PIN G22 [get_ports {AD5445_DB[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {AD5445_DB[6]}]
set_property PACKAGE_PIN F22 [get_ports {AD5445_DB[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {AD5445_DB[7]}]
set_property PACKAGE_PIN D22 [get_ports {AD5445_DB[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {AD5445_DB[8]}]
set_property PACKAGE_PIN C22 [get_ports {AD5445_DB[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {AD5445_DB[9]}]
set_property PACKAGE_PIN F21 [get_ports {AD5445_DB[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {AD5445_DB[10]}]
set_property PACKAGE_PIN E21 [get_ports {AD5445_DB[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {AD5445_DB[11]}]
set_property PACKAGE_PIN F20 [get_ports {AD5445_DB[11]}]

set_property IOSTANDARD LVCMOS33 [get_ports MAX5216_CLK_LS]
set_property PACKAGE_PIN D24 [get_ports MAX5216_CLK_LS]
set_property IOSTANDARD LVCMOS33 [get_ports MAX5216_DIN_LS]
set_property PACKAGE_PIN E24 [get_ports MAX5216_DIN_LS]
set_property IOSTANDARD LVCMOS33 [get_ports MAX5216_CS_LS]
set_property PACKAGE_PIN A22 [get_ports MAX5216_CS_LS]
set_property IOSTANDARD LVCMOS33 [get_ports MAX5216_CLR_LS]
set_property PACKAGE_PIN C19 [get_ports MAX5216_CLR_LS]

set_property IOSTANDARD LVCMOS33 [get_ports AD7680_SCLK_LS]
set_property PACKAGE_PIN L17 [get_ports AD7680_SCLK_LS]
set_property IOSTANDARD LVCMOS33 [get_ports AD7680_CS_LS]
set_property PACKAGE_PIN J19 [get_ports AD7680_CS_LS]
set_property IOSTANDARD LVCMOS33 [get_ports AD7680_SDATA_LS]
set_property PACKAGE_PIN H19 [get_ports AD7680_SDATA_LS]

set_property IOSTANDARD LVCMOS33 [get_ports X_Encoder_A_IN_LS]
set_property PACKAGE_PIN A20 [get_ports X_Encoder_A_IN_LS]
set_property IOSTANDARD LVCMOS33 [get_ports X_Encoder_B_IN_LS]
set_property PACKAGE_PIN A21 [get_ports X_Encoder_B_IN_LS]
set_property IOSTANDARD LVCMOS33 [get_ports X_Encoder_Z_IN_LS]
set_property PACKAGE_PIN B18 [get_ports X_Encoder_Z_IN_LS]

set_property IOSTANDARD LVCMOS33 [get_ports W_Encoder_MA_IN_LS]
set_property PACKAGE_PIN C14 [get_ports W_Encoder_MA_IN_LS]
set_property IOSTANDARD LVCMOS33 [get_ports W_Encoder_SLO_IN_LS]
set_property PACKAGE_PIN B13 [get_ports W_Encoder_SLO_IN_LS]
#
#set_property IOSTANDARD LVCMOS33 [get_ports Z_Encoder_A_IN_LS]
#set_property PACKAGE_PIN A13 [get_ports Z_Encoder_A_IN_LS]
#set_property IOSTANDARD LVCMOS33 [get_ports Z_Encoder_B_IN_LS]
#set_property PACKAGE_PIN C15 [get_ports Z_Encoder_B_IN_LS]
#set_property IOSTANDARD LVCMOS33 [get_ports Z_Encoder_Z_IN_LS]
#set_property PACKAGE_PIN B15 [get_ports Z_Encoder_Z_IN_LS]
#
set_property IOSTANDARD LVCMOS33 [get_ports Fast_Shutter_in1]
set_property PACKAGE_PIN A25 [get_ports Fast_Shutter_in1]
set_property IOSTANDARD LVCMOS33 [get_ports Fast_Shutter_in2]
set_property PACKAGE_PIN A26 [get_ports Fast_Shutter_in2]
set_property IOSTANDARD LVCMOS33 [get_ports Fast_Shutter_in3]
set_property PACKAGE_PIN D27 [get_ports Fast_Shutter_in3]
set_property IOSTANDARD LVCMOS33 [get_ports Fast_Shutter_out1]
set_property PACKAGE_PIN C30 [get_ports Fast_Shutter_out1]
set_property IOSTANDARD LVCMOS33 [get_ports Fast_Shutter_out2]
set_property PACKAGE_PIN B30 [get_ports Fast_Shutter_out2]
set_property IOSTANDARD LVCMOS33 [get_ports Fast_Shutter_out3]
set_property PACKAGE_PIN A30 [get_ports Fast_Shutter_out3]
#
set_property IOSTANDARD LVCMOS33 [get_ports Safety_in1]
set_property PACKAGE_PIN D16 [get_ports Safety_in1]
#set_property IOSTANDARD LVCMOS33 [get_ports Safety_in2]
#set_property PACKAGE_PIN C16 [get_ports Safety_in2]
set_property IOSTANDARD LVCMOS33 [get_ports Safety_in3]
set_property PACKAGE_PIN G18 [get_ports Safety_in3]
#set_property IOSTANDARD LVCMOS33 [get_ports Safety_out1]
#set_property PACKAGE_PIN F18 [get_ports Safety_out1]
#set_property IOSTANDARD LVCMOS33 [get_ports Safety_out2]
#set_property PACKAGE_PIN C17 [get_ports Safety_out2]
#set_property IOSTANDARD LVCMOS33 [get_ports Safety_out3]
#set_property PACKAGE_PIN B17 [get_ports Safety_out3]

# set_property IOSTANDARD LVCMOS25 [get_ports EEPROM_CS_B]
# set_property PACKAGE_PIN J24 [get_ports EEPROM_CS_B]
# set_property IOSTANDARD LVCMOS25 [get_ports EEPROM_SO]
# set_property PACKAGE_PIN L22 [get_ports EEPROM_SO]
# set_property IOSTANDARD LVCMOS25 [get_ports EEPROM_SI]
# set_property PACKAGE_PIN L23 [get_ports EEPROM_SI]
# set_property IOSTANDARD LVCMOS25 [get_ports EEPROM_WP_B]
# set_property PACKAGE_PIN K23 [get_ports EEPROM_WP_B]
# set_property IOSTANDARD LVCMOS25 [get_ports EEPROM_SCK]
# set_property PACKAGE_PIN K24 [get_ports EEPROM_SCK]

# set_property IOSTANDARD LVCMOS25 [get_ports TMP75_IIC_SDA]
# set_property PACKAGE_PIN L21 [get_ports TMP75_IIC_SDA]
# set_property IOSTANDARD LVCMOS25 [get_ports TMP75_IIC_SCL]
# set_property PACKAGE_PIN K21 [get_ports TMP75_IIC_SCL]
# set_property IOSTANDARD LVCMOS25 [get_ports TMP75_ALERT]
# set_property PACKAGE_PIN J21 [get_ports TMP75_ALERT]

set_property IOSTANDARD LVCMOS25 [get_ports DDR_POWER_GOOD]
set_property PACKAGE_PIN J23 [get_ports DDR_POWER_GOOD]
set_property IOSTANDARD LVCMOS25 [get_ports VCC9V_PG]
set_property PACKAGE_PIN J22 [get_ports VCC9V_PG]
set_property IOSTANDARD LVCMOS25 [get_ports VCC3V3_PG]
set_property PACKAGE_PIN M20 [get_ports VCC3V3_PG]
set_property IOSTANDARD LVCMOS25 [get_ports MGTAVTT_PG]
set_property PACKAGE_PIN L20 [get_ports MGTAVTT_PG]
set_property IOSTANDARD LVCMOS25 [get_ports VCC1V5_MGT_PG]
set_property PACKAGE_PIN J29 [get_ports VCC1V5_MGT_PG]
set_property IOSTANDARD LVCMOS25 [get_ports VCC3V6_PG]
set_property PACKAGE_PIN H29 [get_ports VCC3V6_PG]
set_property IOSTANDARD LVCMOS25 [get_ports VCC3V3_C_PG]
set_property PACKAGE_PIN J27 [get_ports VCC3V3_C_PG]
set_property IOSTANDARD LVCMOS25 [get_ports VCC5V_PG]
set_property PACKAGE_PIN J28 [get_ports VCC5V_PG]

set_property IOSTANDARD LVCMOS25 [get_ports VCC3V3_DSP_SSD_EN]
set_property PACKAGE_PIN T27 [get_ports VCC3V3_DSP_SSD_EN]
set_property IOSTANDARD LVCMOS25 [get_ports VCC12V_FAN_EN]
set_property PACKAGE_PIN P19 [get_ports VCC12V_FAN_EN]

set_property SLEW FAST [get_ports {DDR3_A_D[0]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[0]}]
set_property PACKAGE_PIN AK6 [get_ports {DDR3_A_D[0]}]
set_property SLEW FAST [get_ports {DDR3_A_D[1]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[1]}]
set_property PACKAGE_PIN AG7 [get_ports {DDR3_A_D[1]}]
set_property SLEW FAST [get_ports {DDR3_A_D[2]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[2]}]
set_property PACKAGE_PIN AJ6 [get_ports {DDR3_A_D[2]}]
set_property SLEW FAST [get_ports {DDR3_A_D[3]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[3]}]
set_property PACKAGE_PIN AK8 [get_ports {DDR3_A_D[3]}]
set_property SLEW FAST [get_ports {DDR3_A_D[4]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[4]}]
set_property PACKAGE_PIN AK4 [get_ports {DDR3_A_D[4]}]
set_property SLEW FAST [get_ports {DDR3_A_D[5]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[5]}]
set_property PACKAGE_PIN AJ8 [get_ports {DDR3_A_D[5]}]
set_property SLEW FAST [get_ports {DDR3_A_D[6]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[6]}]
set_property PACKAGE_PIN AK5 [get_ports {DDR3_A_D[6]}]
set_property SLEW FAST [get_ports {DDR3_A_D[7]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[7]}]
set_property PACKAGE_PIN AF8 [get_ports {DDR3_A_D[7]}]
set_property SLEW FAST [get_ports {DDR3_A_D[8]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[8]}]
set_property PACKAGE_PIN AJ3 [get_ports {DDR3_A_D[8]}]
set_property SLEW FAST [get_ports {DDR3_A_D[9]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[9]}]
set_property PACKAGE_PIN AH2 [get_ports {DDR3_A_D[9]}]
set_property SLEW FAST [get_ports {DDR3_A_D[10]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[10]}]
set_property PACKAGE_PIN AH6 [get_ports {DDR3_A_D[10]}]
set_property SLEW FAST [get_ports {DDR3_A_D[11]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[11]}]
set_property PACKAGE_PIN AJ1 [get_ports {DDR3_A_D[11]}]
set_property SLEW FAST [get_ports {DDR3_A_D[12]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[12]}]
set_property PACKAGE_PIN AJ4 [get_ports {DDR3_A_D[12]}]
set_property SLEW FAST [get_ports {DDR3_A_D[13]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[13]}]
set_property PACKAGE_PIN AK1 [get_ports {DDR3_A_D[13]}]
set_property SLEW FAST [get_ports {DDR3_A_D[14]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[14]}]
set_property PACKAGE_PIN AH5 [get_ports {DDR3_A_D[14]}]
set_property SLEW FAST [get_ports {DDR3_A_D[15]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[15]}]
set_property PACKAGE_PIN AJ2 [get_ports {DDR3_A_D[15]}]
set_property SLEW FAST [get_ports {DDR3_A_D[16]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[16]}]
set_property PACKAGE_PIN AE4 [get_ports {DDR3_A_D[16]}]
set_property SLEW FAST [get_ports {DDR3_A_D[17]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[17]}]
set_property PACKAGE_PIN AE3 [get_ports {DDR3_A_D[17]}]
set_property SLEW FAST [get_ports {DDR3_A_D[18]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[18]}]
set_property PACKAGE_PIN AF5 [get_ports {DDR3_A_D[18]}]
set_property SLEW FAST [get_ports {DDR3_A_D[19]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[19]}]
set_property PACKAGE_PIN AF1 [get_ports {DDR3_A_D[19]}]
set_property SLEW FAST [get_ports {DDR3_A_D[20]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[20]}]
set_property PACKAGE_PIN AF6 [get_ports {DDR3_A_D[20]}]
set_property SLEW FAST [get_ports {DDR3_A_D[21]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[21]}]
set_property PACKAGE_PIN AF2 [get_ports {DDR3_A_D[21]}]
set_property SLEW FAST [get_ports {DDR3_A_D[22]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[22]}]
set_property PACKAGE_PIN AE5 [get_ports {DDR3_A_D[22]}]
set_property SLEW FAST [get_ports {DDR3_A_D[23]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[23]}]
set_property PACKAGE_PIN AG5 [get_ports {DDR3_A_D[23]}]
set_property SLEW FAST [get_ports {DDR3_A_D[24]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[24]}]
set_property PACKAGE_PIN AD4 [get_ports {DDR3_A_D[24]}]
set_property SLEW FAST [get_ports {DDR3_A_D[25]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[25]}]
set_property PACKAGE_PIN AC4 [get_ports {DDR3_A_D[25]}]
set_property SLEW FAST [get_ports {DDR3_A_D[26]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[26]}]
set_property PACKAGE_PIN AE6 [get_ports {DDR3_A_D[26]}]
set_property SLEW FAST [get_ports {DDR3_A_D[27]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[27]}]
set_property PACKAGE_PIN AC7 [get_ports {DDR3_A_D[27]}]
set_property SLEW FAST [get_ports {DDR3_A_D[28]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[28]}]
set_property PACKAGE_PIN AD3 [get_ports {DDR3_A_D[28]}]
set_property SLEW FAST [get_ports {DDR3_A_D[29]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[29]}]
set_property PACKAGE_PIN AC5 [get_ports {DDR3_A_D[29]}]
set_property SLEW FAST [get_ports {DDR3_A_D[30]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[30]}]
set_property PACKAGE_PIN AD6 [get_ports {DDR3_A_D[30]}]
set_property SLEW FAST [get_ports {DDR3_A_D[31]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[31]}]
set_property PACKAGE_PIN AC2 [get_ports {DDR3_A_D[31]}]
set_property SLEW FAST [get_ports {DDR3_A_D[32]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[32]}]
set_property PACKAGE_PIN AG15 [get_ports {DDR3_A_D[32]}]
set_property SLEW FAST [get_ports {DDR3_A_D[33]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[33]}]
set_property PACKAGE_PIN AK16 [get_ports {DDR3_A_D[33]}]
set_property SLEW FAST [get_ports {DDR3_A_D[34]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[34]}]
set_property PACKAGE_PIN AH15 [get_ports {DDR3_A_D[34]}]
set_property SLEW FAST [get_ports {DDR3_A_D[35]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[35]}]
set_property PACKAGE_PIN AE16 [get_ports {DDR3_A_D[35]}]
set_property SLEW FAST [get_ports {DDR3_A_D[36]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[36]}]
set_property PACKAGE_PIN AG14 [get_ports {DDR3_A_D[36]}]
set_property SLEW FAST [get_ports {DDR3_A_D[37]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[37]}]
set_property PACKAGE_PIN AJ17 [get_ports {DDR3_A_D[37]}]
set_property SLEW FAST [get_ports {DDR3_A_D[38]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[38]}]
set_property PACKAGE_PIN AK15 [get_ports {DDR3_A_D[38]}]
set_property SLEW FAST [get_ports {DDR3_A_D[39]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[39]}]
set_property PACKAGE_PIN AH17 [get_ports {DDR3_A_D[39]}]
set_property SLEW FAST [get_ports {DDR3_A_D[40]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[40]}]
set_property PACKAGE_PIN AJ19 [get_ports {DDR3_A_D[40]}]
set_property SLEW FAST [get_ports {DDR3_A_D[41]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[41]}]
set_property PACKAGE_PIN AH19 [get_ports {DDR3_A_D[41]}]
set_property SLEW FAST [get_ports {DDR3_A_D[42]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[42]}]
set_property PACKAGE_PIN AD19 [get_ports {DDR3_A_D[42]}]
set_property SLEW FAST [get_ports {DDR3_A_D[43]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[43]}]
set_property PACKAGE_PIN AF17 [get_ports {DDR3_A_D[43]}]
set_property SLEW FAST [get_ports {DDR3_A_D[44]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[44]}]
set_property PACKAGE_PIN AK19 [get_ports {DDR3_A_D[44]}]
set_property SLEW FAST [get_ports {DDR3_A_D[45]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[45]}]
set_property PACKAGE_PIN AG18 [get_ports {DDR3_A_D[45]}]
set_property SLEW FAST [get_ports {DDR3_A_D[46]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[46]}]
set_property PACKAGE_PIN AE19 [get_ports {DDR3_A_D[46]}]
set_property SLEW FAST [get_ports {DDR3_A_D[47]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[47]}]
set_property PACKAGE_PIN AG19 [get_ports {DDR3_A_D[47]}]
set_property SLEW FAST [get_ports {DDR3_A_D[48]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[48]}]
set_property PACKAGE_PIN AB17 [get_ports {DDR3_A_D[48]}]
set_property SLEW FAST [get_ports {DDR3_A_D[49]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[49]}]
set_property PACKAGE_PIN AC17 [get_ports {DDR3_A_D[49]}]
set_property SLEW FAST [get_ports {DDR3_A_D[50]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[50]}]
set_property PACKAGE_PIN AB18 [get_ports {DDR3_A_D[50]}]
set_property SLEW FAST [get_ports {DDR3_A_D[51]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[51]}]
set_property PACKAGE_PIN AD17 [get_ports {DDR3_A_D[51]}]
set_property SLEW FAST [get_ports {DDR3_A_D[52]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[52]}]
set_property PACKAGE_PIN AA18 [get_ports {DDR3_A_D[52]}]
set_property SLEW FAST [get_ports {DDR3_A_D[53]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[53]}]
set_property PACKAGE_PIN AD18 [get_ports {DDR3_A_D[53]}]
set_property SLEW FAST [get_ports {DDR3_A_D[54]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[54]}]
set_property PACKAGE_PIN AB19 [get_ports {DDR3_A_D[54]}]
set_property SLEW FAST [get_ports {DDR3_A_D[55]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[55]}]
set_property PACKAGE_PIN AE18 [get_ports {DDR3_A_D[55]}]
set_property SLEW FAST [get_ports {DDR3_A_D[56]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[56]}]
set_property PACKAGE_PIN AD14 [get_ports {DDR3_A_D[56]}]
set_property SLEW FAST [get_ports {DDR3_A_D[57]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[57]}]
set_property PACKAGE_PIN AC14 [get_ports {DDR3_A_D[57]}]
set_property SLEW FAST [get_ports {DDR3_A_D[58]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[58]}]
set_property PACKAGE_PIN AA16 [get_ports {DDR3_A_D[58]}]
set_property SLEW FAST [get_ports {DDR3_A_D[59]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[59]}]
set_property PACKAGE_PIN AA15 [get_ports {DDR3_A_D[59]}]
set_property SLEW FAST [get_ports {DDR3_A_D[60]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[60]}]
set_property PACKAGE_PIN AE15 [get_ports {DDR3_A_D[60]}]
set_property SLEW FAST [get_ports {DDR3_A_D[61]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[61]}]
set_property PACKAGE_PIN Y16 [get_ports {DDR3_A_D[61]}]
set_property SLEW FAST [get_ports {DDR3_A_D[62]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[62]}]
set_property PACKAGE_PIN AA17 [get_ports {DDR3_A_D[62]}]
set_property SLEW FAST [get_ports {DDR3_A_D[63]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_D[63]}]
set_property PACKAGE_PIN AB15 [get_ports {DDR3_A_D[63]}]
set_property SLEW FAST [get_ports {DDR3_A_DQS_P[0]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_A_DQS_P[0]}]
set_property SLEW FAST [get_ports {DDR3_A_DQS_N[0]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_A_DQS_N[0]}]
set_property PACKAGE_PIN AH7 [get_ports {DDR3_A_DQS_P[0]}]
set_property PACKAGE_PIN AJ7 [get_ports {DDR3_A_DQS_N[0]}]
set_property SLEW FAST [get_ports {DDR3_A_DQS_P[1]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_A_DQS_P[1]}]
set_property SLEW FAST [get_ports {DDR3_A_DQS_N[1]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_A_DQS_N[1]}]
set_property PACKAGE_PIN AG2 [get_ports {DDR3_A_DQS_P[1]}]
set_property PACKAGE_PIN AH1 [get_ports {DDR3_A_DQS_N[1]}]
set_property SLEW FAST [get_ports {DDR3_A_DQS_P[2]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_A_DQS_P[2]}]
set_property SLEW FAST [get_ports {DDR3_A_DQS_N[2]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_A_DQS_N[2]}]
set_property PACKAGE_PIN AG4 [get_ports {DDR3_A_DQS_P[2]}]
set_property PACKAGE_PIN AG3 [get_ports {DDR3_A_DQS_N[2]}]
set_property SLEW FAST [get_ports {DDR3_A_DQS_P[3]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_A_DQS_P[3]}]
set_property SLEW FAST [get_ports {DDR3_A_DQS_N[3]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_A_DQS_N[3]}]
set_property PACKAGE_PIN AD2 [get_ports {DDR3_A_DQS_P[3]}]
set_property PACKAGE_PIN AD1 [get_ports {DDR3_A_DQS_N[3]}]
set_property SLEW FAST [get_ports {DDR3_A_DQS_P[4]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_A_DQS_P[4]}]
set_property SLEW FAST [get_ports {DDR3_A_DQS_N[4]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_A_DQS_N[4]}]
set_property PACKAGE_PIN AH16 [get_ports {DDR3_A_DQS_P[4]}]
set_property PACKAGE_PIN AJ16 [get_ports {DDR3_A_DQS_N[4]}]
set_property SLEW FAST [get_ports {DDR3_A_DQS_P[5]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_A_DQS_P[5]}]
set_property SLEW FAST [get_ports {DDR3_A_DQS_N[5]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_A_DQS_N[5]}]
set_property PACKAGE_PIN AJ18 [get_ports {DDR3_A_DQS_P[5]}]
set_property PACKAGE_PIN AK18 [get_ports {DDR3_A_DQS_N[5]}]
set_property SLEW FAST [get_ports {DDR3_A_DQS_P[6]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_A_DQS_P[6]}]
set_property SLEW FAST [get_ports {DDR3_A_DQS_N[6]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_A_DQS_N[6]}]
set_property PACKAGE_PIN Y19 [get_ports {DDR3_A_DQS_P[6]}]
set_property PACKAGE_PIN Y18 [get_ports {DDR3_A_DQS_N[6]}]
set_property SLEW FAST [get_ports {DDR3_A_DQS_P[7]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_A_DQS_P[7]}]
set_property SLEW FAST [get_ports {DDR3_A_DQS_N[7]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR3_A_DQS_N[7]}]
set_property PACKAGE_PIN AC16 [get_ports {DDR3_A_DQS_P[7]}]
set_property PACKAGE_PIN AC15 [get_ports {DDR3_A_DQS_N[7]}]
set_property SLEW FAST [get_ports {DDR3_A_DM[0]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_DM[0]}]
set_property PACKAGE_PIN AF7 [get_ports {DDR3_A_DM[0]}]
set_property SLEW FAST [get_ports {DDR3_A_DM[1]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_DM[1]}]
set_property PACKAGE_PIN AK3 [get_ports {DDR3_A_DM[1]}]
set_property SLEW FAST [get_ports {DDR3_A_DM[2]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_DM[2]}]
set_property PACKAGE_PIN AE1 [get_ports {DDR3_A_DM[2]}]
set_property SLEW FAST [get_ports {DDR3_A_DM[3]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_DM[3]}]
set_property PACKAGE_PIN AC1 [get_ports {DDR3_A_DM[3]}]
set_property SLEW FAST [get_ports {DDR3_A_DM[4]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_DM[4]}]
set_property PACKAGE_PIN AF15 [get_ports {DDR3_A_DM[4]}]
set_property SLEW FAST [get_ports {DDR3_A_DM[5]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_DM[5]}]
set_property PACKAGE_PIN AF18 [get_ports {DDR3_A_DM[5]}]
set_property SLEW FAST [get_ports {DDR3_A_DM[6]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_DM[6]}]
set_property PACKAGE_PIN AC19 [get_ports {DDR3_A_DM[6]}]
set_property SLEW FAST [get_ports {DDR3_A_DM[7]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_DM[7]}]
set_property PACKAGE_PIN Y15 [get_ports {DDR3_A_DM[7]}]
set_property SLEW FAST [get_ports {DDR3_A_ADD[0]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_ADD[0]}]
set_property PACKAGE_PIN AB9 [get_ports {DDR3_A_ADD[0]}]
set_property SLEW FAST [get_ports {DDR3_A_ADD[1]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_ADD[1]}]
set_property PACKAGE_PIN AA11 [get_ports {DDR3_A_ADD[1]}]
set_property SLEW FAST [get_ports {DDR3_A_ADD[2]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_ADD[2]}]
set_property PACKAGE_PIN AC10 [get_ports {DDR3_A_ADD[2]}]
set_property SLEW FAST [get_ports {DDR3_A_ADD[3]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_ADD[3]}]
set_property PACKAGE_PIN AC9 [get_ports {DDR3_A_ADD[3]}]
set_property SLEW FAST [get_ports {DDR3_A_ADD[4]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_ADD[4]}]
set_property PACKAGE_PIN AB12 [get_ports {DDR3_A_ADD[4]}]
set_property SLEW FAST [get_ports {DDR3_A_ADD[5]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_ADD[5]}]
set_property PACKAGE_PIN AA12 [get_ports {DDR3_A_ADD[5]}]
set_property SLEW FAST [get_ports {DDR3_A_ADD[6]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_ADD[6]}]
set_property PACKAGE_PIN AB10 [get_ports {DDR3_A_ADD[6]}]
set_property SLEW FAST [get_ports {DDR3_A_ADD[7]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_ADD[7]}]
set_property PACKAGE_PIN AA8 [get_ports {DDR3_A_ADD[7]}]
set_property SLEW FAST [get_ports {DDR3_A_ADD[8]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_ADD[8]}]
set_property PACKAGE_PIN Y11 [get_ports {DDR3_A_ADD[8]}]
set_property SLEW FAST [get_ports {DDR3_A_ADD[9]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_ADD[9]}]
set_property PACKAGE_PIN AA10 [get_ports {DDR3_A_ADD[9]}]
set_property SLEW FAST [get_ports {DDR3_A_ADD[10]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_ADD[10]}]
set_property PACKAGE_PIN AE9 [get_ports {DDR3_A_ADD[10]}]
set_property SLEW FAST [get_ports {DDR3_A_ADD[11]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_ADD[11]}]
set_property PACKAGE_PIN AB8 [get_ports {DDR3_A_ADD[11]}]
set_property SLEW FAST [get_ports {DDR3_A_ADD[12]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_ADD[12]}]
set_property PACKAGE_PIN AD8 [get_ports {DDR3_A_ADD[12]}]
set_property SLEW FAST [get_ports {DDR3_A_ADD[13]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_ADD[13]}]
set_property PACKAGE_PIN AA13 [get_ports {DDR3_A_ADD[13]}]
set_property SLEW FAST [get_ports {DDR3_A_ADD[14]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_ADD[14]}]
set_property PACKAGE_PIN Y10 [get_ports {DDR3_A_ADD[14]}]
set_property SLEW FAST [get_ports {DDR3_A_ADD[15]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_ADD[15]}]
set_property PACKAGE_PIN AE8 [get_ports {DDR3_A_ADD[15]}]
set_property SLEW FAST [get_ports {DDR3_A_BA[0]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_BA[0]}]
set_property PACKAGE_PIN AC12 [get_ports {DDR3_A_BA[0]}]
set_property SLEW FAST [get_ports {DDR3_A_BA[1]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_BA[1]}]
set_property PACKAGE_PIN AC11 [get_ports {DDR3_A_BA[1]}]
set_property SLEW FAST [get_ports {DDR3_A_BA[2]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR3_A_BA[2]}]
set_property PACKAGE_PIN AD9 [get_ports {DDR3_A_BA[2]}]
set_property SLEW FAST [get_ports DDR3_A_CKE]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_CKE]
set_property PACKAGE_PIN AE10 [get_ports DDR3_A_CKE]
set_property SLEW FAST [get_ports DDR3_A_WE_B]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_WE_B]
set_property PACKAGE_PIN AJ9 [get_ports DDR3_A_WE_B]
set_property SLEW FAST [get_ports DDR3_A_RAS_B]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_RAS_B]
set_property PACKAGE_PIN AK9 [get_ports DDR3_A_RAS_B]
set_property SLEW FAST [get_ports DDR3_A_CAS_B]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_CAS_B]
set_property PACKAGE_PIN AG9 [get_ports DDR3_A_CAS_B]
set_property SLEW FAST [get_ports DDR3_A_S0_B]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_S0_B]
set_property PACKAGE_PIN AH9 [get_ports DDR3_A_S0_B]
set_property SLEW FAST [get_ports DDR3_A_ODT]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_ODT]
set_property PACKAGE_PIN AK10 [get_ports DDR3_A_ODT]
set_property SLEW FAST [get_ports DDR3_A_RESET_B]
set_property IOSTANDARD SSTL15 [get_ports DDR3_A_RESET_B]
set_property PACKAGE_PIN AE13 [get_ports DDR3_A_RESET_B]
set_property SLEW FAST [get_ports DDR3_A_CLK0_P]
set_property IOSTANDARD DIFF_SSTL15 [get_ports DDR3_A_CLK0_P]
set_property SLEW FAST [get_ports DDR3_A_CLK0_N]
set_property IOSTANDARD DIFF_SSTL15 [get_ports DDR3_A_CLK0_N]
set_property PACKAGE_PIN AD12 [get_ports DDR3_A_CLK0_P]
set_property PACKAGE_PIN AD11 [get_ports DDR3_A_CLK0_N]

set_property IOSTANDARD LVCMOS33 [get_ports FAN_FG]
set_property PACKAGE_PIN B19 [get_ports FAN_FG]

set_property IOSTANDARD LVCMOS33 [get_ports AD5592_1_SPI_CS_B]
set_property PACKAGE_PIN G27 [get_ports AD5592_1_SPI_CS_B]
set_property IOSTANDARD LVCMOS33 [get_ports AD5592_1_SPI_CLK]
set_property PACKAGE_PIN F27 [get_ports AD5592_1_SPI_CLK]
set_property IOSTANDARD LVCMOS33 [get_ports AD5592_1_SPI_MOSI]
set_property PACKAGE_PIN G29 [get_ports AD5592_1_SPI_MOSI]
set_property IOSTANDARD LVCMOS33 [get_ports AD5592_1_SPI_MISO]
set_property PACKAGE_PIN F30 [get_ports AD5592_1_SPI_MISO]

set_property IOSTANDARD LVCMOS25 [get_ports DSP_SYSCLKOUT_FPGA]
set_property PACKAGE_PIN AG24 [get_ports DSP_SYSCLKOUT_FPGA]
set_property IOSTANDARD LVCMOS25 [get_ports DSP_MCBSP0_SLCLK]
set_property PACKAGE_PIN AK25 [get_ports DSP_MCBSP0_SLCLK]
set_property IOSTANDARD LVCMOS25 [get_ports DSP_MCBSP0_TXCLK]
set_property PACKAGE_PIN AJ24 [get_ports DSP_MCBSP0_TXCLK]
set_property IOSTANDARD LVCMOS25 [get_ports DSP_MCBSP0_FST]
set_property PACKAGE_PIN AF25 [get_ports DSP_MCBSP0_FST]
set_property IOSTANDARD LVCMOS25 [get_ports DSP_MCBSP0_TX]
set_property PACKAGE_PIN AK24 [get_ports DSP_MCBSP0_TX]
set_property IOSTANDARD LVCMOS25 [get_ports DSP_MCBSP0_RXCLK]
set_property PACKAGE_PIN AH24 [get_ports DSP_MCBSP0_RXCLK]
set_property IOSTANDARD LVCMOS25 [get_ports DSP_MCBSP0_FSR]
set_property PACKAGE_PIN AE25 [get_ports DSP_MCBSP0_FSR]
set_property IOSTANDARD LVCMOS25 [get_ports DSP_MCBSP0_RX]
set_property PACKAGE_PIN AK23 [get_ports DSP_MCBSP0_RX]
set_property IOSTANDARD LVCMOS25 [get_ports DSP_NMIZ]
set_property PACKAGE_PIN AH21 [get_ports DSP_NMIZ]
set_property IOSTANDARD LVCMOS25 [get_ports DSP_RESETSTAT_n]
set_property PACKAGE_PIN AJ21 [get_ports DSP_RESETSTAT_n]
set_property IOSTANDARD LVCMOS25 [get_ports DSP_RSTFULL]
set_property PACKAGE_PIN AK20 [get_ports DSP_RSTFULL]
set_property IOSTANDARD LVCMOS25 [get_ports DSP_RESETZ]
set_property PACKAGE_PIN AK21 [get_ports DSP_RESETZ]
set_property IOSTANDARD LVCMOS25 [get_ports DSP_SYS_NRESET]
set_property PACKAGE_PIN AE20 [get_ports DSP_SYS_NRESET]

set_property IOSTANDARD LVCMOS25 [get_ports FPGA_TO_SFPGA_RESERVE0]
set_property PACKAGE_PIN AJ27 [get_ports FPGA_TO_SFPGA_RESERVE0]
set_property IOSTANDARD LVCMOS25 [get_ports FPGA_TO_SFPGA_RESERVE1]
set_property PACKAGE_PIN AK28 [get_ports FPGA_TO_SFPGA_RESERVE1]
set_property IOSTANDARD LVCMOS25 [get_ports FPGA_TO_SFPGA_RESERVE2]
set_property PACKAGE_PIN AG27 [get_ports FPGA_TO_SFPGA_RESERVE2]
set_property IOSTANDARD LVCMOS25 [get_ports FPGA_TO_SFPGA_RESERVE3]
set_property PACKAGE_PIN AG28 [get_ports FPGA_TO_SFPGA_RESERVE3]
set_property IOSTANDARD LVCMOS25 [get_ports FPGA_TO_SFPGA_RESERVE4]
set_property PACKAGE_PIN AH26 [get_ports FPGA_TO_SFPGA_RESERVE4]
set_property IOSTANDARD LVCMOS25 [get_ports FPGA_TO_SFPGA_RESERVE5]
set_property PACKAGE_PIN AH27 [get_ports FPGA_TO_SFPGA_RESERVE5]
set_property IOSTANDARD LVCMOS25 [get_ports FPGA_TO_SFPGA_RESERVE6]
set_property PACKAGE_PIN AF26 [get_ports FPGA_TO_SFPGA_RESERVE6]
set_property IOSTANDARD LVCMOS25 [get_ports FPGA_TO_SFPGA_RESERVE7]
set_property PACKAGE_PIN AF27 [get_ports FPGA_TO_SFPGA_RESERVE7]
set_property IOSTANDARD LVCMOS25 [get_ports FPGA_TO_SFPGA_RESERVE8]
set_property PACKAGE_PIN AJ26 [get_ports FPGA_TO_SFPGA_RESERVE8]
set_property IOSTANDARD LVCMOS25 [get_ports FPGA_TO_SFPGA_RESERVE9]
set_property PACKAGE_PIN AK26 [get_ports FPGA_TO_SFPGA_RESERVE9]

#set_property IOSTANDARD LVCMOS33 [get_ports FPGA_RGMII_MDC]
#set_property PACKAGE_PIN B14 [get_ports FPGA_RGMII_MDC]
#set_property IOSTANDARD LVCMOS33 [get_ports FPGA_RGMII_MDIO]
#set_property PACKAGE_PIN A15 [get_ports FPGA_RGMII_MDIO]

set_property IOSTANDARD LVCMOS33 [get_ports FPGA_1_ETH_PWR_EN]
set_property PACKAGE_PIN D18 [get_ports FPGA_1_ETH_PWR_EN]
#set_property IOSTANDARD LVCMOS33 [get_ports FPGA_1_RGMII_TX_CLK]
#set_property PACKAGE_PIN C12 [get_ports FPGA_1_RGMII_TX_CLK]
#set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_1_RGMII_TXD[0]}]
#set_property PACKAGE_PIN E14 [get_ports {FPGA_1_RGMII_TXD[0]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_1_RGMII_TXD[1]}]
#set_property PACKAGE_PIN F15 [get_ports {FPGA_1_RGMII_TXD[1]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_1_RGMII_TXD[2]}]
#set_property PACKAGE_PIN C11 [get_ports {FPGA_1_RGMII_TXD[2]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_1_RGMII_TXD[3]}]
#set_property PACKAGE_PIN D11 [get_ports {FPGA_1_RGMII_TXD[3]}]
#set_property IOSTANDARD LVCMOS33 [get_ports FPGA_1_RGMII_TX_CTL]
#set_property PACKAGE_PIN A11 [get_ports FPGA_1_RGMII_TX_CTL]
#set_property IOSTANDARD LVCMOS33 [get_ports FPGA_1_RGMII_RX_CLK]
#set_property PACKAGE_PIN H14 [get_ports FPGA_1_RGMII_RX_CLK]
#set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_1_RGMII_RXD[0]}]
#set_property PACKAGE_PIN E15 [get_ports {FPGA_1_RGMII_RXD[0]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_1_RGMII_RXD[1]}]
#set_property PACKAGE_PIN A12 [get_ports {FPGA_1_RGMII_RXD[1]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_1_RGMII_RXD[2]}]
#set_property PACKAGE_PIN D14 [get_ports {FPGA_1_RGMII_RXD[2]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_1_RGMII_RXD[3]}]
#set_property PACKAGE_PIN B12 [get_ports {FPGA_1_RGMII_RXD[3]}]
#set_property IOSTANDARD LVCMOS33 [get_ports FPGA_1_RGMII_RX_CTL]
#set_property PACKAGE_PIN E16 [get_ports FPGA_1_RGMII_RX_CTL]
#set_property IOSTANDARD LVCMOS33 [get_ports FPGA_1_ETH_RESET_B]
#set_property PACKAGE_PIN E11 [get_ports FPGA_1_ETH_RESET_B]
#set_property IOSTANDARD LVCMOS33 [get_ports FPGA_1_ETH_INTB]
#set_property PACKAGE_PIN E19 [get_ports FPGA_1_ETH_INTB]

set_property IOSTANDARD LVCMOS33 [get_ports FPGA_2_ETH_PWR_EN]
set_property PACKAGE_PIN F11 [get_ports FPGA_2_ETH_PWR_EN]
#set_property IOSTANDARD LVCMOS33 [get_ports FPGA_2_RGMII_TX_CLK]
#set_property PACKAGE_PIN H15 [get_ports FPGA_2_RGMII_TX_CLK]
#set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_2_RGMII_TXD[0]}]
#set_property PACKAGE_PIN H11 [get_ports {FPGA_2_RGMII_TXD[0]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_2_RGMII_TXD[1]}]
#set_property PACKAGE_PIN D13 [get_ports {FPGA_2_RGMII_TXD[1]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_2_RGMII_TXD[2]}]
#set_property PACKAGE_PIN H12 [get_ports {FPGA_2_RGMII_TXD[2]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_2_RGMII_TXD[3]}]
#set_property PACKAGE_PIN G15 [get_ports {FPGA_2_RGMII_TXD[3]}]
#set_property IOSTANDARD LVCMOS33 [get_ports FPGA_2_RGMII_TX_CTL]
#set_property PACKAGE_PIN J16 [get_ports FPGA_2_RGMII_TX_CTL]
#set_property IOSTANDARD LVCMOS33 [get_ports FPGA_2_RGMII_RX_CLK]
#set_property PACKAGE_PIN G13 [get_ports FPGA_2_RGMII_RX_CLK]
#set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_2_RGMII_RXD[0]}]
#set_property PACKAGE_PIN E13 [get_ports {FPGA_2_RGMII_RXD[0]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_2_RGMII_RXD[1]}]
#set_property PACKAGE_PIN F13 [get_ports {FPGA_2_RGMII_RXD[1]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_2_RGMII_RXD[2]}]
#set_property PACKAGE_PIN F12 [get_ports {FPGA_2_RGMII_RXD[2]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_2_RGMII_RXD[3]}]
#set_property PACKAGE_PIN J12 [get_ports {FPGA_2_RGMII_RXD[3]}]
#set_property IOSTANDARD LVCMOS33 [get_ports FPGA_2_RGMII_RX_CTL]
#set_property PACKAGE_PIN G14 [get_ports FPGA_2_RGMII_RX_CTL]
#set_property IOSTANDARD LVCMOS33 [get_ports FPGA_2_ETH_RESET_B]
#set_property PACKAGE_PIN J11 [get_ports FPGA_2_ETH_RESET_B]
#set_property IOSTANDARD LVCMOS33 [get_ports FPGA_2_ETH_INTB]
#set_property PACKAGE_PIN H16 [get_ports FPGA_2_ETH_INTB]

set_property IOSTANDARD LVCMOS33 [get_ports FPGA_3_ETH_PWR_EN]
set_property PACKAGE_PIN D19 [get_ports FPGA_3_ETH_PWR_EN]
#set_property IOSTANDARD LVCMOS33 [get_ports FPGA_3_RGMII_TX_CLK]
#set_property PACKAGE_PIN G12 [get_ports FPGA_3_RGMII_TX_CLK]
#set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_3_RGMII_TXD[0]}]
#set_property PACKAGE_PIN K11 [get_ports {FPGA_3_RGMII_TXD[0]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_3_RGMII_TXD[1]}]
#set_property PACKAGE_PIN K15 [get_ports {FPGA_3_RGMII_TXD[1]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_3_RGMII_TXD[2]}]
#set_property PACKAGE_PIN L12 [get_ports {FPGA_3_RGMII_TXD[2]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_3_RGMII_TXD[3]}]
#set_property PACKAGE_PIN L16 [get_ports {FPGA_3_RGMII_TXD[3]}]
#set_property IOSTANDARD LVCMOS33 [get_ports FPGA_3_RGMII_TX_CTL]
#set_property PACKAGE_PIN K13 [get_ports FPGA_3_RGMII_TX_CTL]
#set_property IOSTANDARD LVCMOS33 [get_ports FPGA_3_RGMII_RX_CLK]
#set_property PACKAGE_PIN D12 [get_ports FPGA_3_RGMII_RX_CLK]
#set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_3_RGMII_RXD[0]}]
#set_property PACKAGE_PIN J14 [get_ports {FPGA_3_RGMII_RXD[0]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_3_RGMII_RXD[1]}]
#set_property PACKAGE_PIN J13 [get_ports {FPGA_3_RGMII_RXD[1]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_3_RGMII_RXD[2]}]
#set_property PACKAGE_PIN K14 [get_ports {FPGA_3_RGMII_RXD[2]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_3_RGMII_RXD[3]}]
#set_property PACKAGE_PIN L13 [get_ports {FPGA_3_RGMII_RXD[3]}]
#set_property IOSTANDARD LVCMOS33 [get_ports FPGA_3_RGMII_RX_CTL]
#set_property PACKAGE_PIN L15 [get_ports FPGA_3_RGMII_RX_CTL]
#set_property IOSTANDARD LVCMOS33 [get_ports FPGA_3_ETH_RESET_B]
#set_property PACKAGE_PIN L11 [get_ports FPGA_3_ETH_RESET_B]
#set_property IOSTANDARD LVCMOS33 [get_ports FPGA_3_ETH_INTB]
#set_property PACKAGE_PIN K16 [get_ports FPGA_3_ETH_INTB]

#set_property IOSTANDARD LVCMOS33 [get_ports FPGA_GPIO_CON1]
#set_property PACKAGE_PIN C27 [get_ports FPGA_GPIO_CON1]
#set_property IOSTANDARD LVCMOS33 [get_ports FPGA_GPIO_CON2]
#set_property PACKAGE_PIN G28 [get_ports FPGA_GPIO_CON2]
#set_property IOSTANDARD LVCMOS33 [get_ports FPGA_GPIO_CON3]
#set_property PACKAGE_PIN F28 [get_ports FPGA_GPIO_CON3]
#set_property IOSTANDARD LVCMOS33 [get_ports FPGA_GPIO_CON4]
#set_property PACKAGE_PIN G25 [get_ports FPGA_GPIO_CON4]
#set_property IOSTANDARD LVCMOS33 [get_ports FPGA_GPIO_CON5]
#set_property PACKAGE_PIN F16 [get_ports FPGA_GPIO_CON5]

#set_property IOSTANDARD LVCMOS33 [get_ports FPGA_GPIO_OUT1]
#set_property PACKAGE_PIN E20 [get_ports FPGA_GPIO_OUT1]
#set_property IOSTANDARD LVCMOS33 [get_ports FPGA_GPIO_OUT2]
#set_property PACKAGE_PIN D17 [get_ports FPGA_GPIO_OUT2]
#set_property IOSTANDARD LVCMOS33 [get_ports FPGA_GPIO_OUT3]
#set_property PACKAGE_PIN A18 [get_ports FPGA_GPIO_OUT3]
#set_property IOSTANDARD LVCMOS33 [get_ports FPGA_GPIO_OUT4]
#set_property PACKAGE_PIN B22 [get_ports FPGA_GPIO_OUT4]

#set_property IOSTANDARD LVCMOS33 [get_ports FPGA_TDI_SYNC_GPIO_OUT1]
#set_property PACKAGE_PIN B23 [get_ports FPGA_TDI_SYNC_GPIO_OUT1]
#set_property IOSTANDARD LVCMOS33 [get_ports FPGA_TDI_SYNC_GPIO_OUT2]
#set_property PACKAGE_PIN F25 [get_ports FPGA_TDI_SYNC_GPIO_OUT2]
#set_property IOSTANDARD LVCMOS33 [get_ports FPGA_TDI_SYNC_GPIO_OUT3]
#set_property PACKAGE_PIN B28 [get_ports FPGA_TDI_SYNC_GPIO_OUT3]
#set_property IOSTANDARD LVCMOS33 [get_ports FPGA_TDI_SYNC_GPIO_OUT4]
#set_property PACKAGE_PIN C25 [get_ports FPGA_TDI_SYNC_GPIO_OUT4]

#set_property IOSTANDARD LVCMOS33 [get_ports FPGA_TDI_1_GPIO_IN1]
#set_property PACKAGE_PIN E29 [get_ports FPGA_TDI_1_GPIO_IN1]
#set_property IOSTANDARD LVCMOS33 [get_ports FPGA_TDI_2_GPIO_IN1]
#set_property PACKAGE_PIN E30 [get_ports FPGA_TDI_2_GPIO_IN1]
#set_property IOSTANDARD LVCMOS33 [get_ports FPGA_TDI_3_GPIO_IN1]
#set_property PACKAGE_PIN H24 [get_ports FPGA_TDI_3_GPIO_IN1]
#set_property IOSTANDARD LVCMOS33 [get_ports FPGA_TDI_4_GPIO_IN1]
#set_property PACKAGE_PIN H25 [get_ports FPGA_TDI_4_GPIO_IN1]

#set_property IOSTANDARD LVCMOS25 [get_ports FPGA_TDI_1_GPIO_IN2]
#set_property PACKAGE_PIN R24 [get_ports FPGA_TDI_1_GPIO_IN2]
#set_property IOSTANDARD LVCMOS25 [get_ports FPGA_TDI_2_GPIO_IN2]
#set_property PACKAGE_PIN R30 [get_ports FPGA_TDI_2_GPIO_IN2]
#set_property IOSTANDARD LVCMOS25 [get_ports FPGA_TDI_3_GPIO_IN2]
#set_property PACKAGE_PIN T28 [get_ports FPGA_TDI_3_GPIO_IN2]
#set_property IOSTANDARD LVCMOS25 [get_ports FPGA_TDI_4_GPIO_IN2]
#set_property PACKAGE_PIN U30 [get_ports FPGA_TDI_4_GPIO_IN2]
#set_property IOSTANDARD LVCMOS33 [get_ports FPGA_TDI_1_GPIO_OUT]
#set_property PACKAGE_PIN H26 [get_ports FPGA_TDI_1_GPIO_OUT]
#set_property IOSTANDARD LVCMOS33 [get_ports FPGA_TDI_2_GPIO_OUT]
#set_property PACKAGE_PIN H27 [get_ports FPGA_TDI_2_GPIO_OUT]
#set_property IOSTANDARD LVCMOS33 [get_ports FPGA_TDI_3_GPIO_OUT]
#set_property PACKAGE_PIN H30 [get_ports FPGA_TDI_3_GPIO_OUT]
#set_property IOSTANDARD LVCMOS33 [get_ports FPGA_TDI_4_GPIO_OUT]
#set_property PACKAGE_PIN G30 [get_ports FPGA_TDI_4_GPIO_OUT]

set_property IOSTANDARD LVCMOS25 [get_ports TP102]
set_property PACKAGE_PIN AE26 [get_ports TP102]
set_property IOSTANDARD LVCMOS25 [get_ports TP103]
set_property PACKAGE_PIN AG20 [get_ports TP103]
set_property IOSTANDARD LVCMOS25 [get_ports TP104]
set_property PACKAGE_PIN AH20 [get_ports TP104]
set_property IOSTANDARD LVCMOS25 [get_ports TP105]
set_property PACKAGE_PIN Y20 [get_ports TP105]
set_property IOSTANDARD LVCMOS25 [get_ports TP106]
set_property PACKAGE_PIN Y25 [get_ports TP106]

set_property IOSTANDARD LVCMOS25 [get_ports TP110]
set_property PACKAGE_PIN R19 [get_ports TP110]
set_property IOSTANDARD LVCMOS25 [get_ports TP111]
set_property PACKAGE_PIN W19 [get_ports TP111]

set_property IOSTANDARD LVCMOS33 [get_ports TP117]
set_property PACKAGE_PIN E18 [get_ports TP117]
