C:/Users/User/Documents/GitHub/Work/Real_Time_Clock_Firmware/src/Baud_Rate_Generator.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/User/Documents/GitHub/Work/Real_Time_Clock_Firmware/src/Baud_Rate_Generator.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity Baud_Rate_Generator
-- Compiling architecture Arch_DUT of Baud_Rate_Generator

} {} {}} {C:/Users/User/Documents/GitHub/Work/Real_Time_Clock_Firmware/Testbench Files/test_bench_T.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/User/Documents/GitHub/Work/Real_Time_Clock_Firmware/Testbench Files/test_bench_T.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity test_bench_T
-- Compiling architecture Archtest_bench_T of test_bench_T

} {} {}} C:/Users/User/Documents/GitHub/Work/Real_Time_Clock_Firmware/src/Real_Time_Clock_Mux.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/User/Documents/GitHub/Work/Real_Time_Clock_Firmware/src/Real_Time_Clock_Mux.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package Version_Ascii
-- Compiling entity Real_Time_Clock_Mux
-- Compiling architecture Arch_DUT of Real_Time_Clock_Mux

} {} {}} C:/Users/User/Documents/GitHub/Work/APE_Test_System_FPGA_Firmware/scr/I2C_Driver.vhd {2 {vcom -work work -2002 -explicit -stats=none C:/Users/User/Documents/GitHub/Work/APE_Test_System_FPGA_Firmware/scr/I2C_Driver.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity I2C_Driver
-- Compiling architecture logic of I2C_Driver
** Warning: C:/Users/User/Documents/GitHub/Work/APE_Test_System_FPGA_Firmware/scr/I2C_Driver.vhd(72): (vcom-1937) Choice in CASE statement alternative must be locally static.
** Warning: C:/Users/User/Documents/GitHub/Work/APE_Test_System_FPGA_Firmware/scr/I2C_Driver.vhd(75): (vcom-1937) Choice in CASE statement alternative must be locally static.
** Warning: C:/Users/User/Documents/GitHub/Work/APE_Test_System_FPGA_Firmware/scr/I2C_Driver.vhd(78): (vcom-1937) Choice in CASE statement alternative must be locally static.

} {} {}} {C:/Users/User/Documents/GitHub/Work/Real_Time_Clock_Firmware/Testbench Files/Real_Time_Clock_Handler_Test_Bench.vhd} {0 {vcom -work work -2002 -explicit -stats=none {C:/Users/User/Documents/GitHub/Work/Real_Time_Clock_Firmware/Testbench Files/Real_Time_Clock_Handler_Test_Bench.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package NUMERIC_STD
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package txt_util
-- Loading package Version_Ascii
-- Loading package util
-- Compiling entity Real_Time_Clock_Handler_Test_Bench
-- Compiling architecture Archtest_bench of Real_Time_Clock_Handler_Test_Bench
-- Loading entity I2C_Driver
-- Loading entity Real_Time_Clock_I2C_Handler
-- Loading entity Real_Time_Clock_Mux
-- Loading entity Real_Time_Clock_Demux
-- Loading entity Baud_Rate_Generator
** Error: C:/Users/User/Documents/GitHub/Work/Real_Time_Clock_Firmware/Testbench Files/Real_Time_Clock_Handler_Test_Bench.vhd(1344): Enumeration literal "Read_State" is type I2C_Test_States; expecting type Real_Time_Counters_States.
** Note: C:/Users/User/Documents/GitHub/Work/Real_Time_Clock_Firmware/Testbench Files/Real_Time_Clock_Handler_Test_Bench.vhd(1526): VHDL Compiler exiting

} {19.0 20.0} {}} C:/Users/User/Documents/GitHub/Work/Real_Time_Clock_Firmware/src/Real_Time_Clock_Demux.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/User/Documents/GitHub/Work/Real_Time_Clock_Firmware/src/Real_Time_Clock_Demux.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package NUMERIC_STD
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package Version_Ascii
-- Compiling entity Real_Time_Clock_Demux
-- Compiling architecture Arch_DUT of Real_Time_Clock_Demux

} {} {}} C:/Users/User/Documents/GitHub/Work/APE_Test_System_FPGA_Firmware/scr/Version_Ascii.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/User/Documents/GitHub/Work/APE_Test_System_FPGA_Firmware/scr/Version_Ascii.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling package Version_Ascii

} {} {}} C:/Users/User/Documents/GitHub/Work/APE_Test_System_FPGA_Firmware/scr/myfifo8.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/User/Documents/GitHub/Work/APE_Test_System_FPGA_Firmware/scr/myfifo8.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity myfifo8
-- Compiling architecture SYN of myfifo8

} {} {}} C:/Users/User/Documents/GitHub/Work/APE_Test_System_FPGA_Firmware/scr/Real_Time_Clock_I2C_Handler.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/User/Documents/GitHub/Work/APE_Test_System_FPGA_Firmware/scr/Real_Time_Clock_I2C_Handler.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package NUMERIC_STD
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package Version_Ascii
-- Compiling entity Real_Time_Clock_I2C_Handler
-- Compiling architecture Arch_DUT of Real_Time_Clock_I2C_Handler

} {} {}} {C:/Users/User/Documents/GitHub/Work/Real_Time_Clock_Firmware/Testbench Files/txt_util.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/User/Documents/GitHub/Work/Real_Time_Clock_Firmware/Testbench Files/txt_util.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package txt_util
-- Compiling package body txt_util
-- Loading package txt_util

} {} {}}
