
5. Printing statistics.

=== add_sub27 ===

   Number of wires:                  7
   Number of wire bits:            139
   Number of public wires:           5
   Number of public wire bits:      83
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $add                            1
     $mux                            1
     $sub                            1

=== b_left_shifter ===

   Number of wires:                150
   Number of wire bits:            296
   Number of public wires:           3
   Number of public wire bits:     102
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                148
     $and                           48
     $dlatch                         1
     $eq                            48
     $logic_not                      1
     $not                           49
     $pmux                           1

=== b_left_shifter_new ===

   Number of wires:                174
   Number of wire bits:            344
   Number of public wires:           3
   Number of public wire bits:     118
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                172
     $and                           56
     $dlatch                         1
     $eq                            56
     $logic_not                      1
     $not                           57
     $pmux                           1

=== b_right_shifter ===

   Number of wires:                150
   Number of wire bits:            296
   Number of public wires:           3
   Number of public wire bits:     102
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                148
     $and                           48
     $dlatch                         1
     $eq                            48
     $logic_not                      1
     $not                           49
     $pmux                           1

=== b_right_shifter_new ===

   Number of wires:                 87
   Number of wire bits:            169
   Number of public wires:           3
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 85
     $and                           27
     $dlatch                         1
     $eq                            27
     $logic_not                      1
     $not                           28
     $pmux                           1

=== except ===

   Number of wires:                 61
   Number of wire bits:            179
   Number of public wires:          31
   Number of public wire bits:     149
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 52
     $and                           13
     $dff                           22
     $logic_not                      6
     $or                             3
     $reduce_and                     2
     $reduce_or                      6

=== fpu_add ===

   Number of wires:                103
   Number of wire bits:            654
   Number of public wires:          78
   Number of public wire bits:     599
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 61
     $and                            8
     $dff                           26
     $logic_not                      7
     $mux                            4
     $or                             9
     $reduce_and                     1
     $reduce_or                      2
     add_sub27                       1
     except                          1
     post_norm                       1
     pre_norm                        1

=== post_norm ===

   Number of wires:                458
   Number of wire bits:           1475
   Number of public wires:         133
   Number of public wire bits:     995
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                435
     $add                            8
     $and                          169
     $eq                            10
     $gt                             7
     $logic_not                     37
     $lt                             9
     $mux                           70
     $ne                             4
     $or                            83
     $pmux                           2
     $reduce_and                     5
     $reduce_or                     12
     $sub                           15
     b_left_shifter                  1
     b_left_shifter_new              1
     b_right_shifter                 1
     pri_encoder                     1

=== pre_norm ===

   Number of wires:                150
   Number of wire bits:            580
   Number of public wires:          52
   Number of public wire bits:     482
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                135
     $and                           13
     $dff                           11
     $eq                            38
     $gt                             3
     $logic_not                      8
     $lt                             1
     $mux                           15
     $not                            1
     $or                             6
     $pmux                           3
     $reduce_or                     32
     $sdff                           1
     $sub                            2
     b_right_shifter_new             1

=== pri_encoder ===

   Number of wires:               1371
   Number of wire bits:           1663
   Number of public wires:           3
   Number of public wire bits:      60
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1369
     $and                         1224
     $dlatch                         1
     $eq                            47
     $logic_not                      1
     $mux                           47
     $not                           49

=== design hierarchy ===

   fpu_add                           1
     add_sub27                       1
     except                          1
     post_norm                       1
       b_left_shifter                1
       b_left_shifter_new            1
       b_right_shifter               1
       pri_encoder                   1
     pre_norm                        1
       b_right_shifter_new           1

   Number of wires:               2711
   Number of wire bits:           5795
   Number of public wires:         314
   Number of public wire bits:    2749
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2599
     $add                            9
     $and                         1606
     $dff                           59
     $dlatch                         5
     $eq                           274
     $gt                            10
     $logic_not                     63
     $lt                            10
     $mux                          137
     $ne                             4
     $not                          233
     $or                           101
     $pmux                           9
     $reduce_and                     8
     $reduce_or                     52
     $sdff                           1
     $sub                           18

