
AVRASM ver. 2.1.30  C:\Users\Nikita\Desktop\MCU\i2c\List\i2c.asm Mon May 01 18:58:44 2017

                 
                 
                 ;CodeVisionAVR C Compiler V2.05.3 Standard
                 ;(C) Copyright 1998-2011 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type                : ATmega328P
                 ;Program type             : Application
                 ;Clock frequency          : 16,000000 MHz
                 ;Memory model             : Small
                 ;Optimize for             : Size
                 ;(s)printf features       : int, width
                 ;(s)scanf features        : int, width
                 ;External RAM size        : 0
                 ;Data Stack size          : 512 byte(s)
                 ;Heap size                : 0 byte(s)
                 ;Promote 'char' to 'int'  : Yes
                 ;'char' is unsigned       : Yes
                 ;8 bit enums              : Yes
                 ;Global 'const' stored in FLASH     : No
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions         : On
                 ;Smart register allocation          : On
                 ;Automatic register allocation      : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega328P
                 	#pragma AVRPART MEMORY PROG_FLASH 32768
                 	#pragma AVRPART MEMORY EEPROM 1024
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 2303
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU EECR=0x1F
                 	.EQU EEDR=0x20
                 	.EQU EEARL=0x21
                 	.EQU EEARH=0x22
                 	.EQU SPSR=0x2D
                 	.EQU SPDR=0x2E
                 	.EQU SMCR=0x33
                 	.EQU MCUSR=0x34
                 	.EQU MCUCR=0x35
                 	.EQU WDTCSR=0x60
                 	.EQU UCSR0A=0xC0
                 	.EQU UDR0=0xC6
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 	.EQU GPIOR0=0x1E
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0100
                 	.EQU __SRAM_END=0x08FF
                 	.EQU __DSTACK_SIZE=0x0200
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X+
                 	LD   R22,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;GPIOR0 INITIALIZATION VALUE
                 	.EQU __GPIOR0_INIT=0x00
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0039 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
00002a 940c 0000 	JMP  0x00
00002c 940c 0000 	JMP  0x00
00002e 940c 0000 	JMP  0x00
000030 940c 0126 	JMP  _twi_int_handler
000032 940c 0000 	JMP  0x00
                 
                 _0x2000003:
C:\Users\Nikita\Desktop\MCU\i2c\List\i2c.asm(1111): warning: .cseg .db misalignment - padding zero byte
000034 0007      	.DB  0x7
                 
                 __GLOBAL_INI_TBL:
000035 0001      	.DW  0x01
000036 0302      	.DW  _twi_result
000037 0068      	.DW  _0x2000003*2
                 
                 _0xFFFFFFFF:
000038 0000      	.DW  0
                 
                 __RESET:
000039 94f8      	CLI
00003a 27ee      	CLR  R30
00003b bbef      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00003c e0f1      	LDI  R31,1
00003d bff5      	OUT  MCUCR,R31
00003e bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
00003f e1f8      	LDI  R31,0x18
000040 95a8      	WDR
000041 b7a4      	IN   R26,MCUSR
000042 7fa7      	CBR  R26,8
000043 bfa4      	OUT  MCUSR,R26
000044 93f0 0060 	STS  WDTCSR,R31
000046 93e0 0060 	STS  WDTCSR,R30
                 
                 ;CLEAR R2-R14
000048 e08d      	LDI  R24,(14-2)+1
000049 e0a2      	LDI  R26,2
00004a 27bb      	CLR  R27
                 __CLEAR_REG:
00004b 93ed      	ST   X+,R30
00004c 958a      	DEC  R24
00004d f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
00004e e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
00004f e098      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000050 e0a0      	LDI  R26,LOW(__SRAM_START)
000051 e0b1      	LDI  R27,HIGH(__SRAM_START)
                 __CLEAR_SRAM:
000052 93ed      	ST   X+,R30
000053 9701      	SBIW R24,1
000054 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000055 e6ea      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000056 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000057 9185      	LPM  R24,Z+
000058 9195      	LPM  R25,Z+
000059 9700      	SBIW R24,0
00005a f061      	BREQ __GLOBAL_INI_END
00005b 91a5      	LPM  R26,Z+
00005c 91b5      	LPM  R27,Z+
00005d 9005      	LPM  R0,Z+
00005e 9015      	LPM  R1,Z+
00005f 01bf      	MOVW R22,R30
000060 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000061 9005      	LPM  R0,Z+
000062 920d      	ST   X+,R0
000063 9701      	SBIW R24,1
000064 f7e1      	BRNE __GLOBAL_INI_LOOP
000065 01fb      	MOVW R30,R22
000066 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;GPIOR0 INITIALIZATION
000067 e0e0      	LDI  R30,__GPIOR0_INIT
000068 bbee      	OUT  GPIOR0,R30
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000069 efef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
00006a bfed      	OUT  SPL,R30
00006b e0e8      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
00006c bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00006d e0c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
00006e e0d3      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
00006f 940c 0091 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x300
                 
                 	.CSEG
                 ;/*****************************************************
                 ;This program was produced by the
                 ;CodeWizardAVR V2.05.3 Standard
                 ;Automatic Program Generator
                 ;© Copyright 1998-2011 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 01.05.2017
                 ;Author  : Nikita
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega328P
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 16,000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 512
                 ;*****************************************************/
                 ;
                 ;#include <mega328p.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x01
                 	.EQU __sm_mask=0x0E
                 	.EQU __sm_adc_noise_red=0x02
                 	.EQU __sm_powerdown=0x04
                 	.EQU __sm_powersave=0x06
                 	.EQU __sm_standby=0x0C
                 	.EQU __sm_ext_standby=0x0E
                 	.SET power_ctrl_reg=smcr
                 	#endif
                 ;#include <delay.h>
                 ;
                 ;// TWI functions
                 ;#include <twi.h>
                 ;
                 ;// TWI Slave receive buffer
                 ;#define TWI_RX_BUFFER_SIZE 4
                 ;unsigned char twi_rx_buffer[TWI_RX_BUFFER_SIZE];
                 ;
                 ;// TWI Slave transmit buffer
                 ;#define TWI_TX_BUFFER_SIZE 4
                 ;unsigned char twi_tx_buffer[TWI_TX_BUFFER_SIZE];
                 ;
                 ;// TWI Slave receive handler
                 ;// This handler is called everytime a byte
                 ;// is received by the TWI slave
                 ;bool twi_rx_handler(bool rx_complete)
                 ; 0000 002A {
                 
                 	.CSEG
                 _twi_rx_handler:
                 ; 0000 002B if (twi_result==TWI_RES_OK)
000071 93aa      	ST   -Y,R26
                 ;	rx_complete -> Y+0
000072 91e0 0302 	LDS  R30,_twi_result
000074 30e0      	CPI  R30,0
000075 f441      	BRNE _0x3
                 ; 0000 002C    {
                 ; 0000 002D    // A data byte was received without error
                 ; 0000 002E    // and it was stored at twi_rx_buffer[twi_rx_index]
                 ; 0000 002F    // Place your code here to process the received byte
                 ; 0000 0030    // Note: processing must be VERY FAST, otherwise
                 ; 0000 0031    // it is better to process the received data when
                 ; 0000 0032    // all communication with the master has finished
                 ; 0000 0033     PORTD.4=twi_rx_buffer[0];
000076 91e0 0303 	LDS  R30,_twi_rx_buffer
000078 30e0      	CPI  R30,0
000079 f411      	BRNE _0x4
00007a 985c      	CBI  0xB,4
00007b c001      	RJMP _0x5
                 _0x4:
00007c 9a5c      	SBI  0xB,4
                 _0x5:
                 ; 0000 0034     //delay_ms(100);
                 ; 0000 0035    }
                 ; 0000 0036 else
00007d c001      	RJMP _0x6
                 _0x3:
                 ; 0000 0037    {
                 ; 0000 0038    // Receive error
                 ; 0000 0039    // Place your code here to process the error
                 ; 0000 003A 
                 ; 0000 003B    return false; // Stop further reception
00007e c00f      	RJMP _0x2040002
                 ; 0000 003C    }
                 _0x6:
                 ; 0000 003D 
                 ; 0000 003E // The TWI master has finished transmitting data?
                 ; 0000 003F if (rx_complete) return false; // Yes, no more bytes to receive
00007f 81e8      	LD   R30,Y
000080 30e0      	CPI  R30,0
000081 f461      	BRNE _0x2040002
                 ; 0000 0040 
                 ; 0000 0041 // Signal to the TWI master that the TWI slave
                 ; 0000 0042 // is ready to accept more data, as long as
                 ; 0000 0043 // there is enough space in the receive buffer
                 ; 0000 0044 return (twi_rx_index<sizeof(twi_rx_buffer));
000082 91a0 0301 	LDS  R26,_twi_rx_index
000084 e0e4      	LDI  R30,LOW(4)
000085 940e 02a2 	CALL __LTB12U
000087 c007      	RJMP _0x2040001
                 ; 0000 0045 }
                 ;
                 ;// TWI Slave transmission handler
                 ;// This handler is called for the first time when the
                 ;// transmission from the TWI slave to the master
                 ;// is about to begin, returning the number of bytes
                 ;// that need to be transmitted
                 ;// The second time the handler is called when the
                 ;// transmission has finished
                 ;// In this case it must return 0
                 ;unsigned char twi_tx_handler(bool tx_complete)
                 ; 0000 0050 {
                 _twi_tx_handler:
                 ; 0000 0051 if (tx_complete==false)
000088 93aa      	ST   -Y,R26
                 ;	tx_complete -> Y+0
000089 81e8      	LD   R30,Y
00008a 30e0      	CPI  R30,0
00008b f411      	BRNE _0x8
                 ; 0000 0052    {
                 ; 0000 0053    // Transmission from slave to master is about to start
                 ; 0000 0054    // Return the number of bytes to transmit
                 ; 0000 0055    return sizeof(twi_tx_buffer);
00008c e0e4      	LDI  R30,LOW(4)
00008d c001      	RJMP _0x2040001
                 ; 0000 0056    }
                 ; 0000 0057 
                 ; 0000 0058 // Transmission from slave to master has finished
                 ; 0000 0059 // Place code here to eventually process data from
                 ; 0000 005A // the twi_rx_buffer, if it wasn't yet processed
                 ; 0000 005B // in the twi_rx_handler
                 ; 0000 005C 
                 ; 0000 005D 
                 ; 0000 005E 
                 ; 0000 005F // No more bytes to send in this transaction
                 ; 0000 0060 return 0;
                 _0x8:
                 _0x2040002:
00008e e0e0      	LDI  R30,LOW(0)
                 _0x2040001:
00008f 9621      	ADIW R28,1
000090 9508      	RET
                 ; 0000 0061 }
                 ;
                 ;// Declare your global variables here
                 ;
                 ;void main(void)
                 ; 0000 0066 {
                 _main:
                 ; 0000 0067 // Declare your local variables here
                 ; 0000 0068 
                 ; 0000 0069 // Crystal Oscillator division factor: 1
                 ; 0000 006A #pragma optsize-
                 ; 0000 006B CLKPR=0x80;
000091 e8e0      	LDI  R30,LOW(128)
000092 93e0 0061 	STS  97,R30
                 ; 0000 006C CLKPR=0x00;
000094 e0e0      	LDI  R30,LOW(0)
000095 93e0 0061 	STS  97,R30
                 ; 0000 006D #ifdef _OPTIMIZE_SIZE_
                 ; 0000 006E #pragma optsize+
                 ; 0000 006F #endif
                 ; 0000 0070 
                 ; 0000 0071 // Input/Output Ports initialization
                 ; 0000 0072 // Port B initialization
                 ; 0000 0073 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0074 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0075 PORTB=0x00;
000097 b9e5      	OUT  0x5,R30
                 ; 0000 0076 DDRB=0x00;
000098 b9e4      	OUT  0x4,R30
                 ; 0000 0077 
                 ; 0000 0078 // Port C initialization
                 ; 0000 0079 // Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 007A // State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 007B PORTC=0x00;
000099 b9e8      	OUT  0x8,R30
                 ; 0000 007C DDRC=0x00;
00009a b9e7      	OUT  0x7,R30
                 ; 0000 007D 
                 ; 0000 007E // Port D initialization
                 ; 0000 007F // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0080 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0081 PORTD=0x00;
00009b b9eb      	OUT  0xB,R30
                 ; 0000 0082 DDRD=0x10;
00009c e1e0      	LDI  R30,LOW(16)
00009d b9ea      	OUT  0xA,R30
                 ; 0000 0083 
                 ; 0000 0084 // Timer/Counter 0 initialization
                 ; 0000 0085 // Clock source: System Clock
                 ; 0000 0086 // Clock value: Timer 0 Stopped
                 ; 0000 0087 // Mode: Normal top=0xFF
                 ; 0000 0088 // OC0A output: Disconnected
                 ; 0000 0089 // OC0B output: Disconnected
                 ; 0000 008A TCCR0A=0x00;
00009e e0e0      	LDI  R30,LOW(0)
00009f bde4      	OUT  0x24,R30
                 ; 0000 008B TCCR0B=0x00;
0000a0 bde5      	OUT  0x25,R30
                 ; 0000 008C TCNT0=0x00;
0000a1 bde6      	OUT  0x26,R30
                 ; 0000 008D OCR0A=0x00;
0000a2 bde7      	OUT  0x27,R30
                 ; 0000 008E OCR0B=0x00;
0000a3 bde8      	OUT  0x28,R30
                 ; 0000 008F 
                 ; 0000 0090 // Timer/Counter 1 initialization
                 ; 0000 0091 // Clock source: System Clock
                 ; 0000 0092 // Clock value: Timer1 Stopped
                 ; 0000 0093 // Mode: Normal top=0xFFFF
                 ; 0000 0094 // OC1A output: Discon.
                 ; 0000 0095 // OC1B output: Discon.
                 ; 0000 0096 // Noise Canceler: Off
                 ; 0000 0097 // Input Capture on Falling Edge
                 ; 0000 0098 // Timer1 Overflow Interrupt: Off
                 ; 0000 0099 // Input Capture Interrupt: Off
                 ; 0000 009A // Compare A Match Interrupt: Off
                 ; 0000 009B // Compare B Match Interrupt: Off
                 ; 0000 009C TCCR1A=0x00;
0000a4 93e0 0080 	STS  128,R30
                 ; 0000 009D TCCR1B=0x00;
0000a6 93e0 0081 	STS  129,R30
                 ; 0000 009E TCNT1H=0x00;
0000a8 93e0 0085 	STS  133,R30
                 ; 0000 009F TCNT1L=0x00;
0000aa 93e0 0084 	STS  132,R30
                 ; 0000 00A0 ICR1H=0x00;
0000ac 93e0 0087 	STS  135,R30
                 ; 0000 00A1 ICR1L=0x00;
0000ae 93e0 0086 	STS  134,R30
                 ; 0000 00A2 OCR1AH=0x00;
0000b0 93e0 0089 	STS  137,R30
                 ; 0000 00A3 OCR1AL=0x00;
0000b2 93e0 0088 	STS  136,R30
                 ; 0000 00A4 OCR1BH=0x00;
0000b4 93e0 008b 	STS  139,R30
                 ; 0000 00A5 OCR1BL=0x00;
0000b6 93e0 008a 	STS  138,R30
                 ; 0000 00A6 
                 ; 0000 00A7 // Timer/Counter 2 initialization
                 ; 0000 00A8 // Clock source: System Clock
                 ; 0000 00A9 // Clock value: Timer2 Stopped
                 ; 0000 00AA // Mode: Normal top=0xFF
                 ; 0000 00AB // OC2A output: Disconnected
                 ; 0000 00AC // OC2B output: Disconnected
                 ; 0000 00AD ASSR=0x00;
0000b8 93e0 00b6 	STS  182,R30
                 ; 0000 00AE TCCR2A=0x00;
0000ba 93e0 00b0 	STS  176,R30
                 ; 0000 00AF TCCR2B=0x00;
0000bc 93e0 00b1 	STS  177,R30
                 ; 0000 00B0 TCNT2=0x00;
0000be 93e0 00b2 	STS  178,R30
                 ; 0000 00B1 OCR2A=0x00;
0000c0 93e0 00b3 	STS  179,R30
                 ; 0000 00B2 OCR2B=0x00;
0000c2 93e0 00b4 	STS  180,R30
                 ; 0000 00B3 
                 ; 0000 00B4 // External Interrupt(s) initialization
                 ; 0000 00B5 // INT0: Off
                 ; 0000 00B6 // INT1: Off
                 ; 0000 00B7 // Interrupt on any change on pins PCINT0-7: Off
                 ; 0000 00B8 // Interrupt on any change on pins PCINT8-14: Off
                 ; 0000 00B9 // Interrupt on any change on pins PCINT16-23: Off
                 ; 0000 00BA EICRA=0x00;
0000c4 93e0 0069 	STS  105,R30
                 ; 0000 00BB EIMSK=0x00;
0000c6 bbed      	OUT  0x1D,R30
                 ; 0000 00BC PCICR=0x00;
0000c7 93e0 0068 	STS  104,R30
                 ; 0000 00BD 
                 ; 0000 00BE // Timer/Counter 0 Interrupt(s) initialization
                 ; 0000 00BF TIMSK0=0x00;
0000c9 93e0 006e 	STS  110,R30
                 ; 0000 00C0 
                 ; 0000 00C1 // Timer/Counter 1 Interrupt(s) initialization
                 ; 0000 00C2 TIMSK1=0x00;
0000cb 93e0 006f 	STS  111,R30
                 ; 0000 00C3 
                 ; 0000 00C4 // Timer/Counter 2 Interrupt(s) initialization
                 ; 0000 00C5 TIMSK2=0x00;
0000cd 93e0 0070 	STS  112,R30
                 ; 0000 00C6 
                 ; 0000 00C7 // USART initialization
                 ; 0000 00C8 // USART disabled
                 ; 0000 00C9 UCSR0B=0x00;
0000cf 93e0 00c1 	STS  193,R30
                 ; 0000 00CA 
                 ; 0000 00CB // Analog Comparator initialization
                 ; 0000 00CC // Analog Comparator: Off
                 ; 0000 00CD // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ; 0000 00CE ACSR=0x80;
0000d1 e8e0      	LDI  R30,LOW(128)
0000d2 bfe0      	OUT  0x30,R30
                 ; 0000 00CF ADCSRB=0x00;
0000d3 e0e0      	LDI  R30,LOW(0)
0000d4 93e0 007b 	STS  123,R30
                 ; 0000 00D0 DIDR1=0x00;
0000d6 93e0 007f 	STS  127,R30
                 ; 0000 00D1 
                 ; 0000 00D2 // ADC initialization
                 ; 0000 00D3 // ADC disabled
                 ; 0000 00D4 ADCSRA=0x00;
0000d8 93e0 007a 	STS  122,R30
                 ; 0000 00D5 
                 ; 0000 00D6 // SPI initialization
                 ; 0000 00D7 // SPI disabled
                 ; 0000 00D8 SPCR=0x00;
0000da bdec      	OUT  0x2C,R30
                 ; 0000 00D9 
                 ; 0000 00DA // TWI initialization
                 ; 0000 00DB // Mode: TWI Slave
                 ; 0000 00DC // Match Any Slave Address: Off
                 ; 0000 00DD // I2C Bus Slave Address: 0x00
                 ; 0000 00DE twi_slave_init(false,0x00,twi_rx_buffer,sizeof(twi_rx_buffer),twi_tx_buffer,twi_rx_handler,twi_tx_handler);
0000db 93ea      	ST   -Y,R30
0000dc 93ea      	ST   -Y,R30
0000dd e0e3      	LDI  R30,LOW(_twi_rx_buffer)
0000de e0f3      	LDI  R31,HIGH(_twi_rx_buffer)
0000df 93fa      	ST   -Y,R31
0000e0 93ea      	ST   -Y,R30
0000e1 e0e4      	LDI  R30,LOW(4)
0000e2 93ea      	ST   -Y,R30
0000e3 e0e7      	LDI  R30,LOW(_twi_tx_buffer)
0000e4 e0f3      	LDI  R31,HIGH(_twi_tx_buffer)
0000e5 93fa      	ST   -Y,R31
0000e6 93ea      	ST   -Y,R30
0000e7 e7e1      	LDI  R30,LOW(_twi_rx_handler)
0000e8 e0f0      	LDI  R31,HIGH(_twi_rx_handler)
0000e9 93fa      	ST   -Y,R31
0000ea 93ea      	ST   -Y,R30
0000eb e8a8      	LDI  R26,LOW(_twi_tx_handler)
0000ec e0b0      	LDI  R27,HIGH(_twi_tx_handler)
0000ed d003      	RCALL _twi_slave_init
                 ; 0000 00DF 
                 ; 0000 00E0 // Global enable interrupts
                 ; 0000 00E1 #asm("sei")
0000ee 9478      	sei
                 ; 0000 00E2 
                 ; 0000 00E3 while (1)
                 _0x9:
                 ; 0000 00E4       {
                 ; 0000 00E5       // Place your code here
                 ; 0000 00E6           //PORTD.4=~PORTD.4;
                 ; 0000 00E7            //delay_ms(100);
                 ; 0000 00E8       }
0000ef cfff      	RJMP _0x9
                 ; 0000 00E9 }
                 _0xC:
0000f0 cfff      	RJMP _0xC
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 _twi_slave_init:
0000f1 93ba      	ST   -Y,R27
0000f2 93aa      	ST   -Y,R26
0000f3 9af1      	SBI  0x1E,1
0000f4 e0e7      	LDI  R30,LOW(7)
0000f5 93e0 0302 	STS  _twi_result,R30
0000f7 81ef      	LDD  R30,Y+7
0000f8 85f8      	LDD  R31,Y+7+1
0000f9 93e0 030f 	STS  _twi_rx_buffer_G100,R30
0000fb 93f0 0310 	STS  _twi_rx_buffer_G100+1,R31
0000fd 81ee      	LDD  R30,Y+6
0000fe 93e0 0312 	STS  _twi_rx_buffer_size_G100,R30
000100 81ec      	LDD  R30,Y+4
000101 81fd      	LDD  R31,Y+4+1
000102 93e0 030c 	STS  _twi_tx_buffer_G100,R30
000104 93f0 030d 	STS  _twi_tx_buffer_G100+1,R31
000106 81ea      	LDD  R30,Y+2
000107 81fb      	LDD  R31,Y+2+1
000108 93e0 0313 	STS  _twi_slave_rx_handler_G100,R30
00010a 93f0 0314 	STS  _twi_slave_rx_handler_G100+1,R31
00010c 81e8      	LD   R30,Y
00010d 81f9      	LDD  R31,Y+1
00010e 93e0 0315 	STS  _twi_slave_tx_handler_G100,R30
000110 93f0 0316 	STS  _twi_slave_tx_handler_G100+1,R31
000112 b1e8      	IN   R30,0x8
000113 63e0      	ORI  R30,LOW(0x30)
000114 b9e8      	OUT  0x8,R30
000115 85ea      	LDD  R30,Y+10
000116 30e0      	CPI  R30,0
000117 f011      	BREQ _0x200001E
000118 e0e1      	LDI  R30,LOW(1)
000119 c002      	RJMP _0x200007F
                 _0x200001E:
00011a 85e9      	LDD  R30,Y+9
00011b 0fee      	LSL  R30
                 _0x200007F:
00011c 93e0 00ba 	STS  186,R30
00011e 91e0 00bc 	LDS  R30,188
000120 78e0      	ANDI R30,LOW(0x80)
000121 64e5      	ORI  R30,LOW(0x45)
000122 93e0 00bc 	STS  188,R30
000124 962b      	ADIW R28,11
000125 9508      	RET
                 _twi_int_handler:
000126 920a      	ST   -Y,R0
000127 921a      	ST   -Y,R1
000128 92fa      	ST   -Y,R15
000129 936a      	ST   -Y,R22
00012a 937a      	ST   -Y,R23
00012b 938a      	ST   -Y,R24
00012c 939a      	ST   -Y,R25
00012d 93aa      	ST   -Y,R26
00012e 93ba      	ST   -Y,R27
00012f 93ea      	ST   -Y,R30
000130 93fa      	ST   -Y,R31
000131 b7ef      	IN   R30,SREG
000132 93ea      	ST   -Y,R30
000133 940e 02a7 	CALL __SAVELOCR6
000135 9110 0301 	LDS  R17,_twi_rx_index
000137 9100 0300 	LDS  R16,_twi_tx_index
000139 9130 030e 	LDS  R19,_bytes_to_tx_G100
00013b 9120 0302 	LDS  R18,_twi_result
00013d 2fe1      	MOV  R30,R17
00013e 91a0 030f 	LDS  R26,_twi_rx_buffer_G100
000140 91b0 0310 	LDS  R27,_twi_rx_buffer_G100+1
000142 e0f0      	LDI  R31,0
000143 0fea      	ADD  R30,R26
000144 1ffb      	ADC  R31,R27
000145 01af      	MOVW R20,R30
000146 91e0 00b9 	LDS  R30,185
000148 7fe8      	ANDI R30,LOW(0xF8)
000149 30e8      	CPI  R30,LOW(0x8)
00014a f411      	BRNE _0x2000023
00014b e020      	LDI  R18,LOW(0)
00014c c002      	RJMP _0x2000024
                 _0x2000023:
00014d 31e0      	CPI  R30,LOW(0x10)
00014e f419      	BRNE _0x2000025
                 _0x2000024:
00014f 91e0 030b 	LDS  R30,_slave_address_G100
000151 c010      	RJMP _0x2000080
                 _0x2000025:
000152 31e8      	CPI  R30,LOW(0x18)
000153 f011      	BREQ _0x2000029
000154 32e8      	CPI  R30,LOW(0x28)
000155 f541      	BRNE _0x200002A
                 _0x2000029:
000156 1703      	CP   R16,R19
000157 f498      	BRSH _0x200002B
000158 2fe0      	MOV  R30,R16
000159 5f0f      	SUBI R16,-1
00015a 91a0 030c 	LDS  R26,_twi_tx_buffer_G100
00015c 91b0 030d 	LDS  R27,_twi_tx_buffer_G100+1
00015e e0f0      	LDI  R31,0
00015f 0fae      	ADD  R26,R30
000160 1fbf      	ADC  R27,R31
000161 91ec      	LD   R30,X
                 _0x2000080:
000162 93e0 00bb 	STS  187,R30
000164 91e0 00bc 	LDS  R30,188
000166 70ef      	ANDI R30,LOW(0xF)
000167 68e0      	ORI  R30,0x80
000168 93e0 00bc 	STS  188,R30
00016a c012      	RJMP _0x200002C
                 _0x200002B:
00016b 91e0 0311 	LDS  R30,_bytes_to_rx_G100
00016d 171e      	CP   R17,R30
00016e f468      	BRSH _0x200002D
00016f 91e0 030b 	LDS  R30,_slave_address_G100
000171 60e1      	ORI  R30,1
000172 93e0 030b 	STS  _slave_address_G100,R30
000174 98f0      	CBI  0x1E,0
000175 91e0 00bc 	LDS  R30,188
000177 70ef      	ANDI R30,LOW(0xF)
000178 6ae0      	ORI  R30,LOW(0xA0)
000179 93e0 00bc 	STS  188,R30
00017b c10d      	RJMP _0x2000022
                 _0x200002D:
00017c c038      	RJMP _0x2000030
                 _0x200002C:
00017d c10b      	RJMP _0x2000022
                 _0x200002A:
00017e 35e0      	CPI  R30,LOW(0x50)
00017f f431      	BRNE _0x2000031
000180 91e0 00bb 	LDS  R30,187
000182 01da      	MOVW R26,R20
000183 93ec      	ST   X,R30
000184 5f1f      	SUBI R17,-LOW(1)
000185 c002      	RJMP _0x2000032
                 _0x2000031:
000186 34e0      	CPI  R30,LOW(0x40)
000187 f489      	BRNE _0x2000033
                 _0x2000032:
000188 91e0 0311 	LDS  R30,_bytes_to_rx_G100
00018a 50e1      	SUBI R30,LOW(1)
00018b 171e      	CP   R17,R30
00018c f028      	BRLO _0x2000034
00018d 91e0 00bc 	LDS  R30,188
00018f 70ef      	ANDI R30,LOW(0xF)
000190 68e0      	ORI  R30,0x80
000191 c004      	RJMP _0x2000081
                 _0x2000034:
000192 91e0 00bc 	LDS  R30,188
000194 70ef      	ANDI R30,LOW(0xF)
000195 6ce0      	ORI  R30,LOW(0xC0)
                 _0x2000081:
000196 93e0 00bc 	STS  188,R30
000198 c0f0      	RJMP _0x2000022
                 _0x2000033:
000199 35e8      	CPI  R30,LOW(0x58)
00019a f431      	BRNE _0x2000036
00019b 91e0 00bb 	LDS  R30,187
00019d 01da      	MOVW R26,R20
00019e 93ec      	ST   X,R30
00019f 5f1f      	SUBI R17,-LOW(1)
0001a0 c002      	RJMP _0x2000037
                 _0x2000036:
0001a1 32e0      	CPI  R30,LOW(0x20)
0001a2 f409      	BRNE _0x2000038
                 _0x2000037:
0001a3 c002      	RJMP _0x2000039
                 _0x2000038:
0001a4 33e0      	CPI  R30,LOW(0x30)
0001a5 f409      	BRNE _0x200003A
                 _0x2000039:
0001a6 c002      	RJMP _0x200003B
                 _0x200003A:
0001a7 34e8      	CPI  R30,LOW(0x48)
0001a8 f469      	BRNE _0x200003C
                 _0x200003B:
0001a9 3020      	CPI  R18,0
0001aa f451      	BRNE _0x200003D
0001ab 9bf0      	SBIS 0x1E,0
0001ac c003      	RJMP _0x200003E
0001ad 1703      	CP   R16,R19
0001ae f028      	BRLO _0x2000040
0001af c005      	RJMP _0x2000041
                 _0x200003E:
0001b0 91e0 0311 	LDS  R30,_bytes_to_rx_G100
0001b2 171e      	CP   R17,R30
0001b3 f408      	BRSH _0x2000042
                 _0x2000040:
0001b4 e024      	LDI  R18,LOW(4)
                 _0x2000042:
                 _0x2000041:
                 _0x200003D:
                 _0x2000030:
0001b5 c0cc      	RJMP _0x2000082
                 _0x200003C:
0001b6 33e8      	CPI  R30,LOW(0x38)
0001b7 f431      	BRNE _0x2000045
0001b8 e022      	LDI  R18,LOW(2)
0001b9 91e0 00bc 	LDS  R30,188
0001bb 70ef      	ANDI R30,LOW(0xF)
0001bc 68e0      	ORI  R30,0x80
0001bd c0c8      	RJMP _0x2000083
                 _0x2000045:
0001be 36e8      	CPI  R30,LOW(0x68)
0001bf f011      	BREQ _0x2000048
0001c0 37e8      	CPI  R30,LOW(0x78)
0001c1 f411      	BRNE _0x2000049
                 _0x2000048:
0001c2 e022      	LDI  R18,LOW(2)
0001c3 c005      	RJMP _0x200004A
                 _0x2000049:
0001c4 36e0      	CPI  R30,LOW(0x60)
0001c5 f011      	BREQ _0x200004D
0001c6 37e0      	CPI  R30,LOW(0x70)
0001c7 f4a1      	BRNE _0x200004E
                 _0x200004D:
0001c8 e020      	LDI  R18,LOW(0)
                 _0x200004A:
0001c9 e010      	LDI  R17,LOW(0)
0001ca 98f0      	CBI  0x1E,0
0001cb 91e0 0312 	LDS  R30,_twi_rx_buffer_size_G100
0001cd 30e0      	CPI  R30,0
0001ce f431      	BRNE _0x2000051
0001cf e021      	LDI  R18,LOW(1)
0001d0 91e0 00bc 	LDS  R30,188
0001d2 70ef      	ANDI R30,LOW(0xF)
0001d3 68e0      	ORI  R30,0x80
0001d4 c004      	RJMP _0x2000084
                 _0x2000051:
0001d5 91e0 00bc 	LDS  R30,188
0001d7 70ef      	ANDI R30,LOW(0xF)
0001d8 6ce0      	ORI  R30,LOW(0xC0)
                 _0x2000084:
0001d9 93e0 00bc 	STS  188,R30
0001db c0ad      	RJMP _0x2000022
                 _0x200004E:
0001dc 38e0      	CPI  R30,LOW(0x80)
0001dd f011      	BREQ _0x2000054
0001de 39e0      	CPI  R30,LOW(0x90)
0001df f539      	BRNE _0x2000055
                 _0x2000054:
0001e0 9bf0      	SBIS 0x1E,0
0001e1 c002      	RJMP _0x2000056
0001e2 e021      	LDI  R18,LOW(1)
0001e3 c09e      	RJMP _0x2000057
                 _0x2000056:
0001e4 91e0 00bb 	LDS  R30,187
0001e6 01da      	MOVW R26,R20
0001e7 93ec      	ST   X,R30
0001e8 5f1f      	SUBI R17,-LOW(1)
0001e9 91e0 0312 	LDS  R30,_twi_rx_buffer_size_G100
0001eb 171e      	CP   R17,R30
0001ec f4c0      	BRSH _0x2000058
0001ed 91e0 0313 	LDS  R30,_twi_slave_rx_handler_G100
0001ef 91f0 0314 	LDS  R31,_twi_slave_rx_handler_G100+1
0001f1 9730      	SBIW R30,0
0001f2 f411      	BRNE _0x2000059
0001f3 e026      	LDI  R18,LOW(6)
0001f4 c08d      	RJMP _0x2000057
                 _0x2000059:
0001f5 e0a0      	LDI  R26,LOW(0)
                +
0001f6 91e0 0313+LDS R30 , _twi_slave_rx_handler_G100 + ( 0 )
0001f8 91f0 0314+LDS R31 , _twi_slave_rx_handler_G100 + ( 0 ) + 1
0001fa 9509     +ICALL
                 	__CALL1MN _twi_slave_rx_handler_G100,0
0001fb 30e0      	CPI  R30,0
0001fc f039      	BREQ _0x200005A
0001fd 91e0 00bc 	LDS  R30,188
0001ff 70ef      	ANDI R30,LOW(0xF)
000200 6ce0      	ORI  R30,LOW(0xC0)
000201 93e0 00bc 	STS  188,R30
000203 c085      	RJMP _0x2000022
                 _0x200005A:
000204 c001      	RJMP _0x200005B
                 _0x2000058:
000205 9af0      	SBI  0x1E,0
                 _0x200005B:
000206 c002      	RJMP _0x200005E
                 _0x2000055:
000207 38e8      	CPI  R30,LOW(0x88)
000208 f409      	BRNE _0x200005F
                 _0x200005E:
000209 c002      	RJMP _0x2000060
                 _0x200005F:
00020a 39e8      	CPI  R30,LOW(0x98)
00020b f439      	BRNE _0x2000061
                 _0x2000060:
00020c 91e0 00bc 	LDS  R30,188
00020e 70ef      	ANDI R30,LOW(0xF)
00020f 68e0      	ORI  R30,0x80
000210 93e0 00bc 	STS  188,R30
000212 c076      	RJMP _0x2000022
                 _0x2000061:
000213 3ae0      	CPI  R30,LOW(0xA0)
000214 f4b1      	BRNE _0x2000062
000215 91e0 00bc 	LDS  R30,188
000217 70ef      	ANDI R30,LOW(0xF)
000218 6ce0      	ORI  R30,LOW(0xC0)
000219 93e0 00bc 	STS  188,R30
00021b 9af1      	SBI  0x1E,1
00021c 91e0 0313 	LDS  R30,_twi_slave_rx_handler_G100
00021e 91f0 0314 	LDS  R31,_twi_slave_rx_handler_G100+1
000220 9730      	SBIW R30,0
000221 f039      	BREQ _0x2000065
000222 e0a1      	LDI  R26,LOW(1)
                +
000223 91e0 0313+LDS R30 , _twi_slave_rx_handler_G100 + ( 0 )
000225 91f0 0314+LDS R31 , _twi_slave_rx_handler_G100 + ( 0 ) + 1
000227 9509     +ICALL
                 	__CALL1MN _twi_slave_rx_handler_G100,0
000228 c001      	RJMP _0x2000066
                 _0x2000065:
000229 e026      	LDI  R18,LOW(6)
                 _0x2000066:
00022a c05e      	RJMP _0x2000022
                 _0x2000062:
00022b 3be0      	CPI  R30,LOW(0xB0)
00022c f411      	BRNE _0x2000067
00022d e022      	LDI  R18,LOW(2)
00022e c002      	RJMP _0x2000068
                 _0x2000067:
00022f 3ae8      	CPI  R30,LOW(0xA8)
000230 f4b1      	BRNE _0x2000069
                 _0x2000068:
000231 91e0 0315 	LDS  R30,_twi_slave_tx_handler_G100
000233 91f0 0316 	LDS  R31,_twi_slave_tx_handler_G100+1
000235 9730      	SBIW R30,0
000236 f059      	BREQ _0x200006A
000237 e0a0      	LDI  R26,LOW(0)
                +
000238 91e0 0315+LDS R30 , _twi_slave_tx_handler_G100 + ( 0 )
00023a 91f0 0316+LDS R31 , _twi_slave_tx_handler_G100 + ( 0 ) + 1
00023c 9509     +ICALL
                 	__CALL1MN _twi_slave_tx_handler_G100,0
00023d 2f3e      	MOV  R19,R30
00023e 30e0      	CPI  R30,0
00023f f011      	BREQ _0x200006C
000240 e020      	LDI  R18,LOW(0)
000241 c002      	RJMP _0x200006D
                 _0x200006A:
                 _0x200006C:
000242 e026      	LDI  R18,LOW(6)
000243 c03e      	RJMP _0x2000057
                 _0x200006D:
000244 e000      	LDI  R16,LOW(0)
000245 98f0      	CBI  0x1E,0
000246 c002      	RJMP _0x2000070
                 _0x2000069:
000247 3be8      	CPI  R30,LOW(0xB8)
000248 f4f9      	BRNE _0x2000071
                 _0x2000070:
000249 9bf0      	SBIS 0x1E,0
00024a c002      	RJMP _0x2000072
00024b e021      	LDI  R18,LOW(1)
00024c c035      	RJMP _0x2000057
                 _0x2000072:
00024d 2fe0      	MOV  R30,R16
00024e 5f0f      	SUBI R16,-1
00024f 91a0 030c 	LDS  R26,_twi_tx_buffer_G100
000251 91b0 030d 	LDS  R27,_twi_tx_buffer_G100+1
000253 e0f0      	LDI  R31,0
000254 0fae      	ADD  R26,R30
000255 1fbf      	ADC  R27,R31
000256 91ec      	LD   R30,X
000257 93e0 00bb 	STS  187,R30
000259 1703      	CP   R16,R19
00025a f428      	BRSH _0x2000073
00025b 91e0 00bc 	LDS  R30,188
00025d 70ef      	ANDI R30,LOW(0xF)
00025e 6ce0      	ORI  R30,LOW(0xC0)
00025f c005      	RJMP _0x2000085
                 _0x2000073:
000260 9af0      	SBI  0x1E,0
000261 91e0 00bc 	LDS  R30,188
000263 70ef      	ANDI R30,LOW(0xF)
000264 68e0      	ORI  R30,0x80
                 _0x2000085:
000265 93e0 00bc 	STS  188,R30
000267 c021      	RJMP _0x2000022
                 _0x2000071:
000268 3ce0      	CPI  R30,LOW(0xC0)
000269 f011      	BREQ _0x2000078
00026a 3ce8      	CPI  R30,LOW(0xC8)
00026b f499      	BRNE _0x2000079
                 _0x2000078:
00026c 91e0 00bc 	LDS  R30,188
00026e 70ef      	ANDI R30,LOW(0xF)
00026f 6ce0      	ORI  R30,LOW(0xC0)
000270 93e0 00bc 	STS  188,R30
000272 91e0 0315 	LDS  R30,_twi_slave_tx_handler_G100
000274 91f0 0316 	LDS  R31,_twi_slave_tx_handler_G100+1
000276 9730      	SBIW R30,0
000277 f031      	BREQ _0x200007A
000278 e0a1      	LDI  R26,LOW(1)
                +
000279 91e0 0315+LDS R30 , _twi_slave_tx_handler_G100 + ( 0 )
00027b 91f0 0316+LDS R31 , _twi_slave_tx_handler_G100 + ( 0 ) + 1
00027d 9509     +ICALL
                 	__CALL1MN _twi_slave_tx_handler_G100,0
                 _0x200007A:
00027e c009      	RJMP _0x2000043
                 _0x2000079:
00027f 30e0      	CPI  R30,0
000280 f441      	BRNE _0x2000022
000281 e023      	LDI  R18,LOW(3)
                 _0x2000057:
                 _0x2000082:
000282 91e0 00bc 	LDS  R30,188
000284 70ef      	ANDI R30,LOW(0xF)
000285 6de0      	ORI  R30,LOW(0xD0)
                 _0x2000083:
000286 93e0 00bc 	STS  188,R30
                 _0x2000043:
000288 9af1      	SBI  0x1E,1
                 _0x2000022:
000289 9310 0301 	STS  _twi_rx_index,R17
00028b 9300 0300 	STS  _twi_tx_index,R16
00028d 9320 0302 	STS  _twi_result,R18
00028f 9330 030e 	STS  _bytes_to_tx_G100,R19
000291 940e 02ae 	CALL __LOADLOCR6
000293 9626      	ADIW R28,6
000294 91e9      	LD   R30,Y+
000295 bfef      	OUT  SREG,R30
000296 91f9      	LD   R31,Y+
000297 91e9      	LD   R30,Y+
000298 91b9      	LD   R27,Y+
000299 91a9      	LD   R26,Y+
00029a 9199      	LD   R25,Y+
00029b 9189      	LD   R24,Y+
00029c 9179      	LD   R23,Y+
00029d 9169      	LD   R22,Y+
00029e 90f9      	LD   R15,Y+
00029f 9019      	LD   R1,Y+
0002a0 9009      	LD   R0,Y+
0002a1 9518      	RETI
                 
                 	.CSEG
                 
                 	.DSEG
                 _twi_tx_index:
000300           	.BYTE 0x1
                 _twi_rx_index:
000301           	.BYTE 0x1
                 _twi_result:
000302           	.BYTE 0x1
                 _twi_rx_buffer:
000303           	.BYTE 0x4
                 _twi_tx_buffer:
000307           	.BYTE 0x4
                 _slave_address_G100:
00030b           	.BYTE 0x1
                 _twi_tx_buffer_G100:
00030c           	.BYTE 0x2
                 _bytes_to_tx_G100:
00030e           	.BYTE 0x1
                 _twi_rx_buffer_G100:
00030f           	.BYTE 0x2
                 _bytes_to_rx_G100:
000311           	.BYTE 0x1
                 _twi_rx_buffer_size_G100:
000312           	.BYTE 0x1
                 _twi_slave_rx_handler_G100:
000313           	.BYTE 0x2
                 _twi_slave_tx_handler_G100:
000315           	.BYTE 0x2
                 
                 	.CSEG
                 
                 	.CSEG
                 __LTB12U:
0002a2 17ae      	CP   R26,R30
0002a3 e0e1      	LDI  R30,1
0002a4 f008      	BRLO __LTB12U1
0002a5 27ee      	CLR  R30
                 __LTB12U1:
0002a6 9508      	RET
                 
                 __SAVELOCR6:
0002a7 935a      	ST   -Y,R21
                 __SAVELOCR5:
0002a8 934a      	ST   -Y,R20
                 __SAVELOCR4:
0002a9 933a      	ST   -Y,R19
                 __SAVELOCR3:
0002aa 932a      	ST   -Y,R18
                 __SAVELOCR2:
0002ab 931a      	ST   -Y,R17
0002ac 930a      	ST   -Y,R16
0002ad 9508      	RET
                 
                 __LOADLOCR6:
0002ae 815d      	LDD  R21,Y+5
                 __LOADLOCR5:
0002af 814c      	LDD  R20,Y+4
                 __LOADLOCR4:
0002b0 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
0002b1 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
0002b2 8119      	LDD  R17,Y+1
0002b3 8108      	LD   R16,Y
0002b4 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega328P register use summary:
r0 :   6 r1 :   3 r2 :   0 r3 :   0 r4 :   0 r5 :   0 r6 :   0 r7 :   0 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   2 
r16:  12 r17:  13 r18:  19 r19:   8 r20:   6 r21:   2 r22:   4 r23:   2 
r24:   9 r25:   4 r26:  27 r27:  13 r28:   4 r29:   1 r30: 245 r31:  35 
x  :   8 y  :  62 z  :   7 
Registers used: 22 out of 35 (62.9%)

ATmega328P instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   3 add   :   3 
adiw  :   3 and   :   0 andi  :  16 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :  12 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   3 
brlt  :   0 brmi  :   0 brne  :  31 brpl  :   0 brsh  :   5 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :   3 
cbi   :   4 cbr   :   1 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :   3 cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 
cp    :   8 cpc   :   0 cpi   :  35 cpse  :   0 dec   :   1 des   :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   4 ijmp  :   0 
in    :   3 inc   :   0 jmp   :  27 ld    :  18 ldd   :  15 ldi   :  59 
lds   :  55 lpm   :   7 lsl   :   1 lsr   :   0 mov   :   4 movw  :   7 
mul   :   0 muls  :   0 mulsu :   0 neg   :   0 nop   :   0 or    :   0 
ori   :  17 out   :  23 pop   :   0 push  :   0 rcall :   1 ret   :   5 
reti  :   1 rjmp  :  47 rol   :   0 ror   :   0 sbc   :   0 sbci  :   0 
sbi   :   6 sbic  :   0 sbis  :   3 sbiw  :   7 sbr   :   0 sbrc  :   0 
sbrs  :   0 sec   :   0 seh   :   0 sei   :   1 sen   :   0 ser   :   0 
ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  37 std   :   0 sts   :  58 sub   :   0 subi  :   6 swap  :   0 
tst   :   0 wdr   :   1 
Instructions used: 41 out of 116 (35.3%)

ATmega328P memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00056a   1376     10   1386   32768   4.2%
[.dseg] 0x000100 0x000317      0     23     23    2303   1.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 1 warnings
