// Seed: 3632496975
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  assign module_1.id_0 = 0;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [1  == "" : -1] id_6;
  ;
  wire [1 : 1] id_7;
endmodule
module module_1 (
    output logic id_0,
    input  tri   id_1,
    input  uwire id_2,
    input  uwire id_3,
    output wor   id_4
);
  assign id_0 = id_3;
  for (id_6 = id_1; id_1 == -1'b0; id_6++) always @(posedge id_6 == id_6 && -1) id_0 <= id_2;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  parameter id_7 = 1;
  always @(posedge 1 | -1) begin : LABEL_0
    $signed(41);
    ;
  end
endmodule
