// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "11/25/2024 17:49:23"

// 
// Device: Altera 10M50DAF484C6GES Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module DE10_LITE_Golden_Top (
	ADC_CLK_10,
	MAX10_CLK1_50,
	MAX10_CLK2_50,
	DRAM_ADDR,
	DRAM_BA,
	DRAM_CAS_N,
	DRAM_CKE,
	DRAM_CLK,
	DRAM_CS_N,
	DRAM_DQ,
	DRAM_LDQM,
	DRAM_RAS_N,
	DRAM_UDQM,
	DRAM_WE_N,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	KEY,
	LEDR,
	SW,
	VGA_B,
	VGA_G,
	VGA_HS,
	VGA_R,
	VGA_VS,
	GSENSOR_CS_N,
	GSENSOR_INT,
	GSENSOR_SCLK,
	GSENSOR_SDI,
	GSENSOR_SDO,
	ARDUINO_IO,
	ARDUINO_RESET_N,
	GPIO);
input 	ADC_CLK_10;
input 	MAX10_CLK1_50;
input 	MAX10_CLK2_50;
output 	[12:0] DRAM_ADDR;
output 	[1:0] DRAM_BA;
output 	DRAM_CAS_N;
output 	DRAM_CKE;
output 	DRAM_CLK;
output 	DRAM_CS_N;
output 	[15:0] DRAM_DQ;
output 	DRAM_LDQM;
output 	DRAM_RAS_N;
output 	DRAM_UDQM;
output 	DRAM_WE_N;
output 	[7:0] HEX0;
output 	[7:0] HEX1;
output 	[7:0] HEX2;
output 	[7:0] HEX3;
output 	[7:0] HEX4;
output 	[7:0] HEX5;
input 	[1:0] KEY;
output 	[9:0] LEDR;
input 	[9:0] SW;
output 	[3:0] VGA_B;
output 	[3:0] VGA_G;
output 	VGA_HS;
output 	[3:0] VGA_R;
output 	VGA_VS;
output 	GSENSOR_CS_N;
input 	[2:1] GSENSOR_INT;
output 	GSENSOR_SCLK;
output 	GSENSOR_SDI;
output 	GSENSOR_SDO;
output 	[15:0] ARDUINO_IO;
output 	ARDUINO_RESET_N;
output 	[35:0] GPIO;

// Design Ports Information
// ADC_CLK_10	=>  Location: PIN_N5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MAX10_CLK2_50	=>  Location: PIN_N14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DRAM_ADDR[0]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[1]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[2]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[3]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[4]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[5]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[6]	=>  Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[7]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[8]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[9]	=>  Location: PIN_P19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[10]	=>  Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[11]	=>  Location: PIN_P20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[12]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA[0]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA[1]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CAS_N	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CKE	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CLK	=>  Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CS_N	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_LDQM	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_RAS_N	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_UDQM	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_WE_N	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[7]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[7]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[7]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[0]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[1]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[2]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[7]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[7]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_N19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[7]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[0]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[2]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[3]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[4]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[5]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[6]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[7]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[8]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[9]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SW[0]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[1]	=>  Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[2]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[3]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[0]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[1]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[2]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[3]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_HS	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[0]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[1]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[2]	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[3]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_VS	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GSENSOR_CS_N	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GSENSOR_INT[1]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GSENSOR_INT[2]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GSENSOR_SCLK	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[0]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[2]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[5]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[6]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[7]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[8]	=>  Location: PIN_P21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[9]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[10]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[11]	=>  Location: PIN_H22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[12]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[13]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[14]	=>  Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[15]	=>  Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GSENSOR_SDI	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GSENSOR_SDO	=>  Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[0]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[1]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[2]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[3]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[4]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[5]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[6]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[7]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[8]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[9]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[10]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[11]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[12]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[13]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[14]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[15]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_RESET_N	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[0]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[1]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[2]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[3]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[4]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[5]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[6]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[7]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[8]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[9]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[10]	=>  Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[11]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[12]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[13]	=>  Location: PIN_W13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[14]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[15]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[16]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[17]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[18]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[19]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[20]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[21]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[22]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[23]	=>  Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[24]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[25]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[26]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[27]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[28]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[29]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[30]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[31]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[32]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[33]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[34]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[35]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// KEY[1]	=>  Location: PIN_A7,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// MAX10_CLK1_50	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_B8,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ADC_CLK_10~input_o ;
wire \MAX10_CLK2_50~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \GSENSOR_INT[1]~input_o ;
wire \GSENSOR_INT[2]~input_o ;
wire \DRAM_DQ[0]~input_o ;
wire \DRAM_DQ[1]~input_o ;
wire \DRAM_DQ[2]~input_o ;
wire \DRAM_DQ[3]~input_o ;
wire \DRAM_DQ[4]~input_o ;
wire \DRAM_DQ[5]~input_o ;
wire \DRAM_DQ[6]~input_o ;
wire \DRAM_DQ[7]~input_o ;
wire \DRAM_DQ[8]~input_o ;
wire \DRAM_DQ[9]~input_o ;
wire \DRAM_DQ[10]~input_o ;
wire \DRAM_DQ[11]~input_o ;
wire \DRAM_DQ[12]~input_o ;
wire \DRAM_DQ[13]~input_o ;
wire \DRAM_DQ[14]~input_o ;
wire \DRAM_DQ[15]~input_o ;
wire \GSENSOR_SDI~input_o ;
wire \GSENSOR_SDO~input_o ;
wire \ARDUINO_IO[0]~input_o ;
wire \ARDUINO_IO[1]~input_o ;
wire \ARDUINO_IO[2]~input_o ;
wire \ARDUINO_IO[3]~input_o ;
wire \ARDUINO_IO[4]~input_o ;
wire \ARDUINO_IO[5]~input_o ;
wire \ARDUINO_IO[6]~input_o ;
wire \ARDUINO_IO[7]~input_o ;
wire \ARDUINO_IO[8]~input_o ;
wire \ARDUINO_IO[9]~input_o ;
wire \ARDUINO_IO[10]~input_o ;
wire \ARDUINO_IO[11]~input_o ;
wire \ARDUINO_IO[12]~input_o ;
wire \ARDUINO_IO[13]~input_o ;
wire \ARDUINO_IO[14]~input_o ;
wire \ARDUINO_IO[15]~input_o ;
wire \ARDUINO_RESET_N~input_o ;
wire \GPIO[0]~input_o ;
wire \GPIO[1]~input_o ;
wire \GPIO[2]~input_o ;
wire \GPIO[3]~input_o ;
wire \GPIO[4]~input_o ;
wire \GPIO[5]~input_o ;
wire \GPIO[6]~input_o ;
wire \GPIO[7]~input_o ;
wire \GPIO[8]~input_o ;
wire \GPIO[9]~input_o ;
wire \GPIO[10]~input_o ;
wire \GPIO[11]~input_o ;
wire \GPIO[12]~input_o ;
wire \GPIO[13]~input_o ;
wire \GPIO[14]~input_o ;
wire \GPIO[15]~input_o ;
wire \GPIO[16]~input_o ;
wire \GPIO[17]~input_o ;
wire \GPIO[18]~input_o ;
wire \GPIO[19]~input_o ;
wire \GPIO[20]~input_o ;
wire \GPIO[21]~input_o ;
wire \GPIO[22]~input_o ;
wire \GPIO[23]~input_o ;
wire \GPIO[24]~input_o ;
wire \GPIO[25]~input_o ;
wire \GPIO[26]~input_o ;
wire \GPIO[27]~input_o ;
wire \GPIO[28]~input_o ;
wire \GPIO[29]~input_o ;
wire \GPIO[30]~input_o ;
wire \GPIO[31]~input_o ;
wire \GPIO[32]~input_o ;
wire \GPIO[33]~input_o ;
wire \GPIO[34]~input_o ;
wire \GPIO[35]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_TDO~~padout ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \~ALTERA_TDO~~obuf_o ;
wire \MAX10_CLK1_50~input_o ;
wire \MAX10_CLK1_50~inputclkctrl_outclk ;
wire \proj|getClocks|scoreClock|c[0]~29_combout ;
wire \proj|getClocks|scoreClock|c[9]~48 ;
wire \proj|getClocks|scoreClock|c[10]~49_combout ;
wire \proj|getClocks|scoreClock|c[10]~50 ;
wire \proj|getClocks|scoreClock|c[11]~51_combout ;
wire \proj|getClocks|scoreClock|c[11]~52 ;
wire \proj|getClocks|scoreClock|c[12]~53_combout ;
wire \proj|getClocks|scoreClock|c[12]~54 ;
wire \proj|getClocks|scoreClock|c[13]~55_combout ;
wire \proj|getClocks|scoreClock|c[13]~56 ;
wire \proj|getClocks|scoreClock|c[14]~57_combout ;
wire \proj|getClocks|scoreClock|c[14]~58 ;
wire \proj|getClocks|scoreClock|c[15]~59_combout ;
wire \proj|getClocks|scoreClock|c[15]~60 ;
wire \proj|getClocks|scoreClock|c[16]~61_combout ;
wire \proj|getClocks|scoreClock|c[16]~62 ;
wire \proj|getClocks|scoreClock|c[17]~63_combout ;
wire \proj|getClocks|scoreClock|c[17]~64 ;
wire \proj|getClocks|scoreClock|c[18]~65_combout ;
wire \proj|getClocks|scoreClock|c[18]~66 ;
wire \proj|getClocks|scoreClock|c[19]~67_combout ;
wire \proj|getClocks|scoreClock|c[19]~68 ;
wire \proj|getClocks|scoreClock|c[20]~69_combout ;
wire \proj|getClocks|scoreClock|c[20]~70 ;
wire \proj|getClocks|scoreClock|c[21]~71_combout ;
wire \proj|getClocks|scoreClock|c[21]~72 ;
wire \proj|getClocks|scoreClock|c[22]~73_combout ;
wire \proj|getClocks|scoreClock|c[22]~74 ;
wire \proj|getClocks|scoreClock|c[23]~75_combout ;
wire \proj|getClocks|scoreClock|c[23]~76 ;
wire \proj|getClocks|scoreClock|c[24]~77_combout ;
wire \proj|getClocks|scoreClock|c[24]~78 ;
wire \proj|getClocks|scoreClock|c[25]~79_combout ;
wire \proj|getClocks|scoreClock|c[25]~80 ;
wire \proj|getClocks|scoreClock|c[26]~81_combout ;
wire \proj|getClocks|scoreClock|c[26]~82 ;
wire \proj|getClocks|scoreClock|c[27]~83_combout ;
wire \proj|getClocks|scoreClock|c[27]~84 ;
wire \proj|getClocks|scoreClock|c[28]~85_combout ;
wire \proj|getClocks|scoreClock|LessThan0~12_combout ;
wire \proj|getClocks|scoreClock|LessThan0~9_combout ;
wire \proj|getClocks|scoreClock|LessThan0~10_combout ;
wire \proj|getClocks|scoreClock|LessThan0~11_combout ;
wire \proj|getClocks|scoreClock|LessThan0~14_combout ;
wire \proj|getClocks|scoreClock|c[0]~30 ;
wire \proj|getClocks|scoreClock|c[1]~31_combout ;
wire \proj|getClocks|scoreClock|c[1]~32 ;
wire \proj|getClocks|scoreClock|c[2]~33_combout ;
wire \proj|getClocks|scoreClock|c[2]~34 ;
wire \proj|getClocks|scoreClock|c[3]~35_combout ;
wire \proj|getClocks|scoreClock|c[3]~36 ;
wire \proj|getClocks|scoreClock|c[4]~37_combout ;
wire \proj|getClocks|scoreClock|c[4]~38 ;
wire \proj|getClocks|scoreClock|c[5]~39_combout ;
wire \proj|getClocks|scoreClock|c[5]~40 ;
wire \proj|getClocks|scoreClock|c[6]~41_combout ;
wire \proj|getClocks|scoreClock|c[6]~42 ;
wire \proj|getClocks|scoreClock|c[7]~43_combout ;
wire \proj|getClocks|scoreClock|c[7]~44 ;
wire \proj|getClocks|scoreClock|c[8]~45_combout ;
wire \proj|getClocks|scoreClock|c[8]~46 ;
wire \proj|getClocks|scoreClock|c[9]~47_combout ;
wire \proj|getClocks|scoreClock|LessThan0~7_combout ;
wire \proj|getClocks|scoreClock|LessThan0~5_combout ;
wire \proj|getClocks|scoreClock|LessThan0~6_combout ;
wire \proj|getClocks|scoreClock|LessThan0~4_combout ;
wire \proj|getClocks|scoreClock|LessThan0~8_combout ;
wire \proj|getClocks|scoreClock|LessThan0~13_combout ;
wire \proj|getClocks|scoreClock|clkOut10Hz~0_combout ;
wire \proj|getClocks|scoreClock|clkOut10Hz~feeder_combout ;
wire \proj|getClocks|scoreClock|clkOut10Hz~q ;
wire \proj|getClocks|scoreClock|clkOut10Hz~clkctrl_outclk ;
wire \KEY[1]~input_o ;
wire \proj|scoreCount|dig0|counter~0_combout ;
wire \proj|scoreCount|dig0|Add0~1_combout ;
wire \proj|scoreCount|dig0|counter~3_combout ;
wire \proj|scoreCount|dig0|Add0~0_combout ;
wire \proj|scoreCount|dig0|counter~2_combout ;
wire \proj|scoreCount|dig0|counter[3]~1_combout ;
wire \proj|scoreCount|dig0|counter~4_combout ;
wire \proj|displayHex|hexDis0|out[0]~0_combout ;
wire \proj|displayHex|hexDis0|out[1]~1_combout ;
wire \proj|displayHex|hexDis0|out[2]~2_combout ;
wire \proj|displayHex|hexDis0|out[3]~3_combout ;
wire \proj|displayHex|hexDis0|out[4]~4_combout ;
wire \proj|displayHex|hexDis0|out[5]~5_combout ;
wire \proj|displayHex|hexDis0|out[6]~6_combout ;
wire \proj|scoreCount|dig0|carry~0_combout ;
wire \proj|scoreCount|dig0|carry~feeder_combout ;
wire \proj|scoreCount|dig0|carry~q ;
wire \proj|scoreCount|dig0|carry~clkctrl_outclk ;
wire \proj|scoreCount|dig1|counter~0_combout ;
wire \proj|scoreCount|dig1|Add0~1_combout ;
wire \proj|scoreCount|dig1|counter~3_combout ;
wire \proj|scoreCount|dig1|Add0~0_combout ;
wire \proj|scoreCount|dig1|counter~2_combout ;
wire \proj|scoreCount|dig1|counter[0]~1_combout ;
wire \proj|scoreCount|dig1|counter~4_combout ;
wire \proj|displayHex|hexDis1|out[0]~0_combout ;
wire \proj|displayHex|hexDis1|out[1]~1_combout ;
wire \proj|displayHex|hexDis1|out[2]~2_combout ;
wire \proj|displayHex|hexDis1|out[3]~3_combout ;
wire \proj|displayHex|hexDis1|out[4]~4_combout ;
wire \proj|displayHex|hexDis1|out[5]~5_combout ;
wire \proj|displayHex|hexDis1|out[6]~6_combout ;
wire \proj|scoreCount|dig1|carry~0_combout ;
wire \proj|scoreCount|dig1|carry~feeder_combout ;
wire \proj|scoreCount|dig1|carry~q ;
wire \proj|scoreCount|dig1|carry~clkctrl_outclk ;
wire \proj|scoreCount|dig2|counter~0_combout ;
wire \proj|scoreCount|dig2|counter~3_combout ;
wire \proj|scoreCount|dig2|Add0~0_combout ;
wire \proj|scoreCount|dig2|counter~2_combout ;
wire \proj|scoreCount|dig2|counter[3]~1_combout ;
wire \proj|scoreCount|dig2|counter~4_combout ;
wire \proj|displayHex|hexDis2|out[0]~0_combout ;
wire \proj|displayHex|hexDis2|out[1]~1_combout ;
wire \proj|displayHex|hexDis2|out[2]~2_combout ;
wire \proj|displayHex|hexDis2|out[3]~3_combout ;
wire \proj|displayHex|hexDis2|out[4]~4_combout ;
wire \proj|displayHex|hexDis2|out[5]~5_combout ;
wire \proj|displayHex|hexDis2|out[6]~6_combout ;
wire \proj|scoreCount|dig2|carry~0_combout ;
wire \proj|scoreCount|dig2|carry~feeder_combout ;
wire \proj|scoreCount|dig2|carry~q ;
wire \proj|scoreCount|dig2|carry~clkctrl_outclk ;
wire \proj|scoreCount|dig3|counter~0_combout ;
wire \proj|scoreCount|dig3|Add0~0_combout ;
wire \proj|scoreCount|dig3|counter~2_combout ;
wire \proj|scoreCount|dig3|counter[3]~1_combout ;
wire \proj|scoreCount|dig3|counter~4_combout ;
wire \proj|scoreCount|dig3|counter~3_combout ;
wire \proj|displayHex|hexDis3|out[0]~0_combout ;
wire \proj|displayHex|hexDis3|out[1]~1_combout ;
wire \proj|displayHex|hexDis3|out[2]~2_combout ;
wire \proj|displayHex|hexDis3|out[3]~3_combout ;
wire \proj|displayHex|hexDis3|out[4]~4_combout ;
wire \proj|displayHex|hexDis3|out[5]~5_combout ;
wire \proj|displayHex|hexDis3|out[6]~6_combout ;
wire \proj|scoreCount|dig3|carry~0_combout ;
wire \proj|scoreCount|dig3|carry~feeder_combout ;
wire \proj|scoreCount|dig3|carry~q ;
wire \proj|scoreCount|dig3|carry~clkctrl_outclk ;
wire \proj|scoreCount|dig4|counter~0_combout ;
wire \proj|scoreCount|dig4|Add0~0_combout ;
wire \proj|scoreCount|dig4|counter~4_combout ;
wire \proj|scoreCount|dig4|counter~1_combout ;
wire \proj|scoreCount|dig4|counter~2_combout ;
wire \proj|scoreCount|dig4|counter[0]~3_combout ;
wire \proj|scoreCount|dig4|counter~5_combout ;
wire \proj|displayHex|hexDis4|out[0]~0_combout ;
wire \proj|displayHex|hexDis4|out[1]~1_combout ;
wire \proj|displayHex|hexDis4|out[2]~2_combout ;
wire \proj|displayHex|hexDis4|out[3]~3_combout ;
wire \proj|displayHex|hexDis4|out[4]~4_combout ;
wire \proj|displayHex|hexDis4|out[5]~5_combout ;
wire \proj|displayHex|hexDis4|out[6]~6_combout ;
wire \proj|scoreCount|dig4|carry~0_combout ;
wire \proj|scoreCount|dig4|carry~feeder_combout ;
wire \proj|scoreCount|dig4|carry~q ;
wire \proj|scoreCount|dig4|carry~clkctrl_outclk ;
wire \proj|scoreCount|dig5|counter~0_combout ;
wire \proj|scoreCount|dig5|Add0~0_combout ;
wire \proj|scoreCount|dig5|counter~4_combout ;
wire \proj|scoreCount|dig5|counter[3]~3_combout ;
wire \proj|scoreCount|dig5|counter~5_combout ;
wire \proj|scoreCount|dig5|counter~1_combout ;
wire \proj|scoreCount|dig5|counter~2_combout ;
wire \proj|displayHex|hexDis5|out[0]~0_combout ;
wire \proj|displayHex|hexDis5|out[1]~1_combout ;
wire \proj|displayHex|hexDis5|out[2]~2_combout ;
wire \proj|displayHex|hexDis5|out[3]~3_combout ;
wire \proj|displayHex|hexDis5|out[4]~4_combout ;
wire \proj|displayHex|hexDis5|out[5]~5_combout ;
wire \proj|displayHex|hexDis5|out[6]~6_combout ;
wire \proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_fbout ;
wire \proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \proj|VGA|yCounter[0]~10_combout ;
wire \proj|VGA|LessThan1~1_combout ;
wire \proj|VGA|yCounter[8]~27 ;
wire \proj|VGA|yCounter[9]~28_combout ;
wire \proj|VGA|xCounter[0]~10_combout ;
wire \proj|VGA|xCounter[1]~13 ;
wire \proj|VGA|xCounter[2]~14_combout ;
wire \proj|VGA|xCounter[2]~15 ;
wire \proj|VGA|xCounter[3]~16_combout ;
wire \proj|VGA|xCounter[3]~17 ;
wire \proj|VGA|xCounter[4]~18_combout ;
wire \proj|VGA|xCounter[4]~19 ;
wire \proj|VGA|xCounter[5]~20_combout ;
wire \proj|VGA|xCounter[5]~21 ;
wire \proj|VGA|xCounter[6]~22_combout ;
wire \proj|VGA|xCounter[6]~23 ;
wire \proj|VGA|xCounter[7]~24_combout ;
wire \proj|VGA|Equal0~0_combout ;
wire \proj|VGA|xCounter[7]~25 ;
wire \proj|VGA|xCounter[8]~26_combout ;
wire \proj|VGA|xCounter[8]~27 ;
wire \proj|VGA|xCounter[9]~28_combout ;
wire \proj|VGA|Equal0~2_combout ;
wire \proj|VGA|LessThan0~0_combout ;
wire \proj|VGA|xCounter[0]~11 ;
wire \proj|VGA|xCounter[1]~12_combout ;
wire \proj|VGA|Equal0~1_combout ;
wire \proj|VGA|Equal0~3_combout ;
wire \proj|VGA|LessThan1~0_combout ;
wire \proj|VGA|LessThan1~2_combout ;
wire \proj|VGA|yCounter[0]~11 ;
wire \proj|VGA|yCounter[1]~12_combout ;
wire \proj|VGA|yCounter[1]~13 ;
wire \proj|VGA|yCounter[2]~14_combout ;
wire \proj|VGA|yCounter[2]~15 ;
wire \proj|VGA|yCounter[3]~16_combout ;
wire \proj|VGA|yCounter[3]~17 ;
wire \proj|VGA|yCounter[4]~18_combout ;
wire \proj|VGA|yCounter[4]~19 ;
wire \proj|VGA|yCounter[5]~20_combout ;
wire \proj|VGA|yCounter[5]~21 ;
wire \proj|VGA|yCounter[6]~22_combout ;
wire \proj|VGA|yCounter[6]~23 ;
wire \proj|VGA|yCounter[7]~24_combout ;
wire \proj|VGA|yCounter[7]~25 ;
wire \proj|VGA|yCounter[8]~26_combout ;
wire \proj|VGA|y[0]~11 ;
wire \proj|VGA|y[1]~13 ;
wire \proj|VGA|y[2]~15 ;
wire \proj|VGA|y[3]~17 ;
wire \proj|VGA|y[4]~19 ;
wire \proj|VGA|y[5]~21 ;
wire \proj|VGA|y[6]~23 ;
wire \proj|VGA|y[7]~25 ;
wire \proj|VGA|y[8]~26_combout ;
wire \proj|VGA|always2~0_combout ;
wire \proj|VGA|LessThan4~0_combout ;
wire \proj|VGA|LessThan4~1_combout ;
wire \proj|VGA|always2~1_combout ;
wire \proj|VGA|y[7]~24_combout ;
wire \proj|VGA|y[6]~22_combout ;
wire \proj|spriteLoader|LessThan0~1_combout ;
wire \proj|VGA|y[5]~20_combout ;
wire \proj|VGA|y[4]~18_combout ;
wire \proj|VGA|y[2]~14_combout ;
wire \proj|VGA|y[3]~16_combout ;
wire \proj|spriteLoader|LessThan0~0_combout ;
wire \proj|VGA|y[8]~27 ;
wire \proj|VGA|y[9]~28_combout ;
wire \proj|spriteLoader|LessThan0~2_combout ;
wire \proj|VGABlue[0]~feeder_combout ;
wire \proj|VGABlue[1]~feeder_combout ;
wire \proj|VGABlue[2]~feeder_combout ;
wire \proj|VGABlue[3]~feeder_combout ;
wire \proj|VGA|x[4]~7 ;
wire \proj|VGA|x[5]~12_combout ;
wire \proj|VGA|always2~2_combout ;
wire \proj|VGA|always2~3_combout ;
wire \proj|VGA|x[5]~13 ;
wire \proj|VGA|x[6]~14_combout ;
wire \proj|VGA|x[6]~15 ;
wire \proj|VGA|x[7]~16_combout ;
wire \proj|VGA|x[7]~17 ;
wire \proj|VGA|x[8]~18_combout ;
wire \proj|spriteLoader|always0~4_combout ;
wire \proj|VGA|x[8]~19 ;
wire \proj|VGA|x[9]~20_combout ;
wire \proj|engine|dino|positionY[1]~5_combout ;
wire \KEY[0]~input_o ;
wire \proj|engine|dino|Add0~1_cout ;
wire \proj|engine|dino|Add0~2_combout ;
wire \proj|engine|dino|positionY[2]~4_combout ;
wire \proj|engine|dino|Add0~3 ;
wire \proj|engine|dino|Add0~4_combout ;
wire \proj|engine|dino|positionY[3]~3_combout ;
wire \proj|engine|dino|Add0~5 ;
wire \proj|engine|dino|Add0~6_combout ;
wire \proj|engine|dino|Add0~7 ;
wire \proj|engine|dino|Add0~8_combout ;
wire \proj|engine|dino|Add0~9 ;
wire \proj|engine|dino|Add0~10_combout ;
wire \proj|engine|dino|positionY[6]~2_combout ;
wire \proj|engine|dino|Add0~11 ;
wire \proj|engine|dino|Add0~12_combout ;
wire \proj|engine|dino|positionY[7]~1_combout ;
wire \proj|engine|dino|Add0~13 ;
wire \proj|engine|dino|Add0~14_combout ;
wire \proj|engine|dino|positionY[8]~0_combout ;
wire \proj|engine|dino|Add0~15 ;
wire \proj|engine|dino|Add0~16_combout ;
wire \proj|engine|dino|Add0~17 ;
wire \proj|engine|dino|Add0~18_combout ;
wire \proj|engine|dino|Add0~19 ;
wire \proj|engine|dino|Add0~20_combout ;
wire \proj|spriteLoader|Add0~1 ;
wire \proj|spriteLoader|Add0~3 ;
wire \proj|spriteLoader|Add0~5 ;
wire \proj|spriteLoader|Add0~7 ;
wire \proj|spriteLoader|Add0~9 ;
wire \proj|spriteLoader|Add0~11 ;
wire \proj|spriteLoader|Add0~13 ;
wire \proj|spriteLoader|Add0~15 ;
wire \proj|spriteLoader|Add0~17 ;
wire \proj|spriteLoader|Add0~18_combout ;
wire \proj|spriteLoader|Add0~19 ;
wire \proj|spriteLoader|Add0~20_combout ;
wire \proj|spriteLoader|Add0~14_combout ;
wire \proj|spriteLoader|Add0~12_combout ;
wire \proj|spriteLoader|Add0~10_combout ;
wire \proj|spriteLoader|Add0~8_combout ;
wire \proj|spriteLoader|Add0~6_combout ;
wire \proj|spriteLoader|Add0~4_combout ;
wire \proj|spriteLoader|Add0~2_combout ;
wire \proj|spriteLoader|Add0~0_combout ;
wire \proj|VGA|y[1]~12_combout ;
wire \proj|VGA|y[0]~10_combout ;
wire \proj|spriteLoader|LessThan4~1_cout ;
wire \proj|spriteLoader|LessThan4~3_cout ;
wire \proj|spriteLoader|LessThan4~5_cout ;
wire \proj|spriteLoader|LessThan4~7_cout ;
wire \proj|spriteLoader|LessThan4~9_cout ;
wire \proj|spriteLoader|LessThan4~11_cout ;
wire \proj|spriteLoader|LessThan4~13_cout ;
wire \proj|spriteLoader|LessThan4~15_cout ;
wire \proj|spriteLoader|LessThan4~17_cout ;
wire \proj|spriteLoader|LessThan4~18_combout ;
wire \proj|spriteLoader|LessThan3~1_cout ;
wire \proj|spriteLoader|LessThan3~3_cout ;
wire \proj|spriteLoader|LessThan3~5_cout ;
wire \proj|spriteLoader|LessThan3~7_cout ;
wire \proj|spriteLoader|LessThan3~9_cout ;
wire \proj|spriteLoader|LessThan3~11_cout ;
wire \proj|spriteLoader|LessThan3~13_cout ;
wire \proj|spriteLoader|LessThan3~15_cout ;
wire \proj|spriteLoader|LessThan3~16_combout ;
wire \proj|spriteLoader|Add0~16_combout ;
wire \proj|VGA|x~11_combout ;
wire \proj|VGA|x~8_combout ;
wire \proj|VGA|x~10_combout ;
wire \proj|VGA|x~9_combout ;
wire \proj|spriteLoader|always0~0_combout ;
wire \proj|VGA|x[4]~6_combout ;
wire \proj|spriteLoader|always0~1_combout ;
wire \proj|spriteLoader|always0~2_combout ;
wire \proj|spriteLoader|always0~3_combout ;
wire \proj|spriteLoader|green[0]~0_combout ;
wire \proj|VGA|LessThan7~0_combout ;
wire \proj|VGA|LessThan7~1_combout ;
wire \proj|VGARed[0]~feeder_combout ;
wire \proj|VGARed[1]~feeder_combout ;
wire \proj|VGARed[2]~feeder_combout ;
wire \proj|VGARed[3]~feeder_combout ;
wire \proj|VGA|LessThan9~0_combout ;
wire [11:0] \proj|engine|dino|positionY ;
wire [3:0] \proj|VGABlue ;
wire [3:0] \proj|scoreCount|dig5|counter ;
wire [3:0] \proj|scoreCount|dig4|counter ;
wire [28:0] \proj|getClocks|scoreClock|c ;
wire [9:0] \proj|VGA|yCounter ;
wire [3:0] \proj|VGARed ;
wire [4:0] \proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk ;
wire [9:0] \proj|VGA|xCounter ;
wire [9:0] \proj|VGA|x ;
wire [9:0] \proj|VGA|y ;
wire [3:0] \proj|scoreCount|dig2|counter ;
wire [3:0] \proj|scoreCount|dig0|counter ;
wire [3:0] \proj|VGAGreen ;
wire [3:0] \proj|scoreCount|dig3|counter ;
wire [3:0] \proj|scoreCount|dig1|counter ;

wire [4:0] \proj|getClocks|mainClock|altpll_component|auto_generated|pll1_CLK_bus ;

assign \proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk [0] = \proj|getClocks|mainClock|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk [1] = \proj|getClocks|mainClock|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk [2] = \proj|getClocks|mainClock|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk [3] = \proj|getClocks|mainClock|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk [4] = \proj|getClocks|mainClock|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: LCCOMB_X44_Y45_N20
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N16
fiftyfivenm_io_obuf \DRAM_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N24
fiftyfivenm_io_obuf \DRAM_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N23
fiftyfivenm_io_obuf \DRAM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N23
fiftyfivenm_io_obuf \DRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N16
fiftyfivenm_io_obuf \DRAM_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N16
fiftyfivenm_io_obuf \DRAM_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N24
fiftyfivenm_io_obuf \DRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N24
fiftyfivenm_io_obuf \DRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N16
fiftyfivenm_io_obuf \DRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N9
fiftyfivenm_io_obuf \DRAM_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N9
fiftyfivenm_io_obuf \DRAM_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N2
fiftyfivenm_io_obuf \DRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N2
fiftyfivenm_io_obuf \DRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[12]~output .bus_hold = "false";
defparam \DRAM_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N9
fiftyfivenm_io_obuf \DRAM_BA[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[0]~output .bus_hold = "false";
defparam \DRAM_BA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N2
fiftyfivenm_io_obuf \DRAM_BA[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[1]~output .bus_hold = "false";
defparam \DRAM_BA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N23
fiftyfivenm_io_obuf \DRAM_CAS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N2
fiftyfivenm_io_obuf \DRAM_CKE~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CKE),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y36_N24
fiftyfivenm_io_obuf \DRAM_CLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CLK),
	.obar());
// synopsys translate_off
defparam \DRAM_CLK~output .bus_hold = "false";
defparam \DRAM_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N16
fiftyfivenm_io_obuf \DRAM_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N2
fiftyfivenm_io_obuf \DRAM_LDQM~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_LDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_LDQM~output .bus_hold = "false";
defparam \DRAM_LDQM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N16
fiftyfivenm_io_obuf \DRAM_RAS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_RAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N2
fiftyfivenm_io_obuf \DRAM_UDQM~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_UDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_UDQM~output .bus_hold = "false";
defparam \DRAM_UDQM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N23
fiftyfivenm_io_obuf \DRAM_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(\proj|displayHex|hexDis0|out[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(\proj|displayHex|hexDis0|out[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(\proj|displayHex|hexDis0|out[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(\proj|displayHex|hexDis0|out[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(\proj|displayHex|hexDis0|out[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(\proj|displayHex|hexDis0|out[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(\proj|displayHex|hexDis0|out[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N16
fiftyfivenm_io_obuf \HEX0[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[7]),
	.obar());
// synopsys translate_off
defparam \HEX0[7]~output .bus_hold = "false";
defparam \HEX0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(\proj|displayHex|hexDis1|out[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(\proj|displayHex|hexDis1|out[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(\proj|displayHex|hexDis1|out[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(\proj|displayHex|hexDis1|out[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(\proj|displayHex|hexDis1|out[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(\proj|displayHex|hexDis1|out[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(\proj|displayHex|hexDis1|out[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N16
fiftyfivenm_io_obuf \HEX1[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[7]),
	.obar());
// synopsys translate_off
defparam \HEX1[7]~output .bus_hold = "false";
defparam \HEX1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \HEX2[0]~output (
	.i(\proj|displayHex|hexDis2|out[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HEX2[1]~output (
	.i(\proj|displayHex|hexDis2|out[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HEX2[2]~output (
	.i(\proj|displayHex|hexDis2|out[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \HEX2[3]~output (
	.i(\proj|displayHex|hexDis2|out[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \HEX2[4]~output (
	.i(\proj|displayHex|hexDis2|out[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \HEX2[5]~output (
	.i(\proj|displayHex|hexDis2|out[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \HEX2[6]~output (
	.i(\proj|displayHex|hexDis2|out[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N9
fiftyfivenm_io_obuf \HEX2[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[7]),
	.obar());
// synopsys translate_off
defparam \HEX2[7]~output .bus_hold = "false";
defparam \HEX2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \HEX3[0]~output (
	.i(\proj|displayHex|hexDis3|out[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \HEX3[1]~output (
	.i(\proj|displayHex|hexDis3|out[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \HEX3[2]~output (
	.i(\proj|displayHex|hexDis3|out[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \HEX3[3]~output (
	.i(\proj|displayHex|hexDis3|out[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \HEX3[4]~output (
	.i(\proj|displayHex|hexDis3|out[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \HEX3[5]~output (
	.i(\proj|displayHex|hexDis3|out[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \HEX3[6]~output (
	.i(\proj|displayHex|hexDis3|out[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N9
fiftyfivenm_io_obuf \HEX3[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[7]),
	.obar());
// synopsys translate_off
defparam \HEX3[7]~output .bus_hold = "false";
defparam \HEX3[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N16
fiftyfivenm_io_obuf \HEX4[0]~output (
	.i(\proj|displayHex|hexDis4|out[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N2
fiftyfivenm_io_obuf \HEX4[1]~output (
	.i(\proj|displayHex|hexDis4|out[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N23
fiftyfivenm_io_obuf \HEX4[2]~output (
	.i(\proj|displayHex|hexDis4|out[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N16
fiftyfivenm_io_obuf \HEX4[3]~output (
	.i(\proj|displayHex|hexDis4|out[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N23
fiftyfivenm_io_obuf \HEX4[4]~output (
	.i(\proj|displayHex|hexDis4|out[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N9
fiftyfivenm_io_obuf \HEX4[5]~output (
	.i(\proj|displayHex|hexDis4|out[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N16
fiftyfivenm_io_obuf \HEX4[6]~output (
	.i(\proj|displayHex|hexDis4|out[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N23
fiftyfivenm_io_obuf \HEX4[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[7]),
	.obar());
// synopsys translate_off
defparam \HEX4[7]~output .bus_hold = "false";
defparam \HEX4[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N9
fiftyfivenm_io_obuf \HEX5[0]~output (
	.i(\proj|displayHex|hexDis5|out[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N2
fiftyfivenm_io_obuf \HEX5[1]~output (
	.i(\proj|displayHex|hexDis5|out[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N16
fiftyfivenm_io_obuf \HEX5[2]~output (
	.i(\proj|displayHex|hexDis5|out[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N24
fiftyfivenm_io_obuf \HEX5[3]~output (
	.i(\proj|displayHex|hexDis5|out[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N9
fiftyfivenm_io_obuf \HEX5[4]~output (
	.i(\proj|displayHex|hexDis5|out[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N16
fiftyfivenm_io_obuf \HEX5[5]~output (
	.i(\proj|displayHex|hexDis5|out[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N2
fiftyfivenm_io_obuf \HEX5[6]~output (
	.i(\proj|displayHex|hexDis5|out[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N9
fiftyfivenm_io_obuf \HEX5[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[7]),
	.obar());
// synopsys translate_off
defparam \HEX5[7]~output .bus_hold = "false";
defparam \HEX5[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
fiftyfivenm_io_obuf \VGA_B[0]~output (
	.i(\proj|VGABlue [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
fiftyfivenm_io_obuf \VGA_B[1]~output (
	.i(\proj|VGABlue [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
fiftyfivenm_io_obuf \VGA_B[2]~output (
	.i(\proj|VGABlue [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N9
fiftyfivenm_io_obuf \VGA_B[3]~output (
	.i(\proj|VGABlue [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
fiftyfivenm_io_obuf \VGA_G[0]~output (
	.i(\proj|VGAGreen [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N9
fiftyfivenm_io_obuf \VGA_G[1]~output (
	.i(\proj|VGAGreen [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N9
fiftyfivenm_io_obuf \VGA_G[2]~output (
	.i(\proj|VGAGreen [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N2
fiftyfivenm_io_obuf \VGA_G[3]~output (
	.i(\proj|VGAGreen [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N2
fiftyfivenm_io_obuf \VGA_HS~output (
	.i(\proj|VGA|LessThan7~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N30
fiftyfivenm_io_obuf \VGA_R[0]~output (
	.i(\proj|VGARed [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N9
fiftyfivenm_io_obuf \VGA_R[1]~output (
	.i(\proj|VGARed [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
fiftyfivenm_io_obuf \VGA_R[2]~output (
	.i(\proj|VGARed [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
fiftyfivenm_io_obuf \VGA_R[3]~output (
	.i(\proj|VGARed [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
fiftyfivenm_io_obuf \VGA_VS~output (
	.i(!\proj|VGA|LessThan9~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
fiftyfivenm_io_obuf \GSENSOR_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GSENSOR_CS_N),
	.obar());
// synopsys translate_off
defparam \GSENSOR_CS_N~output .bus_hold = "false";
defparam \GSENSOR_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N16
fiftyfivenm_io_obuf \GSENSOR_SCLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GSENSOR_SCLK),
	.obar());
// synopsys translate_off
defparam \GSENSOR_SCLK~output .bus_hold = "false";
defparam \GSENSOR_SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N2
fiftyfivenm_io_obuf \DRAM_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[0]~output .bus_hold = "false";
defparam \DRAM_DQ[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N9
fiftyfivenm_io_obuf \DRAM_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[1]~output .bus_hold = "false";
defparam \DRAM_DQ[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N2
fiftyfivenm_io_obuf \DRAM_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[2]~output .bus_hold = "false";
defparam \DRAM_DQ[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N9
fiftyfivenm_io_obuf \DRAM_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[3]~output .bus_hold = "false";
defparam \DRAM_DQ[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N9
fiftyfivenm_io_obuf \DRAM_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[4]~output .bus_hold = "false";
defparam \DRAM_DQ[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N2
fiftyfivenm_io_obuf \DRAM_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[5]~output .bus_hold = "false";
defparam \DRAM_DQ[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N16
fiftyfivenm_io_obuf \DRAM_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[6]~output .bus_hold = "false";
defparam \DRAM_DQ[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N9
fiftyfivenm_io_obuf \DRAM_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[7]~output .bus_hold = "false";
defparam \DRAM_DQ[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N9
fiftyfivenm_io_obuf \DRAM_DQ[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[8]~output .bus_hold = "false";
defparam \DRAM_DQ[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N9
fiftyfivenm_io_obuf \DRAM_DQ[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[9]~output .bus_hold = "false";
defparam \DRAM_DQ[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y29_N2
fiftyfivenm_io_obuf \DRAM_DQ[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[10]~output .bus_hold = "false";
defparam \DRAM_DQ[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y29_N9
fiftyfivenm_io_obuf \DRAM_DQ[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[11]~output .bus_hold = "false";
defparam \DRAM_DQ[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N9
fiftyfivenm_io_obuf \DRAM_DQ[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[12]~output .bus_hold = "false";
defparam \DRAM_DQ[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N23
fiftyfivenm_io_obuf \DRAM_DQ[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[13]~output .bus_hold = "false";
defparam \DRAM_DQ[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N16
fiftyfivenm_io_obuf \DRAM_DQ[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[14]~output .bus_hold = "false";
defparam \DRAM_DQ[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N2
fiftyfivenm_io_obuf \DRAM_DQ[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[15]~output .bus_hold = "false";
defparam \DRAM_DQ[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N30
fiftyfivenm_io_obuf \GSENSOR_SDI~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GSENSOR_SDI),
	.obar());
// synopsys translate_off
defparam \GSENSOR_SDI~output .bus_hold = "false";
defparam \GSENSOR_SDI~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N23
fiftyfivenm_io_obuf \GSENSOR_SDO~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GSENSOR_SDO),
	.obar());
// synopsys translate_off
defparam \GSENSOR_SDO~output .bus_hold = "false";
defparam \GSENSOR_SDO~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N30
fiftyfivenm_io_obuf \ARDUINO_IO[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[0]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[0]~output .bus_hold = "false";
defparam \ARDUINO_IO[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[1]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[1]~output .bus_hold = "false";
defparam \ARDUINO_IO[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
fiftyfivenm_io_obuf \ARDUINO_IO[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[2]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[2]~output .bus_hold = "false";
defparam \ARDUINO_IO[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[3]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[3]~output .bus_hold = "false";
defparam \ARDUINO_IO[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
fiftyfivenm_io_obuf \ARDUINO_IO[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[4]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[4]~output .bus_hold = "false";
defparam \ARDUINO_IO[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[5]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[5]~output .bus_hold = "false";
defparam \ARDUINO_IO[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[6]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[6]~output .bus_hold = "false";
defparam \ARDUINO_IO[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
fiftyfivenm_io_obuf \ARDUINO_IO[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[7]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[7]~output .bus_hold = "false";
defparam \ARDUINO_IO[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N23
fiftyfivenm_io_obuf \ARDUINO_IO[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[8]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[8]~output .bus_hold = "false";
defparam \ARDUINO_IO[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N30
fiftyfivenm_io_obuf \ARDUINO_IO[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[9]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[9]~output .bus_hold = "false";
defparam \ARDUINO_IO[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[10]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[10]~output .bus_hold = "false";
defparam \ARDUINO_IO[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N16
fiftyfivenm_io_obuf \ARDUINO_IO[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[11]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[11]~output .bus_hold = "false";
defparam \ARDUINO_IO[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
fiftyfivenm_io_obuf \ARDUINO_IO[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[12]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[12]~output .bus_hold = "false";
defparam \ARDUINO_IO[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
fiftyfivenm_io_obuf \ARDUINO_IO[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[13]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[13]~output .bus_hold = "false";
defparam \ARDUINO_IO[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N30
fiftyfivenm_io_obuf \ARDUINO_IO[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[14]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[14]~output .bus_hold = "false";
defparam \ARDUINO_IO[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
fiftyfivenm_io_obuf \ARDUINO_IO[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[15]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[15]~output .bus_hold = "false";
defparam \ARDUINO_IO[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X71_Y54_N30
fiftyfivenm_io_obuf \ARDUINO_RESET_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_RESET_N),
	.obar());
// synopsys translate_off
defparam \ARDUINO_RESET_N~output .bus_hold = "false";
defparam \ARDUINO_RESET_N~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N23
fiftyfivenm_io_obuf \GPIO[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[0]),
	.obar());
// synopsys translate_off
defparam \GPIO[0]~output .bus_hold = "false";
defparam \GPIO[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N30
fiftyfivenm_io_obuf \GPIO[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[1]),
	.obar());
// synopsys translate_off
defparam \GPIO[1]~output .bus_hold = "false";
defparam \GPIO[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N30
fiftyfivenm_io_obuf \GPIO[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[2]),
	.obar());
// synopsys translate_off
defparam \GPIO[2]~output .bus_hold = "false";
defparam \GPIO[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
fiftyfivenm_io_obuf \GPIO[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[3]),
	.obar());
// synopsys translate_off
defparam \GPIO[3]~output .bus_hold = "false";
defparam \GPIO[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
fiftyfivenm_io_obuf \GPIO[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[4]),
	.obar());
// synopsys translate_off
defparam \GPIO[4]~output .bus_hold = "false";
defparam \GPIO[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
fiftyfivenm_io_obuf \GPIO[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[5]),
	.obar());
// synopsys translate_off
defparam \GPIO[5]~output .bus_hold = "false";
defparam \GPIO[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
fiftyfivenm_io_obuf \GPIO[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[6]),
	.obar());
// synopsys translate_off
defparam \GPIO[6]~output .bus_hold = "false";
defparam \GPIO[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N9
fiftyfivenm_io_obuf \GPIO[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[7]),
	.obar());
// synopsys translate_off
defparam \GPIO[7]~output .bus_hold = "false";
defparam \GPIO[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N30
fiftyfivenm_io_obuf \GPIO[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[8]),
	.obar());
// synopsys translate_off
defparam \GPIO[8]~output .bus_hold = "false";
defparam \GPIO[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
fiftyfivenm_io_obuf \GPIO[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[9]),
	.obar());
// synopsys translate_off
defparam \GPIO[9]~output .bus_hold = "false";
defparam \GPIO[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
fiftyfivenm_io_obuf \GPIO[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[10]),
	.obar());
// synopsys translate_off
defparam \GPIO[10]~output .bus_hold = "false";
defparam \GPIO[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N30
fiftyfivenm_io_obuf \GPIO[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[11]),
	.obar());
// synopsys translate_off
defparam \GPIO[11]~output .bus_hold = "false";
defparam \GPIO[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N23
fiftyfivenm_io_obuf \GPIO[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[12]),
	.obar());
// synopsys translate_off
defparam \GPIO[12]~output .bus_hold = "false";
defparam \GPIO[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
fiftyfivenm_io_obuf \GPIO[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[13]),
	.obar());
// synopsys translate_off
defparam \GPIO[13]~output .bus_hold = "false";
defparam \GPIO[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N9
fiftyfivenm_io_obuf \GPIO[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[14]),
	.obar());
// synopsys translate_off
defparam \GPIO[14]~output .bus_hold = "false";
defparam \GPIO[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
fiftyfivenm_io_obuf \GPIO[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[15]),
	.obar());
// synopsys translate_off
defparam \GPIO[15]~output .bus_hold = "false";
defparam \GPIO[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
fiftyfivenm_io_obuf \GPIO[16]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[16]),
	.obar());
// synopsys translate_off
defparam \GPIO[16]~output .bus_hold = "false";
defparam \GPIO[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
fiftyfivenm_io_obuf \GPIO[17]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[17]),
	.obar());
// synopsys translate_off
defparam \GPIO[17]~output .bus_hold = "false";
defparam \GPIO[17]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
fiftyfivenm_io_obuf \GPIO[18]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[18]),
	.obar());
// synopsys translate_off
defparam \GPIO[18]~output .bus_hold = "false";
defparam \GPIO[18]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
fiftyfivenm_io_obuf \GPIO[19]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[19]),
	.obar());
// synopsys translate_off
defparam \GPIO[19]~output .bus_hold = "false";
defparam \GPIO[19]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N16
fiftyfivenm_io_obuf \GPIO[20]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[20]),
	.obar());
// synopsys translate_off
defparam \GPIO[20]~output .bus_hold = "false";
defparam \GPIO[20]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
fiftyfivenm_io_obuf \GPIO[21]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[21]),
	.obar());
// synopsys translate_off
defparam \GPIO[21]~output .bus_hold = "false";
defparam \GPIO[21]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
fiftyfivenm_io_obuf \GPIO[22]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[22]),
	.obar());
// synopsys translate_off
defparam \GPIO[22]~output .bus_hold = "false";
defparam \GPIO[22]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
fiftyfivenm_io_obuf \GPIO[23]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[23]),
	.obar());
// synopsys translate_off
defparam \GPIO[23]~output .bus_hold = "false";
defparam \GPIO[23]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N16
fiftyfivenm_io_obuf \GPIO[24]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[24]),
	.obar());
// synopsys translate_off
defparam \GPIO[24]~output .bus_hold = "false";
defparam \GPIO[24]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
fiftyfivenm_io_obuf \GPIO[25]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[25]),
	.obar());
// synopsys translate_off
defparam \GPIO[25]~output .bus_hold = "false";
defparam \GPIO[25]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
fiftyfivenm_io_obuf \GPIO[26]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[26]),
	.obar());
// synopsys translate_off
defparam \GPIO[26]~output .bus_hold = "false";
defparam \GPIO[26]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N30
fiftyfivenm_io_obuf \GPIO[27]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[27]),
	.obar());
// synopsys translate_off
defparam \GPIO[27]~output .bus_hold = "false";
defparam \GPIO[27]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
fiftyfivenm_io_obuf \GPIO[28]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[28]),
	.obar());
// synopsys translate_off
defparam \GPIO[28]~output .bus_hold = "false";
defparam \GPIO[28]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
fiftyfivenm_io_obuf \GPIO[29]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[29]),
	.obar());
// synopsys translate_off
defparam \GPIO[29]~output .bus_hold = "false";
defparam \GPIO[29]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N2
fiftyfivenm_io_obuf \GPIO[30]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[30]),
	.obar());
// synopsys translate_off
defparam \GPIO[30]~output .bus_hold = "false";
defparam \GPIO[30]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N16
fiftyfivenm_io_obuf \GPIO[31]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[31]),
	.obar());
// synopsys translate_off
defparam \GPIO[31]~output .bus_hold = "false";
defparam \GPIO[31]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N9
fiftyfivenm_io_obuf \GPIO[32]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[32]),
	.obar());
// synopsys translate_off
defparam \GPIO[32]~output .bus_hold = "false";
defparam \GPIO[32]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N23
fiftyfivenm_io_obuf \GPIO[33]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[33]),
	.obar());
// synopsys translate_off
defparam \GPIO[33]~output .bus_hold = "false";
defparam \GPIO[33]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N16
fiftyfivenm_io_obuf \GPIO[34]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[34]),
	.obar());
// synopsys translate_off
defparam \GPIO[34]~output .bus_hold = "false";
defparam \GPIO[34]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
fiftyfivenm_io_obuf \GPIO[35]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[35]),
	.obar());
// synopsys translate_off
defparam \GPIO[35]~output .bus_hold = "false";
defparam \GPIO[35]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \MAX10_CLK1_50~input (
	.i(MAX10_CLK1_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MAX10_CLK1_50~input_o ));
// synopsys translate_off
defparam \MAX10_CLK1_50~input .bus_hold = "false";
defparam \MAX10_CLK1_50~input .listen_to_nsleep_signal = "false";
defparam \MAX10_CLK1_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \MAX10_CLK1_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\MAX10_CLK1_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\MAX10_CLK1_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \MAX10_CLK1_50~inputclkctrl .clock_type = "global clock";
defparam \MAX10_CLK1_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X2_Y38_N4
fiftyfivenm_lcell_comb \proj|getClocks|scoreClock|c[0]~29 (
// Equation(s):
// \proj|getClocks|scoreClock|c[0]~29_combout  = \proj|getClocks|scoreClock|c [0] $ (VCC)
// \proj|getClocks|scoreClock|c[0]~30  = CARRY(\proj|getClocks|scoreClock|c [0])

	.dataa(gnd),
	.datab(\proj|getClocks|scoreClock|c [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\proj|getClocks|scoreClock|c[0]~29_combout ),
	.cout(\proj|getClocks|scoreClock|c[0]~30 ));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[0]~29 .lut_mask = 16'h33CC;
defparam \proj|getClocks|scoreClock|c[0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y38_N22
fiftyfivenm_lcell_comb \proj|getClocks|scoreClock|c[9]~47 (
// Equation(s):
// \proj|getClocks|scoreClock|c[9]~47_combout  = (\proj|getClocks|scoreClock|c [9] & (!\proj|getClocks|scoreClock|c[8]~46 )) # (!\proj|getClocks|scoreClock|c [9] & ((\proj|getClocks|scoreClock|c[8]~46 ) # (GND)))
// \proj|getClocks|scoreClock|c[9]~48  = CARRY((!\proj|getClocks|scoreClock|c[8]~46 ) # (!\proj|getClocks|scoreClock|c [9]))

	.dataa(\proj|getClocks|scoreClock|c [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|getClocks|scoreClock|c[8]~46 ),
	.combout(\proj|getClocks|scoreClock|c[9]~47_combout ),
	.cout(\proj|getClocks|scoreClock|c[9]~48 ));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[9]~47 .lut_mask = 16'h5A5F;
defparam \proj|getClocks|scoreClock|c[9]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y38_N24
fiftyfivenm_lcell_comb \proj|getClocks|scoreClock|c[10]~49 (
// Equation(s):
// \proj|getClocks|scoreClock|c[10]~49_combout  = (\proj|getClocks|scoreClock|c [10] & (\proj|getClocks|scoreClock|c[9]~48  $ (GND))) # (!\proj|getClocks|scoreClock|c [10] & (!\proj|getClocks|scoreClock|c[9]~48  & VCC))
// \proj|getClocks|scoreClock|c[10]~50  = CARRY((\proj|getClocks|scoreClock|c [10] & !\proj|getClocks|scoreClock|c[9]~48 ))

	.dataa(gnd),
	.datab(\proj|getClocks|scoreClock|c [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|getClocks|scoreClock|c[9]~48 ),
	.combout(\proj|getClocks|scoreClock|c[10]~49_combout ),
	.cout(\proj|getClocks|scoreClock|c[10]~50 ));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[10]~49 .lut_mask = 16'hC30C;
defparam \proj|getClocks|scoreClock|c[10]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y38_N25
dffeas \proj|getClocks|scoreClock|c[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\proj|getClocks|scoreClock|c[10]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|getClocks|scoreClock|LessThan0~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|getClocks|scoreClock|c [10]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[10] .is_wysiwyg = "true";
defparam \proj|getClocks|scoreClock|c[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y38_N26
fiftyfivenm_lcell_comb \proj|getClocks|scoreClock|c[11]~51 (
// Equation(s):
// \proj|getClocks|scoreClock|c[11]~51_combout  = (\proj|getClocks|scoreClock|c [11] & (!\proj|getClocks|scoreClock|c[10]~50 )) # (!\proj|getClocks|scoreClock|c [11] & ((\proj|getClocks|scoreClock|c[10]~50 ) # (GND)))
// \proj|getClocks|scoreClock|c[11]~52  = CARRY((!\proj|getClocks|scoreClock|c[10]~50 ) # (!\proj|getClocks|scoreClock|c [11]))

	.dataa(\proj|getClocks|scoreClock|c [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|getClocks|scoreClock|c[10]~50 ),
	.combout(\proj|getClocks|scoreClock|c[11]~51_combout ),
	.cout(\proj|getClocks|scoreClock|c[11]~52 ));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[11]~51 .lut_mask = 16'h5A5F;
defparam \proj|getClocks|scoreClock|c[11]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y38_N27
dffeas \proj|getClocks|scoreClock|c[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\proj|getClocks|scoreClock|c[11]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|getClocks|scoreClock|LessThan0~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|getClocks|scoreClock|c [11]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[11] .is_wysiwyg = "true";
defparam \proj|getClocks|scoreClock|c[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y38_N28
fiftyfivenm_lcell_comb \proj|getClocks|scoreClock|c[12]~53 (
// Equation(s):
// \proj|getClocks|scoreClock|c[12]~53_combout  = (\proj|getClocks|scoreClock|c [12] & (\proj|getClocks|scoreClock|c[11]~52  $ (GND))) # (!\proj|getClocks|scoreClock|c [12] & (!\proj|getClocks|scoreClock|c[11]~52  & VCC))
// \proj|getClocks|scoreClock|c[12]~54  = CARRY((\proj|getClocks|scoreClock|c [12] & !\proj|getClocks|scoreClock|c[11]~52 ))

	.dataa(gnd),
	.datab(\proj|getClocks|scoreClock|c [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|getClocks|scoreClock|c[11]~52 ),
	.combout(\proj|getClocks|scoreClock|c[12]~53_combout ),
	.cout(\proj|getClocks|scoreClock|c[12]~54 ));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[12]~53 .lut_mask = 16'hC30C;
defparam \proj|getClocks|scoreClock|c[12]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y38_N29
dffeas \proj|getClocks|scoreClock|c[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\proj|getClocks|scoreClock|c[12]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|getClocks|scoreClock|LessThan0~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|getClocks|scoreClock|c [12]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[12] .is_wysiwyg = "true";
defparam \proj|getClocks|scoreClock|c[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y38_N30
fiftyfivenm_lcell_comb \proj|getClocks|scoreClock|c[13]~55 (
// Equation(s):
// \proj|getClocks|scoreClock|c[13]~55_combout  = (\proj|getClocks|scoreClock|c [13] & (!\proj|getClocks|scoreClock|c[12]~54 )) # (!\proj|getClocks|scoreClock|c [13] & ((\proj|getClocks|scoreClock|c[12]~54 ) # (GND)))
// \proj|getClocks|scoreClock|c[13]~56  = CARRY((!\proj|getClocks|scoreClock|c[12]~54 ) # (!\proj|getClocks|scoreClock|c [13]))

	.dataa(\proj|getClocks|scoreClock|c [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|getClocks|scoreClock|c[12]~54 ),
	.combout(\proj|getClocks|scoreClock|c[13]~55_combout ),
	.cout(\proj|getClocks|scoreClock|c[13]~56 ));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[13]~55 .lut_mask = 16'h5A5F;
defparam \proj|getClocks|scoreClock|c[13]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y38_N31
dffeas \proj|getClocks|scoreClock|c[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\proj|getClocks|scoreClock|c[13]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|getClocks|scoreClock|LessThan0~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|getClocks|scoreClock|c [13]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[13] .is_wysiwyg = "true";
defparam \proj|getClocks|scoreClock|c[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y37_N0
fiftyfivenm_lcell_comb \proj|getClocks|scoreClock|c[14]~57 (
// Equation(s):
// \proj|getClocks|scoreClock|c[14]~57_combout  = (\proj|getClocks|scoreClock|c [14] & (\proj|getClocks|scoreClock|c[13]~56  $ (GND))) # (!\proj|getClocks|scoreClock|c [14] & (!\proj|getClocks|scoreClock|c[13]~56  & VCC))
// \proj|getClocks|scoreClock|c[14]~58  = CARRY((\proj|getClocks|scoreClock|c [14] & !\proj|getClocks|scoreClock|c[13]~56 ))

	.dataa(gnd),
	.datab(\proj|getClocks|scoreClock|c [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|getClocks|scoreClock|c[13]~56 ),
	.combout(\proj|getClocks|scoreClock|c[14]~57_combout ),
	.cout(\proj|getClocks|scoreClock|c[14]~58 ));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[14]~57 .lut_mask = 16'hC30C;
defparam \proj|getClocks|scoreClock|c[14]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y37_N1
dffeas \proj|getClocks|scoreClock|c[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\proj|getClocks|scoreClock|c[14]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|getClocks|scoreClock|LessThan0~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|getClocks|scoreClock|c [14]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[14] .is_wysiwyg = "true";
defparam \proj|getClocks|scoreClock|c[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y37_N2
fiftyfivenm_lcell_comb \proj|getClocks|scoreClock|c[15]~59 (
// Equation(s):
// \proj|getClocks|scoreClock|c[15]~59_combout  = (\proj|getClocks|scoreClock|c [15] & (!\proj|getClocks|scoreClock|c[14]~58 )) # (!\proj|getClocks|scoreClock|c [15] & ((\proj|getClocks|scoreClock|c[14]~58 ) # (GND)))
// \proj|getClocks|scoreClock|c[15]~60  = CARRY((!\proj|getClocks|scoreClock|c[14]~58 ) # (!\proj|getClocks|scoreClock|c [15]))

	.dataa(gnd),
	.datab(\proj|getClocks|scoreClock|c [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|getClocks|scoreClock|c[14]~58 ),
	.combout(\proj|getClocks|scoreClock|c[15]~59_combout ),
	.cout(\proj|getClocks|scoreClock|c[15]~60 ));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[15]~59 .lut_mask = 16'h3C3F;
defparam \proj|getClocks|scoreClock|c[15]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y37_N3
dffeas \proj|getClocks|scoreClock|c[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\proj|getClocks|scoreClock|c[15]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|getClocks|scoreClock|LessThan0~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|getClocks|scoreClock|c [15]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[15] .is_wysiwyg = "true";
defparam \proj|getClocks|scoreClock|c[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y37_N4
fiftyfivenm_lcell_comb \proj|getClocks|scoreClock|c[16]~61 (
// Equation(s):
// \proj|getClocks|scoreClock|c[16]~61_combout  = (\proj|getClocks|scoreClock|c [16] & (\proj|getClocks|scoreClock|c[15]~60  $ (GND))) # (!\proj|getClocks|scoreClock|c [16] & (!\proj|getClocks|scoreClock|c[15]~60  & VCC))
// \proj|getClocks|scoreClock|c[16]~62  = CARRY((\proj|getClocks|scoreClock|c [16] & !\proj|getClocks|scoreClock|c[15]~60 ))

	.dataa(gnd),
	.datab(\proj|getClocks|scoreClock|c [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|getClocks|scoreClock|c[15]~60 ),
	.combout(\proj|getClocks|scoreClock|c[16]~61_combout ),
	.cout(\proj|getClocks|scoreClock|c[16]~62 ));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[16]~61 .lut_mask = 16'hC30C;
defparam \proj|getClocks|scoreClock|c[16]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y37_N5
dffeas \proj|getClocks|scoreClock|c[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\proj|getClocks|scoreClock|c[16]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|getClocks|scoreClock|LessThan0~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|getClocks|scoreClock|c [16]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[16] .is_wysiwyg = "true";
defparam \proj|getClocks|scoreClock|c[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y37_N6
fiftyfivenm_lcell_comb \proj|getClocks|scoreClock|c[17]~63 (
// Equation(s):
// \proj|getClocks|scoreClock|c[17]~63_combout  = (\proj|getClocks|scoreClock|c [17] & (!\proj|getClocks|scoreClock|c[16]~62 )) # (!\proj|getClocks|scoreClock|c [17] & ((\proj|getClocks|scoreClock|c[16]~62 ) # (GND)))
// \proj|getClocks|scoreClock|c[17]~64  = CARRY((!\proj|getClocks|scoreClock|c[16]~62 ) # (!\proj|getClocks|scoreClock|c [17]))

	.dataa(\proj|getClocks|scoreClock|c [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|getClocks|scoreClock|c[16]~62 ),
	.combout(\proj|getClocks|scoreClock|c[17]~63_combout ),
	.cout(\proj|getClocks|scoreClock|c[17]~64 ));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[17]~63 .lut_mask = 16'h5A5F;
defparam \proj|getClocks|scoreClock|c[17]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y37_N7
dffeas \proj|getClocks|scoreClock|c[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\proj|getClocks|scoreClock|c[17]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|getClocks|scoreClock|LessThan0~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|getClocks|scoreClock|c [17]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[17] .is_wysiwyg = "true";
defparam \proj|getClocks|scoreClock|c[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y37_N8
fiftyfivenm_lcell_comb \proj|getClocks|scoreClock|c[18]~65 (
// Equation(s):
// \proj|getClocks|scoreClock|c[18]~65_combout  = (\proj|getClocks|scoreClock|c [18] & (\proj|getClocks|scoreClock|c[17]~64  $ (GND))) # (!\proj|getClocks|scoreClock|c [18] & (!\proj|getClocks|scoreClock|c[17]~64  & VCC))
// \proj|getClocks|scoreClock|c[18]~66  = CARRY((\proj|getClocks|scoreClock|c [18] & !\proj|getClocks|scoreClock|c[17]~64 ))

	.dataa(gnd),
	.datab(\proj|getClocks|scoreClock|c [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|getClocks|scoreClock|c[17]~64 ),
	.combout(\proj|getClocks|scoreClock|c[18]~65_combout ),
	.cout(\proj|getClocks|scoreClock|c[18]~66 ));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[18]~65 .lut_mask = 16'hC30C;
defparam \proj|getClocks|scoreClock|c[18]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y37_N9
dffeas \proj|getClocks|scoreClock|c[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\proj|getClocks|scoreClock|c[18]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|getClocks|scoreClock|LessThan0~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|getClocks|scoreClock|c [18]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[18] .is_wysiwyg = "true";
defparam \proj|getClocks|scoreClock|c[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y37_N10
fiftyfivenm_lcell_comb \proj|getClocks|scoreClock|c[19]~67 (
// Equation(s):
// \proj|getClocks|scoreClock|c[19]~67_combout  = (\proj|getClocks|scoreClock|c [19] & (!\proj|getClocks|scoreClock|c[18]~66 )) # (!\proj|getClocks|scoreClock|c [19] & ((\proj|getClocks|scoreClock|c[18]~66 ) # (GND)))
// \proj|getClocks|scoreClock|c[19]~68  = CARRY((!\proj|getClocks|scoreClock|c[18]~66 ) # (!\proj|getClocks|scoreClock|c [19]))

	.dataa(\proj|getClocks|scoreClock|c [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|getClocks|scoreClock|c[18]~66 ),
	.combout(\proj|getClocks|scoreClock|c[19]~67_combout ),
	.cout(\proj|getClocks|scoreClock|c[19]~68 ));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[19]~67 .lut_mask = 16'h5A5F;
defparam \proj|getClocks|scoreClock|c[19]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y37_N11
dffeas \proj|getClocks|scoreClock|c[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\proj|getClocks|scoreClock|c[19]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|getClocks|scoreClock|LessThan0~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|getClocks|scoreClock|c [19]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[19] .is_wysiwyg = "true";
defparam \proj|getClocks|scoreClock|c[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y37_N12
fiftyfivenm_lcell_comb \proj|getClocks|scoreClock|c[20]~69 (
// Equation(s):
// \proj|getClocks|scoreClock|c[20]~69_combout  = (\proj|getClocks|scoreClock|c [20] & (\proj|getClocks|scoreClock|c[19]~68  $ (GND))) # (!\proj|getClocks|scoreClock|c [20] & (!\proj|getClocks|scoreClock|c[19]~68  & VCC))
// \proj|getClocks|scoreClock|c[20]~70  = CARRY((\proj|getClocks|scoreClock|c [20] & !\proj|getClocks|scoreClock|c[19]~68 ))

	.dataa(\proj|getClocks|scoreClock|c [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|getClocks|scoreClock|c[19]~68 ),
	.combout(\proj|getClocks|scoreClock|c[20]~69_combout ),
	.cout(\proj|getClocks|scoreClock|c[20]~70 ));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[20]~69 .lut_mask = 16'hA50A;
defparam \proj|getClocks|scoreClock|c[20]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y37_N13
dffeas \proj|getClocks|scoreClock|c[20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\proj|getClocks|scoreClock|c[20]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|getClocks|scoreClock|LessThan0~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|getClocks|scoreClock|c [20]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[20] .is_wysiwyg = "true";
defparam \proj|getClocks|scoreClock|c[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y37_N14
fiftyfivenm_lcell_comb \proj|getClocks|scoreClock|c[21]~71 (
// Equation(s):
// \proj|getClocks|scoreClock|c[21]~71_combout  = (\proj|getClocks|scoreClock|c [21] & (!\proj|getClocks|scoreClock|c[20]~70 )) # (!\proj|getClocks|scoreClock|c [21] & ((\proj|getClocks|scoreClock|c[20]~70 ) # (GND)))
// \proj|getClocks|scoreClock|c[21]~72  = CARRY((!\proj|getClocks|scoreClock|c[20]~70 ) # (!\proj|getClocks|scoreClock|c [21]))

	.dataa(gnd),
	.datab(\proj|getClocks|scoreClock|c [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|getClocks|scoreClock|c[20]~70 ),
	.combout(\proj|getClocks|scoreClock|c[21]~71_combout ),
	.cout(\proj|getClocks|scoreClock|c[21]~72 ));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[21]~71 .lut_mask = 16'h3C3F;
defparam \proj|getClocks|scoreClock|c[21]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y37_N15
dffeas \proj|getClocks|scoreClock|c[21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\proj|getClocks|scoreClock|c[21]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|getClocks|scoreClock|LessThan0~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|getClocks|scoreClock|c [21]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[21] .is_wysiwyg = "true";
defparam \proj|getClocks|scoreClock|c[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y37_N16
fiftyfivenm_lcell_comb \proj|getClocks|scoreClock|c[22]~73 (
// Equation(s):
// \proj|getClocks|scoreClock|c[22]~73_combout  = (\proj|getClocks|scoreClock|c [22] & (\proj|getClocks|scoreClock|c[21]~72  $ (GND))) # (!\proj|getClocks|scoreClock|c [22] & (!\proj|getClocks|scoreClock|c[21]~72  & VCC))
// \proj|getClocks|scoreClock|c[22]~74  = CARRY((\proj|getClocks|scoreClock|c [22] & !\proj|getClocks|scoreClock|c[21]~72 ))

	.dataa(gnd),
	.datab(\proj|getClocks|scoreClock|c [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|getClocks|scoreClock|c[21]~72 ),
	.combout(\proj|getClocks|scoreClock|c[22]~73_combout ),
	.cout(\proj|getClocks|scoreClock|c[22]~74 ));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[22]~73 .lut_mask = 16'hC30C;
defparam \proj|getClocks|scoreClock|c[22]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y37_N17
dffeas \proj|getClocks|scoreClock|c[22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\proj|getClocks|scoreClock|c[22]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|getClocks|scoreClock|LessThan0~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|getClocks|scoreClock|c [22]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[22] .is_wysiwyg = "true";
defparam \proj|getClocks|scoreClock|c[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y37_N18
fiftyfivenm_lcell_comb \proj|getClocks|scoreClock|c[23]~75 (
// Equation(s):
// \proj|getClocks|scoreClock|c[23]~75_combout  = (\proj|getClocks|scoreClock|c [23] & (!\proj|getClocks|scoreClock|c[22]~74 )) # (!\proj|getClocks|scoreClock|c [23] & ((\proj|getClocks|scoreClock|c[22]~74 ) # (GND)))
// \proj|getClocks|scoreClock|c[23]~76  = CARRY((!\proj|getClocks|scoreClock|c[22]~74 ) # (!\proj|getClocks|scoreClock|c [23]))

	.dataa(gnd),
	.datab(\proj|getClocks|scoreClock|c [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|getClocks|scoreClock|c[22]~74 ),
	.combout(\proj|getClocks|scoreClock|c[23]~75_combout ),
	.cout(\proj|getClocks|scoreClock|c[23]~76 ));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[23]~75 .lut_mask = 16'h3C3F;
defparam \proj|getClocks|scoreClock|c[23]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y37_N19
dffeas \proj|getClocks|scoreClock|c[23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\proj|getClocks|scoreClock|c[23]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|getClocks|scoreClock|LessThan0~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|getClocks|scoreClock|c [23]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[23] .is_wysiwyg = "true";
defparam \proj|getClocks|scoreClock|c[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y37_N20
fiftyfivenm_lcell_comb \proj|getClocks|scoreClock|c[24]~77 (
// Equation(s):
// \proj|getClocks|scoreClock|c[24]~77_combout  = (\proj|getClocks|scoreClock|c [24] & (\proj|getClocks|scoreClock|c[23]~76  $ (GND))) # (!\proj|getClocks|scoreClock|c [24] & (!\proj|getClocks|scoreClock|c[23]~76  & VCC))
// \proj|getClocks|scoreClock|c[24]~78  = CARRY((\proj|getClocks|scoreClock|c [24] & !\proj|getClocks|scoreClock|c[23]~76 ))

	.dataa(gnd),
	.datab(\proj|getClocks|scoreClock|c [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|getClocks|scoreClock|c[23]~76 ),
	.combout(\proj|getClocks|scoreClock|c[24]~77_combout ),
	.cout(\proj|getClocks|scoreClock|c[24]~78 ));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[24]~77 .lut_mask = 16'hC30C;
defparam \proj|getClocks|scoreClock|c[24]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y37_N21
dffeas \proj|getClocks|scoreClock|c[24] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\proj|getClocks|scoreClock|c[24]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|getClocks|scoreClock|LessThan0~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|getClocks|scoreClock|c [24]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[24] .is_wysiwyg = "true";
defparam \proj|getClocks|scoreClock|c[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y37_N22
fiftyfivenm_lcell_comb \proj|getClocks|scoreClock|c[25]~79 (
// Equation(s):
// \proj|getClocks|scoreClock|c[25]~79_combout  = (\proj|getClocks|scoreClock|c [25] & (!\proj|getClocks|scoreClock|c[24]~78 )) # (!\proj|getClocks|scoreClock|c [25] & ((\proj|getClocks|scoreClock|c[24]~78 ) # (GND)))
// \proj|getClocks|scoreClock|c[25]~80  = CARRY((!\proj|getClocks|scoreClock|c[24]~78 ) # (!\proj|getClocks|scoreClock|c [25]))

	.dataa(\proj|getClocks|scoreClock|c [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|getClocks|scoreClock|c[24]~78 ),
	.combout(\proj|getClocks|scoreClock|c[25]~79_combout ),
	.cout(\proj|getClocks|scoreClock|c[25]~80 ));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[25]~79 .lut_mask = 16'h5A5F;
defparam \proj|getClocks|scoreClock|c[25]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y37_N23
dffeas \proj|getClocks|scoreClock|c[25] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\proj|getClocks|scoreClock|c[25]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|getClocks|scoreClock|LessThan0~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|getClocks|scoreClock|c [25]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[25] .is_wysiwyg = "true";
defparam \proj|getClocks|scoreClock|c[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y37_N24
fiftyfivenm_lcell_comb \proj|getClocks|scoreClock|c[26]~81 (
// Equation(s):
// \proj|getClocks|scoreClock|c[26]~81_combout  = (\proj|getClocks|scoreClock|c [26] & (\proj|getClocks|scoreClock|c[25]~80  $ (GND))) # (!\proj|getClocks|scoreClock|c [26] & (!\proj|getClocks|scoreClock|c[25]~80  & VCC))
// \proj|getClocks|scoreClock|c[26]~82  = CARRY((\proj|getClocks|scoreClock|c [26] & !\proj|getClocks|scoreClock|c[25]~80 ))

	.dataa(gnd),
	.datab(\proj|getClocks|scoreClock|c [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|getClocks|scoreClock|c[25]~80 ),
	.combout(\proj|getClocks|scoreClock|c[26]~81_combout ),
	.cout(\proj|getClocks|scoreClock|c[26]~82 ));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[26]~81 .lut_mask = 16'hC30C;
defparam \proj|getClocks|scoreClock|c[26]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y37_N25
dffeas \proj|getClocks|scoreClock|c[26] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\proj|getClocks|scoreClock|c[26]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|getClocks|scoreClock|LessThan0~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|getClocks|scoreClock|c [26]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[26] .is_wysiwyg = "true";
defparam \proj|getClocks|scoreClock|c[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y37_N26
fiftyfivenm_lcell_comb \proj|getClocks|scoreClock|c[27]~83 (
// Equation(s):
// \proj|getClocks|scoreClock|c[27]~83_combout  = (\proj|getClocks|scoreClock|c [27] & (!\proj|getClocks|scoreClock|c[26]~82 )) # (!\proj|getClocks|scoreClock|c [27] & ((\proj|getClocks|scoreClock|c[26]~82 ) # (GND)))
// \proj|getClocks|scoreClock|c[27]~84  = CARRY((!\proj|getClocks|scoreClock|c[26]~82 ) # (!\proj|getClocks|scoreClock|c [27]))

	.dataa(\proj|getClocks|scoreClock|c [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|getClocks|scoreClock|c[26]~82 ),
	.combout(\proj|getClocks|scoreClock|c[27]~83_combout ),
	.cout(\proj|getClocks|scoreClock|c[27]~84 ));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[27]~83 .lut_mask = 16'h5A5F;
defparam \proj|getClocks|scoreClock|c[27]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y37_N27
dffeas \proj|getClocks|scoreClock|c[27] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\proj|getClocks|scoreClock|c[27]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|getClocks|scoreClock|LessThan0~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|getClocks|scoreClock|c [27]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[27] .is_wysiwyg = "true";
defparam \proj|getClocks|scoreClock|c[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y37_N28
fiftyfivenm_lcell_comb \proj|getClocks|scoreClock|c[28]~85 (
// Equation(s):
// \proj|getClocks|scoreClock|c[28]~85_combout  = \proj|getClocks|scoreClock|c[27]~84  $ (!\proj|getClocks|scoreClock|c [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\proj|getClocks|scoreClock|c [28]),
	.cin(\proj|getClocks|scoreClock|c[27]~84 ),
	.combout(\proj|getClocks|scoreClock|c[28]~85_combout ),
	.cout());
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[28]~85 .lut_mask = 16'hF00F;
defparam \proj|getClocks|scoreClock|c[28]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y37_N29
dffeas \proj|getClocks|scoreClock|c[28] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\proj|getClocks|scoreClock|c[28]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|getClocks|scoreClock|LessThan0~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|getClocks|scoreClock|c [28]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[28] .is_wysiwyg = "true";
defparam \proj|getClocks|scoreClock|c[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y37_N0
fiftyfivenm_lcell_comb \proj|getClocks|scoreClock|LessThan0~12 (
// Equation(s):
// \proj|getClocks|scoreClock|LessThan0~12_combout  = (!\proj|getClocks|scoreClock|c [27] & (!\proj|getClocks|scoreClock|c [25] & (!\proj|getClocks|scoreClock|c [26] & !\proj|getClocks|scoreClock|c [28])))

	.dataa(\proj|getClocks|scoreClock|c [27]),
	.datab(\proj|getClocks|scoreClock|c [25]),
	.datac(\proj|getClocks|scoreClock|c [26]),
	.datad(\proj|getClocks|scoreClock|c [28]),
	.cin(gnd),
	.combout(\proj|getClocks|scoreClock|LessThan0~12_combout ),
	.cout());
// synopsys translate_off
defparam \proj|getClocks|scoreClock|LessThan0~12 .lut_mask = 16'h0001;
defparam \proj|getClocks|scoreClock|LessThan0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y37_N28
fiftyfivenm_lcell_comb \proj|getClocks|scoreClock|LessThan0~9 (
// Equation(s):
// \proj|getClocks|scoreClock|LessThan0~9_combout  = (!\proj|getClocks|scoreClock|c [18] & (!\proj|getClocks|scoreClock|c [19] & ((!\proj|getClocks|scoreClock|c [16]) # (!\proj|getClocks|scoreClock|c [17]))))

	.dataa(\proj|getClocks|scoreClock|c [17]),
	.datab(\proj|getClocks|scoreClock|c [18]),
	.datac(\proj|getClocks|scoreClock|c [19]),
	.datad(\proj|getClocks|scoreClock|c [16]),
	.cin(gnd),
	.combout(\proj|getClocks|scoreClock|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \proj|getClocks|scoreClock|LessThan0~9 .lut_mask = 16'h0103;
defparam \proj|getClocks|scoreClock|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y37_N22
fiftyfivenm_lcell_comb \proj|getClocks|scoreClock|LessThan0~10 (
// Equation(s):
// \proj|getClocks|scoreClock|LessThan0~10_combout  = (\proj|getClocks|scoreClock|LessThan0~9_combout ) # (!\proj|getClocks|scoreClock|c [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\proj|getClocks|scoreClock|c [20]),
	.datad(\proj|getClocks|scoreClock|LessThan0~9_combout ),
	.cin(gnd),
	.combout(\proj|getClocks|scoreClock|LessThan0~10_combout ),
	.cout());
// synopsys translate_off
defparam \proj|getClocks|scoreClock|LessThan0~10 .lut_mask = 16'hFF0F;
defparam \proj|getClocks|scoreClock|LessThan0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y37_N30
fiftyfivenm_lcell_comb \proj|getClocks|scoreClock|LessThan0~11 (
// Equation(s):
// \proj|getClocks|scoreClock|LessThan0~11_combout  = (!\proj|getClocks|scoreClock|c [24] & (!\proj|getClocks|scoreClock|c [22] & (!\proj|getClocks|scoreClock|c [21] & !\proj|getClocks|scoreClock|c [23])))

	.dataa(\proj|getClocks|scoreClock|c [24]),
	.datab(\proj|getClocks|scoreClock|c [22]),
	.datac(\proj|getClocks|scoreClock|c [21]),
	.datad(\proj|getClocks|scoreClock|c [23]),
	.cin(gnd),
	.combout(\proj|getClocks|scoreClock|LessThan0~11_combout ),
	.cout());
// synopsys translate_off
defparam \proj|getClocks|scoreClock|LessThan0~11 .lut_mask = 16'h0001;
defparam \proj|getClocks|scoreClock|LessThan0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y38_N30
fiftyfivenm_lcell_comb \proj|getClocks|scoreClock|LessThan0~14 (
// Equation(s):
// \proj|getClocks|scoreClock|LessThan0~14_combout  = (((!\proj|getClocks|scoreClock|LessThan0~8_combout  & !\proj|getClocks|scoreClock|LessThan0~10_combout )) # (!\proj|getClocks|scoreClock|LessThan0~11_combout )) # 
// (!\proj|getClocks|scoreClock|LessThan0~12_combout )

	.dataa(\proj|getClocks|scoreClock|LessThan0~8_combout ),
	.datab(\proj|getClocks|scoreClock|LessThan0~12_combout ),
	.datac(\proj|getClocks|scoreClock|LessThan0~10_combout ),
	.datad(\proj|getClocks|scoreClock|LessThan0~11_combout ),
	.cin(gnd),
	.combout(\proj|getClocks|scoreClock|LessThan0~14_combout ),
	.cout());
// synopsys translate_off
defparam \proj|getClocks|scoreClock|LessThan0~14 .lut_mask = 16'h37FF;
defparam \proj|getClocks|scoreClock|LessThan0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y38_N5
dffeas \proj|getClocks|scoreClock|c[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\proj|getClocks|scoreClock|c[0]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|getClocks|scoreClock|LessThan0~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|getClocks|scoreClock|c [0]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[0] .is_wysiwyg = "true";
defparam \proj|getClocks|scoreClock|c[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y38_N6
fiftyfivenm_lcell_comb \proj|getClocks|scoreClock|c[1]~31 (
// Equation(s):
// \proj|getClocks|scoreClock|c[1]~31_combout  = (\proj|getClocks|scoreClock|c [1] & (!\proj|getClocks|scoreClock|c[0]~30 )) # (!\proj|getClocks|scoreClock|c [1] & ((\proj|getClocks|scoreClock|c[0]~30 ) # (GND)))
// \proj|getClocks|scoreClock|c[1]~32  = CARRY((!\proj|getClocks|scoreClock|c[0]~30 ) # (!\proj|getClocks|scoreClock|c [1]))

	.dataa(\proj|getClocks|scoreClock|c [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|getClocks|scoreClock|c[0]~30 ),
	.combout(\proj|getClocks|scoreClock|c[1]~31_combout ),
	.cout(\proj|getClocks|scoreClock|c[1]~32 ));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[1]~31 .lut_mask = 16'h5A5F;
defparam \proj|getClocks|scoreClock|c[1]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y38_N7
dffeas \proj|getClocks|scoreClock|c[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\proj|getClocks|scoreClock|c[1]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|getClocks|scoreClock|LessThan0~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|getClocks|scoreClock|c [1]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[1] .is_wysiwyg = "true";
defparam \proj|getClocks|scoreClock|c[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y38_N8
fiftyfivenm_lcell_comb \proj|getClocks|scoreClock|c[2]~33 (
// Equation(s):
// \proj|getClocks|scoreClock|c[2]~33_combout  = (\proj|getClocks|scoreClock|c [2] & (\proj|getClocks|scoreClock|c[1]~32  $ (GND))) # (!\proj|getClocks|scoreClock|c [2] & (!\proj|getClocks|scoreClock|c[1]~32  & VCC))
// \proj|getClocks|scoreClock|c[2]~34  = CARRY((\proj|getClocks|scoreClock|c [2] & !\proj|getClocks|scoreClock|c[1]~32 ))

	.dataa(gnd),
	.datab(\proj|getClocks|scoreClock|c [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|getClocks|scoreClock|c[1]~32 ),
	.combout(\proj|getClocks|scoreClock|c[2]~33_combout ),
	.cout(\proj|getClocks|scoreClock|c[2]~34 ));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[2]~33 .lut_mask = 16'hC30C;
defparam \proj|getClocks|scoreClock|c[2]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y38_N9
dffeas \proj|getClocks|scoreClock|c[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\proj|getClocks|scoreClock|c[2]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|getClocks|scoreClock|LessThan0~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|getClocks|scoreClock|c [2]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[2] .is_wysiwyg = "true";
defparam \proj|getClocks|scoreClock|c[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y38_N10
fiftyfivenm_lcell_comb \proj|getClocks|scoreClock|c[3]~35 (
// Equation(s):
// \proj|getClocks|scoreClock|c[3]~35_combout  = (\proj|getClocks|scoreClock|c [3] & (!\proj|getClocks|scoreClock|c[2]~34 )) # (!\proj|getClocks|scoreClock|c [3] & ((\proj|getClocks|scoreClock|c[2]~34 ) # (GND)))
// \proj|getClocks|scoreClock|c[3]~36  = CARRY((!\proj|getClocks|scoreClock|c[2]~34 ) # (!\proj|getClocks|scoreClock|c [3]))

	.dataa(\proj|getClocks|scoreClock|c [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|getClocks|scoreClock|c[2]~34 ),
	.combout(\proj|getClocks|scoreClock|c[3]~35_combout ),
	.cout(\proj|getClocks|scoreClock|c[3]~36 ));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[3]~35 .lut_mask = 16'h5A5F;
defparam \proj|getClocks|scoreClock|c[3]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y38_N11
dffeas \proj|getClocks|scoreClock|c[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\proj|getClocks|scoreClock|c[3]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|getClocks|scoreClock|LessThan0~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|getClocks|scoreClock|c [3]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[3] .is_wysiwyg = "true";
defparam \proj|getClocks|scoreClock|c[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y38_N12
fiftyfivenm_lcell_comb \proj|getClocks|scoreClock|c[4]~37 (
// Equation(s):
// \proj|getClocks|scoreClock|c[4]~37_combout  = (\proj|getClocks|scoreClock|c [4] & (\proj|getClocks|scoreClock|c[3]~36  $ (GND))) # (!\proj|getClocks|scoreClock|c [4] & (!\proj|getClocks|scoreClock|c[3]~36  & VCC))
// \proj|getClocks|scoreClock|c[4]~38  = CARRY((\proj|getClocks|scoreClock|c [4] & !\proj|getClocks|scoreClock|c[3]~36 ))

	.dataa(\proj|getClocks|scoreClock|c [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|getClocks|scoreClock|c[3]~36 ),
	.combout(\proj|getClocks|scoreClock|c[4]~37_combout ),
	.cout(\proj|getClocks|scoreClock|c[4]~38 ));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[4]~37 .lut_mask = 16'hA50A;
defparam \proj|getClocks|scoreClock|c[4]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y38_N13
dffeas \proj|getClocks|scoreClock|c[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\proj|getClocks|scoreClock|c[4]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|getClocks|scoreClock|LessThan0~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|getClocks|scoreClock|c [4]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[4] .is_wysiwyg = "true";
defparam \proj|getClocks|scoreClock|c[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y38_N14
fiftyfivenm_lcell_comb \proj|getClocks|scoreClock|c[5]~39 (
// Equation(s):
// \proj|getClocks|scoreClock|c[5]~39_combout  = (\proj|getClocks|scoreClock|c [5] & (!\proj|getClocks|scoreClock|c[4]~38 )) # (!\proj|getClocks|scoreClock|c [5] & ((\proj|getClocks|scoreClock|c[4]~38 ) # (GND)))
// \proj|getClocks|scoreClock|c[5]~40  = CARRY((!\proj|getClocks|scoreClock|c[4]~38 ) # (!\proj|getClocks|scoreClock|c [5]))

	.dataa(gnd),
	.datab(\proj|getClocks|scoreClock|c [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|getClocks|scoreClock|c[4]~38 ),
	.combout(\proj|getClocks|scoreClock|c[5]~39_combout ),
	.cout(\proj|getClocks|scoreClock|c[5]~40 ));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[5]~39 .lut_mask = 16'h3C3F;
defparam \proj|getClocks|scoreClock|c[5]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y38_N15
dffeas \proj|getClocks|scoreClock|c[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\proj|getClocks|scoreClock|c[5]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|getClocks|scoreClock|LessThan0~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|getClocks|scoreClock|c [5]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[5] .is_wysiwyg = "true";
defparam \proj|getClocks|scoreClock|c[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y38_N16
fiftyfivenm_lcell_comb \proj|getClocks|scoreClock|c[6]~41 (
// Equation(s):
// \proj|getClocks|scoreClock|c[6]~41_combout  = (\proj|getClocks|scoreClock|c [6] & (\proj|getClocks|scoreClock|c[5]~40  $ (GND))) # (!\proj|getClocks|scoreClock|c [6] & (!\proj|getClocks|scoreClock|c[5]~40  & VCC))
// \proj|getClocks|scoreClock|c[6]~42  = CARRY((\proj|getClocks|scoreClock|c [6] & !\proj|getClocks|scoreClock|c[5]~40 ))

	.dataa(gnd),
	.datab(\proj|getClocks|scoreClock|c [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|getClocks|scoreClock|c[5]~40 ),
	.combout(\proj|getClocks|scoreClock|c[6]~41_combout ),
	.cout(\proj|getClocks|scoreClock|c[6]~42 ));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[6]~41 .lut_mask = 16'hC30C;
defparam \proj|getClocks|scoreClock|c[6]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y38_N17
dffeas \proj|getClocks|scoreClock|c[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\proj|getClocks|scoreClock|c[6]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|getClocks|scoreClock|LessThan0~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|getClocks|scoreClock|c [6]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[6] .is_wysiwyg = "true";
defparam \proj|getClocks|scoreClock|c[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y38_N18
fiftyfivenm_lcell_comb \proj|getClocks|scoreClock|c[7]~43 (
// Equation(s):
// \proj|getClocks|scoreClock|c[7]~43_combout  = (\proj|getClocks|scoreClock|c [7] & (!\proj|getClocks|scoreClock|c[6]~42 )) # (!\proj|getClocks|scoreClock|c [7] & ((\proj|getClocks|scoreClock|c[6]~42 ) # (GND)))
// \proj|getClocks|scoreClock|c[7]~44  = CARRY((!\proj|getClocks|scoreClock|c[6]~42 ) # (!\proj|getClocks|scoreClock|c [7]))

	.dataa(gnd),
	.datab(\proj|getClocks|scoreClock|c [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|getClocks|scoreClock|c[6]~42 ),
	.combout(\proj|getClocks|scoreClock|c[7]~43_combout ),
	.cout(\proj|getClocks|scoreClock|c[7]~44 ));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[7]~43 .lut_mask = 16'h3C3F;
defparam \proj|getClocks|scoreClock|c[7]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y38_N19
dffeas \proj|getClocks|scoreClock|c[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\proj|getClocks|scoreClock|c[7]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|getClocks|scoreClock|LessThan0~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|getClocks|scoreClock|c [7]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[7] .is_wysiwyg = "true";
defparam \proj|getClocks|scoreClock|c[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y38_N20
fiftyfivenm_lcell_comb \proj|getClocks|scoreClock|c[8]~45 (
// Equation(s):
// \proj|getClocks|scoreClock|c[8]~45_combout  = (\proj|getClocks|scoreClock|c [8] & (\proj|getClocks|scoreClock|c[7]~44  $ (GND))) # (!\proj|getClocks|scoreClock|c [8] & (!\proj|getClocks|scoreClock|c[7]~44  & VCC))
// \proj|getClocks|scoreClock|c[8]~46  = CARRY((\proj|getClocks|scoreClock|c [8] & !\proj|getClocks|scoreClock|c[7]~44 ))

	.dataa(gnd),
	.datab(\proj|getClocks|scoreClock|c [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|getClocks|scoreClock|c[7]~44 ),
	.combout(\proj|getClocks|scoreClock|c[8]~45_combout ),
	.cout(\proj|getClocks|scoreClock|c[8]~46 ));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[8]~45 .lut_mask = 16'hC30C;
defparam \proj|getClocks|scoreClock|c[8]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y38_N21
dffeas \proj|getClocks|scoreClock|c[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\proj|getClocks|scoreClock|c[8]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|getClocks|scoreClock|LessThan0~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|getClocks|scoreClock|c [8]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[8] .is_wysiwyg = "true";
defparam \proj|getClocks|scoreClock|c[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y38_N23
dffeas \proj|getClocks|scoreClock|c[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\proj|getClocks|scoreClock|c[9]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|getClocks|scoreClock|LessThan0~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|getClocks|scoreClock|c [9]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|c[9] .is_wysiwyg = "true";
defparam \proj|getClocks|scoreClock|c[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y38_N2
fiftyfivenm_lcell_comb \proj|getClocks|scoreClock|LessThan0~7 (
// Equation(s):
// \proj|getClocks|scoreClock|LessThan0~7_combout  = ((!\proj|getClocks|scoreClock|c [9] & (!\proj|getClocks|scoreClock|c [11] & !\proj|getClocks|scoreClock|c [10]))) # (!\proj|getClocks|scoreClock|c [12])

	.dataa(\proj|getClocks|scoreClock|c [9]),
	.datab(\proj|getClocks|scoreClock|c [12]),
	.datac(\proj|getClocks|scoreClock|c [11]),
	.datad(\proj|getClocks|scoreClock|c [10]),
	.cin(gnd),
	.combout(\proj|getClocks|scoreClock|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \proj|getClocks|scoreClock|LessThan0~7 .lut_mask = 16'h3337;
defparam \proj|getClocks|scoreClock|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y38_N0
fiftyfivenm_lcell_comb \proj|getClocks|scoreClock|LessThan0~5 (
// Equation(s):
// \proj|getClocks|scoreClock|LessThan0~5_combout  = (((!\proj|getClocks|scoreClock|c [4] & !\proj|getClocks|scoreClock|c [5])) # (!\proj|getClocks|scoreClock|c [6])) # (!\proj|getClocks|scoreClock|c [7])

	.dataa(\proj|getClocks|scoreClock|c [4]),
	.datab(\proj|getClocks|scoreClock|c [7]),
	.datac(\proj|getClocks|scoreClock|c [5]),
	.datad(\proj|getClocks|scoreClock|c [6]),
	.cin(gnd),
	.combout(\proj|getClocks|scoreClock|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \proj|getClocks|scoreClock|LessThan0~5 .lut_mask = 16'h37FF;
defparam \proj|getClocks|scoreClock|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y38_N18
fiftyfivenm_lcell_comb \proj|getClocks|scoreClock|LessThan0~6 (
// Equation(s):
// \proj|getClocks|scoreClock|LessThan0~6_combout  = (!\proj|getClocks|scoreClock|c [11] & (\proj|getClocks|scoreClock|LessThan0~5_combout  & (!\proj|getClocks|scoreClock|c [8] & !\proj|getClocks|scoreClock|c [10])))

	.dataa(\proj|getClocks|scoreClock|c [11]),
	.datab(\proj|getClocks|scoreClock|LessThan0~5_combout ),
	.datac(\proj|getClocks|scoreClock|c [8]),
	.datad(\proj|getClocks|scoreClock|c [10]),
	.cin(gnd),
	.combout(\proj|getClocks|scoreClock|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \proj|getClocks|scoreClock|LessThan0~6 .lut_mask = 16'h0004;
defparam \proj|getClocks|scoreClock|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y38_N26
fiftyfivenm_lcell_comb \proj|getClocks|scoreClock|LessThan0~4 (
// Equation(s):
// \proj|getClocks|scoreClock|LessThan0~4_combout  = (!\proj|getClocks|scoreClock|c [14] & (!\proj|getClocks|scoreClock|c [18] & (!\proj|getClocks|scoreClock|c [13] & !\proj|getClocks|scoreClock|c [19])))

	.dataa(\proj|getClocks|scoreClock|c [14]),
	.datab(\proj|getClocks|scoreClock|c [18]),
	.datac(\proj|getClocks|scoreClock|c [13]),
	.datad(\proj|getClocks|scoreClock|c [19]),
	.cin(gnd),
	.combout(\proj|getClocks|scoreClock|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \proj|getClocks|scoreClock|LessThan0~4 .lut_mask = 16'h0001;
defparam \proj|getClocks|scoreClock|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y38_N10
fiftyfivenm_lcell_comb \proj|getClocks|scoreClock|LessThan0~8 (
// Equation(s):
// \proj|getClocks|scoreClock|LessThan0~8_combout  = (\proj|getClocks|scoreClock|LessThan0~4_combout  & (!\proj|getClocks|scoreClock|c [15] & ((\proj|getClocks|scoreClock|LessThan0~7_combout ) # (\proj|getClocks|scoreClock|LessThan0~6_combout ))))

	.dataa(\proj|getClocks|scoreClock|LessThan0~7_combout ),
	.datab(\proj|getClocks|scoreClock|LessThan0~6_combout ),
	.datac(\proj|getClocks|scoreClock|LessThan0~4_combout ),
	.datad(\proj|getClocks|scoreClock|c [15]),
	.cin(gnd),
	.combout(\proj|getClocks|scoreClock|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \proj|getClocks|scoreClock|LessThan0~8 .lut_mask = 16'h00E0;
defparam \proj|getClocks|scoreClock|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y38_N20
fiftyfivenm_lcell_comb \proj|getClocks|scoreClock|LessThan0~13 (
// Equation(s):
// \proj|getClocks|scoreClock|LessThan0~13_combout  = (\proj|getClocks|scoreClock|LessThan0~12_combout  & \proj|getClocks|scoreClock|LessThan0~11_combout )

	.dataa(gnd),
	.datab(\proj|getClocks|scoreClock|LessThan0~12_combout ),
	.datac(gnd),
	.datad(\proj|getClocks|scoreClock|LessThan0~11_combout ),
	.cin(gnd),
	.combout(\proj|getClocks|scoreClock|LessThan0~13_combout ),
	.cout());
// synopsys translate_off
defparam \proj|getClocks|scoreClock|LessThan0~13 .lut_mask = 16'hCC00;
defparam \proj|getClocks|scoreClock|LessThan0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y38_N12
fiftyfivenm_lcell_comb \proj|getClocks|scoreClock|clkOut10Hz~0 (
// Equation(s):
// \proj|getClocks|scoreClock|clkOut10Hz~0_combout  = \proj|getClocks|scoreClock|clkOut10Hz~q  $ ((((!\proj|getClocks|scoreClock|LessThan0~8_combout  & !\proj|getClocks|scoreClock|LessThan0~10_combout )) # (!\proj|getClocks|scoreClock|LessThan0~13_combout 
// )))

	.dataa(\proj|getClocks|scoreClock|LessThan0~8_combout ),
	.datab(\proj|getClocks|scoreClock|clkOut10Hz~q ),
	.datac(\proj|getClocks|scoreClock|LessThan0~10_combout ),
	.datad(\proj|getClocks|scoreClock|LessThan0~13_combout ),
	.cin(gnd),
	.combout(\proj|getClocks|scoreClock|clkOut10Hz~0_combout ),
	.cout());
// synopsys translate_off
defparam \proj|getClocks|scoreClock|clkOut10Hz~0 .lut_mask = 16'hC933;
defparam \proj|getClocks|scoreClock|clkOut10Hz~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y38_N14
fiftyfivenm_lcell_comb \proj|getClocks|scoreClock|clkOut10Hz~feeder (
// Equation(s):
// \proj|getClocks|scoreClock|clkOut10Hz~feeder_combout  = \proj|getClocks|scoreClock|clkOut10Hz~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\proj|getClocks|scoreClock|clkOut10Hz~0_combout ),
	.cin(gnd),
	.combout(\proj|getClocks|scoreClock|clkOut10Hz~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \proj|getClocks|scoreClock|clkOut10Hz~feeder .lut_mask = 16'hFF00;
defparam \proj|getClocks|scoreClock|clkOut10Hz~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y38_N15
dffeas \proj|getClocks|scoreClock|clkOut10Hz (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\proj|getClocks|scoreClock|clkOut10Hz~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|getClocks|scoreClock|clkOut10Hz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|clkOut10Hz .is_wysiwyg = "true";
defparam \proj|getClocks|scoreClock|clkOut10Hz .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G0
fiftyfivenm_clkctrl \proj|getClocks|scoreClock|clkOut10Hz~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\proj|getClocks|scoreClock|clkOut10Hz~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\proj|getClocks|scoreClock|clkOut10Hz~clkctrl_outclk ));
// synopsys translate_off
defparam \proj|getClocks|scoreClock|clkOut10Hz~clkctrl .clock_type = "global clock";
defparam \proj|getClocks|scoreClock|clkOut10Hz~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .listen_to_nsleep_signal = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N26
fiftyfivenm_lcell_comb \proj|scoreCount|dig0|counter~0 (
// Equation(s):
// \proj|scoreCount|dig0|counter~0_combout  = (\KEY[1]~input_o  & !\proj|scoreCount|dig0|counter [0])

	.dataa(\KEY[1]~input_o ),
	.datab(gnd),
	.datac(\proj|scoreCount|dig0|counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\proj|scoreCount|dig0|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig0|counter~0 .lut_mask = 16'h0A0A;
defparam \proj|scoreCount|dig0|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y51_N27
dffeas \proj|scoreCount|dig0|counter[0] (
	.clk(\proj|getClocks|scoreClock|clkOut10Hz~clkctrl_outclk ),
	.d(\proj|scoreCount|dig0|counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|scoreCount|dig0|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|scoreCount|dig0|counter[0] .is_wysiwyg = "true";
defparam \proj|scoreCount|dig0|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N16
fiftyfivenm_lcell_comb \proj|scoreCount|dig0|Add0~1 (
// Equation(s):
// \proj|scoreCount|dig0|Add0~1_combout  = \proj|scoreCount|dig0|counter [2] $ (((\proj|scoreCount|dig0|counter [0] & \proj|scoreCount|dig0|counter [1])))

	.dataa(gnd),
	.datab(\proj|scoreCount|dig0|counter [0]),
	.datac(\proj|scoreCount|dig0|counter [2]),
	.datad(\proj|scoreCount|dig0|counter [1]),
	.cin(gnd),
	.combout(\proj|scoreCount|dig0|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig0|Add0~1 .lut_mask = 16'h3CF0;
defparam \proj|scoreCount|dig0|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N2
fiftyfivenm_lcell_comb \proj|scoreCount|dig0|counter~3 (
// Equation(s):
// \proj|scoreCount|dig0|counter~3_combout  = (\proj|scoreCount|dig0|counter[3]~1_combout  & (\KEY[1]~input_o  & \proj|scoreCount|dig0|Add0~1_combout ))

	.dataa(gnd),
	.datab(\proj|scoreCount|dig0|counter[3]~1_combout ),
	.datac(\KEY[1]~input_o ),
	.datad(\proj|scoreCount|dig0|Add0~1_combout ),
	.cin(gnd),
	.combout(\proj|scoreCount|dig0|counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig0|counter~3 .lut_mask = 16'hC000;
defparam \proj|scoreCount|dig0|counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y51_N3
dffeas \proj|scoreCount|dig0|counter[2] (
	.clk(\proj|getClocks|scoreClock|clkOut10Hz~clkctrl_outclk ),
	.d(\proj|scoreCount|dig0|counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|scoreCount|dig0|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|scoreCount|dig0|counter[2] .is_wysiwyg = "true";
defparam \proj|scoreCount|dig0|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N18
fiftyfivenm_lcell_comb \proj|scoreCount|dig0|Add0~0 (
// Equation(s):
// \proj|scoreCount|dig0|Add0~0_combout  = \proj|scoreCount|dig0|counter [3] $ (((\proj|scoreCount|dig0|counter [1] & (\proj|scoreCount|dig0|counter [0] & \proj|scoreCount|dig0|counter [2]))))

	.dataa(\proj|scoreCount|dig0|counter [1]),
	.datab(\proj|scoreCount|dig0|counter [0]),
	.datac(\proj|scoreCount|dig0|counter [2]),
	.datad(\proj|scoreCount|dig0|counter [3]),
	.cin(gnd),
	.combout(\proj|scoreCount|dig0|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig0|Add0~0 .lut_mask = 16'h7F80;
defparam \proj|scoreCount|dig0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N28
fiftyfivenm_lcell_comb \proj|scoreCount|dig0|counter~2 (
// Equation(s):
// \proj|scoreCount|dig0|counter~2_combout  = (\proj|scoreCount|dig0|counter[3]~1_combout  & (\KEY[1]~input_o  & \proj|scoreCount|dig0|Add0~0_combout ))

	.dataa(gnd),
	.datab(\proj|scoreCount|dig0|counter[3]~1_combout ),
	.datac(\KEY[1]~input_o ),
	.datad(\proj|scoreCount|dig0|Add0~0_combout ),
	.cin(gnd),
	.combout(\proj|scoreCount|dig0|counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig0|counter~2 .lut_mask = 16'hC000;
defparam \proj|scoreCount|dig0|counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y51_N29
dffeas \proj|scoreCount|dig0|counter[3] (
	.clk(\proj|getClocks|scoreClock|clkOut10Hz~clkctrl_outclk ),
	.d(\proj|scoreCount|dig0|counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|scoreCount|dig0|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|scoreCount|dig0|counter[3] .is_wysiwyg = "true";
defparam \proj|scoreCount|dig0|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N12
fiftyfivenm_lcell_comb \proj|scoreCount|dig0|counter[3]~1 (
// Equation(s):
// \proj|scoreCount|dig0|counter[3]~1_combout  = (\proj|scoreCount|dig0|counter [1]) # ((\proj|scoreCount|dig0|counter [2]) # ((!\proj|scoreCount|dig0|counter [3]) # (!\proj|scoreCount|dig0|counter [0])))

	.dataa(\proj|scoreCount|dig0|counter [1]),
	.datab(\proj|scoreCount|dig0|counter [2]),
	.datac(\proj|scoreCount|dig0|counter [0]),
	.datad(\proj|scoreCount|dig0|counter [3]),
	.cin(gnd),
	.combout(\proj|scoreCount|dig0|counter[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig0|counter[3]~1 .lut_mask = 16'hEFFF;
defparam \proj|scoreCount|dig0|counter[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N10
fiftyfivenm_lcell_comb \proj|scoreCount|dig0|counter~4 (
// Equation(s):
// \proj|scoreCount|dig0|counter~4_combout  = (\KEY[1]~input_o  & (\proj|scoreCount|dig0|counter[3]~1_combout  & (\proj|scoreCount|dig0|counter [0] $ (\proj|scoreCount|dig0|counter [1]))))

	.dataa(\KEY[1]~input_o ),
	.datab(\proj|scoreCount|dig0|counter [0]),
	.datac(\proj|scoreCount|dig0|counter [1]),
	.datad(\proj|scoreCount|dig0|counter[3]~1_combout ),
	.cin(gnd),
	.combout(\proj|scoreCount|dig0|counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig0|counter~4 .lut_mask = 16'h2800;
defparam \proj|scoreCount|dig0|counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y51_N11
dffeas \proj|scoreCount|dig0|counter[1] (
	.clk(\proj|getClocks|scoreClock|clkOut10Hz~clkctrl_outclk ),
	.d(\proj|scoreCount|dig0|counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|scoreCount|dig0|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|scoreCount|dig0|counter[1] .is_wysiwyg = "true";
defparam \proj|scoreCount|dig0|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N22
fiftyfivenm_lcell_comb \proj|displayHex|hexDis0|out[0]~0 (
// Equation(s):
// \proj|displayHex|hexDis0|out[0]~0_combout  = (\proj|scoreCount|dig0|counter [2] & (!\proj|scoreCount|dig0|counter [1] & (\proj|scoreCount|dig0|counter [0] $ (!\proj|scoreCount|dig0|counter [3])))) # (!\proj|scoreCount|dig0|counter [2] & 
// (\proj|scoreCount|dig0|counter [0] & (\proj|scoreCount|dig0|counter [1] $ (!\proj|scoreCount|dig0|counter [3]))))

	.dataa(\proj|scoreCount|dig0|counter [1]),
	.datab(\proj|scoreCount|dig0|counter [2]),
	.datac(\proj|scoreCount|dig0|counter [0]),
	.datad(\proj|scoreCount|dig0|counter [3]),
	.cin(gnd),
	.combout(\proj|displayHex|hexDis0|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \proj|displayHex|hexDis0|out[0]~0 .lut_mask = 16'h6014;
defparam \proj|displayHex|hexDis0|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N4
fiftyfivenm_lcell_comb \proj|displayHex|hexDis0|out[1]~1 (
// Equation(s):
// \proj|displayHex|hexDis0|out[1]~1_combout  = (\proj|scoreCount|dig0|counter [1] & ((\proj|scoreCount|dig0|counter [0] & ((\proj|scoreCount|dig0|counter [3]))) # (!\proj|scoreCount|dig0|counter [0] & (\proj|scoreCount|dig0|counter [2])))) # 
// (!\proj|scoreCount|dig0|counter [1] & (\proj|scoreCount|dig0|counter [2] & (\proj|scoreCount|dig0|counter [0] $ (\proj|scoreCount|dig0|counter [3]))))

	.dataa(\proj|scoreCount|dig0|counter [1]),
	.datab(\proj|scoreCount|dig0|counter [2]),
	.datac(\proj|scoreCount|dig0|counter [0]),
	.datad(\proj|scoreCount|dig0|counter [3]),
	.cin(gnd),
	.combout(\proj|displayHex|hexDis0|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \proj|displayHex|hexDis0|out[1]~1 .lut_mask = 16'hAC48;
defparam \proj|displayHex|hexDis0|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N20
fiftyfivenm_lcell_comb \proj|displayHex|hexDis0|out[2]~2 (
// Equation(s):
// \proj|displayHex|hexDis0|out[2]~2_combout  = (\proj|scoreCount|dig0|counter [2] & (\proj|scoreCount|dig0|counter [3] & ((\proj|scoreCount|dig0|counter [1]) # (!\proj|scoreCount|dig0|counter [0])))) # (!\proj|scoreCount|dig0|counter [2] & 
// (\proj|scoreCount|dig0|counter [1] & (!\proj|scoreCount|dig0|counter [0] & !\proj|scoreCount|dig0|counter [3])))

	.dataa(\proj|scoreCount|dig0|counter [1]),
	.datab(\proj|scoreCount|dig0|counter [2]),
	.datac(\proj|scoreCount|dig0|counter [0]),
	.datad(\proj|scoreCount|dig0|counter [3]),
	.cin(gnd),
	.combout(\proj|displayHex|hexDis0|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \proj|displayHex|hexDis0|out[2]~2 .lut_mask = 16'h8C02;
defparam \proj|displayHex|hexDis0|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N8
fiftyfivenm_lcell_comb \proj|displayHex|hexDis0|out[3]~3 (
// Equation(s):
// \proj|displayHex|hexDis0|out[3]~3_combout  = (\proj|scoreCount|dig0|counter [1] & ((\proj|scoreCount|dig0|counter [2] & (\proj|scoreCount|dig0|counter [0])) # (!\proj|scoreCount|dig0|counter [2] & (!\proj|scoreCount|dig0|counter [0] & 
// \proj|scoreCount|dig0|counter [3])))) # (!\proj|scoreCount|dig0|counter [1] & (!\proj|scoreCount|dig0|counter [3] & (\proj|scoreCount|dig0|counter [2] $ (\proj|scoreCount|dig0|counter [0]))))

	.dataa(\proj|scoreCount|dig0|counter [1]),
	.datab(\proj|scoreCount|dig0|counter [2]),
	.datac(\proj|scoreCount|dig0|counter [0]),
	.datad(\proj|scoreCount|dig0|counter [3]),
	.cin(gnd),
	.combout(\proj|displayHex|hexDis0|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \proj|displayHex|hexDis0|out[3]~3 .lut_mask = 16'h8294;
defparam \proj|displayHex|hexDis0|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N6
fiftyfivenm_lcell_comb \proj|displayHex|hexDis0|out[4]~4 (
// Equation(s):
// \proj|displayHex|hexDis0|out[4]~4_combout  = (\proj|scoreCount|dig0|counter [1] & (((\proj|scoreCount|dig0|counter [0] & !\proj|scoreCount|dig0|counter [3])))) # (!\proj|scoreCount|dig0|counter [1] & ((\proj|scoreCount|dig0|counter [2] & 
// ((!\proj|scoreCount|dig0|counter [3]))) # (!\proj|scoreCount|dig0|counter [2] & (\proj|scoreCount|dig0|counter [0]))))

	.dataa(\proj|scoreCount|dig0|counter [1]),
	.datab(\proj|scoreCount|dig0|counter [2]),
	.datac(\proj|scoreCount|dig0|counter [0]),
	.datad(\proj|scoreCount|dig0|counter [3]),
	.cin(gnd),
	.combout(\proj|displayHex|hexDis0|out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \proj|displayHex|hexDis0|out[4]~4 .lut_mask = 16'h10F4;
defparam \proj|displayHex|hexDis0|out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N24
fiftyfivenm_lcell_comb \proj|displayHex|hexDis0|out[5]~5 (
// Equation(s):
// \proj|displayHex|hexDis0|out[5]~5_combout  = (\proj|scoreCount|dig0|counter [1] & (!\proj|scoreCount|dig0|counter [3] & ((\proj|scoreCount|dig0|counter [0]) # (!\proj|scoreCount|dig0|counter [2])))) # (!\proj|scoreCount|dig0|counter [1] & 
// (\proj|scoreCount|dig0|counter [0] & (\proj|scoreCount|dig0|counter [2] $ (!\proj|scoreCount|dig0|counter [3]))))

	.dataa(\proj|scoreCount|dig0|counter [1]),
	.datab(\proj|scoreCount|dig0|counter [2]),
	.datac(\proj|scoreCount|dig0|counter [0]),
	.datad(\proj|scoreCount|dig0|counter [3]),
	.cin(gnd),
	.combout(\proj|displayHex|hexDis0|out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \proj|displayHex|hexDis0|out[5]~5 .lut_mask = 16'h40B2;
defparam \proj|displayHex|hexDis0|out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N0
fiftyfivenm_lcell_comb \proj|displayHex|hexDis0|out[6]~6 (
// Equation(s):
// \proj|displayHex|hexDis0|out[6]~6_combout  = (\proj|scoreCount|dig0|counter [0] & (!\proj|scoreCount|dig0|counter [3] & (\proj|scoreCount|dig0|counter [1] $ (!\proj|scoreCount|dig0|counter [2])))) # (!\proj|scoreCount|dig0|counter [0] & 
// (!\proj|scoreCount|dig0|counter [1] & (\proj|scoreCount|dig0|counter [2] $ (!\proj|scoreCount|dig0|counter [3]))))

	.dataa(\proj|scoreCount|dig0|counter [1]),
	.datab(\proj|scoreCount|dig0|counter [2]),
	.datac(\proj|scoreCount|dig0|counter [0]),
	.datad(\proj|scoreCount|dig0|counter [3]),
	.cin(gnd),
	.combout(\proj|displayHex|hexDis0|out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \proj|displayHex|hexDis0|out[6]~6 .lut_mask = 16'h0491;
defparam \proj|displayHex|hexDis0|out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N30
fiftyfivenm_lcell_comb \proj|scoreCount|dig0|carry~0 (
// Equation(s):
// \proj|scoreCount|dig0|carry~0_combout  = (!\proj|scoreCount|dig0|carry~q  & ((!\proj|scoreCount|dig0|counter[3]~1_combout ) # (!\KEY[1]~input_o )))

	.dataa(\proj|scoreCount|dig0|carry~q ),
	.datab(gnd),
	.datac(\KEY[1]~input_o ),
	.datad(\proj|scoreCount|dig0|counter[3]~1_combout ),
	.cin(gnd),
	.combout(\proj|scoreCount|dig0|carry~0_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig0|carry~0 .lut_mask = 16'h0555;
defparam \proj|scoreCount|dig0|carry~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N14
fiftyfivenm_lcell_comb \proj|scoreCount|dig0|carry~feeder (
// Equation(s):
// \proj|scoreCount|dig0|carry~feeder_combout  = \proj|scoreCount|dig0|carry~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\proj|scoreCount|dig0|carry~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\proj|scoreCount|dig0|carry~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig0|carry~feeder .lut_mask = 16'hF0F0;
defparam \proj|scoreCount|dig0|carry~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y51_N15
dffeas \proj|scoreCount|dig0|carry (
	.clk(\proj|getClocks|scoreClock|clkOut10Hz~clkctrl_outclk ),
	.d(\proj|scoreCount|dig0|carry~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|scoreCount|dig0|carry~q ),
	.prn(vcc));
// synopsys translate_off
defparam \proj|scoreCount|dig0|carry .is_wysiwyg = "true";
defparam \proj|scoreCount|dig0|carry .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G13
fiftyfivenm_clkctrl \proj|scoreCount|dig0|carry~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\proj|scoreCount|dig0|carry~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\proj|scoreCount|dig0|carry~clkctrl_outclk ));
// synopsys translate_off
defparam \proj|scoreCount|dig0|carry~clkctrl .clock_type = "global clock";
defparam \proj|scoreCount|dig0|carry~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N2
fiftyfivenm_lcell_comb \proj|scoreCount|dig1|counter~0 (
// Equation(s):
// \proj|scoreCount|dig1|counter~0_combout  = (\KEY[1]~input_o  & !\proj|scoreCount|dig1|counter [0])

	.dataa(gnd),
	.datab(\KEY[1]~input_o ),
	.datac(\proj|scoreCount|dig1|counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\proj|scoreCount|dig1|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig1|counter~0 .lut_mask = 16'h0C0C;
defparam \proj|scoreCount|dig1|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y53_N3
dffeas \proj|scoreCount|dig1|counter[0] (
	.clk(\proj|scoreCount|dig0|carry~clkctrl_outclk ),
	.d(\proj|scoreCount|dig1|counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|scoreCount|dig1|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|scoreCount|dig1|counter[0] .is_wysiwyg = "true";
defparam \proj|scoreCount|dig1|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N12
fiftyfivenm_lcell_comb \proj|scoreCount|dig1|Add0~1 (
// Equation(s):
// \proj|scoreCount|dig1|Add0~1_combout  = \proj|scoreCount|dig1|counter [2] $ (((\proj|scoreCount|dig1|counter [0] & \proj|scoreCount|dig1|counter [1])))

	.dataa(gnd),
	.datab(\proj|scoreCount|dig1|counter [0]),
	.datac(\proj|scoreCount|dig1|counter [1]),
	.datad(\proj|scoreCount|dig1|counter [2]),
	.cin(gnd),
	.combout(\proj|scoreCount|dig1|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig1|Add0~1 .lut_mask = 16'h3FC0;
defparam \proj|scoreCount|dig1|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N6
fiftyfivenm_lcell_comb \proj|scoreCount|dig1|counter~3 (
// Equation(s):
// \proj|scoreCount|dig1|counter~3_combout  = (\proj|scoreCount|dig1|Add0~1_combout  & (\KEY[1]~input_o  & \proj|scoreCount|dig1|counter[0]~1_combout ))

	.dataa(\proj|scoreCount|dig1|Add0~1_combout ),
	.datab(\KEY[1]~input_o ),
	.datac(gnd),
	.datad(\proj|scoreCount|dig1|counter[0]~1_combout ),
	.cin(gnd),
	.combout(\proj|scoreCount|dig1|counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig1|counter~3 .lut_mask = 16'h8800;
defparam \proj|scoreCount|dig1|counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y53_N7
dffeas \proj|scoreCount|dig1|counter[2] (
	.clk(\proj|scoreCount|dig0|carry~clkctrl_outclk ),
	.d(\proj|scoreCount|dig1|counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|scoreCount|dig1|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|scoreCount|dig1|counter[2] .is_wysiwyg = "true";
defparam \proj|scoreCount|dig1|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N24
fiftyfivenm_lcell_comb \proj|scoreCount|dig1|Add0~0 (
// Equation(s):
// \proj|scoreCount|dig1|Add0~0_combout  = \proj|scoreCount|dig1|counter [3] $ (((\proj|scoreCount|dig1|counter [0] & (\proj|scoreCount|dig1|counter [1] & \proj|scoreCount|dig1|counter [2]))))

	.dataa(\proj|scoreCount|dig1|counter [3]),
	.datab(\proj|scoreCount|dig1|counter [0]),
	.datac(\proj|scoreCount|dig1|counter [1]),
	.datad(\proj|scoreCount|dig1|counter [2]),
	.cin(gnd),
	.combout(\proj|scoreCount|dig1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig1|Add0~0 .lut_mask = 16'h6AAA;
defparam \proj|scoreCount|dig1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N26
fiftyfivenm_lcell_comb \proj|scoreCount|dig1|counter~2 (
// Equation(s):
// \proj|scoreCount|dig1|counter~2_combout  = (\KEY[1]~input_o  & (\proj|scoreCount|dig1|Add0~0_combout  & \proj|scoreCount|dig1|counter[0]~1_combout ))

	.dataa(gnd),
	.datab(\KEY[1]~input_o ),
	.datac(\proj|scoreCount|dig1|Add0~0_combout ),
	.datad(\proj|scoreCount|dig1|counter[0]~1_combout ),
	.cin(gnd),
	.combout(\proj|scoreCount|dig1|counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig1|counter~2 .lut_mask = 16'hC000;
defparam \proj|scoreCount|dig1|counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y53_N27
dffeas \proj|scoreCount|dig1|counter[3] (
	.clk(\proj|scoreCount|dig0|carry~clkctrl_outclk ),
	.d(\proj|scoreCount|dig1|counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|scoreCount|dig1|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|scoreCount|dig1|counter[3] .is_wysiwyg = "true";
defparam \proj|scoreCount|dig1|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N28
fiftyfivenm_lcell_comb \proj|scoreCount|dig1|counter[0]~1 (
// Equation(s):
// \proj|scoreCount|dig1|counter[0]~1_combout  = (\proj|scoreCount|dig1|counter [2]) # ((\proj|scoreCount|dig1|counter [1]) # ((!\proj|scoreCount|dig1|counter [0]) # (!\proj|scoreCount|dig1|counter [3])))

	.dataa(\proj|scoreCount|dig1|counter [2]),
	.datab(\proj|scoreCount|dig1|counter [1]),
	.datac(\proj|scoreCount|dig1|counter [3]),
	.datad(\proj|scoreCount|dig1|counter [0]),
	.cin(gnd),
	.combout(\proj|scoreCount|dig1|counter[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig1|counter[0]~1 .lut_mask = 16'hEFFF;
defparam \proj|scoreCount|dig1|counter[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N8
fiftyfivenm_lcell_comb \proj|scoreCount|dig1|counter~4 (
// Equation(s):
// \proj|scoreCount|dig1|counter~4_combout  = (\KEY[1]~input_o  & (\proj|scoreCount|dig1|counter[0]~1_combout  & (\proj|scoreCount|dig1|counter [0] $ (\proj|scoreCount|dig1|counter [1]))))

	.dataa(\proj|scoreCount|dig1|counter [0]),
	.datab(\KEY[1]~input_o ),
	.datac(\proj|scoreCount|dig1|counter [1]),
	.datad(\proj|scoreCount|dig1|counter[0]~1_combout ),
	.cin(gnd),
	.combout(\proj|scoreCount|dig1|counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig1|counter~4 .lut_mask = 16'h4800;
defparam \proj|scoreCount|dig1|counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y53_N9
dffeas \proj|scoreCount|dig1|counter[1] (
	.clk(\proj|scoreCount|dig0|carry~clkctrl_outclk ),
	.d(\proj|scoreCount|dig1|counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|scoreCount|dig1|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|scoreCount|dig1|counter[1] .is_wysiwyg = "true";
defparam \proj|scoreCount|dig1|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N14
fiftyfivenm_lcell_comb \proj|displayHex|hexDis1|out[0]~0 (
// Equation(s):
// \proj|displayHex|hexDis1|out[0]~0_combout  = (\proj|scoreCount|dig1|counter [3] & (\proj|scoreCount|dig1|counter [0] & (\proj|scoreCount|dig1|counter [1] $ (\proj|scoreCount|dig1|counter [2])))) # (!\proj|scoreCount|dig1|counter [3] & 
// (!\proj|scoreCount|dig1|counter [1] & (\proj|scoreCount|dig1|counter [0] $ (\proj|scoreCount|dig1|counter [2]))))

	.dataa(\proj|scoreCount|dig1|counter [0]),
	.datab(\proj|scoreCount|dig1|counter [1]),
	.datac(\proj|scoreCount|dig1|counter [3]),
	.datad(\proj|scoreCount|dig1|counter [2]),
	.cin(gnd),
	.combout(\proj|displayHex|hexDis1|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \proj|displayHex|hexDis1|out[0]~0 .lut_mask = 16'h2182;
defparam \proj|displayHex|hexDis1|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N4
fiftyfivenm_lcell_comb \proj|displayHex|hexDis1|out[1]~1 (
// Equation(s):
// \proj|displayHex|hexDis1|out[1]~1_combout  = (\proj|scoreCount|dig1|counter [1] & ((\proj|scoreCount|dig1|counter [0] & (\proj|scoreCount|dig1|counter [3])) # (!\proj|scoreCount|dig1|counter [0] & ((\proj|scoreCount|dig1|counter [2]))))) # 
// (!\proj|scoreCount|dig1|counter [1] & (\proj|scoreCount|dig1|counter [2] & (\proj|scoreCount|dig1|counter [0] $ (\proj|scoreCount|dig1|counter [3]))))

	.dataa(\proj|scoreCount|dig1|counter [0]),
	.datab(\proj|scoreCount|dig1|counter [1]),
	.datac(\proj|scoreCount|dig1|counter [3]),
	.datad(\proj|scoreCount|dig1|counter [2]),
	.cin(gnd),
	.combout(\proj|displayHex|hexDis1|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \proj|displayHex|hexDis1|out[1]~1 .lut_mask = 16'hD680;
defparam \proj|displayHex|hexDis1|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N10
fiftyfivenm_lcell_comb \proj|displayHex|hexDis1|out[2]~2 (
// Equation(s):
// \proj|displayHex|hexDis1|out[2]~2_combout  = (\proj|scoreCount|dig1|counter [3] & (\proj|scoreCount|dig1|counter [2] & ((\proj|scoreCount|dig1|counter [1]) # (!\proj|scoreCount|dig1|counter [0])))) # (!\proj|scoreCount|dig1|counter [3] & 
// (!\proj|scoreCount|dig1|counter [0] & (\proj|scoreCount|dig1|counter [1] & !\proj|scoreCount|dig1|counter [2])))

	.dataa(\proj|scoreCount|dig1|counter [0]),
	.datab(\proj|scoreCount|dig1|counter [1]),
	.datac(\proj|scoreCount|dig1|counter [3]),
	.datad(\proj|scoreCount|dig1|counter [2]),
	.cin(gnd),
	.combout(\proj|displayHex|hexDis1|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \proj|displayHex|hexDis1|out[2]~2 .lut_mask = 16'hD004;
defparam \proj|displayHex|hexDis1|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N22
fiftyfivenm_lcell_comb \proj|displayHex|hexDis1|out[3]~3 (
// Equation(s):
// \proj|displayHex|hexDis1|out[3]~3_combout  = (\proj|scoreCount|dig1|counter [1] & ((\proj|scoreCount|dig1|counter [0] & ((\proj|scoreCount|dig1|counter [2]))) # (!\proj|scoreCount|dig1|counter [0] & (\proj|scoreCount|dig1|counter [3] & 
// !\proj|scoreCount|dig1|counter [2])))) # (!\proj|scoreCount|dig1|counter [1] & (!\proj|scoreCount|dig1|counter [3] & (\proj|scoreCount|dig1|counter [0] $ (\proj|scoreCount|dig1|counter [2]))))

	.dataa(\proj|scoreCount|dig1|counter [0]),
	.datab(\proj|scoreCount|dig1|counter [1]),
	.datac(\proj|scoreCount|dig1|counter [3]),
	.datad(\proj|scoreCount|dig1|counter [2]),
	.cin(gnd),
	.combout(\proj|displayHex|hexDis1|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \proj|displayHex|hexDis1|out[3]~3 .lut_mask = 16'h8942;
defparam \proj|displayHex|hexDis1|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N18
fiftyfivenm_lcell_comb \proj|displayHex|hexDis1|out[4]~4 (
// Equation(s):
// \proj|displayHex|hexDis1|out[4]~4_combout  = (\proj|scoreCount|dig1|counter [1] & (\proj|scoreCount|dig1|counter [0] & (!\proj|scoreCount|dig1|counter [3]))) # (!\proj|scoreCount|dig1|counter [1] & ((\proj|scoreCount|dig1|counter [2] & 
// ((!\proj|scoreCount|dig1|counter [3]))) # (!\proj|scoreCount|dig1|counter [2] & (\proj|scoreCount|dig1|counter [0]))))

	.dataa(\proj|scoreCount|dig1|counter [0]),
	.datab(\proj|scoreCount|dig1|counter [1]),
	.datac(\proj|scoreCount|dig1|counter [3]),
	.datad(\proj|scoreCount|dig1|counter [2]),
	.cin(gnd),
	.combout(\proj|displayHex|hexDis1|out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \proj|displayHex|hexDis1|out[4]~4 .lut_mask = 16'h0B2A;
defparam \proj|displayHex|hexDis1|out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N0
fiftyfivenm_lcell_comb \proj|displayHex|hexDis1|out[5]~5 (
// Equation(s):
// \proj|displayHex|hexDis1|out[5]~5_combout  = (\proj|scoreCount|dig1|counter [0] & (\proj|scoreCount|dig1|counter [3] $ (((\proj|scoreCount|dig1|counter [1]) # (!\proj|scoreCount|dig1|counter [2]))))) # (!\proj|scoreCount|dig1|counter [0] & 
// (\proj|scoreCount|dig1|counter [1] & (!\proj|scoreCount|dig1|counter [3] & !\proj|scoreCount|dig1|counter [2])))

	.dataa(\proj|scoreCount|dig1|counter [0]),
	.datab(\proj|scoreCount|dig1|counter [1]),
	.datac(\proj|scoreCount|dig1|counter [3]),
	.datad(\proj|scoreCount|dig1|counter [2]),
	.cin(gnd),
	.combout(\proj|displayHex|hexDis1|out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \proj|displayHex|hexDis1|out[5]~5 .lut_mask = 16'h280E;
defparam \proj|displayHex|hexDis1|out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N16
fiftyfivenm_lcell_comb \proj|displayHex|hexDis1|out[6]~6 (
// Equation(s):
// \proj|displayHex|hexDis1|out[6]~6_combout  = (\proj|scoreCount|dig1|counter [0] & (!\proj|scoreCount|dig1|counter [3] & (\proj|scoreCount|dig1|counter [1] $ (!\proj|scoreCount|dig1|counter [2])))) # (!\proj|scoreCount|dig1|counter [0] & 
// (!\proj|scoreCount|dig1|counter [1] & (\proj|scoreCount|dig1|counter [3] $ (!\proj|scoreCount|dig1|counter [2]))))

	.dataa(\proj|scoreCount|dig1|counter [0]),
	.datab(\proj|scoreCount|dig1|counter [1]),
	.datac(\proj|scoreCount|dig1|counter [3]),
	.datad(\proj|scoreCount|dig1|counter [2]),
	.cin(gnd),
	.combout(\proj|displayHex|hexDis1|out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \proj|displayHex|hexDis1|out[6]~6 .lut_mask = 16'h1803;
defparam \proj|displayHex|hexDis1|out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N30
fiftyfivenm_lcell_comb \proj|scoreCount|dig1|carry~0 (
// Equation(s):
// \proj|scoreCount|dig1|carry~0_combout  = (!\proj|scoreCount|dig1|carry~q  & ((!\proj|scoreCount|dig1|counter[0]~1_combout ) # (!\KEY[1]~input_o )))

	.dataa(gnd),
	.datab(\KEY[1]~input_o ),
	.datac(\proj|scoreCount|dig1|carry~q ),
	.datad(\proj|scoreCount|dig1|counter[0]~1_combout ),
	.cin(gnd),
	.combout(\proj|scoreCount|dig1|carry~0_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig1|carry~0 .lut_mask = 16'h030F;
defparam \proj|scoreCount|dig1|carry~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N20
fiftyfivenm_lcell_comb \proj|scoreCount|dig1|carry~feeder (
// Equation(s):
// \proj|scoreCount|dig1|carry~feeder_combout  = \proj|scoreCount|dig1|carry~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\proj|scoreCount|dig1|carry~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\proj|scoreCount|dig1|carry~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig1|carry~feeder .lut_mask = 16'hF0F0;
defparam \proj|scoreCount|dig1|carry~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y53_N21
dffeas \proj|scoreCount|dig1|carry (
	.clk(\proj|scoreCount|dig0|carry~clkctrl_outclk ),
	.d(\proj|scoreCount|dig1|carry~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|scoreCount|dig1|carry~q ),
	.prn(vcc));
// synopsys translate_off
defparam \proj|scoreCount|dig1|carry .is_wysiwyg = "true";
defparam \proj|scoreCount|dig1|carry .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G14
fiftyfivenm_clkctrl \proj|scoreCount|dig1|carry~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\proj|scoreCount|dig1|carry~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\proj|scoreCount|dig1|carry~clkctrl_outclk ));
// synopsys translate_off
defparam \proj|scoreCount|dig1|carry~clkctrl .clock_type = "global clock";
defparam \proj|scoreCount|dig1|carry~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N4
fiftyfivenm_lcell_comb \proj|scoreCount|dig2|counter~0 (
// Equation(s):
// \proj|scoreCount|dig2|counter~0_combout  = (!\proj|scoreCount|dig2|counter [0] & \KEY[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\proj|scoreCount|dig2|counter [0]),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\proj|scoreCount|dig2|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig2|counter~0 .lut_mask = 16'h0F00;
defparam \proj|scoreCount|dig2|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y43_N5
dffeas \proj|scoreCount|dig2|counter[0] (
	.clk(\proj|scoreCount|dig1|carry~clkctrl_outclk ),
	.d(\proj|scoreCount|dig2|counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|scoreCount|dig2|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|scoreCount|dig2|counter[0] .is_wysiwyg = "true";
defparam \proj|scoreCount|dig2|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N22
fiftyfivenm_lcell_comb \proj|scoreCount|dig2|counter~3 (
// Equation(s):
// \proj|scoreCount|dig2|counter~3_combout  = (\KEY[1]~input_o  & (\proj|scoreCount|dig2|counter [2] $ (((\proj|scoreCount|dig2|counter [1] & \proj|scoreCount|dig2|counter [0])))))

	.dataa(\proj|scoreCount|dig2|counter [1]),
	.datab(\KEY[1]~input_o ),
	.datac(\proj|scoreCount|dig2|counter [2]),
	.datad(\proj|scoreCount|dig2|counter [0]),
	.cin(gnd),
	.combout(\proj|scoreCount|dig2|counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig2|counter~3 .lut_mask = 16'h48C0;
defparam \proj|scoreCount|dig2|counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y43_N23
dffeas \proj|scoreCount|dig2|counter[2] (
	.clk(\proj|scoreCount|dig1|carry~clkctrl_outclk ),
	.d(\proj|scoreCount|dig2|counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|scoreCount|dig2|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|scoreCount|dig2|counter[2] .is_wysiwyg = "true";
defparam \proj|scoreCount|dig2|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N26
fiftyfivenm_lcell_comb \proj|scoreCount|dig2|Add0~0 (
// Equation(s):
// \proj|scoreCount|dig2|Add0~0_combout  = \proj|scoreCount|dig2|counter [3] $ (((\proj|scoreCount|dig2|counter [0] & (\proj|scoreCount|dig2|counter [1] & \proj|scoreCount|dig2|counter [2]))))

	.dataa(\proj|scoreCount|dig2|counter [3]),
	.datab(\proj|scoreCount|dig2|counter [0]),
	.datac(\proj|scoreCount|dig2|counter [1]),
	.datad(\proj|scoreCount|dig2|counter [2]),
	.cin(gnd),
	.combout(\proj|scoreCount|dig2|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig2|Add0~0 .lut_mask = 16'h6AAA;
defparam \proj|scoreCount|dig2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N10
fiftyfivenm_lcell_comb \proj|scoreCount|dig2|counter~2 (
// Equation(s):
// \proj|scoreCount|dig2|counter~2_combout  = (\proj|scoreCount|dig2|counter[3]~1_combout  & (\KEY[1]~input_o  & \proj|scoreCount|dig2|Add0~0_combout ))

	.dataa(\proj|scoreCount|dig2|counter[3]~1_combout ),
	.datab(\KEY[1]~input_o ),
	.datac(\proj|scoreCount|dig2|Add0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\proj|scoreCount|dig2|counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig2|counter~2 .lut_mask = 16'h8080;
defparam \proj|scoreCount|dig2|counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y43_N11
dffeas \proj|scoreCount|dig2|counter[3] (
	.clk(\proj|scoreCount|dig1|carry~clkctrl_outclk ),
	.d(\proj|scoreCount|dig2|counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|scoreCount|dig2|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|scoreCount|dig2|counter[3] .is_wysiwyg = "true";
defparam \proj|scoreCount|dig2|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N2
fiftyfivenm_lcell_comb \proj|scoreCount|dig2|counter[3]~1 (
// Equation(s):
// \proj|scoreCount|dig2|counter[3]~1_combout  = (\proj|scoreCount|dig2|counter [2]) # ((\proj|scoreCount|dig2|counter [1]) # ((!\proj|scoreCount|dig2|counter [3]) # (!\proj|scoreCount|dig2|counter [0])))

	.dataa(\proj|scoreCount|dig2|counter [2]),
	.datab(\proj|scoreCount|dig2|counter [1]),
	.datac(\proj|scoreCount|dig2|counter [0]),
	.datad(\proj|scoreCount|dig2|counter [3]),
	.cin(gnd),
	.combout(\proj|scoreCount|dig2|counter[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig2|counter[3]~1 .lut_mask = 16'hEFFF;
defparam \proj|scoreCount|dig2|counter[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N8
fiftyfivenm_lcell_comb \proj|scoreCount|dig2|counter~4 (
// Equation(s):
// \proj|scoreCount|dig2|counter~4_combout  = (\proj|scoreCount|dig2|counter[3]~1_combout  & (\KEY[1]~input_o  & (\proj|scoreCount|dig2|counter [1] $ (\proj|scoreCount|dig2|counter [0]))))

	.dataa(\proj|scoreCount|dig2|counter[3]~1_combout ),
	.datab(\KEY[1]~input_o ),
	.datac(\proj|scoreCount|dig2|counter [1]),
	.datad(\proj|scoreCount|dig2|counter [0]),
	.cin(gnd),
	.combout(\proj|scoreCount|dig2|counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig2|counter~4 .lut_mask = 16'h0880;
defparam \proj|scoreCount|dig2|counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y43_N9
dffeas \proj|scoreCount|dig2|counter[1] (
	.clk(\proj|scoreCount|dig1|carry~clkctrl_outclk ),
	.d(\proj|scoreCount|dig2|counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|scoreCount|dig2|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|scoreCount|dig2|counter[1] .is_wysiwyg = "true";
defparam \proj|scoreCount|dig2|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N0
fiftyfivenm_lcell_comb \proj|displayHex|hexDis2|out[0]~0 (
// Equation(s):
// \proj|displayHex|hexDis2|out[0]~0_combout  = (\proj|scoreCount|dig2|counter [2] & (!\proj|scoreCount|dig2|counter [1] & (\proj|scoreCount|dig2|counter [3] $ (!\proj|scoreCount|dig2|counter [0])))) # (!\proj|scoreCount|dig2|counter [2] & 
// (\proj|scoreCount|dig2|counter [0] & (\proj|scoreCount|dig2|counter [1] $ (!\proj|scoreCount|dig2|counter [3]))))

	.dataa(\proj|scoreCount|dig2|counter [1]),
	.datab(\proj|scoreCount|dig2|counter [2]),
	.datac(\proj|scoreCount|dig2|counter [3]),
	.datad(\proj|scoreCount|dig2|counter [0]),
	.cin(gnd),
	.combout(\proj|displayHex|hexDis2|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \proj|displayHex|hexDis2|out[0]~0 .lut_mask = 16'h6104;
defparam \proj|displayHex|hexDis2|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N20
fiftyfivenm_lcell_comb \proj|displayHex|hexDis2|out[1]~1 (
// Equation(s):
// \proj|displayHex|hexDis2|out[1]~1_combout  = (\proj|scoreCount|dig2|counter [1] & ((\proj|scoreCount|dig2|counter [0] & ((\proj|scoreCount|dig2|counter [3]))) # (!\proj|scoreCount|dig2|counter [0] & (\proj|scoreCount|dig2|counter [2])))) # 
// (!\proj|scoreCount|dig2|counter [1] & (\proj|scoreCount|dig2|counter [2] & (\proj|scoreCount|dig2|counter [3] $ (\proj|scoreCount|dig2|counter [0]))))

	.dataa(\proj|scoreCount|dig2|counter [1]),
	.datab(\proj|scoreCount|dig2|counter [2]),
	.datac(\proj|scoreCount|dig2|counter [3]),
	.datad(\proj|scoreCount|dig2|counter [0]),
	.cin(gnd),
	.combout(\proj|displayHex|hexDis2|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \proj|displayHex|hexDis2|out[1]~1 .lut_mask = 16'hA4C8;
defparam \proj|displayHex|hexDis2|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N14
fiftyfivenm_lcell_comb \proj|displayHex|hexDis2|out[2]~2 (
// Equation(s):
// \proj|displayHex|hexDis2|out[2]~2_combout  = (\proj|scoreCount|dig2|counter [2] & (\proj|scoreCount|dig2|counter [3] & ((\proj|scoreCount|dig2|counter [1]) # (!\proj|scoreCount|dig2|counter [0])))) # (!\proj|scoreCount|dig2|counter [2] & 
// (\proj|scoreCount|dig2|counter [1] & (!\proj|scoreCount|dig2|counter [3] & !\proj|scoreCount|dig2|counter [0])))

	.dataa(\proj|scoreCount|dig2|counter [1]),
	.datab(\proj|scoreCount|dig2|counter [2]),
	.datac(\proj|scoreCount|dig2|counter [3]),
	.datad(\proj|scoreCount|dig2|counter [0]),
	.cin(gnd),
	.combout(\proj|displayHex|hexDis2|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \proj|displayHex|hexDis2|out[2]~2 .lut_mask = 16'h80C2;
defparam \proj|displayHex|hexDis2|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N16
fiftyfivenm_lcell_comb \proj|displayHex|hexDis2|out[3]~3 (
// Equation(s):
// \proj|displayHex|hexDis2|out[3]~3_combout  = (\proj|scoreCount|dig2|counter [1] & ((\proj|scoreCount|dig2|counter [2] & ((\proj|scoreCount|dig2|counter [0]))) # (!\proj|scoreCount|dig2|counter [2] & (\proj|scoreCount|dig2|counter [3] & 
// !\proj|scoreCount|dig2|counter [0])))) # (!\proj|scoreCount|dig2|counter [1] & (!\proj|scoreCount|dig2|counter [3] & (\proj|scoreCount|dig2|counter [2] $ (\proj|scoreCount|dig2|counter [0]))))

	.dataa(\proj|scoreCount|dig2|counter [1]),
	.datab(\proj|scoreCount|dig2|counter [2]),
	.datac(\proj|scoreCount|dig2|counter [3]),
	.datad(\proj|scoreCount|dig2|counter [0]),
	.cin(gnd),
	.combout(\proj|displayHex|hexDis2|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \proj|displayHex|hexDis2|out[3]~3 .lut_mask = 16'h8924;
defparam \proj|displayHex|hexDis2|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N24
fiftyfivenm_lcell_comb \proj|displayHex|hexDis2|out[4]~4 (
// Equation(s):
// \proj|displayHex|hexDis2|out[4]~4_combout  = (\proj|scoreCount|dig2|counter [1] & (((!\proj|scoreCount|dig2|counter [3] & \proj|scoreCount|dig2|counter [0])))) # (!\proj|scoreCount|dig2|counter [1] & ((\proj|scoreCount|dig2|counter [2] & 
// (!\proj|scoreCount|dig2|counter [3])) # (!\proj|scoreCount|dig2|counter [2] & ((\proj|scoreCount|dig2|counter [0])))))

	.dataa(\proj|scoreCount|dig2|counter [1]),
	.datab(\proj|scoreCount|dig2|counter [2]),
	.datac(\proj|scoreCount|dig2|counter [3]),
	.datad(\proj|scoreCount|dig2|counter [0]),
	.cin(gnd),
	.combout(\proj|displayHex|hexDis2|out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \proj|displayHex|hexDis2|out[4]~4 .lut_mask = 16'h1F04;
defparam \proj|displayHex|hexDis2|out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N6
fiftyfivenm_lcell_comb \proj|displayHex|hexDis2|out[5]~5 (
// Equation(s):
// \proj|displayHex|hexDis2|out[5]~5_combout  = (\proj|scoreCount|dig2|counter [1] & (!\proj|scoreCount|dig2|counter [3] & ((\proj|scoreCount|dig2|counter [0]) # (!\proj|scoreCount|dig2|counter [2])))) # (!\proj|scoreCount|dig2|counter [1] & 
// (\proj|scoreCount|dig2|counter [0] & (\proj|scoreCount|dig2|counter [2] $ (!\proj|scoreCount|dig2|counter [3]))))

	.dataa(\proj|scoreCount|dig2|counter [1]),
	.datab(\proj|scoreCount|dig2|counter [2]),
	.datac(\proj|scoreCount|dig2|counter [3]),
	.datad(\proj|scoreCount|dig2|counter [0]),
	.cin(gnd),
	.combout(\proj|displayHex|hexDis2|out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \proj|displayHex|hexDis2|out[5]~5 .lut_mask = 16'h4B02;
defparam \proj|displayHex|hexDis2|out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N28
fiftyfivenm_lcell_comb \proj|displayHex|hexDis2|out[6]~6 (
// Equation(s):
// \proj|displayHex|hexDis2|out[6]~6_combout  = (\proj|scoreCount|dig2|counter [0] & (!\proj|scoreCount|dig2|counter [3] & (\proj|scoreCount|dig2|counter [1] $ (!\proj|scoreCount|dig2|counter [2])))) # (!\proj|scoreCount|dig2|counter [0] & 
// (!\proj|scoreCount|dig2|counter [1] & (\proj|scoreCount|dig2|counter [2] $ (!\proj|scoreCount|dig2|counter [3]))))

	.dataa(\proj|scoreCount|dig2|counter [1]),
	.datab(\proj|scoreCount|dig2|counter [2]),
	.datac(\proj|scoreCount|dig2|counter [3]),
	.datad(\proj|scoreCount|dig2|counter [0]),
	.cin(gnd),
	.combout(\proj|displayHex|hexDis2|out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \proj|displayHex|hexDis2|out[6]~6 .lut_mask = 16'h0941;
defparam \proj|displayHex|hexDis2|out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N30
fiftyfivenm_lcell_comb \proj|scoreCount|dig2|carry~0 (
// Equation(s):
// \proj|scoreCount|dig2|carry~0_combout  = (!\proj|scoreCount|dig2|carry~q  & ((!\proj|scoreCount|dig2|counter[3]~1_combout ) # (!\KEY[1]~input_o )))

	.dataa(\proj|scoreCount|dig2|carry~q ),
	.datab(\KEY[1]~input_o ),
	.datac(gnd),
	.datad(\proj|scoreCount|dig2|counter[3]~1_combout ),
	.cin(gnd),
	.combout(\proj|scoreCount|dig2|carry~0_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig2|carry~0 .lut_mask = 16'h1155;
defparam \proj|scoreCount|dig2|carry~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N18
fiftyfivenm_lcell_comb \proj|scoreCount|dig2|carry~feeder (
// Equation(s):
// \proj|scoreCount|dig2|carry~feeder_combout  = \proj|scoreCount|dig2|carry~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\proj|scoreCount|dig2|carry~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\proj|scoreCount|dig2|carry~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig2|carry~feeder .lut_mask = 16'hF0F0;
defparam \proj|scoreCount|dig2|carry~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y43_N19
dffeas \proj|scoreCount|dig2|carry (
	.clk(\proj|scoreCount|dig1|carry~clkctrl_outclk ),
	.d(\proj|scoreCount|dig2|carry~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|scoreCount|dig2|carry~q ),
	.prn(vcc));
// synopsys translate_off
defparam \proj|scoreCount|dig2|carry .is_wysiwyg = "true";
defparam \proj|scoreCount|dig2|carry .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G7
fiftyfivenm_clkctrl \proj|scoreCount|dig2|carry~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\proj|scoreCount|dig2|carry~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\proj|scoreCount|dig2|carry~clkctrl_outclk ));
// synopsys translate_off
defparam \proj|scoreCount|dig2|carry~clkctrl .clock_type = "global clock";
defparam \proj|scoreCount|dig2|carry~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N22
fiftyfivenm_lcell_comb \proj|scoreCount|dig3|counter~0 (
// Equation(s):
// \proj|scoreCount|dig3|counter~0_combout  = (\KEY[1]~input_o  & !\proj|scoreCount|dig3|counter [0])

	.dataa(gnd),
	.datab(\KEY[1]~input_o ),
	.datac(\proj|scoreCount|dig3|counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\proj|scoreCount|dig3|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig3|counter~0 .lut_mask = 16'h0C0C;
defparam \proj|scoreCount|dig3|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y39_N23
dffeas \proj|scoreCount|dig3|counter[0] (
	.clk(\proj|scoreCount|dig2|carry~clkctrl_outclk ),
	.d(\proj|scoreCount|dig3|counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|scoreCount|dig3|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|scoreCount|dig3|counter[0] .is_wysiwyg = "true";
defparam \proj|scoreCount|dig3|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N12
fiftyfivenm_lcell_comb \proj|scoreCount|dig3|Add0~0 (
// Equation(s):
// \proj|scoreCount|dig3|Add0~0_combout  = \proj|scoreCount|dig3|counter [3] $ (((\proj|scoreCount|dig3|counter [1] & (\proj|scoreCount|dig3|counter [2] & \proj|scoreCount|dig3|counter [0]))))

	.dataa(\proj|scoreCount|dig3|counter [1]),
	.datab(\proj|scoreCount|dig3|counter [3]),
	.datac(\proj|scoreCount|dig3|counter [2]),
	.datad(\proj|scoreCount|dig3|counter [0]),
	.cin(gnd),
	.combout(\proj|scoreCount|dig3|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig3|Add0~0 .lut_mask = 16'h6CCC;
defparam \proj|scoreCount|dig3|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N24
fiftyfivenm_lcell_comb \proj|scoreCount|dig3|counter~2 (
// Equation(s):
// \proj|scoreCount|dig3|counter~2_combout  = (\proj|scoreCount|dig3|counter[3]~1_combout  & (\KEY[1]~input_o  & \proj|scoreCount|dig3|Add0~0_combout ))

	.dataa(gnd),
	.datab(\proj|scoreCount|dig3|counter[3]~1_combout ),
	.datac(\KEY[1]~input_o ),
	.datad(\proj|scoreCount|dig3|Add0~0_combout ),
	.cin(gnd),
	.combout(\proj|scoreCount|dig3|counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig3|counter~2 .lut_mask = 16'hC000;
defparam \proj|scoreCount|dig3|counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y39_N25
dffeas \proj|scoreCount|dig3|counter[3] (
	.clk(\proj|scoreCount|dig2|carry~clkctrl_outclk ),
	.d(\proj|scoreCount|dig3|counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|scoreCount|dig3|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|scoreCount|dig3|counter[3] .is_wysiwyg = "true";
defparam \proj|scoreCount|dig3|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N28
fiftyfivenm_lcell_comb \proj|scoreCount|dig3|counter[3]~1 (
// Equation(s):
// \proj|scoreCount|dig3|counter[3]~1_combout  = (\proj|scoreCount|dig3|counter [1]) # ((\proj|scoreCount|dig3|counter [2]) # ((!\proj|scoreCount|dig3|counter [3]) # (!\proj|scoreCount|dig3|counter [0])))

	.dataa(\proj|scoreCount|dig3|counter [1]),
	.datab(\proj|scoreCount|dig3|counter [2]),
	.datac(\proj|scoreCount|dig3|counter [0]),
	.datad(\proj|scoreCount|dig3|counter [3]),
	.cin(gnd),
	.combout(\proj|scoreCount|dig3|counter[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig3|counter[3]~1 .lut_mask = 16'hEFFF;
defparam \proj|scoreCount|dig3|counter[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N30
fiftyfivenm_lcell_comb \proj|scoreCount|dig3|counter~4 (
// Equation(s):
// \proj|scoreCount|dig3|counter~4_combout  = (\KEY[1]~input_o  & (\proj|scoreCount|dig3|counter[3]~1_combout  & (\proj|scoreCount|dig3|counter [0] $ (\proj|scoreCount|dig3|counter [1]))))

	.dataa(\proj|scoreCount|dig3|counter [0]),
	.datab(\KEY[1]~input_o ),
	.datac(\proj|scoreCount|dig3|counter [1]),
	.datad(\proj|scoreCount|dig3|counter[3]~1_combout ),
	.cin(gnd),
	.combout(\proj|scoreCount|dig3|counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig3|counter~4 .lut_mask = 16'h4800;
defparam \proj|scoreCount|dig3|counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y39_N31
dffeas \proj|scoreCount|dig3|counter[1] (
	.clk(\proj|scoreCount|dig2|carry~clkctrl_outclk ),
	.d(\proj|scoreCount|dig3|counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|scoreCount|dig3|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|scoreCount|dig3|counter[1] .is_wysiwyg = "true";
defparam \proj|scoreCount|dig3|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N4
fiftyfivenm_lcell_comb \proj|scoreCount|dig3|counter~3 (
// Equation(s):
// \proj|scoreCount|dig3|counter~3_combout  = (\KEY[1]~input_o  & (\proj|scoreCount|dig3|counter [2] $ (((\proj|scoreCount|dig3|counter [0] & \proj|scoreCount|dig3|counter [1])))))

	.dataa(\proj|scoreCount|dig3|counter [0]),
	.datab(\KEY[1]~input_o ),
	.datac(\proj|scoreCount|dig3|counter [2]),
	.datad(\proj|scoreCount|dig3|counter [1]),
	.cin(gnd),
	.combout(\proj|scoreCount|dig3|counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig3|counter~3 .lut_mask = 16'h48C0;
defparam \proj|scoreCount|dig3|counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y39_N5
dffeas \proj|scoreCount|dig3|counter[2] (
	.clk(\proj|scoreCount|dig2|carry~clkctrl_outclk ),
	.d(\proj|scoreCount|dig3|counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|scoreCount|dig3|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|scoreCount|dig3|counter[2] .is_wysiwyg = "true";
defparam \proj|scoreCount|dig3|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N8
fiftyfivenm_lcell_comb \proj|displayHex|hexDis3|out[0]~0 (
// Equation(s):
// \proj|displayHex|hexDis3|out[0]~0_combout  = (\proj|scoreCount|dig3|counter [2] & (!\proj|scoreCount|dig3|counter [1] & (\proj|scoreCount|dig3|counter [0] $ (!\proj|scoreCount|dig3|counter [3])))) # (!\proj|scoreCount|dig3|counter [2] & 
// (\proj|scoreCount|dig3|counter [0] & (\proj|scoreCount|dig3|counter [1] $ (!\proj|scoreCount|dig3|counter [3]))))

	.dataa(\proj|scoreCount|dig3|counter [2]),
	.datab(\proj|scoreCount|dig3|counter [1]),
	.datac(\proj|scoreCount|dig3|counter [0]),
	.datad(\proj|scoreCount|dig3|counter [3]),
	.cin(gnd),
	.combout(\proj|displayHex|hexDis3|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \proj|displayHex|hexDis3|out[0]~0 .lut_mask = 16'h6012;
defparam \proj|displayHex|hexDis3|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N18
fiftyfivenm_lcell_comb \proj|displayHex|hexDis3|out[1]~1 (
// Equation(s):
// \proj|displayHex|hexDis3|out[1]~1_combout  = (\proj|scoreCount|dig3|counter [1] & ((\proj|scoreCount|dig3|counter [0] & ((\proj|scoreCount|dig3|counter [3]))) # (!\proj|scoreCount|dig3|counter [0] & (\proj|scoreCount|dig3|counter [2])))) # 
// (!\proj|scoreCount|dig3|counter [1] & (\proj|scoreCount|dig3|counter [2] & (\proj|scoreCount|dig3|counter [0] $ (\proj|scoreCount|dig3|counter [3]))))

	.dataa(\proj|scoreCount|dig3|counter [2]),
	.datab(\proj|scoreCount|dig3|counter [1]),
	.datac(\proj|scoreCount|dig3|counter [0]),
	.datad(\proj|scoreCount|dig3|counter [3]),
	.cin(gnd),
	.combout(\proj|displayHex|hexDis3|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \proj|displayHex|hexDis3|out[1]~1 .lut_mask = 16'hCA28;
defparam \proj|displayHex|hexDis3|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N14
fiftyfivenm_lcell_comb \proj|displayHex|hexDis3|out[2]~2 (
// Equation(s):
// \proj|displayHex|hexDis3|out[2]~2_combout  = (\proj|scoreCount|dig3|counter [2] & (\proj|scoreCount|dig3|counter [3] & ((\proj|scoreCount|dig3|counter [1]) # (!\proj|scoreCount|dig3|counter [0])))) # (!\proj|scoreCount|dig3|counter [2] & 
// (\proj|scoreCount|dig3|counter [1] & (!\proj|scoreCount|dig3|counter [0] & !\proj|scoreCount|dig3|counter [3])))

	.dataa(\proj|scoreCount|dig3|counter [2]),
	.datab(\proj|scoreCount|dig3|counter [1]),
	.datac(\proj|scoreCount|dig3|counter [0]),
	.datad(\proj|scoreCount|dig3|counter [3]),
	.cin(gnd),
	.combout(\proj|displayHex|hexDis3|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \proj|displayHex|hexDis3|out[2]~2 .lut_mask = 16'h8A04;
defparam \proj|displayHex|hexDis3|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N26
fiftyfivenm_lcell_comb \proj|displayHex|hexDis3|out[3]~3 (
// Equation(s):
// \proj|displayHex|hexDis3|out[3]~3_combout  = (\proj|scoreCount|dig3|counter [1] & ((\proj|scoreCount|dig3|counter [2] & (\proj|scoreCount|dig3|counter [0])) # (!\proj|scoreCount|dig3|counter [2] & (!\proj|scoreCount|dig3|counter [0] & 
// \proj|scoreCount|dig3|counter [3])))) # (!\proj|scoreCount|dig3|counter [1] & (!\proj|scoreCount|dig3|counter [3] & (\proj|scoreCount|dig3|counter [2] $ (\proj|scoreCount|dig3|counter [0]))))

	.dataa(\proj|scoreCount|dig3|counter [2]),
	.datab(\proj|scoreCount|dig3|counter [1]),
	.datac(\proj|scoreCount|dig3|counter [0]),
	.datad(\proj|scoreCount|dig3|counter [3]),
	.cin(gnd),
	.combout(\proj|displayHex|hexDis3|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \proj|displayHex|hexDis3|out[3]~3 .lut_mask = 16'h8492;
defparam \proj|displayHex|hexDis3|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N10
fiftyfivenm_lcell_comb \proj|displayHex|hexDis3|out[4]~4 (
// Equation(s):
// \proj|displayHex|hexDis3|out[4]~4_combout  = (\proj|scoreCount|dig3|counter [1] & (((\proj|scoreCount|dig3|counter [0] & !\proj|scoreCount|dig3|counter [3])))) # (!\proj|scoreCount|dig3|counter [1] & ((\proj|scoreCount|dig3|counter [2] & 
// ((!\proj|scoreCount|dig3|counter [3]))) # (!\proj|scoreCount|dig3|counter [2] & (\proj|scoreCount|dig3|counter [0]))))

	.dataa(\proj|scoreCount|dig3|counter [2]),
	.datab(\proj|scoreCount|dig3|counter [1]),
	.datac(\proj|scoreCount|dig3|counter [0]),
	.datad(\proj|scoreCount|dig3|counter [3]),
	.cin(gnd),
	.combout(\proj|displayHex|hexDis3|out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \proj|displayHex|hexDis3|out[4]~4 .lut_mask = 16'h10F2;
defparam \proj|displayHex|hexDis3|out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N0
fiftyfivenm_lcell_comb \proj|displayHex|hexDis3|out[5]~5 (
// Equation(s):
// \proj|displayHex|hexDis3|out[5]~5_combout  = (\proj|scoreCount|dig3|counter [2] & (\proj|scoreCount|dig3|counter [0] & (\proj|scoreCount|dig3|counter [1] $ (\proj|scoreCount|dig3|counter [3])))) # (!\proj|scoreCount|dig3|counter [2] & 
// (!\proj|scoreCount|dig3|counter [3] & ((\proj|scoreCount|dig3|counter [1]) # (\proj|scoreCount|dig3|counter [0]))))

	.dataa(\proj|scoreCount|dig3|counter [2]),
	.datab(\proj|scoreCount|dig3|counter [1]),
	.datac(\proj|scoreCount|dig3|counter [0]),
	.datad(\proj|scoreCount|dig3|counter [3]),
	.cin(gnd),
	.combout(\proj|displayHex|hexDis3|out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \proj|displayHex|hexDis3|out[5]~5 .lut_mask = 16'h20D4;
defparam \proj|displayHex|hexDis3|out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N6
fiftyfivenm_lcell_comb \proj|displayHex|hexDis3|out[6]~6 (
// Equation(s):
// \proj|displayHex|hexDis3|out[6]~6_combout  = (\proj|scoreCount|dig3|counter [0] & (!\proj|scoreCount|dig3|counter [3] & (\proj|scoreCount|dig3|counter [2] $ (!\proj|scoreCount|dig3|counter [1])))) # (!\proj|scoreCount|dig3|counter [0] & 
// (!\proj|scoreCount|dig3|counter [1] & (\proj|scoreCount|dig3|counter [2] $ (!\proj|scoreCount|dig3|counter [3]))))

	.dataa(\proj|scoreCount|dig3|counter [2]),
	.datab(\proj|scoreCount|dig3|counter [1]),
	.datac(\proj|scoreCount|dig3|counter [0]),
	.datad(\proj|scoreCount|dig3|counter [3]),
	.cin(gnd),
	.combout(\proj|displayHex|hexDis3|out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \proj|displayHex|hexDis3|out[6]~6 .lut_mask = 16'h0291;
defparam \proj|displayHex|hexDis3|out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N20
fiftyfivenm_lcell_comb \proj|scoreCount|dig3|carry~0 (
// Equation(s):
// \proj|scoreCount|dig3|carry~0_combout  = (!\proj|scoreCount|dig3|carry~q  & ((!\proj|scoreCount|dig3|counter[3]~1_combout ) # (!\KEY[1]~input_o )))

	.dataa(\proj|scoreCount|dig3|carry~q ),
	.datab(gnd),
	.datac(\KEY[1]~input_o ),
	.datad(\proj|scoreCount|dig3|counter[3]~1_combout ),
	.cin(gnd),
	.combout(\proj|scoreCount|dig3|carry~0_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig3|carry~0 .lut_mask = 16'h0555;
defparam \proj|scoreCount|dig3|carry~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y39_N16
fiftyfivenm_lcell_comb \proj|scoreCount|dig3|carry~feeder (
// Equation(s):
// \proj|scoreCount|dig3|carry~feeder_combout  = \proj|scoreCount|dig3|carry~0_combout 

	.dataa(\proj|scoreCount|dig3|carry~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\proj|scoreCount|dig3|carry~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig3|carry~feeder .lut_mask = 16'hAAAA;
defparam \proj|scoreCount|dig3|carry~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y39_N17
dffeas \proj|scoreCount|dig3|carry (
	.clk(\proj|scoreCount|dig2|carry~clkctrl_outclk ),
	.d(\proj|scoreCount|dig3|carry~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|scoreCount|dig3|carry~q ),
	.prn(vcc));
// synopsys translate_off
defparam \proj|scoreCount|dig3|carry .is_wysiwyg = "true";
defparam \proj|scoreCount|dig3|carry .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G5
fiftyfivenm_clkctrl \proj|scoreCount|dig3|carry~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\proj|scoreCount|dig3|carry~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\proj|scoreCount|dig3|carry~clkctrl_outclk ));
// synopsys translate_off
defparam \proj|scoreCount|dig3|carry~clkctrl .clock_type = "global clock";
defparam \proj|scoreCount|dig3|carry~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N14
fiftyfivenm_lcell_comb \proj|scoreCount|dig4|counter~0 (
// Equation(s):
// \proj|scoreCount|dig4|counter~0_combout  = (\KEY[1]~input_o  & !\proj|scoreCount|dig4|counter [0])

	.dataa(gnd),
	.datab(\KEY[1]~input_o ),
	.datac(\proj|scoreCount|dig4|counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\proj|scoreCount|dig4|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig4|counter~0 .lut_mask = 16'h0C0C;
defparam \proj|scoreCount|dig4|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y40_N15
dffeas \proj|scoreCount|dig4|counter[0] (
	.clk(\proj|scoreCount|dig3|carry~clkctrl_outclk ),
	.d(\proj|scoreCount|dig4|counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|scoreCount|dig4|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|scoreCount|dig4|counter[0] .is_wysiwyg = "true";
defparam \proj|scoreCount|dig4|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N18
fiftyfivenm_lcell_comb \proj|scoreCount|dig4|Add0~0 (
// Equation(s):
// \proj|scoreCount|dig4|Add0~0_combout  = \proj|scoreCount|dig4|counter [2] $ (((\proj|scoreCount|dig4|counter [1] & \proj|scoreCount|dig4|counter [0])))

	.dataa(gnd),
	.datab(\proj|scoreCount|dig4|counter [1]),
	.datac(\proj|scoreCount|dig4|counter [0]),
	.datad(\proj|scoreCount|dig4|counter [2]),
	.cin(gnd),
	.combout(\proj|scoreCount|dig4|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig4|Add0~0 .lut_mask = 16'h3FC0;
defparam \proj|scoreCount|dig4|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N6
fiftyfivenm_lcell_comb \proj|scoreCount|dig4|counter~4 (
// Equation(s):
// \proj|scoreCount|dig4|counter~4_combout  = (\proj|scoreCount|dig4|counter[0]~3_combout  & (\KEY[1]~input_o  & \proj|scoreCount|dig4|Add0~0_combout ))

	.dataa(gnd),
	.datab(\proj|scoreCount|dig4|counter[0]~3_combout ),
	.datac(\KEY[1]~input_o ),
	.datad(\proj|scoreCount|dig4|Add0~0_combout ),
	.cin(gnd),
	.combout(\proj|scoreCount|dig4|counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig4|counter~4 .lut_mask = 16'hC000;
defparam \proj|scoreCount|dig4|counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y40_N7
dffeas \proj|scoreCount|dig4|counter[2] (
	.clk(\proj|scoreCount|dig3|carry~clkctrl_outclk ),
	.d(\proj|scoreCount|dig4|counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|scoreCount|dig4|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|scoreCount|dig4|counter[2] .is_wysiwyg = "true";
defparam \proj|scoreCount|dig4|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N12
fiftyfivenm_lcell_comb \proj|scoreCount|dig4|counter~1 (
// Equation(s):
// \proj|scoreCount|dig4|counter~1_combout  = (\proj|scoreCount|dig4|counter [2] & (\proj|scoreCount|dig4|counter [3] $ (\proj|scoreCount|dig4|counter [1]))) # (!\proj|scoreCount|dig4|counter [2] & (\proj|scoreCount|dig4|counter [3] & 
// \proj|scoreCount|dig4|counter [1]))

	.dataa(\proj|scoreCount|dig4|counter [2]),
	.datab(gnd),
	.datac(\proj|scoreCount|dig4|counter [3]),
	.datad(\proj|scoreCount|dig4|counter [1]),
	.cin(gnd),
	.combout(\proj|scoreCount|dig4|counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig4|counter~1 .lut_mask = 16'h5AA0;
defparam \proj|scoreCount|dig4|counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N2
fiftyfivenm_lcell_comb \proj|scoreCount|dig4|counter~2 (
// Equation(s):
// \proj|scoreCount|dig4|counter~2_combout  = (\KEY[1]~input_o  & ((\proj|scoreCount|dig4|counter [0] & ((\proj|scoreCount|dig4|counter~1_combout ))) # (!\proj|scoreCount|dig4|counter [0] & (\proj|scoreCount|dig4|counter [3]))))

	.dataa(\proj|scoreCount|dig4|counter [0]),
	.datab(\KEY[1]~input_o ),
	.datac(\proj|scoreCount|dig4|counter [3]),
	.datad(\proj|scoreCount|dig4|counter~1_combout ),
	.cin(gnd),
	.combout(\proj|scoreCount|dig4|counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig4|counter~2 .lut_mask = 16'hC840;
defparam \proj|scoreCount|dig4|counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y40_N3
dffeas \proj|scoreCount|dig4|counter[3] (
	.clk(\proj|scoreCount|dig3|carry~clkctrl_outclk ),
	.d(\proj|scoreCount|dig4|counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|scoreCount|dig4|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|scoreCount|dig4|counter[3] .is_wysiwyg = "true";
defparam \proj|scoreCount|dig4|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N28
fiftyfivenm_lcell_comb \proj|scoreCount|dig4|counter[0]~3 (
// Equation(s):
// \proj|scoreCount|dig4|counter[0]~3_combout  = (\proj|scoreCount|dig4|counter [2]) # ((\proj|scoreCount|dig4|counter [1]) # ((!\proj|scoreCount|dig4|counter [3]) # (!\proj|scoreCount|dig4|counter [0])))

	.dataa(\proj|scoreCount|dig4|counter [2]),
	.datab(\proj|scoreCount|dig4|counter [1]),
	.datac(\proj|scoreCount|dig4|counter [0]),
	.datad(\proj|scoreCount|dig4|counter [3]),
	.cin(gnd),
	.combout(\proj|scoreCount|dig4|counter[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig4|counter[0]~3 .lut_mask = 16'hEFFF;
defparam \proj|scoreCount|dig4|counter[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N8
fiftyfivenm_lcell_comb \proj|scoreCount|dig4|counter~5 (
// Equation(s):
// \proj|scoreCount|dig4|counter~5_combout  = (\KEY[1]~input_o  & (\proj|scoreCount|dig4|counter[0]~3_combout  & (\proj|scoreCount|dig4|counter [0] $ (\proj|scoreCount|dig4|counter [1]))))

	.dataa(\proj|scoreCount|dig4|counter [0]),
	.datab(\KEY[1]~input_o ),
	.datac(\proj|scoreCount|dig4|counter [1]),
	.datad(\proj|scoreCount|dig4|counter[0]~3_combout ),
	.cin(gnd),
	.combout(\proj|scoreCount|dig4|counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig4|counter~5 .lut_mask = 16'h4800;
defparam \proj|scoreCount|dig4|counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y40_N9
dffeas \proj|scoreCount|dig4|counter[1] (
	.clk(\proj|scoreCount|dig3|carry~clkctrl_outclk ),
	.d(\proj|scoreCount|dig4|counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|scoreCount|dig4|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|scoreCount|dig4|counter[1] .is_wysiwyg = "true";
defparam \proj|scoreCount|dig4|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N24
fiftyfivenm_lcell_comb \proj|displayHex|hexDis4|out[0]~0 (
// Equation(s):
// \proj|displayHex|hexDis4|out[0]~0_combout  = (\proj|scoreCount|dig4|counter [3] & (\proj|scoreCount|dig4|counter [0] & (\proj|scoreCount|dig4|counter [1] $ (\proj|scoreCount|dig4|counter [2])))) # (!\proj|scoreCount|dig4|counter [3] & 
// (!\proj|scoreCount|dig4|counter [1] & (\proj|scoreCount|dig4|counter [0] $ (\proj|scoreCount|dig4|counter [2]))))

	.dataa(\proj|scoreCount|dig4|counter [1]),
	.datab(\proj|scoreCount|dig4|counter [3]),
	.datac(\proj|scoreCount|dig4|counter [0]),
	.datad(\proj|scoreCount|dig4|counter [2]),
	.cin(gnd),
	.combout(\proj|displayHex|hexDis4|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \proj|displayHex|hexDis4|out[0]~0 .lut_mask = 16'h4190;
defparam \proj|displayHex|hexDis4|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N16
fiftyfivenm_lcell_comb \proj|displayHex|hexDis4|out[1]~1 (
// Equation(s):
// \proj|displayHex|hexDis4|out[1]~1_combout  = (\proj|scoreCount|dig4|counter [1] & ((\proj|scoreCount|dig4|counter [0] & (\proj|scoreCount|dig4|counter [3])) # (!\proj|scoreCount|dig4|counter [0] & ((\proj|scoreCount|dig4|counter [2]))))) # 
// (!\proj|scoreCount|dig4|counter [1] & (\proj|scoreCount|dig4|counter [2] & (\proj|scoreCount|dig4|counter [3] $ (\proj|scoreCount|dig4|counter [0]))))

	.dataa(\proj|scoreCount|dig4|counter [1]),
	.datab(\proj|scoreCount|dig4|counter [3]),
	.datac(\proj|scoreCount|dig4|counter [0]),
	.datad(\proj|scoreCount|dig4|counter [2]),
	.cin(gnd),
	.combout(\proj|displayHex|hexDis4|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \proj|displayHex|hexDis4|out[1]~1 .lut_mask = 16'h9E80;
defparam \proj|displayHex|hexDis4|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N22
fiftyfivenm_lcell_comb \proj|displayHex|hexDis4|out[2]~2 (
// Equation(s):
// \proj|displayHex|hexDis4|out[2]~2_combout  = (\proj|scoreCount|dig4|counter [3] & (\proj|scoreCount|dig4|counter [2] & ((\proj|scoreCount|dig4|counter [1]) # (!\proj|scoreCount|dig4|counter [0])))) # (!\proj|scoreCount|dig4|counter [3] & 
// (\proj|scoreCount|dig4|counter [1] & (!\proj|scoreCount|dig4|counter [0] & !\proj|scoreCount|dig4|counter [2])))

	.dataa(\proj|scoreCount|dig4|counter [1]),
	.datab(\proj|scoreCount|dig4|counter [3]),
	.datac(\proj|scoreCount|dig4|counter [0]),
	.datad(\proj|scoreCount|dig4|counter [2]),
	.cin(gnd),
	.combout(\proj|displayHex|hexDis4|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \proj|displayHex|hexDis4|out[2]~2 .lut_mask = 16'h8C02;
defparam \proj|displayHex|hexDis4|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N4
fiftyfivenm_lcell_comb \proj|displayHex|hexDis4|out[3]~3 (
// Equation(s):
// \proj|displayHex|hexDis4|out[3]~3_combout  = (\proj|scoreCount|dig4|counter [1] & ((\proj|scoreCount|dig4|counter [0] & ((\proj|scoreCount|dig4|counter [2]))) # (!\proj|scoreCount|dig4|counter [0] & (\proj|scoreCount|dig4|counter [3] & 
// !\proj|scoreCount|dig4|counter [2])))) # (!\proj|scoreCount|dig4|counter [1] & (!\proj|scoreCount|dig4|counter [3] & (\proj|scoreCount|dig4|counter [0] $ (\proj|scoreCount|dig4|counter [2]))))

	.dataa(\proj|scoreCount|dig4|counter [1]),
	.datab(\proj|scoreCount|dig4|counter [3]),
	.datac(\proj|scoreCount|dig4|counter [0]),
	.datad(\proj|scoreCount|dig4|counter [2]),
	.cin(gnd),
	.combout(\proj|displayHex|hexDis4|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \proj|displayHex|hexDis4|out[3]~3 .lut_mask = 16'hA118;
defparam \proj|displayHex|hexDis4|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N10
fiftyfivenm_lcell_comb \proj|displayHex|hexDis4|out[4]~4 (
// Equation(s):
// \proj|displayHex|hexDis4|out[4]~4_combout  = (\proj|scoreCount|dig4|counter [1] & (!\proj|scoreCount|dig4|counter [3] & (\proj|scoreCount|dig4|counter [0]))) # (!\proj|scoreCount|dig4|counter [1] & ((\proj|scoreCount|dig4|counter [2] & 
// (!\proj|scoreCount|dig4|counter [3])) # (!\proj|scoreCount|dig4|counter [2] & ((\proj|scoreCount|dig4|counter [0])))))

	.dataa(\proj|scoreCount|dig4|counter [1]),
	.datab(\proj|scoreCount|dig4|counter [3]),
	.datac(\proj|scoreCount|dig4|counter [0]),
	.datad(\proj|scoreCount|dig4|counter [2]),
	.cin(gnd),
	.combout(\proj|displayHex|hexDis4|out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \proj|displayHex|hexDis4|out[4]~4 .lut_mask = 16'h3170;
defparam \proj|displayHex|hexDis4|out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N20
fiftyfivenm_lcell_comb \proj|displayHex|hexDis4|out[5]~5 (
// Equation(s):
// \proj|displayHex|hexDis4|out[5]~5_combout  = (\proj|scoreCount|dig4|counter [1] & (!\proj|scoreCount|dig4|counter [3] & ((\proj|scoreCount|dig4|counter [0]) # (!\proj|scoreCount|dig4|counter [2])))) # (!\proj|scoreCount|dig4|counter [1] & 
// (\proj|scoreCount|dig4|counter [0] & (\proj|scoreCount|dig4|counter [3] $ (!\proj|scoreCount|dig4|counter [2]))))

	.dataa(\proj|scoreCount|dig4|counter [1]),
	.datab(\proj|scoreCount|dig4|counter [3]),
	.datac(\proj|scoreCount|dig4|counter [0]),
	.datad(\proj|scoreCount|dig4|counter [2]),
	.cin(gnd),
	.combout(\proj|displayHex|hexDis4|out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \proj|displayHex|hexDis4|out[5]~5 .lut_mask = 16'h6032;
defparam \proj|displayHex|hexDis4|out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N26
fiftyfivenm_lcell_comb \proj|displayHex|hexDis4|out[6]~6 (
// Equation(s):
// \proj|displayHex|hexDis4|out[6]~6_combout  = (\proj|scoreCount|dig4|counter [0] & (!\proj|scoreCount|dig4|counter [3] & (\proj|scoreCount|dig4|counter [1] $ (!\proj|scoreCount|dig4|counter [2])))) # (!\proj|scoreCount|dig4|counter [0] & 
// (!\proj|scoreCount|dig4|counter [1] & (\proj|scoreCount|dig4|counter [3] $ (!\proj|scoreCount|dig4|counter [2]))))

	.dataa(\proj|scoreCount|dig4|counter [1]),
	.datab(\proj|scoreCount|dig4|counter [3]),
	.datac(\proj|scoreCount|dig4|counter [0]),
	.datad(\proj|scoreCount|dig4|counter [2]),
	.cin(gnd),
	.combout(\proj|displayHex|hexDis4|out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \proj|displayHex|hexDis4|out[6]~6 .lut_mask = 16'h2411;
defparam \proj|displayHex|hexDis4|out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N0
fiftyfivenm_lcell_comb \proj|scoreCount|dig4|carry~0 (
// Equation(s):
// \proj|scoreCount|dig4|carry~0_combout  = (!\proj|scoreCount|dig4|carry~q  & ((!\proj|scoreCount|dig4|counter[0]~3_combout ) # (!\KEY[1]~input_o )))

	.dataa(gnd),
	.datab(\proj|scoreCount|dig4|carry~q ),
	.datac(\KEY[1]~input_o ),
	.datad(\proj|scoreCount|dig4|counter[0]~3_combout ),
	.cin(gnd),
	.combout(\proj|scoreCount|dig4|carry~0_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig4|carry~0 .lut_mask = 16'h0333;
defparam \proj|scoreCount|dig4|carry~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N30
fiftyfivenm_lcell_comb \proj|scoreCount|dig4|carry~feeder (
// Equation(s):
// \proj|scoreCount|dig4|carry~feeder_combout  = \proj|scoreCount|dig4|carry~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\proj|scoreCount|dig4|carry~0_combout ),
	.cin(gnd),
	.combout(\proj|scoreCount|dig4|carry~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig4|carry~feeder .lut_mask = 16'hFF00;
defparam \proj|scoreCount|dig4|carry~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y40_N31
dffeas \proj|scoreCount|dig4|carry (
	.clk(\proj|scoreCount|dig3|carry~clkctrl_outclk ),
	.d(\proj|scoreCount|dig4|carry~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|scoreCount|dig4|carry~q ),
	.prn(vcc));
// synopsys translate_off
defparam \proj|scoreCount|dig4|carry .is_wysiwyg = "true";
defparam \proj|scoreCount|dig4|carry .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G8
fiftyfivenm_clkctrl \proj|scoreCount|dig4|carry~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\proj|scoreCount|dig4|carry~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\proj|scoreCount|dig4|carry~clkctrl_outclk ));
// synopsys translate_off
defparam \proj|scoreCount|dig4|carry~clkctrl .clock_type = "global clock";
defparam \proj|scoreCount|dig4|carry~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N4
fiftyfivenm_lcell_comb \proj|scoreCount|dig5|counter~0 (
// Equation(s):
// \proj|scoreCount|dig5|counter~0_combout  = (!\proj|scoreCount|dig5|counter [0] & \KEY[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\proj|scoreCount|dig5|counter [0]),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\proj|scoreCount|dig5|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig5|counter~0 .lut_mask = 16'h0F00;
defparam \proj|scoreCount|dig5|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N5
dffeas \proj|scoreCount|dig5|counter[0] (
	.clk(\proj|scoreCount|dig4|carry~clkctrl_outclk ),
	.d(\proj|scoreCount|dig5|counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|scoreCount|dig5|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|scoreCount|dig5|counter[0] .is_wysiwyg = "true";
defparam \proj|scoreCount|dig5|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N10
fiftyfivenm_lcell_comb \proj|scoreCount|dig5|Add0~0 (
// Equation(s):
// \proj|scoreCount|dig5|Add0~0_combout  = \proj|scoreCount|dig5|counter [2] $ (((\proj|scoreCount|dig5|counter [0] & \proj|scoreCount|dig5|counter [1])))

	.dataa(gnd),
	.datab(\proj|scoreCount|dig5|counter [2]),
	.datac(\proj|scoreCount|dig5|counter [0]),
	.datad(\proj|scoreCount|dig5|counter [1]),
	.cin(gnd),
	.combout(\proj|scoreCount|dig5|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig5|Add0~0 .lut_mask = 16'h3CCC;
defparam \proj|scoreCount|dig5|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N8
fiftyfivenm_lcell_comb \proj|scoreCount|dig5|counter~4 (
// Equation(s):
// \proj|scoreCount|dig5|counter~4_combout  = (\proj|scoreCount|dig5|counter[3]~3_combout  & (\KEY[1]~input_o  & \proj|scoreCount|dig5|Add0~0_combout ))

	.dataa(gnd),
	.datab(\proj|scoreCount|dig5|counter[3]~3_combout ),
	.datac(\KEY[1]~input_o ),
	.datad(\proj|scoreCount|dig5|Add0~0_combout ),
	.cin(gnd),
	.combout(\proj|scoreCount|dig5|counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig5|counter~4 .lut_mask = 16'hC000;
defparam \proj|scoreCount|dig5|counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N9
dffeas \proj|scoreCount|dig5|counter[2] (
	.clk(\proj|scoreCount|dig4|carry~clkctrl_outclk ),
	.d(\proj|scoreCount|dig5|counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|scoreCount|dig5|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|scoreCount|dig5|counter[2] .is_wysiwyg = "true";
defparam \proj|scoreCount|dig5|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N16
fiftyfivenm_lcell_comb \proj|scoreCount|dig5|counter[3]~3 (
// Equation(s):
// \proj|scoreCount|dig5|counter[3]~3_combout  = (\proj|scoreCount|dig5|counter [2]) # ((\proj|scoreCount|dig5|counter [1]) # ((!\proj|scoreCount|dig5|counter [3]) # (!\proj|scoreCount|dig5|counter [0])))

	.dataa(\proj|scoreCount|dig5|counter [2]),
	.datab(\proj|scoreCount|dig5|counter [1]),
	.datac(\proj|scoreCount|dig5|counter [0]),
	.datad(\proj|scoreCount|dig5|counter [3]),
	.cin(gnd),
	.combout(\proj|scoreCount|dig5|counter[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig5|counter[3]~3 .lut_mask = 16'hEFFF;
defparam \proj|scoreCount|dig5|counter[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N2
fiftyfivenm_lcell_comb \proj|scoreCount|dig5|counter~5 (
// Equation(s):
// \proj|scoreCount|dig5|counter~5_combout  = (\KEY[1]~input_o  & (\proj|scoreCount|dig5|counter[3]~3_combout  & (\proj|scoreCount|dig5|counter [0] $ (\proj|scoreCount|dig5|counter [1]))))

	.dataa(\proj|scoreCount|dig5|counter [0]),
	.datab(\KEY[1]~input_o ),
	.datac(\proj|scoreCount|dig5|counter [1]),
	.datad(\proj|scoreCount|dig5|counter[3]~3_combout ),
	.cin(gnd),
	.combout(\proj|scoreCount|dig5|counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig5|counter~5 .lut_mask = 16'h4800;
defparam \proj|scoreCount|dig5|counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N3
dffeas \proj|scoreCount|dig5|counter[1] (
	.clk(\proj|scoreCount|dig4|carry~clkctrl_outclk ),
	.d(\proj|scoreCount|dig5|counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|scoreCount|dig5|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|scoreCount|dig5|counter[1] .is_wysiwyg = "true";
defparam \proj|scoreCount|dig5|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N6
fiftyfivenm_lcell_comb \proj|scoreCount|dig5|counter~1 (
// Equation(s):
// \proj|scoreCount|dig5|counter~1_combout  = (\proj|scoreCount|dig5|counter [1] & (\proj|scoreCount|dig5|counter [2] $ (\proj|scoreCount|dig5|counter [3]))) # (!\proj|scoreCount|dig5|counter [1] & (\proj|scoreCount|dig5|counter [2] & 
// \proj|scoreCount|dig5|counter [3]))

	.dataa(gnd),
	.datab(\proj|scoreCount|dig5|counter [1]),
	.datac(\proj|scoreCount|dig5|counter [2]),
	.datad(\proj|scoreCount|dig5|counter [3]),
	.cin(gnd),
	.combout(\proj|scoreCount|dig5|counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig5|counter~1 .lut_mask = 16'h3CC0;
defparam \proj|scoreCount|dig5|counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N18
fiftyfivenm_lcell_comb \proj|scoreCount|dig5|counter~2 (
// Equation(s):
// \proj|scoreCount|dig5|counter~2_combout  = (\KEY[1]~input_o  & ((\proj|scoreCount|dig5|counter [0] & ((\proj|scoreCount|dig5|counter~1_combout ))) # (!\proj|scoreCount|dig5|counter [0] & (\proj|scoreCount|dig5|counter [3]))))

	.dataa(\proj|scoreCount|dig5|counter [0]),
	.datab(\KEY[1]~input_o ),
	.datac(\proj|scoreCount|dig5|counter [3]),
	.datad(\proj|scoreCount|dig5|counter~1_combout ),
	.cin(gnd),
	.combout(\proj|scoreCount|dig5|counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \proj|scoreCount|dig5|counter~2 .lut_mask = 16'hC840;
defparam \proj|scoreCount|dig5|counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N19
dffeas \proj|scoreCount|dig5|counter[3] (
	.clk(\proj|scoreCount|dig4|carry~clkctrl_outclk ),
	.d(\proj|scoreCount|dig5|counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|scoreCount|dig5|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|scoreCount|dig5|counter[3] .is_wysiwyg = "true";
defparam \proj|scoreCount|dig5|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N28
fiftyfivenm_lcell_comb \proj|displayHex|hexDis5|out[0]~0 (
// Equation(s):
// \proj|displayHex|hexDis5|out[0]~0_combout  = (\proj|scoreCount|dig5|counter [3] & (\proj|scoreCount|dig5|counter [0] & (\proj|scoreCount|dig5|counter [1] $ (\proj|scoreCount|dig5|counter [2])))) # (!\proj|scoreCount|dig5|counter [3] & 
// (!\proj|scoreCount|dig5|counter [1] & (\proj|scoreCount|dig5|counter [0] $ (\proj|scoreCount|dig5|counter [2]))))

	.dataa(\proj|scoreCount|dig5|counter [0]),
	.datab(\proj|scoreCount|dig5|counter [3]),
	.datac(\proj|scoreCount|dig5|counter [1]),
	.datad(\proj|scoreCount|dig5|counter [2]),
	.cin(gnd),
	.combout(\proj|displayHex|hexDis5|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \proj|displayHex|hexDis5|out[0]~0 .lut_mask = 16'h0982;
defparam \proj|displayHex|hexDis5|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N22
fiftyfivenm_lcell_comb \proj|displayHex|hexDis5|out[1]~1 (
// Equation(s):
// \proj|displayHex|hexDis5|out[1]~1_combout  = (\proj|scoreCount|dig5|counter [3] & ((\proj|scoreCount|dig5|counter [0] & (\proj|scoreCount|dig5|counter [1])) # (!\proj|scoreCount|dig5|counter [0] & ((\proj|scoreCount|dig5|counter [2]))))) # 
// (!\proj|scoreCount|dig5|counter [3] & (\proj|scoreCount|dig5|counter [2] & (\proj|scoreCount|dig5|counter [0] $ (\proj|scoreCount|dig5|counter [1]))))

	.dataa(\proj|scoreCount|dig5|counter [0]),
	.datab(\proj|scoreCount|dig5|counter [3]),
	.datac(\proj|scoreCount|dig5|counter [1]),
	.datad(\proj|scoreCount|dig5|counter [2]),
	.cin(gnd),
	.combout(\proj|displayHex|hexDis5|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \proj|displayHex|hexDis5|out[1]~1 .lut_mask = 16'hD680;
defparam \proj|displayHex|hexDis5|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N12
fiftyfivenm_lcell_comb \proj|displayHex|hexDis5|out[2]~2 (
// Equation(s):
// \proj|displayHex|hexDis5|out[2]~2_combout  = (\proj|scoreCount|dig5|counter [3] & (\proj|scoreCount|dig5|counter [2] & ((\proj|scoreCount|dig5|counter [1]) # (!\proj|scoreCount|dig5|counter [0])))) # (!\proj|scoreCount|dig5|counter [3] & 
// (!\proj|scoreCount|dig5|counter [0] & (\proj|scoreCount|dig5|counter [1] & !\proj|scoreCount|dig5|counter [2])))

	.dataa(\proj|scoreCount|dig5|counter [0]),
	.datab(\proj|scoreCount|dig5|counter [3]),
	.datac(\proj|scoreCount|dig5|counter [1]),
	.datad(\proj|scoreCount|dig5|counter [2]),
	.cin(gnd),
	.combout(\proj|displayHex|hexDis5|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \proj|displayHex|hexDis5|out[2]~2 .lut_mask = 16'hC410;
defparam \proj|displayHex|hexDis5|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N26
fiftyfivenm_lcell_comb \proj|displayHex|hexDis5|out[3]~3 (
// Equation(s):
// \proj|displayHex|hexDis5|out[3]~3_combout  = (\proj|scoreCount|dig5|counter [1] & ((\proj|scoreCount|dig5|counter [0] & ((\proj|scoreCount|dig5|counter [2]))) # (!\proj|scoreCount|dig5|counter [0] & (\proj|scoreCount|dig5|counter [3] & 
// !\proj|scoreCount|dig5|counter [2])))) # (!\proj|scoreCount|dig5|counter [1] & (!\proj|scoreCount|dig5|counter [3] & (\proj|scoreCount|dig5|counter [0] $ (\proj|scoreCount|dig5|counter [2]))))

	.dataa(\proj|scoreCount|dig5|counter [0]),
	.datab(\proj|scoreCount|dig5|counter [3]),
	.datac(\proj|scoreCount|dig5|counter [1]),
	.datad(\proj|scoreCount|dig5|counter [2]),
	.cin(gnd),
	.combout(\proj|displayHex|hexDis5|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \proj|displayHex|hexDis5|out[3]~3 .lut_mask = 16'hA142;
defparam \proj|displayHex|hexDis5|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N20
fiftyfivenm_lcell_comb \proj|displayHex|hexDis5|out[4]~4 (
// Equation(s):
// \proj|displayHex|hexDis5|out[4]~4_combout  = (\proj|scoreCount|dig5|counter [1] & (\proj|scoreCount|dig5|counter [0] & (!\proj|scoreCount|dig5|counter [3]))) # (!\proj|scoreCount|dig5|counter [1] & ((\proj|scoreCount|dig5|counter [2] & 
// ((!\proj|scoreCount|dig5|counter [3]))) # (!\proj|scoreCount|dig5|counter [2] & (\proj|scoreCount|dig5|counter [0]))))

	.dataa(\proj|scoreCount|dig5|counter [0]),
	.datab(\proj|scoreCount|dig5|counter [3]),
	.datac(\proj|scoreCount|dig5|counter [1]),
	.datad(\proj|scoreCount|dig5|counter [2]),
	.cin(gnd),
	.combout(\proj|displayHex|hexDis5|out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \proj|displayHex|hexDis5|out[4]~4 .lut_mask = 16'h232A;
defparam \proj|displayHex|hexDis5|out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N30
fiftyfivenm_lcell_comb \proj|displayHex|hexDis5|out[5]~5 (
// Equation(s):
// \proj|displayHex|hexDis5|out[5]~5_combout  = (\proj|scoreCount|dig5|counter [0] & (\proj|scoreCount|dig5|counter [3] $ (((\proj|scoreCount|dig5|counter [1]) # (!\proj|scoreCount|dig5|counter [2]))))) # (!\proj|scoreCount|dig5|counter [0] & 
// (!\proj|scoreCount|dig5|counter [3] & (\proj|scoreCount|dig5|counter [1] & !\proj|scoreCount|dig5|counter [2])))

	.dataa(\proj|scoreCount|dig5|counter [0]),
	.datab(\proj|scoreCount|dig5|counter [3]),
	.datac(\proj|scoreCount|dig5|counter [1]),
	.datad(\proj|scoreCount|dig5|counter [2]),
	.cin(gnd),
	.combout(\proj|displayHex|hexDis5|out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \proj|displayHex|hexDis5|out[5]~5 .lut_mask = 16'h2832;
defparam \proj|displayHex|hexDis5|out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N24
fiftyfivenm_lcell_comb \proj|displayHex|hexDis5|out[6]~6 (
// Equation(s):
// \proj|displayHex|hexDis5|out[6]~6_combout  = (\proj|scoreCount|dig5|counter [0] & (!\proj|scoreCount|dig5|counter [3] & (\proj|scoreCount|dig5|counter [1] $ (!\proj|scoreCount|dig5|counter [2])))) # (!\proj|scoreCount|dig5|counter [0] & 
// (!\proj|scoreCount|dig5|counter [1] & (\proj|scoreCount|dig5|counter [3] $ (!\proj|scoreCount|dig5|counter [2]))))

	.dataa(\proj|scoreCount|dig5|counter [0]),
	.datab(\proj|scoreCount|dig5|counter [3]),
	.datac(\proj|scoreCount|dig5|counter [1]),
	.datad(\proj|scoreCount|dig5|counter [2]),
	.cin(gnd),
	.combout(\proj|displayHex|hexDis5|out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \proj|displayHex|hexDis5|out[6]~6 .lut_mask = 16'h2403;
defparam \proj|displayHex|hexDis5|out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PLL_1
fiftyfivenm_pll \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\MAX10_CLK1_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .bandwidth_type = "low";
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .c0_high = 12;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .c0_low = 11;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .clk0_divide_by = 207;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .clk0_multiply_by = 104;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 8;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .m = 104;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .n = 9;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 216;
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G18
fiftyfivenm_clkctrl \proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N6
fiftyfivenm_lcell_comb \proj|VGA|yCounter[0]~10 (
// Equation(s):
// \proj|VGA|yCounter[0]~10_combout  = \proj|VGA|yCounter [0] $ (VCC)
// \proj|VGA|yCounter[0]~11  = CARRY(\proj|VGA|yCounter [0])

	.dataa(\proj|VGA|yCounter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\proj|VGA|yCounter[0]~10_combout ),
	.cout(\proj|VGA|yCounter[0]~11 ));
// synopsys translate_off
defparam \proj|VGA|yCounter[0]~10 .lut_mask = 16'h55AA;
defparam \proj|VGA|yCounter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N30
fiftyfivenm_lcell_comb \proj|VGA|LessThan1~1 (
// Equation(s):
// \proj|VGA|LessThan1~1_combout  = (((!\proj|VGA|yCounter [1] & !\proj|VGA|yCounter [0])) # (!\proj|VGA|yCounter [3])) # (!\proj|VGA|yCounter [2])

	.dataa(\proj|VGA|yCounter [2]),
	.datab(\proj|VGA|yCounter [3]),
	.datac(\proj|VGA|yCounter [1]),
	.datad(\proj|VGA|yCounter [0]),
	.cin(gnd),
	.combout(\proj|VGA|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \proj|VGA|LessThan1~1 .lut_mask = 16'h777F;
defparam \proj|VGA|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N22
fiftyfivenm_lcell_comb \proj|VGA|yCounter[8]~26 (
// Equation(s):
// \proj|VGA|yCounter[8]~26_combout  = (\proj|VGA|yCounter [8] & (\proj|VGA|yCounter[7]~25  $ (GND))) # (!\proj|VGA|yCounter [8] & (!\proj|VGA|yCounter[7]~25  & VCC))
// \proj|VGA|yCounter[8]~27  = CARRY((\proj|VGA|yCounter [8] & !\proj|VGA|yCounter[7]~25 ))

	.dataa(\proj|VGA|yCounter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|VGA|yCounter[7]~25 ),
	.combout(\proj|VGA|yCounter[8]~26_combout ),
	.cout(\proj|VGA|yCounter[8]~27 ));
// synopsys translate_off
defparam \proj|VGA|yCounter[8]~26 .lut_mask = 16'hA50A;
defparam \proj|VGA|yCounter[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N24
fiftyfivenm_lcell_comb \proj|VGA|yCounter[9]~28 (
// Equation(s):
// \proj|VGA|yCounter[9]~28_combout  = \proj|VGA|yCounter[8]~27  $ (\proj|VGA|yCounter [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\proj|VGA|yCounter [9]),
	.cin(\proj|VGA|yCounter[8]~27 ),
	.combout(\proj|VGA|yCounter[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \proj|VGA|yCounter[9]~28 .lut_mask = 16'h0FF0;
defparam \proj|VGA|yCounter[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y14_N10
fiftyfivenm_lcell_comb \proj|VGA|xCounter[0]~10 (
// Equation(s):
// \proj|VGA|xCounter[0]~10_combout  = \proj|VGA|xCounter [0] $ (VCC)
// \proj|VGA|xCounter[0]~11  = CARRY(\proj|VGA|xCounter [0])

	.dataa(gnd),
	.datab(\proj|VGA|xCounter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\proj|VGA|xCounter[0]~10_combout ),
	.cout(\proj|VGA|xCounter[0]~11 ));
// synopsys translate_off
defparam \proj|VGA|xCounter[0]~10 .lut_mask = 16'h33CC;
defparam \proj|VGA|xCounter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y14_N12
fiftyfivenm_lcell_comb \proj|VGA|xCounter[1]~12 (
// Equation(s):
// \proj|VGA|xCounter[1]~12_combout  = (\proj|VGA|xCounter [1] & (!\proj|VGA|xCounter[0]~11 )) # (!\proj|VGA|xCounter [1] & ((\proj|VGA|xCounter[0]~11 ) # (GND)))
// \proj|VGA|xCounter[1]~13  = CARRY((!\proj|VGA|xCounter[0]~11 ) # (!\proj|VGA|xCounter [1]))

	.dataa(\proj|VGA|xCounter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|VGA|xCounter[0]~11 ),
	.combout(\proj|VGA|xCounter[1]~12_combout ),
	.cout(\proj|VGA|xCounter[1]~13 ));
// synopsys translate_off
defparam \proj|VGA|xCounter[1]~12 .lut_mask = 16'h5A5F;
defparam \proj|VGA|xCounter[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y14_N14
fiftyfivenm_lcell_comb \proj|VGA|xCounter[2]~14 (
// Equation(s):
// \proj|VGA|xCounter[2]~14_combout  = (\proj|VGA|xCounter [2] & (\proj|VGA|xCounter[1]~13  $ (GND))) # (!\proj|VGA|xCounter [2] & (!\proj|VGA|xCounter[1]~13  & VCC))
// \proj|VGA|xCounter[2]~15  = CARRY((\proj|VGA|xCounter [2] & !\proj|VGA|xCounter[1]~13 ))

	.dataa(gnd),
	.datab(\proj|VGA|xCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|VGA|xCounter[1]~13 ),
	.combout(\proj|VGA|xCounter[2]~14_combout ),
	.cout(\proj|VGA|xCounter[2]~15 ));
// synopsys translate_off
defparam \proj|VGA|xCounter[2]~14 .lut_mask = 16'hC30C;
defparam \proj|VGA|xCounter[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y14_N15
dffeas \proj|VGA|xCounter[2] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGA|xCounter[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|VGA|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGA|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGA|xCounter[2] .is_wysiwyg = "true";
defparam \proj|VGA|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y14_N16
fiftyfivenm_lcell_comb \proj|VGA|xCounter[3]~16 (
// Equation(s):
// \proj|VGA|xCounter[3]~16_combout  = (\proj|VGA|xCounter [3] & (!\proj|VGA|xCounter[2]~15 )) # (!\proj|VGA|xCounter [3] & ((\proj|VGA|xCounter[2]~15 ) # (GND)))
// \proj|VGA|xCounter[3]~17  = CARRY((!\proj|VGA|xCounter[2]~15 ) # (!\proj|VGA|xCounter [3]))

	.dataa(gnd),
	.datab(\proj|VGA|xCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|VGA|xCounter[2]~15 ),
	.combout(\proj|VGA|xCounter[3]~16_combout ),
	.cout(\proj|VGA|xCounter[3]~17 ));
// synopsys translate_off
defparam \proj|VGA|xCounter[3]~16 .lut_mask = 16'h3C3F;
defparam \proj|VGA|xCounter[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y14_N17
dffeas \proj|VGA|xCounter[3] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGA|xCounter[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|VGA|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGA|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGA|xCounter[3] .is_wysiwyg = "true";
defparam \proj|VGA|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y14_N18
fiftyfivenm_lcell_comb \proj|VGA|xCounter[4]~18 (
// Equation(s):
// \proj|VGA|xCounter[4]~18_combout  = (\proj|VGA|xCounter [4] & (\proj|VGA|xCounter[3]~17  $ (GND))) # (!\proj|VGA|xCounter [4] & (!\proj|VGA|xCounter[3]~17  & VCC))
// \proj|VGA|xCounter[4]~19  = CARRY((\proj|VGA|xCounter [4] & !\proj|VGA|xCounter[3]~17 ))

	.dataa(gnd),
	.datab(\proj|VGA|xCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|VGA|xCounter[3]~17 ),
	.combout(\proj|VGA|xCounter[4]~18_combout ),
	.cout(\proj|VGA|xCounter[4]~19 ));
// synopsys translate_off
defparam \proj|VGA|xCounter[4]~18 .lut_mask = 16'hC30C;
defparam \proj|VGA|xCounter[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y14_N19
dffeas \proj|VGA|xCounter[4] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGA|xCounter[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|VGA|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGA|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGA|xCounter[4] .is_wysiwyg = "true";
defparam \proj|VGA|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y14_N20
fiftyfivenm_lcell_comb \proj|VGA|xCounter[5]~20 (
// Equation(s):
// \proj|VGA|xCounter[5]~20_combout  = (\proj|VGA|xCounter [5] & (!\proj|VGA|xCounter[4]~19 )) # (!\proj|VGA|xCounter [5] & ((\proj|VGA|xCounter[4]~19 ) # (GND)))
// \proj|VGA|xCounter[5]~21  = CARRY((!\proj|VGA|xCounter[4]~19 ) # (!\proj|VGA|xCounter [5]))

	.dataa(gnd),
	.datab(\proj|VGA|xCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|VGA|xCounter[4]~19 ),
	.combout(\proj|VGA|xCounter[5]~20_combout ),
	.cout(\proj|VGA|xCounter[5]~21 ));
// synopsys translate_off
defparam \proj|VGA|xCounter[5]~20 .lut_mask = 16'h3C3F;
defparam \proj|VGA|xCounter[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y14_N21
dffeas \proj|VGA|xCounter[5] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGA|xCounter[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|VGA|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGA|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGA|xCounter[5] .is_wysiwyg = "true";
defparam \proj|VGA|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y14_N22
fiftyfivenm_lcell_comb \proj|VGA|xCounter[6]~22 (
// Equation(s):
// \proj|VGA|xCounter[6]~22_combout  = (\proj|VGA|xCounter [6] & (\proj|VGA|xCounter[5]~21  $ (GND))) # (!\proj|VGA|xCounter [6] & (!\proj|VGA|xCounter[5]~21  & VCC))
// \proj|VGA|xCounter[6]~23  = CARRY((\proj|VGA|xCounter [6] & !\proj|VGA|xCounter[5]~21 ))

	.dataa(\proj|VGA|xCounter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|VGA|xCounter[5]~21 ),
	.combout(\proj|VGA|xCounter[6]~22_combout ),
	.cout(\proj|VGA|xCounter[6]~23 ));
// synopsys translate_off
defparam \proj|VGA|xCounter[6]~22 .lut_mask = 16'hA50A;
defparam \proj|VGA|xCounter[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y14_N23
dffeas \proj|VGA|xCounter[6] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGA|xCounter[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|VGA|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGA|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGA|xCounter[6] .is_wysiwyg = "true";
defparam \proj|VGA|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y14_N24
fiftyfivenm_lcell_comb \proj|VGA|xCounter[7]~24 (
// Equation(s):
// \proj|VGA|xCounter[7]~24_combout  = (\proj|VGA|xCounter [7] & (!\proj|VGA|xCounter[6]~23 )) # (!\proj|VGA|xCounter [7] & ((\proj|VGA|xCounter[6]~23 ) # (GND)))
// \proj|VGA|xCounter[7]~25  = CARRY((!\proj|VGA|xCounter[6]~23 ) # (!\proj|VGA|xCounter [7]))

	.dataa(gnd),
	.datab(\proj|VGA|xCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|VGA|xCounter[6]~23 ),
	.combout(\proj|VGA|xCounter[7]~24_combout ),
	.cout(\proj|VGA|xCounter[7]~25 ));
// synopsys translate_off
defparam \proj|VGA|xCounter[7]~24 .lut_mask = 16'h3C3F;
defparam \proj|VGA|xCounter[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y14_N25
dffeas \proj|VGA|xCounter[7] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGA|xCounter[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|VGA|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGA|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGA|xCounter[7] .is_wysiwyg = "true";
defparam \proj|VGA|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y14_N0
fiftyfivenm_lcell_comb \proj|VGA|Equal0~0 (
// Equation(s):
// \proj|VGA|Equal0~0_combout  = (!\proj|VGA|xCounter [7] & (!\proj|VGA|xCounter [6] & !\proj|VGA|xCounter [5]))

	.dataa(gnd),
	.datab(\proj|VGA|xCounter [7]),
	.datac(\proj|VGA|xCounter [6]),
	.datad(\proj|VGA|xCounter [5]),
	.cin(gnd),
	.combout(\proj|VGA|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \proj|VGA|Equal0~0 .lut_mask = 16'h0003;
defparam \proj|VGA|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y14_N26
fiftyfivenm_lcell_comb \proj|VGA|xCounter[8]~26 (
// Equation(s):
// \proj|VGA|xCounter[8]~26_combout  = (\proj|VGA|xCounter [8] & (\proj|VGA|xCounter[7]~25  $ (GND))) # (!\proj|VGA|xCounter [8] & (!\proj|VGA|xCounter[7]~25  & VCC))
// \proj|VGA|xCounter[8]~27  = CARRY((\proj|VGA|xCounter [8] & !\proj|VGA|xCounter[7]~25 ))

	.dataa(\proj|VGA|xCounter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|VGA|xCounter[7]~25 ),
	.combout(\proj|VGA|xCounter[8]~26_combout ),
	.cout(\proj|VGA|xCounter[8]~27 ));
// synopsys translate_off
defparam \proj|VGA|xCounter[8]~26 .lut_mask = 16'hA50A;
defparam \proj|VGA|xCounter[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y14_N27
dffeas \proj|VGA|xCounter[8] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGA|xCounter[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|VGA|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGA|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGA|xCounter[8] .is_wysiwyg = "true";
defparam \proj|VGA|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y14_N28
fiftyfivenm_lcell_comb \proj|VGA|xCounter[9]~28 (
// Equation(s):
// \proj|VGA|xCounter[9]~28_combout  = \proj|VGA|xCounter[8]~27  $ (\proj|VGA|xCounter [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\proj|VGA|xCounter [9]),
	.cin(\proj|VGA|xCounter[8]~27 ),
	.combout(\proj|VGA|xCounter[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \proj|VGA|xCounter[9]~28 .lut_mask = 16'h0FF0;
defparam \proj|VGA|xCounter[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y14_N29
dffeas \proj|VGA|xCounter[9] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGA|xCounter[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|VGA|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGA|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGA|xCounter[9] .is_wysiwyg = "true";
defparam \proj|VGA|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y14_N28
fiftyfivenm_lcell_comb \proj|VGA|Equal0~2 (
// Equation(s):
// \proj|VGA|Equal0~2_combout  = (\proj|VGA|xCounter [8] & \proj|VGA|xCounter [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\proj|VGA|xCounter [8]),
	.datad(\proj|VGA|xCounter [9]),
	.cin(gnd),
	.combout(\proj|VGA|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \proj|VGA|Equal0~2 .lut_mask = 16'hF000;
defparam \proj|VGA|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y14_N26
fiftyfivenm_lcell_comb \proj|VGA|LessThan0~0 (
// Equation(s):
// \proj|VGA|LessThan0~0_combout  = (\proj|VGA|Equal0~2_combout  & (((\proj|VGA|Equal0~1_combout  & \proj|VGA|xCounter [4])) # (!\proj|VGA|Equal0~0_combout )))

	.dataa(\proj|VGA|Equal0~1_combout ),
	.datab(\proj|VGA|xCounter [4]),
	.datac(\proj|VGA|Equal0~0_combout ),
	.datad(\proj|VGA|Equal0~2_combout ),
	.cin(gnd),
	.combout(\proj|VGA|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \proj|VGA|LessThan0~0 .lut_mask = 16'h8F00;
defparam \proj|VGA|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y14_N11
dffeas \proj|VGA|xCounter[0] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGA|xCounter[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|VGA|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGA|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGA|xCounter[0] .is_wysiwyg = "true";
defparam \proj|VGA|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y14_N13
dffeas \proj|VGA|xCounter[1] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGA|xCounter[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|VGA|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGA|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGA|xCounter[1] .is_wysiwyg = "true";
defparam \proj|VGA|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y14_N2
fiftyfivenm_lcell_comb \proj|VGA|Equal0~1 (
// Equation(s):
// \proj|VGA|Equal0~1_combout  = (\proj|VGA|xCounter [1] & (\proj|VGA|xCounter [0] & (\proj|VGA|xCounter [2] & \proj|VGA|xCounter [3])))

	.dataa(\proj|VGA|xCounter [1]),
	.datab(\proj|VGA|xCounter [0]),
	.datac(\proj|VGA|xCounter [2]),
	.datad(\proj|VGA|xCounter [3]),
	.cin(gnd),
	.combout(\proj|VGA|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \proj|VGA|Equal0~1 .lut_mask = 16'h8000;
defparam \proj|VGA|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y14_N20
fiftyfivenm_lcell_comb \proj|VGA|Equal0~3 (
// Equation(s):
// \proj|VGA|Equal0~3_combout  = (\proj|VGA|Equal0~1_combout  & (\proj|VGA|xCounter [4] & (\proj|VGA|Equal0~0_combout  & \proj|VGA|Equal0~2_combout )))

	.dataa(\proj|VGA|Equal0~1_combout ),
	.datab(\proj|VGA|xCounter [4]),
	.datac(\proj|VGA|Equal0~0_combout ),
	.datad(\proj|VGA|Equal0~2_combout ),
	.cin(gnd),
	.combout(\proj|VGA|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \proj|VGA|Equal0~3 .lut_mask = 16'h8000;
defparam \proj|VGA|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N25
dffeas \proj|VGA|yCounter[9] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGA|yCounter[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|VGA|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\proj|VGA|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGA|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGA|yCounter[9] .is_wysiwyg = "true";
defparam \proj|VGA|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N4
fiftyfivenm_lcell_comb \proj|VGA|LessThan1~0 (
// Equation(s):
// \proj|VGA|LessThan1~0_combout  = (!\proj|VGA|yCounter [5] & (!\proj|VGA|yCounter [6] & (!\proj|VGA|yCounter [8] & !\proj|VGA|yCounter [7])))

	.dataa(\proj|VGA|yCounter [5]),
	.datab(\proj|VGA|yCounter [6]),
	.datac(\proj|VGA|yCounter [8]),
	.datad(\proj|VGA|yCounter [7]),
	.cin(gnd),
	.combout(\proj|VGA|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \proj|VGA|LessThan1~0 .lut_mask = 16'h0001;
defparam \proj|VGA|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N0
fiftyfivenm_lcell_comb \proj|VGA|LessThan1~2 (
// Equation(s):
// \proj|VGA|LessThan1~2_combout  = (\proj|VGA|yCounter [9] & (((\proj|VGA|yCounter [4]) # (!\proj|VGA|LessThan1~0_combout )) # (!\proj|VGA|LessThan1~1_combout )))

	.dataa(\proj|VGA|LessThan1~1_combout ),
	.datab(\proj|VGA|yCounter [9]),
	.datac(\proj|VGA|yCounter [4]),
	.datad(\proj|VGA|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\proj|VGA|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \proj|VGA|LessThan1~2 .lut_mask = 16'hC4CC;
defparam \proj|VGA|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N7
dffeas \proj|VGA|yCounter[0] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGA|yCounter[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|VGA|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\proj|VGA|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGA|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGA|yCounter[0] .is_wysiwyg = "true";
defparam \proj|VGA|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N8
fiftyfivenm_lcell_comb \proj|VGA|yCounter[1]~12 (
// Equation(s):
// \proj|VGA|yCounter[1]~12_combout  = (\proj|VGA|yCounter [1] & (!\proj|VGA|yCounter[0]~11 )) # (!\proj|VGA|yCounter [1] & ((\proj|VGA|yCounter[0]~11 ) # (GND)))
// \proj|VGA|yCounter[1]~13  = CARRY((!\proj|VGA|yCounter[0]~11 ) # (!\proj|VGA|yCounter [1]))

	.dataa(gnd),
	.datab(\proj|VGA|yCounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|VGA|yCounter[0]~11 ),
	.combout(\proj|VGA|yCounter[1]~12_combout ),
	.cout(\proj|VGA|yCounter[1]~13 ));
// synopsys translate_off
defparam \proj|VGA|yCounter[1]~12 .lut_mask = 16'h3C3F;
defparam \proj|VGA|yCounter[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y11_N9
dffeas \proj|VGA|yCounter[1] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGA|yCounter[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|VGA|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\proj|VGA|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGA|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGA|yCounter[1] .is_wysiwyg = "true";
defparam \proj|VGA|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N10
fiftyfivenm_lcell_comb \proj|VGA|yCounter[2]~14 (
// Equation(s):
// \proj|VGA|yCounter[2]~14_combout  = (\proj|VGA|yCounter [2] & (\proj|VGA|yCounter[1]~13  $ (GND))) # (!\proj|VGA|yCounter [2] & (!\proj|VGA|yCounter[1]~13  & VCC))
// \proj|VGA|yCounter[2]~15  = CARRY((\proj|VGA|yCounter [2] & !\proj|VGA|yCounter[1]~13 ))

	.dataa(\proj|VGA|yCounter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|VGA|yCounter[1]~13 ),
	.combout(\proj|VGA|yCounter[2]~14_combout ),
	.cout(\proj|VGA|yCounter[2]~15 ));
// synopsys translate_off
defparam \proj|VGA|yCounter[2]~14 .lut_mask = 16'hA50A;
defparam \proj|VGA|yCounter[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y11_N11
dffeas \proj|VGA|yCounter[2] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGA|yCounter[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|VGA|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\proj|VGA|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGA|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGA|yCounter[2] .is_wysiwyg = "true";
defparam \proj|VGA|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N12
fiftyfivenm_lcell_comb \proj|VGA|yCounter[3]~16 (
// Equation(s):
// \proj|VGA|yCounter[3]~16_combout  = (\proj|VGA|yCounter [3] & (!\proj|VGA|yCounter[2]~15 )) # (!\proj|VGA|yCounter [3] & ((\proj|VGA|yCounter[2]~15 ) # (GND)))
// \proj|VGA|yCounter[3]~17  = CARRY((!\proj|VGA|yCounter[2]~15 ) # (!\proj|VGA|yCounter [3]))

	.dataa(\proj|VGA|yCounter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|VGA|yCounter[2]~15 ),
	.combout(\proj|VGA|yCounter[3]~16_combout ),
	.cout(\proj|VGA|yCounter[3]~17 ));
// synopsys translate_off
defparam \proj|VGA|yCounter[3]~16 .lut_mask = 16'h5A5F;
defparam \proj|VGA|yCounter[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y11_N13
dffeas \proj|VGA|yCounter[3] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGA|yCounter[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|VGA|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\proj|VGA|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGA|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGA|yCounter[3] .is_wysiwyg = "true";
defparam \proj|VGA|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N14
fiftyfivenm_lcell_comb \proj|VGA|yCounter[4]~18 (
// Equation(s):
// \proj|VGA|yCounter[4]~18_combout  = (\proj|VGA|yCounter [4] & (\proj|VGA|yCounter[3]~17  $ (GND))) # (!\proj|VGA|yCounter [4] & (!\proj|VGA|yCounter[3]~17  & VCC))
// \proj|VGA|yCounter[4]~19  = CARRY((\proj|VGA|yCounter [4] & !\proj|VGA|yCounter[3]~17 ))

	.dataa(gnd),
	.datab(\proj|VGA|yCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|VGA|yCounter[3]~17 ),
	.combout(\proj|VGA|yCounter[4]~18_combout ),
	.cout(\proj|VGA|yCounter[4]~19 ));
// synopsys translate_off
defparam \proj|VGA|yCounter[4]~18 .lut_mask = 16'hC30C;
defparam \proj|VGA|yCounter[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y11_N15
dffeas \proj|VGA|yCounter[4] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGA|yCounter[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|VGA|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\proj|VGA|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGA|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGA|yCounter[4] .is_wysiwyg = "true";
defparam \proj|VGA|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N16
fiftyfivenm_lcell_comb \proj|VGA|yCounter[5]~20 (
// Equation(s):
// \proj|VGA|yCounter[5]~20_combout  = (\proj|VGA|yCounter [5] & (!\proj|VGA|yCounter[4]~19 )) # (!\proj|VGA|yCounter [5] & ((\proj|VGA|yCounter[4]~19 ) # (GND)))
// \proj|VGA|yCounter[5]~21  = CARRY((!\proj|VGA|yCounter[4]~19 ) # (!\proj|VGA|yCounter [5]))

	.dataa(gnd),
	.datab(\proj|VGA|yCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|VGA|yCounter[4]~19 ),
	.combout(\proj|VGA|yCounter[5]~20_combout ),
	.cout(\proj|VGA|yCounter[5]~21 ));
// synopsys translate_off
defparam \proj|VGA|yCounter[5]~20 .lut_mask = 16'h3C3F;
defparam \proj|VGA|yCounter[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y11_N17
dffeas \proj|VGA|yCounter[5] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGA|yCounter[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|VGA|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\proj|VGA|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGA|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGA|yCounter[5] .is_wysiwyg = "true";
defparam \proj|VGA|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N18
fiftyfivenm_lcell_comb \proj|VGA|yCounter[6]~22 (
// Equation(s):
// \proj|VGA|yCounter[6]~22_combout  = (\proj|VGA|yCounter [6] & (\proj|VGA|yCounter[5]~21  $ (GND))) # (!\proj|VGA|yCounter [6] & (!\proj|VGA|yCounter[5]~21  & VCC))
// \proj|VGA|yCounter[6]~23  = CARRY((\proj|VGA|yCounter [6] & !\proj|VGA|yCounter[5]~21 ))

	.dataa(gnd),
	.datab(\proj|VGA|yCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|VGA|yCounter[5]~21 ),
	.combout(\proj|VGA|yCounter[6]~22_combout ),
	.cout(\proj|VGA|yCounter[6]~23 ));
// synopsys translate_off
defparam \proj|VGA|yCounter[6]~22 .lut_mask = 16'hC30C;
defparam \proj|VGA|yCounter[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y11_N19
dffeas \proj|VGA|yCounter[6] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGA|yCounter[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|VGA|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\proj|VGA|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGA|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGA|yCounter[6] .is_wysiwyg = "true";
defparam \proj|VGA|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N20
fiftyfivenm_lcell_comb \proj|VGA|yCounter[7]~24 (
// Equation(s):
// \proj|VGA|yCounter[7]~24_combout  = (\proj|VGA|yCounter [7] & (!\proj|VGA|yCounter[6]~23 )) # (!\proj|VGA|yCounter [7] & ((\proj|VGA|yCounter[6]~23 ) # (GND)))
// \proj|VGA|yCounter[7]~25  = CARRY((!\proj|VGA|yCounter[6]~23 ) # (!\proj|VGA|yCounter [7]))

	.dataa(gnd),
	.datab(\proj|VGA|yCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|VGA|yCounter[6]~23 ),
	.combout(\proj|VGA|yCounter[7]~24_combout ),
	.cout(\proj|VGA|yCounter[7]~25 ));
// synopsys translate_off
defparam \proj|VGA|yCounter[7]~24 .lut_mask = 16'h3C3F;
defparam \proj|VGA|yCounter[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y11_N21
dffeas \proj|VGA|yCounter[7] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGA|yCounter[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|VGA|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\proj|VGA|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGA|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGA|yCounter[7] .is_wysiwyg = "true";
defparam \proj|VGA|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y11_N23
dffeas \proj|VGA|yCounter[8] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGA|yCounter[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|VGA|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\proj|VGA|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGA|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGA|yCounter[8] .is_wysiwyg = "true";
defparam \proj|VGA|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N0
fiftyfivenm_lcell_comb \proj|VGA|y[0]~10 (
// Equation(s):
// \proj|VGA|y[0]~10_combout  = \proj|VGA|yCounter [0] $ (VCC)
// \proj|VGA|y[0]~11  = CARRY(\proj|VGA|yCounter [0])

	.dataa(gnd),
	.datab(\proj|VGA|yCounter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\proj|VGA|y[0]~10_combout ),
	.cout(\proj|VGA|y[0]~11 ));
// synopsys translate_off
defparam \proj|VGA|y[0]~10 .lut_mask = 16'h33CC;
defparam \proj|VGA|y[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N2
fiftyfivenm_lcell_comb \proj|VGA|y[1]~12 (
// Equation(s):
// \proj|VGA|y[1]~12_combout  = (\proj|VGA|yCounter [1] & (!\proj|VGA|y[0]~11 )) # (!\proj|VGA|yCounter [1] & ((\proj|VGA|y[0]~11 ) # (GND)))
// \proj|VGA|y[1]~13  = CARRY((!\proj|VGA|y[0]~11 ) # (!\proj|VGA|yCounter [1]))

	.dataa(\proj|VGA|yCounter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|VGA|y[0]~11 ),
	.combout(\proj|VGA|y[1]~12_combout ),
	.cout(\proj|VGA|y[1]~13 ));
// synopsys translate_off
defparam \proj|VGA|y[1]~12 .lut_mask = 16'h5A5F;
defparam \proj|VGA|y[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N4
fiftyfivenm_lcell_comb \proj|VGA|y[2]~14 (
// Equation(s):
// \proj|VGA|y[2]~14_combout  = (\proj|VGA|yCounter [2] & ((GND) # (!\proj|VGA|y[1]~13 ))) # (!\proj|VGA|yCounter [2] & (\proj|VGA|y[1]~13  $ (GND)))
// \proj|VGA|y[2]~15  = CARRY((\proj|VGA|yCounter [2]) # (!\proj|VGA|y[1]~13 ))

	.dataa(gnd),
	.datab(\proj|VGA|yCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|VGA|y[1]~13 ),
	.combout(\proj|VGA|y[2]~14_combout ),
	.cout(\proj|VGA|y[2]~15 ));
// synopsys translate_off
defparam \proj|VGA|y[2]~14 .lut_mask = 16'h3CCF;
defparam \proj|VGA|y[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N6
fiftyfivenm_lcell_comb \proj|VGA|y[3]~16 (
// Equation(s):
// \proj|VGA|y[3]~16_combout  = (\proj|VGA|yCounter [3] & (\proj|VGA|y[2]~15  & VCC)) # (!\proj|VGA|yCounter [3] & (!\proj|VGA|y[2]~15 ))
// \proj|VGA|y[3]~17  = CARRY((!\proj|VGA|yCounter [3] & !\proj|VGA|y[2]~15 ))

	.dataa(\proj|VGA|yCounter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|VGA|y[2]~15 ),
	.combout(\proj|VGA|y[3]~16_combout ),
	.cout(\proj|VGA|y[3]~17 ));
// synopsys translate_off
defparam \proj|VGA|y[3]~16 .lut_mask = 16'hA505;
defparam \proj|VGA|y[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N8
fiftyfivenm_lcell_comb \proj|VGA|y[4]~18 (
// Equation(s):
// \proj|VGA|y[4]~18_combout  = (\proj|VGA|yCounter [4] & ((GND) # (!\proj|VGA|y[3]~17 ))) # (!\proj|VGA|yCounter [4] & (\proj|VGA|y[3]~17  $ (GND)))
// \proj|VGA|y[4]~19  = CARRY((\proj|VGA|yCounter [4]) # (!\proj|VGA|y[3]~17 ))

	.dataa(gnd),
	.datab(\proj|VGA|yCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|VGA|y[3]~17 ),
	.combout(\proj|VGA|y[4]~18_combout ),
	.cout(\proj|VGA|y[4]~19 ));
// synopsys translate_off
defparam \proj|VGA|y[4]~18 .lut_mask = 16'h3CCF;
defparam \proj|VGA|y[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N10
fiftyfivenm_lcell_comb \proj|VGA|y[5]~20 (
// Equation(s):
// \proj|VGA|y[5]~20_combout  = (\proj|VGA|yCounter [5] & (!\proj|VGA|y[4]~19 )) # (!\proj|VGA|yCounter [5] & ((\proj|VGA|y[4]~19 ) # (GND)))
// \proj|VGA|y[5]~21  = CARRY((!\proj|VGA|y[4]~19 ) # (!\proj|VGA|yCounter [5]))

	.dataa(\proj|VGA|yCounter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|VGA|y[4]~19 ),
	.combout(\proj|VGA|y[5]~20_combout ),
	.cout(\proj|VGA|y[5]~21 ));
// synopsys translate_off
defparam \proj|VGA|y[5]~20 .lut_mask = 16'h5A5F;
defparam \proj|VGA|y[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N12
fiftyfivenm_lcell_comb \proj|VGA|y[6]~22 (
// Equation(s):
// \proj|VGA|y[6]~22_combout  = (\proj|VGA|yCounter [6] & ((GND) # (!\proj|VGA|y[5]~21 ))) # (!\proj|VGA|yCounter [6] & (\proj|VGA|y[5]~21  $ (GND)))
// \proj|VGA|y[6]~23  = CARRY((\proj|VGA|yCounter [6]) # (!\proj|VGA|y[5]~21 ))

	.dataa(gnd),
	.datab(\proj|VGA|yCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|VGA|y[5]~21 ),
	.combout(\proj|VGA|y[6]~22_combout ),
	.cout(\proj|VGA|y[6]~23 ));
// synopsys translate_off
defparam \proj|VGA|y[6]~22 .lut_mask = 16'h3CCF;
defparam \proj|VGA|y[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N14
fiftyfivenm_lcell_comb \proj|VGA|y[7]~24 (
// Equation(s):
// \proj|VGA|y[7]~24_combout  = (\proj|VGA|yCounter [7] & (\proj|VGA|y[6]~23  & VCC)) # (!\proj|VGA|yCounter [7] & (!\proj|VGA|y[6]~23 ))
// \proj|VGA|y[7]~25  = CARRY((!\proj|VGA|yCounter [7] & !\proj|VGA|y[6]~23 ))

	.dataa(gnd),
	.datab(\proj|VGA|yCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|VGA|y[6]~23 ),
	.combout(\proj|VGA|y[7]~24_combout ),
	.cout(\proj|VGA|y[7]~25 ));
// synopsys translate_off
defparam \proj|VGA|y[7]~24 .lut_mask = 16'hC303;
defparam \proj|VGA|y[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N16
fiftyfivenm_lcell_comb \proj|VGA|y[8]~26 (
// Equation(s):
// \proj|VGA|y[8]~26_combout  = (\proj|VGA|yCounter [8] & ((GND) # (!\proj|VGA|y[7]~25 ))) # (!\proj|VGA|yCounter [8] & (\proj|VGA|y[7]~25  $ (GND)))
// \proj|VGA|y[8]~27  = CARRY((\proj|VGA|yCounter [8]) # (!\proj|VGA|y[7]~25 ))

	.dataa(\proj|VGA|yCounter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|VGA|y[7]~25 ),
	.combout(\proj|VGA|y[8]~26_combout ),
	.cout(\proj|VGA|y[8]~27 ));
// synopsys translate_off
defparam \proj|VGA|y[8]~26 .lut_mask = 16'h5AAF;
defparam \proj|VGA|y[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N26
fiftyfivenm_lcell_comb \proj|VGA|always2~0 (
// Equation(s):
// \proj|VGA|always2~0_combout  = (!\proj|VGA|yCounter [9] & (!\proj|VGA|yCounter [6] & (!\proj|VGA|yCounter [8] & !\proj|VGA|yCounter [7])))

	.dataa(\proj|VGA|yCounter [9]),
	.datab(\proj|VGA|yCounter [6]),
	.datac(\proj|VGA|yCounter [8]),
	.datad(\proj|VGA|yCounter [7]),
	.cin(gnd),
	.combout(\proj|VGA|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \proj|VGA|always2~0 .lut_mask = 16'h0001;
defparam \proj|VGA|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N2
fiftyfivenm_lcell_comb \proj|VGA|LessThan4~0 (
// Equation(s):
// \proj|VGA|LessThan4~0_combout  = (!\proj|VGA|yCounter [3] & (!\proj|VGA|yCounter [4] & !\proj|VGA|yCounter [2]))

	.dataa(\proj|VGA|yCounter [3]),
	.datab(gnd),
	.datac(\proj|VGA|yCounter [4]),
	.datad(\proj|VGA|yCounter [2]),
	.cin(gnd),
	.combout(\proj|VGA|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \proj|VGA|LessThan4~0 .lut_mask = 16'h0005;
defparam \proj|VGA|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N28
fiftyfivenm_lcell_comb \proj|VGA|LessThan4~1 (
// Equation(s):
// \proj|VGA|LessThan4~1_combout  = (\proj|VGA|LessThan4~0_combout  & ((!\proj|VGA|yCounter [1]) # (!\proj|VGA|yCounter [0])))

	.dataa(\proj|VGA|LessThan4~0_combout ),
	.datab(gnd),
	.datac(\proj|VGA|yCounter [0]),
	.datad(\proj|VGA|yCounter [1]),
	.cin(gnd),
	.combout(\proj|VGA|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \proj|VGA|LessThan4~1 .lut_mask = 16'h0AAA;
defparam \proj|VGA|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N6
fiftyfivenm_lcell_comb \proj|VGA|always2~1 (
// Equation(s):
// \proj|VGA|always2~1_combout  = (\proj|VGA|LessThan1~0_combout  & ((\proj|VGA|always2~0_combout ) # ((!\proj|VGA|LessThan4~1_combout )))) # (!\proj|VGA|LessThan1~0_combout  & ((\proj|VGA|yCounter [9]) # ((\proj|VGA|always2~0_combout  & 
// \proj|VGA|LessThan4~1_combout ))))

	.dataa(\proj|VGA|always2~0_combout ),
	.datab(\proj|VGA|yCounter [9]),
	.datac(\proj|VGA|LessThan1~0_combout ),
	.datad(\proj|VGA|LessThan4~1_combout ),
	.cin(gnd),
	.combout(\proj|VGA|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \proj|VGA|always2~1 .lut_mask = 16'hAEFC;
defparam \proj|VGA|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N17
dffeas \proj|VGA|y[8] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGA|y[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|VGA|always2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGA|y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGA|y[8] .is_wysiwyg = "true";
defparam \proj|VGA|y[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N15
dffeas \proj|VGA|y[7] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGA|y[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|VGA|always2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGA|y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGA|y[7] .is_wysiwyg = "true";
defparam \proj|VGA|y[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N13
dffeas \proj|VGA|y[6] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGA|y[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|VGA|always2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGA|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGA|y[6] .is_wysiwyg = "true";
defparam \proj|VGA|y[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N28
fiftyfivenm_lcell_comb \proj|spriteLoader|LessThan0~1 (
// Equation(s):
// \proj|spriteLoader|LessThan0~1_combout  = ((!\proj|VGA|y [6]) # (!\proj|VGA|y [7])) # (!\proj|VGA|y [8])

	.dataa(gnd),
	.datab(\proj|VGA|y [8]),
	.datac(\proj|VGA|y [7]),
	.datad(\proj|VGA|y [6]),
	.cin(gnd),
	.combout(\proj|spriteLoader|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \proj|spriteLoader|LessThan0~1 .lut_mask = 16'h3FFF;
defparam \proj|spriteLoader|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N11
dffeas \proj|VGA|y[5] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGA|y[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|VGA|always2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGA|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGA|y[5] .is_wysiwyg = "true";
defparam \proj|VGA|y[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N9
dffeas \proj|VGA|y[4] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGA|y[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|VGA|always2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGA|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGA|y[4] .is_wysiwyg = "true";
defparam \proj|VGA|y[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N5
dffeas \proj|VGA|y[2] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGA|y[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|VGA|always2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGA|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGA|y[2] .is_wysiwyg = "true";
defparam \proj|VGA|y[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N7
dffeas \proj|VGA|y[3] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGA|y[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|VGA|always2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGA|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGA|y[3] .is_wysiwyg = "true";
defparam \proj|VGA|y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N22
fiftyfivenm_lcell_comb \proj|spriteLoader|LessThan0~0 (
// Equation(s):
// \proj|spriteLoader|LessThan0~0_combout  = (!\proj|VGA|y [5] & (!\proj|VGA|y [4] & ((!\proj|VGA|y [3]) # (!\proj|VGA|y [2]))))

	.dataa(\proj|VGA|y [5]),
	.datab(\proj|VGA|y [4]),
	.datac(\proj|VGA|y [2]),
	.datad(\proj|VGA|y [3]),
	.cin(gnd),
	.combout(\proj|spriteLoader|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \proj|spriteLoader|LessThan0~0 .lut_mask = 16'h0111;
defparam \proj|spriteLoader|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N18
fiftyfivenm_lcell_comb \proj|VGA|y[9]~28 (
// Equation(s):
// \proj|VGA|y[9]~28_combout  = \proj|VGA|y[8]~27  $ (!\proj|VGA|yCounter [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\proj|VGA|yCounter [9]),
	.cin(\proj|VGA|y[8]~27 ),
	.combout(\proj|VGA|y[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \proj|VGA|y[9]~28 .lut_mask = 16'hF00F;
defparam \proj|VGA|y[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N19
dffeas \proj|VGA|y[9] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGA|y[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|VGA|always2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGA|y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGA|y[9] .is_wysiwyg = "true";
defparam \proj|VGA|y[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N26
fiftyfivenm_lcell_comb \proj|spriteLoader|LessThan0~2 (
// Equation(s):
// \proj|spriteLoader|LessThan0~2_combout  = (\proj|VGA|y [9]) # ((!\proj|spriteLoader|LessThan0~1_combout  & !\proj|spriteLoader|LessThan0~0_combout ))

	.dataa(gnd),
	.datab(\proj|spriteLoader|LessThan0~1_combout ),
	.datac(\proj|spriteLoader|LessThan0~0_combout ),
	.datad(\proj|VGA|y [9]),
	.cin(gnd),
	.combout(\proj|spriteLoader|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \proj|spriteLoader|LessThan0~2 .lut_mask = 16'hFF03;
defparam \proj|spriteLoader|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N4
fiftyfivenm_lcell_comb \proj|VGABlue[0]~feeder (
// Equation(s):
// \proj|VGABlue[0]~feeder_combout  = \proj|spriteLoader|LessThan0~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\proj|spriteLoader|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\proj|VGABlue[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \proj|VGABlue[0]~feeder .lut_mask = 16'hFF00;
defparam \proj|VGABlue[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y13_N5
dffeas \proj|VGABlue[0] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGABlue[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGABlue [0]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGABlue[0] .is_wysiwyg = "true";
defparam \proj|VGABlue[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N12
fiftyfivenm_lcell_comb \proj|VGABlue[1]~feeder (
// Equation(s):
// \proj|VGABlue[1]~feeder_combout  = \proj|spriteLoader|LessThan0~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\proj|spriteLoader|LessThan0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\proj|VGABlue[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \proj|VGABlue[1]~feeder .lut_mask = 16'hF0F0;
defparam \proj|VGABlue[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y12_N13
dffeas \proj|VGABlue[1] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGABlue[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGABlue [1]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGABlue[1] .is_wysiwyg = "true";
defparam \proj|VGABlue[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N18
fiftyfivenm_lcell_comb \proj|VGABlue[2]~feeder (
// Equation(s):
// \proj|VGABlue[2]~feeder_combout  = \proj|spriteLoader|LessThan0~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\proj|spriteLoader|LessThan0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\proj|VGABlue[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \proj|VGABlue[2]~feeder .lut_mask = 16'hF0F0;
defparam \proj|VGABlue[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y12_N19
dffeas \proj|VGABlue[2] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGABlue[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGABlue [2]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGABlue[2] .is_wysiwyg = "true";
defparam \proj|VGABlue[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N24
fiftyfivenm_lcell_comb \proj|VGABlue[3]~feeder (
// Equation(s):
// \proj|VGABlue[3]~feeder_combout  = \proj|spriteLoader|LessThan0~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\proj|spriteLoader|LessThan0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\proj|VGABlue[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \proj|VGABlue[3]~feeder .lut_mask = 16'hF0F0;
defparam \proj|VGABlue[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y12_N25
dffeas \proj|VGABlue[3] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGABlue[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGABlue [3]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGABlue[3] .is_wysiwyg = "true";
defparam \proj|VGABlue[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y13_N16
fiftyfivenm_lcell_comb \proj|VGA|x[4]~6 (
// Equation(s):
// \proj|VGA|x[4]~6_combout  = \proj|VGA|xCounter [4] $ (VCC)
// \proj|VGA|x[4]~7  = CARRY(\proj|VGA|xCounter [4])

	.dataa(\proj|VGA|xCounter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\proj|VGA|x[4]~6_combout ),
	.cout(\proj|VGA|x[4]~7 ));
// synopsys translate_off
defparam \proj|VGA|x[4]~6 .lut_mask = 16'h55AA;
defparam \proj|VGA|x[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y13_N18
fiftyfivenm_lcell_comb \proj|VGA|x[5]~12 (
// Equation(s):
// \proj|VGA|x[5]~12_combout  = (\proj|VGA|xCounter [5] & (\proj|VGA|x[4]~7  & VCC)) # (!\proj|VGA|xCounter [5] & (!\proj|VGA|x[4]~7 ))
// \proj|VGA|x[5]~13  = CARRY((!\proj|VGA|xCounter [5] & !\proj|VGA|x[4]~7 ))

	.dataa(gnd),
	.datab(\proj|VGA|xCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|VGA|x[4]~7 ),
	.combout(\proj|VGA|x[5]~12_combout ),
	.cout(\proj|VGA|x[5]~13 ));
// synopsys translate_off
defparam \proj|VGA|x[5]~12 .lut_mask = 16'hC303;
defparam \proj|VGA|x[5]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y14_N8
fiftyfivenm_lcell_comb \proj|VGA|always2~2 (
// Equation(s):
// \proj|VGA|always2~2_combout  = (\proj|VGA|xCounter [5]) # ((\proj|VGA|xCounter [6]) # (\proj|VGA|xCounter [4]))

	.dataa(gnd),
	.datab(\proj|VGA|xCounter [5]),
	.datac(\proj|VGA|xCounter [6]),
	.datad(\proj|VGA|xCounter [4]),
	.cin(gnd),
	.combout(\proj|VGA|always2~2_combout ),
	.cout());
// synopsys translate_off
defparam \proj|VGA|always2~2 .lut_mask = 16'hFFFC;
defparam \proj|VGA|always2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y14_N30
fiftyfivenm_lcell_comb \proj|VGA|always2~3 (
// Equation(s):
// \proj|VGA|always2~3_combout  = (\proj|VGA|xCounter [8] & (\proj|VGA|xCounter [9] & ((\proj|VGA|always2~2_combout ) # (\proj|VGA|xCounter [7])))) # (!\proj|VGA|xCounter [8] & (!\proj|VGA|xCounter [9] & ((!\proj|VGA|xCounter [7]) # 
// (!\proj|VGA|always2~2_combout ))))

	.dataa(\proj|VGA|xCounter [8]),
	.datab(\proj|VGA|xCounter [9]),
	.datac(\proj|VGA|always2~2_combout ),
	.datad(\proj|VGA|xCounter [7]),
	.cin(gnd),
	.combout(\proj|VGA|always2~3_combout ),
	.cout());
// synopsys translate_off
defparam \proj|VGA|always2~3 .lut_mask = 16'h8991;
defparam \proj|VGA|always2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y13_N19
dffeas \proj|VGA|x[5] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGA|x[5]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|VGA|always2~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGA|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGA|x[5] .is_wysiwyg = "true";
defparam \proj|VGA|x[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y13_N20
fiftyfivenm_lcell_comb \proj|VGA|x[6]~14 (
// Equation(s):
// \proj|VGA|x[6]~14_combout  = (\proj|VGA|xCounter [6] & ((GND) # (!\proj|VGA|x[5]~13 ))) # (!\proj|VGA|xCounter [6] & (\proj|VGA|x[5]~13  $ (GND)))
// \proj|VGA|x[6]~15  = CARRY((\proj|VGA|xCounter [6]) # (!\proj|VGA|x[5]~13 ))

	.dataa(gnd),
	.datab(\proj|VGA|xCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|VGA|x[5]~13 ),
	.combout(\proj|VGA|x[6]~14_combout ),
	.cout(\proj|VGA|x[6]~15 ));
// synopsys translate_off
defparam \proj|VGA|x[6]~14 .lut_mask = 16'h3CCF;
defparam \proj|VGA|x[6]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y13_N21
dffeas \proj|VGA|x[6] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGA|x[6]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|VGA|always2~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGA|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGA|x[6] .is_wysiwyg = "true";
defparam \proj|VGA|x[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y13_N22
fiftyfivenm_lcell_comb \proj|VGA|x[7]~16 (
// Equation(s):
// \proj|VGA|x[7]~16_combout  = (\proj|VGA|xCounter [7] & (!\proj|VGA|x[6]~15 )) # (!\proj|VGA|xCounter [7] & ((\proj|VGA|x[6]~15 ) # (GND)))
// \proj|VGA|x[7]~17  = CARRY((!\proj|VGA|x[6]~15 ) # (!\proj|VGA|xCounter [7]))

	.dataa(gnd),
	.datab(\proj|VGA|xCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|VGA|x[6]~15 ),
	.combout(\proj|VGA|x[7]~16_combout ),
	.cout(\proj|VGA|x[7]~17 ));
// synopsys translate_off
defparam \proj|VGA|x[7]~16 .lut_mask = 16'h3C3F;
defparam \proj|VGA|x[7]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y13_N23
dffeas \proj|VGA|x[7] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGA|x[7]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|VGA|always2~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGA|x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGA|x[7] .is_wysiwyg = "true";
defparam \proj|VGA|x[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y13_N24
fiftyfivenm_lcell_comb \proj|VGA|x[8]~18 (
// Equation(s):
// \proj|VGA|x[8]~18_combout  = (\proj|VGA|xCounter [8] & ((GND) # (!\proj|VGA|x[7]~17 ))) # (!\proj|VGA|xCounter [8] & (\proj|VGA|x[7]~17  $ (GND)))
// \proj|VGA|x[8]~19  = CARRY((\proj|VGA|xCounter [8]) # (!\proj|VGA|x[7]~17 ))

	.dataa(gnd),
	.datab(\proj|VGA|xCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|VGA|x[7]~17 ),
	.combout(\proj|VGA|x[8]~18_combout ),
	.cout(\proj|VGA|x[8]~19 ));
// synopsys translate_off
defparam \proj|VGA|x[8]~18 .lut_mask = 16'h3CCF;
defparam \proj|VGA|x[8]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y13_N25
dffeas \proj|VGA|x[8] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGA|x[8]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|VGA|always2~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGA|x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGA|x[8] .is_wysiwyg = "true";
defparam \proj|VGA|x[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y13_N12
fiftyfivenm_lcell_comb \proj|spriteLoader|always0~4 (
// Equation(s):
// \proj|spriteLoader|always0~4_combout  = (\proj|VGA|x [5] & (!\proj|VGA|x [6] & (!\proj|VGA|x [7] & !\proj|VGA|x [8])))

	.dataa(\proj|VGA|x [5]),
	.datab(\proj|VGA|x [6]),
	.datac(\proj|VGA|x [7]),
	.datad(\proj|VGA|x [8]),
	.cin(gnd),
	.combout(\proj|spriteLoader|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \proj|spriteLoader|always0~4 .lut_mask = 16'h0002;
defparam \proj|spriteLoader|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y13_N26
fiftyfivenm_lcell_comb \proj|VGA|x[9]~20 (
// Equation(s):
// \proj|VGA|x[9]~20_combout  = \proj|VGA|x[8]~19  $ (!\proj|VGA|xCounter [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\proj|VGA|xCounter [9]),
	.cin(\proj|VGA|x[8]~19 ),
	.combout(\proj|VGA|x[9]~20_combout ),
	.cout());
// synopsys translate_off
defparam \proj|VGA|x[9]~20 .lut_mask = 16'hF00F;
defparam \proj|VGA|x[9]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y13_N27
dffeas \proj|VGA|x[9] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGA|x[9]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|VGA|always2~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGA|x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGA|x[9] .is_wysiwyg = "true";
defparam \proj|VGA|x[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N30
fiftyfivenm_lcell_comb \proj|engine|dino|positionY[1]~5 (
// Equation(s):
// \proj|engine|dino|positionY[1]~5_combout  = !\proj|engine|dino|positionY [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\proj|engine|dino|positionY [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\proj|engine|dino|positionY[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \proj|engine|dino|positionY[1]~5 .lut_mask = 16'h0F0F;
defparam \proj|engine|dino|positionY[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .listen_to_nsleep_signal = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y13_N31
dffeas \proj|engine|dino|positionY[1] (
	.clk(\proj|getClocks|scoreClock|clkOut10Hz~clkctrl_outclk ),
	.d(\proj|engine|dino|positionY[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|engine|dino|positionY [1]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|engine|dino|positionY[1] .is_wysiwyg = "true";
defparam \proj|engine|dino|positionY[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N0
fiftyfivenm_lcell_comb \proj|engine|dino|Add0~1 (
// Equation(s):
// \proj|engine|dino|Add0~1_cout  = CARRY(\proj|engine|dino|positionY [1])

	.dataa(gnd),
	.datab(\proj|engine|dino|positionY [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\proj|engine|dino|Add0~1_cout ));
// synopsys translate_off
defparam \proj|engine|dino|Add0~1 .lut_mask = 16'h00CC;
defparam \proj|engine|dino|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N2
fiftyfivenm_lcell_comb \proj|engine|dino|Add0~2 (
// Equation(s):
// \proj|engine|dino|Add0~2_combout  = (\proj|engine|dino|positionY [2] & (!\proj|engine|dino|Add0~1_cout )) # (!\proj|engine|dino|positionY [2] & (\proj|engine|dino|Add0~1_cout  & VCC))
// \proj|engine|dino|Add0~3  = CARRY((\proj|engine|dino|positionY [2] & !\proj|engine|dino|Add0~1_cout ))

	.dataa(\proj|engine|dino|positionY [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|engine|dino|Add0~1_cout ),
	.combout(\proj|engine|dino|Add0~2_combout ),
	.cout(\proj|engine|dino|Add0~3 ));
// synopsys translate_off
defparam \proj|engine|dino|Add0~2 .lut_mask = 16'h5A0A;
defparam \proj|engine|dino|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N2
fiftyfivenm_lcell_comb \proj|engine|dino|positionY[2]~4 (
// Equation(s):
// \proj|engine|dino|positionY[2]~4_combout  = !\proj|engine|dino|Add0~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\proj|engine|dino|Add0~2_combout ),
	.cin(gnd),
	.combout(\proj|engine|dino|positionY[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \proj|engine|dino|positionY[2]~4 .lut_mask = 16'h00FF;
defparam \proj|engine|dino|positionY[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N3
dffeas \proj|engine|dino|positionY[2] (
	.clk(\proj|getClocks|scoreClock|clkOut10Hz~clkctrl_outclk ),
	.d(\proj|engine|dino|positionY[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|engine|dino|positionY [2]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|engine|dino|positionY[2] .is_wysiwyg = "true";
defparam \proj|engine|dino|positionY[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N4
fiftyfivenm_lcell_comb \proj|engine|dino|Add0~4 (
// Equation(s):
// \proj|engine|dino|Add0~4_combout  = (\proj|engine|dino|positionY [3] & (\proj|engine|dino|Add0~3  $ (GND))) # (!\proj|engine|dino|positionY [3] & ((GND) # (!\proj|engine|dino|Add0~3 )))
// \proj|engine|dino|Add0~5  = CARRY((!\proj|engine|dino|Add0~3 ) # (!\proj|engine|dino|positionY [3]))

	.dataa(\proj|engine|dino|positionY [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|engine|dino|Add0~3 ),
	.combout(\proj|engine|dino|Add0~4_combout ),
	.cout(\proj|engine|dino|Add0~5 ));
// synopsys translate_off
defparam \proj|engine|dino|Add0~4 .lut_mask = 16'hA55F;
defparam \proj|engine|dino|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N30
fiftyfivenm_lcell_comb \proj|engine|dino|positionY[3]~3 (
// Equation(s):
// \proj|engine|dino|positionY[3]~3_combout  = !\proj|engine|dino|Add0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\proj|engine|dino|Add0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\proj|engine|dino|positionY[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \proj|engine|dino|positionY[3]~3 .lut_mask = 16'h0F0F;
defparam \proj|engine|dino|positionY[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N31
dffeas \proj|engine|dino|positionY[3] (
	.clk(\proj|getClocks|scoreClock|clkOut10Hz~clkctrl_outclk ),
	.d(\proj|engine|dino|positionY[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|engine|dino|positionY [3]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|engine|dino|positionY[3] .is_wysiwyg = "true";
defparam \proj|engine|dino|positionY[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N6
fiftyfivenm_lcell_comb \proj|engine|dino|Add0~6 (
// Equation(s):
// \proj|engine|dino|Add0~6_combout  = (\proj|engine|dino|positionY [4] & (\proj|engine|dino|Add0~5  & VCC)) # (!\proj|engine|dino|positionY [4] & (!\proj|engine|dino|Add0~5 ))
// \proj|engine|dino|Add0~7  = CARRY((!\proj|engine|dino|positionY [4] & !\proj|engine|dino|Add0~5 ))

	.dataa(\proj|engine|dino|positionY [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|engine|dino|Add0~5 ),
	.combout(\proj|engine|dino|Add0~6_combout ),
	.cout(\proj|engine|dino|Add0~7 ));
// synopsys translate_off
defparam \proj|engine|dino|Add0~6 .lut_mask = 16'hA505;
defparam \proj|engine|dino|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y13_N7
dffeas \proj|engine|dino|positionY[4] (
	.clk(\proj|getClocks|scoreClock|clkOut10Hz~clkctrl_outclk ),
	.d(\proj|engine|dino|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|engine|dino|positionY [4]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|engine|dino|positionY[4] .is_wysiwyg = "true";
defparam \proj|engine|dino|positionY[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N8
fiftyfivenm_lcell_comb \proj|engine|dino|Add0~8 (
// Equation(s):
// \proj|engine|dino|Add0~8_combout  = (\proj|engine|dino|positionY [5] & ((GND) # (!\proj|engine|dino|Add0~7 ))) # (!\proj|engine|dino|positionY [5] & (\proj|engine|dino|Add0~7  $ (GND)))
// \proj|engine|dino|Add0~9  = CARRY((\proj|engine|dino|positionY [5]) # (!\proj|engine|dino|Add0~7 ))

	.dataa(gnd),
	.datab(\proj|engine|dino|positionY [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|engine|dino|Add0~7 ),
	.combout(\proj|engine|dino|Add0~8_combout ),
	.cout(\proj|engine|dino|Add0~9 ));
// synopsys translate_off
defparam \proj|engine|dino|Add0~8 .lut_mask = 16'h3CCF;
defparam \proj|engine|dino|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y13_N9
dffeas \proj|engine|dino|positionY[5] (
	.clk(\proj|getClocks|scoreClock|clkOut10Hz~clkctrl_outclk ),
	.d(\proj|engine|dino|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|engine|dino|positionY [5]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|engine|dino|positionY[5] .is_wysiwyg = "true";
defparam \proj|engine|dino|positionY[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N10
fiftyfivenm_lcell_comb \proj|engine|dino|Add0~10 (
// Equation(s):
// \proj|engine|dino|Add0~10_combout  = (\proj|engine|dino|positionY [6] & (!\proj|engine|dino|Add0~9 )) # (!\proj|engine|dino|positionY [6] & (\proj|engine|dino|Add0~9  & VCC))
// \proj|engine|dino|Add0~11  = CARRY((\proj|engine|dino|positionY [6] & !\proj|engine|dino|Add0~9 ))

	.dataa(gnd),
	.datab(\proj|engine|dino|positionY [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|engine|dino|Add0~9 ),
	.combout(\proj|engine|dino|Add0~10_combout ),
	.cout(\proj|engine|dino|Add0~11 ));
// synopsys translate_off
defparam \proj|engine|dino|Add0~10 .lut_mask = 16'h3C0C;
defparam \proj|engine|dino|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N28
fiftyfivenm_lcell_comb \proj|engine|dino|positionY[6]~2 (
// Equation(s):
// \proj|engine|dino|positionY[6]~2_combout  = !\proj|engine|dino|Add0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\proj|engine|dino|Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\proj|engine|dino|positionY[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \proj|engine|dino|positionY[6]~2 .lut_mask = 16'h0F0F;
defparam \proj|engine|dino|positionY[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N29
dffeas \proj|engine|dino|positionY[6] (
	.clk(\proj|getClocks|scoreClock|clkOut10Hz~clkctrl_outclk ),
	.d(\proj|engine|dino|positionY[6]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|engine|dino|positionY [6]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|engine|dino|positionY[6] .is_wysiwyg = "true";
defparam \proj|engine|dino|positionY[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N12
fiftyfivenm_lcell_comb \proj|engine|dino|Add0~12 (
// Equation(s):
// \proj|engine|dino|Add0~12_combout  = (\proj|engine|dino|positionY [7] & (\proj|engine|dino|Add0~11  $ (GND))) # (!\proj|engine|dino|positionY [7] & ((GND) # (!\proj|engine|dino|Add0~11 )))
// \proj|engine|dino|Add0~13  = CARRY((!\proj|engine|dino|Add0~11 ) # (!\proj|engine|dino|positionY [7]))

	.dataa(gnd),
	.datab(\proj|engine|dino|positionY [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|engine|dino|Add0~11 ),
	.combout(\proj|engine|dino|Add0~12_combout ),
	.cout(\proj|engine|dino|Add0~13 ));
// synopsys translate_off
defparam \proj|engine|dino|Add0~12 .lut_mask = 16'hC33F;
defparam \proj|engine|dino|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N28
fiftyfivenm_lcell_comb \proj|engine|dino|positionY[7]~1 (
// Equation(s):
// \proj|engine|dino|positionY[7]~1_combout  = !\proj|engine|dino|Add0~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\proj|engine|dino|Add0~12_combout ),
	.cin(gnd),
	.combout(\proj|engine|dino|positionY[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \proj|engine|dino|positionY[7]~1 .lut_mask = 16'h00FF;
defparam \proj|engine|dino|positionY[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N29
dffeas \proj|engine|dino|positionY[7] (
	.clk(\proj|getClocks|scoreClock|clkOut10Hz~clkctrl_outclk ),
	.d(\proj|engine|dino|positionY[7]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|engine|dino|positionY [7]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|engine|dino|positionY[7] .is_wysiwyg = "true";
defparam \proj|engine|dino|positionY[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N14
fiftyfivenm_lcell_comb \proj|engine|dino|Add0~14 (
// Equation(s):
// \proj|engine|dino|Add0~14_combout  = (\proj|engine|dino|positionY [8] & (!\proj|engine|dino|Add0~13 )) # (!\proj|engine|dino|positionY [8] & (\proj|engine|dino|Add0~13  & VCC))
// \proj|engine|dino|Add0~15  = CARRY((\proj|engine|dino|positionY [8] & !\proj|engine|dino|Add0~13 ))

	.dataa(\proj|engine|dino|positionY [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|engine|dino|Add0~13 ),
	.combout(\proj|engine|dino|Add0~14_combout ),
	.cout(\proj|engine|dino|Add0~15 ));
// synopsys translate_off
defparam \proj|engine|dino|Add0~14 .lut_mask = 16'h5A0A;
defparam \proj|engine|dino|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N22
fiftyfivenm_lcell_comb \proj|engine|dino|positionY[8]~0 (
// Equation(s):
// \proj|engine|dino|positionY[8]~0_combout  = !\proj|engine|dino|Add0~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\proj|engine|dino|Add0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\proj|engine|dino|positionY[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \proj|engine|dino|positionY[8]~0 .lut_mask = 16'h0F0F;
defparam \proj|engine|dino|positionY[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N23
dffeas \proj|engine|dino|positionY[8] (
	.clk(\proj|getClocks|scoreClock|clkOut10Hz~clkctrl_outclk ),
	.d(\proj|engine|dino|positionY[8]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|engine|dino|positionY [8]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|engine|dino|positionY[8] .is_wysiwyg = "true";
defparam \proj|engine|dino|positionY[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N16
fiftyfivenm_lcell_comb \proj|engine|dino|Add0~16 (
// Equation(s):
// \proj|engine|dino|Add0~16_combout  = (\proj|engine|dino|positionY [9] & ((GND) # (!\proj|engine|dino|Add0~15 ))) # (!\proj|engine|dino|positionY [9] & (\proj|engine|dino|Add0~15  $ (GND)))
// \proj|engine|dino|Add0~17  = CARRY((\proj|engine|dino|positionY [9]) # (!\proj|engine|dino|Add0~15 ))

	.dataa(gnd),
	.datab(\proj|engine|dino|positionY [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|engine|dino|Add0~15 ),
	.combout(\proj|engine|dino|Add0~16_combout ),
	.cout(\proj|engine|dino|Add0~17 ));
// synopsys translate_off
defparam \proj|engine|dino|Add0~16 .lut_mask = 16'h3CCF;
defparam \proj|engine|dino|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y13_N17
dffeas \proj|engine|dino|positionY[9] (
	.clk(\proj|getClocks|scoreClock|clkOut10Hz~clkctrl_outclk ),
	.d(\proj|engine|dino|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|engine|dino|positionY [9]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|engine|dino|positionY[9] .is_wysiwyg = "true";
defparam \proj|engine|dino|positionY[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N18
fiftyfivenm_lcell_comb \proj|engine|dino|Add0~18 (
// Equation(s):
// \proj|engine|dino|Add0~18_combout  = (\proj|engine|dino|positionY [10] & (\proj|engine|dino|Add0~17  & VCC)) # (!\proj|engine|dino|positionY [10] & (!\proj|engine|dino|Add0~17 ))
// \proj|engine|dino|Add0~19  = CARRY((!\proj|engine|dino|positionY [10] & !\proj|engine|dino|Add0~17 ))

	.dataa(gnd),
	.datab(\proj|engine|dino|positionY [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|engine|dino|Add0~17 ),
	.combout(\proj|engine|dino|Add0~18_combout ),
	.cout(\proj|engine|dino|Add0~19 ));
// synopsys translate_off
defparam \proj|engine|dino|Add0~18 .lut_mask = 16'hC303;
defparam \proj|engine|dino|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y13_N19
dffeas \proj|engine|dino|positionY[10] (
	.clk(\proj|getClocks|scoreClock|clkOut10Hz~clkctrl_outclk ),
	.d(\proj|engine|dino|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|engine|dino|positionY [10]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|engine|dino|positionY[10] .is_wysiwyg = "true";
defparam \proj|engine|dino|positionY[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N20
fiftyfivenm_lcell_comb \proj|engine|dino|Add0~20 (
// Equation(s):
// \proj|engine|dino|Add0~20_combout  = \proj|engine|dino|Add0~19  $ (\proj|engine|dino|positionY [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\proj|engine|dino|positionY [11]),
	.cin(\proj|engine|dino|Add0~19 ),
	.combout(\proj|engine|dino|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \proj|engine|dino|Add0~20 .lut_mask = 16'h0FF0;
defparam \proj|engine|dino|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y13_N21
dffeas \proj|engine|dino|positionY[11] (
	.clk(\proj|getClocks|scoreClock|clkOut10Hz~clkctrl_outclk ),
	.d(\proj|engine|dino|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|engine|dino|positionY [11]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|engine|dino|positionY[11] .is_wysiwyg = "true";
defparam \proj|engine|dino|positionY[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N4
fiftyfivenm_lcell_comb \proj|spriteLoader|Add0~0 (
// Equation(s):
// \proj|spriteLoader|Add0~0_combout  = (\proj|engine|dino|positionY [1] & (\proj|engine|dino|positionY [2] $ (GND))) # (!\proj|engine|dino|positionY [1] & (!\proj|engine|dino|positionY [2] & VCC))
// \proj|spriteLoader|Add0~1  = CARRY((\proj|engine|dino|positionY [1] & !\proj|engine|dino|positionY [2]))

	.dataa(\proj|engine|dino|positionY [1]),
	.datab(\proj|engine|dino|positionY [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\proj|spriteLoader|Add0~0_combout ),
	.cout(\proj|spriteLoader|Add0~1 ));
// synopsys translate_off
defparam \proj|spriteLoader|Add0~0 .lut_mask = 16'h9922;
defparam \proj|spriteLoader|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N6
fiftyfivenm_lcell_comb \proj|spriteLoader|Add0~2 (
// Equation(s):
// \proj|spriteLoader|Add0~2_combout  = (\proj|engine|dino|positionY [3] & ((\proj|spriteLoader|Add0~1 ) # (GND))) # (!\proj|engine|dino|positionY [3] & (!\proj|spriteLoader|Add0~1 ))
// \proj|spriteLoader|Add0~3  = CARRY((\proj|engine|dino|positionY [3]) # (!\proj|spriteLoader|Add0~1 ))

	.dataa(\proj|engine|dino|positionY [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|spriteLoader|Add0~1 ),
	.combout(\proj|spriteLoader|Add0~2_combout ),
	.cout(\proj|spriteLoader|Add0~3 ));
// synopsys translate_off
defparam \proj|spriteLoader|Add0~2 .lut_mask = 16'hA5AF;
defparam \proj|spriteLoader|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N8
fiftyfivenm_lcell_comb \proj|spriteLoader|Add0~4 (
// Equation(s):
// \proj|spriteLoader|Add0~4_combout  = (\proj|engine|dino|positionY [4] & (\proj|spriteLoader|Add0~3  $ (GND))) # (!\proj|engine|dino|positionY [4] & (!\proj|spriteLoader|Add0~3  & VCC))
// \proj|spriteLoader|Add0~5  = CARRY((\proj|engine|dino|positionY [4] & !\proj|spriteLoader|Add0~3 ))

	.dataa(\proj|engine|dino|positionY [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|spriteLoader|Add0~3 ),
	.combout(\proj|spriteLoader|Add0~4_combout ),
	.cout(\proj|spriteLoader|Add0~5 ));
// synopsys translate_off
defparam \proj|spriteLoader|Add0~4 .lut_mask = 16'hA50A;
defparam \proj|spriteLoader|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N10
fiftyfivenm_lcell_comb \proj|spriteLoader|Add0~6 (
// Equation(s):
// \proj|spriteLoader|Add0~6_combout  = (\proj|engine|dino|positionY [5] & (\proj|spriteLoader|Add0~5  & VCC)) # (!\proj|engine|dino|positionY [5] & (!\proj|spriteLoader|Add0~5 ))
// \proj|spriteLoader|Add0~7  = CARRY((!\proj|engine|dino|positionY [5] & !\proj|spriteLoader|Add0~5 ))

	.dataa(gnd),
	.datab(\proj|engine|dino|positionY [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|spriteLoader|Add0~5 ),
	.combout(\proj|spriteLoader|Add0~6_combout ),
	.cout(\proj|spriteLoader|Add0~7 ));
// synopsys translate_off
defparam \proj|spriteLoader|Add0~6 .lut_mask = 16'hC303;
defparam \proj|spriteLoader|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N12
fiftyfivenm_lcell_comb \proj|spriteLoader|Add0~8 (
// Equation(s):
// \proj|spriteLoader|Add0~8_combout  = (\proj|engine|dino|positionY [6] & (\proj|spriteLoader|Add0~7  $ (GND))) # (!\proj|engine|dino|positionY [6] & ((GND) # (!\proj|spriteLoader|Add0~7 )))
// \proj|spriteLoader|Add0~9  = CARRY((!\proj|spriteLoader|Add0~7 ) # (!\proj|engine|dino|positionY [6]))

	.dataa(gnd),
	.datab(\proj|engine|dino|positionY [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|spriteLoader|Add0~7 ),
	.combout(\proj|spriteLoader|Add0~8_combout ),
	.cout(\proj|spriteLoader|Add0~9 ));
// synopsys translate_off
defparam \proj|spriteLoader|Add0~8 .lut_mask = 16'hC33F;
defparam \proj|spriteLoader|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N14
fiftyfivenm_lcell_comb \proj|spriteLoader|Add0~10 (
// Equation(s):
// \proj|spriteLoader|Add0~10_combout  = (\proj|engine|dino|positionY [7] & (!\proj|spriteLoader|Add0~9 )) # (!\proj|engine|dino|positionY [7] & (\proj|spriteLoader|Add0~9  & VCC))
// \proj|spriteLoader|Add0~11  = CARRY((\proj|engine|dino|positionY [7] & !\proj|spriteLoader|Add0~9 ))

	.dataa(gnd),
	.datab(\proj|engine|dino|positionY [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|spriteLoader|Add0~9 ),
	.combout(\proj|spriteLoader|Add0~10_combout ),
	.cout(\proj|spriteLoader|Add0~11 ));
// synopsys translate_off
defparam \proj|spriteLoader|Add0~10 .lut_mask = 16'h3C0C;
defparam \proj|spriteLoader|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N16
fiftyfivenm_lcell_comb \proj|spriteLoader|Add0~12 (
// Equation(s):
// \proj|spriteLoader|Add0~12_combout  = (\proj|engine|dino|positionY [8] & (\proj|spriteLoader|Add0~11  $ (GND))) # (!\proj|engine|dino|positionY [8] & ((GND) # (!\proj|spriteLoader|Add0~11 )))
// \proj|spriteLoader|Add0~13  = CARRY((!\proj|spriteLoader|Add0~11 ) # (!\proj|engine|dino|positionY [8]))

	.dataa(gnd),
	.datab(\proj|engine|dino|positionY [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|spriteLoader|Add0~11 ),
	.combout(\proj|spriteLoader|Add0~12_combout ),
	.cout(\proj|spriteLoader|Add0~13 ));
// synopsys translate_off
defparam \proj|spriteLoader|Add0~12 .lut_mask = 16'hC33F;
defparam \proj|spriteLoader|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N18
fiftyfivenm_lcell_comb \proj|spriteLoader|Add0~14 (
// Equation(s):
// \proj|spriteLoader|Add0~14_combout  = (\proj|engine|dino|positionY [9] & (\proj|spriteLoader|Add0~13  & VCC)) # (!\proj|engine|dino|positionY [9] & (!\proj|spriteLoader|Add0~13 ))
// \proj|spriteLoader|Add0~15  = CARRY((!\proj|engine|dino|positionY [9] & !\proj|spriteLoader|Add0~13 ))

	.dataa(gnd),
	.datab(\proj|engine|dino|positionY [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|spriteLoader|Add0~13 ),
	.combout(\proj|spriteLoader|Add0~14_combout ),
	.cout(\proj|spriteLoader|Add0~15 ));
// synopsys translate_off
defparam \proj|spriteLoader|Add0~14 .lut_mask = 16'hC303;
defparam \proj|spriteLoader|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N20
fiftyfivenm_lcell_comb \proj|spriteLoader|Add0~16 (
// Equation(s):
// \proj|spriteLoader|Add0~16_combout  = (\proj|engine|dino|positionY [10] & ((GND) # (!\proj|spriteLoader|Add0~15 ))) # (!\proj|engine|dino|positionY [10] & (\proj|spriteLoader|Add0~15  $ (GND)))
// \proj|spriteLoader|Add0~17  = CARRY((\proj|engine|dino|positionY [10]) # (!\proj|spriteLoader|Add0~15 ))

	.dataa(gnd),
	.datab(\proj|engine|dino|positionY [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|spriteLoader|Add0~15 ),
	.combout(\proj|spriteLoader|Add0~16_combout ),
	.cout(\proj|spriteLoader|Add0~17 ));
// synopsys translate_off
defparam \proj|spriteLoader|Add0~16 .lut_mask = 16'h3CCF;
defparam \proj|spriteLoader|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N22
fiftyfivenm_lcell_comb \proj|spriteLoader|Add0~18 (
// Equation(s):
// \proj|spriteLoader|Add0~18_combout  = (\proj|engine|dino|positionY [11] & (\proj|spriteLoader|Add0~17  & VCC)) # (!\proj|engine|dino|positionY [11] & (!\proj|spriteLoader|Add0~17 ))
// \proj|spriteLoader|Add0~19  = CARRY((!\proj|engine|dino|positionY [11] & !\proj|spriteLoader|Add0~17 ))

	.dataa(\proj|engine|dino|positionY [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|spriteLoader|Add0~17 ),
	.combout(\proj|spriteLoader|Add0~18_combout ),
	.cout(\proj|spriteLoader|Add0~19 ));
// synopsys translate_off
defparam \proj|spriteLoader|Add0~18 .lut_mask = 16'hA505;
defparam \proj|spriteLoader|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N24
fiftyfivenm_lcell_comb \proj|spriteLoader|Add0~20 (
// Equation(s):
// \proj|spriteLoader|Add0~20_combout  = \proj|spriteLoader|Add0~19 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\proj|spriteLoader|Add0~19 ),
	.combout(\proj|spriteLoader|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \proj|spriteLoader|Add0~20 .lut_mask = 16'hF0F0;
defparam \proj|spriteLoader|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N3
dffeas \proj|VGA|y[1] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGA|y[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|VGA|always2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGA|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGA|y[1] .is_wysiwyg = "true";
defparam \proj|VGA|y[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N1
dffeas \proj|VGA|y[0] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGA|y[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|VGA|always2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGA|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGA|y[0] .is_wysiwyg = "true";
defparam \proj|VGA|y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y13_N4
fiftyfivenm_lcell_comb \proj|spriteLoader|LessThan4~1 (
// Equation(s):
// \proj|spriteLoader|LessThan4~1_cout  = CARRY(\proj|VGA|y [0])

	.dataa(\proj|VGA|y [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\proj|spriteLoader|LessThan4~1_cout ));
// synopsys translate_off
defparam \proj|spriteLoader|LessThan4~1 .lut_mask = 16'h00AA;
defparam \proj|spriteLoader|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y13_N6
fiftyfivenm_lcell_comb \proj|spriteLoader|LessThan4~3 (
// Equation(s):
// \proj|spriteLoader|LessThan4~3_cout  = CARRY((\proj|engine|dino|positionY [1] & (!\proj|VGA|y [1] & !\proj|spriteLoader|LessThan4~1_cout )) # (!\proj|engine|dino|positionY [1] & ((!\proj|spriteLoader|LessThan4~1_cout ) # (!\proj|VGA|y [1]))))

	.dataa(\proj|engine|dino|positionY [1]),
	.datab(\proj|VGA|y [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|spriteLoader|LessThan4~1_cout ),
	.combout(),
	.cout(\proj|spriteLoader|LessThan4~3_cout ));
// synopsys translate_off
defparam \proj|spriteLoader|LessThan4~3 .lut_mask = 16'h0017;
defparam \proj|spriteLoader|LessThan4~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y13_N8
fiftyfivenm_lcell_comb \proj|spriteLoader|LessThan4~5 (
// Equation(s):
// \proj|spriteLoader|LessThan4~5_cout  = CARRY((\proj|spriteLoader|Add0~0_combout  & (\proj|VGA|y [2] & !\proj|spriteLoader|LessThan4~3_cout )) # (!\proj|spriteLoader|Add0~0_combout  & ((\proj|VGA|y [2]) # (!\proj|spriteLoader|LessThan4~3_cout ))))

	.dataa(\proj|spriteLoader|Add0~0_combout ),
	.datab(\proj|VGA|y [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|spriteLoader|LessThan4~3_cout ),
	.combout(),
	.cout(\proj|spriteLoader|LessThan4~5_cout ));
// synopsys translate_off
defparam \proj|spriteLoader|LessThan4~5 .lut_mask = 16'h004D;
defparam \proj|spriteLoader|LessThan4~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y13_N10
fiftyfivenm_lcell_comb \proj|spriteLoader|LessThan4~7 (
// Equation(s):
// \proj|spriteLoader|LessThan4~7_cout  = CARRY((\proj|spriteLoader|Add0~2_combout  & ((!\proj|spriteLoader|LessThan4~5_cout ) # (!\proj|VGA|y [3]))) # (!\proj|spriteLoader|Add0~2_combout  & (!\proj|VGA|y [3] & !\proj|spriteLoader|LessThan4~5_cout )))

	.dataa(\proj|spriteLoader|Add0~2_combout ),
	.datab(\proj|VGA|y [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|spriteLoader|LessThan4~5_cout ),
	.combout(),
	.cout(\proj|spriteLoader|LessThan4~7_cout ));
// synopsys translate_off
defparam \proj|spriteLoader|LessThan4~7 .lut_mask = 16'h002B;
defparam \proj|spriteLoader|LessThan4~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y13_N12
fiftyfivenm_lcell_comb \proj|spriteLoader|LessThan4~9 (
// Equation(s):
// \proj|spriteLoader|LessThan4~9_cout  = CARRY((\proj|VGA|y [4] & ((!\proj|spriteLoader|LessThan4~7_cout ) # (!\proj|spriteLoader|Add0~4_combout ))) # (!\proj|VGA|y [4] & (!\proj|spriteLoader|Add0~4_combout  & !\proj|spriteLoader|LessThan4~7_cout )))

	.dataa(\proj|VGA|y [4]),
	.datab(\proj|spriteLoader|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|spriteLoader|LessThan4~7_cout ),
	.combout(),
	.cout(\proj|spriteLoader|LessThan4~9_cout ));
// synopsys translate_off
defparam \proj|spriteLoader|LessThan4~9 .lut_mask = 16'h002B;
defparam \proj|spriteLoader|LessThan4~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y13_N14
fiftyfivenm_lcell_comb \proj|spriteLoader|LessThan4~11 (
// Equation(s):
// \proj|spriteLoader|LessThan4~11_cout  = CARRY((\proj|VGA|y [5] & (\proj|spriteLoader|Add0~6_combout  & !\proj|spriteLoader|LessThan4~9_cout )) # (!\proj|VGA|y [5] & ((\proj|spriteLoader|Add0~6_combout ) # (!\proj|spriteLoader|LessThan4~9_cout ))))

	.dataa(\proj|VGA|y [5]),
	.datab(\proj|spriteLoader|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|spriteLoader|LessThan4~9_cout ),
	.combout(),
	.cout(\proj|spriteLoader|LessThan4~11_cout ));
// synopsys translate_off
defparam \proj|spriteLoader|LessThan4~11 .lut_mask = 16'h004D;
defparam \proj|spriteLoader|LessThan4~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y13_N16
fiftyfivenm_lcell_comb \proj|spriteLoader|LessThan4~13 (
// Equation(s):
// \proj|spriteLoader|LessThan4~13_cout  = CARRY((\proj|VGA|y [6] & ((!\proj|spriteLoader|LessThan4~11_cout ) # (!\proj|spriteLoader|Add0~8_combout ))) # (!\proj|VGA|y [6] & (!\proj|spriteLoader|Add0~8_combout  & !\proj|spriteLoader|LessThan4~11_cout )))

	.dataa(\proj|VGA|y [6]),
	.datab(\proj|spriteLoader|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|spriteLoader|LessThan4~11_cout ),
	.combout(),
	.cout(\proj|spriteLoader|LessThan4~13_cout ));
// synopsys translate_off
defparam \proj|spriteLoader|LessThan4~13 .lut_mask = 16'h002B;
defparam \proj|spriteLoader|LessThan4~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y13_N18
fiftyfivenm_lcell_comb \proj|spriteLoader|LessThan4~15 (
// Equation(s):
// \proj|spriteLoader|LessThan4~15_cout  = CARRY((\proj|VGA|y [7] & (\proj|spriteLoader|Add0~10_combout  & !\proj|spriteLoader|LessThan4~13_cout )) # (!\proj|VGA|y [7] & ((\proj|spriteLoader|Add0~10_combout ) # (!\proj|spriteLoader|LessThan4~13_cout ))))

	.dataa(\proj|VGA|y [7]),
	.datab(\proj|spriteLoader|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|spriteLoader|LessThan4~13_cout ),
	.combout(),
	.cout(\proj|spriteLoader|LessThan4~15_cout ));
// synopsys translate_off
defparam \proj|spriteLoader|LessThan4~15 .lut_mask = 16'h004D;
defparam \proj|spriteLoader|LessThan4~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y13_N20
fiftyfivenm_lcell_comb \proj|spriteLoader|LessThan4~17 (
// Equation(s):
// \proj|spriteLoader|LessThan4~17_cout  = CARRY((\proj|VGA|y [8] & ((!\proj|spriteLoader|LessThan4~15_cout ) # (!\proj|spriteLoader|Add0~12_combout ))) # (!\proj|VGA|y [8] & (!\proj|spriteLoader|Add0~12_combout  & !\proj|spriteLoader|LessThan4~15_cout )))

	.dataa(\proj|VGA|y [8]),
	.datab(\proj|spriteLoader|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|spriteLoader|LessThan4~15_cout ),
	.combout(),
	.cout(\proj|spriteLoader|LessThan4~17_cout ));
// synopsys translate_off
defparam \proj|spriteLoader|LessThan4~17 .lut_mask = 16'h002B;
defparam \proj|spriteLoader|LessThan4~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y13_N22
fiftyfivenm_lcell_comb \proj|spriteLoader|LessThan4~18 (
// Equation(s):
// \proj|spriteLoader|LessThan4~18_combout  = (\proj|VGA|y [9] & ((\proj|spriteLoader|LessThan4~17_cout ) # (!\proj|spriteLoader|Add0~14_combout ))) # (!\proj|VGA|y [9] & (\proj|spriteLoader|LessThan4~17_cout  & !\proj|spriteLoader|Add0~14_combout ))

	.dataa(gnd),
	.datab(\proj|VGA|y [9]),
	.datac(gnd),
	.datad(\proj|spriteLoader|Add0~14_combout ),
	.cin(\proj|spriteLoader|LessThan4~17_cout ),
	.combout(\proj|spriteLoader|LessThan4~18_combout ),
	.cout());
// synopsys translate_off
defparam \proj|spriteLoader|LessThan4~18 .lut_mask = 16'hC0FC;
defparam \proj|spriteLoader|LessThan4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N10
fiftyfivenm_lcell_comb \proj|spriteLoader|LessThan3~1 (
// Equation(s):
// \proj|spriteLoader|LessThan3~1_cout  = CARRY((\proj|engine|dino|positionY [1] & !\proj|VGA|y [1]))

	.dataa(\proj|engine|dino|positionY [1]),
	.datab(\proj|VGA|y [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\proj|spriteLoader|LessThan3~1_cout ));
// synopsys translate_off
defparam \proj|spriteLoader|LessThan3~1 .lut_mask = 16'h0022;
defparam \proj|spriteLoader|LessThan3~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N12
fiftyfivenm_lcell_comb \proj|spriteLoader|LessThan3~3 (
// Equation(s):
// \proj|spriteLoader|LessThan3~3_cout  = CARRY((\proj|VGA|y [2] & ((\proj|engine|dino|positionY [2]) # (!\proj|spriteLoader|LessThan3~1_cout ))) # (!\proj|VGA|y [2] & (\proj|engine|dino|positionY [2] & !\proj|spriteLoader|LessThan3~1_cout )))

	.dataa(\proj|VGA|y [2]),
	.datab(\proj|engine|dino|positionY [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|spriteLoader|LessThan3~1_cout ),
	.combout(),
	.cout(\proj|spriteLoader|LessThan3~3_cout ));
// synopsys translate_off
defparam \proj|spriteLoader|LessThan3~3 .lut_mask = 16'h008E;
defparam \proj|spriteLoader|LessThan3~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N14
fiftyfivenm_lcell_comb \proj|spriteLoader|LessThan3~5 (
// Equation(s):
// \proj|spriteLoader|LessThan3~5_cout  = CARRY((\proj|VGA|y [3] & (!\proj|engine|dino|positionY [3] & !\proj|spriteLoader|LessThan3~3_cout )) # (!\proj|VGA|y [3] & ((!\proj|spriteLoader|LessThan3~3_cout ) # (!\proj|engine|dino|positionY [3]))))

	.dataa(\proj|VGA|y [3]),
	.datab(\proj|engine|dino|positionY [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|spriteLoader|LessThan3~3_cout ),
	.combout(),
	.cout(\proj|spriteLoader|LessThan3~5_cout ));
// synopsys translate_off
defparam \proj|spriteLoader|LessThan3~5 .lut_mask = 16'h0017;
defparam \proj|spriteLoader|LessThan3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N16
fiftyfivenm_lcell_comb \proj|spriteLoader|LessThan3~7 (
// Equation(s):
// \proj|spriteLoader|LessThan3~7_cout  = CARRY((\proj|VGA|y [4] & ((!\proj|spriteLoader|LessThan3~5_cout ) # (!\proj|engine|dino|positionY [4]))) # (!\proj|VGA|y [4] & (!\proj|engine|dino|positionY [4] & !\proj|spriteLoader|LessThan3~5_cout )))

	.dataa(\proj|VGA|y [4]),
	.datab(\proj|engine|dino|positionY [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|spriteLoader|LessThan3~5_cout ),
	.combout(),
	.cout(\proj|spriteLoader|LessThan3~7_cout ));
// synopsys translate_off
defparam \proj|spriteLoader|LessThan3~7 .lut_mask = 16'h002B;
defparam \proj|spriteLoader|LessThan3~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N18
fiftyfivenm_lcell_comb \proj|spriteLoader|LessThan3~9 (
// Equation(s):
// \proj|spriteLoader|LessThan3~9_cout  = CARRY((\proj|engine|dino|positionY [5] & ((!\proj|spriteLoader|LessThan3~7_cout ) # (!\proj|VGA|y [5]))) # (!\proj|engine|dino|positionY [5] & (!\proj|VGA|y [5] & !\proj|spriteLoader|LessThan3~7_cout )))

	.dataa(\proj|engine|dino|positionY [5]),
	.datab(\proj|VGA|y [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|spriteLoader|LessThan3~7_cout ),
	.combout(),
	.cout(\proj|spriteLoader|LessThan3~9_cout ));
// synopsys translate_off
defparam \proj|spriteLoader|LessThan3~9 .lut_mask = 16'h002B;
defparam \proj|spriteLoader|LessThan3~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N20
fiftyfivenm_lcell_comb \proj|spriteLoader|LessThan3~11 (
// Equation(s):
// \proj|spriteLoader|LessThan3~11_cout  = CARRY((\proj|VGA|y [6] & ((\proj|engine|dino|positionY [6]) # (!\proj|spriteLoader|LessThan3~9_cout ))) # (!\proj|VGA|y [6] & (\proj|engine|dino|positionY [6] & !\proj|spriteLoader|LessThan3~9_cout )))

	.dataa(\proj|VGA|y [6]),
	.datab(\proj|engine|dino|positionY [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|spriteLoader|LessThan3~9_cout ),
	.combout(),
	.cout(\proj|spriteLoader|LessThan3~11_cout ));
// synopsys translate_off
defparam \proj|spriteLoader|LessThan3~11 .lut_mask = 16'h008E;
defparam \proj|spriteLoader|LessThan3~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N22
fiftyfivenm_lcell_comb \proj|spriteLoader|LessThan3~13 (
// Equation(s):
// \proj|spriteLoader|LessThan3~13_cout  = CARRY((\proj|VGA|y [7] & (!\proj|engine|dino|positionY [7] & !\proj|spriteLoader|LessThan3~11_cout )) # (!\proj|VGA|y [7] & ((!\proj|spriteLoader|LessThan3~11_cout ) # (!\proj|engine|dino|positionY [7]))))

	.dataa(\proj|VGA|y [7]),
	.datab(\proj|engine|dino|positionY [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|spriteLoader|LessThan3~11_cout ),
	.combout(),
	.cout(\proj|spriteLoader|LessThan3~13_cout ));
// synopsys translate_off
defparam \proj|spriteLoader|LessThan3~13 .lut_mask = 16'h0017;
defparam \proj|spriteLoader|LessThan3~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N24
fiftyfivenm_lcell_comb \proj|spriteLoader|LessThan3~15 (
// Equation(s):
// \proj|spriteLoader|LessThan3~15_cout  = CARRY((\proj|VGA|y [8] & ((\proj|engine|dino|positionY [8]) # (!\proj|spriteLoader|LessThan3~13_cout ))) # (!\proj|VGA|y [8] & (\proj|engine|dino|positionY [8] & !\proj|spriteLoader|LessThan3~13_cout )))

	.dataa(\proj|VGA|y [8]),
	.datab(\proj|engine|dino|positionY [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\proj|spriteLoader|LessThan3~13_cout ),
	.combout(),
	.cout(\proj|spriteLoader|LessThan3~15_cout ));
// synopsys translate_off
defparam \proj|spriteLoader|LessThan3~15 .lut_mask = 16'h008E;
defparam \proj|spriteLoader|LessThan3~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N26
fiftyfivenm_lcell_comb \proj|spriteLoader|LessThan3~16 (
// Equation(s):
// \proj|spriteLoader|LessThan3~16_combout  = (\proj|engine|dino|positionY [9] & ((!\proj|spriteLoader|LessThan3~15_cout ) # (!\proj|VGA|y [9]))) # (!\proj|engine|dino|positionY [9] & (!\proj|VGA|y [9] & !\proj|spriteLoader|LessThan3~15_cout ))

	.dataa(\proj|engine|dino|positionY [9]),
	.datab(\proj|VGA|y [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\proj|spriteLoader|LessThan3~15_cout ),
	.combout(\proj|spriteLoader|LessThan3~16_combout ),
	.cout());
// synopsys translate_off
defparam \proj|spriteLoader|LessThan3~16 .lut_mask = 16'h2B2B;
defparam \proj|spriteLoader|LessThan3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y14_N10
fiftyfivenm_lcell_comb \proj|VGA|x~11 (
// Equation(s):
// \proj|VGA|x~11_combout  = (!\proj|VGA|always2~3_combout  & \proj|VGA|xCounter [2])

	.dataa(\proj|VGA|always2~3_combout ),
	.datab(gnd),
	.datac(\proj|VGA|xCounter [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\proj|VGA|x~11_combout ),
	.cout());
// synopsys translate_off
defparam \proj|VGA|x~11 .lut_mask = 16'h5050;
defparam \proj|VGA|x~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y14_N11
dffeas \proj|VGA|x[2] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGA|x~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGA|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGA|x[2] .is_wysiwyg = "true";
defparam \proj|VGA|x[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y14_N28
fiftyfivenm_lcell_comb \proj|VGA|x~8 (
// Equation(s):
// \proj|VGA|x~8_combout  = (!\proj|VGA|always2~3_combout  & \proj|VGA|xCounter [1])

	.dataa(\proj|VGA|always2~3_combout ),
	.datab(gnd),
	.datac(\proj|VGA|xCounter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\proj|VGA|x~8_combout ),
	.cout());
// synopsys translate_off
defparam \proj|VGA|x~8 .lut_mask = 16'h5050;
defparam \proj|VGA|x~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y14_N29
dffeas \proj|VGA|x[1] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGA|x~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGA|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGA|x[1] .is_wysiwyg = "true";
defparam \proj|VGA|x[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y14_N8
fiftyfivenm_lcell_comb \proj|VGA|x~10 (
// Equation(s):
// \proj|VGA|x~10_combout  = (\proj|VGA|xCounter [3] & !\proj|VGA|always2~3_combout )

	.dataa(gnd),
	.datab(\proj|VGA|xCounter [3]),
	.datac(\proj|VGA|always2~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\proj|VGA|x~10_combout ),
	.cout());
// synopsys translate_off
defparam \proj|VGA|x~10 .lut_mask = 16'h0C0C;
defparam \proj|VGA|x~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y14_N9
dffeas \proj|VGA|x[3] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGA|x~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGA|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGA|x[3] .is_wysiwyg = "true";
defparam \proj|VGA|x[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y14_N18
fiftyfivenm_lcell_comb \proj|VGA|x~9 (
// Equation(s):
// \proj|VGA|x~9_combout  = (!\proj|VGA|always2~3_combout  & \proj|VGA|xCounter [0])

	.dataa(\proj|VGA|always2~3_combout ),
	.datab(gnd),
	.datac(\proj|VGA|xCounter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\proj|VGA|x~9_combout ),
	.cout());
// synopsys translate_off
defparam \proj|VGA|x~9 .lut_mask = 16'h5050;
defparam \proj|VGA|x~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y14_N19
dffeas \proj|VGA|x[0] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGA|x~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGA|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGA|x[0] .is_wysiwyg = "true";
defparam \proj|VGA|x[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y14_N24
fiftyfivenm_lcell_comb \proj|spriteLoader|always0~0 (
// Equation(s):
// \proj|spriteLoader|always0~0_combout  = (\proj|VGA|x [2] & (((!\proj|VGA|x [3])))) # (!\proj|VGA|x [2] & ((\proj|VGA|x [3]) # ((\proj|VGA|x [1] & \proj|VGA|x [0]))))

	.dataa(\proj|VGA|x [2]),
	.datab(\proj|VGA|x [1]),
	.datac(\proj|VGA|x [3]),
	.datad(\proj|VGA|x [0]),
	.cin(gnd),
	.combout(\proj|spriteLoader|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \proj|spriteLoader|always0~0 .lut_mask = 16'h5E5A;
defparam \proj|spriteLoader|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y13_N17
dffeas \proj|VGA|x[4] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGA|x[4]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\proj|VGA|always2~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGA|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGA|x[4] .is_wysiwyg = "true";
defparam \proj|VGA|x[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y13_N0
fiftyfivenm_lcell_comb \proj|spriteLoader|always0~1 (
// Equation(s):
// \proj|spriteLoader|always0~1_combout  = (!\proj|spriteLoader|Add0~16_combout  & (\proj|spriteLoader|always0~0_combout  & \proj|VGA|x [4]))

	.dataa(\proj|spriteLoader|Add0~16_combout ),
	.datab(\proj|spriteLoader|always0~0_combout ),
	.datac(gnd),
	.datad(\proj|VGA|x [4]),
	.cin(gnd),
	.combout(\proj|spriteLoader|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \proj|spriteLoader|always0~1 .lut_mask = 16'h4400;
defparam \proj|spriteLoader|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y13_N2
fiftyfivenm_lcell_comb \proj|spriteLoader|always0~2 (
// Equation(s):
// \proj|spriteLoader|always0~2_combout  = (\proj|spriteLoader|always0~1_combout  & ((\proj|engine|dino|positionY [10]) # ((\proj|engine|dino|positionY [11]) # (\proj|spriteLoader|LessThan3~16_combout ))))

	.dataa(\proj|engine|dino|positionY [10]),
	.datab(\proj|engine|dino|positionY [11]),
	.datac(\proj|spriteLoader|LessThan3~16_combout ),
	.datad(\proj|spriteLoader|always0~1_combout ),
	.cin(gnd),
	.combout(\proj|spriteLoader|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \proj|spriteLoader|always0~2 .lut_mask = 16'hFE00;
defparam \proj|spriteLoader|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y13_N28
fiftyfivenm_lcell_comb \proj|spriteLoader|always0~3 (
// Equation(s):
// \proj|spriteLoader|always0~3_combout  = (!\proj|spriteLoader|Add0~18_combout  & (!\proj|spriteLoader|Add0~20_combout  & (\proj|spriteLoader|LessThan4~18_combout  & \proj|spriteLoader|always0~2_combout )))

	.dataa(\proj|spriteLoader|Add0~18_combout ),
	.datab(\proj|spriteLoader|Add0~20_combout ),
	.datac(\proj|spriteLoader|LessThan4~18_combout ),
	.datad(\proj|spriteLoader|always0~2_combout ),
	.cin(gnd),
	.combout(\proj|spriteLoader|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \proj|spriteLoader|always0~3 .lut_mask = 16'h1000;
defparam \proj|spriteLoader|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y13_N26
fiftyfivenm_lcell_comb \proj|spriteLoader|green[0]~0 (
// Equation(s):
// \proj|spriteLoader|green[0]~0_combout  = (\proj|spriteLoader|LessThan0~2_combout ) # ((\proj|spriteLoader|always0~4_combout  & (!\proj|VGA|x [9] & \proj|spriteLoader|always0~3_combout )))

	.dataa(\proj|spriteLoader|always0~4_combout ),
	.datab(\proj|spriteLoader|LessThan0~2_combout ),
	.datac(\proj|VGA|x [9]),
	.datad(\proj|spriteLoader|always0~3_combout ),
	.cin(gnd),
	.combout(\proj|spriteLoader|green[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \proj|spriteLoader|green[0]~0 .lut_mask = 16'hCECC;
defparam \proj|spriteLoader|green[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y13_N15
dffeas \proj|VGAGreen[0] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\proj|spriteLoader|green[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGAGreen [0]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGAGreen[0] .is_wysiwyg = "true";
defparam \proj|VGAGreen[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y13_N11
dffeas \proj|VGAGreen[1] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\proj|spriteLoader|green[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGAGreen [1]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGAGreen[1] .is_wysiwyg = "true";
defparam \proj|VGAGreen[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y13_N19
dffeas \proj|VGAGreen[2] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\proj|spriteLoader|green[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGAGreen [2]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGAGreen[2] .is_wysiwyg = "true";
defparam \proj|VGAGreen[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y13_N1
dffeas \proj|VGAGreen[3] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\proj|spriteLoader|green[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGAGreen [3]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGAGreen[3] .is_wysiwyg = "true";
defparam \proj|VGAGreen[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y14_N4
fiftyfivenm_lcell_comb \proj|VGA|LessThan7~0 (
// Equation(s):
// \proj|VGA|LessThan7~0_combout  = (!\proj|VGA|xCounter [8] & (!\proj|VGA|xCounter [9] & ((!\proj|VGA|xCounter [5]) # (!\proj|VGA|xCounter [6]))))

	.dataa(\proj|VGA|xCounter [8]),
	.datab(\proj|VGA|xCounter [9]),
	.datac(\proj|VGA|xCounter [6]),
	.datad(\proj|VGA|xCounter [5]),
	.cin(gnd),
	.combout(\proj|VGA|LessThan7~0_combout ),
	.cout());
// synopsys translate_off
defparam \proj|VGA|LessThan7~0 .lut_mask = 16'h0111;
defparam \proj|VGA|LessThan7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y14_N6
fiftyfivenm_lcell_comb \proj|VGA|LessThan7~1 (
// Equation(s):
// \proj|VGA|LessThan7~1_combout  = (\proj|VGA|LessThan7~0_combout  & !\proj|VGA|xCounter [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\proj|VGA|LessThan7~0_combout ),
	.datad(\proj|VGA|xCounter [7]),
	.cin(gnd),
	.combout(\proj|VGA|LessThan7~1_combout ),
	.cout());
// synopsys translate_off
defparam \proj|VGA|LessThan7~1 .lut_mask = 16'h00F0;
defparam \proj|VGA|LessThan7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N20
fiftyfivenm_lcell_comb \proj|VGARed[0]~feeder (
// Equation(s):
// \proj|VGARed[0]~feeder_combout  = \proj|spriteLoader|LessThan0~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\proj|spriteLoader|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\proj|VGARed[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \proj|VGARed[0]~feeder .lut_mask = 16'hFF00;
defparam \proj|VGARed[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N21
dffeas \proj|VGARed[0] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGARed[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGARed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGARed[0] .is_wysiwyg = "true";
defparam \proj|VGARed[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N26
fiftyfivenm_lcell_comb \proj|VGARed[1]~feeder (
// Equation(s):
// \proj|VGARed[1]~feeder_combout  = \proj|spriteLoader|LessThan0~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\proj|spriteLoader|LessThan0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\proj|VGARed[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \proj|VGARed[1]~feeder .lut_mask = 16'hF0F0;
defparam \proj|VGARed[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y12_N27
dffeas \proj|VGARed[1] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGARed[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGARed [1]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGARed[1] .is_wysiwyg = "true";
defparam \proj|VGARed[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N4
fiftyfivenm_lcell_comb \proj|VGARed[2]~feeder (
// Equation(s):
// \proj|VGARed[2]~feeder_combout  = \proj|spriteLoader|LessThan0~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\proj|spriteLoader|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\proj|VGARed[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \proj|VGARed[2]~feeder .lut_mask = 16'hFF00;
defparam \proj|VGARed[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y8_N5
dffeas \proj|VGARed[2] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGARed[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGARed [2]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGARed[2] .is_wysiwyg = "true";
defparam \proj|VGARed[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N20
fiftyfivenm_lcell_comb \proj|VGARed[3]~feeder (
// Equation(s):
// \proj|VGARed[3]~feeder_combout  = \proj|spriteLoader|LessThan0~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\proj|spriteLoader|LessThan0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\proj|VGARed[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \proj|VGARed[3]~feeder .lut_mask = 16'hF0F0;
defparam \proj|VGARed[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N21
dffeas \proj|VGARed[3] (
	.clk(\proj|getClocks|mainClock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\proj|VGARed[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proj|VGARed [3]),
	.prn(vcc));
// synopsys translate_off
defparam \proj|VGARed[3] .is_wysiwyg = "true";
defparam \proj|VGARed[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N28
fiftyfivenm_lcell_comb \proj|VGA|LessThan9~0 (
// Equation(s):
// \proj|VGA|LessThan9~0_combout  = (((\proj|VGA|yCounter [1]) # (\proj|VGA|yCounter [9])) # (!\proj|VGA|LessThan4~0_combout )) # (!\proj|VGA|LessThan1~0_combout )

	.dataa(\proj|VGA|LessThan1~0_combout ),
	.datab(\proj|VGA|LessThan4~0_combout ),
	.datac(\proj|VGA|yCounter [1]),
	.datad(\proj|VGA|yCounter [9]),
	.cin(gnd),
	.combout(\proj|VGA|LessThan9~0_combout ),
	.cout());
// synopsys translate_off
defparam \proj|VGA|LessThan9~0 .lut_mask = 16'hFFF7;
defparam \proj|VGA|LessThan9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N22
fiftyfivenm_io_ibuf \ADC_CLK_10~input (
	.i(ADC_CLK_10),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ADC_CLK_10~input_o ));
// synopsys translate_off
defparam \ADC_CLK_10~input .bus_hold = "false";
defparam \ADC_CLK_10~input .listen_to_nsleep_signal = "false";
defparam \ADC_CLK_10~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N22
fiftyfivenm_io_ibuf \MAX10_CLK2_50~input (
	.i(MAX10_CLK2_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MAX10_CLK2_50~input_o ));
// synopsys translate_off
defparam \MAX10_CLK2_50~input .bus_hold = "false";
defparam \MAX10_CLK2_50~input .listen_to_nsleep_signal = "false";
defparam \MAX10_CLK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .listen_to_nsleep_signal = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .listen_to_nsleep_signal = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N1
fiftyfivenm_io_ibuf \GSENSOR_INT[1]~input (
	.i(GSENSOR_INT[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GSENSOR_INT[1]~input_o ));
// synopsys translate_off
defparam \GSENSOR_INT[1]~input .bus_hold = "false";
defparam \GSENSOR_INT[1]~input .listen_to_nsleep_signal = "false";
defparam \GSENSOR_INT[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N8
fiftyfivenm_io_ibuf \GSENSOR_INT[2]~input (
	.i(GSENSOR_INT[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GSENSOR_INT[2]~input_o ));
// synopsys translate_off
defparam \GSENSOR_INT[2]~input .bus_hold = "false";
defparam \GSENSOR_INT[2]~input .listen_to_nsleep_signal = "false";
defparam \GSENSOR_INT[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y16_N1
fiftyfivenm_io_ibuf \DRAM_DQ[0]~input (
	.i(DRAM_DQ[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[0]~input .bus_hold = "false";
defparam \DRAM_DQ[0]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y16_N8
fiftyfivenm_io_ibuf \DRAM_DQ[1]~input (
	.i(DRAM_DQ[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[1]~input .bus_hold = "false";
defparam \DRAM_DQ[1]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y3_N1
fiftyfivenm_io_ibuf \DRAM_DQ[2]~input (
	.i(DRAM_DQ[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[2]~input .bus_hold = "false";
defparam \DRAM_DQ[2]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y3_N8
fiftyfivenm_io_ibuf \DRAM_DQ[3]~input (
	.i(DRAM_DQ[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[3]~input .bus_hold = "false";
defparam \DRAM_DQ[3]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y15_N8
fiftyfivenm_io_ibuf \DRAM_DQ[4]~input (
	.i(DRAM_DQ[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[4]~input .bus_hold = "false";
defparam \DRAM_DQ[4]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y15_N1
fiftyfivenm_io_ibuf \DRAM_DQ[5]~input (
	.i(DRAM_DQ[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[5]~input .bus_hold = "false";
defparam \DRAM_DQ[5]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y16_N15
fiftyfivenm_io_ibuf \DRAM_DQ[6]~input (
	.i(DRAM_DQ[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[6]~input .bus_hold = "false";
defparam \DRAM_DQ[6]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y17_N8
fiftyfivenm_io_ibuf \DRAM_DQ[7]~input (
	.i(DRAM_DQ[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[7]~input .bus_hold = "false";
defparam \DRAM_DQ[7]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y23_N8
fiftyfivenm_io_ibuf \DRAM_DQ[8]~input (
	.i(DRAM_DQ[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[8]~input .bus_hold = "false";
defparam \DRAM_DQ[8]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y30_N8
fiftyfivenm_io_ibuf \DRAM_DQ[9]~input (
	.i(DRAM_DQ[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[9]~input .bus_hold = "false";
defparam \DRAM_DQ[9]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N1
fiftyfivenm_io_ibuf \DRAM_DQ[10]~input (
	.i(DRAM_DQ[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[10]~input .bus_hold = "false";
defparam \DRAM_DQ[10]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N8
fiftyfivenm_io_ibuf \DRAM_DQ[11]~input (
	.i(DRAM_DQ[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[11]~input .bus_hold = "false";
defparam \DRAM_DQ[11]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y31_N8
fiftyfivenm_io_ibuf \DRAM_DQ[12]~input (
	.i(DRAM_DQ[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[12]~input .bus_hold = "false";
defparam \DRAM_DQ[12]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y31_N22
fiftyfivenm_io_ibuf \DRAM_DQ[13]~input (
	.i(DRAM_DQ[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[13]~input .bus_hold = "false";
defparam \DRAM_DQ[13]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y31_N15
fiftyfivenm_io_ibuf \DRAM_DQ[14]~input (
	.i(DRAM_DQ[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[14]~input .bus_hold = "false";
defparam \DRAM_DQ[14]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y31_N1
fiftyfivenm_io_ibuf \DRAM_DQ[15]~input (
	.i(DRAM_DQ[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[15]~input .bus_hold = "false";
defparam \DRAM_DQ[15]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N29
fiftyfivenm_io_ibuf \GSENSOR_SDI~input (
	.i(GSENSOR_SDI),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GSENSOR_SDI~input_o ));
// synopsys translate_off
defparam \GSENSOR_SDI~input .bus_hold = "false";
defparam \GSENSOR_SDI~input .listen_to_nsleep_signal = "false";
defparam \GSENSOR_SDI~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N22
fiftyfivenm_io_ibuf \GSENSOR_SDO~input (
	.i(GSENSOR_SDO),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GSENSOR_SDO~input_o ));
// synopsys translate_off
defparam \GSENSOR_SDO~input .bus_hold = "false";
defparam \GSENSOR_SDO~input .listen_to_nsleep_signal = "false";
defparam \GSENSOR_SDO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N29
fiftyfivenm_io_ibuf \ARDUINO_IO[0]~input (
	.i(ARDUINO_IO[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[0]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[0]~input .bus_hold = "false";
defparam \ARDUINO_IO[0]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[1]~input (
	.i(ARDUINO_IO[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[1]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[1]~input .bus_hold = "false";
defparam \ARDUINO_IO[1]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N1
fiftyfivenm_io_ibuf \ARDUINO_IO[2]~input (
	.i(ARDUINO_IO[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[2]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[2]~input .bus_hold = "false";
defparam \ARDUINO_IO[2]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[3]~input (
	.i(ARDUINO_IO[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[3]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[3]~input .bus_hold = "false";
defparam \ARDUINO_IO[3]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N15
fiftyfivenm_io_ibuf \ARDUINO_IO[4]~input (
	.i(ARDUINO_IO[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[4]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[4]~input .bus_hold = "false";
defparam \ARDUINO_IO[4]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[5]~input (
	.i(ARDUINO_IO[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[5]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[5]~input .bus_hold = "false";
defparam \ARDUINO_IO[5]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[6]~input (
	.i(ARDUINO_IO[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[6]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[6]~input .bus_hold = "false";
defparam \ARDUINO_IO[6]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
fiftyfivenm_io_ibuf \ARDUINO_IO[7]~input (
	.i(ARDUINO_IO[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[7]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[7]~input .bus_hold = "false";
defparam \ARDUINO_IO[7]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N22
fiftyfivenm_io_ibuf \ARDUINO_IO[8]~input (
	.i(ARDUINO_IO[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[8]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[8]~input .bus_hold = "false";
defparam \ARDUINO_IO[8]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N29
fiftyfivenm_io_ibuf \ARDUINO_IO[9]~input (
	.i(ARDUINO_IO[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[9]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[9]~input .bus_hold = "false";
defparam \ARDUINO_IO[9]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[10]~input (
	.i(ARDUINO_IO[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[10]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[10]~input .bus_hold = "false";
defparam \ARDUINO_IO[10]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N15
fiftyfivenm_io_ibuf \ARDUINO_IO[11]~input (
	.i(ARDUINO_IO[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[11]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[11]~input .bus_hold = "false";
defparam \ARDUINO_IO[11]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N15
fiftyfivenm_io_ibuf \ARDUINO_IO[12]~input (
	.i(ARDUINO_IO[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[12]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[12]~input .bus_hold = "false";
defparam \ARDUINO_IO[12]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
fiftyfivenm_io_ibuf \ARDUINO_IO[13]~input (
	.i(ARDUINO_IO[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[13]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[13]~input .bus_hold = "false";
defparam \ARDUINO_IO[13]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N29
fiftyfivenm_io_ibuf \ARDUINO_IO[14]~input (
	.i(ARDUINO_IO[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[14]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[14]~input .bus_hold = "false";
defparam \ARDUINO_IO[14]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N22
fiftyfivenm_io_ibuf \ARDUINO_IO[15]~input (
	.i(ARDUINO_IO[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[15]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[15]~input .bus_hold = "false";
defparam \ARDUINO_IO[15]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X71_Y54_N29
fiftyfivenm_io_ibuf \ARDUINO_RESET_N~input (
	.i(ARDUINO_RESET_N),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_RESET_N~input_o ));
// synopsys translate_off
defparam \ARDUINO_RESET_N~input .bus_hold = "false";
defparam \ARDUINO_RESET_N~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N22
fiftyfivenm_io_ibuf \GPIO[0]~input (
	.i(GPIO[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[0]~input_o ));
// synopsys translate_off
defparam \GPIO[0]~input .bus_hold = "false";
defparam \GPIO[0]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N29
fiftyfivenm_io_ibuf \GPIO[1]~input (
	.i(GPIO[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[1]~input_o ));
// synopsys translate_off
defparam \GPIO[1]~input .bus_hold = "false";
defparam \GPIO[1]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N29
fiftyfivenm_io_ibuf \GPIO[2]~input (
	.i(GPIO[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[2]~input_o ));
// synopsys translate_off
defparam \GPIO[2]~input .bus_hold = "false";
defparam \GPIO[2]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
fiftyfivenm_io_ibuf \GPIO[3]~input (
	.i(GPIO[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[3]~input_o ));
// synopsys translate_off
defparam \GPIO[3]~input .bus_hold = "false";
defparam \GPIO[3]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N15
fiftyfivenm_io_ibuf \GPIO[4]~input (
	.i(GPIO[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[4]~input_o ));
// synopsys translate_off
defparam \GPIO[4]~input .bus_hold = "false";
defparam \GPIO[4]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
fiftyfivenm_io_ibuf \GPIO[5]~input (
	.i(GPIO[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[5]~input_o ));
// synopsys translate_off
defparam \GPIO[5]~input .bus_hold = "false";
defparam \GPIO[5]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N22
fiftyfivenm_io_ibuf \GPIO[6]~input (
	.i(GPIO[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[6]~input_o ));
// synopsys translate_off
defparam \GPIO[6]~input .bus_hold = "false";
defparam \GPIO[6]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N8
fiftyfivenm_io_ibuf \GPIO[7]~input (
	.i(GPIO[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[7]~input_o ));
// synopsys translate_off
defparam \GPIO[7]~input .bus_hold = "false";
defparam \GPIO[7]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N29
fiftyfivenm_io_ibuf \GPIO[8]~input (
	.i(GPIO[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[8]~input_o ));
// synopsys translate_off
defparam \GPIO[8]~input .bus_hold = "false";
defparam \GPIO[8]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N8
fiftyfivenm_io_ibuf \GPIO[9]~input (
	.i(GPIO[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[9]~input_o ));
// synopsys translate_off
defparam \GPIO[9]~input .bus_hold = "false";
defparam \GPIO[9]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
fiftyfivenm_io_ibuf \GPIO[10]~input (
	.i(GPIO[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[10]~input_o ));
// synopsys translate_off
defparam \GPIO[10]~input .bus_hold = "false";
defparam \GPIO[10]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N29
fiftyfivenm_io_ibuf \GPIO[11]~input (
	.i(GPIO[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[11]~input_o ));
// synopsys translate_off
defparam \GPIO[11]~input .bus_hold = "false";
defparam \GPIO[11]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N22
fiftyfivenm_io_ibuf \GPIO[12]~input (
	.i(GPIO[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[12]~input_o ));
// synopsys translate_off
defparam \GPIO[12]~input .bus_hold = "false";
defparam \GPIO[12]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N1
fiftyfivenm_io_ibuf \GPIO[13]~input (
	.i(GPIO[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[13]~input_o ));
// synopsys translate_off
defparam \GPIO[13]~input .bus_hold = "false";
defparam \GPIO[13]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N8
fiftyfivenm_io_ibuf \GPIO[14]~input (
	.i(GPIO[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[14]~input_o ));
// synopsys translate_off
defparam \GPIO[14]~input .bus_hold = "false";
defparam \GPIO[14]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N15
fiftyfivenm_io_ibuf \GPIO[15]~input (
	.i(GPIO[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[15]~input_o ));
// synopsys translate_off
defparam \GPIO[15]~input .bus_hold = "false";
defparam \GPIO[15]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N22
fiftyfivenm_io_ibuf \GPIO[16]~input (
	.i(GPIO[16]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[16]~input_o ));
// synopsys translate_off
defparam \GPIO[16]~input .bus_hold = "false";
defparam \GPIO[16]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
fiftyfivenm_io_ibuf \GPIO[17]~input (
	.i(GPIO[17]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[17]~input_o ));
// synopsys translate_off
defparam \GPIO[17]~input .bus_hold = "false";
defparam \GPIO[17]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N8
fiftyfivenm_io_ibuf \GPIO[18]~input (
	.i(GPIO[18]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[18]~input_o ));
// synopsys translate_off
defparam \GPIO[18]~input .bus_hold = "false";
defparam \GPIO[18]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N8
fiftyfivenm_io_ibuf \GPIO[19]~input (
	.i(GPIO[19]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[19]~input_o ));
// synopsys translate_off
defparam \GPIO[19]~input .bus_hold = "false";
defparam \GPIO[19]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N15
fiftyfivenm_io_ibuf \GPIO[20]~input (
	.i(GPIO[20]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[20]~input_o ));
// synopsys translate_off
defparam \GPIO[20]~input .bus_hold = "false";
defparam \GPIO[20]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
fiftyfivenm_io_ibuf \GPIO[21]~input (
	.i(GPIO[21]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[21]~input_o ));
// synopsys translate_off
defparam \GPIO[21]~input .bus_hold = "false";
defparam \GPIO[21]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N22
fiftyfivenm_io_ibuf \GPIO[22]~input (
	.i(GPIO[22]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[22]~input_o ));
// synopsys translate_off
defparam \GPIO[22]~input .bus_hold = "false";
defparam \GPIO[22]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
fiftyfivenm_io_ibuf \GPIO[23]~input (
	.i(GPIO[23]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[23]~input_o ));
// synopsys translate_off
defparam \GPIO[23]~input .bus_hold = "false";
defparam \GPIO[23]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N15
fiftyfivenm_io_ibuf \GPIO[24]~input (
	.i(GPIO[24]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[24]~input_o ));
// synopsys translate_off
defparam \GPIO[24]~input .bus_hold = "false";
defparam \GPIO[24]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
fiftyfivenm_io_ibuf \GPIO[25]~input (
	.i(GPIO[25]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[25]~input_o ));
// synopsys translate_off
defparam \GPIO[25]~input .bus_hold = "false";
defparam \GPIO[25]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N15
fiftyfivenm_io_ibuf \GPIO[26]~input (
	.i(GPIO[26]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[26]~input_o ));
// synopsys translate_off
defparam \GPIO[26]~input .bus_hold = "false";
defparam \GPIO[26]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N29
fiftyfivenm_io_ibuf \GPIO[27]~input (
	.i(GPIO[27]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[27]~input_o ));
// synopsys translate_off
defparam \GPIO[27]~input .bus_hold = "false";
defparam \GPIO[27]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N22
fiftyfivenm_io_ibuf \GPIO[28]~input (
	.i(GPIO[28]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[28]~input_o ));
// synopsys translate_off
defparam \GPIO[28]~input .bus_hold = "false";
defparam \GPIO[28]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N1
fiftyfivenm_io_ibuf \GPIO[29]~input (
	.i(GPIO[29]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[29]~input_o ));
// synopsys translate_off
defparam \GPIO[29]~input .bus_hold = "false";
defparam \GPIO[29]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N1
fiftyfivenm_io_ibuf \GPIO[30]~input (
	.i(GPIO[30]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[30]~input_o ));
// synopsys translate_off
defparam \GPIO[30]~input .bus_hold = "false";
defparam \GPIO[30]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N15
fiftyfivenm_io_ibuf \GPIO[31]~input (
	.i(GPIO[31]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[31]~input_o ));
// synopsys translate_off
defparam \GPIO[31]~input .bus_hold = "false";
defparam \GPIO[31]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N8
fiftyfivenm_io_ibuf \GPIO[32]~input (
	.i(GPIO[32]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[32]~input_o ));
// synopsys translate_off
defparam \GPIO[32]~input .bus_hold = "false";
defparam \GPIO[32]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N22
fiftyfivenm_io_ibuf \GPIO[33]~input (
	.i(GPIO[33]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[33]~input_o ));
// synopsys translate_off
defparam \GPIO[33]~input .bus_hold = "false";
defparam \GPIO[33]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N15
fiftyfivenm_io_ibuf \GPIO[34]~input (
	.i(GPIO[34]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[34]~input_o ));
// synopsys translate_off
defparam \GPIO[34]~input .bus_hold = "false";
defparam \GPIO[34]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
fiftyfivenm_io_ibuf \GPIO[35]~input (
	.i(GPIO[35]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[35]~input_o ));
// synopsys translate_off
defparam \GPIO[35]~input .bus_hold = "false";
defparam \GPIO[35]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

endmodule
