
../repos/coreutils/src/shuf:     file format elf32-littlearm


Disassembly of section .init:

000111a4 <.init>:
   111a4:	push	{r3, lr}
   111a8:	bl	11524 <ftello64@plt+0x48>
   111ac:	pop	{r3, pc}

Disassembly of section .plt:

000111b0 <fdopen@plt-0x14>:
   111b0:	push	{lr}		; (str lr, [sp, #-4]!)
   111b4:	ldr	lr, [pc, #4]	; 111c0 <fdopen@plt-0x4>
   111b8:	add	lr, pc, lr
   111bc:	ldr	pc, [lr, #8]!
   111c0:	andeq	r7, r1, r0, asr #28

000111c4 <fdopen@plt>:
   111c4:	add	ip, pc, #0, 12
   111c8:	add	ip, ip, #94208	; 0x17000
   111cc:	ldr	pc, [ip, #3648]!	; 0xe40

000111d0 <calloc@plt>:
   111d0:	add	ip, pc, #0, 12
   111d4:	add	ip, ip, #94208	; 0x17000
   111d8:	ldr	pc, [ip, #3640]!	; 0xe38

000111dc <fputs_unlocked@plt>:
   111dc:	add	ip, pc, #0, 12
   111e0:	add	ip, ip, #94208	; 0x17000
   111e4:	ldr	pc, [ip, #3632]!	; 0xe30

000111e8 <raise@plt>:
   111e8:	add	ip, pc, #0, 12
   111ec:	add	ip, ip, #94208	; 0x17000
   111f0:	ldr	pc, [ip, #3624]!	; 0xe28

000111f4 <strcmp@plt>:
   111f4:	add	ip, pc, #0, 12
   111f8:	add	ip, ip, #94208	; 0x17000
   111fc:	ldr	pc, [ip, #3616]!	; 0xe20

00011200 <posix_fadvise64@plt>:
   11200:	add	ip, pc, #0, 12
   11204:	add	ip, ip, #94208	; 0x17000
   11208:	ldr	pc, [ip, #3608]!	; 0xe18

0001120c <fflush@plt>:
   1120c:	add	ip, pc, #0, 12
   11210:	add	ip, ip, #94208	; 0x17000
   11214:	ldr	pc, [ip, #3600]!	; 0xe10

00011218 <free@plt>:
   11218:	add	ip, pc, #0, 12
   1121c:	add	ip, ip, #94208	; 0x17000
   11220:	ldr	pc, [ip, #3592]!	; 0xe08

00011224 <ferror@plt>:
   11224:	add	ip, pc, #0, 12
   11228:	add	ip, ip, #94208	; 0x17000
   1122c:	ldr	pc, [ip, #3584]!	; 0xe00

00011230 <_exit@plt>:
   11230:	add	ip, pc, #0, 12
   11234:	add	ip, ip, #94208	; 0x17000
   11238:	ldr	pc, [ip, #3576]!	; 0xdf8

0001123c <memcpy@plt>:
   1123c:	add	ip, pc, #0, 12
   11240:	add	ip, ip, #94208	; 0x17000
   11244:	ldr	pc, [ip, #3568]!	; 0xdf0

00011248 <mbsinit@plt>:
   11248:	add	ip, pc, #0, 12
   1124c:	add	ip, ip, #94208	; 0x17000
   11250:	ldr	pc, [ip, #3560]!	; 0xde8

00011254 <fwrite_unlocked@plt>:
   11254:	add	ip, pc, #0, 12
   11258:	add	ip, ip, #94208	; 0x17000
   1125c:	ldr	pc, [ip, #3552]!	; 0xde0

00011260 <memcmp@plt>:
   11260:	add	ip, pc, #0, 12
   11264:	add	ip, ip, #94208	; 0x17000
   11268:	ldr	pc, [ip, #3544]!	; 0xdd8

0001126c <stpcpy@plt>:
   1126c:	add	ip, pc, #0, 12
   11270:	add	ip, ip, #94208	; 0x17000
   11274:	ldr	pc, [ip, #3536]!	; 0xdd0

00011278 <getc_unlocked@plt>:
   11278:	add	ip, pc, #0, 12
   1127c:	add	ip, ip, #94208	; 0x17000
   11280:	ldr	pc, [ip, #3528]!	; 0xdc8

00011284 <dcgettext@plt>:
   11284:	add	ip, pc, #0, 12
   11288:	add	ip, ip, #94208	; 0x17000
   1128c:	ldr	pc, [ip, #3520]!	; 0xdc0

00011290 <dup2@plt>:
   11290:	add	ip, pc, #0, 12
   11294:	add	ip, ip, #94208	; 0x17000
   11298:	ldr	pc, [ip, #3512]!	; 0xdb8

0001129c <realloc@plt>:
   1129c:	add	ip, pc, #0, 12
   112a0:	add	ip, ip, #94208	; 0x17000
   112a4:	ldr	pc, [ip, #3504]!	; 0xdb0

000112a8 <textdomain@plt>:
   112a8:	add	ip, pc, #0, 12
   112ac:	add	ip, ip, #94208	; 0x17000
   112b0:	ldr	pc, [ip, #3496]!	; 0xda8

000112b4 <rawmemchr@plt>:
   112b4:	add	ip, pc, #0, 12
   112b8:	add	ip, ip, #94208	; 0x17000
   112bc:	ldr	pc, [ip, #3488]!	; 0xda0

000112c0 <iswprint@plt>:
   112c0:	add	ip, pc, #0, 12
   112c4:	add	ip, ip, #94208	; 0x17000
   112c8:	ldr	pc, [ip, #3480]!	; 0xd98

000112cc <__fxstat64@plt>:
   112cc:	add	ip, pc, #0, 12
   112d0:	add	ip, ip, #94208	; 0x17000
   112d4:	ldr	pc, [ip, #3472]!	; 0xd90

000112d8 <lseek64@plt>:
   112d8:	add	ip, pc, #0, 12
   112dc:	add	ip, ip, #94208	; 0x17000
   112e0:	ldr	pc, [ip, #3464]!	; 0xd88

000112e4 <__ctype_get_mb_cur_max@plt>:
   112e4:	add	ip, pc, #0, 12
   112e8:	add	ip, ip, #94208	; 0x17000
   112ec:	ldr	pc, [ip, #3456]!	; 0xd80

000112f0 <fread@plt>:
   112f0:	add	ip, pc, #0, 12
   112f4:	add	ip, ip, #94208	; 0x17000
   112f8:	ldr	pc, [ip, #3448]!	; 0xd78

000112fc <__fpending@plt>:
   112fc:	add	ip, pc, #0, 12
   11300:	add	ip, ip, #94208	; 0x17000
   11304:	ldr	pc, [ip, #3440]!	; 0xd70

00011308 <ferror_unlocked@plt>:
   11308:	add	ip, pc, #0, 12
   1130c:	add	ip, ip, #94208	; 0x17000
   11310:	ldr	pc, [ip, #3432]!	; 0xd68

00011314 <mbrtowc@plt>:
   11314:	add	ip, pc, #0, 12
   11318:	add	ip, ip, #94208	; 0x17000
   1131c:	ldr	pc, [ip, #3424]!	; 0xd60

00011320 <error@plt>:
   11320:	add	ip, pc, #0, 12
   11324:	add	ip, ip, #94208	; 0x17000
   11328:	ldr	pc, [ip, #3416]!	; 0xd58

0001132c <open64@plt>:
   1132c:	add	ip, pc, #0, 12
   11330:	add	ip, ip, #94208	; 0x17000
   11334:	ldr	pc, [ip, #3408]!	; 0xd50

00011338 <malloc@plt>:
   11338:	add	ip, pc, #0, 12
   1133c:	add	ip, ip, #94208	; 0x17000
   11340:	ldr	pc, [ip, #3400]!	; 0xd48

00011344 <__libc_start_main@plt>:
   11344:	add	ip, pc, #0, 12
   11348:	add	ip, ip, #94208	; 0x17000
   1134c:	ldr	pc, [ip, #3392]!	; 0xd40

00011350 <__freading@plt>:
   11350:	add	ip, pc, #0, 12
   11354:	add	ip, ip, #94208	; 0x17000
   11358:	ldr	pc, [ip, #3384]!	; 0xd38

0001135c <__gmon_start__@plt>:
   1135c:	add	ip, pc, #0, 12
   11360:	add	ip, ip, #94208	; 0x17000
   11364:	ldr	pc, [ip, #3376]!	; 0xd30

00011368 <freopen64@plt>:
   11368:	add	ip, pc, #0, 12
   1136c:	add	ip, ip, #94208	; 0x17000
   11370:	ldr	pc, [ip, #3368]!	; 0xd28

00011374 <getopt_long@plt>:
   11374:	add	ip, pc, #0, 12
   11378:	add	ip, ip, #94208	; 0x17000
   1137c:	ldr	pc, [ip, #3360]!	; 0xd20

00011380 <__ctype_b_loc@plt>:
   11380:	add	ip, pc, #0, 12
   11384:	add	ip, ip, #94208	; 0x17000
   11388:	ldr	pc, [ip, #3352]!	; 0xd18

0001138c <exit@plt>:
   1138c:	add	ip, pc, #0, 12
   11390:	add	ip, ip, #94208	; 0x17000
   11394:	ldr	pc, [ip, #3344]!	; 0xd10

00011398 <strlen@plt>:
   11398:	add	ip, pc, #0, 12
   1139c:	add	ip, ip, #94208	; 0x17000
   113a0:	ldr	pc, [ip, #3336]!	; 0xd08

000113a4 <strchr@plt>:
   113a4:	add	ip, pc, #0, 12
   113a8:	add	ip, ip, #94208	; 0x17000
   113ac:	ldr	pc, [ip, #3328]!	; 0xd00

000113b0 <__errno_location@plt>:
   113b0:	add	ip, pc, #0, 12
   113b4:	add	ip, ip, #94208	; 0x17000
   113b8:	ldr	pc, [ip, #3320]!	; 0xcf8

000113bc <__cxa_atexit@plt>:
   113bc:	add	ip, pc, #0, 12
   113c0:	add	ip, ip, #94208	; 0x17000
   113c4:	ldr	pc, [ip, #3312]!	; 0xcf0

000113c8 <setvbuf@plt>:
   113c8:	add	ip, pc, #0, 12
   113cc:	add	ip, ip, #94208	; 0x17000
   113d0:	ldr	pc, [ip, #3304]!	; 0xce8

000113d4 <memset@plt>:
   113d4:	add	ip, pc, #0, 12
   113d8:	add	ip, ip, #94208	; 0x17000
   113dc:	ldr	pc, [ip, #3296]!	; 0xce0

000113e0 <__printf_chk@plt>:
   113e0:	add	ip, pc, #0, 12
   113e4:	add	ip, ip, #94208	; 0x17000
   113e8:	ldr	pc, [ip, #3288]!	; 0xcd8

000113ec <fileno@plt>:
   113ec:	add	ip, pc, #0, 12
   113f0:	add	ip, ip, #94208	; 0x17000
   113f4:	ldr	pc, [ip, #3280]!	; 0xcd0

000113f8 <strtoumax@plt>:
   113f8:	add	ip, pc, #0, 12
   113fc:	add	ip, ip, #94208	; 0x17000
   11400:	ldr	pc, [ip, #3272]!	; 0xcc8

00011404 <__fprintf_chk@plt>:
   11404:	add	ip, pc, #0, 12
   11408:	add	ip, ip, #94208	; 0x17000
   1140c:	ldr	pc, [ip, #3264]!	; 0xcc0

00011410 <fclose@plt>:
   11410:	add	ip, pc, #0, 12
   11414:	add	ip, ip, #94208	; 0x17000
   11418:	ldr	pc, [ip, #3256]!	; 0xcb8

0001141c <fseeko64@plt>:
   1141c:	add	ip, pc, #0, 12
   11420:	add	ip, ip, #94208	; 0x17000
   11424:	ldr	pc, [ip, #3248]!	; 0xcb0

00011428 <fcntl64@plt>:
   11428:	add	ip, pc, #0, 12
   1142c:	add	ip, ip, #94208	; 0x17000
   11430:	ldr	pc, [ip, #3240]!	; 0xca8

00011434 <setlocale@plt>:
   11434:	add	ip, pc, #0, 12
   11438:	add	ip, ip, #94208	; 0x17000
   1143c:	ldr	pc, [ip, #3232]!	; 0xca0

00011440 <__explicit_bzero_chk@plt>:
   11440:	add	ip, pc, #0, 12
   11444:	add	ip, ip, #94208	; 0x17000
   11448:	ldr	pc, [ip, #3224]!	; 0xc98

0001144c <strrchr@plt>:
   1144c:	add	ip, pc, #0, 12
   11450:	add	ip, ip, #94208	; 0x17000
   11454:	ldr	pc, [ip, #3216]!	; 0xc90

00011458 <nl_langinfo@plt>:
   11458:	add	ip, pc, #0, 12
   1145c:	add	ip, ip, #94208	; 0x17000
   11460:	ldr	pc, [ip, #3208]!	; 0xc88

00011464 <fopen64@plt>:
   11464:	add	ip, pc, #0, 12
   11468:	add	ip, ip, #94208	; 0x17000
   1146c:	ldr	pc, [ip, #3200]!	; 0xc80

00011470 <bindtextdomain@plt>:
   11470:	add	ip, pc, #0, 12
   11474:	add	ip, ip, #94208	; 0x17000
   11478:	ldr	pc, [ip, #3192]!	; 0xc78

0001147c <fread_unlocked@plt>:
   1147c:	add	ip, pc, #0, 12
   11480:	add	ip, ip, #94208	; 0x17000
   11484:	ldr	pc, [ip, #3184]!	; 0xc70

00011488 <getrandom@plt>:
   11488:	add	ip, pc, #0, 12
   1148c:	add	ip, ip, #94208	; 0x17000
   11490:	ldr	pc, [ip, #3176]!	; 0xc68

00011494 <fputs@plt>:
   11494:	add	ip, pc, #0, 12
   11498:	add	ip, ip, #94208	; 0x17000
   1149c:	ldr	pc, [ip, #3168]!	; 0xc60

000114a0 <strncmp@plt>:
   114a0:	add	ip, pc, #0, 12
   114a4:	add	ip, ip, #94208	; 0x17000
   114a8:	ldr	pc, [ip, #3160]!	; 0xc58

000114ac <abort@plt>:
   114ac:	add	ip, pc, #0, 12
   114b0:	add	ip, ip, #94208	; 0x17000
   114b4:	ldr	pc, [ip, #3152]!	; 0xc50

000114b8 <feof_unlocked@plt>:
   114b8:	add	ip, pc, #0, 12
   114bc:	add	ip, ip, #94208	; 0x17000
   114c0:	ldr	pc, [ip, #3144]!	; 0xc48

000114c4 <close@plt>:
   114c4:	add	ip, pc, #0, 12
   114c8:	add	ip, ip, #94208	; 0x17000
   114cc:	ldr	pc, [ip, #3136]!	; 0xc40

000114d0 <__assert_fail@plt>:
   114d0:	add	ip, pc, #0, 12
   114d4:	add	ip, ip, #94208	; 0x17000
   114d8:	ldr	pc, [ip, #3128]!	; 0xc38

000114dc <ftello64@plt>:
   114dc:	add	ip, pc, #0, 12
   114e0:	add	ip, ip, #94208	; 0x17000
   114e4:	ldr	pc, [ip, #3120]!	; 0xc30

Disassembly of section .text:

000114e8 <.text>:
   114e8:	mov	fp, #0
   114ec:	mov	lr, #0
   114f0:	pop	{r1}		; (ldr r1, [sp], #4)
   114f4:	mov	r2, sp
   114f8:	push	{r2}		; (str r2, [sp, #-4]!)
   114fc:	push	{r0}		; (str r0, [sp, #-4]!)
   11500:	ldr	ip, [pc, #16]	; 11518 <ftello64@plt+0x3c>
   11504:	push	{ip}		; (str ip, [sp, #-4]!)
   11508:	ldr	r0, [pc, #12]	; 1151c <ftello64@plt+0x40>
   1150c:	ldr	r3, [pc, #12]	; 11520 <ftello64@plt+0x44>
   11510:	bl	11344 <__libc_start_main@plt>
   11514:	bl	114ac <abort@plt>
   11518:	ldrdeq	r7, [r1], -ip
   1151c:	andeq	r1, r1, r4, ror r8
   11520:	andeq	r7, r1, ip, ror pc
   11524:	ldr	r3, [pc, #20]	; 11540 <ftello64@plt+0x64>
   11528:	ldr	r2, [pc, #20]	; 11544 <ftello64@plt+0x68>
   1152c:	add	r3, pc, r3
   11530:	ldr	r2, [r3, r2]
   11534:	cmp	r2, #0
   11538:	bxeq	lr
   1153c:	b	1135c <__gmon_start__@plt>
   11540:	andeq	r7, r1, ip, asr #21
   11544:	andeq	r0, r0, r8, lsl r1
   11548:	ldr	r0, [pc, #24]	; 11568 <ftello64@plt+0x8c>
   1154c:	ldr	r3, [pc, #24]	; 1156c <ftello64@plt+0x90>
   11550:	cmp	r3, r0
   11554:	bxeq	lr
   11558:	ldr	r3, [pc, #16]	; 11570 <ftello64@plt+0x94>
   1155c:	cmp	r3, #0
   11560:	bxeq	lr
   11564:	bx	r3
   11568:	andeq	r9, r2, r0, ror r1
   1156c:	andeq	r9, r2, r0, ror r1
   11570:	andeq	r0, r0, r0
   11574:	ldr	r0, [pc, #36]	; 115a0 <ftello64@plt+0xc4>
   11578:	ldr	r1, [pc, #36]	; 115a4 <ftello64@plt+0xc8>
   1157c:	sub	r1, r1, r0
   11580:	asr	r1, r1, #2
   11584:	add	r1, r1, r1, lsr #31
   11588:	asrs	r1, r1, #1
   1158c:	bxeq	lr
   11590:	ldr	r3, [pc, #16]	; 115a8 <ftello64@plt+0xcc>
   11594:	cmp	r3, #0
   11598:	bxeq	lr
   1159c:	bx	r3
   115a0:	andeq	r9, r2, r0, ror r1
   115a4:	andeq	r9, r2, r0, ror r1
   115a8:	andeq	r0, r0, r0
   115ac:	push	{r4, lr}
   115b0:	ldr	r4, [pc, #24]	; 115d0 <ftello64@plt+0xf4>
   115b4:	ldrb	r3, [r4]
   115b8:	cmp	r3, #0
   115bc:	popne	{r4, pc}
   115c0:	bl	11548 <ftello64@plt+0x6c>
   115c4:	mov	r3, #1
   115c8:	strb	r3, [r4]
   115cc:	pop	{r4, pc}
   115d0:	muleq	r2, r4, r1
   115d4:	b	11574 <ftello64@plt+0x98>
   115d8:	push	{fp, lr}
   115dc:	mov	fp, sp
   115e0:	sub	sp, sp, #64	; 0x40
   115e4:	mov	r8, r0
   115e8:	cmp	r0, #0
   115ec:	bne	11834 <ftello64@plt+0x358>
   115f0:	movw	r1, #32827	; 0x803b
   115f4:	mov	r0, #0
   115f8:	mov	r2, #5
   115fc:	movt	r1, #1
   11600:	bl	11284 <dcgettext@plt>
   11604:	mov	r1, r0
   11608:	movw	r0, #37280	; 0x91a0
   1160c:	movt	r0, #2
   11610:	ldr	r2, [r0]
   11614:	mov	r0, #1
   11618:	mov	r3, r2
   1161c:	str	r2, [sp]
   11620:	bl	113e0 <__printf_chk@plt>
   11624:	movw	r1, #32922	; 0x809a
   11628:	mov	r0, #0
   1162c:	mov	r2, #5
   11630:	movt	r1, #1
   11634:	bl	11284 <dcgettext@plt>
   11638:	movw	r9, #37260	; 0x918c
   1163c:	movt	r9, #2
   11640:	ldr	r1, [r9]
   11644:	bl	111dc <fputs_unlocked@plt>
   11648:	movw	r1, #33837	; 0x842d
   1164c:	mov	r0, #0
   11650:	mov	r2, #5
   11654:	movt	r1, #1
   11658:	bl	11284 <dcgettext@plt>
   1165c:	ldr	r1, [r9]
   11660:	bl	111dc <fputs_unlocked@plt>
   11664:	movw	r1, #33893	; 0x8465
   11668:	mov	r0, #0
   1166c:	mov	r2, #5
   11670:	movt	r1, #1
   11674:	bl	11284 <dcgettext@plt>
   11678:	ldr	r1, [r9]
   1167c:	bl	111dc <fputs_unlocked@plt>
   11680:	movw	r1, #32989	; 0x80dd
   11684:	mov	r0, #0
   11688:	mov	r2, #5
   1168c:	movt	r1, #1
   11690:	bl	11284 <dcgettext@plt>
   11694:	ldr	r1, [r9]
   11698:	bl	111dc <fputs_unlocked@plt>
   1169c:	movw	r1, #33370	; 0x825a
   116a0:	mov	r0, #0
   116a4:	mov	r2, #5
   116a8:	movt	r1, #1
   116ac:	bl	11284 <dcgettext@plt>
   116b0:	ldr	r1, [r9]
   116b4:	bl	111dc <fputs_unlocked@plt>
   116b8:	movw	r1, #33434	; 0x829a
   116bc:	mov	r0, #0
   116c0:	mov	r2, #5
   116c4:	movt	r1, #1
   116c8:	bl	11284 <dcgettext@plt>
   116cc:	ldr	r1, [r9]
   116d0:	bl	111dc <fputs_unlocked@plt>
   116d4:	movw	r1, #33479	; 0x82c7
   116d8:	mov	r0, #0
   116dc:	mov	r2, #5
   116e0:	movt	r1, #1
   116e4:	bl	11284 <dcgettext@plt>
   116e8:	ldr	r1, [r9]
   116ec:	bl	111dc <fputs_unlocked@plt>
   116f0:	movw	r0, #34544	; 0x86f0
   116f4:	add	r6, sp, #8
   116f8:	movt	r0, #1
   116fc:	mov	r1, r6
   11700:	ldm	r0!, {r2, r3, r4, r5}
   11704:	stmia	r1!, {r2, r3, r4, r5}
   11708:	ldm	r0!, {r2, r3, r4, r5, r7}
   1170c:	stmia	r1!, {r2, r3, r4, r5, r7}
   11710:	ldm	r0, {r2, r3, r4, r5, r7}
   11714:	stm	r1, {r2, r3, r4, r5, r7}
   11718:	movw	r1, #33968	; 0x84b0
   1171c:	movw	r5, #33533	; 0x82fd
   11720:	movt	r1, #1
   11724:	movt	r5, #1
   11728:	mov	r0, r5
   1172c:	bl	111f4 <strcmp@plt>
   11730:	cmp	r0, #0
   11734:	ldrne	r1, [r6, #8]!
   11738:	cmpne	r1, #0
   1173c:	bne	11728 <ftello64@plt+0x24c>
   11740:	ldr	r6, [r6, #4]
   11744:	movw	r1, #34063	; 0x850f
   11748:	mov	r0, #0
   1174c:	mov	r2, #5
   11750:	movt	r1, #1
   11754:	bl	11284 <dcgettext@plt>
   11758:	movw	r2, #33718	; 0x83b6
   1175c:	movw	r3, #34086	; 0x8526
   11760:	mov	r1, r0
   11764:	mov	r0, #1
   11768:	movt	r2, #1
   1176c:	movt	r3, #1
   11770:	bl	113e0 <__printf_chk@plt>
   11774:	cmp	r6, #0
   11778:	mov	r0, #5
   1177c:	mov	r1, #0
   11780:	moveq	r6, r5
   11784:	bl	11434 <setlocale@plt>
   11788:	cmp	r0, #0
   1178c:	beq	117c4 <ftello64@plt+0x2e8>
   11790:	movw	r1, #34126	; 0x854e
   11794:	mov	r2, #3
   11798:	movt	r1, #1
   1179c:	bl	114a0 <strncmp@plt>
   117a0:	cmp	r0, #0
   117a4:	beq	117c4 <ftello64@plt+0x2e8>
   117a8:	movw	r1, #34130	; 0x8552
   117ac:	mov	r0, #0
   117b0:	mov	r2, #5
   117b4:	movt	r1, #1
   117b8:	bl	11284 <dcgettext@plt>
   117bc:	ldr	r1, [r9]
   117c0:	bl	111dc <fputs_unlocked@plt>
   117c4:	movw	r1, #34201	; 0x8599
   117c8:	mov	r0, #0
   117cc:	mov	r2, #5
   117d0:	movt	r1, #1
   117d4:	bl	11284 <dcgettext@plt>
   117d8:	movw	r2, #34086	; 0x8526
   117dc:	mov	r1, r0
   117e0:	mov	r0, #1
   117e4:	mov	r3, r5
   117e8:	movt	r2, #1
   117ec:	bl	113e0 <__printf_chk@plt>
   117f0:	movw	r1, #34228	; 0x85b4
   117f4:	mov	r0, #0
   117f8:	mov	r2, #5
   117fc:	movt	r1, #1
   11800:	bl	11284 <dcgettext@plt>
   11804:	movw	r3, #34278	; 0x85e6
   11808:	mov	r1, r0
   1180c:	movw	r0, #33996	; 0x84cc
   11810:	cmp	r6, r5
   11814:	mov	r2, r6
   11818:	movt	r0, #1
   1181c:	movt	r3, #1
   11820:	moveq	r3, r0
   11824:	mov	r0, #1
   11828:	bl	113e0 <__printf_chk@plt>
   1182c:	mov	r0, r8
   11830:	bl	1138c <exit@plt>
   11834:	movw	r0, #37248	; 0x9180
   11838:	movw	r1, #32788	; 0x8014
   1183c:	mov	r2, #5
   11840:	movt	r0, #2
   11844:	movt	r1, #1
   11848:	ldr	r5, [r0]
   1184c:	mov	r0, #0
   11850:	bl	11284 <dcgettext@plt>
   11854:	mov	r2, r0
   11858:	movw	r0, #37280	; 0x91a0
   1185c:	mov	r1, #1
   11860:	movt	r0, #2
   11864:	ldr	r3, [r0]
   11868:	mov	r0, r5
   1186c:	bl	11404 <__fprintf_chk@plt>
   11870:	b	1182c <ftello64@plt+0x350>
   11874:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11878:	add	fp, sp, #28
   1187c:	sub	sp, sp, #172	; 0xac
   11880:	str	r0, [sp, #60]	; 0x3c
   11884:	ldr	r0, [r1]
   11888:	mov	r8, r1
   1188c:	bl	12bcc <ftello64@plt+0x16f0>
   11890:	movw	r1, #34278	; 0x85e6
   11894:	mov	r0, #6
   11898:	movt	r1, #1
   1189c:	bl	11434 <setlocale@plt>
   118a0:	movw	r4, #33722	; 0x83ba
   118a4:	movw	r1, #33538	; 0x8302
   118a8:	movt	r4, #1
   118ac:	movt	r1, #1
   118b0:	mov	r0, r4
   118b4:	bl	11470 <bindtextdomain@plt>
   118b8:	mov	r0, r4
   118bc:	bl	112a8 <textdomain@plt>
   118c0:	movw	r0, #9788	; 0x263c
   118c4:	movt	r0, #1
   118c8:	bl	17fe0 <ftello64@plt+0x6b04>
   118cc:	mov	r0, #10
   118d0:	mov	r6, #0
   118d4:	mov	sl, #0
   118d8:	mov	r5, #0
   118dc:	str	r0, [sp, #28]
   118e0:	mov	r0, #0
   118e4:	str	r0, [sp, #36]	; 0x24
   118e8:	mvn	r0, #0
   118ec:	str	r0, [sp, #44]	; 0x2c
   118f0:	mov	r0, #0
   118f4:	str	r0, [sp, #32]
   118f8:	mvn	r0, #0
   118fc:	str	r0, [sp, #56]	; 0x38
   11900:	mov	r0, #0
   11904:	str	r0, [sp, #48]	; 0x30
   11908:	mov	r0, #0
   1190c:	str	r0, [sp, #40]	; 0x28
   11910:	ldr	r0, [sp, #60]	; 0x3c
   11914:	movw	r2, #33562	; 0x831a
   11918:	movw	r3, #34384	; 0x8650
   1191c:	mov	r1, r8
   11920:	mov	r9, r5
   11924:	mov	r4, sl
   11928:	str	r6, [sp]
   1192c:	movt	r2, #1
   11930:	movt	r3, #1
   11934:	bl	11374 <getopt_long@plt>
   11938:	cmp	r0, #104	; 0x68
   1193c:	ble	11ab0 <ftello64@plt+0x5d4>
   11940:	sub	r1, r0, #105	; 0x69
   11944:	cmp	r1, #9
   11948:	bhi	11ad4 <ftello64@plt+0x5f8>
   1194c:	add	r0, pc, #0
   11950:	ldr	pc, [r0, r1, lsl #2]
   11954:	andeq	r1, r1, ip, ror r9
   11958:	andeq	r2, r1, r8, asr r5
   1195c:	andeq	r2, r1, r8, asr r5
   11960:	andeq	r2, r1, r8, asr r5
   11964:	andeq	r2, r1, r8, asr r5
   11968:	andeq	r1, r1, r0, lsr fp
   1196c:	muleq	r1, r0, fp
   11970:	andeq	r2, r1, r8, asr r5
   11974:	andeq	r2, r1, r8, asr r5
   11978:	andeq	r1, r1, r4, lsr #22
   1197c:	movw	r0, #37264	; 0x9190
   11980:	mov	r1, #45	; 0x2d
   11984:	mov	r7, r4
   11988:	movt	r0, #2
   1198c:	ldr	r5, [r0]
   11990:	mov	r0, r5
   11994:	bl	113a4 <strchr@plt>
   11998:	mov	r4, r0
   1199c:	ldr	r0, [sp, #48]	; 0x30
   119a0:	tst	r0, #1
   119a4:	bne	12468 <ftello64@plt+0xf8c>
   119a8:	movw	r1, #33602	; 0x8342
   119ac:	cmp	r4, #0
   119b0:	mvn	sl, #0
   119b4:	movt	r1, #1
   119b8:	beq	11a24 <ftello64@plt+0x548>
   119bc:	movw	r0, #37264	; 0x9190
   119c0:	strb	r6, [r4]
   119c4:	movw	r1, #33602	; 0x8342
   119c8:	mov	r2, #5
   119cc:	movt	r0, #2
   119d0:	movt	r1, #1
   119d4:	ldr	r5, [r0]
   119d8:	mov	r0, #0
   119dc:	bl	11284 <dcgettext@plt>
   119e0:	movw	r1, #34278	; 0x85e6
   119e4:	str	r0, [sp, #12]
   119e8:	mov	r0, r5
   119ec:	mov	r2, #0
   119f0:	mov	r3, #0
   119f4:	str	sl, [sp]
   119f8:	str	r6, [sp, #4]
   119fc:	str	r6, [sp, #16]
   11a00:	movt	r1, #1
   11a04:	str	r1, [sp, #8]
   11a08:	bl	16220 <ftello64@plt+0x4d44>
   11a0c:	movw	r1, #33602	; 0x8342
   11a10:	str	r0, [sp, #56]	; 0x38
   11a14:	mov	r5, r4
   11a18:	mov	r0, #45	; 0x2d
   11a1c:	movt	r1, #1
   11a20:	strb	r0, [r5], #1
   11a24:	mov	r0, #0
   11a28:	mov	r2, #5
   11a2c:	bl	11284 <dcgettext@plt>
   11a30:	movw	r1, #34278	; 0x85e6
   11a34:	str	r0, [sp, #12]
   11a38:	mov	r0, r5
   11a3c:	mov	r2, #0
   11a40:	mov	r3, #0
   11a44:	str	sl, [sp]
   11a48:	str	r6, [sp, #4]
   11a4c:	str	r6, [sp, #16]
   11a50:	movt	r1, #1
   11a54:	str	r1, [sp, #8]
   11a58:	bl	16220 <ftello64@plt+0x4d44>
   11a5c:	mov	r1, r0
   11a60:	ldr	r0, [sp, #56]	; 0x38
   11a64:	str	r1, [sp, #32]
   11a68:	cmp	r0, r1
   11a6c:	mov	r0, #0
   11a70:	movwls	r0, #1
   11a74:	cmp	r4, #0
   11a78:	beq	12474 <ftello64@plt+0xf98>
   11a7c:	ldr	r1, [sp, #56]	; 0x38
   11a80:	ldr	r2, [sp, #32]
   11a84:	mov	sl, r7
   11a88:	mov	r5, r9
   11a8c:	sub	r1, r2, r1
   11a90:	add	r1, r1, #1
   11a94:	clz	r1, r1
   11a98:	lsr	r1, r1, #5
   11a9c:	eors	r0, r0, r1
   11aa0:	mov	r0, #1
   11aa4:	str	r0, [sp, #48]	; 0x30
   11aa8:	bne	11910 <ftello64@plt+0x434>
   11aac:	b	12474 <ftello64@plt+0xf98>
   11ab0:	cmp	r0, #100	; 0x64
   11ab4:	ble	11bcc <ftello64@plt+0x6f0>
   11ab8:	mov	r1, #1
   11abc:	cmp	r0, #101	; 0x65
   11ac0:	mov	sl, r4
   11ac4:	mov	r5, r9
   11ac8:	str	r1, [sp, #40]	; 0x28
   11acc:	beq	11910 <ftello64@plt+0x434>
   11ad0:	b	12558 <ftello64@plt+0x107c>
   11ad4:	cmp	r0, #122	; 0x7a
   11ad8:	bne	11ae8 <ftello64@plt+0x60c>
   11adc:	mov	r0, #0
   11ae0:	str	r0, [sp, #28]
   11ae4:	b	11b84 <ftello64@plt+0x6a8>
   11ae8:	cmp	r0, #256	; 0x100
   11aec:	bne	12558 <ftello64@plt+0x107c>
   11af0:	movw	r0, #37264	; 0x9190
   11af4:	cmp	r9, #0
   11af8:	mov	sl, r4
   11afc:	movt	r0, #2
   11b00:	ldr	r5, [r0]
   11b04:	beq	11910 <ftello64@plt+0x434>
   11b08:	mov	r0, r9
   11b0c:	mov	r1, r5
   11b10:	bl	111f4 <strcmp@plt>
   11b14:	cmp	r0, #0
   11b18:	mov	sl, r4
   11b1c:	beq	11910 <ftello64@plt+0x434>
   11b20:	b	124c0 <ftello64@plt+0xfe4>
   11b24:	mov	r0, #1
   11b28:	str	r0, [sp, #36]	; 0x24
   11b2c:	b	11b84 <ftello64@plt+0x6a8>
   11b30:	movw	r0, #37264	; 0x9190
   11b34:	movw	r1, #34278	; 0x85e6
   11b38:	mov	r2, #10
   11b3c:	add	r3, sp, #64	; 0x40
   11b40:	movt	r0, #2
   11b44:	movt	r1, #1
   11b48:	ldr	r0, [r0]
   11b4c:	str	r1, [sp]
   11b50:	mov	r1, #0
   11b54:	bl	16228 <ftello64@plt+0x4d4c>
   11b58:	cmp	r0, #1
   11b5c:	beq	11b84 <ftello64@plt+0x6a8>
   11b60:	cmp	r0, #0
   11b64:	bne	124e4 <ftello64@plt+0x1008>
   11b68:	ldr	r0, [sp, #64]	; 0x40
   11b6c:	ldr	r3, [sp, #44]	; 0x2c
   11b70:	ldr	r1, [sp, #68]	; 0x44
   11b74:	subs	r2, r3, r0
   11b78:	rscs	r1, r1, #0
   11b7c:	movcs	r3, r0
   11b80:	str	r3, [sp, #44]	; 0x2c
   11b84:	mov	sl, r4
   11b88:	mov	r5, r9
   11b8c:	b	11910 <ftello64@plt+0x434>
   11b90:	movw	r0, #37264	; 0x9190
   11b94:	cmp	r4, #0
   11b98:	mov	r5, r9
   11b9c:	movt	r0, #2
   11ba0:	ldr	sl, [r0]
   11ba4:	beq	11910 <ftello64@plt+0x434>
   11ba8:	mov	r0, r4
   11bac:	mov	r1, sl
   11bb0:	bl	111f4 <strcmp@plt>
   11bb4:	cmp	r0, #0
   11bb8:	mov	r5, r9
   11bbc:	beq	11910 <ftello64@plt+0x434>
   11bc0:	movw	r1, #33652	; 0x8374
   11bc4:	movt	r1, #1
   11bc8:	b	124c8 <ftello64@plt+0xfec>
   11bcc:	cmn	r0, #1
   11bd0:	str	r4, [sp, #20]
   11bd4:	bne	12408 <ftello64@plt+0xf2c>
   11bd8:	movw	r0, #37240	; 0x9178
   11bdc:	ldr	r6, [sp, #40]	; 0x28
   11be0:	movt	r0, #2
   11be4:	ldr	r4, [r0]
   11be8:	ldr	r0, [sp, #48]	; 0x30
   11bec:	eor	r5, r0, #1
   11bf0:	eor	r0, r6, #1
   11bf4:	tst	r5, #1
   11bf8:	tsteq	r0, #1
   11bfc:	beq	12534 <ftello64@plt+0x1058>
   11c00:	ldr	r1, [sp, #60]	; 0x3c
   11c04:	ldr	r7, [sp, #44]	; 0x2c
   11c08:	add	r2, r8, r4, lsl #2
   11c0c:	sub	sl, r1, r4
   11c10:	ldr	r1, [sp, #48]	; 0x30
   11c14:	tst	r1, #1
   11c18:	beq	11ca4 <ftello64@plt+0x7c8>
   11c1c:	cmp	sl, #0
   11c20:	bgt	11cc0 <ftello64@plt+0x7e4>
   11c24:	cmp	r7, #0
   11c28:	beq	11d00 <ftello64@plt+0x824>
   11c2c:	tst	r6, #1
   11c30:	beq	11d10 <ftello64@plt+0x834>
   11c34:	cmp	sl, #1
   11c38:	str	r2, [sp, #52]	; 0x34
   11c3c:	blt	11df8 <ftello64@plt+0x91c>
   11c40:	ldr	r0, [sp, #60]	; 0x3c
   11c44:	mov	r6, r2
   11c48:	mov	r5, sl
   11c4c:	sub	r7, r0, r4
   11c50:	ldr	r0, [r6], #4
   11c54:	bl	11398 <strlen@plt>
   11c58:	add	r5, r0, r5
   11c5c:	subs	r7, r7, #1
   11c60:	bne	11c50 <ftello64@plt+0x774>
   11c64:	ldr	r0, [sp, #60]	; 0x3c
   11c68:	sub	r6, r0, r4
   11c6c:	mov	r0, r5
   11c70:	bl	15c94 <ftello64@plt+0x47b8>
   11c74:	ldr	r7, [sp, #52]	; 0x34
   11c78:	ldr	r4, [sp, #28]
   11c7c:	mov	r5, r0
   11c80:	ldr	r1, [r7]
   11c84:	mov	r0, r5
   11c88:	bl	1126c <stpcpy@plt>
   11c8c:	str	r5, [r7], #4
   11c90:	strb	r4, [r0], #1
   11c94:	subs	r6, r6, #1
   11c98:	mov	r5, r0
   11c9c:	bne	11c80 <ftello64@plt+0x7a4>
   11ca0:	b	11e00 <ftello64@plt+0x924>
   11ca4:	mov	r1, #0
   11ca8:	cmp	sl, #2
   11cac:	mvn	r0, r0
   11cb0:	movwlt	r1, #1
   11cb4:	orr	r0, r1, r0
   11cb8:	tst	r0, #1
   11cbc:	bne	11c24 <ftello64@plt+0x748>
   11cc0:	movw	r1, #33777	; 0x83f1
   11cc4:	mov	r6, r2
   11cc8:	mov	r0, #0
   11ccc:	mov	r2, #5
   11cd0:	movt	r1, #1
   11cd4:	bl	11284 <dcgettext@plt>
   11cd8:	mov	r4, r0
   11cdc:	and	r0, r5, #1
   11ce0:	ldr	r0, [r6, r0, lsl #2]
   11ce4:	bl	145d0 <ftello64@plt+0x30f4>
   11ce8:	mov	r3, r0
   11cec:	mov	r0, #0
   11cf0:	mov	r1, #0
   11cf4:	mov	r2, r4
   11cf8:	bl	11320 <error@plt>
   11cfc:	b	12558 <ftello64@plt+0x107c>
   11d00:	ldr	r8, [sp, #36]	; 0x24
   11d04:	mov	sl, #0
   11d08:	mov	r2, #0
   11d0c:	b	11f74 <ftello64@plt+0xa98>
   11d10:	ldr	r0, [sp, #48]	; 0x30
   11d14:	ldr	r8, [sp, #36]	; 0x24
   11d18:	tst	r0, #1
   11d1c:	beq	11d38 <ftello64@plt+0x85c>
   11d20:	ldr	r0, [sp, #32]
   11d24:	ldr	r1, [sp, #56]	; 0x38
   11d28:	mov	r2, #0
   11d2c:	add	r0, r0, #1
   11d30:	sub	sl, r0, r1
   11d34:	b	11f74 <ftello64@plt+0xa98>
   11d38:	cmp	sl, #1
   11d3c:	bne	11d84 <ftello64@plt+0x8a8>
   11d40:	ldr	r5, [r2]
   11d44:	movw	r1, #34691	; 0x8783
   11d48:	mov	r4, r2
   11d4c:	movt	r1, #1
   11d50:	mov	r0, r5
   11d54:	bl	111f4 <strcmp@plt>
   11d58:	cmp	r0, #0
   11d5c:	beq	11d84 <ftello64@plt+0x8a8>
   11d60:	movw	r0, #37256	; 0x9188
   11d64:	movw	r1, #34908	; 0x885c
   11d68:	movt	r0, #2
   11d6c:	movt	r1, #1
   11d70:	ldr	r2, [r0]
   11d74:	mov	r0, r5
   11d78:	bl	1285c <ftello64@plt+0x1380>
   11d7c:	cmp	r0, #0
   11d80:	beq	12600 <ftello64@plt+0x1124>
   11d84:	movw	r5, #37256	; 0x9188
   11d88:	mov	r1, #2
   11d8c:	movt	r5, #2
   11d90:	ldr	r0, [r5]
   11d94:	bl	12728 <ftello64@plt+0x124c>
   11d98:	add	r0, r7, #1
   11d9c:	clz	r0, r0
   11da0:	lsr	r0, r0, #5
   11da4:	orr	r0, r8, r0
   11da8:	tst	r0, #1
   11dac:	beq	11e1c <ftello64@plt+0x940>
   11db0:	ldr	r0, [r5]
   11db4:	add	r2, sp, #64	; 0x40
   11db8:	mov	r1, #0
   11dbc:	bl	15474 <ftello64@plt+0x3f98>
   11dc0:	cmp	r0, #0
   11dc4:	beq	12520 <ftello64@plt+0x1044>
   11dc8:	mov	r5, r0
   11dcc:	ldr	r0, [sp, #64]	; 0x40
   11dd0:	ldr	r2, [sp, #28]
   11dd4:	cmp	r0, #0
   11dd8:	beq	11f4c <ftello64@plt+0xa70>
   11ddc:	add	r1, r5, r0
   11de0:	uxtb	r6, r2
   11de4:	ldrb	r1, [r1, #-1]
   11de8:	cmp	r1, r6
   11dec:	bne	11ec4 <ftello64@plt+0x9e8>
   11df0:	mov	r1, r0
   11df4:	b	11ed0 <ftello64@plt+0x9f4>
   11df8:	mov	r0, sl
   11dfc:	bl	15c94 <ftello64@plt+0x47b8>
   11e00:	ldr	r1, [sp, #60]	; 0x3c
   11e04:	ldr	r7, [sp, #44]	; 0x2c
   11e08:	ldr	r6, [sp, #40]	; 0x28
   11e0c:	ldr	r2, [sp, #52]	; 0x34
   11e10:	str	r0, [r8, r1, lsl #2]
   11e14:	ldr	r8, [sp, #36]	; 0x24
   11e18:	b	11f74 <ftello64@plt+0xa98>
   11e1c:	mov	r0, #0
   11e20:	add	r1, sp, #64	; 0x40
   11e24:	str	r0, [sp, #52]	; 0x34
   11e28:	mov	r0, #0
   11e2c:	bl	17ff8 <ftello64@plt+0x6b1c>
   11e30:	cmp	r0, #0
   11e34:	beq	11e50 <ftello64@plt+0x974>
   11e38:	ldr	r6, [sp, #40]	; 0x28
   11e3c:	mov	r0, #1
   11e40:	mvn	sl, #0
   11e44:	mov	r4, r7
   11e48:	mvn	r1, #0
   11e4c:	b	11fb0 <ftello64@plt+0xad4>
   11e50:	ldr	r0, [sp, #80]	; 0x50
   11e54:	and	r0, r0, #53248	; 0xd000
   11e58:	orr	r0, r0, #8192	; 0x2000
   11e5c:	cmp	r0, #40960	; 0xa000
   11e60:	bne	11e38 <ftello64@plt+0x95c>
   11e64:	ldr	r4, [sp, #112]	; 0x70
   11e68:	ldr	r6, [sp, #116]	; 0x74
   11e6c:	mov	r0, #1
   11e70:	mov	r1, #1
   11e74:	mov	r2, #0
   11e78:	mov	r3, #0
   11e7c:	str	r0, [sp, #24]
   11e80:	mov	r0, #0
   11e84:	str	r1, [sp]
   11e88:	bl	112d8 <lseek64@plt>
   11e8c:	cmn	r1, #1
   11e90:	ble	11e38 <ftello64@plt+0x95c>
   11e94:	subs	r0, r4, r0
   11e98:	mvn	sl, #0
   11e9c:	mov	r4, r7
   11ea0:	sbc	r1, r6, r1
   11ea4:	ldr	r6, [sp, #40]	; 0x28
   11ea8:	rsbs	r0, r0, #8388608	; 0x800000
   11eac:	rscs	r0, r1, #0
   11eb0:	mvn	r1, #0
   11eb4:	mov	r0, #0
   11eb8:	str	r0, [sp, #52]	; 0x34
   11ebc:	bge	11db0 <ftello64@plt+0x8d4>
   11ec0:	b	11fb4 <ftello64@plt+0xad8>
   11ec4:	add	r1, r0, #1
   11ec8:	strb	r2, [r5, r0]
   11ecc:	str	r1, [sp, #64]	; 0x40
   11ed0:	cmp	r1, #1
   11ed4:	blt	11f4c <ftello64@plt+0xa70>
   11ed8:	mov	r4, r7
   11edc:	add	r7, r5, r1
   11ee0:	mov	sl, #0
   11ee4:	mov	r0, r5
   11ee8:	mov	r1, r6
   11eec:	bl	112b4 <rawmemchr@plt>
   11ef0:	add	r0, r0, #1
   11ef4:	add	sl, sl, #1
   11ef8:	cmp	r0, r7
   11efc:	bcc	11ee8 <ftello64@plt+0xa0c>
   11f00:	add	r0, sl, #1
   11f04:	mov	r1, #4
   11f08:	bl	15d64 <ftello64@plt+0x4888>
   11f0c:	mov	r2, r0
   11f10:	cmp	sl, #0
   11f14:	str	r5, [r0]
   11f18:	beq	11f68 <ftello64@plt+0xa8c>
   11f1c:	mov	r7, #1
   11f20:	mov	r0, r5
   11f24:	mov	r1, r6
   11f28:	mov	r5, r2
   11f2c:	bl	112b4 <rawmemchr@plt>
   11f30:	mov	r2, r5
   11f34:	add	r5, r0, #1
   11f38:	str	r5, [r2, r7, lsl #2]
   11f3c:	add	r7, r7, #1
   11f40:	cmp	r7, sl
   11f44:	bls	11f20 <ftello64@plt+0xa44>
   11f48:	b	11f6c <ftello64@plt+0xa90>
   11f4c:	mov	r0, #1
   11f50:	mov	r1, #4
   11f54:	bl	15d64 <ftello64@plt+0x4888>
   11f58:	mov	r2, r0
   11f5c:	str	r5, [r0]
   11f60:	mov	sl, #0
   11f64:	b	11f70 <ftello64@plt+0xa94>
   11f68:	mov	sl, #0
   11f6c:	mov	r7, r4
   11f70:	ldr	r6, [sp, #40]	; 0x28
   11f74:	cmp	r7, sl
   11f78:	mov	r4, sl
   11f7c:	mvn	r1, #0
   11f80:	str	r2, [sp, #52]	; 0x34
   11f84:	movcc	r4, r7
   11f88:	ands	r0, r8, #1
   11f8c:	movne	r4, r7
   11f90:	beq	11f9c <ftello64@plt+0xac0>
   11f94:	mov	r4, r7
   11f98:	b	11fac <ftello64@plt+0xad0>
   11f9c:	mov	r0, r4
   11fa0:	mov	r1, sl
   11fa4:	bl	14998 <ftello64@plt+0x34bc>
   11fa8:	mov	r1, r0
   11fac:	mov	r0, #0
   11fb0:	str	r0, [sp, #24]
   11fb4:	mov	r0, r9
   11fb8:	bl	14730 <ftello64@plt+0x3254>
   11fbc:	cmp	r0, #0
   11fc0:	str	r0, [sp, #60]	; 0x3c
   11fc4:	beq	12560 <ftello64@plt+0x1084>
   11fc8:	ldr	r0, [sp, #24]
   11fcc:	mov	r5, #0
   11fd0:	cmp	r0, #0
   11fd4:	beq	12144 <ftello64@plt+0xc68>
   11fd8:	movw	r0, #37256	; 0x9188
   11fdc:	str	r7, [sp, #44]	; 0x2c
   11fe0:	cmp	r4, #1024	; 0x400
   11fe4:	mov	r8, r4
   11fe8:	mov	r1, #12
   11fec:	movt	r0, #2
   11ff0:	movcs	r8, #1024	; 0x400
   11ff4:	ldr	r7, [r0]
   11ff8:	mov	r0, r8
   11ffc:	bl	15f98 <ftello64@plt+0x4abc>
   12000:	mov	r5, r0
   12004:	mov	sl, #0
   12008:	cmp	r4, #0
   1200c:	beq	120f0 <ftello64@plt+0xc14>
   12010:	ldr	r0, [sp, #28]
   12014:	mov	r9, #0
   12018:	uxtb	r6, r0
   1201c:	add	r0, sl, sl, lsl #1
   12020:	mov	r1, r7
   12024:	mov	r2, r6
   12028:	add	r0, r5, r0, lsl #2
   1202c:	bl	12aec <ftello64@plt+0x1610>
   12030:	cmp	r0, #0
   12034:	beq	120f8 <ftello64@plt+0xc1c>
   12038:	adds	sl, sl, #1
   1203c:	adc	r9, r9, #0
   12040:	subs	r0, sl, r8
   12044:	sbcs	r0, r9, #0
   12048:	bcc	12078 <ftello64@plt+0xb9c>
   1204c:	add	r8, r8, #1024	; 0x400
   12050:	mov	r0, r5
   12054:	mov	r2, #12
   12058:	mov	r1, r8
   1205c:	bl	15c58 <ftello64@plt+0x477c>
   12060:	mov	r5, r0
   12064:	add	r0, sl, sl, lsl #1
   12068:	mov	r1, #0
   1206c:	mov	r2, #12288	; 0x3000
   12070:	add	r0, r5, r0, lsl #2
   12074:	bl	113d4 <memset@plt>
   12078:	subs	r0, sl, r4
   1207c:	sbcs	r0, r9, #0
   12080:	bcc	1201c <ftello64@plt+0xb40>
   12084:	mov	r8, r4
   12088:	add	r4, sp, #64	; 0x40
   1208c:	mov	r0, r4
   12090:	bl	12ad0 <ftello64@plt+0x15f4>
   12094:	ldr	r0, [sp, #60]	; 0x3c
   12098:	mov	r2, sl
   1209c:	mov	r3, r9
   120a0:	bl	14770 <ftello64@plt+0x3294>
   120a4:	add	r2, r0, r0, lsl #1
   120a8:	subs	r0, r0, r8
   120ac:	sbcs	r0, r1, #0
   120b0:	mov	r1, r7
   120b4:	mov	r0, r4
   120b8:	addcc	r0, r5, r2, lsl #2
   120bc:	mov	r2, r6
   120c0:	bl	12aec <ftello64@plt+0x1610>
   120c4:	cmp	r0, #0
   120c8:	beq	12104 <ftello64@plt+0xc28>
   120cc:	adds	r0, sl, #1
   120d0:	adc	r1, r9, #0
   120d4:	orrs	r2, sl, r9
   120d8:	mov	sl, r0
   120dc:	mov	r9, r1
   120e0:	bne	12094 <ftello64@plt+0xbb8>
   120e4:	mov	r9, #0
   120e8:	mov	sl, #1
   120ec:	b	1210c <ftello64@plt+0xc30>
   120f0:	mov	r9, #0
   120f4:	b	1211c <ftello64@plt+0xc40>
   120f8:	ldr	r8, [sp, #36]	; 0x24
   120fc:	ldr	r6, [sp, #40]	; 0x28
   12100:	b	12120 <ftello64@plt+0xc44>
   12104:	orrs	r0, sl, r9
   12108:	beq	125dc <ftello64@plt+0x1100>
   1210c:	add	r0, sp, #64	; 0x40
   12110:	bl	12bc4 <ftello64@plt+0x16e8>
   12114:	ldr	r6, [sp, #40]	; 0x28
   12118:	mov	r4, r8
   1211c:	ldr	r8, [sp, #36]	; 0x24
   12120:	mov	r0, r7
   12124:	bl	11308 <ferror_unlocked@plt>
   12128:	cmp	r0, #0
   1212c:	bne	12520 <ftello64@plt+0x1044>
   12130:	subs	r0, r4, sl
   12134:	ldr	r7, [sp, #44]	; 0x2c
   12138:	rscs	r0, r9, #0
   1213c:	movcc	sl, r4
   12140:	mov	r4, sl
   12144:	ldr	r1, [sp, #48]	; 0x30
   12148:	clz	r0, r7
   1214c:	lsr	r0, r0, #5
   12150:	orr	r0, r0, r6
   12154:	orr	r0, r1, r0
   12158:	tst	r0, #1
   1215c:	bne	12178 <ftello64@plt+0xc9c>
   12160:	movw	r0, #37256	; 0x9188
   12164:	movt	r0, #2
   12168:	ldr	r0, [r0]
   1216c:	bl	12764 <ftello64@plt+0x1288>
   12170:	cmp	r0, #0
   12174:	bne	12520 <ftello64@plt+0x1044>
   12178:	mov	r9, #0
   1217c:	tst	r8, #1
   12180:	bne	12198 <ftello64@plt+0xcbc>
   12184:	ldr	r0, [sp, #60]	; 0x3c
   12188:	mov	r1, r4
   1218c:	mov	r2, sl
   12190:	bl	149c0 <ftello64@plt+0x34e4>
   12194:	mov	r9, r0
   12198:	ldr	r6, [sp, #20]
   1219c:	cmp	r6, #0
   121a0:	beq	121c8 <ftello64@plt+0xcec>
   121a4:	movw	r0, #37260	; 0x918c
   121a8:	movw	r1, #33804	; 0x840c
   121ac:	movt	r0, #2
   121b0:	movt	r1, #1
   121b4:	ldr	r2, [r0]
   121b8:	mov	r0, r6
   121bc:	bl	1285c <ftello64@plt+0x1380>
   121c0:	cmp	r0, #0
   121c4:	beq	125a0 <ftello64@plt+0x10c4>
   121c8:	tst	r8, #1
   121cc:	beq	12260 <ftello64@plt+0xd84>
   121d0:	cmp	r7, #0
   121d4:	beq	123d0 <ftello64@plt+0xef4>
   121d8:	cmp	sl, #0
   121dc:	beq	125d0 <ftello64@plt+0x10f4>
   121e0:	ldr	r0, [sp, #48]	; 0x30
   121e4:	tst	r0, #1
   121e8:	beq	1231c <ftello64@plt+0xe40>
   121ec:	ldr	r0, [sp, #32]
   121f0:	ldr	r1, [sp, #56]	; 0x38
   121f4:	mov	r7, #0
   121f8:	add	r0, r0, #1
   121fc:	sub	r0, r0, r1
   12200:	subs	r9, r0, #1
   12204:	sbc	r5, r7, #0
   12208:	cmp	r4, #0
   1220c:	beq	123d0 <ftello64@plt+0xef4>
   12210:	ldr	r0, [sp, #28]
   12214:	movw	r8, #34378	; 0x864a
   12218:	movt	r8, #1
   1221c:	uxtb	r6, r0
   12220:	ldr	r0, [sp, #60]	; 0x3c
   12224:	mov	r2, r9
   12228:	mov	r3, r5
   1222c:	bl	14770 <ftello64@plt+0x3294>
   12230:	ldr	r1, [sp, #56]	; 0x38
   12234:	mov	r3, r6
   12238:	add	r2, r1, r0
   1223c:	mov	r0, #1
   12240:	mov	r1, r8
   12244:	bl	113e0 <__printf_chk@plt>
   12248:	cmn	r0, #1
   1224c:	ble	123dc <ftello64@plt+0xf00>
   12250:	add	r7, r7, #1
   12254:	cmp	r7, r4
   12258:	bcc	12220 <ftello64@plt+0xd44>
   1225c:	b	123d0 <ftello64@plt+0xef4>
   12260:	ldr	r0, [sp, #24]
   12264:	cmp	r0, #0
   12268:	beq	122bc <ftello64@plt+0xde0>
   1226c:	cmp	sl, #0
   12270:	beq	123d0 <ftello64@plt+0xef4>
   12274:	movw	r8, #37260	; 0x918c
   12278:	mov	r6, #0
   1227c:	movt	r8, #2
   12280:	ldr	r0, [r9, r6, lsl #2]
   12284:	ldr	r3, [r8]
   12288:	mov	r1, #1
   1228c:	add	r0, r0, r0, lsl #1
   12290:	add	r7, r5, r0, lsl #2
   12294:	ldr	r2, [r7, #4]
   12298:	ldr	r0, [r7, #8]
   1229c:	bl	11254 <fwrite_unlocked@plt>
   122a0:	ldr	r1, [r7, #4]
   122a4:	cmp	r0, r1
   122a8:	bne	123dc <ftello64@plt+0xf00>
   122ac:	add	r6, r6, #1
   122b0:	cmp	r6, sl
   122b4:	bcc	12280 <ftello64@plt+0xda4>
   122b8:	b	123d0 <ftello64@plt+0xef4>
   122bc:	ldr	r0, [sp, #48]	; 0x30
   122c0:	tst	r0, #1
   122c4:	beq	12380 <ftello64@plt+0xea4>
   122c8:	cmp	r4, #0
   122cc:	beq	123d0 <ftello64@plt+0xef4>
   122d0:	ldr	r0, [sp, #28]
   122d4:	movw	r5, #34378	; 0x864a
   122d8:	mov	r7, r4
   122dc:	mov	r6, #0
   122e0:	movt	r5, #1
   122e4:	uxtb	r4, r0
   122e8:	ldr	r0, [r9, r6, lsl #2]
   122ec:	ldr	r1, [sp, #56]	; 0x38
   122f0:	mov	r3, r4
   122f4:	add	r2, r0, r1
   122f8:	mov	r0, #1
   122fc:	mov	r1, r5
   12300:	bl	113e0 <__printf_chk@plt>
   12304:	cmn	r0, #1
   12308:	ble	123dc <ftello64@plt+0xf00>
   1230c:	add	r6, r6, #1
   12310:	cmp	r6, r7
   12314:	bcc	122e8 <ftello64@plt+0xe0c>
   12318:	b	123d0 <ftello64@plt+0xef4>
   1231c:	mov	r7, #0
   12320:	subs	r9, sl, #1
   12324:	sbc	r5, r7, #0
   12328:	cmp	r4, #0
   1232c:	beq	123d0 <ftello64@plt+0xef4>
   12330:	movw	r8, #37260	; 0x918c
   12334:	movt	r8, #2
   12338:	ldr	r0, [sp, #60]	; 0x3c
   1233c:	mov	r2, r9
   12340:	mov	r3, r5
   12344:	bl	14770 <ftello64@plt+0x3294>
   12348:	ldr	r1, [sp, #52]	; 0x34
   1234c:	ldr	r3, [r8]
   12350:	ldr	r0, [r1, r0, lsl #2]!
   12354:	ldr	r1, [r1, #4]
   12358:	sub	r6, r1, r0
   1235c:	mov	r1, #1
   12360:	mov	r2, r6
   12364:	bl	11254 <fwrite_unlocked@plt>
   12368:	cmp	r0, r6
   1236c:	bne	123dc <ftello64@plt+0xf00>
   12370:	add	r7, r7, #1
   12374:	cmp	r7, r4
   12378:	bcc	12338 <ftello64@plt+0xe5c>
   1237c:	b	123d0 <ftello64@plt+0xef4>
   12380:	cmp	r4, #0
   12384:	beq	123d0 <ftello64@plt+0xef4>
   12388:	movw	r6, #37260	; 0x918c
   1238c:	mov	r7, r4
   12390:	mov	r5, #0
   12394:	movt	r6, #2
   12398:	ldr	r0, [r9, r5, lsl #2]
   1239c:	ldr	r1, [sp, #52]	; 0x34
   123a0:	ldr	r3, [r6]
   123a4:	ldr	r0, [r1, r0, lsl #2]!
   123a8:	ldr	r1, [r1, #4]
   123ac:	sub	r4, r1, r0
   123b0:	mov	r1, #1
   123b4:	mov	r2, r4
   123b8:	bl	11254 <fwrite_unlocked@plt>
   123bc:	cmp	r0, r4
   123c0:	bne	123dc <ftello64@plt+0xf00>
   123c4:	add	r5, r5, #1
   123c8:	cmp	r5, r7
   123cc:	bcc	12398 <ftello64@plt+0xebc>
   123d0:	mov	r0, #0
   123d4:	sub	sp, fp, #28
   123d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   123dc:	bl	113b0 <__errno_location@plt>
   123e0:	ldr	r4, [r0]
   123e4:	movw	r1, #33825	; 0x8421
   123e8:	movt	r1, #1
   123ec:	mov	r0, #0
   123f0:	mov	r2, #5
   123f4:	bl	11284 <dcgettext@plt>
   123f8:	mov	r2, r0
   123fc:	mov	r0, #1
   12400:	mov	r1, r4
   12404:	bl	11320 <error@plt>
   12408:	cmn	r0, #3
   1240c:	bne	12458 <ftello64@plt+0xf7c>
   12410:	movw	r0, #37160	; 0x9128
   12414:	movw	r2, #33732	; 0x83c4
   12418:	mov	r1, #0
   1241c:	movt	r0, #2
   12420:	movt	r2, #1
   12424:	str	r1, [sp, #4]
   12428:	movw	r1, #33533	; 0x82fd
   1242c:	ldr	r3, [r0]
   12430:	movw	r0, #37260	; 0x918c
   12434:	str	r2, [sp]
   12438:	movw	r2, #33718	; 0x83b6
   1243c:	movt	r1, #1
   12440:	movt	r0, #2
   12444:	movt	r2, #1
   12448:	ldr	r0, [r0]
   1244c:	bl	15b8c <ftello64@plt+0x46b0>
   12450:	mov	r0, #0
   12454:	bl	1138c <exit@plt>
   12458:	cmn	r0, #2
   1245c:	bne	12558 <ftello64@plt+0x107c>
   12460:	mov	r0, #0
   12464:	bl	115d8 <ftello64@plt+0xfc>
   12468:	movw	r1, #33572	; 0x8324
   1246c:	movt	r1, #1
   12470:	b	124c8 <ftello64@plt+0xfec>
   12474:	bl	113b0 <__errno_location@plt>
   12478:	ldr	r4, [r0]
   1247c:	movw	r1, #33602	; 0x8342
   12480:	mov	r0, #0
   12484:	mov	r2, #5
   12488:	movt	r1, #1
   1248c:	bl	11284 <dcgettext@plt>
   12490:	mov	r5, r0
   12494:	movw	r0, #37264	; 0x9190
   12498:	movt	r0, #2
   1249c:	ldr	r0, [r0]
   124a0:	bl	145d0 <ftello64@plt+0x30f4>
   124a4:	movw	r2, #33622	; 0x8356
   124a8:	str	r0, [sp]
   124ac:	mov	r0, #1
   124b0:	mov	r1, r4
   124b4:	mov	r3, r5
   124b8:	movt	r2, #1
   124bc:	bl	11320 <error@plt>
   124c0:	movw	r1, #33684	; 0x8394
   124c4:	movt	r1, #1
   124c8:	mov	r0, #0
   124cc:	mov	r2, #5
   124d0:	bl	11284 <dcgettext@plt>
   124d4:	mov	r2, r0
   124d8:	mov	r0, #1
   124dc:	mov	r1, #0
   124e0:	bl	11320 <error@plt>
   124e4:	movw	r1, #33629	; 0x835d
   124e8:	mov	r0, #0
   124ec:	mov	r2, #5
   124f0:	movt	r1, #1
   124f4:	bl	11284 <dcgettext@plt>
   124f8:	mov	r4, r0
   124fc:	movw	r0, #37264	; 0x9190
   12500:	movt	r0, #2
   12504:	ldr	r0, [r0]
   12508:	bl	145d0 <ftello64@plt+0x30f4>
   1250c:	mov	r3, r0
   12510:	mov	r0, #1
   12514:	mov	r1, #0
   12518:	mov	r2, r4
   1251c:	bl	11320 <error@plt>
   12520:	bl	113b0 <__errno_location@plt>
   12524:	ldr	r4, [r0]
   12528:	movw	r1, #34899	; 0x8853
   1252c:	movt	r1, #1
   12530:	b	123ec <ftello64@plt+0xf10>
   12534:	movw	r1, #33744	; 0x83d0
   12538:	mov	r0, #0
   1253c:	mov	r2, #5
   12540:	movt	r1, #1
   12544:	bl	11284 <dcgettext@plt>
   12548:	mov	r2, r0
   1254c:	mov	r0, #0
   12550:	mov	r1, #0
   12554:	bl	11320 <error@plt>
   12558:	mov	r0, #1
   1255c:	bl	115d8 <ftello64@plt+0xfc>
   12560:	movw	r4, #33794	; 0x8402
   12564:	cmp	r9, #0
   12568:	movt	r4, #1
   1256c:	movne	r4, r9
   12570:	bl	113b0 <__errno_location@plt>
   12574:	ldr	r5, [r0]
   12578:	mov	r0, #0
   1257c:	mov	r1, #3
   12580:	mov	r2, r4
   12584:	bl	1443c <ftello64@plt+0x2f60>
   12588:	movw	r2, #33626	; 0x835a
   1258c:	mov	r3, r0
   12590:	mov	r0, #1
   12594:	mov	r1, r5
   12598:	movt	r2, #1
   1259c:	bl	11320 <error@plt>
   125a0:	bl	113b0 <__errno_location@plt>
   125a4:	ldr	r4, [r0]
   125a8:	mov	r0, #0
   125ac:	mov	r1, #3
   125b0:	mov	r2, r6
   125b4:	bl	1443c <ftello64@plt+0x2f60>
   125b8:	movw	r2, #33626	; 0x835a
   125bc:	mov	r3, r0
   125c0:	mov	r0, #1
   125c4:	mov	r1, r4
   125c8:	movt	r2, #1
   125cc:	bl	11320 <error@plt>
   125d0:	movw	r1, #33806	; 0x840e
   125d4:	movt	r1, #1
   125d8:	b	124c8 <ftello64@plt+0xfec>
   125dc:	movw	r1, #34357	; 0x8635
   125e0:	mov	r0, #0
   125e4:	mov	r2, #5
   125e8:	movt	r1, #1
   125ec:	bl	11284 <dcgettext@plt>
   125f0:	mov	r2, r0
   125f4:	mov	r0, #1
   125f8:	mov	r1, #75	; 0x4b
   125fc:	bl	11320 <error@plt>
   12600:	mov	r5, r4
   12604:	bl	113b0 <__errno_location@plt>
   12608:	ldr	r4, [r0]
   1260c:	ldr	r2, [r5]
   12610:	mov	r0, #0
   12614:	mov	r1, #3
   12618:	b	125b4 <ftello64@plt+0x10d8>
   1261c:	movw	r1, #37272	; 0x9198
   12620:	movt	r1, #2
   12624:	str	r0, [r1]
   12628:	bx	lr
   1262c:	movw	r1, #37276	; 0x919c
   12630:	movt	r1, #2
   12634:	strb	r0, [r1]
   12638:	bx	lr
   1263c:	push	{r4, r5, r6, sl, fp, lr}
   12640:	add	fp, sp, #16
   12644:	sub	sp, sp, #8
   12648:	movw	r0, #37260	; 0x918c
   1264c:	movt	r0, #2
   12650:	ldr	r0, [r0]
   12654:	bl	169b4 <ftello64@plt+0x54d8>
   12658:	cmp	r0, #0
   1265c:	beq	12684 <ftello64@plt+0x11a8>
   12660:	movw	r0, #37276	; 0x919c
   12664:	movt	r0, #2
   12668:	ldrb	r0, [r0]
   1266c:	cmp	r0, #0
   12670:	beq	126a4 <ftello64@plt+0x11c8>
   12674:	bl	113b0 <__errno_location@plt>
   12678:	ldr	r0, [r0]
   1267c:	cmp	r0, #32
   12680:	bne	126a4 <ftello64@plt+0x11c8>
   12684:	movw	r0, #37248	; 0x9180
   12688:	movt	r0, #2
   1268c:	ldr	r0, [r0]
   12690:	bl	169b4 <ftello64@plt+0x54d8>
   12694:	cmp	r0, #0
   12698:	subeq	sp, fp, #16
   1269c:	popeq	{r4, r5, r6, sl, fp, pc}
   126a0:	b	12714 <ftello64@plt+0x1238>
   126a4:	movw	r1, #33825	; 0x8421
   126a8:	mov	r0, #0
   126ac:	mov	r2, #5
   126b0:	movt	r1, #1
   126b4:	bl	11284 <dcgettext@plt>
   126b8:	mov	r4, r0
   126bc:	movw	r0, #37272	; 0x9198
   126c0:	movt	r0, #2
   126c4:	ldr	r6, [r0]
   126c8:	bl	113b0 <__errno_location@plt>
   126cc:	ldr	r5, [r0]
   126d0:	cmp	r6, #0
   126d4:	bne	126f0 <ftello64@plt+0x1214>
   126d8:	movw	r2, #33626	; 0x835a
   126dc:	mov	r0, #0
   126e0:	mov	r1, r5
   126e4:	mov	r3, r4
   126e8:	movt	r2, #1
   126ec:	b	12710 <ftello64@plt+0x1234>
   126f0:	mov	r0, r6
   126f4:	bl	14390 <ftello64@plt+0x2eb4>
   126f8:	movw	r2, #33622	; 0x8356
   126fc:	mov	r3, r0
   12700:	str	r4, [sp]
   12704:	mov	r0, #0
   12708:	mov	r1, r5
   1270c:	movt	r2, #1
   12710:	bl	11320 <error@plt>
   12714:	movw	r0, #37164	; 0x912c
   12718:	movt	r0, #2
   1271c:	ldr	r0, [r0]
   12720:	bl	11230 <_exit@plt>
   12724:	b	11200 <posix_fadvise64@plt>
   12728:	cmp	r0, #0
   1272c:	bxeq	lr
   12730:	push	{r4, sl, fp, lr}
   12734:	add	fp, sp, #8
   12738:	sub	sp, sp, #16
   1273c:	mov	r4, r1
   12740:	bl	113ec <fileno@plt>
   12744:	mov	r1, #0
   12748:	mov	r2, #0
   1274c:	mov	r3, #0
   12750:	str	r1, [sp]
   12754:	stmib	sp, {r1, r4}
   12758:	bl	11200 <posix_fadvise64@plt>
   1275c:	sub	sp, fp, #8
   12760:	pop	{r4, sl, fp, pc}
   12764:	push	{r4, r5, r6, sl, fp, lr}
   12768:	add	fp, sp, #16
   1276c:	sub	sp, sp, #8
   12770:	mov	r4, r0
   12774:	bl	113ec <fileno@plt>
   12778:	cmn	r0, #1
   1277c:	ble	127f0 <ftello64@plt+0x1314>
   12780:	mov	r0, r4
   12784:	bl	11350 <__freading@plt>
   12788:	cmp	r0, #0
   1278c:	beq	127b8 <ftello64@plt+0x12dc>
   12790:	mov	r0, r4
   12794:	bl	113ec <fileno@plt>
   12798:	mov	r1, #1
   1279c:	mov	r2, #0
   127a0:	mov	r3, #0
   127a4:	str	r1, [sp]
   127a8:	bl	112d8 <lseek64@plt>
   127ac:	and	r0, r0, r1
   127b0:	cmn	r0, #1
   127b4:	beq	127f0 <ftello64@plt+0x1314>
   127b8:	mov	r0, r4
   127bc:	bl	12800 <ftello64@plt+0x1324>
   127c0:	cmp	r0, #0
   127c4:	beq	127f0 <ftello64@plt+0x1314>
   127c8:	bl	113b0 <__errno_location@plt>
   127cc:	ldr	r6, [r0]
   127d0:	mov	r5, r0
   127d4:	mov	r0, r4
   127d8:	bl	11410 <fclose@plt>
   127dc:	cmp	r6, #0
   127e0:	strne	r6, [r5]
   127e4:	mvnne	r0, #0
   127e8:	sub	sp, fp, #16
   127ec:	pop	{r4, r5, r6, sl, fp, pc}
   127f0:	mov	r0, r4
   127f4:	sub	sp, fp, #16
   127f8:	pop	{r4, r5, r6, sl, fp, lr}
   127fc:	b	11410 <fclose@plt>
   12800:	push	{r4, sl, fp, lr}
   12804:	add	fp, sp, #8
   12808:	sub	sp, sp, #8
   1280c:	mov	r4, r0
   12810:	cmp	r0, #0
   12814:	beq	12830 <ftello64@plt+0x1354>
   12818:	mov	r0, r4
   1281c:	bl	11350 <__freading@plt>
   12820:	cmp	r0, #0
   12824:	ldrbne	r0, [r4, #1]
   12828:	tstne	r0, #1
   1282c:	bne	12840 <ftello64@plt+0x1364>
   12830:	mov	r0, r4
   12834:	sub	sp, fp, #8
   12838:	pop	{r4, sl, fp, lr}
   1283c:	b	1120c <fflush@plt>
   12840:	mov	r0, #1
   12844:	mov	r2, #0
   12848:	mov	r3, #0
   1284c:	str	r0, [sp]
   12850:	mov	r0, r4
   12854:	bl	12a2c <ftello64@plt+0x1550>
   12858:	b	12830 <ftello64@plt+0x1354>
   1285c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12860:	add	fp, sp, #28
   12864:	sub	sp, sp, #4
   12868:	mov	r5, r0
   1286c:	mov	r0, r2
   12870:	mov	r4, r2
   12874:	mov	r8, r1
   12878:	bl	113ec <fileno@plt>
   1287c:	mov	r6, #0
   12880:	cmp	r0, #0
   12884:	beq	128c4 <ftello64@plt+0x13e8>
   12888:	cmp	r0, #1
   1288c:	beq	128d0 <ftello64@plt+0x13f4>
   12890:	cmp	r0, #2
   12894:	beq	128ac <ftello64@plt+0x13d0>
   12898:	mov	r0, #2
   1289c:	mov	r1, #2
   128a0:	bl	11290 <dup2@plt>
   128a4:	subs	r6, r0, #2
   128a8:	movwne	r6, #1
   128ac:	mov	r0, #1
   128b0:	mov	r1, #1
   128b4:	bl	11290 <dup2@plt>
   128b8:	subs	r7, r0, #1
   128bc:	movwne	r7, #1
   128c0:	b	128d4 <ftello64@plt+0x13f8>
   128c4:	mov	r7, #0
   128c8:	mov	r9, #0
   128cc:	b	1297c <ftello64@plt+0x14a0>
   128d0:	mov	r7, #0
   128d4:	mov	r0, #0
   128d8:	mov	r1, #0
   128dc:	mov	sl, #0
   128e0:	bl	11290 <dup2@plt>
   128e4:	cmp	r0, #0
   128e8:	mov	r9, #0
   128ec:	beq	12904 <ftello64@plt+0x1428>
   128f0:	mov	r0, #0
   128f4:	bl	129e0 <ftello64@plt+0x1504>
   128f8:	mov	r9, #1
   128fc:	cmp	r0, #0
   12900:	beq	12960 <ftello64@plt+0x1484>
   12904:	cmp	r7, #0
   12908:	beq	12920 <ftello64@plt+0x1444>
   1290c:	mov	r0, #1
   12910:	mov	sl, #1
   12914:	bl	129e0 <ftello64@plt+0x1504>
   12918:	cmp	r0, #0
   1291c:	beq	12960 <ftello64@plt+0x1484>
   12920:	cmp	r6, #0
   12924:	beq	12974 <ftello64@plt+0x1498>
   12928:	mov	r0, #2
   1292c:	bl	129e0 <ftello64@plt+0x1504>
   12930:	mov	r6, #1
   12934:	cmp	r0, #0
   12938:	bne	12978 <ftello64@plt+0x149c>
   1293c:	bl	113b0 <__errno_location@plt>
   12940:	ldr	r8, [r0]
   12944:	mov	r4, r0
   12948:	mov	r0, #2
   1294c:	bl	114c4 <close@plt>
   12950:	mov	r5, #0
   12954:	cmp	sl, #0
   12958:	bne	129b4 <ftello64@plt+0x14d8>
   1295c:	b	129bc <ftello64@plt+0x14e0>
   12960:	bl	113b0 <__errno_location@plt>
   12964:	ldr	r8, [r0]
   12968:	mov	r4, r0
   1296c:	mov	r5, #0
   12970:	b	1299c <ftello64@plt+0x14c0>
   12974:	mov	r6, #0
   12978:	mov	r7, sl
   1297c:	mov	r0, r5
   12980:	mov	r1, r8
   12984:	mov	r2, r4
   12988:	bl	11368 <freopen64@plt>
   1298c:	mov	r5, r0
   12990:	bl	113b0 <__errno_location@plt>
   12994:	ldr	r8, [r0]
   12998:	mov	r4, r0
   1299c:	cmp	r6, #0
   129a0:	beq	129ac <ftello64@plt+0x14d0>
   129a4:	mov	r0, #2
   129a8:	bl	114c4 <close@plt>
   129ac:	cmp	r7, #0
   129b0:	beq	129bc <ftello64@plt+0x14e0>
   129b4:	mov	r0, #1
   129b8:	bl	114c4 <close@plt>
   129bc:	cmp	r9, #0
   129c0:	beq	129cc <ftello64@plt+0x14f0>
   129c4:	mov	r0, #0
   129c8:	bl	114c4 <close@plt>
   129cc:	cmp	r5, #0
   129d0:	mov	r0, r5
   129d4:	streq	r8, [r4]
   129d8:	sub	sp, fp, #28
   129dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   129e0:	push	{r4, sl, fp, lr}
   129e4:	add	fp, sp, #8
   129e8:	mov	r4, r0
   129ec:	movw	r0, #34615	; 0x8737
   129f0:	mov	r1, #0
   129f4:	movt	r0, #1
   129f8:	bl	1132c <open64@plt>
   129fc:	mov	r1, #1
   12a00:	cmp	r0, r4
   12a04:	beq	12a24 <ftello64@plt+0x1548>
   12a08:	cmp	r0, #0
   12a0c:	blt	12a20 <ftello64@plt+0x1544>
   12a10:	bl	114c4 <close@plt>
   12a14:	bl	113b0 <__errno_location@plt>
   12a18:	mov	r1, #9
   12a1c:	str	r1, [r0]
   12a20:	mov	r1, #0
   12a24:	mov	r0, r1
   12a28:	pop	{r4, sl, fp, pc}
   12a2c:	push	{r4, r5, r6, r7, fp, lr}
   12a30:	add	fp, sp, #16
   12a34:	sub	sp, sp, #8
   12a38:	mov	r4, r0
   12a3c:	ldr	r0, [r0, #4]
   12a40:	mov	r5, r3
   12a44:	mov	r6, r2
   12a48:	ldr	r1, [r4, #8]
   12a4c:	cmp	r1, r0
   12a50:	bne	12a6c <ftello64@plt+0x1590>
   12a54:	ldrd	r0, [r4, #16]
   12a58:	cmp	r1, r0
   12a5c:	bne	12a6c <ftello64@plt+0x1590>
   12a60:	ldr	r0, [r4, #36]	; 0x24
   12a64:	cmp	r0, #0
   12a68:	beq	12a84 <ftello64@plt+0x15a8>
   12a6c:	mov	r0, r4
   12a70:	mov	r2, r6
   12a74:	mov	r3, r5
   12a78:	sub	sp, fp, #16
   12a7c:	pop	{r4, r5, r6, r7, fp, lr}
   12a80:	b	1141c <fseeko64@plt>
   12a84:	ldr	r7, [fp, #8]
   12a88:	mov	r0, r4
   12a8c:	bl	113ec <fileno@plt>
   12a90:	mov	r2, r6
   12a94:	mov	r3, r5
   12a98:	str	r7, [sp]
   12a9c:	bl	112d8 <lseek64@plt>
   12aa0:	and	r2, r0, r1
   12aa4:	cmn	r2, #1
   12aa8:	beq	12ac4 <ftello64@plt+0x15e8>
   12aac:	strd	r0, [r4, #80]	; 0x50
   12ab0:	ldr	r0, [r4]
   12ab4:	bic	r0, r0, #16
   12ab8:	str	r0, [r4]
   12abc:	mov	r0, #0
   12ac0:	b	12ac8 <ftello64@plt+0x15ec>
   12ac4:	mvn	r0, #0
   12ac8:	sub	sp, fp, #16
   12acc:	pop	{r4, r5, r6, r7, fp, pc}
   12ad0:	mov	r1, #0
   12ad4:	str	r1, [r0]
   12ad8:	str	r1, [r0, #4]
   12adc:	str	r1, [r0, #8]
   12ae0:	bx	lr
   12ae4:	mov	r2, #10
   12ae8:	b	12aec <ftello64@plt+0x1610>
   12aec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12af0:	add	fp, sp, #28
   12af4:	sub	sp, sp, #4
   12af8:	ldr	r5, [r0]
   12afc:	ldr	r6, [r0, #8]
   12b00:	mov	r4, r0
   12b04:	mov	r0, r1
   12b08:	mov	sl, r2
   12b0c:	mov	r8, r1
   12b10:	bl	114b8 <feof_unlocked@plt>
   12b14:	cmp	r0, #0
   12b18:	beq	12b24 <ftello64@plt+0x1648>
   12b1c:	mov	r4, #0
   12b20:	b	12bb8 <ftello64@plt+0x16dc>
   12b24:	add	r9, r6, r5
   12b28:	mov	r7, r6
   12b2c:	mov	r0, r8
   12b30:	bl	11278 <getc_unlocked@plt>
   12b34:	mov	r5, r0
   12b38:	cmn	r0, #1
   12b3c:	bne	12b68 <ftello64@plt+0x168c>
   12b40:	cmp	r7, r6
   12b44:	beq	12b1c <ftello64@plt+0x1640>
   12b48:	mov	r0, r8
   12b4c:	bl	11308 <ferror_unlocked@plt>
   12b50:	cmp	r0, #0
   12b54:	bne	12b1c <ftello64@plt+0x1640>
   12b58:	ldrb	r0, [r7, #-1]
   12b5c:	mov	r5, sl
   12b60:	cmp	r0, sl
   12b64:	beq	12bb0 <ftello64@plt+0x16d4>
   12b68:	cmp	r7, r9
   12b6c:	bne	12ba4 <ftello64@plt+0x16c8>
   12b70:	ldr	r7, [r4]
   12b74:	mov	r0, #1
   12b78:	mov	r1, r4
   12b7c:	mov	r2, #1
   12b80:	mvn	r3, #0
   12b84:	str	r0, [sp]
   12b88:	mov	r0, r6
   12b8c:	bl	15df4 <ftello64@plt+0x4918>
   12b90:	str	r0, [r4, #8]
   12b94:	mov	r6, r0
   12b98:	add	r7, r0, r7
   12b9c:	ldr	r0, [r4]
   12ba0:	add	r9, r6, r0
   12ba4:	strb	r5, [r7], #1
   12ba8:	cmp	r5, sl
   12bac:	bne	12b2c <ftello64@plt+0x1650>
   12bb0:	sub	r0, r7, r6
   12bb4:	str	r0, [r4, #4]
   12bb8:	mov	r0, r4
   12bbc:	sub	sp, fp, #28
   12bc0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12bc4:	ldr	r0, [r0, #8]
   12bc8:	b	16ae0 <ftello64@plt+0x5604>
   12bcc:	push	{r4, r5, fp, lr}
   12bd0:	add	fp, sp, #8
   12bd4:	cmp	r0, #0
   12bd8:	beq	12c6c <ftello64@plt+0x1790>
   12bdc:	mov	r1, #47	; 0x2f
   12be0:	mov	r4, r0
   12be4:	bl	1144c <strrchr@plt>
   12be8:	cmp	r0, #0
   12bec:	mov	r5, r4
   12bf0:	addne	r5, r0, #1
   12bf4:	sub	r0, r5, r4
   12bf8:	cmp	r0, #7
   12bfc:	blt	12c50 <ftello64@plt+0x1774>
   12c00:	movw	r1, #34681	; 0x8779
   12c04:	sub	r0, r5, #7
   12c08:	mov	r2, #7
   12c0c:	movt	r1, #1
   12c10:	bl	114a0 <strncmp@plt>
   12c14:	cmp	r0, #0
   12c18:	bne	12c50 <ftello64@plt+0x1774>
   12c1c:	movw	r1, #34689	; 0x8781
   12c20:	mov	r0, r5
   12c24:	mov	r2, #3
   12c28:	movt	r1, #1
   12c2c:	bl	114a0 <strncmp@plt>
   12c30:	cmp	r0, #0
   12c34:	beq	12c40 <ftello64@plt+0x1764>
   12c38:	mov	r4, r5
   12c3c:	b	12c50 <ftello64@plt+0x1774>
   12c40:	movw	r0, #37232	; 0x9170
   12c44:	add	r4, r5, #3
   12c48:	movt	r0, #2
   12c4c:	str	r4, [r0]
   12c50:	movw	r0, #37236	; 0x9174
   12c54:	movt	r0, #2
   12c58:	str	r4, [r0]
   12c5c:	movw	r0, #37280	; 0x91a0
   12c60:	movt	r0, #2
   12c64:	str	r4, [r0]
   12c68:	pop	{r4, r5, fp, pc}
   12c6c:	movw	r0, #37248	; 0x9180
   12c70:	movt	r0, #2
   12c74:	ldr	r1, [r0]
   12c78:	movw	r0, #34625	; 0x8741
   12c7c:	movt	r0, #1
   12c80:	bl	11494 <fputs@plt>
   12c84:	bl	114ac <abort@plt>
   12c88:	push	{r4, r5, r6, sl, fp, lr}
   12c8c:	add	fp, sp, #16
   12c90:	mov	r4, r0
   12c94:	movw	r0, #37288	; 0x91a8
   12c98:	movt	r0, #2
   12c9c:	cmp	r4, #0
   12ca0:	moveq	r4, r0
   12ca4:	bl	113b0 <__errno_location@plt>
   12ca8:	ldr	r6, [r0]
   12cac:	mov	r5, r0
   12cb0:	mov	r0, r4
   12cb4:	mov	r1, #48	; 0x30
   12cb8:	bl	15fe4 <ftello64@plt+0x4b08>
   12cbc:	str	r6, [r5]
   12cc0:	pop	{r4, r5, r6, sl, fp, pc}
   12cc4:	movw	r1, #37288	; 0x91a8
   12cc8:	cmp	r0, #0
   12ccc:	movt	r1, #2
   12cd0:	movne	r1, r0
   12cd4:	ldr	r0, [r1]
   12cd8:	bx	lr
   12cdc:	movw	r2, #37288	; 0x91a8
   12ce0:	cmp	r0, #0
   12ce4:	movt	r2, #2
   12ce8:	movne	r2, r0
   12cec:	str	r1, [r2]
   12cf0:	bx	lr
   12cf4:	movw	r3, #37288	; 0x91a8
   12cf8:	cmp	r0, #0
   12cfc:	movt	r3, #2
   12d00:	movne	r3, r0
   12d04:	ubfx	r0, r1, #5, #3
   12d08:	and	r1, r1, #31
   12d0c:	add	r0, r3, r0, lsl #2
   12d10:	ldr	r3, [r0, #8]
   12d14:	eor	r2, r2, r3, lsr r1
   12d18:	and	r2, r2, #1
   12d1c:	eor	r2, r3, r2, lsl r1
   12d20:	str	r2, [r0, #8]
   12d24:	mov	r0, #1
   12d28:	and	r0, r0, r3, lsr r1
   12d2c:	bx	lr
   12d30:	movw	r2, #37288	; 0x91a8
   12d34:	cmp	r0, #0
   12d38:	movt	r2, #2
   12d3c:	movne	r2, r0
   12d40:	ldr	r0, [r2, #4]
   12d44:	str	r1, [r2, #4]
   12d48:	bx	lr
   12d4c:	movw	r3, #37288	; 0x91a8
   12d50:	cmp	r0, #0
   12d54:	movt	r3, #2
   12d58:	movne	r3, r0
   12d5c:	cmp	r1, #0
   12d60:	mov	r0, #10
   12d64:	cmpne	r2, #0
   12d68:	str	r0, [r3]
   12d6c:	bne	12d7c <ftello64@plt+0x18a0>
   12d70:	push	{fp, lr}
   12d74:	mov	fp, sp
   12d78:	bl	114ac <abort@plt>
   12d7c:	str	r1, [r3, #40]	; 0x28
   12d80:	str	r2, [r3, #44]	; 0x2c
   12d84:	bx	lr
   12d88:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12d8c:	add	fp, sp, #28
   12d90:	sub	sp, sp, #20
   12d94:	mov	r7, r0
   12d98:	ldr	r0, [fp, #8]
   12d9c:	movw	r5, #37288	; 0x91a8
   12da0:	mov	r8, r3
   12da4:	mov	r9, r2
   12da8:	mov	sl, r1
   12dac:	movt	r5, #2
   12db0:	cmp	r0, #0
   12db4:	movne	r5, r0
   12db8:	bl	113b0 <__errno_location@plt>
   12dbc:	mov	r4, r0
   12dc0:	ldm	r5, {r0, r1}
   12dc4:	ldr	r2, [r5, #40]	; 0x28
   12dc8:	ldr	r3, [r5, #44]	; 0x2c
   12dcc:	add	r5, r5, #8
   12dd0:	ldr	r6, [r4]
   12dd4:	stm	sp, {r0, r1, r5}
   12dd8:	str	r2, [sp, #12]
   12ddc:	str	r3, [sp, #16]
   12de0:	mov	r0, r7
   12de4:	mov	r1, sl
   12de8:	mov	r2, r9
   12dec:	mov	r3, r8
   12df0:	bl	12e00 <ftello64@plt+0x1924>
   12df4:	str	r6, [r4]
   12df8:	sub	sp, fp, #28
   12dfc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12e00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12e04:	add	fp, sp, #28
   12e08:	sub	sp, sp, #156	; 0x9c
   12e0c:	str	r0, [fp, #-56]	; 0xffffffc8
   12e10:	ldr	r0, [fp, #12]
   12e14:	mov	r4, r1
   12e18:	str	r3, [sp, #80]	; 0x50
   12e1c:	str	r2, [fp, #-84]	; 0xffffffac
   12e20:	and	r1, r0, #4
   12e24:	str	r1, [sp, #24]
   12e28:	and	r1, r0, #1
   12e2c:	str	r1, [sp, #28]
   12e30:	ubfx	r7, r0, #1, #1
   12e34:	bl	112e4 <__ctype_get_mb_cur_max@plt>
   12e38:	str	r0, [sp, #32]
   12e3c:	ldr	r0, [fp, #24]
   12e40:	ldr	r9, [fp, #8]
   12e44:	mov	r2, #0
   12e48:	mov	r1, #0
   12e4c:	mov	r5, #0
   12e50:	str	r2, [sp, #52]	; 0x34
   12e54:	mov	r2, #1
   12e58:	str	r0, [sp, #72]	; 0x48
   12e5c:	ldr	r0, [fp, #20]
   12e60:	str	r0, [sp, #64]	; 0x40
   12e64:	mov	r0, #0
   12e68:	str	r0, [sp, #92]	; 0x5c
   12e6c:	mov	r0, #0
   12e70:	str	r0, [fp, #-76]	; 0xffffffb4
   12e74:	mov	r0, #0
   12e78:	cmp	r9, #10
   12e7c:	str	r1, [sp, #68]	; 0x44
   12e80:	bhi	13e80 <ftello64@plt+0x29a4>
   12e84:	add	r1, pc, #28
   12e88:	ldr	ip, [fp, #-84]	; 0xffffffac
   12e8c:	ldr	lr, [sp, #80]	; 0x50
   12e90:	mov	r6, r4
   12e94:	mov	r8, #0
   12e98:	mov	r3, #1
   12e9c:	mov	sl, #0
   12ea0:	mov	r4, r2
   12ea4:	ldr	pc, [r1, r9, lsl #2]
   12ea8:	andeq	r2, r1, r8, ror pc
   12eac:			; <UNDEFINED> instruction: 0x00012fb4
   12eb0:	andeq	r2, r1, r8, lsl #31
   12eb4:	andeq	r2, r1, r0, ror pc
   12eb8:	andeq	r2, r1, r8, lsr #31
   12ebc:	andeq	r3, r1, r0
   12ec0:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   12ec4:	andeq	r3, r1, r0, rrx
   12ec8:	ldrdeq	r2, [r1], -r4
   12ecc:	ldrdeq	r2, [r1], -r4
   12ed0:	strdeq	r2, [r1], -ip
   12ed4:	movw	r0, #34771	; 0x87d3
   12ed8:	mov	r1, r9
   12edc:	movt	r0, #1
   12ee0:	bl	145e8 <ftello64@plt+0x310c>
   12ee4:	str	r0, [sp, #64]	; 0x40
   12ee8:	movw	r0, #34773	; 0x87d5
   12eec:	mov	r1, r9
   12ef0:	movt	r0, #1
   12ef4:	bl	145e8 <ftello64@plt+0x310c>
   12ef8:	str	r0, [sp, #72]	; 0x48
   12efc:	mov	r8, #0
   12f00:	mov	sl, r7
   12f04:	tst	r7, #1
   12f08:	str	r5, [fp, #-48]	; 0xffffffd0
   12f0c:	bne	12f48 <ftello64@plt+0x1a6c>
   12f10:	ldr	r0, [sp, #64]	; 0x40
   12f14:	ldrb	r0, [r0]
   12f18:	cmp	r0, #0
   12f1c:	beq	12f48 <ftello64@plt+0x1a6c>
   12f20:	ldr	r1, [sp, #64]	; 0x40
   12f24:	mov	r8, #0
   12f28:	add	r1, r1, #1
   12f2c:	cmp	r8, r6
   12f30:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   12f34:	strbcc	r0, [r2, r8]
   12f38:	ldrb	r0, [r1, r8]
   12f3c:	add	r8, r8, #1
   12f40:	cmp	r0, #0
   12f44:	bne	12f2c <ftello64@plt+0x1a50>
   12f48:	ldr	r7, [sp, #72]	; 0x48
   12f4c:	mov	r0, r7
   12f50:	bl	11398 <strlen@plt>
   12f54:	ldr	ip, [fp, #-84]	; 0xffffffac
   12f58:	ldr	lr, [sp, #80]	; 0x50
   12f5c:	ldr	r5, [fp, #-48]	; 0xffffffd0
   12f60:	str	r0, [fp, #-76]	; 0xffffffb4
   12f64:	str	r7, [sp, #92]	; 0x5c
   12f68:	mov	r3, #1
   12f6c:	b	13060 <ftello64@plt+0x1b84>
   12f70:	mov	r0, #1
   12f74:	b	12fb4 <ftello64@plt+0x1ad8>
   12f78:	mov	r9, #0
   12f7c:	mov	r8, #0
   12f80:	mov	r3, r0
   12f84:	b	1305c <ftello64@plt+0x1b80>
   12f88:	tst	r7, #1
   12f8c:	bne	12fb4 <ftello64@plt+0x1ad8>
   12f90:	mov	r3, r0
   12f94:	b	12fdc <ftello64@plt+0x1b00>
   12f98:	mov	r0, #1
   12f9c:	mov	r8, #0
   12fa0:	mov	r9, #5
   12fa4:	b	13014 <ftello64@plt+0x1b38>
   12fa8:	mov	r3, #1
   12fac:	tst	r7, #1
   12fb0:	beq	12fdc <ftello64@plt+0x1b00>
   12fb4:	mov	r1, #1
   12fb8:	mov	r8, #0
   12fbc:	mov	r9, #2
   12fc0:	mov	r3, r0
   12fc4:	mov	sl, #1
   12fc8:	str	r1, [fp, #-76]	; 0xffffffb4
   12fcc:	movw	r1, #34773	; 0x87d5
   12fd0:	movt	r1, #1
   12fd4:	str	r1, [sp, #92]	; 0x5c
   12fd8:	b	13060 <ftello64@plt+0x1b84>
   12fdc:	cmp	r6, #0
   12fe0:	mov	r8, #1
   12fe4:	mov	r9, #2
   12fe8:	ldrne	r1, [fp, #-56]	; 0xffffffc8
   12fec:	movne	r0, #39	; 0x27
   12ff0:	strbne	r0, [r1]
   12ff4:	movw	r0, #34773	; 0x87d5
   12ff8:	movt	r0, #1
   12ffc:	b	13050 <ftello64@plt+0x1b74>
   13000:	mov	r9, #5
   13004:	tst	r7, #1
   13008:	beq	13030 <ftello64@plt+0x1b54>
   1300c:	mov	r0, #1
   13010:	mov	r8, #0
   13014:	str	r0, [fp, #-76]	; 0xffffffb4
   13018:	movw	r0, #34769	; 0x87d1
   1301c:	mov	r3, #1
   13020:	mov	sl, #1
   13024:	movt	r0, #1
   13028:	str	r0, [sp, #92]	; 0x5c
   1302c:	b	13060 <ftello64@plt+0x1b84>
   13030:	cmp	r6, #0
   13034:	mov	r8, #1
   13038:	mov	r3, #1
   1303c:	ldrne	r1, [fp, #-56]	; 0xffffffc8
   13040:	movne	r0, #34	; 0x22
   13044:	strbne	r0, [r1]
   13048:	movw	r0, #34769	; 0x87d1
   1304c:	movt	r0, #1
   13050:	str	r0, [sp, #92]	; 0x5c
   13054:	mov	r0, #1
   13058:	str	r0, [fp, #-76]	; 0xffffffb4
   1305c:	mov	sl, #0
   13060:	ldr	r0, [fp, #16]
   13064:	mov	r7, #0
   13068:	str	r9, [fp, #-64]	; 0xffffffc0
   1306c:	str	sl, [fp, #-72]	; 0xffffffb8
   13070:	str	r3, [sp, #84]	; 0x54
   13074:	cmp	r0, #0
   13078:	movwne	r0, #1
   1307c:	and	r0, r0, sl
   13080:	str	r0, [fp, #-88]	; 0xffffffa8
   13084:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13088:	cmp	r0, #0
   1308c:	movwne	r0, #1
   13090:	subs	r2, r9, #2
   13094:	and	r1, r0, sl
   13098:	str	r2, [fp, #-80]	; 0xffffffb0
   1309c:	and	r1, r3, r1
   130a0:	str	r1, [sp, #44]	; 0x2c
   130a4:	clz	r1, r2
   130a8:	lsr	r1, r1, #5
   130ac:	and	r1, r1, sl
   130b0:	str	r1, [sp, #56]	; 0x38
   130b4:	mov	r1, r2
   130b8:	eor	r2, sl, #1
   130bc:	movwne	r1, #1
   130c0:	str	r2, [sp, #88]	; 0x58
   130c4:	orr	r2, r1, r2
   130c8:	and	r1, r1, r3
   130cc:	and	r0, r0, r1
   130d0:	str	r2, [sp, #60]	; 0x3c
   130d4:	str	r1, [fp, #-68]	; 0xffffffbc
   130d8:	str	r0, [fp, #-60]	; 0xffffffc4
   130dc:	eor	r0, r3, #1
   130e0:	str	r0, [sp, #48]	; 0x30
   130e4:	cmn	lr, #1
   130e8:	beq	130f8 <ftello64@plt+0x1c1c>
   130ec:	cmp	r7, lr
   130f0:	bne	13104 <ftello64@plt+0x1c28>
   130f4:	b	13cb0 <ftello64@plt+0x27d4>
   130f8:	ldrb	r0, [ip, r7]
   130fc:	cmp	r0, #0
   13100:	beq	13cb8 <ftello64@plt+0x27dc>
   13104:	ldr	r0, [fp, #-60]	; 0xffffffc4
   13108:	mov	r9, #0
   1310c:	str	r5, [fp, #-48]	; 0xffffffd0
   13110:	str	r6, [fp, #-52]	; 0xffffffcc
   13114:	cmp	r0, #0
   13118:	beq	13158 <ftello64@plt+0x1c7c>
   1311c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13120:	mov	r5, r4
   13124:	add	r4, r7, r0
   13128:	cmp	r0, #2
   1312c:	bcc	13148 <ftello64@plt+0x1c6c>
   13130:	cmn	lr, #1
   13134:	bne	13148 <ftello64@plt+0x1c6c>
   13138:	mov	r0, ip
   1313c:	bl	11398 <strlen@plt>
   13140:	ldr	ip, [fp, #-84]	; 0xffffffac
   13144:	mov	lr, r0
   13148:	cmp	r4, lr
   1314c:	bls	13160 <ftello64@plt+0x1c84>
   13150:	mov	r6, #0
   13154:	b	131a0 <ftello64@plt+0x1cc4>
   13158:	mov	r6, #0
   1315c:	b	131a4 <ftello64@plt+0x1cc8>
   13160:	ldr	r1, [sp, #92]	; 0x5c
   13164:	ldr	r2, [fp, #-76]	; 0xffffffb4
   13168:	add	r0, ip, r7
   1316c:	mov	r4, lr
   13170:	bl	11260 <memcmp@plt>
   13174:	ldr	r2, [sp, #88]	; 0x58
   13178:	cmp	r0, #0
   1317c:	mov	r1, r0
   13180:	movwne	r1, #1
   13184:	orr	r1, r1, r2
   13188:	tst	r1, #1
   1318c:	beq	13d4c <ftello64@plt+0x2870>
   13190:	ldr	ip, [fp, #-84]	; 0xffffffac
   13194:	clz	r0, r0
   13198:	mov	lr, r4
   1319c:	lsr	r6, r0, #5
   131a0:	mov	r4, r5
   131a4:	ldrb	r5, [ip, r7]
   131a8:	cmp	r5, #126	; 0x7e
   131ac:	bhi	13574 <ftello64@plt+0x2098>
   131b0:	add	r3, pc, #16
   131b4:	mov	sl, #1
   131b8:	mov	r2, #110	; 0x6e
   131bc:	mov	r0, #97	; 0x61
   131c0:	mov	r1, #0
   131c4:	ldr	pc, [r3, r5, lsl #2]
   131c8:	andeq	r3, r1, r8, asr r4
   131cc:	andeq	r3, r1, r4, ror r5
   131d0:	andeq	r3, r1, r4, ror r5
   131d4:	andeq	r3, r1, r4, ror r5
   131d8:	andeq	r3, r1, r4, ror r5
   131dc:	andeq	r3, r1, r4, ror r5
   131e0:	andeq	r3, r1, r4, ror r5
   131e4:	andeq	r3, r1, r8, lsl r6
   131e8:	andeq	r3, r1, r8, lsr r4
   131ec:	andeq	r3, r1, r0, lsr r4
   131f0:	andeq	r3, r1, r4, asr #8
   131f4:	andeq	r3, r1, r8, asr #9
   131f8:	andeq	r3, r1, r8, lsr #8
   131fc:	andeq	r3, r1, r0, asr #8
   13200:	andeq	r3, r1, r4, ror r5
   13204:	andeq	r3, r1, r4, ror r5
   13208:	andeq	r3, r1, r4, ror r5
   1320c:	andeq	r3, r1, r4, ror r5
   13210:	andeq	r3, r1, r4, ror r5
   13214:	andeq	r3, r1, r4, ror r5
   13218:	andeq	r3, r1, r4, ror r5
   1321c:	andeq	r3, r1, r4, ror r5
   13220:	andeq	r3, r1, r4, ror r5
   13224:	andeq	r3, r1, r4, ror r5
   13228:	andeq	r3, r1, r4, ror r5
   1322c:	andeq	r3, r1, r4, ror r5
   13230:	andeq	r3, r1, r4, ror r5
   13234:	andeq	r3, r1, r4, ror r5
   13238:	andeq	r3, r1, r4, ror r5
   1323c:	andeq	r3, r1, r4, ror r5
   13240:	andeq	r3, r1, r4, ror r5
   13244:	andeq	r3, r1, r4, ror r5
   13248:	ldrdeq	r3, [r1], -r8
   1324c:	ldrdeq	r3, [r1], -ip
   13250:	ldrdeq	r3, [r1], -ip
   13254:	ldrdeq	r3, [r1], -r8
   13258:	ldrdeq	r3, [r1], -ip
   1325c:	andeq	r3, r1, r4, asr #7
   13260:	ldrdeq	r3, [r1], -ip
   13264:	ldrdeq	r3, [r1], -r0
   13268:	ldrdeq	r3, [r1], -ip
   1326c:	ldrdeq	r3, [r1], -ip
   13270:	ldrdeq	r3, [r1], -ip
   13274:	andeq	r3, r1, r4, asr #7
   13278:	andeq	r3, r1, r4, asr #7
   1327c:	andeq	r3, r1, r4, asr #7
   13280:	andeq	r3, r1, r4, asr #7
   13284:	andeq	r3, r1, r4, asr #7
   13288:	andeq	r3, r1, r4, asr #7
   1328c:	andeq	r3, r1, r4, asr #7
   13290:	andeq	r3, r1, r4, asr #7
   13294:	andeq	r3, r1, r4, asr #7
   13298:	andeq	r3, r1, r4, asr #7
   1329c:	andeq	r3, r1, r4, asr #7
   132a0:	andeq	r3, r1, r4, asr #7
   132a4:	andeq	r3, r1, r4, asr #7
   132a8:	andeq	r3, r1, r4, asr #7
   132ac:	andeq	r3, r1, r4, asr #7
   132b0:	andeq	r3, r1, r4, asr #7
   132b4:	ldrdeq	r3, [r1], -ip
   132b8:	ldrdeq	r3, [r1], -ip
   132bc:	ldrdeq	r3, [r1], -ip
   132c0:	ldrdeq	r3, [r1], -ip
   132c4:	muleq	r1, ip, r4
   132c8:	andeq	r3, r1, r4, ror r5
   132cc:	andeq	r3, r1, r4, asr #7
   132d0:	andeq	r3, r1, r4, asr #7
   132d4:	andeq	r3, r1, r4, asr #7
   132d8:	andeq	r3, r1, r4, asr #7
   132dc:	andeq	r3, r1, r4, asr #7
   132e0:	andeq	r3, r1, r4, asr #7
   132e4:	andeq	r3, r1, r4, asr #7
   132e8:	andeq	r3, r1, r4, asr #7
   132ec:	andeq	r3, r1, r4, asr #7
   132f0:	andeq	r3, r1, r4, asr #7
   132f4:	andeq	r3, r1, r4, asr #7
   132f8:	andeq	r3, r1, r4, asr #7
   132fc:	andeq	r3, r1, r4, asr #7
   13300:	andeq	r3, r1, r4, asr #7
   13304:	andeq	r3, r1, r4, asr #7
   13308:	andeq	r3, r1, r4, asr #7
   1330c:	andeq	r3, r1, r4, asr #7
   13310:	andeq	r3, r1, r4, asr #7
   13314:	andeq	r3, r1, r4, asr #7
   13318:	andeq	r3, r1, r4, asr #7
   1331c:	andeq	r3, r1, r4, asr #7
   13320:	andeq	r3, r1, r4, asr #7
   13324:	andeq	r3, r1, r4, asr #7
   13328:	andeq	r3, r1, r4, asr #7
   1332c:	andeq	r3, r1, r4, asr #7
   13330:	andeq	r3, r1, r4, asr #7
   13334:	ldrdeq	r3, [r1], -ip
   13338:	andeq	r3, r1, r4, lsl #8
   1333c:	andeq	r3, r1, r4, asr #7
   13340:	ldrdeq	r3, [r1], -ip
   13344:	andeq	r3, r1, r4, asr #7
   13348:	ldrdeq	r3, [r1], -ip
   1334c:	andeq	r3, r1, r4, asr #7
   13350:	andeq	r3, r1, r4, asr #7
   13354:	andeq	r3, r1, r4, asr #7
   13358:	andeq	r3, r1, r4, asr #7
   1335c:	andeq	r3, r1, r4, asr #7
   13360:	andeq	r3, r1, r4, asr #7
   13364:	andeq	r3, r1, r4, asr #7
   13368:	andeq	r3, r1, r4, asr #7
   1336c:	andeq	r3, r1, r4, asr #7
   13370:	andeq	r3, r1, r4, asr #7
   13374:	andeq	r3, r1, r4, asr #7
   13378:	andeq	r3, r1, r4, asr #7
   1337c:	andeq	r3, r1, r4, asr #7
   13380:	andeq	r3, r1, r4, asr #7
   13384:	andeq	r3, r1, r4, asr #7
   13388:	andeq	r3, r1, r4, asr #7
   1338c:	andeq	r3, r1, r4, asr #7
   13390:	andeq	r3, r1, r4, asr #7
   13394:	andeq	r3, r1, r4, asr #7
   13398:	andeq	r3, r1, r4, asr #7
   1339c:	andeq	r3, r1, r4, asr #7
   133a0:	andeq	r3, r1, r4, asr #7
   133a4:	andeq	r3, r1, r4, asr #7
   133a8:	andeq	r3, r1, r4, asr #7
   133ac:	andeq	r3, r1, r4, asr #7
   133b0:	andeq	r3, r1, r4, asr #7
   133b4:	andeq	r3, r1, r8, ror #7
   133b8:	ldrdeq	r3, [r1], -ip
   133bc:	andeq	r3, r1, r8, ror #7
   133c0:	ldrdeq	r3, [r1], -r8
   133c4:	ldr	r0, [fp, #-68]	; 0xffffffbc
   133c8:	cmp	r0, #0
   133cc:	beq	1362c <ftello64@plt+0x2150>
   133d0:	ldr	r0, [fp, #16]
   133d4:	b	13630 <ftello64@plt+0x2154>
   133d8:	mov	sl, #0
   133dc:	cmp	r7, #0
   133e0:	bne	13848 <ftello64@plt+0x236c>
   133e4:	b	135d8 <ftello64@plt+0x20fc>
   133e8:	mov	sl, #0
   133ec:	cmn	lr, #1
   133f0:	beq	135c4 <ftello64@plt+0x20e8>
   133f4:	cmp	r7, #0
   133f8:	cmpeq	lr, #1
   133fc:	bne	13848 <ftello64@plt+0x236c>
   13400:	b	135d8 <ftello64@plt+0x20fc>
   13404:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13408:	cmp	r0, #2
   1340c:	bne	135fc <ftello64@plt+0x2120>
   13410:	ldr	r0, [fp, #-72]	; 0xffffffb8
   13414:	tst	r0, #1
   13418:	bne	13d68 <ftello64@plt+0x288c>
   1341c:	mov	r9, #0
   13420:	mov	r0, #92	; 0x5c
   13424:	b	13610 <ftello64@plt+0x2134>
   13428:	mov	r0, #102	; 0x66
   1342c:	b	13618 <ftello64@plt+0x213c>
   13430:	mov	r2, #116	; 0x74
   13434:	b	13444 <ftello64@plt+0x1f68>
   13438:	mov	r0, #98	; 0x62
   1343c:	b	13618 <ftello64@plt+0x213c>
   13440:	mov	r2, #114	; 0x72
   13444:	ldr	r0, [sp, #60]	; 0x3c
   13448:	tst	r0, #1
   1344c:	mov	r0, r2
   13450:	bne	13618 <ftello64@plt+0x213c>
   13454:	b	13d68 <ftello64@plt+0x288c>
   13458:	ldr	r0, [sp, #84]	; 0x54
   1345c:	tst	r0, #1
   13460:	beq	13704 <ftello64@plt+0x2228>
   13464:	ldr	r0, [fp, #-72]	; 0xffffffb8
   13468:	tst	r0, #1
   1346c:	bne	13e70 <ftello64@plt+0x2994>
   13470:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13474:	ldr	r3, [fp, #-48]	; 0xffffffd0
   13478:	ldr	r1, [fp, #-52]	; 0xffffffcc
   1347c:	cmp	r0, #2
   13480:	ldr	r0, [fp, #-80]	; 0xffffffb0
   13484:	movwne	r0, #1
   13488:	orr	r0, r0, r3
   1348c:	tst	r0, #1
   13490:	beq	13b84 <ftello64@plt+0x26a8>
   13494:	mov	r0, r8
   13498:	b	13bc4 <ftello64@plt+0x26e8>
   1349c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   134a0:	mov	r9, #0
   134a4:	mov	r5, #63	; 0x3f
   134a8:	cmp	r0, #5
   134ac:	beq	13850 <ftello64@plt+0x2374>
   134b0:	cmp	r0, #2
   134b4:	bne	13910 <ftello64@plt+0x2434>
   134b8:	ldr	r0, [fp, #-72]	; 0xffffffb8
   134bc:	tst	r0, #1
   134c0:	beq	13914 <ftello64@plt+0x2438>
   134c4:	b	13d68 <ftello64@plt+0x288c>
   134c8:	mov	r0, #118	; 0x76
   134cc:	b	13618 <ftello64@plt+0x213c>
   134d0:	mov	r0, #1
   134d4:	mov	r5, #39	; 0x27
   134d8:	str	r0, [sp, #52]	; 0x34
   134dc:	ldr	r0, [fp, #-64]	; 0xffffffc0
   134e0:	cmp	r0, #2
   134e4:	bne	1356c <ftello64@plt+0x2090>
   134e8:	ldr	r0, [fp, #-72]	; 0xffffffb8
   134ec:	tst	r0, #1
   134f0:	bne	13d68 <ftello64@plt+0x288c>
   134f4:	ldr	r3, [sp, #68]	; 0x44
   134f8:	ldr	r2, [fp, #-52]	; 0xffffffcc
   134fc:	mov	r9, #0
   13500:	clz	r1, r2
   13504:	cmp	r3, #0
   13508:	mov	r0, r3
   1350c:	movwne	r0, #1
   13510:	lsr	r1, r1, #5
   13514:	orrs	r0, r0, r1
   13518:	moveq	r3, r2
   1351c:	moveq	r2, r0
   13520:	cmp	r8, r2
   13524:	str	r3, [sp, #68]	; 0x44
   13528:	str	r2, [fp, #-52]	; 0xffffffcc
   1352c:	ldrcc	r1, [fp, #-56]	; 0xffffffc8
   13530:	movcc	r0, #39	; 0x27
   13534:	strbcc	r0, [r1, r8]
   13538:	add	r0, r8, #1
   1353c:	cmp	r0, r2
   13540:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   13544:	movcc	r1, #92	; 0x5c
   13548:	strbcc	r1, [r3, r0]
   1354c:	add	r0, r8, #2
   13550:	add	r8, r8, #3
   13554:	cmp	r0, r2
   13558:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   1355c:	movcc	r1, #39	; 0x27
   13560:	strbcc	r1, [r2, r0]
   13564:	mov	r0, #0
   13568:	str	r0, [fp, #-48]	; 0xffffffd0
   1356c:	mov	sl, #1
   13570:	b	133c4 <ftello64@plt+0x1ee8>
   13574:	ldr	r0, [sp, #32]
   13578:	cmp	r0, #1
   1357c:	bne	13728 <ftello64@plt+0x224c>
   13580:	str	lr, [sp, #80]	; 0x50
   13584:	bl	11380 <__ctype_b_loc@plt>
   13588:	ldr	r0, [r0]
   1358c:	ldr	ip, [fp, #-84]	; 0xffffffac
   13590:	mov	r1, #1
   13594:	add	r0, r0, r5, lsl #1
   13598:	ldrb	r0, [r0, #1]
   1359c:	ubfx	sl, r0, #6, #1
   135a0:	ldr	r0, [sp, #48]	; 0x30
   135a4:	mov	r2, r1
   135a8:	cmp	r1, #1
   135ac:	orr	r0, sl, r0
   135b0:	bhi	1391c <ftello64@plt+0x2440>
   135b4:	tst	r0, #1
   135b8:	beq	1391c <ftello64@plt+0x2440>
   135bc:	ldr	lr, [sp, #80]	; 0x50
   135c0:	b	133c4 <ftello64@plt+0x1ee8>
   135c4:	cmp	r7, #0
   135c8:	bne	13844 <ftello64@plt+0x2368>
   135cc:	ldrb	r0, [ip, #1]
   135d0:	cmp	r0, #0
   135d4:	bne	13844 <ftello64@plt+0x2368>
   135d8:	mov	r1, #1
   135dc:	ldr	r0, [fp, #-64]	; 0xffffffc0
   135e0:	cmp	r0, #2
   135e4:	bne	135f4 <ftello64@plt+0x2118>
   135e8:	ldr	r0, [fp, #-72]	; 0xffffffb8
   135ec:	tst	r0, #1
   135f0:	bne	13d68 <ftello64@plt+0x288c>
   135f4:	mov	sl, r1
   135f8:	b	133c4 <ftello64@plt+0x1ee8>
   135fc:	ldr	r1, [sp, #44]	; 0x2c
   13600:	mov	r9, #0
   13604:	mov	r0, #92	; 0x5c
   13608:	cmp	r1, #0
   1360c:	beq	13618 <ftello64@plt+0x213c>
   13610:	mov	sl, #0
   13614:	b	13b30 <ftello64@plt+0x2654>
   13618:	ldr	r1, [sp, #84]	; 0x54
   1361c:	mov	sl, #0
   13620:	mov	r9, #0
   13624:	tst	r1, #1
   13628:	bne	13664 <ftello64@plt+0x2188>
   1362c:	ldr	r0, [fp, #-88]	; 0xffffffa8
   13630:	cmp	r0, #0
   13634:	mov	r0, r5
   13638:	beq	1365c <ftello64@plt+0x2180>
   1363c:	ldr	r1, [fp, #16]
   13640:	ubfx	r0, r5, #5, #3
   13644:	mov	r2, #1
   13648:	ldr	r0, [r1, r0, lsl #2]
   1364c:	and	r1, r5, #31
   13650:	tst	r0, r2, lsl r1
   13654:	mov	r0, r5
   13658:	bne	13664 <ftello64@plt+0x2188>
   1365c:	cmp	r6, #0
   13660:	beq	13b30 <ftello64@plt+0x2654>
   13664:	ldr	r1, [fp, #-72]	; 0xffffffb8
   13668:	ldr	r6, [fp, #-52]	; 0xffffffcc
   1366c:	tst	r1, #1
   13670:	bne	13d44 <ftello64@plt+0x2868>
   13674:	ldr	r1, [fp, #-64]	; 0xffffffc0
   13678:	ldr	r5, [fp, #-48]	; 0xffffffd0
   1367c:	cmp	r1, #2
   13680:	ldr	r1, [fp, #-80]	; 0xffffffb0
   13684:	movwne	r1, #1
   13688:	orr	r1, r1, r5
   1368c:	tst	r1, #1
   13690:	bne	136d4 <ftello64@plt+0x21f8>
   13694:	cmp	r8, r6
   13698:	mov	r5, #1
   1369c:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   136a0:	movcc	r1, #39	; 0x27
   136a4:	strbcc	r1, [r2, r8]
   136a8:	add	r1, r8, #1
   136ac:	cmp	r1, r6
   136b0:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   136b4:	movcc	r2, #36	; 0x24
   136b8:	strbcc	r2, [r3, r1]
   136bc:	add	r1, r8, #2
   136c0:	add	r8, r8, #3
   136c4:	cmp	r1, r6
   136c8:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   136cc:	movcc	r2, #39	; 0x27
   136d0:	strbcc	r2, [r3, r1]
   136d4:	cmp	r8, r6
   136d8:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   136dc:	movcc	r1, #92	; 0x5c
   136e0:	strbcc	r1, [r2, r8]
   136e4:	add	r8, r8, #1
   136e8:	cmp	r8, r6
   136ec:	and	r4, r4, sl
   136f0:	ldrcc	r1, [fp, #-56]	; 0xffffffc8
   136f4:	strbcc	r0, [r1, r8]
   136f8:	add	r8, r8, #1
   136fc:	add	r7, r7, #1
   13700:	b	130e4 <ftello64@plt+0x1c08>
   13704:	ldr	r0, [sp, #28]
   13708:	mov	sl, #0
   1370c:	mov	r9, #0
   13710:	mov	r5, #0
   13714:	cmp	r0, #0
   13718:	beq	1362c <ftello64@plt+0x2150>
   1371c:	ldr	r6, [fp, #-52]	; 0xffffffcc
   13720:	ldr	r5, [fp, #-48]	; 0xffffffd0
   13724:	b	136fc <ftello64@plt+0x2220>
   13728:	mov	r0, #0
   1372c:	cmn	lr, #1
   13730:	str	r6, [sp, #76]	; 0x4c
   13734:	str	r4, [sp, #20]
   13738:	str	r0, [fp, #-36]	; 0xffffffdc
   1373c:	str	r0, [fp, #-40]	; 0xffffffd8
   13740:	bne	13754 <ftello64@plt+0x2278>
   13744:	mov	r0, ip
   13748:	bl	11398 <strlen@plt>
   1374c:	ldr	ip, [fp, #-84]	; 0xffffffac
   13750:	mov	lr, r0
   13754:	add	r0, ip, r7
   13758:	mov	sl, #1
   1375c:	mov	r6, #0
   13760:	sub	r4, fp, #40	; 0x28
   13764:	str	lr, [sp, #80]	; 0x50
   13768:	str	r0, [sp, #36]	; 0x24
   1376c:	str	r6, [sp, #40]	; 0x28
   13770:	add	r6, r6, r7
   13774:	sub	r0, fp, #44	; 0x2c
   13778:	mov	r3, r4
   1377c:	add	r1, ip, r6
   13780:	sub	r2, lr, r6
   13784:	bl	17a90 <ftello64@plt+0x65b4>
   13788:	cmp	r0, #0
   1378c:	beq	13c98 <ftello64@plt+0x27bc>
   13790:	cmn	r0, #1
   13794:	beq	13c58 <ftello64@plt+0x277c>
   13798:	ldr	lr, [sp, #80]	; 0x50
   1379c:	cmn	r0, #2
   137a0:	beq	13c60 <ftello64@plt+0x2784>
   137a4:	ldr	r2, [sp, #56]	; 0x38
   137a8:	cmp	r0, #2
   137ac:	mov	r1, #0
   137b0:	movwcc	r1, #1
   137b4:	eor	r2, r2, #1
   137b8:	orrs	r1, r2, r1
   137bc:	bne	13808 <ftello64@plt+0x232c>
   137c0:	ldr	r1, [sp, #40]	; 0x28
   137c4:	ldr	r2, [sp, #36]	; 0x24
   137c8:	add	ip, r2, r1
   137cc:	mov	r2, #1
   137d0:	ldrb	r3, [ip, r2]
   137d4:	sub	r6, r3, #94	; 0x5e
   137d8:	cmp	r6, #30
   137dc:	bhi	137f0 <ftello64@plt+0x2314>
   137e0:	mov	r4, #1
   137e4:	mov	r1, #1073741829	; 0x40000005
   137e8:	tst	r1, r4, lsl r6
   137ec:	bne	13d64 <ftello64@plt+0x2888>
   137f0:	sub	r3, r3, #91	; 0x5b
   137f4:	cmp	r3, #2
   137f8:	bcc	13d64 <ftello64@plt+0x2888>
   137fc:	add	r2, r2, #1
   13800:	cmp	r2, r0
   13804:	bcc	137d0 <ftello64@plt+0x22f4>
   13808:	ldr	r6, [sp, #40]	; 0x28
   1380c:	add	r6, r0, r6
   13810:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13814:	bl	112c0 <iswprint@plt>
   13818:	cmp	r0, #0
   1381c:	sub	r4, fp, #40	; 0x28
   13820:	movwne	r0, #1
   13824:	and	sl, sl, r0
   13828:	mov	r0, r4
   1382c:	bl	11248 <mbsinit@plt>
   13830:	ldr	lr, [sp, #80]	; 0x50
   13834:	ldr	ip, [fp, #-84]	; 0xffffffac
   13838:	cmp	r0, #0
   1383c:	beq	1376c <ftello64@plt+0x2290>
   13840:	b	13ca0 <ftello64@plt+0x27c4>
   13844:	mvn	lr, #0
   13848:	mov	r9, #0
   1384c:	b	133c4 <ftello64@plt+0x1ee8>
   13850:	ldr	r0, [sp, #24]
   13854:	cmp	r0, #0
   13858:	beq	13910 <ftello64@plt+0x2434>
   1385c:	add	r0, r7, #2
   13860:	cmp	r0, lr
   13864:	bcs	13910 <ftello64@plt+0x2434>
   13868:	add	r1, ip, r7
   1386c:	ldrb	r1, [r1, #1]
   13870:	cmp	r1, #63	; 0x3f
   13874:	bne	13910 <ftello64@plt+0x2434>
   13878:	ldrb	r5, [ip, r0]
   1387c:	sub	r1, r5, #33	; 0x21
   13880:	cmp	r1, #29
   13884:	bhi	13910 <ftello64@plt+0x2434>
   13888:	movw	r3, #20929	; 0x51c1
   1388c:	mov	r2, #1
   13890:	movt	r3, #14336	; 0x3800
   13894:	tst	r3, r2, lsl r1
   13898:	beq	13910 <ftello64@plt+0x2434>
   1389c:	ldr	r1, [fp, #-72]	; 0xffffffb8
   138a0:	tst	r1, #1
   138a4:	bne	13e78 <ftello64@plt+0x299c>
   138a8:	ldr	r1, [fp, #-52]	; 0xffffffcc
   138ac:	mov	r7, r0
   138b0:	cmp	r8, r1
   138b4:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   138b8:	movcc	r1, #63	; 0x3f
   138bc:	strbcc	r1, [r2, r8]
   138c0:	ldr	r2, [fp, #-52]	; 0xffffffcc
   138c4:	add	r1, r8, #1
   138c8:	cmp	r1, r2
   138cc:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   138d0:	movcc	r2, #34	; 0x22
   138d4:	strbcc	r2, [r3, r1]
   138d8:	ldr	r2, [fp, #-52]	; 0xffffffcc
   138dc:	add	r1, r8, #2
   138e0:	cmp	r1, r2
   138e4:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   138e8:	movcc	r2, #34	; 0x22
   138ec:	strbcc	r2, [r3, r1]
   138f0:	ldr	r2, [fp, #-52]	; 0xffffffcc
   138f4:	add	r1, r8, #3
   138f8:	add	r8, r8, #4
   138fc:	cmp	r1, r2
   13900:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   13904:	movcc	r2, #63	; 0x3f
   13908:	strbcc	r2, [r3, r1]
   1390c:	b	13914 <ftello64@plt+0x2438>
   13910:	mov	r5, #63	; 0x3f
   13914:	mov	sl, #0
   13918:	b	133c4 <ftello64@plt+0x1ee8>
   1391c:	str	r0, [sp, #40]	; 0x28
   13920:	add	r0, r2, r7
   13924:	str	r6, [sp, #76]	; 0x4c
   13928:	add	r1, r7, #1
   1392c:	ldr	lr, [sp, #80]	; 0x50
   13930:	ldr	r7, [fp, #-64]	; 0xffffffc0
   13934:	ldr	r6, [fp, #-52]	; 0xffffffcc
   13938:	mov	r3, #0
   1393c:	str	r0, [sp, #36]	; 0x24
   13940:	ldr	r0, [fp, #-48]	; 0xffffffd0
   13944:	b	139d8 <ftello64@plt+0x24fc>
   13948:	str	r0, [sp, #76]	; 0x4c
   1394c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   13950:	cmp	r9, #0
   13954:	movwne	r9, #1
   13958:	mvn	r7, r0
   1395c:	orr	r7, r7, r9
   13960:	tst	r7, #1
   13964:	bne	139b4 <ftello64@plt+0x24d8>
   13968:	ldr	r6, [fp, #-52]	; 0xffffffcc
   1396c:	cmp	r8, r6
   13970:	bcs	13988 <ftello64@plt+0x24ac>
   13974:	ldr	r7, [fp, #-56]	; 0xffffffc8
   13978:	mov	r2, r4
   1397c:	mov	r4, #39	; 0x27
   13980:	strb	r4, [r7, r8]
   13984:	mov	r4, r2
   13988:	add	r7, r8, #1
   1398c:	cmp	r7, r6
   13990:	bcs	139a8 <ftello64@plt+0x24cc>
   13994:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13998:	mov	r2, r4
   1399c:	mov	r4, #39	; 0x27
   139a0:	strb	r4, [r0, r7]
   139a4:	mov	r4, r2
   139a8:	add	r8, r8, #2
   139ac:	mov	r0, #0
   139b0:	b	139bc <ftello64@plt+0x24e0>
   139b4:	ldr	r6, [fp, #-52]	; 0xffffffcc
   139b8:	ldr	r0, [fp, #-48]	; 0xffffffd0
   139bc:	cmp	r8, r6
   139c0:	ldr	r7, [fp, #-64]	; 0xffffffc0
   139c4:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   139c8:	strbcc	r5, [r2, r8]
   139cc:	add	r8, r8, #1
   139d0:	ldrb	r5, [ip, r1]
   139d4:	add	r1, r1, #1
   139d8:	ldr	r2, [sp, #40]	; 0x28
   139dc:	tst	r2, #1
   139e0:	beq	13a1c <ftello64@plt+0x2540>
   139e4:	ldr	r2, [sp, #76]	; 0x4c
   139e8:	str	r0, [fp, #-48]	; 0xffffffd0
   139ec:	tst	r2, #1
   139f0:	beq	13a14 <ftello64@plt+0x2538>
   139f4:	cmp	r8, r6
   139f8:	bcs	13a10 <ftello64@plt+0x2534>
   139fc:	ldr	r6, [fp, #-56]	; 0xffffffc8
   13a00:	mov	r2, r4
   13a04:	mov	r4, #92	; 0x5c
   13a08:	strb	r4, [r6, r8]
   13a0c:	mov	r4, r2
   13a10:	add	r8, r8, #1
   13a14:	mov	r0, #0
   13a18:	b	13b10 <ftello64@plt+0x2634>
   13a1c:	ldr	r2, [fp, #-72]	; 0xffffffb8
   13a20:	tst	r2, #1
   13a24:	bne	13d70 <ftello64@plt+0x2894>
   13a28:	ldr	r3, [fp, #-80]	; 0xffffffb0
   13a2c:	cmp	r7, #2
   13a30:	movwne	r3, #1
   13a34:	orr	r3, r3, r0
   13a38:	tst	r3, #1
   13a3c:	bne	13a98 <ftello64@plt+0x25bc>
   13a40:	cmp	r8, r6
   13a44:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   13a48:	movcc	r3, #39	; 0x27
   13a4c:	strbcc	r3, [r2, r8]
   13a50:	add	r3, r8, #1
   13a54:	cmp	r3, r6
   13a58:	bcs	13a70 <ftello64@plt+0x2594>
   13a5c:	ldr	r2, [fp, #-56]	; 0xffffffc8
   13a60:	mov	r7, r4
   13a64:	mov	r4, #36	; 0x24
   13a68:	strb	r4, [r2, r3]
   13a6c:	mov	r4, r7
   13a70:	add	r3, r8, #2
   13a74:	cmp	r3, r6
   13a78:	bcs	13a90 <ftello64@plt+0x25b4>
   13a7c:	ldr	r2, [fp, #-56]	; 0xffffffc8
   13a80:	mov	r7, r4
   13a84:	mov	r4, #39	; 0x27
   13a88:	strb	r4, [r2, r3]
   13a8c:	mov	r4, r7
   13a90:	add	r8, r8, #3
   13a94:	mov	r0, #1
   13a98:	cmp	r8, r6
   13a9c:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   13aa0:	movcc	r3, #92	; 0x5c
   13aa4:	strbcc	r3, [r2, r8]
   13aa8:	add	r3, r8, #1
   13aac:	cmp	r3, r6
   13ab0:	bcs	13ad0 <ftello64@plt+0x25f4>
   13ab4:	mov	r2, r4
   13ab8:	and	r7, r5, #192	; 0xc0
   13abc:	mov	r4, #48	; 0x30
   13ac0:	orr	r7, r4, r7, lsr #6
   13ac4:	mov	r4, r2
   13ac8:	ldr	r2, [fp, #-56]	; 0xffffffc8
   13acc:	strb	r7, [r2, r3]
   13ad0:	add	r3, r8, #2
   13ad4:	cmp	r3, r6
   13ad8:	bcs	13af8 <ftello64@plt+0x261c>
   13adc:	ldr	r2, [fp, #-56]	; 0xffffffc8
   13ae0:	mov	r6, r4
   13ae4:	lsr	r7, r5, #3
   13ae8:	mov	r4, #6
   13aec:	bfi	r7, r4, #3, #29
   13af0:	mov	r4, r6
   13af4:	strb	r7, [r2, r3]
   13af8:	str	r0, [fp, #-48]	; 0xffffffd0
   13afc:	ldr	r0, [sp, #76]	; 0x4c
   13b00:	mov	r3, #6
   13b04:	add	r8, r8, #3
   13b08:	bfi	r5, r3, #3, #29
   13b0c:	mov	r3, #1
   13b10:	ldr	r2, [sp, #36]	; 0x24
   13b14:	and	r9, r3, #1
   13b18:	cmp	r2, r1
   13b1c:	bhi	13948 <ftello64@plt+0x246c>
   13b20:	cmp	r9, #0
   13b24:	sub	r7, r1, #1
   13b28:	mov	r0, r5
   13b2c:	movwne	r9, #1
   13b30:	cmp	r9, #0
   13b34:	bne	13b78 <ftello64@plt+0x269c>
   13b38:	ldr	r5, [fp, #-48]	; 0xffffffd0
   13b3c:	ldr	r6, [fp, #-52]	; 0xffffffcc
   13b40:	tst	r5, #1
   13b44:	beq	136e8 <ftello64@plt+0x220c>
   13b48:	cmp	r8, r6
   13b4c:	mov	r5, #0
   13b50:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   13b54:	movcc	r1, #39	; 0x27
   13b58:	strbcc	r1, [r2, r8]
   13b5c:	add	r1, r8, #1
   13b60:	add	r8, r8, #2
   13b64:	cmp	r1, r6
   13b68:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   13b6c:	movcc	r2, #39	; 0x27
   13b70:	strbcc	r2, [r3, r1]
   13b74:	b	136e8 <ftello64@plt+0x220c>
   13b78:	ldr	r6, [fp, #-52]	; 0xffffffcc
   13b7c:	ldr	r5, [fp, #-48]	; 0xffffffd0
   13b80:	b	136e8 <ftello64@plt+0x220c>
   13b84:	cmp	r8, r1
   13b88:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   13b8c:	movcc	r0, #39	; 0x27
   13b90:	strbcc	r0, [r2, r8]
   13b94:	add	r0, r8, #1
   13b98:	cmp	r0, r1
   13b9c:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   13ba0:	movcc	r2, #36	; 0x24
   13ba4:	strbcc	r2, [r3, r0]
   13ba8:	add	r0, r8, #2
   13bac:	cmp	r0, r1
   13bb0:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   13bb4:	movcc	r2, #39	; 0x27
   13bb8:	strbcc	r2, [r3, r0]
   13bbc:	add	r0, r8, #3
   13bc0:	mov	r3, #1
   13bc4:	cmp	r0, r1
   13bc8:	add	r8, r0, #1
   13bcc:	str	r3, [fp, #-48]	; 0xffffffd0
   13bd0:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   13bd4:	movcc	r1, #92	; 0x5c
   13bd8:	strbcc	r1, [r2, r0]
   13bdc:	ldr	r1, [fp, #-64]	; 0xffffffc0
   13be0:	cmp	r1, #2
   13be4:	beq	13c48 <ftello64@plt+0x276c>
   13be8:	add	r1, r7, #1
   13bec:	mov	sl, #0
   13bf0:	mov	r9, #1
   13bf4:	mov	r5, #48	; 0x30
   13bf8:	cmp	r1, lr
   13bfc:	bcs	133c4 <ftello64@plt+0x1ee8>
   13c00:	ldrb	r1, [ip, r1]
   13c04:	sub	r1, r1, #48	; 0x30
   13c08:	uxtb	r1, r1
   13c0c:	cmp	r1, #9
   13c10:	bhi	133c4 <ftello64@plt+0x1ee8>
   13c14:	ldr	r1, [fp, #-52]	; 0xffffffcc
   13c18:	cmp	r8, r1
   13c1c:	ldrcc	r2, [fp, #-56]	; 0xffffffc8
   13c20:	movcc	r1, #48	; 0x30
   13c24:	strbcc	r1, [r2, r8]
   13c28:	ldr	r2, [fp, #-52]	; 0xffffffcc
   13c2c:	add	r1, r0, #2
   13c30:	add	r8, r0, #3
   13c34:	cmp	r1, r2
   13c38:	ldrcc	r3, [fp, #-56]	; 0xffffffc8
   13c3c:	movcc	r2, #48	; 0x30
   13c40:	strbcc	r2, [r3, r1]
   13c44:	b	133c4 <ftello64@plt+0x1ee8>
   13c48:	mov	r0, #48	; 0x30
   13c4c:	mov	r9, #1
   13c50:	mov	sl, #0
   13c54:	b	1365c <ftello64@plt+0x2180>
   13c58:	mov	sl, #0
   13c5c:	b	13c98 <ftello64@plt+0x27bc>
   13c60:	mov	sl, #0
   13c64:	cmp	lr, r6
   13c68:	bls	13c98 <ftello64@plt+0x27bc>
   13c6c:	ldr	ip, [fp, #-84]	; 0xffffffac
   13c70:	ldr	r6, [sp, #40]	; 0x28
   13c74:	ldr	r0, [sp, #36]	; 0x24
   13c78:	ldrb	r0, [r0, r6]
   13c7c:	cmp	r0, #0
   13c80:	beq	13ca0 <ftello64@plt+0x27c4>
   13c84:	add	r6, r6, #1
   13c88:	add	r0, r7, r6
   13c8c:	cmp	r0, lr
   13c90:	bcc	13c74 <ftello64@plt+0x2798>
   13c94:	b	13ca0 <ftello64@plt+0x27c4>
   13c98:	ldr	ip, [fp, #-84]	; 0xffffffac
   13c9c:	ldr	r6, [sp, #40]	; 0x28
   13ca0:	mov	r1, r6
   13ca4:	ldr	r4, [sp, #20]
   13ca8:	ldr	r6, [sp, #76]	; 0x4c
   13cac:	b	135a0 <ftello64@plt+0x20c4>
   13cb0:	mov	lr, r7
   13cb4:	b	13cbc <ftello64@plt+0x27e0>
   13cb8:	mvn	lr, #0
   13cbc:	ldr	r9, [fp, #-64]	; 0xffffffc0
   13cc0:	ldr	r1, [fp, #-72]	; 0xffffffb8
   13cc4:	eor	r0, r9, #2
   13cc8:	orr	r0, r0, r8
   13ccc:	clz	r0, r0
   13cd0:	lsr	r0, r0, #5
   13cd4:	tst	r1, r0
   13cd8:	bne	13dd4 <ftello64@plt+0x28f8>
   13cdc:	mov	r0, r1
   13ce0:	ldr	r1, [fp, #-80]	; 0xffffffb0
   13ce4:	cmp	r9, #2
   13ce8:	movwne	r1, #1
   13cec:	orr	r0, r0, r1
   13cf0:	tst	r0, #1
   13cf4:	bne	13e14 <ftello64@plt+0x2938>
   13cf8:	ldr	r0, [sp, #52]	; 0x34
   13cfc:	ldr	r1, [sp, #68]	; 0x44
   13d00:	str	lr, [sp, #80]	; 0x50
   13d04:	eor	r0, r0, #1
   13d08:	tst	r0, #1
   13d0c:	bne	13e14 <ftello64@plt+0x2938>
   13d10:	tst	r4, #1
   13d14:	bne	13ddc <ftello64@plt+0x2900>
   13d18:	mov	r7, #0
   13d1c:	cmp	r1, #0
   13d20:	beq	13e0c <ftello64@plt+0x2930>
   13d24:	ldr	r0, [sp, #84]	; 0x54
   13d28:	mov	r3, #0
   13d2c:	cmp	r6, #0
   13d30:	mov	r2, #0
   13d34:	mov	r4, r1
   13d38:	str	r3, [fp, #-72]	; 0xffffffb8
   13d3c:	beq	12e78 <ftello64@plt+0x199c>
   13d40:	b	13e14 <ftello64@plt+0x2938>
   13d44:	ldr	r7, [fp, #-64]	; 0xffffffc0
   13d48:	b	13d70 <ftello64@plt+0x2894>
   13d4c:	ldr	ip, [fp, #-84]	; 0xffffffac
   13d50:	mov	r2, #1
   13d54:	mov	lr, r4
   13d58:	ldr	r7, [fp, #-64]	; 0xffffffc0
   13d5c:	ldr	r6, [fp, #-52]	; 0xffffffcc
   13d60:	b	13d74 <ftello64@plt+0x2898>
   13d64:	ldr	ip, [fp, #-84]	; 0xffffffac
   13d68:	mov	r7, #2
   13d6c:	ldr	r6, [fp, #-52]	; 0xffffffcc
   13d70:	ldr	r2, [sp, #84]	; 0x54
   13d74:	mov	r0, #0
   13d78:	ldr	r1, [fp, #12]
   13d7c:	tst	r2, #1
   13d80:	mov	r2, r7
   13d84:	mov	r3, lr
   13d88:	str	r0, [sp, #8]
   13d8c:	ldr	r0, [sp, #64]	; 0x40
   13d90:	movwne	r2, #4
   13d94:	cmp	r7, #2
   13d98:	movne	r2, r7
   13d9c:	str	r2, [sp]
   13da0:	mov	r2, ip
   13da4:	bic	r1, r1, #2
   13da8:	str	r0, [sp, #12]
   13dac:	ldr	r0, [sp, #72]	; 0x48
   13db0:	str	r1, [sp, #4]
   13db4:	mov	r1, r6
   13db8:	str	r0, [sp, #16]
   13dbc:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13dc0:	bl	12e00 <ftello64@plt+0x1924>
   13dc4:	mov	r8, r0
   13dc8:	mov	r0, r8
   13dcc:	sub	sp, fp, #28
   13dd0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13dd4:	mov	r7, #2
   13dd8:	b	13d70 <ftello64@plt+0x2894>
   13ddc:	mov	r0, #5
   13de0:	ldr	r2, [fp, #-84]	; 0xffffffac
   13de4:	ldr	r3, [sp, #80]	; 0x50
   13de8:	str	r0, [sp]
   13dec:	ldr	r0, [fp, #12]
   13df0:	str	r0, [sp, #4]
   13df4:	ldr	r0, [fp, #16]
   13df8:	str	r0, [sp, #8]
   13dfc:	ldr	r0, [sp, #64]	; 0x40
   13e00:	str	r0, [sp, #12]
   13e04:	ldr	r0, [sp, #72]	; 0x48
   13e08:	b	13db8 <ftello64@plt+0x28dc>
   13e0c:	mov	r0, #0
   13e10:	str	r0, [fp, #-72]	; 0xffffffb8
   13e14:	ldr	r1, [sp, #92]	; 0x5c
   13e18:	cmp	r1, #0
   13e1c:	beq	13e5c <ftello64@plt+0x2980>
   13e20:	ldr	r0, [fp, #-72]	; 0xffffffb8
   13e24:	ldr	r2, [fp, #-56]	; 0xffffffc8
   13e28:	tst	r0, #1
   13e2c:	bne	13e60 <ftello64@plt+0x2984>
   13e30:	ldrb	r0, [r1]
   13e34:	cmp	r0, #0
   13e38:	beq	13e60 <ftello64@plt+0x2984>
   13e3c:	add	r1, r1, #1
   13e40:	cmp	r8, r6
   13e44:	strbcc	r0, [r2, r8]
   13e48:	add	r8, r8, #1
   13e4c:	ldrb	r0, [r1], #1
   13e50:	cmp	r0, #0
   13e54:	bne	13e40 <ftello64@plt+0x2964>
   13e58:	b	13e60 <ftello64@plt+0x2984>
   13e5c:	ldr	r2, [fp, #-56]	; 0xffffffc8
   13e60:	cmp	r8, r6
   13e64:	movcc	r0, #0
   13e68:	strbcc	r0, [r2, r8]
   13e6c:	b	13dc8 <ftello64@plt+0x28ec>
   13e70:	mov	r2, #1
   13e74:	b	13d58 <ftello64@plt+0x287c>
   13e78:	mov	r7, #5
   13e7c:	b	13d6c <ftello64@plt+0x2890>
   13e80:	bl	114ac <abort@plt>
   13e84:	mov	r3, r2
   13e88:	mov	r2, #0
   13e8c:	b	13e90 <ftello64@plt+0x29b4>
   13e90:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13e94:	add	fp, sp, #28
   13e98:	sub	sp, sp, #36	; 0x24
   13e9c:	movw	r8, #37288	; 0x91a8
   13ea0:	cmp	r3, #0
   13ea4:	mov	r4, r2
   13ea8:	str	r2, [sp, #24]
   13eac:	mov	r5, r1
   13eb0:	mov	r6, r0
   13eb4:	str	r0, [sp, #20]
   13eb8:	movt	r8, #2
   13ebc:	movne	r8, r3
   13ec0:	bl	113b0 <__errno_location@plt>
   13ec4:	str	r0, [sp, #28]
   13ec8:	cmp	r4, #0
   13ecc:	add	sl, r8, #8
   13ed0:	ldm	r8, {r3, r9}
   13ed4:	ldr	r7, [r0]
   13ed8:	ldr	r1, [r8, #40]	; 0x28
   13edc:	ldr	r2, [r8, #44]	; 0x2c
   13ee0:	mov	r0, #0
   13ee4:	orreq	r9, r9, #1
   13ee8:	str	r7, [sp, #32]
   13eec:	mov	r7, r5
   13ef0:	stm	sp, {r3, r9, sl}
   13ef4:	str	r1, [sp, #12]
   13ef8:	str	r2, [sp, #16]
   13efc:	mov	r1, #0
   13f00:	mov	r2, r6
   13f04:	mov	r3, r5
   13f08:	bl	12e00 <ftello64@plt+0x1924>
   13f0c:	add	r4, r0, #1
   13f10:	mov	r5, r0
   13f14:	mov	r0, r4
   13f18:	bl	15cc4 <ftello64@plt+0x47e8>
   13f1c:	mov	r6, r0
   13f20:	ldr	r0, [r8]
   13f24:	ldr	r2, [r8, #44]	; 0x2c
   13f28:	ldr	r1, [r8, #40]	; 0x28
   13f2c:	mov	r3, r7
   13f30:	stm	sp, {r0, r9, sl}
   13f34:	str	r2, [sp, #16]
   13f38:	str	r1, [sp, #12]
   13f3c:	mov	r0, r6
   13f40:	mov	r1, r4
   13f44:	ldr	r2, [sp, #20]
   13f48:	bl	12e00 <ftello64@plt+0x1924>
   13f4c:	ldr	r0, [sp, #24]
   13f50:	ldr	r1, [sp, #32]
   13f54:	ldr	r2, [sp, #28]
   13f58:	cmp	r0, #0
   13f5c:	str	r1, [r2]
   13f60:	strne	r5, [r0]
   13f64:	mov	r0, r6
   13f68:	sub	sp, fp, #28
   13f6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13f70:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   13f74:	add	fp, sp, #24
   13f78:	movw	r5, #37172	; 0x9134
   13f7c:	movw	r8, #37168	; 0x9130
   13f80:	movt	r5, #2
   13f84:	movt	r8, #2
   13f88:	ldr	r0, [r5]
   13f8c:	ldr	r4, [r8]
   13f90:	cmp	r0, #2
   13f94:	blt	13fc0 <ftello64@plt+0x2ae4>
   13f98:	add	r7, r4, #12
   13f9c:	mov	r6, #0
   13fa0:	ldr	r0, [r7, r6, lsl #3]
   13fa4:	bl	16ae0 <ftello64@plt+0x5604>
   13fa8:	ldr	r1, [r5]
   13fac:	add	r2, r6, #2
   13fb0:	add	r0, r6, #1
   13fb4:	mov	r6, r0
   13fb8:	cmp	r2, r1
   13fbc:	blt	13fa0 <ftello64@plt+0x2ac4>
   13fc0:	ldr	r0, [r4, #4]
   13fc4:	movw	r7, #37336	; 0x91d8
   13fc8:	movt	r7, #2
   13fcc:	cmp	r0, r7
   13fd0:	beq	13fe8 <ftello64@plt+0x2b0c>
   13fd4:	bl	16ae0 <ftello64@plt+0x5604>
   13fd8:	movw	r0, #37176	; 0x9138
   13fdc:	mov	r6, #256	; 0x100
   13fe0:	movt	r0, #2
   13fe4:	strd	r6, [r0]
   13fe8:	movw	r6, #37176	; 0x9138
   13fec:	movt	r6, #2
   13ff0:	cmp	r4, r6
   13ff4:	beq	14004 <ftello64@plt+0x2b28>
   13ff8:	mov	r0, r4
   13ffc:	bl	16ae0 <ftello64@plt+0x5604>
   14000:	str	r6, [r8]
   14004:	mov	r0, #1
   14008:	str	r0, [r5]
   1400c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14010:	movw	r3, #37288	; 0x91a8
   14014:	mvn	r2, #0
   14018:	movt	r3, #2
   1401c:	b	14020 <ftello64@plt+0x2b44>
   14020:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14024:	add	fp, sp, #28
   14028:	sub	sp, sp, #44	; 0x2c
   1402c:	mov	r7, r3
   14030:	str	r2, [sp, #36]	; 0x24
   14034:	str	r1, [sp, #32]
   14038:	mov	r5, r0
   1403c:	bl	113b0 <__errno_location@plt>
   14040:	cmp	r5, #0
   14044:	blt	141b0 <ftello64@plt+0x2cd4>
   14048:	cmn	r5, #-2147483647	; 0x80000001
   1404c:	beq	141b0 <ftello64@plt+0x2cd4>
   14050:	movw	r8, #37172	; 0x9134
   14054:	movw	r4, #37168	; 0x9130
   14058:	str	r0, [sp, #28]
   1405c:	ldr	r0, [r0]
   14060:	movt	r8, #2
   14064:	movt	r4, #2
   14068:	ldr	r1, [r8]
   1406c:	ldr	r6, [r4]
   14070:	str	r0, [sp, #24]
   14074:	cmp	r1, r5
   14078:	ble	14084 <ftello64@plt+0x2ba8>
   1407c:	mov	sl, r6
   14080:	b	140ec <ftello64@plt+0x2c10>
   14084:	movw	r9, #37176	; 0x9138
   14088:	mov	r0, #8
   1408c:	add	r2, r5, #1
   14090:	str	r1, [fp, #-32]	; 0xffffffe0
   14094:	mvn	r3, #-2147483648	; 0x80000000
   14098:	movt	r9, #2
   1409c:	str	r0, [sp]
   140a0:	sub	r2, r2, r1
   140a4:	sub	r1, fp, #32
   140a8:	subs	r0, r6, r9
   140ac:	movne	r0, r6
   140b0:	bl	15df4 <ftello64@plt+0x4918>
   140b4:	cmp	r6, r9
   140b8:	mov	sl, r0
   140bc:	str	r0, [r4]
   140c0:	ldrdeq	r0, [r9]
   140c4:	stmeq	sl, {r0, r1}
   140c8:	ldr	r1, [r8]
   140cc:	ldr	r2, [fp, #-32]	; 0xffffffe0
   140d0:	add	r0, sl, r1, lsl #3
   140d4:	sub	r1, r2, r1
   140d8:	lsl	r2, r1, #3
   140dc:	mov	r1, #0
   140e0:	bl	113d4 <memset@plt>
   140e4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   140e8:	str	r0, [r8]
   140ec:	mov	r9, sl
   140f0:	ldr	r6, [r9, r5, lsl #3]!
   140f4:	ldr	r4, [r9, #4]!
   140f8:	ldm	r7, {r0, r1}
   140fc:	ldr	r2, [r7, #40]	; 0x28
   14100:	ldr	r3, [r7, #44]	; 0x2c
   14104:	orr	r8, r1, #1
   14108:	add	r1, r7, #8
   1410c:	stm	sp, {r0, r8}
   14110:	add	r0, sp, #8
   14114:	str	r1, [sp, #20]
   14118:	stm	r0, {r1, r2, r3}
   1411c:	mov	r0, r4
   14120:	mov	r1, r6
   14124:	ldr	r2, [sp, #32]
   14128:	ldr	r3, [sp, #36]	; 0x24
   1412c:	bl	12e00 <ftello64@plt+0x1924>
   14130:	cmp	r6, r0
   14134:	bhi	14198 <ftello64@plt+0x2cbc>
   14138:	add	r6, r0, #1
   1413c:	movw	r0, #37336	; 0x91d8
   14140:	movt	r0, #2
   14144:	str	r6, [sl, r5, lsl #3]
   14148:	cmp	r4, r0
   1414c:	beq	14158 <ftello64@plt+0x2c7c>
   14150:	mov	r0, r4
   14154:	bl	16ae0 <ftello64@plt+0x5604>
   14158:	mov	r0, r6
   1415c:	bl	15cc4 <ftello64@plt+0x47e8>
   14160:	str	r0, [r9]
   14164:	mov	r4, r0
   14168:	add	r3, sp, #8
   1416c:	ldr	r0, [r7]
   14170:	ldr	r1, [r7, #40]	; 0x28
   14174:	ldr	r2, [r7, #44]	; 0x2c
   14178:	stm	sp, {r0, r8}
   1417c:	ldr	r0, [sp, #20]
   14180:	stm	r3, {r0, r1, r2}
   14184:	mov	r0, r4
   14188:	mov	r1, r6
   1418c:	ldr	r2, [sp, #32]
   14190:	ldr	r3, [sp, #36]	; 0x24
   14194:	bl	12e00 <ftello64@plt+0x1924>
   14198:	ldr	r0, [sp, #28]
   1419c:	ldr	r1, [sp, #24]
   141a0:	str	r1, [r0]
   141a4:	mov	r0, r4
   141a8:	sub	sp, fp, #28
   141ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   141b0:	bl	114ac <abort@plt>
   141b4:	movw	r3, #37288	; 0x91a8
   141b8:	movt	r3, #2
   141bc:	b	14020 <ftello64@plt+0x2b44>
   141c0:	movw	r3, #37288	; 0x91a8
   141c4:	mov	r1, r0
   141c8:	mov	r0, #0
   141cc:	mvn	r2, #0
   141d0:	movt	r3, #2
   141d4:	b	14020 <ftello64@plt+0x2b44>
   141d8:	movw	r3, #37288	; 0x91a8
   141dc:	mov	r2, r1
   141e0:	mov	r1, r0
   141e4:	mov	r0, #0
   141e8:	movt	r3, #2
   141ec:	b	14020 <ftello64@plt+0x2b44>
   141f0:	push	{fp, lr}
   141f4:	mov	fp, sp
   141f8:	sub	sp, sp, #48	; 0x30
   141fc:	vmov.i32	q8, #0	; 0x00000000
   14200:	mov	ip, #32
   14204:	mov	r3, sp
   14208:	mov	lr, r2
   1420c:	cmp	r1, #10
   14210:	add	r2, r3, #16
   14214:	vst1.64	{d16-d17}, [r3], ip
   14218:	vst1.64	{d16-d17}, [r3]
   1421c:	vst1.64	{d16-d17}, [r2]
   14220:	beq	14240 <ftello64@plt+0x2d64>
   14224:	str	r1, [sp]
   14228:	mov	r3, sp
   1422c:	mov	r1, lr
   14230:	mvn	r2, #0
   14234:	bl	14020 <ftello64@plt+0x2b44>
   14238:	mov	sp, fp
   1423c:	pop	{fp, pc}
   14240:	bl	114ac <abort@plt>
   14244:	push	{r4, sl, fp, lr}
   14248:	add	fp, sp, #8
   1424c:	sub	sp, sp, #48	; 0x30
   14250:	mov	ip, r3
   14254:	mov	r3, sp
   14258:	vmov.i32	q8, #0	; 0x00000000
   1425c:	mov	lr, #32
   14260:	cmp	r1, #10
   14264:	add	r4, r3, #16
   14268:	vst1.64	{d16-d17}, [r3], lr
   1426c:	vst1.64	{d16-d17}, [r3]
   14270:	vst1.64	{d16-d17}, [r4]
   14274:	beq	14294 <ftello64@plt+0x2db8>
   14278:	str	r1, [sp]
   1427c:	mov	r1, r2
   14280:	mov	r3, sp
   14284:	mov	r2, ip
   14288:	bl	14020 <ftello64@plt+0x2b44>
   1428c:	sub	sp, fp, #8
   14290:	pop	{r4, sl, fp, pc}
   14294:	bl	114ac <abort@plt>
   14298:	mov	r2, r1
   1429c:	mov	r1, r0
   142a0:	mov	r0, #0
   142a4:	b	141f0 <ftello64@plt+0x2d14>
   142a8:	mov	r3, r2
   142ac:	mov	r2, r1
   142b0:	mov	r1, r0
   142b4:	mov	r0, #0
   142b8:	b	14244 <ftello64@plt+0x2d68>
   142bc:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   142c0:	add	fp, sp, #24
   142c4:	sub	sp, sp, #48	; 0x30
   142c8:	movw	r8, #37288	; 0x91a8
   142cc:	mov	lr, r0
   142d0:	mov	r3, sp
   142d4:	mov	ip, r1
   142d8:	movt	r8, #2
   142dc:	mov	r1, r3
   142e0:	ldm	r8!, {r0, r4, r5, r6, r7, r9}
   142e4:	stmia	r1!, {r0, r4, r5, r6, r7, r9}
   142e8:	ldm	r8, {r0, r4, r5, r6, r7, r9}
   142ec:	stm	r1, {r0, r4, r5, r6, r7, r9}
   142f0:	ubfx	r0, r2, #5, #3
   142f4:	and	r2, r2, #31
   142f8:	mov	r4, #1
   142fc:	add	r0, r3, r0, lsl #2
   14300:	ldr	r1, [r0, #8]
   14304:	bic	r4, r4, r1, lsr r2
   14308:	eor	r1, r1, r4, lsl r2
   1430c:	mov	r2, ip
   14310:	str	r1, [r0, #8]
   14314:	mov	r0, #0
   14318:	mov	r1, lr
   1431c:	bl	14020 <ftello64@plt+0x2b44>
   14320:	sub	sp, fp, #24
   14324:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   14328:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1432c:	add	fp, sp, #24
   14330:	sub	sp, sp, #48	; 0x30
   14334:	movw	lr, #37288	; 0x91a8
   14338:	mov	ip, r0
   1433c:	mov	r3, sp
   14340:	movt	lr, #2
   14344:	mov	r2, r3
   14348:	ldm	lr!, {r0, r4, r5, r6, r7, r8}
   1434c:	stmia	r2!, {r0, r4, r5, r6, r7, r8}
   14350:	ldm	lr, {r0, r4, r5, r6, r7, r8}
   14354:	stm	r2, {r0, r4, r5, r6, r7, r8}
   14358:	ubfx	r0, r1, #5, #3
   1435c:	and	r1, r1, #31
   14360:	mov	r7, #1
   14364:	add	r0, r3, r0, lsl #2
   14368:	ldr	r2, [r0, #8]
   1436c:	bic	r7, r7, r2, lsr r1
   14370:	eor	r1, r2, r7, lsl r1
   14374:	mvn	r2, #0
   14378:	str	r1, [r0, #8]
   1437c:	mov	r0, #0
   14380:	mov	r1, ip
   14384:	bl	14020 <ftello64@plt+0x2b44>
   14388:	sub	sp, fp, #24
   1438c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14390:	push	{r4, r5, r6, r7, fp, lr}
   14394:	add	fp, sp, #16
   14398:	sub	sp, sp, #48	; 0x30
   1439c:	movw	lr, #37288	; 0x91a8
   143a0:	mov	ip, r0
   143a4:	mov	r3, sp
   143a8:	movt	lr, #2
   143ac:	mov	r2, r3
   143b0:	ldm	lr!, {r0, r1, r4, r5, r6, r7}
   143b4:	stmia	r2!, {r0, r1, r4, r5, r6, r7}
   143b8:	ldm	lr, {r0, r1, r4, r5, r6, r7}
   143bc:	stm	r2, {r0, r1, r4, r5, r6, r7}
   143c0:	mov	r1, ip
   143c4:	mvn	r2, #0
   143c8:	ldr	r0, [sp, #12]
   143cc:	orr	r0, r0, #67108864	; 0x4000000
   143d0:	str	r0, [sp, #12]
   143d4:	mov	r0, #0
   143d8:	bl	14020 <ftello64@plt+0x2b44>
   143dc:	sub	sp, fp, #16
   143e0:	pop	{r4, r5, r6, r7, fp, pc}
   143e4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   143e8:	add	fp, sp, #24
   143ec:	sub	sp, sp, #48	; 0x30
   143f0:	movw	r8, #37288	; 0x91a8
   143f4:	mov	ip, r1
   143f8:	mov	lr, r0
   143fc:	mov	r3, sp
   14400:	movt	r8, #2
   14404:	mov	r2, r3
   14408:	ldm	r8!, {r0, r1, r4, r5, r6, r7}
   1440c:	stmia	r2!, {r0, r1, r4, r5, r6, r7}
   14410:	ldm	r8, {r0, r1, r4, r5, r6, r7}
   14414:	stm	r2, {r0, r1, r4, r5, r6, r7}
   14418:	mov	r1, lr
   1441c:	mov	r2, ip
   14420:	ldr	r0, [sp, #12]
   14424:	orr	r0, r0, #67108864	; 0x4000000
   14428:	str	r0, [sp, #12]
   1442c:	mov	r0, #0
   14430:	bl	14020 <ftello64@plt+0x2b44>
   14434:	sub	sp, fp, #24
   14438:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1443c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14440:	add	fp, sp, #24
   14444:	sub	sp, sp, #96	; 0x60
   14448:	mov	lr, sp
   1444c:	vmov.i32	q8, #0	; 0x00000000
   14450:	mov	ip, r2
   14454:	cmp	r1, #10
   14458:	add	r3, lr, #16
   1445c:	mov	r2, lr
   14460:	vst1.64	{d16-d17}, [r3]
   14464:	mov	r3, #28
   14468:	vst1.64	{d16-d17}, [r2], r3
   1446c:	vst1.32	{d16-d17}, [r2]
   14470:	beq	144b0 <ftello64@plt+0x2fd4>
   14474:	str	r1, [sp, #48]	; 0x30
   14478:	add	r3, sp, #48	; 0x30
   1447c:	ldm	lr!, {r2, r4, r5, r6, r7}
   14480:	add	r1, r3, #4
   14484:	stmia	r1!, {r2, r4, r5, r6, r7}
   14488:	ldm	lr, {r2, r4, r5, r6, r7, r8}
   1448c:	stm	r1, {r2, r4, r5, r6, r7, r8}
   14490:	mvn	r2, #0
   14494:	ldr	r1, [sp, #60]	; 0x3c
   14498:	orr	r1, r1, #67108864	; 0x4000000
   1449c:	str	r1, [sp, #60]	; 0x3c
   144a0:	mov	r1, ip
   144a4:	bl	14020 <ftello64@plt+0x2b44>
   144a8:	sub	sp, fp, #24
   144ac:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   144b0:	bl	114ac <abort@plt>
   144b4:	push	{fp, lr}
   144b8:	mov	fp, sp
   144bc:	sub	sp, sp, #8
   144c0:	mvn	ip, #0
   144c4:	str	ip, [sp]
   144c8:	bl	144d4 <ftello64@plt+0x2ff8>
   144cc:	mov	sp, fp
   144d0:	pop	{fp, pc}
   144d4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   144d8:	add	fp, sp, #24
   144dc:	sub	sp, sp, #48	; 0x30
   144e0:	movw	ip, #37288	; 0x91a8
   144e4:	mov	lr, r3
   144e8:	mov	r3, sp
   144ec:	cmp	r1, #0
   144f0:	movt	ip, #2
   144f4:	cmpne	r2, #0
   144f8:	ldm	ip!, {r4, r5, r6, r7, r8, r9}
   144fc:	stmia	r3!, {r4, r5, r6, r7, r8, r9}
   14500:	ldm	ip, {r4, r5, r6, r7, r8, r9}
   14504:	stm	r3, {r4, r5, r6, r7, r8, r9}
   14508:	mov	r3, #10
   1450c:	str	r3, [sp]
   14510:	bne	14518 <ftello64@plt+0x303c>
   14514:	bl	114ac <abort@plt>
   14518:	ldr	ip, [fp, #8]
   1451c:	str	r2, [sp, #44]	; 0x2c
   14520:	str	r1, [sp, #40]	; 0x28
   14524:	mov	r3, sp
   14528:	mov	r1, lr
   1452c:	mov	r2, ip
   14530:	bl	14020 <ftello64@plt+0x2b44>
   14534:	sub	sp, fp, #24
   14538:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1453c:	push	{fp, lr}
   14540:	mov	fp, sp
   14544:	sub	sp, sp, #8
   14548:	mov	r3, r2
   1454c:	mov	r2, r1
   14550:	mov	r1, r0
   14554:	mvn	r0, #0
   14558:	str	r0, [sp]
   1455c:	mov	r0, #0
   14560:	bl	144d4 <ftello64@plt+0x2ff8>
   14564:	mov	sp, fp
   14568:	pop	{fp, pc}
   1456c:	push	{fp, lr}
   14570:	mov	fp, sp
   14574:	sub	sp, sp, #8
   14578:	mov	ip, r2
   1457c:	mov	r2, r1
   14580:	mov	r1, r0
   14584:	str	r3, [sp]
   14588:	mov	r0, #0
   1458c:	mov	r3, ip
   14590:	bl	144d4 <ftello64@plt+0x2ff8>
   14594:	mov	sp, fp
   14598:	pop	{fp, pc}
   1459c:	movw	r3, #37184	; 0x9140
   145a0:	movt	r3, #2
   145a4:	b	14020 <ftello64@plt+0x2b44>
   145a8:	movw	r3, #37184	; 0x9140
   145ac:	mov	r2, r1
   145b0:	mov	r1, r0
   145b4:	mov	r0, #0
   145b8:	movt	r3, #2
   145bc:	b	14020 <ftello64@plt+0x2b44>
   145c0:	movw	r3, #37184	; 0x9140
   145c4:	mvn	r2, #0
   145c8:	movt	r3, #2
   145cc:	b	14020 <ftello64@plt+0x2b44>
   145d0:	movw	r3, #37184	; 0x9140
   145d4:	mov	r1, r0
   145d8:	mov	r0, #0
   145dc:	mvn	r2, #0
   145e0:	movt	r3, #2
   145e4:	b	14020 <ftello64@plt+0x2b44>
   145e8:	push	{r4, r5, fp, lr}
   145ec:	add	fp, sp, #8
   145f0:	mov	r5, r0
   145f4:	mov	r4, r1
   145f8:	mov	r0, #0
   145fc:	mov	r2, #5
   14600:	mov	r1, r5
   14604:	bl	11284 <dcgettext@plt>
   14608:	cmp	r0, r5
   1460c:	popne	{r4, r5, fp, pc}
   14610:	bl	17a58 <ftello64@plt+0x657c>
   14614:	ldrb	r1, [r0]
   14618:	and	r1, r1, #223	; 0xdf
   1461c:	cmp	r1, #71	; 0x47
   14620:	beq	14688 <ftello64@plt+0x31ac>
   14624:	cmp	r1, #85	; 0x55
   14628:	bne	146ac <ftello64@plt+0x31d0>
   1462c:	ldrb	r1, [r0, #1]
   14630:	and	r1, r1, #223	; 0xdf
   14634:	cmp	r1, #84	; 0x54
   14638:	bne	146ac <ftello64@plt+0x31d0>
   1463c:	ldrb	r1, [r0, #2]
   14640:	and	r1, r1, #223	; 0xdf
   14644:	cmp	r1, #70	; 0x46
   14648:	ldrbeq	r1, [r0, #3]
   1464c:	cmpeq	r1, #45	; 0x2d
   14650:	bne	146ac <ftello64@plt+0x31d0>
   14654:	ldrb	r1, [r0, #4]
   14658:	cmp	r1, #56	; 0x38
   1465c:	ldrbeq	r0, [r0, #5]
   14660:	cmpeq	r0, #0
   14664:	bne	146ac <ftello64@plt+0x31d0>
   14668:	ldrb	r1, [r5]
   1466c:	movw	r2, #34775	; 0x87d7
   14670:	movw	r0, #34779	; 0x87db
   14674:	movt	r2, #1
   14678:	movt	r0, #1
   1467c:	cmp	r1, #96	; 0x60
   14680:	moveq	r0, r2
   14684:	pop	{r4, r5, fp, pc}
   14688:	ldrb	r1, [r0, #1]
   1468c:	and	r1, r1, #223	; 0xdf
   14690:	cmp	r1, #66	; 0x42
   14694:	bne	146ac <ftello64@plt+0x31d0>
   14698:	ldrb	r1, [r0, #2]
   1469c:	cmp	r1, #49	; 0x31
   146a0:	ldrbeq	r1, [r0, #3]
   146a4:	cmpeq	r1, #56	; 0x38
   146a8:	beq	146c8 <ftello64@plt+0x31ec>
   146ac:	movw	r1, #34769	; 0x87d1
   146b0:	movw	r0, #34773	; 0x87d5
   146b4:	cmp	r4, #9
   146b8:	movt	r1, #1
   146bc:	movt	r0, #1
   146c0:	moveq	r0, r1
   146c4:	pop	{r4, r5, fp, pc}
   146c8:	ldrb	r1, [r0, #4]
   146cc:	cmp	r1, #48	; 0x30
   146d0:	ldrbeq	r1, [r0, #5]
   146d4:	cmpeq	r1, #51	; 0x33
   146d8:	bne	146ac <ftello64@plt+0x31d0>
   146dc:	ldrb	r1, [r0, #6]
   146e0:	cmp	r1, #48	; 0x30
   146e4:	ldrbeq	r0, [r0, #7]
   146e8:	cmpeq	r0, #0
   146ec:	bne	146ac <ftello64@plt+0x31d0>
   146f0:	ldrb	r1, [r5]
   146f4:	movw	r2, #34783	; 0x87df
   146f8:	movw	r0, #34787	; 0x87e3
   146fc:	movt	r2, #1
   14700:	movt	r0, #1
   14704:	b	1467c <ftello64@plt+0x31a0>
   14708:	push	{r4, sl, fp, lr}
   1470c:	add	fp, sp, #8
   14710:	mov	r4, r0
   14714:	mov	r0, #24
   14718:	bl	15c94 <ftello64@plt+0x47b8>
   1471c:	mov	r1, r0
   14720:	vmov.i32	q8, #0	; 0x00000000
   14724:	str	r4, [r1], #8
   14728:	vst1.64	{d16-d17}, [r1]
   1472c:	pop	{r4, sl, fp, pc}
   14730:	push	{r4, sl, fp, lr}
   14734:	add	fp, sp, #8
   14738:	bl	14c70 <ftello64@plt+0x3794>
   1473c:	cmp	r0, #0
   14740:	moveq	r0, #0
   14744:	popeq	{r4, sl, fp, pc}
   14748:	mov	r4, r0
   1474c:	mov	r0, #24
   14750:	bl	15c94 <ftello64@plt+0x47b8>
   14754:	mov	r1, r0
   14758:	vmov.i32	q8, #0	; 0x00000000
   1475c:	str	r4, [r1], #8
   14760:	vst1.64	{d16-d17}, [r1]
   14764:	pop	{r4, sl, fp, pc}
   14768:	ldr	r0, [r0]
   1476c:	bx	lr
   14770:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14774:	add	fp, sp, #28
   14778:	sub	sp, sp, #60	; 0x3c
   1477c:	ldr	r1, [r0]
   14780:	ldr	r9, [r0, #12]
   14784:	ldr	r7, [r0, #20]
   14788:	mov	r5, r3
   1478c:	mov	r6, r2
   14790:	mov	sl, #255	; 0xff
   14794:	str	r1, [sp, #8]
   14798:	mov	r1, r0
   1479c:	ldr	r8, [r0, #8]!
   147a0:	ldr	r4, [r1, #16]!
   147a4:	str	r0, [sp, #4]
   147a8:	adds	r0, r2, #1
   147ac:	str	r0, [sp, #24]
   147b0:	adc	r0, r3, #0
   147b4:	str	r1, [sp]
   147b8:	str	r0, [sp, #20]
   147bc:	subs	r0, r4, r6
   147c0:	sbcs	r0, r7, r5
   147c4:	bcs	14828 <ftello64@plt+0x334c>
   147c8:	mov	r2, #0
   147cc:	mov	r0, r4
   147d0:	mov	r1, r7
   147d4:	lsl	r1, r1, #8
   147d8:	add	r2, r2, #1
   147dc:	orr	r1, r1, r0, lsr #24
   147e0:	orr	r0, sl, r0, lsl #8
   147e4:	subs	r3, r0, r6
   147e8:	sbcs	r3, r1, r5
   147ec:	bcc	147d4 <ftello64@plt+0x32f8>
   147f0:	ldr	r0, [sp, #8]
   147f4:	sub	r1, fp, #36	; 0x24
   147f8:	bl	14dec <ftello64@plt+0x3910>
   147fc:	sub	r0, fp, #36	; 0x24
   14800:	lsl	r1, r9, #8
   14804:	orr	r9, r1, r8, lsr #24
   14808:	ldrb	r1, [r0], #1
   1480c:	orr	r8, r1, r8, lsl #8
   14810:	lsl	r1, r7, #8
   14814:	orr	r7, r1, r4, lsr #24
   14818:	orr	r4, sl, r4, lsl #8
   1481c:	subs	r1, r4, r6
   14820:	sbcs	r1, r7, r5
   14824:	bcc	14800 <ftello64@plt+0x3324>
   14828:	eor	r0, r4, r6
   1482c:	eor	r1, r7, r5
   14830:	orrs	r0, r0, r1
   14834:	beq	14910 <ftello64@plt+0x3434>
   14838:	str	r4, [fp, #-40]	; 0xffffffd8
   1483c:	ldr	r4, [sp, #24]
   14840:	str	r7, [sp, #44]	; 0x2c
   14844:	ldr	r7, [sp, #20]
   14848:	mov	r0, r8
   1484c:	mov	r1, r9
   14850:	mov	r2, r4
   14854:	mov	r3, r7
   14858:	bl	17e08 <ftello64@plt+0x692c>
   1485c:	umull	r2, r3, r0, r4
   14860:	str	r0, [sp, #16]
   14864:	str	r1, [sp, #12]
   14868:	str	r8, [sp, #40]	; 0x28
   1486c:	str	r9, [sp, #36]	; 0x24
   14870:	mla	r0, r0, r7, r3
   14874:	subs	r8, r8, r2
   14878:	mov	r3, r7
   1487c:	mla	r1, r1, r4, r0
   14880:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14884:	sbc	r9, r9, r1
   14888:	subs	r2, r0, r6
   1488c:	ldr	r0, [sp, #44]	; 0x2c
   14890:	str	r2, [sp, #32]
   14894:	sbc	r1, r0, r5
   14898:	mov	r0, r2
   1489c:	mov	r2, r4
   148a0:	str	r1, [sp, #28]
   148a4:	bl	17e08 <ftello64@plt+0x692c>
   148a8:	umull	r2, r3, r0, r4
   148ac:	mov	ip, r1
   148b0:	mla	r3, r0, r7, r3
   148b4:	mla	r3, r1, r4, r3
   148b8:	ldr	r1, [sp, #32]
   148bc:	subs	r2, r1, r2
   148c0:	ldr	r1, [sp, #28]
   148c4:	sbc	r3, r1, r3
   148c8:	ldr	r1, [fp, #-40]	; 0xffffffd8
   148cc:	subs	r4, r2, #1
   148d0:	sbc	r7, r3, #0
   148d4:	subs	r2, r1, r2
   148d8:	ldr	r1, [sp, #44]	; 0x2c
   148dc:	sbc	r3, r1, r3
   148e0:	ldr	r1, [sp, #40]	; 0x28
   148e4:	subs	r2, r2, r1
   148e8:	ldr	r1, [sp, #36]	; 0x24
   148ec:	sbcs	r2, r3, r1
   148f0:	bcc	147bc <ftello64@plt+0x32e0>
   148f4:	ldr	r2, [sp, #4]
   148f8:	ldr	r3, [sp, #16]
   148fc:	ldr	r7, [sp, #12]
   14900:	stm	r2, {r3, r7}
   14904:	ldr	r2, [sp]
   14908:	stm	r2, {r0, ip}
   1490c:	b	1491c <ftello64@plt+0x3440>
   14910:	ldr	r0, [sp, #4]
   14914:	vmov.i32	q8, #0	; 0x00000000
   14918:	vst1.64	{d16-d17}, [r0]
   1491c:	mov	r0, r8
   14920:	mov	r1, r9
   14924:	sub	sp, fp, #28
   14928:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1492c:	push	{r4, sl, fp, lr}
   14930:	add	fp, sp, #8
   14934:	mov	r1, #24
   14938:	mvn	r2, #0
   1493c:	mov	r4, r0
   14940:	bl	11440 <__explicit_bzero_chk@plt>
   14944:	mov	r0, r4
   14948:	pop	{r4, sl, fp, lr}
   1494c:	b	16ae0 <ftello64@plt+0x5604>
   14950:	push	{r4, r5, r6, r7, fp, lr}
   14954:	add	fp, sp, #16
   14958:	mov	r4, r0
   1495c:	ldr	r0, [r0]
   14960:	bl	14f40 <ftello64@plt+0x3a64>
   14964:	mov	r5, r0
   14968:	bl	113b0 <__errno_location@plt>
   1496c:	ldr	r7, [r0]
   14970:	mov	r6, r0
   14974:	mov	r0, r4
   14978:	mov	r1, #24
   1497c:	mvn	r2, #0
   14980:	bl	11440 <__explicit_bzero_chk@plt>
   14984:	mov	r0, r4
   14988:	bl	16ae0 <ftello64@plt+0x5604>
   1498c:	mov	r0, r5
   14990:	str	r7, [r6]
   14994:	pop	{r4, r5, r6, r7, fp, pc}
   14998:	clz	r2, r1
   1499c:	cmp	r1, #0
   149a0:	mov	r3, #7
   149a4:	rsbne	r1, r2, #32
   149a8:	asr	r2, r1, #31
   149ac:	mul	r2, r2, r0
   149b0:	umlal	r3, r2, r1, r0
   149b4:	lsr	r0, r3, #3
   149b8:	orr	r0, r0, r2, lsl #29
   149bc:	bx	lr
   149c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   149c4:	add	fp, sp, #28
   149c8:	sub	sp, sp, #36	; 0x24
   149cc:	cmp	r1, #0
   149d0:	beq	14a10 <ftello64@plt+0x3534>
   149d4:	mov	r6, r2
   149d8:	mov	r9, r1
   149dc:	mov	r5, r0
   149e0:	cmp	r1, #1
   149e4:	bne	14a18 <ftello64@plt+0x353c>
   149e8:	mov	r0, #4
   149ec:	bl	15c94 <ftello64@plt+0x47b8>
   149f0:	mov	r7, r0
   149f4:	mov	r0, #0
   149f8:	subs	r2, r6, #1
   149fc:	sbc	r3, r0, #0
   14a00:	mov	r0, r5
   14a04:	bl	14770 <ftello64@plt+0x3294>
   14a08:	str	r0, [r7]
   14a0c:	b	14c38 <ftello64@plt+0x375c>
   14a10:	mov	r7, #0
   14a14:	b	14c38 <ftello64@plt+0x375c>
   14a18:	cmp	r6, #131072	; 0x20000
   14a1c:	bcc	14a78 <ftello64@plt+0x359c>
   14a20:	udiv	r0, r6, r9
   14a24:	cmp	r0, #31
   14a28:	bls	14aa0 <ftello64@plt+0x35c4>
   14a2c:	movw	r0, #27360	; 0x6ae0
   14a30:	movw	r2, #19528	; 0x4c48
   14a34:	movw	r3, #19544	; 0x4c58
   14a38:	mov	r1, #0
   14a3c:	movt	r0, #1
   14a40:	movt	r2, #1
   14a44:	movt	r3, #1
   14a48:	str	r0, [sp]
   14a4c:	lsl	r0, r9, #1
   14a50:	bl	16f80 <ftello64@plt+0x5aa4>
   14a54:	cmp	r0, #0
   14a58:	beq	14c44 <ftello64@plt+0x3768>
   14a5c:	mov	r4, r0
   14a60:	mov	r0, r9
   14a64:	mov	r1, #4
   14a68:	bl	15d64 <ftello64@plt+0x4888>
   14a6c:	mov	r7, r0
   14a70:	mov	r0, #1
   14a74:	b	14a98 <ftello64@plt+0x35bc>
   14a78:	mov	r0, r6
   14a7c:	mov	r1, #4
   14a80:	bl	15d64 <ftello64@plt+0x4888>
   14a84:	mov	r7, r0
   14a88:	cmp	r6, #0
   14a8c:	bne	14ab0 <ftello64@plt+0x35d4>
   14a90:	mov	r4, #0
   14a94:	mov	r0, #0
   14a98:	str	r0, [sp, #16]
   14a9c:	b	14ad8 <ftello64@plt+0x35fc>
   14aa0:	mov	r0, r6
   14aa4:	mov	r1, #4
   14aa8:	bl	15d64 <ftello64@plt+0x4888>
   14aac:	mov	r7, r0
   14ab0:	mov	r0, #0
   14ab4:	str	r0, [r7, r0, lsl #2]
   14ab8:	add	r0, r0, #1
   14abc:	cmp	r6, r0
   14ac0:	bne	14ab4 <ftello64@plt+0x35d8>
   14ac4:	mov	r0, #0
   14ac8:	mov	r4, #0
   14acc:	cmp	r9, #0
   14ad0:	str	r0, [sp, #16]
   14ad4:	beq	14c24 <ftello64@plt+0x3748>
   14ad8:	mov	r3, #0
   14adc:	mov	r8, #0
   14ae0:	str	r9, [sp, #12]
   14ae4:	str	r5, [sp, #8]
   14ae8:	str	r7, [sp, #4]
   14aec:	subs	r2, r6, #1
   14af0:	mov	r0, r5
   14af4:	sbc	r3, r3, #0
   14af8:	bl	14770 <ftello64@plt+0x3294>
   14afc:	mov	r2, r5
   14b00:	add	r5, r8, r0
   14b04:	ldr	r0, [sp, #16]
   14b08:	mov	sl, #0
   14b0c:	cmp	r0, #0
   14b10:	beq	14b74 <ftello64@plt+0x3698>
   14b14:	mov	r0, r4
   14b18:	add	r1, sp, #28
   14b1c:	str	sl, [sp, #32]
   14b20:	str	r8, [sp, #28]
   14b24:	bl	17948 <ftello64@plt+0x646c>
   14b28:	mov	r9, r0
   14b2c:	mov	r0, r4
   14b30:	add	r1, sp, #20
   14b34:	str	r5, [sp, #20]
   14b38:	str	sl, [sp, #24]
   14b3c:	mov	r7, r4
   14b40:	bl	17948 <ftello64@plt+0x646c>
   14b44:	mov	sl, r0
   14b48:	cmp	r9, #0
   14b4c:	bne	14b64 <ftello64@plt+0x3688>
   14b50:	mov	r0, #8
   14b54:	bl	15c94 <ftello64@plt+0x47b8>
   14b58:	mov	r9, r0
   14b5c:	str	r8, [r0]
   14b60:	str	r8, [r0, #4]
   14b64:	cmp	sl, #0
   14b68:	beq	14b90 <ftello64@plt+0x36b4>
   14b6c:	ldr	r5, [sl, #4]
   14b70:	b	14ba4 <ftello64@plt+0x36c8>
   14b74:	ldr	r0, [r7, r8, lsl #2]
   14b78:	ldr	r1, [r7, r5, lsl #2]
   14b7c:	mov	r3, #0
   14b80:	str	r1, [r7, r8, lsl #2]
   14b84:	str	r0, [r7, r5, lsl #2]
   14b88:	mov	r5, r2
   14b8c:	b	14bfc <ftello64@plt+0x3720>
   14b90:	mov	r0, #8
   14b94:	bl	15c94 <ftello64@plt+0x47b8>
   14b98:	mov	sl, r0
   14b9c:	str	r5, [r0]
   14ba0:	str	r5, [r0, #4]
   14ba4:	ldr	r0, [r9, #4]
   14ba8:	str	r5, [r9, #4]
   14bac:	mov	r1, r9
   14bb0:	mov	r4, r7
   14bb4:	str	r0, [sl, #4]
   14bb8:	mov	r0, r7
   14bbc:	bl	17908 <ftello64@plt+0x642c>
   14bc0:	cmp	r0, #0
   14bc4:	beq	14c44 <ftello64@plt+0x3768>
   14bc8:	mov	r0, r4
   14bcc:	mov	r1, sl
   14bd0:	bl	17908 <ftello64@plt+0x642c>
   14bd4:	cmp	r0, #0
   14bd8:	mov	r3, #0
   14bdc:	beq	14c44 <ftello64@plt+0x3768>
   14be0:	ldr	r0, [r9, #4]
   14be4:	ldr	r1, [sp, #4]
   14be8:	ldr	r5, [sp, #8]
   14bec:	ldr	r9, [sp, #12]
   14bf0:	mov	r4, r7
   14bf4:	str	r0, [r1, r8, lsl #2]
   14bf8:	mov	r7, r1
   14bfc:	add	r8, r8, #1
   14c00:	sub	r6, r6, #1
   14c04:	cmp	r8, r9
   14c08:	bcc	14aec <ftello64@plt+0x3610>
   14c0c:	ldr	r0, [sp, #16]
   14c10:	cmp	r0, #0
   14c14:	beq	14c24 <ftello64@plt+0x3748>
   14c18:	mov	r0, r4
   14c1c:	bl	172ac <ftello64@plt+0x5dd0>
   14c20:	b	14c38 <ftello64@plt+0x375c>
   14c24:	mov	r0, r7
   14c28:	mov	r1, r9
   14c2c:	mov	r2, #4
   14c30:	bl	15c58 <ftello64@plt+0x477c>
   14c34:	mov	r7, r0
   14c38:	mov	r0, r7
   14c3c:	sub	sp, fp, #28
   14c40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14c44:	bl	160e4 <ftello64@plt+0x4c08>
   14c48:	ldr	r0, [r0]
   14c4c:	udiv	r2, r0, r1
   14c50:	mls	r0, r2, r1, r0
   14c54:	bx	lr
   14c58:	ldr	r1, [r1]
   14c5c:	ldr	r0, [r0]
   14c60:	sub	r0, r0, r1
   14c64:	clz	r0, r0
   14c68:	lsr	r0, r0, #5
   14c6c:	bx	lr
   14c70:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   14c74:	add	fp, sp, #24
   14c78:	cmp	r1, #0
   14c7c:	beq	14cb4 <ftello64@plt+0x37d8>
   14c80:	mov	r5, r1
   14c84:	mov	r6, r0
   14c88:	cmp	r0, #0
   14c8c:	beq	14cd8 <ftello64@plt+0x37fc>
   14c90:	movw	r1, #34876	; 0x883c
   14c94:	mov	r0, r6
   14c98:	movt	r1, #1
   14c9c:	bl	16a34 <ftello64@plt+0x5558>
   14ca0:	mov	r7, r0
   14ca4:	cmp	r0, #0
   14ca8:	bne	14cdc <ftello64@plt+0x3800>
   14cac:	mov	r9, #0
   14cb0:	b	14d84 <ftello64@plt+0x38a8>
   14cb4:	movw	r0, #2076	; 0x81c
   14cb8:	bl	15c94 <ftello64@plt+0x47b8>
   14cbc:	movw	r1, #20292	; 0x4f44
   14cc0:	mov	r9, r0
   14cc4:	mov	r0, #0
   14cc8:	movt	r1, #1
   14ccc:	stm	r9, {r0, r1}
   14cd0:	str	r0, [r9, #8]
   14cd4:	b	14d84 <ftello64@plt+0x38a8>
   14cd8:	mov	r7, #0
   14cdc:	movw	r0, #2076	; 0x81c
   14ce0:	bl	15c94 <ftello64@plt+0x47b8>
   14ce4:	mov	r9, r0
   14ce8:	movw	r0, #20292	; 0x4f44
   14cec:	cmp	r7, #0
   14cf0:	movt	r0, #1
   14cf4:	str	r7, [r9]
   14cf8:	stmib	r9, {r0, r6}
   14cfc:	beq	14d20 <ftello64@plt+0x3844>
   14d00:	cmp	r5, #2048	; 0x800
   14d04:	add	r1, r9, #12
   14d08:	mov	r0, r7
   14d0c:	mov	r2, #0
   14d10:	movcs	r5, #2048	; 0x800
   14d14:	mov	r3, r5
   14d18:	bl	113c8 <setvbuf@plt>
   14d1c:	b	14d84 <ftello64@plt+0x38a8>
   14d20:	cmp	r5, #1024	; 0x400
   14d24:	mov	r0, #0
   14d28:	add	r8, r9, #16
   14d2c:	movcs	r5, #1024	; 0x400
   14d30:	str	r0, [r9, #12]
   14d34:	cmp	r5, #1
   14d38:	blt	14d7c <ftello64@plt+0x38a0>
   14d3c:	add	r6, r8, r5
   14d40:	mov	r5, r8
   14d44:	sub	r1, r6, r5
   14d48:	mov	r0, r5
   14d4c:	mov	r2, #0
   14d50:	bl	11488 <getrandom@plt>
   14d54:	cmp	r0, #0
   14d58:	blt	14d64 <ftello64@plt+0x3888>
   14d5c:	add	r5, r5, r0
   14d60:	b	14d74 <ftello64@plt+0x3898>
   14d64:	bl	113b0 <__errno_location@plt>
   14d68:	ldr	r4, [r0]
   14d6c:	cmp	r4, #4
   14d70:	bne	14d8c <ftello64@plt+0x38b0>
   14d74:	cmp	r5, r6
   14d78:	bcc	14d44 <ftello64@plt+0x3868>
   14d7c:	mov	r0, r8
   14d80:	bl	151e4 <ftello64@plt+0x3d08>
   14d84:	mov	r0, r9
   14d88:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   14d8c:	mov	r7, r0
   14d90:	mov	r0, r9
   14d94:	bl	14da0 <ftello64@plt+0x38c4>
   14d98:	str	r4, [r7]
   14d9c:	b	14cac <ftello64@plt+0x37d0>
   14da0:	push	{r4, r5, fp, lr}
   14da4:	add	fp, sp, #8
   14da8:	ldr	r4, [r0]
   14dac:	movw	r1, #2076	; 0x81c
   14db0:	mvn	r2, #0
   14db4:	mov	r5, r0
   14db8:	bl	11440 <__explicit_bzero_chk@plt>
   14dbc:	mov	r0, r5
   14dc0:	bl	16ae0 <ftello64@plt+0x5604>
   14dc4:	cmp	r4, #0
   14dc8:	moveq	r0, #0
   14dcc:	popeq	{r4, r5, fp, pc}
   14dd0:	mov	r0, r4
   14dd4:	pop	{r4, r5, fp, lr}
   14dd8:	b	12764 <ftello64@plt+0x1288>
   14ddc:	str	r1, [r0, #4]
   14de0:	bx	lr
   14de4:	str	r1, [r0, #8]
   14de8:	bx	lr
   14dec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14df0:	add	fp, sp, #28
   14df4:	sub	sp, sp, #4
   14df8:	ldr	r3, [r0]
   14dfc:	mov	r6, r2
   14e00:	mov	r5, r1
   14e04:	mov	sl, r0
   14e08:	cmp	r3, #0
   14e0c:	beq	14e84 <ftello64@plt+0x39a8>
   14e10:	mov	r0, r5
   14e14:	mov	r1, #1
   14e18:	mov	r2, r6
   14e1c:	bl	1147c <fread_unlocked@plt>
   14e20:	mov	r4, r0
   14e24:	sub	r6, r6, r0
   14e28:	bl	113b0 <__errno_location@plt>
   14e2c:	cmp	r6, #0
   14e30:	beq	14f38 <ftello64@plt+0x3a5c>
   14e34:	mov	r8, r0
   14e38:	ldr	r0, [sl]
   14e3c:	ldr	r7, [r8]
   14e40:	bl	11308 <ferror_unlocked@plt>
   14e44:	cmp	r0, #0
   14e48:	moveq	r7, r0
   14e4c:	str	r7, [r8]
   14e50:	ldr	r1, [sl, #4]
   14e54:	ldr	r0, [sl, #8]
   14e58:	blx	r1
   14e5c:	ldr	r3, [sl]
   14e60:	add	r5, r5, r4
   14e64:	mov	r1, #1
   14e68:	mov	r2, r6
   14e6c:	mov	r0, r5
   14e70:	bl	1147c <fread_unlocked@plt>
   14e74:	mov	r4, r0
   14e78:	subs	r6, r6, r0
   14e7c:	bne	14e38 <ftello64@plt+0x395c>
   14e80:	b	14f38 <ftello64@plt+0x3a5c>
   14e84:	ldr	r7, [sl, #12]
   14e88:	movw	r0, #1052	; 0x41c
   14e8c:	add	r9, sl, r0
   14e90:	sub	r0, r9, r7
   14e94:	cmp	r7, r6
   14e98:	add	r1, r0, #1024	; 0x400
   14e9c:	bcs	14f08 <ftello64@plt+0x3a2c>
   14ea0:	add	r8, sl, #16
   14ea4:	mov	r0, r5
   14ea8:	mov	r2, r7
   14eac:	bl	1123c <memcpy@plt>
   14eb0:	add	r5, r5, r7
   14eb4:	sub	r6, r6, r7
   14eb8:	tst	r5, #3
   14ebc:	beq	14ee0 <ftello64@plt+0x3a04>
   14ec0:	mov	r0, r8
   14ec4:	mov	r1, r9
   14ec8:	bl	14fb4 <ftello64@plt+0x3ad8>
   14ecc:	mov	r7, #1024	; 0x400
   14ed0:	cmp	r6, #1024	; 0x400
   14ed4:	mov	r1, r9
   14ed8:	bhi	14ea4 <ftello64@plt+0x39c8>
   14edc:	b	14f20 <ftello64@plt+0x3a44>
   14ee0:	cmp	r6, #1024	; 0x400
   14ee4:	bcc	14f10 <ftello64@plt+0x3a34>
   14ee8:	mov	r0, r8
   14eec:	mov	r1, r5
   14ef0:	bl	14fb4 <ftello64@plt+0x3ad8>
   14ef4:	subs	r6, r6, #1024	; 0x400
   14ef8:	add	r5, r5, #1024	; 0x400
   14efc:	bne	14ee0 <ftello64@plt+0x3a04>
   14f00:	mov	r0, #0
   14f04:	b	14f34 <ftello64@plt+0x3a58>
   14f08:	mov	r9, r1
   14f0c:	b	14f20 <ftello64@plt+0x3a44>
   14f10:	mov	r0, r8
   14f14:	mov	r1, r9
   14f18:	bl	14fb4 <ftello64@plt+0x3ad8>
   14f1c:	mov	r7, #1024	; 0x400
   14f20:	mov	r0, r5
   14f24:	mov	r1, r9
   14f28:	mov	r2, r6
   14f2c:	bl	1123c <memcpy@plt>
   14f30:	sub	r0, r7, r6
   14f34:	str	r0, [sl, #12]
   14f38:	sub	sp, fp, #28
   14f3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14f40:	b	14da0 <ftello64@plt+0x38c4>
   14f44:	push	{fp, lr}
   14f48:	mov	fp, sp
   14f4c:	cmp	r0, #0
   14f50:	beq	14fb0 <ftello64@plt+0x3ad4>
   14f54:	mov	r4, r0
   14f58:	movw	r0, #37164	; 0x912c
   14f5c:	movt	r0, #2
   14f60:	ldr	r5, [r0]
   14f64:	bl	113b0 <__errno_location@plt>
   14f68:	ldr	r6, [r0]
   14f6c:	movw	r0, #34879	; 0x883f
   14f70:	movw	r1, #34895	; 0x884f
   14f74:	mov	r2, #5
   14f78:	movt	r0, #1
   14f7c:	movt	r1, #1
   14f80:	cmp	r6, #0
   14f84:	moveq	r1, r0
   14f88:	mov	r0, #0
   14f8c:	bl	11284 <dcgettext@plt>
   14f90:	mov	r7, r0
   14f94:	mov	r0, r4
   14f98:	bl	145d0 <ftello64@plt+0x30f4>
   14f9c:	mov	r3, r0
   14fa0:	mov	r0, r5
   14fa4:	mov	r1, r6
   14fa8:	mov	r2, r7
   14fac:	bl	11320 <error@plt>
   14fb0:	bl	114ac <abort@plt>
   14fb4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   14fb8:	add	fp, sp, #24
   14fbc:	add	r6, r0, #1024	; 0x400
   14fc0:	add	lr, r0, #512	; 0x200
   14fc4:	ldm	r6, {r2, r3, r6}
   14fc8:	add	r6, r6, #1
   14fcc:	add	r4, r6, r3
   14fd0:	add	r3, r0, #16
   14fd4:	str	r6, [r0, #1032]	; 0x408
   14fd8:	mvn	r6, r0
   14fdc:	cmp	lr, r3
   14fe0:	movhi	r3, lr
   14fe4:	add	r3, r3, r6
   14fe8:	lsr	ip, r3, #4
   14fec:	mov	r3, #0
   14ff0:	mov	r5, r0
   14ff4:	eor	r2, r2, r2, lsl #13
   14ff8:	ldr	r6, [r5, r3]!
   14ffc:	and	r7, r6, #1020	; 0x3fc
   15000:	ldr	r8, [r0, r7]
   15004:	ldr	r7, [r5, #512]	; 0x200
   15008:	add	r2, r2, r7
   1500c:	add	r4, r2, r4
   15010:	add	r4, r4, r8
   15014:	eor	r8, r2, r2, lsr #6
   15018:	str	r4, [r5]
   1501c:	ubfx	r4, r4, #10, #8
   15020:	ldr	r4, [r0, r4, lsl #2]
   15024:	add	r4, r4, r6
   15028:	mov	r6, r1
   1502c:	str	r4, [r6, r3]!
   15030:	add	r3, r3, #16
   15034:	ldr	r2, [r5, #516]	; 0x204
   15038:	ldr	r7, [r5, #4]
   1503c:	add	r2, r2, r8
   15040:	add	r8, r2, r4
   15044:	and	r4, r7, #1020	; 0x3fc
   15048:	ldr	r4, [r0, r4]
   1504c:	add	r4, r8, r4
   15050:	eor	r8, r2, r2, lsl #2
   15054:	str	r4, [r5, #4]
   15058:	ubfx	r4, r4, #10, #8
   1505c:	ldr	r4, [r0, r4, lsl #2]
   15060:	add	r4, r4, r7
   15064:	str	r4, [r6, #4]
   15068:	ldr	r2, [r5, #520]	; 0x208
   1506c:	ldr	r7, [r5, #8]
   15070:	add	r2, r2, r8
   15074:	add	r8, r2, r4
   15078:	and	r4, r7, #1020	; 0x3fc
   1507c:	ldr	r4, [r0, r4]
   15080:	add	r4, r8, r4
   15084:	eor	r8, r2, r2, lsr #16
   15088:	str	r4, [r5, #8]
   1508c:	ubfx	r4, r4, #10, #8
   15090:	ldr	r4, [r0, r4, lsl #2]
   15094:	add	r4, r4, r7
   15098:	str	r4, [r6, #8]
   1509c:	ldr	r2, [r5, #524]	; 0x20c
   150a0:	ldr	r7, [r5, #12]
   150a4:	add	r2, r2, r8
   150a8:	add	r8, r2, r4
   150ac:	and	r4, r7, #1020	; 0x3fc
   150b0:	ldr	r4, [r0, r4]
   150b4:	add	r4, r8, r4
   150b8:	str	r4, [r5, #12]
   150bc:	ubfx	r4, r4, #10, #8
   150c0:	add	r5, r0, r3
   150c4:	ldr	r4, [r0, r4, lsl #2]
   150c8:	cmp	r5, lr
   150cc:	add	r4, r4, r7
   150d0:	str	r4, [r6, #12]
   150d4:	bcc	14ff0 <ftello64@plt+0x3b14>
   150d8:	lsl	lr, ip, #4
   150dc:	add	r9, r1, #16
   150e0:	add	ip, r0, #1024	; 0x400
   150e4:	mov	r3, r0
   150e8:	add	r5, r3, lr
   150ec:	eor	r2, r2, r2, lsl #13
   150f0:	add	r3, r3, #16
   150f4:	ldr	r7, [r5, #16]
   150f8:	ldr	r8, [r5, #-496]	; 0xfffffe10
   150fc:	and	r6, r7, #1020	; 0x3fc
   15100:	add	r2, r2, r8
   15104:	ldr	r6, [r0, r6]
   15108:	add	r4, r2, r4
   1510c:	eor	r8, r2, r2, lsr #6
   15110:	add	r4, r4, r6
   15114:	mov	r6, r9
   15118:	add	r9, r9, #16
   1511c:	str	r4, [r5, #16]
   15120:	ubfx	r4, r4, #10, #8
   15124:	ldr	r4, [r0, r4, lsl #2]
   15128:	add	r4, r4, r7
   1512c:	str	r4, [r6, lr]!
   15130:	ldr	r2, [r5, #20]
   15134:	ldr	r7, [r5, #-492]	; 0xfffffe14
   15138:	and	r1, r2, #1020	; 0x3fc
   1513c:	add	r7, r7, r8
   15140:	ldr	r1, [r0, r1]
   15144:	add	r4, r7, r4
   15148:	add	r1, r4, r1
   1514c:	str	r1, [r5, #20]
   15150:	ubfx	r1, r1, #10, #8
   15154:	ldr	r1, [r0, r1, lsl #2]
   15158:	add	r1, r1, r2
   1515c:	eor	r2, r7, r7, lsl #2
   15160:	str	r1, [r6, #4]
   15164:	ldr	r4, [r5, #-488]	; 0xfffffe18
   15168:	ldr	r7, [r5, #24]
   1516c:	add	r2, r4, r2
   15170:	and	r4, r7, #1020	; 0x3fc
   15174:	ldr	r4, [r0, r4]
   15178:	add	r1, r2, r1
   1517c:	eor	r2, r2, r2, lsr #16
   15180:	add	r1, r1, r4
   15184:	str	r1, [r5, #24]
   15188:	ubfx	r1, r1, #10, #8
   1518c:	ldr	r1, [r0, r1, lsl #2]
   15190:	add	r1, r1, r7
   15194:	str	r1, [r6, #8]
   15198:	ldr	r4, [r5, #-484]	; 0xfffffe1c
   1519c:	ldr	r7, [r5, #28]
   151a0:	add	r2, r4, r2
   151a4:	and	r4, r7, #1020	; 0x3fc
   151a8:	ldr	r4, [r0, r4]
   151ac:	add	r1, r2, r1
   151b0:	add	r1, r1, r4
   151b4:	str	r1, [r5, #28]
   151b8:	ubfx	r1, r1, #10, #8
   151bc:	ldr	r1, [r0, r1, lsl #2]
   151c0:	add	r4, r1, r7
   151c4:	add	r1, r3, lr
   151c8:	add	r1, r1, #16
   151cc:	str	r4, [r6, #12]
   151d0:	cmp	r1, ip
   151d4:	bcc	150e8 <ftello64@plt+0x3c0c>
   151d8:	str	r2, [r0, #1024]	; 0x400
   151dc:	str	r4, [r0, #1028]	; 0x404
   151e0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   151e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   151e8:	add	fp, sp, #28
   151ec:	sub	sp, sp, #28
   151f0:	str	r0, [sp, #20]
   151f4:	add	r7, r0, #28
   151f8:	movw	r0, #19064	; 0x4a78
   151fc:	movw	r6, #57178	; 0xdf5a
   15200:	movw	r5, #89	; 0x59
   15204:	movw	r1, #15947	; 0x3e4b
   15208:	movw	sl, #6872	; 0x1ad8
   1520c:	movw	r8, #15433	; 0x3c49
   15210:	movw	lr, #37145	; 0x9119
   15214:	mov	r9, #0
   15218:	movt	r0, #55594	; 0xd92a
   1521c:	movt	r6, #4967	; 0x1367
   15220:	movt	r5, #38361	; 0x95d9
   15224:	movt	r1, #49942	; 0xc316
   15228:	movt	sl, #3906	; 0xf42
   1522c:	movt	r8, #42266	; 0xa51a
   15230:	movt	lr, #12384	; 0x3060
   15234:	str	r0, [sp, #16]
   15238:	movw	r0, #59931	; 0xea1b
   1523c:	movt	r0, #50415	; 0xc4ef
   15240:	ldr	r3, [r7, #-28]	; 0xffffffe4
   15244:	str	r0, [sp, #24]
   15248:	ldr	r0, [r7]
   1524c:	str	lr, [sp, #4]
   15250:	add	r6, r3, r6
   15254:	ldr	r3, [sp, #20]
   15258:	str	r0, [sp, #12]
   1525c:	add	r3, r3, r9, lsl #2
   15260:	add	r9, r9, #8
   15264:	ldmib	r3, {r2, lr}
   15268:	ldr	r0, [r3, #12]
   1526c:	ldr	ip, [r3, #16]
   15270:	cmp	r9, #256	; 0x100
   15274:	add	r5, r2, r5
   15278:	add	r2, r0, sl
   1527c:	add	r4, lr, r1
   15280:	eor	r6, r6, r5, lsl #11
   15284:	add	r5, r4, r5
   15288:	add	r2, r2, r6
   1528c:	str	r6, [sp, #8]
   15290:	add	r6, r2, r4
   15294:	eor	r4, r5, r4, lsr #2
   15298:	eor	r0, r6, r2, lsl #8
   1529c:	ldr	r6, [r3, #20]
   152a0:	str	r4, [sp]
   152a4:	add	r1, r6, r8
   152a8:	ldr	r6, [sp, #16]
   152ac:	add	r1, r1, r0
   152b0:	add	r5, ip, r6
   152b4:	add	r5, r5, r4
   152b8:	ldr	r4, [sp, #4]
   152bc:	add	r2, r5, r2
   152c0:	add	r6, r1, r5
   152c4:	eor	sl, r2, r5, lsr #16
   152c8:	ldr	r5, [r3, #24]
   152cc:	ldr	r2, [sp, #24]
   152d0:	eor	ip, r6, r1, lsl #10
   152d4:	ldr	r6, [sp, #12]
   152d8:	str	ip, [sp, #16]
   152dc:	add	r5, r5, r2
   152e0:	add	r6, r6, r4
   152e4:	ldr	r2, [sp]
   152e8:	add	r5, r5, sl
   152ec:	add	r6, r6, ip
   152f0:	add	r1, r5, r1
   152f4:	eor	r8, r1, r5, lsr #4
   152f8:	ldr	r1, [sp, #8]
   152fc:	add	r5, r6, r5
   15300:	add	r4, r8, r1
   15304:	add	r1, r4, r6
   15308:	eor	lr, r1, r4, lsr #9
   1530c:	add	r1, lr, r0
   15310:	eor	r0, r5, r6, lsl #8
   15314:	add	r5, r0, r2
   15318:	add	r6, r5, r4
   1531c:	str	r6, [r7, #-28]	; 0xffffffe4
   15320:	str	r5, [r3, #4]
   15324:	str	r1, [r3, #8]
   15328:	str	sl, [r3, #12]
   1532c:	str	ip, [r3, #16]
   15330:	str	r8, [r3, #20]
   15334:	str	r0, [r3, #24]
   15338:	str	lr, [r7]
   1533c:	add	r7, r7, #32
   15340:	bcc	15240 <ftello64@plt+0x3d64>
   15344:	ldr	r3, [sp, #20]
   15348:	ldr	r9, [sp, #16]
   1534c:	mov	r4, #0
   15350:	add	r7, r3, #28
   15354:	str	r0, [sp, #24]
   15358:	ldr	r0, [r7]
   1535c:	ldr	r3, [r7, #-28]	; 0xffffffe4
   15360:	str	r0, [sp, #16]
   15364:	add	r0, r3, r6
   15368:	str	r0, [sp, #12]
   1536c:	ldr	r0, [sp, #20]
   15370:	add	r3, r0, r4, lsl #2
   15374:	add	r4, r4, #8
   15378:	ldmib	r3, {r6, ip}
   1537c:	ldr	r2, [r3, #16]
   15380:	ldr	r0, [r3, #12]
   15384:	cmp	r4, #256	; 0x100
   15388:	str	r2, [sp, #8]
   1538c:	ldr	r2, [sp, #12]
   15390:	add	r5, r6, r5
   15394:	add	r0, r0, sl
   15398:	add	r1, ip, r1
   1539c:	eor	r2, r2, r5, lsl #11
   153a0:	add	r0, r0, r2
   153a4:	str	r2, [sp, #12]
   153a8:	add	r2, r0, r1
   153ac:	eor	ip, r2, r0, lsl #8
   153b0:	ldr	r2, [r3, #20]
   153b4:	add	r2, r2, r8
   153b8:	add	r6, r2, ip
   153bc:	add	r2, r1, r5
   153c0:	eor	r5, r2, r1, lsr #2
   153c4:	ldr	r1, [sp, #8]
   153c8:	add	r1, r1, r9
   153cc:	add	r1, r1, r5
   153d0:	add	r0, r1, r0
   153d4:	add	r2, r6, r1
   153d8:	eor	sl, r0, r1, lsr #16
   153dc:	ldr	r0, [r3, #24]
   153e0:	ldr	r1, [sp, #24]
   153e4:	eor	r9, r2, r6, lsl #10
   153e8:	ldr	r2, [sp, #16]
   153ec:	add	r0, r0, r1
   153f0:	add	r2, r2, lr
   153f4:	add	r0, r0, sl
   153f8:	add	lr, r2, r9
   153fc:	add	r1, r0, r6
   15400:	eor	r8, r1, r0, lsr #4
   15404:	ldr	r1, [sp, #12]
   15408:	add	r0, lr, r0
   1540c:	eor	r0, r0, lr, lsl #8
   15410:	add	r5, r0, r5
   15414:	add	r6, r8, r1
   15418:	add	r1, r6, lr
   1541c:	eor	r1, r1, r6, lsr #9
   15420:	add	r6, r5, r6
   15424:	add	r2, r1, ip
   15428:	mov	lr, r1
   1542c:	str	r6, [r7, #-28]	; 0xffffffe4
   15430:	str	r5, [r3, #4]
   15434:	str	r2, [r3, #8]
   15438:	str	sl, [r3, #12]
   1543c:	str	r9, [r3, #16]
   15440:	str	r8, [r3, #20]
   15444:	str	r0, [r3, #24]
   15448:	str	lr, [r7]
   1544c:	mov	r1, r2
   15450:	add	r7, r7, #32
   15454:	bcc	15354 <ftello64@plt+0x3e78>
   15458:	ldr	r0, [sp, #20]
   1545c:	mov	r1, #0
   15460:	str	r1, [r0, #1024]	; 0x400
   15464:	str	r1, [r0, #1028]	; 0x404
   15468:	str	r1, [r0, #1032]	; 0x408
   1546c:	sub	sp, fp, #28
   15470:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15474:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15478:	add	fp, sp, #28
   1547c:	sub	sp, sp, #116	; 0x74
   15480:	mov	r8, r2
   15484:	mov	r9, r1
   15488:	mov	r4, r0
   1548c:	bl	113ec <fileno@plt>
   15490:	add	r1, sp, #8
   15494:	bl	17ff8 <ftello64@plt+0x6b1c>
   15498:	mov	r6, #8192	; 0x2000
   1549c:	cmp	r0, #0
   154a0:	blt	15508 <ftello64@plt+0x402c>
   154a4:	ldr	r0, [sp, #24]
   154a8:	and	r0, r0, #61440	; 0xf000
   154ac:	cmp	r0, #32768	; 0x8000
   154b0:	bne	15508 <ftello64@plt+0x402c>
   154b4:	mov	r0, r4
   154b8:	bl	114dc <ftello64@plt>
   154bc:	cmp	r1, #0
   154c0:	blt	15508 <ftello64@plt+0x402c>
   154c4:	ldr	r2, [sp, #56]	; 0x38
   154c8:	ldr	r3, [sp, #60]	; 0x3c
   154cc:	subs	r7, r0, r2
   154d0:	sbcs	r7, r1, r3
   154d4:	bge	15508 <ftello64@plt+0x402c>
   154d8:	subs	r0, r2, r0
   154dc:	mvn	r2, #-2147483647	; 0x80000001
   154e0:	sbc	r1, r3, r1
   154e4:	subs	r2, r2, r0
   154e8:	rscs	r1, r1, #0
   154ec:	bge	15504 <ftello64@plt+0x4028>
   154f0:	bl	113b0 <__errno_location@plt>
   154f4:	mov	r1, #12
   154f8:	mov	r7, #0
   154fc:	str	r1, [r0]
   15500:	b	15718 <ftello64@plt+0x423c>
   15504:	add	r6, r0, #1
   15508:	mov	r0, r6
   1550c:	bl	16934 <ftello64@plt+0x5458>
   15510:	mov	r7, #0
   15514:	cmp	r0, #0
   15518:	beq	15718 <ftello64@plt+0x423c>
   1551c:	mov	r1, #1
   15520:	mov	r2, r6
   15524:	mov	r3, r4
   15528:	mov	r5, r0
   1552c:	str	r8, [sp]
   15530:	bl	112f0 <fread@plt>
   15534:	cmp	r0, r6
   15538:	str	r9, [sp, #4]
   1553c:	bne	155f0 <ftello64@plt+0x4114>
   15540:	and	r8, r9, #2
   15544:	mov	r7, r6
   15548:	cmn	r7, #-2147483647	; 0x80000001
   1554c:	beq	15654 <ftello64@plt+0x4178>
   15550:	mvn	r0, #-2147483648	; 0x80000000
   15554:	mvn	r9, #-2147483648	; 0x80000000
   15558:	eor	r0, r0, r7, lsr #1
   1555c:	cmp	r7, r0
   15560:	addcc	r9, r7, r7, lsr #1
   15564:	cmp	r8, #0
   15568:	bne	15588 <ftello64@plt+0x40ac>
   1556c:	mov	r0, r5
   15570:	mov	r1, r9
   15574:	bl	16964 <ftello64@plt+0x5488>
   15578:	mov	sl, r0
   1557c:	cmp	r0, #0
   15580:	bne	155c0 <ftello64@plt+0x40e4>
   15584:	b	15690 <ftello64@plt+0x41b4>
   15588:	mov	r0, r9
   1558c:	bl	16934 <ftello64@plt+0x5458>
   15590:	cmp	r0, #0
   15594:	beq	156a4 <ftello64@plt+0x41c8>
   15598:	mov	r1, r5
   1559c:	mov	r2, r7
   155a0:	mov	sl, r0
   155a4:	bl	1123c <memcpy@plt>
   155a8:	mov	r0, r5
   155ac:	mov	r1, r7
   155b0:	mvn	r2, #0
   155b4:	bl	11440 <__explicit_bzero_chk@plt>
   155b8:	mov	r0, r5
   155bc:	bl	16ae0 <ftello64@plt+0x5604>
   155c0:	sub	r5, r9, r6
   155c4:	add	r0, sl, r6
   155c8:	mov	r1, #1
   155cc:	mov	r3, r4
   155d0:	mov	r2, r5
   155d4:	bl	112f0 <fread@plt>
   155d8:	cmp	r0, r5
   155dc:	add	r6, r0, r6
   155e0:	mov	r5, sl
   155e4:	mov	r7, r9
   155e8:	beq	15548 <ftello64@plt+0x406c>
   155ec:	b	155fc <ftello64@plt+0x4120>
   155f0:	mov	r9, r6
   155f4:	mov	sl, r5
   155f8:	mov	r6, r0
   155fc:	mov	r0, r4
   15600:	bl	11224 <ferror@plt>
   15604:	cmp	r0, #0
   15608:	beq	15620 <ftello64@plt+0x4144>
   1560c:	ldr	r0, [sp, #4]
   15610:	and	r8, r0, #2
   15614:	bl	113b0 <__errno_location@plt>
   15618:	ldr	r4, [r0]
   1561c:	b	15660 <ftello64@plt+0x4184>
   15620:	sub	r0, r9, #1
   15624:	cmp	r6, r0
   15628:	bcs	15704 <ftello64@plt+0x4228>
   1562c:	ldr	r0, [sp, #4]
   15630:	add	r1, r6, #1
   15634:	tst	r0, #2
   15638:	bne	156b8 <ftello64@plt+0x41dc>
   1563c:	mov	r0, sl
   15640:	bl	16964 <ftello64@plt+0x5488>
   15644:	mov	r7, r0
   15648:	cmp	r0, #0
   1564c:	moveq	r7, sl
   15650:	b	15708 <ftello64@plt+0x422c>
   15654:	mov	r4, #12
   15658:	mov	sl, r5
   1565c:	mvn	r9, #-2147483648	; 0x80000000
   15660:	cmp	r8, #0
   15664:	mov	r7, #0
   15668:	beq	1567c <ftello64@plt+0x41a0>
   1566c:	mov	r0, sl
   15670:	mov	r1, r9
   15674:	mvn	r2, #0
   15678:	bl	11440 <__explicit_bzero_chk@plt>
   1567c:	mov	r0, sl
   15680:	bl	16ae0 <ftello64@plt+0x5604>
   15684:	bl	113b0 <__errno_location@plt>
   15688:	str	r4, [r0]
   1568c:	b	15718 <ftello64@plt+0x423c>
   15690:	bl	113b0 <__errno_location@plt>
   15694:	ldr	r4, [r0]
   15698:	mov	sl, r5
   1569c:	mov	r7, #0
   156a0:	b	1567c <ftello64@plt+0x41a0>
   156a4:	bl	113b0 <__errno_location@plt>
   156a8:	ldr	r4, [r0]
   156ac:	mov	sl, r5
   156b0:	mov	r7, #0
   156b4:	b	1566c <ftello64@plt+0x4190>
   156b8:	mov	r0, r1
   156bc:	bl	16934 <ftello64@plt+0x5458>
   156c0:	cmp	r0, #0
   156c4:	beq	156f4 <ftello64@plt+0x4218>
   156c8:	mov	r1, sl
   156cc:	mov	r2, r6
   156d0:	mov	r7, r0
   156d4:	bl	1123c <memcpy@plt>
   156d8:	mov	r0, sl
   156dc:	mov	r1, r9
   156e0:	mvn	r2, #0
   156e4:	bl	11440 <__explicit_bzero_chk@plt>
   156e8:	mov	r0, sl
   156ec:	bl	16ae0 <ftello64@plt+0x5604>
   156f0:	b	15708 <ftello64@plt+0x422c>
   156f4:	add	r0, sl, r6
   156f8:	sub	r1, r9, r6
   156fc:	mvn	r2, #0
   15700:	bl	11440 <__explicit_bzero_chk@plt>
   15704:	mov	r7, sl
   15708:	ldr	r1, [sp]
   1570c:	mov	r0, #0
   15710:	strb	r0, [r7, r6]
   15714:	str	r6, [r1]
   15718:	mov	r0, r7
   1571c:	sub	sp, fp, #28
   15720:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15724:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   15728:	add	fp, sp, #24
   1572c:	mov	r6, r1
   15730:	movw	r1, #34910	; 0x885e
   15734:	mov	r5, r2
   15738:	movw	r2, #34914	; 0x8862
   1573c:	movt	r2, #1
   15740:	movt	r1, #1
   15744:	tst	r6, #1
   15748:	moveq	r1, r2
   1574c:	bl	11464 <fopen64@plt>
   15750:	mov	r4, #0
   15754:	cmp	r0, #0
   15758:	beq	157d0 <ftello64@plt+0x42f4>
   1575c:	mov	r7, r0
   15760:	ands	r8, r6, #2
   15764:	beq	1577c <ftello64@plt+0x42a0>
   15768:	mov	r0, r7
   1576c:	mov	r1, #0
   15770:	mov	r2, #2
   15774:	mov	r3, #0
   15778:	bl	113c8 <setvbuf@plt>
   1577c:	mov	r0, r7
   15780:	mov	r1, r6
   15784:	mov	r2, r5
   15788:	bl	15474 <ftello64@plt+0x3f98>
   1578c:	mov	r6, r0
   15790:	mov	r0, r7
   15794:	bl	12764 <ftello64@plt+0x1288>
   15798:	cmp	r0, #0
   1579c:	beq	157cc <ftello64@plt+0x42f0>
   157a0:	cmp	r6, #0
   157a4:	beq	157d0 <ftello64@plt+0x42f4>
   157a8:	cmp	r8, #0
   157ac:	beq	157c0 <ftello64@plt+0x42e4>
   157b0:	ldr	r1, [r5]
   157b4:	mov	r0, r6
   157b8:	mvn	r2, #0
   157bc:	bl	11440 <__explicit_bzero_chk@plt>
   157c0:	mov	r0, r6
   157c4:	bl	16ae0 <ftello64@plt+0x5604>
   157c8:	b	157d0 <ftello64@plt+0x42f4>
   157cc:	mov	r4, r6
   157d0:	mov	r0, r4
   157d4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   157d8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   157dc:	add	fp, sp, #24
   157e0:	sub	sp, sp, #32
   157e4:	ldr	r6, [fp, #12]
   157e8:	ldr	r7, [fp, #8]
   157ec:	mov	r4, r2
   157f0:	mov	r8, r0
   157f4:	cmp	r1, #0
   157f8:	beq	15820 <ftello64@plt+0x4344>
   157fc:	movw	r2, #34917	; 0x8865
   15800:	mov	r5, r1
   15804:	str	r3, [sp, #4]
   15808:	str	r4, [sp]
   1580c:	mov	r0, r8
   15810:	mov	r1, #1
   15814:	movt	r2, #1
   15818:	mov	r3, r5
   1581c:	b	15838 <ftello64@plt+0x435c>
   15820:	movw	r2, #34929	; 0x8871
   15824:	str	r3, [sp]
   15828:	mov	r0, r8
   1582c:	mov	r1, #1
   15830:	mov	r3, r4
   15834:	movt	r2, #1
   15838:	bl	11404 <__fprintf_chk@plt>
   1583c:	movw	r1, #34936	; 0x8878
   15840:	mov	r0, #0
   15844:	mov	r2, #5
   15848:	movt	r1, #1
   1584c:	bl	11284 <dcgettext@plt>
   15850:	movw	r2, #35654	; 0x8b46
   15854:	mov	r3, r0
   15858:	movw	r0, #2022	; 0x7e6
   1585c:	mov	r1, #1
   15860:	str	r0, [sp]
   15864:	movt	r2, #1
   15868:	mov	r0, r8
   1586c:	bl	11404 <__fprintf_chk@plt>
   15870:	movw	r4, #34277	; 0x85e5
   15874:	mov	r1, r8
   15878:	movt	r4, #1
   1587c:	mov	r0, r4
   15880:	bl	111dc <fputs_unlocked@plt>
   15884:	movw	r1, #34940	; 0x887c
   15888:	mov	r0, #0
   1588c:	mov	r2, #5
   15890:	movt	r1, #1
   15894:	bl	11284 <dcgettext@plt>
   15898:	movw	r3, #35111	; 0x8927
   1589c:	mov	r2, r0
   158a0:	mov	r0, r8
   158a4:	mov	r1, #1
   158a8:	movt	r3, #1
   158ac:	bl	11404 <__fprintf_chk@plt>
   158b0:	mov	r0, r4
   158b4:	mov	r1, r8
   158b8:	bl	111dc <fputs_unlocked@plt>
   158bc:	cmp	r6, #9
   158c0:	bhi	15924 <ftello64@plt+0x4448>
   158c4:	add	r0, pc, #0
   158c8:	ldr	pc, [r0, r6, lsl #2]
   158cc:	strdeq	r5, [r1], -ip
   158d0:	strdeq	r5, [r1], -r4
   158d4:	andeq	r5, r1, r0, lsr r9
   158d8:	andeq	r5, r1, r8, asr r9
   158dc:	andeq	r5, r1, r0, lsl #19
   158e0:	andeq	r5, r1, r8, lsr #19
   158e4:	ldrdeq	r5, [r1], -r0
   158e8:	andeq	r5, r1, r8, lsl #20
   158ec:	andeq	r5, r1, r8, lsr #21
   158f0:	andeq	r5, r1, r0, asr sl
   158f4:	movw	r1, #35145	; 0x8949
   158f8:	mov	r0, #0
   158fc:	mov	r2, #5
   15900:	movt	r1, #1
   15904:	bl	11284 <dcgettext@plt>
   15908:	ldr	r3, [r7]
   1590c:	mov	r2, r0
   15910:	mov	r0, r8
   15914:	mov	r1, #1
   15918:	sub	sp, fp, #24
   1591c:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   15920:	b	11404 <__fprintf_chk@plt>
   15924:	movw	r1, #35464	; 0x8a88
   15928:	movt	r1, #1
   1592c:	b	15a58 <ftello64@plt+0x457c>
   15930:	movw	r1, #35161	; 0x8959
   15934:	mov	r0, #0
   15938:	mov	r2, #5
   1593c:	movt	r1, #1
   15940:	bl	11284 <dcgettext@plt>
   15944:	mov	r2, r0
   15948:	ldr	r3, [r7]
   1594c:	ldr	r0, [r7, #4]
   15950:	str	r0, [sp]
   15954:	b	15a44 <ftello64@plt+0x4568>
   15958:	movw	r1, #35184	; 0x8970
   1595c:	mov	r0, #0
   15960:	mov	r2, #5
   15964:	movt	r1, #1
   15968:	bl	11284 <dcgettext@plt>
   1596c:	ldr	r3, [r7]
   15970:	mov	r2, r0
   15974:	ldmib	r7, {r0, r1}
   15978:	stm	sp, {r0, r1}
   1597c:	b	15a44 <ftello64@plt+0x4568>
   15980:	movw	r1, #35212	; 0x898c
   15984:	mov	r0, #0
   15988:	mov	r2, #5
   1598c:	movt	r1, #1
   15990:	bl	11284 <dcgettext@plt>
   15994:	ldr	r3, [r7]
   15998:	mov	r2, r0
   1599c:	ldmib	r7, {r0, r1, r7}
   159a0:	stm	sp, {r0, r1, r7}
   159a4:	b	15a44 <ftello64@plt+0x4568>
   159a8:	movw	r1, #35244	; 0x89ac
   159ac:	mov	r0, #0
   159b0:	mov	r2, #5
   159b4:	movt	r1, #1
   159b8:	bl	11284 <dcgettext@plt>
   159bc:	ldr	r3, [r7]
   159c0:	mov	r2, r0
   159c4:	ldmib	r7, {r0, r1, r6, r7}
   159c8:	stm	sp, {r0, r1, r6, r7}
   159cc:	b	15a44 <ftello64@plt+0x4568>
   159d0:	movw	r1, #35280	; 0x89d0
   159d4:	mov	r0, #0
   159d8:	mov	r2, #5
   159dc:	movt	r1, #1
   159e0:	bl	11284 <dcgettext@plt>
   159e4:	ldr	r3, [r7]
   159e8:	mov	r2, r0
   159ec:	ldmib	r7, {r0, r1, r6}
   159f0:	ldr	r5, [r7, #16]
   159f4:	ldr	r7, [r7, #20]
   159f8:	stm	sp, {r0, r1, r6}
   159fc:	str	r5, [sp, #12]
   15a00:	str	r7, [sp, #16]
   15a04:	b	15a44 <ftello64@plt+0x4568>
   15a08:	movw	r1, #35320	; 0x89f8
   15a0c:	mov	r0, #0
   15a10:	mov	r2, #5
   15a14:	movt	r1, #1
   15a18:	bl	11284 <dcgettext@plt>
   15a1c:	ldr	r3, [r7]
   15a20:	mov	r2, r0
   15a24:	ldmib	r7, {r0, r1, r6}
   15a28:	ldr	r5, [r7, #16]
   15a2c:	ldr	r4, [r7, #20]
   15a30:	ldr	r7, [r7, #24]
   15a34:	stm	sp, {r0, r1, r6}
   15a38:	str	r5, [sp, #12]
   15a3c:	str	r4, [sp, #16]
   15a40:	str	r7, [sp, #20]
   15a44:	mov	r0, r8
   15a48:	mov	r1, #1
   15a4c:	b	15af8 <ftello64@plt+0x461c>
   15a50:	movw	r1, #35412	; 0x8a54
   15a54:	movt	r1, #1
   15a58:	mov	r0, #0
   15a5c:	mov	r2, #5
   15a60:	bl	11284 <dcgettext@plt>
   15a64:	mov	ip, r0
   15a68:	ldr	r3, [r7]
   15a6c:	ldr	r0, [r7, #4]
   15a70:	ldr	r1, [r7, #8]
   15a74:	ldr	r6, [r7, #12]
   15a78:	ldr	r5, [r7, #16]
   15a7c:	ldr	r4, [r7, #20]
   15a80:	ldr	r2, [r7, #24]
   15a84:	ldr	lr, [r7, #28]
   15a88:	ldr	r7, [r7, #32]
   15a8c:	stm	sp, {r0, r1, r6}
   15a90:	str	r5, [sp, #12]
   15a94:	str	r4, [sp, #16]
   15a98:	str	r2, [sp, #20]
   15a9c:	str	lr, [sp, #24]
   15aa0:	str	r7, [sp, #28]
   15aa4:	b	15aec <ftello64@plt+0x4610>
   15aa8:	movw	r1, #35364	; 0x8a24
   15aac:	mov	r0, #0
   15ab0:	mov	r2, #5
   15ab4:	movt	r1, #1
   15ab8:	bl	11284 <dcgettext@plt>
   15abc:	mov	ip, r0
   15ac0:	ldr	r3, [r7]
   15ac4:	ldmib	r7, {r0, r1, r6}
   15ac8:	ldr	r5, [r7, #16]
   15acc:	ldr	r4, [r7, #20]
   15ad0:	ldr	r2, [r7, #24]
   15ad4:	ldr	r7, [r7, #28]
   15ad8:	stm	sp, {r0, r1, r6}
   15adc:	str	r5, [sp, #12]
   15ae0:	str	r4, [sp, #16]
   15ae4:	str	r2, [sp, #20]
   15ae8:	str	r7, [sp, #24]
   15aec:	mov	r0, r8
   15af0:	mov	r1, #1
   15af4:	mov	r2, ip
   15af8:	bl	11404 <__fprintf_chk@plt>
   15afc:	sub	sp, fp, #24
   15b00:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15b04:	push	{r4, sl, fp, lr}
   15b08:	add	fp, sp, #8
   15b0c:	sub	sp, sp, #8
   15b10:	ldr	ip, [fp, #8]
   15b14:	mov	lr, #0
   15b18:	ldr	r4, [ip, lr, lsl #2]
   15b1c:	add	lr, lr, #1
   15b20:	cmp	r4, #0
   15b24:	bne	15b18 <ftello64@plt+0x463c>
   15b28:	sub	r4, lr, #1
   15b2c:	str	ip, [sp]
   15b30:	str	r4, [sp, #4]
   15b34:	bl	157d8 <ftello64@plt+0x42fc>
   15b38:	sub	sp, fp, #8
   15b3c:	pop	{r4, sl, fp, pc}
   15b40:	push	{r4, r5, fp, lr}
   15b44:	add	fp, sp, #8
   15b48:	sub	sp, sp, #48	; 0x30
   15b4c:	ldr	r4, [fp, #8]
   15b50:	mov	ip, #0
   15b54:	add	lr, sp, #8
   15b58:	ldr	r5, [r4]
   15b5c:	cmp	r5, #0
   15b60:	str	r5, [lr, ip, lsl #2]
   15b64:	beq	15b78 <ftello64@plt+0x469c>
   15b68:	add	ip, ip, #1
   15b6c:	add	r4, r4, #4
   15b70:	cmp	ip, #10
   15b74:	bcc	15b58 <ftello64@plt+0x467c>
   15b78:	str	lr, [sp]
   15b7c:	str	ip, [sp, #4]
   15b80:	bl	157d8 <ftello64@plt+0x42fc>
   15b84:	sub	sp, fp, #8
   15b88:	pop	{r4, r5, fp, pc}
   15b8c:	push	{fp, lr}
   15b90:	mov	fp, sp
   15b94:	sub	sp, sp, #8
   15b98:	add	ip, fp, #8
   15b9c:	str	ip, [sp, #4]
   15ba0:	str	ip, [sp]
   15ba4:	bl	15b40 <ftello64@plt+0x4664>
   15ba8:	mov	sp, fp
   15bac:	pop	{fp, pc}
   15bb0:	push	{fp, lr}
   15bb4:	mov	fp, sp
   15bb8:	movw	r0, #37260	; 0x918c
   15bbc:	movt	r0, #2
   15bc0:	ldr	r1, [r0]
   15bc4:	movw	r0, #34277	; 0x85e5
   15bc8:	movt	r0, #1
   15bcc:	bl	111dc <fputs_unlocked@plt>
   15bd0:	movw	r1, #35524	; 0x8ac4
   15bd4:	mov	r0, #0
   15bd8:	mov	r2, #5
   15bdc:	movt	r1, #1
   15be0:	bl	11284 <dcgettext@plt>
   15be4:	movw	r2, #35544	; 0x8ad8
   15be8:	mov	r1, r0
   15bec:	mov	r0, #1
   15bf0:	movt	r2, #1
   15bf4:	bl	113e0 <__printf_chk@plt>
   15bf8:	movw	r1, #35566	; 0x8aee
   15bfc:	mov	r0, #0
   15c00:	mov	r2, #5
   15c04:	movt	r1, #1
   15c08:	bl	11284 <dcgettext@plt>
   15c0c:	movw	r2, #33718	; 0x83b6
   15c10:	movw	r3, #34086	; 0x8526
   15c14:	mov	r1, r0
   15c18:	mov	r0, #1
   15c1c:	movt	r2, #1
   15c20:	movt	r3, #1
   15c24:	bl	113e0 <__printf_chk@plt>
   15c28:	movw	r1, #35586	; 0x8b02
   15c2c:	mov	r0, #0
   15c30:	mov	r2, #5
   15c34:	movt	r1, #1
   15c38:	bl	11284 <dcgettext@plt>
   15c3c:	movw	r2, #35625	; 0x8b29
   15c40:	mov	r1, r0
   15c44:	mov	r0, #1
   15c48:	movt	r2, #1
   15c4c:	pop	{fp, lr}
   15c50:	b	113e0 <__printf_chk@plt>
   15c54:	b	15c58 <ftello64@plt+0x477c>
   15c58:	push	{r4, r5, r6, sl, fp, lr}
   15c5c:	add	fp, sp, #16
   15c60:	mov	r4, r2
   15c64:	mov	r5, r1
   15c68:	mov	r6, r0
   15c6c:	bl	17af0 <ftello64@plt+0x6614>
   15c70:	cmp	r0, #0
   15c74:	popne	{r4, r5, r6, sl, fp, pc}
   15c78:	cmp	r6, #0
   15c7c:	beq	15c90 <ftello64@plt+0x47b4>
   15c80:	cmp	r5, #0
   15c84:	cmpne	r4, #0
   15c88:	bne	15c90 <ftello64@plt+0x47b4>
   15c8c:	pop	{r4, r5, r6, sl, fp, pc}
   15c90:	bl	160e4 <ftello64@plt+0x4c08>
   15c94:	push	{fp, lr}
   15c98:	mov	fp, sp
   15c9c:	bl	16934 <ftello64@plt+0x5458>
   15ca0:	cmp	r0, #0
   15ca4:	popne	{fp, pc}
   15ca8:	bl	160e4 <ftello64@plt+0x4c08>
   15cac:	push	{fp, lr}
   15cb0:	mov	fp, sp
   15cb4:	bl	16934 <ftello64@plt+0x5458>
   15cb8:	cmp	r0, #0
   15cbc:	popne	{fp, pc}
   15cc0:	bl	160e4 <ftello64@plt+0x4c08>
   15cc4:	push	{fp, lr}
   15cc8:	mov	fp, sp
   15ccc:	bl	16934 <ftello64@plt+0x5458>
   15cd0:	cmp	r0, #0
   15cd4:	popne	{fp, pc}
   15cd8:	bl	160e4 <ftello64@plt+0x4c08>
   15cdc:	push	{r4, r5, fp, lr}
   15ce0:	add	fp, sp, #8
   15ce4:	mov	r4, r1
   15ce8:	mov	r5, r0
   15cec:	bl	16964 <ftello64@plt+0x5488>
   15cf0:	cmp	r0, #0
   15cf4:	popne	{r4, r5, fp, pc}
   15cf8:	cmp	r5, #0
   15cfc:	beq	15d0c <ftello64@plt+0x4830>
   15d00:	cmp	r4, #0
   15d04:	bne	15d0c <ftello64@plt+0x4830>
   15d08:	pop	{r4, r5, fp, pc}
   15d0c:	bl	160e4 <ftello64@plt+0x4c08>
   15d10:	push	{fp, lr}
   15d14:	mov	fp, sp
   15d18:	cmp	r1, #0
   15d1c:	orreq	r1, r1, #1
   15d20:	bl	16964 <ftello64@plt+0x5488>
   15d24:	cmp	r0, #0
   15d28:	popne	{fp, pc}
   15d2c:	bl	160e4 <ftello64@plt+0x4c08>
   15d30:	push	{fp, lr}
   15d34:	mov	fp, sp
   15d38:	clz	r3, r2
   15d3c:	lsr	ip, r3, #5
   15d40:	clz	r3, r1
   15d44:	lsr	r3, r3, #5
   15d48:	orrs	r3, r3, ip
   15d4c:	movwne	r1, #1
   15d50:	movwne	r2, #1
   15d54:	bl	17af0 <ftello64@plt+0x6614>
   15d58:	cmp	r0, #0
   15d5c:	popne	{fp, pc}
   15d60:	bl	160e4 <ftello64@plt+0x4c08>
   15d64:	push	{fp, lr}
   15d68:	mov	fp, sp
   15d6c:	mov	r2, r1
   15d70:	mov	r1, r0
   15d74:	mov	r0, #0
   15d78:	bl	17af0 <ftello64@plt+0x6614>
   15d7c:	cmp	r0, #0
   15d80:	popne	{fp, pc}
   15d84:	bl	160e4 <ftello64@plt+0x4c08>
   15d88:	mov	r2, r1
   15d8c:	mov	r1, r0
   15d90:	mov	r0, #0
   15d94:	b	15d30 <ftello64@plt+0x4854>
   15d98:	mov	r2, #1
   15d9c:	b	15da0 <ftello64@plt+0x48c4>
   15da0:	push	{r4, r5, fp, lr}
   15da4:	add	fp, sp, #8
   15da8:	ldr	r5, [r1]
   15dac:	mov	r4, r1
   15db0:	cmp	r0, #0
   15db4:	beq	15dcc <ftello64@plt+0x48f0>
   15db8:	mov	r1, #1
   15dbc:	add	r1, r1, r5, lsr #1
   15dc0:	adds	r5, r5, r1
   15dc4:	bcc	15de4 <ftello64@plt+0x4908>
   15dc8:	bl	160e4 <ftello64@plt+0x4c08>
   15dcc:	cmp	r5, #0
   15dd0:	bne	15de4 <ftello64@plt+0x4908>
   15dd4:	mov	r1, #64	; 0x40
   15dd8:	cmp	r2, #64	; 0x40
   15ddc:	udiv	r5, r1, r2
   15de0:	addhi	r5, r5, #1
   15de4:	mov	r1, r5
   15de8:	bl	15c58 <ftello64@plt+0x477c>
   15dec:	str	r5, [r4]
   15df0:	pop	{r4, r5, fp, pc}
   15df4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   15df8:	add	fp, sp, #24
   15dfc:	ldr	r6, [r1]
   15e00:	mov	r8, r1
   15e04:	ldr	r4, [fp, #8]
   15e08:	add	r1, r6, r6, asr #1
   15e0c:	cmp	r1, r6
   15e10:	mvnvs	r1, #-2147483648	; 0x80000000
   15e14:	cmp	r1, r3
   15e18:	mov	r5, r1
   15e1c:	movgt	r5, r3
   15e20:	cmn	r3, #1
   15e24:	movle	r5, r1
   15e28:	cmn	r4, #1
   15e2c:	ble	15e4c <ftello64@plt+0x4970>
   15e30:	cmp	r4, #0
   15e34:	beq	15ea0 <ftello64@plt+0x49c4>
   15e38:	cmn	r5, #1
   15e3c:	ble	15e74 <ftello64@plt+0x4998>
   15e40:	mvn	r7, #-2147483648	; 0x80000000
   15e44:	udiv	r1, r7, r4
   15e48:	b	15e68 <ftello64@plt+0x498c>
   15e4c:	cmn	r5, #1
   15e50:	ble	15e90 <ftello64@plt+0x49b4>
   15e54:	cmn	r4, #1
   15e58:	beq	15ea0 <ftello64@plt+0x49c4>
   15e5c:	mov	r1, #-2147483648	; 0x80000000
   15e60:	mvn	r7, #-2147483648	; 0x80000000
   15e64:	sdiv	r1, r1, r4
   15e68:	cmp	r1, r5
   15e6c:	bge	15ea0 <ftello64@plt+0x49c4>
   15e70:	b	15eb0 <ftello64@plt+0x49d4>
   15e74:	beq	15ea0 <ftello64@plt+0x49c4>
   15e78:	mov	r1, #-2147483648	; 0x80000000
   15e7c:	mvn	r7, #-2147483648	; 0x80000000
   15e80:	sdiv	r1, r1, r5
   15e84:	cmp	r1, r4
   15e88:	bge	15ea0 <ftello64@plt+0x49c4>
   15e8c:	b	15eb0 <ftello64@plt+0x49d4>
   15e90:	mvn	r7, #-2147483648	; 0x80000000
   15e94:	sdiv	r1, r7, r4
   15e98:	cmp	r5, r1
   15e9c:	blt	15eb0 <ftello64@plt+0x49d4>
   15ea0:	mul	r1, r5, r4
   15ea4:	mov	r7, #64	; 0x40
   15ea8:	cmp	r1, #63	; 0x3f
   15eac:	bgt	15eb8 <ftello64@plt+0x49dc>
   15eb0:	sdiv	r5, r7, r4
   15eb4:	mul	r1, r5, r4
   15eb8:	cmp	r0, #0
   15ebc:	moveq	r7, #0
   15ec0:	streq	r7, [r8]
   15ec4:	sub	r7, r5, r6
   15ec8:	cmp	r7, r2
   15ecc:	bge	15f70 <ftello64@plt+0x4a94>
   15ed0:	add	r5, r6, r2
   15ed4:	mov	r2, #0
   15ed8:	mov	r1, #0
   15edc:	cmp	r5, r3
   15ee0:	movwgt	r2, #1
   15ee4:	cmn	r3, #1
   15ee8:	movwgt	r1, #1
   15eec:	cmp	r5, r6
   15ef0:	bvs	15f58 <ftello64@plt+0x4a7c>
   15ef4:	ands	r1, r1, r2
   15ef8:	bne	15f58 <ftello64@plt+0x4a7c>
   15efc:	cmn	r4, #1
   15f00:	ble	15f20 <ftello64@plt+0x4a44>
   15f04:	cmp	r4, #0
   15f08:	beq	15f6c <ftello64@plt+0x4a90>
   15f0c:	cmn	r5, #1
   15f10:	ble	15f44 <ftello64@plt+0x4a68>
   15f14:	mvn	r1, #-2147483648	; 0x80000000
   15f18:	udiv	r1, r1, r4
   15f1c:	b	15f38 <ftello64@plt+0x4a5c>
   15f20:	cmn	r5, #1
   15f24:	ble	15f5c <ftello64@plt+0x4a80>
   15f28:	cmn	r4, #1
   15f2c:	beq	15f6c <ftello64@plt+0x4a90>
   15f30:	mov	r1, #-2147483648	; 0x80000000
   15f34:	sdiv	r1, r1, r4
   15f38:	cmp	r1, r5
   15f3c:	bge	15f6c <ftello64@plt+0x4a90>
   15f40:	b	15f58 <ftello64@plt+0x4a7c>
   15f44:	beq	15f6c <ftello64@plt+0x4a90>
   15f48:	mov	r1, #-2147483648	; 0x80000000
   15f4c:	sdiv	r1, r1, r5
   15f50:	cmp	r1, r4
   15f54:	bge	15f6c <ftello64@plt+0x4a90>
   15f58:	bl	160e4 <ftello64@plt+0x4c08>
   15f5c:	mvn	r1, #-2147483648	; 0x80000000
   15f60:	sdiv	r1, r1, r4
   15f64:	cmp	r5, r1
   15f68:	blt	15f58 <ftello64@plt+0x4a7c>
   15f6c:	mul	r1, r5, r4
   15f70:	bl	15cdc <ftello64@plt+0x4800>
   15f74:	str	r5, [r8]
   15f78:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15f7c:	push	{fp, lr}
   15f80:	mov	fp, sp
   15f84:	mov	r1, #1
   15f88:	bl	168e0 <ftello64@plt+0x5404>
   15f8c:	cmp	r0, #0
   15f90:	popne	{fp, pc}
   15f94:	bl	160e4 <ftello64@plt+0x4c08>
   15f98:	push	{fp, lr}
   15f9c:	mov	fp, sp
   15fa0:	bl	168e0 <ftello64@plt+0x5404>
   15fa4:	cmp	r0, #0
   15fa8:	popne	{fp, pc}
   15fac:	bl	160e4 <ftello64@plt+0x4c08>
   15fb0:	push	{fp, lr}
   15fb4:	mov	fp, sp
   15fb8:	mov	r1, #1
   15fbc:	bl	168e0 <ftello64@plt+0x5404>
   15fc0:	cmp	r0, #0
   15fc4:	popne	{fp, pc}
   15fc8:	bl	160e4 <ftello64@plt+0x4c08>
   15fcc:	push	{fp, lr}
   15fd0:	mov	fp, sp
   15fd4:	bl	168e0 <ftello64@plt+0x5404>
   15fd8:	cmp	r0, #0
   15fdc:	popne	{fp, pc}
   15fe0:	bl	160e4 <ftello64@plt+0x4c08>
   15fe4:	push	{r4, r5, r6, sl, fp, lr}
   15fe8:	add	fp, sp, #16
   15fec:	mov	r5, r0
   15ff0:	mov	r0, r1
   15ff4:	mov	r4, r1
   15ff8:	bl	16934 <ftello64@plt+0x5458>
   15ffc:	cmp	r0, #0
   16000:	beq	1601c <ftello64@plt+0x4b40>
   16004:	mov	r1, r5
   16008:	mov	r2, r4
   1600c:	mov	r6, r0
   16010:	bl	1123c <memcpy@plt>
   16014:	mov	r0, r6
   16018:	pop	{r4, r5, r6, sl, fp, pc}
   1601c:	bl	160e4 <ftello64@plt+0x4c08>
   16020:	push	{r4, r5, r6, sl, fp, lr}
   16024:	add	fp, sp, #16
   16028:	mov	r5, r0
   1602c:	mov	r0, r1
   16030:	mov	r4, r1
   16034:	bl	16934 <ftello64@plt+0x5458>
   16038:	cmp	r0, #0
   1603c:	beq	16058 <ftello64@plt+0x4b7c>
   16040:	mov	r1, r5
   16044:	mov	r2, r4
   16048:	mov	r6, r0
   1604c:	bl	1123c <memcpy@plt>
   16050:	mov	r0, r6
   16054:	pop	{r4, r5, r6, sl, fp, pc}
   16058:	bl	160e4 <ftello64@plt+0x4c08>
   1605c:	push	{r4, r5, r6, sl, fp, lr}
   16060:	add	fp, sp, #16
   16064:	mov	r5, r0
   16068:	add	r0, r1, #1
   1606c:	mov	r4, r1
   16070:	bl	16934 <ftello64@plt+0x5458>
   16074:	cmp	r0, #0
   16078:	beq	160a0 <ftello64@plt+0x4bc4>
   1607c:	mov	r6, r0
   16080:	mov	r0, #0
   16084:	mov	r1, r5
   16088:	mov	r2, r4
   1608c:	strb	r0, [r6, r4]
   16090:	mov	r0, r6
   16094:	bl	1123c <memcpy@plt>
   16098:	mov	r0, r6
   1609c:	pop	{r4, r5, r6, sl, fp, pc}
   160a0:	bl	160e4 <ftello64@plt+0x4c08>
   160a4:	push	{r4, r5, r6, sl, fp, lr}
   160a8:	add	fp, sp, #16
   160ac:	mov	r4, r0
   160b0:	bl	11398 <strlen@plt>
   160b4:	add	r5, r0, #1
   160b8:	mov	r0, r5
   160bc:	bl	16934 <ftello64@plt+0x5458>
   160c0:	cmp	r0, #0
   160c4:	beq	160e0 <ftello64@plt+0x4c04>
   160c8:	mov	r1, r4
   160cc:	mov	r2, r5
   160d0:	mov	r6, r0
   160d4:	bl	1123c <memcpy@plt>
   160d8:	mov	r0, r6
   160dc:	pop	{r4, r5, r6, sl, fp, pc}
   160e0:	bl	160e4 <ftello64@plt+0x4c08>
   160e4:	push	{fp, lr}
   160e8:	mov	fp, sp
   160ec:	movw	r0, #37164	; 0x912c
   160f0:	movw	r1, #35701	; 0x8b75
   160f4:	mov	r2, #5
   160f8:	movt	r0, #2
   160fc:	movt	r1, #1
   16100:	ldr	r4, [r0]
   16104:	mov	r0, #0
   16108:	bl	11284 <dcgettext@plt>
   1610c:	movw	r2, #33626	; 0x835a
   16110:	mov	r3, r0
   16114:	mov	r0, r4
   16118:	mov	r1, #0
   1611c:	movt	r2, #1
   16120:	bl	11320 <error@plt>
   16124:	bl	114ac <abort@plt>
   16128:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1612c:	add	fp, sp, #24
   16130:	sub	sp, sp, #16
   16134:	mov	r8, r0
   16138:	ldr	r0, [fp, #16]
   1613c:	mov	r5, r3
   16140:	mov	r6, r2
   16144:	mov	r2, r1
   16148:	add	r3, sp, #8
   1614c:	mov	r1, #0
   16150:	str	r0, [sp]
   16154:	mov	r0, r8
   16158:	bl	16228 <ftello64@plt+0x4d4c>
   1615c:	cmp	r0, #0
   16160:	bne	161f4 <ftello64@plt+0x4d18>
   16164:	ldr	r4, [sp, #8]
   16168:	ldr	r7, [sp, #12]
   1616c:	subs	r0, r4, r6
   16170:	sbcs	r0, r7, r5
   16174:	bcc	16198 <ftello64@plt+0x4cbc>
   16178:	ldr	r1, [fp, #8]
   1617c:	ldr	r0, [fp, #12]
   16180:	subs	r1, r1, r4
   16184:	sbcs	r0, r0, r7
   16188:	movcs	r0, r4
   1618c:	movcs	r1, r7
   16190:	subcs	sp, fp, #24
   16194:	popcs	{r4, r5, r6, r7, r8, sl, fp, pc}
   16198:	bl	113b0 <__errno_location@plt>
   1619c:	subs	r1, r4, #1073741824	; 0x40000000
   161a0:	sbcs	r1, r7, #0
   161a4:	bcc	161b0 <ftello64@plt+0x4cd4>
   161a8:	mov	r1, #75	; 0x4b
   161ac:	b	161b4 <ftello64@plt+0x4cd8>
   161b0:	mov	r1, #34	; 0x22
   161b4:	str	r1, [r0]
   161b8:	ldr	r6, [r0]
   161bc:	ldr	r4, [fp, #24]
   161c0:	ldr	r5, [fp, #20]
   161c4:	mov	r0, r8
   161c8:	bl	145d0 <ftello64@plt+0x30f4>
   161cc:	subs	r1, r6, #22
   161d0:	movw	r2, #33622	; 0x8356
   161d4:	str	r0, [sp]
   161d8:	mov	r3, r5
   161dc:	movne	r1, r6
   161e0:	cmp	r4, #0
   161e4:	movt	r2, #1
   161e8:	movweq	r4, #1
   161ec:	mov	r0, r4
   161f0:	bl	11320 <error@plt>
   161f4:	cmp	r0, #1
   161f8:	beq	16210 <ftello64@plt+0x4d34>
   161fc:	cmp	r0, #3
   16200:	bne	16218 <ftello64@plt+0x4d3c>
   16204:	bl	113b0 <__errno_location@plt>
   16208:	mov	r1, #0
   1620c:	b	161b4 <ftello64@plt+0x4cd8>
   16210:	bl	113b0 <__errno_location@plt>
   16214:	b	161a8 <ftello64@plt+0x4ccc>
   16218:	bl	113b0 <__errno_location@plt>
   1621c:	b	161b8 <ftello64@plt+0x4cdc>
   16220:	mov	r1, #10
   16224:	b	16128 <ftello64@plt+0x4c4c>
   16228:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1622c:	add	fp, sp, #28
   16230:	sub	sp, sp, #20
   16234:	cmp	r2, #37	; 0x25
   16238:	bcs	168c0 <ftello64@plt+0x53e4>
   1623c:	mov	r8, r3
   16240:	mov	r5, r2
   16244:	mov	r6, r1
   16248:	mov	r4, r0
   1624c:	bl	113b0 <__errno_location@plt>
   16250:	mov	r7, r0
   16254:	mov	r0, #0
   16258:	str	r0, [r7]
   1625c:	bl	11380 <__ctype_b_loc@plt>
   16260:	ldr	r1, [r0]
   16264:	mov	r2, r4
   16268:	ldrb	r0, [r2], #1
   1626c:	add	r3, r1, r0, lsl #1
   16270:	ldrb	r3, [r3, #1]
   16274:	tst	r3, #32
   16278:	bne	16268 <ftello64@plt+0x4d8c>
   1627c:	add	sl, sp, #16
   16280:	cmp	r6, #0
   16284:	movne	sl, r6
   16288:	mov	r6, #4
   1628c:	cmp	r0, #45	; 0x2d
   16290:	beq	168b4 <ftello64@plt+0x53d8>
   16294:	mov	r0, r4
   16298:	mov	r1, sl
   1629c:	mov	r2, r5
   162a0:	str	r8, [sp, #12]
   162a4:	bl	113f8 <strtoumax@plt>
   162a8:	ldr	r5, [sl]
   162ac:	cmp	r5, r4
   162b0:	beq	162d8 <ftello64@plt+0x4dfc>
   162b4:	mov	r8, r0
   162b8:	ldr	r0, [r7]
   162bc:	mov	r9, r1
   162c0:	cmp	r0, #0
   162c4:	beq	16308 <ftello64@plt+0x4e2c>
   162c8:	cmp	r0, #34	; 0x22
   162cc:	bne	168b4 <ftello64@plt+0x53d8>
   162d0:	mov	r6, #1
   162d4:	b	1630c <ftello64@plt+0x4e30>
   162d8:	ldr	r0, [fp, #8]
   162dc:	cmp	r0, #0
   162e0:	ldrbne	r1, [r4]
   162e4:	cmpne	r1, #0
   162e8:	beq	168b4 <ftello64@plt+0x53d8>
   162ec:	bl	113a4 <strchr@plt>
   162f0:	cmp	r0, #0
   162f4:	beq	168b4 <ftello64@plt+0x53d8>
   162f8:	mov	r6, #0
   162fc:	mov	r8, #1
   16300:	mov	r9, #0
   16304:	b	16318 <ftello64@plt+0x4e3c>
   16308:	mov	r6, r0
   1630c:	ldr	r0, [fp, #8]
   16310:	cmp	r0, #0
   16314:	beq	168ac <ftello64@plt+0x53d0>
   16318:	ldrb	r7, [r5]
   1631c:	cmp	r7, #0
   16320:	beq	168ac <ftello64@plt+0x53d0>
   16324:	ldr	r0, [fp, #8]
   16328:	mov	r1, r7
   1632c:	bl	113a4 <strchr@plt>
   16330:	cmp	r0, #0
   16334:	beq	1643c <ftello64@plt+0x4f60>
   16338:	sub	r0, r7, #69	; 0x45
   1633c:	mov	r1, #1
   16340:	mov	r3, #0
   16344:	mov	r4, #1024	; 0x400
   16348:	cmp	r0, #21
   1634c:	str	r1, [sp, #8]
   16350:	bhi	16368 <ftello64@plt+0x4e8c>
   16354:	movw	r2, #35141	; 0x8945
   16358:	mov	r1, #1
   1635c:	movt	r2, #48	; 0x30
   16360:	tst	r2, r1, lsl r0
   16364:	bne	16384 <ftello64@plt+0x4ea8>
   16368:	sub	r0, r7, #103	; 0x67
   1636c:	cmp	r0, #13
   16370:	bhi	163b8 <ftello64@plt+0x4edc>
   16374:	mov	r1, #1
   16378:	movw	r2, #8273	; 0x2051
   1637c:	tst	r2, r1, lsl r0
   16380:	beq	163b8 <ftello64@plt+0x4edc>
   16384:	ldr	r0, [fp, #8]
   16388:	mov	r1, #48	; 0x30
   1638c:	bl	113a4 <strchr@plt>
   16390:	cmp	r0, #0
   16394:	beq	163b4 <ftello64@plt+0x4ed8>
   16398:	ldrb	r0, [r5, #1]
   1639c:	cmp	r0, #66	; 0x42
   163a0:	cmpne	r0, #68	; 0x44
   163a4:	bne	164cc <ftello64@plt+0x4ff0>
   163a8:	mov	r4, #1000	; 0x3e8
   163ac:	mov	r0, #2
   163b0:	str	r0, [sp, #8]
   163b4:	mov	r3, #0
   163b8:	cmp	r7, #89	; 0x59
   163bc:	stm	sp, {r5, r6}
   163c0:	bgt	16448 <ftello64@plt+0x4f6c>
   163c4:	sub	r0, r7, #66	; 0x42
   163c8:	cmp	r0, #14
   163cc:	bhi	164f0 <ftello64@plt+0x5014>
   163d0:	add	r1, pc, #0
   163d4:	ldr	pc, [r1, r0, lsl #2]
   163d8:	andeq	r6, r1, r4, lsl r4
   163dc:	andeq	r6, r1, r0, lsr #15
   163e0:	andeq	r6, r1, r0, lsr #15
   163e4:			; <UNDEFINED> instruction: 0x000167b4
   163e8:	andeq	r6, r1, r0, lsr #15
   163ec:	andeq	r6, r1, r4, lsr #11
   163f0:	andeq	r6, r1, r0, lsr #15
   163f4:	andeq	r6, r1, r0, lsr #15
   163f8:	andeq	r6, r1, r0, lsr #15
   163fc:	andeq	r6, r1, r0, lsl r6
   16400:	andeq	r6, r1, r0, lsr #15
   16404:	andeq	r6, r1, r4, asr r6
   16408:	andeq	r6, r1, r0, lsr #15
   1640c:	andeq	r6, r1, r0, lsr #15
   16410:	andeq	r6, r1, r0, lsr #16
   16414:	mov	r1, #0
   16418:	lsl	r3, r9, #10
   1641c:	lsl	r0, r8, #10
   16420:	lsr	r2, r9, #22
   16424:	cmp	r1, r9, lsr #22
   16428:	orr	r3, r3, r8, lsr #22
   1642c:	mvnne	r0, #0
   16430:	movwne	r2, #1
   16434:	cmp	r1, r9, lsr #22
   16438:	b	164bc <ftello64@plt+0x4fe0>
   1643c:	ldr	r0, [sp, #12]
   16440:	orr	r6, r6, #2
   16444:	b	168b0 <ftello64@plt+0x53d4>
   16448:	cmp	r7, #115	; 0x73
   1644c:	bgt	1656c <ftello64@plt+0x5090>
   16450:	sub	r0, r7, #98	; 0x62
   16454:	cmp	r0, #11
   16458:	bhi	1672c <ftello64@plt+0x5250>
   1645c:	add	r1, pc, #4
   16460:	mov	r2, #0
   16464:	ldr	pc, [r1, r0, lsl #2]
   16468:	muleq	r1, r8, r4
   1646c:	andeq	r6, r1, r8, lsl #17
   16470:	andeq	r6, r1, r0, lsr #15
   16474:	andeq	r6, r1, r0, lsr #15
   16478:	andeq	r6, r1, r0, lsr #15
   1647c:	andeq	r6, r1, r4, lsr #11
   16480:	andeq	r6, r1, r0, lsr #15
   16484:	andeq	r6, r1, r0, lsr #15
   16488:	andeq	r6, r1, r0, lsr #15
   1648c:	andeq	r6, r1, r0, lsl r6
   16490:	andeq	r6, r1, r0, lsr #15
   16494:	andeq	r6, r1, r4, asr r6
   16498:	mov	r1, #0
   1649c:	lsl	r3, r9, #9
   164a0:	lsl	r0, r8, #9
   164a4:	lsr	r2, r9, #23
   164a8:	cmp	r1, r9, lsr #23
   164ac:	orr	r3, r3, r8, lsr #23
   164b0:	mvnne	r0, #0
   164b4:	movwne	r2, #1
   164b8:	cmp	r1, r9, lsr #23
   164bc:	mvnne	r3, #0
   164c0:	mov	r8, r0
   164c4:	mov	r9, r3
   164c8:	b	16888 <ftello64@plt+0x53ac>
   164cc:	cmp	r0, #105	; 0x69
   164d0:	mov	r3, #0
   164d4:	bne	163b8 <ftello64@plt+0x4edc>
   164d8:	ldrb	r0, [r5, #2]
   164dc:	mov	r1, #1
   164e0:	cmp	r0, #66	; 0x42
   164e4:	movweq	r1, #3
   164e8:	str	r1, [sp, #8]
   164ec:	b	163b8 <ftello64@plt+0x4edc>
   164f0:	cmp	r7, #84	; 0x54
   164f4:	beq	166c0 <ftello64@plt+0x51e4>
   164f8:	cmp	r7, #89	; 0x59
   164fc:	bne	167a0 <ftello64@plt+0x52c4>
   16500:	mvn	r0, #0
   16504:	mvn	r1, #0
   16508:	mov	r2, r4
   1650c:	mov	r5, r3
   16510:	bl	17e08 <ftello64@plt+0x692c>
   16514:	mov	ip, r5
   16518:	mvn	lr, #0
   1651c:	mov	r2, #0
   16520:	mvn	r3, #7
   16524:	mov	r5, r8
   16528:	mov	r7, r9
   1652c:	umull	r8, r6, r5, r4
   16530:	mvn	r9, #0
   16534:	mla	r6, r5, ip, r6
   16538:	subs	r5, r0, r5
   1653c:	sbcs	r5, r1, r7
   16540:	mov	r5, #0
   16544:	movwcc	r5, #1
   16548:	cmp	r5, #0
   1654c:	mlaeq	r9, r7, r4, r6
   16550:	movne	r8, lr
   16554:	orrne	r2, r2, #1
   16558:	adds	r3, r3, #1
   1655c:	mov	r5, r8
   16560:	mov	r7, r9
   16564:	bne	1652c <ftello64@plt+0x5050>
   16568:	b	16888 <ftello64@plt+0x53ac>
   1656c:	cmp	r7, #116	; 0x74
   16570:	beq	166c0 <ftello64@plt+0x51e4>
   16574:	cmp	r7, #119	; 0x77
   16578:	bne	167a0 <ftello64@plt+0x52c4>
   1657c:	lsl	r1, r9, #1
   16580:	lsl	r0, r8, #1
   16584:	cmp	r9, #0
   16588:	lsr	r2, r9, #31
   1658c:	orr	r1, r1, r8, lsr #31
   16590:	mvnlt	r0, #0
   16594:	mvnlt	r1, #0
   16598:	mov	r8, r0
   1659c:	mov	r9, r1
   165a0:	b	16888 <ftello64@plt+0x53ac>
   165a4:	mvn	r0, #0
   165a8:	mvn	r1, #0
   165ac:	mov	r2, r4
   165b0:	mov	r5, r3
   165b4:	bl	17e08 <ftello64@plt+0x692c>
   165b8:	mov	ip, r5
   165bc:	mvn	lr, #0
   165c0:	mov	r2, #0
   165c4:	mvn	r3, #2
   165c8:	mov	r6, r8
   165cc:	mov	r5, r9
   165d0:	umull	r8, r7, r6, r4
   165d4:	mvn	r9, #0
   165d8:	mla	r7, r6, ip, r7
   165dc:	subs	r6, r0, r6
   165e0:	sbcs	r6, r1, r5
   165e4:	mov	r6, #0
   165e8:	movwcc	r6, #1
   165ec:	cmp	r6, #0
   165f0:	mlaeq	r9, r5, r4, r7
   165f4:	movne	r8, lr
   165f8:	orrne	r2, r2, #1
   165fc:	adds	r3, r3, #1
   16600:	mov	r6, r8
   16604:	mov	r5, r9
   16608:	bne	165d0 <ftello64@plt+0x50f4>
   1660c:	b	16888 <ftello64@plt+0x53ac>
   16610:	mvn	r0, #0
   16614:	mvn	r1, #0
   16618:	mov	r2, r4
   1661c:	mov	r5, r3
   16620:	bl	17e08 <ftello64@plt+0x692c>
   16624:	subs	r0, r0, r8
   16628:	mov	r2, #0
   1662c:	sbcs	r0, r1, r9
   16630:	movwcc	r2, #1
   16634:	umull	r0, r1, r8, r4
   16638:	mla	r1, r8, r5, r1
   1663c:	cmp	r2, #0
   16640:	mla	r9, r9, r4, r1
   16644:	mvnne	r0, #0
   16648:	mvnne	r9, #0
   1664c:	mov	r8, r0
   16650:	b	16888 <ftello64@plt+0x53ac>
   16654:	mvn	r0, #0
   16658:	mvn	r1, #0
   1665c:	mov	r2, r4
   16660:	mov	r5, r3
   16664:	bl	17e08 <ftello64@plt+0x692c>
   16668:	mov	ip, r5
   1666c:	mvn	lr, #0
   16670:	mov	r2, #0
   16674:	mvn	r3, #1
   16678:	mov	r6, r8
   1667c:	mov	r5, r9
   16680:	umull	r8, r7, r6, r4
   16684:	mvn	r9, #0
   16688:	mla	r7, r6, ip, r7
   1668c:	subs	r6, r0, r6
   16690:	sbcs	r6, r1, r5
   16694:	mov	r6, #0
   16698:	movwcc	r6, #1
   1669c:	cmp	r6, #0
   166a0:	mlaeq	r9, r5, r4, r7
   166a4:	movne	r8, lr
   166a8:	orrne	r2, r2, #1
   166ac:	adds	r3, r3, #1
   166b0:	mov	r6, r8
   166b4:	mov	r5, r9
   166b8:	bne	16680 <ftello64@plt+0x51a4>
   166bc:	b	16888 <ftello64@plt+0x53ac>
   166c0:	mvn	r0, #0
   166c4:	mvn	r1, #0
   166c8:	mov	r2, r4
   166cc:	mov	r5, r3
   166d0:	bl	17e08 <ftello64@plt+0x692c>
   166d4:	mov	ip, r5
   166d8:	mvn	lr, #0
   166dc:	mov	r2, #0
   166e0:	mvn	r3, #3
   166e4:	mov	r6, r8
   166e8:	mov	r5, r9
   166ec:	umull	r8, r7, r6, r4
   166f0:	mvn	r9, #0
   166f4:	mla	r7, r6, ip, r7
   166f8:	subs	r6, r0, r6
   166fc:	sbcs	r6, r1, r5
   16700:	mov	r6, #0
   16704:	movwcc	r6, #1
   16708:	cmp	r6, #0
   1670c:	mlaeq	r9, r5, r4, r7
   16710:	movne	r8, lr
   16714:	orrne	r2, r2, #1
   16718:	adds	r3, r3, #1
   1671c:	mov	r6, r8
   16720:	mov	r5, r9
   16724:	bne	166ec <ftello64@plt+0x5210>
   16728:	b	16888 <ftello64@plt+0x53ac>
   1672c:	cmp	r7, #90	; 0x5a
   16730:	bne	167a0 <ftello64@plt+0x52c4>
   16734:	mvn	r0, #0
   16738:	mvn	r1, #0
   1673c:	mov	r2, r4
   16740:	mov	r5, r3
   16744:	bl	17e08 <ftello64@plt+0x692c>
   16748:	mov	ip, r5
   1674c:	mvn	lr, #0
   16750:	mov	r2, #0
   16754:	mvn	r3, #6
   16758:	mov	r5, r8
   1675c:	mov	r7, r9
   16760:	umull	r8, r6, r5, r4
   16764:	mvn	r9, #0
   16768:	mla	r6, r5, ip, r6
   1676c:	subs	r5, r0, r5
   16770:	sbcs	r5, r1, r7
   16774:	mov	r5, #0
   16778:	movwcc	r5, #1
   1677c:	cmp	r5, #0
   16780:	mlaeq	r9, r7, r4, r6
   16784:	movne	r8, lr
   16788:	orrne	r2, r2, #1
   1678c:	adds	r3, r3, #1
   16790:	mov	r5, r8
   16794:	mov	r7, r9
   16798:	bne	16760 <ftello64@plt+0x5284>
   1679c:	b	16888 <ftello64@plt+0x53ac>
   167a0:	ldr	r0, [sp, #12]
   167a4:	strd	r8, [r0]
   167a8:	ldr	r6, [sp, #4]
   167ac:	orr	r6, r6, #2
   167b0:	b	168b4 <ftello64@plt+0x53d8>
   167b4:	mvn	r0, #0
   167b8:	mvn	r1, #0
   167bc:	mov	r2, r4
   167c0:	mov	r5, r3
   167c4:	bl	17e08 <ftello64@plt+0x692c>
   167c8:	mov	ip, r5
   167cc:	mvn	lr, #0
   167d0:	mov	r2, #0
   167d4:	mvn	r3, #5
   167d8:	mov	r5, r8
   167dc:	mov	r7, r9
   167e0:	umull	r8, r6, r5, r4
   167e4:	mvn	r9, #0
   167e8:	mla	r6, r5, ip, r6
   167ec:	subs	r5, r0, r5
   167f0:	sbcs	r5, r1, r7
   167f4:	mov	r5, #0
   167f8:	movwcc	r5, #1
   167fc:	cmp	r5, #0
   16800:	mlaeq	r9, r7, r4, r6
   16804:	movne	r8, lr
   16808:	orrne	r2, r2, #1
   1680c:	adds	r3, r3, #1
   16810:	mov	r5, r8
   16814:	mov	r7, r9
   16818:	bne	167e0 <ftello64@plt+0x5304>
   1681c:	b	16888 <ftello64@plt+0x53ac>
   16820:	mvn	r0, #0
   16824:	mvn	r1, #0
   16828:	mov	r2, r4
   1682c:	mov	r5, r3
   16830:	bl	17e08 <ftello64@plt+0x692c>
   16834:	mov	ip, r5
   16838:	mvn	lr, #0
   1683c:	mov	r2, #0
   16840:	mvn	r3, #4
   16844:	mov	r5, r8
   16848:	mov	r7, r9
   1684c:	umull	r8, r6, r5, r4
   16850:	mvn	r9, #0
   16854:	mla	r6, r5, ip, r6
   16858:	subs	r5, r0, r5
   1685c:	sbcs	r5, r1, r7
   16860:	mov	r5, #0
   16864:	movwcc	r5, #1
   16868:	cmp	r5, #0
   1686c:	mlaeq	r9, r7, r4, r6
   16870:	movne	r8, lr
   16874:	orrne	r2, r2, #1
   16878:	adds	r3, r3, #1
   1687c:	mov	r5, r8
   16880:	mov	r7, r9
   16884:	bne	1684c <ftello64@plt+0x5370>
   16888:	ldr	r1, [sp]
   1688c:	ldr	r3, [sp, #8]
   16890:	ldr	r6, [sp, #4]
   16894:	add	r0, r1, r3
   16898:	orr	r6, r2, r6
   1689c:	str	r0, [sl]
   168a0:	ldrb	r0, [r1, r3]
   168a4:	cmp	r0, #0
   168a8:	orrne	r6, r6, #2
   168ac:	ldr	r0, [sp, #12]
   168b0:	strd	r8, [r0]
   168b4:	mov	r0, r6
   168b8:	sub	sp, fp, #28
   168bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   168c0:	movw	r0, #35718	; 0x8b86
   168c4:	movw	r1, #35756	; 0x8bac
   168c8:	movw	r3, #35772	; 0x8bbc
   168cc:	mov	r2, #85	; 0x55
   168d0:	movt	r0, #1
   168d4:	movt	r1, #1
   168d8:	movt	r3, #1
   168dc:	bl	114d0 <__assert_fail@plt>
   168e0:	clz	r2, r1
   168e4:	clz	r3, r0
   168e8:	lsr	r2, r2, #5
   168ec:	lsr	r3, r3, #5
   168f0:	orrs	r2, r3, r2
   168f4:	movwne	r1, #1
   168f8:	movwne	r0, #1
   168fc:	cmp	r1, #0
   16900:	beq	16930 <ftello64@plt+0x5454>
   16904:	mvn	r2, #-2147483648	; 0x80000000
   16908:	udiv	r2, r2, r1
   1690c:	cmp	r2, r0
   16910:	bcs	16930 <ftello64@plt+0x5454>
   16914:	push	{fp, lr}
   16918:	mov	fp, sp
   1691c:	bl	113b0 <__errno_location@plt>
   16920:	mov	r1, #12
   16924:	str	r1, [r0]
   16928:	mov	r0, #0
   1692c:	pop	{fp, pc}
   16930:	b	111d0 <calloc@plt>
   16934:	cmp	r0, #0
   16938:	movweq	r0, #1
   1693c:	cmn	r0, #1
   16940:	ble	16948 <ftello64@plt+0x546c>
   16944:	b	11338 <malloc@plt>
   16948:	push	{fp, lr}
   1694c:	mov	fp, sp
   16950:	bl	113b0 <__errno_location@plt>
   16954:	mov	r1, #12
   16958:	str	r1, [r0]
   1695c:	mov	r0, #0
   16960:	pop	{fp, pc}
   16964:	push	{fp, lr}
   16968:	mov	fp, sp
   1696c:	cmp	r0, #0
   16970:	beq	1698c <ftello64@plt+0x54b0>
   16974:	cmp	r1, #0
   16978:	beq	16998 <ftello64@plt+0x54bc>
   1697c:	cmn	r1, #1
   16980:	ble	169a0 <ftello64@plt+0x54c4>
   16984:	pop	{fp, lr}
   16988:	b	1129c <realloc@plt>
   1698c:	mov	r0, r1
   16990:	pop	{fp, lr}
   16994:	b	16934 <ftello64@plt+0x5458>
   16998:	bl	16ae0 <ftello64@plt+0x5604>
   1699c:	b	169ac <ftello64@plt+0x54d0>
   169a0:	bl	113b0 <__errno_location@plt>
   169a4:	mov	r1, #12
   169a8:	str	r1, [r0]
   169ac:	mov	r0, #0
   169b0:	pop	{fp, pc}
   169b4:	push	{r4, r5, r6, sl, fp, lr}
   169b8:	add	fp, sp, #16
   169bc:	mov	r4, r0
   169c0:	bl	112fc <__fpending@plt>
   169c4:	mov	r5, r0
   169c8:	mov	r0, r4
   169cc:	bl	11308 <ferror_unlocked@plt>
   169d0:	mov	r6, r0
   169d4:	mov	r0, r4
   169d8:	bl	12764 <ftello64@plt+0x1288>
   169dc:	cmp	r6, #0
   169e0:	beq	16a00 <ftello64@plt+0x5524>
   169e4:	mvn	r4, #0
   169e8:	cmp	r0, #0
   169ec:	bne	16a2c <ftello64@plt+0x5550>
   169f0:	bl	113b0 <__errno_location@plt>
   169f4:	mov	r1, #0
   169f8:	str	r1, [r0]
   169fc:	b	16a2c <ftello64@plt+0x5550>
   16a00:	cmp	r0, #0
   16a04:	mov	r4, r0
   16a08:	mvnne	r4, #0
   16a0c:	cmp	r5, #0
   16a10:	bne	16a2c <ftello64@plt+0x5550>
   16a14:	cmp	r0, #0
   16a18:	beq	16a2c <ftello64@plt+0x5550>
   16a1c:	bl	113b0 <__errno_location@plt>
   16a20:	ldr	r0, [r0]
   16a24:	subs	r4, r0, #9
   16a28:	mvnne	r4, #0
   16a2c:	mov	r0, r4
   16a30:	pop	{r4, r5, r6, sl, fp, pc}
   16a34:	push	{r4, r5, r6, r7, fp, lr}
   16a38:	add	fp, sp, #16
   16a3c:	mov	r5, r1
   16a40:	bl	11464 <fopen64@plt>
   16a44:	mov	r4, #0
   16a48:	cmp	r0, #0
   16a4c:	beq	16ad8 <ftello64@plt+0x55fc>
   16a50:	mov	r6, r0
   16a54:	bl	113ec <fileno@plt>
   16a58:	cmp	r0, #2
   16a5c:	bhi	16ab8 <ftello64@plt+0x55dc>
   16a60:	bl	17b2c <ftello64@plt+0x6650>
   16a64:	cmn	r0, #1
   16a68:	ble	16ac0 <ftello64@plt+0x55e4>
   16a6c:	mov	r7, r0
   16a70:	mov	r0, r6
   16a74:	bl	12764 <ftello64@plt+0x1288>
   16a78:	cmp	r0, #0
   16a7c:	bne	16a98 <ftello64@plt+0x55bc>
   16a80:	mov	r0, r7
   16a84:	mov	r1, r5
   16a88:	bl	111c4 <fdopen@plt>
   16a8c:	mov	r4, r0
   16a90:	cmp	r0, #0
   16a94:	bne	16ad8 <ftello64@plt+0x55fc>
   16a98:	bl	113b0 <__errno_location@plt>
   16a9c:	ldr	r5, [r0]
   16aa0:	mov	r4, r0
   16aa4:	mov	r0, r7
   16aa8:	bl	114c4 <close@plt>
   16aac:	str	r5, [r4]
   16ab0:	mov	r4, #0
   16ab4:	b	16ad8 <ftello64@plt+0x55fc>
   16ab8:	mov	r4, r6
   16abc:	b	16ad8 <ftello64@plt+0x55fc>
   16ac0:	bl	113b0 <__errno_location@plt>
   16ac4:	ldr	r7, [r0]
   16ac8:	mov	r5, r0
   16acc:	mov	r0, r6
   16ad0:	bl	12764 <ftello64@plt+0x1288>
   16ad4:	str	r7, [r5]
   16ad8:	mov	r0, r4
   16adc:	pop	{r4, r5, r6, r7, fp, pc}
   16ae0:	push	{r4, r5, r6, sl, fp, lr}
   16ae4:	add	fp, sp, #16
   16ae8:	mov	r4, r0
   16aec:	bl	113b0 <__errno_location@plt>
   16af0:	ldr	r6, [r0]
   16af4:	mov	r5, r0
   16af8:	mov	r0, r4
   16afc:	bl	11218 <free@plt>
   16b00:	str	r6, [r5]
   16b04:	pop	{r4, r5, r6, sl, fp, pc}
   16b08:	ldr	r0, [r0, #8]
   16b0c:	bx	lr
   16b10:	ldr	r0, [r0, #12]
   16b14:	bx	lr
   16b18:	ldr	r0, [r0, #16]
   16b1c:	bx	lr
   16b20:	ldm	r0, {r2, ip}
   16b24:	mov	r0, #0
   16b28:	cmp	r2, ip
   16b2c:	bxcs	lr
   16b30:	mov	r0, #0
   16b34:	ldr	r1, [r2]
   16b38:	cmp	r1, #0
   16b3c:	beq	16b60 <ftello64@plt+0x5684>
   16b40:	mov	r3, #0
   16b44:	mov	r1, r2
   16b48:	ldr	r1, [r1, #4]
   16b4c:	add	r3, r3, #1
   16b50:	cmp	r1, #0
   16b54:	bne	16b48 <ftello64@plt+0x566c>
   16b58:	cmp	r3, r0
   16b5c:	movhi	r0, r3
   16b60:	add	r2, r2, #8
   16b64:	cmp	r2, ip
   16b68:	bcc	16b34 <ftello64@plt+0x5658>
   16b6c:	bx	lr
   16b70:	push	{fp, lr}
   16b74:	mov	fp, sp
   16b78:	ldm	r0, {r3, ip}
   16b7c:	mov	lr, #0
   16b80:	mov	r1, #0
   16b84:	cmp	r3, ip
   16b88:	bcs	16bc4 <ftello64@plt+0x56e8>
   16b8c:	mov	r1, #0
   16b90:	mov	lr, #0
   16b94:	ldr	r2, [r3]
   16b98:	cmp	r2, #0
   16b9c:	beq	16bb8 <ftello64@plt+0x56dc>
   16ba0:	mov	r2, r3
   16ba4:	ldr	r2, [r2, #4]
   16ba8:	add	r1, r1, #1
   16bac:	cmp	r2, #0
   16bb0:	bne	16ba4 <ftello64@plt+0x56c8>
   16bb4:	add	lr, lr, #1
   16bb8:	add	r3, r3, #8
   16bbc:	cmp	r3, ip
   16bc0:	bcc	16b94 <ftello64@plt+0x56b8>
   16bc4:	ldr	r2, [r0, #12]
   16bc8:	cmp	lr, r2
   16bcc:	bne	16be4 <ftello64@plt+0x5708>
   16bd0:	ldr	r2, [r0, #16]
   16bd4:	mov	r0, #1
   16bd8:	cmp	r1, r2
   16bdc:	movne	r0, #0
   16be0:	pop	{fp, pc}
   16be4:	mov	r0, #0
   16be8:	pop	{fp, pc}
   16bec:	nop	{0}
   16bf0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   16bf4:	add	fp, sp, #24
   16bf8:	sub	sp, sp, #8
   16bfc:	ldr	r6, [r0]
   16c00:	ldmib	r0, {r2, r7, r8}
   16c04:	ldr	r3, [r0, #16]
   16c08:	mov	r4, r1
   16c0c:	mov	r5, #0
   16c10:	cmp	r6, r2
   16c14:	bcs	16c54 <ftello64@plt+0x5778>
   16c18:	mov	r5, #0
   16c1c:	ldr	r0, [r6]
   16c20:	cmp	r0, #0
   16c24:	beq	16c48 <ftello64@plt+0x576c>
   16c28:	mov	r0, #0
   16c2c:	mov	r1, r6
   16c30:	ldr	r1, [r1, #4]
   16c34:	add	r0, r0, #1
   16c38:	cmp	r1, #0
   16c3c:	bne	16c30 <ftello64@plt+0x5754>
   16c40:	cmp	r0, r5
   16c44:	movhi	r5, r0
   16c48:	add	r6, r6, #8
   16c4c:	cmp	r6, r2
   16c50:	bcc	16c1c <ftello64@plt+0x5740>
   16c54:	movw	r2, #35851	; 0x8c0b
   16c58:	mov	r0, r4
   16c5c:	mov	r1, #1
   16c60:	movt	r2, #1
   16c64:	bl	11404 <__fprintf_chk@plt>
   16c68:	movw	r2, #35875	; 0x8c23
   16c6c:	mov	r0, r4
   16c70:	mov	r1, #1
   16c74:	mov	r3, r7
   16c78:	movt	r2, #1
   16c7c:	bl	11404 <__fprintf_chk@plt>
   16c80:	vldr	d16, [pc, #80]	; 16cd8 <ftello64@plt+0x57fc>
   16c84:	vmov	s0, r8
   16c88:	movw	r2, #35899	; 0x8c3b
   16c8c:	mov	r0, r4
   16c90:	mov	r1, #1
   16c94:	mov	r3, r8
   16c98:	vcvt.f64.u32	d17, s0
   16c9c:	vmov	s0, r7
   16ca0:	movt	r2, #1
   16ca4:	vcvt.f64.u32	d18, s0
   16ca8:	vmul.f64	d16, d17, d16
   16cac:	vdiv.f64	d16, d16, d18
   16cb0:	vstr	d16, [sp]
   16cb4:	bl	11404 <__fprintf_chk@plt>
   16cb8:	movw	r2, #35932	; 0x8c5c
   16cbc:	mov	r0, r4
   16cc0:	mov	r1, #1
   16cc4:	mov	r3, r5
   16cc8:	movt	r2, #1
   16ccc:	sub	sp, fp, #24
   16cd0:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   16cd4:	b	11404 <__fprintf_chk@plt>
   16cd8:	andeq	r0, r0, r0
   16cdc:	subsmi	r0, r9, r0
   16ce0:	push	{r4, r5, r6, r7, fp, lr}
   16ce4:	add	fp, sp, #16
   16ce8:	mov	r4, r1
   16cec:	ldr	r1, [r0, #8]
   16cf0:	ldr	r2, [r0, #24]
   16cf4:	mov	r5, r0
   16cf8:	mov	r0, r4
   16cfc:	blx	r2
   16d00:	ldr	r1, [r5, #8]
   16d04:	cmp	r0, r1
   16d08:	bcs	16d68 <ftello64@plt+0x588c>
   16d0c:	ldr	r7, [r5]
   16d10:	mov	r6, #0
   16d14:	ldr	r1, [r7, r0, lsl #3]!
   16d18:	cmp	r1, #0
   16d1c:	cmpne	r7, #0
   16d20:	bne	16d50 <ftello64@plt+0x5874>
   16d24:	mov	r0, r6
   16d28:	pop	{r4, r5, r6, r7, fp, pc}
   16d2c:	ldr	r2, [r5, #28]
   16d30:	mov	r0, r4
   16d34:	blx	r2
   16d38:	cmp	r0, #0
   16d3c:	bne	16d60 <ftello64@plt+0x5884>
   16d40:	ldr	r7, [r7, #4]
   16d44:	cmp	r7, #0
   16d48:	beq	16d24 <ftello64@plt+0x5848>
   16d4c:	ldr	r1, [r7]
   16d50:	cmp	r1, r4
   16d54:	bne	16d2c <ftello64@plt+0x5850>
   16d58:	mov	r6, r4
   16d5c:	b	16d24 <ftello64@plt+0x5848>
   16d60:	ldr	r6, [r7]
   16d64:	b	16d24 <ftello64@plt+0x5848>
   16d68:	bl	114ac <abort@plt>
   16d6c:	ldr	r1, [r0, #16]
   16d70:	cmp	r1, #0
   16d74:	moveq	r0, #0
   16d78:	bxeq	lr
   16d7c:	ldm	r0, {r1, r2}
   16d80:	b	16d90 <ftello64@plt+0x58b4>
   16d84:	ldr	r0, [r1], #8
   16d88:	cmp	r0, #0
   16d8c:	bxne	lr
   16d90:	cmp	r1, r2
   16d94:	bcc	16d84 <ftello64@plt+0x58a8>
   16d98:	push	{fp, lr}
   16d9c:	mov	fp, sp
   16da0:	bl	114ac <abort@plt>
   16da4:	push	{r4, r5, fp, lr}
   16da8:	add	fp, sp, #8
   16dac:	mov	r5, r1
   16db0:	ldr	r1, [r0, #8]
   16db4:	ldr	r2, [r0, #24]
   16db8:	mov	r4, r0
   16dbc:	mov	r0, r5
   16dc0:	blx	r2
   16dc4:	ldr	r1, [r4, #8]
   16dc8:	cmp	r0, r1
   16dcc:	bcs	16e28 <ftello64@plt+0x594c>
   16dd0:	ldr	r1, [r4]
   16dd4:	add	r2, r1, r0, lsl #3
   16dd8:	ldr	r3, [r2]
   16ddc:	ldr	r2, [r2, #4]
   16de0:	cmp	r3, r5
   16de4:	beq	16df4 <ftello64@plt+0x5918>
   16de8:	cmp	r2, #0
   16dec:	bne	16dd8 <ftello64@plt+0x58fc>
   16df0:	b	16e00 <ftello64@plt+0x5924>
   16df4:	cmp	r2, #0
   16df8:	ldrne	r0, [r2]
   16dfc:	popne	{r4, r5, fp, pc}
   16e00:	ldr	r2, [r4, #4]
   16e04:	add	r0, r1, r0, lsl #3
   16e08:	add	r1, r0, #8
   16e0c:	cmp	r1, r2
   16e10:	movcs	r0, #0
   16e14:	popcs	{r4, r5, fp, pc}
   16e18:	ldr	r0, [r1], #8
   16e1c:	cmp	r0, #0
   16e20:	popne	{r4, r5, fp, pc}
   16e24:	b	16e0c <ftello64@plt+0x5930>
   16e28:	bl	114ac <abort@plt>
   16e2c:	push	{r4, r5, fp, lr}
   16e30:	add	fp, sp, #8
   16e34:	ldm	r0, {r5, lr}
   16e38:	mov	ip, r0
   16e3c:	mov	r0, #0
   16e40:	cmp	r5, lr
   16e44:	bcs	16e90 <ftello64@plt+0x59b4>
   16e48:	mov	r0, #0
   16e4c:	ldr	r3, [r5]
   16e50:	cmp	r3, #0
   16e54:	cmpne	r5, #0
   16e58:	beq	16e84 <ftello64@plt+0x59a8>
   16e5c:	mov	r3, r5
   16e60:	cmp	r0, r2
   16e64:	popcs	{r4, r5, fp, pc}
   16e68:	ldr	r4, [r3]
   16e6c:	str	r4, [r1, r0, lsl #2]
   16e70:	add	r0, r0, #1
   16e74:	ldr	r3, [r3, #4]
   16e78:	cmp	r3, #0
   16e7c:	bne	16e60 <ftello64@plt+0x5984>
   16e80:	ldr	lr, [ip, #4]
   16e84:	add	r5, r5, #8
   16e88:	cmp	r5, lr
   16e8c:	bcc	16e4c <ftello64@plt+0x5970>
   16e90:	pop	{r4, r5, fp, pc}
   16e94:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   16e98:	add	fp, sp, #24
   16e9c:	mov	r5, r1
   16ea0:	ldr	r4, [r0]
   16ea4:	ldr	r1, [r0, #4]
   16ea8:	mov	r6, #0
   16eac:	cmp	r4, r1
   16eb0:	bcs	16f24 <ftello64@plt+0x5a48>
   16eb4:	mov	r9, r2
   16eb8:	mov	r8, r0
   16ebc:	mov	r6, #0
   16ec0:	b	16f08 <ftello64@plt+0x5a2c>
   16ec4:	mov	r1, r9
   16ec8:	blx	r5
   16ecc:	cmp	r0, #0
   16ed0:	beq	16f24 <ftello64@plt+0x5a48>
   16ed4:	mov	r7, r4
   16ed8:	ldr	r7, [r7, #4]
   16edc:	add	r6, r6, #1
   16ee0:	cmp	r7, #0
   16ee4:	beq	16f00 <ftello64@plt+0x5a24>
   16ee8:	ldr	r0, [r7]
   16eec:	mov	r1, r9
   16ef0:	blx	r5
   16ef4:	cmp	r0, #0
   16ef8:	bne	16ed8 <ftello64@plt+0x59fc>
   16efc:	b	16f24 <ftello64@plt+0x5a48>
   16f00:	ldr	r1, [r8, #4]
   16f04:	b	16f18 <ftello64@plt+0x5a3c>
   16f08:	ldr	r0, [r4]
   16f0c:	cmp	r0, #0
   16f10:	cmpne	r4, #0
   16f14:	bne	16ec4 <ftello64@plt+0x59e8>
   16f18:	add	r4, r4, #8
   16f1c:	cmp	r4, r1
   16f20:	bcc	16f08 <ftello64@plt+0x5a2c>
   16f24:	mov	r0, r6
   16f28:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   16f2c:	ldrb	r2, [r0]
   16f30:	cmp	r2, #0
   16f34:	moveq	r0, #0
   16f38:	bxeq	lr
   16f3c:	add	r3, r0, #1
   16f40:	mov	r0, #0
   16f44:	rsb	r0, r0, r0, lsl #5
   16f48:	uxtab	r0, r0, r2
   16f4c:	udiv	r2, r0, r1
   16f50:	mls	r0, r2, r1, r0
   16f54:	ldrb	r2, [r3], #1
   16f58:	cmp	r2, #0
   16f5c:	bne	16f44 <ftello64@plt+0x5a68>
   16f60:	bx	lr
   16f64:	movw	r1, #35960	; 0x8c78
   16f68:	movt	r1, #1
   16f6c:	vld1.32	{d16-d17}, [r1]!
   16f70:	ldr	r1, [r1]
   16f74:	vst1.32	{d16-d17}, [r0]!
   16f78:	str	r1, [r0]
   16f7c:	bx	lr
   16f80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16f84:	add	fp, sp, #28
   16f88:	sub	sp, sp, #4
   16f8c:	movw	sl, #28788	; 0x7074
   16f90:	movw	r5, #28768	; 0x7060
   16f94:	cmp	r3, #0
   16f98:	mov	r8, r0
   16f9c:	mov	r0, #40	; 0x28
   16fa0:	mov	r7, r1
   16fa4:	movt	sl, #1
   16fa8:	movt	r5, #1
   16fac:	movne	sl, r3
   16fb0:	cmp	r2, #0
   16fb4:	movne	r5, r2
   16fb8:	bl	16934 <ftello64@plt+0x5458>
   16fbc:	mov	r9, #0
   16fc0:	cmp	r0, #0
   16fc4:	beq	17054 <ftello64@plt+0x5b78>
   16fc8:	movw	r6, #35960	; 0x8c78
   16fcc:	cmp	r7, #0
   16fd0:	mov	r4, r0
   16fd4:	movt	r6, #1
   16fd8:	movne	r6, r7
   16fdc:	str	r6, [r0, #20]
   16fe0:	bl	17084 <ftello64@plt+0x5ba8>
   16fe4:	cmp	r0, #0
   16fe8:	beq	1704c <ftello64@plt+0x5b70>
   16fec:	mov	r0, r8
   16ff0:	mov	r1, r6
   16ff4:	bl	17130 <ftello64@plt+0x5c54>
   16ff8:	cmp	r0, #0
   16ffc:	str	r0, [r4, #8]
   17000:	beq	1704c <ftello64@plt+0x5b70>
   17004:	mov	r1, #8
   17008:	bl	168e0 <ftello64@plt+0x5404>
   1700c:	cmp	r0, #0
   17010:	str	r0, [r4]
   17014:	beq	1704c <ftello64@plt+0x5b70>
   17018:	ldr	r1, [fp, #8]
   1701c:	mov	r2, #0
   17020:	mov	r9, r4
   17024:	str	r2, [r4, #12]
   17028:	str	r2, [r4, #16]
   1702c:	str	r5, [r4, #24]
   17030:	str	sl, [r4, #28]
   17034:	str	r1, [r4, #32]
   17038:	str	r2, [r4, #36]	; 0x24
   1703c:	ldr	r1, [r4, #8]
   17040:	add	r0, r0, r1, lsl #3
   17044:	str	r0, [r4, #4]
   17048:	b	17054 <ftello64@plt+0x5b78>
   1704c:	mov	r0, r4
   17050:	bl	16ae0 <ftello64@plt+0x5604>
   17054:	mov	r0, r9
   17058:	sub	sp, fp, #28
   1705c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17060:	ror	r2, r0, #3
   17064:	udiv	r2, r2, r1
   17068:	mul	r1, r2, r1
   1706c:	rsb	r0, r1, r0, ror #3
   17070:	bx	lr
   17074:	sub	r0, r0, r1
   17078:	clz	r0, r0
   1707c:	lsr	r0, r0, #5
   17080:	bx	lr
   17084:	ldr	r3, [r0, #20]
   17088:	movw	r2, #35960	; 0x8c78
   1708c:	mov	r1, r0
   17090:	mov	r0, #1
   17094:	movt	r2, #1
   17098:	cmp	r3, r2
   1709c:	beq	17120 <ftello64@plt+0x5c44>
   170a0:	vldr	s2, [pc, #124]	; 17124 <ftello64@plt+0x5c48>
   170a4:	vldr	s0, [r3, #8]
   170a8:	vcmpe.f32	s0, s2
   170ac:	vmrs	APSR_nzcv, fpscr
   170b0:	ble	17118 <ftello64@plt+0x5c3c>
   170b4:	vldr	s4, [pc, #108]	; 17128 <ftello64@plt+0x5c4c>
   170b8:	vcmpe.f32	s0, s4
   170bc:	vmrs	APSR_nzcv, fpscr
   170c0:	bpl	17118 <ftello64@plt+0x5c3c>
   170c4:	vldr	s4, [pc, #96]	; 1712c <ftello64@plt+0x5c50>
   170c8:	vldr	s6, [r3, #12]
   170cc:	vcmpe.f32	s6, s4
   170d0:	vmrs	APSR_nzcv, fpscr
   170d4:	ble	17118 <ftello64@plt+0x5c3c>
   170d8:	vldr	s4, [r3]
   170dc:	vcmpe.f32	s4, #0.0
   170e0:	vmrs	APSR_nzcv, fpscr
   170e4:	blt	17118 <ftello64@plt+0x5c3c>
   170e8:	vadd.f32	s2, s4, s2
   170ec:	vcmpe.f32	s2, s0
   170f0:	vmrs	APSR_nzcv, fpscr
   170f4:	bpl	17118 <ftello64@plt+0x5c3c>
   170f8:	vldr	s0, [r3, #4]
   170fc:	vmov.f32	s4, #112	; 0x3f800000  1.0
   17100:	vcmpe.f32	s0, s4
   17104:	vmrs	APSR_nzcv, fpscr
   17108:	bhi	17118 <ftello64@plt+0x5c3c>
   1710c:	vcmpe.f32	s2, s0
   17110:	vmrs	APSR_nzcv, fpscr
   17114:	bxmi	lr
   17118:	mov	r0, #0
   1711c:	str	r2, [r1, #20]
   17120:	bx	lr
   17124:	stclcc	12, cr12, [ip, #820]	; 0x334
   17128:	svccc	0x00666666
   1712c:	svccc	0x008ccccd
   17130:	ldrb	r2, [r1, #16]
   17134:	cmp	r2, #0
   17138:	bne	17168 <ftello64@plt+0x5c8c>
   1713c:	vldr	s0, [r1, #8]
   17140:	vldr	s4, [pc, #160]	; 171e8 <ftello64@plt+0x5d0c>
   17144:	vmov	s2, r0
   17148:	mov	r0, #0
   1714c:	vcvt.f32.u32	s2, s2
   17150:	vdiv.f32	s2, s2, s0
   17154:	vcmpe.f32	s2, s4
   17158:	vcvt.u32.f32	s0, s2
   1715c:	vmrs	APSR_nzcv, fpscr
   17160:	bxge	lr
   17164:	vmov	r0, s0
   17168:	cmp	r0, #10
   1716c:	movls	r0, #10
   17170:	orr	r0, r0, #1
   17174:	b	171cc <ftello64@plt+0x5cf0>
   17178:	mov	r1, #3
   1717c:	cmp	r0, #10
   17180:	bcc	171b8 <ftello64@plt+0x5cdc>
   17184:	mov	r1, #3
   17188:	mov	ip, #9
   1718c:	mov	r2, #12
   17190:	udiv	r3, r0, r1
   17194:	mls	r3, r3, r1, r0
   17198:	cmp	r3, #0
   1719c:	beq	171b8 <ftello64@plt+0x5cdc>
   171a0:	add	r3, ip, r2
   171a4:	add	r2, r2, #8
   171a8:	add	r1, r1, #2
   171ac:	add	ip, r3, #4
   171b0:	cmp	ip, r0
   171b4:	bcc	17190 <ftello64@plt+0x5cb4>
   171b8:	udiv	r2, r0, r1
   171bc:	mls	r1, r2, r1, r0
   171c0:	cmp	r1, #0
   171c4:	bne	171dc <ftello64@plt+0x5d00>
   171c8:	add	r0, r0, #2
   171cc:	cmn	r0, #1
   171d0:	bne	17178 <ftello64@plt+0x5c9c>
   171d4:	mov	r0, #0
   171d8:	bx	lr
   171dc:	cmp	r0, #536870912	; 0x20000000
   171e0:	movcs	r0, #0
   171e4:	bx	lr
   171e8:	svcmi	0x00800000
   171ec:	push	{r4, r5, r6, r7, fp, lr}
   171f0:	add	fp, sp, #16
   171f4:	mov	r4, r0
   171f8:	ldr	r5, [r0]
   171fc:	ldr	r0, [r0, #4]
   17200:	cmp	r5, r0
   17204:	bcs	1729c <ftello64@plt+0x5dc0>
   17208:	mov	r6, #0
   1720c:	ldr	r1, [r5]
   17210:	cmp	r1, #0
   17214:	beq	17290 <ftello64@plt+0x5db4>
   17218:	ldr	r1, [r4, #32]
   1721c:	ldr	r7, [r5, #4]
   17220:	cmp	r1, #0
   17224:	mov	r0, r1
   17228:	movwne	r0, #1
   1722c:	cmp	r7, #0
   17230:	beq	17274 <ftello64@plt+0x5d98>
   17234:	tst	r0, #1
   17238:	beq	17248 <ftello64@plt+0x5d6c>
   1723c:	ldr	r0, [r7]
   17240:	blx	r1
   17244:	ldr	r1, [r4, #32]
   17248:	str	r6, [r7]
   1724c:	cmp	r1, #0
   17250:	ldr	r0, [r4, #36]	; 0x24
   17254:	ldr	r2, [r7, #4]
   17258:	str	r0, [r7, #4]
   1725c:	mov	r0, r1
   17260:	str	r7, [r4, #36]	; 0x24
   17264:	mov	r7, r2
   17268:	movwne	r0, #1
   1726c:	cmp	r2, #0
   17270:	bne	17234 <ftello64@plt+0x5d58>
   17274:	cmp	r0, #0
   17278:	beq	17284 <ftello64@plt+0x5da8>
   1727c:	ldr	r0, [r5]
   17280:	blx	r1
   17284:	str	r6, [r5]
   17288:	str	r6, [r5, #4]
   1728c:	ldr	r0, [r4, #4]
   17290:	add	r5, r5, #8
   17294:	cmp	r5, r0
   17298:	bcc	1720c <ftello64@plt+0x5d30>
   1729c:	mov	r0, #0
   172a0:	str	r0, [r4, #12]
   172a4:	str	r0, [r4, #16]
   172a8:	pop	{r4, r5, r6, r7, fp, pc}
   172ac:	push	{r4, r5, r6, sl, fp, lr}
   172b0:	add	fp, sp, #16
   172b4:	mov	r4, r0
   172b8:	ldr	r0, [r0, #32]
   172bc:	cmp	r0, #0
   172c0:	ldrne	r0, [r4, #16]
   172c4:	cmpne	r0, #0
   172c8:	beq	17320 <ftello64@plt+0x5e44>
   172cc:	ldr	r5, [r4]
   172d0:	ldr	r1, [r4, #4]
   172d4:	b	17318 <ftello64@plt+0x5e3c>
   172d8:	ldr	r0, [r5]
   172dc:	cmp	r0, #0
   172e0:	cmpne	r5, #0
   172e4:	beq	17314 <ftello64@plt+0x5e38>
   172e8:	ldr	r1, [r4, #32]
   172ec:	blx	r1
   172f0:	ldr	r6, [r5, #4]
   172f4:	b	17308 <ftello64@plt+0x5e2c>
   172f8:	ldr	r1, [r4, #32]
   172fc:	ldr	r0, [r6]
   17300:	blx	r1
   17304:	ldr	r6, [r6, #4]
   17308:	cmp	r6, #0
   1730c:	bne	172f8 <ftello64@plt+0x5e1c>
   17310:	ldr	r1, [r4, #4]
   17314:	add	r5, r5, #8
   17318:	cmp	r5, r1
   1731c:	bcc	172d8 <ftello64@plt+0x5dfc>
   17320:	ldr	r5, [r4]
   17324:	ldr	r1, [r4, #4]
   17328:	b	17354 <ftello64@plt+0x5e78>
   1732c:	ldr	r0, [r5, #4]
   17330:	cmp	r0, #0
   17334:	beq	17350 <ftello64@plt+0x5e74>
   17338:	ldr	r6, [r0, #4]
   1733c:	bl	16ae0 <ftello64@plt+0x5604>
   17340:	cmp	r6, #0
   17344:	mov	r0, r6
   17348:	bne	17338 <ftello64@plt+0x5e5c>
   1734c:	ldr	r1, [r4, #4]
   17350:	add	r5, r5, #8
   17354:	cmp	r5, r1
   17358:	bcc	1732c <ftello64@plt+0x5e50>
   1735c:	ldr	r0, [r4, #36]	; 0x24
   17360:	cmp	r0, #0
   17364:	beq	1737c <ftello64@plt+0x5ea0>
   17368:	ldr	r5, [r0, #4]
   1736c:	bl	16ae0 <ftello64@plt+0x5604>
   17370:	cmp	r5, #0
   17374:	mov	r0, r5
   17378:	bne	17368 <ftello64@plt+0x5e8c>
   1737c:	ldr	r0, [r4]
   17380:	bl	16ae0 <ftello64@plt+0x5604>
   17384:	mov	r0, r4
   17388:	pop	{r4, r5, r6, sl, fp, lr}
   1738c:	b	16ae0 <ftello64@plt+0x5604>
   17390:	push	{r4, r5, r6, r7, fp, lr}
   17394:	add	fp, sp, #16
   17398:	sub	sp, sp, #40	; 0x28
   1739c:	mov	r7, r0
   173a0:	mov	r2, r1
   173a4:	mov	r4, r0
   173a8:	ldr	r1, [r7, #20]!
   173ac:	mov	r0, r2
   173b0:	bl	17130 <ftello64@plt+0x5c54>
   173b4:	mov	r5, #0
   173b8:	cmp	r0, #0
   173bc:	beq	17450 <ftello64@plt+0x5f74>
   173c0:	mov	r6, r0
   173c4:	ldr	r0, [r4, #8]
   173c8:	cmp	r6, r0
   173cc:	beq	1744c <ftello64@plt+0x5f70>
   173d0:	mov	r0, r6
   173d4:	mov	r1, #8
   173d8:	bl	168e0 <ftello64@plt+0x5404>
   173dc:	cmp	r0, #0
   173e0:	str	r0, [sp]
   173e4:	beq	17450 <ftello64@plt+0x5f74>
   173e8:	mov	r1, #0
   173ec:	add	r0, r0, r6, lsl #3
   173f0:	str	r6, [sp, #8]
   173f4:	mov	r5, sp
   173f8:	mov	r2, #0
   173fc:	str	r1, [sp, #12]
   17400:	str	r1, [sp, #16]
   17404:	str	r0, [sp, #4]
   17408:	add	r0, r5, #20
   1740c:	mov	r1, r4
   17410:	vld1.32	{d16-d17}, [r7]
   17414:	vst1.32	{d16-d17}, [r0]
   17418:	ldr	r0, [r4, #36]	; 0x24
   1741c:	str	r0, [sp, #36]	; 0x24
   17420:	mov	r0, r5
   17424:	bl	174a8 <ftello64@plt+0x5fcc>
   17428:	cmp	r0, #0
   1742c:	beq	1745c <ftello64@plt+0x5f80>
   17430:	ldr	r0, [r4]
   17434:	bl	16ae0 <ftello64@plt+0x5604>
   17438:	mov	r0, #36	; 0x24
   1743c:	vld1.32	{d16-d17}, [r5], r0
   17440:	vst1.32	{d16-d17}, [r4], r0
   17444:	ldr	r0, [r5]
   17448:	str	r0, [r4]
   1744c:	mov	r5, #1
   17450:	mov	r0, r5
   17454:	sub	sp, fp, #16
   17458:	pop	{r4, r5, r6, r7, fp, pc}
   1745c:	ldr	r0, [sp, #36]	; 0x24
   17460:	mov	r1, sp
   17464:	mov	r2, #1
   17468:	str	r0, [r4, #36]	; 0x24
   1746c:	mov	r0, r4
   17470:	bl	174a8 <ftello64@plt+0x5fcc>
   17474:	cmp	r0, #0
   17478:	beq	174a4 <ftello64@plt+0x5fc8>
   1747c:	mov	r1, sp
   17480:	mov	r0, r4
   17484:	mov	r2, #0
   17488:	mov	r5, #0
   1748c:	bl	174a8 <ftello64@plt+0x5fcc>
   17490:	cmp	r0, #0
   17494:	beq	174a4 <ftello64@plt+0x5fc8>
   17498:	ldr	r0, [sp]
   1749c:	bl	16ae0 <ftello64@plt+0x5604>
   174a0:	b	17450 <ftello64@plt+0x5f74>
   174a4:	bl	114ac <abort@plt>
   174a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   174ac:	add	fp, sp, #28
   174b0:	sub	sp, sp, #12
   174b4:	ldr	sl, [r1]
   174b8:	str	r1, [sp, #8]
   174bc:	ldr	r1, [r1, #4]
   174c0:	mov	r7, r0
   174c4:	mov	r0, #1
   174c8:	str	r2, [sp, #4]
   174cc:	cmp	sl, r1
   174d0:	bcs	1762c <ftello64@plt+0x6150>
   174d4:	add	r8, r7, #36	; 0x24
   174d8:	mov	r9, #0
   174dc:	ldr	r4, [sl]
   174e0:	cmp	r4, #0
   174e4:	beq	17614 <ftello64@plt+0x6138>
   174e8:	ldr	r5, [sl, #4]
   174ec:	cmp	r5, #0
   174f0:	beq	17568 <ftello64@plt+0x608c>
   174f4:	ldr	r1, [r7, #8]
   174f8:	ldr	r4, [r5]
   174fc:	ldr	r2, [r7, #24]
   17500:	mov	r0, r4
   17504:	blx	r2
   17508:	ldr	r1, [r7, #8]
   1750c:	cmp	r0, r1
   17510:	bcs	1763c <ftello64@plt+0x6160>
   17514:	ldr	r3, [r7]
   17518:	ldr	r2, [r5, #4]
   1751c:	ldr	r6, [r3, r0, lsl #3]
   17520:	cmp	r6, #0
   17524:	beq	17534 <ftello64@plt+0x6058>
   17528:	add	r0, r3, r0, lsl #3
   1752c:	add	r0, r0, #4
   17530:	b	1754c <ftello64@plt+0x6070>
   17534:	str	r4, [r3, r0, lsl #3]
   17538:	ldr	r0, [r7, #12]
   1753c:	add	r0, r0, #1
   17540:	str	r0, [r7, #12]
   17544:	mov	r0, r8
   17548:	str	r9, [r5]
   1754c:	ldr	r3, [r0]
   17550:	cmp	r2, #0
   17554:	str	r3, [r5, #4]
   17558:	str	r5, [r0]
   1755c:	mov	r5, r2
   17560:	bne	174f8 <ftello64@plt+0x601c>
   17564:	ldr	r4, [sl]
   17568:	ldr	r0, [sp, #4]
   1756c:	str	r9, [sl, #4]
   17570:	cmp	r0, #0
   17574:	bne	17614 <ftello64@plt+0x6138>
   17578:	ldr	r1, [r7, #8]
   1757c:	ldr	r2, [r7, #24]
   17580:	mov	r0, r4
   17584:	blx	r2
   17588:	mov	r5, r0
   1758c:	ldr	r0, [r7, #8]
   17590:	cmp	r5, r0
   17594:	bcs	1763c <ftello64@plt+0x6160>
   17598:	ldr	r6, [r7]
   1759c:	ldr	r0, [r6, r5, lsl #3]
   175a0:	cmp	r0, #0
   175a4:	beq	175c4 <ftello64@plt+0x60e8>
   175a8:	ldr	r0, [r8]
   175ac:	cmp	r0, #0
   175b0:	beq	175d8 <ftello64@plt+0x60fc>
   175b4:	mov	r1, r0
   175b8:	ldr	r2, [r1, #4]!
   175bc:	str	r2, [r8]
   175c0:	b	175ec <ftello64@plt+0x6110>
   175c4:	str	r4, [r6, r5, lsl #3]
   175c8:	ldr	r0, [r7, #12]
   175cc:	add	r0, r0, #1
   175d0:	str	r0, [r7, #12]
   175d4:	b	17600 <ftello64@plt+0x6124>
   175d8:	mov	r0, #8
   175dc:	bl	16934 <ftello64@plt+0x5458>
   175e0:	cmp	r0, #0
   175e4:	beq	17634 <ftello64@plt+0x6158>
   175e8:	add	r1, r0, #4
   175ec:	str	r4, [r0]
   175f0:	add	r2, r6, r5, lsl #3
   175f4:	ldr	r3, [r2, #4]
   175f8:	str	r3, [r1]
   175fc:	str	r0, [r2, #4]
   17600:	ldr	r1, [sp, #8]
   17604:	str	r9, [sl]
   17608:	ldr	r0, [r1, #12]
   1760c:	sub	r0, r0, #1
   17610:	str	r0, [r1, #12]
   17614:	ldr	r0, [sp, #8]
   17618:	add	sl, sl, #8
   1761c:	ldr	r0, [r0, #4]
   17620:	cmp	sl, r0
   17624:	bcc	174dc <ftello64@plt+0x6000>
   17628:	mov	r0, #1
   1762c:	sub	sp, fp, #28
   17630:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17634:	mov	r0, #0
   17638:	b	1762c <ftello64@plt+0x6150>
   1763c:	bl	114ac <abort@plt>
   17640:	push	{r4, r5, r6, r7, fp, lr}
   17644:	add	fp, sp, #16
   17648:	sub	sp, sp, #8
   1764c:	cmp	r1, #0
   17650:	beq	177d0 <ftello64@plt+0x62f4>
   17654:	mov	r7, r2
   17658:	add	r2, sp, #4
   1765c:	mov	r3, #0
   17660:	mov	r5, r1
   17664:	mov	r4, r0
   17668:	mov	r6, #0
   1766c:	bl	177d8 <ftello64@plt+0x62fc>
   17670:	cmp	r0, #0
   17674:	beq	17684 <ftello64@plt+0x61a8>
   17678:	cmp	r7, #0
   1767c:	strne	r0, [r7]
   17680:	b	177bc <ftello64@plt+0x62e0>
   17684:	ldr	r0, [r4, #20]
   17688:	vldr	s0, [r4, #8]
   1768c:	vldr	s2, [r4, #12]
   17690:	vldr	s4, [r0, #8]
   17694:	vcvt.f32.u32	s0, s0
   17698:	vcvt.f32.u32	s2, s2
   1769c:	vmul.f32	s0, s4, s0
   176a0:	vcmpe.f32	s0, s2
   176a4:	vmrs	APSR_nzcv, fpscr
   176a8:	bpl	1773c <ftello64@plt+0x6260>
   176ac:	mov	r0, r4
   176b0:	bl	17084 <ftello64@plt+0x5ba8>
   176b4:	vldr	s0, [r4, #8]
   176b8:	ldr	r0, [r4, #20]
   176bc:	vldr	s4, [r4, #12]
   176c0:	vcvt.f32.u32	s2, s0
   176c4:	vldr	s0, [r0, #8]
   176c8:	vcvt.f32.u32	s4, s4
   176cc:	vmul.f32	s6, s0, s2
   176d0:	vcmpe.f32	s6, s4
   176d4:	vmrs	APSR_nzcv, fpscr
   176d8:	bpl	1773c <ftello64@plt+0x6260>
   176dc:	vldr	s4, [r0, #12]
   176e0:	ldrb	r0, [r0, #16]
   176e4:	mvn	r6, #0
   176e8:	vmul.f32	s2, s4, s2
   176ec:	vldr	s4, [pc, #224]	; 177d4 <ftello64@plt+0x62f8>
   176f0:	cmp	r0, #0
   176f4:	vmul.f32	s0, s0, s2
   176f8:	vseleq.f32	s0, s0, s2
   176fc:	vcmpe.f32	s0, s4
   17700:	vmrs	APSR_nzcv, fpscr
   17704:	bge	177bc <ftello64@plt+0x62e0>
   17708:	vcvt.u32.f32	s0, s0
   1770c:	mov	r0, r4
   17710:	vmov	r1, s0
   17714:	bl	17390 <ftello64@plt+0x5eb4>
   17718:	cmp	r0, #0
   1771c:	beq	177bc <ftello64@plt+0x62e0>
   17720:	add	r2, sp, #4
   17724:	mov	r0, r4
   17728:	mov	r1, r5
   1772c:	mov	r3, #0
   17730:	bl	177d8 <ftello64@plt+0x62fc>
   17734:	cmp	r0, #0
   17738:	bne	177d0 <ftello64@plt+0x62f4>
   1773c:	ldr	r6, [sp, #4]
   17740:	ldr	r0, [r6]
   17744:	cmp	r0, #0
   17748:	beq	17768 <ftello64@plt+0x628c>
   1774c:	ldr	r0, [r4, #36]	; 0x24
   17750:	cmp	r0, #0
   17754:	beq	17788 <ftello64@plt+0x62ac>
   17758:	mov	r1, r0
   1775c:	ldr	r2, [r1, #4]!
   17760:	str	r2, [r4, #36]	; 0x24
   17764:	b	1779c <ftello64@plt+0x62c0>
   17768:	str	r5, [r6]
   1776c:	ldr	r0, [r4, #12]
   17770:	ldr	r1, [r4, #16]
   17774:	add	r0, r0, #1
   17778:	add	r1, r1, #1
   1777c:	str	r0, [r4, #12]
   17780:	str	r1, [r4, #16]
   17784:	b	177b8 <ftello64@plt+0x62dc>
   17788:	mov	r0, #8
   1778c:	bl	16934 <ftello64@plt+0x5458>
   17790:	cmp	r0, #0
   17794:	beq	177c8 <ftello64@plt+0x62ec>
   17798:	add	r1, r0, #4
   1779c:	str	r5, [r0]
   177a0:	ldr	r2, [r6, #4]
   177a4:	str	r2, [r1]
   177a8:	str	r0, [r6, #4]
   177ac:	ldr	r0, [r4, #16]
   177b0:	add	r0, r0, #1
   177b4:	str	r0, [r4, #16]
   177b8:	mov	r6, #1
   177bc:	mov	r0, r6
   177c0:	sub	sp, fp, #16
   177c4:	pop	{r4, r5, r6, r7, fp, pc}
   177c8:	mvn	r6, #0
   177cc:	b	177bc <ftello64@plt+0x62e0>
   177d0:	bl	114ac <abort@plt>
   177d4:	svcmi	0x00800000
   177d8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   177dc:	add	fp, sp, #24
   177e0:	mov	r7, r2
   177e4:	mov	r4, r1
   177e8:	ldr	r1, [r0, #8]
   177ec:	ldr	r2, [r0, #24]
   177f0:	mov	r5, r0
   177f4:	mov	r8, r3
   177f8:	mov	r0, r4
   177fc:	blx	r2
   17800:	ldr	r1, [r5, #8]
   17804:	cmp	r0, r1
   17808:	bcs	17904 <ftello64@plt+0x6428>
   1780c:	ldr	r1, [r5]
   17810:	add	r6, r1, r0, lsl #3
   17814:	str	r6, [r7]
   17818:	ldr	r1, [r1, r0, lsl #3]
   1781c:	cmp	r1, #0
   17820:	beq	178b8 <ftello64@plt+0x63dc>
   17824:	cmp	r1, r4
   17828:	beq	17844 <ftello64@plt+0x6368>
   1782c:	ldr	r2, [r5, #28]
   17830:	mov	r0, r4
   17834:	blx	r2
   17838:	cmp	r0, #0
   1783c:	beq	17878 <ftello64@plt+0x639c>
   17840:	ldr	r4, [r6]
   17844:	cmp	r8, #0
   17848:	beq	178bc <ftello64@plt+0x63e0>
   1784c:	ldr	r0, [r6, #4]
   17850:	cmp	r0, #0
   17854:	beq	178c4 <ftello64@plt+0x63e8>
   17858:	ldm	r0, {r1, r2}
   1785c:	stm	r6, {r1, r2}
   17860:	mov	r1, #0
   17864:	str	r1, [r0]
   17868:	ldr	r1, [r5, #36]	; 0x24
   1786c:	str	r1, [r0, #4]
   17870:	str	r0, [r5, #36]	; 0x24
   17874:	b	178bc <ftello64@plt+0x63e0>
   17878:	ldr	r0, [r6, #4]!
   1787c:	cmp	r0, #0
   17880:	beq	178b8 <ftello64@plt+0x63dc>
   17884:	ldr	r1, [r0]
   17888:	cmp	r1, r4
   1788c:	beq	178d0 <ftello64@plt+0x63f4>
   17890:	ldr	r2, [r5, #28]
   17894:	mov	r0, r4
   17898:	blx	r2
   1789c:	ldr	r1, [r6]
   178a0:	cmp	r0, #0
   178a4:	bne	178d8 <ftello64@plt+0x63fc>
   178a8:	ldr	r0, [r1, #4]!
   178ac:	cmp	r0, #0
   178b0:	mov	r6, r1
   178b4:	bne	17884 <ftello64@plt+0x63a8>
   178b8:	mov	r4, #0
   178bc:	mov	r0, r4
   178c0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   178c4:	mov	r0, #0
   178c8:	str	r0, [r6]
   178cc:	b	178bc <ftello64@plt+0x63e0>
   178d0:	mov	r1, r0
   178d4:	b	178dc <ftello64@plt+0x6400>
   178d8:	ldr	r4, [r1]
   178dc:	cmp	r8, #0
   178e0:	beq	178bc <ftello64@plt+0x63e0>
   178e4:	ldr	r0, [r1, #4]
   178e8:	str	r0, [r6]
   178ec:	mov	r0, #0
   178f0:	str	r0, [r1]
   178f4:	ldr	r0, [r5, #36]	; 0x24
   178f8:	str	r0, [r1, #4]
   178fc:	str	r1, [r5, #36]	; 0x24
   17900:	b	178bc <ftello64@plt+0x63e0>
   17904:	bl	114ac <abort@plt>
   17908:	push	{r4, sl, fp, lr}
   1790c:	add	fp, sp, #8
   17910:	sub	sp, sp, #8
   17914:	add	r2, sp, #4
   17918:	mov	r4, r1
   1791c:	bl	17640 <ftello64@plt+0x6164>
   17920:	cmn	r0, #1
   17924:	beq	17938 <ftello64@plt+0x645c>
   17928:	ldr	r1, [sp, #4]
   1792c:	cmp	r0, #0
   17930:	moveq	r4, r1
   17934:	b	1793c <ftello64@plt+0x6460>
   17938:	mov	r4, #0
   1793c:	mov	r0, r4
   17940:	sub	sp, fp, #8
   17944:	pop	{r4, sl, fp, pc}
   17948:	push	{r4, r5, r6, sl, fp, lr}
   1794c:	add	fp, sp, #16
   17950:	sub	sp, sp, #8
   17954:	add	r2, sp, #4
   17958:	mov	r3, #1
   1795c:	mov	r4, r0
   17960:	bl	177d8 <ftello64@plt+0x62fc>
   17964:	mov	r5, r0
   17968:	cmp	r0, #0
   1796c:	beq	17a48 <ftello64@plt+0x656c>
   17970:	ldr	r0, [r4, #16]
   17974:	sub	r0, r0, #1
   17978:	str	r0, [r4, #16]
   1797c:	ldr	r0, [sp, #4]
   17980:	ldr	r0, [r0]
   17984:	cmp	r0, #0
   17988:	bne	17a48 <ftello64@plt+0x656c>
   1798c:	ldr	r0, [r4, #12]
   17990:	vldr	s0, [r4, #8]
   17994:	sub	r0, r0, #1
   17998:	str	r0, [r4, #12]
   1799c:	vmov	s4, r0
   179a0:	ldr	r1, [r4, #20]
   179a4:	vldr	s2, [r1]
   179a8:	vcvt.f32.u32	s0, s0
   179ac:	vcvt.f32.u32	s4, s4
   179b0:	vmul.f32	s0, s2, s0
   179b4:	vcmpe.f32	s0, s4
   179b8:	vmrs	APSR_nzcv, fpscr
   179bc:	ble	17a48 <ftello64@plt+0x656c>
   179c0:	mov	r0, r4
   179c4:	bl	17084 <ftello64@plt+0x5ba8>
   179c8:	vldr	s0, [r4, #8]
   179cc:	ldr	r0, [r4, #20]
   179d0:	vldr	s2, [r4, #12]
   179d4:	vcvt.f32.u32	s0, s0
   179d8:	vldr	s4, [r0]
   179dc:	vcvt.f32.u32	s2, s2
   179e0:	vmul.f32	s4, s4, s0
   179e4:	vcmpe.f32	s4, s2
   179e8:	vmrs	APSR_nzcv, fpscr
   179ec:	ble	17a48 <ftello64@plt+0x656c>
   179f0:	ldrb	r1, [r0, #16]
   179f4:	vldr	s2, [r0, #4]
   179f8:	cmp	r1, #0
   179fc:	vmul.f32	s0, s2, s0
   17a00:	vldreq	s2, [r0, #8]
   17a04:	mov	r0, r4
   17a08:	vmuleq.f32	s0, s0, s2
   17a0c:	vcvt.u32.f32	s0, s0
   17a10:	vmov	r1, s0
   17a14:	bl	17390 <ftello64@plt+0x5eb4>
   17a18:	cmp	r0, #0
   17a1c:	bne	17a48 <ftello64@plt+0x656c>
   17a20:	ldr	r0, [r4, #36]	; 0x24
   17a24:	cmp	r0, #0
   17a28:	beq	17a40 <ftello64@plt+0x6564>
   17a2c:	ldr	r6, [r0, #4]
   17a30:	bl	16ae0 <ftello64@plt+0x5604>
   17a34:	cmp	r6, #0
   17a38:	mov	r0, r6
   17a3c:	bne	17a2c <ftello64@plt+0x6550>
   17a40:	mov	r0, #0
   17a44:	str	r0, [r4, #36]	; 0x24
   17a48:	mov	r0, r5
   17a4c:	sub	sp, fp, #16
   17a50:	pop	{r4, r5, r6, sl, fp, pc}
   17a54:	b	17948 <ftello64@plt+0x646c>
   17a58:	push	{fp, lr}
   17a5c:	mov	fp, sp
   17a60:	mov	r0, #14
   17a64:	bl	11458 <nl_langinfo@plt>
   17a68:	movw	r1, #34278	; 0x85e6
   17a6c:	cmp	r0, #0
   17a70:	movt	r1, #1
   17a74:	movne	r1, r0
   17a78:	movw	r0, #35980	; 0x8c8c
   17a7c:	ldrb	r2, [r1]
   17a80:	movt	r0, #1
   17a84:	cmp	r2, #0
   17a88:	movne	r0, r1
   17a8c:	pop	{fp, pc}
   17a90:	push	{r4, r5, r6, r7, fp, lr}
   17a94:	add	fp, sp, #16
   17a98:	sub	sp, sp, #8
   17a9c:	add	r5, sp, #4
   17aa0:	cmp	r0, #0
   17aa4:	mov	r7, r2
   17aa8:	mov	r4, r1
   17aac:	movne	r5, r0
   17ab0:	mov	r0, r5
   17ab4:	bl	11314 <mbrtowc@plt>
   17ab8:	mov	r6, r0
   17abc:	cmp	r7, #0
   17ac0:	beq	17ae4 <ftello64@plt+0x6608>
   17ac4:	cmn	r6, #2
   17ac8:	bcc	17ae4 <ftello64@plt+0x6608>
   17acc:	mov	r0, #0
   17ad0:	bl	17d10 <ftello64@plt+0x6834>
   17ad4:	cmp	r0, #0
   17ad8:	ldrbeq	r0, [r4]
   17adc:	moveq	r6, #1
   17ae0:	streq	r0, [r5]
   17ae4:	mov	r0, r6
   17ae8:	sub	sp, fp, #16
   17aec:	pop	{r4, r5, r6, r7, fp, pc}
   17af0:	cmp	r2, #0
   17af4:	beq	17b24 <ftello64@plt+0x6648>
   17af8:	mvn	r3, #0
   17afc:	udiv	r3, r3, r2
   17b00:	cmp	r3, r1
   17b04:	bcs	17b24 <ftello64@plt+0x6648>
   17b08:	push	{fp, lr}
   17b0c:	mov	fp, sp
   17b10:	bl	113b0 <__errno_location@plt>
   17b14:	mov	r1, #12
   17b18:	str	r1, [r0]
   17b1c:	mov	r0, #0
   17b20:	pop	{fp, pc}
   17b24:	mul	r1, r2, r1
   17b28:	b	16964 <ftello64@plt+0x5488>
   17b2c:	mov	r1, #0
   17b30:	mov	r2, #3
   17b34:	b	17b38 <ftello64@plt+0x665c>
   17b38:	sub	sp, sp, #8
   17b3c:	push	{r4, r5, r6, r7, fp, lr}
   17b40:	add	fp, sp, #16
   17b44:	sub	sp, sp, #8
   17b48:	mov	r5, r0
   17b4c:	add	r0, fp, #8
   17b50:	cmp	r1, #11
   17b54:	str	r3, [fp, #12]
   17b58:	str	r2, [fp, #8]
   17b5c:	str	r0, [sp, #4]
   17b60:	bhi	17b9c <ftello64@plt+0x66c0>
   17b64:	mov	r0, #1
   17b68:	movw	r2, #1300	; 0x514
   17b6c:	tst	r2, r0, lsl r1
   17b70:	bne	17c54 <ftello64@plt+0x6778>
   17b74:	movw	r2, #2570	; 0xa0a
   17b78:	tst	r2, r0, lsl r1
   17b7c:	bne	17bc4 <ftello64@plt+0x66e8>
   17b80:	cmp	r1, #0
   17b84:	bne	17b9c <ftello64@plt+0x66c0>
   17b88:	ldr	r0, [sp, #4]
   17b8c:	add	r1, r0, #4
   17b90:	str	r1, [sp, #4]
   17b94:	mov	r1, #0
   17b98:	b	17c60 <ftello64@plt+0x6784>
   17b9c:	sub	r0, r1, #1024	; 0x400
   17ba0:	cmp	r0, #10
   17ba4:	bhi	17c54 <ftello64@plt+0x6778>
   17ba8:	mov	r2, #1
   17bac:	movw	r3, #645	; 0x285
   17bb0:	tst	r3, r2, lsl r0
   17bb4:	bne	17c54 <ftello64@plt+0x6778>
   17bb8:	movw	r3, #1282	; 0x502
   17bbc:	tst	r3, r2, lsl r0
   17bc0:	beq	17bd0 <ftello64@plt+0x66f4>
   17bc4:	mov	r0, r5
   17bc8:	bl	11428 <fcntl64@plt>
   17bcc:	b	17c6c <ftello64@plt+0x6790>
   17bd0:	cmp	r0, #6
   17bd4:	bne	17c54 <ftello64@plt+0x6778>
   17bd8:	ldr	r0, [sp, #4]
   17bdc:	movw	r7, #37592	; 0x92d8
   17be0:	movt	r7, #2
   17be4:	add	r1, r0, #4
   17be8:	str	r1, [sp, #4]
   17bec:	ldr	r6, [r0]
   17bf0:	ldr	r0, [r7]
   17bf4:	cmp	r0, #0
   17bf8:	blt	17c90 <ftello64@plt+0x67b4>
   17bfc:	mov	r0, r5
   17c00:	movw	r1, #1030	; 0x406
   17c04:	mov	r2, r6
   17c08:	bl	11428 <fcntl64@plt>
   17c0c:	mov	r4, r0
   17c10:	cmn	r0, #1
   17c14:	bgt	17c84 <ftello64@plt+0x67a8>
   17c18:	bl	113b0 <__errno_location@plt>
   17c1c:	ldr	r0, [r0]
   17c20:	cmp	r0, #22
   17c24:	bne	17c84 <ftello64@plt+0x67a8>
   17c28:	mov	r0, r5
   17c2c:	mov	r1, #0
   17c30:	mov	r2, r6
   17c34:	bl	11428 <fcntl64@plt>
   17c38:	mov	r4, r0
   17c3c:	cmp	r0, #0
   17c40:	blt	17c70 <ftello64@plt+0x6794>
   17c44:	mvn	r0, #0
   17c48:	str	r0, [r7]
   17c4c:	mov	r0, #1
   17c50:	b	17cb4 <ftello64@plt+0x67d8>
   17c54:	ldr	r0, [sp, #4]
   17c58:	add	r2, r0, #4
   17c5c:	str	r2, [sp, #4]
   17c60:	ldr	r2, [r0]
   17c64:	mov	r0, r5
   17c68:	bl	11428 <fcntl64@plt>
   17c6c:	mov	r4, r0
   17c70:	mov	r0, r4
   17c74:	sub	sp, fp, #16
   17c78:	pop	{r4, r5, r6, r7, fp, lr}
   17c7c:	add	sp, sp, #8
   17c80:	bx	lr
   17c84:	mov	r0, #1
   17c88:	str	r0, [r7]
   17c8c:	b	17c70 <ftello64@plt+0x6794>
   17c90:	mov	r0, r5
   17c94:	mov	r1, #0
   17c98:	mov	r2, r6
   17c9c:	bl	11428 <fcntl64@plt>
   17ca0:	mov	r4, r0
   17ca4:	ldr	r0, [r7]
   17ca8:	add	r0, r0, #1
   17cac:	clz	r0, r0
   17cb0:	lsr	r0, r0, #5
   17cb4:	cmp	r0, #0
   17cb8:	beq	17c70 <ftello64@plt+0x6794>
   17cbc:	cmp	r4, #0
   17cc0:	blt	17c70 <ftello64@plt+0x6794>
   17cc4:	mov	r0, r4
   17cc8:	mov	r1, #1
   17ccc:	bl	11428 <fcntl64@plt>
   17cd0:	cmp	r0, #0
   17cd4:	blt	17cf0 <ftello64@plt+0x6814>
   17cd8:	orr	r2, r0, #1
   17cdc:	mov	r0, r4
   17ce0:	mov	r1, #2
   17ce4:	bl	11428 <fcntl64@plt>
   17ce8:	cmn	r0, #1
   17cec:	bne	17c70 <ftello64@plt+0x6794>
   17cf0:	bl	113b0 <__errno_location@plt>
   17cf4:	ldr	r6, [r0]
   17cf8:	mov	r5, r0
   17cfc:	mov	r0, r4
   17d00:	bl	114c4 <close@plt>
   17d04:	str	r6, [r5]
   17d08:	mvn	r4, #0
   17d0c:	b	17c70 <ftello64@plt+0x6794>
   17d10:	push	{r4, sl, fp, lr}
   17d14:	add	fp, sp, #8
   17d18:	sub	sp, sp, #264	; 0x108
   17d1c:	add	r1, sp, #7
   17d20:	movw	r2, #257	; 0x101
   17d24:	bl	17d74 <ftello64@plt+0x6898>
   17d28:	mov	r4, #0
   17d2c:	cmp	r0, #0
   17d30:	bne	17d68 <ftello64@plt+0x688c>
   17d34:	movw	r1, #35986	; 0x8c92
   17d38:	add	r0, sp, #7
   17d3c:	movt	r1, #1
   17d40:	bl	111f4 <strcmp@plt>
   17d44:	cmp	r0, #0
   17d48:	beq	17d68 <ftello64@plt+0x688c>
   17d4c:	movw	r1, #35988	; 0x8c94
   17d50:	add	r0, sp, #7
   17d54:	movt	r1, #1
   17d58:	bl	111f4 <strcmp@plt>
   17d5c:	mov	r4, r0
   17d60:	cmp	r0, #0
   17d64:	movwne	r4, #1
   17d68:	mov	r0, r4
   17d6c:	sub	sp, fp, #8
   17d70:	pop	{r4, sl, fp, pc}
   17d74:	push	{r4, r5, r6, r7, fp, lr}
   17d78:	add	fp, sp, #16
   17d7c:	mov	r4, r1
   17d80:	mov	r1, #0
   17d84:	mov	r6, r2
   17d88:	bl	11434 <setlocale@plt>
   17d8c:	cmp	r0, #0
   17d90:	beq	17dbc <ftello64@plt+0x68e0>
   17d94:	mov	r7, r0
   17d98:	bl	11398 <strlen@plt>
   17d9c:	cmp	r0, r6
   17da0:	bcs	17dd0 <ftello64@plt+0x68f4>
   17da4:	add	r2, r0, #1
   17da8:	mov	r0, r4
   17dac:	mov	r1, r7
   17db0:	bl	1123c <memcpy@plt>
   17db4:	mov	r5, #0
   17db8:	b	17df8 <ftello64@plt+0x691c>
   17dbc:	cmp	r6, #0
   17dc0:	mov	r5, #22
   17dc4:	movne	r0, #0
   17dc8:	strbne	r0, [r4]
   17dcc:	b	17df8 <ftello64@plt+0x691c>
   17dd0:	mov	r5, #34	; 0x22
   17dd4:	cmp	r6, #0
   17dd8:	beq	17df8 <ftello64@plt+0x691c>
   17ddc:	sub	r6, r6, #1
   17de0:	mov	r0, r4
   17de4:	mov	r1, r7
   17de8:	mov	r2, r6
   17dec:	bl	1123c <memcpy@plt>
   17df0:	mov	r0, #0
   17df4:	strb	r0, [r4, r6]
   17df8:	mov	r0, r5
   17dfc:	pop	{r4, r5, r6, r7, fp, pc}
   17e00:	mov	r1, #0
   17e04:	b	11434 <setlocale@plt>
   17e08:	cmp	r3, #0
   17e0c:	cmpeq	r2, #0
   17e10:	bne	17e28 <ftello64@plt+0x694c>
   17e14:	cmp	r1, #0
   17e18:	cmpeq	r0, #0
   17e1c:	mvnne	r1, #0
   17e20:	mvnne	r0, #0
   17e24:	b	17e44 <ftello64@plt+0x6968>
   17e28:	sub	sp, sp, #8
   17e2c:	push	{sp, lr}
   17e30:	bl	17e54 <ftello64@plt+0x6978>
   17e34:	ldr	lr, [sp, #4]
   17e38:	add	sp, sp, #8
   17e3c:	pop	{r2, r3}
   17e40:	bx	lr
   17e44:	push	{r1, lr}
   17e48:	mov	r0, #8
   17e4c:	bl	111e8 <raise@plt>
   17e50:	pop	{r1, pc}
   17e54:	cmp	r1, r3
   17e58:	cmpeq	r0, r2
   17e5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17e60:	mov	r4, r0
   17e64:	movcc	r0, #0
   17e68:	mov	r5, r1
   17e6c:	ldr	lr, [sp, #36]	; 0x24
   17e70:	movcc	r1, r0
   17e74:	bcc	17f70 <ftello64@plt+0x6a94>
   17e78:	cmp	r3, #0
   17e7c:	clzeq	ip, r2
   17e80:	clzne	ip, r3
   17e84:	addeq	ip, ip, #32
   17e88:	cmp	r5, #0
   17e8c:	clzeq	r1, r4
   17e90:	addeq	r1, r1, #32
   17e94:	clzne	r1, r5
   17e98:	sub	ip, ip, r1
   17e9c:	sub	sl, ip, #32
   17ea0:	lsl	r9, r3, ip
   17ea4:	rsb	fp, ip, #32
   17ea8:	orr	r9, r9, r2, lsl sl
   17eac:	orr	r9, r9, r2, lsr fp
   17eb0:	lsl	r8, r2, ip
   17eb4:	cmp	r5, r9
   17eb8:	cmpeq	r4, r8
   17ebc:	movcc	r0, #0
   17ec0:	movcc	r1, r0
   17ec4:	bcc	17ee0 <ftello64@plt+0x6a04>
   17ec8:	mov	r0, #1
   17ecc:	subs	r4, r4, r8
   17ed0:	lsl	r1, r0, sl
   17ed4:	orr	r1, r1, r0, lsr fp
   17ed8:	lsl	r0, r0, ip
   17edc:	sbc	r5, r5, r9
   17ee0:	cmp	ip, #0
   17ee4:	beq	17f70 <ftello64@plt+0x6a94>
   17ee8:	lsr	r6, r8, #1
   17eec:	orr	r6, r6, r9, lsl #31
   17ef0:	lsr	r7, r9, #1
   17ef4:	mov	r2, ip
   17ef8:	b	17f1c <ftello64@plt+0x6a40>
   17efc:	subs	r3, r4, r6
   17f00:	sbc	r8, r5, r7
   17f04:	adds	r3, r3, r3
   17f08:	adc	r8, r8, r8
   17f0c:	adds	r4, r3, #1
   17f10:	adc	r5, r8, #0
   17f14:	subs	r2, r2, #1
   17f18:	beq	17f38 <ftello64@plt+0x6a5c>
   17f1c:	cmp	r5, r7
   17f20:	cmpeq	r4, r6
   17f24:	bcs	17efc <ftello64@plt+0x6a20>
   17f28:	adds	r4, r4, r4
   17f2c:	adc	r5, r5, r5
   17f30:	subs	r2, r2, #1
   17f34:	bne	17f1c <ftello64@plt+0x6a40>
   17f38:	lsr	r3, r4, ip
   17f3c:	orr	r3, r3, r5, lsl fp
   17f40:	lsr	r2, r5, ip
   17f44:	orr	r3, r3, r5, lsr sl
   17f48:	adds	r0, r0, r4
   17f4c:	mov	r4, r3
   17f50:	lsl	r3, r2, ip
   17f54:	orr	r3, r3, r4, lsl sl
   17f58:	lsl	ip, r4, ip
   17f5c:	orr	r3, r3, r4, lsr fp
   17f60:	adc	r1, r1, r5
   17f64:	subs	r0, r0, ip
   17f68:	mov	r5, r2
   17f6c:	sbc	r1, r1, r3
   17f70:	cmp	lr, #0
   17f74:	strdne	r4, [lr]
   17f78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17f7c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   17f80:	mov	r7, r0
   17f84:	ldr	r6, [pc, #72]	; 17fd4 <ftello64@plt+0x6af8>
   17f88:	ldr	r5, [pc, #72]	; 17fd8 <ftello64@plt+0x6afc>
   17f8c:	add	r6, pc, r6
   17f90:	add	r5, pc, r5
   17f94:	sub	r6, r6, r5
   17f98:	mov	r8, r1
   17f9c:	mov	r9, r2
   17fa0:	bl	111a4 <fdopen@plt-0x20>
   17fa4:	asrs	r6, r6, #2
   17fa8:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   17fac:	mov	r4, #0
   17fb0:	add	r4, r4, #1
   17fb4:	ldr	r3, [r5], #4
   17fb8:	mov	r2, r9
   17fbc:	mov	r1, r8
   17fc0:	mov	r0, r7
   17fc4:	blx	r3
   17fc8:	cmp	r6, r4
   17fcc:	bne	17fb0 <ftello64@plt+0x6ad4>
   17fd0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   17fd4:	andeq	r0, r1, r8, ror pc
   17fd8:	andeq	r0, r1, r0, ror pc
   17fdc:	bx	lr
   17fe0:	ldr	r3, [pc, #12]	; 17ff4 <ftello64@plt+0x6b18>
   17fe4:	mov	r1, #0
   17fe8:	add	r3, pc, r3
   17fec:	ldr	r2, [r3]
   17ff0:	b	113bc <__cxa_atexit@plt>
   17ff4:	andeq	r1, r1, r4, lsr r1
   17ff8:	mov	r2, r1
   17ffc:	mov	r1, r0
   18000:	mov	r0, #3
   18004:	b	112cc <__fxstat64@plt>

Disassembly of section .fini:

00018008 <.fini>:
   18008:	push	{r3, lr}
   1800c:	pop	{r3, pc}
