================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2017.1
  Build 1846317 on Thu Jun 22 18:17:09 MDT 2017
  Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
================================================================
INFO: [HLS 200-10] Running '/scratch/xilinx/SDx/2017.1/Vivado_HLS/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'sx233' on host 'en-ec-zhang05.coecis.cornell.edu' (Linux_x86_64 version 2.6.32-696.6.3.el6.x86_64) on Wed Sep 20 14:36:18 EDT 2017
INFO: [HLS 200-10] On os "CentOS release 6.9 (Final)"
INFO: [HLS 200-10] In directory '/home/sx233/spam_filter'
INFO: [HLS 200-10] Opening and resetting project '/home/sx233/spam_filter/hls.prj'.
INFO: [HLS 200-10] Adding test bench file 'LogisticRegression.cpp' to the project
INFO: [HLS 200-10] Adding design file 'LogisticRegression_accel.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/sx233/spam_filter/hls.prj/solution'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make[1]: Entering directory `/home/sx233/spam_filter/hls.prj/solution/csim/build'
   Compiling ../../../../LogisticRegression.cpp in debug mode
   Compiling ../../../../LogisticRegression_accel.cpp in debug mode
   Generating csim.exe
make[1]: Leaving directory `/home/sx233/spam_filter/hls.prj/solution/csim/build'
running hardware design.
loading...
Finished reading 5120000 lines of ../../../../data/shuffledfeats.dat
Finished reading 5000 lines of ../../../../data/shuffledlabels.dat
data loading finished.
Training ...
:      1 calls; 6977.6470 msecs average time;
name,runs,time,Test TPR, Test FPR,Test Error
sgd, 1, 6977.65, 92.59, 2.81, 4.50
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'LogisticRegression_accel.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:00 ; elapsed = 00:01:20 . Memory (MB): peak = 450.121 ; gain = 17.711 ; free physical = 5127 ; free virtual = 10746
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:01 ; elapsed = 00:01:23 . Memory (MB): peak = 450.121 ; gain = 17.711 ; free physical = 5154 ; free virtual = 10784
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'streamIn' into 'logisticreg_accel' (LogisticRegression_accel.cpp:149).
INFO: [XFORM 203-603] Inlining function 'dotProduct' into 'compute' (LogisticRegression_accel.cpp:127).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 20, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'useLUT' (LogisticRegression_accel.cpp:53).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 20, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'useLUT' (LogisticRegression_accel.cpp:51).
INFO: [XFORM 203-603] Inlining function 'useLUT' into 'Sigmoid' (LogisticRegression_accel.cpp:69).
INFO: [XFORM 203-603] Inlining function 'Sigmoid' into 'compute' (LogisticRegression_accel.cpp:128).
INFO: [XFORM 203-603] Inlining function 'computeGradient' into 'compute' (LogisticRegression_accel.cpp:129).
INFO: [XFORM 203-603] Inlining function 'updateParameter' into 'compute' (LogisticRegression_accel.cpp:130).
INFO: [XFORM 203-603] Inlining function 'streamOut' into 'logisticreg_accel' (LogisticRegression_accel.cpp:156).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:03 ; elapsed = 00:01:26 . Memory (MB): peak = 578.070 ; gain = 145.660 ; free physical = 5289 ; free virtual = 10934
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] LogisticRegression_accel.cpp:150: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:03 ; elapsed = 00:01:27 . Memory (MB): peak = 578.070 ; gain = 145.660 ; free physical = 5273 ; free virtual = 10922
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (LogisticRegression_accel.cpp:34) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (LogisticRegression_accel.cpp:83) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (LogisticRegression_accel.cpp:100) in function 'compute' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (LogisticRegression_accel.cpp:36) in function 'compute' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (LogisticRegression_accel.cpp:85) in function 'compute' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (LogisticRegression_accel.cpp:102) in function 'compute' completely.
INFO: [XFORM 203-101] Partitioning array 'theta_stored.V'  in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'd_buf.V' (LogisticRegression_accel.cpp:142) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'gradient.V' (LogisticRegression_accel.cpp:123) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-721] Changing loop 'Loop_0' (LogisticRegression_accel.cpp:14) to a process function for dataflow in function 'logisticreg_accel'.
INFO: [XFORM 203-721] Extract dataflow region from loop (LogisticRegression_accel.cpp:147) in function 'logisticreg_accel'.
WARNING: [XFORM 203-713] All the elements of global array 'd_buf[0].V1' (LogisticRegression_accel.cpp:142) should be updated in process function 'Loop_0_proc' (LogisticRegression_accel.cpp:14:34), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'd_buf[4].V2' (LogisticRegression_accel.cpp:142) should be updated in process function 'Loop_0_proc' (LogisticRegression_accel.cpp:14:34), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'd_buf[8].V3' (LogisticRegression_accel.cpp:142) should be updated in process function 'Loop_0_proc' (LogisticRegression_accel.cpp:14:34), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'd_buf[12].V4' (LogisticRegression_accel.cpp:142) should be updated in process function 'Loop_0_proc' (LogisticRegression_accel.cpp:14:34), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'd_buf[16].V5' (LogisticRegression_accel.cpp:142) should be updated in process function 'Loop_0_proc' (LogisticRegression_accel.cpp:14:34), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'd_buf[20].V6' (LogisticRegression_accel.cpp:142) should be updated in process function 'Loop_0_proc' (LogisticRegression_accel.cpp:14:34), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'd_buf[24].V7' (LogisticRegression_accel.cpp:142) should be updated in process function 'Loop_0_proc' (LogisticRegression_accel.cpp:14:34), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'd_buf[28].V8' (LogisticRegression_accel.cpp:142) should be updated in process function 'Loop_0_proc' (LogisticRegression_accel.cpp:14:34), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'd_buf[1].V9' (LogisticRegression_accel.cpp:142) should be updated in process function 'Loop_0_proc' (LogisticRegression_accel.cpp:14:34), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'd_buf[5].V10' (LogisticRegression_accel.cpp:142) should be updated in process function 'Loop_0_proc' (LogisticRegression_accel.cpp:14:34), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'd_buf[9].V11' (LogisticRegression_accel.cpp:142) should be updated in process function 'Loop_0_proc' (LogisticRegression_accel.cpp:14:34), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'd_buf[13].V12' (LogisticRegression_accel.cpp:142) should be updated in process function 'Loop_0_proc' (LogisticRegression_accel.cpp:14:34), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'd_buf[17].V13' (LogisticRegression_accel.cpp:142) should be updated in process function 'Loop_0_proc' (LogisticRegression_accel.cpp:14:34), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'd_buf[21].V14' (LogisticRegression_accel.cpp:142) should be updated in process function 'Loop_0_proc' (LogisticRegression_accel.cpp:14:34), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'd_buf[25].V15' (LogisticRegression_accel.cpp:142) should be updated in process function 'Loop_0_proc' (LogisticRegression_accel.cpp:14:34), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'd_buf[29].V16' (LogisticRegression_accel.cpp:142) should be updated in process function 'Loop_0_proc' (LogisticRegression_accel.cpp:14:34), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'd_buf[2].V17' (LogisticRegression_accel.cpp:142) should be updated in process function 'Loop_0_proc' (LogisticRegression_accel.cpp:14:34), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'd_buf[6].V18' (LogisticRegression_accel.cpp:142) should be updated in process function 'Loop_0_proc' (LogisticRegression_accel.cpp:14:34), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'd_buf[10].V19' (LogisticRegression_accel.cpp:142) should be updated in process function 'Loop_0_proc' (LogisticRegression_accel.cpp:14:34), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'd_buf[14].V20' (LogisticRegression_accel.cpp:142) should be updated in process function 'Loop_0_proc' (LogisticRegression_accel.cpp:14:34), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'd_buf[18].V21' (LogisticRegression_accel.cpp:142) should be updated in process function 'Loop_0_proc' (LogisticRegression_accel.cpp:14:34), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'd_buf[22].V22' (LogisticRegression_accel.cpp:142) should be updated in process function 'Loop_0_proc' (LogisticRegression_accel.cpp:14:34), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'd_buf[26].V23' (LogisticRegression_accel.cpp:142) should be updated in process function 'Loop_0_proc' (LogisticRegression_accel.cpp:14:34), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'd_buf[30].V24' (LogisticRegression_accel.cpp:142) should be updated in process function 'Loop_0_proc' (LogisticRegression_accel.cpp:14:34), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'd_buf[3].V25' (LogisticRegression_accel.cpp:142) should be updated in process function 'Loop_0_proc' (LogisticRegression_accel.cpp:14:34), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'd_buf[7].V26' (LogisticRegression_accel.cpp:142) should be updated in process function 'Loop_0_proc' (LogisticRegression_accel.cpp:14:34), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'd_buf[11].V27' (LogisticRegression_accel.cpp:142) should be updated in process function 'Loop_0_proc' (LogisticRegression_accel.cpp:14:34), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'd_buf[15].V28' (LogisticRegression_accel.cpp:142) should be updated in process function 'Loop_0_proc' (LogisticRegression_accel.cpp:14:34), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'd_buf[19].V29' (LogisticRegression_accel.cpp:142) should be updated in process function 'Loop_0_proc' (LogisticRegression_accel.cpp:14:34), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'd_buf[23].V30' (LogisticRegression_accel.cpp:142) should be updated in process function 'Loop_0_proc' (LogisticRegression_accel.cpp:14:34), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'd_buf[27].V31' (LogisticRegression_accel.cpp:142) should be updated in process function 'Loop_0_proc' (LogisticRegression_accel.cpp:14:34), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'd_buf[31].V32' (LogisticRegression_accel.cpp:142) should be updated in process function 'Loop_0_proc' (LogisticRegression_accel.cpp:14:34), otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'label.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'label.V' has read operations in process function 'compute' (LogisticRegression_accel.cpp:121).
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop' (LogisticRegression_accel.cpp:142:1), detected/extracted 2 process function(s):
	 'Loop_0_proc'
	 'compute'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (LogisticRegression_accel.cpp:34:19) to (LogisticRegression_accel.cpp:83:16) in function 'compute'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (LogisticRegression_accel.cpp:121)...32 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:05 ; elapsed = 00:01:29 . Memory (MB): peak = 578.070 ; gain = 145.660 ; free physical = 5938 ; free virtual = 11606
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' (LogisticRegression_accel.cpp:147:31) into dataflow_parent_loop.1.
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.32[32 x i32]P.i5.i64' into aesl_mux_load.32[32 .
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:06 ; elapsed = 00:01:30 . Memory (MB): peak = 641.121 ; gain = 208.711 ; free physical = 9233 ; free virtual = 14902
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'logisticreg_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_0_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 90.7 seconds; current allocated memory: 0.318 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 0.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.41 seconds; current allocated memory: 0.318 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 0.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 0.318 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 0.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 0.318 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 0.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_32_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'aesl_mux_load_32_32_s'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 0.318 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 0.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logisticreg_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 0.318 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 0.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_0_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_0_proc'.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 0.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_gradient_0_V' to 'compute_gradient_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_1_V' to 'compute_gradient_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_2_V' to 'compute_gradient_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_3_V' to 'compute_gradient_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_4_V' to 'compute_gradient_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_5_V' to 'compute_gradient_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_6_V' to 'compute_gradient_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_7_V' to 'compute_gradient_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_8_V' to 'compute_gradient_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_9_V' to 'compute_gradient_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_10_V' to 'compute_gradient_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_11_V' to 'compute_gradient_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_12_V' to 'compute_gradient_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_13_V' to 'compute_gradient_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_14_V' to 'compute_gradient_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_15_V' to 'compute_gradient_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_16_V' to 'compute_gradient_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_17_V' to 'compute_gradient_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_18_V' to 'compute_gradient_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_19_V' to 'compute_gradient_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_20_V' to 'compute_gradient_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_21_V' to 'compute_gradient_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_22_V' to 'compute_gradient_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_23_V' to 'compute_gradient_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_24_V' to 'compute_gradient_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_25_V' to 'compute_gradient_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_26_V' to 'compute_gradient_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_27_V' to 'compute_gradient_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_28_V' to 'compute_gradient_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_29_V' to 'compute_gradient_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_30_V' to 'compute_gradient_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_31_V' to 'compute_gradient_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'logisticreg_accel_mul_mul_14s_16s_30_1' to 'logisticreg_accelHfu' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'logisticreg_accelHfu': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 0.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_d_buf_0_V' to 'dataflow_in_loop_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_d_buf_4_V' to 'dataflow_in_loop_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_d_buf_8_V' to 'dataflow_in_loop_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_d_buf_12_V' to 'dataflow_in_loop_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_d_buf_16_V' to 'dataflow_in_loop_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_d_buf_20_V' to 'dataflow_in_loop_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_d_buf_24_V' to 'dataflow_in_loop_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_d_buf_28_V' to 'dataflow_in_loop_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_d_buf_1_V' to 'dataflow_in_loop_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_d_buf_5_V' to 'dataflow_in_loop_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_d_buf_9_V' to 'dataflow_in_loop_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_d_buf_13_V' to 'dataflow_in_loop_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_d_buf_17_V' to 'dataflow_in_loop_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_d_buf_21_V' to 'dataflow_in_loop_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_d_buf_25_V' to 'dataflow_in_loop_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_d_buf_29_V' to 'dataflow_in_loop_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_d_buf_2_V' to 'dataflow_in_loop_Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_d_buf_6_V' to 'dataflow_in_loop_Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_d_buf_10_V' to 'dataflow_in_loop_0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_d_buf_14_V' to 'dataflow_in_loop_1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_d_buf_18_V' to 'dataflow_in_loop_2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_d_buf_22_V' to 'dataflow_in_loop_3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_d_buf_26_V' to 'dataflow_in_loop_4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_d_buf_30_V' to 'dataflow_in_loop_5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_d_buf_3_V' to 'dataflow_in_loop_6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_d_buf_7_V' to 'dataflow_in_loop_7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_d_buf_11_V' to 'dataflow_in_loop_8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_d_buf_15_V' to 'dataflow_in_loop_9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_d_buf_19_V' to 'dataflow_in_loop_bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_d_buf_23_V' to 'dataflow_in_loop_bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_d_buf_27_V' to 'dataflow_in_loop_bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_d_buf_31_V' to 'dataflow_in_loop_bdk' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop'.
INFO: [HLS 200-111]  Elapsed time: 4.64 seconds; current allocated memory: 0.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 1.85 seconds; current allocated memory: 0.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_32_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_32_32_s'.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 0.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logisticreg_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'logisticreg_accel/data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'logisticreg_accel/label_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'logisticreg_accel/last' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'logisticreg_accel/num_training' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'logisticreg_accel/theta_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'logisticreg_accel' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'logisticreg_accel_theta_stored_V_0' to 'logisticreg_accelbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'logisticreg_accel_theta_stored_V_1' to 'logisticreg_accelbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'logisticreg_accel_theta_stored_V_2' to 'logisticreg_accelbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'logisticreg_accel_theta_stored_V_3' to 'logisticreg_accelbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'logisticreg_accel_theta_stored_V_4' to 'logisticreg_accelbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'logisticreg_accel_theta_stored_V_5' to 'logisticreg_accelbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'logisticreg_accel_theta_stored_V_6' to 'logisticreg_accelbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'logisticreg_accel_theta_stored_V_7' to 'logisticreg_accelbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'logisticreg_accel_theta_stored_V_8' to 'logisticreg_accelbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'logisticreg_accel_theta_stored_V_9' to 'logisticreg_accelbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'logisticreg_accel_theta_stored_V_10' to 'logisticreg_accelbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'logisticreg_accel_theta_stored_V_11' to 'logisticreg_accelbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'logisticreg_accel_theta_stored_V_12' to 'logisticreg_accelbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'logisticreg_accel_theta_stored_V_13' to 'logisticreg_accelbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'logisticreg_accel_theta_stored_V_14' to 'logisticreg_accelbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'logisticreg_accel_theta_stored_V_15' to 'logisticreg_accelbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'logisticreg_accel_theta_stored_V_16' to 'logisticreg_accelbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'logisticreg_accel_theta_stored_V_17' to 'logisticreg_accelbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'logisticreg_accel_theta_stored_V_18' to 'logisticreg_accelbwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'logisticreg_accel_theta_stored_V_19' to 'logisticreg_accelbxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'logisticreg_accel_theta_stored_V_20' to 'logisticreg_accelbyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'logisticreg_accel_theta_stored_V_21' to 'logisticreg_accelbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'logisticreg_accel_theta_stored_V_22' to 'logisticreg_accelbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'logisticreg_accel_theta_stored_V_23' to 'logisticreg_accelbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'logisticreg_accel_theta_stored_V_24' to 'logisticreg_accelbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'logisticreg_accel_theta_stored_V_25' to 'logisticreg_accelbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'logisticreg_accel_theta_stored_V_26' to 'logisticreg_accelbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'logisticreg_accel_theta_stored_V_27' to 'logisticreg_accelbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'logisticreg_accel_theta_stored_V_28' to 'logisticreg_accelbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'logisticreg_accel_theta_stored_V_29' to 'logisticreg_accelbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'logisticreg_accel_theta_stored_V_30' to 'logisticreg_accelbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'logisticreg_accel_theta_stored_V_31' to 'logisticreg_accelbJp' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'logisticreg_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 0.318 MB.
INFO: [RTMG 210-279] Implementing memory 'compute_lut_V_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'compute_gradient_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'dataflow_in_loop_IfE_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'logisticreg_accelbek_ram (RAM)' using block RAMs with reset.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:21 ; elapsed = 00:01:55 . Memory (MB): peak = 642.121 ; gain = 209.711 ; free physical = 9422 ; free virtual = 15118
INFO: [SYSC 207-301] Generating SystemC RTL for logisticreg_accel.
INFO: [VHDL 208-304] Generating VHDL RTL for logisticreg_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for logisticreg_accel.
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.


****** Vivado v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
  **** IP Build 1908669 on Thu Jun 22 19:20:41 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1460] Use of init.tcl in /scratch/xilinx/SDx/2017.1/Vivado/scripts/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script '/scratch/xilinx/SDx/2017.1/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 16 enabled.
Loaded SDSoC Platform Tcl Library
source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/scratch/xilinx/SDx/2017.1/Vivado/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Sep 20 14:39:05 2017...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...


****** Vivado v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
  **** IP Build 1908669 on Thu Jun 22 19:20:41 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1460] Use of init.tcl in /scratch/xilinx/SDx/2017.1/Vivado/scripts/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script '/scratch/xilinx/SDx/2017.1/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 16 enabled.
Loaded SDSoC Platform Tcl Library
source run_vivado.tcl -notrace
[Wed Sep 20 14:40:01 2017] Launched synth_1...
Run output will be captured here: /home/sx233/spam_filter/hls.prj/solution/impl/verilog/project.runs/synth_1/runme.log
[Wed Sep 20 14:40:01 2017] Waiting for synth_1 to finish...


*** Running vivado
    with args -log logisticreg_accel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source logisticreg_accel.tcl



****** Vivado v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
  **** IP Build 1908669 on Thu Jun 22 19:20:41 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1460] Use of init.tcl in /scratch/xilinx/SDx/2017.1/Vivado/scripts/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script '/scratch/xilinx/SDx/2017.1/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 16 enabled.
Loaded SDSoC Platform Tcl Library
source logisticreg_accel.tcl -notrace
Command: synth_design -top logisticreg_accel -part xc7z045ffg900-2 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045-ffg900'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.08' and will expire in -20 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3590 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1310.914 ; gain = 80.000 ; free physical = 9762 ; free virtual = 15601
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'logisticreg_accel' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/logisticreg_accel.v:12]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b01000 
	Parameter ap_ST_fsm_state7 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/logisticreg_accel.v:66]
INFO: [Synth 8-638] synthesizing module 'logisticreg_accelbek' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/logisticreg_accelbek.v:11]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'logisticreg_accelbek_ram' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/logisticreg_accelbek_ram.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/logisticreg_accelbek_ram.v:24]
INFO: [Synth 8-256] done synthesizing module 'logisticreg_accelbek_ram' (1#1) [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/logisticreg_accelbek_ram.v:9]
INFO: [Synth 8-256] done synthesizing module 'logisticreg_accelbek' (2#1) [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/logisticreg_accelbek.v:11]
INFO: [Synth 8-638] synthesizing module 'dataflow_parent_loop_1' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/dataflow_parent_loop_1.v:10]
INFO: [Synth 8-638] synthesizing module 'dataflow_in_loop' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/dataflow_in_loop.v:10]
INFO: [Synth 8-638] synthesizing module 'dataflow_in_loop_IfE' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/dataflow_in_loop_IfE.v:11]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dataflow_in_loop_IfE_memcore' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/dataflow_in_loop_IfE_memcore.v:66]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dataflow_in_loop_IfE_memcore_ram' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/dataflow_in_loop_IfE_memcore.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/dataflow_in_loop_IfE_memcore.v:27]
INFO: [Synth 8-256] done synthesizing module 'dataflow_in_loop_IfE_memcore_ram' (3#1) [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/dataflow_in_loop_IfE_memcore.v:9]
INFO: [Synth 8-256] done synthesizing module 'dataflow_in_loop_IfE_memcore' (4#1) [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/dataflow_in_loop_IfE_memcore.v:66]
INFO: [Synth 8-256] done synthesizing module 'dataflow_in_loop_IfE' (5#1) [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/dataflow_in_loop_IfE.v:11]
INFO: [Synth 8-638] synthesizing module 'Loop_0_proc' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:382]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:520]
WARNING: [Synth 8-6014] Unused sequential element i_c_blk_n_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:1056]
WARNING: [Synth 8-6014] Unused sequential element j_c_blk_n_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:1072]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state1_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:1126]
WARNING: [Synth 8-6014] Unused sequential element d_buf_10_V_ce0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:552]
WARNING: [Synth 8-6014] Unused sequential element d_buf_11_V_ce0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:568]
WARNING: [Synth 8-6014] Unused sequential element d_buf_11_V_we0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:576]
WARNING: [Synth 8-6014] Unused sequential element d_buf_12_V_ce0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:584]
WARNING: [Synth 8-6014] Unused sequential element d_buf_13_V_ce0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:600]
WARNING: [Synth 8-6014] Unused sequential element d_buf_13_V_we0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:608]
WARNING: [Synth 8-6014] Unused sequential element d_buf_14_V_ce0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:616]
WARNING: [Synth 8-6014] Unused sequential element d_buf_14_V_we0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:624]
WARNING: [Synth 8-6014] Unused sequential element d_buf_15_V_ce0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:632]
WARNING: [Synth 8-6014] Unused sequential element d_buf_15_V_we0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:640]
WARNING: [Synth 8-6014] Unused sequential element d_buf_16_V_ce0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:648]
WARNING: [Synth 8-6014] Unused sequential element d_buf_17_V_ce0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:664]
WARNING: [Synth 8-6014] Unused sequential element d_buf_17_V_we0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:672]
WARNING: [Synth 8-6014] Unused sequential element d_buf_18_V_ce0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:680]
WARNING: [Synth 8-6014] Unused sequential element d_buf_18_V_we0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:688]
WARNING: [Synth 8-6014] Unused sequential element d_buf_19_V_ce0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:696]
WARNING: [Synth 8-6014] Unused sequential element d_buf_19_V_we0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:704]
WARNING: [Synth 8-6014] Unused sequential element d_buf_1_V_ce0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:712]
WARNING: [Synth 8-6014] Unused sequential element d_buf_1_V_we0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:720]
WARNING: [Synth 8-6014] Unused sequential element d_buf_20_V_ce0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:728]
WARNING: [Synth 8-6014] Unused sequential element d_buf_21_V_ce0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:744]
WARNING: [Synth 8-6014] Unused sequential element d_buf_21_V_we0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:752]
WARNING: [Synth 8-6014] Unused sequential element d_buf_22_V_ce0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:760]
WARNING: [Synth 8-6014] Unused sequential element d_buf_22_V_we0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:768]
WARNING: [Synth 8-6014] Unused sequential element d_buf_23_V_ce0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:776]
WARNING: [Synth 8-6014] Unused sequential element d_buf_23_V_we0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:784]
WARNING: [Synth 8-6014] Unused sequential element d_buf_24_V_ce0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:792]
WARNING: [Synth 8-6014] Unused sequential element d_buf_25_V_ce0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:808]
WARNING: [Synth 8-6014] Unused sequential element d_buf_25_V_we0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:816]
WARNING: [Synth 8-6014] Unused sequential element d_buf_26_V_ce0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:824]
WARNING: [Synth 8-6014] Unused sequential element d_buf_26_V_we0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:832]
WARNING: [Synth 8-6014] Unused sequential element d_buf_27_V_ce0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:840]
WARNING: [Synth 8-6014] Unused sequential element d_buf_27_V_we0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:848]
WARNING: [Synth 8-6014] Unused sequential element d_buf_28_V_ce0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:856]
WARNING: [Synth 8-6014] Unused sequential element d_buf_29_V_ce0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:872]
WARNING: [Synth 8-6014] Unused sequential element d_buf_29_V_we0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:880]
WARNING: [Synth 8-6014] Unused sequential element d_buf_2_V_ce0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:888]
WARNING: [Synth 8-6014] Unused sequential element d_buf_2_V_we0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:896]
WARNING: [Synth 8-6014] Unused sequential element d_buf_30_V_ce0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:904]
WARNING: [Synth 8-6014] Unused sequential element d_buf_30_V_we0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:912]
WARNING: [Synth 8-6014] Unused sequential element d_buf_31_V_ce0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:920]
WARNING: [Synth 8-6014] Unused sequential element d_buf_31_V_we0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:928]
WARNING: [Synth 8-6014] Unused sequential element d_buf_3_V_ce0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:936]
WARNING: [Synth 8-6014] Unused sequential element d_buf_3_V_we0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:944]
WARNING: [Synth 8-6014] Unused sequential element d_buf_4_V_ce0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:952]
WARNING: [Synth 8-6014] Unused sequential element d_buf_5_V_ce0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:968]
WARNING: [Synth 8-6014] Unused sequential element d_buf_5_V_we0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:976]
WARNING: [Synth 8-6014] Unused sequential element d_buf_6_V_ce0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:984]
WARNING: [Synth 8-6014] Unused sequential element d_buf_6_V_we0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:992]
WARNING: [Synth 8-6014] Unused sequential element d_buf_7_V_ce0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:1000]
WARNING: [Synth 8-6014] Unused sequential element d_buf_7_V_we0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:1008]
WARNING: [Synth 8-6014] Unused sequential element d_buf_8_V_ce0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:1016]
WARNING: [Synth 8-6014] Unused sequential element d_buf_8_V_we0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:1024]
WARNING: [Synth 8-6014] Unused sequential element d_buf_9_V_ce0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:1032]
WARNING: [Synth 8-6014] Unused sequential element d_buf_9_V_we0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:1040]
WARNING: [Synth 8-6014] Unused sequential element j_c_write_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:1080]
WARNING: [Synth 8-6014] Unused sequential element arrayNo1_i_i_i_reg_785_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:483]
WARNING: [Synth 8-6014] Unused sequential element tmp_8_i_i_reg_766_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:490]
WARNING: [Synth 8-6014] Unused sequential element tmp_8_i_i_reg_766_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:1281]
WARNING: [Synth 8-6014] Unused sequential element arrayNo1_i_i_i_reg_785_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:1299]
INFO: [Synth 8-256] done synthesizing module 'Loop_0_proc' (6#1) [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:10]
INFO: [Synth 8-638] synthesizing module 'compute' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:10]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state9 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state10 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state14 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state19 bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:897]
INFO: [Synth 8-638] synthesizing module 'compute_lut_V' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute_lut_V.v:43]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 2048 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'compute_lut_V_rom' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute_lut_V.v:9]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 2048 - type: integer 
INFO: [Synth 8-3876] $readmem data file './compute_lut_V_rom.dat' is read successfully [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute_lut_V.v:24]
INFO: [Synth 8-256] done synthesizing module 'compute_lut_V_rom' (7#1) [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute_lut_V.v:9]
INFO: [Synth 8-256] done synthesizing module 'compute_lut_V' (8#1) [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute_lut_V.v:43]
INFO: [Synth 8-638] synthesizing module 'compute_gradient_bkb' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute_gradient_bkb.v:46]
	Parameter DataWidth bound to: 25 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'compute_gradient_bkb_ram' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute_gradient_bkb.v:9]
	Parameter DWIDTH bound to: 25 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute_gradient_bkb.v:22]
INFO: [Synth 8-256] done synthesizing module 'compute_gradient_bkb_ram' (9#1) [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute_gradient_bkb.v:9]
INFO: [Synth 8-256] done synthesizing module 'compute_gradient_bkb' (10#1) [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute_gradient_bkb.v:46]
INFO: [Synth 8-638] synthesizing module 'logisticreg_accelHfu' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/logisticreg_accelHfu.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'logisticreg_accelHfu_DSP48_0' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/logisticreg_accelHfu.v:4]
INFO: [Synth 8-256] done synthesizing module 'logisticreg_accelHfu_DSP48_0' (11#1) [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/logisticreg_accelHfu.v:4]
INFO: [Synth 8-256] done synthesizing module 'logisticreg_accelHfu' (12#1) [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/logisticreg_accelHfu.v:14]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:5890]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6154]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6362]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6578]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:3088]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp1_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:3096]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp2_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:3104]
WARNING: [Synth 8-6014] Unused sequential element i_blk_n_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:4528]
WARNING: [Synth 8-6014] Unused sequential element j_blk_n_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:4544]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state1_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:5763]
WARNING: [Synth 8-6014] Unused sequential element d_buf_10_V_address0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:3138]
WARNING: [Synth 8-6014] Unused sequential element d_buf_10_V_ce0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:3148]
WARNING: [Synth 8-6014] Unused sequential element d_buf_11_V_address0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:3156]
WARNING: [Synth 8-6014] Unused sequential element d_buf_11_V_ce0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:3166]
WARNING: [Synth 8-6014] Unused sequential element d_buf_12_V_address0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:3174]
WARNING: [Synth 8-6014] Unused sequential element d_buf_12_V_ce0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:3184]
WARNING: [Synth 8-6014] Unused sequential element d_buf_13_V_address0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:3192]
WARNING: [Synth 8-6014] Unused sequential element d_buf_13_V_ce0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:3202]
WARNING: [Synth 8-6014] Unused sequential element d_buf_14_V_address0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:3210]
WARNING: [Synth 8-6014] Unused sequential element d_buf_14_V_ce0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:3220]
WARNING: [Synth 8-6014] Unused sequential element d_buf_15_V_address0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:3228]
WARNING: [Synth 8-6014] Unused sequential element d_buf_15_V_ce0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:3238]
WARNING: [Synth 8-6014] Unused sequential element d_buf_16_V_address0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:3246]
WARNING: [Synth 8-6014] Unused sequential element d_buf_16_V_ce0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:3256]
WARNING: [Synth 8-6014] Unused sequential element d_buf_17_V_address0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:3264]
WARNING: [Synth 8-6014] Unused sequential element d_buf_17_V_ce0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:3274]
WARNING: [Synth 8-6014] Unused sequential element d_buf_18_V_address0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:3282]
WARNING: [Synth 8-6014] Unused sequential element d_buf_18_V_ce0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:3292]
WARNING: [Synth 8-6014] Unused sequential element d_buf_19_V_address0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:3300]
WARNING: [Synth 8-6014] Unused sequential element d_buf_19_V_ce0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:3310]
WARNING: [Synth 8-6014] Unused sequential element d_buf_1_V_address0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:3318]
WARNING: [Synth 8-6014] Unused sequential element d_buf_1_V_ce0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:3328]
WARNING: [Synth 8-6014] Unused sequential element d_buf_20_V_address0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:3336]
WARNING: [Synth 8-6014] Unused sequential element d_buf_20_V_ce0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:3346]
WARNING: [Synth 8-6014] Unused sequential element d_buf_21_V_address0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:3354]
WARNING: [Synth 8-6014] Unused sequential element d_buf_21_V_ce0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:3364]
WARNING: [Synth 8-6014] Unused sequential element d_buf_22_V_address0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:3372]
WARNING: [Synth 8-6014] Unused sequential element d_buf_22_V_ce0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:3382]
WARNING: [Synth 8-6014] Unused sequential element d_buf_23_V_address0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:3390]
WARNING: [Synth 8-6014] Unused sequential element d_buf_23_V_ce0_reg was removed.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:3400]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'compute' (13#1) [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:10]
INFO: [Synth 8-638] synthesizing module 'fifo_w3_d1_A' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/fifo_w3_d1_A.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w3_d1_A_shiftReg' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/fifo_w3_d1_A.v:11]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w3_d1_A_shiftReg' (14#1) [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/fifo_w3_d1_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w3_d1_A' (15#1) [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/fifo_w3_d1_A.v:45]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d1_A' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/fifo_w32_d1_A.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d1_A_shiftReg' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/fifo_w32_d1_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d1_A_shiftReg' (16#1) [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/fifo_w32_d1_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d1_A' (17#1) [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/fifo_w32_d1_A.v:45]
INFO: [Synth 8-256] done synthesizing module 'dataflow_in_loop' (18#1) [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/dataflow_in_loop.v:10]
INFO: [Synth 8-256] done synthesizing module 'dataflow_parent_loop_1' (19#1) [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/dataflow_parent_loop_1.v:10]
INFO: [Synth 8-638] synthesizing module 'aesl_mux_load_32_32_s' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/aesl_mux_load_32_32_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/aesl_mux_load_32_32_s.v:262]
INFO: [Synth 8-256] done synthesizing module 'aesl_mux_load_32_32_s' (20#1) [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/aesl_mux_load_32_32_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/logisticreg_accel.v:3067]
INFO: [Synth 8-256] done synthesizing module 'logisticreg_accel' (21#1) [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/logisticreg_accel.v:12]
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[31] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[30] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[29] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[28] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[27] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[26] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[25] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[24] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[23] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[22] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[21] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[20] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[19] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[18] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[17] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[16] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[15] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[14] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[13] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[12] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[11] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[10] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[9] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[8] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[7] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[6] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[5] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[4] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[3] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[2] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[1] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[0] driven by constant 1
WARNING: [Synth 8-3331] design compute_gradient_bkb has unconnected port reset
WARNING: [Synth 8-3331] design compute_lut_V has unconnected port reset
WARNING: [Synth 8-3331] design Loop_0_proc has unconnected port j[3]
WARNING: [Synth 8-3331] design dataflow_in_loop_IfE_memcore has unconnected port reset
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[63]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[62]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[61]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[60]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[59]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[58]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[57]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[56]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[55]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[54]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[53]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[52]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[51]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[50]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[49]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[48]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[47]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[46]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[45]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[44]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[43]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[42]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[41]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[40]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[39]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[38]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[37]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[36]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[35]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[34]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[33]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[32]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[31]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[30]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[29]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[28]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[27]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[26]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[25]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[24]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[23]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[22]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[21]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[20]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[19]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[18]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[17]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[16]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[15]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[14]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[13]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[12]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[11]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[10]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[9]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[8]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[7]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[6]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[5]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[4]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[3]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[2]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[1]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port data_V_q1[0]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port label_V_q1[7]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port label_V_q1[6]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port label_V_q1[5]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port label_V_q1[4]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port label_V_q1[3]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port label_V_q1[2]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port label_V_q1[1]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port label_V_q1[0]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port theta_stored_V_0_q1[31]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port theta_stored_V_0_q1[30]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port theta_stored_V_0_q1[29]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port theta_stored_V_0_q1[28]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port theta_stored_V_0_q1[27]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port theta_stored_V_0_q1[26]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port theta_stored_V_0_q1[25]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port theta_stored_V_0_q1[24]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port theta_stored_V_0_q1[23]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port theta_stored_V_0_q1[22]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port theta_stored_V_0_q1[21]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port theta_stored_V_0_q1[20]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port theta_stored_V_0_q1[19]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port theta_stored_V_0_q1[18]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port theta_stored_V_0_q1[17]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port theta_stored_V_0_q1[16]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port theta_stored_V_0_q1[15]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port theta_stored_V_0_q1[14]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port theta_stored_V_0_q1[13]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port theta_stored_V_0_q1[12]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port theta_stored_V_0_q1[11]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port theta_stored_V_0_q1[10]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port theta_stored_V_0_q1[9]
WARNING: [Synth 8-3331] design dataflow_in_loop has unconnected port theta_stored_V_0_q1[8]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1377.414 ; gain = 146.500 ; free physical = 9732 ; free virtual = 15574
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1377.414 ; gain = 146.500 ; free physical = 9735 ; free virtual = 15577
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/logisticreg_accel.xdc]
Finished Parsing XDC File [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/logisticreg_accel.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1837.031 ; gain = 4.000 ; free physical = 9305 ; free virtual = 15161
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1837.031 ; gain = 606.117 ; free physical = 9332 ; free virtual = 15194
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1837.031 ; gain = 606.117 ; free physical = 9332 ; free virtual = 15194
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1837.031 ; gain = 606.117 ; free physical = 9332 ; free virtual = 15194
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_8_i_i_reg_766_reg' and it is trimmed from '11' to '10' bits. [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/Loop_0_proc.v:490]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_i_i_i_i_fu_617_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'ap_reg_pp1_iter1_i_0_i4_i_i_reg_6276_reg[63:6]' into 'i_0_i4_i_i_reg_6276_reg[63:6]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6657]
INFO: [Synth 8-4471] merging register 'i_0_i5_i_i_reg_6481_reg[63:6]' into 'i_0_i4_i_i_reg_6276_reg[63:6]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6658]
INFO: [Synth 8-4471] merging register 'ap_reg_pp2_iter1_i_0_i5_i_i_reg_6481_reg[63:6]' into 'i_0_i4_i_i_reg_6276_reg[63:6]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6659]
INFO: [Synth 8-4471] merging register 'p_Val2_21_1_i_i_reg_6848_reg[23:0]' into 'p_Val2_21_i_i_reg_6837_reg[23:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6106]
INFO: [Synth 8-4471] merging register 'p_Val2_21_2_i_i_reg_6859_reg[23:0]' into 'p_Val2_21_i_i_reg_6837_reg[23:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6128]
INFO: [Synth 8-4471] merging register 'p_Val2_21_3_i_i_reg_6870_reg[23:0]' into 'p_Val2_21_i_i_reg_6837_reg[23:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6132]
INFO: [Synth 8-4471] merging register 'p_Val2_21_4_i_i_reg_6881_reg[23:0]' into 'p_Val2_21_i_i_reg_6837_reg[23:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6134]
INFO: [Synth 8-4471] merging register 'p_Val2_21_5_i_i_reg_6892_reg[23:0]' into 'p_Val2_21_i_i_reg_6837_reg[23:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6136]
INFO: [Synth 8-4471] merging register 'p_Val2_21_6_i_i_reg_6903_reg[23:0]' into 'p_Val2_21_i_i_reg_6837_reg[23:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6138]
INFO: [Synth 8-4471] merging register 'p_Val2_21_7_i_i_reg_6914_reg[23:0]' into 'p_Val2_21_i_i_reg_6837_reg[23:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6140]
INFO: [Synth 8-4471] merging register 'p_Val2_21_8_i_i_reg_6925_reg[23:0]' into 'p_Val2_21_i_i_reg_6837_reg[23:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6142]
INFO: [Synth 8-4471] merging register 'p_Val2_21_9_i_i_reg_6936_reg[23:0]' into 'p_Val2_21_i_i_reg_6837_reg[23:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6144]
INFO: [Synth 8-4471] merging register 'p_Val2_21_i_i_39_reg_6947_reg[23:0]' into 'p_Val2_21_i_i_reg_6837_reg[23:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6146]
INFO: [Synth 8-4471] merging register 'p_Val2_21_10_i_i_reg_6958_reg[23:0]' into 'p_Val2_21_i_i_reg_6837_reg[23:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6086]
INFO: [Synth 8-4471] merging register 'p_Val2_21_11_i_i_reg_6969_reg[23:0]' into 'p_Val2_21_i_i_reg_6837_reg[23:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6088]
INFO: [Synth 8-4471] merging register 'p_Val2_21_12_i_i_reg_6980_reg[23:0]' into 'p_Val2_21_i_i_reg_6837_reg[23:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6090]
INFO: [Synth 8-4471] merging register 'p_Val2_21_13_i_i_reg_6991_reg[23:0]' into 'p_Val2_21_i_i_reg_6837_reg[23:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6092]
INFO: [Synth 8-4471] merging register 'p_Val2_21_14_i_i_reg_7002_reg[23:0]' into 'p_Val2_21_i_i_reg_6837_reg[23:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6094]
INFO: [Synth 8-4471] merging register 'p_Val2_21_15_i_i_reg_7013_reg[23:0]' into 'p_Val2_21_i_i_reg_6837_reg[23:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6096]
INFO: [Synth 8-4471] merging register 'p_Val2_21_16_i_i_reg_7024_reg[23:0]' into 'p_Val2_21_i_i_reg_6837_reg[23:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6098]
INFO: [Synth 8-4471] merging register 'p_Val2_21_17_i_i_reg_7035_reg[23:0]' into 'p_Val2_21_i_i_reg_6837_reg[23:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6100]
INFO: [Synth 8-4471] merging register 'p_Val2_21_18_i_i_reg_7046_reg[23:0]' into 'p_Val2_21_i_i_reg_6837_reg[23:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6102]
INFO: [Synth 8-4471] merging register 'p_Val2_21_19_i_i_reg_7057_reg[23:0]' into 'p_Val2_21_i_i_reg_6837_reg[23:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6104]
INFO: [Synth 8-4471] merging register 'p_Val2_21_20_i_i_reg_7068_reg[23:0]' into 'p_Val2_21_i_i_reg_6837_reg[23:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6108]
INFO: [Synth 8-4471] merging register 'p_Val2_21_21_i_i_reg_7079_reg[23:0]' into 'p_Val2_21_i_i_reg_6837_reg[23:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6110]
INFO: [Synth 8-4471] merging register 'p_Val2_21_22_i_i_reg_7090_reg[23:0]' into 'p_Val2_21_i_i_reg_6837_reg[23:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6112]
INFO: [Synth 8-4471] merging register 'p_Val2_21_23_i_i_reg_7101_reg[23:0]' into 'p_Val2_21_i_i_reg_6837_reg[23:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6114]
INFO: [Synth 8-4471] merging register 'p_Val2_21_24_i_i_reg_7112_reg[23:0]' into 'p_Val2_21_i_i_reg_6837_reg[23:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6116]
INFO: [Synth 8-4471] merging register 'p_Val2_21_25_i_i_reg_7123_reg[23:0]' into 'p_Val2_21_i_i_reg_6837_reg[23:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6118]
INFO: [Synth 8-4471] merging register 'p_Val2_21_26_i_i_reg_7134_reg[23:0]' into 'p_Val2_21_i_i_reg_6837_reg[23:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6120]
INFO: [Synth 8-4471] merging register 'p_Val2_21_27_i_i_reg_7145_reg[23:0]' into 'p_Val2_21_i_i_reg_6837_reg[23:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6122]
INFO: [Synth 8-4471] merging register 'p_Val2_21_28_i_i_reg_7156_reg[23:0]' into 'p_Val2_21_i_i_reg_6837_reg[23:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6124]
INFO: [Synth 8-4471] merging register 'p_Val2_21_29_i_i_reg_7167_reg[23:0]' into 'p_Val2_21_i_i_reg_6837_reg[23:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6126]
INFO: [Synth 8-4471] merging register 'p_Val2_21_30_i_i_reg_7178_reg[23:0]' into 'p_Val2_21_i_i_reg_6837_reg[23:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6130]
INFO: [Synth 8-4471] merging register 'theta_stored_10_V_a_1_reg_6952_reg[4:0]' into 'theta_stored_0_V_ad_1_reg_6842_reg[4:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:2888]
INFO: [Synth 8-4471] merging register 'theta_stored_11_V_a_1_reg_6963_reg[4:0]' into 'theta_stored_0_V_ad_1_reg_6842_reg[4:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:2889]
INFO: [Synth 8-4471] merging register 'theta_stored_12_V_a_1_reg_6974_reg[4:0]' into 'theta_stored_0_V_ad_1_reg_6842_reg[4:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:2890]
INFO: [Synth 8-4471] merging register 'theta_stored_13_V_a_1_reg_6985_reg[4:0]' into 'theta_stored_0_V_ad_1_reg_6842_reg[4:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:2891]
INFO: [Synth 8-4471] merging register 'theta_stored_14_V_a_1_reg_6996_reg[4:0]' into 'theta_stored_0_V_ad_1_reg_6842_reg[4:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:2892]
INFO: [Synth 8-4471] merging register 'theta_stored_15_V_a_1_reg_7007_reg[4:0]' into 'theta_stored_0_V_ad_1_reg_6842_reg[4:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:2893]
INFO: [Synth 8-4471] merging register 'theta_stored_16_V_a_1_reg_7018_reg[4:0]' into 'theta_stored_0_V_ad_1_reg_6842_reg[4:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:2894]
INFO: [Synth 8-4471] merging register 'theta_stored_17_V_a_1_reg_7029_reg[4:0]' into 'theta_stored_0_V_ad_1_reg_6842_reg[4:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:2895]
INFO: [Synth 8-4471] merging register 'theta_stored_18_V_a_1_reg_7040_reg[4:0]' into 'theta_stored_0_V_ad_1_reg_6842_reg[4:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:2896]
INFO: [Synth 8-4471] merging register 'theta_stored_19_V_a_1_reg_7051_reg[4:0]' into 'theta_stored_0_V_ad_1_reg_6842_reg[4:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:2897]
INFO: [Synth 8-4471] merging register 'theta_stored_1_V_ad_1_reg_6853_reg[4:0]' into 'theta_stored_0_V_ad_1_reg_6842_reg[4:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:2898]
INFO: [Synth 8-4471] merging register 'theta_stored_20_V_a_1_reg_7062_reg[4:0]' into 'theta_stored_0_V_ad_1_reg_6842_reg[4:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:2899]
INFO: [Synth 8-4471] merging register 'theta_stored_21_V_a_1_reg_7073_reg[4:0]' into 'theta_stored_0_V_ad_1_reg_6842_reg[4:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:2900]
INFO: [Synth 8-4471] merging register 'theta_stored_22_V_a_1_reg_7084_reg[4:0]' into 'theta_stored_0_V_ad_1_reg_6842_reg[4:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:2901]
INFO: [Synth 8-4471] merging register 'theta_stored_23_V_a_1_reg_7095_reg[4:0]' into 'theta_stored_0_V_ad_1_reg_6842_reg[4:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:2902]
INFO: [Synth 8-4471] merging register 'theta_stored_24_V_a_1_reg_7106_reg[4:0]' into 'theta_stored_0_V_ad_1_reg_6842_reg[4:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:2903]
INFO: [Synth 8-4471] merging register 'theta_stored_25_V_a_1_reg_7117_reg[4:0]' into 'theta_stored_0_V_ad_1_reg_6842_reg[4:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:2904]
INFO: [Synth 8-4471] merging register 'theta_stored_26_V_a_1_reg_7128_reg[4:0]' into 'theta_stored_0_V_ad_1_reg_6842_reg[4:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:2905]
INFO: [Synth 8-4471] merging register 'theta_stored_27_V_a_1_reg_7139_reg[4:0]' into 'theta_stored_0_V_ad_1_reg_6842_reg[4:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:2906]
INFO: [Synth 8-4471] merging register 'theta_stored_28_V_a_1_reg_7150_reg[4:0]' into 'theta_stored_0_V_ad_1_reg_6842_reg[4:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:2907]
INFO: [Synth 8-4471] merging register 'theta_stored_29_V_a_1_reg_7161_reg[4:0]' into 'theta_stored_0_V_ad_1_reg_6842_reg[4:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:2908]
INFO: [Synth 8-4471] merging register 'theta_stored_2_V_ad_1_reg_6864_reg[4:0]' into 'theta_stored_0_V_ad_1_reg_6842_reg[4:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:2909]
INFO: [Synth 8-4471] merging register 'theta_stored_30_V_a_1_reg_7172_reg[4:0]' into 'theta_stored_0_V_ad_1_reg_6842_reg[4:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:2910]
INFO: [Synth 8-4471] merging register 'theta_stored_31_V_a_1_reg_7183_reg[4:0]' into 'theta_stored_0_V_ad_1_reg_6842_reg[4:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:2911]
INFO: [Synth 8-4471] merging register 'theta_stored_3_V_ad_1_reg_6875_reg[4:0]' into 'theta_stored_0_V_ad_1_reg_6842_reg[4:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:2912]
INFO: [Synth 8-4471] merging register 'theta_stored_4_V_ad_1_reg_6886_reg[4:0]' into 'theta_stored_0_V_ad_1_reg_6842_reg[4:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:2913]
INFO: [Synth 8-4471] merging register 'theta_stored_5_V_ad_1_reg_6897_reg[4:0]' into 'theta_stored_0_V_ad_1_reg_6842_reg[4:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:2914]
INFO: [Synth 8-4471] merging register 'theta_stored_6_V_ad_1_reg_6908_reg[4:0]' into 'theta_stored_0_V_ad_1_reg_6842_reg[4:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:2915]
INFO: [Synth 8-4471] merging register 'theta_stored_7_V_ad_1_reg_6919_reg[4:0]' into 'theta_stored_0_V_ad_1_reg_6842_reg[4:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:2916]
INFO: [Synth 8-4471] merging register 'theta_stored_8_V_ad_1_reg_6930_reg[4:0]' into 'theta_stored_0_V_ad_1_reg_6842_reg[4:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:2917]
INFO: [Synth 8-4471] merging register 'theta_stored_9_V_ad_1_reg_6941_reg[4:0]' into 'theta_stored_0_V_ad_1_reg_6842_reg[4:0]' [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:2918]
WARNING: [Synth 8-3936] Found unconnected internal register 'OP1_V_cast_reg_6231_reg' and it is trimmed from '28' to '12' bits. [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:2757]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_3_i_reg_5547_reg' and it is trimmed from '30' to '7' bits. [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:2849]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp2_iter1_i_0_i5_i_i_reg_6481_reg' and it is trimmed from '6' to '5' bits. [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:2786]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_0_i5_i_i_reg_6481_reg' and it is trimmed from '6' to '5' bits. [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:2842]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter1_i_0_i4_i_i_reg_6276_reg' and it is trimmed from '6' to '5' bits. [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:2778]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_0_i4_i_i_reg_6276_reg' and it is trimmed from '6' to '5' bits. [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:2836]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond31_i_i_i_fu_2622_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond18_i_i_i_fu_3750_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond21_i_i_i_fu_4246_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter1_i_0_i1_reg_176_reg' and it is trimmed from '11' to '10' bits. [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/logisticreg_accel.v:1707]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_5_fu_408_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond_i1_fu_413_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1837.031 ; gain = 606.117 ; free physical = 9545 ; free virtual = 15411
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     51 Bit       Adders := 32    
	  16 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   2 Input     29 Bit       Adders := 1     
	   3 Input     21 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 34    
	   2 Input      1 Bit       Adders := 64    
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 68    
+---Registers : 
	               32 Bit    Registers := 135   
	               29 Bit    Registers := 1     
	               27 Bit    Registers := 32    
	               25 Bit    Registers := 64    
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 96    
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 36    
	                1 Bit    Registers := 236   
+---Multipliers : 
	                25x32  Multipliers := 32    
	                16x32  Multipliers := 32    
+---RAMs : 
	             1024 Bit         RAMs := 64    
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 65    
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 32    
	   3 Input     20 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   3 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 35    
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 35    
	   2 Input      1 Bit        Muxes := 231   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module logisticreg_accel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               29 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 40    
Module logisticreg_accelbek_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module logisticreg_accelbek 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module dataflow_in_loop_IfE_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module dataflow_in_loop_IfE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Loop_0_proc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module compute_lut_V_rom 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module compute_gradient_bkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module compute 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     51 Bit       Adders := 32    
	  16 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     21 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 67    
	               27 Bit    Registers := 32    
	               25 Bit    Registers := 32    
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 32    
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Multipliers : 
	                25x32  Multipliers := 32    
	                16x32  Multipliers := 32    
+---Muxes : 
	   3 Input     20 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module fifo_w3_d1_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module fifo_w3_d1_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d1_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d1_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module dataflow_in_loop 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 66    
+---Registers : 
	                1 Bit    Registers := 34    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module dataflow_parent_loop_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module aesl_mux_load_32_32_s 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6084]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6000]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6044]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6052]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6056]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6060]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6064]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6068]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6072]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6076]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6080]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:5960]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:5964]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:5968]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:5972]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:5976]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:5980]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:5984]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:5988]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:5992]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:5996]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6004]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6008]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6012]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6016]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6020]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6024]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6028]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6032]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6036]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6040]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6048]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6222]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6300]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6348]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6312]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6324]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6306]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6288]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6336]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6162]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6330]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6174]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6186]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6168]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6342]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6318]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6180]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6198]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6210]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6192]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6228]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6240]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6216]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6204]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6252]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6264]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6246]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6276]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6294]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6270]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6258]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6234]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/compute.v:6282]
DSP Report: Generating DSP logisticreg_accelHfu_U38/logisticreg_accelHfu_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator logisticreg_accelHfu_U38/logisticreg_accelHfu_DSP48_0_U/in00 is absorbed into DSP logisticreg_accelHfu_U38/logisticreg_accelHfu_DSP48_0_U/in00.
DSP Report: Generating DSP logisticreg_accelHfu_U39/logisticreg_accelHfu_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator logisticreg_accelHfu_U39/logisticreg_accelHfu_DSP48_0_U/in00 is absorbed into DSP logisticreg_accelHfu_U39/logisticreg_accelHfu_DSP48_0_U/in00.
DSP Report: Generating DSP logisticreg_accelHfu_U40/logisticreg_accelHfu_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator logisticreg_accelHfu_U40/logisticreg_accelHfu_DSP48_0_U/in00 is absorbed into DSP logisticreg_accelHfu_U40/logisticreg_accelHfu_DSP48_0_U/in00.
DSP Report: Generating DSP logisticreg_accelHfu_U41/logisticreg_accelHfu_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator logisticreg_accelHfu_U41/logisticreg_accelHfu_DSP48_0_U/in00 is absorbed into DSP logisticreg_accelHfu_U41/logisticreg_accelHfu_DSP48_0_U/in00.
DSP Report: Generating DSP logisticreg_accelHfu_U42/logisticreg_accelHfu_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator logisticreg_accelHfu_U42/logisticreg_accelHfu_DSP48_0_U/in00 is absorbed into DSP logisticreg_accelHfu_U42/logisticreg_accelHfu_DSP48_0_U/in00.
DSP Report: Generating DSP logisticreg_accelHfu_U43/logisticreg_accelHfu_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator logisticreg_accelHfu_U43/logisticreg_accelHfu_DSP48_0_U/in00 is absorbed into DSP logisticreg_accelHfu_U43/logisticreg_accelHfu_DSP48_0_U/in00.
DSP Report: Generating DSP logisticreg_accelHfu_U44/logisticreg_accelHfu_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator logisticreg_accelHfu_U44/logisticreg_accelHfu_DSP48_0_U/in00 is absorbed into DSP logisticreg_accelHfu_U44/logisticreg_accelHfu_DSP48_0_U/in00.
DSP Report: Generating DSP logisticreg_accelHfu_U45/logisticreg_accelHfu_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator logisticreg_accelHfu_U45/logisticreg_accelHfu_DSP48_0_U/in00 is absorbed into DSP logisticreg_accelHfu_U45/logisticreg_accelHfu_DSP48_0_U/in00.
DSP Report: Generating DSP logisticreg_accelHfu_U46/logisticreg_accelHfu_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator logisticreg_accelHfu_U46/logisticreg_accelHfu_DSP48_0_U/in00 is absorbed into DSP logisticreg_accelHfu_U46/logisticreg_accelHfu_DSP48_0_U/in00.
DSP Report: Generating DSP logisticreg_accelHfu_U47/logisticreg_accelHfu_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator logisticreg_accelHfu_U47/logisticreg_accelHfu_DSP48_0_U/in00 is absorbed into DSP logisticreg_accelHfu_U47/logisticreg_accelHfu_DSP48_0_U/in00.
DSP Report: Generating DSP logisticreg_accelHfu_U48/logisticreg_accelHfu_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator logisticreg_accelHfu_U48/logisticreg_accelHfu_DSP48_0_U/in00 is absorbed into DSP logisticreg_accelHfu_U48/logisticreg_accelHfu_DSP48_0_U/in00.
DSP Report: Generating DSP logisticreg_accelHfu_U49/logisticreg_accelHfu_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator logisticreg_accelHfu_U49/logisticreg_accelHfu_DSP48_0_U/in00 is absorbed into DSP logisticreg_accelHfu_U49/logisticreg_accelHfu_DSP48_0_U/in00.
DSP Report: Generating DSP logisticreg_accelHfu_U50/logisticreg_accelHfu_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator logisticreg_accelHfu_U50/logisticreg_accelHfu_DSP48_0_U/in00 is absorbed into DSP logisticreg_accelHfu_U50/logisticreg_accelHfu_DSP48_0_U/in00.
DSP Report: Generating DSP logisticreg_accelHfu_U51/logisticreg_accelHfu_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator logisticreg_accelHfu_U51/logisticreg_accelHfu_DSP48_0_U/in00 is absorbed into DSP logisticreg_accelHfu_U51/logisticreg_accelHfu_DSP48_0_U/in00.
DSP Report: Generating DSP logisticreg_accelHfu_U52/logisticreg_accelHfu_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator logisticreg_accelHfu_U52/logisticreg_accelHfu_DSP48_0_U/in00 is absorbed into DSP logisticreg_accelHfu_U52/logisticreg_accelHfu_DSP48_0_U/in00.
DSP Report: Generating DSP logisticreg_accelHfu_U53/logisticreg_accelHfu_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator logisticreg_accelHfu_U53/logisticreg_accelHfu_DSP48_0_U/in00 is absorbed into DSP logisticreg_accelHfu_U53/logisticreg_accelHfu_DSP48_0_U/in00.
DSP Report: Generating DSP logisticreg_accelHfu_U54/logisticreg_accelHfu_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator logisticreg_accelHfu_U54/logisticreg_accelHfu_DSP48_0_U/in00 is absorbed into DSP logisticreg_accelHfu_U54/logisticreg_accelHfu_DSP48_0_U/in00.
DSP Report: Generating DSP logisticreg_accelHfu_U55/logisticreg_accelHfu_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator logisticreg_accelHfu_U55/logisticreg_accelHfu_DSP48_0_U/in00 is absorbed into DSP logisticreg_accelHfu_U55/logisticreg_accelHfu_DSP48_0_U/in00.
DSP Report: Generating DSP logisticreg_accelHfu_U56/logisticreg_accelHfu_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator logisticreg_accelHfu_U56/logisticreg_accelHfu_DSP48_0_U/in00 is absorbed into DSP logisticreg_accelHfu_U56/logisticreg_accelHfu_DSP48_0_U/in00.
DSP Report: Generating DSP logisticreg_accelHfu_U57/logisticreg_accelHfu_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator logisticreg_accelHfu_U57/logisticreg_accelHfu_DSP48_0_U/in00 is absorbed into DSP logisticreg_accelHfu_U57/logisticreg_accelHfu_DSP48_0_U/in00.
DSP Report: Generating DSP logisticreg_accelHfu_U58/logisticreg_accelHfu_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator logisticreg_accelHfu_U58/logisticreg_accelHfu_DSP48_0_U/in00 is absorbed into DSP logisticreg_accelHfu_U58/logisticreg_accelHfu_DSP48_0_U/in00.
DSP Report: Generating DSP logisticreg_accelHfu_U59/logisticreg_accelHfu_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator logisticreg_accelHfu_U59/logisticreg_accelHfu_DSP48_0_U/in00 is absorbed into DSP logisticreg_accelHfu_U59/logisticreg_accelHfu_DSP48_0_U/in00.
DSP Report: Generating DSP logisticreg_accelHfu_U60/logisticreg_accelHfu_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator logisticreg_accelHfu_U60/logisticreg_accelHfu_DSP48_0_U/in00 is absorbed into DSP logisticreg_accelHfu_U60/logisticreg_accelHfu_DSP48_0_U/in00.
DSP Report: Generating DSP logisticreg_accelHfu_U61/logisticreg_accelHfu_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator logisticreg_accelHfu_U61/logisticreg_accelHfu_DSP48_0_U/in00 is absorbed into DSP logisticreg_accelHfu_U61/logisticreg_accelHfu_DSP48_0_U/in00.
DSP Report: Generating DSP logisticreg_accelHfu_U62/logisticreg_accelHfu_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator logisticreg_accelHfu_U62/logisticreg_accelHfu_DSP48_0_U/in00 is absorbed into DSP logisticreg_accelHfu_U62/logisticreg_accelHfu_DSP48_0_U/in00.
DSP Report: Generating DSP logisticreg_accelHfu_U63/logisticreg_accelHfu_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator logisticreg_accelHfu_U63/logisticreg_accelHfu_DSP48_0_U/in00 is absorbed into DSP logisticreg_accelHfu_U63/logisticreg_accelHfu_DSP48_0_U/in00.
DSP Report: Generating DSP logisticreg_accelHfu_U64/logisticreg_accelHfu_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator logisticreg_accelHfu_U64/logisticreg_accelHfu_DSP48_0_U/in00 is absorbed into DSP logisticreg_accelHfu_U64/logisticreg_accelHfu_DSP48_0_U/in00.
DSP Report: Generating DSP logisticreg_accelHfu_U65/logisticreg_accelHfu_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator logisticreg_accelHfu_U65/logisticreg_accelHfu_DSP48_0_U/in00 is absorbed into DSP logisticreg_accelHfu_U65/logisticreg_accelHfu_DSP48_0_U/in00.
DSP Report: Generating DSP logisticreg_accelHfu_U66/logisticreg_accelHfu_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator logisticreg_accelHfu_U66/logisticreg_accelHfu_DSP48_0_U/in00 is absorbed into DSP logisticreg_accelHfu_U66/logisticreg_accelHfu_DSP48_0_U/in00.
DSP Report: Generating DSP logisticreg_accelHfu_U67/logisticreg_accelHfu_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator logisticreg_accelHfu_U67/logisticreg_accelHfu_DSP48_0_U/in00 is absorbed into DSP logisticreg_accelHfu_U67/logisticreg_accelHfu_DSP48_0_U/in00.
DSP Report: Generating DSP logisticreg_accelHfu_U68/logisticreg_accelHfu_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator logisticreg_accelHfu_U68/logisticreg_accelHfu_DSP48_0_U/in00 is absorbed into DSP logisticreg_accelHfu_U68/logisticreg_accelHfu_DSP48_0_U/in00.
DSP Report: Generating DSP logisticreg_accelHfu_U69/logisticreg_accelHfu_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator logisticreg_accelHfu_U69/logisticreg_accelHfu_DSP48_0_U/in00 is absorbed into DSP logisticreg_accelHfu_U69/logisticreg_accelHfu_DSP48_0_U/in00.
DSP Report: Generating DSP p_Val2_21_i_i_fu_4297_p2, operation Mode is: A2*(B:0x0).
DSP Report: register gradient_0_V_load_reg_6677_reg is absorbed into DSP p_Val2_21_i_i_fu_4297_p2.
DSP Report: operator p_Val2_21_i_i_fu_4297_p2 is absorbed into DSP p_Val2_21_i_i_fu_4297_p2.
DSP Report: operator p_Val2_21_i_i_fu_4297_p2 is absorbed into DSP p_Val2_21_i_i_fu_4297_p2.
DSP Report: Generating DSP p_Val2_21_i_i_fu_4297_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register gradient_0_V_load_reg_6677_reg is absorbed into DSP p_Val2_21_i_i_fu_4297_p2.
DSP Report: operator p_Val2_21_i_i_fu_4297_p2 is absorbed into DSP p_Val2_21_i_i_fu_4297_p2.
DSP Report: operator p_Val2_21_i_i_fu_4297_p2 is absorbed into DSP p_Val2_21_i_i_fu_4297_p2.
DSP Report: Generating DSP p_Val2_21_1_i_i_fu_4306_p2, operation Mode is: A2*(B:0x0).
DSP Report: register gradient_1_V_load_reg_6682_reg is absorbed into DSP p_Val2_21_1_i_i_fu_4306_p2.
DSP Report: operator p_Val2_21_1_i_i_fu_4306_p2 is absorbed into DSP p_Val2_21_1_i_i_fu_4306_p2.
DSP Report: operator p_Val2_21_1_i_i_fu_4306_p2 is absorbed into DSP p_Val2_21_1_i_i_fu_4306_p2.
DSP Report: Generating DSP p_Val2_21_1_i_i_fu_4306_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register gradient_1_V_load_reg_6682_reg is absorbed into DSP p_Val2_21_1_i_i_fu_4306_p2.
DSP Report: operator p_Val2_21_1_i_i_fu_4306_p2 is absorbed into DSP p_Val2_21_1_i_i_fu_4306_p2.
DSP Report: operator p_Val2_21_1_i_i_fu_4306_p2 is absorbed into DSP p_Val2_21_1_i_i_fu_4306_p2.
DSP Report: Generating DSP p_Val2_21_2_i_i_fu_4315_p2, operation Mode is: A2*(B:0x0).
DSP Report: register gradient_2_V_load_reg_6687_reg is absorbed into DSP p_Val2_21_2_i_i_fu_4315_p2.
DSP Report: operator p_Val2_21_2_i_i_fu_4315_p2 is absorbed into DSP p_Val2_21_2_i_i_fu_4315_p2.
DSP Report: operator p_Val2_21_2_i_i_fu_4315_p2 is absorbed into DSP p_Val2_21_2_i_i_fu_4315_p2.
DSP Report: Generating DSP p_Val2_21_2_i_i_fu_4315_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register gradient_2_V_load_reg_6687_reg is absorbed into DSP p_Val2_21_2_i_i_fu_4315_p2.
DSP Report: operator p_Val2_21_2_i_i_fu_4315_p2 is absorbed into DSP p_Val2_21_2_i_i_fu_4315_p2.
DSP Report: operator p_Val2_21_2_i_i_fu_4315_p2 is absorbed into DSP p_Val2_21_2_i_i_fu_4315_p2.
DSP Report: Generating DSP p_Val2_21_3_i_i_fu_4324_p2, operation Mode is: A2*(B:0x0).
DSP Report: register gradient_3_V_load_reg_6692_reg is absorbed into DSP p_Val2_21_3_i_i_fu_4324_p2.
DSP Report: operator p_Val2_21_3_i_i_fu_4324_p2 is absorbed into DSP p_Val2_21_3_i_i_fu_4324_p2.
DSP Report: operator p_Val2_21_3_i_i_fu_4324_p2 is absorbed into DSP p_Val2_21_3_i_i_fu_4324_p2.
DSP Report: Generating DSP p_Val2_21_3_i_i_fu_4324_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register gradient_3_V_load_reg_6692_reg is absorbed into DSP p_Val2_21_3_i_i_fu_4324_p2.
DSP Report: operator p_Val2_21_3_i_i_fu_4324_p2 is absorbed into DSP p_Val2_21_3_i_i_fu_4324_p2.
DSP Report: operator p_Val2_21_3_i_i_fu_4324_p2 is absorbed into DSP p_Val2_21_3_i_i_fu_4324_p2.
DSP Report: Generating DSP p_Val2_21_4_i_i_fu_4333_p2, operation Mode is: A2*(B:0x0).
DSP Report: register gradient_4_V_load_reg_6697_reg is absorbed into DSP p_Val2_21_4_i_i_fu_4333_p2.
DSP Report: operator p_Val2_21_4_i_i_fu_4333_p2 is absorbed into DSP p_Val2_21_4_i_i_fu_4333_p2.
DSP Report: operator p_Val2_21_4_i_i_fu_4333_p2 is absorbed into DSP p_Val2_21_4_i_i_fu_4333_p2.
DSP Report: Generating DSP p_Val2_21_4_i_i_fu_4333_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register gradient_4_V_load_reg_6697_reg is absorbed into DSP p_Val2_21_4_i_i_fu_4333_p2.
DSP Report: operator p_Val2_21_4_i_i_fu_4333_p2 is absorbed into DSP p_Val2_21_4_i_i_fu_4333_p2.
DSP Report: operator p_Val2_21_4_i_i_fu_4333_p2 is absorbed into DSP p_Val2_21_4_i_i_fu_4333_p2.
DSP Report: Generating DSP p_Val2_21_5_i_i_fu_4342_p2, operation Mode is: A2*(B:0x0).
DSP Report: register gradient_5_V_load_reg_6702_reg is absorbed into DSP p_Val2_21_5_i_i_fu_4342_p2.
DSP Report: operator p_Val2_21_5_i_i_fu_4342_p2 is absorbed into DSP p_Val2_21_5_i_i_fu_4342_p2.
DSP Report: operator p_Val2_21_5_i_i_fu_4342_p2 is absorbed into DSP p_Val2_21_5_i_i_fu_4342_p2.
DSP Report: Generating DSP p_Val2_21_5_i_i_fu_4342_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register gradient_5_V_load_reg_6702_reg is absorbed into DSP p_Val2_21_5_i_i_fu_4342_p2.
DSP Report: operator p_Val2_21_5_i_i_fu_4342_p2 is absorbed into DSP p_Val2_21_5_i_i_fu_4342_p2.
DSP Report: operator p_Val2_21_5_i_i_fu_4342_p2 is absorbed into DSP p_Val2_21_5_i_i_fu_4342_p2.
DSP Report: Generating DSP p_Val2_21_6_i_i_fu_4351_p2, operation Mode is: A2*(B:0x0).
DSP Report: register gradient_6_V_load_reg_6707_reg is absorbed into DSP p_Val2_21_6_i_i_fu_4351_p2.
DSP Report: operator p_Val2_21_6_i_i_fu_4351_p2 is absorbed into DSP p_Val2_21_6_i_i_fu_4351_p2.
DSP Report: operator p_Val2_21_6_i_i_fu_4351_p2 is absorbed into DSP p_Val2_21_6_i_i_fu_4351_p2.
DSP Report: Generating DSP p_Val2_21_6_i_i_fu_4351_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register gradient_6_V_load_reg_6707_reg is absorbed into DSP p_Val2_21_6_i_i_fu_4351_p2.
DSP Report: operator p_Val2_21_6_i_i_fu_4351_p2 is absorbed into DSP p_Val2_21_6_i_i_fu_4351_p2.
DSP Report: operator p_Val2_21_6_i_i_fu_4351_p2 is absorbed into DSP p_Val2_21_6_i_i_fu_4351_p2.
DSP Report: Generating DSP p_Val2_21_7_i_i_fu_4360_p2, operation Mode is: A2*(B:0x0).
DSP Report: register gradient_7_V_load_reg_6712_reg is absorbed into DSP p_Val2_21_7_i_i_fu_4360_p2.
DSP Report: operator p_Val2_21_7_i_i_fu_4360_p2 is absorbed into DSP p_Val2_21_7_i_i_fu_4360_p2.
DSP Report: operator p_Val2_21_7_i_i_fu_4360_p2 is absorbed into DSP p_Val2_21_7_i_i_fu_4360_p2.
DSP Report: Generating DSP p_Val2_21_7_i_i_fu_4360_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register gradient_7_V_load_reg_6712_reg is absorbed into DSP p_Val2_21_7_i_i_fu_4360_p2.
DSP Report: operator p_Val2_21_7_i_i_fu_4360_p2 is absorbed into DSP p_Val2_21_7_i_i_fu_4360_p2.
DSP Report: operator p_Val2_21_7_i_i_fu_4360_p2 is absorbed into DSP p_Val2_21_7_i_i_fu_4360_p2.
DSP Report: Generating DSP p_Val2_21_8_i_i_fu_4369_p2, operation Mode is: A2*(B:0x0).
DSP Report: register gradient_8_V_load_reg_6717_reg is absorbed into DSP p_Val2_21_8_i_i_fu_4369_p2.
DSP Report: operator p_Val2_21_8_i_i_fu_4369_p2 is absorbed into DSP p_Val2_21_8_i_i_fu_4369_p2.
DSP Report: operator p_Val2_21_8_i_i_fu_4369_p2 is absorbed into DSP p_Val2_21_8_i_i_fu_4369_p2.
DSP Report: Generating DSP p_Val2_21_8_i_i_fu_4369_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register gradient_8_V_load_reg_6717_reg is absorbed into DSP p_Val2_21_8_i_i_fu_4369_p2.
DSP Report: operator p_Val2_21_8_i_i_fu_4369_p2 is absorbed into DSP p_Val2_21_8_i_i_fu_4369_p2.
DSP Report: operator p_Val2_21_8_i_i_fu_4369_p2 is absorbed into DSP p_Val2_21_8_i_i_fu_4369_p2.
DSP Report: Generating DSP p_Val2_21_9_i_i_fu_4378_p2, operation Mode is: A2*(B:0x0).
DSP Report: register gradient_9_V_load_reg_6722_reg is absorbed into DSP p_Val2_21_9_i_i_fu_4378_p2.
DSP Report: operator p_Val2_21_9_i_i_fu_4378_p2 is absorbed into DSP p_Val2_21_9_i_i_fu_4378_p2.
DSP Report: operator p_Val2_21_9_i_i_fu_4378_p2 is absorbed into DSP p_Val2_21_9_i_i_fu_4378_p2.
DSP Report: Generating DSP p_Val2_21_9_i_i_fu_4378_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register gradient_9_V_load_reg_6722_reg is absorbed into DSP p_Val2_21_9_i_i_fu_4378_p2.
DSP Report: operator p_Val2_21_9_i_i_fu_4378_p2 is absorbed into DSP p_Val2_21_9_i_i_fu_4378_p2.
DSP Report: operator p_Val2_21_9_i_i_fu_4378_p2 is absorbed into DSP p_Val2_21_9_i_i_fu_4378_p2.
DSP Report: Generating DSP p_Val2_21_i_i_39_fu_4387_p2, operation Mode is: A2*(B:0x0).
DSP Report: register gradient_10_V_load_reg_6727_reg is absorbed into DSP p_Val2_21_i_i_39_fu_4387_p2.
DSP Report: operator p_Val2_21_i_i_39_fu_4387_p2 is absorbed into DSP p_Val2_21_i_i_39_fu_4387_p2.
DSP Report: operator p_Val2_21_i_i_39_fu_4387_p2 is absorbed into DSP p_Val2_21_i_i_39_fu_4387_p2.
DSP Report: Generating DSP p_Val2_21_i_i_39_fu_4387_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register gradient_10_V_load_reg_6727_reg is absorbed into DSP p_Val2_21_i_i_39_fu_4387_p2.
DSP Report: operator p_Val2_21_i_i_39_fu_4387_p2 is absorbed into DSP p_Val2_21_i_i_39_fu_4387_p2.
DSP Report: operator p_Val2_21_i_i_39_fu_4387_p2 is absorbed into DSP p_Val2_21_i_i_39_fu_4387_p2.
DSP Report: Generating DSP p_Val2_21_10_i_i_fu_4396_p2, operation Mode is: A2*(B:0x0).
DSP Report: register gradient_11_V_load_reg_6732_reg is absorbed into DSP p_Val2_21_10_i_i_fu_4396_p2.
DSP Report: operator p_Val2_21_10_i_i_fu_4396_p2 is absorbed into DSP p_Val2_21_10_i_i_fu_4396_p2.
DSP Report: operator p_Val2_21_10_i_i_fu_4396_p2 is absorbed into DSP p_Val2_21_10_i_i_fu_4396_p2.
DSP Report: Generating DSP p_Val2_21_10_i_i_fu_4396_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register gradient_11_V_load_reg_6732_reg is absorbed into DSP p_Val2_21_10_i_i_fu_4396_p2.
DSP Report: operator p_Val2_21_10_i_i_fu_4396_p2 is absorbed into DSP p_Val2_21_10_i_i_fu_4396_p2.
DSP Report: operator p_Val2_21_10_i_i_fu_4396_p2 is absorbed into DSP p_Val2_21_10_i_i_fu_4396_p2.
DSP Report: Generating DSP p_Val2_21_11_i_i_fu_4405_p2, operation Mode is: A2*(B:0x0).
DSP Report: register gradient_12_V_load_reg_6737_reg is absorbed into DSP p_Val2_21_11_i_i_fu_4405_p2.
DSP Report: operator p_Val2_21_11_i_i_fu_4405_p2 is absorbed into DSP p_Val2_21_11_i_i_fu_4405_p2.
DSP Report: operator p_Val2_21_11_i_i_fu_4405_p2 is absorbed into DSP p_Val2_21_11_i_i_fu_4405_p2.
DSP Report: Generating DSP p_Val2_21_11_i_i_fu_4405_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register gradient_12_V_load_reg_6737_reg is absorbed into DSP p_Val2_21_11_i_i_fu_4405_p2.
DSP Report: operator p_Val2_21_11_i_i_fu_4405_p2 is absorbed into DSP p_Val2_21_11_i_i_fu_4405_p2.
DSP Report: operator p_Val2_21_11_i_i_fu_4405_p2 is absorbed into DSP p_Val2_21_11_i_i_fu_4405_p2.
DSP Report: Generating DSP p_Val2_21_12_i_i_fu_4414_p2, operation Mode is: A2*(B:0x0).
DSP Report: register gradient_13_V_load_reg_6742_reg is absorbed into DSP p_Val2_21_12_i_i_fu_4414_p2.
DSP Report: operator p_Val2_21_12_i_i_fu_4414_p2 is absorbed into DSP p_Val2_21_12_i_i_fu_4414_p2.
DSP Report: operator p_Val2_21_12_i_i_fu_4414_p2 is absorbed into DSP p_Val2_21_12_i_i_fu_4414_p2.
DSP Report: Generating DSP p_Val2_21_12_i_i_fu_4414_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register gradient_13_V_load_reg_6742_reg is absorbed into DSP p_Val2_21_12_i_i_fu_4414_p2.
DSP Report: operator p_Val2_21_12_i_i_fu_4414_p2 is absorbed into DSP p_Val2_21_12_i_i_fu_4414_p2.
DSP Report: operator p_Val2_21_12_i_i_fu_4414_p2 is absorbed into DSP p_Val2_21_12_i_i_fu_4414_p2.
DSP Report: Generating DSP p_Val2_21_13_i_i_fu_4423_p2, operation Mode is: A2*(B:0x0).
DSP Report: register gradient_14_V_load_reg_6747_reg is absorbed into DSP p_Val2_21_13_i_i_fu_4423_p2.
DSP Report: operator p_Val2_21_13_i_i_fu_4423_p2 is absorbed into DSP p_Val2_21_13_i_i_fu_4423_p2.
DSP Report: operator p_Val2_21_13_i_i_fu_4423_p2 is absorbed into DSP p_Val2_21_13_i_i_fu_4423_p2.
DSP Report: Generating DSP p_Val2_21_13_i_i_fu_4423_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register gradient_14_V_load_reg_6747_reg is absorbed into DSP p_Val2_21_13_i_i_fu_4423_p2.
DSP Report: operator p_Val2_21_13_i_i_fu_4423_p2 is absorbed into DSP p_Val2_21_13_i_i_fu_4423_p2.
DSP Report: operator p_Val2_21_13_i_i_fu_4423_p2 is absorbed into DSP p_Val2_21_13_i_i_fu_4423_p2.
DSP Report: Generating DSP p_Val2_21_14_i_i_fu_4432_p2, operation Mode is: A2*(B:0x0).
DSP Report: register gradient_15_V_load_reg_6752_reg is absorbed into DSP p_Val2_21_14_i_i_fu_4432_p2.
DSP Report: operator p_Val2_21_14_i_i_fu_4432_p2 is absorbed into DSP p_Val2_21_14_i_i_fu_4432_p2.
DSP Report: operator p_Val2_21_14_i_i_fu_4432_p2 is absorbed into DSP p_Val2_21_14_i_i_fu_4432_p2.
DSP Report: Generating DSP p_Val2_21_14_i_i_fu_4432_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register gradient_15_V_load_reg_6752_reg is absorbed into DSP p_Val2_21_14_i_i_fu_4432_p2.
DSP Report: operator p_Val2_21_14_i_i_fu_4432_p2 is absorbed into DSP p_Val2_21_14_i_i_fu_4432_p2.
DSP Report: operator p_Val2_21_14_i_i_fu_4432_p2 is absorbed into DSP p_Val2_21_14_i_i_fu_4432_p2.
DSP Report: Generating DSP p_Val2_21_15_i_i_fu_4441_p2, operation Mode is: A2*(B:0x0).
DSP Report: register gradient_16_V_load_reg_6757_reg is absorbed into DSP p_Val2_21_15_i_i_fu_4441_p2.
DSP Report: operator p_Val2_21_15_i_i_fu_4441_p2 is absorbed into DSP p_Val2_21_15_i_i_fu_4441_p2.
DSP Report: operator p_Val2_21_15_i_i_fu_4441_p2 is absorbed into DSP p_Val2_21_15_i_i_fu_4441_p2.
DSP Report: Generating DSP p_Val2_21_15_i_i_fu_4441_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register gradient_16_V_load_reg_6757_reg is absorbed into DSP p_Val2_21_15_i_i_fu_4441_p2.
DSP Report: operator p_Val2_21_15_i_i_fu_4441_p2 is absorbed into DSP p_Val2_21_15_i_i_fu_4441_p2.
DSP Report: operator p_Val2_21_15_i_i_fu_4441_p2 is absorbed into DSP p_Val2_21_15_i_i_fu_4441_p2.
DSP Report: Generating DSP p_Val2_21_16_i_i_fu_4450_p2, operation Mode is: A2*(B:0x0).
DSP Report: register gradient_17_V_load_reg_6762_reg is absorbed into DSP p_Val2_21_16_i_i_fu_4450_p2.
DSP Report: operator p_Val2_21_16_i_i_fu_4450_p2 is absorbed into DSP p_Val2_21_16_i_i_fu_4450_p2.
DSP Report: operator p_Val2_21_16_i_i_fu_4450_p2 is absorbed into DSP p_Val2_21_16_i_i_fu_4450_p2.
DSP Report: Generating DSP p_Val2_21_16_i_i_fu_4450_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register gradient_17_V_load_reg_6762_reg is absorbed into DSP p_Val2_21_16_i_i_fu_4450_p2.
DSP Report: operator p_Val2_21_16_i_i_fu_4450_p2 is absorbed into DSP p_Val2_21_16_i_i_fu_4450_p2.
DSP Report: operator p_Val2_21_16_i_i_fu_4450_p2 is absorbed into DSP p_Val2_21_16_i_i_fu_4450_p2.
DSP Report: Generating DSP p_Val2_21_17_i_i_fu_4459_p2, operation Mode is: A2*(B:0x0).
DSP Report: register gradient_18_V_load_reg_6767_reg is absorbed into DSP p_Val2_21_17_i_i_fu_4459_p2.
DSP Report: operator p_Val2_21_17_i_i_fu_4459_p2 is absorbed into DSP p_Val2_21_17_i_i_fu_4459_p2.
DSP Report: operator p_Val2_21_17_i_i_fu_4459_p2 is absorbed into DSP p_Val2_21_17_i_i_fu_4459_p2.
DSP Report: Generating DSP p_Val2_21_17_i_i_fu_4459_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register gradient_18_V_load_reg_6767_reg is absorbed into DSP p_Val2_21_17_i_i_fu_4459_p2.
DSP Report: operator p_Val2_21_17_i_i_fu_4459_p2 is absorbed into DSP p_Val2_21_17_i_i_fu_4459_p2.
DSP Report: operator p_Val2_21_17_i_i_fu_4459_p2 is absorbed into DSP p_Val2_21_17_i_i_fu_4459_p2.
DSP Report: Generating DSP p_Val2_21_18_i_i_fu_4468_p2, operation Mode is: A2*(B:0x0).
DSP Report: register gradient_19_V_load_reg_6772_reg is absorbed into DSP p_Val2_21_18_i_i_fu_4468_p2.
DSP Report: operator p_Val2_21_18_i_i_fu_4468_p2 is absorbed into DSP p_Val2_21_18_i_i_fu_4468_p2.
DSP Report: operator p_Val2_21_18_i_i_fu_4468_p2 is absorbed into DSP p_Val2_21_18_i_i_fu_4468_p2.
DSP Report: Generating DSP p_Val2_21_18_i_i_fu_4468_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register gradient_19_V_load_reg_6772_reg is absorbed into DSP p_Val2_21_18_i_i_fu_4468_p2.
DSP Report: operator p_Val2_21_18_i_i_fu_4468_p2 is absorbed into DSP p_Val2_21_18_i_i_fu_4468_p2.
DSP Report: operator p_Val2_21_18_i_i_fu_4468_p2 is absorbed into DSP p_Val2_21_18_i_i_fu_4468_p2.
DSP Report: Generating DSP p_Val2_21_19_i_i_fu_4477_p2, operation Mode is: A2*(B:0x0).
DSP Report: register gradient_20_V_load_reg_6777_reg is absorbed into DSP p_Val2_21_19_i_i_fu_4477_p2.
DSP Report: operator p_Val2_21_19_i_i_fu_4477_p2 is absorbed into DSP p_Val2_21_19_i_i_fu_4477_p2.
DSP Report: operator p_Val2_21_19_i_i_fu_4477_p2 is absorbed into DSP p_Val2_21_19_i_i_fu_4477_p2.
DSP Report: Generating DSP p_Val2_21_19_i_i_fu_4477_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register gradient_20_V_load_reg_6777_reg is absorbed into DSP p_Val2_21_19_i_i_fu_4477_p2.
DSP Report: operator p_Val2_21_19_i_i_fu_4477_p2 is absorbed into DSP p_Val2_21_19_i_i_fu_4477_p2.
DSP Report: operator p_Val2_21_19_i_i_fu_4477_p2 is absorbed into DSP p_Val2_21_19_i_i_fu_4477_p2.
DSP Report: Generating DSP p_Val2_21_20_i_i_fu_4486_p2, operation Mode is: A2*(B:0x0).
DSP Report: register gradient_21_V_load_reg_6782_reg is absorbed into DSP p_Val2_21_20_i_i_fu_4486_p2.
DSP Report: operator p_Val2_21_20_i_i_fu_4486_p2 is absorbed into DSP p_Val2_21_20_i_i_fu_4486_p2.
DSP Report: operator p_Val2_21_20_i_i_fu_4486_p2 is absorbed into DSP p_Val2_21_20_i_i_fu_4486_p2.
DSP Report: Generating DSP p_Val2_21_20_i_i_fu_4486_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register gradient_21_V_load_reg_6782_reg is absorbed into DSP p_Val2_21_20_i_i_fu_4486_p2.
DSP Report: operator p_Val2_21_20_i_i_fu_4486_p2 is absorbed into DSP p_Val2_21_20_i_i_fu_4486_p2.
DSP Report: operator p_Val2_21_20_i_i_fu_4486_p2 is absorbed into DSP p_Val2_21_20_i_i_fu_4486_p2.
DSP Report: Generating DSP p_Val2_21_21_i_i_fu_4495_p2, operation Mode is: A2*(B:0x0).
DSP Report: register gradient_22_V_load_reg_6787_reg is absorbed into DSP p_Val2_21_21_i_i_fu_4495_p2.
DSP Report: operator p_Val2_21_21_i_i_fu_4495_p2 is absorbed into DSP p_Val2_21_21_i_i_fu_4495_p2.
DSP Report: operator p_Val2_21_21_i_i_fu_4495_p2 is absorbed into DSP p_Val2_21_21_i_i_fu_4495_p2.
DSP Report: Generating DSP p_Val2_21_21_i_i_fu_4495_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register gradient_22_V_load_reg_6787_reg is absorbed into DSP p_Val2_21_21_i_i_fu_4495_p2.
DSP Report: operator p_Val2_21_21_i_i_fu_4495_p2 is absorbed into DSP p_Val2_21_21_i_i_fu_4495_p2.
DSP Report: operator p_Val2_21_21_i_i_fu_4495_p2 is absorbed into DSP p_Val2_21_21_i_i_fu_4495_p2.
DSP Report: Generating DSP p_Val2_21_22_i_i_fu_4504_p2, operation Mode is: A2*(B:0x0).
DSP Report: register gradient_23_V_load_reg_6792_reg is absorbed into DSP p_Val2_21_22_i_i_fu_4504_p2.
DSP Report: operator p_Val2_21_22_i_i_fu_4504_p2 is absorbed into DSP p_Val2_21_22_i_i_fu_4504_p2.
DSP Report: operator p_Val2_21_22_i_i_fu_4504_p2 is absorbed into DSP p_Val2_21_22_i_i_fu_4504_p2.
DSP Report: Generating DSP p_Val2_21_22_i_i_fu_4504_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register gradient_23_V_load_reg_6792_reg is absorbed into DSP p_Val2_21_22_i_i_fu_4504_p2.
DSP Report: operator p_Val2_21_22_i_i_fu_4504_p2 is absorbed into DSP p_Val2_21_22_i_i_fu_4504_p2.
DSP Report: operator p_Val2_21_22_i_i_fu_4504_p2 is absorbed into DSP p_Val2_21_22_i_i_fu_4504_p2.
DSP Report: Generating DSP p_Val2_21_23_i_i_fu_4513_p2, operation Mode is: A2*(B:0x0).
DSP Report: register gradient_24_V_load_reg_6797_reg is absorbed into DSP p_Val2_21_23_i_i_fu_4513_p2.
DSP Report: operator p_Val2_21_23_i_i_fu_4513_p2 is absorbed into DSP p_Val2_21_23_i_i_fu_4513_p2.
DSP Report: operator p_Val2_21_23_i_i_fu_4513_p2 is absorbed into DSP p_Val2_21_23_i_i_fu_4513_p2.
DSP Report: Generating DSP p_Val2_21_23_i_i_fu_4513_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register gradient_24_V_load_reg_6797_reg is absorbed into DSP p_Val2_21_23_i_i_fu_4513_p2.
DSP Report: operator p_Val2_21_23_i_i_fu_4513_p2 is absorbed into DSP p_Val2_21_23_i_i_fu_4513_p2.
DSP Report: operator p_Val2_21_23_i_i_fu_4513_p2 is absorbed into DSP p_Val2_21_23_i_i_fu_4513_p2.
DSP Report: Generating DSP p_Val2_21_24_i_i_fu_4522_p2, operation Mode is: A2*(B:0x0).
DSP Report: register gradient_25_V_load_reg_6802_reg is absorbed into DSP p_Val2_21_24_i_i_fu_4522_p2.
DSP Report: operator p_Val2_21_24_i_i_fu_4522_p2 is absorbed into DSP p_Val2_21_24_i_i_fu_4522_p2.
DSP Report: operator p_Val2_21_24_i_i_fu_4522_p2 is absorbed into DSP p_Val2_21_24_i_i_fu_4522_p2.
DSP Report: Generating DSP p_Val2_21_24_i_i_fu_4522_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register gradient_25_V_load_reg_6802_reg is absorbed into DSP p_Val2_21_24_i_i_fu_4522_p2.
DSP Report: operator p_Val2_21_24_i_i_fu_4522_p2 is absorbed into DSP p_Val2_21_24_i_i_fu_4522_p2.
DSP Report: operator p_Val2_21_24_i_i_fu_4522_p2 is absorbed into DSP p_Val2_21_24_i_i_fu_4522_p2.
DSP Report: Generating DSP p_Val2_21_25_i_i_fu_4531_p2, operation Mode is: A2*(B:0x0).
DSP Report: register gradient_26_V_load_reg_6807_reg is absorbed into DSP p_Val2_21_25_i_i_fu_4531_p2.
DSP Report: operator p_Val2_21_25_i_i_fu_4531_p2 is absorbed into DSP p_Val2_21_25_i_i_fu_4531_p2.
DSP Report: operator p_Val2_21_25_i_i_fu_4531_p2 is absorbed into DSP p_Val2_21_25_i_i_fu_4531_p2.
DSP Report: Generating DSP p_Val2_21_25_i_i_fu_4531_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register gradient_26_V_load_reg_6807_reg is absorbed into DSP p_Val2_21_25_i_i_fu_4531_p2.
DSP Report: operator p_Val2_21_25_i_i_fu_4531_p2 is absorbed into DSP p_Val2_21_25_i_i_fu_4531_p2.
DSP Report: operator p_Val2_21_25_i_i_fu_4531_p2 is absorbed into DSP p_Val2_21_25_i_i_fu_4531_p2.
DSP Report: Generating DSP p_Val2_21_26_i_i_fu_4540_p2, operation Mode is: A2*(B:0x0).
DSP Report: register gradient_27_V_load_reg_6812_reg is absorbed into DSP p_Val2_21_26_i_i_fu_4540_p2.
DSP Report: operator p_Val2_21_26_i_i_fu_4540_p2 is absorbed into DSP p_Val2_21_26_i_i_fu_4540_p2.
DSP Report: operator p_Val2_21_26_i_i_fu_4540_p2 is absorbed into DSP p_Val2_21_26_i_i_fu_4540_p2.
DSP Report: Generating DSP p_Val2_21_26_i_i_fu_4540_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register gradient_27_V_load_reg_6812_reg is absorbed into DSP p_Val2_21_26_i_i_fu_4540_p2.
DSP Report: operator p_Val2_21_26_i_i_fu_4540_p2 is absorbed into DSP p_Val2_21_26_i_i_fu_4540_p2.
DSP Report: operator p_Val2_21_26_i_i_fu_4540_p2 is absorbed into DSP p_Val2_21_26_i_i_fu_4540_p2.
DSP Report: Generating DSP p_Val2_21_27_i_i_fu_4549_p2, operation Mode is: A2*(B:0x0).
DSP Report: register gradient_28_V_load_reg_6817_reg is absorbed into DSP p_Val2_21_27_i_i_fu_4549_p2.
DSP Report: operator p_Val2_21_27_i_i_fu_4549_p2 is absorbed into DSP p_Val2_21_27_i_i_fu_4549_p2.
DSP Report: operator p_Val2_21_27_i_i_fu_4549_p2 is absorbed into DSP p_Val2_21_27_i_i_fu_4549_p2.
DSP Report: Generating DSP p_Val2_21_27_i_i_fu_4549_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register gradient_28_V_load_reg_6817_reg is absorbed into DSP p_Val2_21_27_i_i_fu_4549_p2.
DSP Report: operator p_Val2_21_27_i_i_fu_4549_p2 is absorbed into DSP p_Val2_21_27_i_i_fu_4549_p2.
DSP Report: operator p_Val2_21_27_i_i_fu_4549_p2 is absorbed into DSP p_Val2_21_27_i_i_fu_4549_p2.
DSP Report: Generating DSP p_Val2_21_28_i_i_fu_4558_p2, operation Mode is: A2*(B:0x0).
DSP Report: register gradient_29_V_load_reg_6822_reg is absorbed into DSP p_Val2_21_28_i_i_fu_4558_p2.
DSP Report: operator p_Val2_21_28_i_i_fu_4558_p2 is absorbed into DSP p_Val2_21_28_i_i_fu_4558_p2.
DSP Report: operator p_Val2_21_28_i_i_fu_4558_p2 is absorbed into DSP p_Val2_21_28_i_i_fu_4558_p2.
DSP Report: Generating DSP p_Val2_21_28_i_i_fu_4558_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register gradient_29_V_load_reg_6822_reg is absorbed into DSP p_Val2_21_28_i_i_fu_4558_p2.
DSP Report: operator p_Val2_21_28_i_i_fu_4558_p2 is absorbed into DSP p_Val2_21_28_i_i_fu_4558_p2.
DSP Report: operator p_Val2_21_28_i_i_fu_4558_p2 is absorbed into DSP p_Val2_21_28_i_i_fu_4558_p2.
DSP Report: Generating DSP p_Val2_21_29_i_i_fu_4567_p2, operation Mode is: A2*(B:0x0).
DSP Report: register gradient_30_V_load_reg_6827_reg is absorbed into DSP p_Val2_21_29_i_i_fu_4567_p2.
DSP Report: operator p_Val2_21_29_i_i_fu_4567_p2 is absorbed into DSP p_Val2_21_29_i_i_fu_4567_p2.
DSP Report: operator p_Val2_21_29_i_i_fu_4567_p2 is absorbed into DSP p_Val2_21_29_i_i_fu_4567_p2.
DSP Report: Generating DSP p_Val2_21_29_i_i_fu_4567_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register gradient_30_V_load_reg_6827_reg is absorbed into DSP p_Val2_21_29_i_i_fu_4567_p2.
DSP Report: operator p_Val2_21_29_i_i_fu_4567_p2 is absorbed into DSP p_Val2_21_29_i_i_fu_4567_p2.
DSP Report: operator p_Val2_21_29_i_i_fu_4567_p2 is absorbed into DSP p_Val2_21_29_i_i_fu_4567_p2.
DSP Report: Generating DSP p_Val2_21_30_i_i_fu_4576_p2, operation Mode is: A2*(B:0x0).
DSP Report: register gradient_31_V_load_reg_6832_reg is absorbed into DSP p_Val2_21_30_i_i_fu_4576_p2.
DSP Report: operator p_Val2_21_30_i_i_fu_4576_p2 is absorbed into DSP p_Val2_21_30_i_i_fu_4576_p2.
DSP Report: operator p_Val2_21_30_i_i_fu_4576_p2 is absorbed into DSP p_Val2_21_30_i_i_fu_4576_p2.
DSP Report: Generating DSP p_Val2_21_30_i_i_fu_4576_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register gradient_31_V_load_reg_6832_reg is absorbed into DSP p_Val2_21_30_i_i_fu_4576_p2.
DSP Report: operator p_Val2_21_30_i_i_fu_4576_p2 is absorbed into DSP p_Val2_21_30_i_i_fu_4576_p2.
DSP Report: operator p_Val2_21_30_i_i_fu_4576_p2 is absorbed into DSP p_Val2_21_30_i_i_fu_4576_p2.
DSP Report: Generating DSP p_Val2_7_1_i_i_fu_2732_p2, operation Mode is: A2*B2.
DSP Report: register reg_2421_reg is absorbed into DSP p_Val2_7_1_i_i_fu_2732_p2.
DSP Report: register A is absorbed into DSP p_Val2_7_1_i_i_fu_2732_p2.
DSP Report: operator p_Val2_7_1_i_i_fu_2732_p2 is absorbed into DSP p_Val2_7_1_i_i_fu_2732_p2.
DSP Report: operator p_Val2_7_1_i_i_fu_2732_p2 is absorbed into DSP p_Val2_7_1_i_i_fu_2732_p2.
DSP Report: Generating DSP p_Val2_7_1_i_i_fu_2732_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register reg_2421_reg is absorbed into DSP p_Val2_7_1_i_i_fu_2732_p2.
DSP Report: operator p_Val2_7_1_i_i_fu_2732_p2 is absorbed into DSP p_Val2_7_1_i_i_fu_2732_p2.
DSP Report: operator p_Val2_7_1_i_i_fu_2732_p2 is absorbed into DSP p_Val2_7_1_i_i_fu_2732_p2.
DSP Report: Generating DSP p_Val2_7_3_i_i_fu_2778_p2, operation Mode is: A2*B2.
DSP Report: register reg_2429_reg is absorbed into DSP p_Val2_7_3_i_i_fu_2778_p2.
DSP Report: register A is absorbed into DSP p_Val2_7_3_i_i_fu_2778_p2.
DSP Report: operator p_Val2_7_3_i_i_fu_2778_p2 is absorbed into DSP p_Val2_7_3_i_i_fu_2778_p2.
DSP Report: operator p_Val2_7_3_i_i_fu_2778_p2 is absorbed into DSP p_Val2_7_3_i_i_fu_2778_p2.
DSP Report: Generating DSP p_Val2_7_3_i_i_fu_2778_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register reg_2429_reg is absorbed into DSP p_Val2_7_3_i_i_fu_2778_p2.
DSP Report: operator p_Val2_7_3_i_i_fu_2778_p2 is absorbed into DSP p_Val2_7_3_i_i_fu_2778_p2.
DSP Report: operator p_Val2_7_3_i_i_fu_2778_p2 is absorbed into DSP p_Val2_7_3_i_i_fu_2778_p2.
DSP Report: Generating DSP p_Val2_7_i_i_fu_2709_p2, operation Mode is: A2*B2.
DSP Report: register reg_2417_reg is absorbed into DSP p_Val2_7_i_i_fu_2709_p2.
DSP Report: register A is absorbed into DSP p_Val2_7_i_i_fu_2709_p2.
DSP Report: operator p_Val2_7_i_i_fu_2709_p2 is absorbed into DSP p_Val2_7_i_i_fu_2709_p2.
DSP Report: operator p_Val2_7_i_i_fu_2709_p2 is absorbed into DSP p_Val2_7_i_i_fu_2709_p2.
DSP Report: Generating DSP p_Val2_7_i_i_fu_2709_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register reg_2417_reg is absorbed into DSP p_Val2_7_i_i_fu_2709_p2.
DSP Report: operator p_Val2_7_i_i_fu_2709_p2 is absorbed into DSP p_Val2_7_i_i_fu_2709_p2.
DSP Report: operator p_Val2_7_i_i_fu_2709_p2 is absorbed into DSP p_Val2_7_i_i_fu_2709_p2.
DSP Report: Generating DSP p_Val2_7_5_i_i_fu_2824_p2, operation Mode is: A2*B2.
DSP Report: register reg_2437_reg is absorbed into DSP p_Val2_7_5_i_i_fu_2824_p2.
DSP Report: register A is absorbed into DSP p_Val2_7_5_i_i_fu_2824_p2.
DSP Report: operator p_Val2_7_5_i_i_fu_2824_p2 is absorbed into DSP p_Val2_7_5_i_i_fu_2824_p2.
DSP Report: operator p_Val2_7_5_i_i_fu_2824_p2 is absorbed into DSP p_Val2_7_5_i_i_fu_2824_p2.
DSP Report: Generating DSP p_Val2_7_5_i_i_fu_2824_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register reg_2437_reg is absorbed into DSP p_Val2_7_5_i_i_fu_2824_p2.
DSP Report: operator p_Val2_7_5_i_i_fu_2824_p2 is absorbed into DSP p_Val2_7_5_i_i_fu_2824_p2.
DSP Report: operator p_Val2_7_5_i_i_fu_2824_p2 is absorbed into DSP p_Val2_7_5_i_i_fu_2824_p2.
DSP Report: Generating DSP p_Val2_7_7_i_i_fu_2870_p2, operation Mode is: A2*B2.
DSP Report: register reg_2445_reg is absorbed into DSP p_Val2_7_7_i_i_fu_2870_p2.
DSP Report: register A is absorbed into DSP p_Val2_7_7_i_i_fu_2870_p2.
DSP Report: operator p_Val2_7_7_i_i_fu_2870_p2 is absorbed into DSP p_Val2_7_7_i_i_fu_2870_p2.
DSP Report: operator p_Val2_7_7_i_i_fu_2870_p2 is absorbed into DSP p_Val2_7_7_i_i_fu_2870_p2.
DSP Report: Generating DSP p_Val2_7_7_i_i_fu_2870_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register reg_2445_reg is absorbed into DSP p_Val2_7_7_i_i_fu_2870_p2.
DSP Report: operator p_Val2_7_7_i_i_fu_2870_p2 is absorbed into DSP p_Val2_7_7_i_i_fu_2870_p2.
DSP Report: operator p_Val2_7_7_i_i_fu_2870_p2 is absorbed into DSP p_Val2_7_7_i_i_fu_2870_p2.
DSP Report: Generating DSP p_Val2_7_4_i_i_fu_2801_p2, operation Mode is: A2*B2.
DSP Report: register reg_2433_reg is absorbed into DSP p_Val2_7_4_i_i_fu_2801_p2.
DSP Report: register A is absorbed into DSP p_Val2_7_4_i_i_fu_2801_p2.
DSP Report: operator p_Val2_7_4_i_i_fu_2801_p2 is absorbed into DSP p_Val2_7_4_i_i_fu_2801_p2.
DSP Report: operator p_Val2_7_4_i_i_fu_2801_p2 is absorbed into DSP p_Val2_7_4_i_i_fu_2801_p2.
DSP Report: Generating DSP p_Val2_7_4_i_i_fu_2801_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register reg_2433_reg is absorbed into DSP p_Val2_7_4_i_i_fu_2801_p2.
DSP Report: operator p_Val2_7_4_i_i_fu_2801_p2 is absorbed into DSP p_Val2_7_4_i_i_fu_2801_p2.
DSP Report: operator p_Val2_7_4_i_i_fu_2801_p2 is absorbed into DSP p_Val2_7_4_i_i_fu_2801_p2.
DSP Report: Generating DSP p_Val2_7_2_i_i_fu_2755_p2, operation Mode is: A2*B2.
DSP Report: register reg_2425_reg is absorbed into DSP p_Val2_7_2_i_i_fu_2755_p2.
DSP Report: register A is absorbed into DSP p_Val2_7_2_i_i_fu_2755_p2.
DSP Report: operator p_Val2_7_2_i_i_fu_2755_p2 is absorbed into DSP p_Val2_7_2_i_i_fu_2755_p2.
DSP Report: operator p_Val2_7_2_i_i_fu_2755_p2 is absorbed into DSP p_Val2_7_2_i_i_fu_2755_p2.
DSP Report: Generating DSP p_Val2_7_2_i_i_fu_2755_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register reg_2425_reg is absorbed into DSP p_Val2_7_2_i_i_fu_2755_p2.
DSP Report: operator p_Val2_7_2_i_i_fu_2755_p2 is absorbed into DSP p_Val2_7_2_i_i_fu_2755_p2.
DSP Report: operator p_Val2_7_2_i_i_fu_2755_p2 is absorbed into DSP p_Val2_7_2_i_i_fu_2755_p2.
DSP Report: Generating DSP p_Val2_7_9_i_i_fu_2916_p2, operation Mode is: A2*B2.
DSP Report: register reg_2453_reg is absorbed into DSP p_Val2_7_9_i_i_fu_2916_p2.
DSP Report: register A is absorbed into DSP p_Val2_7_9_i_i_fu_2916_p2.
DSP Report: operator p_Val2_7_9_i_i_fu_2916_p2 is absorbed into DSP p_Val2_7_9_i_i_fu_2916_p2.
DSP Report: operator p_Val2_7_9_i_i_fu_2916_p2 is absorbed into DSP p_Val2_7_9_i_i_fu_2916_p2.
DSP Report: Generating DSP p_Val2_7_9_i_i_fu_2916_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register reg_2453_reg is absorbed into DSP p_Val2_7_9_i_i_fu_2916_p2.
DSP Report: operator p_Val2_7_9_i_i_fu_2916_p2 is absorbed into DSP p_Val2_7_9_i_i_fu_2916_p2.
DSP Report: operator p_Val2_7_9_i_i_fu_2916_p2 is absorbed into DSP p_Val2_7_9_i_i_fu_2916_p2.
DSP Report: Generating DSP p_Val2_7_10_i_i_fu_2962_p2, operation Mode is: A2*B2.
DSP Report: register reg_2461_reg is absorbed into DSP p_Val2_7_10_i_i_fu_2962_p2.
DSP Report: register A is absorbed into DSP p_Val2_7_10_i_i_fu_2962_p2.
DSP Report: operator p_Val2_7_10_i_i_fu_2962_p2 is absorbed into DSP p_Val2_7_10_i_i_fu_2962_p2.
DSP Report: operator p_Val2_7_10_i_i_fu_2962_p2 is absorbed into DSP p_Val2_7_10_i_i_fu_2962_p2.
DSP Report: Generating DSP p_Val2_7_10_i_i_fu_2962_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register reg_2461_reg is absorbed into DSP p_Val2_7_10_i_i_fu_2962_p2.
DSP Report: operator p_Val2_7_10_i_i_fu_2962_p2 is absorbed into DSP p_Val2_7_10_i_i_fu_2962_p2.
DSP Report: operator p_Val2_7_10_i_i_fu_2962_p2 is absorbed into DSP p_Val2_7_10_i_i_fu_2962_p2.
DSP Report: Generating DSP p_Val2_7_8_i_i_fu_2893_p2, operation Mode is: A2*B2.
DSP Report: register reg_2449_reg is absorbed into DSP p_Val2_7_8_i_i_fu_2893_p2.
DSP Report: register A is absorbed into DSP p_Val2_7_8_i_i_fu_2893_p2.
DSP Report: operator p_Val2_7_8_i_i_fu_2893_p2 is absorbed into DSP p_Val2_7_8_i_i_fu_2893_p2.
DSP Report: operator p_Val2_7_8_i_i_fu_2893_p2 is absorbed into DSP p_Val2_7_8_i_i_fu_2893_p2.
DSP Report: Generating DSP p_Val2_7_8_i_i_fu_2893_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register reg_2449_reg is absorbed into DSP p_Val2_7_8_i_i_fu_2893_p2.
DSP Report: operator p_Val2_7_8_i_i_fu_2893_p2 is absorbed into DSP p_Val2_7_8_i_i_fu_2893_p2.
DSP Report: operator p_Val2_7_8_i_i_fu_2893_p2 is absorbed into DSP p_Val2_7_8_i_i_fu_2893_p2.
DSP Report: Generating DSP p_Val2_7_12_i_i_fu_3008_p2, operation Mode is: A2*B2.
DSP Report: register reg_2469_reg is absorbed into DSP p_Val2_7_12_i_i_fu_3008_p2.
DSP Report: register A is absorbed into DSP p_Val2_7_12_i_i_fu_3008_p2.
DSP Report: operator p_Val2_7_12_i_i_fu_3008_p2 is absorbed into DSP p_Val2_7_12_i_i_fu_3008_p2.
DSP Report: operator p_Val2_7_12_i_i_fu_3008_p2 is absorbed into DSP p_Val2_7_12_i_i_fu_3008_p2.
DSP Report: Generating DSP p_Val2_7_12_i_i_fu_3008_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register reg_2469_reg is absorbed into DSP p_Val2_7_12_i_i_fu_3008_p2.
DSP Report: operator p_Val2_7_12_i_i_fu_3008_p2 is absorbed into DSP p_Val2_7_12_i_i_fu_3008_p2.
DSP Report: operator p_Val2_7_12_i_i_fu_3008_p2 is absorbed into DSP p_Val2_7_12_i_i_fu_3008_p2.
DSP Report: Generating DSP p_Val2_7_14_i_i_fu_3054_p2, operation Mode is: A2*B2.
DSP Report: register reg_2477_reg is absorbed into DSP p_Val2_7_14_i_i_fu_3054_p2.
DSP Report: register A is absorbed into DSP p_Val2_7_14_i_i_fu_3054_p2.
DSP Report: operator p_Val2_7_14_i_i_fu_3054_p2 is absorbed into DSP p_Val2_7_14_i_i_fu_3054_p2.
DSP Report: operator p_Val2_7_14_i_i_fu_3054_p2 is absorbed into DSP p_Val2_7_14_i_i_fu_3054_p2.
DSP Report: Generating DSP p_Val2_7_14_i_i_fu_3054_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register reg_2477_reg is absorbed into DSP p_Val2_7_14_i_i_fu_3054_p2.
DSP Report: operator p_Val2_7_14_i_i_fu_3054_p2 is absorbed into DSP p_Val2_7_14_i_i_fu_3054_p2.
DSP Report: operator p_Val2_7_14_i_i_fu_3054_p2 is absorbed into DSP p_Val2_7_14_i_i_fu_3054_p2.
DSP Report: Generating DSP p_Val2_7_11_i_i_fu_2985_p2, operation Mode is: A2*B2.
DSP Report: register reg_2465_reg is absorbed into DSP p_Val2_7_11_i_i_fu_2985_p2.
DSP Report: register A is absorbed into DSP p_Val2_7_11_i_i_fu_2985_p2.
DSP Report: operator p_Val2_7_11_i_i_fu_2985_p2 is absorbed into DSP p_Val2_7_11_i_i_fu_2985_p2.
DSP Report: operator p_Val2_7_11_i_i_fu_2985_p2 is absorbed into DSP p_Val2_7_11_i_i_fu_2985_p2.
DSP Report: Generating DSP p_Val2_7_11_i_i_fu_2985_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register reg_2465_reg is absorbed into DSP p_Val2_7_11_i_i_fu_2985_p2.
DSP Report: operator p_Val2_7_11_i_i_fu_2985_p2 is absorbed into DSP p_Val2_7_11_i_i_fu_2985_p2.
DSP Report: operator p_Val2_7_11_i_i_fu_2985_p2 is absorbed into DSP p_Val2_7_11_i_i_fu_2985_p2.
DSP Report: Generating DSP p_Val2_7_i_i_32_fu_2939_p2, operation Mode is: A2*B2.
DSP Report: register reg_2457_reg is absorbed into DSP p_Val2_7_i_i_32_fu_2939_p2.
DSP Report: register A is absorbed into DSP p_Val2_7_i_i_32_fu_2939_p2.
DSP Report: operator p_Val2_7_i_i_32_fu_2939_p2 is absorbed into DSP p_Val2_7_i_i_32_fu_2939_p2.
DSP Report: operator p_Val2_7_i_i_32_fu_2939_p2 is absorbed into DSP p_Val2_7_i_i_32_fu_2939_p2.
DSP Report: Generating DSP p_Val2_7_i_i_32_fu_2939_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register reg_2457_reg is absorbed into DSP p_Val2_7_i_i_32_fu_2939_p2.
DSP Report: operator p_Val2_7_i_i_32_fu_2939_p2 is absorbed into DSP p_Val2_7_i_i_32_fu_2939_p2.
DSP Report: operator p_Val2_7_i_i_32_fu_2939_p2 is absorbed into DSP p_Val2_7_i_i_32_fu_2939_p2.
DSP Report: Generating DSP p_Val2_7_6_i_i_fu_2847_p2, operation Mode is: A2*B2.
DSP Report: register reg_2441_reg is absorbed into DSP p_Val2_7_6_i_i_fu_2847_p2.
DSP Report: register A is absorbed into DSP p_Val2_7_6_i_i_fu_2847_p2.
DSP Report: operator p_Val2_7_6_i_i_fu_2847_p2 is absorbed into DSP p_Val2_7_6_i_i_fu_2847_p2.
DSP Report: operator p_Val2_7_6_i_i_fu_2847_p2 is absorbed into DSP p_Val2_7_6_i_i_fu_2847_p2.
DSP Report: Generating DSP p_Val2_7_6_i_i_fu_2847_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register reg_2441_reg is absorbed into DSP p_Val2_7_6_i_i_fu_2847_p2.
DSP Report: operator p_Val2_7_6_i_i_fu_2847_p2 is absorbed into DSP p_Val2_7_6_i_i_fu_2847_p2.
DSP Report: operator p_Val2_7_6_i_i_fu_2847_p2 is absorbed into DSP p_Val2_7_6_i_i_fu_2847_p2.
DSP Report: Generating DSP p_Val2_7_13_i_i_fu_3031_p2, operation Mode is: A2*B2.
DSP Report: register reg_2473_reg is absorbed into DSP p_Val2_7_13_i_i_fu_3031_p2.
DSP Report: register A is absorbed into DSP p_Val2_7_13_i_i_fu_3031_p2.
DSP Report: operator p_Val2_7_13_i_i_fu_3031_p2 is absorbed into DSP p_Val2_7_13_i_i_fu_3031_p2.
DSP Report: operator p_Val2_7_13_i_i_fu_3031_p2 is absorbed into DSP p_Val2_7_13_i_i_fu_3031_p2.
DSP Report: Generating DSP p_Val2_7_13_i_i_fu_3031_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register reg_2473_reg is absorbed into DSP p_Val2_7_13_i_i_fu_3031_p2.
DSP Report: operator p_Val2_7_13_i_i_fu_3031_p2 is absorbed into DSP p_Val2_7_13_i_i_fu_3031_p2.
DSP Report: operator p_Val2_7_13_i_i_fu_3031_p2 is absorbed into DSP p_Val2_7_13_i_i_fu_3031_p2.
DSP Report: Generating DSP p_Val2_7_16_i_i_fu_3100_p2, operation Mode is: A2*B2.
DSP Report: register reg_2485_reg is absorbed into DSP p_Val2_7_16_i_i_fu_3100_p2.
DSP Report: register A is absorbed into DSP p_Val2_7_16_i_i_fu_3100_p2.
DSP Report: operator p_Val2_7_16_i_i_fu_3100_p2 is absorbed into DSP p_Val2_7_16_i_i_fu_3100_p2.
DSP Report: operator p_Val2_7_16_i_i_fu_3100_p2 is absorbed into DSP p_Val2_7_16_i_i_fu_3100_p2.
DSP Report: Generating DSP p_Val2_7_16_i_i_fu_3100_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register reg_2485_reg is absorbed into DSP p_Val2_7_16_i_i_fu_3100_p2.
DSP Report: operator p_Val2_7_16_i_i_fu_3100_p2 is absorbed into DSP p_Val2_7_16_i_i_fu_3100_p2.
DSP Report: operator p_Val2_7_16_i_i_fu_3100_p2 is absorbed into DSP p_Val2_7_16_i_i_fu_3100_p2.
DSP Report: Generating DSP p_Val2_7_18_i_i_fu_3146_p2, operation Mode is: A2*B2.
DSP Report: register reg_2493_reg is absorbed into DSP p_Val2_7_18_i_i_fu_3146_p2.
DSP Report: register A is absorbed into DSP p_Val2_7_18_i_i_fu_3146_p2.
DSP Report: operator p_Val2_7_18_i_i_fu_3146_p2 is absorbed into DSP p_Val2_7_18_i_i_fu_3146_p2.
DSP Report: operator p_Val2_7_18_i_i_fu_3146_p2 is absorbed into DSP p_Val2_7_18_i_i_fu_3146_p2.
DSP Report: Generating DSP p_Val2_7_18_i_i_fu_3146_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register reg_2493_reg is absorbed into DSP p_Val2_7_18_i_i_fu_3146_p2.
DSP Report: operator p_Val2_7_18_i_i_fu_3146_p2 is absorbed into DSP p_Val2_7_18_i_i_fu_3146_p2.
DSP Report: operator p_Val2_7_18_i_i_fu_3146_p2 is absorbed into DSP p_Val2_7_18_i_i_fu_3146_p2.
DSP Report: Generating DSP p_Val2_7_15_i_i_fu_3077_p2, operation Mode is: A2*B2.
DSP Report: register reg_2481_reg is absorbed into DSP p_Val2_7_15_i_i_fu_3077_p2.
DSP Report: register A is absorbed into DSP p_Val2_7_15_i_i_fu_3077_p2.
DSP Report: operator p_Val2_7_15_i_i_fu_3077_p2 is absorbed into DSP p_Val2_7_15_i_i_fu_3077_p2.
DSP Report: operator p_Val2_7_15_i_i_fu_3077_p2 is absorbed into DSP p_Val2_7_15_i_i_fu_3077_p2.
DSP Report: Generating DSP p_Val2_7_15_i_i_fu_3077_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register reg_2481_reg is absorbed into DSP p_Val2_7_15_i_i_fu_3077_p2.
DSP Report: operator p_Val2_7_15_i_i_fu_3077_p2 is absorbed into DSP p_Val2_7_15_i_i_fu_3077_p2.
DSP Report: operator p_Val2_7_15_i_i_fu_3077_p2 is absorbed into DSP p_Val2_7_15_i_i_fu_3077_p2.
DSP Report: Generating DSP p_Val2_7_20_i_i_fu_3192_p2, operation Mode is: A2*B2.
DSP Report: register reg_2501_reg is absorbed into DSP p_Val2_7_20_i_i_fu_3192_p2.
DSP Report: register A is absorbed into DSP p_Val2_7_20_i_i_fu_3192_p2.
DSP Report: operator p_Val2_7_20_i_i_fu_3192_p2 is absorbed into DSP p_Val2_7_20_i_i_fu_3192_p2.
DSP Report: operator p_Val2_7_20_i_i_fu_3192_p2 is absorbed into DSP p_Val2_7_20_i_i_fu_3192_p2.
DSP Report: Generating DSP p_Val2_7_20_i_i_fu_3192_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register reg_2501_reg is absorbed into DSP p_Val2_7_20_i_i_fu_3192_p2.
DSP Report: operator p_Val2_7_20_i_i_fu_3192_p2 is absorbed into DSP p_Val2_7_20_i_i_fu_3192_p2.
DSP Report: operator p_Val2_7_20_i_i_fu_3192_p2 is absorbed into DSP p_Val2_7_20_i_i_fu_3192_p2.
DSP Report: Generating DSP p_Val2_7_22_i_i_fu_3238_p2, operation Mode is: A2*B2.
DSP Report: register reg_2509_reg is absorbed into DSP p_Val2_7_22_i_i_fu_3238_p2.
DSP Report: register A is absorbed into DSP p_Val2_7_22_i_i_fu_3238_p2.
DSP Report: operator p_Val2_7_22_i_i_fu_3238_p2 is absorbed into DSP p_Val2_7_22_i_i_fu_3238_p2.
DSP Report: operator p_Val2_7_22_i_i_fu_3238_p2 is absorbed into DSP p_Val2_7_22_i_i_fu_3238_p2.
DSP Report: Generating DSP p_Val2_7_22_i_i_fu_3238_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register reg_2509_reg is absorbed into DSP p_Val2_7_22_i_i_fu_3238_p2.
DSP Report: operator p_Val2_7_22_i_i_fu_3238_p2 is absorbed into DSP p_Val2_7_22_i_i_fu_3238_p2.
DSP Report: operator p_Val2_7_22_i_i_fu_3238_p2 is absorbed into DSP p_Val2_7_22_i_i_fu_3238_p2.
DSP Report: Generating DSP p_Val2_7_19_i_i_fu_3169_p2, operation Mode is: A2*B2.
DSP Report: register reg_2497_reg is absorbed into DSP p_Val2_7_19_i_i_fu_3169_p2.
DSP Report: register A is absorbed into DSP p_Val2_7_19_i_i_fu_3169_p2.
DSP Report: operator p_Val2_7_19_i_i_fu_3169_p2 is absorbed into DSP p_Val2_7_19_i_i_fu_3169_p2.
DSP Report: operator p_Val2_7_19_i_i_fu_3169_p2 is absorbed into DSP p_Val2_7_19_i_i_fu_3169_p2.
DSP Report: Generating DSP p_Val2_7_19_i_i_fu_3169_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register reg_2497_reg is absorbed into DSP p_Val2_7_19_i_i_fu_3169_p2.
DSP Report: operator p_Val2_7_19_i_i_fu_3169_p2 is absorbed into DSP p_Val2_7_19_i_i_fu_3169_p2.
DSP Report: operator p_Val2_7_19_i_i_fu_3169_p2 is absorbed into DSP p_Val2_7_19_i_i_fu_3169_p2.
DSP Report: Generating DSP p_Val2_7_17_i_i_fu_3123_p2, operation Mode is: A2*B2.
DSP Report: register reg_2489_reg is absorbed into DSP p_Val2_7_17_i_i_fu_3123_p2.
DSP Report: register A is absorbed into DSP p_Val2_7_17_i_i_fu_3123_p2.
DSP Report: operator p_Val2_7_17_i_i_fu_3123_p2 is absorbed into DSP p_Val2_7_17_i_i_fu_3123_p2.
DSP Report: operator p_Val2_7_17_i_i_fu_3123_p2 is absorbed into DSP p_Val2_7_17_i_i_fu_3123_p2.
DSP Report: Generating DSP p_Val2_7_17_i_i_fu_3123_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register reg_2489_reg is absorbed into DSP p_Val2_7_17_i_i_fu_3123_p2.
DSP Report: operator p_Val2_7_17_i_i_fu_3123_p2 is absorbed into DSP p_Val2_7_17_i_i_fu_3123_p2.
DSP Report: operator p_Val2_7_17_i_i_fu_3123_p2 is absorbed into DSP p_Val2_7_17_i_i_fu_3123_p2.
DSP Report: Generating DSP p_Val2_7_24_i_i_fu_3284_p2, operation Mode is: A2*B2.
DSP Report: register reg_2517_reg is absorbed into DSP p_Val2_7_24_i_i_fu_3284_p2.
DSP Report: register A is absorbed into DSP p_Val2_7_24_i_i_fu_3284_p2.
DSP Report: operator p_Val2_7_24_i_i_fu_3284_p2 is absorbed into DSP p_Val2_7_24_i_i_fu_3284_p2.
DSP Report: operator p_Val2_7_24_i_i_fu_3284_p2 is absorbed into DSP p_Val2_7_24_i_i_fu_3284_p2.
DSP Report: Generating DSP p_Val2_7_24_i_i_fu_3284_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register reg_2517_reg is absorbed into DSP p_Val2_7_24_i_i_fu_3284_p2.
DSP Report: operator p_Val2_7_24_i_i_fu_3284_p2 is absorbed into DSP p_Val2_7_24_i_i_fu_3284_p2.
DSP Report: operator p_Val2_7_24_i_i_fu_3284_p2 is absorbed into DSP p_Val2_7_24_i_i_fu_3284_p2.
DSP Report: Generating DSP p_Val2_7_26_i_i_fu_3330_p2, operation Mode is: A2*B2.
DSP Report: register reg_2525_reg is absorbed into DSP p_Val2_7_26_i_i_fu_3330_p2.
DSP Report: register A is absorbed into DSP p_Val2_7_26_i_i_fu_3330_p2.
DSP Report: operator p_Val2_7_26_i_i_fu_3330_p2 is absorbed into DSP p_Val2_7_26_i_i_fu_3330_p2.
DSP Report: operator p_Val2_7_26_i_i_fu_3330_p2 is absorbed into DSP p_Val2_7_26_i_i_fu_3330_p2.
DSP Report: Generating DSP p_Val2_7_26_i_i_fu_3330_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register reg_2525_reg is absorbed into DSP p_Val2_7_26_i_i_fu_3330_p2.
DSP Report: operator p_Val2_7_26_i_i_fu_3330_p2 is absorbed into DSP p_Val2_7_26_i_i_fu_3330_p2.
DSP Report: operator p_Val2_7_26_i_i_fu_3330_p2 is absorbed into DSP p_Val2_7_26_i_i_fu_3330_p2.
DSP Report: Generating DSP p_Val2_7_23_i_i_fu_3261_p2, operation Mode is: A2*B2.
DSP Report: register reg_2513_reg is absorbed into DSP p_Val2_7_23_i_i_fu_3261_p2.
DSP Report: register A is absorbed into DSP p_Val2_7_23_i_i_fu_3261_p2.
DSP Report: operator p_Val2_7_23_i_i_fu_3261_p2 is absorbed into DSP p_Val2_7_23_i_i_fu_3261_p2.
DSP Report: operator p_Val2_7_23_i_i_fu_3261_p2 is absorbed into DSP p_Val2_7_23_i_i_fu_3261_p2.
DSP Report: Generating DSP p_Val2_7_23_i_i_fu_3261_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register reg_2513_reg is absorbed into DSP p_Val2_7_23_i_i_fu_3261_p2.
DSP Report: operator p_Val2_7_23_i_i_fu_3261_p2 is absorbed into DSP p_Val2_7_23_i_i_fu_3261_p2.
DSP Report: operator p_Val2_7_23_i_i_fu_3261_p2 is absorbed into DSP p_Val2_7_23_i_i_fu_3261_p2.
DSP Report: Generating DSP p_Val2_7_28_i_i_fu_3376_p2, operation Mode is: A2*B2.
DSP Report: register reg_2533_reg is absorbed into DSP p_Val2_7_28_i_i_fu_3376_p2.
DSP Report: register A is absorbed into DSP p_Val2_7_28_i_i_fu_3376_p2.
DSP Report: operator p_Val2_7_28_i_i_fu_3376_p2 is absorbed into DSP p_Val2_7_28_i_i_fu_3376_p2.
DSP Report: operator p_Val2_7_28_i_i_fu_3376_p2 is absorbed into DSP p_Val2_7_28_i_i_fu_3376_p2.
DSP Report: Generating DSP p_Val2_7_28_i_i_fu_3376_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register reg_2533_reg is absorbed into DSP p_Val2_7_28_i_i_fu_3376_p2.
DSP Report: operator p_Val2_7_28_i_i_fu_3376_p2 is absorbed into DSP p_Val2_7_28_i_i_fu_3376_p2.
DSP Report: operator p_Val2_7_28_i_i_fu_3376_p2 is absorbed into DSP p_Val2_7_28_i_i_fu_3376_p2.
DSP Report: Generating DSP p_Val2_7_30_i_i_fu_3422_p2, operation Mode is: A2*B2.
DSP Report: register reg_2541_reg is absorbed into DSP p_Val2_7_30_i_i_fu_3422_p2.
DSP Report: register A is absorbed into DSP p_Val2_7_30_i_i_fu_3422_p2.
DSP Report: operator p_Val2_7_30_i_i_fu_3422_p2 is absorbed into DSP p_Val2_7_30_i_i_fu_3422_p2.
DSP Report: operator p_Val2_7_30_i_i_fu_3422_p2 is absorbed into DSP p_Val2_7_30_i_i_fu_3422_p2.
DSP Report: Generating DSP p_Val2_7_30_i_i_fu_3422_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register reg_2541_reg is absorbed into DSP p_Val2_7_30_i_i_fu_3422_p2.
DSP Report: operator p_Val2_7_30_i_i_fu_3422_p2 is absorbed into DSP p_Val2_7_30_i_i_fu_3422_p2.
DSP Report: operator p_Val2_7_30_i_i_fu_3422_p2 is absorbed into DSP p_Val2_7_30_i_i_fu_3422_p2.
DSP Report: Generating DSP p_Val2_7_27_i_i_fu_3353_p2, operation Mode is: A2*B2.
DSP Report: register reg_2529_reg is absorbed into DSP p_Val2_7_27_i_i_fu_3353_p2.
DSP Report: register A is absorbed into DSP p_Val2_7_27_i_i_fu_3353_p2.
DSP Report: operator p_Val2_7_27_i_i_fu_3353_p2 is absorbed into DSP p_Val2_7_27_i_i_fu_3353_p2.
DSP Report: operator p_Val2_7_27_i_i_fu_3353_p2 is absorbed into DSP p_Val2_7_27_i_i_fu_3353_p2.
DSP Report: Generating DSP p_Val2_7_27_i_i_fu_3353_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register reg_2529_reg is absorbed into DSP p_Val2_7_27_i_i_fu_3353_p2.
DSP Report: operator p_Val2_7_27_i_i_fu_3353_p2 is absorbed into DSP p_Val2_7_27_i_i_fu_3353_p2.
DSP Report: operator p_Val2_7_27_i_i_fu_3353_p2 is absorbed into DSP p_Val2_7_27_i_i_fu_3353_p2.
DSP Report: Generating DSP p_Val2_7_25_i_i_fu_3307_p2, operation Mode is: A2*B2.
DSP Report: register reg_2521_reg is absorbed into DSP p_Val2_7_25_i_i_fu_3307_p2.
DSP Report: register A is absorbed into DSP p_Val2_7_25_i_i_fu_3307_p2.
DSP Report: operator p_Val2_7_25_i_i_fu_3307_p2 is absorbed into DSP p_Val2_7_25_i_i_fu_3307_p2.
DSP Report: operator p_Val2_7_25_i_i_fu_3307_p2 is absorbed into DSP p_Val2_7_25_i_i_fu_3307_p2.
DSP Report: Generating DSP p_Val2_7_25_i_i_fu_3307_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register reg_2521_reg is absorbed into DSP p_Val2_7_25_i_i_fu_3307_p2.
DSP Report: operator p_Val2_7_25_i_i_fu_3307_p2 is absorbed into DSP p_Val2_7_25_i_i_fu_3307_p2.
DSP Report: operator p_Val2_7_25_i_i_fu_3307_p2 is absorbed into DSP p_Val2_7_25_i_i_fu_3307_p2.
DSP Report: Generating DSP p_Val2_7_21_i_i_fu_3215_p2, operation Mode is: A2*B2.
DSP Report: register reg_2505_reg is absorbed into DSP p_Val2_7_21_i_i_fu_3215_p2.
DSP Report: register A is absorbed into DSP p_Val2_7_21_i_i_fu_3215_p2.
DSP Report: operator p_Val2_7_21_i_i_fu_3215_p2 is absorbed into DSP p_Val2_7_21_i_i_fu_3215_p2.
DSP Report: operator p_Val2_7_21_i_i_fu_3215_p2 is absorbed into DSP p_Val2_7_21_i_i_fu_3215_p2.
DSP Report: Generating DSP p_Val2_7_21_i_i_fu_3215_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register reg_2505_reg is absorbed into DSP p_Val2_7_21_i_i_fu_3215_p2.
DSP Report: operator p_Val2_7_21_i_i_fu_3215_p2 is absorbed into DSP p_Val2_7_21_i_i_fu_3215_p2.
DSP Report: operator p_Val2_7_21_i_i_fu_3215_p2 is absorbed into DSP p_Val2_7_21_i_i_fu_3215_p2.
DSP Report: Generating DSP p_Val2_7_29_i_i_fu_3399_p2, operation Mode is: A2*B2.
DSP Report: register reg_2537_reg is absorbed into DSP p_Val2_7_29_i_i_fu_3399_p2.
DSP Report: register A is absorbed into DSP p_Val2_7_29_i_i_fu_3399_p2.
DSP Report: operator p_Val2_7_29_i_i_fu_3399_p2 is absorbed into DSP p_Val2_7_29_i_i_fu_3399_p2.
DSP Report: operator p_Val2_7_29_i_i_fu_3399_p2 is absorbed into DSP p_Val2_7_29_i_i_fu_3399_p2.
DSP Report: Generating DSP p_Val2_7_29_i_i_fu_3399_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register reg_2537_reg is absorbed into DSP p_Val2_7_29_i_i_fu_3399_p2.
DSP Report: operator p_Val2_7_29_i_i_fu_3399_p2 is absorbed into DSP p_Val2_7_29_i_i_fu_3399_p2.
DSP Report: operator p_Val2_7_29_i_i_fu_3399_p2 is absorbed into DSP p_Val2_7_29_i_i_fu_3399_p2.
INFO: [Synth 8-5546] ROM "dataflow_in_loop_U0/Loop_0_proc_U0/exitcond_i_i_i_i_fu_617_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_5_fu_408_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond_i1_fu_413_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[31] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[30] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[29] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[28] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[27] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[26] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[25] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[24] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[23] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[22] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[21] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[20] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[19] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[18] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[17] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[16] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[15] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[14] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[13] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[12] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[11] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[10] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[9] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[8] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[7] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[6] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[5] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[4] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[3] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[2] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[1] driven by constant 0
WARNING: [Synth 8-3917] design logisticreg_accel has port ap_return[0] driven by constant 1
INFO: [Synth 8-3886] merging instance 'grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/Loop_0_proc_U0/arrayNo1_i_i_i_reg_785_reg[0]' (FD) to 'grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/Loop_0_proc_U0/arrayNo1_i_i_i_reg_785_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/Loop_0_proc_U0/arrayNo1_i_i_i_reg_785_reg[1]' (FD) to 'grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/Loop_0_proc_U0/tmp_8_i_i_reg_766_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dataflow_parent_loop_1_fu_188/\dataflow_in_loop_U0/compute_U0 /\OP1_V_cast_reg_6231_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dataflow_parent_loop_1_fu_188/\dataflow_in_loop_U0/compute_U0 /\OP1_V_cast_reg_6231_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dataflow_parent_loop_1_fu_188/\dataflow_in_loop_U0/compute_U0 /\p_Val2_21_i_i_reg_6837_reg[18] )
INFO: [Synth 8-3886] merging instance 'tmp_7_reg_451_reg[0]' (FD) to 'tmp_7_reg_451_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_7_reg_451_reg[1]' (FD) to 'tmp_7_reg_451_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_7_reg_451_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dataflow_parent_loop_1_fu_188/\dataflow_in_loop_U0/compute_U0 /\p_Val2_21_i_i_reg_6837_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dataflow_parent_loop_1_fu_188/\dataflow_in_loop_U0/compute_U0 /\p_Val2_21_i_i_reg_6837_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dataflow_parent_loop_1_fu_188/\dataflow_in_loop_U0/compute_U0 /\p_Val2_21_i_i_reg_6837_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dataflow_parent_loop_1_fu_188/\dataflow_in_loop_U0/compute_U0 /\p_Val2_21_i_i_reg_6837_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dataflow_parent_loop_1_fu_188/\dataflow_in_loop_U0/compute_U0 /\p_Val2_21_i_i_reg_6837_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_aesl_mux_load_32_32_s_fu_264/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dataflow_parent_loop_1_fu_188/\dataflow_in_loop_U0/compute_U0 /ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/Loop_0_proc_U0/tmp_8_i_i_reg_766_reg[0]' (FD) to 'grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/Loop_0_proc_U0/tmp_8_i_i_reg_766_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/Loop_0_proc_U0/tmp_8_i_i_reg_766_reg[1]' (FD) to 'grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/Loop_0_proc_U0/tmp_8_i_i_reg_766_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/Loop_0_proc_U0/tmp_8_i_i_reg_766_reg[2]' (FD) to 'grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/Loop_0_proc_U0/tmp_8_i_i_reg_766_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/Loop_0_proc_U0/tmp_8_i_i_reg_766_reg[3]' (FD) to 'grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/Loop_0_proc_U0/tmp_8_i_i_reg_766_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/Loop_0_proc_U0/tmp_8_i_i_reg_766_reg[4]' (FD) to 'grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/Loop_0_proc_U0/tmp_8_i_i_reg_766_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/Loop_0_proc_U0/tmp_8_i_i_reg_766_reg[5]' (FD) to 'grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/Loop_0_proc_U0/tmp_8_i_i_reg_766_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/Loop_0_proc_U0/tmp_8_i_i_reg_766_reg[6]' (FD) to 'grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/Loop_0_proc_U0/tmp_8_i_i_reg_766_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dataflow_parent_loop_1_fu_188/\dataflow_in_loop_U0/Loop_0_proc_U0/tmp_8_i_i_reg_766_reg[7] )
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (p_Val2_21_i_i_reg_6837_reg[23]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (p_Val2_21_i_i_reg_6837_reg[22]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (p_Val2_21_i_i_reg_6837_reg[21]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (p_Val2_21_i_i_reg_6837_reg[20]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (p_Val2_21_i_i_reg_6837_reg[19]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (p_Val2_21_i_i_reg_6837_reg[18]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (p_Val2_21_i_i_reg_6837_reg[17]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (p_Val2_21_i_i_reg_6837_reg[16]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (p_Val2_21_i_i_reg_6837_reg[15]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (p_Val2_21_i_i_reg_6837_reg[14]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (p_Val2_21_i_i_reg_6837_reg[13]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (p_Val2_21_i_i_reg_6837_reg[12]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (p_Val2_21_i_i_reg_6837_reg[11]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (p_Val2_21_i_i_reg_6837_reg[10]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (p_Val2_21_i_i_reg_6837_reg[9]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (p_Val2_21_i_i_reg_6837_reg[8]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (p_Val2_21_i_i_reg_6837_reg[7]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (p_Val2_21_i_i_reg_6837_reg[6]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (p_Val2_21_i_i_reg_6837_reg[5]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (p_Val2_21_i_i_reg_6837_reg[4]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (p_Val2_21_i_i_reg_6837_reg[3]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (p_Val2_21_i_i_reg_6837_reg[2]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (p_Val2_21_i_i_reg_6837_reg[1]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (p_Val2_21_i_i_reg_6837_reg[0]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (OP1_V_cast_reg_6231_reg[1]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (OP1_V_cast_reg_6231_reg[0]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_1_V_lo_reg_5896_reg[16]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_1_V_lo_reg_5896_reg[15]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_1_V_lo_reg_5896_reg[14]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_1_V_lo_reg_5896_reg[13]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_1_V_lo_reg_5896_reg[12]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_1_V_lo_reg_5896_reg[11]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_1_V_lo_reg_5896_reg[10]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_1_V_lo_reg_5896_reg[9]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_1_V_lo_reg_5896_reg[8]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_1_V_lo_reg_5896_reg[7]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_1_V_lo_reg_5896_reg[6]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_1_V_lo_reg_5896_reg[5]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_1_V_lo_reg_5896_reg[4]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_1_V_lo_reg_5896_reg[3]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_1_V_lo_reg_5896_reg[2]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_1_V_lo_reg_5896_reg[1]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_1_V_lo_reg_5896_reg[0]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_3_V_lo_reg_5906_reg[16]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_3_V_lo_reg_5906_reg[15]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_3_V_lo_reg_5906_reg[14]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_3_V_lo_reg_5906_reg[13]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_3_V_lo_reg_5906_reg[12]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_3_V_lo_reg_5906_reg[11]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_3_V_lo_reg_5906_reg[10]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_3_V_lo_reg_5906_reg[9]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_3_V_lo_reg_5906_reg[8]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_3_V_lo_reg_5906_reg[7]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_3_V_lo_reg_5906_reg[6]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_3_V_lo_reg_5906_reg[5]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_3_V_lo_reg_5906_reg[4]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_3_V_lo_reg_5906_reg[3]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_3_V_lo_reg_5906_reg[2]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_3_V_lo_reg_5906_reg[1]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_3_V_lo_reg_5906_reg[0]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_0_V_lo_reg_5891_reg[16]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_0_V_lo_reg_5891_reg[15]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_0_V_lo_reg_5891_reg[14]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_0_V_lo_reg_5891_reg[13]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_0_V_lo_reg_5891_reg[12]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_0_V_lo_reg_5891_reg[11]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_0_V_lo_reg_5891_reg[10]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_0_V_lo_reg_5891_reg[9]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_0_V_lo_reg_5891_reg[8]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_0_V_lo_reg_5891_reg[7]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_0_V_lo_reg_5891_reg[6]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_0_V_lo_reg_5891_reg[5]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_0_V_lo_reg_5891_reg[4]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_0_V_lo_reg_5891_reg[3]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_0_V_lo_reg_5891_reg[2]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_0_V_lo_reg_5891_reg[1]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_0_V_lo_reg_5891_reg[0]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_5_V_lo_reg_5916_reg[16]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_5_V_lo_reg_5916_reg[15]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_5_V_lo_reg_5916_reg[14]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_5_V_lo_reg_5916_reg[13]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_5_V_lo_reg_5916_reg[12]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_5_V_lo_reg_5916_reg[11]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_5_V_lo_reg_5916_reg[10]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_5_V_lo_reg_5916_reg[9]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_5_V_lo_reg_5916_reg[8]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_5_V_lo_reg_5916_reg[7]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_5_V_lo_reg_5916_reg[6]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_5_V_lo_reg_5916_reg[5]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_5_V_lo_reg_5916_reg[4]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_5_V_lo_reg_5916_reg[3]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_5_V_lo_reg_5916_reg[2]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_5_V_lo_reg_5916_reg[1]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_5_V_lo_reg_5916_reg[0]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_7_V_lo_reg_5926_reg[16]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_7_V_lo_reg_5926_reg[15]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_7_V_lo_reg_5926_reg[14]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_7_V_lo_reg_5926_reg[13]) is unused and will be removed from module compute.
WARNING: [Synth 8-3332] Sequential element (theta_stored_7_V_lo_reg_5926_reg[12]) is unused and will be removed from module compute.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:15 . Memory (MB): peak = 1837.031 ; gain = 606.117 ; free physical = 8614 ; free virtual = 14330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------------------------------+---------------+----------------+
|Module Name       | RTL Object                         | Depth x Width | Implemented As | 
+------------------+------------------------------------+---------------+----------------+
|compute_lut_V_rom | q0_reg                             | 2048x10       | Block RAM      | 
|compute           | lut_V_U/compute_lut_V_rom_U/q0_reg | 2048x10       | Block RAM      | 
+------------------+------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                       | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|logisticreg_accelbek_ram:         | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|logisticreg_accelbek_ram:         | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|logisticreg_accelbek_ram:         | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|logisticreg_accelbek_ram:         | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|logisticreg_accelbek_ram:         | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|logisticreg_accelbek_ram:         | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|logisticreg_accelbek_ram:         | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|logisticreg_accelbek_ram:         | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|logisticreg_accelbek_ram:         | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|logisticreg_accelbek_ram:         | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|logisticreg_accelbek_ram:         | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|logisticreg_accelbek_ram:         | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|logisticreg_accelbek_ram:         | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|logisticreg_accelbek_ram:         | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|logisticreg_accelbek_ram:         | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|logisticreg_accelbek_ram:         | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|logisticreg_accelbek_ram:         | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|logisticreg_accelbek_ram:         | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|logisticreg_accelbek_ram:         | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|logisticreg_accelbek_ram:         | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|logisticreg_accelbek_ram:         | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|logisticreg_accelbek_ram:         | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|logisticreg_accelbek_ram:         | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|logisticreg_accelbek_ram:         | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|logisticreg_accelbek_ram:         | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|logisticreg_accelbek_ram:         | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|logisticreg_accelbek_ram:         | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|logisticreg_accelbek_ram:         | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|logisticreg_accelbek_ram:         | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|logisticreg_accelbek_ram:         | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|logisticreg_accelbek_ram:         | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|logisticreg_accelbek_ram:         | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dataflow_in_loop_IfE_memcore_ram: | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|dataflow_in_loop_IfE_memcore_ram: | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|dataflow_in_loop_IfE_memcore_ram: | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|dataflow_in_loop_IfE_memcore_ram: | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|dataflow_in_loop_IfE_memcore_ram: | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|dataflow_in_loop_IfE_memcore_ram: | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|dataflow_in_loop_IfE_memcore_ram: | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|dataflow_in_loop_IfE_memcore_ram: | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|dataflow_in_loop_IfE_memcore_ram: | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|dataflow_in_loop_IfE_memcore_ram: | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|dataflow_in_loop_IfE_memcore_ram: | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|dataflow_in_loop_IfE_memcore_ram: | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|dataflow_in_loop_IfE_memcore_ram: | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|dataflow_in_loop_IfE_memcore_ram: | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|dataflow_in_loop_IfE_memcore_ram: | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|dataflow_in_loop_IfE_memcore_ram: | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|dataflow_in_loop_IfE_memcore_ram: | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|dataflow_in_loop_IfE_memcore_ram: | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|dataflow_in_loop_IfE_memcore_ram: | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|dataflow_in_loop_IfE_memcore_ram: | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|dataflow_in_loop_IfE_memcore_ram: | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|dataflow_in_loop_IfE_memcore_ram: | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|dataflow_in_loop_IfE_memcore_ram: | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|dataflow_in_loop_IfE_memcore_ram: | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|dataflow_in_loop_IfE_memcore_ram: | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|dataflow_in_loop_IfE_memcore_ram: | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|dataflow_in_loop_IfE_memcore_ram: | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|dataflow_in_loop_IfE_memcore_ram: | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|dataflow_in_loop_IfE_memcore_ram: | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|dataflow_in_loop_IfE_memcore_ram: | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|dataflow_in_loop_IfE_memcore_ram: | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|dataflow_in_loop_IfE_memcore_ram: | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R | 64 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
+----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------+------------------------------------+----------------+----------------------+-----------------+
|Module Name           | RTL Object                         | Inference      | Size (Depth x Width) | Primitives      | 
+----------------------+------------------------------------+----------------+----------------------+-----------------+
|compute_gradient_bkb: | compute_gradient_bkb_ram_U/ram_reg | User Attribute | 32 x 25              | RAM32X1S x 25   | 
|compute_gradient_bkb: | compute_gradient_bkb_ram_U/ram_reg | User Attribute | 32 x 25              | RAM32X1S x 25   | 
|compute_gradient_bkb: | compute_gradient_bkb_ram_U/ram_reg | User Attribute | 32 x 25              | RAM32X1S x 25   | 
|compute_gradient_bkb: | compute_gradient_bkb_ram_U/ram_reg | User Attribute | 32 x 25              | RAM32X1S x 25   | 
|compute_gradient_bkb: | compute_gradient_bkb_ram_U/ram_reg | User Attribute | 32 x 25              | RAM32X1S x 25   | 
|compute_gradient_bkb: | compute_gradient_bkb_ram_U/ram_reg | User Attribute | 32 x 25              | RAM32X1S x 25   | 
|compute_gradient_bkb: | compute_gradient_bkb_ram_U/ram_reg | User Attribute | 32 x 25              | RAM32X1S x 25   | 
|compute_gradient_bkb: | compute_gradient_bkb_ram_U/ram_reg | User Attribute | 32 x 25              | RAM32X1S x 25   | 
|compute_gradient_bkb: | compute_gradient_bkb_ram_U/ram_reg | User Attribute | 32 x 25              | RAM32X1S x 25   | 
|compute_gradient_bkb: | compute_gradient_bkb_ram_U/ram_reg | User Attribute | 32 x 25              | RAM32X1S x 25   | 
|compute_gradient_bkb: | compute_gradient_bkb_ram_U/ram_reg | User Attribute | 32 x 25              | RAM32X1S x 25   | 
|compute_gradient_bkb: | compute_gradient_bkb_ram_U/ram_reg | User Attribute | 32 x 25              | RAM32X1S x 25   | 
|compute_gradient_bkb: | compute_gradient_bkb_ram_U/ram_reg | User Attribute | 32 x 25              | RAM32X1S x 25   | 
|compute_gradient_bkb: | compute_gradient_bkb_ram_U/ram_reg | User Attribute | 32 x 25              | RAM32X1S x 25   | 
|compute_gradient_bkb: | compute_gradient_bkb_ram_U/ram_reg | User Attribute | 32 x 25              | RAM32X1S x 25   | 
|compute_gradient_bkb: | compute_gradient_bkb_ram_U/ram_reg | User Attribute | 32 x 25              | RAM32X1S x 25   | 
|compute_gradient_bkb: | compute_gradient_bkb_ram_U/ram_reg | User Attribute | 32 x 25              | RAM32X1S x 25   | 
|compute_gradient_bkb: | compute_gradient_bkb_ram_U/ram_reg | User Attribute | 32 x 25              | RAM32X1S x 25   | 
|compute_gradient_bkb: | compute_gradient_bkb_ram_U/ram_reg | User Attribute | 32 x 25              | RAM32X1S x 25   | 
|compute_gradient_bkb: | compute_gradient_bkb_ram_U/ram_reg | User Attribute | 32 x 25              | RAM32X1S x 25   | 
|compute_gradient_bkb: | compute_gradient_bkb_ram_U/ram_reg | User Attribute | 32 x 25              | RAM32X1S x 25   | 
|compute_gradient_bkb: | compute_gradient_bkb_ram_U/ram_reg | User Attribute | 32 x 25              | RAM32X1S x 25   | 
|compute_gradient_bkb: | compute_gradient_bkb_ram_U/ram_reg | User Attribute | 32 x 25              | RAM32X1S x 25   | 
|compute_gradient_bkb: | compute_gradient_bkb_ram_U/ram_reg | User Attribute | 32 x 25              | RAM32X1S x 25   | 
|compute_gradient_bkb: | compute_gradient_bkb_ram_U/ram_reg | User Attribute | 32 x 25              | RAM32X1S x 25   | 
|compute_gradient_bkb: | compute_gradient_bkb_ram_U/ram_reg | User Attribute | 32 x 25              | RAM32X1S x 25   | 
|compute_gradient_bkb: | compute_gradient_bkb_ram_U/ram_reg | User Attribute | 32 x 25              | RAM32X1S x 25   | 
|compute_gradient_bkb: | compute_gradient_bkb_ram_U/ram_reg | User Attribute | 32 x 25              | RAM32X1S x 25   | 
|compute_gradient_bkb: | compute_gradient_bkb_ram_U/ram_reg | User Attribute | 32 x 25              | RAM32X1S x 25   | 
|compute_gradient_bkb: | compute_gradient_bkb_ram_U/ram_reg | User Attribute | 32 x 25              | RAM32X1S x 25   | 
|compute_gradient_bkb: | compute_gradient_bkb_ram_U/ram_reg | User Attribute | 32 x 25              | RAM32X1S x 25   | 
|compute_gradient_bkb: | compute_gradient_bkb_ram_U/ram_reg | User Attribute | 32 x 25              | RAM32X1S x 25   | 
+----------------------+------------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|logisticreg_accelHfu_DSP48_0 | A*B             | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|logisticreg_accelHfu_DSP48_0 | A*B             | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|logisticreg_accelHfu_DSP48_0 | A*B             | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|logisticreg_accelHfu_DSP48_0 | A*B             | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|logisticreg_accelHfu_DSP48_0 | A*B             | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|logisticreg_accelHfu_DSP48_0 | A*B             | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|logisticreg_accelHfu_DSP48_0 | A*B             | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|logisticreg_accelHfu_DSP48_0 | A*B             | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|logisticreg_accelHfu_DSP48_0 | A*B             | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|logisticreg_accelHfu_DSP48_0 | A*B             | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|logisticreg_accelHfu_DSP48_0 | A*B             | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|logisticreg_accelHfu_DSP48_0 | A*B             | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|logisticreg_accelHfu_DSP48_0 | A*B             | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|logisticreg_accelHfu_DSP48_0 | A*B             | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|logisticreg_accelHfu_DSP48_0 | A*B             | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|logisticreg_accelHfu_DSP48_0 | A*B             | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|logisticreg_accelHfu_DSP48_0 | A*B             | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|logisticreg_accelHfu_DSP48_0 | A*B             | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|logisticreg_accelHfu_DSP48_0 | A*B             | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|logisticreg_accelHfu_DSP48_0 | A*B             | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|logisticreg_accelHfu_DSP48_0 | A*B             | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|logisticreg_accelHfu_DSP48_0 | A*B             | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|logisticreg_accelHfu_DSP48_0 | A*B             | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|logisticreg_accelHfu_DSP48_0 | A*B             | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|logisticreg_accelHfu_DSP48_0 | A*B             | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|logisticreg_accelHfu_DSP48_0 | A*B             | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|logisticreg_accelHfu_DSP48_0 | A*B             | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|logisticreg_accelHfu_DSP48_0 | A*B             | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|logisticreg_accelHfu_DSP48_0 | A*B             | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|logisticreg_accelHfu_DSP48_0 | A*B             | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|logisticreg_accelHfu_DSP48_0 | A*B             | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|logisticreg_accelHfu_DSP48_0 | A*B             | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*(B:0x0)      | 25     | 2      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 25     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*(B:0x0)      | 25     | 2      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 25     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*(B:0x0)      | 25     | 2      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 25     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*(B:0x0)      | 25     | 2      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 25     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*(B:0x0)      | 25     | 2      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 25     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*(B:0x0)      | 25     | 2      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 25     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*(B:0x0)      | 25     | 2      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 25     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*(B:0x0)      | 25     | 2      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 25     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*(B:0x0)      | 25     | 2      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 25     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*(B:0x0)      | 25     | 2      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 25     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*(B:0x0)      | 25     | 2      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 25     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*(B:0x0)      | 25     | 2      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 25     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*(B:0x0)      | 25     | 2      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 25     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*(B:0x0)      | 25     | 2      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 25     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*(B:0x0)      | 25     | 2      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 25     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*(B:0x0)      | 25     | 2      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 25     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*(B:0x0)      | 25     | 2      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 25     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*(B:0x0)      | 25     | 2      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 25     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*(B:0x0)      | 25     | 2      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 25     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*(B:0x0)      | 25     | 2      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 25     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*(B:0x0)      | 25     | 2      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 25     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*(B:0x0)      | 25     | 2      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 25     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*(B:0x0)      | 25     | 2      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 25     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*(B:0x0)      | 25     | 2      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 25     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*(B:0x0)      | 25     | 2      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 25     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*(B:0x0)      | 25     | 2      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 25     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*(B:0x0)      | 25     | 2      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 25     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*(B:0x0)      | 25     | 2      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 25     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*(B:0x0)      | 25     | 2      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 25     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*(B:0x0)      | 25     | 2      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 25     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*(B:0x0)      | 25     | 2      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 25     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*(B:0x0)      | 25     | 2      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 25     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B2           | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B2           | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B2           | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B2           | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B2           | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B2           | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B2           | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B2           | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B2           | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B2           | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B2           | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B2           | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B2           | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B2           | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B2           | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B2           | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B2           | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B2           | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B2           | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B2           | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B2           | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B2           | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B2           | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B2           | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B2           | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B2           | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B2           | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B2           | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B2           | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B2           | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B2           | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|compute                      | A2*B2           | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute                      | (PCIN>>17)+A2*B | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:20 ; elapsed = 00:01:31 . Memory (MB): peak = 1837.031 ; gain = 606.117 ; free physical = 5701 ; free virtual = 11427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:01:43 . Memory (MB): peak = 1878.012 ; gain = 647.098 ; free physical = 4945 ; free virtual = 10671
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance theta_stored_V_0_U/logisticreg_accelbek_ram_u/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance theta_stored_V_1_U/logisticreg_accelbek_ram_u/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance theta_stored_V_2_U/logisticreg_accelbek_ram_u/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance theta_stored_V_3_U/logisticreg_accelbek_ram_u/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance theta_stored_V_4_U/logisticreg_accelbek_ram_u/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance theta_stored_V_5_U/logisticreg_accelbek_ram_u/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance theta_stored_V_6_U/logisticreg_accelbek_ram_u/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance theta_stored_V_7_U/logisticreg_accelbek_ram_u/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance theta_stored_V_8_U/logisticreg_accelbek_ram_u/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance theta_stored_V_9_U/logisticreg_accelbek_ram_u/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance theta_stored_V_10_U/logisticreg_accelbek_ram_u/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance theta_stored_V_11_U/logisticreg_accelbek_ram_u/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance theta_stored_V_12_U/logisticreg_accelbek_ram_u/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance theta_stored_V_13_U/logisticreg_accelbek_ram_u/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance theta_stored_V_14_U/logisticreg_accelbek_ram_u/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance theta_stored_V_15_U/logisticreg_accelbek_ram_u/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance theta_stored_V_16_U/logisticreg_accelbek_ram_u/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance theta_stored_V_17_U/logisticreg_accelbek_ram_u/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance theta_stored_V_18_U/logisticreg_accelbek_ram_u/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance theta_stored_V_19_U/logisticreg_accelbek_ram_u/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance theta_stored_V_20_U/logisticreg_accelbek_ram_u/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance theta_stored_V_21_U/logisticreg_accelbek_ram_u/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance theta_stored_V_22_U/logisticreg_accelbek_ram_u/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance theta_stored_V_23_U/logisticreg_accelbek_ram_u/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance theta_stored_V_24_U/logisticreg_accelbek_ram_u/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance theta_stored_V_25_U/logisticreg_accelbek_ram_u/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance theta_stored_V_26_U/logisticreg_accelbek_ram_u/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance theta_stored_V_27_U/logisticreg_accelbek_ram_u/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance theta_stored_V_28_U/logisticreg_accelbek_ram_u/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance theta_stored_V_29_U/logisticreg_accelbek_ram_u/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance theta_stored_V_30_U/logisticreg_accelbek_ram_u/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance theta_stored_V_31_U/logisticreg_accelbek_ram_u/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/d_buf_0_V_U/dataflow_in_loop_IfE_memcore_U/dataflow_in_loop_IfE_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/d_buf_4_V_U/dataflow_in_loop_IfE_memcore_U/dataflow_in_loop_IfE_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/d_buf_8_V_U/dataflow_in_loop_IfE_memcore_U/dataflow_in_loop_IfE_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/d_buf_12_V_U/dataflow_in_loop_IfE_memcore_U/dataflow_in_loop_IfE_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/d_buf_16_V_U/dataflow_in_loop_IfE_memcore_U/dataflow_in_loop_IfE_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/d_buf_20_V_U/dataflow_in_loop_IfE_memcore_U/dataflow_in_loop_IfE_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/d_buf_24_V_U/dataflow_in_loop_IfE_memcore_U/dataflow_in_loop_IfE_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/d_buf_28_V_U/dataflow_in_loop_IfE_memcore_U/dataflow_in_loop_IfE_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/d_buf_1_V_U/dataflow_in_loop_IfE_memcore_U/dataflow_in_loop_IfE_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/d_buf_5_V_U/dataflow_in_loop_IfE_memcore_U/dataflow_in_loop_IfE_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/d_buf_9_V_U/dataflow_in_loop_IfE_memcore_U/dataflow_in_loop_IfE_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/d_buf_13_V_U/dataflow_in_loop_IfE_memcore_U/dataflow_in_loop_IfE_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/d_buf_17_V_U/dataflow_in_loop_IfE_memcore_U/dataflow_in_loop_IfE_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/d_buf_21_V_U/dataflow_in_loop_IfE_memcore_U/dataflow_in_loop_IfE_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/d_buf_25_V_U/dataflow_in_loop_IfE_memcore_U/dataflow_in_loop_IfE_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/d_buf_29_V_U/dataflow_in_loop_IfE_memcore_U/dataflow_in_loop_IfE_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/d_buf_2_V_U/dataflow_in_loop_IfE_memcore_U/dataflow_in_loop_IfE_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/d_buf_6_V_U/dataflow_in_loop_IfE_memcore_U/dataflow_in_loop_IfE_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/d_buf_10_V_U/dataflow_in_loop_IfE_memcore_U/dataflow_in_loop_IfE_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/d_buf_14_V_U/dataflow_in_loop_IfE_memcore_U/dataflow_in_loop_IfE_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/d_buf_18_V_U/dataflow_in_loop_IfE_memcore_U/dataflow_in_loop_IfE_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/d_buf_22_V_U/dataflow_in_loop_IfE_memcore_U/dataflow_in_loop_IfE_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/d_buf_26_V_U/dataflow_in_loop_IfE_memcore_U/dataflow_in_loop_IfE_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/d_buf_30_V_U/dataflow_in_loop_IfE_memcore_U/dataflow_in_loop_IfE_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/d_buf_3_V_U/dataflow_in_loop_IfE_memcore_U/dataflow_in_loop_IfE_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/d_buf_7_V_U/dataflow_in_loop_IfE_memcore_U/dataflow_in_loop_IfE_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/d_buf_11_V_U/dataflow_in_loop_IfE_memcore_U/dataflow_in_loop_IfE_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/d_buf_15_V_U/dataflow_in_loop_IfE_memcore_U/dataflow_in_loop_IfE_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/d_buf_19_V_U/dataflow_in_loop_IfE_memcore_U/dataflow_in_loop_IfE_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/d_buf_23_V_U/dataflow_in_loop_IfE_memcore_U/dataflow_in_loop_IfE_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/d_buf_27_V_U/dataflow_in_loop_IfE_memcore_U/dataflow_in_loop_IfE_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_dataflow_parent_loop_1_fu_188/dataflow_in_loop_U0/d_buf_31_V_U/dataflow_in_loop_IfE_memcore_U/dataflow_in_loop_IfE_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:52 ; elapsed = 00:02:05 . Memory (MB): peak = 1944.824 ; gain = 713.910 ; free physical = 2308 ; free virtual = 8039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:54 ; elapsed = 00:02:10 . Memory (MB): peak = 1944.824 ; gain = 713.910 ; free physical = 2299 ; free virtual = 8030
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:54 ; elapsed = 00:02:11 . Memory (MB): peak = 1944.824 ; gain = 713.910 ; free physical = 2298 ; free virtual = 8030
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:01 ; elapsed = 00:02:19 . Memory (MB): peak = 1944.824 ; gain = 713.910 ; free physical = 2794 ; free virtual = 8525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:01 ; elapsed = 00:02:19 . Memory (MB): peak = 1944.824 ; gain = 713.910 ; free physical = 2794 ; free virtual = 8525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:02 ; elapsed = 00:02:20 . Memory (MB): peak = 1944.824 ; gain = 713.910 ; free physical = 2792 ; free virtual = 8524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:02 ; elapsed = 00:02:20 . Memory (MB): peak = 1944.824 ; gain = 713.910 ; free physical = 2792 ; free virtual = 8523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   454|
|2     |DSP48E1    |    32|
|3     |DSP48E1_1  |    32|
|4     |DSP48E1_2  |    32|
|5     |DSP48E1_3  |    32|
|6     |DSP48E1_4  |    32|
|7     |LUT1       |   243|
|8     |LUT2       |  2801|
|9     |LUT3       |  1421|
|10    |LUT4       |  1347|
|11    |LUT5       |   744|
|12    |LUT6       |   599|
|13    |MUXF7      |   384|
|14    |MUXF8      |   128|
|15    |RAM32X1S   |   800|
|16    |RAMB18E1   |    32|
|17    |RAMB18E1_1 |    32|
|18    |RAMB36E1   |     1|
|19    |FDRE       |  3126|
|20    |FDSE       |    39|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------------+-------------------------------------+------+
|      |Instance                                     |Module                               |Cells |
+------+---------------------------------------------+-------------------------------------+------+
|1     |top                                          |                                     | 12311|
|2     |  grp_aesl_mux_load_32_32_s_fu_264           |aesl_mux_load_32_32_s                |   937|
|3     |  grp_dataflow_parent_loop_1_fu_188          |dataflow_parent_loop_1               |  7748|
|4     |    dataflow_in_loop_U0                      |dataflow_in_loop                     |  7719|
|5     |      Loop_0_proc_U0                         |Loop_0_proc                          |   178|
|6     |      compute_U0                             |compute                              |  7009|
|7     |        gradient_0_V_U                       |compute_gradient_bkb                 |    56|
|8     |          compute_gradient_bkb_ram_U         |compute_gradient_bkb_ram_278         |    56|
|9     |        gradient_10_V_U                      |compute_gradient_bkb_155             |    50|
|10    |          compute_gradient_bkb_ram_U         |compute_gradient_bkb_ram_277         |    50|
|11    |        gradient_11_V_U                      |compute_gradient_bkb_156             |    50|
|12    |          compute_gradient_bkb_ram_U         |compute_gradient_bkb_ram_276         |    50|
|13    |        gradient_12_V_U                      |compute_gradient_bkb_157             |    51|
|14    |          compute_gradient_bkb_ram_U         |compute_gradient_bkb_ram_275         |    51|
|15    |        gradient_13_V_U                      |compute_gradient_bkb_158             |    50|
|16    |          compute_gradient_bkb_ram_U         |compute_gradient_bkb_ram_274         |    50|
|17    |        gradient_14_V_U                      |compute_gradient_bkb_159             |    55|
|18    |          compute_gradient_bkb_ram_U         |compute_gradient_bkb_ram_273         |    55|
|19    |        gradient_15_V_U                      |compute_gradient_bkb_160             |    50|
|20    |          compute_gradient_bkb_ram_U         |compute_gradient_bkb_ram_272         |    50|
|21    |        gradient_16_V_U                      |compute_gradient_bkb_161             |    50|
|22    |          compute_gradient_bkb_ram_U         |compute_gradient_bkb_ram_271         |    50|
|23    |        gradient_17_V_U                      |compute_gradient_bkb_162             |    50|
|24    |          compute_gradient_bkb_ram_U         |compute_gradient_bkb_ram_270         |    50|
|25    |        gradient_18_V_U                      |compute_gradient_bkb_163             |    51|
|26    |          compute_gradient_bkb_ram_U         |compute_gradient_bkb_ram_269         |    51|
|27    |        gradient_19_V_U                      |compute_gradient_bkb_164             |    50|
|28    |          compute_gradient_bkb_ram_U         |compute_gradient_bkb_ram_268         |    50|
|29    |        gradient_1_V_U                       |compute_gradient_bkb_165             |    51|
|30    |          compute_gradient_bkb_ram_U         |compute_gradient_bkb_ram_267         |    51|
|31    |        gradient_20_V_U                      |compute_gradient_bkb_166             |    55|
|32    |          compute_gradient_bkb_ram_U         |compute_gradient_bkb_ram_266         |    55|
|33    |        gradient_21_V_U                      |compute_gradient_bkb_167             |    50|
|34    |          compute_gradient_bkb_ram_U         |compute_gradient_bkb_ram_265         |    50|
|35    |        gradient_22_V_U                      |compute_gradient_bkb_168             |    50|
|36    |          compute_gradient_bkb_ram_U         |compute_gradient_bkb_ram_264         |    50|
|37    |        gradient_23_V_U                      |compute_gradient_bkb_169             |    50|
|38    |          compute_gradient_bkb_ram_U         |compute_gradient_bkb_ram_263         |    50|
|39    |        gradient_24_V_U                      |compute_gradient_bkb_170             |    51|
|40    |          compute_gradient_bkb_ram_U         |compute_gradient_bkb_ram_262         |    51|
|41    |        gradient_25_V_U                      |compute_gradient_bkb_171             |    50|
|42    |          compute_gradient_bkb_ram_U         |compute_gradient_bkb_ram_261         |    50|
|43    |        gradient_26_V_U                      |compute_gradient_bkb_172             |    50|
|44    |          compute_gradient_bkb_ram_U         |compute_gradient_bkb_ram_260         |    50|
|45    |        gradient_27_V_U                      |compute_gradient_bkb_173             |    50|
|46    |          compute_gradient_bkb_ram_U         |compute_gradient_bkb_ram_259         |    50|
|47    |        gradient_28_V_U                      |compute_gradient_bkb_174             |    50|
|48    |          compute_gradient_bkb_ram_U         |compute_gradient_bkb_ram_258         |    50|
|49    |        gradient_29_V_U                      |compute_gradient_bkb_175             |    50|
|50    |          compute_gradient_bkb_ram_U         |compute_gradient_bkb_ram_257         |    50|
|51    |        gradient_2_V_U                       |compute_gradient_bkb_176             |    55|
|52    |          compute_gradient_bkb_ram_U         |compute_gradient_bkb_ram_256         |    55|
|53    |        gradient_30_V_U                      |compute_gradient_bkb_177             |    51|
|54    |          compute_gradient_bkb_ram_U         |compute_gradient_bkb_ram_255         |    51|
|55    |        gradient_31_V_U                      |compute_gradient_bkb_178             |    56|
|56    |          compute_gradient_bkb_ram_U         |compute_gradient_bkb_ram_254         |    56|
|57    |        gradient_3_V_U                       |compute_gradient_bkb_179             |    50|
|58    |          compute_gradient_bkb_ram_U         |compute_gradient_bkb_ram_253         |    50|
|59    |        gradient_4_V_U                       |compute_gradient_bkb_180             |    50|
|60    |          compute_gradient_bkb_ram_U         |compute_gradient_bkb_ram_252         |    50|
|61    |        gradient_5_V_U                       |compute_gradient_bkb_181             |    50|
|62    |          compute_gradient_bkb_ram_U         |compute_gradient_bkb_ram_251         |    50|
|63    |        gradient_6_V_U                       |compute_gradient_bkb_182             |    50|
|64    |          compute_gradient_bkb_ram_U         |compute_gradient_bkb_ram_250         |    50|
|65    |        gradient_7_V_U                       |compute_gradient_bkb_183             |    50|
|66    |          compute_gradient_bkb_ram_U         |compute_gradient_bkb_ram_249         |    50|
|67    |        gradient_8_V_U                       |compute_gradient_bkb_184             |    55|
|68    |          compute_gradient_bkb_ram_U         |compute_gradient_bkb_ram_248         |    55|
|69    |        gradient_9_V_U                       |compute_gradient_bkb_185             |    50|
|70    |          compute_gradient_bkb_ram_U         |compute_gradient_bkb_ram             |    50|
|71    |        logisticreg_accelHfu_U38             |logisticreg_accelHfu                 |    28|
|72    |          logisticreg_accelHfu_DSP48_0_U     |logisticreg_accelHfu_DSP48_0_247     |    28|
|73    |        logisticreg_accelHfu_U39             |logisticreg_accelHfu_186             |    28|
|74    |          logisticreg_accelHfu_DSP48_0_U     |logisticreg_accelHfu_DSP48_0_246     |    28|
|75    |        logisticreg_accelHfu_U40             |logisticreg_accelHfu_187             |    28|
|76    |          logisticreg_accelHfu_DSP48_0_U     |logisticreg_accelHfu_DSP48_0_245     |    28|
|77    |        logisticreg_accelHfu_U41             |logisticreg_accelHfu_188             |    28|
|78    |          logisticreg_accelHfu_DSP48_0_U     |logisticreg_accelHfu_DSP48_0_244     |    28|
|79    |        logisticreg_accelHfu_U42             |logisticreg_accelHfu_189             |    28|
|80    |          logisticreg_accelHfu_DSP48_0_U     |logisticreg_accelHfu_DSP48_0_243     |    28|
|81    |        logisticreg_accelHfu_U43             |logisticreg_accelHfu_190             |    28|
|82    |          logisticreg_accelHfu_DSP48_0_U     |logisticreg_accelHfu_DSP48_0_242     |    28|
|83    |        logisticreg_accelHfu_U44             |logisticreg_accelHfu_191             |    28|
|84    |          logisticreg_accelHfu_DSP48_0_U     |logisticreg_accelHfu_DSP48_0_241     |    28|
|85    |        logisticreg_accelHfu_U45             |logisticreg_accelHfu_192             |    28|
|86    |          logisticreg_accelHfu_DSP48_0_U     |logisticreg_accelHfu_DSP48_0_240     |    28|
|87    |        logisticreg_accelHfu_U46             |logisticreg_accelHfu_193             |    28|
|88    |          logisticreg_accelHfu_DSP48_0_U     |logisticreg_accelHfu_DSP48_0_239     |    28|
|89    |        logisticreg_accelHfu_U47             |logisticreg_accelHfu_194             |    28|
|90    |          logisticreg_accelHfu_DSP48_0_U     |logisticreg_accelHfu_DSP48_0_238     |    28|
|91    |        logisticreg_accelHfu_U48             |logisticreg_accelHfu_195             |    28|
|92    |          logisticreg_accelHfu_DSP48_0_U     |logisticreg_accelHfu_DSP48_0_237     |    28|
|93    |        logisticreg_accelHfu_U49             |logisticreg_accelHfu_196             |    28|
|94    |          logisticreg_accelHfu_DSP48_0_U     |logisticreg_accelHfu_DSP48_0_236     |    28|
|95    |        logisticreg_accelHfu_U50             |logisticreg_accelHfu_197             |    28|
|96    |          logisticreg_accelHfu_DSP48_0_U     |logisticreg_accelHfu_DSP48_0_235     |    28|
|97    |        logisticreg_accelHfu_U51             |logisticreg_accelHfu_198             |    28|
|98    |          logisticreg_accelHfu_DSP48_0_U     |logisticreg_accelHfu_DSP48_0_234     |    28|
|99    |        logisticreg_accelHfu_U52             |logisticreg_accelHfu_199             |    28|
|100   |          logisticreg_accelHfu_DSP48_0_U     |logisticreg_accelHfu_DSP48_0_233     |    28|
|101   |        logisticreg_accelHfu_U53             |logisticreg_accelHfu_200             |    28|
|102   |          logisticreg_accelHfu_DSP48_0_U     |logisticreg_accelHfu_DSP48_0_232     |    28|
|103   |        logisticreg_accelHfu_U54             |logisticreg_accelHfu_201             |    28|
|104   |          logisticreg_accelHfu_DSP48_0_U     |logisticreg_accelHfu_DSP48_0_231     |    28|
|105   |        logisticreg_accelHfu_U55             |logisticreg_accelHfu_202             |    28|
|106   |          logisticreg_accelHfu_DSP48_0_U     |logisticreg_accelHfu_DSP48_0_230     |    28|
|107   |        logisticreg_accelHfu_U56             |logisticreg_accelHfu_203             |    28|
|108   |          logisticreg_accelHfu_DSP48_0_U     |logisticreg_accelHfu_DSP48_0_229     |    28|
|109   |        logisticreg_accelHfu_U57             |logisticreg_accelHfu_204             |    28|
|110   |          logisticreg_accelHfu_DSP48_0_U     |logisticreg_accelHfu_DSP48_0_228     |    28|
|111   |        logisticreg_accelHfu_U58             |logisticreg_accelHfu_205             |    28|
|112   |          logisticreg_accelHfu_DSP48_0_U     |logisticreg_accelHfu_DSP48_0_227     |    28|
|113   |        logisticreg_accelHfu_U59             |logisticreg_accelHfu_206             |    28|
|114   |          logisticreg_accelHfu_DSP48_0_U     |logisticreg_accelHfu_DSP48_0_226     |    28|
|115   |        logisticreg_accelHfu_U60             |logisticreg_accelHfu_207             |    28|
|116   |          logisticreg_accelHfu_DSP48_0_U     |logisticreg_accelHfu_DSP48_0_225     |    28|
|117   |        logisticreg_accelHfu_U61             |logisticreg_accelHfu_208             |    28|
|118   |          logisticreg_accelHfu_DSP48_0_U     |logisticreg_accelHfu_DSP48_0_224     |    28|
|119   |        logisticreg_accelHfu_U62             |logisticreg_accelHfu_209             |    28|
|120   |          logisticreg_accelHfu_DSP48_0_U     |logisticreg_accelHfu_DSP48_0_223     |    28|
|121   |        logisticreg_accelHfu_U63             |logisticreg_accelHfu_210             |    28|
|122   |          logisticreg_accelHfu_DSP48_0_U     |logisticreg_accelHfu_DSP48_0_222     |    28|
|123   |        logisticreg_accelHfu_U64             |logisticreg_accelHfu_211             |    28|
|124   |          logisticreg_accelHfu_DSP48_0_U     |logisticreg_accelHfu_DSP48_0_221     |    28|
|125   |        logisticreg_accelHfu_U65             |logisticreg_accelHfu_212             |    28|
|126   |          logisticreg_accelHfu_DSP48_0_U     |logisticreg_accelHfu_DSP48_0_220     |    28|
|127   |        logisticreg_accelHfu_U66             |logisticreg_accelHfu_213             |    28|
|128   |          logisticreg_accelHfu_DSP48_0_U     |logisticreg_accelHfu_DSP48_0_219     |    28|
|129   |        logisticreg_accelHfu_U67             |logisticreg_accelHfu_214             |    28|
|130   |          logisticreg_accelHfu_DSP48_0_U     |logisticreg_accelHfu_DSP48_0_218     |    28|
|131   |        logisticreg_accelHfu_U68             |logisticreg_accelHfu_215             |    28|
|132   |          logisticreg_accelHfu_DSP48_0_U     |logisticreg_accelHfu_DSP48_0_217     |    28|
|133   |        logisticreg_accelHfu_U69             |logisticreg_accelHfu_216             |    28|
|134   |          logisticreg_accelHfu_DSP48_0_U     |logisticreg_accelHfu_DSP48_0         |    28|
|135   |        lut_V_U                              |compute_lut_V                        |    52|
|136   |          compute_lut_V_rom_U                |compute_lut_V_rom                    |    52|
|137   |      d_buf_0_V_U                            |dataflow_in_loop_IfE                 |    13|
|138   |        dataflow_in_loop_IfE_memcore_U       |dataflow_in_loop_IfE_memcore_153     |     1|
|139   |          dataflow_in_loop_IfE_memcore_ram_U |dataflow_in_loop_IfE_memcore_ram_154 |     1|
|140   |      d_buf_10_V_U                           |dataflow_in_loop_IfE_62              |    15|
|141   |        dataflow_in_loop_IfE_memcore_U       |dataflow_in_loop_IfE_memcore_151     |     1|
|142   |          dataflow_in_loop_IfE_memcore_ram_U |dataflow_in_loop_IfE_memcore_ram_152 |     1|
|143   |      d_buf_11_V_U                           |dataflow_in_loop_IfE_63              |    13|
|144   |        dataflow_in_loop_IfE_memcore_U       |dataflow_in_loop_IfE_memcore_149     |     1|
|145   |          dataflow_in_loop_IfE_memcore_ram_U |dataflow_in_loop_IfE_memcore_ram_150 |     1|
|146   |      d_buf_12_V_U                           |dataflow_in_loop_IfE_64              |    13|
|147   |        dataflow_in_loop_IfE_memcore_U       |dataflow_in_loop_IfE_memcore_147     |     1|
|148   |          dataflow_in_loop_IfE_memcore_ram_U |dataflow_in_loop_IfE_memcore_ram_148 |     1|
|149   |      d_buf_13_V_U                           |dataflow_in_loop_IfE_65              |    14|
|150   |        dataflow_in_loop_IfE_memcore_U       |dataflow_in_loop_IfE_memcore_145     |     1|
|151   |          dataflow_in_loop_IfE_memcore_ram_U |dataflow_in_loop_IfE_memcore_ram_146 |     1|
|152   |      d_buf_14_V_U                           |dataflow_in_loop_IfE_66              |    13|
|153   |        dataflow_in_loop_IfE_memcore_U       |dataflow_in_loop_IfE_memcore_143     |     1|
|154   |          dataflow_in_loop_IfE_memcore_ram_U |dataflow_in_loop_IfE_memcore_ram_144 |     1|
|155   |      d_buf_15_V_U                           |dataflow_in_loop_IfE_67              |    14|
|156   |        dataflow_in_loop_IfE_memcore_U       |dataflow_in_loop_IfE_memcore_141     |     1|
|157   |          dataflow_in_loop_IfE_memcore_ram_U |dataflow_in_loop_IfE_memcore_ram_142 |     1|
|158   |      d_buf_16_V_U                           |dataflow_in_loop_IfE_68              |    14|
|159   |        dataflow_in_loop_IfE_memcore_U       |dataflow_in_loop_IfE_memcore_139     |     1|
|160   |          dataflow_in_loop_IfE_memcore_ram_U |dataflow_in_loop_IfE_memcore_ram_140 |     1|
|161   |      d_buf_17_V_U                           |dataflow_in_loop_IfE_69              |    13|
|162   |        dataflow_in_loop_IfE_memcore_U       |dataflow_in_loop_IfE_memcore_137     |     1|
|163   |          dataflow_in_loop_IfE_memcore_ram_U |dataflow_in_loop_IfE_memcore_ram_138 |     1|
|164   |      d_buf_18_V_U                           |dataflow_in_loop_IfE_70              |    13|
|165   |        dataflow_in_loop_IfE_memcore_U       |dataflow_in_loop_IfE_memcore_135     |     1|
|166   |          dataflow_in_loop_IfE_memcore_ram_U |dataflow_in_loop_IfE_memcore_ram_136 |     1|
|167   |      d_buf_19_V_U                           |dataflow_in_loop_IfE_71              |    13|
|168   |        dataflow_in_loop_IfE_memcore_U       |dataflow_in_loop_IfE_memcore_133     |     1|
|169   |          dataflow_in_loop_IfE_memcore_ram_U |dataflow_in_loop_IfE_memcore_ram_134 |     1|
|170   |      d_buf_1_V_U                            |dataflow_in_loop_IfE_72              |    13|
|171   |        dataflow_in_loop_IfE_memcore_U       |dataflow_in_loop_IfE_memcore_131     |     1|
|172   |          dataflow_in_loop_IfE_memcore_ram_U |dataflow_in_loop_IfE_memcore_ram_132 |     1|
|173   |      d_buf_20_V_U                           |dataflow_in_loop_IfE_73              |    13|
|174   |        dataflow_in_loop_IfE_memcore_U       |dataflow_in_loop_IfE_memcore_129     |     1|
|175   |          dataflow_in_loop_IfE_memcore_ram_U |dataflow_in_loop_IfE_memcore_ram_130 |     1|
|176   |      d_buf_21_V_U                           |dataflow_in_loop_IfE_74              |    13|
|177   |        dataflow_in_loop_IfE_memcore_U       |dataflow_in_loop_IfE_memcore_127     |     1|
|178   |          dataflow_in_loop_IfE_memcore_ram_U |dataflow_in_loop_IfE_memcore_ram_128 |     1|
|179   |      d_buf_22_V_U                           |dataflow_in_loop_IfE_75              |    14|
|180   |        dataflow_in_loop_IfE_memcore_U       |dataflow_in_loop_IfE_memcore_125     |     1|
|181   |          dataflow_in_loop_IfE_memcore_ram_U |dataflow_in_loop_IfE_memcore_ram_126 |     1|
|182   |      d_buf_23_V_U                           |dataflow_in_loop_IfE_76              |    14|
|183   |        dataflow_in_loop_IfE_memcore_U       |dataflow_in_loop_IfE_memcore_123     |     1|
|184   |          dataflow_in_loop_IfE_memcore_ram_U |dataflow_in_loop_IfE_memcore_ram_124 |     1|
|185   |      d_buf_24_V_U                           |dataflow_in_loop_IfE_77              |    13|
|186   |        dataflow_in_loop_IfE_memcore_U       |dataflow_in_loop_IfE_memcore_121     |     1|
|187   |          dataflow_in_loop_IfE_memcore_ram_U |dataflow_in_loop_IfE_memcore_ram_122 |     1|
|188   |      d_buf_25_V_U                           |dataflow_in_loop_IfE_78              |    13|
|189   |        dataflow_in_loop_IfE_memcore_U       |dataflow_in_loop_IfE_memcore_119     |     1|
|190   |          dataflow_in_loop_IfE_memcore_ram_U |dataflow_in_loop_IfE_memcore_ram_120 |     1|
|191   |      d_buf_26_V_U                           |dataflow_in_loop_IfE_79              |    13|
|192   |        dataflow_in_loop_IfE_memcore_U       |dataflow_in_loop_IfE_memcore_117     |     1|
|193   |          dataflow_in_loop_IfE_memcore_ram_U |dataflow_in_loop_IfE_memcore_ram_118 |     1|
|194   |      d_buf_27_V_U                           |dataflow_in_loop_IfE_80              |    13|
|195   |        dataflow_in_loop_IfE_memcore_U       |dataflow_in_loop_IfE_memcore_115     |     1|
|196   |          dataflow_in_loop_IfE_memcore_ram_U |dataflow_in_loop_IfE_memcore_ram_116 |     1|
|197   |      d_buf_28_V_U                           |dataflow_in_loop_IfE_81              |    13|
|198   |        dataflow_in_loop_IfE_memcore_U       |dataflow_in_loop_IfE_memcore_113     |     1|
|199   |          dataflow_in_loop_IfE_memcore_ram_U |dataflow_in_loop_IfE_memcore_ram_114 |     1|
|200   |      d_buf_29_V_U                           |dataflow_in_loop_IfE_82              |    13|
|201   |        dataflow_in_loop_IfE_memcore_U       |dataflow_in_loop_IfE_memcore_111     |     1|
|202   |          dataflow_in_loop_IfE_memcore_ram_U |dataflow_in_loop_IfE_memcore_ram_112 |     1|
|203   |      d_buf_2_V_U                            |dataflow_in_loop_IfE_83              |    13|
|204   |        dataflow_in_loop_IfE_memcore_U       |dataflow_in_loop_IfE_memcore_109     |     1|
|205   |          dataflow_in_loop_IfE_memcore_ram_U |dataflow_in_loop_IfE_memcore_ram_110 |     1|
|206   |      d_buf_30_V_U                           |dataflow_in_loop_IfE_84              |    13|
|207   |        dataflow_in_loop_IfE_memcore_U       |dataflow_in_loop_IfE_memcore_107     |     1|
|208   |          dataflow_in_loop_IfE_memcore_ram_U |dataflow_in_loop_IfE_memcore_ram_108 |     1|
|209   |      d_buf_31_V_U                           |dataflow_in_loop_IfE_85              |    13|
|210   |        dataflow_in_loop_IfE_memcore_U       |dataflow_in_loop_IfE_memcore_105     |     1|
|211   |          dataflow_in_loop_IfE_memcore_ram_U |dataflow_in_loop_IfE_memcore_ram_106 |     1|
|212   |      d_buf_3_V_U                            |dataflow_in_loop_IfE_86              |    14|
|213   |        dataflow_in_loop_IfE_memcore_U       |dataflow_in_loop_IfE_memcore_103     |     1|
|214   |          dataflow_in_loop_IfE_memcore_ram_U |dataflow_in_loop_IfE_memcore_ram_104 |     1|
|215   |      d_buf_4_V_U                            |dataflow_in_loop_IfE_87              |    13|
|216   |        dataflow_in_loop_IfE_memcore_U       |dataflow_in_loop_IfE_memcore_101     |     1|
|217   |          dataflow_in_loop_IfE_memcore_ram_U |dataflow_in_loop_IfE_memcore_ram_102 |     1|
|218   |      d_buf_5_V_U                            |dataflow_in_loop_IfE_88              |    13|
|219   |        dataflow_in_loop_IfE_memcore_U       |dataflow_in_loop_IfE_memcore_99      |     1|
|220   |          dataflow_in_loop_IfE_memcore_ram_U |dataflow_in_loop_IfE_memcore_ram_100 |     1|
|221   |      d_buf_6_V_U                            |dataflow_in_loop_IfE_89              |    13|
|222   |        dataflow_in_loop_IfE_memcore_U       |dataflow_in_loop_IfE_memcore_97      |     1|
|223   |          dataflow_in_loop_IfE_memcore_ram_U |dataflow_in_loop_IfE_memcore_ram_98  |     1|
|224   |      d_buf_7_V_U                            |dataflow_in_loop_IfE_90              |    14|
|225   |        dataflow_in_loop_IfE_memcore_U       |dataflow_in_loop_IfE_memcore_95      |     1|
|226   |          dataflow_in_loop_IfE_memcore_ram_U |dataflow_in_loop_IfE_memcore_ram_96  |     1|
|227   |      d_buf_8_V_U                            |dataflow_in_loop_IfE_91              |    13|
|228   |        dataflow_in_loop_IfE_memcore_U       |dataflow_in_loop_IfE_memcore_93      |     1|
|229   |          dataflow_in_loop_IfE_memcore_ram_U |dataflow_in_loop_IfE_memcore_ram_94  |     1|
|230   |      d_buf_9_V_U                            |dataflow_in_loop_IfE_92              |    13|
|231   |        dataflow_in_loop_IfE_memcore_U       |dataflow_in_loop_IfE_memcore         |     1|
|232   |          dataflow_in_loop_IfE_memcore_ram_U |dataflow_in_loop_IfE_memcore_ram     |     1|
|233   |      i_c_U                                  |fifo_w32_d1_A                        |    46|
|234   |        U_fifo_w32_d1_A_ram                  |fifo_w32_d1_A_shiftReg               |    36|
|235   |      j_c_U                                  |fifo_w3_d1_A                         |    18|
|236   |        U_fifo_w3_d1_A_ram                   |fifo_w3_d1_A_shiftReg                |     9|
|237   |  theta_stored_V_0_U                         |logisticreg_accelbek                 |   100|
|238   |    logisticreg_accelbek_ram_u               |logisticreg_accelbek_ram_61          |    54|
|239   |  theta_stored_V_10_U                        |logisticreg_accelbek_0               |   100|
|240   |    logisticreg_accelbek_ram_u               |logisticreg_accelbek_ram_60          |    54|
|241   |  theta_stored_V_11_U                        |logisticreg_accelbek_1               |   100|
|242   |    logisticreg_accelbek_ram_u               |logisticreg_accelbek_ram_59          |    54|
|243   |  theta_stored_V_12_U                        |logisticreg_accelbek_2               |   100|
|244   |    logisticreg_accelbek_ram_u               |logisticreg_accelbek_ram_58          |    54|
|245   |  theta_stored_V_13_U                        |logisticreg_accelbek_3               |   100|
|246   |    logisticreg_accelbek_ram_u               |logisticreg_accelbek_ram_57          |    54|
|247   |  theta_stored_V_14_U                        |logisticreg_accelbek_4               |   100|
|248   |    logisticreg_accelbek_ram_u               |logisticreg_accelbek_ram_56          |    54|
|249   |  theta_stored_V_15_U                        |logisticreg_accelbek_5               |   100|
|250   |    logisticreg_accelbek_ram_u               |logisticreg_accelbek_ram_55          |    54|
|251   |  theta_stored_V_16_U                        |logisticreg_accelbek_6               |   100|
|252   |    logisticreg_accelbek_ram_u               |logisticreg_accelbek_ram_54          |    54|
|253   |  theta_stored_V_17_U                        |logisticreg_accelbek_7               |   100|
|254   |    logisticreg_accelbek_ram_u               |logisticreg_accelbek_ram_53          |    54|
|255   |  theta_stored_V_18_U                        |logisticreg_accelbek_8               |   100|
|256   |    logisticreg_accelbek_ram_u               |logisticreg_accelbek_ram_52          |    54|
|257   |  theta_stored_V_19_U                        |logisticreg_accelbek_9               |   100|
|258   |    logisticreg_accelbek_ram_u               |logisticreg_accelbek_ram_51          |    54|
|259   |  theta_stored_V_1_U                         |logisticreg_accelbek_10              |   100|
|260   |    logisticreg_accelbek_ram_u               |logisticreg_accelbek_ram_50          |    54|
|261   |  theta_stored_V_20_U                        |logisticreg_accelbek_11              |   100|
|262   |    logisticreg_accelbek_ram_u               |logisticreg_accelbek_ram_49          |    54|
|263   |  theta_stored_V_21_U                        |logisticreg_accelbek_12              |   100|
|264   |    logisticreg_accelbek_ram_u               |logisticreg_accelbek_ram_48          |    54|
|265   |  theta_stored_V_22_U                        |logisticreg_accelbek_13              |   100|
|266   |    logisticreg_accelbek_ram_u               |logisticreg_accelbek_ram_47          |    54|
|267   |  theta_stored_V_23_U                        |logisticreg_accelbek_14              |   100|
|268   |    logisticreg_accelbek_ram_u               |logisticreg_accelbek_ram_46          |    54|
|269   |  theta_stored_V_24_U                        |logisticreg_accelbek_15              |   100|
|270   |    logisticreg_accelbek_ram_u               |logisticreg_accelbek_ram_45          |    54|
|271   |  theta_stored_V_25_U                        |logisticreg_accelbek_16              |   100|
|272   |    logisticreg_accelbek_ram_u               |logisticreg_accelbek_ram_44          |    54|
|273   |  theta_stored_V_26_U                        |logisticreg_accelbek_17              |   100|
|274   |    logisticreg_accelbek_ram_u               |logisticreg_accelbek_ram_43          |    54|
|275   |  theta_stored_V_27_U                        |logisticreg_accelbek_18              |   100|
|276   |    logisticreg_accelbek_ram_u               |logisticreg_accelbek_ram_42          |    54|
|277   |  theta_stored_V_28_U                        |logisticreg_accelbek_19              |   100|
|278   |    logisticreg_accelbek_ram_u               |logisticreg_accelbek_ram_41          |    54|
|279   |  theta_stored_V_29_U                        |logisticreg_accelbek_20              |   100|
|280   |    logisticreg_accelbek_ram_u               |logisticreg_accelbek_ram_40          |    54|
|281   |  theta_stored_V_2_U                         |logisticreg_accelbek_21              |   100|
|282   |    logisticreg_accelbek_ram_u               |logisticreg_accelbek_ram_39          |    54|
|283   |  theta_stored_V_30_U                        |logisticreg_accelbek_22              |   100|
|284   |    logisticreg_accelbek_ram_u               |logisticreg_accelbek_ram_38          |    54|
|285   |  theta_stored_V_31_U                        |logisticreg_accelbek_23              |   101|
|286   |    logisticreg_accelbek_ram_u               |logisticreg_accelbek_ram_37          |    55|
|287   |  theta_stored_V_3_U                         |logisticreg_accelbek_24              |   100|
|288   |    logisticreg_accelbek_ram_u               |logisticreg_accelbek_ram_36          |    54|
|289   |  theta_stored_V_4_U                         |logisticreg_accelbek_25              |   100|
|290   |    logisticreg_accelbek_ram_u               |logisticreg_accelbek_ram_35          |    54|
|291   |  theta_stored_V_5_U                         |logisticreg_accelbek_26              |   100|
|292   |    logisticreg_accelbek_ram_u               |logisticreg_accelbek_ram_34          |    54|
|293   |  theta_stored_V_6_U                         |logisticreg_accelbek_27              |   100|
|294   |    logisticreg_accelbek_ram_u               |logisticreg_accelbek_ram_33          |    54|
|295   |  theta_stored_V_7_U                         |logisticreg_accelbek_28              |   100|
|296   |    logisticreg_accelbek_ram_u               |logisticreg_accelbek_ram_32          |    54|
|297   |  theta_stored_V_8_U                         |logisticreg_accelbek_29              |   100|
|298   |    logisticreg_accelbek_ram_u               |logisticreg_accelbek_ram_31          |    54|
|299   |  theta_stored_V_9_U                         |logisticreg_accelbek_30              |   100|
|300   |    logisticreg_accelbek_ram_u               |logisticreg_accelbek_ram             |    54|
+------+---------------------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:02 ; elapsed = 00:02:20 . Memory (MB): peak = 1944.824 ; gain = 713.910 ; free physical = 2792 ; free virtual = 8523
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1973 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:47 ; elapsed = 00:02:03 . Memory (MB): peak = 1944.824 ; gain = 254.293 ; free physical = 2818 ; free virtual = 8550
Synthesis Optimization Complete : Time (s): cpu = 00:02:02 ; elapsed = 00:02:20 . Memory (MB): peak = 1944.832 ; gain = 713.910 ; free physical = 2821 ; free virtual = 8552
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1479 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 800 instances were transformed.
  RAM32X1S => RAM32X1S (RAMS32): 800 instances

297 Infos, 377 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:11 ; elapsed = 00:02:36 . Memory (MB): peak = 1994.969 ; gain = 764.055 ; free physical = 1363 ; free virtual = 7098
INFO: [Common 17-1381] The checkpoint '/home/sx233/spam_filter/hls.prj/solution/impl/verilog/project.runs/synth_1/logisticreg_accel.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2025.855 ; gain = 30.887 ; free physical = 183 ; free virtual = 5906
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:10 . Memory (MB): peak = 2025.855 ; gain = 0.000 ; free physical = 158 ; free virtual = 5336
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:10 . Memory (MB): peak = 2025.855 ; gain = 0.000 ; free physical = 158 ; free virtual = 5336
INFO: [Common 17-206] Exiting Vivado at Wed Sep 20 14:43:38 2017...
[Wed Sep 20 14:43:42 2017] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00.30 ; elapsed = 00:03:41 . Memory (MB): peak = 1236.918 ; gain = 7.000 ; free physical = 476 ; free virtual = 5653
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z045ffg900-2
INFO: [Netlist 29-17] Analyzing 1479 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1_sdx
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/logisticreg_accel.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/logisticreg_accel.xdc:2]
Finished Parsing XDC File [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/logisticreg_accel.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 800 instances were transformed.
  RAM32X1S => RAM32X1S (RAMS32): 800 instances

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:51 . Memory (MB): peak = 1665.648 ; gain = 428.730 ; free physical = 1420 ; free virtual = 6556
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:07 . Memory (MB): peak = 1665.648 ; gain = 0.000 ; free physical = 1420 ; free virtual = 6555
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:07 . Memory (MB): peak = 1665.648 ; gain = 0.000 ; free physical = 1420 ; free virtual = 6555
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:27 ; elapsed = 00:01:20 . Memory (MB): peak = 2288.254 ; gain = 622.605 ; free physical = 1888 ; free virtual = 6187
[Wed Sep 20 14:46:18 2017] Launched impl_1...
Run output will be captured here: /home/sx233/spam_filter/hls.prj/solution/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 2330.266 ; gain = 42.012 ; free physical = 1905 ; free virtual = 6207
[Wed Sep 20 14:46:18 2017] Waiting for impl_1 to finish...


*** Running vivado
    with args -log logisticreg_accel.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source logisticreg_accel.tcl -notrace



****** Vivado v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
  **** IP Build 1908669 on Thu Jun 22 19:20:41 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1460] Use of init.tcl in /scratch/xilinx/SDx/2017.1/Vivado/scripts/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script '/scratch/xilinx/SDx/2017.1/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 16 enabled.
enable_beta_device: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1230.922 ; gain = 48.781 ; free physical = 1706 ; free virtual = 6016
Loaded SDSoC Platform Tcl Library
source logisticreg_accel.tcl -notrace
Command: open_checkpoint /home/sx233/spam_filter/hls.prj/solution/impl/verilog/project.runs/impl_1/logisticreg_accel.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1231.922 ; gain = 1.000 ; free physical = 1705 ; free virtual = 6015
INFO: [Netlist 29-17] Analyzing 1479 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1_sdx
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/project.runs/impl_1/.Xil/Vivado-7335-en-ec-zhang05.coecis.cornell.edu/dcp3/logisticreg_accel.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/logisticreg_accel.xdc:2]
Finished Parsing XDC File [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/project.runs/impl_1/.Xil/Vivado-7335-en-ec-zhang05.coecis.cornell.edu/dcp3/logisticreg_accel.xdc]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 800 instances were transformed.
  RAM32X1S => RAM32X1S (RAMS32): 800 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.1_sdx (64-bit) build 1915620
open_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:43 . Memory (MB): peak = 1594.492 ; gain = 363.570 ; free physical = 1339 ; free virtual = 5649
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.08' and will expire in -20 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1705.523 ; gain = 111.031 ; free physical = 1330 ; free virtual = 5643
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10ba38e8c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2274.098 ; gain = 70.027 ; free physical = 906 ; free virtual = 5223
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 170 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1a91d4f49

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2274.098 ; gain = 70.027 ; free physical = 897 ; free virtual = 5216
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 163d9da4b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2274.098 ; gain = 70.027 ; free physical = 895 ; free virtual = 5214
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 163d9da4b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2274.098 ; gain = 70.027 ; free physical = 894 ; free virtual = 5214
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 163d9da4b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2274.098 ; gain = 70.027 ; free physical = 894 ; free virtual = 5214
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2274.098 ; gain = 0.000 ; free physical = 894 ; free virtual = 5214
Ending Logic Optimization Task | Checksum: 163d9da4b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2274.098 ; gain = 70.027 ; free physical = 894 ; free virtual = 5214

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 32 BRAM(s) out of a total of 65 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 32 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 32 Total Ports: 130
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: c76da079

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2671.246 ; gain = 0.000 ; free physical = 848 ; free virtual = 5180
Ending Power Optimization Task | Checksum: c76da079

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2671.246 ; gain = 397.148 ; free physical = 859 ; free virtual = 5191
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 2671.246 ; gain = 1076.754 ; free physical = 859 ; free virtual = 5191
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/sx233/spam_filter/hls.prj/solution/impl/verilog/project.runs/impl_1/logisticreg_accel_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2671.246 ; gain = 0.000 ; free physical = 837 ; free virtual = 5173
Command: report_drc -file logisticreg_accel_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sx233/spam_filter/hls.prj/solution/impl/verilog/project.runs/impl_1/logisticreg_accel_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2671.246 ; gain = 0.000 ; free physical = 818 ; free virtual = 5165
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.08' and will expire in -20 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2671.246 ; gain = 0.000 ; free physical = 815 ; free virtual = 5163
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 0063b947

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2671.246 ; gain = 0.000 ; free physical = 815 ; free virtual = 5163
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2671.246 ; gain = 0.000 ; free physical = 841 ; free virtual = 5189

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4440d435

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2671.246 ; gain = 0.000 ; free physical = 800 ; free virtual = 5156

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: af6e7ece

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2671.246 ; gain = 0.000 ; free physical = 780 ; free virtual = 5144

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: af6e7ece

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2671.246 ; gain = 0.000 ; free physical = 781 ; free virtual = 5144
Phase 1 Placer Initialization | Checksum: af6e7ece

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2671.246 ; gain = 0.000 ; free physical = 781 ; free virtual = 5144

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 193a49426

Time (s): cpu = 00:01:08 ; elapsed = 00:00:46 . Memory (MB): peak = 2671.246 ; gain = 0.000 ; free physical = 728 ; free virtual = 5095

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 193a49426

Time (s): cpu = 00:01:08 ; elapsed = 00:00:46 . Memory (MB): peak = 2671.246 ; gain = 0.000 ; free physical = 728 ; free virtual = 5095

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19c1261c7

Time (s): cpu = 00:01:15 ; elapsed = 00:00:51 . Memory (MB): peak = 2671.246 ; gain = 0.000 ; free physical = 722 ; free virtual = 5090

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1430544c3

Time (s): cpu = 00:01:15 ; elapsed = 00:00:51 . Memory (MB): peak = 2671.246 ; gain = 0.000 ; free physical = 722 ; free virtual = 5090

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1430544c3

Time (s): cpu = 00:01:15 ; elapsed = 00:00:51 . Memory (MB): peak = 2671.246 ; gain = 0.000 ; free physical = 722 ; free virtual = 5090

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1611fd9c8

Time (s): cpu = 00:01:17 ; elapsed = 00:00:53 . Memory (MB): peak = 2671.246 ; gain = 0.000 ; free physical = 722 ; free virtual = 5090

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1f42d9402

Time (s): cpu = 00:01:20 ; elapsed = 00:00:56 . Memory (MB): peak = 2671.246 ; gain = 0.000 ; free physical = 709 ; free virtual = 5077

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 169f36155

Time (s): cpu = 00:01:21 ; elapsed = 00:00:57 . Memory (MB): peak = 2671.246 ; gain = 0.000 ; free physical = 709 ; free virtual = 5078

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 169f36155

Time (s): cpu = 00:01:21 ; elapsed = 00:00:57 . Memory (MB): peak = 2671.246 ; gain = 0.000 ; free physical = 709 ; free virtual = 5078
Phase 3 Detail Placement | Checksum: 169f36155

Time (s): cpu = 00:01:21 ; elapsed = 00:00:57 . Memory (MB): peak = 2671.246 ; gain = 0.000 ; free physical = 709 ; free virtual = 5078

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 10c903ae1

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 10c903ae1

Time (s): cpu = 00:01:32 ; elapsed = 00:01:03 . Memory (MB): peak = 2671.246 ; gain = 0.000 ; free physical = 695 ; free virtual = 5064
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.757. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 72115381

Time (s): cpu = 00:01:33 ; elapsed = 00:01:03 . Memory (MB): peak = 2671.246 ; gain = 0.000 ; free physical = 695 ; free virtual = 5064
Phase 4.1 Post Commit Optimization | Checksum: 72115381

Time (s): cpu = 00:01:33 ; elapsed = 00:01:03 . Memory (MB): peak = 2671.246 ; gain = 0.000 ; free physical = 695 ; free virtual = 5064

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 72115381

Time (s): cpu = 00:01:33 ; elapsed = 00:01:03 . Memory (MB): peak = 2671.246 ; gain = 0.000 ; free physical = 703 ; free virtual = 5072

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 72115381

Time (s): cpu = 00:01:33 ; elapsed = 00:01:03 . Memory (MB): peak = 2671.246 ; gain = 0.000 ; free physical = 705 ; free virtual = 5074

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 8d0a6e86

Time (s): cpu = 00:01:33 ; elapsed = 00:01:04 . Memory (MB): peak = 2671.246 ; gain = 0.000 ; free physical = 705 ; free virtual = 5074
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 8d0a6e86

Time (s): cpu = 00:01:34 ; elapsed = 00:01:04 . Memory (MB): peak = 2671.246 ; gain = 0.000 ; free physical = 705 ; free virtual = 5074
Ending Placer Task | Checksum: 6e12a99f

Time (s): cpu = 00:01:34 ; elapsed = 00:01:04 . Memory (MB): peak = 2671.246 ; gain = 0.000 ; free physical = 759 ; free virtual = 5128
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:38 ; elapsed = 00:01:06 . Memory (MB): peak = 2671.246 ; gain = 0.000 ; free physical = 760 ; free virtual = 5129
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2671.246 ; gain = 0.000 ; free physical = 742 ; free virtual = 5128
INFO: [Common 17-1381] The checkpoint '/home/sx233/spam_filter/hls.prj/solution/impl/verilog/project.runs/impl_1/logisticreg_accel_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2671.246 ; gain = 0.000 ; free physical = 757 ; free virtual = 5131
report_io: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:06 . Memory (MB): peak = 2671.246 ; gain = 0.000 ; free physical = 702 ; free virtual = 5076
report_io: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:06 . Memory (MB): peak = 2671.246 ; gain = 0.000 ; free physical = 719 ; free virtual = 5093
report_utilization: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:06 . Memory (MB): peak = 2671.246 ; gain = 0.000 ; free physical = 605 ; free virtual = 4979
report_utilization: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:06 . Memory (MB): peak = 2671.246 ; gain = 0.000 ; free physical = 605 ; free virtual = 4979
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:06 . Memory (MB): peak = 2671.246 ; gain = 0.000 ; free physical = 602 ; free virtual = 4976
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:06 . Memory (MB): peak = 2671.246 ; gain = 0.000 ; free physical = 602 ; free virtual = 4976
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.08' and will expire in -20 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
54 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2671.246 ; gain = 0.000 ; free physical = 539 ; free virtual = 4929
INFO: [Common 17-1381] The checkpoint '/home/sx233/spam_filter/hls.prj/solution/impl/verilog/project.runs/impl_1/logisticreg_accel_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2671.246 ; gain = 0.000 ; free physical = 440 ; free virtual = 4819
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.08' and will expire in -20 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 2c27e58c ConstDB: 0 ShapeSum: 41eac413 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "data_V_q0[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_V_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_V_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "last[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "last[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "last[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "last[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "last[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "last[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "last[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "last[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "last[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "last[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "last[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "last[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "last[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "last[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "last[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "last[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "last[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "last[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "last[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "last[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "last[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "last[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "last[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "last[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "last[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "last[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "last[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "last[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "last[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "last[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "last[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "last[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "last[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "last[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "last[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "last[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "last[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "last[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "last[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "last[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "last[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "last[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "last[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "last[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "last[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "last[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "last[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "last[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "label_V_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "label_V_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "label_V_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "label_V_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "label_V_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "label_V_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "label_V_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "label_V_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "label_V_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "label_V_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "label_V_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "label_V_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "label_V_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "label_V_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "label_V_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "label_V_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_training[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_training[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_training[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_training[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 104fc69ba

Time (s): cpu = 00:02:02 ; elapsed = 00:01:58 . Memory (MB): peak = 2671.246 ; gain = 0.000 ; free physical = 1640 ; free virtual = 5110

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 104fc69ba

Time (s): cpu = 00:02:03 ; elapsed = 00:01:59 . Memory (MB): peak = 2671.246 ; gain = 0.000 ; free physical = 1621 ; free virtual = 5094

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 104fc69ba

Time (s): cpu = 00:02:03 ; elapsed = 00:02:00 . Memory (MB): peak = 2671.246 ; gain = 0.000 ; free physical = 1591 ; free virtual = 5066

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 104fc69ba

Time (s): cpu = 00:02:03 ; elapsed = 00:02:00 . Memory (MB): peak = 2671.246 ; gain = 0.000 ; free physical = 1591 ; free virtual = 5066
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16ae3f44b

Time (s): cpu = 00:02:16 ; elapsed = 00:02:08 . Memory (MB): peak = 2679.695 ; gain = 8.449 ; free physical = 2138 ; free virtual = 5645
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.826  | TNS=0.000  | WHS=-0.252 | THS=-208.719|

Phase 2 Router Initialization | Checksum: 186425857

Time (s): cpu = 00:02:22 ; elapsed = 00:02:11 . Memory (MB): peak = 2679.695 ; gain = 8.449 ; free physical = 2813 ; free virtual = 6326

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 37ab77ba

Time (s): cpu = 00:02:33 ; elapsed = 00:02:15 . Memory (MB): peak = 2697.684 ; gain = 26.438 ; free physical = 4313 ; free virtual = 7883

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 313
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.382  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e1afd015

Time (s): cpu = 00:04:22 ; elapsed = 00:02:54 . Memory (MB): peak = 2697.684 ; gain = 26.438 ; free physical = 8202 ; free virtual = 12027

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.382  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 170997560

Time (s): cpu = 00:04:32 ; elapsed = 00:02:59 . Memory (MB): peak = 2697.684 ; gain = 26.438 ; free physical = 7634 ; free virtual = 11602
Phase 4 Rip-up And Reroute | Checksum: 170997560

Time (s): cpu = 00:04:32 ; elapsed = 00:02:59 . Memory (MB): peak = 2697.684 ; gain = 26.438 ; free physical = 7644 ; free virtual = 11612

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 170997560

Time (s): cpu = 00:04:32 ; elapsed = 00:02:59 . Memory (MB): peak = 2697.684 ; gain = 26.438 ; free physical = 7644 ; free virtual = 11612

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 170997560

Time (s): cpu = 00:04:33 ; elapsed = 00:02:59 . Memory (MB): peak = 2697.684 ; gain = 26.438 ; free physical = 7641 ; free virtual = 11609
Phase 5 Delay and Skew Optimization | Checksum: 170997560

Time (s): cpu = 00:04:33 ; elapsed = 00:02:59 . Memory (MB): peak = 2697.684 ; gain = 26.438 ; free physical = 7640 ; free virtual = 11609

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1242fb339

Time (s): cpu = 00:04:35 ; elapsed = 00:03:00 . Memory (MB): peak = 2697.684 ; gain = 26.438 ; free physical = 7725 ; free virtual = 11698
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.395  | TNS=0.000  | WHS=0.092  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b6ad03b1

Time (s): cpu = 00:04:35 ; elapsed = 00:03:00 . Memory (MB): peak = 2697.684 ; gain = 26.438 ; free physical = 7716 ; free virtual = 11689
Phase 6 Post Hold Fix | Checksum: 1b6ad03b1

Time (s): cpu = 00:04:35 ; elapsed = 00:03:00 . Memory (MB): peak = 2697.684 ; gain = 26.438 ; free physical = 7712 ; free virtual = 11686

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.0045 %
  Global Horizontal Routing Utilization  = 1.32956 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ccfaac28

Time (s): cpu = 00:04:36 ; elapsed = 00:03:00 . Memory (MB): peak = 2697.684 ; gain = 26.438 ; free physical = 7763 ; free virtual = 11739

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ccfaac28

Time (s): cpu = 00:04:36 ; elapsed = 00:03:00 . Memory (MB): peak = 2697.684 ; gain = 26.438 ; free physical = 7762 ; free virtual = 11738

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 21d1d6217

Time (s): cpu = 00:04:37 ; elapsed = 00:03:02 . Memory (MB): peak = 2697.684 ; gain = 26.438 ; free physical = 7689 ; free virtual = 11667

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.395  | TNS=0.000  | WHS=0.092  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 21d1d6217

Time (s): cpu = 00:04:37 ; elapsed = 00:03:02 . Memory (MB): peak = 2697.684 ; gain = 26.438 ; free physical = 7674 ; free virtual = 11653
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:37 ; elapsed = 00:03:02 . Memory (MB): peak = 2697.684 ; gain = 26.438 ; free physical = 7730 ; free virtual = 11709

Routing Is Done.
69 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:42 ; elapsed = 00:03:04 . Memory (MB): peak = 2697.684 ; gain = 26.438 ; free physical = 7727 ; free virtual = 11706
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2727.695 ; gain = 0.000 ; free physical = 7557 ; free virtual = 11421
INFO: [Common 17-1381] The checkpoint '/home/sx233/spam_filter/hls.prj/solution/impl/verilog/project.runs/impl_1/logisticreg_accel_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2728.695 ; gain = 31.012 ; free physical = 9874 ; free virtual = 13740
Command: report_drc -file logisticreg_accel_drc_routed.rpt -pb logisticreg_accel_drc_routed.pb -rpx logisticreg_accel_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sx233/spam_filter/hls.prj/solution/impl/verilog/project.runs/impl_1/logisticreg_accel_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2847.742 ; gain = 119.047 ; free physical = 9601 ; free virtual = 13578
Command: report_methodology -file logisticreg_accel_methodology_drc_routed.rpt -rpx logisticreg_accel_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/sx233/spam_filter/hls.prj/solution/impl/verilog/project.runs/impl_1/logisticreg_accel_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2847.742 ; gain = 0.000 ; free physical = 10282 ; free virtual = 14290
Command: report_power -file logisticreg_accel_power_routed.rpt -pb logisticreg_accel_power_summary_routed.pb -rpx logisticreg_accel_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
76 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2847.742 ; gain = 0.000 ; free physical = 9847 ; free virtual = 13879
report_clock_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2847.742 ; gain = 0.000 ; free physical = 9522 ; free virtual = 13577
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2847.742 ; gain = 0.000 ; free physical = 9367 ; free virtual = 13425
INFO: [Common 17-206] Exiting Vivado at Wed Sep 20 14:55:24 2017...
[Wed Sep 20 14:55:30 2017] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.35 ; elapsed = 00:09:12 . Memory (MB): peak = 2337.266 ; gain = 7.000 ; free physical = 11077 ; free virtual = 15177
INFO: [Netlist 29-17] Analyzing 1479 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1_sdx
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/.Xil/Vivado-3429-en-ec-zhang05.coecis.cornell.edu/dcp4/logisticreg_accel.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/logisticreg_accel.xdc:2]
Finished Parsing XDC File [/home/sx233/spam_filter/hls.prj/solution/impl/verilog/.Xil/Vivado-3429-en-ec-zhang05.coecis.cornell.edu/dcp4/logisticreg_accel.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2475.258 ; gain = 17.672 ; free physical = 10820 ; free virtual = 14945
Restored from archive | CPU: 1.430000 secs | Memory: 17.036964 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2475.258 ; gain = 17.672 ; free physical = 10872 ; free virtual = 14997
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 800 instances were transformed.
  RAM32X1S => RAM32X1S (RAMS32): 800 instances

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2475.258 ; gain = 137.992 ; free physical = 11095 ; free virtual = 15197
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2664.277 ; gain = 189.020 ; free physical = 10987 ; free virtual = 15097
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2746.305 ; gain = 82.027 ; free physical = 10976 ; free virtual = 15087
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2746.305 ; gain = 82.027 ; free physical = 10976 ; free virtual = 15087


Implementation tool: Xilinx Vivado v.2017.1_sdx
Project:             hls.prj
Solution:            solution
Device target:       xc7z045ffg900-2
Report date:         Wed Sep 20 14:56:02 EDT 2017

#=== Post-Implementation Resource usage ===
SLICE:         2037
LUT:           5807
FF:            3168
DSP:            160
BRAM:            66
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    4.418
CP achieved post-implementation:    8.604
Timing met
INFO: [Common 17-206] Exiting Vivado at Wed Sep 20 14:56:02 2017...
INFO: [HLS 200-112] Total elapsed time: 1187.02 seconds; peak allocated memory: 0.318 MB.
