-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity case_3_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m27_19_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    in_data_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    in_data_0_ce0 : OUT STD_LOGIC;
    in_data_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    sext_ln247 : IN STD_LOGIC_VECTOR (6 downto 0);
    in_data_12_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    in_data_12_ce0 : OUT STD_LOGIC;
    in_data_12_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    sext_ln22_4 : IN STD_LOGIC_VECTOR (7 downto 0);
    sext_ln241 : IN STD_LOGIC_VECTOR (8 downto 0);
    conv3_i12_i4097189_phi_reload : IN STD_LOGIC_VECTOR (2 downto 0);
    m120_cast : IN STD_LOGIC_VECTOR (4 downto 0);
    sext_ln108 : IN STD_LOGIC_VECTOR (3 downto 0);
    m27_21_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    m27_21_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of case_3_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_200 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv8_40 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln241_fu_218_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal sext_ln108_cast_fu_171_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln108_cast_reg_428 : STD_LOGIC_VECTOR (5 downto 0);
    signal m120_cast_cast_fu_175_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal m120_cast_cast_reg_433 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln22_4_cast_fu_179_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln22_4_cast_reg_438 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln247_cast_fu_183_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln247_cast_reg_443 : STD_LOGIC_VECTOR (8 downto 0);
    signal conv3_i12_i4097189_phi_reload_cast_fu_187_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal conv3_i12_i4097189_phi_reload_cast_reg_448 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln241_cast_fu_191_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln241_cast_reg_453 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln241_reg_458 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln262_fu_341_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln262_reg_472 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln262_3_fu_354_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln262_3_reg_477 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln243_fu_274_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal m27_fu_80 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal m27_8_fu_384_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal i_n12_2_fu_84 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal add_ln243_fu_280_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_i_n12_2_load : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten123_fu_88 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal select_ln242_fu_292_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_indvar_flatten123_load : STD_LOGIC_VECTOR (7 downto 0);
    signal indvar_flatten136_fu_92 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal add_ln241_fu_224_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_sig_allocacmp_indvar_flatten136_load : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal in_data_0_ce0_local : STD_LOGIC;
    signal in_data_12_ce0_local : STD_LOGIC;
    signal icmp_ln242_fu_236_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln243_fu_248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln22_fu_242_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln22_fu_254_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln22_fu_260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln22_fu_266_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln242_fu_286_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal m122_fu_319_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal m122_fu_319_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln254_fu_328_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal m126_fu_332_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln262_fu_337_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln262_2_fu_346_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln262_2_fu_350_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln83_fu_324_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln262_1_fu_363_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln262_3_fu_371_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln262_1_fu_366_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln262_4_fu_374_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln262_4_fu_380_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component case_3_mul_8s_7s_9_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        dout : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component case_3_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_8s_7s_9_1_1_U104 : component case_3_mul_8s_7s_9_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 7,
        dout_WIDTH => 9)
    port map (
        din0 => in_data_0_q0,
        din1 => m122_fu_319_p1,
        dout => m122_fu_319_p2);

    flow_control_loop_pipe_sequential_init_U : component case_3_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    i_n12_2_fu_84_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln241_fu_218_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_n12_2_fu_84 <= add_ln243_fu_280_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_n12_2_fu_84 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten123_fu_88_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln241_fu_218_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten123_fu_88 <= select_ln242_fu_292_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten123_fu_88 <= ap_const_lv8_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten136_fu_92_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln241_fu_218_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten136_fu_92 <= add_ln241_fu_224_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten136_fu_92 <= ap_const_lv10_0;
                end if;
            end if; 
        end if;
    end process;

    m27_fu_80_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    m27_fu_80 <= m27_19_reload;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    m27_fu_80 <= m27_8_fu_384_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln262_3_reg_477 <= add_ln262_3_fu_354_p2;
                add_ln262_reg_472 <= add_ln262_fu_341_p2;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                conv3_i12_i4097189_phi_reload_cast_reg_448 <= conv3_i12_i4097189_phi_reload_cast_fu_187_p1;
                icmp_ln241_reg_458 <= icmp_ln241_fu_218_p2;
                m120_cast_cast_reg_433 <= m120_cast_cast_fu_175_p1;
                sext_ln108_cast_reg_428 <= sext_ln108_cast_fu_171_p1;
                sext_ln22_4_cast_reg_438 <= sext_ln22_4_cast_fu_179_p1;
                sext_ln241_cast_reg_453 <= sext_ln241_cast_fu_191_p1;
                sext_ln247_cast_reg_443 <= sext_ln247_cast_fu_183_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln241_fu_224_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten136_load) + unsigned(ap_const_lv10_1));
    add_ln242_fu_286_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten123_load) + unsigned(ap_const_lv8_1));
    add_ln243_fu_280_p2 <= std_logic_vector(unsigned(select_ln22_fu_266_p3) + unsigned(ap_const_lv4_1));
    add_ln262_1_fu_366_p2 <= std_logic_vector(signed(sext_ln262_1_fu_363_p1) + signed(conv3_i12_i4097189_phi_reload_cast_reg_448));
    add_ln262_2_fu_346_p2 <= std_logic_vector(signed(m120_cast_cast_reg_433) + signed(sext_ln108_cast_reg_428));
    add_ln262_3_fu_354_p2 <= std_logic_vector(signed(sext_ln262_2_fu_350_p1) + signed(sext_ln83_fu_324_p1));
    add_ln262_4_fu_374_p2 <= std_logic_vector(signed(sext_ln262_3_fu_371_p1) + signed(add_ln262_1_fu_366_p2));
    add_ln262_fu_341_p2 <= std_logic_vector(signed(sext_ln241_cast_reg_453) + signed(sext_ln262_fu_337_p1));
    and_ln22_fu_254_p2 <= (xor_ln22_fu_242_p2 and icmp_ln243_fu_248_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln241_fu_218_p2)
    begin
        if (((icmp_ln241_fu_218_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter1_reg, ap_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_n12_2_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_n12_2_fu_84)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i_n12_2_load <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_i_n12_2_load <= i_n12_2_fu_84;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten123_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten123_fu_88)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_indvar_flatten123_load <= ap_const_lv8_0;
        else 
            ap_sig_allocacmp_indvar_flatten123_load <= indvar_flatten123_fu_88;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten136_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten136_fu_92)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_indvar_flatten136_load <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_indvar_flatten136_load <= indvar_flatten136_fu_92;
        end if; 
    end process;

        conv3_i12_i4097189_phi_reload_cast_fu_187_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv3_i12_i4097189_phi_reload),11));

    icmp_ln241_fu_218_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten136_load = ap_const_lv10_200) else "0";
    icmp_ln242_fu_236_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten123_load = ap_const_lv8_40) else "0";
    icmp_ln243_fu_248_p2 <= "1" when (ap_sig_allocacmp_i_n12_2_load = ap_const_lv4_8) else "0";
    in_data_0_address0 <= zext_ln243_fu_274_p1(4 - 1 downto 0);
    in_data_0_ce0 <= in_data_0_ce0_local;

    in_data_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_data_0_ce0_local <= ap_const_logic_1;
        else 
            in_data_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    in_data_12_address0 <= zext_ln243_fu_274_p1(4 - 1 downto 0);
    in_data_12_ce0 <= in_data_12_ce0_local;

    in_data_12_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_data_12_ce0_local <= ap_const_logic_1;
        else 
            in_data_12_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

        m120_cast_cast_fu_175_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(m120_cast),6));

    m122_fu_319_p1 <= sext_ln247_cast_reg_443(7 - 1 downto 0);
    m126_fu_332_p2 <= std_logic_vector(signed(sext_ln254_fu_328_p1) + signed(sext_ln22_4_cast_reg_438));
    m27_21_out <= m27_fu_80;

    m27_21_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln241_reg_458, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((icmp_ln241_reg_458 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
            m27_21_out_ap_vld <= ap_const_logic_1;
        else 
            m27_21_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    m27_8_fu_384_p2 <= std_logic_vector(unsigned(m27_fu_80) + unsigned(sext_ln262_4_fu_380_p1));
    or_ln22_fu_260_p2 <= (icmp_ln242_fu_236_p2 or and_ln22_fu_254_p2);
    select_ln22_fu_266_p3 <= 
        ap_const_lv4_0 when (or_ln22_fu_260_p2(0) = '1') else 
        ap_sig_allocacmp_i_n12_2_load;
    select_ln242_fu_292_p3 <= 
        ap_const_lv8_1 when (icmp_ln242_fu_236_p2(0) = '1') else 
        add_ln242_fu_286_p2;
        sext_ln108_cast_fu_171_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln108),6));

        sext_ln22_4_cast_fu_179_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln22_4),9));

        sext_ln241_cast_fu_191_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln241),10));

        sext_ln247_cast_fu_183_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln247),9));

        sext_ln254_fu_328_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(in_data_12_q0),9));

        sext_ln262_1_fu_363_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln262_reg_472),11));

        sext_ln262_2_fu_350_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln262_2_fu_346_p2),10));

        sext_ln262_3_fu_371_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln262_3_reg_477),11));

        sext_ln262_4_fu_380_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln262_4_fu_374_p2),16));

        sext_ln262_fu_337_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(m126_fu_332_p2),10));

        sext_ln83_fu_324_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(m122_fu_319_p2),10));

    xor_ln22_fu_242_p2 <= (icmp_ln242_fu_236_p2 xor ap_const_lv1_1);
    zext_ln243_fu_274_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln22_fu_266_p3),64));
end behav;
