$date
	Thu Apr 14 17:36:24 2011
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testex04 $end
$var wire 1 ! clock $end
$upscope $end
$scope module testex04 $end
$var wire 1 " saida $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x"
0!
$end
#12
1!
#24
1"
0!
#36
1!
#48
0!
#60
1!
#72
0!
1"
#84
1!
#96
0!
#108
1!
#120
0!
1"
